made some connections, creating firmware base from asf4

stable
Penguin 5 years ago
parent 3569999967
commit d19382b3d0

@ -1 +1 @@
,penguin,penguin-pc,16.03.2020 15:16,file:///home/penguin/.config/libreoffice/4; ,penguin,penguin-pc,19.03.2020 17:46,file:///home/penguin/.config/libreoffice/4;

Binary file not shown.

@ -0,0 +1,60 @@
EESchema Schematic File Version 4
EELAYER 30 0
EELAYER END
$Descr A4 11693 8268
encoding utf-8
Sheet 4 4
Title ""
Date ""
Rev ""
Comp ""
Comment1 ""
Comment2 ""
Comment3 ""
Comment4 ""
$EndDescr
$Comp
L p_ATSAME54P20A-AU:p_ATSAME54P20A-AU U?
U 1 1 5E82A2F6
P 1500 2150
F 0 "U?" H 1583 3315 50 0000 C CNN
F 1 "p_ATSAME54P20A-AU" H 1583 3224 50 0000 C CNN
F 2 "" H 300 3400 50 0001 C CNN
F 3 "" H 300 3400 50 0001 C CNN
1 1500 2150
1 0 0 -1
$EndComp
$Comp
L p_ATSAME54P20A-AU:p_ATSAME54P20A-AU U?
U 2 1 5E82C3BA
P 3450 2550
F 0 "U?" H 3558 3615 50 0000 C CNN
F 1 "p_ATSAME54P20A-AU" H 3558 3524 50 0000 C CNN
F 2 "" H 2250 3800 50 0001 C CNN
F 3 "" H 2250 3800 50 0001 C CNN
2 3450 2550
1 0 0 -1
$EndComp
$Comp
L p_ATSAME54P20A-AU:p_ATSAME54P20A-AU U?
U 3 1 5E82DE73
P 5950 2300
F 0 "U?" H 6058 3315 50 0000 C CNN
F 1 "p_ATSAME54P20A-AU" H 6058 3224 50 0000 C CNN
F 2 "" H 4750 3550 50 0001 C CNN
F 3 "" H 4750 3550 50 0001 C CNN
3 5950 2300
1 0 0 -1
$EndComp
$Comp
L p_ATSAME54P20A-AU:p_ATSAME54P20A-AU U?
U 4 1 5E8352A8
P 7450 2000
F 0 "U?" H 7558 3065 50 0000 C CNN
F 1 "p_ATSAME54P20A-AU" H 7558 2974 50 0000 C CNN
F 2 "" H 6250 3250 50 0001 C CNN
F 3 "" H 6250 3250 50 0001 C CNN
4 7450 2000
1 0 0 -1
$EndComp
$EndSCHEMATC

@ -3,7 +3,7 @@ EELAYER 30 0
EELAYER END EELAYER END
$Descr A4 11693 8268 $Descr A4 11693 8268
encoding utf-8 encoding utf-8
Sheet 2 2 Sheet 2 4
Title "" Title ""
Date "" Date ""
Rev "" Rev ""
@ -15,13 +15,13 @@ Comment4 ""
$EndDescr $EndDescr
$Comp $Comp
L p_ATSAME54P20A-AU:p_ATSAME54P20A-AU U? L p_ATSAME54P20A-AU:p_ATSAME54P20A-AU U?
U 5 1 5E7A11E1 U 5 1 5E84F3B3
P 2750 2300 P 4800 3300
F 0 "U?" H 2750 3215 50 0000 C CNN F 0 "U?" H 4800 4215 50 0000 C CNN
F 1 "p_ATSAME54P20A-AU" H 2750 3124 50 0000 C CNN F 1 "p_ATSAME54P20A-AU" H 4800 4124 50 0000 C CNN
F 2 "" H 1550 3550 50 0001 C CNN F 2 "" H 3600 4550 50 0001 C CNN
F 3 "" H 1550 3550 50 0001 C CNN F 3 "" H 3600 4550 50 0001 C CNN
5 2750 2300 5 4800 3300
1 0 0 -1 1 0 0 -1
$EndComp $EndComp
$EndSCHEMATC $EndSCHEMATC

@ -0,0 +1,360 @@
EESchema Schematic File Version 4
EELAYER 30 0
EELAYER END
$Descr A4 11693 8268
encoding utf-8
Sheet 5 5
Title ""
Date ""
Rev ""
Comp ""
Comment1 ""
Comment2 ""
Comment3 ""
Comment4 ""
$EndDescr
$Comp
L Conn_02x20_LCD_INTF:Conn_02x20_Odd_Even_LCD_INTF J?
U 1 1 5E858ED6
P 4500 2350
F 0 "J?" H 4500 3475 50 0000 C CNN
F 1 "Conn_02x20_Odd_Even_LCD_INTF" H 4500 3384 50 0000 C CNN
F 2 "" H 4100 2350 50 0001 C CNN
F 3 "file:///home/penguin/Downloads/SSD1963_v1.6.pdf" H 4100 2350 50 0001 C CNN
1 4500 2350
1 0 0 -1
$EndComp
Text GLabel 900 650 0 50 Input ~ 0
g_3v3
Text GLabel 850 850 0 50 Input ~ 0
g_5v
Wire Wire Line
900 650 1150 650
Text Label 1150 650 0 50 ~ 0
3v3
Wire Wire Line
850 850 1150 850
Text Label 1150 850 0 50 ~ 0
5v
Wire Wire Line
2500 1750 2550 1750
Text Label 2800 1200 0 50 ~ 0
3v3
$Comp
L Device:R_Small R?
U 1 1 5E889CF7
P 850 1950
F 0 "R?" V 654 1950 50 0000 C CNN
F 1 "39k" V 745 1950 50 0000 C CNN
F 2 "" H 850 1950 50 0001 C CNN
F 3 "~" H 850 1950 50 0001 C CNN
1 850 1950
0 1 1 0
$EndComp
Wire Wire Line
1100 1950 950 1950
Wire Wire Line
750 1950 750 2150
$Comp
L power:GND #PWR?
U 1 1 5E88D5B3
P 750 2150
F 0 "#PWR?" H 750 1900 50 0001 C CNN
F 1 "GND" H 755 1977 50 0000 C CNN
F 2 "" H 750 2150 50 0001 C CNN
F 3 "" H 750 2150 50 0001 C CNN
1 750 2150
1 0 0 -1
$EndComp
Entry Wire Line
900 2350 1000 2450
Wire Wire Line
1000 2450 1100 2450
Wire Wire Line
2500 3950 2500 4050
$Comp
L power:GND #PWR?
U 1 1 5E89C68E
P 2500 4100
F 0 "#PWR?" H 2500 3850 50 0001 C CNN
F 1 "GND" H 2505 3927 50 0000 C CNN
F 2 "" H 2500 4100 50 0001 C CNN
F 3 "" H 2500 4100 50 0001 C CNN
1 2500 4100
1 0 0 -1
$EndComp
Entry Wire Line
900 2450 1000 2550
Entry Wire Line
900 2550 1000 2650
Entry Wire Line
900 2650 1000 2750
Entry Wire Line
900 2750 1000 2850
Entry Wire Line
900 2850 1000 2950
Entry Wire Line
900 2950 1000 3050
Entry Wire Line
900 3050 1000 3150
Entry Wire Line
900 3150 1000 3250
Entry Wire Line
900 3250 1000 3350
Entry Wire Line
900 3350 1000 3450
Entry Wire Line
900 3450 1000 3550
Entry Wire Line
900 3550 1000 3650
Entry Wire Line
900 3650 1000 3750
Entry Wire Line
2800 2350 2700 2450
Entry Wire Line
2800 2450 2700 2550
Entry Wire Line
2800 2550 2700 2650
Entry Wire Line
2800 2650 2700 2750
Entry Wire Line
2800 2750 2700 2850
Entry Wire Line
2800 2850 2700 2950
Entry Wire Line
2800 2950 2700 3050
Entry Wire Line
2800 3050 2700 3150
Entry Wire Line
2800 3150 2700 3250
Entry Wire Line
2800 3250 2700 3350
Wire Wire Line
1000 2550 1100 2550
Wire Wire Line
1000 2650 1100 2650
Wire Wire Line
1000 2750 1100 2750
Wire Wire Line
1000 2850 1100 2850
Wire Wire Line
1000 2950 1100 2950
Wire Wire Line
1000 3050 1100 3050
Wire Wire Line
1000 3150 1100 3150
Wire Wire Line
1000 3250 1100 3250
Wire Wire Line
1000 3350 1100 3350
Wire Wire Line
1000 3450 1100 3450
Wire Wire Line
1000 3550 1100 3550
Wire Wire Line
1000 3650 1100 3650
Wire Wire Line
1000 3750 1100 3750
Text Label 1000 2450 0 50 ~ 0
D0
Text Label 1000 2550 0 50 ~ 0
D1
Text Label 1000 2650 0 50 ~ 0
D2
Text Label 1000 2750 0 50 ~ 0
D3
Text Label 1000 2850 0 50 ~ 0
D4
Text Label 1000 2950 0 50 ~ 0
D5
Text Label 1000 3050 0 50 ~ 0
D6
Text Label 1000 3150 0 50 ~ 0
D7
Text Label 1000 3250 0 50 ~ 0
D8
Text Label 1000 3350 0 50 ~ 0
D9
Text Label 1000 3450 0 50 ~ 0
D10
Text Label 1000 3550 0 50 ~ 0
D11
Text Label 1000 3650 0 50 ~ 0
D12
Text Label 1000 3750 0 50 ~ 0
D13
Text Label 2500 2450 0 50 ~ 0
D14
Text Label 2500 2550 0 50 ~ 0
D15
Text Label 2500 2650 0 50 ~ 0
D16
Text Label 2500 2750 0 50 ~ 0
D17
Text Label 2500 2850 0 50 ~ 0
D18
Text Label 2500 2950 0 50 ~ 0
D19
Text Label 2500 3050 0 50 ~ 0
D20
Text Label 2500 3150 0 50 ~ 0
D21
Text Label 2500 3250 0 50 ~ 0
D22
Text Label 2500 3350 0 50 ~ 0
D23
Text Notes 5600 1300 0 50 ~ 0
LCD INTF -- LCD Interface Section\n - D[0-23] represent data pins on the 8080 (parallel) bus\n - The MAX7301 is an IO expander acting as the data bus middleman\n between the brain and the ssd1963\n - The lcd control pins will still be controlled directly from the brain to alleviate timing issues and \n because its just going to be easier to debug\n - The MAX7301 is going to be run at something around 20MHz so we should be ok with timing
Wire Notes Line
5550 800 9600 800
Wire Notes Line
9600 800 9600 2250
Wire Notes Line
9600 2250 5550 2250
Wire Notes Line
5550 2250 5550 800
Entry Wire Line
3650 1950 3750 2050
Entry Wire Line
3650 2050 3750 2150
Entry Wire Line
3650 2150 3750 2250
Entry Wire Line
3650 2250 3750 2350
Entry Wire Line
3650 2350 3750 2450
Entry Wire Line
3650 2450 3750 2550
Entry Wire Line
3650 2550 3750 2650
Entry Wire Line
3650 2650 3750 2750
Entry Wire Line
3650 2750 3750 2850
Entry Wire Line
3650 2850 3750 2950
Entry Wire Line
3650 2950 3750 3050
Entry Wire Line
3650 3050 3750 3150
Wire Bus Line
3650 3900 5500 3900
Wire Bus Line
5500 3900 5500 1450
Wire Wire Line
3750 2050 3900 2050
Wire Wire Line
3750 2150 3900 2150
Wire Wire Line
3750 2250 3900 2250
Wire Wire Line
3750 2350 3900 2350
Wire Wire Line
3750 2450 3900 2450
Wire Wire Line
3750 2550 3900 2550
Wire Wire Line
3750 2650 3900 2650
Wire Wire Line
3750 2750 3900 2750
Wire Wire Line
3750 2850 3900 2850
Wire Wire Line
3750 2950 3900 2950
Wire Wire Line
3750 3050 3900 3050
Wire Wire Line
3750 3150 3900 3150
Wire Wire Line
2500 2450 2700 2450
Wire Wire Line
2500 2550 2700 2550
Wire Wire Line
2500 2650 2700 2650
Wire Wire Line
2500 2750 2700 2750
Wire Wire Line
2500 2850 2700 2850
Wire Wire Line
2500 2950 2700 2950
Wire Wire Line
2500 3050 2700 3050
Wire Wire Line
2500 3150 2700 3150
Wire Wire Line
2500 3250 2700 3250
Wire Wire Line
2500 3350 2700 3350
Wire Bus Line
900 4500 2800 4500
NoConn ~ 2500 3450
NoConn ~ 2500 3550
NoConn ~ 2500 3650
NoConn ~ 2500 3750
Wire Bus Line
3250 1800 3650 1800
Entry Bus Bus
3150 1900 3250 1800
Wire Bus Line
3150 1900 3150 2300
Wire Bus Line
3150 2300 2800 2300
Text Notes 2100 1100 0 50 ~ 0
this looks atrocious but idk how to make busses vertical ,,,
$Comp
L MAX7301AAX_:MAX7301AAX+ U?
U 1 1 5E86D6D7
P 1800 2950
F 0 "U?" H 1800 4420 50 0000 C CNN
F 1 "MAX7301AAX+" H 1800 4329 50 0000 C CNN
F 2 "SOP80P1030X264-36N" H 1800 2950 50 0001 L BNN
F 3 "https://datasheets.maximintegrated.com/en/ds/MAX7301.pdf" H 1800 2950 50 0001 L BNN
F 4 "None" H 1800 2950 50 0001 L BNN "Field4"
F 5 "Interface IC - I/O extensions Maxim Integrated MAX7301AAX+ SPI 26 MHz SSOP 36" H 1800 2950 50 0001 L BNN "Field5"
F 6 "SSOP-36 Maxim" H 1800 2950 50 0001 L BNN "Field6"
F 7 "Unavailable" H 1800 2950 50 0001 L BNN "Field7"
F 8 "MAX7301AAX+" H 1800 2950 50 0001 L BNN "Field8"
1 1800 2950
1 0 0 -1
$EndComp
Connection ~ 2500 4050
Wire Wire Line
2500 4050 2500 4100
$Comp
L Device:C_Small C?
U 1 1 5E988E9B
P 2800 1450
F 0 "C?" H 2892 1496 50 0000 L CNN
F 1 "C_Small" H 2892 1405 50 0000 L CNN
F 2 "" H 2800 1450 50 0001 C CNN
F 3 "~" H 2800 1450 50 0001 C CNN
1 2800 1450
1 0 0 -1
$EndComp
Wire Wire Line
2800 1200 2800 1350
Wire Wire Line
2800 1350 2550 1350
Connection ~ 2800 1350
Wire Wire Line
2800 1550 2800 1650
$Comp
L power:GND #PWR?
U 1 1 5E98EDCE
P 2800 1650
F 0 "#PWR?" H 2800 1400 50 0001 C CNN
F 1 "GND" H 2805 1477 50 0000 C CNN
F 2 "" H 2800 1650 50 0001 C CNN
F 3 "" H 2800 1650 50 0001 C CNN
1 2800 1650
1 0 0 -1
$EndComp
Wire Wire Line
2550 1350 2550 1750
Wire Bus Line
2800 2300 2800 4500
Wire Bus Line
900 2350 900 4500
Wire Bus Line
3650 1800 3650 3900
$EndSCHEMATC

@ -0,0 +1,47 @@
EESchema Schematic File Version 4
EELAYER 30 0
EELAYER END
$Descr A4 11693 8268
encoding utf-8
Sheet 3 4
Title ""
Date ""
Rev ""
Comp ""
Comment1 ""
Comment2 ""
Comment3 ""
Comment4 ""
$EndDescr
$Comp
L dk_Interface-Controllers:FT232RQ-REEL U?
U 1 1 5E84744C
P 2600 1100
F 0 "U?" H 2400 1403 60 0000 C CNN
F 1 "FT232RQ-REEL" H 2400 1297 60 0000 C CNN
F 2 "digikey-footprints:QFN-32-1EP_5x5mm" H 2800 1300 60 0001 L CNN
F 3 "https://www.ftdichip.com/Support/Documents/DataSheets/ICs/DS_FT232R.pdf" H 2800 1400 60 0001 L CNN
F 4 "768-1008-1-ND" H 2800 1500 60 0001 L CNN "Digi-Key_PN"
F 5 "FT232RQ-REEL" H 2800 1600 60 0001 L CNN "MPN"
F 6 "Integrated Circuits (ICs)" H 2800 1700 60 0001 L CNN "Category"
F 7 "Interface - Controllers" H 2800 1800 60 0001 L CNN "Family"
F 8 "https://www.ftdichip.com/Support/Documents/DataSheets/ICs/DS_FT232R.pdf" H 2800 1900 60 0001 L CNN "DK_Datasheet_Link"
F 9 "/product-detail/en/ftdi-future-technology-devices-international-ltd/FT232RQ-REEL/768-1008-1-ND/1836403" H 2800 2000 60 0001 L CNN "DK_Detail_Page"
F 10 "IC USB FS SERIAL UART 32-QFN" H 2800 2100 60 0001 L CNN "Description"
F 11 "FTDI, Future Technology Devices International Ltd" H 2800 2200 60 0001 L CNN "Manufacturer"
F 12 "Active" H 2800 2300 60 0001 L CNN "Status"
1 2600 1100
1 0 0 -1
$EndComp
$Comp
L Connector:USB_B_Micro J?
U 1 1 5E8480AD
P 1300 1400
F 0 "J?" H 1357 1867 50 0000 C CNN
F 1 "USB_B_Micro" H 1357 1776 50 0000 C CNN
F 2 "" H 1450 1350 50 0001 C CNN
F 3 "~" H 1450 1350 50 0001 C CNN
1 1300 1400
1 0 0 -1
$EndComp
$EndSCHEMATC

@ -0,0 +1,128 @@
EESchema Schematic File Version 4
EELAYER 30 0
EELAYER END
$Descr A 11000 8500
encoding utf-8
Sheet 1 5
Title "Project Oracle"
Date "2020-03-16"
Rev "v0.1"
Comp ""
Comment1 ""
Comment2 ""
Comment3 ""
Comment4 ""
$EndDescr
$Sheet
S 5300 850 3000 2000
U 5E7872D3
F0 "s_Power" 50
F1 "Power.sch" 50
$EndSheet
$Sheet
S 700 2450 3750 2550
U 5E7C0F59
F0 "s_USB_INTF.sch" 50
F1 "USB_INTF.sch" 50
$EndSheet
$Sheet
S 750 800 1750 1300
U 5E805E4F
F0 "s_BRAIN" 50
F1 "BRAIN.sch" 50
$EndSheet
Text Notes 800 1000 0 50 ~ 0
Brain -- ATSAME54P20A will controll peripherals, including an IO extender which,\n will handler the control of the screen (mikroe board with SSD1963)
Text GLabel 900 6250 0 50 Input ~ 0
g_3v3
Text GLabel 1800 6250 0 50 Input ~ 0
g_5v
$Sheet
S 5250 3550 3100 2000
U 5E8589A7
F0 "g_SCREEN_INTF" 50
F1 "SCREEN_INTF.sch" 50
$EndSheet
Wire Wire Line
900 6250 950 6250
$Comp
L power:+3V3 #PWR?
U 1 1 5E97BC15
P 1200 6250
F 0 "#PWR?" H 1200 6100 50 0001 C CNN
F 1 "+3V3" H 1215 6423 50 0000 C CNN
F 2 "" H 1200 6250 50 0001 C CNN
F 3 "" H 1200 6250 50 0001 C CNN
1 1200 6250
1 0 0 -1
$EndComp
$Comp
L power:+5V #PWR?
U 1 1 5E97C21D
P 2150 6250
F 0 "#PWR?" H 2150 6100 50 0001 C CNN
F 1 "+5V" H 2165 6423 50 0000 C CNN
F 2 "" H 2150 6250 50 0001 C CNN
F 3 "" H 2150 6250 50 0001 C CNN
1 2150 6250
1 0 0 -1
$EndComp
$Comp
L power:PWR_FLAG #FLG?
U 1 1 5E97C674
P 950 5850
F 0 "#FLG?" H 950 5925 50 0001 C CNN
F 1 "PWR_FLAG" H 950 6023 50 0000 C CNN
F 2 "" H 950 5850 50 0001 C CNN
F 3 "~" H 950 5850 50 0001 C CNN
1 950 5850
1 0 0 -1
$EndComp
Wire Wire Line
950 6250 950 5850
Connection ~ 950 6250
Wire Wire Line
950 6250 1200 6250
$Comp
L power:GND #PWR?
U 1 1 5E97DBEE
P 2600 6250
F 0 "#PWR?" H 2600 6000 50 0001 C CNN
F 1 "GND" H 2605 6077 50 0000 C CNN
F 2 "" H 2600 6250 50 0001 C CNN
F 3 "" H 2600 6250 50 0001 C CNN
1 2600 6250
1 0 0 -1
$EndComp
Wire Wire Line
1800 6250 1900 6250
$Comp
L power:PWR_FLAG #FLG?
U 1 1 5E97F87F
P 1900 5850
F 0 "#FLG?" H 1900 5925 50 0001 C CNN
F 1 "PWR_FLAG" H 1900 6023 50 0000 C CNN
F 2 "" H 1900 5850 50 0001 C CNN
F 3 "~" H 1900 5850 50 0001 C CNN
1 1900 5850
1 0 0 -1
$EndComp
Wire Wire Line
1900 6250 1900 5850
Connection ~ 1900 6250
Wire Wire Line
1900 6250 2150 6250
$Comp
L power:PWR_FLAG #FLG?
U 1 1 5E980A5B
P 2600 5850
F 0 "#FLG?" H 2600 5925 50 0001 C CNN
F 1 "PWR_FLAG" H 2600 6023 50 0000 C CNN
F 2 "" H 2600 5850 50 0001 C CNN
F 3 "~" H 2600 5850 50 0001 C CNN
1 2600 5850
1 0 0 -1
$EndComp
Wire Wire Line
2600 6250 2600 5850
$EndSCHEMATC

@ -1,4 +1,4 @@
17823362727053047 17824947138230346
Battery Battery
BatteryHolder_Bulgin_BX0036_1xC BatteryHolder_Bulgin_BX0036_1xC
Bulgin Battery Holder, BX0036, Battery Type C (https://www.bulgin.com/products/pub/media/bulgin/data/Battery_holders.pdf) Bulgin Battery Holder, BX0036, Battery Type C (https://www.bulgin.com/products/pub/media/bulgin/data/Battery_holders.pdf)
@ -78756,3 +78756,10 @@ test106
0 0
0 0
0 0
proj_modules
SOP80P1030X264-36N
0
36
36

@ -0,0 +1,3 @@
EESchema-DOCLIB Version 2.0
#
#End Doc Library

@ -1,7 +1,5 @@
EESchema-LIBRARY Version 2.3 EESchema-LIBRARY Version 2.4
#encoding utf-8 #encoding utf-8
#(c) SnapEDA 2016 (snapeda.com)
#This work is licensed under a Creative Commons Attribution-ShareAlike 4.0 International License (CC BY-SA) with Design Exception 1.0
# #
# MAX7301AAX+ # MAX7301AAX+
# #
@ -16,47 +14,47 @@ F6 "SSOP-36 Maxim" 0 0 50 H I L BNN
F7 "Unavailable" 0 0 50 H I L BNN F7 "Unavailable" 0 0 50 H I L BNN
F8 "MAX7301AAX+" 0 0 50 H I L BNN F8 "MAX7301AAX+" 0 0 50 H I L BNN
DRAW DRAW
P 2 0 0 16 -500 -1300 -500 1300 N
P 2 0 0 16 -500 1300 500 1300 N P 2 0 0 16 -500 1300 500 1300 N
P 2 0 0 16 500 1300 500 -1300 N
P 2 0 0 16 500 -1300 -500 -1300 N P 2 0 0 16 500 -1300 -500 -1300 N
P 2 0 0 16 -500 -1300 -500 1300 N P 2 0 0 16 500 1300 500 -1300 N
X CS 35 700 1000 200 L 40 40 0 0 I X ISET 1 -700 1000 200 R 40 40 0 0 I
X DIN 34 700 800 200 L 40 40 0 0 I X P9 10 -700 0 200 R 40 40 0 0 B
X ISET 1 -700 1000 200 R 40 40 0 0 I X P10 11 -700 -100 200 R 40 40 0 0 B
X P11 12 -700 -200 200 R 40 40 0 0 B
X P12 13 -700 -300 200 R 40 40 0 0 B
X P13 14 -700 -400 200 R 40 40 0 0 B
X P14 15 -700 -500 200 R 40 40 0 0 B
X P15 16 -700 -600 200 R 40 40 0 0 B
X P16 17 -700 -700 200 R 40 40 0 0 B
X P17 18 -700 -800 200 R 40 40 0 0 B
X P18 19 700 500 200 L 40 40 0 0 B
X GND 2 700 -1100 200 L 40 40 0 0 W
X P19 20 700 400 200 L 40 40 0 0 B
X P20 21 700 300 200 L 40 40 0 0 B
X P21 22 700 200 200 L 40 40 0 0 B
X P22 23 700 100 200 L 40 40 0 0 B
X P23 24 700 0 200 L 40 40 0 0 B
X P24 25 700 -100 200 L 40 40 0 0 B
X P25 26 700 -200 200 L 40 40 0 0 B
X P26 27 700 -300 200 L 40 40 0 0 B
X P27 28 700 -400 200 L 40 40 0 0 B
X P28 29 700 -500 200 L 40 40 0 0 B
X GND 3 700 -1000 200 L 40 40 0 0 W
X P29 30 700 -600 200 L 40 40 0 0 B
X P30 31 700 -700 200 L 40 40 0 0 B
X P31 32 700 -800 200 L 40 40 0 0 B
X SCLK 33 700 900 200 L 40 40 0 0 I C X SCLK 33 700 900 200 L 40 40 0 0 I C
X P4 5 -700 500 200 R 40 40 0 0 B X DIN 34 700 800 200 L 40 40 0 0 I
X P5 6 -700 400 200 R 40 40 0 0 B X CS 35 700 1000 200 L 40 40 0 0 I
X P6 7 -700 300 200 R 40 40 0 0 B X V+ 36 700 1200 200 L 40 40 0 0 W
X P7 8 -700 200 200 R 40 40 0 0 B X DOUT 4 700 700 200 L 40 40 0 0 O
X P8 9 -700 100 200 R 40 40 0 0 B X P4 5 -700 500 200 R 40 40 0 0 B
X P9 10 -700 0 200 R 40 40 0 0 B X P5 6 -700 400 200 R 40 40 0 0 B
X P10 11 -700 -100 200 R 40 40 0 0 B X P6 7 -700 300 200 R 40 40 0 0 B
X P11 12 -700 -200 200 R 40 40 0 0 B X P7 8 -700 200 200 R 40 40 0 0 B
X P12 13 -700 -300 200 R 40 40 0 0 B X P8 9 -700 100 200 R 40 40 0 0 B
X P13 14 -700 -400 200 R 40 40 0 0 B
X P14 15 -700 -500 200 R 40 40 0 0 B
X P15 16 -700 -600 200 R 40 40 0 0 B
X P16 17 -700 -700 200 R 40 40 0 0 B
X P17 18 -700 -800 200 R 40 40 0 0 B
X V+ 36 700 1200 200 L 40 40 0 0 W
X DOUT 4 700 700 200 L 40 40 0 0 O
X P18 19 700 500 200 L 40 40 0 0 B
X P19 20 700 400 200 L 40 40 0 0 B
X P20 21 700 300 200 L 40 40 0 0 B
X P21 22 700 200 200 L 40 40 0 0 B
X P22 23 700 100 200 L 40 40 0 0 B
X P23 24 700 0 200 L 40 40 0 0 B
X P24 25 700 -100 200 L 40 40 0 0 B
X P25 26 700 -200 200 L 40 40 0 0 B
X P26 27 700 -300 200 L 40 40 0 0 B
X P27 28 700 -400 200 L 40 40 0 0 B
X P28 29 700 -500 200 L 40 40 0 0 B
X P29 30 700 -600 200 L 40 40 0 0 B
X P30 31 700 -700 200 L 40 40 0 0 B
X P31 32 700 -800 200 L 40 40 0 0 B
X GND 2 700 -1000 200 L 40 40 0 0 W
X GND 3 700 -1000 200 L 40 40 0 0 W
ENDDRAW ENDDRAW
ENDDEF ENDDEF
# #
# End Library #End Library

@ -96,6 +96,62 @@ X ~TFT_CS 9 -600 500 150 R 50 50 1 1 P
ENDDRAW ENDDRAW
ENDDEF ENDDEF
# #
# MAX7301AAX__MAX7301AAX+
#
DEF MAX7301AAX__MAX7301AAX+ U 0 40 Y Y 1 L N
F0 "U" -500 1339 50 H V L BNN
F1 "MAX7301AAX__MAX7301AAX+" -500 -1457 50 H V L BNN
F2 "SOP80P1030X264-36N" 0 0 50 H I L BNN
F3 "Maxim Integrated" 0 0 50 H I L BNN
F4 "None" 0 0 50 H I L BNN
F5 "Interface IC - I/O extensions Maxim Integrated MAX7301AAX+ SPI 26 MHz SSOP 36" 0 0 50 H I L BNN
F6 "SSOP-36 Maxim" 0 0 50 H I L BNN
F7 "Unavailable" 0 0 50 H I L BNN
F8 "MAX7301AAX+" 0 0 50 H I L BNN
DRAW
P 2 0 0 16 -500 -1300 -500 1300 N
P 2 0 0 16 -500 1300 500 1300 N
P 2 0 0 16 500 -1300 -500 -1300 N
P 2 0 0 16 500 1300 500 -1300 N
X ISET 1 -700 1000 200 R 40 40 0 0 I
X P9 10 -700 0 200 R 40 40 0 0 B
X P10 11 -700 -100 200 R 40 40 0 0 B
X P11 12 -700 -200 200 R 40 40 0 0 B
X P12 13 -700 -300 200 R 40 40 0 0 B
X P13 14 -700 -400 200 R 40 40 0 0 B
X P14 15 -700 -500 200 R 40 40 0 0 B
X P15 16 -700 -600 200 R 40 40 0 0 B
X P16 17 -700 -700 200 R 40 40 0 0 B
X P17 18 -700 -800 200 R 40 40 0 0 B
X P18 19 700 500 200 L 40 40 0 0 B
X GND 2 700 -1000 200 L 40 40 0 0 W
X P19 20 700 400 200 L 40 40 0 0 B
X P20 21 700 300 200 L 40 40 0 0 B
X P21 22 700 200 200 L 40 40 0 0 B
X P22 23 700 100 200 L 40 40 0 0 B
X P23 24 700 0 200 L 40 40 0 0 B
X P24 25 700 -100 200 L 40 40 0 0 B
X P25 26 700 -200 200 L 40 40 0 0 B
X P26 27 700 -300 200 L 40 40 0 0 B
X P27 28 700 -400 200 L 40 40 0 0 B
X P28 29 700 -500 200 L 40 40 0 0 B
X GND 3 700 -1000 200 L 40 40 0 0 W
X P29 30 700 -600 200 L 40 40 0 0 B
X P30 31 700 -700 200 L 40 40 0 0 B
X P31 32 700 -800 200 L 40 40 0 0 B
X SCLK 33 700 900 200 L 40 40 0 0 I C
X DIN 34 700 800 200 L 40 40 0 0 I
X CS 35 700 1000 200 L 40 40 0 0 I
X V+ 36 700 1200 200 L 40 40 0 0 W
X DOUT 4 700 700 200 L 40 40 0 0 O
X P4 5 -700 500 200 R 40 40 0 0 B
X P5 6 -700 400 200 R 40 40 0 0 B
X P6 7 -700 300 200 R 40 40 0 0 B
X P7 8 -700 200 200 R 40 40 0 0 B
X P8 9 -700 100 200 R 40 40 0 0 B
ENDDRAW
ENDDEF
#
# dk_Interface-Controllers_FT232RQ-REEL # dk_Interface-Controllers_FT232RQ-REEL
# #
DEF dk_Interface-Controllers_FT232RQ-REEL U 0 40 Y Y 1 F N DEF dk_Interface-Controllers_FT232RQ-REEL U 0 40 Y Y 1 F N

@ -99,4 +99,20 @@ F 3 "~" H 7500 4200 50 0001 C CNN
1 7900 4200 1 7900 4200
1 0 0 -1 1 0 0 -1
$EndComp $EndComp
$Comp
L MAX7301AAX_:MAX7301AAX+ U?
U 1 1 5E8C31CA
P 7000 7450
F 0 "U?" H 7000 8920 50 0000 C CNN
F 1 "MAX7301AAX+" H 7000 8829 50 0000 C CNN
F 2 "SOP80P1030X264-36N" H 7000 7450 50 0001 L BNN
F 3 "Maxim Integrated" H 7000 7450 50 0001 L BNN
F 4 "None" H 7000 7450 50 0001 L BNN "Field4"
F 5 "Interface IC - I/O extensions Maxim Integrated MAX7301AAX+ SPI 26 MHz SSOP 36" H 7000 7450 50 0001 L BNN "Field5"
F 6 "SSOP-36 Maxim" H 7000 7450 50 0001 L BNN "Field6"
F 7 "Unavailable" H 7000 7450 50 0001 L BNN "Field7"
F 8 "MAX7301AAX+" H 7000 7450 50 0001 L BNN "Field8"
1 7000 7450
1 0 0 -1
$EndComp
$EndSCHEMATC $EndSCHEMATC

@ -89,14 +89,14 @@ F 3 "" H 4400 4950 50 0001 C CNN
1 0 0 -1 1 0 0 -1
$EndComp $EndComp
$Comp $Comp
L Connector_Generic:Conn_02x20_Odd_Even J? L Conn_02x20_LCD_INTF:Conn_02x20_Odd_Even_LCD_INTF J?
U 1 1 5E801746 U 1 1 5E896181
P 8150 4100 P 7900 4200
F 0 "J?" H 8200 5217 50 0000 C CNN F 0 "J?" H 7900 5325 50 0000 C CNN
F 1 "Conn_02x20_LCD_INTF" H 8200 5126 50 0000 C CNN F 1 "Conn_02x20_Odd_Even_LCD_INTF" H 7900 5234 50 0000 C CNN
F 2 "" H 8150 4100 50 0001 C CNN F 2 "" H 7500 4200 50 0001 C CNN
F 3 "~" H 8150 4100 50 0001 C CNN F 3 "~" H 7500 4200 50 0001 C CNN
1 8150 4100 1 7900 4200
1 0 0 -1 1 0 0 -1
$EndComp $EndComp
$EndSCHEMATC $EndSCHEMATC

@ -0,0 +1,17 @@
# Software Readme
## Goals
- Fish Tank Controller that will monitor and send updates via wifi (or ethernet idk yet???)
## To Do
- PCB
- Decide on core reqs (ex: do i want wifi or NOT)
- map pins
- create bare software for pin mappings
- fix asf4 vomit <<<emoji here>>>
## Info

File diff suppressed because it is too large Load Diff