You cannot select more than 25 topics
Topics must start with a letter or number, can include dashes ('-') and can be up to 35 characters long.
160 lines
3.6 KiB
C
160 lines
3.6 KiB
C
/*
|
|
* Code generated from Atmel Start.
|
|
*
|
|
* This file will be overwritten when reconfiguring your Atmel Start project.
|
|
* Please copy examples or other code you want to keep to a separate file
|
|
* to avoid losing it when reconfiguring.
|
|
*/
|
|
|
|
#include "driver_init.h"
|
|
#include <peripheral_clk_config.h>
|
|
#include <utils.h>
|
|
#include <hal_init.h>
|
|
|
|
#include <hpl_rtc_base.h>
|
|
|
|
struct timer_descriptor TIMER_0;
|
|
struct timer_descriptor TIMER_1;
|
|
|
|
struct qspi_sync_descriptor QUAD_SPI_0;
|
|
|
|
struct usart_sync_descriptor USART_0;
|
|
|
|
struct i2c_m_sync_desc I2C_0;
|
|
|
|
void EXTERNAL_IRQ_0_init(void)
|
|
{
|
|
hri_gclk_write_PCHCTRL_reg(GCLK, EIC_GCLK_ID, CONF_GCLK_EIC_SRC | (1 << GCLK_PCHCTRL_CHEN_Pos));
|
|
hri_mclk_set_APBAMASK_EIC_bit(MCLK);
|
|
|
|
ext_irq_init();
|
|
}
|
|
|
|
void QUAD_SPI_0_PORT_init(void)
|
|
{
|
|
}
|
|
|
|
void QUAD_SPI_0_CLOCK_init(void)
|
|
{
|
|
hri_mclk_set_AHBMASK_QSPI_bit(MCLK);
|
|
hri_mclk_set_AHBMASK_QSPI_2X_bit(MCLK);
|
|
hri_mclk_set_APBCMASK_QSPI_bit(MCLK);
|
|
}
|
|
|
|
void QUAD_SPI_0_init(void)
|
|
{
|
|
QUAD_SPI_0_CLOCK_init();
|
|
qspi_sync_init(&QUAD_SPI_0, QSPI);
|
|
QUAD_SPI_0_PORT_init();
|
|
}
|
|
|
|
/**
|
|
* \brief Timer initialization function
|
|
*
|
|
* Enables Timer peripheral, clocks and initializes Timer driver
|
|
*/
|
|
static void TIMER_0_init(void)
|
|
{
|
|
hri_mclk_set_APBAMASK_RTC_bit(MCLK);
|
|
timer_init(&TIMER_0, RTC, _rtc_get_timer());
|
|
}
|
|
|
|
void USART_0_PORT_init(void)
|
|
{
|
|
|
|
gpio_set_pin_function(PA04, PINMUX_PA04D_SERCOM0_PAD0);
|
|
|
|
gpio_set_pin_function(PA05, PINMUX_PA05D_SERCOM0_PAD1);
|
|
}
|
|
|
|
void USART_0_CLOCK_init(void)
|
|
{
|
|
hri_gclk_write_PCHCTRL_reg(GCLK, SERCOM0_GCLK_ID_CORE, CONF_GCLK_SERCOM0_CORE_SRC | (1 << GCLK_PCHCTRL_CHEN_Pos));
|
|
hri_gclk_write_PCHCTRL_reg(GCLK, SERCOM0_GCLK_ID_SLOW, CONF_GCLK_SERCOM0_SLOW_SRC | (1 << GCLK_PCHCTRL_CHEN_Pos));
|
|
|
|
hri_mclk_set_APBAMASK_SERCOM0_bit(MCLK);
|
|
}
|
|
|
|
void USART_0_init(void)
|
|
{
|
|
USART_0_CLOCK_init();
|
|
usart_sync_init(&USART_0, SERCOM0, (void *)NULL);
|
|
USART_0_PORT_init();
|
|
}
|
|
|
|
void I2C_0_PORT_init(void)
|
|
{
|
|
|
|
gpio_set_pin_pull_mode(PA16,
|
|
// <y> Pull configuration
|
|
// <id> pad_pull_config
|
|
// <GPIO_PULL_OFF"> Off
|
|
// <GPIO_PULL_UP"> Pull-up
|
|
// <GPIO_PULL_DOWN"> Pull-down
|
|
GPIO_PULL_OFF);
|
|
|
|
gpio_set_pin_function(PA16, PINMUX_PA16C_SERCOM1_PAD0);
|
|
|
|
gpio_set_pin_pull_mode(PA17,
|
|
// <y> Pull configuration
|
|
// <id> pad_pull_config
|
|
// <GPIO_PULL_OFF"> Off
|
|
// <GPIO_PULL_UP"> Pull-up
|
|
// <GPIO_PULL_DOWN"> Pull-down
|
|
GPIO_PULL_OFF);
|
|
|
|
gpio_set_pin_function(PA17, PINMUX_PA17C_SERCOM1_PAD1);
|
|
}
|
|
|
|
void I2C_0_CLOCK_init(void)
|
|
{
|
|
hri_gclk_write_PCHCTRL_reg(GCLK, SERCOM1_GCLK_ID_CORE, CONF_GCLK_SERCOM1_CORE_SRC | (1 << GCLK_PCHCTRL_CHEN_Pos));
|
|
hri_gclk_write_PCHCTRL_reg(GCLK, SERCOM1_GCLK_ID_SLOW, CONF_GCLK_SERCOM1_SLOW_SRC | (1 << GCLK_PCHCTRL_CHEN_Pos));
|
|
|
|
hri_mclk_set_APBAMASK_SERCOM1_bit(MCLK);
|
|
}
|
|
|
|
void I2C_0_init(void)
|
|
{
|
|
I2C_0_CLOCK_init();
|
|
i2c_m_sync_init(&I2C_0, SERCOM1);
|
|
I2C_0_PORT_init();
|
|
}
|
|
|
|
void delay_driver_init(void)
|
|
{
|
|
delay_init(SysTick);
|
|
}
|
|
|
|
/**
|
|
* \brief Timer initialization function
|
|
*
|
|
* Enables Timer peripheral, clocks and initializes Timer driver
|
|
*/
|
|
static void TIMER_1_init(void)
|
|
{
|
|
hri_mclk_set_APBAMASK_TC0_bit(MCLK);
|
|
hri_gclk_write_PCHCTRL_reg(GCLK, TC0_GCLK_ID, CONF_GCLK_TC0_SRC | (1 << GCLK_PCHCTRL_CHEN_Pos));
|
|
|
|
timer_init(&TIMER_1, TC0, _tc_get_timer());
|
|
}
|
|
|
|
void system_init(void)
|
|
{
|
|
init_mcu();
|
|
|
|
EXTERNAL_IRQ_0_init();
|
|
|
|
QUAD_SPI_0_init();
|
|
|
|
TIMER_0_init();
|
|
|
|
USART_0_init();
|
|
|
|
I2C_0_init();
|
|
|
|
delay_driver_init();
|
|
|
|
TIMER_1_init();
|
|
}
|