Compare commits
20 Commits
56de16f20d
...
17fa24de99
Author | SHA1 | Date |
---|---|---|
Penguin | 17fa24de99 | 2 years ago |
Penguin | 16fc651669 | 4 years ago |
Penguin | 0a06c5e7b2 | 4 years ago |
Penguin | 9e5e4ac053 | 4 years ago |
Penguin | e92c4ea14e | 4 years ago |
Penguin | 048238c7b6 | 4 years ago |
Penguin | a69bdeec94 | 4 years ago |
Penguin | 3d11522e58 | 4 years ago |
Penguin | a0c3ecc1d3 | 4 years ago |
Penguin | 730e410992 | 4 years ago |
Penguin | 28b6970c8f | 4 years ago |
Penguin | a2da3a3306 | 4 years ago |
Penguin | 976372762c | 4 years ago |
Penguin | ab54515de6 | 4 years ago |
Penguin | 20c227daa2 | 4 years ago |
Penguin | daa5fdb1af | 4 years ago |
Penguin | 55f38550b5 | 4 years ago |
Penguin | 8b8ad04b2a | 4 years ago |
Penguin | 51fd3ffeb1 | 4 years ago |
Penguin | f07b947f6d | 4 years ago |
@ -0,0 +1 @@
|
||||
((nil . ()))
|
@ -0,0 +1,9 @@
|
||||
[submodule "software/firmware/project_oracle_test_prj/project_oracle_test_prj/thirdparty/lvgl"]
|
||||
path = software/firmware/project_oracle_test_prj/project_oracle_test_prj/thirdparty/lvgl
|
||||
url = https://github.com/lvgl/lvgl.git
|
||||
[submodule "software/thirdparty/lvgl"]
|
||||
path = software/thirdparty/lvgl
|
||||
url = https://github.com/lvgl/lvgl.git
|
||||
[submodule "software/thirdparty/lv_examples"]
|
||||
path = software/thirdparty/lv_examples
|
||||
url = https://github.com/littlevgl/lv_examples.git
|
@ -1 +1 @@
|
||||
# Embedded-Graphics-Learning
|
||||
# Embedded-Graphics-Learning
|
||||
|
Binary file not shown.
Binary file not shown.
@ -0,0 +1,194 @@
|
||||
EESchema-LIBRARY Version 2.4
|
||||
#encoding utf-8
|
||||
#
|
||||
# Conn_02x20_LCD_INTF_Conn_02x20_Odd_Even_LCD_INTF
|
||||
#
|
||||
DEF Conn_02x20_LCD_INTF_Conn_02x20_Odd_Even_LCD_INTF J 0 40 Y Y 1 F N
|
||||
F0 "J" 0 -1100 50 H V C CNN
|
||||
F1 "Conn_02x20_LCD_INTF_Conn_02x20_Odd_Even_LCD_INTF" -600 1050 50 H V L CNN
|
||||
F2 "" -400 0 50 H I C CNN
|
||||
F3 "" -400 0 50 H I C CNN
|
||||
$FPLIST
|
||||
Connector*:*_2x??-1MP*
|
||||
$ENDFPLIST
|
||||
DRAW
|
||||
S -450 -995 -400 -1005 1 1 6 N
|
||||
S -450 -895 -400 -905 1 1 6 N
|
||||
S -450 -795 -400 -805 1 1 6 N
|
||||
S -450 -695 -400 -705 1 1 6 N
|
||||
S -450 -595 -400 -605 1 1 6 N
|
||||
S -450 -495 -400 -505 1 1 6 N
|
||||
S -450 -395 -400 -405 1 1 6 N
|
||||
S -450 -295 -400 -305 1 1 6 N
|
||||
S -450 -195 -400 -205 1 1 6 N
|
||||
S -450 -95 -400 -105 1 1 6 N
|
||||
S -450 5 -400 -5 1 1 6 N
|
||||
S -450 105 -400 95 1 1 6 N
|
||||
S -450 205 -400 195 1 1 6 N
|
||||
S -450 305 -400 295 1 1 6 N
|
||||
S -450 405 -400 395 1 1 6 N
|
||||
S -450 505 -400 495 1 1 6 N
|
||||
S -450 605 -400 595 1 1 6 N
|
||||
S -450 705 -400 695 1 1 6 N
|
||||
S -450 805 -400 795 1 1 6 N
|
||||
S -450 905 -400 895 1 1 6 N
|
||||
S -450 950 450 -1050 1 1 10 f
|
||||
S 450 -995 400 -1005 1 1 6 N
|
||||
S 450 -895 400 -905 1 1 6 N
|
||||
S 450 -795 400 -805 1 1 6 N
|
||||
S 450 -695 400 -705 1 1 6 N
|
||||
S 450 -595 400 -605 1 1 6 N
|
||||
S 450 -495 400 -505 1 1 6 N
|
||||
S 450 -395 400 -405 1 1 6 N
|
||||
S 450 -295 400 -305 1 1 6 N
|
||||
S 450 -195 400 -205 1 1 6 N
|
||||
S 450 -95 400 -105 1 1 6 N
|
||||
S 450 5 400 -5 1 1 6 N
|
||||
S 450 105 400 95 1 1 6 N
|
||||
S 450 205 400 195 1 1 6 N
|
||||
S 450 305 400 295 1 1 6 N
|
||||
S 450 405 400 395 1 1 6 N
|
||||
S 450 505 400 495 1 1 6 N
|
||||
S 450 605 400 595 1 1 6 N
|
||||
S 450 705 400 695 1 1 6 N
|
||||
S 450 805 400 795 1 1 6 N
|
||||
S 450 905 400 895 1 1 6 N
|
||||
X VCC 1 -600 900 150 R 50 50 1 1 W
|
||||
X ~TFT_WR 10 600 500 150 L 50 50 1 1 P
|
||||
X ~TFT_RD 11 -600 400 150 R 50 50 1 1 P
|
||||
X TFT_TE 12 600 400 150 L 50 50 1 1 I
|
||||
X TFT_D0 13 -600 300 150 R 50 50 1 1 P
|
||||
X TFT_D1 14 600 300 150 L 50 50 1 1 P
|
||||
X TFT_D2 15 -600 200 150 R 50 50 1 1 P
|
||||
X TFT_D3 16 600 200 150 L 50 50 1 1 P
|
||||
X TFT_D4 17 -600 100 150 R 50 50 1 1 P
|
||||
X TFT_D5 18 600 100 150 L 50 50 1 1 P
|
||||
X TFT_D6 19 -600 0 150 R 50 50 1 1 P
|
||||
X GND 2 600 900 150 L 50 50 1 1 P
|
||||
X TFT_D7 20 600 0 150 L 50 50 1 1 P
|
||||
X TFT_D8 21 -600 -100 150 R 50 50 1 1 P
|
||||
X TFT_D9 22 600 -100 150 L 50 50 1 1 P
|
||||
X TFT_D10 23 -600 -200 150 R 50 50 1 1 P
|
||||
X TFT_D11 24 600 -200 150 L 50 50 1 1 P
|
||||
X TFT_D12 25 -600 -300 150 R 50 50 1 1 P
|
||||
X TFT_D13 26 600 -300 150 L 50 50 1 1 P
|
||||
X TFT_D14 27 -600 -400 150 R 50 50 1 1 P
|
||||
X TFT_D15 28 600 -400 150 L 50 50 1 1 P
|
||||
X TFT_D16 29 -600 -500 150 R 50 50 1 1 P
|
||||
X CPT_SCL 3 -600 800 150 R 50 50 1 1 P
|
||||
X TFT_D17 30 600 -500 150 L 50 50 1 1 P
|
||||
X TFT_D18 31 -600 -600 150 R 50 50 1 1 P
|
||||
X TFT_D19 32 600 -600 150 L 50 50 1 1 P
|
||||
X TFT_D20 33 -600 -700 150 R 50 50 1 1 P
|
||||
X TFT_D21 34 600 -700 150 L 50 50 1 1 P
|
||||
X TFT_D22 35 -600 -800 150 R 50 50 1 1 P
|
||||
X TFT_D23 36 600 -800 150 L 50 50 1 1 P
|
||||
X TFT_STB 37 -600 -900 150 R 50 50 1 1 P
|
||||
X NC 38 600 -900 150 L 50 50 1 1 N
|
||||
X CPT_WK 39 -600 -1000 150 R 50 50 1 1 P
|
||||
X CPT_SDA 4 600 800 150 L 50 50 1 1 P
|
||||
X NC 40 600 -1000 150 L 50 50 1 1 N
|
||||
X CPT_INT 5 -600 700 150 R 50 50 1 1 P
|
||||
X TFT_GPO 6 600 700 150 L 50 50 1 1 O
|
||||
X ~TFT_RST 7 -600 600 150 R 50 50 1 1 P
|
||||
X TFT_D/C 8 600 600 150 L 50 50 1 1 P
|
||||
X ~TFT_CS 9 -600 500 150 R 50 50 1 1 P
|
||||
ENDDRAW
|
||||
ENDDEF
|
||||
#
|
||||
# Connector_Generic_Conn_02x20_Odd_Even
|
||||
#
|
||||
DEF Connector_Generic_Conn_02x20_Odd_Even J 0 40 Y N 1 F N
|
||||
F0 "J" 50 1000 50 H V C CNN
|
||||
F1 "Connector_Generic_Conn_02x20_Odd_Even" 50 -1100 50 H V C CNN
|
||||
F2 "" 0 0 50 H I C CNN
|
||||
F3 "" 0 0 50 H I C CNN
|
||||
$FPLIST
|
||||
Connector*:*_2x??_*
|
||||
$ENDFPLIST
|
||||
DRAW
|
||||
S -50 -995 0 -1005 1 1 6 N
|
||||
S -50 -895 0 -905 1 1 6 N
|
||||
S -50 -795 0 -805 1 1 6 N
|
||||
S -50 -695 0 -705 1 1 6 N
|
||||
S -50 -595 0 -605 1 1 6 N
|
||||
S -50 -495 0 -505 1 1 6 N
|
||||
S -50 -395 0 -405 1 1 6 N
|
||||
S -50 -295 0 -305 1 1 6 N
|
||||
S -50 -195 0 -205 1 1 6 N
|
||||
S -50 -95 0 -105 1 1 6 N
|
||||
S -50 5 0 -5 1 1 6 N
|
||||
S -50 105 0 95 1 1 6 N
|
||||
S -50 205 0 195 1 1 6 N
|
||||
S -50 305 0 295 1 1 6 N
|
||||
S -50 405 0 395 1 1 6 N
|
||||
S -50 505 0 495 1 1 6 N
|
||||
S -50 605 0 595 1 1 6 N
|
||||
S -50 705 0 695 1 1 6 N
|
||||
S -50 805 0 795 1 1 6 N
|
||||
S -50 905 0 895 1 1 6 N
|
||||
S -50 950 150 -1050 1 1 10 f
|
||||
S 150 -995 100 -1005 1 1 6 N
|
||||
S 150 -895 100 -905 1 1 6 N
|
||||
S 150 -795 100 -805 1 1 6 N
|
||||
S 150 -695 100 -705 1 1 6 N
|
||||
S 150 -595 100 -605 1 1 6 N
|
||||
S 150 -495 100 -505 1 1 6 N
|
||||
S 150 -395 100 -405 1 1 6 N
|
||||
S 150 -295 100 -305 1 1 6 N
|
||||
S 150 -195 100 -205 1 1 6 N
|
||||
S 150 -95 100 -105 1 1 6 N
|
||||
S 150 5 100 -5 1 1 6 N
|
||||
S 150 105 100 95 1 1 6 N
|
||||
S 150 205 100 195 1 1 6 N
|
||||
S 150 305 100 295 1 1 6 N
|
||||
S 150 405 100 395 1 1 6 N
|
||||
S 150 505 100 495 1 1 6 N
|
||||
S 150 605 100 595 1 1 6 N
|
||||
S 150 705 100 695 1 1 6 N
|
||||
S 150 805 100 795 1 1 6 N
|
||||
S 150 905 100 895 1 1 6 N
|
||||
X Pin_1 1 -200 900 150 R 50 50 1 1 P
|
||||
X Pin_10 10 300 500 150 L 50 50 1 1 P
|
||||
X Pin_11 11 -200 400 150 R 50 50 1 1 P
|
||||
X Pin_12 12 300 400 150 L 50 50 1 1 P
|
||||
X Pin_13 13 -200 300 150 R 50 50 1 1 P
|
||||
X Pin_14 14 300 300 150 L 50 50 1 1 P
|
||||
X Pin_15 15 -200 200 150 R 50 50 1 1 P
|
||||
X Pin_16 16 300 200 150 L 50 50 1 1 P
|
||||
X Pin_17 17 -200 100 150 R 50 50 1 1 P
|
||||
X Pin_18 18 300 100 150 L 50 50 1 1 P
|
||||
X Pin_19 19 -200 0 150 R 50 50 1 1 P
|
||||
X Pin_2 2 300 900 150 L 50 50 1 1 P
|
||||
X Pin_20 20 300 0 150 L 50 50 1 1 P
|
||||
X Pin_21 21 -200 -100 150 R 50 50 1 1 P
|
||||
X Pin_22 22 300 -100 150 L 50 50 1 1 P
|
||||
X Pin_23 23 -200 -200 150 R 50 50 1 1 P
|
||||
X Pin_24 24 300 -200 150 L 50 50 1 1 P
|
||||
X Pin_25 25 -200 -300 150 R 50 50 1 1 P
|
||||
X Pin_26 26 300 -300 150 L 50 50 1 1 P
|
||||
X Pin_27 27 -200 -400 150 R 50 50 1 1 P
|
||||
X Pin_28 28 300 -400 150 L 50 50 1 1 P
|
||||
X Pin_29 29 -200 -500 150 R 50 50 1 1 P
|
||||
X Pin_3 3 -200 800 150 R 50 50 1 1 P
|
||||
X Pin_30 30 300 -500 150 L 50 50 1 1 P
|
||||
X Pin_31 31 -200 -600 150 R 50 50 1 1 P
|
||||
X Pin_32 32 300 -600 150 L 50 50 1 1 P
|
||||
X Pin_33 33 -200 -700 150 R 50 50 1 1 P
|
||||
X Pin_34 34 300 -700 150 L 50 50 1 1 P
|
||||
X Pin_35 35 -200 -800 150 R 50 50 1 1 P
|
||||
X Pin_36 36 300 -800 150 L 50 50 1 1 P
|
||||
X Pin_37 37 -200 -900 150 R 50 50 1 1 P
|
||||
X Pin_38 38 300 -900 150 L 50 50 1 1 P
|
||||
X Pin_39 39 -200 -1000 150 R 50 50 1 1 P
|
||||
X Pin_4 4 300 800 150 L 50 50 1 1 P
|
||||
X Pin_40 40 300 -1000 150 L 50 50 1 1 P
|
||||
X Pin_5 5 -200 700 150 R 50 50 1 1 P
|
||||
X Pin_6 6 300 700 150 L 50 50 1 1 P
|
||||
X Pin_7 7 -200 600 150 R 50 50 1 1 P
|
||||
X Pin_8 8 300 600 150 L 50 50 1 1 P
|
||||
X Pin_9 9 -200 500 150 R 50 50 1 1 P
|
||||
ENDDRAW
|
||||
ENDDEF
|
||||
#
|
||||
#End Library
|
File diff suppressed because it is too large
Load Diff
File diff suppressed because it is too large
Load Diff
@ -0,0 +1,33 @@
|
||||
update=22/05/2015 07:44:53
|
||||
version=1
|
||||
last_client=kicad
|
||||
[general]
|
||||
version=1
|
||||
RootSch=
|
||||
BoardNm=
|
||||
[pcbnew]
|
||||
version=1
|
||||
LastNetListRead=
|
||||
UseCmpFile=1
|
||||
PadDrill=0.600000000000
|
||||
PadDrillOvalY=0.600000000000
|
||||
PadSizeH=1.500000000000
|
||||
PadSizeV=1.500000000000
|
||||
PcbTextSizeV=1.500000000000
|
||||
PcbTextSizeH=1.500000000000
|
||||
PcbTextThickness=0.300000000000
|
||||
ModuleTextSizeV=1.000000000000
|
||||
ModuleTextSizeH=1.000000000000
|
||||
ModuleTextSizeThickness=0.150000000000
|
||||
SolderMaskClearance=0.000000000000
|
||||
SolderMaskMinWidth=0.000000000000
|
||||
DrawSegmentWidth=0.200000000000
|
||||
BoardOutlineThickness=0.100000000000
|
||||
ModuleOutlineThickness=0.150000000000
|
||||
[cvpcb]
|
||||
version=1
|
||||
NetIExt=net
|
||||
[eeschema]
|
||||
version=1
|
||||
LibDir=
|
||||
[eeschema/libraries]
|
@ -0,0 +1,358 @@
|
||||
EESchema Schematic File Version 4
|
||||
EELAYER 30 0
|
||||
EELAYER END
|
||||
$Descr A4 11693 8268
|
||||
encoding utf-8
|
||||
Sheet 1 1
|
||||
Title ""
|
||||
Date ""
|
||||
Rev ""
|
||||
Comp ""
|
||||
Comment1 ""
|
||||
Comment2 ""
|
||||
Comment3 ""
|
||||
Comment4 ""
|
||||
$EndDescr
|
||||
$Comp
|
||||
L Conn_02x20_LCD_INTF:Conn_02x20_Odd_Even_LCD_INTF J2
|
||||
U 1 1 5ECBC0A7
|
||||
P 5800 3850
|
||||
F 0 "J2" H 5800 4975 50 0000 C CNN
|
||||
F 1 "Conn_02x20_Odd_Even_LCD_INTF" H 5800 4884 50 0000 C CNN
|
||||
F 2 "breakout_board_2x20:idc_breakout" H 5400 3850 50 0001 C CNN
|
||||
F 3 "" H 5400 3850 50 0001 C CNN
|
||||
1 5800 3850
|
||||
1 0 0 -1
|
||||
$EndComp
|
||||
$Comp
|
||||
L Connector_Generic:Conn_02x20_Odd_Even J1
|
||||
U 1 1 5ECC32EF
|
||||
P 2450 3900
|
||||
F 0 "J1" H 2500 5017 50 0000 C CNN
|
||||
F 1 "Conn_02x20_Odd_Even" H 2500 4926 50 0000 C CNN
|
||||
F 2 "Connector_IDC:IDC-Header_2x20_P2.54mm_Vertical" H 2450 3900 50 0001 C CNN
|
||||
F 3 "~" H 2450 3900 50 0001 C CNN
|
||||
1 2450 3900
|
||||
1 0 0 -1
|
||||
$EndComp
|
||||
Wire Wire Line
|
||||
2250 3000 2000 3000
|
||||
Wire Wire Line
|
||||
2250 3100 2000 3100
|
||||
Wire Wire Line
|
||||
2250 3200 2000 3200
|
||||
Wire Wire Line
|
||||
2250 3300 2000 3300
|
||||
Wire Wire Line
|
||||
2250 3400 2000 3400
|
||||
Wire Wire Line
|
||||
2250 3500 2000 3500
|
||||
Wire Wire Line
|
||||
2250 3600 2000 3600
|
||||
Wire Wire Line
|
||||
2250 3700 2000 3700
|
||||
Wire Wire Line
|
||||
2250 3800 2000 3800
|
||||
Wire Wire Line
|
||||
2250 3900 2000 3900
|
||||
Wire Wire Line
|
||||
2250 4000 2000 4000
|
||||
Wire Wire Line
|
||||
2250 4100 2000 4100
|
||||
Wire Wire Line
|
||||
2250 4200 2000 4200
|
||||
Wire Wire Line
|
||||
2250 4300 2000 4300
|
||||
Wire Wire Line
|
||||
2250 4400 2000 4400
|
||||
Wire Wire Line
|
||||
2250 4500 2000 4500
|
||||
Wire Wire Line
|
||||
2250 4600 2000 4600
|
||||
Wire Wire Line
|
||||
2250 4700 2000 4700
|
||||
Wire Wire Line
|
||||
2250 4800 2000 4800
|
||||
Wire Wire Line
|
||||
2250 4900 2000 4900
|
||||
Wire Wire Line
|
||||
2750 4900 3000 4900
|
||||
Wire Wire Line
|
||||
2750 4800 3000 4800
|
||||
Wire Wire Line
|
||||
2750 4700 3000 4700
|
||||
Wire Wire Line
|
||||
2750 4600 3000 4600
|
||||
Wire Wire Line
|
||||
2750 4500 3000 4500
|
||||
Wire Wire Line
|
||||
2750 4400 3000 4400
|
||||
Wire Wire Line
|
||||
2750 4300 3000 4300
|
||||
Wire Wire Line
|
||||
2750 4200 3000 4200
|
||||
Wire Wire Line
|
||||
2750 4100 3000 4100
|
||||
Wire Wire Line
|
||||
2750 4000 3000 4000
|
||||
Wire Wire Line
|
||||
2750 3900 3000 3900
|
||||
Wire Wire Line
|
||||
2750 3800 3000 3800
|
||||
Wire Wire Line
|
||||
2750 3700 3000 3700
|
||||
Wire Wire Line
|
||||
2750 3600 3000 3600
|
||||
Wire Wire Line
|
||||
2750 3500 3000 3500
|
||||
Wire Wire Line
|
||||
2750 3400 3000 3400
|
||||
Wire Wire Line
|
||||
2750 3300 3000 3300
|
||||
Wire Wire Line
|
||||
2750 3200 3000 3200
|
||||
Wire Wire Line
|
||||
2750 3100 3000 3100
|
||||
Wire Wire Line
|
||||
2750 3000 3000 3000
|
||||
Text Label 2000 3000 2 50 ~ 0
|
||||
Vcc
|
||||
Text Label 2000 3100 2 50 ~ 0
|
||||
CPT_SCL
|
||||
Text Label 2000 3200 2 50 ~ 0
|
||||
CPT_INT
|
||||
Text Label 2000 3300 2 50 ~ 0
|
||||
~TFT_RST
|
||||
Text Label 2000 3400 2 50 ~ 0
|
||||
~TFT_CS
|
||||
Text Label 2000 3500 2 50 ~ 0
|
||||
~TFT_RD
|
||||
Text Label 2000 3600 2 50 ~ 0
|
||||
TFT_D0
|
||||
Text Label 2000 3700 2 50 ~ 0
|
||||
TFT_D2
|
||||
Text Label 2000 3800 2 50 ~ 0
|
||||
TFT_D4
|
||||
Text Label 2000 3900 2 50 ~ 0
|
||||
TFT_D6
|
||||
Text Label 2000 4000 2 50 ~ 0
|
||||
TFT_D8
|
||||
Text Label 2000 4100 2 50 ~ 0
|
||||
TFT_D10
|
||||
Text Label 2000 4200 2 50 ~ 0
|
||||
TFT_D12
|
||||
Text Label 2000 4300 2 50 ~ 0
|
||||
TFT_D14
|
||||
Text Label 2000 4400 2 50 ~ 0
|
||||
TFT_D16
|
||||
Text Label 2000 4500 2 50 ~ 0
|
||||
TFT_D18
|
||||
Text Label 2000 4600 2 50 ~ 0
|
||||
TFT_D20
|
||||
Text Label 2000 4700 2 50 ~ 0
|
||||
TFT_D22
|
||||
Text Label 2000 4800 2 50 ~ 0
|
||||
TFT_STB
|
||||
Text Label 2000 4900 2 50 ~ 0
|
||||
CPT_WK
|
||||
Text Label 3000 4900 0 50 ~ 0
|
||||
NC1
|
||||
Text Label 3000 4800 0 50 ~ 0
|
||||
NC2
|
||||
Text Label 3000 4700 0 50 ~ 0
|
||||
TFT_D23
|
||||
Text Label 3000 4600 0 50 ~ 0
|
||||
TFT_D21
|
||||
Text Label 3000 4500 0 50 ~ 0
|
||||
TFT_D19
|
||||
Text Label 3000 4400 0 50 ~ 0
|
||||
TFT_D17
|
||||
Text Label 3000 4300 0 50 ~ 0
|
||||
TFT_D15
|
||||
Text Label 3000 4200 0 50 ~ 0
|
||||
TFT_D13
|
||||
Text Label 3000 4100 0 50 ~ 0
|
||||
TFT_D11
|
||||
Text Label 3000 4000 0 50 ~ 0
|
||||
TFT_D9
|
||||
Text Label 3000 3900 0 50 ~ 0
|
||||
TFT_D7
|
||||
Text Label 3000 3800 0 50 ~ 0
|
||||
TFT_D5
|
||||
Text Label 3000 3700 0 50 ~ 0
|
||||
TFT_D3
|
||||
Text Label 3000 3600 0 50 ~ 0
|
||||
TFT_D1
|
||||
Text Label 3000 3500 0 50 ~ 0
|
||||
TFT_TE
|
||||
Text Label 3000 3400 0 50 ~ 0
|
||||
~TFT_WR
|
||||
Text Label 3000 3300 0 50 ~ 0
|
||||
TFT_DC
|
||||
Text Label 3000 3200 0 50 ~ 0
|
||||
TFT_GPO
|
||||
Text Label 3000 3100 0 50 ~ 0
|
||||
CPT_SDA
|
||||
Text Label 3000 3000 0 50 ~ 0
|
||||
GND
|
||||
Wire Wire Line
|
||||
5200 2950 4950 2950
|
||||
Wire Wire Line
|
||||
5200 3050 4950 3050
|
||||
Wire Wire Line
|
||||
5200 3150 4950 3150
|
||||
Wire Wire Line
|
||||
5200 3250 4950 3250
|
||||
Wire Wire Line
|
||||
5200 3350 4950 3350
|
||||
Wire Wire Line
|
||||
5200 3450 4950 3450
|
||||
Wire Wire Line
|
||||
5200 3550 4950 3550
|
||||
Wire Wire Line
|
||||
5200 3650 4950 3650
|
||||
Wire Wire Line
|
||||
5200 3750 4950 3750
|
||||
Wire Wire Line
|
||||
5200 3850 4950 3850
|
||||
Wire Wire Line
|
||||
5200 3950 4950 3950
|
||||
Wire Wire Line
|
||||
5200 4050 4950 4050
|
||||
Wire Wire Line
|
||||
5200 4150 4950 4150
|
||||
Wire Wire Line
|
||||
5200 4250 4950 4250
|
||||
Wire Wire Line
|
||||
5200 4350 4950 4350
|
||||
Wire Wire Line
|
||||
5200 4450 4950 4450
|
||||
Wire Wire Line
|
||||
5200 4550 4950 4550
|
||||
Wire Wire Line
|
||||
5200 4650 4950 4650
|
||||
Wire Wire Line
|
||||
5200 4750 4950 4750
|
||||
Wire Wire Line
|
||||
5200 4850 4950 4850
|
||||
Text Label 4950 2950 2 50 ~ 0
|
||||
Vcc
|
||||
Text Label 4950 3050 2 50 ~ 0
|
||||
CPT_SCL
|
||||
Text Label 4950 3150 2 50 ~ 0
|
||||
CPT_INT
|
||||
Text Label 4950 3250 2 50 ~ 0
|
||||
~TFT_RST
|
||||
Text Label 4950 3350 2 50 ~ 0
|
||||
~TFT_CS
|
||||
Text Label 4950 3450 2 50 ~ 0
|
||||
~TFT_RD
|
||||
Text Label 4950 3550 2 50 ~ 0
|
||||
TFT_D0
|
||||
Text Label 4950 3650 2 50 ~ 0
|
||||
TFT_D2
|
||||
Text Label 4950 3750 2 50 ~ 0
|
||||
TFT_D4
|
||||
Text Label 4950 3850 2 50 ~ 0
|
||||
TFT_D6
|
||||
Text Label 4950 3950 2 50 ~ 0
|
||||
TFT_D8
|
||||
Text Label 4950 4050 2 50 ~ 0
|
||||
TFT_D10
|
||||
Text Label 4950 4150 2 50 ~ 0
|
||||
TFT_D12
|
||||
Text Label 4950 4250 2 50 ~ 0
|
||||
TFT_D14
|
||||
Text Label 4950 4350 2 50 ~ 0
|
||||
TFT_D16
|
||||
Text Label 4950 4450 2 50 ~ 0
|
||||
TFT_D18
|
||||
Text Label 4950 4550 2 50 ~ 0
|
||||
TFT_D20
|
||||
Text Label 4950 4650 2 50 ~ 0
|
||||
TFT_D22
|
||||
Text Label 4950 4750 2 50 ~ 0
|
||||
TFT_STB
|
||||
Text Label 4950 4850 2 50 ~ 0
|
||||
CPT_WK
|
||||
Wire Wire Line
|
||||
6400 4850 6650 4850
|
||||
Wire Wire Line
|
||||
6400 4750 6650 4750
|
||||
Wire Wire Line
|
||||
6400 4650 6650 4650
|
||||
Wire Wire Line
|
||||
6400 4550 6650 4550
|
||||
Wire Wire Line
|
||||
6400 4450 6650 4450
|
||||
Wire Wire Line
|
||||
6400 4350 6650 4350
|
||||
Wire Wire Line
|
||||
6400 4250 6650 4250
|
||||
Wire Wire Line
|
||||
6400 4150 6650 4150
|
||||
Wire Wire Line
|
||||
6400 4050 6650 4050
|
||||
Wire Wire Line
|
||||
6400 3950 6650 3950
|
||||
Wire Wire Line
|
||||
6400 3850 6650 3850
|
||||
Wire Wire Line
|
||||
6400 3750 6650 3750
|
||||
Wire Wire Line
|
||||
6400 3650 6650 3650
|
||||
Wire Wire Line
|
||||
6400 3550 6650 3550
|
||||
Wire Wire Line
|
||||
6400 3450 6650 3450
|
||||
Wire Wire Line
|
||||
6400 3350 6650 3350
|
||||
Wire Wire Line
|
||||
6400 3250 6650 3250
|
||||
Wire Wire Line
|
||||
6400 3150 6650 3150
|
||||
Wire Wire Line
|
||||
6400 3050 6650 3050
|
||||
Wire Wire Line
|
||||
6400 2950 6650 2950
|
||||
Text Label 6650 4850 0 50 ~ 0
|
||||
NC1
|
||||
Text Label 6650 4750 0 50 ~ 0
|
||||
NC2
|
||||
Text Label 6650 4650 0 50 ~ 0
|
||||
TFT_D23
|
||||
Text Label 6650 4550 0 50 ~ 0
|
||||
TFT_D21
|
||||
Text Label 6650 4450 0 50 ~ 0
|
||||
TFT_D19
|
||||
Text Label 6650 4350 0 50 ~ 0
|
||||
TFT_D17
|
||||
Text Label 6650 4250 0 50 ~ 0
|
||||
TFT_D15
|
||||
Text Label 6650 4150 0 50 ~ 0
|
||||
TFT_D13
|
||||
Text Label 6650 4050 0 50 ~ 0
|
||||
TFT_D11
|
||||
Text Label 6650 3950 0 50 ~ 0
|
||||
TFT_D9
|
||||
Text Label 6650 3850 0 50 ~ 0
|
||||
TFT_D7
|
||||
Text Label 6650 3750 0 50 ~ 0
|
||||
TFT_D5
|
||||
Text Label 6650 3650 0 50 ~ 0
|
||||
TFT_D3
|
||||
Text Label 6650 3550 0 50 ~ 0
|
||||
TFT_D1
|
||||
Text Label 6650 3450 0 50 ~ 0
|
||||
TFT_TE
|
||||
Text Label 6650 3350 0 50 ~ 0
|
||||
~TFT_WR
|
||||
Text Label 6650 3250 0 50 ~ 0
|
||||
TFT_DC
|
||||
Text Label 6650 3150 0 50 ~ 0
|
||||
TFT_GPO
|
||||
Text Label 6650 3050 0 50 ~ 0
|
||||
CPT_SDA
|
||||
Text Label 6650 2950 0 50 ~ 0
|
||||
GND
|
||||
$EndSCHEMATC
|
@ -0,0 +1,358 @@
|
||||
EESchema Schematic File Version 4
|
||||
EELAYER 30 0
|
||||
EELAYER END
|
||||
$Descr A4 11693 8268
|
||||
encoding utf-8
|
||||
Sheet 1 1
|
||||
Title ""
|
||||
Date ""
|
||||
Rev ""
|
||||
Comp ""
|
||||
Comment1 ""
|
||||
Comment2 ""
|
||||
Comment3 ""
|
||||
Comment4 ""
|
||||
$EndDescr
|
||||
$Comp
|
||||
L Conn_02x20_LCD_INTF:Conn_02x20_Odd_Even_LCD_INTF J2
|
||||
U 1 1 5ECBC0A7
|
||||
P 5800 3850
|
||||
F 0 "J2" H 5800 4975 50 0000 C CNN
|
||||
F 1 "Conn_02x20_Odd_Even_LCD_INTF" H 5800 4884 50 0000 C CNN
|
||||
F 2 "breakout_board_2x20:idc_breakout" H 5400 3850 50 0001 C CNN
|
||||
F 3 "" H 5400 3850 50 0001 C CNN
|
||||
1 5800 3850
|
||||
1 0 0 -1
|
||||
$EndComp
|
||||
$Comp
|
||||
L Connector_Generic:Conn_02x20_Odd_Even J1
|
||||
U 1 1 5ECC32EF
|
||||
P 2450 3900
|
||||
F 0 "J1" H 2500 5017 50 0000 C CNN
|
||||
F 1 "Conn_02x20_Odd_Even" H 2500 4926 50 0000 C CNN
|
||||
F 2 "Connector_IDC:IDC-Header_2x20_P2.54mm_Vertical" H 2450 3900 50 0001 C CNN
|
||||
F 3 "~" H 2450 3900 50 0001 C CNN
|
||||
1 2450 3900
|
||||
1 0 0 -1
|
||||
$EndComp
|
||||
Wire Wire Line
|
||||
2250 3000 2000 3000
|
||||
Wire Wire Line
|
||||
2250 3100 2000 3100
|
||||
Wire Wire Line
|
||||
2250 3200 2000 3200
|
||||
Wire Wire Line
|
||||
2250 3300 2000 3300
|
||||
Wire Wire Line
|
||||
2250 3400 2000 3400
|
||||
Wire Wire Line
|
||||
2250 3500 2000 3500
|
||||
Wire Wire Line
|
||||
2250 3600 2000 3600
|
||||
Wire Wire Line
|
||||
2250 3700 2000 3700
|
||||
Wire Wire Line
|
||||
2250 3800 2000 3800
|
||||
Wire Wire Line
|
||||
2250 3900 2000 3900
|
||||
Wire Wire Line
|
||||
2250 4000 2000 4000
|
||||
Wire Wire Line
|
||||
2250 4100 2000 4100
|
||||
Wire Wire Line
|
||||
2250 4200 2000 4200
|
||||
Wire Wire Line
|
||||
2250 4300 2000 4300
|
||||
Wire Wire Line
|
||||
2250 4400 2000 4400
|
||||
Wire Wire Line
|
||||
2250 4500 2000 4500
|
||||
Wire Wire Line
|
||||
2250 4600 2000 4600
|
||||
Wire Wire Line
|
||||
2250 4700 2000 4700
|
||||
Wire Wire Line
|
||||
2250 4800 2000 4800
|
||||
Wire Wire Line
|
||||
2250 4900 2000 4900
|
||||
Wire Wire Line
|
||||
2750 4900 3000 4900
|
||||
Wire Wire Line
|
||||
2750 4800 3000 4800
|
||||
Wire Wire Line
|
||||
2750 4700 3000 4700
|
||||
Wire Wire Line
|
||||
2750 4600 3000 4600
|
||||
Wire Wire Line
|
||||
2750 4500 3000 4500
|
||||
Wire Wire Line
|
||||
2750 4400 3000 4400
|
||||
Wire Wire Line
|
||||
2750 4300 3000 4300
|
||||
Wire Wire Line
|
||||
2750 4200 3000 4200
|
||||
Wire Wire Line
|
||||
2750 4100 3000 4100
|
||||
Wire Wire Line
|
||||
2750 4000 3000 4000
|
||||
Wire Wire Line
|
||||
2750 3900 3000 3900
|
||||
Wire Wire Line
|
||||
2750 3800 3000 3800
|
||||
Wire Wire Line
|
||||
2750 3700 3000 3700
|
||||
Wire Wire Line
|
||||
2750 3600 3000 3600
|
||||
Wire Wire Line
|
||||
2750 3500 3000 3500
|
||||
Wire Wire Line
|
||||
2750 3400 3000 3400
|
||||
Wire Wire Line
|
||||
2750 3300 3000 3300
|
||||
Wire Wire Line
|
||||
2750 3200 3000 3200
|
||||
Wire Wire Line
|
||||
2750 3100 3000 3100
|
||||
Wire Wire Line
|
||||
2750 3000 3000 3000
|
||||
Text Label 2000 3000 2 50 ~ 0
|
||||
Vcc
|
||||
Text Label 2000 3100 2 50 ~ 0
|
||||
CPT_SCL
|
||||
Text Label 2000 3200 2 50 ~ 0
|
||||
CPT_INT
|
||||
Text Label 2000 3300 2 50 ~ 0
|
||||
~TFT_RST
|
||||
Text Label 2000 3400 2 50 ~ 0
|
||||
~TFT_CS
|
||||
Text Label 2000 3500 2 50 ~ 0
|
||||
~TFT_RD
|
||||
Text Label 2000 3600 2 50 ~ 0
|
||||
TFT_D0
|
||||
Text Label 2000 3700 2 50 ~ 0
|
||||
TFT_D2
|
||||
Text Label 2000 3800 2 50 ~ 0
|
||||
TFT_D4
|
||||
Text Label 2000 3900 2 50 ~ 0
|
||||
TFT_D6
|
||||
Text Label 2000 4000 2 50 ~ 0
|
||||
TFT_D8
|
||||
Text Label 2000 4100 2 50 ~ 0
|
||||
TFT_D10
|
||||
Text Label 2000 4200 2 50 ~ 0
|
||||
TFT_D12
|
||||
Text Label 2000 4300 2 50 ~ 0
|
||||
TFT_D14
|
||||
Text Label 2000 4400 2 50 ~ 0
|
||||
TFT_D16
|
||||
Text Label 2000 4500 2 50 ~ 0
|
||||
TFT_D18
|
||||
Text Label 2000 4600 2 50 ~ 0
|
||||
TFT_D20
|
||||
Text Label 2000 4700 2 50 ~ 0
|
||||
TFT_D22
|
||||
Text Label 2000 4800 2 50 ~ 0
|
||||
TFT_STB
|
||||
Text Label 2000 4900 2 50 ~ 0
|
||||
CPT_WK
|
||||
Text Label 3000 4900 0 50 ~ 0
|
||||
NC
|
||||
Text Label 3000 4800 0 50 ~ 0
|
||||
NC
|
||||
Text Label 3000 4700 0 50 ~ 0
|
||||
TFT_D23
|
||||
Text Label 3000 4600 0 50 ~ 0
|
||||
TFT_D21
|
||||
Text Label 3000 4500 0 50 ~ 0
|
||||
TFT_D19
|
||||
Text Label 3000 4400 0 50 ~ 0
|
||||
TFT_D17
|
||||
Text Label 3000 4300 0 50 ~ 0
|
||||
TFT_D15
|
||||
Text Label 3000 4200 0 50 ~ 0
|
||||
TFT_D13
|
||||
Text Label 3000 4100 0 50 ~ 0
|
||||
TFT_D11
|
||||
Text Label 3000 4000 0 50 ~ 0
|
||||
TFT_D9
|
||||
Text Label 3000 3900 0 50 ~ 0
|
||||
TFT_D7
|
||||
Text Label 3000 3800 0 50 ~ 0
|
||||
TFT_D5
|
||||
Text Label 3000 3700 0 50 ~ 0
|
||||
TFT_D3
|
||||
Text Label 3000 3600 0 50 ~ 0
|
||||
TFT_D1
|
||||
Text Label 3000 3500 0 50 ~ 0
|
||||
TFT_TE
|
||||
Text Label 3000 3400 0 50 ~ 0
|
||||
~TFT_WR
|
||||
Text Label 3000 3300 0 50 ~ 0
|
||||
TFT_DC
|
||||
Text Label 3000 3200 0 50 ~ 0
|
||||
TFT_GPO
|
||||
Text Label 3000 3100 0 50 ~ 0
|
||||
CPT_SDA
|
||||
Text Label 3000 3000 0 50 ~ 0
|
||||
GND
|
||||
Wire Wire Line
|
||||
5200 2950 4950 2950
|
||||
Wire Wire Line
|
||||
5200 3050 4950 3050
|
||||
Wire Wire Line
|
||||
5200 3150 4950 3150
|
||||
Wire Wire Line
|
||||
5200 3250 4950 3250
|
||||
Wire Wire Line
|
||||
5200 3350 4950 3350
|
||||
Wire Wire Line
|
||||
5200 3450 4950 3450
|
||||
Wire Wire Line
|
||||
5200 3550 4950 3550
|
||||
Wire Wire Line
|
||||
5200 3650 4950 3650
|
||||
Wire Wire Line
|
||||
5200 3750 4950 3750
|
||||
Wire Wire Line
|
||||
5200 3850 4950 3850
|
||||
Wire Wire Line
|
||||
5200 3950 4950 3950
|
||||
Wire Wire Line
|
||||
5200 4050 4950 4050
|
||||
Wire Wire Line
|
||||
5200 4150 4950 4150
|
||||
Wire Wire Line
|
||||
5200 4250 4950 4250
|
||||
Wire Wire Line
|
||||
5200 4350 4950 4350
|
||||
Wire Wire Line
|
||||
5200 4450 4950 4450
|
||||
Wire Wire Line
|
||||
5200 4550 4950 4550
|
||||
Wire Wire Line
|
||||
5200 4650 4950 4650
|
||||
Wire Wire Line
|
||||
5200 4750 4950 4750
|
||||
Wire Wire Line
|
||||
5200 4850 4950 4850
|
||||
Text Label 4950 2950 2 50 ~ 0
|
||||
Vcc
|
||||
Text Label 4950 3050 2 50 ~ 0
|
||||
CPT_SCL
|
||||
Text Label 4950 3150 2 50 ~ 0
|
||||
CPT_INT
|
||||
Text Label 4950 3250 2 50 ~ 0
|
||||
~TFT_RST
|
||||
Text Label 4950 3350 2 50 ~ 0
|
||||
~TFT_CS
|
||||
Text Label 4950 3450 2 50 ~ 0
|
||||
~TFT_RD
|
||||
Text Label 4950 3550 2 50 ~ 0
|
||||
TFT_D0
|
||||
Text Label 4950 3650 2 50 ~ 0
|
||||
TFT_D2
|
||||
Text Label 4950 3750 2 50 ~ 0
|
||||
TFT_D4
|
||||
Text Label 4950 3850 2 50 ~ 0
|
||||
TFT_D6
|
||||
Text Label 4950 3950 2 50 ~ 0
|
||||
TFT_D8
|
||||
Text Label 4950 4050 2 50 ~ 0
|
||||
TFT_D10
|
||||
Text Label 4950 4150 2 50 ~ 0
|
||||
TFT_D12
|
||||
Text Label 4950 4250 2 50 ~ 0
|
||||
TFT_D14
|
||||
Text Label 4950 4350 2 50 ~ 0
|
||||
TFT_D16
|
||||
Text Label 4950 4450 2 50 ~ 0
|
||||
TFT_D18
|
||||
Text Label 4950 4550 2 50 ~ 0
|
||||
TFT_D20
|
||||
Text Label 4950 4650 2 50 ~ 0
|
||||
TFT_D22
|
||||
Text Label 4950 4750 2 50 ~ 0
|
||||
TFT_STB
|
||||
Text Label 4950 4850 2 50 ~ 0
|
||||
CPT_WK
|
||||
Wire Wire Line
|
||||
6400 4850 6650 4850
|
||||
Wire Wire Line
|
||||
6400 4750 6650 4750
|
||||
Wire Wire Line
|
||||
6400 4650 6650 4650
|
||||
Wire Wire Line
|
||||
6400 4550 6650 4550
|
||||
Wire Wire Line
|
||||
6400 4450 6650 4450
|
||||
Wire Wire Line
|
||||
6400 4350 6650 4350
|
||||
Wire Wire Line
|
||||
6400 4250 6650 4250
|
||||
Wire Wire Line
|
||||
6400 4150 6650 4150
|
||||
Wire Wire Line
|
||||
6400 4050 6650 4050
|
||||
Wire Wire Line
|
||||
6400 3950 6650 3950
|
||||
Wire Wire Line
|
||||
6400 3850 6650 3850
|
||||
Wire Wire Line
|
||||
6400 3750 6650 3750
|
||||
Wire Wire Line
|
||||
6400 3650 6650 3650
|
||||
Wire Wire Line
|
||||
6400 3550 6650 3550
|
||||
Wire Wire Line
|
||||
6400 3450 6650 3450
|
||||
Wire Wire Line
|
||||
6400 3350 6650 3350
|
||||
Wire Wire Line
|
||||
6400 3250 6650 3250
|
||||
Wire Wire Line
|
||||
6400 3150 6650 3150
|
||||
Wire Wire Line
|
||||
6400 3050 6650 3050
|
||||
Wire Wire Line
|
||||
6400 2950 6650 2950
|
||||
Text Label 6650 4850 0 50 ~ 0
|
||||
NC
|
||||
Text Label 6650 4750 0 50 ~ 0
|
||||
NC
|
||||
Text Label 6650 4650 0 50 ~ 0
|
||||
TFT_D23
|
||||
Text Label 6650 4550 0 50 ~ 0
|
||||
TFT_D21
|
||||
Text Label 6650 4450 0 50 ~ 0
|
||||
TFT_D19
|
||||
Text Label 6650 4350 0 50 ~ 0
|
||||
TFT_D17
|
||||
Text Label 6650 4250 0 50 ~ 0
|
||||
TFT_D15
|
||||
Text Label 6650 4150 0 50 ~ 0
|
||||
TFT_D13
|
||||
Text Label 6650 4050 0 50 ~ 0
|
||||
TFT_D11
|
||||
Text Label 6650 3950 0 50 ~ 0
|
||||
TFT_D9
|
||||
Text Label 6650 3850 0 50 ~ 0
|
||||
TFT_D7
|
||||
Text Label 6650 3750 0 50 ~ 0
|
||||
TFT_D5
|
||||
Text Label 6650 3650 0 50 ~ 0
|
||||
TFT_D3
|
||||
Text Label 6650 3550 0 50 ~ 0
|
||||
TFT_D1
|
||||
Text Label 6650 3450 0 50 ~ 0
|
||||
TFT_TE
|
||||
Text Label 6650 3350 0 50 ~ 0
|
||||
~TFT_WR
|
||||
Text Label 6650 3250 0 50 ~ 0
|
||||
TFT_DC
|
||||
Text Label 6650 3150 0 50 ~ 0
|
||||
TFT_GPO
|
||||
Text Label 6650 3050 0 50 ~ 0
|
||||
CPT_SDA
|
||||
Text Label 6650 2950 0 50 ~ 0
|
||||
GND
|
||||
$EndSCHEMATC
|
@ -0,0 +1,638 @@
|
||||
143367927249620
|
||||
Connector_PCBEdge
|
||||
4UCON_10156_2x40_P1.27mm_Socket_Horizontal
|
||||
4UCON 10156 Card edge socket with 80 contacts (40 each side), through-hole, http://www.4uconnector.com/online/object/4udrawing/10156.pdf
|
||||
4UCON 10156 Card edge socket with 80 contacts
|
||||
0
|
||||
80
|
||||
80
|
||||
Connector_PCBEdge
|
||||
BUS_AT
|
||||
AT ISA 16 bits Bus Edge Connector
|
||||
BUS ISA AT Edge connector
|
||||
0
|
||||
98
|
||||
98
|
||||
Connector_PCBEdge
|
||||
BUS_PCI
|
||||
PCI bus Edge Connector
|
||||
PCI bus Edge Connector
|
||||
0
|
||||
240
|
||||
120
|
||||
Connector_PCBEdge
|
||||
BUS_PCIexpress_x1
|
||||
PCIexpress Bus Edge Connector x1 http://www.ritrontek.com/uploadfile/2016/1026/20161026105231124.pdf#page=70
|
||||
PCIe
|
||||
0
|
||||
36
|
||||
36
|
||||
Connector_PCBEdge
|
||||
BUS_PCIexpress_x4
|
||||
PCIexpress Bus Edge Connector x1 http://www.ritrontek.com/uploadfile/2016/1026/20161026105231124.pdf#page=70
|
||||
PCIe
|
||||
0
|
||||
64
|
||||
64
|
||||
Connector_PCBEdge
|
||||
BUS_PCIexpress_x8
|
||||
PCIexpress Bus Edge Connector x1 http://www.ritrontek.com/uploadfile/2016/1026/20161026105231124.pdf#page=70
|
||||
PCIe
|
||||
0
|
||||
98
|
||||
98
|
||||
Connector_PCBEdge
|
||||
BUS_PCIexpress_x16
|
||||
PCIexpress Bus Edge Connector x1 http://www.ritrontek.com/uploadfile/2016/1026/20161026105231124.pdf#page=70
|
||||
PCIe
|
||||
0
|
||||
164
|
||||
164
|
||||
Connector_PCBEdge
|
||||
Samtec_MECF-05-0_-L-DV_2x05_P1.27mm_Polarized_Edge
|
||||
Highspeed card edge connector for PCB's with 05 contacts (polarized)
|
||||
conn samtec card-edge high-speed
|
||||
0
|
||||
8
|
||||
8
|
||||
Connector_PCBEdge
|
||||
Samtec_MECF-05-0_-NP-L-DV_2x05_P1.27mm_Edge
|
||||
Highspeed card edge connector for PCB's with 05 contacts (not polarized)
|
||||
conn samtec card-edge high-speed
|
||||
0
|
||||
10
|
||||
10
|
||||
Connector_PCBEdge
|
||||
Samtec_MECF-05-01-L-DV-WT_2x05_P1.27mm_Polarized_Socket_Horizontal
|
||||
Highspeed card edge connector for 1.6mm PCB's with 05 contacts (polarized)
|
||||
conn samtec card-edge high-speed
|
||||
0
|
||||
10
|
||||
8
|
||||
Connector_PCBEdge
|
||||
Samtec_MECF-05-01-L-DV_2x05_P1.27mm_Polarized_Socket_Horizontal
|
||||
Highspeed card edge connector for 1.6mm PCB's with 05 contacts (polarized)
|
||||
conn samtec card-edge high-speed
|
||||
0
|
||||
8
|
||||
8
|
||||
Connector_PCBEdge
|
||||
Samtec_MECF-05-01-NP-L-DV-WT_2x05_P1.27mm_Socket_Horizontal
|
||||
Highspeed card edge connector for 1.6mm PCB's with 05 contacts (not polarized)
|
||||
conn samtec card-edge high-speed
|
||||
0
|
||||
12
|
||||
10
|
||||
Connector_PCBEdge
|
||||
Samtec_MECF-05-01-NP-L-DV_2x05_P1.27mm_Socket_Horizontal
|
||||
Highspeed card edge connector for 1.6mm PCB's with 05 contacts (not polarized)
|
||||
conn samtec card-edge high-speed
|
||||
0
|
||||
10
|
||||
10
|
||||
Connector_PCBEdge
|
||||
Samtec_MECF-05-02-L-DV-WT_2x05_P1.27mm_Polarized_Socket_Horizontal
|
||||
Highspeed card edge connector for 2.4mm PCB's with 05 contacts (polarized)
|
||||
conn samtec card-edge high-speed
|
||||
0
|
||||
10
|
||||
8
|
||||
Connector_PCBEdge
|
||||
Samtec_MECF-05-02-L-DV_2x05_P1.27mm_Polarized_Socket_Horizontal
|
||||
Highspeed card edge connector for 2.4mm PCB's with 05 contacts (polarized)
|
||||
conn samtec card-edge high-speed
|
||||
0
|
||||
8
|
||||
8
|
||||
Connector_PCBEdge
|
||||
Samtec_MECF-05-02-NP-L-DV-WT_2x05_P1.27mm_Socket_Horizontal
|
||||
Highspeed card edge connector for 2.4mm PCB's with 05 contacts (not polarized)
|
||||
conn samtec card-edge high-speed
|
||||
0
|
||||
12
|
||||
10
|
||||
Connector_PCBEdge
|
||||
Samtec_MECF-05-02-NP-L-DV_2x05_P1.27mm_Socket_Horizontal
|
||||
Highspeed card edge connector for 2.4mm PCB's with 05 contacts (not polarized)
|
||||
conn samtec card-edge high-speed
|
||||
0
|
||||
10
|
||||
10
|
||||
Connector_PCBEdge
|
||||
Samtec_MECF-08-0_-L-DV_2x08_P1.27mm_Polarized_Edge
|
||||
Highspeed card edge connector for PCB's with 08 contacts (polarized)
|
||||
conn samtec card-edge high-speed
|
||||
0
|
||||
14
|
||||
14
|
||||
Connector_PCBEdge
|
||||
Samtec_MECF-08-0_-NP-L-DV_2x08_P1.27mm_Edge
|
||||
Highspeed card edge connector for PCB's with 08 contacts (not polarized)
|
||||
conn samtec card-edge high-speed
|
||||
0
|
||||
16
|
||||
16
|
||||
Connector_PCBEdge
|
||||
Samtec_MECF-08-01-L-DV-WT_2x08_P1.27mm_Polarized_Socket_Horizontal
|
||||
Highspeed card edge connector for 1.6mm PCB's with 08 contacts (polarized)
|
||||
conn samtec card-edge high-speed
|
||||
0
|
||||
16
|
||||
14
|
||||
Connector_PCBEdge
|
||||
Samtec_MECF-08-01-L-DV_2x08_P1.27mm_Polarized_Socket_Horizontal
|
||||
Highspeed card edge connector for 1.6mm PCB's with 08 contacts (polarized)
|
||||
conn samtec card-edge high-speed
|
||||
0
|
||||
14
|
||||
14
|
||||
Connector_PCBEdge
|
||||
Samtec_MECF-08-01-NP-L-DV-WT_2x08_P1.27mm_Socket_Horizontal
|
||||
Highspeed card edge connector for 1.6mm PCB's with 08 contacts (not polarized)
|
||||
conn samtec card-edge high-speed
|
||||
0
|
||||
18
|
||||
16
|
||||
Connector_PCBEdge
|
||||
Samtec_MECF-08-01-NP-L-DV_2x08_P1.27mm_Socket_Horizontal
|
||||
Highspeed card edge connector for 1.6mm PCB's with 08 contacts (not polarized)
|
||||
conn samtec card-edge high-speed
|
||||
0
|
||||
16
|
||||
16
|
||||
Connector_PCBEdge
|
||||
Samtec_MECF-08-02-L-DV-WT_2x08_P1.27mm_Polarized_Socket_Horizontal
|
||||
Highspeed card edge connector for 2.4mm PCB's with 08 contacts (polarized)
|
||||
conn samtec card-edge high-speed
|
||||
0
|
||||
16
|
||||
14
|
||||
Connector_PCBEdge
|
||||
Samtec_MECF-08-02-L-DV_2x08_P1.27mm_Polarized_Socket_Horizontal
|
||||
Highspeed card edge connector for 2.4mm PCB's with 08 contacts (polarized)
|
||||
conn samtec card-edge high-speed
|
||||
0
|
||||
14
|
||||
14
|
||||
Connector_PCBEdge
|
||||
Samtec_MECF-08-02-NP-L-DV-WT_2x08_P1.27mm_Socket_Horizontal
|
||||
Highspeed card edge connector for 2.4mm PCB's with 08 contacts (not polarized)
|
||||
conn samtec card-edge high-speed
|
||||
0
|
||||
18
|
||||
16
|
||||
Connector_PCBEdge
|
||||
Samtec_MECF-08-02-NP-L-DV_2x08_P1.27mm_Socket_Horizontal
|
||||
Highspeed card edge connector for 2.4mm PCB's with 08 contacts (not polarized)
|
||||
conn samtec card-edge high-speed
|
||||
0
|
||||
16
|
||||
16
|
||||
Connector_PCBEdge
|
||||
Samtec_MECF-20-0_-L-DV_2x20_P1.27mm_Polarized_Edge
|
||||
Highspeed card edge connector for PCB's with 20 contacts (polarized)
|
||||
conn samtec card-edge high-speed
|
||||
0
|
||||
38
|
||||
38
|
||||
Connector_PCBEdge
|
||||
Samtec_MECF-20-0_-NP-L-DV_2x20_P1.27mm_Edge
|
||||
Highspeed card edge connector for PCB's with 20 contacts (not polarized)
|
||||
conn samtec card-edge high-speed
|
||||
0
|
||||
40
|
||||
40
|
||||
Connector_PCBEdge
|
||||
Samtec_MECF-20-01-L-DV-WT_2x20_P1.27mm_Polarized_Socket_Horizontal
|
||||
Highspeed card edge connector for 1.6mm PCB's with 20 contacts (polarized)
|
||||
conn samtec card-edge high-speed
|
||||
0
|
||||
40
|
||||
38
|
||||
Connector_PCBEdge
|
||||
Samtec_MECF-20-01-L-DV_2x20_P1.27mm_Polarized_Socket_Horizontal
|
||||
Highspeed card edge connector for 1.6mm PCB's with 20 contacts (polarized)
|
||||
conn samtec card-edge high-speed
|
||||
0
|
||||
38
|
||||
38
|
||||
Connector_PCBEdge
|
||||
Samtec_MECF-20-01-NP-L-DV-WT_2x20_P1.27mm_Socket_Horizontal
|
||||
Highspeed card edge connector for 1.6mm PCB's with 20 contacts (not polarized)
|
||||
conn samtec card-edge high-speed
|
||||
0
|
||||
42
|
||||
40
|
||||
Connector_PCBEdge
|
||||
Samtec_MECF-20-01-NP-L-DV_2x20_P1.27mm_Socket_Horizontal
|
||||
Highspeed card edge connector for 1.6mm PCB's with 20 contacts (not polarized)
|
||||
conn samtec card-edge high-speed
|
||||
0
|
||||
40
|
||||
40
|
||||
Connector_PCBEdge
|
||||
Samtec_MECF-20-02-L-DV-WT_2x20_P1.27mm_Polarized_Socket_Horizontal
|
||||
Highspeed card edge connector for 2.4mm PCB's with 20 contacts (polarized)
|
||||
conn samtec card-edge high-speed
|
||||
0
|
||||
40
|
||||
38
|
||||
Connector_PCBEdge
|
||||
Samtec_MECF-20-02-L-DV_2x20_P1.27mm_Polarized_Socket_Horizontal
|
||||
Highspeed card edge connector for 2.4mm PCB's with 20 contacts (polarized)
|
||||
conn samtec card-edge high-speed
|
||||
0
|
||||
38
|
||||
38
|
||||
Connector_PCBEdge
|
||||
Samtec_MECF-20-02-NP-L-DV-WT_2x20_P1.27mm_Socket_Horizontal
|
||||
Highspeed card edge connector for 2.4mm PCB's with 20 contacts (not polarized)
|
||||
conn samtec card-edge high-speed
|
||||
0
|
||||
42
|
||||
40
|
||||
Connector_PCBEdge
|
||||
Samtec_MECF-20-02-NP-L-DV_2x20_P1.27mm_Socket_Horizontal
|
||||
Highspeed card edge connector for 2.4mm PCB's with 20 contacts (not polarized)
|
||||
conn samtec card-edge high-speed
|
||||
0
|
||||
40
|
||||
40
|
||||
Connector_PCBEdge
|
||||
Samtec_MECF-30-0_-L-DV_2x30_P1.27mm_Polarized_Edge
|
||||
Highspeed card edge connector for PCB's with 30 contacts (polarized)
|
||||
conn samtec card-edge high-speed
|
||||
0
|
||||
58
|
||||
58
|
||||
Connector_PCBEdge
|
||||
Samtec_MECF-30-0_-NP-L-DV_2x30_P1.27mm_Edge
|
||||
Highspeed card edge connector for PCB's with 30 contacts (not polarized)
|
||||
conn samtec card-edge high-speed
|
||||
0
|
||||
60
|
||||
60
|
||||
Connector_PCBEdge
|
||||
Samtec_MECF-30-01-L-DV-WT_2x30_P1.27mm_Polarized_Socket_Horizontal
|
||||
Highspeed card edge connector for 1.6mm PCB's with 30 contacts (polarized)
|
||||
conn samtec card-edge high-speed
|
||||
0
|
||||
60
|
||||
58
|
||||
Connector_PCBEdge
|
||||
Samtec_MECF-30-01-L-DV_2x30_P1.27mm_Polarized_Socket_Horizontal
|
||||
Highspeed card edge connector for 1.6mm PCB's with 30 contacts (polarized)
|
||||
conn samtec card-edge high-speed
|
||||
0
|
||||
58
|
||||
58
|
||||
Connector_PCBEdge
|
||||
Samtec_MECF-30-01-NP-L-DV-WT_2x30_P1.27mm_Socket_Horizontal
|
||||
Highspeed card edge connector for 1.6mm PCB's with 30 contacts (not polarized)
|
||||
conn samtec card-edge high-speed
|
||||
0
|
||||
62
|
||||
60
|
||||
Connector_PCBEdge
|
||||
Samtec_MECF-30-01-NP-L-DV_2x30_P1.27mm_Socket_Horizontal
|
||||
Highspeed card edge connector for 1.6mm PCB's with 30 contacts (not polarized)
|
||||
conn samtec card-edge high-speed
|
||||
0
|
||||
60
|
||||
60
|
||||
Connector_PCBEdge
|
||||
Samtec_MECF-30-02-L-DV-WT_2x30_P1.27mm_Polarized_Socket_Horizontal
|
||||
Highspeed card edge connector for 2.4mm PCB's with 30 contacts (polarized)
|
||||
conn samtec card-edge high-speed
|
||||
0
|
||||
60
|
||||
58
|
||||
Connector_PCBEdge
|
||||
Samtec_MECF-30-02-L-DV_2x30_P1.27mm_Polarized_Socket_Horizontal
|
||||
Highspeed card edge connector for 2.4mm PCB's with 30 contacts (polarized)
|
||||
conn samtec card-edge high-speed
|
||||
0
|
||||
58
|
||||
58
|
||||
Connector_PCBEdge
|
||||
Samtec_MECF-30-02-NP-L-DV-WT_2x30_P1.27mm_Socket_Horizontal
|
||||
Highspeed card edge connector for 2.4mm PCB's with 30 contacts (not polarized)
|
||||
conn samtec card-edge high-speed
|
||||
0
|
||||
62
|
||||
60
|
||||
Connector_PCBEdge
|
||||
Samtec_MECF-30-02-NP-L-DV_2x30_P1.27mm_Socket_Horizontal
|
||||
Highspeed card edge connector for 2.4mm PCB's with 30 contacts (not polarized)
|
||||
conn samtec card-edge high-speed
|
||||
0
|
||||
60
|
||||
60
|
||||
Connector_PCBEdge
|
||||
Samtec_MECF-40-0_-L-DV_2x40_P1.27mm_Polarized_Edge
|
||||
Highspeed card edge connector for PCB's with 40 contacts (polarized)
|
||||
conn samtec card-edge high-speed
|
||||
0
|
||||
78
|
||||
78
|
||||
Connector_PCBEdge
|
||||
Samtec_MECF-40-0_-NP-L-DV_2x40_P1.27mm_Edge
|
||||
Highspeed card edge connector for PCB's with 40 contacts (not polarized)
|
||||
conn samtec card-edge high-speed
|
||||
0
|
||||
80
|
||||
80
|
||||
Connector_PCBEdge
|
||||
Samtec_MECF-40-01-L-DV-WT_2x40_P1.27mm_Polarized_Socket_Horizontal
|
||||
Highspeed card edge connector for 1.6mm PCB's with 40 contacts (polarized)
|
||||
conn samtec card-edge high-speed
|
||||
0
|
||||
80
|
||||
78
|
||||
Connector_PCBEdge
|
||||
Samtec_MECF-40-01-L-DV_2x40_P1.27mm_Polarized_Socket_Horizontal
|
||||
Highspeed card edge connector for 1.6mm PCB's with 40 contacts (polarized)
|
||||
conn samtec card-edge high-speed
|
||||
0
|
||||
78
|
||||
78
|
||||
Connector_PCBEdge
|
||||
Samtec_MECF-40-01-NP-L-DV-WT_2x40_P1.27mm_Socket_Horizontal
|
||||
Highspeed card edge connector for 1.6mm PCB's with 40 contacts (not polarized)
|
||||
conn samtec card-edge high-speed
|
||||
0
|
||||
82
|
||||
80
|
||||
Connector_PCBEdge
|
||||
Samtec_MECF-40-01-NP-L-DV_2x40_P1.27mm_Socket_Horizontal
|
||||
Highspeed card edge connector for 1.6mm PCB's with 40 contacts (not polarized)
|
||||
conn samtec card-edge high-speed
|
||||
0
|
||||
80
|
||||
80
|
||||
Connector_PCBEdge
|
||||
Samtec_MECF-40-02-L-DV-WT_2x40_P1.27mm_Polarized_Socket_Horizontal
|
||||
Highspeed card edge connector for 2.4mm PCB's with 40 contacts (polarized)
|
||||
conn samtec card-edge high-speed
|
||||
0
|
||||
80
|
||||
78
|
||||
Connector_PCBEdge
|
||||
Samtec_MECF-40-02-L-DV_2x40_P1.27mm_Polarized_Socket_Horizontal
|
||||
Highspeed card edge connector for 2.4mm PCB's with 40 contacts (polarized)
|
||||
conn samtec card-edge high-speed
|
||||
0
|
||||
78
|
||||
78
|
||||
Connector_PCBEdge
|
||||
Samtec_MECF-40-02-NP-L-DV-WT_2x40_P1.27mm_Socket_Horizontal
|
||||
Highspeed card edge connector for 2.4mm PCB's with 40 contacts (not polarized)
|
||||
conn samtec card-edge high-speed
|
||||
0
|
||||
82
|
||||
80
|
||||
Connector_PCBEdge
|
||||
Samtec_MECF-40-02-NP-L-DV_2x40_P1.27mm_Socket_Horizontal
|
||||
Highspeed card edge connector for 2.4mm PCB's with 40 contacts (not polarized)
|
||||
conn samtec card-edge high-speed
|
||||
0
|
||||
80
|
||||
80
|
||||
Connector_PCBEdge
|
||||
Samtec_MECF-50-0_-L-DV_2x50_P1.27mm_Polarized_Edge
|
||||
Highspeed card edge connector for PCB's with 50 contacts (polarized)
|
||||
conn samtec card-edge high-speed
|
||||
0
|
||||
98
|
||||
98
|
||||
Connector_PCBEdge
|
||||
Samtec_MECF-50-0_-NP-L-DV_2x50_P1.27mm_Edge
|
||||
Highspeed card edge connector for PCB's with 50 contacts (not polarized)
|
||||
conn samtec card-edge high-speed
|
||||
0
|
||||
100
|
||||
100
|
||||
Connector_PCBEdge
|
||||
Samtec_MECF-50-01-L-DV-WT_2x50_P1.27mm_Polarized_Socket_Horizontal
|
||||
Highspeed card edge connector for 1.6mm PCB's with 50 contacts (polarized)
|
||||
conn samtec card-edge high-speed
|
||||
0
|
||||
100
|
||||
98
|
||||
Connector_PCBEdge
|
||||
Samtec_MECF-50-01-L-DV_2x50_P1.27mm_Polarized_Socket_Horizontal
|
||||
Highspeed card edge connector for 1.6mm PCB's with 50 contacts (polarized)
|
||||
conn samtec card-edge high-speed
|
||||
0
|
||||
98
|
||||
98
|
||||
Connector_PCBEdge
|
||||
Samtec_MECF-50-01-NP-L-DV-WT_2x50_P1.27mm_Socket_Horizontal
|
||||
Highspeed card edge connector for 1.6mm PCB's with 50 contacts (not polarized)
|
||||
conn samtec card-edge high-speed
|
||||
0
|
||||
102
|
||||
100
|
||||
Connector_PCBEdge
|
||||
Samtec_MECF-50-01-NP-L-DV_2x50_P1.27mm_Socket_Horizontal
|
||||
Highspeed card edge connector for 1.6mm PCB's with 50 contacts (not polarized)
|
||||
conn samtec card-edge high-speed
|
||||
0
|
||||
100
|
||||
100
|
||||
Connector_PCBEdge
|
||||
Samtec_MECF-50-02-L-DV-WT_2x50_P1.27mm_Polarized_Socket_Horizontal
|
||||
Highspeed card edge connector for 2.4mm PCB's with 50 contacts (polarized)
|
||||
conn samtec card-edge high-speed
|
||||
0
|
||||
100
|
||||
98
|
||||
Connector_PCBEdge
|
||||
Samtec_MECF-50-02-L-DV_2x50_P1.27mm_Polarized_Socket_Horizontal
|
||||
Highspeed card edge connector for 2.4mm PCB's with 50 contacts (polarized)
|
||||
conn samtec card-edge high-speed
|
||||
0
|
||||
98
|
||||
98
|
||||
Connector_PCBEdge
|
||||
Samtec_MECF-50-02-NP-L-DV-WT_2x50_P1.27mm_Socket_Horizontal
|
||||
Highspeed card edge connector for 2.4mm PCB's with 50 contacts (not polarized)
|
||||
conn samtec card-edge high-speed
|
||||
0
|
||||
102
|
||||
100
|
||||
Connector_PCBEdge
|
||||
Samtec_MECF-50-02-NP-L-DV_2x50_P1.27mm_Socket_Horizontal
|
||||
Highspeed card edge connector for 2.4mm PCB's with 50 contacts (not polarized)
|
||||
conn samtec card-edge high-speed
|
||||
0
|
||||
100
|
||||
100
|
||||
Connector_PCBEdge
|
||||
Samtec_MECF-60-0_-L-DV_2x60_P1.27mm_Polarized_Edge
|
||||
Highspeed card edge connector for PCB's with 60 contacts (polarized)
|
||||
conn samtec card-edge high-speed
|
||||
0
|
||||
116
|
||||
116
|
||||
Connector_PCBEdge
|
||||
Samtec_MECF-60-0_-NP-L-DV_2x60_P1.27mm_Edge
|
||||
Highspeed card edge connector for PCB's with 60 contacts (not polarized)
|
||||
conn samtec card-edge high-speed
|
||||
0
|
||||
120
|
||||
120
|
||||
Connector_PCBEdge
|
||||
Samtec_MECF-60-01-L-DV-WT_2x60_P1.27mm_Polarized_Socket_Horizontal
|
||||
Highspeed card edge connector for 1.6mm PCB's with 60 contacts (polarized)
|
||||
conn samtec card-edge high-speed
|
||||
0
|
||||
118
|
||||
116
|
||||
Connector_PCBEdge
|
||||
Samtec_MECF-60-01-L-DV_2x60_P1.27mm_Polarized_Socket_Horizontal
|
||||
Highspeed card edge connector for 1.6mm PCB's with 60 contacts (polarized)
|
||||
conn samtec card-edge high-speed
|
||||
0
|
||||
116
|
||||
116
|
||||
Connector_PCBEdge
|
||||
Samtec_MECF-60-01-NP-L-DV-WT_2x60_P1.27mm_Socket_Horizontal
|
||||
Highspeed card edge connector for 1.6mm PCB's with 60 contacts (not polarized)
|
||||
conn samtec card-edge high-speed
|
||||
0
|
||||
122
|
||||
120
|
||||
Connector_PCBEdge
|
||||
Samtec_MECF-60-01-NP-L-DV_2x60_P1.27mm_Socket_Horizontal
|
||||
Highspeed card edge connector for 1.6mm PCB's with 60 contacts (not polarized)
|
||||
conn samtec card-edge high-speed
|
||||
0
|
||||
120
|
||||
120
|
||||
Connector_PCBEdge
|
||||
Samtec_MECF-60-02-L-DV-WT_2x60_P1.27mm_Polarized_Socket_Horizontal
|
||||
Highspeed card edge connector for 2.4mm PCB's with 60 contacts (polarized)
|
||||
conn samtec card-edge high-speed
|
||||
0
|
||||
118
|
||||
116
|
||||
Connector_PCBEdge
|
||||
Samtec_MECF-60-02-L-DV_2x60_P1.27mm_Polarized_Socket_Horizontal
|
||||
Highspeed card edge connector for 2.4mm PCB's with 60 contacts (polarized)
|
||||
conn samtec card-edge high-speed
|
||||
0
|
||||
116
|
||||
116
|
||||
Connector_PCBEdge
|
||||
Samtec_MECF-60-02-NP-L-DV-WT_2x60_P1.27mm_Socket_Horizontal
|
||||
Highspeed card edge connector for 2.4mm PCB's with 60 contacts (not polarized)
|
||||
conn samtec card-edge high-speed
|
||||
0
|
||||
122
|
||||
120
|
||||
Connector_PCBEdge
|
||||
Samtec_MECF-60-02-NP-L-DV_2x60_P1.27mm_Socket_Horizontal
|
||||
Highspeed card edge connector for 2.4mm PCB's with 60 contacts (not polarized)
|
||||
conn samtec card-edge high-speed
|
||||
0
|
||||
120
|
||||
120
|
||||
Connector_PCBEdge
|
||||
Samtec_MECF-70-0_-L-DV_2x70_P1.27mm_Polarized_Edge
|
||||
Highspeed card edge connector for PCB's with 70 contacts (polarized)
|
||||
conn samtec card-edge high-speed
|
||||
0
|
||||
136
|
||||
136
|
||||
Connector_PCBEdge
|
||||
Samtec_MECF-70-0_-NP-L-DV_2x70_P1.27mm_Edge
|
||||
Highspeed card edge connector for PCB's with 70 contacts (not polarized)
|
||||
conn samtec card-edge high-speed
|
||||
0
|
||||
140
|
||||
140
|
||||
Connector_PCBEdge
|
||||
Samtec_MECF-70-01-L-DV-WT_2x70_P1.27mm_Polarized_Socket_Horizontal
|
||||
Highspeed card edge connector for 1.6mm PCB's with 70 contacts (polarized)
|
||||
conn samtec card-edge high-speed
|
||||
0
|
||||
138
|
||||
136
|
||||
Connector_PCBEdge
|
||||
Samtec_MECF-70-01-L-DV_2x70_P1.27mm_Polarized_Socket_Horizontal
|
||||
Highspeed card edge connector for 1.6mm PCB's with 70 contacts (polarized)
|
||||
conn samtec card-edge high-speed
|
||||
0
|
||||
136
|
||||
136
|
||||
Connector_PCBEdge
|
||||
Samtec_MECF-70-01-NP-L-DV-WT_2x70_P1.27mm_Socket_Horizontal
|
||||
Highspeed card edge connector for 1.6mm PCB's with 70 contacts (not polarized)
|
||||
conn samtec card-edge high-speed
|
||||
0
|
||||
142
|
||||
140
|
||||
Connector_PCBEdge
|
||||
Samtec_MECF-70-01-NP-L-DV_2x70_P1.27mm_Socket_Horizontal
|
||||
Highspeed card edge connector for 1.6mm PCB's with 70 contacts (not polarized)
|
||||
conn samtec card-edge high-speed
|
||||
0
|
||||
140
|
||||
140
|
||||
Connector_PCBEdge
|
||||
Samtec_MECF-70-02-L-DV-WT_2x70_P1.27mm_Polarized_Socket_Horizontal
|
||||
Highspeed card edge connector for 2.4mm PCB's with 70 contacts (polarized)
|
||||
conn samtec card-edge high-speed
|
||||
0
|
||||
138
|
||||
136
|
||||
Connector_PCBEdge
|
||||
Samtec_MECF-70-02-L-DV_2x70_P1.27mm_Polarized_Socket_Horizontal
|
||||
Highspeed card edge connector for 2.4mm PCB's with 70 contacts (polarized)
|
||||
conn samtec card-edge high-speed
|
||||
0
|
||||
136
|
||||
136
|
||||
Connector_PCBEdge
|
||||
Samtec_MECF-70-02-NP-L-DV-WT_2x70_P1.27mm_Socket_Horizontal
|
||||
Highspeed card edge connector for 2.4mm PCB's with 70 contacts (not polarized)
|
||||
conn samtec card-edge high-speed
|
||||
0
|
||||
142
|
||||
140
|
||||
Connector_PCBEdge
|
||||
Samtec_MECF-70-02-NP-L-DV_2x70_P1.27mm_Socket_Horizontal
|
||||
Highspeed card edge connector for 2.4mm PCB's with 70 contacts (not polarized)
|
||||
conn samtec card-edge high-speed
|
||||
0
|
||||
140
|
||||
140
|
||||
Connector_PCBEdge
|
||||
molex_EDGELOCK_2-CKT
|
||||
https://www.molex.com/pdm_docs/sd/2008900106_sd.pdf
|
||||
Connector PCBEdge molex EDGELOCK
|
||||
0
|
||||
2
|
||||
2
|
||||
Connector_PCBEdge
|
||||
molex_EDGELOCK_4-CKT
|
||||
https://www.molex.com/pdm_docs/sd/2008900106_sd.pdf
|
||||
Connector PCBEdge molex EDGELOCK
|
||||
0
|
||||
4
|
||||
4
|
||||
Connector_PCBEdge
|
||||
molex_EDGELOCK_6-CKT
|
||||
https://www.molex.com/pdm_docs/sd/2008900106_sd.pdf
|
||||
Connector PCBEdge molex EDGELOCK
|
||||
0
|
||||
6
|
||||
6
|
||||
Connector_PCBEdge
|
||||
molex_EDGELOCK_8-CKT
|
||||
https://www.molex.com/pdm_docs/sd/2008900106_sd.pdf
|
||||
Connector PCBEdge molex EDGELOCK
|
||||
0
|
||||
8
|
||||
8
|
@ -0,0 +1,3 @@
|
||||
(fp_lib_table
|
||||
(lib (name breakout_board_2x20)(type KiCad)(uri ${KIPRJMOD}/modules/breakout_board_2x20.pretty)(options "")(descr ""))
|
||||
)
|
Binary file not shown.
@ -0,0 +1,384 @@
|
||||
G04 #@! TF.GenerationSoftware,KiCad,Pcbnew,(5.1.5)-3*
|
||||
G04 #@! TF.CreationDate,2020-05-25T10:48:09-05:00*
|
||||
G04 #@! TF.ProjectId,breakout_board_2x20,62726561-6b6f-4757-945f-626f6172645f,rev?*
|
||||
G04 #@! TF.SameCoordinates,Original*
|
||||
G04 #@! TF.FileFunction,Copper,L2,Bot*
|
||||
G04 #@! TF.FilePolarity,Positive*
|
||||
%FSLAX46Y46*%
|
||||
G04 Gerber Fmt 4.6, Leading zero omitted, Abs format (unit mm)*
|
||||
G04 Created by KiCad (PCBNEW (5.1.5)-3) date 2020-05-25 10:48:09*
|
||||
%MOMM*%
|
||||
%LPD*%
|
||||
G04 APERTURE LIST*
|
||||
%ADD10O,1.700000X1.700000*%
|
||||
%ADD11O,1.727200X1.727200*%
|
||||
%ADD12R,1.727200X1.727200*%
|
||||
%ADD13C,0.800000*%
|
||||
%ADD14C,0.250000*%
|
||||
G04 APERTURE END LIST*
|
||||
D10*
|
||||
X147320000Y-47498000D03*
|
||||
X162331400Y-47498000D03*
|
||||
X147320000Y-50038000D03*
|
||||
X162306000Y-50038000D03*
|
||||
X162331400Y-52578000D03*
|
||||
X162306000Y-55118000D03*
|
||||
X147320000Y-52578000D03*
|
||||
X147320000Y-55118000D03*
|
||||
X147320000Y-62738000D03*
|
||||
X162306000Y-65278000D03*
|
||||
X162331400Y-57658000D03*
|
||||
X162306000Y-60198000D03*
|
||||
X147320000Y-57658000D03*
|
||||
X162331400Y-62738000D03*
|
||||
X147320000Y-65278000D03*
|
||||
X147320000Y-60198000D03*
|
||||
X147320000Y-67818000D03*
|
||||
X162306000Y-70358000D03*
|
||||
X147320000Y-70358000D03*
|
||||
X162331400Y-67818000D03*
|
||||
X147320000Y-83058000D03*
|
||||
X162306000Y-75438000D03*
|
||||
X162306000Y-80518000D03*
|
||||
X147320000Y-72898000D03*
|
||||
X147320000Y-77978000D03*
|
||||
X147320000Y-80518000D03*
|
||||
X162331400Y-72898000D03*
|
||||
X147320000Y-75438000D03*
|
||||
X147320000Y-88138000D03*
|
||||
X162331400Y-83058000D03*
|
||||
X162306000Y-85598000D03*
|
||||
X162306000Y-90678000D03*
|
||||
X162331400Y-77978000D03*
|
||||
X147320000Y-85598000D03*
|
||||
X162331400Y-88138000D03*
|
||||
X147320000Y-90678000D03*
|
||||
X162306000Y-95758000D03*
|
||||
X147320000Y-93218000D03*
|
||||
X147320000Y-95758000D03*
|
||||
X162331400Y-93218000D03*
|
||||
D11*
|
||||
X130810000Y-39370000D03*
|
||||
X130810000Y-36830000D03*
|
||||
X133350000Y-39370000D03*
|
||||
X133350000Y-36830000D03*
|
||||
X135890000Y-39370000D03*
|
||||
X135890000Y-36830000D03*
|
||||
X138430000Y-39370000D03*
|
||||
X138430000Y-36830000D03*
|
||||
X140970000Y-39370000D03*
|
||||
X140970000Y-36830000D03*
|
||||
X143510000Y-39370000D03*
|
||||
X143510000Y-36830000D03*
|
||||
X146050000Y-39370000D03*
|
||||
X146050000Y-36830000D03*
|
||||
X148590000Y-39370000D03*
|
||||
X148590000Y-36830000D03*
|
||||
X151130000Y-39370000D03*
|
||||
X151130000Y-36830000D03*
|
||||
X153670000Y-39370000D03*
|
||||
X153670000Y-36830000D03*
|
||||
X156210000Y-39370000D03*
|
||||
X156210000Y-36830000D03*
|
||||
X158750000Y-39370000D03*
|
||||
X158750000Y-36830000D03*
|
||||
X161290000Y-39370000D03*
|
||||
X161290000Y-36830000D03*
|
||||
X163830000Y-39370000D03*
|
||||
X163830000Y-36830000D03*
|
||||
X166370000Y-39370000D03*
|
||||
X166370000Y-36830000D03*
|
||||
X168910000Y-39370000D03*
|
||||
X168910000Y-36830000D03*
|
||||
X171450000Y-39370000D03*
|
||||
X171450000Y-36830000D03*
|
||||
X173990000Y-39370000D03*
|
||||
X173990000Y-36830000D03*
|
||||
X176530000Y-39370000D03*
|
||||
X176530000Y-36830000D03*
|
||||
X179070000Y-39370000D03*
|
||||
D12*
|
||||
X179070000Y-36830000D03*
|
||||
D13*
|
||||
X145542000Y-90932000D03*
|
||||
X146395045Y-44886229D03*
|
||||
X147228245Y-44325694D03*
|
||||
X148195008Y-44069970D03*
|
||||
X146777489Y-42881939D03*
|
||||
X148294573Y-45447439D03*
|
||||
X148071423Y-48766742D03*
|
||||
X149352000Y-84328000D03*
|
||||
X141430451Y-40851838D03*
|
||||
X144780000Y-38100000D03*
|
||||
X149860000Y-81788000D03*
|
||||
X149670794Y-47096690D03*
|
||||
X150114000Y-83058000D03*
|
||||
X150626660Y-77474660D03*
|
||||
X152146000Y-74930000D03*
|
||||
X152395494Y-73410814D03*
|
||||
X153129670Y-70636559D03*
|
||||
X154432000Y-68580000D03*
|
||||
X155368384Y-66788707D03*
|
||||
X156464000Y-65786000D03*
|
||||
X157226000Y-61976000D03*
|
||||
X157734000Y-60198000D03*
|
||||
X159004000Y-58420000D03*
|
||||
X160020000Y-54102000D03*
|
||||
X167386000Y-43759011D03*
|
||||
X168656000Y-43434000D03*
|
||||
X172720000Y-36068000D03*
|
||||
X164846000Y-35052000D03*
|
||||
D14*
|
||||
X147320000Y-92710000D02*
|
||||
X147320000Y-93218000D01*
|
||||
X145542000Y-90932000D02*
|
||||
X147320000Y-92710000D01*
|
||||
X145995046Y-45286228D02*
|
||||
X146395045Y-44886229D01*
|
||||
X147320000Y-90678000D02*
|
||||
X146809178Y-90678000D01*
|
||||
X143879978Y-47401296D02*
|
||||
X145995046Y-45286228D01*
|
||||
X143879978Y-87748800D02*
|
||||
X143879978Y-47401296D01*
|
||||
X146809178Y-90678000D02*
|
||||
X143879978Y-87748800D01*
|
||||
X147119560Y-44913037D02*
|
||||
X147228245Y-44804352D01*
|
||||
X162331400Y-88138000D02*
|
||||
X160966401Y-89502999D01*
|
||||
X147228245Y-44804352D02*
|
||||
X147228245Y-44325694D01*
|
||||
X144329989Y-48082977D02*
|
||||
X147119560Y-45293406D01*
|
||||
X146270588Y-89502999D02*
|
||||
X144329989Y-87562400D01*
|
||||
X147119560Y-45293406D02*
|
||||
X147119560Y-44913037D01*
|
||||
X160966401Y-89502999D02*
|
||||
X146270588Y-89502999D01*
|
||||
X144329989Y-87562400D02*
|
||||
X144329989Y-48082977D01*
|
||||
X148195008Y-44502140D02*
|
||||
X148195008Y-44069970D01*
|
||||
X144780000Y-85598000D02*
|
||||
X144780000Y-48269377D01*
|
||||
X147320000Y-88138000D02*
|
||||
X144780000Y-85598000D01*
|
||||
X147569571Y-45127577D02*
|
||||
X148195008Y-44502140D01*
|
||||
X144780000Y-48269377D02*
|
||||
X147569571Y-45479806D01*
|
||||
X147569571Y-45479806D02*
|
||||
X147569571Y-45127577D01*
|
||||
X146777489Y-42881939D02*
|
||||
X148417529Y-42881939D01*
|
||||
X148417529Y-42881939D02*
|
||||
X149020944Y-43485354D01*
|
||||
X149020944Y-44721068D02*
|
||||
X148694572Y-45047440D01*
|
||||
X149020944Y-43485354D02*
|
||||
X149020944Y-44721068D01*
|
||||
X148694572Y-45047440D02*
|
||||
X148294573Y-45447439D01*
|
||||
X162306000Y-85598000D02*
|
||||
X161130999Y-86773001D01*
|
||||
X161130999Y-86773001D02*
|
||||
X146755999Y-86773001D01*
|
||||
X146755999Y-86773001D02*
|
||||
X145542000Y-85559002D01*
|
||||
X147505738Y-48766742D02*
|
||||
X148071423Y-48766742D01*
|
||||
X145542000Y-50076998D02*
|
||||
X146852256Y-48766742D01*
|
||||
X146852256Y-48766742D02*
|
||||
X147505738Y-48766742D01*
|
||||
X145542000Y-85559002D02*
|
||||
X145542000Y-50076998D01*
|
||||
X148590000Y-84328000D02*
|
||||
X147320000Y-85598000D01*
|
||||
X149352000Y-84328000D02*
|
||||
X148590000Y-84328000D01*
|
||||
X142028162Y-40851838D02*
|
||||
X141430451Y-40851838D01*
|
||||
X143510000Y-39370000D02*
|
||||
X142028162Y-40851838D01*
|
||||
X148590000Y-83058000D02*
|
||||
X147320000Y-83058000D01*
|
||||
X149860000Y-81788000D02*
|
||||
X148590000Y-83058000D01*
|
||||
X144780000Y-38100000D02*
|
||||
X144780000Y-39859130D01*
|
||||
X144780000Y-39859130D02*
|
||||
X147338870Y-42418000D01*
|
||||
X147338870Y-42418000D02*
|
||||
X148590000Y-42418000D01*
|
||||
X149670794Y-43498794D02*
|
||||
X149670794Y-46531005D01*
|
||||
X149670794Y-46531005D02*
|
||||
X149670794Y-47096690D01*
|
||||
X148590000Y-42418000D02*
|
||||
X149670794Y-43498794D01*
|
||||
X150114000Y-83058000D02*
|
||||
X152400000Y-85344000D01*
|
||||
X157480000Y-85344000D02*
|
||||
X162306000Y-80518000D01*
|
||||
X152400000Y-85344000D02*
|
||||
X157480000Y-85344000D01*
|
||||
X150363340Y-77474660D02*
|
||||
X150626660Y-77474660D01*
|
||||
X147320000Y-80518000D02*
|
||||
X150363340Y-77474660D01*
|
||||
X149098000Y-77978000D02*
|
||||
X147320000Y-77978000D01*
|
||||
X152146000Y-74930000D02*
|
||||
X149098000Y-77978000D01*
|
||||
X147320000Y-75438000D02*
|
||||
X150368308Y-75438000D01*
|
||||
X150368308Y-75438000D02*
|
||||
X152395494Y-73410814D01*
|
||||
X152729671Y-71036558D02*
|
||||
X153129670Y-70636559D01*
|
||||
X147320000Y-72898000D02*
|
||||
X150868229Y-72898000D01*
|
||||
X150868229Y-72898000D02*
|
||||
X152729671Y-71036558D01*
|
||||
X154432000Y-68580000D02*
|
||||
X153416000Y-68580000D01*
|
||||
X151638000Y-70358000D02*
|
||||
X147320000Y-70358000D01*
|
||||
X153416000Y-68580000D02*
|
||||
X151638000Y-70358000D01*
|
||||
X154339091Y-67818000D02*
|
||||
X155368384Y-66788707D01*
|
||||
X147320000Y-67818000D02*
|
||||
X154339091Y-67818000D01*
|
||||
X155956000Y-65278000D02*
|
||||
X147320000Y-65278000D01*
|
||||
X156464000Y-65786000D02*
|
||||
X155956000Y-65278000D01*
|
||||
X157226000Y-61976000D02*
|
||||
X155448000Y-63754000D01*
|
||||
X148336000Y-63754000D02*
|
||||
X147320000Y-62738000D01*
|
||||
X155448000Y-63754000D02*
|
||||
X148336000Y-63754000D01*
|
||||
X157734000Y-60198000D02*
|
||||
X156464000Y-61468000D01*
|
||||
X148590000Y-61468000D02*
|
||||
X147320000Y-60198000D01*
|
||||
X156464000Y-61468000D02*
|
||||
X148590000Y-61468000D01*
|
||||
X159004000Y-58420000D02*
|
||||
X157480000Y-58420000D01*
|
||||
X157480000Y-58420000D02*
|
||||
X155956000Y-59944000D01*
|
||||
X149606000Y-59944000D02*
|
||||
X147320000Y-57658000D01*
|
||||
X155956000Y-59944000D02*
|
||||
X149606000Y-59944000D01*
|
||||
X160020000Y-54102000D02*
|
||||
X157734000Y-56388000D01*
|
||||
X148590000Y-56388000D02*
|
||||
X147320000Y-55118000D01*
|
||||
X157734000Y-56388000D02*
|
||||
X148590000Y-56388000D01*
|
||||
X162331400Y-52578000D02*
|
||||
X161129319Y-52578000D01*
|
||||
X165433979Y-43759011D02*
|
||||
X166820315Y-43759011D01*
|
||||
X160206402Y-50453002D02*
|
||||
X161156399Y-49503005D01*
|
||||
X160206402Y-51655083D02*
|
||||
X160206402Y-50453002D01*
|
||||
X161767399Y-46322999D02*
|
||||
X162869991Y-46322999D01*
|
||||
X161129319Y-52578000D02*
|
||||
X160206402Y-51655083D01*
|
||||
X161156399Y-46933999D02*
|
||||
X161767399Y-46322999D01*
|
||||
X161156399Y-49503005D02*
|
||||
X161156399Y-46933999D01*
|
||||
X166820315Y-43759011D02*
|
||||
X167386000Y-43759011D01*
|
||||
X162869991Y-46322999D02*
|
||||
X165433979Y-43759011D01*
|
||||
X148169999Y-53427999D02*
|
||||
X147320000Y-52578000D01*
|
||||
X159512000Y-53340000D02*
|
||||
X159424001Y-53427999D01*
|
||||
X159424001Y-53427999D02*
|
||||
X148169999Y-53427999D01*
|
||||
X160706388Y-47429153D02*
|
||||
X159512000Y-48623540D01*
|
||||
X161580999Y-45872988D02*
|
||||
X160706388Y-46747599D01*
|
||||
X159512000Y-48623540D02*
|
||||
X159512000Y-53340000D01*
|
||||
X165101540Y-43034001D02*
|
||||
X162262550Y-45872988D01*
|
||||
X168656000Y-43434000D02*
|
||||
X168256001Y-43034001D01*
|
||||
X162262550Y-45872988D02*
|
||||
X161580999Y-45872988D01*
|
||||
X160706388Y-46747599D02*
|
||||
X160706388Y-47429153D01*
|
||||
X168256001Y-43034001D02*
|
||||
X165101540Y-43034001D01*
|
||||
X161394599Y-45422977D02*
|
||||
X160256377Y-46561199D01*
|
||||
X167558601Y-39940529D02*
|
||||
X162076153Y-45422977D01*
|
||||
X148522081Y-50038000D02*
|
||||
X147320000Y-50038000D01*
|
||||
X172720000Y-37319130D02*
|
||||
X171857731Y-38181399D01*
|
||||
X168339471Y-38181399D02*
|
||||
X167558601Y-38962269D01*
|
||||
X160256377Y-47242754D02*
|
||||
X157461130Y-50038000D01*
|
||||
X160256377Y-46561199D02*
|
||||
X160256377Y-47242754D01*
|
||||
X157461130Y-50038000D02*
|
||||
X148522081Y-50038000D01*
|
||||
X162076153Y-45422977D02*
|
||||
X161394599Y-45422977D01*
|
||||
X172720000Y-36068000D02*
|
||||
X172720000Y-37319130D01*
|
||||
X171857731Y-38181399D02*
|
||||
X168339471Y-38181399D01*
|
||||
X167558601Y-38962269D02*
|
||||
X167558601Y-39940529D01*
|
||||
X164459410Y-45369990D02*
|
||||
X163181399Y-46648001D01*
|
||||
X179070000Y-39370000D02*
|
||||
X173070010Y-45369990D01*
|
||||
X163181399Y-46648001D02*
|
||||
X162331400Y-47498000D01*
|
||||
X173070010Y-45369990D02*
|
||||
X164459410Y-45369990D01*
|
||||
X162478601Y-39940529D02*
|
||||
X154159130Y-48260000D01*
|
||||
X162478601Y-38962269D02*
|
||||
X162478601Y-39940529D01*
|
||||
X164846000Y-35617685D02*
|
||||
X165018601Y-35790286D01*
|
||||
X164237731Y-38181399D02*
|
||||
X163259471Y-38181399D01*
|
||||
X164846000Y-35052000D02*
|
||||
X164846000Y-35617685D01*
|
||||
X165018601Y-35790286D02*
|
||||
X165018601Y-37400529D01*
|
||||
X163259471Y-38181399D02*
|
||||
X162478601Y-38962269D01*
|
||||
X165018601Y-37400529D02*
|
||||
X164237731Y-38181399D01*
|
||||
X148419424Y-48041741D02*
|
||||
X147863741Y-48041741D01*
|
||||
X154159130Y-48260000D02*
|
||||
X148637683Y-48260000D01*
|
||||
X147863741Y-48041741D02*
|
||||
X147320000Y-47498000D01*
|
||||
X148637683Y-48260000D02*
|
||||
X148419424Y-48041741D01*
|
||||
M02*
|
File diff suppressed because it is too large
Load Diff
@ -0,0 +1,175 @@
|
||||
G04 #@! TF.GenerationSoftware,KiCad,Pcbnew,(5.1.5)-3*
|
||||
G04 #@! TF.CreationDate,2020-05-25T10:48:09-05:00*
|
||||
G04 #@! TF.ProjectId,breakout_board_2x20,62726561-6b6f-4757-945f-626f6172645f,rev?*
|
||||
G04 #@! TF.SameCoordinates,Original*
|
||||
G04 #@! TF.FileFunction,Legend,Bot*
|
||||
G04 #@! TF.FilePolarity,Positive*
|
||||
%FSLAX46Y46*%
|
||||
G04 Gerber Fmt 4.6, Leading zero omitted, Abs format (unit mm)*
|
||||
G04 Created by KiCad (PCBNEW (5.1.5)-3) date 2020-05-25 10:48:09*
|
||||
%MOMM*%
|
||||
%LPD*%
|
||||
G04 APERTURE LIST*
|
||||
%ADD10C,0.150000*%
|
||||
G04 APERTURE END LIST*
|
||||
D10*
|
||||
X162900285Y-32710380D02*
|
||||
X162900285Y-31710380D01*
|
||||
X162566952Y-32424666D01*
|
||||
X162233619Y-31710380D01*
|
||||
X162233619Y-32710380D01*
|
||||
X161757428Y-32710380D02*
|
||||
X161757428Y-32043714D01*
|
||||
X161757428Y-31710380D02*
|
||||
X161805047Y-31758000D01*
|
||||
X161757428Y-31805619D01*
|
||||
X161709809Y-31758000D01*
|
||||
X161757428Y-31710380D01*
|
||||
X161757428Y-31805619D01*
|
||||
X161281238Y-32710380D02*
|
||||
X161281238Y-31710380D01*
|
||||
X161186000Y-32329428D02*
|
||||
X160900285Y-32710380D01*
|
||||
X160900285Y-32043714D02*
|
||||
X161281238Y-32424666D01*
|
||||
X160471714Y-32710380D02*
|
||||
X160471714Y-32043714D01*
|
||||
X160471714Y-32234190D02*
|
||||
X160424095Y-32138952D01*
|
||||
X160376476Y-32091333D01*
|
||||
X160281238Y-32043714D01*
|
||||
X160186000Y-32043714D01*
|
||||
X159709809Y-32710380D02*
|
||||
X159805047Y-32662761D01*
|
||||
X159852666Y-32615142D01*
|
||||
X159900285Y-32519904D01*
|
||||
X159900285Y-32234190D01*
|
||||
X159852666Y-32138952D01*
|
||||
X159805047Y-32091333D01*
|
||||
X159709809Y-32043714D01*
|
||||
X159566952Y-32043714D01*
|
||||
X159471714Y-32091333D01*
|
||||
X159424095Y-32138952D01*
|
||||
X159376476Y-32234190D01*
|
||||
X159376476Y-32519904D01*
|
||||
X159424095Y-32615142D01*
|
||||
X159471714Y-32662761D01*
|
||||
X159566952Y-32710380D01*
|
||||
X159709809Y-32710380D01*
|
||||
X157757428Y-32043714D02*
|
||||
X157757428Y-32710380D01*
|
||||
X157995523Y-31662761D02*
|
||||
X158233619Y-32377047D01*
|
||||
X157614571Y-32377047D01*
|
||||
X157281238Y-31710380D02*
|
||||
X157281238Y-31900857D01*
|
||||
X156900285Y-31710380D02*
|
||||
X156900285Y-31900857D01*
|
||||
X155852666Y-31710380D02*
|
||||
X155281238Y-31710380D01*
|
||||
X155566952Y-32710380D02*
|
||||
X155566952Y-31710380D01*
|
||||
X154614571Y-32186571D02*
|
||||
X154947904Y-32186571D01*
|
||||
X154947904Y-32710380D02*
|
||||
X154947904Y-31710380D01*
|
||||
X154471714Y-31710380D01*
|
||||
X154233619Y-31710380D02*
|
||||
X153662190Y-31710380D01*
|
||||
X153947904Y-32710380D02*
|
||||
X153947904Y-31710380D01*
|
||||
X152233619Y-32186571D02*
|
||||
X152090761Y-32234190D01*
|
||||
X152043142Y-32281809D01*
|
||||
X151995523Y-32377047D01*
|
||||
X151995523Y-32519904D01*
|
||||
X152043142Y-32615142D01*
|
||||
X152090761Y-32662761D01*
|
||||
X152186000Y-32710380D01*
|
||||
X152566952Y-32710380D01*
|
||||
X152566952Y-31710380D01*
|
||||
X152233619Y-31710380D01*
|
||||
X152138380Y-31758000D01*
|
||||
X152090761Y-31805619D01*
|
||||
X152043142Y-31900857D01*
|
||||
X152043142Y-31996095D01*
|
||||
X152090761Y-32091333D01*
|
||||
X152138380Y-32138952D01*
|
||||
X152233619Y-32186571D01*
|
||||
X152566952Y-32186571D01*
|
||||
X151566952Y-32710380D02*
|
||||
X151566952Y-32043714D01*
|
||||
X151566952Y-32234190D02*
|
||||
X151519333Y-32138952D01*
|
||||
X151471714Y-32091333D01*
|
||||
X151376476Y-32043714D01*
|
||||
X151281238Y-32043714D01*
|
||||
X150566952Y-32662761D02*
|
||||
X150662190Y-32710380D01*
|
||||
X150852666Y-32710380D01*
|
||||
X150947904Y-32662761D01*
|
||||
X150995523Y-32567523D01*
|
||||
X150995523Y-32186571D01*
|
||||
X150947904Y-32091333D01*
|
||||
X150852666Y-32043714D01*
|
||||
X150662190Y-32043714D01*
|
||||
X150566952Y-32091333D01*
|
||||
X150519333Y-32186571D01*
|
||||
X150519333Y-32281809D01*
|
||||
X150995523Y-32377047D01*
|
||||
X149662190Y-32710380D02*
|
||||
X149662190Y-32186571D01*
|
||||
X149709809Y-32091333D01*
|
||||
X149805047Y-32043714D01*
|
||||
X149995523Y-32043714D01*
|
||||
X150090761Y-32091333D01*
|
||||
X149662190Y-32662761D02*
|
||||
X149757428Y-32710380D01*
|
||||
X149995523Y-32710380D01*
|
||||
X150090761Y-32662761D01*
|
||||
X150138380Y-32567523D01*
|
||||
X150138380Y-32472285D01*
|
||||
X150090761Y-32377047D01*
|
||||
X149995523Y-32329428D01*
|
||||
X149757428Y-32329428D01*
|
||||
X149662190Y-32281809D01*
|
||||
X149186000Y-32710380D02*
|
||||
X149186000Y-31710380D01*
|
||||
X149090761Y-32329428D02*
|
||||
X148805047Y-32710380D01*
|
||||
X148805047Y-32043714D02*
|
||||
X149186000Y-32424666D01*
|
||||
X148233619Y-32710380D02*
|
||||
X148328857Y-32662761D01*
|
||||
X148376476Y-32615142D01*
|
||||
X148424095Y-32519904D01*
|
||||
X148424095Y-32234190D01*
|
||||
X148376476Y-32138952D01*
|
||||
X148328857Y-32091333D01*
|
||||
X148233619Y-32043714D01*
|
||||
X148090761Y-32043714D01*
|
||||
X147995523Y-32091333D01*
|
||||
X147947904Y-32138952D01*
|
||||
X147900285Y-32234190D01*
|
||||
X147900285Y-32519904D01*
|
||||
X147947904Y-32615142D01*
|
||||
X147995523Y-32662761D01*
|
||||
X148090761Y-32710380D01*
|
||||
X148233619Y-32710380D01*
|
||||
X147043142Y-32043714D02*
|
||||
X147043142Y-32710380D01*
|
||||
X147471714Y-32043714D02*
|
||||
X147471714Y-32567523D01*
|
||||
X147424095Y-32662761D01*
|
||||
X147328857Y-32710380D01*
|
||||
X147186000Y-32710380D01*
|
||||
X147090761Y-32662761D01*
|
||||
X147043142Y-32615142D01*
|
||||
X146709809Y-32043714D02*
|
||||
X146328857Y-32043714D01*
|
||||
X146566952Y-31710380D02*
|
||||
X146566952Y-32567523D01*
|
||||
X146519333Y-32662761D01*
|
||||
X146424095Y-32710380D01*
|
||||
X146328857Y-32710380D01*
|
||||
M02*
|
@ -0,0 +1,35 @@
|
||||
G04 #@! TF.GenerationSoftware,KiCad,Pcbnew,(5.1.5)-3*
|
||||
G04 #@! TF.CreationDate,2020-05-25T10:48:09-05:00*
|
||||
G04 #@! TF.ProjectId,breakout_board_2x20,62726561-6b6f-4757-945f-626f6172645f,rev?*
|
||||
G04 #@! TF.SameCoordinates,Original*
|
||||
G04 #@! TF.FileFunction,Profile,NP*
|
||||
%FSLAX46Y46*%
|
||||
G04 Gerber Fmt 4.6, Leading zero omitted, Abs format (unit mm)*
|
||||
G04 Created by KiCad (PCBNEW (5.1.5)-3) date 2020-05-25 10:48:09*
|
||||
%MOMM*%
|
||||
%LPD*%
|
||||
G04 APERTURE LIST*
|
||||
%ADD10C,0.050000*%
|
||||
G04 APERTURE END LIST*
|
||||
D10*
|
||||
X143510000Y-100330000D02*
|
||||
X143510000Y-96520000D01*
|
||||
X166370000Y-100330000D02*
|
||||
X143510000Y-100330000D01*
|
||||
X166370000Y-96520000D02*
|
||||
X166370000Y-100330000D01*
|
||||
X187960000Y-30480000D02*
|
||||
X121920000Y-30480000D01*
|
||||
X187960000Y-45720000D02*
|
||||
X187960000Y-30480000D01*
|
||||
X166370000Y-45720000D02*
|
||||
X187960000Y-45720000D01*
|
||||
X166370000Y-96520000D02*
|
||||
X166370000Y-45720000D01*
|
||||
X143510000Y-45720000D02*
|
||||
X143510000Y-96520000D01*
|
||||
X121920000Y-45720000D02*
|
||||
X143510000Y-45720000D01*
|
||||
X121920000Y-30480000D02*
|
||||
X121920000Y-45720000D01*
|
||||
M02*
|
File diff suppressed because it is too large
Load Diff
File diff suppressed because it is too large
Load Diff
File diff suppressed because it is too large
Load Diff
@ -0,0 +1,13 @@
|
||||
M48
|
||||
; DRILL file {KiCad (5.1.5)-3} date 5/25/2020 10:48:14 AM
|
||||
; FORMAT={-:-/ absolute / inch / decimal}
|
||||
; #@! TF.CreationDate,2020-05-25T10:48:14-05:00
|
||||
; #@! TF.GenerationSoftware,Kicad,Pcbnew,(5.1.5)-3
|
||||
; #@! TF.FileFunction,NonPlated,1,2,NPTH
|
||||
FMAT,2
|
||||
INCH
|
||||
%
|
||||
G90
|
||||
G05
|
||||
T0
|
||||
M30
|
@ -0,0 +1,127 @@
|
||||
M48
|
||||
; DRILL file {KiCad (5.1.5)-3} date 5/25/2020 10:48:14 AM
|
||||
; FORMAT={-:-/ absolute / inch / decimal}
|
||||
; #@! TF.CreationDate,2020-05-25T10:48:14-05:00
|
||||
; #@! TF.GenerationSoftware,Kicad,Pcbnew,(5.1.5)-3
|
||||
; #@! TF.FileFunction,Plated,1,2,PTH
|
||||
FMAT,2
|
||||
INCH
|
||||
T1C0.0157
|
||||
T2C0.0394
|
||||
T3C0.0400
|
||||
%
|
||||
G90
|
||||
G05
|
||||
T1
|
||||
X5.5681Y-1.6083
|
||||
X5.7Y-1.5
|
||||
X5.73Y-3.58
|
||||
X5.7636Y-1.7672
|
||||
X5.7786Y-1.6883
|
||||
X5.7964Y-1.7451
|
||||
X5.8296Y-1.92
|
||||
X5.8344Y-1.735
|
||||
X5.8384Y-1.7893
|
||||
X5.88Y-3.32
|
||||
X5.8926Y-1.8542
|
||||
X5.9Y-3.22
|
||||
X5.91Y-3.27
|
||||
X5.9302Y-3.0502
|
||||
X5.99Y-2.95
|
||||
X5.9998Y-2.8902
|
||||
X6.0287Y-2.781
|
||||
X6.08Y-2.7
|
||||
X6.1169Y-2.6295
|
||||
X6.16Y-2.59
|
||||
X6.19Y-2.44
|
||||
X6.21Y-2.37
|
||||
X6.26Y-2.3
|
||||
X6.3Y-2.13
|
||||
X6.49Y-1.38
|
||||
X6.59Y-1.7228
|
||||
X6.64Y-1.71
|
||||
X6.8Y-1.42
|
||||
T2
|
||||
X5.8Y-1.87
|
||||
X5.8Y-1.97
|
||||
X5.8Y-2.07
|
||||
X5.8Y-2.17
|
||||
X5.8Y-2.27
|
||||
X5.8Y-2.37
|
||||
X5.8Y-2.47
|
||||
X5.8Y-2.57
|
||||
X5.8Y-2.67
|
||||
X5.8Y-2.77
|
||||
X5.8Y-2.87
|
||||
X5.8Y-2.97
|
||||
X5.8Y-3.07
|
||||
X5.8Y-3.17
|
||||
X5.8Y-3.27
|
||||
X5.8Y-3.37
|
||||
X5.8Y-3.47
|
||||
X5.8Y-3.57
|
||||
X5.8Y-3.67
|
||||
X5.8Y-3.77
|
||||
X6.39Y-1.97
|
||||
X6.39Y-2.17
|
||||
X6.39Y-2.37
|
||||
X6.39Y-2.57
|
||||
X6.39Y-2.77
|
||||
X6.39Y-2.97
|
||||
X6.39Y-3.17
|
||||
X6.39Y-3.37
|
||||
X6.39Y-3.57
|
||||
X6.39Y-3.77
|
||||
X6.391Y-1.87
|
||||
X6.391Y-2.07
|
||||
X6.391Y-2.27
|
||||
X6.391Y-2.47
|
||||
X6.391Y-2.67
|
||||
X6.391Y-2.87
|
||||
X6.391Y-3.07
|
||||
X6.391Y-3.27
|
||||
X6.391Y-3.47
|
||||
X6.391Y-3.67
|
||||
T3
|
||||
X5.15Y-1.45
|
||||
X5.15Y-1.55
|
||||
X5.25Y-1.45
|
||||
X5.25Y-1.55
|
||||
X5.35Y-1.45
|
||||
X5.35Y-1.55
|
||||
X5.45Y-1.45
|
||||
X5.45Y-1.55
|
||||
X5.55Y-1.45
|
||||
X5.55Y-1.55
|
||||
X5.65Y-1.45
|
||||
X5.65Y-1.55
|
||||
X5.75Y-1.45
|
||||
X5.75Y-1.55
|
||||
X5.85Y-1.45
|
||||
X5.85Y-1.55
|
||||
X5.95Y-1.45
|
||||
X5.95Y-1.55
|
||||
X6.05Y-1.45
|
||||
X6.05Y-1.55
|
||||
X6.15Y-1.45
|
||||
X6.15Y-1.55
|
||||
X6.25Y-1.45
|
||||
X6.25Y-1.55
|
||||
X6.35Y-1.45
|
||||
X6.35Y-1.55
|
||||
X6.45Y-1.45
|
||||
X6.45Y-1.55
|
||||
X6.55Y-1.45
|
||||
X6.55Y-1.55
|
||||
X6.65Y-1.45
|
||||
X6.65Y-1.55
|
||||
X6.75Y-1.45
|
||||
X6.75Y-1.55
|
||||
X6.85Y-1.45
|
||||
X6.85Y-1.55
|
||||
X6.95Y-1.45
|
||||
X6.95Y-1.55
|
||||
X7.05Y-1.45
|
||||
X7.05Y-1.55
|
||||
T0
|
||||
M30
|
@ -0,0 +1,3 @@
|
||||
EESchema-DOCLIB Version 2.0
|
||||
#
|
||||
#End Doc Library
|
@ -0,0 +1,99 @@
|
||||
EESchema-LIBRARY Version 2.4
|
||||
#encoding utf-8
|
||||
#
|
||||
# Conn_02x20_Odd_Even_LCD_INTF
|
||||
#
|
||||
DEF Conn_02x20_Odd_Even_LCD_INTF J 0 40 Y Y 1 F N
|
||||
F0 "J" 0 -1100 50 H V C CNN
|
||||
F1 "Conn_02x20_Odd_Even_LCD_INTF" -600 1050 50 H V L CNN
|
||||
F2 "" -400 0 50 H I C CNN
|
||||
F3 "" -400 0 50 H I C CNN
|
||||
$FPLIST
|
||||
Connector*:*_2x??-1MP*
|
||||
$ENDFPLIST
|
||||
DRAW
|
||||
S -450 -995 -400 -1005 1 1 6 N
|
||||
S -450 -895 -400 -905 1 1 6 N
|
||||
S -450 -795 -400 -805 1 1 6 N
|
||||
S -450 -695 -400 -705 1 1 6 N
|
||||
S -450 -595 -400 -605 1 1 6 N
|
||||
S -450 -495 -400 -505 1 1 6 N
|
||||
S -450 -395 -400 -405 1 1 6 N
|
||||
S -450 -295 -400 -305 1 1 6 N
|
||||
S -450 -195 -400 -205 1 1 6 N
|
||||
S -450 -95 -400 -105 1 1 6 N
|
||||
S -450 5 -400 -5 1 1 6 N
|
||||
S -450 105 -400 95 1 1 6 N
|
||||
S -450 205 -400 195 1 1 6 N
|
||||
S -450 305 -400 295 1 1 6 N
|
||||
S -450 405 -400 395 1 1 6 N
|
||||
S -450 505 -400 495 1 1 6 N
|
||||
S -450 605 -400 595 1 1 6 N
|
||||
S -450 705 -400 695 1 1 6 N
|
||||
S -450 805 -400 795 1 1 6 N
|
||||
S -450 905 -400 895 1 1 6 N
|
||||
S -450 950 450 -1050 1 1 10 f
|
||||
S 450 -995 400 -1005 1 1 6 N
|
||||
S 450 -895 400 -905 1 1 6 N
|
||||
S 450 -795 400 -805 1 1 6 N
|
||||
S 450 -695 400 -705 1 1 6 N
|
||||
S 450 -595 400 -605 1 1 6 N
|
||||
S 450 -495 400 -505 1 1 6 N
|
||||
S 450 -395 400 -405 1 1 6 N
|
||||
S 450 -295 400 -305 1 1 6 N
|
||||
S 450 -195 400 -205 1 1 6 N
|
||||
S 450 -95 400 -105 1 1 6 N
|
||||
S 450 5 400 -5 1 1 6 N
|
||||
S 450 105 400 95 1 1 6 N
|
||||
S 450 205 400 195 1 1 6 N
|
||||
S 450 305 400 295 1 1 6 N
|
||||
S 450 405 400 395 1 1 6 N
|
||||
S 450 505 400 495 1 1 6 N
|
||||
S 450 605 400 595 1 1 6 N
|
||||
S 450 705 400 695 1 1 6 N
|
||||
S 450 805 400 795 1 1 6 N
|
||||
S 450 905 400 895 1 1 6 N
|
||||
X VCC 1 -600 900 150 R 50 50 1 1 W
|
||||
X ~TFT_WR 10 600 500 150 L 50 50 1 1 P
|
||||
X ~TFT_RD 11 -600 400 150 R 50 50 1 1 P
|
||||
X TFT_TE 12 600 400 150 L 50 50 1 1 I
|
||||
X TFT_D0 13 -600 300 150 R 50 50 1 1 P
|
||||
X TFT_D1 14 600 300 150 L 50 50 1 1 P
|
||||
X TFT_D2 15 -600 200 150 R 50 50 1 1 P
|
||||
X TFT_D3 16 600 200 150 L 50 50 1 1 P
|
||||
X TFT_D4 17 -600 100 150 R 50 50 1 1 P
|
||||
X TFT_D5 18 600 100 150 L 50 50 1 1 P
|
||||
X TFT_D6 19 -600 0 150 R 50 50 1 1 P
|
||||
X GND 2 600 900 150 L 50 50 1 1 P
|
||||
X TFT_D7 20 600 0 150 L 50 50 1 1 P
|
||||
X TFT_D8 21 -600 -100 150 R 50 50 1 1 P
|
||||
X TFT_D9 22 600 -100 150 L 50 50 1 1 P
|
||||
X TFT_D10 23 -600 -200 150 R 50 50 1 1 P
|
||||
X TFT_D11 24 600 -200 150 L 50 50 1 1 P
|
||||
X TFT_D12 25 -600 -300 150 R 50 50 1 1 P
|
||||
X TFT_D13 26 600 -300 150 L 50 50 1 1 P
|
||||
X TFT_D14 27 -600 -400 150 R 50 50 1 1 P
|
||||
X TFT_D15 28 600 -400 150 L 50 50 1 1 P
|
||||
X TFT_D16 29 -600 -500 150 R 50 50 1 1 P
|
||||
X CPT_SCL 3 -600 800 150 R 50 50 1 1 P
|
||||
X TFT_D17 30 600 -500 150 L 50 50 1 1 P
|
||||
X TFT_D18 31 -600 -600 150 R 50 50 1 1 P
|
||||
X TFT_D19 32 600 -600 150 L 50 50 1 1 P
|
||||
X TFT_D20 33 -600 -700 150 R 50 50 1 1 P
|
||||
X TFT_D21 34 600 -700 150 L 50 50 1 1 P
|
||||
X TFT_D22 35 -600 -800 150 R 50 50 1 1 P
|
||||
X TFT_D23 36 600 -800 150 L 50 50 1 1 P
|
||||
X TFT_STB 37 -600 -900 150 R 50 50 1 1 P
|
||||
X NC 38 600 -900 150 L 50 50 1 1 N
|
||||
X CPT_WK 39 -600 -1000 150 R 50 50 1 1 P
|
||||
X CPT_SDA 4 600 800 150 L 50 50 1 1 P
|
||||
X NC 40 600 -1000 150 L 50 50 1 1 N
|
||||
X CPT_INT 5 -600 700 150 R 50 50 1 1 P
|
||||
X TFT_GPO 6 600 700 150 L 50 50 1 1 O
|
||||
X ~TFT_RST 7 -600 600 150 R 50 50 1 1 P
|
||||
X TFT_D/C 8 600 600 150 L 50 50 1 1 P
|
||||
X ~TFT_CS 9 -600 500 150 R 50 50 1 1 P
|
||||
ENDDRAW
|
||||
ENDDEF
|
||||
#
|
||||
#End Library
|
@ -0,0 +1,173 @@
|
||||
(module idc_breakout (layer F.Cu) (tedit 5ECBCDA2)
|
||||
(fp_text reference REF** (at 0.254 43.942) (layer F.SilkS)
|
||||
(effects (font (size 1 1) (thickness 0.15)))
|
||||
)
|
||||
(fp_text value idc_breakout (at 0 -10.16) (layer F.Fab)
|
||||
(effects (font (size 1 1) (thickness 0.15)))
|
||||
)
|
||||
(fp_line (start -10.16 -8.382) (end 10.16 -8.382) (layer F.SilkS) (width 0.12))
|
||||
(fp_line (start 10.16 -8.382) (end 10.16 42.926) (layer F.SilkS) (width 0.12))
|
||||
(fp_line (start -10.16 -8.382) (end -10.16 42.926) (layer F.SilkS) (width 0.12))
|
||||
(fp_line (start -10.16 42.926) (end 10.16 42.926) (layer F.SilkS) (width 0.12))
|
||||
(fp_line (start 0 -8.382) (end 0 42.926) (layer F.SilkS) (width 0.12))
|
||||
(fp_text user Vcc (at -5.334 -6.858) (layer F.SilkS)
|
||||
(effects (font (size 1 1) (thickness 0.15)))
|
||||
)
|
||||
(fp_text user GND (at 4.826 -6.858) (layer F.SilkS)
|
||||
(effects (font (size 1 1) (thickness 0.15)))
|
||||
)
|
||||
(fp_text user CTP_SCL (at -3.556 -4.318) (layer F.SilkS)
|
||||
(effects (font (size 1 1) (thickness 0.15)))
|
||||
)
|
||||
(fp_text user CTP_SDA (at 3.302 -4.318) (layer F.SilkS)
|
||||
(effects (font (size 1 1) (thickness 0.15)))
|
||||
)
|
||||
(fp_text user CTP_INT (at -3.81 -1.778) (layer F.SilkS)
|
||||
(effects (font (size 1 1) (thickness 0.15)))
|
||||
)
|
||||
(fp_text user TFT_GPO (at 3.302 -1.778) (layer F.SilkS)
|
||||
(effects (font (size 1 1) (thickness 0.15)))
|
||||
)
|
||||
(fp_text user TFT_D/C (at 3.302 0.762) (layer F.SilkS)
|
||||
(effects (font (size 1 1) (thickness 0.15)))
|
||||
)
|
||||
(fp_text user ~TFT_RST (at -3.556 0.762) (layer F.SilkS)
|
||||
(effects (font (size 1 1) (thickness 0.15)))
|
||||
)
|
||||
(fp_text user ~TFT_CS (at -3.81 3.302) (layer F.SilkS)
|
||||
(effects (font (size 1 1) (thickness 0.15)))
|
||||
)
|
||||
(fp_text user TFT_WR (at 3.556 3.302) (layer F.SilkS)
|
||||
(effects (font (size 1 1) (thickness 0.15)))
|
||||
)
|
||||
(fp_text user TFT_RD (at -3.81 5.588) (layer F.SilkS)
|
||||
(effects (font (size 1 1) (thickness 0.15)))
|
||||
)
|
||||
(fp_text user TFT_TE (at 3.81 5.588) (layer F.SilkS)
|
||||
(effects (font (size 1 1) (thickness 0.15)))
|
||||
)
|
||||
(fp_text user TFT_D0 (at -4.064 8.382) (layer F.SilkS)
|
||||
(effects (font (size 1 1) (thickness 0.15)))
|
||||
)
|
||||
(fp_text user TFT_D1 (at 3.81 8.382) (layer F.SilkS)
|
||||
(effects (font (size 1 1) (thickness 0.15)))
|
||||
)
|
||||
(fp_text user TFT_D2 (at -4.064 10.922) (layer F.SilkS)
|
||||
(effects (font (size 1 1) (thickness 0.15)))
|
||||
)
|
||||
(fp_text user TFT_D3 (at 3.81 10.922) (layer F.SilkS)
|
||||
(effects (font (size 1 1) (thickness 0.15)))
|
||||
)
|
||||
(fp_text user TFT_D4 (at -4.064 13.462) (layer F.SilkS)
|
||||
(effects (font (size 1 1) (thickness 0.15)))
|
||||
)
|
||||
(fp_text user TFT_D5 (at 3.81 13.462) (layer F.SilkS)
|
||||
(effects (font (size 1 1) (thickness 0.15)))
|
||||
)
|
||||
(fp_text user TFT_D6 (at -4.064 16.002) (layer F.SilkS)
|
||||
(effects (font (size 1 1) (thickness 0.15)))
|
||||
)
|
||||
(fp_text user TFT_D7 (at 3.81 16.002) (layer F.SilkS)
|
||||
(effects (font (size 1 1) (thickness 0.15)))
|
||||
)
|
||||
(fp_text user TFT_D8 (at -4.064 18.542) (layer F.SilkS)
|
||||
(effects (font (size 1 1) (thickness 0.15)))
|
||||
)
|
||||
(fp_text user TFT_D9 (at 3.81 18.542) (layer F.SilkS)
|
||||
(effects (font (size 1 1) (thickness 0.15)))
|
||||
)
|
||||
(fp_text user TFT_D10 (at -3.556 21.082) (layer F.SilkS)
|
||||
(effects (font (size 1 1) (thickness 0.15)))
|
||||
)
|
||||
(fp_text user TFT_D11 (at 3.302 21.082) (layer F.SilkS)
|
||||
(effects (font (size 1 1) (thickness 0.15)))
|
||||
)
|
||||
(fp_text user TFT_D12 (at -3.556 23.368) (layer F.SilkS)
|
||||
(effects (font (size 1 1) (thickness 0.15)))
|
||||
)
|
||||
(fp_text user TFT_D14 (at -3.556 25.908) (layer F.SilkS)
|
||||
(effects (font (size 1 1) (thickness 0.15)))
|
||||
)
|
||||
(fp_text user TFT_D16 (at -3.556 28.448) (layer F.SilkS)
|
||||
(effects (font (size 1 1) (thickness 0.15)))
|
||||
)
|
||||
(fp_text user TFT_D18 (at -3.556 30.988) (layer F.SilkS)
|
||||
(effects (font (size 1 1) (thickness 0.15)))
|
||||
)
|
||||
(fp_text user TFT_D20 (at -3.556 33.528) (layer F.SilkS)
|
||||
(effects (font (size 1 1) (thickness 0.15)))
|
||||
)
|
||||
(fp_text user TFT_D22 (at -3.556 36.068) (layer F.SilkS)
|
||||
(effects (font (size 1 1) (thickness 0.15)))
|
||||
)
|
||||
(fp_text user TFT_D13 (at 3.302 23.368) (layer F.SilkS)
|
||||
(effects (font (size 1 1) (thickness 0.15)))
|
||||
)
|
||||
(fp_text user TFT_D15 (at 3.302 26.162) (layer F.SilkS)
|
||||
(effects (font (size 1 1) (thickness 0.15)))
|
||||
)
|
||||
(fp_text user TFT_D17 (at 3.302 28.448) (layer F.SilkS)
|
||||
(effects (font (size 1 1) (thickness 0.15)))
|
||||
)
|
||||
(fp_text user TFT_D19 (at 3.302 30.734) (layer F.SilkS)
|
||||
(effects (font (size 1 1) (thickness 0.15)))
|
||||
)
|
||||
(fp_text user TFT_D21 (at 3.302 33.528) (layer F.SilkS)
|
||||
(effects (font (size 1 1) (thickness 0.15)))
|
||||
)
|
||||
(fp_text user TFT_D23 (at 3.302 36.068) (layer F.SilkS)
|
||||
(effects (font (size 1 1) (thickness 0.15)))
|
||||
)
|
||||
(fp_text user TFT_STB (at -3.556 38.608) (layer F.SilkS)
|
||||
(effects (font (size 1 1) (thickness 0.15)))
|
||||
)
|
||||
(fp_text user CTP_WK (at -3.556 41.148) (layer F.SilkS)
|
||||
(effects (font (size 1 1) (thickness 0.15)))
|
||||
)
|
||||
(fp_text user NC (at 5.334 38.608) (layer F.SilkS)
|
||||
(effects (font (size 1 1) (thickness 0.15)))
|
||||
)
|
||||
(fp_text user NC (at 5.334 41.148) (layer F.SilkS)
|
||||
(effects (font (size 1 1) (thickness 0.15)))
|
||||
)
|
||||
(pad 38 thru_hole oval (at 7.3914 38.608) (size 1.7 1.7) (drill 1) (layers *.Cu *.Mask))
|
||||
(pad 39 thru_hole oval (at -7.62 41.148) (size 1.7 1.7) (drill 1) (layers *.Cu *.Mask))
|
||||
(pad 37 thru_hole oval (at -7.62 38.608) (size 1.7 1.7) (drill 1) (layers *.Cu *.Mask))
|
||||
(pad 40 thru_hole oval (at 7.366 41.148) (size 1.7 1.7) (drill 1) (layers *.Cu *.Mask))
|
||||
(pad 35 thru_hole oval (at -7.62 36.068) (size 1.7 1.7) (drill 1) (layers *.Cu *.Mask))
|
||||
(pad 34 thru_hole oval (at 7.3914 33.528) (size 1.7 1.7) (drill 1) (layers *.Cu *.Mask))
|
||||
(pad 31 thru_hole oval (at -7.62 30.988) (size 1.7 1.7) (drill 1) (layers *.Cu *.Mask))
|
||||
(pad 26 thru_hole oval (at 7.3914 23.368) (size 1.7 1.7) (drill 1) (layers *.Cu *.Mask))
|
||||
(pad 36 thru_hole oval (at 7.366 36.068) (size 1.7 1.7) (drill 1) (layers *.Cu *.Mask))
|
||||
(pad 32 thru_hole oval (at 7.366 30.988) (size 1.7 1.7) (drill 1) (layers *.Cu *.Mask))
|
||||
(pad 30 thru_hole oval (at 7.3914 28.448) (size 1.7 1.7) (drill 1) (layers *.Cu *.Mask))
|
||||
(pad 33 thru_hole oval (at -7.62 33.528) (size 1.7 1.7) (drill 1) (layers *.Cu *.Mask))
|
||||
(pad 23 thru_hole oval (at -7.62 20.828) (size 1.7 1.7) (drill 1) (layers *.Cu *.Mask))
|
||||
(pad 22 thru_hole oval (at 7.3914 18.288) (size 1.7 1.7) (drill 1) (layers *.Cu *.Mask))
|
||||
(pad 27 thru_hole oval (at -7.62 25.908) (size 1.7 1.7) (drill 1) (layers *.Cu *.Mask))
|
||||
(pad 25 thru_hole oval (at -7.62 23.368) (size 1.7 1.7) (drill 1) (layers *.Cu *.Mask))
|
||||
(pad 21 thru_hole oval (at -7.62 18.288) (size 1.7 1.7) (drill 1) (layers *.Cu *.Mask))
|
||||
(pad 28 thru_hole oval (at 7.366 25.908) (size 1.7 1.7) (drill 1) (layers *.Cu *.Mask))
|
||||
(pad 24 thru_hole oval (at 7.366 20.828) (size 1.7 1.7) (drill 1) (layers *.Cu *.Mask))
|
||||
(pad 29 thru_hole oval (at -7.62 28.448) (size 1.7 1.7) (drill 1) (layers *.Cu *.Mask))
|
||||
(pad 18 thru_hole oval (at 7.3914 13.208) (size 1.7 1.7) (drill 1) (layers *.Cu *.Mask))
|
||||
(pad 19 thru_hole oval (at -7.62 15.748) (size 1.7 1.7) (drill 1) (layers *.Cu *.Mask))
|
||||
(pad 20 thru_hole oval (at 7.366 15.748) (size 1.7 1.7) (drill 1) (layers *.Cu *.Mask))
|
||||
(pad 17 thru_hole oval (at -7.62 13.208) (size 1.7 1.7) (drill 1) (layers *.Cu *.Mask))
|
||||
(pad 11 thru_hole oval (at -7.62 5.588) (size 1.7 1.7) (drill 1) (layers *.Cu *.Mask))
|
||||
(pad 15 thru_hole oval (at -7.62 10.668) (size 1.7 1.7) (drill 1) (layers *.Cu *.Mask))
|
||||
(pad 14 thru_hole oval (at 7.3914 8.128) (size 1.7 1.7) (drill 1) (layers *.Cu *.Mask))
|
||||
(pad 9 thru_hole oval (at -7.62 3.048) (size 1.7 1.7) (drill 1) (layers *.Cu *.Mask))
|
||||
(pad 12 thru_hole oval (at 7.366 5.588) (size 1.7 1.7) (drill 1) (layers *.Cu *.Mask))
|
||||
(pad 10 thru_hole oval (at 7.3914 3.048) (size 1.7 1.7) (drill 1) (layers *.Cu *.Mask))
|
||||
(pad 16 thru_hole oval (at 7.366 10.668) (size 1.7 1.7) (drill 1) (layers *.Cu *.Mask))
|
||||
(pad 13 thru_hole oval (at -7.62 8.128) (size 1.7 1.7) (drill 1) (layers *.Cu *.Mask))
|
||||
(pad 7 thru_hole oval (at -7.62 0.508) (size 1.7 1.7) (drill 1) (layers *.Cu *.Mask))
|
||||
(pad 5 thru_hole oval (at -7.62 -2.032) (size 1.7 1.7) (drill 1) (layers *.Cu *.Mask))
|
||||
(pad 8 thru_hole oval (at 7.366 0.508) (size 1.7 1.7) (drill 1) (layers *.Cu *.Mask))
|
||||
(pad 6 thru_hole oval (at 7.3914 -2.032) (size 1.7 1.7) (drill 1) (layers *.Cu *.Mask))
|
||||
(pad 4 thru_hole oval (at 7.366 -4.572) (size 1.7 1.7) (drill 1) (layers *.Cu *.Mask))
|
||||
(pad 3 thru_hole oval (at -7.62 -4.572) (size 1.7 1.7) (drill 1) (layers *.Cu *.Mask))
|
||||
(pad 2 thru_hole oval (at 7.3914 -7.112) (size 1.7 1.7) (drill 1) (layers *.Cu *.Mask))
|
||||
(pad 1 thru_hole oval (at -7.62 -7.112) (size 1.7 1.7) (drill 1) (layers *.Cu *.Mask))
|
||||
)
|
@ -0,0 +1,3 @@
|
||||
(sym_lib_table
|
||||
(lib (name Conn_02x20_LCD_INTF)(type Legacy)(uri ${KIPRJMOD}/libraries/Conn_02x20_LCD_INTF.lib)(options "")(descr ""))
|
||||
)
|
File diff suppressed because it is too large
Load Diff
File diff suppressed because it is too large
Load Diff
@ -1,3 +1,3 @@
|
||||
EESchema-DOCLIB Version 2.0
|
||||
#
|
||||
#End Doc Library
|
||||
EESchema-DOCLIB Version 2.0
|
||||
#
|
||||
#End Doc Library
|
||||
|
@ -1,22 +1,22 @@
|
||||
EESchema-LIBRARY Version 2.4
|
||||
#encoding utf-8
|
||||
#
|
||||
# NCP349MNAETBG
|
||||
#
|
||||
DEF NCP349MNAETBG U 0 40 Y Y 1 F N
|
||||
F0 "U" 0 -200 50 H V C CNN
|
||||
F1 "NCP349MNAETBG" 0 350 50 H V C CNN
|
||||
F2 "" 0 0 50 H I C CNN
|
||||
F3 "" 0 0 50 H I C CNN
|
||||
DRAW
|
||||
S -300 250 300 -150 0 1 0 f
|
||||
X VIN 1 -400 150 100 R 50 50 1 1 I
|
||||
X GND 2 -400 50 100 R 50 50 1 1 I
|
||||
X ~FLAG 3 400 150 100 L 50 50 1 1 I
|
||||
X ~EN 4 -400 -50 100 R 50 50 1 1 I
|
||||
X OUT 5 400 50 100 L 50 50 1 1 I
|
||||
X OUT 6 400 -50 100 L 50 50 1 1 I
|
||||
ENDDRAW
|
||||
ENDDEF
|
||||
#
|
||||
#End Library
|
||||
EESchema-LIBRARY Version 2.4
|
||||
#encoding utf-8
|
||||
#
|
||||
# NCP349MNAETBG
|
||||
#
|
||||
DEF NCP349MNAETBG U 0 40 Y Y 1 F N
|
||||
F0 "U" 0 -200 50 H V C CNN
|
||||
F1 "NCP349MNAETBG" 0 350 50 H V C CNN
|
||||
F2 "" 0 0 50 H I C CNN
|
||||
F3 "" 0 0 50 H I C CNN
|
||||
DRAW
|
||||
S -300 250 300 -150 0 1 0 f
|
||||
X VIN 1 -400 150 100 R 50 50 1 1 I
|
||||
X GND 2 -400 50 100 R 50 50 1 1 I
|
||||
X ~FLAG 3 400 150 100 L 50 50 1 1 I
|
||||
X ~EN 4 -400 -50 100 R 50 50 1 1 I
|
||||
X OUT 5 400 50 100 L 50 50 1 1 I
|
||||
X OUT 6 400 -50 100 L 50 50 1 1 I
|
||||
ENDDRAW
|
||||
ENDDEF
|
||||
#
|
||||
#End Library
|
||||
|
@ -1,401 +1,401 @@
|
||||
EESchema Schematic File Version 4
|
||||
EELAYER 30 0
|
||||
EELAYER END
|
||||
$Descr A4 11693 8268
|
||||
encoding utf-8
|
||||
Sheet 2 5
|
||||
Title ""
|
||||
Date ""
|
||||
Rev ""
|
||||
Comp ""
|
||||
Comment1 ""
|
||||
Comment2 ""
|
||||
Comment3 ""
|
||||
Comment4 ""
|
||||
$EndDescr
|
||||
Wire Wire Line
|
||||
5950 4350 5950 4450
|
||||
Connection ~ 5950 4450
|
||||
Wire Wire Line
|
||||
5950 4450 5950 4550
|
||||
Connection ~ 5950 4550
|
||||
Wire Wire Line
|
||||
5950 4550 5950 4650
|
||||
Connection ~ 5950 4650
|
||||
Wire Wire Line
|
||||
5950 4650 5950 4750
|
||||
Connection ~ 5950 4750
|
||||
Wire Wire Line
|
||||
5950 4750 5950 4850
|
||||
Connection ~ 5950 4850
|
||||
Wire Wire Line
|
||||
5950 4850 5950 4950
|
||||
Connection ~ 5950 4950
|
||||
Wire Wire Line
|
||||
5950 4950 5950 5050
|
||||
Connection ~ 5950 5050
|
||||
Wire Wire Line
|
||||
5950 5050 5950 5150
|
||||
Connection ~ 5950 5150
|
||||
Wire Wire Line
|
||||
5950 5150 5950 5250
|
||||
Wire Wire Line
|
||||
5950 5500 5950 5600
|
||||
Text HLabel 950 900 0 50 Input ~ 0
|
||||
USB_3v3
|
||||
Text HLabel 950 1050 0 50 Input ~ 0
|
||||
USB_5v
|
||||
Text GLabel 950 600 0 50 Input ~ 0
|
||||
g_3v3
|
||||
Text GLabel 950 750 0 50 Input ~ 0
|
||||
g_5v
|
||||
Wire Wire Line
|
||||
950 900 1350 900
|
||||
Text Label 1350 900 0 50 ~ 0
|
||||
USB_3v3
|
||||
Wire Wire Line
|
||||
950 1050 1350 1050
|
||||
Text Label 1350 1050 0 50 ~ 0
|
||||
USB_5v
|
||||
Wire Wire Line
|
||||
950 600 1350 600
|
||||
Wire Wire Line
|
||||
950 750 1350 750
|
||||
Text Label 1350 600 0 50 ~ 0
|
||||
3v3Out
|
||||
Text Label 1350 750 0 50 ~ 0
|
||||
5vOut
|
||||
Wire Wire Line
|
||||
3950 5300 3950 5400
|
||||
Connection ~ 3950 5400
|
||||
Wire Wire Line
|
||||
3950 5400 3950 5500
|
||||
Connection ~ 3950 5500
|
||||
Wire Wire Line
|
||||
3950 5500 3950 5600
|
||||
Connection ~ 3950 5600
|
||||
Wire Wire Line
|
||||
3950 5600 3950 5700
|
||||
Connection ~ 3950 5700
|
||||
Wire Wire Line
|
||||
3950 5700 3950 5800
|
||||
Connection ~ 3950 5800
|
||||
Wire Wire Line
|
||||
3950 5800 3950 5900
|
||||
Connection ~ 3950 5900
|
||||
Wire Wire Line
|
||||
3950 5900 3950 6000
|
||||
$Comp
|
||||
L Connector:Barrel_Jack_Switch J4
|
||||
U 1 1 5E88DD8C
|
||||
P 950 1500
|
||||
F 0 "J4" H 1007 1817 50 0000 C CNN
|
||||
F 1 "Barrel_Jack_Switch" H 1007 1726 50 0000 C CNN
|
||||
F 2 "digikey-footprints:Barrel_Jack_5.5mmODx2.1mmID_PJ-102A" H 1000 1460 50 0001 C CNN
|
||||
F 3 "~" H 1000 1460 50 0001 C CNN
|
||||
1 950 1500
|
||||
1 0 0 -1
|
||||
$EndComp
|
||||
Wire Wire Line
|
||||
1250 1400 1350 1400
|
||||
Text Label 1350 1400 0 50 ~ 0
|
||||
Wall_5V
|
||||
NoConn ~ 1250 1500
|
||||
Wire Wire Line
|
||||
1250 1600 1350 1600
|
||||
$Comp
|
||||
L power:GND #PWR0113
|
||||
U 1 1 5E8980B4
|
||||
P 1350 1600
|
||||
F 0 "#PWR0113" H 1350 1350 50 0001 C CNN
|
||||
F 1 "GND" H 1355 1427 50 0000 C CNN
|
||||
F 2 "" H 1350 1600 50 0001 C CNN
|
||||
F 3 "" H 1350 1600 50 0001 C CNN
|
||||
1 1350 1600
|
||||
1 0 0 -1
|
||||
$EndComp
|
||||
$Comp
|
||||
L p_ATSAME54P20A-AU:p_ATSAME54P20A-AU U1
|
||||
U 5 1 5E84F3B3
|
||||
P 4950 5000
|
||||
F 0 "U1" H 4950 5915 50 0000 C CNN
|
||||
F 1 "p_ATSAME54P20A-AU" H 4950 5824 50 0000 C CNN
|
||||
F 2 "penguin:QFP40P1600X1600X120-128N_ATSAME54P20A" H 3750 6250 50 0001 C CNN
|
||||
F 3 "" H 3750 6250 50 0001 C CNN
|
||||
5 4950 5000
|
||||
1 0 0 -1
|
||||
$EndComp
|
||||
Text Notes 3300 2350 0 50 ~ 0
|
||||
These are dummy loads!!!
|
||||
Wire Wire Line
|
||||
4500 1800 3950 1800
|
||||
$Comp
|
||||
L Device:R_Small R2
|
||||
U 1 1 5E8D1249
|
||||
P 3950 1900
|
||||
F 0 "R2" H 4009 1946 50 0000 L CNN
|
||||
F 1 "100k" H 4009 1855 50 0000 L CNN
|
||||
F 2 "" H 3950 1900 50 0001 C CNN
|
||||
F 3 "~" H 3950 1900 50 0001 C CNN
|
||||
1 3950 1900
|
||||
1 0 0 -1
|
||||
$EndComp
|
||||
$Comp
|
||||
L Device:R_Small R3
|
||||
U 1 1 5E8D1C92
|
||||
P 3950 2600
|
||||
F 0 "R3" H 4009 2646 50 0000 L CNN
|
||||
F 1 "100k" H 4009 2555 50 0000 L CNN
|
||||
F 2 "" H 3950 2600 50 0001 C CNN
|
||||
F 3 "~" H 3950 2600 50 0001 C CNN
|
||||
1 3950 2600
|
||||
1 0 0 -1
|
||||
$EndComp
|
||||
Wire Wire Line
|
||||
3950 2000 3950 2050
|
||||
$Comp
|
||||
L power:GND #PWR0114
|
||||
U 1 1 5E8D3DAD
|
||||
P 3950 2050
|
||||
F 0 "#PWR0114" H 3950 1800 50 0001 C CNN
|
||||
F 1 "GND" H 3955 1877 50 0000 C CNN
|
||||
F 2 "" H 3950 2050 50 0001 C CNN
|
||||
F 3 "" H 3950 2050 50 0001 C CNN
|
||||
1 3950 2050
|
||||
1 0 0 -1
|
||||
$EndComp
|
||||
Wire Wire Line
|
||||
3950 2700 3950 2750
|
||||
$Comp
|
||||
L power:GND #PWR0115
|
||||
U 1 1 5E8D4B47
|
||||
P 3950 2750
|
||||
F 0 "#PWR0115" H 3950 2500 50 0001 C CNN
|
||||
F 1 "GND" H 3955 2577 50 0000 C CNN
|
||||
F 2 "" H 3950 2750 50 0001 C CNN
|
||||
F 3 "" H 3950 2750 50 0001 C CNN
|
||||
1 3950 2750
|
||||
1 0 0 -1
|
||||
$EndComp
|
||||
Wire Wire Line
|
||||
3950 1800 3550 1800
|
||||
Connection ~ 3950 1800
|
||||
Text Label 3550 1800 2 50 ~ 0
|
||||
USB_5v
|
||||
Wire Wire Line
|
||||
3950 2500 3550 2500
|
||||
Connection ~ 3950 2500
|
||||
Text Label 3550 2500 2 50 ~ 0
|
||||
USB_3v3
|
||||
Wire Wire Line
|
||||
4900 2500 5800 2500
|
||||
Wire Wire Line
|
||||
4500 2500 4350 2500
|
||||
Wire Wire Line
|
||||
4900 1800 5350 1800
|
||||
$Comp
|
||||
L same54_dev_board-rescue:NCP349MNAETBG-NCP349MNAETBG U4
|
||||
U 1 1 5E7F2428
|
||||
P 8100 2250
|
||||
AR Path="/5E7F2428" Ref="U4" Part="1"
|
||||
AR Path="/5E7872D3/5E7F2428" Ref="U4" Part="1"
|
||||
F 0 "U4" H 8100 2665 50 0000 C CNN
|
||||
F 1 "NCP349MNAETBG" H 8100 2574 50 0000 C CNN
|
||||
F 2 "Package_DFN_QFN:DFN-6-1EP_2x2mm_P0.65mm_EP1x1.6mm" H 8100 2250 50 0001 C CNN
|
||||
F 3 "" H 8100 2250 50 0001 C CNN
|
||||
1 8100 2250
|
||||
1 0 0 -1
|
||||
$EndComp
|
||||
$Comp
|
||||
L dk_Transistors-FETs-MOSFETs-Single:IRLML6402TRPBF Q1
|
||||
U 1 1 5E9B8E9E
|
||||
P 4700 1800
|
||||
F 0 "Q1" V 4950 1800 60 0000 C CNN
|
||||
F 1 "Default PFET_A" V 4850 1800 60 0000 C CNN
|
||||
F 2 "digikey-footprints:SOT-23-3" H 4900 2000 60 0001 L CNN
|
||||
F 3 "https://www.infineon.com/dgdl/irlml6402pbf.pdf?fileId=5546d462533600a401535668d5c2263c" H 4900 2100 60 0001 L CNN
|
||||
F 4 "IRLML6402PBFCT-ND" H 4900 2200 60 0001 L CNN "Digi-Key_PN"
|
||||
F 5 "IRLML6402TRPBF" H 4900 2300 60 0001 L CNN "MPN"
|
||||
F 6 "Discrete Semiconductor Products" H 4900 2400 60 0001 L CNN "Category"
|
||||
F 7 "Transistors - FETs, MOSFETs - Single" H 4900 2500 60 0001 L CNN "Family"
|
||||
F 8 "https://www.infineon.com/dgdl/irlml6402pbf.pdf?fileId=5546d462533600a401535668d5c2263c" H 4900 2600 60 0001 L CNN "DK_Datasheet_Link"
|
||||
F 9 "/product-detail/en/infineon-technologies/IRLML6402TRPBF/IRLML6402PBFCT-ND/812500" H 4900 2700 60 0001 L CNN "DK_Detail_Page"
|
||||
F 10 "MOSFET P-CH 20V 3.7A SOT-23" H 4900 2800 60 0001 L CNN "Description"
|
||||
F 11 "Infineon Technologies" H 4900 2900 60 0001 L CNN "Manufacturer"
|
||||
F 12 "Active" H 4900 3000 60 0001 L CNN "Status"
|
||||
1 4700 1800
|
||||
0 1 -1 0
|
||||
$EndComp
|
||||
$Comp
|
||||
L dk_Transistors-FETs-MOSFETs-Single:IRLML6402TRPBF Q3
|
||||
U 1 1 5E9CBFD6
|
||||
P 6000 1800
|
||||
F 0 "Q3" V 6250 1800 60 0000 C CNN
|
||||
F 1 "Default PFET_B" V 6150 1800 60 0000 C CNN
|
||||
F 2 "digikey-footprints:SOT-23-3" H 6200 2000 60 0001 L CNN
|
||||
F 3 "https://www.infineon.com/dgdl/irlml6402pbf.pdf?fileId=5546d462533600a401535668d5c2263c" H 6200 2100 60 0001 L CNN
|
||||
F 4 "IRLML6402PBFCT-ND" H 6200 2200 60 0001 L CNN "Digi-Key_PN"
|
||||
F 5 "IRLML6402TRPBF" H 6200 2300 60 0001 L CNN "MPN"
|
||||
F 6 "Discrete Semiconductor Products" H 6200 2400 60 0001 L CNN "Category"
|
||||
F 7 "Transistors - FETs, MOSFETs - Single" H 6200 2500 60 0001 L CNN "Family"
|
||||
F 8 "https://www.infineon.com/dgdl/irlml6402pbf.pdf?fileId=5546d462533600a401535668d5c2263c" H 6200 2600 60 0001 L CNN "DK_Datasheet_Link"
|
||||
F 9 "/product-detail/en/infineon-technologies/IRLML6402TRPBF/IRLML6402PBFCT-ND/812500" H 6200 2700 60 0001 L CNN "DK_Detail_Page"
|
||||
F 10 "MOSFET P-CH 20V 3.7A SOT-23" H 6200 2800 60 0001 L CNN "Description"
|
||||
F 11 "Infineon Technologies" H 6200 2900 60 0001 L CNN "Manufacturer"
|
||||
F 12 "Active" H 6200 3000 60 0001 L CNN "Status"
|
||||
1 6000 1800
|
||||
0 -1 -1 0
|
||||
$EndComp
|
||||
$Comp
|
||||
L dk_Transistors-FETs-MOSFETs-Single:IRLML6402TRPBF Q2
|
||||
U 1 1 5E9D56A5
|
||||
P 4700 2500
|
||||
F 0 "Q2" V 4950 2500 60 0000 C CNN
|
||||
F 1 "Alt PFET_A" V 4850 2500 60 0000 C CNN
|
||||
F 2 "digikey-footprints:SOT-23-3" H 4900 2700 60 0001 L CNN
|
||||
F 3 "https://www.infineon.com/dgdl/irlml6402pbf.pdf?fileId=5546d462533600a401535668d5c2263c" H 4900 2800 60 0001 L CNN
|
||||
F 4 "IRLML6402PBFCT-ND" H 4900 2900 60 0001 L CNN "Digi-Key_PN"
|
||||
F 5 "IRLML6402TRPBF" H 4900 3000 60 0001 L CNN "MPN"
|
||||
F 6 "Discrete Semiconductor Products" H 4900 3100 60 0001 L CNN "Category"
|
||||
F 7 "Transistors - FETs, MOSFETs - Single" H 4900 3200 60 0001 L CNN "Family"
|
||||
F 8 "https://www.infineon.com/dgdl/irlml6402pbf.pdf?fileId=5546d462533600a401535668d5c2263c" H 4900 3300 60 0001 L CNN "DK_Datasheet_Link"
|
||||
F 9 "/product-detail/en/infineon-technologies/IRLML6402TRPBF/IRLML6402PBFCT-ND/812500" H 4900 3400 60 0001 L CNN "DK_Detail_Page"
|
||||
F 10 "MOSFET P-CH 20V 3.7A SOT-23" H 4900 3500 60 0001 L CNN "Description"
|
||||
F 11 "Infineon Technologies" H 4900 3600 60 0001 L CNN "Manufacturer"
|
||||
F 12 "Active" H 4900 3700 60 0001 L CNN "Status"
|
||||
1 4700 2500
|
||||
0 1 -1 0
|
||||
$EndComp
|
||||
$Comp
|
||||
L dk_Transistors-FETs-MOSFETs-Single:IRLML6402TRPBF Q4
|
||||
U 1 1 5E9DB598
|
||||
P 6000 2500
|
||||
F 0 "Q4" V 6250 2500 60 0000 C CNN
|
||||
F 1 "Alt PFET_B" V 6150 2500 60 0000 C CNN
|
||||
F 2 "digikey-footprints:SOT-23-3" H 6200 2700 60 0001 L CNN
|
||||
F 3 "https://www.infineon.com/dgdl/irlml6402pbf.pdf?fileId=5546d462533600a401535668d5c2263c" H 6200 2800 60 0001 L CNN
|
||||
F 4 "IRLML6402PBFCT-ND" H 6200 2900 60 0001 L CNN "Digi-Key_PN"
|
||||
F 5 "IRLML6402TRPBF" H 6200 3000 60 0001 L CNN "MPN"
|
||||
F 6 "Discrete Semiconductor Products" H 6200 3100 60 0001 L CNN "Category"
|
||||
F 7 "Transistors - FETs, MOSFETs - Single" H 6200 3200 60 0001 L CNN "Family"
|
||||
F 8 "https://www.infineon.com/dgdl/irlml6402pbf.pdf?fileId=5546d462533600a401535668d5c2263c" H 6200 3300 60 0001 L CNN "DK_Datasheet_Link"
|
||||
F 9 "/product-detail/en/infineon-technologies/IRLML6402TRPBF/IRLML6402PBFCT-ND/812500" H 6200 3400 60 0001 L CNN "DK_Detail_Page"
|
||||
F 10 "MOSFET P-CH 20V 3.7A SOT-23" H 6200 3500 60 0001 L CNN "Description"
|
||||
F 11 "Infineon Technologies" H 6200 3600 60 0001 L CNN "Manufacturer"
|
||||
F 12 "Active" H 6200 3700 60 0001 L CNN "Status"
|
||||
1 6000 2500
|
||||
0 -1 -1 0
|
||||
$EndComp
|
||||
Wire Wire Line
|
||||
4600 2800 5350 2800
|
||||
Wire Wire Line
|
||||
4600 2100 6100 2100
|
||||
Wire Wire Line
|
||||
4600 2100 4350 2100
|
||||
Wire Wire Line
|
||||
4350 2100 4350 2500
|
||||
Connection ~ 4600 2100
|
||||
Connection ~ 4350 2500
|
||||
Wire Wire Line
|
||||
4350 2500 3950 2500
|
||||
Wire Wire Line
|
||||
5350 1800 5350 2800
|
||||
Connection ~ 5350 1800
|
||||
Wire Wire Line
|
||||
5350 1800 5800 1800
|
||||
Connection ~ 5350 2800
|
||||
Wire Wire Line
|
||||
5350 2800 6100 2800
|
||||
Wire Wire Line
|
||||
5350 2800 5350 2900
|
||||
$Comp
|
||||
L Device:R_Small R6
|
||||
U 1 1 5E9E8F6F
|
||||
P 5350 3000
|
||||
F 0 "R6" H 5409 3046 50 0000 L CNN
|
||||
F 1 "R_Small" H 5409 2955 50 0000 L CNN
|
||||
F 2 "" H 5350 3000 50 0001 C CNN
|
||||
F 3 "~" H 5350 3000 50 0001 C CNN
|
||||
1 5350 3000
|
||||
1 0 0 -1
|
||||
$EndComp
|
||||
Wire Wire Line
|
||||
5350 3100 5350 3150
|
||||
$Comp
|
||||
L power:GND #PWR0117
|
||||
U 1 1 5E9EA130
|
||||
P 5350 3150
|
||||
F 0 "#PWR0117" H 5350 2900 50 0001 C CNN
|
||||
F 1 "GND" H 5355 2977 50 0000 C CNN
|
||||
F 2 "" H 5350 3150 50 0001 C CNN
|
||||
F 3 "" H 5350 3150 50 0001 C CNN
|
||||
1 5350 3150
|
||||
1 0 0 -1
|
||||
$EndComp
|
||||
Wire Wire Line
|
||||
6200 1800 6550 1800
|
||||
Wire Wire Line
|
||||
6550 2500 6200 2500
|
||||
Wire Wire Line
|
||||
6550 1800 6550 2100
|
||||
Connection ~ 6550 2100
|
||||
Wire Wire Line
|
||||
6550 2100 6550 2500
|
||||
$Comp
|
||||
L Device:C_Small C10
|
||||
U 1 1 5E9F5727
|
||||
P 7050 2200
|
||||
F 0 "C10" H 7250 2250 50 0000 R CNN
|
||||
F 1 "100nF" H 7350 2150 50 0000 R CNN
|
||||
F 2 "" H 7050 2200 50 0001 C CNN
|
||||
F 3 "~" H 7050 2200 50 0001 C CNN
|
||||
1 7050 2200
|
||||
-1 0 0 -1
|
||||
$EndComp
|
||||
Wire Wire Line
|
||||
6550 2100 7050 2100
|
||||
Wire Wire Line
|
||||
7050 2100 7200 2100
|
||||
Connection ~ 7050 2100
|
||||
$Comp
|
||||
L Device:C_Small C11
|
||||
U 1 1 5E9F9ED9
|
||||
P 7200 2200
|
||||
F 0 "C11" H 7292 2246 50 0000 L CNN
|
||||
F 1 "1uF" H 7292 2155 50 0000 L CNN
|
||||
F 2 "" H 7200 2200 50 0001 C CNN
|
||||
F 3 "~" H 7200 2200 50 0001 C CNN
|
||||
1 7200 2200
|
||||
1 0 0 -1
|
||||
$EndComp
|
||||
Connection ~ 7200 2100
|
||||
Wire Wire Line
|
||||
7200 2100 7700 2100
|
||||
Wire Wire Line
|
||||
7700 2200 7700 2300
|
||||
Wire Wire Line
|
||||
7700 2300 7700 2400
|
||||
Connection ~ 7700 2300
|
||||
$Comp
|
||||
L power:GND #PWR0118
|
||||
U 1 1 5EA05C9E
|
||||
P 7700 2400
|
||||
F 0 "#PWR0118" H 7700 2150 50 0001 C CNN
|
||||
F 1 "GND" H 7705 2227 50 0000 C CNN
|
||||
F 2 "" H 7700 2400 50 0001 C CNN
|
||||
F 3 "" H 7700 2400 50 0001 C CNN
|
||||
1 7700 2400
|
||||
1 0 0 -1
|
||||
$EndComp
|
||||
NoConn ~ 8500 2100
|
||||
Wire Wire Line
|
||||
8500 2200 8500 2300
|
||||
Wire Wire Line
|
||||
8500 2200 8650 2200
|
||||
Connection ~ 8500 2200
|
||||
Wire Wire Line
|
||||
7050 2300 7200 2300
|
||||
Wire Wire Line
|
||||
7200 2300 7700 2300
|
||||
Connection ~ 7200 2300
|
||||
$EndSCHEMATC
|
||||
EESchema Schematic File Version 4
|
||||
EELAYER 30 0
|
||||
EELAYER END
|
||||
$Descr A4 11693 8268
|
||||
encoding utf-8
|
||||
Sheet 2 5
|
||||
Title ""
|
||||
Date ""
|
||||
Rev ""
|
||||
Comp ""
|
||||
Comment1 ""
|
||||
Comment2 ""
|
||||
Comment3 ""
|
||||
Comment4 ""
|
||||
$EndDescr
|
||||
Wire Wire Line
|
||||
5950 4350 5950 4450
|
||||
Connection ~ 5950 4450
|
||||
Wire Wire Line
|
||||
5950 4450 5950 4550
|
||||
Connection ~ 5950 4550
|
||||
Wire Wire Line
|
||||
5950 4550 5950 4650
|
||||
Connection ~ 5950 4650
|
||||
Wire Wire Line
|
||||
5950 4650 5950 4750
|
||||
Connection ~ 5950 4750
|
||||
Wire Wire Line
|
||||
5950 4750 5950 4850
|
||||
Connection ~ 5950 4850
|
||||
Wire Wire Line
|
||||
5950 4850 5950 4950
|
||||
Connection ~ 5950 4950
|
||||
Wire Wire Line
|
||||
5950 4950 5950 5050
|
||||
Connection ~ 5950 5050
|
||||
Wire Wire Line
|
||||
5950 5050 5950 5150
|
||||
Connection ~ 5950 5150
|
||||
Wire Wire Line
|
||||
5950 5150 5950 5250
|
||||
Wire Wire Line
|
||||
5950 5500 5950 5600
|
||||
Text HLabel 950 900 0 50 Input ~ 0
|
||||
USB_3v3
|
||||
Text HLabel 950 1050 0 50 Input ~ 0
|
||||
USB_5v
|
||||
Text GLabel 950 600 0 50 Input ~ 0
|
||||
g_3v3
|
||||
Text GLabel 950 750 0 50 Input ~ 0
|
||||
g_5v
|
||||
Wire Wire Line
|
||||
950 900 1350 900
|
||||
Text Label 1350 900 0 50 ~ 0
|
||||
USB_3v3
|
||||
Wire Wire Line
|
||||
950 1050 1350 1050
|
||||
Text Label 1350 1050 0 50 ~ 0
|
||||
USB_5v
|
||||
Wire Wire Line
|
||||
950 600 1350 600
|
||||
Wire Wire Line
|
||||
950 750 1350 750
|
||||
Text Label 1350 600 0 50 ~ 0
|
||||
3v3Out
|
||||
Text Label 1350 750 0 50 ~ 0
|
||||
5vOut
|
||||
Wire Wire Line
|
||||
3950 5300 3950 5400
|
||||
Connection ~ 3950 5400
|
||||
Wire Wire Line
|
||||
3950 5400 3950 5500
|
||||
Connection ~ 3950 5500
|
||||
Wire Wire Line
|
||||
3950 5500 3950 5600
|
||||
Connection ~ 3950 5600
|
||||
Wire Wire Line
|
||||
3950 5600 3950 5700
|
||||
Connection ~ 3950 5700
|
||||
Wire Wire Line
|
||||
3950 5700 3950 5800
|
||||
Connection ~ 3950 5800
|
||||
Wire Wire Line
|
||||
3950 5800 3950 5900
|
||||
Connection ~ 3950 5900
|
||||
Wire Wire Line
|
||||
3950 5900 3950 6000
|
||||
$Comp
|
||||
L Connector:Barrel_Jack_Switch J4
|
||||
U 1 1 5E88DD8C
|
||||
P 950 1500
|
||||
F 0 "J4" H 1007 1817 50 0000 C CNN
|
||||
F 1 "Barrel_Jack_Switch" H 1007 1726 50 0000 C CNN
|
||||
F 2 "digikey-footprints:Barrel_Jack_5.5mmODx2.1mmID_PJ-102A" H 1000 1460 50 0001 C CNN
|
||||
F 3 "~" H 1000 1460 50 0001 C CNN
|
||||
1 950 1500
|
||||
1 0 0 -1
|
||||
$EndComp
|
||||
Wire Wire Line
|
||||
1250 1400 1350 1400
|
||||
Text Label 1350 1400 0 50 ~ 0
|
||||
Wall_5V
|
||||
NoConn ~ 1250 1500
|
||||
Wire Wire Line
|
||||
1250 1600 1350 1600
|
||||
$Comp
|
||||
L power:GND #PWR0113
|
||||
U 1 1 5E8980B4
|
||||
P 1350 1600
|
||||
F 0 "#PWR0113" H 1350 1350 50 0001 C CNN
|
||||
F 1 "GND" H 1355 1427 50 0000 C CNN
|
||||
F 2 "" H 1350 1600 50 0001 C CNN
|
||||
F 3 "" H 1350 1600 50 0001 C CNN
|
||||
1 1350 1600
|
||||
1 0 0 -1
|
||||
$EndComp
|
||||
$Comp
|
||||
L p_ATSAME54P20A-AU:p_ATSAME54P20A-AU U1
|
||||
U 5 1 5E84F3B3
|
||||
P 4950 5000
|
||||
F 0 "U1" H 4950 5915 50 0000 C CNN
|
||||
F 1 "p_ATSAME54P20A-AU" H 4950 5824 50 0000 C CNN
|
||||
F 2 "penguin:QFP40P1600X1600X120-128N_ATSAME54P20A" H 3750 6250 50 0001 C CNN
|
||||
F 3 "" H 3750 6250 50 0001 C CNN
|
||||
5 4950 5000
|
||||
1 0 0 -1
|
||||
$EndComp
|
||||
Text Notes 3300 2350 0 50 ~ 0
|
||||
These are dummy loads!!!
|
||||
Wire Wire Line
|
||||
4500 1800 3950 1800
|
||||
$Comp
|
||||
L Device:R_Small R2
|
||||
U 1 1 5E8D1249
|
||||
P 3950 1900
|
||||
F 0 "R2" H 4009 1946 50 0000 L CNN
|
||||
F 1 "100k" H 4009 1855 50 0000 L CNN
|
||||
F 2 "" H 3950 1900 50 0001 C CNN
|
||||
F 3 "~" H 3950 1900 50 0001 C CNN
|
||||
1 3950 1900
|
||||
1 0 0 -1
|
||||
$EndComp
|
||||
$Comp
|
||||
L Device:R_Small R3
|
||||
U 1 1 5E8D1C92
|
||||
P 3950 2600
|
||||
F 0 "R3" H 4009 2646 50 0000 L CNN
|
||||
F 1 "100k" H 4009 2555 50 0000 L CNN
|
||||
F 2 "" H 3950 2600 50 0001 C CNN
|
||||
F 3 "~" H 3950 2600 50 0001 C CNN
|
||||
1 3950 2600
|
||||
1 0 0 -1
|
||||
$EndComp
|
||||
Wire Wire Line
|
||||
3950 2000 3950 2050
|
||||
$Comp
|
||||
L power:GND #PWR0114
|
||||
U 1 1 5E8D3DAD
|
||||
P 3950 2050
|
||||
F 0 "#PWR0114" H 3950 1800 50 0001 C CNN
|
||||
F 1 "GND" H 3955 1877 50 0000 C CNN
|
||||
F 2 "" H 3950 2050 50 0001 C CNN
|
||||
F 3 "" H 3950 2050 50 0001 C CNN
|
||||
1 3950 2050
|
||||
1 0 0 -1
|
||||
$EndComp
|
||||
Wire Wire Line
|
||||
3950 2700 3950 2750
|
||||
$Comp
|
||||
L power:GND #PWR0115
|
||||
U 1 1 5E8D4B47
|
||||
P 3950 2750
|
||||
F 0 "#PWR0115" H 3950 2500 50 0001 C CNN
|
||||
F 1 "GND" H 3955 2577 50 0000 C CNN
|
||||
F 2 "" H 3950 2750 50 0001 C CNN
|
||||
F 3 "" H 3950 2750 50 0001 C CNN
|
||||
1 3950 2750
|
||||
1 0 0 -1
|
||||
$EndComp
|
||||
Wire Wire Line
|
||||
3950 1800 3550 1800
|
||||
Connection ~ 3950 1800
|
||||
Text Label 3550 1800 2 50 ~ 0
|
||||
USB_5v
|
||||
Wire Wire Line
|
||||
3950 2500 3550 2500
|
||||
Connection ~ 3950 2500
|
||||
Text Label 3550 2500 2 50 ~ 0
|
||||
USB_3v3
|
||||
Wire Wire Line
|
||||
4900 2500 5800 2500
|
||||
Wire Wire Line
|
||||
4500 2500 4350 2500
|
||||
Wire Wire Line
|
||||
4900 1800 5350 1800
|
||||
$Comp
|
||||
L same54_dev_board-rescue:NCP349MNAETBG-NCP349MNAETBG U4
|
||||
U 1 1 5E7F2428
|
||||
P 8100 2250
|
||||
AR Path="/5E7F2428" Ref="U4" Part="1"
|
||||
AR Path="/5E7872D3/5E7F2428" Ref="U4" Part="1"
|
||||
F 0 "U4" H 8100 2665 50 0000 C CNN
|
||||
F 1 "NCP349MNAETBG" H 8100 2574 50 0000 C CNN
|
||||
F 2 "Package_DFN_QFN:DFN-6-1EP_2x2mm_P0.65mm_EP1x1.6mm" H 8100 2250 50 0001 C CNN
|
||||
F 3 "" H 8100 2250 50 0001 C CNN
|
||||
1 8100 2250
|
||||
1 0 0 -1
|
||||
$EndComp
|
||||
$Comp
|
||||
L dk_Transistors-FETs-MOSFETs-Single:IRLML6402TRPBF Q1
|
||||
U 1 1 5E9B8E9E
|
||||
P 4700 1800
|
||||
F 0 "Q1" V 4950 1800 60 0000 C CNN
|
||||
F 1 "Default PFET_A" V 4850 1800 60 0000 C CNN
|
||||
F 2 "digikey-footprints:SOT-23-3" H 4900 2000 60 0001 L CNN
|
||||
F 3 "https://www.infineon.com/dgdl/irlml6402pbf.pdf?fileId=5546d462533600a401535668d5c2263c" H 4900 2100 60 0001 L CNN
|
||||
F 4 "IRLML6402PBFCT-ND" H 4900 2200 60 0001 L CNN "Digi-Key_PN"
|
||||
F 5 "IRLML6402TRPBF" H 4900 2300 60 0001 L CNN "MPN"
|
||||
F 6 "Discrete Semiconductor Products" H 4900 2400 60 0001 L CNN "Category"
|
||||
F 7 "Transistors - FETs, MOSFETs - Single" H 4900 2500 60 0001 L CNN "Family"
|
||||
F 8 "https://www.infineon.com/dgdl/irlml6402pbf.pdf?fileId=5546d462533600a401535668d5c2263c" H 4900 2600 60 0001 L CNN "DK_Datasheet_Link"
|
||||
F 9 "/product-detail/en/infineon-technologies/IRLML6402TRPBF/IRLML6402PBFCT-ND/812500" H 4900 2700 60 0001 L CNN "DK_Detail_Page"
|
||||
F 10 "MOSFET P-CH 20V 3.7A SOT-23" H 4900 2800 60 0001 L CNN "Description"
|
||||
F 11 "Infineon Technologies" H 4900 2900 60 0001 L CNN "Manufacturer"
|
||||
F 12 "Active" H 4900 3000 60 0001 L CNN "Status"
|
||||
1 4700 1800
|
||||
0 1 -1 0
|
||||
$EndComp
|
||||
$Comp
|
||||
L dk_Transistors-FETs-MOSFETs-Single:IRLML6402TRPBF Q3
|
||||
U 1 1 5E9CBFD6
|
||||
P 6000 1800
|
||||
F 0 "Q3" V 6250 1800 60 0000 C CNN
|
||||
F 1 "Default PFET_B" V 6150 1800 60 0000 C CNN
|
||||
F 2 "digikey-footprints:SOT-23-3" H 6200 2000 60 0001 L CNN
|
||||
F 3 "https://www.infineon.com/dgdl/irlml6402pbf.pdf?fileId=5546d462533600a401535668d5c2263c" H 6200 2100 60 0001 L CNN
|
||||
F 4 "IRLML6402PBFCT-ND" H 6200 2200 60 0001 L CNN "Digi-Key_PN"
|
||||
F 5 "IRLML6402TRPBF" H 6200 2300 60 0001 L CNN "MPN"
|
||||
F 6 "Discrete Semiconductor Products" H 6200 2400 60 0001 L CNN "Category"
|
||||
F 7 "Transistors - FETs, MOSFETs - Single" H 6200 2500 60 0001 L CNN "Family"
|
||||
F 8 "https://www.infineon.com/dgdl/irlml6402pbf.pdf?fileId=5546d462533600a401535668d5c2263c" H 6200 2600 60 0001 L CNN "DK_Datasheet_Link"
|
||||
F 9 "/product-detail/en/infineon-technologies/IRLML6402TRPBF/IRLML6402PBFCT-ND/812500" H 6200 2700 60 0001 L CNN "DK_Detail_Page"
|
||||
F 10 "MOSFET P-CH 20V 3.7A SOT-23" H 6200 2800 60 0001 L CNN "Description"
|
||||
F 11 "Infineon Technologies" H 6200 2900 60 0001 L CNN "Manufacturer"
|
||||
F 12 "Active" H 6200 3000 60 0001 L CNN "Status"
|
||||
1 6000 1800
|
||||
0 -1 -1 0
|
||||
$EndComp
|
||||
$Comp
|
||||
L dk_Transistors-FETs-MOSFETs-Single:IRLML6402TRPBF Q2
|
||||
U 1 1 5E9D56A5
|
||||
P 4700 2500
|
||||
F 0 "Q2" V 4950 2500 60 0000 C CNN
|
||||
F 1 "Alt PFET_A" V 4850 2500 60 0000 C CNN
|
||||
F 2 "digikey-footprints:SOT-23-3" H 4900 2700 60 0001 L CNN
|
||||
F 3 "https://www.infineon.com/dgdl/irlml6402pbf.pdf?fileId=5546d462533600a401535668d5c2263c" H 4900 2800 60 0001 L CNN
|
||||
F 4 "IRLML6402PBFCT-ND" H 4900 2900 60 0001 L CNN "Digi-Key_PN"
|
||||
F 5 "IRLML6402TRPBF" H 4900 3000 60 0001 L CNN "MPN"
|
||||
F 6 "Discrete Semiconductor Products" H 4900 3100 60 0001 L CNN "Category"
|
||||
F 7 "Transistors - FETs, MOSFETs - Single" H 4900 3200 60 0001 L CNN "Family"
|
||||
F 8 "https://www.infineon.com/dgdl/irlml6402pbf.pdf?fileId=5546d462533600a401535668d5c2263c" H 4900 3300 60 0001 L CNN "DK_Datasheet_Link"
|
||||
F 9 "/product-detail/en/infineon-technologies/IRLML6402TRPBF/IRLML6402PBFCT-ND/812500" H 4900 3400 60 0001 L CNN "DK_Detail_Page"
|
||||
F 10 "MOSFET P-CH 20V 3.7A SOT-23" H 4900 3500 60 0001 L CNN "Description"
|
||||
F 11 "Infineon Technologies" H 4900 3600 60 0001 L CNN "Manufacturer"
|
||||
F 12 "Active" H 4900 3700 60 0001 L CNN "Status"
|
||||
1 4700 2500
|
||||
0 1 -1 0
|
||||
$EndComp
|
||||
$Comp
|
||||
L dk_Transistors-FETs-MOSFETs-Single:IRLML6402TRPBF Q4
|
||||
U 1 1 5E9DB598
|
||||
P 6000 2500
|
||||
F 0 "Q4" V 6250 2500 60 0000 C CNN
|
||||
F 1 "Alt PFET_B" V 6150 2500 60 0000 C CNN
|
||||
F 2 "digikey-footprints:SOT-23-3" H 6200 2700 60 0001 L CNN
|
||||
F 3 "https://www.infineon.com/dgdl/irlml6402pbf.pdf?fileId=5546d462533600a401535668d5c2263c" H 6200 2800 60 0001 L CNN
|
||||
F 4 "IRLML6402PBFCT-ND" H 6200 2900 60 0001 L CNN "Digi-Key_PN"
|
||||
F 5 "IRLML6402TRPBF" H 6200 3000 60 0001 L CNN "MPN"
|
||||
F 6 "Discrete Semiconductor Products" H 6200 3100 60 0001 L CNN "Category"
|
||||
F 7 "Transistors - FETs, MOSFETs - Single" H 6200 3200 60 0001 L CNN "Family"
|
||||
F 8 "https://www.infineon.com/dgdl/irlml6402pbf.pdf?fileId=5546d462533600a401535668d5c2263c" H 6200 3300 60 0001 L CNN "DK_Datasheet_Link"
|
||||
F 9 "/product-detail/en/infineon-technologies/IRLML6402TRPBF/IRLML6402PBFCT-ND/812500" H 6200 3400 60 0001 L CNN "DK_Detail_Page"
|
||||
F 10 "MOSFET P-CH 20V 3.7A SOT-23" H 6200 3500 60 0001 L CNN "Description"
|
||||
F 11 "Infineon Technologies" H 6200 3600 60 0001 L CNN "Manufacturer"
|
||||
F 12 "Active" H 6200 3700 60 0001 L CNN "Status"
|
||||
1 6000 2500
|
||||
0 -1 -1 0
|
||||
$EndComp
|
||||
Wire Wire Line
|
||||
4600 2800 5350 2800
|
||||
Wire Wire Line
|
||||
4600 2100 6100 2100
|
||||
Wire Wire Line
|
||||
4600 2100 4350 2100
|
||||
Wire Wire Line
|
||||
4350 2100 4350 2500
|
||||
Connection ~ 4600 2100
|
||||
Connection ~ 4350 2500
|
||||
Wire Wire Line
|
||||
4350 2500 3950 2500
|
||||
Wire Wire Line
|
||||
5350 1800 5350 2800
|
||||
Connection ~ 5350 1800
|
||||
Wire Wire Line
|
||||
5350 1800 5800 1800
|
||||
Connection ~ 5350 2800
|
||||
Wire Wire Line
|
||||
5350 2800 6100 2800
|
||||
Wire Wire Line
|
||||
5350 2800 5350 2900
|
||||
$Comp
|
||||
L Device:R_Small R6
|
||||
U 1 1 5E9E8F6F
|
||||
P 5350 3000
|
||||
F 0 "R6" H 5409 3046 50 0000 L CNN
|
||||
F 1 "R_Small" H 5409 2955 50 0000 L CNN
|
||||
F 2 "" H 5350 3000 50 0001 C CNN
|
||||
F 3 "~" H 5350 3000 50 0001 C CNN
|
||||
1 5350 3000
|
||||
1 0 0 -1
|
||||
$EndComp
|
||||
Wire Wire Line
|
||||
5350 3100 5350 3150
|
||||
$Comp
|
||||
L power:GND #PWR0117
|
||||
U 1 1 5E9EA130
|
||||
P 5350 3150
|
||||
F 0 "#PWR0117" H 5350 2900 50 0001 C CNN
|
||||
F 1 "GND" H 5355 2977 50 0000 C CNN
|
||||
F 2 "" H 5350 3150 50 0001 C CNN
|
||||
F 3 "" H 5350 3150 50 0001 C CNN
|
||||
1 5350 3150
|
||||
1 0 0 -1
|
||||
$EndComp
|
||||
Wire Wire Line
|
||||
6200 1800 6550 1800
|
||||
Wire Wire Line
|
||||
6550 2500 6200 2500
|
||||
Wire Wire Line
|
||||
6550 1800 6550 2100
|
||||
Connection ~ 6550 2100
|
||||
Wire Wire Line
|
||||
6550 2100 6550 2500
|
||||
$Comp
|
||||
L Device:C_Small C10
|
||||
U 1 1 5E9F5727
|
||||
P 7050 2200
|
||||
F 0 "C10" H 7250 2250 50 0000 R CNN
|
||||
F 1 "100nF" H 7350 2150 50 0000 R CNN
|
||||
F 2 "" H 7050 2200 50 0001 C CNN
|
||||
F 3 "~" H 7050 2200 50 0001 C CNN
|
||||
1 7050 2200
|
||||
-1 0 0 -1
|
||||
$EndComp
|
||||
Wire Wire Line
|
||||
6550 2100 7050 2100
|
||||
Wire Wire Line
|
||||
7050 2100 7200 2100
|
||||
Connection ~ 7050 2100
|
||||
$Comp
|
||||
L Device:C_Small C11
|
||||
U 1 1 5E9F9ED9
|
||||
P 7200 2200
|
||||
F 0 "C11" H 7292 2246 50 0000 L CNN
|
||||
F 1 "1uF" H 7292 2155 50 0000 L CNN
|
||||
F 2 "" H 7200 2200 50 0001 C CNN
|
||||
F 3 "~" H 7200 2200 50 0001 C CNN
|
||||
1 7200 2200
|
||||
1 0 0 -1
|
||||
$EndComp
|
||||
Connection ~ 7200 2100
|
||||
Wire Wire Line
|
||||
7200 2100 7700 2100
|
||||
Wire Wire Line
|
||||
7700 2200 7700 2300
|
||||
Wire Wire Line
|
||||
7700 2300 7700 2400
|
||||
Connection ~ 7700 2300
|
||||
$Comp
|
||||
L power:GND #PWR0118
|
||||
U 1 1 5EA05C9E
|
||||
P 7700 2400
|
||||
F 0 "#PWR0118" H 7700 2150 50 0001 C CNN
|
||||
F 1 "GND" H 7705 2227 50 0000 C CNN
|
||||
F 2 "" H 7700 2400 50 0001 C CNN
|
||||
F 3 "" H 7700 2400 50 0001 C CNN
|
||||
1 7700 2400
|
||||
1 0 0 -1
|
||||
$EndComp
|
||||
NoConn ~ 8500 2100
|
||||
Wire Wire Line
|
||||
8500 2200 8500 2300
|
||||
Wire Wire Line
|
||||
8500 2200 8650 2200
|
||||
Connection ~ 8500 2200
|
||||
Wire Wire Line
|
||||
7050 2300 7200 2300
|
||||
Wire Wire Line
|
||||
7200 2300 7700 2300
|
||||
Connection ~ 7200 2300
|
||||
$EndSCHEMATC
|
||||
|
@ -1,401 +1,401 @@
|
||||
EESchema Schematic File Version 4
|
||||
EELAYER 30 0
|
||||
EELAYER END
|
||||
$Descr A4 11693 8268
|
||||
encoding utf-8
|
||||
Sheet 2 5
|
||||
Title ""
|
||||
Date ""
|
||||
Rev ""
|
||||
Comp ""
|
||||
Comment1 ""
|
||||
Comment2 ""
|
||||
Comment3 ""
|
||||
Comment4 ""
|
||||
$EndDescr
|
||||
Wire Wire Line
|
||||
5950 4350 5950 4450
|
||||
Connection ~ 5950 4450
|
||||
Wire Wire Line
|
||||
5950 4450 5950 4550
|
||||
Connection ~ 5950 4550
|
||||
Wire Wire Line
|
||||
5950 4550 5950 4650
|
||||
Connection ~ 5950 4650
|
||||
Wire Wire Line
|
||||
5950 4650 5950 4750
|
||||
Connection ~ 5950 4750
|
||||
Wire Wire Line
|
||||
5950 4750 5950 4850
|
||||
Connection ~ 5950 4850
|
||||
Wire Wire Line
|
||||
5950 4850 5950 4950
|
||||
Connection ~ 5950 4950
|
||||
Wire Wire Line
|
||||
5950 4950 5950 5050
|
||||
Connection ~ 5950 5050
|
||||
Wire Wire Line
|
||||
5950 5050 5950 5150
|
||||
Connection ~ 5950 5150
|
||||
Wire Wire Line
|
||||
5950 5150 5950 5250
|
||||
Wire Wire Line
|
||||
5950 5500 5950 5600
|
||||
Text HLabel 950 900 0 50 Input ~ 0
|
||||
USB_3v3
|
||||
Text HLabel 950 1050 0 50 Input ~ 0
|
||||
USB_5v
|
||||
Text GLabel 950 600 0 50 Input ~ 0
|
||||
g_3v3
|
||||
Text GLabel 950 750 0 50 Input ~ 0
|
||||
g_5v
|
||||
Wire Wire Line
|
||||
950 900 1350 900
|
||||
Text Label 1350 900 0 50 ~ 0
|
||||
USB_3v3
|
||||
Wire Wire Line
|
||||
950 1050 1350 1050
|
||||
Text Label 1350 1050 0 50 ~ 0
|
||||
USB_5v
|
||||
Wire Wire Line
|
||||
950 600 1350 600
|
||||
Wire Wire Line
|
||||
950 750 1350 750
|
||||
Text Label 1350 600 0 50 ~ 0
|
||||
3v3Out
|
||||
Text Label 1350 750 0 50 ~ 0
|
||||
5vOut
|
||||
Wire Wire Line
|
||||
3950 5300 3950 5400
|
||||
Connection ~ 3950 5400
|
||||
Wire Wire Line
|
||||
3950 5400 3950 5500
|
||||
Connection ~ 3950 5500
|
||||
Wire Wire Line
|
||||
3950 5500 3950 5600
|
||||
Connection ~ 3950 5600
|
||||
Wire Wire Line
|
||||
3950 5600 3950 5700
|
||||
Connection ~ 3950 5700
|
||||
Wire Wire Line
|
||||
3950 5700 3950 5800
|
||||
Connection ~ 3950 5800
|
||||
Wire Wire Line
|
||||
3950 5800 3950 5900
|
||||
Connection ~ 3950 5900
|
||||
Wire Wire Line
|
||||
3950 5900 3950 6000
|
||||
$Comp
|
||||
L Connector:Barrel_Jack_Switch J4
|
||||
U 1 1 5E88DD8C
|
||||
P 950 1500
|
||||
F 0 "J4" H 1007 1817 50 0000 C CNN
|
||||
F 1 "Barrel_Jack_Switch" H 1007 1726 50 0000 C CNN
|
||||
F 2 "digikey-footprints:Barrel_Jack_5.5mmODx2.1mmID_PJ-102A" H 1000 1460 50 0001 C CNN
|
||||
F 3 "~" H 1000 1460 50 0001 C CNN
|
||||
1 950 1500
|
||||
1 0 0 -1
|
||||
$EndComp
|
||||
Wire Wire Line
|
||||
1250 1400 1350 1400
|
||||
Text Label 1350 1400 0 50 ~ 0
|
||||
Wall_5V
|
||||
NoConn ~ 1250 1500
|
||||
Wire Wire Line
|
||||
1250 1600 1350 1600
|
||||
$Comp
|
||||
L power:GND #PWR0113
|
||||
U 1 1 5E8980B4
|
||||
P 1350 1600
|
||||
F 0 "#PWR0113" H 1350 1350 50 0001 C CNN
|
||||
F 1 "GND" H 1355 1427 50 0000 C CNN
|
||||
F 2 "" H 1350 1600 50 0001 C CNN
|
||||
F 3 "" H 1350 1600 50 0001 C CNN
|
||||
1 1350 1600
|
||||
1 0 0 -1
|
||||
$EndComp
|
||||
$Comp
|
||||
L p_ATSAME54P20A-AU:p_ATSAME54P20A-AU U1
|
||||
U 5 1 5E84F3B3
|
||||
P 4950 5000
|
||||
F 0 "U1" H 4950 5915 50 0000 C CNN
|
||||
F 1 "p_ATSAME54P20A-AU" H 4950 5824 50 0000 C CNN
|
||||
F 2 "penguin:QFP40P1600X1600X120-128N_ATSAME54P20A" H 3750 6250 50 0001 C CNN
|
||||
F 3 "" H 3750 6250 50 0001 C CNN
|
||||
5 4950 5000
|
||||
1 0 0 -1
|
||||
$EndComp
|
||||
Text Notes 3300 2350 0 50 ~ 0
|
||||
These are dummy loads!!!
|
||||
Wire Wire Line
|
||||
4500 1800 3950 1800
|
||||
$Comp
|
||||
L Device:R_Small R2
|
||||
U 1 1 5E8D1249
|
||||
P 3950 1900
|
||||
F 0 "R2" H 4009 1946 50 0000 L CNN
|
||||
F 1 "100k" H 4009 1855 50 0000 L CNN
|
||||
F 2 "" H 3950 1900 50 0001 C CNN
|
||||
F 3 "~" H 3950 1900 50 0001 C CNN
|
||||
1 3950 1900
|
||||
1 0 0 -1
|
||||
$EndComp
|
||||
$Comp
|
||||
L Device:R_Small R3
|
||||
U 1 1 5E8D1C92
|
||||
P 3950 2600
|
||||
F 0 "R3" H 4009 2646 50 0000 L CNN
|
||||
F 1 "100k" H 4009 2555 50 0000 L CNN
|
||||
F 2 "" H 3950 2600 50 0001 C CNN
|
||||
F 3 "~" H 3950 2600 50 0001 C CNN
|
||||
1 3950 2600
|
||||
1 0 0 -1
|
||||
$EndComp
|
||||
Wire Wire Line
|
||||
3950 2000 3950 2050
|
||||
$Comp
|
||||
L power:GND #PWR0114
|
||||
U 1 1 5E8D3DAD
|
||||
P 3950 2050
|
||||
F 0 "#PWR0114" H 3950 1800 50 0001 C CNN
|
||||
F 1 "GND" H 3955 1877 50 0000 C CNN
|
||||
F 2 "" H 3950 2050 50 0001 C CNN
|
||||
F 3 "" H 3950 2050 50 0001 C CNN
|
||||
1 3950 2050
|
||||
1 0 0 -1
|
||||
$EndComp
|
||||
Wire Wire Line
|
||||
3950 2700 3950 2750
|
||||
$Comp
|
||||
L power:GND #PWR0115
|
||||
U 1 1 5E8D4B47
|
||||
P 3950 2750
|
||||
F 0 "#PWR0115" H 3950 2500 50 0001 C CNN
|
||||
F 1 "GND" H 3955 2577 50 0000 C CNN
|
||||
F 2 "" H 3950 2750 50 0001 C CNN
|
||||
F 3 "" H 3950 2750 50 0001 C CNN
|
||||
1 3950 2750
|
||||
1 0 0 -1
|
||||
$EndComp
|
||||
Wire Wire Line
|
||||
3950 1800 3550 1800
|
||||
Connection ~ 3950 1800
|
||||
Text Label 3550 1800 2 50 ~ 0
|
||||
USB_5v
|
||||
Wire Wire Line
|
||||
3950 2500 3550 2500
|
||||
Connection ~ 3950 2500
|
||||
Text Label 3550 2500 2 50 ~ 0
|
||||
USB_3v3
|
||||
Wire Wire Line
|
||||
4900 2500 5800 2500
|
||||
Wire Wire Line
|
||||
4500 2500 4350 2500
|
||||
Wire Wire Line
|
||||
4900 1800 5350 1800
|
||||
$Comp
|
||||
L same54_dev_board-rescue:NCP349MNAETBG-NCP349MNAETBG U4
|
||||
U 1 1 5E7F2428
|
||||
P 8100 2250
|
||||
AR Path="/5E7F2428" Ref="U4" Part="1"
|
||||
AR Path="/5E7872D3/5E7F2428" Ref="U4" Part="1"
|
||||
F 0 "U4" H 8100 2665 50 0000 C CNN
|
||||
F 1 "NCP349MNAETBG" H 8100 2574 50 0000 C CNN
|
||||
F 2 "Package_DFN_QFN:DFN-6-1EP_2x2mm_P0.65mm_EP1x1.6mm" H 8100 2250 50 0001 C CNN
|
||||
F 3 "" H 8100 2250 50 0001 C CNN
|
||||
1 8100 2250
|
||||
1 0 0 -1
|
||||
$EndComp
|
||||
$Comp
|
||||
L dk_Transistors-FETs-MOSFETs-Single:IRLML6402TRPBF Q1
|
||||
U 1 1 5E9B8E9E
|
||||
P 4700 1800
|
||||
F 0 "Q1" V 4950 1800 60 0000 C CNN
|
||||
F 1 "Default PFET_A" V 4850 1800 60 0000 C CNN
|
||||
F 2 "digikey-footprints:SOT-23-3" H 4900 2000 60 0001 L CNN
|
||||
F 3 "https://www.infineon.com/dgdl/irlml6402pbf.pdf?fileId=5546d462533600a401535668d5c2263c" H 4900 2100 60 0001 L CNN
|
||||
F 4 "IRLML6402PBFCT-ND" H 4900 2200 60 0001 L CNN "Digi-Key_PN"
|
||||
F 5 "IRLML6402TRPBF" H 4900 2300 60 0001 L CNN "MPN"
|
||||
F 6 "Discrete Semiconductor Products" H 4900 2400 60 0001 L CNN "Category"
|
||||
F 7 "Transistors - FETs, MOSFETs - Single" H 4900 2500 60 0001 L CNN "Family"
|
||||
F 8 "https://www.infineon.com/dgdl/irlml6402pbf.pdf?fileId=5546d462533600a401535668d5c2263c" H 4900 2600 60 0001 L CNN "DK_Datasheet_Link"
|
||||
F 9 "/product-detail/en/infineon-technologies/IRLML6402TRPBF/IRLML6402PBFCT-ND/812500" H 4900 2700 60 0001 L CNN "DK_Detail_Page"
|
||||
F 10 "MOSFET P-CH 20V 3.7A SOT-23" H 4900 2800 60 0001 L CNN "Description"
|
||||
F 11 "Infineon Technologies" H 4900 2900 60 0001 L CNN "Manufacturer"
|
||||
F 12 "Active" H 4900 3000 60 0001 L CNN "Status"
|
||||
1 4700 1800
|
||||
0 1 -1 0
|
||||
$EndComp
|
||||
$Comp
|
||||
L dk_Transistors-FETs-MOSFETs-Single:IRLML6402TRPBF Q3
|
||||
U 1 1 5E9CBFD6
|
||||
P 6000 1800
|
||||
F 0 "Q3" V 6250 1800 60 0000 C CNN
|
||||
F 1 "Default PFET_B" V 6150 1800 60 0000 C CNN
|
||||
F 2 "digikey-footprints:SOT-23-3" H 6200 2000 60 0001 L CNN
|
||||
F 3 "https://www.infineon.com/dgdl/irlml6402pbf.pdf?fileId=5546d462533600a401535668d5c2263c" H 6200 2100 60 0001 L CNN
|
||||
F 4 "IRLML6402PBFCT-ND" H 6200 2200 60 0001 L CNN "Digi-Key_PN"
|
||||
F 5 "IRLML6402TRPBF" H 6200 2300 60 0001 L CNN "MPN"
|
||||
F 6 "Discrete Semiconductor Products" H 6200 2400 60 0001 L CNN "Category"
|
||||
F 7 "Transistors - FETs, MOSFETs - Single" H 6200 2500 60 0001 L CNN "Family"
|
||||
F 8 "https://www.infineon.com/dgdl/irlml6402pbf.pdf?fileId=5546d462533600a401535668d5c2263c" H 6200 2600 60 0001 L CNN "DK_Datasheet_Link"
|
||||
F 9 "/product-detail/en/infineon-technologies/IRLML6402TRPBF/IRLML6402PBFCT-ND/812500" H 6200 2700 60 0001 L CNN "DK_Detail_Page"
|
||||
F 10 "MOSFET P-CH 20V 3.7A SOT-23" H 6200 2800 60 0001 L CNN "Description"
|
||||
F 11 "Infineon Technologies" H 6200 2900 60 0001 L CNN "Manufacturer"
|
||||
F 12 "Active" H 6200 3000 60 0001 L CNN "Status"
|
||||
1 6000 1800
|
||||
0 -1 -1 0
|
||||
$EndComp
|
||||
$Comp
|
||||
L dk_Transistors-FETs-MOSFETs-Single:IRLML6402TRPBF Q2
|
||||
U 1 1 5E9D56A5
|
||||
P 4700 2500
|
||||
F 0 "Q2" V 4950 2500 60 0000 C CNN
|
||||
F 1 "Alt PFET_A" V 4850 2500 60 0000 C CNN
|
||||
F 2 "digikey-footprints:SOT-23-3" H 4900 2700 60 0001 L CNN
|
||||
F 3 "https://www.infineon.com/dgdl/irlml6402pbf.pdf?fileId=5546d462533600a401535668d5c2263c" H 4900 2800 60 0001 L CNN
|
||||
F 4 "IRLML6402PBFCT-ND" H 4900 2900 60 0001 L CNN "Digi-Key_PN"
|
||||
F 5 "IRLML6402TRPBF" H 4900 3000 60 0001 L CNN "MPN"
|
||||
F 6 "Discrete Semiconductor Products" H 4900 3100 60 0001 L CNN "Category"
|
||||
F 7 "Transistors - FETs, MOSFETs - Single" H 4900 3200 60 0001 L CNN "Family"
|
||||
F 8 "https://www.infineon.com/dgdl/irlml6402pbf.pdf?fileId=5546d462533600a401535668d5c2263c" H 4900 3300 60 0001 L CNN "DK_Datasheet_Link"
|
||||
F 9 "/product-detail/en/infineon-technologies/IRLML6402TRPBF/IRLML6402PBFCT-ND/812500" H 4900 3400 60 0001 L CNN "DK_Detail_Page"
|
||||
F 10 "MOSFET P-CH 20V 3.7A SOT-23" H 4900 3500 60 0001 L CNN "Description"
|
||||
F 11 "Infineon Technologies" H 4900 3600 60 0001 L CNN "Manufacturer"
|
||||
F 12 "Active" H 4900 3700 60 0001 L CNN "Status"
|
||||
1 4700 2500
|
||||
0 1 -1 0
|
||||
$EndComp
|
||||
$Comp
|
||||
L dk_Transistors-FETs-MOSFETs-Single:IRLML6402TRPBF Q4
|
||||
U 1 1 5E9DB598
|
||||
P 6000 2500
|
||||
F 0 "Q4" V 6250 2500 60 0000 C CNN
|
||||
F 1 "Alt PFET_B" V 6150 2500 60 0000 C CNN
|
||||
F 2 "digikey-footprints:SOT-23-3" H 6200 2700 60 0001 L CNN
|
||||
F 3 "https://www.infineon.com/dgdl/irlml6402pbf.pdf?fileId=5546d462533600a401535668d5c2263c" H 6200 2800 60 0001 L CNN
|
||||
F 4 "IRLML6402PBFCT-ND" H 6200 2900 60 0001 L CNN "Digi-Key_PN"
|
||||
F 5 "IRLML6402TRPBF" H 6200 3000 60 0001 L CNN "MPN"
|
||||
F 6 "Discrete Semiconductor Products" H 6200 3100 60 0001 L CNN "Category"
|
||||
F 7 "Transistors - FETs, MOSFETs - Single" H 6200 3200 60 0001 L CNN "Family"
|
||||
F 8 "https://www.infineon.com/dgdl/irlml6402pbf.pdf?fileId=5546d462533600a401535668d5c2263c" H 6200 3300 60 0001 L CNN "DK_Datasheet_Link"
|
||||
F 9 "/product-detail/en/infineon-technologies/IRLML6402TRPBF/IRLML6402PBFCT-ND/812500" H 6200 3400 60 0001 L CNN "DK_Detail_Page"
|
||||
F 10 "MOSFET P-CH 20V 3.7A SOT-23" H 6200 3500 60 0001 L CNN "Description"
|
||||
F 11 "Infineon Technologies" H 6200 3600 60 0001 L CNN "Manufacturer"
|
||||
F 12 "Active" H 6200 3700 60 0001 L CNN "Status"
|
||||
1 6000 2500
|
||||
0 -1 -1 0
|
||||
$EndComp
|
||||
Wire Wire Line
|
||||
4600 2800 5350 2800
|
||||
Wire Wire Line
|
||||
4600 2100 6100 2100
|
||||
Wire Wire Line
|
||||
4600 2100 4350 2100
|
||||
Wire Wire Line
|
||||
4350 2100 4350 2500
|
||||
Connection ~ 4600 2100
|
||||
Connection ~ 4350 2500
|
||||
Wire Wire Line
|
||||
4350 2500 3950 2500
|
||||
Wire Wire Line
|
||||
5350 1800 5350 2800
|
||||
Connection ~ 5350 1800
|
||||
Wire Wire Line
|
||||
5350 1800 5800 1800
|
||||
Connection ~ 5350 2800
|
||||
Wire Wire Line
|
||||
5350 2800 6100 2800
|
||||
Wire Wire Line
|
||||
5350 2800 5350 2900
|
||||
$Comp
|
||||
L Device:R_Small R6
|
||||
U 1 1 5E9E8F6F
|
||||
P 5350 3000
|
||||
F 0 "R6" H 5409 3046 50 0000 L CNN
|
||||
F 1 "R_Small" H 5409 2955 50 0000 L CNN
|
||||
F 2 "" H 5350 3000 50 0001 C CNN
|
||||
F 3 "~" H 5350 3000 50 0001 C CNN
|
||||
1 5350 3000
|
||||
1 0 0 -1
|
||||
$EndComp
|
||||
Wire Wire Line
|
||||
5350 3100 5350 3150
|
||||
$Comp
|
||||
L power:GND #PWR0117
|
||||
U 1 1 5E9EA130
|
||||
P 5350 3150
|
||||
F 0 "#PWR0117" H 5350 2900 50 0001 C CNN
|
||||
F 1 "GND" H 5355 2977 50 0000 C CNN
|
||||
F 2 "" H 5350 3150 50 0001 C CNN
|
||||
F 3 "" H 5350 3150 50 0001 C CNN
|
||||
1 5350 3150
|
||||
1 0 0 -1
|
||||
$EndComp
|
||||
Wire Wire Line
|
||||
6200 1800 6550 1800
|
||||
Wire Wire Line
|
||||
6550 2500 6200 2500
|
||||
Wire Wire Line
|
||||
6550 1800 6550 2100
|
||||
Connection ~ 6550 2100
|
||||
Wire Wire Line
|
||||
6550 2100 6550 2500
|
||||
$Comp
|
||||
L Device:C_Small C10
|
||||
U 1 1 5E9F5727
|
||||
P 7050 2200
|
||||
F 0 "C10" H 7250 2250 50 0000 R CNN
|
||||
F 1 "100nF" H 7350 2150 50 0000 R CNN
|
||||
F 2 "" H 7050 2200 50 0001 C CNN
|
||||
F 3 "~" H 7050 2200 50 0001 C CNN
|
||||
1 7050 2200
|
||||
-1 0 0 -1
|
||||
$EndComp
|
||||
Wire Wire Line
|
||||
6550 2100 7050 2100
|
||||
Wire Wire Line
|
||||
7050 2100 7200 2100
|
||||
Connection ~ 7050 2100
|
||||
$Comp
|
||||
L Device:C_Small C11
|
||||
U 1 1 5E9F9ED9
|
||||
P 7200 2200
|
||||
F 0 "C11" H 7292 2246 50 0000 L CNN
|
||||
F 1 "1uF" H 7292 2155 50 0000 L CNN
|
||||
F 2 "" H 7200 2200 50 0001 C CNN
|
||||
F 3 "~" H 7200 2200 50 0001 C CNN
|
||||
1 7200 2200
|
||||
1 0 0 -1
|
||||
$EndComp
|
||||
Connection ~ 7200 2100
|
||||
Wire Wire Line
|
||||
7200 2100 7700 2100
|
||||
Wire Wire Line
|
||||
7700 2200 7700 2300
|
||||
Wire Wire Line
|
||||
7700 2300 7700 2400
|
||||
Connection ~ 7700 2300
|
||||
$Comp
|
||||
L power:GND #PWR0118
|
||||
U 1 1 5EA05C9E
|
||||
P 7700 2400
|
||||
F 0 "#PWR0118" H 7700 2150 50 0001 C CNN
|
||||
F 1 "GND" H 7705 2227 50 0000 C CNN
|
||||
F 2 "" H 7700 2400 50 0001 C CNN
|
||||
F 3 "" H 7700 2400 50 0001 C CNN
|
||||
1 7700 2400
|
||||
1 0 0 -1
|
||||
$EndComp
|
||||
NoConn ~ 8500 2100
|
||||
Wire Wire Line
|
||||
8500 2200 8500 2300
|
||||
Wire Wire Line
|
||||
8500 2200 8650 2200
|
||||
Connection ~ 8500 2200
|
||||
Wire Wire Line
|
||||
7050 2300 7200 2300
|
||||
Wire Wire Line
|
||||
7200 2300 7700 2300
|
||||
Connection ~ 7200 2300
|
||||
$EndSCHEMATC
|
||||
EESchema Schematic File Version 4
|
||||
EELAYER 30 0
|
||||
EELAYER END
|
||||
$Descr A4 11693 8268
|
||||
encoding utf-8
|
||||
Sheet 2 5
|
||||
Title ""
|
||||
Date ""
|
||||
Rev ""
|
||||
Comp ""
|
||||
Comment1 ""
|
||||
Comment2 ""
|
||||
Comment3 ""
|
||||
Comment4 ""
|
||||
$EndDescr
|
||||
Wire Wire Line
|
||||
5950 4350 5950 4450
|
||||
Connection ~ 5950 4450
|
||||
Wire Wire Line
|
||||
5950 4450 5950 4550
|
||||
Connection ~ 5950 4550
|
||||
Wire Wire Line
|
||||
5950 4550 5950 4650
|
||||
Connection ~ 5950 4650
|
||||
Wire Wire Line
|
||||
5950 4650 5950 4750
|
||||
Connection ~ 5950 4750
|
||||
Wire Wire Line
|
||||
5950 4750 5950 4850
|
||||
Connection ~ 5950 4850
|
||||
Wire Wire Line
|
||||
5950 4850 5950 4950
|
||||
Connection ~ 5950 4950
|
||||
Wire Wire Line
|
||||
5950 4950 5950 5050
|
||||
Connection ~ 5950 5050
|
||||
Wire Wire Line
|
||||
5950 5050 5950 5150
|
||||
Connection ~ 5950 5150
|
||||
Wire Wire Line
|
||||
5950 5150 5950 5250
|
||||
Wire Wire Line
|
||||
5950 5500 5950 5600
|
||||
Text HLabel 950 900 0 50 Input ~ 0
|
||||
USB_3v3
|
||||
Text HLabel 950 1050 0 50 Input ~ 0
|
||||
USB_5v
|
||||
Text GLabel 950 600 0 50 Input ~ 0
|
||||
g_3v3
|
||||
Text GLabel 950 750 0 50 Input ~ 0
|
||||
g_5v
|
||||
Wire Wire Line
|
||||
950 900 1350 900
|
||||
Text Label 1350 900 0 50 ~ 0
|
||||
USB_3v3
|
||||
Wire Wire Line
|
||||
950 1050 1350 1050
|
||||
Text Label 1350 1050 0 50 ~ 0
|
||||
USB_5v
|
||||
Wire Wire Line
|
||||
950 600 1350 600
|
||||
Wire Wire Line
|
||||
950 750 1350 750
|
||||
Text Label 1350 600 0 50 ~ 0
|
||||
3v3Out
|
||||
Text Label 1350 750 0 50 ~ 0
|
||||
5vOut
|
||||
Wire Wire Line
|
||||
3950 5300 3950 5400
|
||||
Connection ~ 3950 5400
|
||||
Wire Wire Line
|
||||
3950 5400 3950 5500
|
||||
Connection ~ 3950 5500
|
||||
Wire Wire Line
|
||||
3950 5500 3950 5600
|
||||
Connection ~ 3950 5600
|
||||
Wire Wire Line
|
||||
3950 5600 3950 5700
|
||||
Connection ~ 3950 5700
|
||||
Wire Wire Line
|
||||
3950 5700 3950 5800
|
||||
Connection ~ 3950 5800
|
||||
Wire Wire Line
|
||||
3950 5800 3950 5900
|
||||
Connection ~ 3950 5900
|
||||
Wire Wire Line
|
||||
3950 5900 3950 6000
|
||||
$Comp
|
||||
L Connector:Barrel_Jack_Switch J4
|
||||
U 1 1 5E88DD8C
|
||||
P 950 1500
|
||||
F 0 "J4" H 1007 1817 50 0000 C CNN
|
||||
F 1 "Barrel_Jack_Switch" H 1007 1726 50 0000 C CNN
|
||||
F 2 "digikey-footprints:Barrel_Jack_5.5mmODx2.1mmID_PJ-102A" H 1000 1460 50 0001 C CNN
|
||||
F 3 "~" H 1000 1460 50 0001 C CNN
|
||||
1 950 1500
|
||||
1 0 0 -1
|
||||
$EndComp
|
||||
Wire Wire Line
|
||||
1250 1400 1350 1400
|
||||
Text Label 1350 1400 0 50 ~ 0
|
||||
Wall_5V
|
||||
NoConn ~ 1250 1500
|
||||
Wire Wire Line
|
||||
1250 1600 1350 1600
|
||||
$Comp
|
||||
L power:GND #PWR0113
|
||||
U 1 1 5E8980B4
|
||||
P 1350 1600
|
||||
F 0 "#PWR0113" H 1350 1350 50 0001 C CNN
|
||||
F 1 "GND" H 1355 1427 50 0000 C CNN
|
||||
F 2 "" H 1350 1600 50 0001 C CNN
|
||||
F 3 "" H 1350 1600 50 0001 C CNN
|
||||
1 1350 1600
|
||||
1 0 0 -1
|
||||
$EndComp
|
||||
$Comp
|
||||
L p_ATSAME54P20A-AU:p_ATSAME54P20A-AU U1
|
||||
U 5 1 5E84F3B3
|
||||
P 4950 5000
|
||||
F 0 "U1" H 4950 5915 50 0000 C CNN
|
||||
F 1 "p_ATSAME54P20A-AU" H 4950 5824 50 0000 C CNN
|
||||
F 2 "penguin:QFP40P1600X1600X120-128N_ATSAME54P20A" H 3750 6250 50 0001 C CNN
|
||||
F 3 "" H 3750 6250 50 0001 C CNN
|
||||
5 4950 5000
|
||||
1 0 0 -1
|
||||
$EndComp
|
||||
Text Notes 3300 2350 0 50 ~ 0
|
||||
These are dummy loads!!!
|
||||
Wire Wire Line
|
||||
4500 1800 3950 1800
|
||||
$Comp
|
||||
L Device:R_Small R2
|
||||
U 1 1 5E8D1249
|
||||
P 3950 1900
|
||||
F 0 "R2" H 4009 1946 50 0000 L CNN
|
||||
F 1 "100k" H 4009 1855 50 0000 L CNN
|
||||
F 2 "" H 3950 1900 50 0001 C CNN
|
||||
F 3 "~" H 3950 1900 50 0001 C CNN
|
||||
1 3950 1900
|
||||
1 0 0 -1
|
||||
$EndComp
|
||||
$Comp
|
||||
L Device:R_Small R3
|
||||
U 1 1 5E8D1C92
|
||||
P 3950 2600
|
||||
F 0 "R3" H 4009 2646 50 0000 L CNN
|
||||
F 1 "100k" H 4009 2555 50 0000 L CNN
|
||||
F 2 "" H 3950 2600 50 0001 C CNN
|
||||
F 3 "~" H 3950 2600 50 0001 C CNN
|
||||
1 3950 2600
|
||||
1 0 0 -1
|
||||
$EndComp
|
||||
Wire Wire Line
|
||||
3950 2000 3950 2050
|
||||
$Comp
|
||||
L power:GND #PWR0114
|
||||
U 1 1 5E8D3DAD
|
||||
P 3950 2050
|
||||
F 0 "#PWR0114" H 3950 1800 50 0001 C CNN
|
||||
F 1 "GND" H 3955 1877 50 0000 C CNN
|
||||
F 2 "" H 3950 2050 50 0001 C CNN
|
||||
F 3 "" H 3950 2050 50 0001 C CNN
|
||||
1 3950 2050
|
||||
1 0 0 -1
|
||||
$EndComp
|
||||
Wire Wire Line
|
||||
3950 2700 3950 2750
|
||||
$Comp
|
||||
L power:GND #PWR0115
|
||||
U 1 1 5E8D4B47
|
||||
P 3950 2750
|
||||
F 0 "#PWR0115" H 3950 2500 50 0001 C CNN
|
||||
F 1 "GND" H 3955 2577 50 0000 C CNN
|
||||
F 2 "" H 3950 2750 50 0001 C CNN
|
||||
F 3 "" H 3950 2750 50 0001 C CNN
|
||||
1 3950 2750
|
||||
1 0 0 -1
|
||||
$EndComp
|
||||
Wire Wire Line
|
||||
3950 1800 3550 1800
|
||||
Connection ~ 3950 1800
|
||||
Text Label 3550 1800 2 50 ~ 0
|
||||
USB_5v
|
||||
Wire Wire Line
|
||||
3950 2500 3550 2500
|
||||
Connection ~ 3950 2500
|
||||
Text Label 3550 2500 2 50 ~ 0
|
||||
USB_3v3
|
||||
Wire Wire Line
|
||||
4900 2500 5800 2500
|
||||
Wire Wire Line
|
||||
4500 2500 4350 2500
|
||||
Wire Wire Line
|
||||
4900 1800 5350 1800
|
||||
$Comp
|
||||
L same54_dev_board-rescue:NCP349MNAETBG-NCP349MNAETBG U4
|
||||
U 1 1 5E7F2428
|
||||
P 8100 2250
|
||||
AR Path="/5E7F2428" Ref="U4" Part="1"
|
||||
AR Path="/5E7872D3/5E7F2428" Ref="U4" Part="1"
|
||||
F 0 "U4" H 8100 2665 50 0000 C CNN
|
||||
F 1 "NCP349MNAETBG" H 8100 2574 50 0000 C CNN
|
||||
F 2 "Package_DFN_QFN:DFN-6-1EP_2x2mm_P0.65mm_EP1x1.6mm" H 8100 2250 50 0001 C CNN
|
||||
F 3 "" H 8100 2250 50 0001 C CNN
|
||||
1 8100 2250
|
||||
1 0 0 -1
|
||||
$EndComp
|
||||
$Comp
|
||||
L dk_Transistors-FETs-MOSFETs-Single:IRLML6402TRPBF Q1
|
||||
U 1 1 5E9B8E9E
|
||||
P 4700 1800
|
||||
F 0 "Q1" V 4950 1800 60 0000 C CNN
|
||||
F 1 "Default PFET_A" V 4850 1800 60 0000 C CNN
|
||||
F 2 "digikey-footprints:SOT-23-3" H 4900 2000 60 0001 L CNN
|
||||
F 3 "https://www.infineon.com/dgdl/irlml6402pbf.pdf?fileId=5546d462533600a401535668d5c2263c" H 4900 2100 60 0001 L CNN
|
||||
F 4 "IRLML6402PBFCT-ND" H 4900 2200 60 0001 L CNN "Digi-Key_PN"
|
||||
F 5 "IRLML6402TRPBF" H 4900 2300 60 0001 L CNN "MPN"
|
||||
F 6 "Discrete Semiconductor Products" H 4900 2400 60 0001 L CNN "Category"
|
||||
F 7 "Transistors - FETs, MOSFETs - Single" H 4900 2500 60 0001 L CNN "Family"
|
||||
F 8 "https://www.infineon.com/dgdl/irlml6402pbf.pdf?fileId=5546d462533600a401535668d5c2263c" H 4900 2600 60 0001 L CNN "DK_Datasheet_Link"
|
||||
F 9 "/product-detail/en/infineon-technologies/IRLML6402TRPBF/IRLML6402PBFCT-ND/812500" H 4900 2700 60 0001 L CNN "DK_Detail_Page"
|
||||
F 10 "MOSFET P-CH 20V 3.7A SOT-23" H 4900 2800 60 0001 L CNN "Description"
|
||||
F 11 "Infineon Technologies" H 4900 2900 60 0001 L CNN "Manufacturer"
|
||||
F 12 "Active" H 4900 3000 60 0001 L CNN "Status"
|
||||
1 4700 1800
|
||||
0 1 -1 0
|
||||
$EndComp
|
||||
$Comp
|
||||
L dk_Transistors-FETs-MOSFETs-Single:IRLML6402TRPBF Q3
|
||||
U 1 1 5E9CBFD6
|
||||
P 6000 1800
|
||||
F 0 "Q3" V 6250 1800 60 0000 C CNN
|
||||
F 1 "Default PFET_B" V 6150 1800 60 0000 C CNN
|
||||
F 2 "digikey-footprints:SOT-23-3" H 6200 2000 60 0001 L CNN
|
||||
F 3 "https://www.infineon.com/dgdl/irlml6402pbf.pdf?fileId=5546d462533600a401535668d5c2263c" H 6200 2100 60 0001 L CNN
|
||||
F 4 "IRLML6402PBFCT-ND" H 6200 2200 60 0001 L CNN "Digi-Key_PN"
|
||||
F 5 "IRLML6402TRPBF" H 6200 2300 60 0001 L CNN "MPN"
|
||||
F 6 "Discrete Semiconductor Products" H 6200 2400 60 0001 L CNN "Category"
|
||||
F 7 "Transistors - FETs, MOSFETs - Single" H 6200 2500 60 0001 L CNN "Family"
|
||||
F 8 "https://www.infineon.com/dgdl/irlml6402pbf.pdf?fileId=5546d462533600a401535668d5c2263c" H 6200 2600 60 0001 L CNN "DK_Datasheet_Link"
|
||||
F 9 "/product-detail/en/infineon-technologies/IRLML6402TRPBF/IRLML6402PBFCT-ND/812500" H 6200 2700 60 0001 L CNN "DK_Detail_Page"
|
||||
F 10 "MOSFET P-CH 20V 3.7A SOT-23" H 6200 2800 60 0001 L CNN "Description"
|
||||
F 11 "Infineon Technologies" H 6200 2900 60 0001 L CNN "Manufacturer"
|
||||
F 12 "Active" H 6200 3000 60 0001 L CNN "Status"
|
||||
1 6000 1800
|
||||
0 -1 -1 0
|
||||
$EndComp
|
||||
$Comp
|
||||
L dk_Transistors-FETs-MOSFETs-Single:IRLML6402TRPBF Q2
|
||||
U 1 1 5E9D56A5
|
||||
P 4700 2500
|
||||
F 0 "Q2" V 4950 2500 60 0000 C CNN
|
||||
F 1 "Alt PFET_A" V 4850 2500 60 0000 C CNN
|
||||
F 2 "digikey-footprints:SOT-23-3" H 4900 2700 60 0001 L CNN
|
||||
F 3 "https://www.infineon.com/dgdl/irlml6402pbf.pdf?fileId=5546d462533600a401535668d5c2263c" H 4900 2800 60 0001 L CNN
|
||||
F 4 "IRLML6402PBFCT-ND" H 4900 2900 60 0001 L CNN "Digi-Key_PN"
|
||||
F 5 "IRLML6402TRPBF" H 4900 3000 60 0001 L CNN "MPN"
|
||||
F 6 "Discrete Semiconductor Products" H 4900 3100 60 0001 L CNN "Category"
|
||||
F 7 "Transistors - FETs, MOSFETs - Single" H 4900 3200 60 0001 L CNN "Family"
|
||||
F 8 "https://www.infineon.com/dgdl/irlml6402pbf.pdf?fileId=5546d462533600a401535668d5c2263c" H 4900 3300 60 0001 L CNN "DK_Datasheet_Link"
|
||||
F 9 "/product-detail/en/infineon-technologies/IRLML6402TRPBF/IRLML6402PBFCT-ND/812500" H 4900 3400 60 0001 L CNN "DK_Detail_Page"
|
||||
F 10 "MOSFET P-CH 20V 3.7A SOT-23" H 4900 3500 60 0001 L CNN "Description"
|
||||
F 11 "Infineon Technologies" H 4900 3600 60 0001 L CNN "Manufacturer"
|
||||
F 12 "Active" H 4900 3700 60 0001 L CNN "Status"
|
||||
1 4700 2500
|
||||
0 1 -1 0
|
||||
$EndComp
|
||||
$Comp
|
||||
L dk_Transistors-FETs-MOSFETs-Single:IRLML6402TRPBF Q4
|
||||
U 1 1 5E9DB598
|
||||
P 6000 2500
|
||||
F 0 "Q4" V 6250 2500 60 0000 C CNN
|
||||
F 1 "Alt PFET_B" V 6150 2500 60 0000 C CNN
|
||||
F 2 "digikey-footprints:SOT-23-3" H 6200 2700 60 0001 L CNN
|
||||
F 3 "https://www.infineon.com/dgdl/irlml6402pbf.pdf?fileId=5546d462533600a401535668d5c2263c" H 6200 2800 60 0001 L CNN
|
||||
F 4 "IRLML6402PBFCT-ND" H 6200 2900 60 0001 L CNN "Digi-Key_PN"
|
||||
F 5 "IRLML6402TRPBF" H 6200 3000 60 0001 L CNN "MPN"
|
||||
F 6 "Discrete Semiconductor Products" H 6200 3100 60 0001 L CNN "Category"
|
||||
F 7 "Transistors - FETs, MOSFETs - Single" H 6200 3200 60 0001 L CNN "Family"
|
||||
F 8 "https://www.infineon.com/dgdl/irlml6402pbf.pdf?fileId=5546d462533600a401535668d5c2263c" H 6200 3300 60 0001 L CNN "DK_Datasheet_Link"
|
||||
F 9 "/product-detail/en/infineon-technologies/IRLML6402TRPBF/IRLML6402PBFCT-ND/812500" H 6200 3400 60 0001 L CNN "DK_Detail_Page"
|
||||
F 10 "MOSFET P-CH 20V 3.7A SOT-23" H 6200 3500 60 0001 L CNN "Description"
|
||||
F 11 "Infineon Technologies" H 6200 3600 60 0001 L CNN "Manufacturer"
|
||||
F 12 "Active" H 6200 3700 60 0001 L CNN "Status"
|
||||
1 6000 2500
|
||||
0 -1 -1 0
|
||||
$EndComp
|
||||
Wire Wire Line
|
||||
4600 2800 5350 2800
|
||||
Wire Wire Line
|
||||
4600 2100 6100 2100
|
||||
Wire Wire Line
|
||||
4600 2100 4350 2100
|
||||
Wire Wire Line
|
||||
4350 2100 4350 2500
|
||||
Connection ~ 4600 2100
|
||||
Connection ~ 4350 2500
|
||||
Wire Wire Line
|
||||
4350 2500 3950 2500
|
||||
Wire Wire Line
|
||||
5350 1800 5350 2800
|
||||
Connection ~ 5350 1800
|
||||
Wire Wire Line
|
||||
5350 1800 5800 1800
|
||||
Connection ~ 5350 2800
|
||||
Wire Wire Line
|
||||
5350 2800 6100 2800
|
||||
Wire Wire Line
|
||||
5350 2800 5350 2900
|
||||
$Comp
|
||||
L Device:R_Small R6
|
||||
U 1 1 5E9E8F6F
|
||||
P 5350 3000
|
||||
F 0 "R6" H 5409 3046 50 0000 L CNN
|
||||
F 1 "R_Small" H 5409 2955 50 0000 L CNN
|
||||
F 2 "" H 5350 3000 50 0001 C CNN
|
||||
F 3 "~" H 5350 3000 50 0001 C CNN
|
||||
1 5350 3000
|
||||
1 0 0 -1
|
||||
$EndComp
|
||||
Wire Wire Line
|
||||
5350 3100 5350 3150
|
||||
$Comp
|
||||
L power:GND #PWR0117
|
||||
U 1 1 5E9EA130
|
||||
P 5350 3150
|
||||
F 0 "#PWR0117" H 5350 2900 50 0001 C CNN
|
||||
F 1 "GND" H 5355 2977 50 0000 C CNN
|
||||
F 2 "" H 5350 3150 50 0001 C CNN
|
||||
F 3 "" H 5350 3150 50 0001 C CNN
|
||||
1 5350 3150
|
||||
1 0 0 -1
|
||||
$EndComp
|
||||
Wire Wire Line
|
||||
6200 1800 6550 1800
|
||||
Wire Wire Line
|
||||
6550 2500 6200 2500
|
||||
Wire Wire Line
|
||||
6550 1800 6550 2100
|
||||
Connection ~ 6550 2100
|
||||
Wire Wire Line
|
||||
6550 2100 6550 2500
|
||||
$Comp
|
||||
L Device:C_Small C10
|
||||
U 1 1 5E9F5727
|
||||
P 7050 2200
|
||||
F 0 "C10" H 7250 2250 50 0000 R CNN
|
||||
F 1 "100nF" H 7350 2150 50 0000 R CNN
|
||||
F 2 "" H 7050 2200 50 0001 C CNN
|
||||
F 3 "~" H 7050 2200 50 0001 C CNN
|
||||
1 7050 2200
|
||||
-1 0 0 -1
|
||||
$EndComp
|
||||
Wire Wire Line
|
||||
6550 2100 7050 2100
|
||||
Wire Wire Line
|
||||
7050 2100 7200 2100
|
||||
Connection ~ 7050 2100
|
||||
$Comp
|
||||
L Device:C_Small C11
|
||||
U 1 1 5E9F9ED9
|
||||
P 7200 2200
|
||||
F 0 "C11" H 7292 2246 50 0000 L CNN
|
||||
F 1 "1uF" H 7292 2155 50 0000 L CNN
|
||||
F 2 "" H 7200 2200 50 0001 C CNN
|
||||
F 3 "~" H 7200 2200 50 0001 C CNN
|
||||
1 7200 2200
|
||||
1 0 0 -1
|
||||
$EndComp
|
||||
Connection ~ 7200 2100
|
||||
Wire Wire Line
|
||||
7200 2100 7700 2100
|
||||
Wire Wire Line
|
||||
7700 2200 7700 2300
|
||||
Wire Wire Line
|
||||
7700 2300 7700 2400
|
||||
Connection ~ 7700 2300
|
||||
$Comp
|
||||
L power:GND #PWR0118
|
||||
U 1 1 5EA05C9E
|
||||
P 7700 2400
|
||||
F 0 "#PWR0118" H 7700 2150 50 0001 C CNN
|
||||
F 1 "GND" H 7705 2227 50 0000 C CNN
|
||||
F 2 "" H 7700 2400 50 0001 C CNN
|
||||
F 3 "" H 7700 2400 50 0001 C CNN
|
||||
1 7700 2400
|
||||
1 0 0 -1
|
||||
$EndComp
|
||||
NoConn ~ 8500 2100
|
||||
Wire Wire Line
|
||||
8500 2200 8500 2300
|
||||
Wire Wire Line
|
||||
8500 2200 8650 2200
|
||||
Connection ~ 8500 2200
|
||||
Wire Wire Line
|
||||
7050 2300 7200 2300
|
||||
Wire Wire Line
|
||||
7200 2300 7700 2300
|
||||
Connection ~ 7200 2300
|
||||
$EndSCHEMATC
|
||||
|
File diff suppressed because it is too large
Load Diff
File diff suppressed because it is too large
Load Diff
@ -1,282 +1,282 @@
|
||||
EESchema Schematic File Version 4
|
||||
EELAYER 30 0
|
||||
EELAYER END
|
||||
$Descr A4 11693 8268
|
||||
encoding utf-8
|
||||
Sheet 4 5
|
||||
Title ""
|
||||
Date ""
|
||||
Rev ""
|
||||
Comp ""
|
||||
Comment1 ""
|
||||
Comment2 ""
|
||||
Comment3 ""
|
||||
Comment4 ""
|
||||
$EndDescr
|
||||
$Comp
|
||||
L Connector:USB_B_Micro J1
|
||||
U 1 1 5E8480AD
|
||||
P 6050 1300
|
||||
F 0 "J1" H 6107 1767 50 0000 C CNN
|
||||
F 1 "USB_B_Micro" H 6107 1676 50 0000 C CNN
|
||||
F 2 "Connector_USB:USB_Micro-B_Wuerth_629105150521" H 6200 1250 50 0001 C CNN
|
||||
F 3 "~" H 6200 1250 50 0001 C CNN
|
||||
1 6050 1300
|
||||
1 0 0 -1
|
||||
$EndComp
|
||||
$Comp
|
||||
L dk_Interface-Controllers:FT232RQ-REEL U2
|
||||
U 1 1 5E84744C
|
||||
P 7700 2500
|
||||
F 0 "U2" H 8000 1100 60 0000 C CNN
|
||||
F 1 "FT232RQ-REEL" H 8300 1200 60 0000 C CNN
|
||||
F 2 "digikey-footprints:QFN-32-1EP_5x5mm" H 7900 2700 60 0001 L CNN
|
||||
F 3 "https://www.ftdichip.com/Support/Documents/DataSheets/ICs/DS_FT232R.pdf" H 7900 2800 60 0001 L CNN
|
||||
F 4 "768-1008-1-ND" H 7900 2900 60 0001 L CNN "Digi-Key_PN"
|
||||
F 5 "FT232RQ-REEL" H 7900 3000 60 0001 L CNN "MPN"
|
||||
F 6 "Integrated Circuits (ICs)" H 7900 3100 60 0001 L CNN "Category"
|
||||
F 7 "Interface - Controllers" H 7900 3200 60 0001 L CNN "Family"
|
||||
F 8 "https://www.ftdichip.com/Support/Documents/DataSheets/ICs/DS_FT232R.pdf" H 7900 3300 60 0001 L CNN "DK_Datasheet_Link"
|
||||
F 9 "/product-detail/en/ftdi-future-technology-devices-international-ltd/FT232RQ-REEL/768-1008-1-ND/1836403" H 7900 3400 60 0001 L CNN "DK_Detail_Page"
|
||||
F 10 "IC USB FS SERIAL UART 32-QFN" H 7900 3500 60 0001 L CNN "Description"
|
||||
F 11 "FTDI, Future Technology Devices International Ltd" H 7900 3600 60 0001 L CNN "Manufacturer"
|
||||
F 12 "Active" H 7900 3700 60 0001 L CNN "Status"
|
||||
1 7700 2500
|
||||
1 0 0 -1
|
||||
$EndComp
|
||||
Text Notes 650 700 0 50 ~ 0
|
||||
Power Interface
|
||||
Wire Wire Line
|
||||
6350 1300 6400 1300
|
||||
Text Label 6400 1300 0 50 ~ 0
|
||||
USB_D+
|
||||
Wire Wire Line
|
||||
6350 1400 6400 1400
|
||||
Text Label 6400 1400 0 50 ~ 0
|
||||
USB_D-
|
||||
Wire Wire Line
|
||||
7000 3400 6900 3400
|
||||
Wire Wire Line
|
||||
7000 3500 6900 3500
|
||||
Text Label 6900 3400 2 50 ~ 0
|
||||
USB_D+
|
||||
Text Label 6900 3500 2 50 ~ 0
|
||||
USB_D-
|
||||
Wire Wire Line
|
||||
8000 3000 8100 3000
|
||||
Text Label 8100 3000 0 50 ~ 0
|
||||
FTDI_TX
|
||||
Wire Wire Line
|
||||
7000 2600 6900 2600
|
||||
Text Label 6900 2600 2 50 ~ 0
|
||||
FTDI_RX
|
||||
Wire Wire Line
|
||||
7400 4200 7500 4200
|
||||
Connection ~ 7500 4200
|
||||
Wire Wire Line
|
||||
7500 4200 7600 4200
|
||||
Wire Wire Line
|
||||
7500 4200 7500 4300
|
||||
$Comp
|
||||
L power:GND #PWR0110
|
||||
U 1 1 5E7B73F2
|
||||
P 7500 4300
|
||||
F 0 "#PWR0110" H 7500 4050 50 0001 C CNN
|
||||
F 1 "GND" H 7505 4127 50 0000 C CNN
|
||||
F 2 "" H 7500 4300 50 0001 C CNN
|
||||
F 3 "" H 7500 4300 50 0001 C CNN
|
||||
1 7500 4300
|
||||
1 0 0 -1
|
||||
$EndComp
|
||||
Wire Wire Line
|
||||
5950 1700 6050 1700
|
||||
Wire Wire Line
|
||||
6050 1700 6050 1800
|
||||
Connection ~ 6050 1700
|
||||
$Comp
|
||||
L power:GND #PWR0111
|
||||
U 1 1 5E7BED3A
|
||||
P 6050 1800
|
||||
F 0 "#PWR0111" H 6050 1550 50 0001 C CNN
|
||||
F 1 "GND" H 6055 1627 50 0000 C CNN
|
||||
F 2 "" H 6050 1800 50 0001 C CNN
|
||||
F 3 "" H 6050 1800 50 0001 C CNN
|
||||
1 6050 1800
|
||||
1 0 0 -1
|
||||
$EndComp
|
||||
NoConn ~ 6350 1500
|
||||
Wire Notes Line
|
||||
600 600 2000 600
|
||||
Text Label 1350 1950 0 50 ~ 0
|
||||
FTDI_TX
|
||||
Wire Wire Line
|
||||
1100 1950 1350 1950
|
||||
Text HLabel 1100 1950 0 50 Input ~ 0
|
||||
DEBUG_RX
|
||||
Text Label 1350 1850 0 50 ~ 0
|
||||
FTDI_RX
|
||||
Wire Wire Line
|
||||
1100 1850 1350 1850
|
||||
Text HLabel 1100 1850 0 50 Input ~ 0
|
||||
DEBUG_TX
|
||||
Text Notes 700 1750 0 50 ~ 0
|
||||
USB Interface
|
||||
Wire Notes Line
|
||||
2000 1650 600 1650
|
||||
Wire Notes Line
|
||||
600 600 600 1650
|
||||
Wire Wire Line
|
||||
7500 2300 7500 2400
|
||||
Wire Wire Line
|
||||
8000 2800 8500 2800
|
||||
$Comp
|
||||
L Device:C_Small C6
|
||||
U 1 1 5E7E8395
|
||||
P 8500 2900
|
||||
F 0 "C6" H 8592 2946 50 0000 L CNN
|
||||
F 1 "100nF" H 8592 2855 50 0000 L CNN
|
||||
F 2 "" H 8500 2900 50 0001 C CNN
|
||||
F 3 "~" H 8500 2900 50 0001 C CNN
|
||||
1 8500 2900
|
||||
1 0 0 -1
|
||||
$EndComp
|
||||
Wire Wire Line
|
||||
8500 3000 8500 3100
|
||||
$Comp
|
||||
L power:GND #PWR0112
|
||||
U 1 1 5E7E91F3
|
||||
P 8500 3100
|
||||
F 0 "#PWR0112" H 8500 2850 50 0001 C CNN
|
||||
F 1 "GND" H 8505 2927 50 0000 C CNN
|
||||
F 2 "" H 8500 3100 50 0001 C CNN
|
||||
F 3 "" H 8500 3100 50 0001 C CNN
|
||||
1 8500 3100
|
||||
1 0 0 -1
|
||||
$EndComp
|
||||
NoConn ~ 8000 3100
|
||||
NoConn ~ 8000 3200
|
||||
Wire Wire Line
|
||||
8500 2800 8850 2800
|
||||
Connection ~ 8500 2800
|
||||
Text Label 8850 2800 0 50 ~ 0
|
||||
FTDI_3v3
|
||||
Text Label 7500 2300 2 50 ~ 0
|
||||
FTDI_3v3
|
||||
Wire Wire Line
|
||||
7000 3100 6900 3100
|
||||
Text Label 6900 3100 2 50 ~ 0
|
||||
FTDI_3v3
|
||||
Wire Wire Line
|
||||
7600 4200 7700 4200
|
||||
Connection ~ 7600 4200
|
||||
Wire Wire Line
|
||||
7000 3900 6900 3900
|
||||
Wire Wire Line
|
||||
6900 3900 6900 4200
|
||||
Wire Wire Line
|
||||
6900 4200 7400 4200
|
||||
Connection ~ 7400 4200
|
||||
Wire Wire Line
|
||||
7700 4200 7800 4200
|
||||
Connection ~ 7700 4200
|
||||
$Comp
|
||||
L Device:C_Small C7
|
||||
U 1 1 5E7F85B7
|
||||
P 6800 1200
|
||||
F 0 "C7" H 6892 1246 50 0000 L CNN
|
||||
F 1 "10nF" H 6892 1155 50 0000 L CNN
|
||||
F 2 "" H 6800 1200 50 0001 C CNN
|
||||
F 3 "~" H 6800 1200 50 0001 C CNN
|
||||
1 6800 1200
|
||||
1 0 0 -1
|
||||
$EndComp
|
||||
Wire Wire Line
|
||||
6350 1100 6800 1100
|
||||
Wire Wire Line
|
||||
6800 1300 6800 1700
|
||||
Wire Wire Line
|
||||
6800 1700 6050 1700
|
||||
Wire Wire Line
|
||||
6800 1100 7050 1100
|
||||
Connection ~ 6800 1100
|
||||
$Comp
|
||||
L Device:Ferrite_Bead_Small FB1
|
||||
U 1 1 5E7FB1E4
|
||||
P 7150 1100
|
||||
F 0 "FB1" V 6913 1100 50 0000 C CNN
|
||||
F 1 "40_Ohm" V 7004 1100 50 0000 C CNN
|
||||
F 2 "" V 7080 1100 50 0001 C CNN
|
||||
F 3 "~" H 7150 1100 50 0001 C CNN
|
||||
1 7150 1100
|
||||
0 1 1 0
|
||||
$EndComp
|
||||
Wire Wire Line
|
||||
7600 1100 7600 2400
|
||||
Wire Wire Line
|
||||
7250 1100 7600 1100
|
||||
Wire Wire Line
|
||||
7600 1100 8050 1100
|
||||
Connection ~ 7600 1100
|
||||
$Comp
|
||||
L Device:C_Small C8
|
||||
U 1 1 5E8424CD
|
||||
P 8050 1200
|
||||
F 0 "C8" H 8142 1246 50 0000 L CNN
|
||||
F 1 "4.7uF" H 8142 1155 50 0000 L CNN
|
||||
F 2 "" H 8050 1200 50 0001 C CNN
|
||||
F 3 "~" H 8050 1200 50 0001 C CNN
|
||||
1 8050 1200
|
||||
1 0 0 -1
|
||||
$EndComp
|
||||
$Comp
|
||||
L Device:C_Small C9
|
||||
U 1 1 5E844B56
|
||||
P 8550 1200
|
||||
F 0 "C9" H 8642 1246 50 0000 L CNN
|
||||
F 1 "100nF" H 8642 1155 50 0000 L CNN
|
||||
F 2 "" H 8550 1200 50 0001 C CNN
|
||||
F 3 "~" H 8550 1200 50 0001 C CNN
|
||||
1 8550 1200
|
||||
1 0 0 -1
|
||||
$EndComp
|
||||
Wire Wire Line
|
||||
8050 1100 8550 1100
|
||||
Connection ~ 8050 1100
|
||||
Wire Wire Line
|
||||
8050 1300 8300 1300
|
||||
Wire Wire Line
|
||||
8300 1300 8300 1400
|
||||
Connection ~ 8300 1300
|
||||
Wire Wire Line
|
||||
8300 1300 8550 1300
|
||||
$Comp
|
||||
L power:GND #PWR0116
|
||||
U 1 1 5E849ABD
|
||||
P 8300 1400
|
||||
F 0 "#PWR0116" H 8300 1150 50 0001 C CNN
|
||||
F 1 "GND" H 8305 1227 50 0000 C CNN
|
||||
F 2 "" H 8300 1400 50 0001 C CNN
|
||||
F 3 "" H 8300 1400 50 0001 C CNN
|
||||
1 8300 1400
|
||||
1 0 0 -1
|
||||
$EndComp
|
||||
Text Label 8950 1100 0 50 ~ 0
|
||||
FTDI_5V
|
||||
Wire Wire Line
|
||||
8550 1100 8950 1100
|
||||
Connection ~ 8550 1100
|
||||
Wire Wire Line
|
||||
1050 800 1550 800
|
||||
Text Label 1550 800 0 50 ~ 0
|
||||
FTDI_5V
|
||||
Text HLabel 1050 800 0 50 Input ~ 0
|
||||
FTDI_5V
|
||||
Text Label 1550 950 0 50 ~ 0
|
||||
FTDI_3v3
|
||||
Wire Wire Line
|
||||
1050 950 1550 950
|
||||
Wire Notes Line
|
||||
2000 600 2000 1650
|
||||
Text HLabel 1050 950 0 50 Input ~ 0
|
||||
FTDI_3V3
|
||||
$EndSCHEMATC
|
||||
EESchema Schematic File Version 4
|
||||
EELAYER 30 0
|
||||
EELAYER END
|
||||
$Descr A4 11693 8268
|
||||
encoding utf-8
|
||||
Sheet 4 5
|
||||
Title ""
|
||||
Date ""
|
||||
Rev ""
|
||||
Comp ""
|
||||
Comment1 ""
|
||||
Comment2 ""
|
||||
Comment3 ""
|
||||
Comment4 ""
|
||||
$EndDescr
|
||||
$Comp
|
||||
L Connector:USB_B_Micro J1
|
||||
U 1 1 5E8480AD
|
||||
P 6050 1300
|
||||
F 0 "J1" H 6107 1767 50 0000 C CNN
|
||||
F 1 "USB_B_Micro" H 6107 1676 50 0000 C CNN
|
||||
F 2 "Connector_USB:USB_Micro-B_Wuerth_629105150521" H 6200 1250 50 0001 C CNN
|
||||
F 3 "~" H 6200 1250 50 0001 C CNN
|
||||
1 6050 1300
|
||||
1 0 0 -1
|
||||
$EndComp
|
||||
$Comp
|
||||
L dk_Interface-Controllers:FT232RQ-REEL U2
|
||||
U 1 1 5E84744C
|
||||
P 7700 2500
|
||||
F 0 "U2" H 8000 1100 60 0000 C CNN
|
||||
F 1 "FT232RQ-REEL" H 8300 1200 60 0000 C CNN
|
||||
F 2 "digikey-footprints:QFN-32-1EP_5x5mm" H 7900 2700 60 0001 L CNN
|
||||
F 3 "https://www.ftdichip.com/Support/Documents/DataSheets/ICs/DS_FT232R.pdf" H 7900 2800 60 0001 L CNN
|
||||
F 4 "768-1008-1-ND" H 7900 2900 60 0001 L CNN "Digi-Key_PN"
|
||||
F 5 "FT232RQ-REEL" H 7900 3000 60 0001 L CNN "MPN"
|
||||
F 6 "Integrated Circuits (ICs)" H 7900 3100 60 0001 L CNN "Category"
|
||||
F 7 "Interface - Controllers" H 7900 3200 60 0001 L CNN "Family"
|
||||
F 8 "https://www.ftdichip.com/Support/Documents/DataSheets/ICs/DS_FT232R.pdf" H 7900 3300 60 0001 L CNN "DK_Datasheet_Link"
|
||||
F 9 "/product-detail/en/ftdi-future-technology-devices-international-ltd/FT232RQ-REEL/768-1008-1-ND/1836403" H 7900 3400 60 0001 L CNN "DK_Detail_Page"
|
||||
F 10 "IC USB FS SERIAL UART 32-QFN" H 7900 3500 60 0001 L CNN "Description"
|
||||
F 11 "FTDI, Future Technology Devices International Ltd" H 7900 3600 60 0001 L CNN "Manufacturer"
|
||||
F 12 "Active" H 7900 3700 60 0001 L CNN "Status"
|
||||
1 7700 2500
|
||||
1 0 0 -1
|
||||
$EndComp
|
||||
Text Notes 650 700 0 50 ~ 0
|
||||
Power Interface
|
||||
Wire Wire Line
|
||||
6350 1300 6400 1300
|
||||
Text Label 6400 1300 0 50 ~ 0
|
||||
USB_D+
|
||||
Wire Wire Line
|
||||
6350 1400 6400 1400
|
||||
Text Label 6400 1400 0 50 ~ 0
|
||||
USB_D-
|
||||
Wire Wire Line
|
||||
7000 3400 6900 3400
|
||||
Wire Wire Line
|
||||
7000 3500 6900 3500
|
||||
Text Label 6900 3400 2 50 ~ 0
|
||||
USB_D+
|
||||
Text Label 6900 3500 2 50 ~ 0
|
||||
USB_D-
|
||||
Wire Wire Line
|
||||
8000 3000 8100 3000
|
||||
Text Label 8100 3000 0 50 ~ 0
|
||||
FTDI_TX
|
||||
Wire Wire Line
|
||||
7000 2600 6900 2600
|
||||
Text Label 6900 2600 2 50 ~ 0
|
||||
FTDI_RX
|
||||
Wire Wire Line
|
||||
7400 4200 7500 4200
|
||||
Connection ~ 7500 4200
|
||||
Wire Wire Line
|
||||
7500 4200 7600 4200
|
||||
Wire Wire Line
|
||||
7500 4200 7500 4300
|
||||
$Comp
|
||||
L power:GND #PWR0110
|
||||
U 1 1 5E7B73F2
|
||||
P 7500 4300
|
||||
F 0 "#PWR0110" H 7500 4050 50 0001 C CNN
|
||||
F 1 "GND" H 7505 4127 50 0000 C CNN
|
||||
F 2 "" H 7500 4300 50 0001 C CNN
|
||||
F 3 "" H 7500 4300 50 0001 C CNN
|
||||
1 7500 4300
|
||||
1 0 0 -1
|
||||
$EndComp
|
||||
Wire Wire Line
|
||||
5950 1700 6050 1700
|
||||
Wire Wire Line
|
||||
6050 1700 6050 1800
|
||||
Connection ~ 6050 1700
|
||||
$Comp
|
||||
L power:GND #PWR0111
|
||||
U 1 1 5E7BED3A
|
||||
P 6050 1800
|
||||
F 0 "#PWR0111" H 6050 1550 50 0001 C CNN
|
||||
F 1 "GND" H 6055 1627 50 0000 C CNN
|
||||
F 2 "" H 6050 1800 50 0001 C CNN
|
||||
F 3 "" H 6050 1800 50 0001 C CNN
|
||||
1 6050 1800
|
||||
1 0 0 -1
|
||||
$EndComp
|
||||
NoConn ~ 6350 1500
|
||||
Wire Notes Line
|
||||
600 600 2000 600
|
||||
Text Label 1350 1950 0 50 ~ 0
|
||||
FTDI_TX
|
||||
Wire Wire Line
|
||||
1100 1950 1350 1950
|
||||
Text HLabel 1100 1950 0 50 Input ~ 0
|
||||
DEBUG_RX
|
||||
Text Label 1350 1850 0 50 ~ 0
|
||||
FTDI_RX
|
||||
Wire Wire Line
|
||||
1100 1850 1350 1850
|
||||
Text HLabel 1100 1850 0 50 Input ~ 0
|
||||
DEBUG_TX
|
||||
Text Notes 700 1750 0 50 ~ 0
|
||||
USB Interface
|
||||
Wire Notes Line
|
||||
2000 1650 600 1650
|
||||
Wire Notes Line
|
||||
600 600 600 1650
|
||||
Wire Wire Line
|
||||
7500 2300 7500 2400
|
||||
Wire Wire Line
|
||||
8000 2800 8500 2800
|
||||
$Comp
|
||||
L Device:C_Small C6
|
||||
U 1 1 5E7E8395
|
||||
P 8500 2900
|
||||
F 0 "C6" H 8592 2946 50 0000 L CNN
|
||||
F 1 "100nF" H 8592 2855 50 0000 L CNN
|
||||
F 2 "" H 8500 2900 50 0001 C CNN
|
||||
F 3 "~" H 8500 2900 50 0001 C CNN
|
||||
1 8500 2900
|
||||
1 0 0 -1
|
||||
$EndComp
|
||||
Wire Wire Line
|
||||
8500 3000 8500 3100
|
||||
$Comp
|
||||
L power:GND #PWR0112
|
||||
U 1 1 5E7E91F3
|
||||
P 8500 3100
|
||||
F 0 "#PWR0112" H 8500 2850 50 0001 C CNN
|
||||
F 1 "GND" H 8505 2927 50 0000 C CNN
|
||||
F 2 "" H 8500 3100 50 0001 C CNN
|
||||
F 3 "" H 8500 3100 50 0001 C CNN
|
||||
1 8500 3100
|
||||
1 0 0 -1
|
||||
$EndComp
|
||||
NoConn ~ 8000 3100
|
||||
NoConn ~ 8000 3200
|
||||
Wire Wire Line
|
||||
8500 2800 8850 2800
|
||||
Connection ~ 8500 2800
|
||||
Text Label 8850 2800 0 50 ~ 0
|
||||
FTDI_3v3
|
||||
Text Label 7500 2300 2 50 ~ 0
|
||||
FTDI_3v3
|
||||
Wire Wire Line
|
||||
7000 3100 6900 3100
|
||||
Text Label 6900 3100 2 50 ~ 0
|
||||
FTDI_3v3
|
||||
Wire Wire Line
|
||||
7600 4200 7700 4200
|
||||
Connection ~ 7600 4200
|
||||
Wire Wire Line
|
||||
7000 3900 6900 3900
|
||||
Wire Wire Line
|
||||
6900 3900 6900 4200
|
||||
Wire Wire Line
|
||||
6900 4200 7400 4200
|
||||
Connection ~ 7400 4200
|
||||
Wire Wire Line
|
||||
7700 4200 7800 4200
|
||||
Connection ~ 7700 4200
|
||||
$Comp
|
||||
L Device:C_Small C7
|
||||
U 1 1 5E7F85B7
|
||||
P 6800 1200
|
||||
F 0 "C7" H 6892 1246 50 0000 L CNN
|
||||
F 1 "10nF" H 6892 1155 50 0000 L CNN
|
||||
F 2 "" H 6800 1200 50 0001 C CNN
|
||||
F 3 "~" H 6800 1200 50 0001 C CNN
|
||||
1 6800 1200
|
||||
1 0 0 -1
|
||||
$EndComp
|
||||
Wire Wire Line
|
||||
6350 1100 6800 1100
|
||||
Wire Wire Line
|
||||
6800 1300 6800 1700
|
||||
Wire Wire Line
|
||||
6800 1700 6050 1700
|
||||
Wire Wire Line
|
||||
6800 1100 7050 1100
|
||||
Connection ~ 6800 1100
|
||||
$Comp
|
||||
L Device:Ferrite_Bead_Small FB1
|
||||
U 1 1 5E7FB1E4
|
||||
P 7150 1100
|
||||
F 0 "FB1" V 6913 1100 50 0000 C CNN
|
||||
F 1 "40_Ohm" V 7004 1100 50 0000 C CNN
|
||||
F 2 "" V 7080 1100 50 0001 C CNN
|
||||
F 3 "~" H 7150 1100 50 0001 C CNN
|
||||
1 7150 1100
|
||||
0 1 1 0
|
||||
$EndComp
|
||||
Wire Wire Line
|
||||
7600 1100 7600 2400
|
||||
Wire Wire Line
|
||||
7250 1100 7600 1100
|
||||
Wire Wire Line
|
||||
7600 1100 8050 1100
|
||||
Connection ~ 7600 1100
|
||||
$Comp
|
||||
L Device:C_Small C8
|
||||
U 1 1 5E8424CD
|
||||
P 8050 1200
|
||||
F 0 "C8" H 8142 1246 50 0000 L CNN
|
||||
F 1 "4.7uF" H 8142 1155 50 0000 L CNN
|
||||
F 2 "" H 8050 1200 50 0001 C CNN
|
||||
F 3 "~" H 8050 1200 50 0001 C CNN
|
||||
1 8050 1200
|
||||
1 0 0 -1
|
||||
$EndComp
|
||||
$Comp
|
||||
L Device:C_Small C9
|
||||
U 1 1 5E844B56
|
||||
P 8550 1200
|
||||
F 0 "C9" H 8642 1246 50 0000 L CNN
|
||||
F 1 "100nF" H 8642 1155 50 0000 L CNN
|
||||
F 2 "" H 8550 1200 50 0001 C CNN
|
||||
F 3 "~" H 8550 1200 50 0001 C CNN
|
||||
1 8550 1200
|
||||
1 0 0 -1
|
||||
$EndComp
|
||||
Wire Wire Line
|
||||
8050 1100 8550 1100
|
||||
Connection ~ 8050 1100
|
||||
Wire Wire Line
|
||||
8050 1300 8300 1300
|
||||
Wire Wire Line
|
||||
8300 1300 8300 1400
|
||||
Connection ~ 8300 1300
|
||||
Wire Wire Line
|
||||
8300 1300 8550 1300
|
||||
$Comp
|
||||
L power:GND #PWR0116
|
||||
U 1 1 5E849ABD
|
||||
P 8300 1400
|
||||
F 0 "#PWR0116" H 8300 1150 50 0001 C CNN
|
||||
F 1 "GND" H 8305 1227 50 0000 C CNN
|
||||
F 2 "" H 8300 1400 50 0001 C CNN
|
||||
F 3 "" H 8300 1400 50 0001 C CNN
|
||||
1 8300 1400
|
||||
1 0 0 -1
|
||||
$EndComp
|
||||
Text Label 8950 1100 0 50 ~ 0
|
||||
FTDI_5V
|
||||
Wire Wire Line
|
||||
8550 1100 8950 1100
|
||||
Connection ~ 8550 1100
|
||||
Wire Wire Line
|
||||
1050 800 1550 800
|
||||
Text Label 1550 800 0 50 ~ 0
|
||||
FTDI_5V
|
||||
Text HLabel 1050 800 0 50 Input ~ 0
|
||||
FTDI_5V
|
||||
Text Label 1550 950 0 50 ~ 0
|
||||
FTDI_3v3
|
||||
Wire Wire Line
|
||||
1050 950 1550 950
|
||||
Wire Notes Line
|
||||
2000 600 2000 1650
|
||||
Text HLabel 1050 950 0 50 Input ~ 0
|
||||
FTDI_3V3
|
||||
$EndSCHEMATC
|
||||
|
@ -1,282 +1,282 @@
|
||||
EESchema Schematic File Version 4
|
||||
EELAYER 30 0
|
||||
EELAYER END
|
||||
$Descr A4 11693 8268
|
||||
encoding utf-8
|
||||
Sheet 4 5
|
||||
Title ""
|
||||
Date ""
|
||||
Rev ""
|
||||
Comp ""
|
||||
Comment1 ""
|
||||
Comment2 ""
|
||||
Comment3 ""
|
||||
Comment4 ""
|
||||
$EndDescr
|
||||
$Comp
|
||||
L Connector:USB_B_Micro J1
|
||||
U 1 1 5E8480AD
|
||||
P 6050 1300
|
||||
F 0 "J1" H 6107 1767 50 0000 C CNN
|
||||
F 1 "USB_B_Micro" H 6107 1676 50 0000 C CNN
|
||||
F 2 "Connector_USB:USB_Micro-B_Wuerth_629105150521" H 6200 1250 50 0001 C CNN
|
||||
F 3 "~" H 6200 1250 50 0001 C CNN
|
||||
1 6050 1300
|
||||
1 0 0 -1
|
||||
$EndComp
|
||||
$Comp
|
||||
L dk_Interface-Controllers:FT232RQ-REEL U2
|
||||
U 1 1 5E84744C
|
||||
P 7700 2500
|
||||
F 0 "U2" H 8000 1100 60 0000 C CNN
|
||||
F 1 "FT232RQ-REEL" H 8300 1200 60 0000 C CNN
|
||||
F 2 "digikey-footprints:QFN-32-1EP_5x5mm" H 7900 2700 60 0001 L CNN
|
||||
F 3 "https://www.ftdichip.com/Support/Documents/DataSheets/ICs/DS_FT232R.pdf" H 7900 2800 60 0001 L CNN
|
||||
F 4 "768-1008-1-ND" H 7900 2900 60 0001 L CNN "Digi-Key_PN"
|
||||
F 5 "FT232RQ-REEL" H 7900 3000 60 0001 L CNN "MPN"
|
||||
F 6 "Integrated Circuits (ICs)" H 7900 3100 60 0001 L CNN "Category"
|
||||
F 7 "Interface - Controllers" H 7900 3200 60 0001 L CNN "Family"
|
||||
F 8 "https://www.ftdichip.com/Support/Documents/DataSheets/ICs/DS_FT232R.pdf" H 7900 3300 60 0001 L CNN "DK_Datasheet_Link"
|
||||
F 9 "/product-detail/en/ftdi-future-technology-devices-international-ltd/FT232RQ-REEL/768-1008-1-ND/1836403" H 7900 3400 60 0001 L CNN "DK_Detail_Page"
|
||||
F 10 "IC USB FS SERIAL UART 32-QFN" H 7900 3500 60 0001 L CNN "Description"
|
||||
F 11 "FTDI, Future Technology Devices International Ltd" H 7900 3600 60 0001 L CNN "Manufacturer"
|
||||
F 12 "Active" H 7900 3700 60 0001 L CNN "Status"
|
||||
1 7700 2500
|
||||
1 0 0 -1
|
||||
$EndComp
|
||||
Text Notes 650 700 0 50 ~ 0
|
||||
Power Interface
|
||||
Wire Wire Line
|
||||
6350 1300 6400 1300
|
||||
Text Label 6400 1300 0 50 ~ 0
|
||||
USB_D+
|
||||
Wire Wire Line
|
||||
6350 1400 6400 1400
|
||||
Text Label 6400 1400 0 50 ~ 0
|
||||
USB_D-
|
||||
Wire Wire Line
|
||||
7000 3400 6900 3400
|
||||
Wire Wire Line
|
||||
7000 3500 6900 3500
|
||||
Text Label 6900 3400 2 50 ~ 0
|
||||
USB_D+
|
||||
Text Label 6900 3500 2 50 ~ 0
|
||||
USB_D-
|
||||
Wire Wire Line
|
||||
8000 3000 8100 3000
|
||||
Text Label 8100 3000 0 50 ~ 0
|
||||
FTDI_TX
|
||||
Wire Wire Line
|
||||
7000 2600 6900 2600
|
||||
Text Label 6900 2600 2 50 ~ 0
|
||||
FTDI_RX
|
||||
Wire Wire Line
|
||||
7400 4200 7500 4200
|
||||
Connection ~ 7500 4200
|
||||
Wire Wire Line
|
||||
7500 4200 7600 4200
|
||||
Wire Wire Line
|
||||
7500 4200 7500 4300
|
||||
$Comp
|
||||
L power:GND #PWR0110
|
||||
U 1 1 5E7B73F2
|
||||
P 7500 4300
|
||||
F 0 "#PWR0110" H 7500 4050 50 0001 C CNN
|
||||
F 1 "GND" H 7505 4127 50 0000 C CNN
|
||||
F 2 "" H 7500 4300 50 0001 C CNN
|
||||
F 3 "" H 7500 4300 50 0001 C CNN
|
||||
1 7500 4300
|
||||
1 0 0 -1
|
||||
$EndComp
|
||||
Wire Wire Line
|
||||
5950 1700 6050 1700
|
||||
Wire Wire Line
|
||||
6050 1700 6050 1800
|
||||
Connection ~ 6050 1700
|
||||
$Comp
|
||||
L power:GND #PWR0111
|
||||
U 1 1 5E7BED3A
|
||||
P 6050 1800
|
||||
F 0 "#PWR0111" H 6050 1550 50 0001 C CNN
|
||||
F 1 "GND" H 6055 1627 50 0000 C CNN
|
||||
F 2 "" H 6050 1800 50 0001 C CNN
|
||||
F 3 "" H 6050 1800 50 0001 C CNN
|
||||
1 6050 1800
|
||||
1 0 0 -1
|
||||
$EndComp
|
||||
NoConn ~ 6350 1500
|
||||
Wire Notes Line
|
||||
600 600 2000 600
|
||||
Text Label 1350 1950 0 50 ~ 0
|
||||
FTDI_TX
|
||||
Wire Wire Line
|
||||
1100 1950 1350 1950
|
||||
Text HLabel 1100 1950 0 50 Input ~ 0
|
||||
DEBUG_RX
|
||||
Text Label 1350 1850 0 50 ~ 0
|
||||
FTDI_RX
|
||||
Wire Wire Line
|
||||
1100 1850 1350 1850
|
||||
Text HLabel 1100 1850 0 50 Input ~ 0
|
||||
DEBUG_TX
|
||||
Text Notes 700 1750 0 50 ~ 0
|
||||
USB Interface
|
||||
Wire Notes Line
|
||||
2000 1650 600 1650
|
||||
Wire Notes Line
|
||||
600 600 600 1650
|
||||
Wire Wire Line
|
||||
7500 2300 7500 2400
|
||||
Wire Wire Line
|
||||
8000 2800 8500 2800
|
||||
$Comp
|
||||
L Device:C_Small C6
|
||||
U 1 1 5E7E8395
|
||||
P 8500 2900
|
||||
F 0 "C6" H 8592 2946 50 0000 L CNN
|
||||
F 1 "100nF" H 8592 2855 50 0000 L CNN
|
||||
F 2 "" H 8500 2900 50 0001 C CNN
|
||||
F 3 "~" H 8500 2900 50 0001 C CNN
|
||||
1 8500 2900
|
||||
1 0 0 -1
|
||||
$EndComp
|
||||
Wire Wire Line
|
||||
8500 3000 8500 3100
|
||||
$Comp
|
||||
L power:GND #PWR0112
|
||||
U 1 1 5E7E91F3
|
||||
P 8500 3100
|
||||
F 0 "#PWR0112" H 8500 2850 50 0001 C CNN
|
||||
F 1 "GND" H 8505 2927 50 0000 C CNN
|
||||
F 2 "" H 8500 3100 50 0001 C CNN
|
||||
F 3 "" H 8500 3100 50 0001 C CNN
|
||||
1 8500 3100
|
||||
1 0 0 -1
|
||||
$EndComp
|
||||
NoConn ~ 8000 3100
|
||||
NoConn ~ 8000 3200
|
||||
Wire Wire Line
|
||||
8500 2800 8850 2800
|
||||
Connection ~ 8500 2800
|
||||
Text Label 8850 2800 0 50 ~ 0
|
||||
FTDI_3v3
|
||||
Text Label 7500 2300 2 50 ~ 0
|
||||
FTDI_3v3
|
||||
Wire Wire Line
|
||||
7000 3100 6900 3100
|
||||
Text Label 6900 3100 2 50 ~ 0
|
||||
FTDI_3v3
|
||||
Wire Wire Line
|
||||
7600 4200 7700 4200
|
||||
Connection ~ 7600 4200
|
||||
Wire Wire Line
|
||||
7000 3900 6900 3900
|
||||
Wire Wire Line
|
||||
6900 3900 6900 4200
|
||||
Wire Wire Line
|
||||
6900 4200 7400 4200
|
||||
Connection ~ 7400 4200
|
||||
Wire Wire Line
|
||||
7700 4200 7800 4200
|
||||
Connection ~ 7700 4200
|
||||
$Comp
|
||||
L Device:C_Small C7
|
||||
U 1 1 5E7F85B7
|
||||
P 6800 1200
|
||||
F 0 "C7" H 6892 1246 50 0000 L CNN
|
||||
F 1 "10nF" H 6892 1155 50 0000 L CNN
|
||||
F 2 "" H 6800 1200 50 0001 C CNN
|
||||
F 3 "~" H 6800 1200 50 0001 C CNN
|
||||
1 6800 1200
|
||||
1 0 0 -1
|
||||
$EndComp
|
||||
Wire Wire Line
|
||||
6350 1100 6800 1100
|
||||
Wire Wire Line
|
||||
6800 1300 6800 1700
|
||||
Wire Wire Line
|
||||
6800 1700 6050 1700
|
||||
Wire Wire Line
|
||||
6800 1100 7050 1100
|
||||
Connection ~ 6800 1100
|
||||
$Comp
|
||||
L Device:Ferrite_Bead_Small FB1
|
||||
U 1 1 5E7FB1E4
|
||||
P 7150 1100
|
||||
F 0 "FB1" V 6913 1100 50 0000 C CNN
|
||||
F 1 "40_Ohm" V 7004 1100 50 0000 C CNN
|
||||
F 2 "" V 7080 1100 50 0001 C CNN
|
||||
F 3 "~" H 7150 1100 50 0001 C CNN
|
||||
1 7150 1100
|
||||
0 1 1 0
|
||||
$EndComp
|
||||
Wire Wire Line
|
||||
7600 1100 7600 2400
|
||||
Wire Wire Line
|
||||
7250 1100 7600 1100
|
||||
Wire Wire Line
|
||||
7600 1100 8050 1100
|
||||
Connection ~ 7600 1100
|
||||
$Comp
|
||||
L Device:C_Small C8
|
||||
U 1 1 5E8424CD
|
||||
P 8050 1200
|
||||
F 0 "C8" H 8142 1246 50 0000 L CNN
|
||||
F 1 "4.7uF" H 8142 1155 50 0000 L CNN
|
||||
F 2 "" H 8050 1200 50 0001 C CNN
|
||||
F 3 "~" H 8050 1200 50 0001 C CNN
|
||||
1 8050 1200
|
||||
1 0 0 -1
|
||||
$EndComp
|
||||
$Comp
|
||||
L Device:C_Small C9
|
||||
U 1 1 5E844B56
|
||||
P 8550 1200
|
||||
F 0 "C9" H 8642 1246 50 0000 L CNN
|
||||
F 1 "100nF" H 8642 1155 50 0000 L CNN
|
||||
F 2 "" H 8550 1200 50 0001 C CNN
|
||||
F 3 "~" H 8550 1200 50 0001 C CNN
|
||||
1 8550 1200
|
||||
1 0 0 -1
|
||||
$EndComp
|
||||
Wire Wire Line
|
||||
8050 1100 8550 1100
|
||||
Connection ~ 8050 1100
|
||||
Wire Wire Line
|
||||
8050 1300 8300 1300
|
||||
Wire Wire Line
|
||||
8300 1300 8300 1400
|
||||
Connection ~ 8300 1300
|
||||
Wire Wire Line
|
||||
8300 1300 8550 1300
|
||||
$Comp
|
||||
L power:GND #PWR0116
|
||||
U 1 1 5E849ABD
|
||||
P 8300 1400
|
||||
F 0 "#PWR0116" H 8300 1150 50 0001 C CNN
|
||||
F 1 "GND" H 8305 1227 50 0000 C CNN
|
||||
F 2 "" H 8300 1400 50 0001 C CNN
|
||||
F 3 "" H 8300 1400 50 0001 C CNN
|
||||
1 8300 1400
|
||||
1 0 0 -1
|
||||
$EndComp
|
||||
Text Label 8950 1100 0 50 ~ 0
|
||||
FTDI_5V
|
||||
Wire Wire Line
|
||||
8550 1100 8950 1100
|
||||
Connection ~ 8550 1100
|
||||
Wire Wire Line
|
||||
1050 800 1550 800
|
||||
Text Label 1550 800 0 50 ~ 0
|
||||
FTDI_5V
|
||||
Text HLabel 1050 800 0 50 Input ~ 0
|
||||
FTDI_5V
|
||||
Text Label 1550 950 0 50 ~ 0
|
||||
FTDI_3v3
|
||||
Wire Wire Line
|
||||
1050 950 1550 950
|
||||
Wire Notes Line
|
||||
2000 600 2000 1650
|
||||
Text HLabel 1050 950 0 50 Input ~ 0
|
||||
FTDI_3V3
|
||||
$EndSCHEMATC
|
||||
EESchema Schematic File Version 4
|
||||
EELAYER 30 0
|
||||
EELAYER END
|
||||
$Descr A4 11693 8268
|
||||
encoding utf-8
|
||||
Sheet 4 5
|
||||
Title ""
|
||||
Date ""
|
||||
Rev ""
|
||||
Comp ""
|
||||
Comment1 ""
|
||||
Comment2 ""
|
||||
Comment3 ""
|
||||
Comment4 ""
|
||||
$EndDescr
|
||||
$Comp
|
||||
L Connector:USB_B_Micro J1
|
||||
U 1 1 5E8480AD
|
||||
P 6050 1300
|
||||
F 0 "J1" H 6107 1767 50 0000 C CNN
|
||||
F 1 "USB_B_Micro" H 6107 1676 50 0000 C CNN
|
||||
F 2 "Connector_USB:USB_Micro-B_Wuerth_629105150521" H 6200 1250 50 0001 C CNN
|
||||
F 3 "~" H 6200 1250 50 0001 C CNN
|
||||
1 6050 1300
|
||||
1 0 0 -1
|
||||
$EndComp
|
||||
$Comp
|
||||
L dk_Interface-Controllers:FT232RQ-REEL U2
|
||||
U 1 1 5E84744C
|
||||
P 7700 2500
|
||||
F 0 "U2" H 8000 1100 60 0000 C CNN
|
||||
F 1 "FT232RQ-REEL" H 8300 1200 60 0000 C CNN
|
||||
F 2 "digikey-footprints:QFN-32-1EP_5x5mm" H 7900 2700 60 0001 L CNN
|
||||
F 3 "https://www.ftdichip.com/Support/Documents/DataSheets/ICs/DS_FT232R.pdf" H 7900 2800 60 0001 L CNN
|
||||
F 4 "768-1008-1-ND" H 7900 2900 60 0001 L CNN "Digi-Key_PN"
|
||||
F 5 "FT232RQ-REEL" H 7900 3000 60 0001 L CNN "MPN"
|
||||
F 6 "Integrated Circuits (ICs)" H 7900 3100 60 0001 L CNN "Category"
|
||||
F 7 "Interface - Controllers" H 7900 3200 60 0001 L CNN "Family"
|
||||
F 8 "https://www.ftdichip.com/Support/Documents/DataSheets/ICs/DS_FT232R.pdf" H 7900 3300 60 0001 L CNN "DK_Datasheet_Link"
|
||||
F 9 "/product-detail/en/ftdi-future-technology-devices-international-ltd/FT232RQ-REEL/768-1008-1-ND/1836403" H 7900 3400 60 0001 L CNN "DK_Detail_Page"
|
||||
F 10 "IC USB FS SERIAL UART 32-QFN" H 7900 3500 60 0001 L CNN "Description"
|
||||
F 11 "FTDI, Future Technology Devices International Ltd" H 7900 3600 60 0001 L CNN "Manufacturer"
|
||||
F 12 "Active" H 7900 3700 60 0001 L CNN "Status"
|
||||
1 7700 2500
|
||||
1 0 0 -1
|
||||
$EndComp
|
||||
Text Notes 650 700 0 50 ~ 0
|
||||
Power Interface
|
||||
Wire Wire Line
|
||||
6350 1300 6400 1300
|
||||
Text Label 6400 1300 0 50 ~ 0
|
||||
USB_D+
|
||||
Wire Wire Line
|
||||
6350 1400 6400 1400
|
||||
Text Label 6400 1400 0 50 ~ 0
|
||||
USB_D-
|
||||
Wire Wire Line
|
||||
7000 3400 6900 3400
|
||||
Wire Wire Line
|
||||
7000 3500 6900 3500
|
||||
Text Label 6900 3400 2 50 ~ 0
|
||||
USB_D+
|
||||
Text Label 6900 3500 2 50 ~ 0
|
||||
USB_D-
|
||||
Wire Wire Line
|
||||
8000 3000 8100 3000
|
||||
Text Label 8100 3000 0 50 ~ 0
|
||||
FTDI_TX
|
||||
Wire Wire Line
|
||||
7000 2600 6900 2600
|
||||
Text Label 6900 2600 2 50 ~ 0
|
||||
FTDI_RX
|
||||
Wire Wire Line
|
||||
7400 4200 7500 4200
|
||||
Connection ~ 7500 4200
|
||||
Wire Wire Line
|
||||
7500 4200 7600 4200
|
||||
Wire Wire Line
|
||||
7500 4200 7500 4300
|
||||
$Comp
|
||||
L power:GND #PWR0110
|
||||
U 1 1 5E7B73F2
|
||||
P 7500 4300
|
||||
F 0 "#PWR0110" H 7500 4050 50 0001 C CNN
|
||||
F 1 "GND" H 7505 4127 50 0000 C CNN
|
||||
F 2 "" H 7500 4300 50 0001 C CNN
|
||||
F 3 "" H 7500 4300 50 0001 C CNN
|
||||
1 7500 4300
|
||||
1 0 0 -1
|
||||
$EndComp
|
||||
Wire Wire Line
|
||||
5950 1700 6050 1700
|
||||
Wire Wire Line
|
||||
6050 1700 6050 1800
|
||||
Connection ~ 6050 1700
|
||||
$Comp
|
||||
L power:GND #PWR0111
|
||||
U 1 1 5E7BED3A
|
||||
P 6050 1800
|
||||
F 0 "#PWR0111" H 6050 1550 50 0001 C CNN
|
||||
F 1 "GND" H 6055 1627 50 0000 C CNN
|
||||
F 2 "" H 6050 1800 50 0001 C CNN
|
||||
F 3 "" H 6050 1800 50 0001 C CNN
|
||||
1 6050 1800
|
||||
1 0 0 -1
|
||||
$EndComp
|
||||
NoConn ~ 6350 1500
|
||||
Wire Notes Line
|
||||
600 600 2000 600
|
||||
Text Label 1350 1950 0 50 ~ 0
|
||||
FTDI_TX
|
||||
Wire Wire Line
|
||||
1100 1950 1350 1950
|
||||
Text HLabel 1100 1950 0 50 Input ~ 0
|
||||
DEBUG_RX
|
||||
Text Label 1350 1850 0 50 ~ 0
|
||||
FTDI_RX
|
||||
Wire Wire Line
|
||||
1100 1850 1350 1850
|
||||
Text HLabel 1100 1850 0 50 Input ~ 0
|
||||
DEBUG_TX
|
||||
Text Notes 700 1750 0 50 ~ 0
|
||||
USB Interface
|
||||
Wire Notes Line
|
||||
2000 1650 600 1650
|
||||
Wire Notes Line
|
||||
600 600 600 1650
|
||||
Wire Wire Line
|
||||
7500 2300 7500 2400
|
||||
Wire Wire Line
|
||||
8000 2800 8500 2800
|
||||
$Comp
|
||||
L Device:C_Small C6
|
||||
U 1 1 5E7E8395
|
||||
P 8500 2900
|
||||
F 0 "C6" H 8592 2946 50 0000 L CNN
|
||||
F 1 "100nF" H 8592 2855 50 0000 L CNN
|
||||
F 2 "" H 8500 2900 50 0001 C CNN
|
||||
F 3 "~" H 8500 2900 50 0001 C CNN
|
||||
1 8500 2900
|
||||
1 0 0 -1
|
||||
$EndComp
|
||||
Wire Wire Line
|
||||
8500 3000 8500 3100
|
||||
$Comp
|
||||
L power:GND #PWR0112
|
||||
U 1 1 5E7E91F3
|
||||
P 8500 3100
|
||||
F 0 "#PWR0112" H 8500 2850 50 0001 C CNN
|
||||
F 1 "GND" H 8505 2927 50 0000 C CNN
|
||||
F 2 "" H 8500 3100 50 0001 C CNN
|
||||
F 3 "" H 8500 3100 50 0001 C CNN
|
||||
1 8500 3100
|
||||
1 0 0 -1
|
||||
$EndComp
|
||||
NoConn ~ 8000 3100
|
||||
NoConn ~ 8000 3200
|
||||
Wire Wire Line
|
||||
8500 2800 8850 2800
|
||||
Connection ~ 8500 2800
|
||||
Text Label 8850 2800 0 50 ~ 0
|
||||
FTDI_3v3
|
||||
Text Label 7500 2300 2 50 ~ 0
|
||||
FTDI_3v3
|
||||
Wire Wire Line
|
||||
7000 3100 6900 3100
|
||||
Text Label 6900 3100 2 50 ~ 0
|
||||
FTDI_3v3
|
||||
Wire Wire Line
|
||||
7600 4200 7700 4200
|
||||
Connection ~ 7600 4200
|
||||
Wire Wire Line
|
||||
7000 3900 6900 3900
|
||||
Wire Wire Line
|
||||
6900 3900 6900 4200
|
||||
Wire Wire Line
|
||||
6900 4200 7400 4200
|
||||
Connection ~ 7400 4200
|
||||
Wire Wire Line
|
||||
7700 4200 7800 4200
|
||||
Connection ~ 7700 4200
|
||||
$Comp
|
||||
L Device:C_Small C7
|
||||
U 1 1 5E7F85B7
|
||||
P 6800 1200
|
||||
F 0 "C7" H 6892 1246 50 0000 L CNN
|
||||
F 1 "10nF" H 6892 1155 50 0000 L CNN
|
||||
F 2 "" H 6800 1200 50 0001 C CNN
|
||||
F 3 "~" H 6800 1200 50 0001 C CNN
|
||||
1 6800 1200
|
||||
1 0 0 -1
|
||||
$EndComp
|
||||
Wire Wire Line
|
||||
6350 1100 6800 1100
|
||||
Wire Wire Line
|
||||
6800 1300 6800 1700
|
||||
Wire Wire Line
|
||||
6800 1700 6050 1700
|
||||
Wire Wire Line
|
||||
6800 1100 7050 1100
|
||||
Connection ~ 6800 1100
|
||||
$Comp
|
||||
L Device:Ferrite_Bead_Small FB1
|
||||
U 1 1 5E7FB1E4
|
||||
P 7150 1100
|
||||
F 0 "FB1" V 6913 1100 50 0000 C CNN
|
||||
F 1 "40_Ohm" V 7004 1100 50 0000 C CNN
|
||||
F 2 "" V 7080 1100 50 0001 C CNN
|
||||
F 3 "~" H 7150 1100 50 0001 C CNN
|
||||
1 7150 1100
|
||||
0 1 1 0
|
||||
$EndComp
|
||||
Wire Wire Line
|
||||
7600 1100 7600 2400
|
||||
Wire Wire Line
|
||||
7250 1100 7600 1100
|
||||
Wire Wire Line
|
||||
7600 1100 8050 1100
|
||||
Connection ~ 7600 1100
|
||||
$Comp
|
||||
L Device:C_Small C8
|
||||
U 1 1 5E8424CD
|
||||
P 8050 1200
|
||||
F 0 "C8" H 8142 1246 50 0000 L CNN
|
||||
F 1 "4.7uF" H 8142 1155 50 0000 L CNN
|
||||
F 2 "" H 8050 1200 50 0001 C CNN
|
||||
F 3 "~" H 8050 1200 50 0001 C CNN
|
||||
1 8050 1200
|
||||
1 0 0 -1
|
||||
$EndComp
|
||||
$Comp
|
||||
L Device:C_Small C9
|
||||
U 1 1 5E844B56
|
||||
P 8550 1200
|
||||
F 0 "C9" H 8642 1246 50 0000 L CNN
|
||||
F 1 "100nF" H 8642 1155 50 0000 L CNN
|
||||
F 2 "" H 8550 1200 50 0001 C CNN
|
||||
F 3 "~" H 8550 1200 50 0001 C CNN
|
||||
1 8550 1200
|
||||
1 0 0 -1
|
||||
$EndComp
|
||||
Wire Wire Line
|
||||
8050 1100 8550 1100
|
||||
Connection ~ 8050 1100
|
||||
Wire Wire Line
|
||||
8050 1300 8300 1300
|
||||
Wire Wire Line
|
||||
8300 1300 8300 1400
|
||||
Connection ~ 8300 1300
|
||||
Wire Wire Line
|
||||
8300 1300 8550 1300
|
||||
$Comp
|
||||
L power:GND #PWR0116
|
||||
U 1 1 5E849ABD
|
||||
P 8300 1400
|
||||
F 0 "#PWR0116" H 8300 1150 50 0001 C CNN
|
||||
F 1 "GND" H 8305 1227 50 0000 C CNN
|
||||
F 2 "" H 8300 1400 50 0001 C CNN
|
||||
F 3 "" H 8300 1400 50 0001 C CNN
|
||||
1 8300 1400
|
||||
1 0 0 -1
|
||||
$EndComp
|
||||
Text Label 8950 1100 0 50 ~ 0
|
||||
FTDI_5V
|
||||
Wire Wire Line
|
||||
8550 1100 8950 1100
|
||||
Connection ~ 8550 1100
|
||||
Wire Wire Line
|
||||
1050 800 1550 800
|
||||
Text Label 1550 800 0 50 ~ 0
|
||||
FTDI_5V
|
||||
Text HLabel 1050 800 0 50 Input ~ 0
|
||||
FTDI_5V
|
||||
Text Label 1550 950 0 50 ~ 0
|
||||
FTDI_3v3
|
||||
Wire Wire Line
|
||||
1050 950 1550 950
|
||||
Wire Notes Line
|
||||
2000 600 2000 1650
|
||||
Text HLabel 1050 950 0 50 Input ~ 0
|
||||
FTDI_3V3
|
||||
$EndSCHEMATC
|
||||
|
File diff suppressed because it is too large
Load Diff
@ -1,3 +1,3 @@
|
||||
(fp_lib_table
|
||||
(lib (name proj_modules)(type KiCad)(uri ${KIPRJMOD}/modules/proj_modules.pretty)(options "")(descr ""))
|
||||
)
|
||||
(fp_lib_table
|
||||
(lib (name proj_modules)(type KiCad)(uri ${KIPRJMOD}/modules/proj_modules.pretty)(options "")(descr ""))
|
||||
)
|
||||
|
@ -1,9 +1,9 @@
|
||||
EESchema-DOCLIB Version 2.0
|
||||
#
|
||||
$CMP Conn_02x20_Odd_Even_LCD_INTF
|
||||
D Generic connectable mounting pin connector, double row, 02x20, odd/even pin numbering scheme (row 1 odd numbers, row 2 even numbers), script generated (kicad-library-utils/schlib/autogen/connector/)
|
||||
K connector
|
||||
F ~
|
||||
$ENDCMP
|
||||
#
|
||||
#End Doc Library
|
||||
EESchema-DOCLIB Version 2.0
|
||||
#
|
||||
$CMP Conn_02x20_Odd_Even_LCD_INTF
|
||||
D Generic connectable mounting pin connector, double row, 02x20, odd/even pin numbering scheme (row 1 odd numbers, row 2 even numbers), script generated (kicad-library-utils/schlib/autogen/connector/)
|
||||
K connector
|
||||
F ~
|
||||
$ENDCMP
|
||||
#
|
||||
#End Doc Library
|
||||
|
@ -1,9 +1,9 @@
|
||||
EESchema-DOCLIB Version 2.0
|
||||
#
|
||||
$CMP Conn_02x20_Odd_Even_LCD_INTF
|
||||
D Generic connectable mounting pin connector, double row, 02x20, odd/even pin numbering scheme (row 1 odd numbers, row 2 even numbers), script generated (kicad-library-utils/schlib/autogen/connector/)
|
||||
K connector
|
||||
F ~
|
||||
$ENDCMP
|
||||
#
|
||||
#End Doc Library
|
||||
EESchema-DOCLIB Version 2.0
|
||||
#
|
||||
$CMP Conn_02x20_Odd_Even_LCD_INTF
|
||||
D Generic connectable mounting pin connector, double row, 02x20, odd/even pin numbering scheme (row 1 odd numbers, row 2 even numbers), script generated (kicad-library-utils/schlib/autogen/connector/)
|
||||
K connector
|
||||
F ~
|
||||
$ENDCMP
|
||||
#
|
||||
#End Doc Library
|
||||
|
@ -1,99 +1,99 @@
|
||||
EESchema-LIBRARY Version 2.4
|
||||
#encoding utf-8
|
||||
#
|
||||
# Conn_02x20_Odd_Even_LCD_INTF
|
||||
#
|
||||
DEF Conn_02x20_Odd_Even_LCD_INTF J 0 40 Y Y 1 F N
|
||||
F0 "J" 0 -1100 50 H V C CNN
|
||||
F1 "Conn_02x20_Odd_Even_LCD_INTF" -600 1050 50 H V L CNN
|
||||
F2 "" -400 0 50 H I C CNN
|
||||
F3 "" -400 0 50 H I C CNN
|
||||
$FPLIST
|
||||
Connector*:*_2x??-1MP*
|
||||
$ENDFPLIST
|
||||
DRAW
|
||||
S -450 -995 -400 -1005 1 1 6 N
|
||||
S -450 -895 -400 -905 1 1 6 N
|
||||
S -450 -795 -400 -805 1 1 6 N
|
||||
S -450 -695 -400 -705 1 1 6 N
|
||||
S -450 -595 -400 -605 1 1 6 N
|
||||
S -450 -495 -400 -505 1 1 6 N
|
||||
S -450 -395 -400 -405 1 1 6 N
|
||||
S -450 -295 -400 -305 1 1 6 N
|
||||
S -450 -195 -400 -205 1 1 6 N
|
||||
S -450 -95 -400 -105 1 1 6 N
|
||||
S -450 5 -400 -5 1 1 6 N
|
||||
S -450 105 -400 95 1 1 6 N
|
||||
S -450 205 -400 195 1 1 6 N
|
||||
S -450 305 -400 295 1 1 6 N
|
||||
S -450 405 -400 395 1 1 6 N
|
||||
S -450 505 -400 495 1 1 6 N
|
||||
S -450 605 -400 595 1 1 6 N
|
||||
S -450 705 -400 695 1 1 6 N
|
||||
S -450 805 -400 795 1 1 6 N
|
||||
S -450 905 -400 895 1 1 6 N
|
||||
S -450 950 450 -1050 1 1 10 f
|
||||
S 450 -995 400 -1005 1 1 6 N
|
||||
S 450 -895 400 -905 1 1 6 N
|
||||
S 450 -795 400 -805 1 1 6 N
|
||||
S 450 -695 400 -705 1 1 6 N
|
||||
S 450 -595 400 -605 1 1 6 N
|
||||
S 450 -495 400 -505 1 1 6 N
|
||||
S 450 -395 400 -405 1 1 6 N
|
||||
S 450 -295 400 -305 1 1 6 N
|
||||
S 450 -195 400 -205 1 1 6 N
|
||||
S 450 -95 400 -105 1 1 6 N
|
||||
S 450 5 400 -5 1 1 6 N
|
||||
S 450 105 400 95 1 1 6 N
|
||||
S 450 205 400 195 1 1 6 N
|
||||
S 450 305 400 295 1 1 6 N
|
||||
S 450 405 400 395 1 1 6 N
|
||||
S 450 505 400 495 1 1 6 N
|
||||
S 450 605 400 595 1 1 6 N
|
||||
S 450 705 400 695 1 1 6 N
|
||||
S 450 805 400 795 1 1 6 N
|
||||
S 450 905 400 895 1 1 6 N
|
||||
X VCC 1 -600 900 150 R 50 50 1 1 W
|
||||
X ~TFT_WR 10 600 500 150 L 50 50 1 1 P
|
||||
X ~TFT_RD 11 -600 400 150 R 50 50 1 1 P
|
||||
X TFT_TE 12 600 400 150 L 50 50 1 1 I
|
||||
X TFT_D0 13 -600 300 150 R 50 50 1 1 P
|
||||
X TFT_D1 14 600 300 150 L 50 50 1 1 P
|
||||
X TFT_D2 15 -600 200 150 R 50 50 1 1 P
|
||||
X TFT_D3 16 600 200 150 L 50 50 1 1 P
|
||||
X TFT_D4 17 -600 100 150 R 50 50 1 1 P
|
||||
X TFT_D5 18 600 100 150 L 50 50 1 1 P
|
||||
X TFT_D6 19 -600 0 150 R 50 50 1 1 P
|
||||
X GND 2 600 900 150 L 50 50 1 1 P
|
||||
X TFT_D7 20 600 0 150 L 50 50 1 1 P
|
||||
X TFT_D8 21 -600 -100 150 R 50 50 1 1 P
|
||||
X TFT_D9 22 600 -100 150 L 50 50 1 1 P
|
||||
X TFT_D10 23 -600 -200 150 R 50 50 1 1 P
|
||||
X TFT_D11 24 600 -200 150 L 50 50 1 1 P
|
||||
X TFT_D12 25 -600 -300 150 R 50 50 1 1 P
|
||||
X TFT_D13 26 600 -300 150 L 50 50 1 1 P
|
||||
X TFT_D14 27 -600 -400 150 R 50 50 1 1 P
|
||||
X TFT_D15 28 600 -400 150 L 50 50 1 1 P
|
||||
X TFT_D16 29 -600 -500 150 R 50 50 1 1 P
|
||||
X CPT_SCL 3 -600 800 150 R 50 50 1 1 P
|
||||
X TFT_D17 30 600 -500 150 L 50 50 1 1 P
|
||||
X TFT_D18 31 -600 -600 150 R 50 50 1 1 P
|
||||
X TFT_D19 32 600 -600 150 L 50 50 1 1 P
|
||||
X TFT_D20 33 -600 -700 150 R 50 50 1 1 P
|
||||
X TFT_D21 34 600 -700 150 L 50 50 1 1 P
|
||||
X TFT_D22 35 -600 -800 150 R 50 50 1 1 P
|
||||
X TFT_D23 36 600 -800 150 L 50 50 1 1 P
|
||||
X TFT_STB 37 -600 -900 150 R 50 50 1 1 P
|
||||
X NC 38 600 -900 150 L 50 50 1 1 N
|
||||
X Pin_39 39 -600 -1000 150 R 50 50 1 1 P
|
||||
X CPT_SDA 4 600 800 150 L 50 50 1 1 P
|
||||
X NC 40 600 -1000 150 L 50 50 1 1 N
|
||||
X CPT_INT 5 -600 700 150 R 50 50 1 1 P
|
||||
X TFT_GPO 6 600 700 150 L 50 50 1 1 O
|
||||
X ~TFT_RST 7 -600 600 150 R 50 50 1 1 P
|
||||
X TFT_D/C 8 600 600 150 L 50 50 1 1 P
|
||||
X ~TFT_CS 9 -600 500 150 R 50 50 1 1 P
|
||||
ENDDRAW
|
||||
ENDDEF
|
||||
#
|
||||
#End Library
|
||||
EESchema-LIBRARY Version 2.4
|
||||
#encoding utf-8
|
||||
#
|
||||
# Conn_02x20_Odd_Even_LCD_INTF
|
||||
#
|
||||
DEF Conn_02x20_Odd_Even_LCD_INTF J 0 40 Y Y 1 F N
|
||||
F0 "J" 0 -1100 50 H V C CNN
|
||||
F1 "Conn_02x20_Odd_Even_LCD_INTF" -600 1050 50 H V L CNN
|
||||
F2 "" -400 0 50 H I C CNN
|
||||
F3 "" -400 0 50 H I C CNN
|
||||
$FPLIST
|
||||
Connector*:*_2x??-1MP*
|
||||
$ENDFPLIST
|
||||
DRAW
|
||||
S -450 -995 -400 -1005 1 1 6 N
|
||||
S -450 -895 -400 -905 1 1 6 N
|
||||
S -450 -795 -400 -805 1 1 6 N
|
||||
S -450 -695 -400 -705 1 1 6 N
|
||||
S -450 -595 -400 -605 1 1 6 N
|
||||
S -450 -495 -400 -505 1 1 6 N
|
||||
S -450 -395 -400 -405 1 1 6 N
|
||||
S -450 -295 -400 -305 1 1 6 N
|
||||
S -450 -195 -400 -205 1 1 6 N
|
||||
S -450 -95 -400 -105 1 1 6 N
|
||||
S -450 5 -400 -5 1 1 6 N
|
||||
S -450 105 -400 95 1 1 6 N
|
||||
S -450 205 -400 195 1 1 6 N
|
||||
S -450 305 -400 295 1 1 6 N
|
||||
S -450 405 -400 395 1 1 6 N
|
||||
S -450 505 -400 495 1 1 6 N
|
||||
S -450 605 -400 595 1 1 6 N
|
||||
S -450 705 -400 695 1 1 6 N
|
||||
S -450 805 -400 795 1 1 6 N
|
||||
S -450 905 -400 895 1 1 6 N
|
||||
S -450 950 450 -1050 1 1 10 f
|
||||
S 450 -995 400 -1005 1 1 6 N
|
||||
S 450 -895 400 -905 1 1 6 N
|
||||
S 450 -795 400 -805 1 1 6 N
|
||||
S 450 -695 400 -705 1 1 6 N
|
||||
S 450 -595 400 -605 1 1 6 N
|
||||
S 450 -495 400 -505 1 1 6 N
|
||||
S 450 -395 400 -405 1 1 6 N
|
||||
S 450 -295 400 -305 1 1 6 N
|
||||
S 450 -195 400 -205 1 1 6 N
|
||||
S 450 -95 400 -105 1 1 6 N
|
||||
S 450 5 400 -5 1 1 6 N
|
||||
S 450 105 400 95 1 1 6 N
|
||||
S 450 205 400 195 1 1 6 N
|
||||
S 450 305 400 295 1 1 6 N
|
||||
S 450 405 400 395 1 1 6 N
|
||||
S 450 505 400 495 1 1 6 N
|
||||
S 450 605 400 595 1 1 6 N
|
||||
S 450 705 400 695 1 1 6 N
|
||||
S 450 805 400 795 1 1 6 N
|
||||
S 450 905 400 895 1 1 6 N
|
||||
X VCC 1 -600 900 150 R 50 50 1 1 W
|
||||
X ~TFT_WR 10 600 500 150 L 50 50 1 1 P
|
||||
X ~TFT_RD 11 -600 400 150 R 50 50 1 1 P
|
||||
X TFT_TE 12 600 400 150 L 50 50 1 1 I
|
||||
X TFT_D0 13 -600 300 150 R 50 50 1 1 P
|
||||
X TFT_D1 14 600 300 150 L 50 50 1 1 P
|
||||
X TFT_D2 15 -600 200 150 R 50 50 1 1 P
|
||||
X TFT_D3 16 600 200 150 L 50 50 1 1 P
|
||||
X TFT_D4 17 -600 100 150 R 50 50 1 1 P
|
||||
X TFT_D5 18 600 100 150 L 50 50 1 1 P
|
||||
X TFT_D6 19 -600 0 150 R 50 50 1 1 P
|
||||
X GND 2 600 900 150 L 50 50 1 1 P
|
||||
X TFT_D7 20 600 0 150 L 50 50 1 1 P
|
||||
X TFT_D8 21 -600 -100 150 R 50 50 1 1 P
|
||||
X TFT_D9 22 600 -100 150 L 50 50 1 1 P
|
||||
X TFT_D10 23 -600 -200 150 R 50 50 1 1 P
|
||||
X TFT_D11 24 600 -200 150 L 50 50 1 1 P
|
||||
X TFT_D12 25 -600 -300 150 R 50 50 1 1 P
|
||||
X TFT_D13 26 600 -300 150 L 50 50 1 1 P
|
||||
X TFT_D14 27 -600 -400 150 R 50 50 1 1 P
|
||||
X TFT_D15 28 600 -400 150 L 50 50 1 1 P
|
||||
X TFT_D16 29 -600 -500 150 R 50 50 1 1 P
|
||||
X CPT_SCL 3 -600 800 150 R 50 50 1 1 P
|
||||
X TFT_D17 30 600 -500 150 L 50 50 1 1 P
|
||||
X TFT_D18 31 -600 -600 150 R 50 50 1 1 P
|
||||
X TFT_D19 32 600 -600 150 L 50 50 1 1 P
|
||||
X TFT_D20 33 -600 -700 150 R 50 50 1 1 P
|
||||
X TFT_D21 34 600 -700 150 L 50 50 1 1 P
|
||||
X TFT_D22 35 -600 -800 150 R 50 50 1 1 P
|
||||
X TFT_D23 36 600 -800 150 L 50 50 1 1 P
|
||||
X TFT_STB 37 -600 -900 150 R 50 50 1 1 P
|
||||
X NC 38 600 -900 150 L 50 50 1 1 N
|
||||
X Pin_39 39 -600 -1000 150 R 50 50 1 1 P
|
||||
X CPT_SDA 4 600 800 150 L 50 50 1 1 P
|
||||
X NC 40 600 -1000 150 L 50 50 1 1 N
|
||||
X CPT_INT 5 -600 700 150 R 50 50 1 1 P
|
||||
X TFT_GPO 6 600 700 150 L 50 50 1 1 O
|
||||
X ~TFT_RST 7 -600 600 150 R 50 50 1 1 P
|
||||
X TFT_D/C 8 600 600 150 L 50 50 1 1 P
|
||||
X ~TFT_CS 9 -600 500 150 R 50 50 1 1 P
|
||||
ENDDRAW
|
||||
ENDDEF
|
||||
#
|
||||
#End Library
|
||||
|
@ -1,3 +1,3 @@
|
||||
EESchema-DOCLIB Version 2.0
|
||||
#
|
||||
#End Doc Library
|
||||
EESchema-DOCLIB Version 2.0
|
||||
#
|
||||
#End Doc Library
|
||||
|
@ -1,60 +1,60 @@
|
||||
EESchema-LIBRARY Version 2.4
|
||||
#encoding utf-8
|
||||
#
|
||||
# MAX7301AAX+
|
||||
#
|
||||
DEF MAX7301AAX+ U 0 40 Y Y 1 L N
|
||||
F0 "U" -500 1339 50 H V L BNN
|
||||
F1 "MAX7301AAX+" -500 -1457 50 H V L BNN
|
||||
F2 "SOP80P1030X264-36N" 0 0 50 H I L BNN
|
||||
F3 "Maxim Integrated" 0 0 50 H I L BNN
|
||||
F4 "None" 0 0 50 H I L BNN
|
||||
F5 "Interface IC - I/O extensions Maxim Integrated MAX7301AAX+ SPI 26 MHz SSOP 36" 0 0 50 H I L BNN
|
||||
F6 "SSOP-36 Maxim" 0 0 50 H I L BNN
|
||||
F7 "Unavailable" 0 0 50 H I L BNN
|
||||
F8 "MAX7301AAX+" 0 0 50 H I L BNN
|
||||
DRAW
|
||||
P 2 0 0 16 -500 -1300 -500 1300 N
|
||||
P 2 0 0 16 -500 1300 500 1300 N
|
||||
P 2 0 0 16 500 -1300 -500 -1300 N
|
||||
P 2 0 0 16 500 1300 500 -1300 N
|
||||
X ISET 1 -700 1000 200 R 40 40 0 0 I
|
||||
X P9 10 -700 0 200 R 40 40 0 0 B
|
||||
X P10 11 -700 -100 200 R 40 40 0 0 B
|
||||
X P11 12 -700 -200 200 R 40 40 0 0 B
|
||||
X P12 13 -700 -300 200 R 40 40 0 0 B
|
||||
X P13 14 -700 -400 200 R 40 40 0 0 B
|
||||
X P14 15 -700 -500 200 R 40 40 0 0 B
|
||||
X P15 16 -700 -600 200 R 40 40 0 0 B
|
||||
X P16 17 -700 -700 200 R 40 40 0 0 B
|
||||
X P17 18 -700 -800 200 R 40 40 0 0 B
|
||||
X P18 19 700 500 200 L 40 40 0 0 B
|
||||
X GND 2 700 -1100 200 L 40 40 0 0 W
|
||||
X P19 20 700 400 200 L 40 40 0 0 B
|
||||
X P20 21 700 300 200 L 40 40 0 0 B
|
||||
X P21 22 700 200 200 L 40 40 0 0 B
|
||||
X P22 23 700 100 200 L 40 40 0 0 B
|
||||
X P23 24 700 0 200 L 40 40 0 0 B
|
||||
X P24 25 700 -100 200 L 40 40 0 0 B
|
||||
X P25 26 700 -200 200 L 40 40 0 0 B
|
||||
X P26 27 700 -300 200 L 40 40 0 0 B
|
||||
X P27 28 700 -400 200 L 40 40 0 0 B
|
||||
X P28 29 700 -500 200 L 40 40 0 0 B
|
||||
X GND 3 700 -1000 200 L 40 40 0 0 W
|
||||
X P29 30 700 -600 200 L 40 40 0 0 B
|
||||
X P30 31 700 -700 200 L 40 40 0 0 B
|
||||
X P31 32 700 -800 200 L 40 40 0 0 B
|
||||
X SCLK 33 700 900 200 L 40 40 0 0 I C
|
||||
X DIN 34 700 800 200 L 40 40 0 0 I
|
||||
X CS 35 700 1000 200 L 40 40 0 0 I
|
||||
X V+ 36 700 1200 200 L 40 40 0 0 W
|
||||
X DOUT 4 700 700 200 L 40 40 0 0 O
|
||||
X P4 5 -700 500 200 R 40 40 0 0 B
|
||||
X P5 6 -700 400 200 R 40 40 0 0 B
|
||||
X P6 7 -700 300 200 R 40 40 0 0 B
|
||||
X P7 8 -700 200 200 R 40 40 0 0 B
|
||||
X P8 9 -700 100 200 R 40 40 0 0 B
|
||||
ENDDRAW
|
||||
ENDDEF
|
||||
#
|
||||
#End Library
|
||||
EESchema-LIBRARY Version 2.4
|
||||
#encoding utf-8
|
||||
#
|
||||
# MAX7301AAX+
|
||||
#
|
||||
DEF MAX7301AAX+ U 0 40 Y Y 1 L N
|
||||
F0 "U" -500 1339 50 H V L BNN
|
||||
F1 "MAX7301AAX+" -500 -1457 50 H V L BNN
|
||||
F2 "SOP80P1030X264-36N" 0 0 50 H I L BNN
|
||||
F3 "Maxim Integrated" 0 0 50 H I L BNN
|
||||
F4 "None" 0 0 50 H I L BNN
|
||||
F5 "Interface IC - I/O extensions Maxim Integrated MAX7301AAX+ SPI 26 MHz SSOP 36" 0 0 50 H I L BNN
|
||||
F6 "SSOP-36 Maxim" 0 0 50 H I L BNN
|
||||
F7 "Unavailable" 0 0 50 H I L BNN
|
||||
F8 "MAX7301AAX+" 0 0 50 H I L BNN
|
||||
DRAW
|
||||
P 2 0 0 16 -500 -1300 -500 1300 N
|
||||
P 2 0 0 16 -500 1300 500 1300 N
|
||||
P 2 0 0 16 500 -1300 -500 -1300 N
|
||||
P 2 0 0 16 500 1300 500 -1300 N
|
||||
X ISET 1 -700 1000 200 R 40 40 0 0 I
|
||||
X P9 10 -700 0 200 R 40 40 0 0 B
|
||||
X P10 11 -700 -100 200 R 40 40 0 0 B
|
||||
X P11 12 -700 -200 200 R 40 40 0 0 B
|
||||
X P12 13 -700 -300 200 R 40 40 0 0 B
|
||||
X P13 14 -700 -400 200 R 40 40 0 0 B
|
||||
X P14 15 -700 -500 200 R 40 40 0 0 B
|
||||
X P15 16 -700 -600 200 R 40 40 0 0 B
|
||||
X P16 17 -700 -700 200 R 40 40 0 0 B
|
||||
X P17 18 -700 -800 200 R 40 40 0 0 B
|
||||
X P18 19 700 500 200 L 40 40 0 0 B
|
||||
X GND 2 700 -1100 200 L 40 40 0 0 W
|
||||
X P19 20 700 400 200 L 40 40 0 0 B
|
||||
X P20 21 700 300 200 L 40 40 0 0 B
|
||||
X P21 22 700 200 200 L 40 40 0 0 B
|
||||
X P22 23 700 100 200 L 40 40 0 0 B
|
||||
X P23 24 700 0 200 L 40 40 0 0 B
|
||||
X P24 25 700 -100 200 L 40 40 0 0 B
|
||||
X P25 26 700 -200 200 L 40 40 0 0 B
|
||||
X P26 27 700 -300 200 L 40 40 0 0 B
|
||||
X P27 28 700 -400 200 L 40 40 0 0 B
|
||||
X P28 29 700 -500 200 L 40 40 0 0 B
|
||||
X GND 3 700 -1000 200 L 40 40 0 0 W
|
||||
X P29 30 700 -600 200 L 40 40 0 0 B
|
||||
X P30 31 700 -700 200 L 40 40 0 0 B
|
||||
X P31 32 700 -800 200 L 40 40 0 0 B
|
||||
X SCLK 33 700 900 200 L 40 40 0 0 I C
|
||||
X DIN 34 700 800 200 L 40 40 0 0 I
|
||||
X CS 35 700 1000 200 L 40 40 0 0 I
|
||||
X V+ 36 700 1200 200 L 40 40 0 0 W
|
||||
X DOUT 4 700 700 200 L 40 40 0 0 O
|
||||
X P4 5 -700 500 200 R 40 40 0 0 B
|
||||
X P5 6 -700 400 200 R 40 40 0 0 B
|
||||
X P6 7 -700 300 200 R 40 40 0 0 B
|
||||
X P7 8 -700 200 200 R 40 40 0 0 B
|
||||
X P8 9 -700 100 200 R 40 40 0 0 B
|
||||
ENDDRAW
|
||||
ENDDEF
|
||||
#
|
||||
#End Library
|
||||
|
@ -1,3 +1,3 @@
|
||||
EESchema-DOCLIB Version 2.0
|
||||
#
|
||||
#End Doc Library
|
||||
EESchema-DOCLIB Version 2.0
|
||||
#
|
||||
#End Doc Library
|
||||
|
@ -1,15 +1,15 @@
|
||||
EESchema-LIBRARY Version 2.4
|
||||
#encoding utf-8
|
||||
#
|
||||
# TPS73733QDRBRQ1
|
||||
#
|
||||
DEF TPS73733QDRBRQ1 U 0 40 Y Y 1 F N
|
||||
F0 "U" 0 -400 50 H V C CNN
|
||||
F1 "TPS73733QDRBRQ1" 0 450 50 H V C CNN
|
||||
F2 "" 0 0 50 H I C CNN
|
||||
F3 "" 0 0 50 H I C CNN
|
||||
DRAW
|
||||
ENDDRAW
|
||||
ENDDEF
|
||||
#
|
||||
#End Library
|
||||
EESchema-LIBRARY Version 2.4
|
||||
#encoding utf-8
|
||||
#
|
||||
# TPS73733QDRBRQ1
|
||||
#
|
||||
DEF TPS73733QDRBRQ1 U 0 40 Y Y 1 F N
|
||||
F0 "U" 0 -400 50 H V C CNN
|
||||
F1 "TPS73733QDRBRQ1" 0 450 50 H V C CNN
|
||||
F2 "" 0 0 50 H I C CNN
|
||||
F3 "" 0 0 50 H I C CNN
|
||||
DRAW
|
||||
ENDDRAW
|
||||
ENDDEF
|
||||
#
|
||||
#End Library
|
||||
|
@ -1,58 +1,58 @@
|
||||
|
||||
(module SOP80P1030X264-36N (layer F.Cu) (tedit 5E702418)
|
||||
(descr "")
|
||||
(fp_text reference REF** (at -2.415 -8.587 0) (layer F.SilkS)
|
||||
(effects (font (size 1.0 1.0) (thickness 0.015)))
|
||||
)
|
||||
(fp_text value SOP80P1030X264-36N (at 5.84 8.587 0) (layer F.Fab)
|
||||
(effects (font (size 1.0 1.0) (thickness 0.015)))
|
||||
)
|
||||
(fp_circle (center -6.51 -7.34) (end -6.41 -7.34) (layer F.SilkS) (width 0.2))
|
||||
(fp_circle (center -6.51 -7.34) (end -6.41 -7.34) (layer F.Fab) (width 0.2))
|
||||
(fp_line (start -3.8 -7.775) (end 3.8 -7.775) (layer F.Fab) (width 0.127))
|
||||
(fp_line (start -3.8 7.775) (end 3.8 7.775) (layer F.Fab) (width 0.127))
|
||||
(fp_line (start -3.8 -7.775) (end 3.8 -7.775) (layer F.SilkS) (width 0.127))
|
||||
(fp_line (start -3.8 7.775) (end 3.8 7.775) (layer F.SilkS) (width 0.127))
|
||||
(fp_line (start -3.8 -7.775) (end -3.8 7.775) (layer F.Fab) (width 0.127))
|
||||
(fp_line (start 3.8 -7.775) (end 3.8 7.775) (layer F.Fab) (width 0.127))
|
||||
(fp_line (start -5.865 -8.025) (end 5.865 -8.025) (layer F.CrtYd) (width 0.05))
|
||||
(fp_line (start -5.865 8.025) (end 5.865 8.025) (layer F.CrtYd) (width 0.05))
|
||||
(fp_line (start -5.865 -8.025) (end -5.865 8.025) (layer F.CrtYd) (width 0.05))
|
||||
(fp_line (start 5.865 -8.025) (end 5.865 8.025) (layer F.CrtYd) (width 0.05))
|
||||
(pad 1 smd rect (at -4.72 -6.8) (size 1.79 0.54) (layers F.Cu F.Mask F.Paste))
|
||||
(pad 2 smd rect (at -4.72 -6.0) (size 1.79 0.54) (layers F.Cu F.Mask F.Paste))
|
||||
(pad 3 smd rect (at -4.72 -5.2) (size 1.79 0.54) (layers F.Cu F.Mask F.Paste))
|
||||
(pad 4 smd rect (at -4.72 -4.4) (size 1.79 0.54) (layers F.Cu F.Mask F.Paste))
|
||||
(pad 5 smd rect (at -4.72 -3.6) (size 1.79 0.54) (layers F.Cu F.Mask F.Paste))
|
||||
(pad 6 smd rect (at -4.72 -2.8) (size 1.79 0.54) (layers F.Cu F.Mask F.Paste))
|
||||
(pad 7 smd rect (at -4.72 -2.0) (size 1.79 0.54) (layers F.Cu F.Mask F.Paste))
|
||||
(pad 8 smd rect (at -4.72 -1.2) (size 1.79 0.54) (layers F.Cu F.Mask F.Paste))
|
||||
(pad 9 smd rect (at -4.72 -0.4) (size 1.79 0.54) (layers F.Cu F.Mask F.Paste))
|
||||
(pad 10 smd rect (at -4.72 0.4) (size 1.79 0.54) (layers F.Cu F.Mask F.Paste))
|
||||
(pad 11 smd rect (at -4.72 1.2) (size 1.79 0.54) (layers F.Cu F.Mask F.Paste))
|
||||
(pad 12 smd rect (at -4.72 2.0) (size 1.79 0.54) (layers F.Cu F.Mask F.Paste))
|
||||
(pad 13 smd rect (at -4.72 2.8) (size 1.79 0.54) (layers F.Cu F.Mask F.Paste))
|
||||
(pad 14 smd rect (at -4.72 3.6) (size 1.79 0.54) (layers F.Cu F.Mask F.Paste))
|
||||
(pad 15 smd rect (at -4.72 4.4) (size 1.79 0.54) (layers F.Cu F.Mask F.Paste))
|
||||
(pad 16 smd rect (at -4.72 5.2) (size 1.79 0.54) (layers F.Cu F.Mask F.Paste))
|
||||
(pad 17 smd rect (at -4.72 6.0) (size 1.79 0.54) (layers F.Cu F.Mask F.Paste))
|
||||
(pad 18 smd rect (at -4.72 6.8) (size 1.79 0.54) (layers F.Cu F.Mask F.Paste))
|
||||
(pad 19 smd rect (at 4.72 6.8) (size 1.79 0.54) (layers F.Cu F.Mask F.Paste))
|
||||
(pad 20 smd rect (at 4.72 6.0) (size 1.79 0.54) (layers F.Cu F.Mask F.Paste))
|
||||
(pad 21 smd rect (at 4.72 5.2) (size 1.79 0.54) (layers F.Cu F.Mask F.Paste))
|
||||
(pad 22 smd rect (at 4.72 4.4) (size 1.79 0.54) (layers F.Cu F.Mask F.Paste))
|
||||
(pad 23 smd rect (at 4.72 3.6) (size 1.79 0.54) (layers F.Cu F.Mask F.Paste))
|
||||
(pad 24 smd rect (at 4.72 2.8) (size 1.79 0.54) (layers F.Cu F.Mask F.Paste))
|
||||
(pad 25 smd rect (at 4.72 2.0) (size 1.79 0.54) (layers F.Cu F.Mask F.Paste))
|
||||
(pad 26 smd rect (at 4.72 1.2) (size 1.79 0.54) (layers F.Cu F.Mask F.Paste))
|
||||
(pad 27 smd rect (at 4.72 0.4) (size 1.79 0.54) (layers F.Cu F.Mask F.Paste))
|
||||
(pad 28 smd rect (at 4.72 -0.4) (size 1.79 0.54) (layers F.Cu F.Mask F.Paste))
|
||||
(pad 29 smd rect (at 4.72 -1.2) (size 1.79 0.54) (layers F.Cu F.Mask F.Paste))
|
||||
(pad 30 smd rect (at 4.72 -2.0) (size 1.79 0.54) (layers F.Cu F.Mask F.Paste))
|
||||
(pad 31 smd rect (at 4.72 -2.8) (size 1.79 0.54) (layers F.Cu F.Mask F.Paste))
|
||||
(pad 32 smd rect (at 4.72 -3.6) (size 1.79 0.54) (layers F.Cu F.Mask F.Paste))
|
||||
(pad 33 smd rect (at 4.72 -4.4) (size 1.79 0.54) (layers F.Cu F.Mask F.Paste))
|
||||
(pad 34 smd rect (at 4.72 -5.2) (size 1.79 0.54) (layers F.Cu F.Mask F.Paste))
|
||||
(pad 35 smd rect (at 4.72 -6.0) (size 1.79 0.54) (layers F.Cu F.Mask F.Paste))
|
||||
(pad 36 smd rect (at 4.72 -6.8) (size 1.79 0.54) (layers F.Cu F.Mask F.Paste))
|
||||
|
||||
(module SOP80P1030X264-36N (layer F.Cu) (tedit 5E702418)
|
||||
(descr "")
|
||||
(fp_text reference REF** (at -2.415 -8.587 0) (layer F.SilkS)
|
||||
(effects (font (size 1.0 1.0) (thickness 0.015)))
|
||||
)
|
||||
(fp_text value SOP80P1030X264-36N (at 5.84 8.587 0) (layer F.Fab)
|
||||
(effects (font (size 1.0 1.0) (thickness 0.015)))
|
||||
)
|
||||
(fp_circle (center -6.51 -7.34) (end -6.41 -7.34) (layer F.SilkS) (width 0.2))
|
||||
(fp_circle (center -6.51 -7.34) (end -6.41 -7.34) (layer F.Fab) (width 0.2))
|
||||
(fp_line (start -3.8 -7.775) (end 3.8 -7.775) (layer F.Fab) (width 0.127))
|
||||
(fp_line (start -3.8 7.775) (end 3.8 7.775) (layer F.Fab) (width 0.127))
|
||||
(fp_line (start -3.8 -7.775) (end 3.8 -7.775) (layer F.SilkS) (width 0.127))
|
||||
(fp_line (start -3.8 7.775) (end 3.8 7.775) (layer F.SilkS) (width 0.127))
|
||||
(fp_line (start -3.8 -7.775) (end -3.8 7.775) (layer F.Fab) (width 0.127))
|
||||
(fp_line (start 3.8 -7.775) (end 3.8 7.775) (layer F.Fab) (width 0.127))
|
||||
(fp_line (start -5.865 -8.025) (end 5.865 -8.025) (layer F.CrtYd) (width 0.05))
|
||||
(fp_line (start -5.865 8.025) (end 5.865 8.025) (layer F.CrtYd) (width 0.05))
|
||||
(fp_line (start -5.865 -8.025) (end -5.865 8.025) (layer F.CrtYd) (width 0.05))
|
||||
(fp_line (start 5.865 -8.025) (end 5.865 8.025) (layer F.CrtYd) (width 0.05))
|
||||
(pad 1 smd rect (at -4.72 -6.8) (size 1.79 0.54) (layers F.Cu F.Mask F.Paste))
|
||||
(pad 2 smd rect (at -4.72 -6.0) (size 1.79 0.54) (layers F.Cu F.Mask F.Paste))
|
||||
(pad 3 smd rect (at -4.72 -5.2) (size 1.79 0.54) (layers F.Cu F.Mask F.Paste))
|
||||
(pad 4 smd rect (at -4.72 -4.4) (size 1.79 0.54) (layers F.Cu F.Mask F.Paste))
|
||||
(pad 5 smd rect (at -4.72 -3.6) (size 1.79 0.54) (layers F.Cu F.Mask F.Paste))
|
||||
(pad 6 smd rect (at -4.72 -2.8) (size 1.79 0.54) (layers F.Cu F.Mask F.Paste))
|
||||
(pad 7 smd rect (at -4.72 -2.0) (size 1.79 0.54) (layers F.Cu F.Mask F.Paste))
|
||||
(pad 8 smd rect (at -4.72 -1.2) (size 1.79 0.54) (layers F.Cu F.Mask F.Paste))
|
||||
(pad 9 smd rect (at -4.72 -0.4) (size 1.79 0.54) (layers F.Cu F.Mask F.Paste))
|
||||
(pad 10 smd rect (at -4.72 0.4) (size 1.79 0.54) (layers F.Cu F.Mask F.Paste))
|
||||
(pad 11 smd rect (at -4.72 1.2) (size 1.79 0.54) (layers F.Cu F.Mask F.Paste))
|
||||
(pad 12 smd rect (at -4.72 2.0) (size 1.79 0.54) (layers F.Cu F.Mask F.Paste))
|
||||
(pad 13 smd rect (at -4.72 2.8) (size 1.79 0.54) (layers F.Cu F.Mask F.Paste))
|
||||
(pad 14 smd rect (at -4.72 3.6) (size 1.79 0.54) (layers F.Cu F.Mask F.Paste))
|
||||
(pad 15 smd rect (at -4.72 4.4) (size 1.79 0.54) (layers F.Cu F.Mask F.Paste))
|
||||
(pad 16 smd rect (at -4.72 5.2) (size 1.79 0.54) (layers F.Cu F.Mask F.Paste))
|
||||
(pad 17 smd rect (at -4.72 6.0) (size 1.79 0.54) (layers F.Cu F.Mask F.Paste))
|
||||
(pad 18 smd rect (at -4.72 6.8) (size 1.79 0.54) (layers F.Cu F.Mask F.Paste))
|
||||
(pad 19 smd rect (at 4.72 6.8) (size 1.79 0.54) (layers F.Cu F.Mask F.Paste))
|
||||
(pad 20 smd rect (at 4.72 6.0) (size 1.79 0.54) (layers F.Cu F.Mask F.Paste))
|
||||
(pad 21 smd rect (at 4.72 5.2) (size 1.79 0.54) (layers F.Cu F.Mask F.Paste))
|
||||
(pad 22 smd rect (at 4.72 4.4) (size 1.79 0.54) (layers F.Cu F.Mask F.Paste))
|
||||
(pad 23 smd rect (at 4.72 3.6) (size 1.79 0.54) (layers F.Cu F.Mask F.Paste))
|
||||
(pad 24 smd rect (at 4.72 2.8) (size 1.79 0.54) (layers F.Cu F.Mask F.Paste))
|
||||
(pad 25 smd rect (at 4.72 2.0) (size 1.79 0.54) (layers F.Cu F.Mask F.Paste))
|
||||
(pad 26 smd rect (at 4.72 1.2) (size 1.79 0.54) (layers F.Cu F.Mask F.Paste))
|
||||
(pad 27 smd rect (at 4.72 0.4) (size 1.79 0.54) (layers F.Cu F.Mask F.Paste))
|
||||
(pad 28 smd rect (at 4.72 -0.4) (size 1.79 0.54) (layers F.Cu F.Mask F.Paste))
|
||||
(pad 29 smd rect (at 4.72 -1.2) (size 1.79 0.54) (layers F.Cu F.Mask F.Paste))
|
||||
(pad 30 smd rect (at 4.72 -2.0) (size 1.79 0.54) (layers F.Cu F.Mask F.Paste))
|
||||
(pad 31 smd rect (at 4.72 -2.8) (size 1.79 0.54) (layers F.Cu F.Mask F.Paste))
|
||||
(pad 32 smd rect (at 4.72 -3.6) (size 1.79 0.54) (layers F.Cu F.Mask F.Paste))
|
||||
(pad 33 smd rect (at 4.72 -4.4) (size 1.79 0.54) (layers F.Cu F.Mask F.Paste))
|
||||
(pad 34 smd rect (at 4.72 -5.2) (size 1.79 0.54) (layers F.Cu F.Mask F.Paste))
|
||||
(pad 35 smd rect (at 4.72 -6.0) (size 1.79 0.54) (layers F.Cu F.Mask F.Paste))
|
||||
(pad 36 smd rect (at 4.72 -6.8) (size 1.79 0.54) (layers F.Cu F.Mask F.Paste))
|
||||
)
|
File diff suppressed because it is too large
Load Diff
File diff suppressed because it is too large
Load Diff
File diff suppressed because it is too large
Load Diff
@ -1,43 +1,43 @@
|
||||
update=Sun 19 Apr 2020 04:53:03 PM CDT
|
||||
version=1
|
||||
last_client=kicad
|
||||
[general]
|
||||
version=1
|
||||
RootSch=
|
||||
BoardNm=
|
||||
[pcbnew]
|
||||
version=1
|
||||
LastNetListRead=
|
||||
UseCmpFile=1
|
||||
PadDrill=0.600000000000
|
||||
PadDrillOvalY=0.600000000000
|
||||
PadSizeH=1.500000000000
|
||||
PadSizeV=1.500000000000
|
||||
PcbTextSizeV=1.500000000000
|
||||
PcbTextSizeH=1.500000000000
|
||||
PcbTextThickness=0.300000000000
|
||||
ModuleTextSizeV=1.000000000000
|
||||
ModuleTextSizeH=1.000000000000
|
||||
ModuleTextSizeThickness=0.150000000000
|
||||
SolderMaskClearance=0.000000000000
|
||||
SolderMaskMinWidth=0.000000000000
|
||||
DrawSegmentWidth=0.200000000000
|
||||
BoardOutlineThickness=0.100000000000
|
||||
ModuleOutlineThickness=0.150000000000
|
||||
[cvpcb]
|
||||
version=1
|
||||
NetIExt=net
|
||||
[eeschema]
|
||||
version=1
|
||||
LibDir=
|
||||
[eeschema/libraries]
|
||||
[schematic_editor]
|
||||
version=1
|
||||
PageLayoutDescrFile=
|
||||
PlotDirectoryName=
|
||||
SubpartIdSeparator=0
|
||||
SubpartFirstId=65
|
||||
NetFmtName=
|
||||
SpiceAjustPassiveValues=0
|
||||
LabSize=50
|
||||
ERC_TestSimilarLabels=1
|
||||
update=Sun 19 Apr 2020 04:53:03 PM CDT
|
||||
version=1
|
||||
last_client=kicad
|
||||
[general]
|
||||
version=1
|
||||
RootSch=
|
||||
BoardNm=
|
||||
[pcbnew]
|
||||
version=1
|
||||
LastNetListRead=
|
||||
UseCmpFile=1
|
||||
PadDrill=0.600000000000
|
||||
PadDrillOvalY=0.600000000000
|
||||
PadSizeH=1.500000000000
|
||||
PadSizeV=1.500000000000
|
||||
PcbTextSizeV=1.500000000000
|
||||
PcbTextSizeH=1.500000000000
|
||||
PcbTextThickness=0.300000000000
|
||||
ModuleTextSizeV=1.000000000000
|
||||
ModuleTextSizeH=1.000000000000
|
||||
ModuleTextSizeThickness=0.150000000000
|
||||
SolderMaskClearance=0.000000000000
|
||||
SolderMaskMinWidth=0.000000000000
|
||||
DrawSegmentWidth=0.200000000000
|
||||
BoardOutlineThickness=0.100000000000
|
||||
ModuleOutlineThickness=0.150000000000
|
||||
[cvpcb]
|
||||
version=1
|
||||
NetIExt=net
|
||||
[eeschema]
|
||||
version=1
|
||||
LibDir=
|
||||
[eeschema/libraries]
|
||||
[schematic_editor]
|
||||
version=1
|
||||
PageLayoutDescrFile=
|
||||
PlotDirectoryName=
|
||||
SubpartIdSeparator=0
|
||||
SubpartFirstId=65
|
||||
NetFmtName=
|
||||
SpiceAjustPassiveValues=0
|
||||
LabSize=50
|
||||
ERC_TestSimilarLabels=1
|
||||
|
@ -1,228 +1,228 @@
|
||||
EESchema Schematic File Version 4
|
||||
EELAYER 30 0
|
||||
EELAYER END
|
||||
$Descr A 11000 8500
|
||||
encoding utf-8
|
||||
Sheet 1 5
|
||||
Title "Project Oracle"
|
||||
Date "2020-03-16"
|
||||
Rev "v0.1"
|
||||
Comp ""
|
||||
Comment1 ""
|
||||
Comment2 ""
|
||||
Comment3 ""
|
||||
Comment4 ""
|
||||
$EndDescr
|
||||
$Sheet
|
||||
S 5800 3900 3000 2000
|
||||
U 5E7872D3
|
||||
F0 "s_Power" 50
|
||||
F1 "Power.sch" 50
|
||||
$EndSheet
|
||||
Text Notes 800 1500 0 50 ~ 0
|
||||
Brain -- ATSAME54P20A will controll peripherals, \nincluding an IO extender which,\n will handler the control of the screen \n(mikroe board with SSD1963)\n\n\nEverything in this schematic is relative to the \nbrain. As in, MASTER means brain.
|
||||
Text GLabel 900 6250 0 50 Input ~ 0
|
||||
g_3v3
|
||||
Text GLabel 1800 6250 0 50 Input ~ 0
|
||||
g_5v
|
||||
$Sheet
|
||||
S 5750 850 3100 2000
|
||||
U 5E8589A7
|
||||
F0 "s_SCREEN_INTF" 50
|
||||
F1 "SCREEN_INTF.sch" 50
|
||||
F2 "MASTER_SPI_CLK" I L 5750 1100 50
|
||||
F3 "MASTER_SPI_MISO" I L 5750 1200 50
|
||||
F4 "MASTER_SPI_MOSI" I L 5750 1300 50
|
||||
F5 "~IO_EXPANDER_CS" I L 5750 1450 50
|
||||
F6 "~TFT_CS" I L 5750 1550 50
|
||||
F7 "~TFT_RD" I L 5750 1650 50
|
||||
F8 "~TFT_WR" I L 5750 1750 50
|
||||
F9 "TFT_RSDC" I L 5750 1850 50
|
||||
F10 "~TFT_RST" I L 5750 2000 50
|
||||
F11 "TFT_STB" I L 5750 2100 50
|
||||
F12 "TFT_TOUCH_SDA" I L 5750 2200 50
|
||||
F13 "TFT_TOUCH_SCL" I L 5750 2300 50
|
||||
F14 "TFT_TOUCH_INT" I L 5750 2550 50
|
||||
F15 "TFT_TE" I L 5750 2650 50
|
||||
$EndSheet
|
||||
Wire Wire Line
|
||||
900 6250 950 6250
|
||||
$Comp
|
||||
L power:+3V3 #PWR0101
|
||||
U 1 1 5E97BC15
|
||||
P 1200 6250
|
||||
F 0 "#PWR0101" H 1200 6100 50 0001 C CNN
|
||||
F 1 "+3V3" H 1215 6423 50 0000 C CNN
|
||||
F 2 "" H 1200 6250 50 0001 C CNN
|
||||
F 3 "" H 1200 6250 50 0001 C CNN
|
||||
1 1200 6250
|
||||
1 0 0 -1
|
||||
$EndComp
|
||||
$Comp
|
||||
L power:+5V #PWR0102
|
||||
U 1 1 5E97C21D
|
||||
P 2150 6250
|
||||
F 0 "#PWR0102" H 2150 6100 50 0001 C CNN
|
||||
F 1 "+5V" H 2165 6423 50 0000 C CNN
|
||||
F 2 "" H 2150 6250 50 0001 C CNN
|
||||
F 3 "" H 2150 6250 50 0001 C CNN
|
||||
1 2150 6250
|
||||
1 0 0 -1
|
||||
$EndComp
|
||||
$Comp
|
||||
L power:PWR_FLAG #FLG0101
|
||||
U 1 1 5E97C674
|
||||
P 950 5850
|
||||
F 0 "#FLG0101" H 950 5925 50 0001 C CNN
|
||||
F 1 "PWR_FLAG" H 950 6023 50 0000 C CNN
|
||||
F 2 "" H 950 5850 50 0001 C CNN
|
||||
F 3 "~" H 950 5850 50 0001 C CNN
|
||||
1 950 5850
|
||||
1 0 0 -1
|
||||
$EndComp
|
||||
Wire Wire Line
|
||||
950 6250 950 5850
|
||||
Connection ~ 950 6250
|
||||
Wire Wire Line
|
||||
950 6250 1200 6250
|
||||
$Comp
|
||||
L power:GND #PWR0103
|
||||
U 1 1 5E97DBEE
|
||||
P 2600 6250
|
||||
F 0 "#PWR0103" H 2600 6000 50 0001 C CNN
|
||||
F 1 "GND" H 2605 6077 50 0000 C CNN
|
||||
F 2 "" H 2600 6250 50 0001 C CNN
|
||||
F 3 "" H 2600 6250 50 0001 C CNN
|
||||
1 2600 6250
|
||||
1 0 0 -1
|
||||
$EndComp
|
||||
Wire Wire Line
|
||||
1800 6250 1900 6250
|
||||
$Comp
|
||||
L power:PWR_FLAG #FLG0102
|
||||
U 1 1 5E97F87F
|
||||
P 1900 5850
|
||||
F 0 "#FLG0102" H 1900 5925 50 0001 C CNN
|
||||
F 1 "PWR_FLAG" H 1900 6023 50 0000 C CNN
|
||||
F 2 "" H 1900 5850 50 0001 C CNN
|
||||
F 3 "~" H 1900 5850 50 0001 C CNN
|
||||
1 1900 5850
|
||||
1 0 0 -1
|
||||
$EndComp
|
||||
Wire Wire Line
|
||||
1900 6250 1900 5850
|
||||
Connection ~ 1900 6250
|
||||
Wire Wire Line
|
||||
1900 6250 2150 6250
|
||||
$Comp
|
||||
L power:PWR_FLAG #FLG0103
|
||||
U 1 1 5E980A5B
|
||||
P 2600 5850
|
||||
F 0 "#FLG0103" H 2600 5925 50 0001 C CNN
|
||||
F 1 "PWR_FLAG" H 2600 6023 50 0000 C CNN
|
||||
F 2 "" H 2600 5850 50 0001 C CNN
|
||||
F 3 "~" H 2600 5850 50 0001 C CNN
|
||||
1 2600 5850
|
||||
1 0 0 -1
|
||||
$EndComp
|
||||
Wire Wire Line
|
||||
2600 6250 2600 5850
|
||||
Text Label 4050 1150 0 50 ~ 0
|
||||
DEBUG_TX
|
||||
Wire Wire Line
|
||||
4000 1150 4050 1150
|
||||
Wire Wire Line
|
||||
4000 1250 4050 1250
|
||||
Text Label 4050 1250 0 50 ~ 0
|
||||
DEBUG_RX
|
||||
Wire Wire Line
|
||||
4000 1350 4050 1350
|
||||
Wire Wire Line
|
||||
4000 1450 4050 1450
|
||||
Wire Wire Line
|
||||
4000 1550 4050 1550
|
||||
Wire Wire Line
|
||||
4000 1650 4050 1650
|
||||
Wire Wire Line
|
||||
4000 1750 4050 1750
|
||||
Wire Wire Line
|
||||
4000 1850 4050 1850
|
||||
Wire Wire Line
|
||||
4000 1950 4050 1950
|
||||
Wire Wire Line
|
||||
4000 2050 4050 2050
|
||||
Text Label 4050 1350 0 50 ~ 0
|
||||
MASTER_SPI_MOSI
|
||||
Text Label 4050 1450 0 50 ~ 0
|
||||
MASTER_SPI_MISO
|
||||
Text Label 4050 1550 0 50 ~ 0
|
||||
MASTER_SPI_CLK
|
||||
Text Label 4050 1650 0 50 ~ 0
|
||||
~TFT_CS
|
||||
Text Label 5700 1300 2 50 ~ 0
|
||||
MASTER_SPI_MOSI
|
||||
Wire Wire Line
|
||||
5700 1200 5750 1200
|
||||
Text Label 5700 1200 2 50 ~ 0
|
||||
MASTER_SPI_MISO
|
||||
Wire Wire Line
|
||||
5700 1300 5750 1300
|
||||
Text Label 5700 1100 2 50 ~ 0
|
||||
MASTER_SPI_CLK
|
||||
Wire Wire Line
|
||||
5700 1100 5750 1100
|
||||
Text Label 5700 1550 2 50 ~ 0
|
||||
~TFT_CS
|
||||
Wire Wire Line
|
||||
5700 1550 5750 1550
|
||||
Text Label 4050 1950 0 50 ~ 0
|
||||
MASTER_I2C_SDA
|
||||
Text Label 4050 2050 0 50 ~ 0
|
||||
MASTER_I2C_SCL
|
||||
Text Label 5700 2200 2 50 ~ 0
|
||||
MASTER_I2C_SDA
|
||||
Text Label 5700 2300 2 50 ~ 0
|
||||
MASTER_I2C_SCL
|
||||
Wire Wire Line
|
||||
5750 2200 5700 2200
|
||||
Wire Wire Line
|
||||
5750 2300 5700 2300
|
||||
Wire Wire Line
|
||||
3950 3550 4050 3550
|
||||
Wire Wire Line
|
||||
3950 3450 4050 3450
|
||||
Text Label 4050 3550 0 50 ~ 0
|
||||
DEBUG_RX
|
||||
Text Label 4050 3450 0 50 ~ 0
|
||||
DEBUG_TX
|
||||
$Sheet
|
||||
S 650 3350 3300 1900
|
||||
U 5E7C0F59
|
||||
F0 "s_USB_INTF.sch" 50
|
||||
F1 "USB_INTF.sch" 50
|
||||
F2 "DEBUG_TX" I R 3950 3450 50
|
||||
F3 "DEBUG_RX" I R 3950 3550 50
|
||||
F4 "FTDI_5V" I R 3950 3750 50
|
||||
F5 "FTDI_3V3" I R 3950 3850 50
|
||||
$EndSheet
|
||||
$Sheet
|
||||
S 750 800 3250 2350
|
||||
U 5E805E4F
|
||||
F0 "s_BRAIN" 50
|
||||
F1 "BRAIN.sch" 50
|
||||
F2 "DEBUG_TX" I R 4000 1150 50
|
||||
F3 "DEBUG_RX" I R 4000 1250 50
|
||||
F4 "MASTER_SPI_MOSI" I R 4000 1350 50
|
||||
F5 "MASTER_SPI_MISO" I R 4000 1450 50
|
||||
F6 "MASTER_SPI_CLK" I R 4000 1550 50
|
||||
F7 "~FLASH_MEM_CS" I R 4000 1750 50
|
||||
F8 "MASTER_I2C_SDA" I R 4000 1950 50
|
||||
F9 "MASTER_I2C_SCL" I R 4000 2050 50
|
||||
F10 "~IO_EXPANDER_CS" I R 4000 1850 50
|
||||
F11 "~TFT_CS" I R 4000 1650 50
|
||||
F12 "~TFT_WR" I R 4000 2150 50
|
||||
F13 "~TFT_RD" I R 4000 2250 50
|
||||
F14 "TFT_RSDC" I R 4000 2350 50
|
||||
F15 "~TFT_RST" I R 4000 2450 50
|
||||
$EndSheet
|
||||
$EndSCHEMATC
|
||||
EESchema Schematic File Version 4
|
||||
EELAYER 30 0
|
||||
EELAYER END
|
||||
$Descr A 11000 8500
|
||||
encoding utf-8
|
||||
Sheet 1 5
|
||||
Title "Project Oracle"
|
||||
Date "2020-03-16"
|
||||
Rev "v0.1"
|
||||
Comp ""
|
||||
Comment1 ""
|
||||
Comment2 ""
|
||||
Comment3 ""
|
||||
Comment4 ""
|
||||
$EndDescr
|
||||
$Sheet
|
||||
S 5800 3900 3000 2000
|
||||
U 5E7872D3
|
||||
F0 "s_Power" 50
|
||||
F1 "Power.sch" 50
|
||||
$EndSheet
|
||||
Text Notes 800 1500 0 50 ~ 0
|
||||
Brain -- ATSAME54P20A will controll peripherals, \nincluding an IO extender which,\n will handler the control of the screen \n(mikroe board with SSD1963)\n\n\nEverything in this schematic is relative to the \nbrain. As in, MASTER means brain.
|
||||
Text GLabel 900 6250 0 50 Input ~ 0
|
||||
g_3v3
|
||||
Text GLabel 1800 6250 0 50 Input ~ 0
|
||||
g_5v
|
||||
$Sheet
|
||||
S 5750 850 3100 2000
|
||||
U 5E8589A7
|
||||
F0 "s_SCREEN_INTF" 50
|
||||
F1 "SCREEN_INTF.sch" 50
|
||||
F2 "MASTER_SPI_CLK" I L 5750 1100 50
|
||||
F3 "MASTER_SPI_MISO" I L 5750 1200 50
|
||||
F4 "MASTER_SPI_MOSI" I L 5750 1300 50
|
||||
F5 "~IO_EXPANDER_CS" I L 5750 1450 50
|
||||
F6 "~TFT_CS" I L 5750 1550 50
|
||||
F7 "~TFT_RD" I L 5750 1650 50
|
||||
F8 "~TFT_WR" I L 5750 1750 50
|
||||
F9 "TFT_RSDC" I L 5750 1850 50
|
||||
F10 "~TFT_RST" I L 5750 2000 50
|
||||
F11 "TFT_STB" I L 5750 2100 50
|
||||
F12 "TFT_TOUCH_SDA" I L 5750 2200 50
|
||||
F13 "TFT_TOUCH_SCL" I L 5750 2300 50
|
||||
F14 "TFT_TOUCH_INT" I L 5750 2550 50
|
||||
F15 "TFT_TE" I L 5750 2650 50
|
||||
$EndSheet
|
||||
Wire Wire Line
|
||||
900 6250 950 6250
|
||||
$Comp
|
||||
L power:+3V3 #PWR0101
|
||||
U 1 1 5E97BC15
|
||||
P 1200 6250
|
||||
F 0 "#PWR0101" H 1200 6100 50 0001 C CNN
|
||||
F 1 "+3V3" H 1215 6423 50 0000 C CNN
|
||||
F 2 "" H 1200 6250 50 0001 C CNN
|
||||
F 3 "" H 1200 6250 50 0001 C CNN
|
||||
1 1200 6250
|
||||
1 0 0 -1
|
||||
$EndComp
|
||||
$Comp
|
||||
L power:+5V #PWR0102
|
||||
U 1 1 5E97C21D
|
||||
P 2150 6250
|
||||
F 0 "#PWR0102" H 2150 6100 50 0001 C CNN
|
||||
F 1 "+5V" H 2165 6423 50 0000 C CNN
|
||||
F 2 "" H 2150 6250 50 0001 C CNN
|
||||
F 3 "" H 2150 6250 50 0001 C CNN
|
||||
1 2150 6250
|
||||
1 0 0 -1
|
||||
$EndComp
|
||||
$Comp
|
||||
L power:PWR_FLAG #FLG0101
|
||||
U 1 1 5E97C674
|
||||
P 950 5850
|
||||
F 0 "#FLG0101" H 950 5925 50 0001 C CNN
|
||||
F 1 "PWR_FLAG" H 950 6023 50 0000 C CNN
|
||||
F 2 "" H 950 5850 50 0001 C CNN
|
||||
F 3 "~" H 950 5850 50 0001 C CNN
|
||||
1 950 5850
|
||||
1 0 0 -1
|
||||
$EndComp
|
||||
Wire Wire Line
|
||||
950 6250 950 5850
|
||||
Connection ~ 950 6250
|
||||
Wire Wire Line
|
||||
950 6250 1200 6250
|
||||
$Comp
|
||||
L power:GND #PWR0103
|
||||
U 1 1 5E97DBEE
|
||||
P 2600 6250
|
||||
F 0 "#PWR0103" H 2600 6000 50 0001 C CNN
|
||||
F 1 "GND" H 2605 6077 50 0000 C CNN
|
||||
F 2 "" H 2600 6250 50 0001 C CNN
|
||||
F 3 "" H 2600 6250 50 0001 C CNN
|
||||
1 2600 6250
|
||||
1 0 0 -1
|
||||
$EndComp
|
||||
Wire Wire Line
|
||||
1800 6250 1900 6250
|
||||
$Comp
|
||||
L power:PWR_FLAG #FLG0102
|
||||
U 1 1 5E97F87F
|
||||
P 1900 5850
|
||||
F 0 "#FLG0102" H 1900 5925 50 0001 C CNN
|
||||
F 1 "PWR_FLAG" H 1900 6023 50 0000 C CNN
|
||||
F 2 "" H 1900 5850 50 0001 C CNN
|
||||
F 3 "~" H 1900 5850 50 0001 C CNN
|
||||
1 1900 5850
|
||||
1 0 0 -1
|
||||
$EndComp
|
||||
Wire Wire Line
|
||||
1900 6250 1900 5850
|
||||
Connection ~ 1900 6250
|
||||
Wire Wire Line
|
||||
1900 6250 2150 6250
|
||||
$Comp
|
||||
L power:PWR_FLAG #FLG0103
|
||||
U 1 1 5E980A5B
|
||||
P 2600 5850
|
||||
F 0 "#FLG0103" H 2600 5925 50 0001 C CNN
|
||||
F 1 "PWR_FLAG" H 2600 6023 50 0000 C CNN
|
||||
F 2 "" H 2600 5850 50 0001 C CNN
|
||||
F 3 "~" H 2600 5850 50 0001 C CNN
|
||||
1 2600 5850
|
||||
1 0 0 -1
|
||||
$EndComp
|
||||
Wire Wire Line
|
||||
2600 6250 2600 5850
|
||||
Text Label 4050 1150 0 50 ~ 0
|
||||
DEBUG_TX
|
||||
Wire Wire Line
|
||||
4000 1150 4050 1150
|
||||
Wire Wire Line
|
||||
4000 1250 4050 1250
|
||||
Text Label 4050 1250 0 50 ~ 0
|
||||
DEBUG_RX
|
||||
Wire Wire Line
|
||||
4000 1350 4050 1350
|
||||
Wire Wire Line
|
||||
4000 1450 4050 1450
|
||||
Wire Wire Line
|
||||
4000 1550 4050 1550
|
||||
Wire Wire Line
|
||||
4000 1650 4050 1650
|
||||
Wire Wire Line
|
||||
4000 1750 4050 1750
|
||||
Wire Wire Line
|
||||
4000 1850 4050 1850
|
||||
Wire Wire Line
|
||||
4000 1950 4050 1950
|
||||
Wire Wire Line
|
||||
4000 2050 4050 2050
|
||||
Text Label 4050 1350 0 50 ~ 0
|
||||
MASTER_SPI_MOSI
|
||||
Text Label 4050 1450 0 50 ~ 0
|
||||
MASTER_SPI_MISO
|
||||
Text Label 4050 1550 0 50 ~ 0
|
||||
MASTER_SPI_CLK
|
||||
Text Label 4050 1650 0 50 ~ 0
|
||||
~TFT_CS
|
||||
Text Label 5700 1300 2 50 ~ 0
|
||||
MASTER_SPI_MOSI
|
||||
Wire Wire Line
|
||||
5700 1200 5750 1200
|
||||
Text Label 5700 1200 2 50 ~ 0
|
||||
MASTER_SPI_MISO
|
||||
Wire Wire Line
|
||||
5700 1300 5750 1300
|
||||
Text Label 5700 1100 2 50 ~ 0
|
||||
MASTER_SPI_CLK
|
||||
Wire Wire Line
|
||||
5700 1100 5750 1100
|
||||
Text Label 5700 1550 2 50 ~ 0
|
||||
~TFT_CS
|
||||
Wire Wire Line
|
||||
5700 1550 5750 1550
|
||||
Text Label 4050 1950 0 50 ~ 0
|
||||
MASTER_I2C_SDA
|
||||
Text Label 4050 2050 0 50 ~ 0
|
||||
MASTER_I2C_SCL
|
||||
Text Label 5700 2200 2 50 ~ 0
|
||||
MASTER_I2C_SDA
|
||||
Text Label 5700 2300 2 50 ~ 0
|
||||
MASTER_I2C_SCL
|
||||
Wire Wire Line
|
||||
5750 2200 5700 2200
|
||||
Wire Wire Line
|
||||
5750 2300 5700 2300
|
||||
Wire Wire Line
|
||||
3950 3550 4050 3550
|
||||
Wire Wire Line
|
||||
3950 3450 4050 3450
|
||||
Text Label 4050 3550 0 50 ~ 0
|
||||
DEBUG_RX
|
||||
Text Label 4050 3450 0 50 ~ 0
|
||||
DEBUG_TX
|
||||
$Sheet
|
||||
S 650 3350 3300 1900
|
||||
U 5E7C0F59
|
||||
F0 "s_USB_INTF.sch" 50
|
||||
F1 "USB_INTF.sch" 50
|
||||
F2 "DEBUG_TX" I R 3950 3450 50
|
||||
F3 "DEBUG_RX" I R 3950 3550 50
|
||||
F4 "FTDI_5V" I R 3950 3750 50
|
||||
F5 "FTDI_3V3" I R 3950 3850 50
|
||||
$EndSheet
|
||||
$Sheet
|
||||
S 750 800 3250 2350
|
||||
U 5E805E4F
|
||||
F0 "s_BRAIN" 50
|
||||
F1 "BRAIN.sch" 50
|
||||
F2 "DEBUG_TX" I R 4000 1150 50
|
||||
F3 "DEBUG_RX" I R 4000 1250 50
|
||||
F4 "MASTER_SPI_MOSI" I R 4000 1350 50
|
||||
F5 "MASTER_SPI_MISO" I R 4000 1450 50
|
||||
F6 "MASTER_SPI_CLK" I R 4000 1550 50
|
||||
F7 "~FLASH_MEM_CS" I R 4000 1750 50
|
||||
F8 "MASTER_I2C_SDA" I R 4000 1950 50
|
||||
F9 "MASTER_I2C_SCL" I R 4000 2050 50
|
||||
F10 "~IO_EXPANDER_CS" I R 4000 1850 50
|
||||
F11 "~TFT_CS" I R 4000 1650 50
|
||||
F12 "~TFT_WR" I R 4000 2150 50
|
||||
F13 "~TFT_RD" I R 4000 2250 50
|
||||
F14 "TFT_RSDC" I R 4000 2350 50
|
||||
F15 "~TFT_RST" I R 4000 2450 50
|
||||
$EndSheet
|
||||
$EndSCHEMATC
|
||||
|
@ -1,228 +1,228 @@
|
||||
EESchema Schematic File Version 4
|
||||
EELAYER 30 0
|
||||
EELAYER END
|
||||
$Descr A 11000 8500
|
||||
encoding utf-8
|
||||
Sheet 1 5
|
||||
Title "Project Oracle"
|
||||
Date "2020-03-16"
|
||||
Rev "v0.1"
|
||||
Comp ""
|
||||
Comment1 ""
|
||||
Comment2 ""
|
||||
Comment3 ""
|
||||
Comment4 ""
|
||||
$EndDescr
|
||||
$Sheet
|
||||
S 5800 3900 3000 2000
|
||||
U 5E7872D3
|
||||
F0 "s_Power" 50
|
||||
F1 "Power.sch" 50
|
||||
$EndSheet
|
||||
Text Notes 800 1500 0 50 ~ 0
|
||||
Brain -- ATSAME54P20A will controll peripherals, \nincluding an IO extender which,\n will handler the control of the screen \n(mikroe board with SSD1963)\n\n\nEverything in this schematic is relative to the \nbrain. As in, MASTER means brain.
|
||||
Text GLabel 900 6250 0 50 Input ~ 0
|
||||
g_3v3
|
||||
Text GLabel 1800 6250 0 50 Input ~ 0
|
||||
g_5v
|
||||
$Sheet
|
||||
S 5750 850 3100 2000
|
||||
U 5E8589A7
|
||||
F0 "s_SCREEN_INTF" 50
|
||||
F1 "SCREEN_INTF.sch" 50
|
||||
F2 "MASTER_SPI_CLK" I L 5750 1100 50
|
||||
F3 "MASTER_SPI_MISO" I L 5750 1200 50
|
||||
F4 "MASTER_SPI_MOSI" I L 5750 1300 50
|
||||
F5 "~IO_EXPANDER_CS" I L 5750 1450 50
|
||||
F6 "~TFT_CS" I L 5750 1550 50
|
||||
F7 "~TFT_RD" I L 5750 1650 50
|
||||
F8 "~TFT_WR" I L 5750 1750 50
|
||||
F9 "TFT_RSDC" I L 5750 1850 50
|
||||
F10 "~TFT_RST" I L 5750 2000 50
|
||||
F11 "TFT_STB" I L 5750 2100 50
|
||||
F12 "TFT_TOUCH_SDA" I L 5750 2200 50
|
||||
F13 "TFT_TOUCH_SCL" I L 5750 2300 50
|
||||
F14 "TFT_TOUCH_INT" I L 5750 2550 50
|
||||
F15 "TFT_TE" I L 5750 2650 50
|
||||
$EndSheet
|
||||
Wire Wire Line
|
||||
900 6250 950 6250
|
||||
$Comp
|
||||
L power:+3V3 #PWR0101
|
||||
U 1 1 5E97BC15
|
||||
P 1200 6250
|
||||
F 0 "#PWR0101" H 1200 6100 50 0001 C CNN
|
||||
F 1 "+3V3" H 1215 6423 50 0000 C CNN
|
||||
F 2 "" H 1200 6250 50 0001 C CNN
|
||||
F 3 "" H 1200 6250 50 0001 C CNN
|
||||
1 1200 6250
|
||||
1 0 0 -1
|
||||
$EndComp
|
||||
$Comp
|
||||
L power:+5V #PWR0102
|
||||
U 1 1 5E97C21D
|
||||
P 2150 6250
|
||||
F 0 "#PWR0102" H 2150 6100 50 0001 C CNN
|
||||
F 1 "+5V" H 2165 6423 50 0000 C CNN
|
||||
F 2 "" H 2150 6250 50 0001 C CNN
|
||||
F 3 "" H 2150 6250 50 0001 C CNN
|
||||
1 2150 6250
|
||||
1 0 0 -1
|
||||
$EndComp
|
||||
$Comp
|
||||
L power:PWR_FLAG #FLG0101
|
||||
U 1 1 5E97C674
|
||||
P 950 5850
|
||||
F 0 "#FLG0101" H 950 5925 50 0001 C CNN
|
||||
F 1 "PWR_FLAG" H 950 6023 50 0000 C CNN
|
||||
F 2 "" H 950 5850 50 0001 C CNN
|
||||
F 3 "~" H 950 5850 50 0001 C CNN
|
||||
1 950 5850
|
||||
1 0 0 -1
|
||||
$EndComp
|
||||
Wire Wire Line
|
||||
950 6250 950 5850
|
||||
Connection ~ 950 6250
|
||||
Wire Wire Line
|
||||
950 6250 1200 6250
|
||||
$Comp
|
||||
L power:GND #PWR0103
|
||||
U 1 1 5E97DBEE
|
||||
P 2600 6250
|
||||
F 0 "#PWR0103" H 2600 6000 50 0001 C CNN
|
||||
F 1 "GND" H 2605 6077 50 0000 C CNN
|
||||
F 2 "" H 2600 6250 50 0001 C CNN
|
||||
F 3 "" H 2600 6250 50 0001 C CNN
|
||||
1 2600 6250
|
||||
1 0 0 -1
|
||||
$EndComp
|
||||
Wire Wire Line
|
||||
1800 6250 1900 6250
|
||||
$Comp
|
||||
L power:PWR_FLAG #FLG0102
|
||||
U 1 1 5E97F87F
|
||||
P 1900 5850
|
||||
F 0 "#FLG0102" H 1900 5925 50 0001 C CNN
|
||||
F 1 "PWR_FLAG" H 1900 6023 50 0000 C CNN
|
||||
F 2 "" H 1900 5850 50 0001 C CNN
|
||||
F 3 "~" H 1900 5850 50 0001 C CNN
|
||||
1 1900 5850
|
||||
1 0 0 -1
|
||||
$EndComp
|
||||
Wire Wire Line
|
||||
1900 6250 1900 5850
|
||||
Connection ~ 1900 6250
|
||||
Wire Wire Line
|
||||
1900 6250 2150 6250
|
||||
$Comp
|
||||
L power:PWR_FLAG #FLG0103
|
||||
U 1 1 5E980A5B
|
||||
P 2600 5850
|
||||
F 0 "#FLG0103" H 2600 5925 50 0001 C CNN
|
||||
F 1 "PWR_FLAG" H 2600 6023 50 0000 C CNN
|
||||
F 2 "" H 2600 5850 50 0001 C CNN
|
||||
F 3 "~" H 2600 5850 50 0001 C CNN
|
||||
1 2600 5850
|
||||
1 0 0 -1
|
||||
$EndComp
|
||||
Wire Wire Line
|
||||
2600 6250 2600 5850
|
||||
Text Label 4050 1150 0 50 ~ 0
|
||||
DEBUG_TX
|
||||
Wire Wire Line
|
||||
4000 1150 4050 1150
|
||||
Wire Wire Line
|
||||
4000 1250 4050 1250
|
||||
Text Label 4050 1250 0 50 ~ 0
|
||||
DEBUG_RX
|
||||
Wire Wire Line
|
||||
4000 1350 4050 1350
|
||||
Wire Wire Line
|
||||
4000 1450 4050 1450
|
||||
Wire Wire Line
|
||||
4000 1550 4050 1550
|
||||
Wire Wire Line
|
||||
4000 1650 4050 1650
|
||||
Wire Wire Line
|
||||
4000 1750 4050 1750
|
||||
Wire Wire Line
|
||||
4000 1850 4050 1850
|
||||
Wire Wire Line
|
||||
4000 1950 4050 1950
|
||||
Wire Wire Line
|
||||
4000 2050 4050 2050
|
||||
Text Label 4050 1350 0 50 ~ 0
|
||||
MASTER_SPI_MOSI
|
||||
Text Label 4050 1450 0 50 ~ 0
|
||||
MASTER_SPI_MISO
|
||||
Text Label 4050 1550 0 50 ~ 0
|
||||
MASTER_SPI_CLK
|
||||
Text Label 4050 1650 0 50 ~ 0
|
||||
~TFT_CS
|
||||
Text Label 5700 1300 2 50 ~ 0
|
||||
MASTER_SPI_MOSI
|
||||
Wire Wire Line
|
||||
5700 1200 5750 1200
|
||||
Text Label 5700 1200 2 50 ~ 0
|
||||
MASTER_SPI_MISO
|
||||
Wire Wire Line
|
||||
5700 1300 5750 1300
|
||||
Text Label 5700 1100 2 50 ~ 0
|
||||
MASTER_SPI_CLK
|
||||
Wire Wire Line
|
||||
5700 1100 5750 1100
|
||||
Text Label 5700 1550 2 50 ~ 0
|
||||
~TFT_CS
|
||||
Wire Wire Line
|
||||
5700 1550 5750 1550
|
||||
Text Label 4050 1950 0 50 ~ 0
|
||||
MASTER_I2C_SDA
|
||||
Text Label 4050 2050 0 50 ~ 0
|
||||
MASTER_I2C_SCL
|
||||
Text Label 5700 2200 2 50 ~ 0
|
||||
MASTER_I2C_SDA
|
||||
Text Label 5700 2300 2 50 ~ 0
|
||||
MASTER_I2C_SCL
|
||||
Wire Wire Line
|
||||
5750 2200 5700 2200
|
||||
Wire Wire Line
|
||||
5750 2300 5700 2300
|
||||
Wire Wire Line
|
||||
3950 3550 4050 3550
|
||||
Wire Wire Line
|
||||
3950 3450 4050 3450
|
||||
Text Label 4050 3550 0 50 ~ 0
|
||||
DEBUG_RX
|
||||
Text Label 4050 3450 0 50 ~ 0
|
||||
DEBUG_TX
|
||||
$Sheet
|
||||
S 650 3350 3300 1900
|
||||
U 5E7C0F59
|
||||
F0 "s_USB_INTF.sch" 50
|
||||
F1 "USB_INTF.sch" 50
|
||||
F2 "DEBUG_TX" I R 3950 3450 50
|
||||
F3 "DEBUG_RX" I R 3950 3550 50
|
||||
F4 "FTDI_5V" I R 3950 3750 50
|
||||
F5 "FTDI_3V3" I R 3950 3850 50
|
||||
$EndSheet
|
||||
$Sheet
|
||||
S 750 800 3250 2350
|
||||
U 5E805E4F
|
||||
F0 "s_BRAIN" 50
|
||||
F1 "BRAIN.sch" 50
|
||||
F2 "DEBUG_TX" I R 4000 1150 50
|
||||
F3 "DEBUG_RX" I R 4000 1250 50
|
||||
F4 "MASTER_SPI_MOSI" I R 4000 1350 50
|
||||
F5 "MASTER_SPI_MISO" I R 4000 1450 50
|
||||
F6 "MASTER_SPI_CLK" I R 4000 1550 50
|
||||
F7 "~FLASH_MEM_CS" I R 4000 1750 50
|
||||
F8 "MASTER_I2C_SDA" I R 4000 1950 50
|
||||
F9 "MASTER_I2C_SCL" I R 4000 2050 50
|
||||
F10 "~IO_EXPANDER_CS" I R 4000 1850 50
|
||||
F11 "~TFT_CS" I R 4000 1650 50
|
||||
F12 "~TFT_WR" I R 4000 2150 50
|
||||
F13 "~TFT_RD" I R 4000 2250 50
|
||||
F14 "TFT_RSDC" I R 4000 2350 50
|
||||
F15 "~TFT_RST" I R 4000 2450 50
|
||||
$EndSheet
|
||||
$EndSCHEMATC
|
||||
EESchema Schematic File Version 4
|
||||
EELAYER 30 0
|
||||
EELAYER END
|
||||
$Descr A 11000 8500
|
||||
encoding utf-8
|
||||
Sheet 1 5
|
||||
Title "Project Oracle"
|
||||
Date "2020-03-16"
|
||||
Rev "v0.1"
|
||||
Comp ""
|
||||
Comment1 ""
|
||||
Comment2 ""
|
||||
Comment3 ""
|
||||
Comment4 ""
|
||||
$EndDescr
|
||||
$Sheet
|
||||
S 5800 3900 3000 2000
|
||||
U 5E7872D3
|
||||
F0 "s_Power" 50
|
||||
F1 "Power.sch" 50
|
||||
$EndSheet
|
||||
Text Notes 800 1500 0 50 ~ 0
|
||||
Brain -- ATSAME54P20A will controll peripherals, \nincluding an IO extender which,\n will handler the control of the screen \n(mikroe board with SSD1963)\n\n\nEverything in this schematic is relative to the \nbrain. As in, MASTER means brain.
|
||||
Text GLabel 900 6250 0 50 Input ~ 0
|
||||
g_3v3
|
||||
Text GLabel 1800 6250 0 50 Input ~ 0
|
||||
g_5v
|
||||
$Sheet
|
||||
S 5750 850 3100 2000
|
||||
U 5E8589A7
|
||||
F0 "s_SCREEN_INTF" 50
|
||||
F1 "SCREEN_INTF.sch" 50
|
||||
F2 "MASTER_SPI_CLK" I L 5750 1100 50
|
||||
F3 "MASTER_SPI_MISO" I L 5750 1200 50
|
||||
F4 "MASTER_SPI_MOSI" I L 5750 1300 50
|
||||
F5 "~IO_EXPANDER_CS" I L 5750 1450 50
|
||||
F6 "~TFT_CS" I L 5750 1550 50
|
||||
F7 "~TFT_RD" I L 5750 1650 50
|
||||
F8 "~TFT_WR" I L 5750 1750 50
|
||||
F9 "TFT_RSDC" I L 5750 1850 50
|
||||
F10 "~TFT_RST" I L 5750 2000 50
|
||||
F11 "TFT_STB" I L 5750 2100 50
|
||||
F12 "TFT_TOUCH_SDA" I L 5750 2200 50
|
||||
F13 "TFT_TOUCH_SCL" I L 5750 2300 50
|
||||
F14 "TFT_TOUCH_INT" I L 5750 2550 50
|
||||
F15 "TFT_TE" I L 5750 2650 50
|
||||
$EndSheet
|
||||
Wire Wire Line
|
||||
900 6250 950 6250
|
||||
$Comp
|
||||
L power:+3V3 #PWR0101
|
||||
U 1 1 5E97BC15
|
||||
P 1200 6250
|
||||
F 0 "#PWR0101" H 1200 6100 50 0001 C CNN
|
||||
F 1 "+3V3" H 1215 6423 50 0000 C CNN
|
||||
F 2 "" H 1200 6250 50 0001 C CNN
|
||||
F 3 "" H 1200 6250 50 0001 C CNN
|
||||
1 1200 6250
|
||||
1 0 0 -1
|
||||
$EndComp
|
||||
$Comp
|
||||
L power:+5V #PWR0102
|
||||
U 1 1 5E97C21D
|
||||
P 2150 6250
|
||||
F 0 "#PWR0102" H 2150 6100 50 0001 C CNN
|
||||
F 1 "+5V" H 2165 6423 50 0000 C CNN
|
||||
F 2 "" H 2150 6250 50 0001 C CNN
|
||||
F 3 "" H 2150 6250 50 0001 C CNN
|
||||
1 2150 6250
|
||||
1 0 0 -1
|
||||
$EndComp
|
||||
$Comp
|
||||
L power:PWR_FLAG #FLG0101
|
||||
U 1 1 5E97C674
|
||||
P 950 5850
|
||||
F 0 "#FLG0101" H 950 5925 50 0001 C CNN
|
||||
F 1 "PWR_FLAG" H 950 6023 50 0000 C CNN
|
||||
F 2 "" H 950 5850 50 0001 C CNN
|
||||
F 3 "~" H 950 5850 50 0001 C CNN
|
||||
1 950 5850
|
||||
1 0 0 -1
|
||||
$EndComp
|
||||
Wire Wire Line
|
||||
950 6250 950 5850
|
||||
Connection ~ 950 6250
|
||||
Wire Wire Line
|
||||
950 6250 1200 6250
|
||||
$Comp
|
||||
L power:GND #PWR0103
|
||||
U 1 1 5E97DBEE
|
||||
P 2600 6250
|
||||
F 0 "#PWR0103" H 2600 6000 50 0001 C CNN
|
||||
F 1 "GND" H 2605 6077 50 0000 C CNN
|
||||
F 2 "" H 2600 6250 50 0001 C CNN
|
||||
F 3 "" H 2600 6250 50 0001 C CNN
|
||||
1 2600 6250
|
||||
1 0 0 -1
|
||||
$EndComp
|
||||
Wire Wire Line
|
||||
1800 6250 1900 6250
|
||||
$Comp
|
||||
L power:PWR_FLAG #FLG0102
|
||||
U 1 1 5E97F87F
|
||||
P 1900 5850
|
||||
F 0 "#FLG0102" H 1900 5925 50 0001 C CNN
|
||||
F 1 "PWR_FLAG" H 1900 6023 50 0000 C CNN
|
||||
F 2 "" H 1900 5850 50 0001 C CNN
|
||||
F 3 "~" H 1900 5850 50 0001 C CNN
|
||||
1 1900 5850
|
||||
1 0 0 -1
|
||||
$EndComp
|
||||
Wire Wire Line
|
||||
1900 6250 1900 5850
|
||||
Connection ~ 1900 6250
|
||||
Wire Wire Line
|
||||
1900 6250 2150 6250
|
||||
$Comp
|
||||
L power:PWR_FLAG #FLG0103
|
||||
U 1 1 5E980A5B
|
||||
P 2600 5850
|
||||
F 0 "#FLG0103" H 2600 5925 50 0001 C CNN
|
||||
F 1 "PWR_FLAG" H 2600 6023 50 0000 C CNN
|
||||
F 2 "" H 2600 5850 50 0001 C CNN
|
||||
F 3 "~" H 2600 5850 50 0001 C CNN
|
||||
1 2600 5850
|
||||
1 0 0 -1
|
||||
$EndComp
|
||||
Wire Wire Line
|
||||
2600 6250 2600 5850
|
||||
Text Label 4050 1150 0 50 ~ 0
|
||||
DEBUG_TX
|
||||
Wire Wire Line
|
||||
4000 1150 4050 1150
|
||||
Wire Wire Line
|
||||
4000 1250 4050 1250
|
||||
Text Label 4050 1250 0 50 ~ 0
|
||||
DEBUG_RX
|
||||
Wire Wire Line
|
||||
4000 1350 4050 1350
|
||||
Wire Wire Line
|
||||
4000 1450 4050 1450
|
||||
Wire Wire Line
|
||||
4000 1550 4050 1550
|
||||
Wire Wire Line
|
||||
4000 1650 4050 1650
|
||||
Wire Wire Line
|
||||
4000 1750 4050 1750
|
||||
Wire Wire Line
|
||||
4000 1850 4050 1850
|
||||
Wire Wire Line
|
||||
4000 1950 4050 1950
|
||||
Wire Wire Line
|
||||
4000 2050 4050 2050
|
||||
Text Label 4050 1350 0 50 ~ 0
|
||||
MASTER_SPI_MOSI
|
||||
Text Label 4050 1450 0 50 ~ 0
|
||||
MASTER_SPI_MISO
|
||||
Text Label 4050 1550 0 50 ~ 0
|
||||
MASTER_SPI_CLK
|
||||
Text Label 4050 1650 0 50 ~ 0
|
||||
~TFT_CS
|
||||
Text Label 5700 1300 2 50 ~ 0
|
||||
MASTER_SPI_MOSI
|
||||
Wire Wire Line
|
||||
5700 1200 5750 1200
|
||||
Text Label 5700 1200 2 50 ~ 0
|
||||
MASTER_SPI_MISO
|
||||
Wire Wire Line
|
||||
5700 1300 5750 1300
|
||||
Text Label 5700 1100 2 50 ~ 0
|
||||
MASTER_SPI_CLK
|
||||
Wire Wire Line
|
||||
5700 1100 5750 1100
|
||||
Text Label 5700 1550 2 50 ~ 0
|
||||
~TFT_CS
|
||||
Wire Wire Line
|
||||
5700 1550 5750 1550
|
||||
Text Label 4050 1950 0 50 ~ 0
|
||||
MASTER_I2C_SDA
|
||||
Text Label 4050 2050 0 50 ~ 0
|
||||
MASTER_I2C_SCL
|
||||
Text Label 5700 2200 2 50 ~ 0
|
||||
MASTER_I2C_SDA
|
||||
Text Label 5700 2300 2 50 ~ 0
|
||||
MASTER_I2C_SCL
|
||||
Wire Wire Line
|
||||
5750 2200 5700 2200
|
||||
Wire Wire Line
|
||||
5750 2300 5700 2300
|
||||
Wire Wire Line
|
||||
3950 3550 4050 3550
|
||||
Wire Wire Line
|
||||
3950 3450 4050 3450
|
||||
Text Label 4050 3550 0 50 ~ 0
|
||||
DEBUG_RX
|
||||
Text Label 4050 3450 0 50 ~ 0
|
||||
DEBUG_TX
|
||||
$Sheet
|
||||
S 650 3350 3300 1900
|
||||
U 5E7C0F59
|
||||
F0 "s_USB_INTF.sch" 50
|
||||
F1 "USB_INTF.sch" 50
|
||||
F2 "DEBUG_TX" I R 3950 3450 50
|
||||
F3 "DEBUG_RX" I R 3950 3550 50
|
||||
F4 "FTDI_5V" I R 3950 3750 50
|
||||
F5 "FTDI_3V3" I R 3950 3850 50
|
||||
$EndSheet
|
||||
$Sheet
|
||||
S 750 800 3250 2350
|
||||
U 5E805E4F
|
||||
F0 "s_BRAIN" 50
|
||||
F1 "BRAIN.sch" 50
|
||||
F2 "DEBUG_TX" I R 4000 1150 50
|
||||
F3 "DEBUG_RX" I R 4000 1250 50
|
||||
F4 "MASTER_SPI_MOSI" I R 4000 1350 50
|
||||
F5 "MASTER_SPI_MISO" I R 4000 1450 50
|
||||
F6 "MASTER_SPI_CLK" I R 4000 1550 50
|
||||
F7 "~FLASH_MEM_CS" I R 4000 1750 50
|
||||
F8 "MASTER_I2C_SDA" I R 4000 1950 50
|
||||
F9 "MASTER_I2C_SCL" I R 4000 2050 50
|
||||
F10 "~IO_EXPANDER_CS" I R 4000 1850 50
|
||||
F11 "~TFT_CS" I R 4000 1650 50
|
||||
F12 "~TFT_WR" I R 4000 2150 50
|
||||
F13 "~TFT_RD" I R 4000 2250 50
|
||||
F14 "TFT_RSDC" I R 4000 2350 50
|
||||
F15 "~TFT_RST" I R 4000 2450 50
|
||||
$EndSheet
|
||||
$EndSCHEMATC
|
||||
|
@ -1,6 +1,6 @@
|
||||
(sym_lib_table
|
||||
(lib (name same54_dev_board-rescue)(type Legacy)(uri ${KIPRJMOD}/same54_dev_board-rescue.lib)(options "")(descr ""))
|
||||
(lib (name Conn_02x20_LCD_INTF)(type Legacy)(uri ${KIPRJMOD}/libraries/Conn_02x20_LCD_INTF.lib)(options "")(descr ""))
|
||||
(lib (name MAX7301AAX_)(type Legacy)(uri ${KIPRJMOD}/libraries/MAX7301AAX_.lib)(options "")(descr ""))
|
||||
(lib (name TPS73733QDRBRQ1)(type Legacy)(uri ${KIPRJMOD}/libraries/TPS73733QDRBRQ1.lib)(options "")(descr ""))
|
||||
)
|
||||
(sym_lib_table
|
||||
(lib (name same54_dev_board-rescue)(type Legacy)(uri ${KIPRJMOD}/same54_dev_board-rescue.lib)(options "")(descr ""))
|
||||
(lib (name Conn_02x20_LCD_INTF)(type Legacy)(uri ${KIPRJMOD}/libraries/Conn_02x20_LCD_INTF.lib)(options "")(descr ""))
|
||||
(lib (name MAX7301AAX_)(type Legacy)(uri ${KIPRJMOD}/libraries/MAX7301AAX_.lib)(options "")(descr ""))
|
||||
(lib (name TPS73733QDRBRQ1)(type Legacy)(uri ${KIPRJMOD}/libraries/TPS73733QDRBRQ1.lib)(options "")(descr ""))
|
||||
)
|
||||
|
@ -1,17 +1,17 @@
|
||||
# Software Readme
|
||||
|
||||
|
||||
|
||||
## Goals
|
||||
- Fish Tank Controller that will monitor and send updates via wifi (or ethernet idk yet???)
|
||||
|
||||
## To Do
|
||||
- PCB
|
||||
- Decide on core reqs (ex: do i want wifi or NOT)
|
||||
- map pins
|
||||
- create bare software for pin mappings
|
||||
- fix asf4 vomit <<<emoji here>>>
|
||||
- Get make based asf4 project to compile (i have toolchains wtf why no work)
|
||||
## Info
|
||||
|
||||
|
||||
# Software Readme
|
||||
|
||||
|
||||
|
||||
## Goals
|
||||
- Fish Tank Controller that will monitor and send updates via wifi (or ethernet idk yet???)
|
||||
|
||||
## To Do
|
||||
- PCB
|
||||
- Decide on core reqs (ex: do i want wifi or NOT)
|
||||
- map pins
|
||||
- create bare software for pin mappings
|
||||
- fix asf4 vomit <<<emoji here>>>
|
||||
- Get make based asf4 project to compile (i have toolchains wtf why no work)
|
||||
## Info
|
||||
|
||||
|
||||
|
Binary file not shown.
Binary file not shown.
File diff suppressed because it is too large
Load Diff
@ -0,0 +1,6 @@
|
||||
<environment>
|
||||
<configurations/>
|
||||
<device-packs>
|
||||
<device-pack device="ATSAMD21J18A" name="SAMD21_DFP" vendor="Atmel" version="1.3.395"/>
|
||||
</device-packs>
|
||||
</environment>
|
@ -0,0 +1,166 @@
|
||||
<package xmlns:xs="http://www.w3.org/2001/XMLSchema-instance" schemaVersion="1.0" xs:noNamespaceSchemaLocation="PACK.xsd">
|
||||
<vendor>Atmel</vendor>
|
||||
<name>My Project</name>
|
||||
<description>Project generated by Atmel Start</description>
|
||||
<url>http://start.atmel.com/</url>
|
||||
<releases>
|
||||
<release version="1.0.1">Initial version</release>
|
||||
</releases>
|
||||
<taxonomy>
|
||||
<description Cclass="AtmelStart" generator="AtmelStart">Configuration Files generated by Atmel Start</description>
|
||||
</taxonomy>
|
||||
<generators>
|
||||
<generator id="AtmelStart">
|
||||
<description>Atmel Start</description>
|
||||
<select Dname="ATSAMD21J18A" Dvendor="Atmel:3"/>
|
||||
<command>http://start.atmel.com/</command>
|
||||
<files>
|
||||
<file category="generator" name="atmel_start_config.atstart"/>
|
||||
<file attr="template" category="other" name="AtmelStart.env_conf" select="Environment configuration"/>
|
||||
</files>
|
||||
</generator>
|
||||
</generators>
|
||||
<conditions>
|
||||
<condition id="CMSIS Device Startup">
|
||||
<description>Dependency on CMSIS core and Device Startup components</description>
|
||||
<require Cclass="CMSIS" Cgroup="CORE" Cversion="5.1.2"/>
|
||||
<require Cclass="Device" Cgroup="Startup" Cversion="1.3.0"/>
|
||||
</condition>
|
||||
<condition id="ARMCC, GCC, IAR">
|
||||
<require Dname="ATSAMD21J18A"/>
|
||||
<accept Tcompiler="ARMCC"/>
|
||||
<accept Tcompiler="GCC"/>
|
||||
<accept Tcompiler="IAR"/>
|
||||
</condition>
|
||||
<condition id="GCC">
|
||||
<require Dname="ATSAMD21J18A"/>
|
||||
<accept Tcompiler="GCC"/>
|
||||
</condition>
|
||||
</conditions>
|
||||
<components generator="AtmelStart">
|
||||
<component Cclass="AtmelStart" Cgroup="Framework" Cversion="1.0.0" condition="CMSIS Device Startup">
|
||||
<description>Atmel Start Framework</description>
|
||||
<RTE_Components_h>#define ATMEL_START</RTE_Components_h>
|
||||
<files>
|
||||
<file category="doc" condition="ARMCC, GCC, IAR" name="hal/documentation/usart_sync.rst"/>
|
||||
<file category="header" condition="ARMCC, GCC, IAR" name="hal/include/hal_atomic.h"/>
|
||||
<file category="header" condition="ARMCC, GCC, IAR" name="hal/include/hal_delay.h"/>
|
||||
<file category="header" condition="ARMCC, GCC, IAR" name="hal/include/hal_gpio.h"/>
|
||||
<file category="header" condition="ARMCC, GCC, IAR" name="hal/include/hal_init.h"/>
|
||||
<file category="header" condition="ARMCC, GCC, IAR" name="hal/include/hal_io.h"/>
|
||||
<file category="header" condition="ARMCC, GCC, IAR" name="hal/include/hal_sleep.h"/>
|
||||
<file category="header" condition="ARMCC, GCC, IAR" name="hal/include/hpl_core.h"/>
|
||||
<file category="header" condition="ARMCC, GCC, IAR" name="hal/include/hpl_delay.h"/>
|
||||
<file category="header" condition="ARMCC, GCC, IAR" name="hal/include/hpl_dma.h"/>
|
||||
<file category="header" condition="ARMCC, GCC, IAR" name="hal/include/hpl_gpio.h"/>
|
||||
<file category="header" condition="ARMCC, GCC, IAR" name="hal/include/hpl_i2c_m_async.h"/>
|
||||
<file category="header" condition="ARMCC, GCC, IAR" name="hal/include/hpl_i2c_m_sync.h"/>
|
||||
<file category="header" condition="ARMCC, GCC, IAR" name="hal/include/hpl_i2c_s_async.h"/>
|
||||
<file category="header" condition="ARMCC, GCC, IAR" name="hal/include/hpl_i2c_s_sync.h"/>
|
||||
<file category="header" condition="ARMCC, GCC, IAR" name="hal/include/hpl_init.h"/>
|
||||
<file category="header" condition="ARMCC, GCC, IAR" name="hal/include/hpl_irq.h"/>
|
||||
<file category="header" condition="ARMCC, GCC, IAR" name="hal/include/hpl_sleep.h"/>
|
||||
<file category="header" condition="ARMCC, GCC, IAR" name="hal/include/hpl_spi.h"/>
|
||||
<file category="header" condition="ARMCC, GCC, IAR" name="hal/include/hpl_spi_async.h"/>
|
||||
<file category="header" condition="ARMCC, GCC, IAR" name="hal/include/hpl_spi_sync.h"/>
|
||||
<file category="header" condition="ARMCC, GCC, IAR" name="hal/include/hpl_usart.h"/>
|
||||
<file category="source" condition="ARMCC, GCC, IAR" name="hal/src/hal_atomic.c"/>
|
||||
<file category="source" condition="ARMCC, GCC, IAR" name="hal/src/hal_delay.c"/>
|
||||
<file category="source" condition="ARMCC, GCC, IAR" name="hal/src/hal_gpio.c"/>
|
||||
<file category="source" condition="ARMCC, GCC, IAR" name="hal/src/hal_init.c"/>
|
||||
<file category="source" condition="ARMCC, GCC, IAR" name="hal/src/hal_io.c"/>
|
||||
<file category="source" condition="ARMCC, GCC, IAR" name="hal/src/hal_sleep.c"/>
|
||||
<file category="header" condition="ARMCC, GCC, IAR" name="hal/utils/include/compiler.h"/>
|
||||
<file category="header" condition="ARMCC, GCC, IAR" name="hal/utils/include/err_codes.h"/>
|
||||
<file category="header" condition="ARMCC, GCC, IAR" name="hal/utils/include/events.h"/>
|
||||
<file category="header" condition="ARMCC, GCC, IAR" name="hal/utils/include/utils.h"/>
|
||||
<file category="header" condition="ARMCC, GCC, IAR" name="hal/utils/include/utils_assert.h"/>
|
||||
<file category="header" condition="ARMCC, GCC, IAR" name="hal/utils/include/utils_event.h"/>
|
||||
<file category="header" condition="ARMCC, GCC, IAR" name="hal/utils/include/utils_increment_macro.h"/>
|
||||
<file category="header" condition="ARMCC, GCC, IAR" name="hal/utils/include/utils_list.h"/>
|
||||
<file category="header" condition="ARMCC, GCC, IAR" name="hal/utils/include/utils_repeat_macro.h"/>
|
||||
<file category="source" condition="ARMCC, GCC, IAR" name="hal/utils/src/utils_assert.c"/>
|
||||
<file category="source" condition="ARMCC, GCC, IAR" name="hal/utils/src/utils_event.c"/>
|
||||
<file category="source" condition="ARMCC, GCC, IAR" name="hal/utils/src/utils_list.c"/>
|
||||
<file category="source" condition="GCC" name="hal/utils/src/utils_syscalls.c"/>
|
||||
<file category="header" condition="ARMCC, GCC, IAR" name="hri/hri_ac_d21.h"/>
|
||||
<file category="header" condition="ARMCC, GCC, IAR" name="hri/hri_adc_d21.h"/>
|
||||
<file category="header" condition="ARMCC, GCC, IAR" name="hri/hri_d21.h"/>
|
||||
<file category="header" condition="ARMCC, GCC, IAR" name="hri/hri_dac_d21.h"/>
|
||||
<file category="header" condition="ARMCC, GCC, IAR" name="hri/hri_dmac_d21.h"/>
|
||||
<file category="header" condition="ARMCC, GCC, IAR" name="hri/hri_dsu_d21.h"/>
|
||||
<file category="header" condition="ARMCC, GCC, IAR" name="hri/hri_eic_d21.h"/>
|
||||
<file category="header" condition="ARMCC, GCC, IAR" name="hri/hri_evsys_d21.h"/>
|
||||
<file category="header" condition="ARMCC, GCC, IAR" name="hri/hri_gclk_d21.h"/>
|
||||
<file category="header" condition="ARMCC, GCC, IAR" name="hri/hri_hmatrixb_d21.h"/>
|
||||
<file category="header" condition="ARMCC, GCC, IAR" name="hri/hri_i2s_d21.h"/>
|
||||
<file category="header" condition="ARMCC, GCC, IAR" name="hri/hri_mtb_d21.h"/>
|
||||
<file category="header" condition="ARMCC, GCC, IAR" name="hri/hri_nvic_d21.h"/>
|
||||
<file category="header" condition="ARMCC, GCC, IAR" name="hri/hri_nvmctrl_d21.h"/>
|
||||
<file category="header" condition="ARMCC, GCC, IAR" name="hri/hri_pac_d21.h"/>
|
||||
<file category="header" condition="ARMCC, GCC, IAR" name="hri/hri_pm_d21.h"/>
|
||||
<file category="header" condition="ARMCC, GCC, IAR" name="hri/hri_port_d21.h"/>
|
||||
<file category="header" condition="ARMCC, GCC, IAR" name="hri/hri_rtc_d21.h"/>
|
||||
<file category="header" condition="ARMCC, GCC, IAR" name="hri/hri_sercom_d21.h"/>
|
||||
<file category="header" condition="ARMCC, GCC, IAR" name="hri/hri_sysctrl_d21.h"/>
|
||||
<file category="header" condition="ARMCC, GCC, IAR" name="hri/hri_systemcontrol_d21.h"/>
|
||||
<file category="header" condition="ARMCC, GCC, IAR" name="hri/hri_systick_d21.h"/>
|
||||
<file category="header" condition="ARMCC, GCC, IAR" name="hri/hri_tc_d21.h"/>
|
||||
<file category="header" condition="ARMCC, GCC, IAR" name="hri/hri_tcc_d21.h"/>
|
||||
<file category="header" condition="ARMCC, GCC, IAR" name="hri/hri_usb_d21.h"/>
|
||||
<file category="header" condition="ARMCC, GCC, IAR" name="hri/hri_wdt_d21.h"/>
|
||||
<file category="source" condition="ARMCC, GCC, IAR" name="main.c"/>
|
||||
<file category="source" condition="ARMCC, GCC, IAR" name="driver_init.c"/>
|
||||
<file category="header" condition="ARMCC, GCC, IAR" name="driver_init.h"/>
|
||||
<file category="header" condition="ARMCC, GCC, IAR" name="atmel_start_pins.h"/>
|
||||
<file category="header" condition="ARMCC, GCC, IAR" name="examples/driver_examples.h"/>
|
||||
<file category="source" condition="ARMCC, GCC, IAR" name="examples/driver_examples.c"/>
|
||||
<file category="header" condition="ARMCC, GCC, IAR" name="hal/include/hal_usart_sync.h"/>
|
||||
<file category="header" condition="ARMCC, GCC, IAR" name="hal/include/hpl_missing_features.h"/>
|
||||
<file category="header" condition="ARMCC, GCC, IAR" name="hal/include/hpl_reset.h"/>
|
||||
<file category="header" condition="ARMCC, GCC, IAR" name="hal/include/hpl_spi_m_async.h"/>
|
||||
<file category="header" condition="ARMCC, GCC, IAR" name="hal/include/hpl_spi_m_dma.h"/>
|
||||
<file category="header" condition="ARMCC, GCC, IAR" name="hal/include/hpl_spi_m_sync.h"/>
|
||||
<file category="header" condition="ARMCC, GCC, IAR" name="hal/include/hpl_spi_s_async.h"/>
|
||||
<file category="header" condition="ARMCC, GCC, IAR" name="hal/include/hpl_spi_s_sync.h"/>
|
||||
<file category="header" condition="ARMCC, GCC, IAR" name="hal/include/hpl_usart_async.h"/>
|
||||
<file category="header" condition="ARMCC, GCC, IAR" name="hal/include/hpl_usart_sync.h"/>
|
||||
<file category="source" condition="ARMCC, GCC, IAR" name="hal/src/hal_usart_sync.c"/>
|
||||
<file category="header" condition="ARMCC, GCC, IAR" name="hal/utils/include/parts.h"/>
|
||||
<file category="source" condition="ARMCC, GCC, IAR" name="hpl/core/hpl_core_m0plus_base.c"/>
|
||||
<file category="header" condition="ARMCC, GCC, IAR" name="hpl/core/hpl_core_port.h"/>
|
||||
<file category="source" condition="ARMCC, GCC, IAR" name="hpl/core/hpl_init.c"/>
|
||||
<file category="source" condition="ARMCC, GCC, IAR" name="hpl/dmac/hpl_dmac.c"/>
|
||||
<file category="source" condition="ARMCC, GCC, IAR" name="hpl/gclk/hpl_gclk.c"/>
|
||||
<file category="header" condition="ARMCC, GCC, IAR" name="hpl/gclk/hpl_gclk_base.h"/>
|
||||
<file category="source" condition="ARMCC, GCC, IAR" name="hpl/pm/hpl_pm.c"/>
|
||||
<file category="header" condition="ARMCC, GCC, IAR" name="hpl/pm/hpl_pm_base.h"/>
|
||||
<file category="header" condition="ARMCC, GCC, IAR" name="hpl/port/hpl_gpio_base.h"/>
|
||||
<file category="source" condition="ARMCC, GCC, IAR" name="hpl/sercom/hpl_sercom.c"/>
|
||||
<file category="source" condition="ARMCC, GCC, IAR" name="hpl/sysctrl/hpl_sysctrl.c"/>
|
||||
<file category="header" condition="ARMCC, GCC, IAR" name="atmel_start.h"/>
|
||||
<file category="source" condition="ARMCC, GCC, IAR" name="atmel_start.c"/>
|
||||
<file attr="config" category="header" condition="ARMCC, GCC, IAR" name="config/hpl_dmac_config.h"/>
|
||||
<file attr="config" category="header" condition="ARMCC, GCC, IAR" name="config/hpl_gclk_config.h"/>
|
||||
<file attr="config" category="header" condition="ARMCC, GCC, IAR" name="config/hpl_pm_config.h"/>
|
||||
<file attr="config" category="header" condition="ARMCC, GCC, IAR" name="config/hpl_sercom_config.h"/>
|
||||
<file attr="config" category="header" condition="ARMCC, GCC, IAR" name="config/hpl_sysctrl_config.h"/>
|
||||
<file attr="config" category="header" condition="ARMCC, GCC, IAR" name="config/peripheral_clk_config.h"/>
|
||||
<file category="include" condition="ARMCC, GCC, IAR" name=""/>
|
||||
<file category="include" condition="ARMCC, GCC, IAR" name="config"/>
|
||||
<file category="include" condition="ARMCC, GCC, IAR" name="examples"/>
|
||||
<file category="include" condition="ARMCC, GCC, IAR" name="hal/include"/>
|
||||
<file category="include" condition="ARMCC, GCC, IAR" name="hal/utils/include"/>
|
||||
<file category="include" condition="ARMCC, GCC, IAR" name="hpl/core"/>
|
||||
<file category="include" condition="ARMCC, GCC, IAR" name="hpl/dmac"/>
|
||||
<file category="include" condition="ARMCC, GCC, IAR" name="hpl/gclk"/>
|
||||
<file category="include" condition="ARMCC, GCC, IAR" name="hpl/pm"/>
|
||||
<file category="include" condition="ARMCC, GCC, IAR" name="hpl/port"/>
|
||||
<file category="include" condition="ARMCC, GCC, IAR" name="hpl/sercom"/>
|
||||
<file category="include" condition="ARMCC, GCC, IAR" name="hpl/sysctrl"/>
|
||||
<file category="include" condition="ARMCC, GCC, IAR" name="hri"/>
|
||||
<file category="include" condition="ARMCC, GCC, IAR" name=""/>
|
||||
</files>
|
||||
</component>
|
||||
</components>
|
||||
</package>
|
@ -0,0 +1,865 @@
|
||||
/**************************************************************************//**
|
||||
* @file cmsis_armcc.h
|
||||
* @brief CMSIS compiler ARMCC (Arm Compiler 5) header file
|
||||
* @version V5.0.4
|
||||
* @date 10. January 2018
|
||||
******************************************************************************/
|
||||
/*
|
||||
* Copyright (c) 2009-2018 Arm Limited. All rights reserved.
|
||||
*
|
||||
* SPDX-License-Identifier: Apache-2.0
|
||||
*
|
||||
* Licensed under the Apache License, Version 2.0 (the License); you may
|
||||
* not use this file except in compliance with the License.
|
||||
* You may obtain a copy of the License at
|
||||
*
|
||||
* www.apache.org/licenses/LICENSE-2.0
|
||||
*
|
||||
* Unless required by applicable law or agreed to in writing, software
|
||||
* distributed under the License is distributed on an AS IS BASIS, WITHOUT
|
||||
* WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
|
||||
* See the License for the specific language governing permissions and
|
||||
* limitations under the License.
|
||||
*/
|
||||
|
||||
#ifndef __CMSIS_ARMCC_H
|
||||
#define __CMSIS_ARMCC_H
|
||||
|
||||
|
||||
#if defined(__ARMCC_VERSION) && (__ARMCC_VERSION < 400677)
|
||||
#error "Please use Arm Compiler Toolchain V4.0.677 or later!"
|
||||
#endif
|
||||
|
||||
/* CMSIS compiler control architecture macros */
|
||||
#if ((defined (__TARGET_ARCH_6_M ) && (__TARGET_ARCH_6_M == 1)) || \
|
||||
(defined (__TARGET_ARCH_6S_M ) && (__TARGET_ARCH_6S_M == 1)) )
|
||||
#define __ARM_ARCH_6M__ 1
|
||||
#endif
|
||||
|
||||
#if (defined (__TARGET_ARCH_7_M ) && (__TARGET_ARCH_7_M == 1))
|
||||
#define __ARM_ARCH_7M__ 1
|
||||
#endif
|
||||
|
||||
#if (defined (__TARGET_ARCH_7E_M) && (__TARGET_ARCH_7E_M == 1))
|
||||
#define __ARM_ARCH_7EM__ 1
|
||||
#endif
|
||||
|
||||
/* __ARM_ARCH_8M_BASE__ not applicable */
|
||||
/* __ARM_ARCH_8M_MAIN__ not applicable */
|
||||
|
||||
|
||||
/* CMSIS compiler specific defines */
|
||||
#ifndef __ASM
|
||||
#define __ASM __asm
|
||||
#endif
|
||||
#ifndef __INLINE
|
||||
#define __INLINE __inline
|
||||
#endif
|
||||
#ifndef __STATIC_INLINE
|
||||
#define __STATIC_INLINE static __inline
|
||||
#endif
|
||||
#ifndef __STATIC_FORCEINLINE
|
||||
#define __STATIC_FORCEINLINE static __forceinline
|
||||
#endif
|
||||
#ifndef __NO_RETURN
|
||||
#define __NO_RETURN __declspec(noreturn)
|
||||
#endif
|
||||
#ifndef __USED
|
||||
#define __USED __attribute__((used))
|
||||
#endif
|
||||
#ifndef __WEAK
|
||||
#define __WEAK __attribute__((weak))
|
||||
#endif
|
||||
#ifndef __PACKED
|
||||
#define __PACKED __attribute__((packed))
|
||||
#endif
|
||||
#ifndef __PACKED_STRUCT
|
||||
#define __PACKED_STRUCT __packed struct
|
||||
#endif
|
||||
#ifndef __PACKED_UNION
|
||||
#define __PACKED_UNION __packed union
|
||||
#endif
|
||||
#ifndef __UNALIGNED_UINT32 /* deprecated */
|
||||
#define __UNALIGNED_UINT32(x) (*((__packed uint32_t *)(x)))
|
||||
#endif
|
||||
#ifndef __UNALIGNED_UINT16_WRITE
|
||||
#define __UNALIGNED_UINT16_WRITE(addr, val) ((*((__packed uint16_t *)(addr))) = (val))
|
||||
#endif
|
||||
#ifndef __UNALIGNED_UINT16_READ
|
||||
#define __UNALIGNED_UINT16_READ(addr) (*((const __packed uint16_t *)(addr)))
|
||||
#endif
|
||||
#ifndef __UNALIGNED_UINT32_WRITE
|
||||
#define __UNALIGNED_UINT32_WRITE(addr, val) ((*((__packed uint32_t *)(addr))) = (val))
|
||||
#endif
|
||||
#ifndef __UNALIGNED_UINT32_READ
|
||||
#define __UNALIGNED_UINT32_READ(addr) (*((const __packed uint32_t *)(addr)))
|
||||
#endif
|
||||
#ifndef __ALIGNED
|
||||
#define __ALIGNED(x) __attribute__((aligned(x)))
|
||||
#endif
|
||||
#ifndef __RESTRICT
|
||||
#define __RESTRICT __restrict
|
||||
#endif
|
||||
|
||||
/* ########################### Core Function Access ########################### */
|
||||
/** \ingroup CMSIS_Core_FunctionInterface
|
||||
\defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
|
||||
@{
|
||||
*/
|
||||
|
||||
/**
|
||||
\brief Enable IRQ Interrupts
|
||||
\details Enables IRQ interrupts by clearing the I-bit in the CPSR.
|
||||
Can only be executed in Privileged modes.
|
||||
*/
|
||||
/* intrinsic void __enable_irq(); */
|
||||
|
||||
|
||||
/**
|
||||
\brief Disable IRQ Interrupts
|
||||
\details Disables IRQ interrupts by setting the I-bit in the CPSR.
|
||||
Can only be executed in Privileged modes.
|
||||
*/
|
||||
/* intrinsic void __disable_irq(); */
|
||||
|
||||
/**
|
||||
\brief Get Control Register
|
||||
\details Returns the content of the Control Register.
|
||||
\return Control Register value
|
||||
*/
|
||||
__STATIC_INLINE uint32_t __get_CONTROL(void)
|
||||
{
|
||||
register uint32_t __regControl __ASM("control");
|
||||
return(__regControl);
|
||||
}
|
||||
|
||||
|
||||
/**
|
||||
\brief Set Control Register
|
||||
\details Writes the given value to the Control Register.
|
||||
\param [in] control Control Register value to set
|
||||
*/
|
||||
__STATIC_INLINE void __set_CONTROL(uint32_t control)
|
||||
{
|
||||
register uint32_t __regControl __ASM("control");
|
||||
__regControl = control;
|
||||
}
|
||||
|
||||
|
||||
/**
|
||||
\brief Get IPSR Register
|
||||
\details Returns the content of the IPSR Register.
|
||||
\return IPSR Register value
|
||||
*/
|
||||
__STATIC_INLINE uint32_t __get_IPSR(void)
|
||||
{
|
||||
register uint32_t __regIPSR __ASM("ipsr");
|
||||
return(__regIPSR);
|
||||
}
|
||||
|
||||
|
||||
/**
|
||||
\brief Get APSR Register
|
||||
\details Returns the content of the APSR Register.
|
||||
\return APSR Register value
|
||||
*/
|
||||
__STATIC_INLINE uint32_t __get_APSR(void)
|
||||
{
|
||||
register uint32_t __regAPSR __ASM("apsr");
|
||||
return(__regAPSR);
|
||||
}
|
||||
|
||||
|
||||
/**
|
||||
\brief Get xPSR Register
|
||||
\details Returns the content of the xPSR Register.
|
||||
\return xPSR Register value
|
||||
*/
|
||||
__STATIC_INLINE uint32_t __get_xPSR(void)
|
||||
{
|
||||
register uint32_t __regXPSR __ASM("xpsr");
|
||||
return(__regXPSR);
|
||||
}
|
||||
|
||||
|
||||
/**
|
||||
\brief Get Process Stack Pointer
|
||||
\details Returns the current value of the Process Stack Pointer (PSP).
|
||||
\return PSP Register value
|
||||
*/
|
||||
__STATIC_INLINE uint32_t __get_PSP(void)
|
||||
{
|
||||
register uint32_t __regProcessStackPointer __ASM("psp");
|
||||
return(__regProcessStackPointer);
|
||||
}
|
||||
|
||||
|
||||
/**
|
||||
\brief Set Process Stack Pointer
|
||||
\details Assigns the given value to the Process Stack Pointer (PSP).
|
||||
\param [in] topOfProcStack Process Stack Pointer value to set
|
||||
*/
|
||||
__STATIC_INLINE void __set_PSP(uint32_t topOfProcStack)
|
||||
{
|
||||
register uint32_t __regProcessStackPointer __ASM("psp");
|
||||
__regProcessStackPointer = topOfProcStack;
|
||||
}
|
||||
|
||||
|
||||
/**
|
||||
\brief Get Main Stack Pointer
|
||||
\details Returns the current value of the Main Stack Pointer (MSP).
|
||||
\return MSP Register value
|
||||
*/
|
||||
__STATIC_INLINE uint32_t __get_MSP(void)
|
||||
{
|
||||
register uint32_t __regMainStackPointer __ASM("msp");
|
||||
return(__regMainStackPointer);
|
||||
}
|
||||
|
||||
|
||||
/**
|
||||
\brief Set Main Stack Pointer
|
||||
\details Assigns the given value to the Main Stack Pointer (MSP).
|
||||
\param [in] topOfMainStack Main Stack Pointer value to set
|
||||
*/
|
||||
__STATIC_INLINE void __set_MSP(uint32_t topOfMainStack)
|
||||
{
|
||||
register uint32_t __regMainStackPointer __ASM("msp");
|
||||
__regMainStackPointer = topOfMainStack;
|
||||
}
|
||||
|
||||
|
||||
/**
|
||||
\brief Get Priority Mask
|
||||
\details Returns the current state of the priority mask bit from the Priority Mask Register.
|
||||
\return Priority Mask value
|
||||
*/
|
||||
__STATIC_INLINE uint32_t __get_PRIMASK(void)
|
||||
{
|
||||
register uint32_t __regPriMask __ASM("primask");
|
||||
return(__regPriMask);
|
||||
}
|
||||
|
||||
|
||||
/**
|
||||
\brief Set Priority Mask
|
||||
\details Assigns the given value to the Priority Mask Register.
|
||||
\param [in] priMask Priority Mask
|
||||
*/
|
||||
__STATIC_INLINE void __set_PRIMASK(uint32_t priMask)
|
||||
{
|
||||
register uint32_t __regPriMask __ASM("primask");
|
||||
__regPriMask = (priMask);
|
||||
}
|
||||
|
||||
|
||||
#if ((defined (__ARM_ARCH_7M__ ) && (__ARM_ARCH_7M__ == 1)) || \
|
||||
(defined (__ARM_ARCH_7EM__) && (__ARM_ARCH_7EM__ == 1)) )
|
||||
|
||||
/**
|
||||
\brief Enable FIQ
|
||||
\details Enables FIQ interrupts by clearing the F-bit in the CPSR.
|
||||
Can only be executed in Privileged modes.
|
||||
*/
|
||||
#define __enable_fault_irq __enable_fiq
|
||||
|
||||
|
||||
/**
|
||||
\brief Disable FIQ
|
||||
\details Disables FIQ interrupts by setting the F-bit in the CPSR.
|
||||
Can only be executed in Privileged modes.
|
||||
*/
|
||||
#define __disable_fault_irq __disable_fiq
|
||||
|
||||
|
||||
/**
|
||||
\brief Get Base Priority
|
||||
\details Returns the current value of the Base Priority register.
|
||||
\return Base Priority register value
|
||||
*/
|
||||
__STATIC_INLINE uint32_t __get_BASEPRI(void)
|
||||
{
|
||||
register uint32_t __regBasePri __ASM("basepri");
|
||||
return(__regBasePri);
|
||||
}
|
||||
|
||||
|
||||
/**
|
||||
\brief Set Base Priority
|
||||
\details Assigns the given value to the Base Priority register.
|
||||
\param [in] basePri Base Priority value to set
|
||||
*/
|
||||
__STATIC_INLINE void __set_BASEPRI(uint32_t basePri)
|
||||
{
|
||||
register uint32_t __regBasePri __ASM("basepri");
|
||||
__regBasePri = (basePri & 0xFFU);
|
||||
}
|
||||
|
||||
|
||||
/**
|
||||
\brief Set Base Priority with condition
|
||||
\details Assigns the given value to the Base Priority register only if BASEPRI masking is disabled,
|
||||
or the new value increases the BASEPRI priority level.
|
||||
\param [in] basePri Base Priority value to set
|
||||
*/
|
||||
__STATIC_INLINE void __set_BASEPRI_MAX(uint32_t basePri)
|
||||
{
|
||||
register uint32_t __regBasePriMax __ASM("basepri_max");
|
||||
__regBasePriMax = (basePri & 0xFFU);
|
||||
}
|
||||
|
||||
|
||||
/**
|
||||
\brief Get Fault Mask
|
||||
\details Returns the current value of the Fault Mask register.
|
||||
\return Fault Mask register value
|
||||
*/
|
||||
__STATIC_INLINE uint32_t __get_FAULTMASK(void)
|
||||
{
|
||||
register uint32_t __regFaultMask __ASM("faultmask");
|
||||
return(__regFaultMask);
|
||||
}
|
||||
|
||||
|
||||
/**
|
||||
\brief Set Fault Mask
|
||||
\details Assigns the given value to the Fault Mask register.
|
||||
\param [in] faultMask Fault Mask value to set
|
||||
*/
|
||||
__STATIC_INLINE void __set_FAULTMASK(uint32_t faultMask)
|
||||
{
|
||||
register uint32_t __regFaultMask __ASM("faultmask");
|
||||
__regFaultMask = (faultMask & (uint32_t)1U);
|
||||
}
|
||||
|
||||
#endif /* ((defined (__ARM_ARCH_7M__ ) && (__ARM_ARCH_7M__ == 1)) || \
|
||||
(defined (__ARM_ARCH_7EM__) && (__ARM_ARCH_7EM__ == 1)) ) */
|
||||
|
||||
|
||||
/**
|
||||
\brief Get FPSCR
|
||||
\details Returns the current value of the Floating Point Status/Control register.
|
||||
\return Floating Point Status/Control register value
|
||||
*/
|
||||
__STATIC_INLINE uint32_t __get_FPSCR(void)
|
||||
{
|
||||
#if ((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \
|
||||
(defined (__FPU_USED ) && (__FPU_USED == 1U)) )
|
||||
register uint32_t __regfpscr __ASM("fpscr");
|
||||
return(__regfpscr);
|
||||
#else
|
||||
return(0U);
|
||||
#endif
|
||||
}
|
||||
|
||||
|
||||
/**
|
||||
\brief Set FPSCR
|
||||
\details Assigns the given value to the Floating Point Status/Control register.
|
||||
\param [in] fpscr Floating Point Status/Control value to set
|
||||
*/
|
||||
__STATIC_INLINE void __set_FPSCR(uint32_t fpscr)
|
||||
{
|
||||
#if ((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \
|
||||
(defined (__FPU_USED ) && (__FPU_USED == 1U)) )
|
||||
register uint32_t __regfpscr __ASM("fpscr");
|
||||
__regfpscr = (fpscr);
|
||||
#else
|
||||
(void)fpscr;
|
||||
#endif
|
||||
}
|
||||
|
||||
|
||||
/*@} end of CMSIS_Core_RegAccFunctions */
|
||||
|
||||
|
||||
/* ########################## Core Instruction Access ######################### */
|
||||
/** \defgroup CMSIS_Core_InstructionInterface CMSIS Core Instruction Interface
|
||||
Access to dedicated instructions
|
||||
@{
|
||||
*/
|
||||
|
||||
/**
|
||||
\brief No Operation
|
||||
\details No Operation does nothing. This instruction can be used for code alignment purposes.
|
||||
*/
|
||||
#define __NOP __nop
|
||||
|
||||
|
||||
/**
|
||||
\brief Wait For Interrupt
|
||||
\details Wait For Interrupt is a hint instruction that suspends execution until one of a number of events occurs.
|
||||
*/
|
||||
#define __WFI __wfi
|
||||
|
||||
|
||||
/**
|
||||
\brief Wait For Event
|
||||
\details Wait For Event is a hint instruction that permits the processor to enter
|
||||
a low-power state until one of a number of events occurs.
|
||||
*/
|
||||
#define __WFE __wfe
|
||||
|
||||
|
||||
/**
|
||||
\brief Send Event
|
||||
\details Send Event is a hint instruction. It causes an event to be signaled to the CPU.
|
||||
*/
|
||||
#define __SEV __sev
|
||||
|
||||
|
||||
/**
|
||||
\brief Instruction Synchronization Barrier
|
||||
\details Instruction Synchronization Barrier flushes the pipeline in the processor,
|
||||
so that all instructions following the ISB are fetched from cache or memory,
|
||||
after the instruction has been completed.
|
||||
*/
|
||||
#define __ISB() do {\
|
||||
__schedule_barrier();\
|
||||
__isb(0xF);\
|
||||
__schedule_barrier();\
|
||||
} while (0U)
|
||||
|
||||
/**
|
||||
\brief Data Synchronization Barrier
|
||||
\details Acts as a special kind of Data Memory Barrier.
|
||||
It completes when all explicit memory accesses before this instruction complete.
|
||||
*/
|
||||
#define __DSB() do {\
|
||||
__schedule_barrier();\
|
||||
__dsb(0xF);\
|
||||
__schedule_barrier();\
|
||||
} while (0U)
|
||||
|
||||
/**
|
||||
\brief Data Memory Barrier
|
||||
\details Ensures the apparent order of the explicit memory operations before
|
||||
and after the instruction, without ensuring their completion.
|
||||
*/
|
||||
#define __DMB() do {\
|
||||
__schedule_barrier();\
|
||||
__dmb(0xF);\
|
||||
__schedule_barrier();\
|
||||
} while (0U)
|
||||
|
||||
|
||||
/**
|
||||
\brief Reverse byte order (32 bit)
|
||||
\details Reverses the byte order in unsigned integer value. For example, 0x12345678 becomes 0x78563412.
|
||||
\param [in] value Value to reverse
|
||||
\return Reversed value
|
||||
*/
|
||||
#define __REV __rev
|
||||
|
||||
|
||||
/**
|
||||
\brief Reverse byte order (16 bit)
|
||||
\details Reverses the byte order within each halfword of a word. For example, 0x12345678 becomes 0x34127856.
|
||||
\param [in] value Value to reverse
|
||||
\return Reversed value
|
||||
*/
|
||||
#ifndef __NO_EMBEDDED_ASM
|
||||
__attribute__((section(".rev16_text"))) __STATIC_INLINE __ASM uint32_t __REV16(uint32_t value)
|
||||
{
|
||||
rev16 r0, r0
|
||||
bx lr
|
||||
}
|
||||
#endif
|
||||
|
||||
|
||||
/**
|
||||
\brief Reverse byte order (16 bit)
|
||||
\details Reverses the byte order in a 16-bit value and returns the signed 16-bit result. For example, 0x0080 becomes 0x8000.
|
||||
\param [in] value Value to reverse
|
||||
\return Reversed value
|
||||
*/
|
||||
#ifndef __NO_EMBEDDED_ASM
|
||||
__attribute__((section(".revsh_text"))) __STATIC_INLINE __ASM int16_t __REVSH(int16_t value)
|
||||
{
|
||||
revsh r0, r0
|
||||
bx lr
|
||||
}
|
||||
#endif
|
||||
|
||||
|
||||
/**
|
||||
\brief Rotate Right in unsigned value (32 bit)
|
||||
\details Rotate Right (immediate) provides the value of the contents of a register rotated by a variable number of bits.
|
||||
\param [in] op1 Value to rotate
|
||||
\param [in] op2 Number of Bits to rotate
|
||||
\return Rotated value
|
||||
*/
|
||||
#define __ROR __ror
|
||||
|
||||
|
||||
/**
|
||||
\brief Breakpoint
|
||||
\details Causes the processor to enter Debug state.
|
||||
Debug tools can use this to investigate system state when the instruction at a particular address is reached.
|
||||
\param [in] value is ignored by the processor.
|
||||
If required, a debugger can use it to store additional information about the breakpoint.
|
||||
*/
|
||||
#define __BKPT(value) __breakpoint(value)
|
||||
|
||||
|
||||
/**
|
||||
\brief Reverse bit order of value
|
||||
\details Reverses the bit order of the given value.
|
||||
\param [in] value Value to reverse
|
||||
\return Reversed value
|
||||
*/
|
||||
#if ((defined (__ARM_ARCH_7M__ ) && (__ARM_ARCH_7M__ == 1)) || \
|
||||
(defined (__ARM_ARCH_7EM__) && (__ARM_ARCH_7EM__ == 1)) )
|
||||
#define __RBIT __rbit
|
||||
#else
|
||||
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
|
||||
{
|
||||
uint32_t result;
|
||||
uint32_t s = (4U /*sizeof(v)*/ * 8U) - 1U; /* extra shift needed at end */
|
||||
|
||||
result = value; /* r will be reversed bits of v; first get LSB of v */
|
||||
for (value >>= 1U; value != 0U; value >>= 1U)
|
||||
{
|
||||
result <<= 1U;
|
||||
result |= value & 1U;
|
||||
s--;
|
||||
}
|
||||
result <<= s; /* shift when v's highest bits are zero */
|
||||
return result;
|
||||
}
|
||||
#endif
|
||||
|
||||
|
||||
/**
|
||||
\brief Count leading zeros
|
||||
\details Counts the number of leading zeros of a data value.
|
||||
\param [in] value Value to count the leading zeros
|
||||
\return number of leading zeros in value
|
||||
*/
|
||||
#define __CLZ __clz
|
||||
|
||||
|
||||
#if ((defined (__ARM_ARCH_7M__ ) && (__ARM_ARCH_7M__ == 1)) || \
|
||||
(defined (__ARM_ARCH_7EM__) && (__ARM_ARCH_7EM__ == 1)) )
|
||||
|
||||
/**
|
||||
\brief LDR Exclusive (8 bit)
|
||||
\details Executes a exclusive LDR instruction for 8 bit value.
|
||||
\param [in] ptr Pointer to data
|
||||
\return value of type uint8_t at (*ptr)
|
||||
*/
|
||||
#if defined(__ARMCC_VERSION) && (__ARMCC_VERSION < 5060020)
|
||||
#define __LDREXB(ptr) ((uint8_t ) __ldrex(ptr))
|
||||
#else
|
||||
#define __LDREXB(ptr) _Pragma("push") _Pragma("diag_suppress 3731") ((uint8_t ) __ldrex(ptr)) _Pragma("pop")
|
||||
#endif
|
||||
|
||||
|
||||
/**
|
||||
\brief LDR Exclusive (16 bit)
|
||||
\details Executes a exclusive LDR instruction for 16 bit values.
|
||||
\param [in] ptr Pointer to data
|
||||
\return value of type uint16_t at (*ptr)
|
||||
*/
|
||||
#if defined(__ARMCC_VERSION) && (__ARMCC_VERSION < 5060020)
|
||||
#define __LDREXH(ptr) ((uint16_t) __ldrex(ptr))
|
||||
#else
|
||||
#define __LDREXH(ptr) _Pragma("push") _Pragma("diag_suppress 3731") ((uint16_t) __ldrex(ptr)) _Pragma("pop")
|
||||
#endif
|
||||
|
||||
|
||||
/**
|
||||
\brief LDR Exclusive (32 bit)
|
||||
\details Executes a exclusive LDR instruction for 32 bit values.
|
||||
\param [in] ptr Pointer to data
|
||||
\return value of type uint32_t at (*ptr)
|
||||
*/
|
||||
#if defined(__ARMCC_VERSION) && (__ARMCC_VERSION < 5060020)
|
||||
#define __LDREXW(ptr) ((uint32_t ) __ldrex(ptr))
|
||||
#else
|
||||
#define __LDREXW(ptr) _Pragma("push") _Pragma("diag_suppress 3731") ((uint32_t ) __ldrex(ptr)) _Pragma("pop")
|
||||
#endif
|
||||
|
||||
|
||||
/**
|
||||
\brief STR Exclusive (8 bit)
|
||||
\details Executes a exclusive STR instruction for 8 bit values.
|
||||
\param [in] value Value to store
|
||||
\param [in] ptr Pointer to location
|
||||
\return 0 Function succeeded
|
||||
\return 1 Function failed
|
||||
*/
|
||||
#if defined(__ARMCC_VERSION) && (__ARMCC_VERSION < 5060020)
|
||||
#define __STREXB(value, ptr) __strex(value, ptr)
|
||||
#else
|
||||
#define __STREXB(value, ptr) _Pragma("push") _Pragma("diag_suppress 3731") __strex(value, ptr) _Pragma("pop")
|
||||
#endif
|
||||
|
||||
|
||||
/**
|
||||
\brief STR Exclusive (16 bit)
|
||||
\details Executes a exclusive STR instruction for 16 bit values.
|
||||
\param [in] value Value to store
|
||||
\param [in] ptr Pointer to location
|
||||
\return 0 Function succeeded
|
||||
\return 1 Function failed
|
||||
*/
|
||||
#if defined(__ARMCC_VERSION) && (__ARMCC_VERSION < 5060020)
|
||||
#define __STREXH(value, ptr) __strex(value, ptr)
|
||||
#else
|
||||
#define __STREXH(value, ptr) _Pragma("push") _Pragma("diag_suppress 3731") __strex(value, ptr) _Pragma("pop")
|
||||
#endif
|
||||
|
||||
|
||||
/**
|
||||
\brief STR Exclusive (32 bit)
|
||||
\details Executes a exclusive STR instruction for 32 bit values.
|
||||
\param [in] value Value to store
|
||||
\param [in] ptr Pointer to location
|
||||
\return 0 Function succeeded
|
||||
\return 1 Function failed
|
||||
*/
|
||||
#if defined(__ARMCC_VERSION) && (__ARMCC_VERSION < 5060020)
|
||||
#define __STREXW(value, ptr) __strex(value, ptr)
|
||||
#else
|
||||
#define __STREXW(value, ptr) _Pragma("push") _Pragma("diag_suppress 3731") __strex(value, ptr) _Pragma("pop")
|
||||
#endif
|
||||
|
||||
|
||||
/**
|
||||
\brief Remove the exclusive lock
|
||||
\details Removes the exclusive lock which is created by LDREX.
|
||||
*/
|
||||
#define __CLREX __clrex
|
||||
|
||||
|
||||
/**
|
||||
\brief Signed Saturate
|
||||
\details Saturates a signed value.
|
||||
\param [in] value Value to be saturated
|
||||
\param [in] sat Bit position to saturate to (1..32)
|
||||
\return Saturated value
|
||||
*/
|
||||
#define __SSAT __ssat
|
||||
|
||||
|
||||
/**
|
||||
\brief Unsigned Saturate
|
||||
\details Saturates an unsigned value.
|
||||
\param [in] value Value to be saturated
|
||||
\param [in] sat Bit position to saturate to (0..31)
|
||||
\return Saturated value
|
||||
*/
|
||||
#define __USAT __usat
|
||||
|
||||
|
||||
/**
|
||||
\brief Rotate Right with Extend (32 bit)
|
||||
\details Moves each bit of a bitstring right by one bit.
|
||||
The carry input is shifted in at the left end of the bitstring.
|
||||
\param [in] value Value to rotate
|
||||
\return Rotated value
|
||||
*/
|
||||
#ifndef __NO_EMBEDDED_ASM
|
||||
__attribute__((section(".rrx_text"))) __STATIC_INLINE __ASM uint32_t __RRX(uint32_t value)
|
||||
{
|
||||
rrx r0, r0
|
||||
bx lr
|
||||
}
|
||||
#endif
|
||||
|
||||
|
||||
/**
|
||||
\brief LDRT Unprivileged (8 bit)
|
||||
\details Executes a Unprivileged LDRT instruction for 8 bit value.
|
||||
\param [in] ptr Pointer to data
|
||||
\return value of type uint8_t at (*ptr)
|
||||
*/
|
||||
#define __LDRBT(ptr) ((uint8_t ) __ldrt(ptr))
|
||||
|
||||
|
||||
/**
|
||||
\brief LDRT Unprivileged (16 bit)
|
||||
\details Executes a Unprivileged LDRT instruction for 16 bit values.
|
||||
\param [in] ptr Pointer to data
|
||||
\return value of type uint16_t at (*ptr)
|
||||
*/
|
||||
#define __LDRHT(ptr) ((uint16_t) __ldrt(ptr))
|
||||
|
||||
|
||||
/**
|
||||
\brief LDRT Unprivileged (32 bit)
|
||||
\details Executes a Unprivileged LDRT instruction for 32 bit values.
|
||||
\param [in] ptr Pointer to data
|
||||
\return value of type uint32_t at (*ptr)
|
||||
*/
|
||||
#define __LDRT(ptr) ((uint32_t ) __ldrt(ptr))
|
||||
|
||||
|
||||
/**
|
||||
\brief STRT Unprivileged (8 bit)
|
||||
\details Executes a Unprivileged STRT instruction for 8 bit values.
|
||||
\param [in] value Value to store
|
||||
\param [in] ptr Pointer to location
|
||||
*/
|
||||
#define __STRBT(value, ptr) __strt(value, ptr)
|
||||
|
||||
|
||||
/**
|
||||
\brief STRT Unprivileged (16 bit)
|
||||
\details Executes a Unprivileged STRT instruction for 16 bit values.
|
||||
\param [in] value Value to store
|
||||
\param [in] ptr Pointer to location
|
||||
*/
|
||||
#define __STRHT(value, ptr) __strt(value, ptr)
|
||||
|
||||
|
||||
/**
|
||||
\brief STRT Unprivileged (32 bit)
|
||||
\details Executes a Unprivileged STRT instruction for 32 bit values.
|
||||
\param [in] value Value to store
|
||||
\param [in] ptr Pointer to location
|
||||
*/
|
||||
#define __STRT(value, ptr) __strt(value, ptr)
|
||||
|
||||
#else /* ((defined (__ARM_ARCH_7M__ ) && (__ARM_ARCH_7M__ == 1)) || \
|
||||
(defined (__ARM_ARCH_7EM__) && (__ARM_ARCH_7EM__ == 1)) ) */
|
||||
|
||||
/**
|
||||
\brief Signed Saturate
|
||||
\details Saturates a signed value.
|
||||
\param [in] value Value to be saturated
|
||||
\param [in] sat Bit position to saturate to (1..32)
|
||||
\return Saturated value
|
||||
*/
|
||||
__attribute__((always_inline)) __STATIC_INLINE int32_t __SSAT(int32_t val, uint32_t sat)
|
||||
{
|
||||
if ((sat >= 1U) && (sat <= 32U))
|
||||
{
|
||||
const int32_t max = (int32_t)((1U << (sat - 1U)) - 1U);
|
||||
const int32_t min = -1 - max ;
|
||||
if (val > max)
|
||||
{
|
||||
return max;
|
||||
}
|
||||
else if (val < min)
|
||||
{
|
||||
return min;
|
||||
}
|
||||
}
|
||||
return val;
|
||||
}
|
||||
|
||||
/**
|
||||
\brief Unsigned Saturate
|
||||
\details Saturates an unsigned value.
|
||||
\param [in] value Value to be saturated
|
||||
\param [in] sat Bit position to saturate to (0..31)
|
||||
\return Saturated value
|
||||
*/
|
||||
__attribute__((always_inline)) __STATIC_INLINE uint32_t __USAT(int32_t val, uint32_t sat)
|
||||
{
|
||||
if (sat <= 31U)
|
||||
{
|
||||
const uint32_t max = ((1U << sat) - 1U);
|
||||
if (val > (int32_t)max)
|
||||
{
|
||||
return max;
|
||||
}
|
||||
else if (val < 0)
|
||||
{
|
||||
return 0U;
|
||||
}
|
||||
}
|
||||
return (uint32_t)val;
|
||||
}
|
||||
|
||||
#endif /* ((defined (__ARM_ARCH_7M__ ) && (__ARM_ARCH_7M__ == 1)) || \
|
||||
(defined (__ARM_ARCH_7EM__) && (__ARM_ARCH_7EM__ == 1)) ) */
|
||||
|
||||
/*@}*/ /* end of group CMSIS_Core_InstructionInterface */
|
||||
|
||||
|
||||
/* ################### Compiler specific Intrinsics ########################### */
|
||||
/** \defgroup CMSIS_SIMD_intrinsics CMSIS SIMD Intrinsics
|
||||
Access to dedicated SIMD instructions
|
||||
@{
|
||||
*/
|
||||
|
||||
#if ((defined (__ARM_ARCH_7EM__) && (__ARM_ARCH_7EM__ == 1)) )
|
||||
|
||||
#define __SADD8 __sadd8
|
||||
#define __QADD8 __qadd8
|
||||
#define __SHADD8 __shadd8
|
||||
#define __UADD8 __uadd8
|
||||
#define __UQADD8 __uqadd8
|
||||
#define __UHADD8 __uhadd8
|
||||
#define __SSUB8 __ssub8
|
||||
#define __QSUB8 __qsub8
|
||||
#define __SHSUB8 __shsub8
|
||||
#define __USUB8 __usub8
|
||||
#define __UQSUB8 __uqsub8
|
||||
#define __UHSUB8 __uhsub8
|
||||
#define __SADD16 __sadd16
|
||||
#define __QADD16 __qadd16
|
||||
#define __SHADD16 __shadd16
|
||||
#define __UADD16 __uadd16
|
||||
#define __UQADD16 __uqadd16
|
||||
#define __UHADD16 __uhadd16
|
||||
#define __SSUB16 __ssub16
|
||||
#define __QSUB16 __qsub16
|
||||
#define __SHSUB16 __shsub16
|
||||
#define __USUB16 __usub16
|
||||
#define __UQSUB16 __uqsub16
|
||||
#define __UHSUB16 __uhsub16
|
||||
#define __SASX __sasx
|
||||
#define __QASX __qasx
|
||||
#define __SHASX __shasx
|
||||
#define __UASX __uasx
|
||||
#define __UQASX __uqasx
|
||||
#define __UHASX __uhasx
|
||||
#define __SSAX __ssax
|
||||
#define __QSAX __qsax
|
||||
#define __SHSAX __shsax
|
||||
#define __USAX __usax
|
||||
#define __UQSAX __uqsax
|
||||
#define __UHSAX __uhsax
|
||||
#define __USAD8 __usad8
|
||||
#define __USADA8 __usada8
|
||||
#define __SSAT16 __ssat16
|
||||
#define __USAT16 __usat16
|
||||
#define __UXTB16 __uxtb16
|
||||
#define __UXTAB16 __uxtab16
|
||||
#define __SXTB16 __sxtb16
|
||||
#define __SXTAB16 __sxtab16
|
||||
#define __SMUAD __smuad
|
||||
#define __SMUADX __smuadx
|
||||
#define __SMLAD __smlad
|
||||
#define __SMLADX __smladx
|
||||
#define __SMLALD __smlald
|
||||
#define __SMLALDX __smlaldx
|
||||
#define __SMUSD __smusd
|
||||
#define __SMUSDX __smusdx
|
||||
#define __SMLSD __smlsd
|
||||
#define __SMLSDX __smlsdx
|
||||
#define __SMLSLD __smlsld
|
||||
#define __SMLSLDX __smlsldx
|
||||
#define __SEL __sel
|
||||
#define __QADD __qadd
|
||||
#define __QSUB __qsub
|
||||
|
||||
#define __PKHBT(ARG1,ARG2,ARG3) ( ((((uint32_t)(ARG1)) ) & 0x0000FFFFUL) | \
|
||||
((((uint32_t)(ARG2)) << (ARG3)) & 0xFFFF0000UL) )
|
||||
|
||||
#define __PKHTB(ARG1,ARG2,ARG3) ( ((((uint32_t)(ARG1)) ) & 0xFFFF0000UL) | \
|
||||
((((uint32_t)(ARG2)) >> (ARG3)) & 0x0000FFFFUL) )
|
||||
|
||||
#define __SMMLA(ARG1,ARG2,ARG3) ( (int32_t)((((int64_t)(ARG1) * (ARG2)) + \
|
||||
((int64_t)(ARG3) << 32U) ) >> 32U))
|
||||
|
||||
#endif /* ((defined (__ARM_ARCH_7EM__) && (__ARM_ARCH_7EM__ == 1)) ) */
|
||||
/*@} end of group CMSIS_SIMD_intrinsics */
|
||||
|
||||
|
||||
#endif /* __CMSIS_ARMCC_H */
|
File diff suppressed because it is too large
Load Diff
@ -0,0 +1,266 @@
|
||||
/**************************************************************************//**
|
||||
* @file cmsis_compiler.h
|
||||
* @brief CMSIS compiler generic header file
|
||||
* @version V5.0.4
|
||||
* @date 10. January 2018
|
||||
******************************************************************************/
|
||||
/*
|
||||
* Copyright (c) 2009-2018 Arm Limited. All rights reserved.
|
||||
*
|
||||
* SPDX-License-Identifier: Apache-2.0
|
||||
*
|
||||
* Licensed under the Apache License, Version 2.0 (the License); you may
|
||||
* not use this file except in compliance with the License.
|
||||
* You may obtain a copy of the License at
|
||||
*
|
||||
* www.apache.org/licenses/LICENSE-2.0
|
||||
*
|
||||
* Unless required by applicable law or agreed to in writing, software
|
||||
* distributed under the License is distributed on an AS IS BASIS, WITHOUT
|
||||
* WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
|
||||
* See the License for the specific language governing permissions and
|
||||
* limitations under the License.
|
||||
*/
|
||||
|
||||
#ifndef __CMSIS_COMPILER_H
|
||||
#define __CMSIS_COMPILER_H
|
||||
|
||||
#include <stdint.h>
|
||||
|
||||
/*
|
||||
* Arm Compiler 4/5
|
||||
*/
|
||||
#if defined ( __CC_ARM )
|
||||
#include "cmsis_armcc.h"
|
||||
|
||||
|
||||
/*
|
||||
* Arm Compiler 6 (armclang)
|
||||
*/
|
||||
#elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
|
||||
#include "cmsis_armclang.h"
|
||||
|
||||
|
||||
/*
|
||||
* GNU Compiler
|
||||
*/
|
||||
#elif defined ( __GNUC__ )
|
||||
#include "cmsis_gcc.h"
|
||||
|
||||
|
||||
/*
|
||||
* IAR Compiler
|
||||
*/
|
||||
#elif defined ( __ICCARM__ )
|
||||
#include <cmsis_iccarm.h>
|
||||
|
||||
|
||||
/*
|
||||
* TI Arm Compiler
|
||||
*/
|
||||
#elif defined ( __TI_ARM__ )
|
||||
#include <cmsis_ccs.h>
|
||||
|
||||
#ifndef __ASM
|
||||
#define __ASM __asm
|
||||
#endif
|
||||
#ifndef __INLINE
|
||||
#define __INLINE inline
|
||||
#endif
|
||||
#ifndef __STATIC_INLINE
|
||||
#define __STATIC_INLINE static inline
|
||||
#endif
|
||||
#ifndef __STATIC_FORCEINLINE
|
||||
#define __STATIC_FORCEINLINE __STATIC_INLINE
|
||||
#endif
|
||||
#ifndef __NO_RETURN
|
||||
#define __NO_RETURN __attribute__((noreturn))
|
||||
#endif
|
||||
#ifndef __USED
|
||||
#define __USED __attribute__((used))
|
||||
#endif
|
||||
#ifndef __WEAK
|
||||
#define __WEAK __attribute__((weak))
|
||||
#endif
|
||||
#ifndef __PACKED
|
||||
#define __PACKED __attribute__((packed))
|
||||
#endif
|
||||
#ifndef __PACKED_STRUCT
|
||||
#define __PACKED_STRUCT struct __attribute__((packed))
|
||||
#endif
|
||||
#ifndef __PACKED_UNION
|
||||
#define __PACKED_UNION union __attribute__((packed))
|
||||
#endif
|
||||
#ifndef __UNALIGNED_UINT32 /* deprecated */
|
||||
struct __attribute__((packed)) T_UINT32 { uint32_t v; };
|
||||
#define __UNALIGNED_UINT32(x) (((struct T_UINT32 *)(x))->v)
|
||||
#endif
|
||||
#ifndef __UNALIGNED_UINT16_WRITE
|
||||
__PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
|
||||
#define __UNALIGNED_UINT16_WRITE(addr, val) (void)((((struct T_UINT16_WRITE *)(void*)(addr))->v) = (val))
|
||||
#endif
|
||||
#ifndef __UNALIGNED_UINT16_READ
|
||||
__PACKED_STRUCT T_UINT16_READ { uint16_t v; };
|
||||
#define __UNALIGNED_UINT16_READ(addr) (((const struct T_UINT16_READ *)(const void *)(addr))->v)
|
||||
#endif
|
||||
#ifndef __UNALIGNED_UINT32_WRITE
|
||||
__PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
|
||||
#define __UNALIGNED_UINT32_WRITE(addr, val) (void)((((struct T_UINT32_WRITE *)(void *)(addr))->v) = (val))
|
||||
#endif
|
||||
#ifndef __UNALIGNED_UINT32_READ
|
||||
__PACKED_STRUCT T_UINT32_READ { uint32_t v; };
|
||||
#define __UNALIGNED_UINT32_READ(addr) (((const struct T_UINT32_READ *)(const void *)(addr))->v)
|
||||
#endif
|
||||
#ifndef __ALIGNED
|
||||
#define __ALIGNED(x) __attribute__((aligned(x)))
|
||||
#endif
|
||||
#ifndef __RESTRICT
|
||||
#warning No compiler specific solution for __RESTRICT. __RESTRICT is ignored.
|
||||
#define __RESTRICT
|
||||
#endif
|
||||
|
||||
|
||||
/*
|
||||
* TASKING Compiler
|
||||
*/
|
||||
#elif defined ( __TASKING__ )
|
||||
/*
|
||||
* The CMSIS functions have been implemented as intrinsics in the compiler.
|
||||
* Please use "carm -?i" to get an up to date list of all intrinsics,
|
||||
* Including the CMSIS ones.
|
||||
*/
|
||||
|
||||
#ifndef __ASM
|
||||
#define __ASM __asm
|
||||
#endif
|
||||
#ifndef __INLINE
|
||||
#define __INLINE inline
|
||||
#endif
|
||||
#ifndef __STATIC_INLINE
|
||||
#define __STATIC_INLINE static inline
|
||||
#endif
|
||||
#ifndef __STATIC_FORCEINLINE
|
||||
#define __STATIC_FORCEINLINE __STATIC_INLINE
|
||||
#endif
|
||||
#ifndef __NO_RETURN
|
||||
#define __NO_RETURN __attribute__((noreturn))
|
||||
#endif
|
||||
#ifndef __USED
|
||||
#define __USED __attribute__((used))
|
||||
#endif
|
||||
#ifndef __WEAK
|
||||
#define __WEAK __attribute__((weak))
|
||||
#endif
|
||||
#ifndef __PACKED
|
||||
#define __PACKED __packed__
|
||||
#endif
|
||||
#ifndef __PACKED_STRUCT
|
||||
#define __PACKED_STRUCT struct __packed__
|
||||
#endif
|
||||
#ifndef __PACKED_UNION
|
||||
#define __PACKED_UNION union __packed__
|
||||
#endif
|
||||
#ifndef __UNALIGNED_UINT32 /* deprecated */
|
||||
struct __packed__ T_UINT32 { uint32_t v; };
|
||||
#define __UNALIGNED_UINT32(x) (((struct T_UINT32 *)(x))->v)
|
||||
#endif
|
||||
#ifndef __UNALIGNED_UINT16_WRITE
|
||||
__PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
|
||||
#define __UNALIGNED_UINT16_WRITE(addr, val) (void)((((struct T_UINT16_WRITE *)(void *)(addr))->v) = (val))
|
||||
#endif
|
||||
#ifndef __UNALIGNED_UINT16_READ
|
||||
__PACKED_STRUCT T_UINT16_READ { uint16_t v; };
|
||||
#define __UNALIGNED_UINT16_READ(addr) (((const struct T_UINT16_READ *)(const void *)(addr))->v)
|
||||
#endif
|
||||
#ifndef __UNALIGNED_UINT32_WRITE
|
||||
__PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
|
||||
#define __UNALIGNED_UINT32_WRITE(addr, val) (void)((((struct T_UINT32_WRITE *)(void *)(addr))->v) = (val))
|
||||
#endif
|
||||
#ifndef __UNALIGNED_UINT32_READ
|
||||
__PACKED_STRUCT T_UINT32_READ { uint32_t v; };
|
||||
#define __UNALIGNED_UINT32_READ(addr) (((const struct T_UINT32_READ *)(const void *)(addr))->v)
|
||||
#endif
|
||||
#ifndef __ALIGNED
|
||||
#define __ALIGNED(x) __align(x)
|
||||
#endif
|
||||
#ifndef __RESTRICT
|
||||
#warning No compiler specific solution for __RESTRICT. __RESTRICT is ignored.
|
||||
#define __RESTRICT
|
||||
#endif
|
||||
|
||||
|
||||
/*
|
||||
* COSMIC Compiler
|
||||
*/
|
||||
#elif defined ( __CSMC__ )
|
||||
#include <cmsis_csm.h>
|
||||
|
||||
#ifndef __ASM
|
||||
#define __ASM _asm
|
||||
#endif
|
||||
#ifndef __INLINE
|
||||
#define __INLINE inline
|
||||
#endif
|
||||
#ifndef __STATIC_INLINE
|
||||
#define __STATIC_INLINE static inline
|
||||
#endif
|
||||
#ifndef __STATIC_FORCEINLINE
|
||||
#define __STATIC_FORCEINLINE __STATIC_INLINE
|
||||
#endif
|
||||
#ifndef __NO_RETURN
|
||||
// NO RETURN is automatically detected hence no warning here
|
||||
#define __NO_RETURN
|
||||
#endif
|
||||
#ifndef __USED
|
||||
#warning No compiler specific solution for __USED. __USED is ignored.
|
||||
#define __USED
|
||||
#endif
|
||||
#ifndef __WEAK
|
||||
#define __WEAK __weak
|
||||
#endif
|
||||
#ifndef __PACKED
|
||||
#define __PACKED @packed
|
||||
#endif
|
||||
#ifndef __PACKED_STRUCT
|
||||
#define __PACKED_STRUCT @packed struct
|
||||
#endif
|
||||
#ifndef __PACKED_UNION
|
||||
#define __PACKED_UNION @packed union
|
||||
#endif
|
||||
#ifndef __UNALIGNED_UINT32 /* deprecated */
|
||||
@packed struct T_UINT32 { uint32_t v; };
|
||||
#define __UNALIGNED_UINT32(x) (((struct T_UINT32 *)(x))->v)
|
||||
#endif
|
||||
#ifndef __UNALIGNED_UINT16_WRITE
|
||||
__PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
|
||||
#define __UNALIGNED_UINT16_WRITE(addr, val) (void)((((struct T_UINT16_WRITE *)(void *)(addr))->v) = (val))
|
||||
#endif
|
||||
#ifndef __UNALIGNED_UINT16_READ
|
||||
__PACKED_STRUCT T_UINT16_READ { uint16_t v; };
|
||||
#define __UNALIGNED_UINT16_READ(addr) (((const struct T_UINT16_READ *)(const void *)(addr))->v)
|
||||
#endif
|
||||
#ifndef __UNALIGNED_UINT32_WRITE
|
||||
__PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
|
||||
#define __UNALIGNED_UINT32_WRITE(addr, val) (void)((((struct T_UINT32_WRITE *)(void *)(addr))->v) = (val))
|
||||
#endif
|
||||
#ifndef __UNALIGNED_UINT32_READ
|
||||
__PACKED_STRUCT T_UINT32_READ { uint32_t v; };
|
||||
#define __UNALIGNED_UINT32_READ(addr) (((const struct T_UINT32_READ *)(const void *)(addr))->v)
|
||||
#endif
|
||||
#ifndef __ALIGNED
|
||||
#warning No compiler specific solution for __ALIGNED. __ALIGNED is ignored.
|
||||
#define __ALIGNED(x)
|
||||
#endif
|
||||
#ifndef __RESTRICT
|
||||
#warning No compiler specific solution for __RESTRICT. __RESTRICT is ignored.
|
||||
#define __RESTRICT
|
||||
#endif
|
||||
|
||||
|
||||
#else
|
||||
#error Unknown compiler.
|
||||
#endif
|
||||
|
||||
|
||||
#endif /* __CMSIS_COMPILER_H */
|
||||
|
File diff suppressed because it is too large
Load Diff
@ -0,0 +1,935 @@
|
||||
/**************************************************************************//**
|
||||
* @file cmsis_iccarm.h
|
||||
* @brief CMSIS compiler ICCARM (IAR Compiler for Arm) header file
|
||||
* @version V5.0.7
|
||||
* @date 19. June 2018
|
||||
******************************************************************************/
|
||||
|
||||
//------------------------------------------------------------------------------
|
||||
//
|
||||
// Copyright (c) 2017-2018 IAR Systems
|
||||
//
|
||||
// Licensed under the Apache License, Version 2.0 (the "License")
|
||||
// you may not use this file except in compliance with the License.
|
||||
// You may obtain a copy of the License at
|
||||
// http://www.apache.org/licenses/LICENSE-2.0
|
||||
//
|
||||
// Unless required by applicable law or agreed to in writing, software
|
||||
// distributed under the License is distributed on an "AS IS" BASIS,
|
||||
// WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
|
||||
// See the License for the specific language governing permissions and
|
||||
// limitations under the License.
|
||||
//
|
||||
//------------------------------------------------------------------------------
|
||||
|
||||
|
||||
#ifndef __CMSIS_ICCARM_H__
|
||||
#define __CMSIS_ICCARM_H__
|
||||
|
||||
#ifndef __ICCARM__
|
||||
#error This file should only be compiled by ICCARM
|
||||
#endif
|
||||
|
||||
#pragma system_include
|
||||
|
||||
#define __IAR_FT _Pragma("inline=forced") __intrinsic
|
||||
|
||||
#if (__VER__ >= 8000000)
|
||||
#define __ICCARM_V8 1
|
||||
#else
|
||||
#define __ICCARM_V8 0
|
||||
#endif
|
||||
|
||||
#ifndef __ALIGNED
|
||||
#if __ICCARM_V8
|
||||
#define __ALIGNED(x) __attribute__((aligned(x)))
|
||||
#elif (__VER__ >= 7080000)
|
||||
/* Needs IAR language extensions */
|
||||
#define __ALIGNED(x) __attribute__((aligned(x)))
|
||||
#else
|
||||
#warning No compiler specific solution for __ALIGNED.__ALIGNED is ignored.
|
||||
#define __ALIGNED(x)
|
||||
#endif
|
||||
#endif
|
||||
|
||||
|
||||
/* Define compiler macros for CPU architecture, used in CMSIS 5.
|
||||
*/
|
||||
#if __ARM_ARCH_6M__ || __ARM_ARCH_7M__ || __ARM_ARCH_7EM__ || __ARM_ARCH_8M_BASE__ || __ARM_ARCH_8M_MAIN__
|
||||
/* Macros already defined */
|
||||
#else
|
||||
#if defined(__ARM8M_MAINLINE__) || defined(__ARM8EM_MAINLINE__)
|
||||
#define __ARM_ARCH_8M_MAIN__ 1
|
||||
#elif defined(__ARM8M_BASELINE__)
|
||||
#define __ARM_ARCH_8M_BASE__ 1
|
||||
#elif defined(__ARM_ARCH_PROFILE) && __ARM_ARCH_PROFILE == 'M'
|
||||
#if __ARM_ARCH == 6
|
||||
#define __ARM_ARCH_6M__ 1
|
||||
#elif __ARM_ARCH == 7
|
||||
#if __ARM_FEATURE_DSP
|
||||
#define __ARM_ARCH_7EM__ 1
|
||||
#else
|
||||
#define __ARM_ARCH_7M__ 1
|
||||
#endif
|
||||
#endif /* __ARM_ARCH */
|
||||
#endif /* __ARM_ARCH_PROFILE == 'M' */
|
||||
#endif
|
||||
|
||||
/* Alternativ core deduction for older ICCARM's */
|
||||
#if !defined(__ARM_ARCH_6M__) && !defined(__ARM_ARCH_7M__) && !defined(__ARM_ARCH_7EM__) && \
|
||||
!defined(__ARM_ARCH_8M_BASE__) && !defined(__ARM_ARCH_8M_MAIN__)
|
||||
#if defined(__ARM6M__) && (__CORE__ == __ARM6M__)
|
||||
#define __ARM_ARCH_6M__ 1
|
||||
#elif defined(__ARM7M__) && (__CORE__ == __ARM7M__)
|
||||
#define __ARM_ARCH_7M__ 1
|
||||
#elif defined(__ARM7EM__) && (__CORE__ == __ARM7EM__)
|
||||
#define __ARM_ARCH_7EM__ 1
|
||||
#elif defined(__ARM8M_BASELINE__) && (__CORE == __ARM8M_BASELINE__)
|
||||
#define __ARM_ARCH_8M_BASE__ 1
|
||||
#elif defined(__ARM8M_MAINLINE__) && (__CORE == __ARM8M_MAINLINE__)
|
||||
#define __ARM_ARCH_8M_MAIN__ 1
|
||||
#elif defined(__ARM8EM_MAINLINE__) && (__CORE == __ARM8EM_MAINLINE__)
|
||||
#define __ARM_ARCH_8M_MAIN__ 1
|
||||
#else
|
||||
#error "Unknown target."
|
||||
#endif
|
||||
#endif
|
||||
|
||||
|
||||
|
||||
#if defined(__ARM_ARCH_6M__) && __ARM_ARCH_6M__==1
|
||||
#define __IAR_M0_FAMILY 1
|
||||
#elif defined(__ARM_ARCH_8M_BASE__) && __ARM_ARCH_8M_BASE__==1
|
||||
#define __IAR_M0_FAMILY 1
|
||||
#else
|
||||
#define __IAR_M0_FAMILY 0
|
||||
#endif
|
||||
|
||||
|
||||
#ifndef __ASM
|
||||
#define __ASM __asm
|
||||
#endif
|
||||
|
||||
#ifndef __INLINE
|
||||
#define __INLINE inline
|
||||
#endif
|
||||
|
||||
#ifndef __NO_RETURN
|
||||
#if __ICCARM_V8
|
||||
#define __NO_RETURN __attribute__((__noreturn__))
|
||||
#else
|
||||
#define __NO_RETURN _Pragma("object_attribute=__noreturn")
|
||||
#endif
|
||||
#endif
|
||||
|
||||
#ifndef __PACKED
|
||||
#if __ICCARM_V8
|
||||
#define __PACKED __attribute__((packed, aligned(1)))
|
||||
#else
|
||||
/* Needs IAR language extensions */
|
||||
#define __PACKED __packed
|
||||
#endif
|
||||
#endif
|
||||
|
||||
#ifndef __PACKED_STRUCT
|
||||
#if __ICCARM_V8
|
||||
#define __PACKED_STRUCT struct __attribute__((packed, aligned(1)))
|
||||
#else
|
||||
/* Needs IAR language extensions */
|
||||
#define __PACKED_STRUCT __packed struct
|
||||
#endif
|
||||
#endif
|
||||
|
||||
#ifndef __PACKED_UNION
|
||||
#if __ICCARM_V8
|
||||
#define __PACKED_UNION union __attribute__((packed, aligned(1)))
|
||||
#else
|
||||
/* Needs IAR language extensions */
|
||||
#define __PACKED_UNION __packed union
|
||||
#endif
|
||||
#endif
|
||||
|
||||
#ifndef __RESTRICT
|
||||
#define __RESTRICT __restrict
|
||||
#endif
|
||||
|
||||
#ifndef __STATIC_INLINE
|
||||
#define __STATIC_INLINE static inline
|
||||
#endif
|
||||
|
||||
#ifndef __FORCEINLINE
|
||||
#define __FORCEINLINE _Pragma("inline=forced")
|
||||
#endif
|
||||
|
||||
#ifndef __STATIC_FORCEINLINE
|
||||
#define __STATIC_FORCEINLINE __FORCEINLINE __STATIC_INLINE
|
||||
#endif
|
||||
|
||||
#ifndef __UNALIGNED_UINT16_READ
|
||||
#pragma language=save
|
||||
#pragma language=extended
|
||||
__IAR_FT uint16_t __iar_uint16_read(void const *ptr)
|
||||
{
|
||||
return *(__packed uint16_t*)(ptr);
|
||||
}
|
||||
#pragma language=restore
|
||||
#define __UNALIGNED_UINT16_READ(PTR) __iar_uint16_read(PTR)
|
||||
#endif
|
||||
|
||||
|
||||
#ifndef __UNALIGNED_UINT16_WRITE
|
||||
#pragma language=save
|
||||
#pragma language=extended
|
||||
__IAR_FT void __iar_uint16_write(void const *ptr, uint16_t val)
|
||||
{
|
||||
*(__packed uint16_t*)(ptr) = val;;
|
||||
}
|
||||
#pragma language=restore
|
||||
#define __UNALIGNED_UINT16_WRITE(PTR,VAL) __iar_uint16_write(PTR,VAL)
|
||||
#endif
|
||||
|
||||
#ifndef __UNALIGNED_UINT32_READ
|
||||
#pragma language=save
|
||||
#pragma language=extended
|
||||
__IAR_FT uint32_t __iar_uint32_read(void const *ptr)
|
||||
{
|
||||
return *(__packed uint32_t*)(ptr);
|
||||
}
|
||||
#pragma language=restore
|
||||
#define __UNALIGNED_UINT32_READ(PTR) __iar_uint32_read(PTR)
|
||||
#endif
|
||||
|
||||
#ifndef __UNALIGNED_UINT32_WRITE
|
||||
#pragma language=save
|
||||
#pragma language=extended
|
||||
__IAR_FT void __iar_uint32_write(void const *ptr, uint32_t val)
|
||||
{
|
||||
*(__packed uint32_t*)(ptr) = val;;
|
||||
}
|
||||
#pragma language=restore
|
||||
#define __UNALIGNED_UINT32_WRITE(PTR,VAL) __iar_uint32_write(PTR,VAL)
|
||||
#endif
|
||||
|
||||
#ifndef __UNALIGNED_UINT32 /* deprecated */
|
||||
#pragma language=save
|
||||
#pragma language=extended
|
||||
__packed struct __iar_u32 { uint32_t v; };
|
||||
#pragma language=restore
|
||||
#define __UNALIGNED_UINT32(PTR) (((struct __iar_u32 *)(PTR))->v)
|
||||
#endif
|
||||
|
||||
#ifndef __USED
|
||||
#if __ICCARM_V8
|
||||
#define __USED __attribute__((used))
|
||||
#else
|
||||
#define __USED _Pragma("__root")
|
||||
#endif
|
||||
#endif
|
||||
|
||||
#ifndef __WEAK
|
||||
#if __ICCARM_V8
|
||||
#define __WEAK __attribute__((weak))
|
||||
#else
|
||||
#define __WEAK _Pragma("__weak")
|
||||
#endif
|
||||
#endif
|
||||
|
||||
|
||||
#ifndef __ICCARM_INTRINSICS_VERSION__
|
||||
#define __ICCARM_INTRINSICS_VERSION__ 0
|
||||
#endif
|
||||
|
||||
#if __ICCARM_INTRINSICS_VERSION__ == 2
|
||||
|
||||
#if defined(__CLZ)
|
||||
#undef __CLZ
|
||||
#endif
|
||||
#if defined(__REVSH)
|
||||
#undef __REVSH
|
||||
#endif
|
||||
#if defined(__RBIT)
|
||||
#undef __RBIT
|
||||
#endif
|
||||
#if defined(__SSAT)
|
||||
#undef __SSAT
|
||||
#endif
|
||||
#if defined(__USAT)
|
||||
#undef __USAT
|
||||
#endif
|
||||
|
||||
#include "iccarm_builtin.h"
|
||||
|
||||
#define __disable_fault_irq __iar_builtin_disable_fiq
|
||||
#define __disable_irq __iar_builtin_disable_interrupt
|
||||
#define __enable_fault_irq __iar_builtin_enable_fiq
|
||||
#define __enable_irq __iar_builtin_enable_interrupt
|
||||
#define __arm_rsr __iar_builtin_rsr
|
||||
#define __arm_wsr __iar_builtin_wsr
|
||||
|
||||
|
||||
#define __get_APSR() (__arm_rsr("APSR"))
|
||||
#define __get_BASEPRI() (__arm_rsr("BASEPRI"))
|
||||
#define __get_CONTROL() (__arm_rsr("CONTROL"))
|
||||
#define __get_FAULTMASK() (__arm_rsr("FAULTMASK"))
|
||||
|
||||
#if ((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \
|
||||
(defined (__FPU_USED ) && (__FPU_USED == 1U)) )
|
||||
#define __get_FPSCR() (__arm_rsr("FPSCR"))
|
||||
#define __set_FPSCR(VALUE) (__arm_wsr("FPSCR", (VALUE)))
|
||||
#else
|
||||
#define __get_FPSCR() ( 0 )
|
||||
#define __set_FPSCR(VALUE) ((void)VALUE)
|
||||
#endif
|
||||
|
||||
#define __get_IPSR() (__arm_rsr("IPSR"))
|
||||
#define __get_MSP() (__arm_rsr("MSP"))
|
||||
#if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
|
||||
(!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
|
||||
// without main extensions, the non-secure MSPLIM is RAZ/WI
|
||||
#define __get_MSPLIM() (0U)
|
||||
#else
|
||||
#define __get_MSPLIM() (__arm_rsr("MSPLIM"))
|
||||
#endif
|
||||
#define __get_PRIMASK() (__arm_rsr("PRIMASK"))
|
||||
#define __get_PSP() (__arm_rsr("PSP"))
|
||||
|
||||
#if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
|
||||
(!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
|
||||
// without main extensions, the non-secure PSPLIM is RAZ/WI
|
||||
#define __get_PSPLIM() (0U)
|
||||
#else
|
||||
#define __get_PSPLIM() (__arm_rsr("PSPLIM"))
|
||||
#endif
|
||||
|
||||
#define __get_xPSR() (__arm_rsr("xPSR"))
|
||||
|
||||
#define __set_BASEPRI(VALUE) (__arm_wsr("BASEPRI", (VALUE)))
|
||||
#define __set_BASEPRI_MAX(VALUE) (__arm_wsr("BASEPRI_MAX", (VALUE)))
|
||||
#define __set_CONTROL(VALUE) (__arm_wsr("CONTROL", (VALUE)))
|
||||
#define __set_FAULTMASK(VALUE) (__arm_wsr("FAULTMASK", (VALUE)))
|
||||
#define __set_MSP(VALUE) (__arm_wsr("MSP", (VALUE)))
|
||||
|
||||
#if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
|
||||
(!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
|
||||
// without main extensions, the non-secure MSPLIM is RAZ/WI
|
||||
#define __set_MSPLIM(VALUE) ((void)(VALUE))
|
||||
#else
|
||||
#define __set_MSPLIM(VALUE) (__arm_wsr("MSPLIM", (VALUE)))
|
||||
#endif
|
||||
#define __set_PRIMASK(VALUE) (__arm_wsr("PRIMASK", (VALUE)))
|
||||
#define __set_PSP(VALUE) (__arm_wsr("PSP", (VALUE)))
|
||||
#if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
|
||||
(!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
|
||||
// without main extensions, the non-secure PSPLIM is RAZ/WI
|
||||
#define __set_PSPLIM(VALUE) ((void)(VALUE))
|
||||
#else
|
||||
#define __set_PSPLIM(VALUE) (__arm_wsr("PSPLIM", (VALUE)))
|
||||
#endif
|
||||
|
||||
#define __TZ_get_CONTROL_NS() (__arm_rsr("CONTROL_NS"))
|
||||
#define __TZ_set_CONTROL_NS(VALUE) (__arm_wsr("CONTROL_NS", (VALUE)))
|
||||
#define __TZ_get_PSP_NS() (__arm_rsr("PSP_NS"))
|
||||
#define __TZ_set_PSP_NS(VALUE) (__arm_wsr("PSP_NS", (VALUE)))
|
||||
#define __TZ_get_MSP_NS() (__arm_rsr("MSP_NS"))
|
||||
#define __TZ_set_MSP_NS(VALUE) (__arm_wsr("MSP_NS", (VALUE)))
|
||||
#define __TZ_get_SP_NS() (__arm_rsr("SP_NS"))
|
||||
#define __TZ_set_SP_NS(VALUE) (__arm_wsr("SP_NS", (VALUE)))
|
||||
#define __TZ_get_PRIMASK_NS() (__arm_rsr("PRIMASK_NS"))
|
||||
#define __TZ_set_PRIMASK_NS(VALUE) (__arm_wsr("PRIMASK_NS", (VALUE)))
|
||||
#define __TZ_get_BASEPRI_NS() (__arm_rsr("BASEPRI_NS"))
|
||||
#define __TZ_set_BASEPRI_NS(VALUE) (__arm_wsr("BASEPRI_NS", (VALUE)))
|
||||
#define __TZ_get_FAULTMASK_NS() (__arm_rsr("FAULTMASK_NS"))
|
||||
#define __TZ_set_FAULTMASK_NS(VALUE)(__arm_wsr("FAULTMASK_NS", (VALUE)))
|
||||
|
||||
#if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
|
||||
(!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
|
||||
// without main extensions, the non-secure PSPLIM is RAZ/WI
|
||||
#define __TZ_get_PSPLIM_NS() (0U)
|
||||
#define __TZ_set_PSPLIM_NS(VALUE) ((void)(VALUE))
|
||||
#else
|
||||
#define __TZ_get_PSPLIM_NS() (__arm_rsr("PSPLIM_NS"))
|
||||
#define __TZ_set_PSPLIM_NS(VALUE) (__arm_wsr("PSPLIM_NS", (VALUE)))
|
||||
#endif
|
||||
|
||||
#define __TZ_get_MSPLIM_NS() (__arm_rsr("MSPLIM_NS"))
|
||||
#define __TZ_set_MSPLIM_NS(VALUE) (__arm_wsr("MSPLIM_NS", (VALUE)))
|
||||
|
||||
#define __NOP __iar_builtin_no_operation
|
||||
|
||||
#define __CLZ __iar_builtin_CLZ
|
||||
#define __CLREX __iar_builtin_CLREX
|
||||
|
||||
#define __DMB __iar_builtin_DMB
|
||||
#define __DSB __iar_builtin_DSB
|
||||
#define __ISB __iar_builtin_ISB
|
||||
|
||||
#define __LDREXB __iar_builtin_LDREXB
|
||||
#define __LDREXH __iar_builtin_LDREXH
|
||||
#define __LDREXW __iar_builtin_LDREX
|
||||
|
||||
#define __RBIT __iar_builtin_RBIT
|
||||
#define __REV __iar_builtin_REV
|
||||
#define __REV16 __iar_builtin_REV16
|
||||
|
||||
__IAR_FT int16_t __REVSH(int16_t val)
|
||||
{
|
||||
return (int16_t) __iar_builtin_REVSH(val);
|
||||
}
|
||||
|
||||
#define __ROR __iar_builtin_ROR
|
||||
#define __RRX __iar_builtin_RRX
|
||||
|
||||
#define __SEV __iar_builtin_SEV
|
||||
|
||||
#if !__IAR_M0_FAMILY
|
||||
#define __SSAT __iar_builtin_SSAT
|
||||
#endif
|
||||
|
||||
#define __STREXB __iar_builtin_STREXB
|
||||
#define __STREXH __iar_builtin_STREXH
|
||||
#define __STREXW __iar_builtin_STREX
|
||||
|
||||
#if !__IAR_M0_FAMILY
|
||||
#define __USAT __iar_builtin_USAT
|
||||
#endif
|
||||
|
||||
#define __WFE __iar_builtin_WFE
|
||||
#define __WFI __iar_builtin_WFI
|
||||
|
||||
#if __ARM_MEDIA__
|
||||
#define __SADD8 __iar_builtin_SADD8
|
||||
#define __QADD8 __iar_builtin_QADD8
|
||||
#define __SHADD8 __iar_builtin_SHADD8
|
||||
#define __UADD8 __iar_builtin_UADD8
|
||||
#define __UQADD8 __iar_builtin_UQADD8
|
||||
#define __UHADD8 __iar_builtin_UHADD8
|
||||
#define __SSUB8 __iar_builtin_SSUB8
|
||||
#define __QSUB8 __iar_builtin_QSUB8
|
||||
#define __SHSUB8 __iar_builtin_SHSUB8
|
||||
#define __USUB8 __iar_builtin_USUB8
|
||||
#define __UQSUB8 __iar_builtin_UQSUB8
|
||||
#define __UHSUB8 __iar_builtin_UHSUB8
|
||||
#define __SADD16 __iar_builtin_SADD16
|
||||
#define __QADD16 __iar_builtin_QADD16
|
||||
#define __SHADD16 __iar_builtin_SHADD16
|
||||
#define __UADD16 __iar_builtin_UADD16
|
||||
#define __UQADD16 __iar_builtin_UQADD16
|
||||
#define __UHADD16 __iar_builtin_UHADD16
|
||||
#define __SSUB16 __iar_builtin_SSUB16
|
||||
#define __QSUB16 __iar_builtin_QSUB16
|
||||
#define __SHSUB16 __iar_builtin_SHSUB16
|
||||
#define __USUB16 __iar_builtin_USUB16
|
||||
#define __UQSUB16 __iar_builtin_UQSUB16
|
||||
#define __UHSUB16 __iar_builtin_UHSUB16
|
||||
#define __SASX __iar_builtin_SASX
|
||||
#define __QASX __iar_builtin_QASX
|
||||
#define __SHASX __iar_builtin_SHASX
|
||||
#define __UASX __iar_builtin_UASX
|
||||
#define __UQASX __iar_builtin_UQASX
|
||||
#define __UHASX __iar_builtin_UHASX
|
||||
#define __SSAX __iar_builtin_SSAX
|
||||
#define __QSAX __iar_builtin_QSAX
|
||||
#define __SHSAX __iar_builtin_SHSAX
|
||||
#define __USAX __iar_builtin_USAX
|
||||
#define __UQSAX __iar_builtin_UQSAX
|
||||
#define __UHSAX __iar_builtin_UHSAX
|
||||
#define __USAD8 __iar_builtin_USAD8
|
||||
#define __USADA8 __iar_builtin_USADA8
|
||||
#define __SSAT16 __iar_builtin_SSAT16
|
||||
#define __USAT16 __iar_builtin_USAT16
|
||||
#define __UXTB16 __iar_builtin_UXTB16
|
||||
#define __UXTAB16 __iar_builtin_UXTAB16
|
||||
#define __SXTB16 __iar_builtin_SXTB16
|
||||
#define __SXTAB16 __iar_builtin_SXTAB16
|
||||
#define __SMUAD __iar_builtin_SMUAD
|
||||
#define __SMUADX __iar_builtin_SMUADX
|
||||
#define __SMMLA __iar_builtin_SMMLA
|
||||
#define __SMLAD __iar_builtin_SMLAD
|
||||
#define __SMLADX __iar_builtin_SMLADX
|
||||
#define __SMLALD __iar_builtin_SMLALD
|
||||
#define __SMLALDX __iar_builtin_SMLALDX
|
||||
#define __SMUSD __iar_builtin_SMUSD
|
||||
#define __SMUSDX __iar_builtin_SMUSDX
|
||||
#define __SMLSD __iar_builtin_SMLSD
|
||||
#define __SMLSDX __iar_builtin_SMLSDX
|
||||
#define __SMLSLD __iar_builtin_SMLSLD
|
||||
#define __SMLSLDX __iar_builtin_SMLSLDX
|
||||
#define __SEL __iar_builtin_SEL
|
||||
#define __QADD __iar_builtin_QADD
|
||||
#define __QSUB __iar_builtin_QSUB
|
||||
#define __PKHBT __iar_builtin_PKHBT
|
||||
#define __PKHTB __iar_builtin_PKHTB
|
||||
#endif
|
||||
|
||||
#else /* __ICCARM_INTRINSICS_VERSION__ == 2 */
|
||||
|
||||
#if __IAR_M0_FAMILY
|
||||
/* Avoid clash between intrinsics.h and arm_math.h when compiling for Cortex-M0. */
|
||||
#define __CLZ __cmsis_iar_clz_not_active
|
||||
#define __SSAT __cmsis_iar_ssat_not_active
|
||||
#define __USAT __cmsis_iar_usat_not_active
|
||||
#define __RBIT __cmsis_iar_rbit_not_active
|
||||
#define __get_APSR __cmsis_iar_get_APSR_not_active
|
||||
#endif
|
||||
|
||||
|
||||
#if (!((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \
|
||||
(defined (__FPU_USED ) && (__FPU_USED == 1U)) ))
|
||||
#define __get_FPSCR __cmsis_iar_get_FPSR_not_active
|
||||
#define __set_FPSCR __cmsis_iar_set_FPSR_not_active
|
||||
#endif
|
||||
|
||||
#ifdef __INTRINSICS_INCLUDED
|
||||
#error intrinsics.h is already included previously!
|
||||
#endif
|
||||
|
||||
#include <intrinsics.h>
|
||||
|
||||
#if __IAR_M0_FAMILY
|
||||
/* Avoid clash between intrinsics.h and arm_math.h when compiling for Cortex-M0. */
|
||||
#undef __CLZ
|
||||
#undef __SSAT
|
||||
#undef __USAT
|
||||
#undef __RBIT
|
||||
#undef __get_APSR
|
||||
|
||||
__STATIC_INLINE uint8_t __CLZ(uint32_t data)
|
||||
{
|
||||
if (data == 0U) { return 32U; }
|
||||
|
||||
uint32_t count = 0U;
|
||||
uint32_t mask = 0x80000000U;
|
||||
|
||||
while ((data & mask) == 0U)
|
||||
{
|
||||
count += 1U;
|
||||
mask = mask >> 1U;
|
||||
}
|
||||
return count;
|
||||
}
|
||||
|
||||
__STATIC_INLINE uint32_t __RBIT(uint32_t v)
|
||||
{
|
||||
uint8_t sc = 31U;
|
||||
uint32_t r = v;
|
||||
for (v >>= 1U; v; v >>= 1U)
|
||||
{
|
||||
r <<= 1U;
|
||||
r |= v & 1U;
|
||||
sc--;
|
||||
}
|
||||
return (r << sc);
|
||||
}
|
||||
|
||||
__STATIC_INLINE uint32_t __get_APSR(void)
|
||||
{
|
||||
uint32_t res;
|
||||
__asm("MRS %0,APSR" : "=r" (res));
|
||||
return res;
|
||||
}
|
||||
|
||||
#endif
|
||||
|
||||
#if (!((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \
|
||||
(defined (__FPU_USED ) && (__FPU_USED == 1U)) ))
|
||||
#undef __get_FPSCR
|
||||
#undef __set_FPSCR
|
||||
#define __get_FPSCR() (0)
|
||||
#define __set_FPSCR(VALUE) ((void)VALUE)
|
||||
#endif
|
||||
|
||||
#pragma diag_suppress=Pe940
|
||||
#pragma diag_suppress=Pe177
|
||||
|
||||
#define __enable_irq __enable_interrupt
|
||||
#define __disable_irq __disable_interrupt
|
||||
#define __NOP __no_operation
|
||||
|
||||
#define __get_xPSR __get_PSR
|
||||
|
||||
#if (!defined(__ARM_ARCH_6M__) || __ARM_ARCH_6M__==0)
|
||||
|
||||
__IAR_FT uint32_t __LDREXW(uint32_t volatile *ptr)
|
||||
{
|
||||
return __LDREX((unsigned long *)ptr);
|
||||
}
|
||||
|
||||
__IAR_FT uint32_t __STREXW(uint32_t value, uint32_t volatile *ptr)
|
||||
{
|
||||
return __STREX(value, (unsigned long *)ptr);
|
||||
}
|
||||
#endif
|
||||
|
||||
|
||||
/* __CORTEX_M is defined in core_cm0.h, core_cm3.h and core_cm4.h. */
|
||||
#if (__CORTEX_M >= 0x03)
|
||||
|
||||
__IAR_FT uint32_t __RRX(uint32_t value)
|
||||
{
|
||||
uint32_t result;
|
||||
__ASM("RRX %0, %1" : "=r"(result) : "r" (value) : "cc");
|
||||
return(result);
|
||||
}
|
||||
|
||||
__IAR_FT void __set_BASEPRI_MAX(uint32_t value)
|
||||
{
|
||||
__asm volatile("MSR BASEPRI_MAX,%0"::"r" (value));
|
||||
}
|
||||
|
||||
|
||||
#define __enable_fault_irq __enable_fiq
|
||||
#define __disable_fault_irq __disable_fiq
|
||||
|
||||
|
||||
#endif /* (__CORTEX_M >= 0x03) */
|
||||
|
||||
__IAR_FT uint32_t __ROR(uint32_t op1, uint32_t op2)
|
||||
{
|
||||
return (op1 >> op2) | (op1 << ((sizeof(op1)*8)-op2));
|
||||
}
|
||||
|
||||
#if ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
|
||||
(defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1)) )
|
||||
|
||||
__IAR_FT uint32_t __get_MSPLIM(void)
|
||||
{
|
||||
uint32_t res;
|
||||
#if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
|
||||
(!defined (__ARM_FEATURE_CMSE ) || (__ARM_FEATURE_CMSE < 3)))
|
||||
// without main extensions, the non-secure MSPLIM is RAZ/WI
|
||||
res = 0U;
|
||||
#else
|
||||
__asm volatile("MRS %0,MSPLIM" : "=r" (res));
|
||||
#endif
|
||||
return res;
|
||||
}
|
||||
|
||||
__IAR_FT void __set_MSPLIM(uint32_t value)
|
||||
{
|
||||
#if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
|
||||
(!defined (__ARM_FEATURE_CMSE ) || (__ARM_FEATURE_CMSE < 3)))
|
||||
// without main extensions, the non-secure MSPLIM is RAZ/WI
|
||||
(void)value;
|
||||
#else
|
||||
__asm volatile("MSR MSPLIM,%0" :: "r" (value));
|
||||
#endif
|
||||
}
|
||||
|
||||
__IAR_FT uint32_t __get_PSPLIM(void)
|
||||
{
|
||||
uint32_t res;
|
||||
#if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
|
||||
(!defined (__ARM_FEATURE_CMSE ) || (__ARM_FEATURE_CMSE < 3)))
|
||||
// without main extensions, the non-secure PSPLIM is RAZ/WI
|
||||
res = 0U;
|
||||
#else
|
||||
__asm volatile("MRS %0,PSPLIM" : "=r" (res));
|
||||
#endif
|
||||
return res;
|
||||
}
|
||||
|
||||
__IAR_FT void __set_PSPLIM(uint32_t value)
|
||||
{
|
||||
#if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
|
||||
(!defined (__ARM_FEATURE_CMSE ) || (__ARM_FEATURE_CMSE < 3)))
|
||||
// without main extensions, the non-secure PSPLIM is RAZ/WI
|
||||
(void)value;
|
||||
#else
|
||||
__asm volatile("MSR PSPLIM,%0" :: "r" (value));
|
||||
#endif
|
||||
}
|
||||
|
||||
__IAR_FT uint32_t __TZ_get_CONTROL_NS(void)
|
||||
{
|
||||
uint32_t res;
|
||||
__asm volatile("MRS %0,CONTROL_NS" : "=r" (res));
|
||||
return res;
|
||||
}
|
||||
|
||||
__IAR_FT void __TZ_set_CONTROL_NS(uint32_t value)
|
||||
{
|
||||
__asm volatile("MSR CONTROL_NS,%0" :: "r" (value));
|
||||
}
|
||||
|
||||
__IAR_FT uint32_t __TZ_get_PSP_NS(void)
|
||||
{
|
||||
uint32_t res;
|
||||
__asm volatile("MRS %0,PSP_NS" : "=r" (res));
|
||||
return res;
|
||||
}
|
||||
|
||||
__IAR_FT void __TZ_set_PSP_NS(uint32_t value)
|
||||
{
|
||||
__asm volatile("MSR PSP_NS,%0" :: "r" (value));
|
||||
}
|
||||
|
||||
__IAR_FT uint32_t __TZ_get_MSP_NS(void)
|
||||
{
|
||||
uint32_t res;
|
||||
__asm volatile("MRS %0,MSP_NS" : "=r" (res));
|
||||
return res;
|
||||
}
|
||||
|
||||
__IAR_FT void __TZ_set_MSP_NS(uint32_t value)
|
||||
{
|
||||
__asm volatile("MSR MSP_NS,%0" :: "r" (value));
|
||||
}
|
||||
|
||||
__IAR_FT uint32_t __TZ_get_SP_NS(void)
|
||||
{
|
||||
uint32_t res;
|
||||
__asm volatile("MRS %0,SP_NS" : "=r" (res));
|
||||
return res;
|
||||
}
|
||||
__IAR_FT void __TZ_set_SP_NS(uint32_t value)
|
||||
{
|
||||
__asm volatile("MSR SP_NS,%0" :: "r" (value));
|
||||
}
|
||||
|
||||
__IAR_FT uint32_t __TZ_get_PRIMASK_NS(void)
|
||||
{
|
||||
uint32_t res;
|
||||
__asm volatile("MRS %0,PRIMASK_NS" : "=r" (res));
|
||||
return res;
|
||||
}
|
||||
|
||||
__IAR_FT void __TZ_set_PRIMASK_NS(uint32_t value)
|
||||
{
|
||||
__asm volatile("MSR PRIMASK_NS,%0" :: "r" (value));
|
||||
}
|
||||
|
||||
__IAR_FT uint32_t __TZ_get_BASEPRI_NS(void)
|
||||
{
|
||||
uint32_t res;
|
||||
__asm volatile("MRS %0,BASEPRI_NS" : "=r" (res));
|
||||
return res;
|
||||
}
|
||||
|
||||
__IAR_FT void __TZ_set_BASEPRI_NS(uint32_t value)
|
||||
{
|
||||
__asm volatile("MSR BASEPRI_NS,%0" :: "r" (value));
|
||||
}
|
||||
|
||||
__IAR_FT uint32_t __TZ_get_FAULTMASK_NS(void)
|
||||
{
|
||||
uint32_t res;
|
||||
__asm volatile("MRS %0,FAULTMASK_NS" : "=r" (res));
|
||||
return res;
|
||||
}
|
||||
|
||||
__IAR_FT void __TZ_set_FAULTMASK_NS(uint32_t value)
|
||||
{
|
||||
__asm volatile("MSR FAULTMASK_NS,%0" :: "r" (value));
|
||||
}
|
||||
|
||||
__IAR_FT uint32_t __TZ_get_PSPLIM_NS(void)
|
||||
{
|
||||
uint32_t res;
|
||||
#if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
|
||||
(!defined (__ARM_FEATURE_CMSE ) || (__ARM_FEATURE_CMSE < 3)))
|
||||
// without main extensions, the non-secure PSPLIM is RAZ/WI
|
||||
res = 0U;
|
||||
#else
|
||||
__asm volatile("MRS %0,PSPLIM_NS" : "=r" (res));
|
||||
#endif
|
||||
return res;
|
||||
}
|
||||
|
||||
__IAR_FT void __TZ_set_PSPLIM_NS(uint32_t value)
|
||||
{
|
||||
#if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
|
||||
(!defined (__ARM_FEATURE_CMSE ) || (__ARM_FEATURE_CMSE < 3)))
|
||||
// without main extensions, the non-secure PSPLIM is RAZ/WI
|
||||
(void)value;
|
||||
#else
|
||||
__asm volatile("MSR PSPLIM_NS,%0" :: "r" (value));
|
||||
#endif
|
||||
}
|
||||
|
||||
__IAR_FT uint32_t __TZ_get_MSPLIM_NS(void)
|
||||
{
|
||||
uint32_t res;
|
||||
__asm volatile("MRS %0,MSPLIM_NS" : "=r" (res));
|
||||
return res;
|
||||
}
|
||||
|
||||
__IAR_FT void __TZ_set_MSPLIM_NS(uint32_t value)
|
||||
{
|
||||
__asm volatile("MSR MSPLIM_NS,%0" :: "r" (value));
|
||||
}
|
||||
|
||||
#endif /* __ARM_ARCH_8M_MAIN__ or __ARM_ARCH_8M_BASE__ */
|
||||
|
||||
#endif /* __ICCARM_INTRINSICS_VERSION__ == 2 */
|
||||
|
||||
#define __BKPT(value) __asm volatile ("BKPT %0" : : "i"(value))
|
||||
|
||||
#if __IAR_M0_FAMILY
|
||||
__STATIC_INLINE int32_t __SSAT(int32_t val, uint32_t sat)
|
||||
{
|
||||
if ((sat >= 1U) && (sat <= 32U))
|
||||
{
|
||||
const int32_t max = (int32_t)((1U << (sat - 1U)) - 1U);
|
||||
const int32_t min = -1 - max ;
|
||||
if (val > max)
|
||||
{
|
||||
return max;
|
||||
}
|
||||
else if (val < min)
|
||||
{
|
||||
return min;
|
||||
}
|
||||
}
|
||||
return val;
|
||||
}
|
||||
|
||||
__STATIC_INLINE uint32_t __USAT(int32_t val, uint32_t sat)
|
||||
{
|
||||
if (sat <= 31U)
|
||||
{
|
||||
const uint32_t max = ((1U << sat) - 1U);
|
||||
if (val > (int32_t)max)
|
||||
{
|
||||
return max;
|
||||
}
|
||||
else if (val < 0)
|
||||
{
|
||||
return 0U;
|
||||
}
|
||||
}
|
||||
return (uint32_t)val;
|
||||
}
|
||||
#endif
|
||||
|
||||
#if (__CORTEX_M >= 0x03) /* __CORTEX_M is defined in core_cm0.h, core_cm3.h and core_cm4.h. */
|
||||
|
||||
__IAR_FT uint8_t __LDRBT(volatile uint8_t *addr)
|
||||
{
|
||||
uint32_t res;
|
||||
__ASM("LDRBT %0, [%1]" : "=r" (res) : "r" (addr) : "memory");
|
||||
return ((uint8_t)res);
|
||||
}
|
||||
|
||||
__IAR_FT uint16_t __LDRHT(volatile uint16_t *addr)
|
||||
{
|
||||
uint32_t res;
|
||||
__ASM("LDRHT %0, [%1]" : "=r" (res) : "r" (addr) : "memory");
|
||||
return ((uint16_t)res);
|
||||
}
|
||||
|
||||
__IAR_FT uint32_t __LDRT(volatile uint32_t *addr)
|
||||
{
|
||||
uint32_t res;
|
||||
__ASM("LDRT %0, [%1]" : "=r" (res) : "r" (addr) : "memory");
|
||||
return res;
|
||||
}
|
||||
|
||||
__IAR_FT void __STRBT(uint8_t value, volatile uint8_t *addr)
|
||||
{
|
||||
__ASM("STRBT %1, [%0]" : : "r" (addr), "r" ((uint32_t)value) : "memory");
|
||||
}
|
||||
|
||||
__IAR_FT void __STRHT(uint16_t value, volatile uint16_t *addr)
|
||||
{
|
||||
__ASM("STRHT %1, [%0]" : : "r" (addr), "r" ((uint32_t)value) : "memory");
|
||||
}
|
||||
|
||||
__IAR_FT void __STRT(uint32_t value, volatile uint32_t *addr)
|
||||
{
|
||||
__ASM("STRT %1, [%0]" : : "r" (addr), "r" (value) : "memory");
|
||||
}
|
||||
|
||||
#endif /* (__CORTEX_M >= 0x03) */
|
||||
|
||||
#if ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
|
||||
(defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1)) )
|
||||
|
||||
|
||||
__IAR_FT uint8_t __LDAB(volatile uint8_t *ptr)
|
||||
{
|
||||
uint32_t res;
|
||||
__ASM volatile ("LDAB %0, [%1]" : "=r" (res) : "r" (ptr) : "memory");
|
||||
return ((uint8_t)res);
|
||||
}
|
||||
|
||||
__IAR_FT uint16_t __LDAH(volatile uint16_t *ptr)
|
||||
{
|
||||
uint32_t res;
|
||||
__ASM volatile ("LDAH %0, [%1]" : "=r" (res) : "r" (ptr) : "memory");
|
||||
return ((uint16_t)res);
|
||||
}
|
||||
|
||||
__IAR_FT uint32_t __LDA(volatile uint32_t *ptr)
|
||||
{
|
||||
uint32_t res;
|
||||
__ASM volatile ("LDA %0, [%1]" : "=r" (res) : "r" (ptr) : "memory");
|
||||
return res;
|
||||
}
|
||||
|
||||
__IAR_FT void __STLB(uint8_t value, volatile uint8_t *ptr)
|
||||
{
|
||||
__ASM volatile ("STLB %1, [%0]" :: "r" (ptr), "r" (value) : "memory");
|
||||
}
|
||||
|
||||
__IAR_FT void __STLH(uint16_t value, volatile uint16_t *ptr)
|
||||
{
|
||||
__ASM volatile ("STLH %1, [%0]" :: "r" (ptr), "r" (value) : "memory");
|
||||
}
|
||||
|
||||
__IAR_FT void __STL(uint32_t value, volatile uint32_t *ptr)
|
||||
{
|
||||
__ASM volatile ("STL %1, [%0]" :: "r" (ptr), "r" (value) : "memory");
|
||||
}
|
||||
|
||||
__IAR_FT uint8_t __LDAEXB(volatile uint8_t *ptr)
|
||||
{
|
||||
uint32_t res;
|
||||
__ASM volatile ("LDAEXB %0, [%1]" : "=r" (res) : "r" (ptr) : "memory");
|
||||
return ((uint8_t)res);
|
||||
}
|
||||
|
||||
__IAR_FT uint16_t __LDAEXH(volatile uint16_t *ptr)
|
||||
{
|
||||
uint32_t res;
|
||||
__ASM volatile ("LDAEXH %0, [%1]" : "=r" (res) : "r" (ptr) : "memory");
|
||||
return ((uint16_t)res);
|
||||
}
|
||||
|
||||
__IAR_FT uint32_t __LDAEX(volatile uint32_t *ptr)
|
||||
{
|
||||
uint32_t res;
|
||||
__ASM volatile ("LDAEX %0, [%1]" : "=r" (res) : "r" (ptr) : "memory");
|
||||
return res;
|
||||
}
|
||||
|
||||
__IAR_FT uint32_t __STLEXB(uint8_t value, volatile uint8_t *ptr)
|
||||
{
|
||||
uint32_t res;
|
||||
__ASM volatile ("STLEXB %0, %2, [%1]" : "=r" (res) : "r" (ptr), "r" (value) : "memory");
|
||||
return res;
|
||||
}
|
||||
|
||||
__IAR_FT uint32_t __STLEXH(uint16_t value, volatile uint16_t *ptr)
|
||||
{
|
||||
uint32_t res;
|
||||
__ASM volatile ("STLEXH %0, %2, [%1]" : "=r" (res) : "r" (ptr), "r" (value) : "memory");
|
||||
return res;
|
||||
}
|
||||
|
||||
__IAR_FT uint32_t __STLEX(uint32_t value, volatile uint32_t *ptr)
|
||||
{
|
||||
uint32_t res;
|
||||
__ASM volatile ("STLEX %0, %2, [%1]" : "=r" (res) : "r" (ptr), "r" (value) : "memory");
|
||||
return res;
|
||||
}
|
||||
|
||||
#endif /* __ARM_ARCH_8M_MAIN__ or __ARM_ARCH_8M_BASE__ */
|
||||
|
||||
#undef __IAR_FT
|
||||
#undef __IAR_M0_FAMILY
|
||||
#undef __ICCARM_V8
|
||||
|
||||
#pragma diag_default=Pe940
|
||||
#pragma diag_default=Pe177
|
||||
|
||||
#endif /* __CMSIS_ICCARM_H__ */
|
@ -0,0 +1,39 @@
|
||||
/**************************************************************************//**
|
||||
* @file cmsis_version.h
|
||||
* @brief CMSIS Core(M) Version definitions
|
||||
* @version V5.0.2
|
||||
* @date 19. April 2017
|
||||
******************************************************************************/
|
||||
/*
|
||||
* Copyright (c) 2009-2017 ARM Limited. All rights reserved.
|
||||
*
|
||||
* SPDX-License-Identifier: Apache-2.0
|
||||
*
|
||||
* Licensed under the Apache License, Version 2.0 (the License); you may
|
||||
* not use this file except in compliance with the License.
|
||||
* You may obtain a copy of the License at
|
||||
*
|
||||
* www.apache.org/licenses/LICENSE-2.0
|
||||
*
|
||||
* Unless required by applicable law or agreed to in writing, software
|
||||
* distributed under the License is distributed on an AS IS BASIS, WITHOUT
|
||||
* WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
|
||||
* See the License for the specific language governing permissions and
|
||||
* limitations under the License.
|
||||
*/
|
||||
|
||||
#if defined ( __ICCARM__ )
|
||||
#pragma system_include /* treat file as system include file for MISRA check */
|
||||
#elif defined (__clang__)
|
||||
#pragma clang system_header /* treat file as system include file */
|
||||
#endif
|
||||
|
||||
#ifndef __CMSIS_VERSION_H
|
||||
#define __CMSIS_VERSION_H
|
||||
|
||||
/* CMSIS Version definitions */
|
||||
#define __CM_CMSIS_VERSION_MAIN ( 5U) /*!< [31:16] CMSIS Core(M) main version */
|
||||
#define __CM_CMSIS_VERSION_SUB ( 1U) /*!< [15:0] CMSIS Core(M) sub version */
|
||||
#define __CM_CMSIS_VERSION ((__CM_CMSIS_VERSION_MAIN << 16U) | \
|
||||
__CM_CMSIS_VERSION_SUB ) /*!< CMSIS Core(M) version number */
|
||||
#endif
|
File diff suppressed because it is too large
Load Diff
File diff suppressed because it is too large
Load Diff
@ -0,0 +1,949 @@
|
||||
/**************************************************************************//**
|
||||
* @file core_cm0.h
|
||||
* @brief CMSIS Cortex-M0 Core Peripheral Access Layer Header File
|
||||
* @version V5.0.5
|
||||
* @date 28. May 2018
|
||||
******************************************************************************/
|
||||
/*
|
||||
* Copyright (c) 2009-2018 Arm Limited. All rights reserved.
|
||||
*
|
||||
* SPDX-License-Identifier: Apache-2.0
|
||||
*
|
||||
* Licensed under the Apache License, Version 2.0 (the License); you may
|
||||
* not use this file except in compliance with the License.
|
||||
* You may obtain a copy of the License at
|
||||
*
|
||||
* www.apache.org/licenses/LICENSE-2.0
|
||||
*
|
||||
* Unless required by applicable law or agreed to in writing, software
|
||||
* distributed under the License is distributed on an AS IS BASIS, WITHOUT
|
||||
* WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
|
||||
* See the License for the specific language governing permissions and
|
||||
* limitations under the License.
|
||||
*/
|
||||
|
||||
#if defined ( __ICCARM__ )
|
||||
#pragma system_include /* treat file as system include file for MISRA check */
|
||||
#elif defined (__clang__)
|
||||
#pragma clang system_header /* treat file as system include file */
|
||||
#endif
|
||||
|
||||
#ifndef __CORE_CM0_H_GENERIC
|
||||
#define __CORE_CM0_H_GENERIC
|
||||
|
||||
#include <stdint.h>
|
||||
|
||||
#ifdef __cplusplus
|
||||
extern "C" {
|
||||
#endif
|
||||
|
||||
/**
|
||||
\page CMSIS_MISRA_Exceptions MISRA-C:2004 Compliance Exceptions
|
||||
CMSIS violates the following MISRA-C:2004 rules:
|
||||
|
||||
\li Required Rule 8.5, object/function definition in header file.<br>
|
||||
Function definitions in header files are used to allow 'inlining'.
|
||||
|
||||
\li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
|
||||
Unions are used for effective representation of core registers.
|
||||
|
||||
\li Advisory Rule 19.7, Function-like macro defined.<br>
|
||||
Function-like macros are used to allow more efficient code.
|
||||
*/
|
||||
|
||||
|
||||
/*******************************************************************************
|
||||
* CMSIS definitions
|
||||
******************************************************************************/
|
||||
/**
|
||||
\ingroup Cortex_M0
|
||||
@{
|
||||
*/
|
||||
|
||||
#include "cmsis_version.h"
|
||||
|
||||
/* CMSIS CM0 definitions */
|
||||
#define __CM0_CMSIS_VERSION_MAIN (__CM_CMSIS_VERSION_MAIN) /*!< \deprecated [31:16] CMSIS HAL main version */
|
||||
#define __CM0_CMSIS_VERSION_SUB (__CM_CMSIS_VERSION_SUB) /*!< \deprecated [15:0] CMSIS HAL sub version */
|
||||
#define __CM0_CMSIS_VERSION ((__CM0_CMSIS_VERSION_MAIN << 16U) | \
|
||||
__CM0_CMSIS_VERSION_SUB ) /*!< \deprecated CMSIS HAL version number */
|
||||
|
||||
#define __CORTEX_M (0U) /*!< Cortex-M Core */
|
||||
|
||||
/** __FPU_USED indicates whether an FPU is used or not.
|
||||
This core does not support an FPU at all
|
||||
*/
|
||||
#define __FPU_USED 0U
|
||||
|
||||
#if defined ( __CC_ARM )
|
||||
#if defined __TARGET_FPU_VFP
|
||||
#error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
|
||||
#endif
|
||||
|
||||
#elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
|
||||
#if defined __ARM_PCS_VFP
|
||||
#error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
|
||||
#endif
|
||||
|
||||
#elif defined ( __GNUC__ )
|
||||
#if defined (__VFP_FP__) && !defined(__SOFTFP__)
|
||||
#error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
|
||||
#endif
|
||||
|
||||
#elif defined ( __ICCARM__ )
|
||||
#if defined __ARMVFP__
|
||||
#error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
|
||||
#endif
|
||||
|
||||
#elif defined ( __TI_ARM__ )
|
||||
#if defined __TI_VFP_SUPPORT__
|
||||
#error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
|
||||
#endif
|
||||
|
||||
#elif defined ( __TASKING__ )
|
||||
#if defined __FPU_VFP__
|
||||
#error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
|
||||
#endif
|
||||
|
||||
#elif defined ( __CSMC__ )
|
||||
#if ( __CSMC__ & 0x400U)
|
||||
#error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
|
||||
#endif
|
||||
|
||||
#endif
|
||||
|
||||
#include "cmsis_compiler.h" /* CMSIS compiler specific defines */
|
||||
|
||||
|
||||
#ifdef __cplusplus
|
||||
}
|
||||
#endif
|
||||
|
||||
#endif /* __CORE_CM0_H_GENERIC */
|
||||
|
||||
#ifndef __CMSIS_GENERIC
|
||||
|
||||
#ifndef __CORE_CM0_H_DEPENDANT
|
||||
#define __CORE_CM0_H_DEPENDANT
|
||||
|
||||
#ifdef __cplusplus
|
||||
extern "C" {
|
||||
#endif
|
||||
|
||||
/* check device defines and use defaults */
|
||||
#if defined __CHECK_DEVICE_DEFINES
|
||||
#ifndef __CM0_REV
|
||||
#define __CM0_REV 0x0000U
|
||||
#warning "__CM0_REV not defined in device header file; using default!"
|
||||
#endif
|
||||
|
||||
#ifndef __NVIC_PRIO_BITS
|
||||
#define __NVIC_PRIO_BITS 2U
|
||||
#warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
|
||||
#endif
|
||||
|
||||
#ifndef __Vendor_SysTickConfig
|
||||
#define __Vendor_SysTickConfig 0U
|
||||
#warning "__Vendor_SysTickConfig not defined in device header file; using default!"
|
||||
#endif
|
||||
#endif
|
||||
|
||||
/* IO definitions (access restrictions to peripheral registers) */
|
||||
/**
|
||||
\defgroup CMSIS_glob_defs CMSIS Global Defines
|
||||
|
||||
<strong>IO Type Qualifiers</strong> are used
|
||||
\li to specify the access to peripheral variables.
|
||||
\li for automatic generation of peripheral register debug information.
|
||||
*/
|
||||
#ifdef __cplusplus
|
||||
#define __I volatile /*!< Defines 'read only' permissions */
|
||||
#else
|
||||
#define __I volatile const /*!< Defines 'read only' permissions */
|
||||
#endif
|
||||
#define __O volatile /*!< Defines 'write only' permissions */
|
||||
#define __IO volatile /*!< Defines 'read / write' permissions */
|
||||
|
||||
/* following defines should be used for structure members */
|
||||
#define __IM volatile const /*! Defines 'read only' structure member permissions */
|
||||
#define __OM volatile /*! Defines 'write only' structure member permissions */
|
||||
#define __IOM volatile /*! Defines 'read / write' structure member permissions */
|
||||
|
||||
/*@} end of group Cortex_M0 */
|
||||
|
||||
|
||||
|
||||
/*******************************************************************************
|
||||
* Register Abstraction
|
||||
Core Register contain:
|
||||
- Core Register
|
||||
- Core NVIC Register
|
||||
- Core SCB Register
|
||||
- Core SysTick Register
|
||||
******************************************************************************/
|
||||
/**
|
||||
\defgroup CMSIS_core_register Defines and Type Definitions
|
||||
\brief Type definitions and defines for Cortex-M processor based devices.
|
||||
*/
|
||||
|
||||
/**
|
||||
\ingroup CMSIS_core_register
|
||||
\defgroup CMSIS_CORE Status and Control Registers
|
||||
\brief Core Register type definitions.
|
||||
@{
|
||||
*/
|
||||
|
||||
/**
|
||||
\brief Union type to access the Application Program Status Register (APSR).
|
||||
*/
|
||||
typedef union
|
||||
{
|
||||
struct
|
||||
{
|
||||
uint32_t _reserved0:28; /*!< bit: 0..27 Reserved */
|
||||
uint32_t V:1; /*!< bit: 28 Overflow condition code flag */
|
||||
uint32_t C:1; /*!< bit: 29 Carry condition code flag */
|
||||
uint32_t Z:1; /*!< bit: 30 Zero condition code flag */
|
||||
uint32_t N:1; /*!< bit: 31 Negative condition code flag */
|
||||
} b; /*!< Structure used for bit access */
|
||||
uint32_t w; /*!< Type used for word access */
|
||||
} APSR_Type;
|
||||
|
||||
/* APSR Register Definitions */
|
||||
#define APSR_N_Pos 31U /*!< APSR: N Position */
|
||||
#define APSR_N_Msk (1UL << APSR_N_Pos) /*!< APSR: N Mask */
|
||||
|
||||
#define APSR_Z_Pos 30U /*!< APSR: Z Position */
|
||||
#define APSR_Z_Msk (1UL << APSR_Z_Pos) /*!< APSR: Z Mask */
|
||||
|
||||
#define APSR_C_Pos 29U /*!< APSR: C Position */
|
||||
#define APSR_C_Msk (1UL << APSR_C_Pos) /*!< APSR: C Mask */
|
||||
|
||||
#define APSR_V_Pos 28U /*!< APSR: V Position */
|
||||
#define APSR_V_Msk (1UL << APSR_V_Pos) /*!< APSR: V Mask */
|
||||
|
||||
|
||||
/**
|
||||
\brief Union type to access the Interrupt Program Status Register (IPSR).
|
||||
*/
|
||||
typedef union
|
||||
{
|
||||
struct
|
||||
{
|
||||
uint32_t ISR:9; /*!< bit: 0.. 8 Exception number */
|
||||
uint32_t _reserved0:23; /*!< bit: 9..31 Reserved */
|
||||
} b; /*!< Structure used for bit access */
|
||||
uint32_t w; /*!< Type used for word access */
|
||||
} IPSR_Type;
|
||||
|
||||
/* IPSR Register Definitions */
|
||||
#define IPSR_ISR_Pos 0U /*!< IPSR: ISR Position */
|
||||
#define IPSR_ISR_Msk (0x1FFUL /*<< IPSR_ISR_Pos*/) /*!< IPSR: ISR Mask */
|
||||
|
||||
|
||||
/**
|
||||
\brief Union type to access the Special-Purpose Program Status Registers (xPSR).
|
||||
*/
|
||||
typedef union
|
||||
{
|
||||
struct
|
||||
{
|
||||
uint32_t ISR:9; /*!< bit: 0.. 8 Exception number */
|
||||
uint32_t _reserved0:15; /*!< bit: 9..23 Reserved */
|
||||
uint32_t T:1; /*!< bit: 24 Thumb bit (read 0) */
|
||||
uint32_t _reserved1:3; /*!< bit: 25..27 Reserved */
|
||||
uint32_t V:1; /*!< bit: 28 Overflow condition code flag */
|
||||
uint32_t C:1; /*!< bit: 29 Carry condition code flag */
|
||||
uint32_t Z:1; /*!< bit: 30 Zero condition code flag */
|
||||
uint32_t N:1; /*!< bit: 31 Negative condition code flag */
|
||||
} b; /*!< Structure used for bit access */
|
||||
uint32_t w; /*!< Type used for word access */
|
||||
} xPSR_Type;
|
||||
|
||||
/* xPSR Register Definitions */
|
||||
#define xPSR_N_Pos 31U /*!< xPSR: N Position */
|
||||
#define xPSR_N_Msk (1UL << xPSR_N_Pos) /*!< xPSR: N Mask */
|
||||
|
||||
#define xPSR_Z_Pos 30U /*!< xPSR: Z Position */
|
||||
#define xPSR_Z_Msk (1UL << xPSR_Z_Pos) /*!< xPSR: Z Mask */
|
||||
|
||||
#define xPSR_C_Pos 29U /*!< xPSR: C Position */
|
||||
#define xPSR_C_Msk (1UL << xPSR_C_Pos) /*!< xPSR: C Mask */
|
||||
|
||||
#define xPSR_V_Pos 28U /*!< xPSR: V Position */
|
||||
#define xPSR_V_Msk (1UL << xPSR_V_Pos) /*!< xPSR: V Mask */
|
||||
|
||||
#define xPSR_T_Pos 24U /*!< xPSR: T Position */
|
||||
#define xPSR_T_Msk (1UL << xPSR_T_Pos) /*!< xPSR: T Mask */
|
||||
|
||||
#define xPSR_ISR_Pos 0U /*!< xPSR: ISR Position */
|
||||
#define xPSR_ISR_Msk (0x1FFUL /*<< xPSR_ISR_Pos*/) /*!< xPSR: ISR Mask */
|
||||
|
||||
|
||||
/**
|
||||
\brief Union type to access the Control Registers (CONTROL).
|
||||
*/
|
||||
typedef union
|
||||
{
|
||||
struct
|
||||
{
|
||||
uint32_t _reserved0:1; /*!< bit: 0 Reserved */
|
||||
uint32_t SPSEL:1; /*!< bit: 1 Stack to be used */
|
||||
uint32_t _reserved1:30; /*!< bit: 2..31 Reserved */
|
||||
} b; /*!< Structure used for bit access */
|
||||
uint32_t w; /*!< Type used for word access */
|
||||
} CONTROL_Type;
|
||||
|
||||
/* CONTROL Register Definitions */
|
||||
#define CONTROL_SPSEL_Pos 1U /*!< CONTROL: SPSEL Position */
|
||||
#define CONTROL_SPSEL_Msk (1UL << CONTROL_SPSEL_Pos) /*!< CONTROL: SPSEL Mask */
|
||||
|
||||
/*@} end of group CMSIS_CORE */
|
||||
|
||||
|
||||
/**
|
||||
\ingroup CMSIS_core_register
|
||||
\defgroup CMSIS_NVIC Nested Vectored Interrupt Controller (NVIC)
|
||||
\brief Type definitions for the NVIC Registers
|
||||
@{
|
||||
*/
|
||||
|
||||
/**
|
||||
\brief Structure type to access the Nested Vectored Interrupt Controller (NVIC).
|
||||
*/
|
||||
typedef struct
|
||||
{
|
||||
__IOM uint32_t ISER[1U]; /*!< Offset: 0x000 (R/W) Interrupt Set Enable Register */
|
||||
uint32_t RESERVED0[31U];
|
||||
__IOM uint32_t ICER[1U]; /*!< Offset: 0x080 (R/W) Interrupt Clear Enable Register */
|
||||
uint32_t RSERVED1[31U];
|
||||
__IOM uint32_t ISPR[1U]; /*!< Offset: 0x100 (R/W) Interrupt Set Pending Register */
|
||||
uint32_t RESERVED2[31U];
|
||||
__IOM uint32_t ICPR[1U]; /*!< Offset: 0x180 (R/W) Interrupt Clear Pending Register */
|
||||
uint32_t RESERVED3[31U];
|
||||
uint32_t RESERVED4[64U];
|
||||
__IOM uint32_t IP[8U]; /*!< Offset: 0x300 (R/W) Interrupt Priority Register */
|
||||
} NVIC_Type;
|
||||
|
||||
/*@} end of group CMSIS_NVIC */
|
||||
|
||||
|
||||
/**
|
||||
\ingroup CMSIS_core_register
|
||||
\defgroup CMSIS_SCB System Control Block (SCB)
|
||||
\brief Type definitions for the System Control Block Registers
|
||||
@{
|
||||
*/
|
||||
|
||||
/**
|
||||
\brief Structure type to access the System Control Block (SCB).
|
||||
*/
|
||||
typedef struct
|
||||
{
|
||||
__IM uint32_t CPUID; /*!< Offset: 0x000 (R/ ) CPUID Base Register */
|
||||
__IOM uint32_t ICSR; /*!< Offset: 0x004 (R/W) Interrupt Control and State Register */
|
||||
uint32_t RESERVED0;
|
||||
__IOM uint32_t AIRCR; /*!< Offset: 0x00C (R/W) Application Interrupt and Reset Control Register */
|
||||
__IOM uint32_t SCR; /*!< Offset: 0x010 (R/W) System Control Register */
|
||||
__IOM uint32_t CCR; /*!< Offset: 0x014 (R/W) Configuration Control Register */
|
||||
uint32_t RESERVED1;
|
||||
__IOM uint32_t SHP[2U]; /*!< Offset: 0x01C (R/W) System Handlers Priority Registers. [0] is RESERVED */
|
||||
__IOM uint32_t SHCSR; /*!< Offset: 0x024 (R/W) System Handler Control and State Register */
|
||||
} SCB_Type;
|
||||
|
||||
/* SCB CPUID Register Definitions */
|
||||
#define SCB_CPUID_IMPLEMENTER_Pos 24U /*!< SCB CPUID: IMPLEMENTER Position */
|
||||
#define SCB_CPUID_IMPLEMENTER_Msk (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos) /*!< SCB CPUID: IMPLEMENTER Mask */
|
||||
|
||||
#define SCB_CPUID_VARIANT_Pos 20U /*!< SCB CPUID: VARIANT Position */
|
||||
#define SCB_CPUID_VARIANT_Msk (0xFUL << SCB_CPUID_VARIANT_Pos) /*!< SCB CPUID: VARIANT Mask */
|
||||
|
||||
#define SCB_CPUID_ARCHITECTURE_Pos 16U /*!< SCB CPUID: ARCHITECTURE Position */
|
||||
#define SCB_CPUID_ARCHITECTURE_Msk (0xFUL << SCB_CPUID_ARCHITECTURE_Pos) /*!< SCB CPUID: ARCHITECTURE Mask */
|
||||
|
||||
#define SCB_CPUID_PARTNO_Pos 4U /*!< SCB CPUID: PARTNO Position */
|
||||
#define SCB_CPUID_PARTNO_Msk (0xFFFUL << SCB_CPUID_PARTNO_Pos) /*!< SCB CPUID: PARTNO Mask */
|
||||
|
||||
#define SCB_CPUID_REVISION_Pos 0U /*!< SCB CPUID: REVISION Position */
|
||||
#define SCB_CPUID_REVISION_Msk (0xFUL /*<< SCB_CPUID_REVISION_Pos*/) /*!< SCB CPUID: REVISION Mask */
|
||||
|
||||
/* SCB Interrupt Control State Register Definitions */
|
||||
#define SCB_ICSR_NMIPENDSET_Pos 31U /*!< SCB ICSR: NMIPENDSET Position */
|
||||
#define SCB_ICSR_NMIPENDSET_Msk (1UL << SCB_ICSR_NMIPENDSET_Pos) /*!< SCB ICSR: NMIPENDSET Mask */
|
||||
|
||||
#define SCB_ICSR_PENDSVSET_Pos 28U /*!< SCB ICSR: PENDSVSET Position */
|
||||
#define SCB_ICSR_PENDSVSET_Msk (1UL << SCB_ICSR_PENDSVSET_Pos) /*!< SCB ICSR: PENDSVSET Mask */
|
||||
|
||||
#define SCB_ICSR_PENDSVCLR_Pos 27U /*!< SCB ICSR: PENDSVCLR Position */
|
||||
#define SCB_ICSR_PENDSVCLR_Msk (1UL << SCB_ICSR_PENDSVCLR_Pos) /*!< SCB ICSR: PENDSVCLR Mask */
|
||||
|
||||
#define SCB_ICSR_PENDSTSET_Pos 26U /*!< SCB ICSR: PENDSTSET Position */
|
||||
#define SCB_ICSR_PENDSTSET_Msk (1UL << SCB_ICSR_PENDSTSET_Pos) /*!< SCB ICSR: PENDSTSET Mask */
|
||||
|
||||
#define SCB_ICSR_PENDSTCLR_Pos 25U /*!< SCB ICSR: PENDSTCLR Position */
|
||||
#define SCB_ICSR_PENDSTCLR_Msk (1UL << SCB_ICSR_PENDSTCLR_Pos) /*!< SCB ICSR: PENDSTCLR Mask */
|
||||
|
||||
#define SCB_ICSR_ISRPREEMPT_Pos 23U /*!< SCB ICSR: ISRPREEMPT Position */
|
||||
#define SCB_ICSR_ISRPREEMPT_Msk (1UL << SCB_ICSR_ISRPREEMPT_Pos) /*!< SCB ICSR: ISRPREEMPT Mask */
|
||||
|
||||
#define SCB_ICSR_ISRPENDING_Pos 22U /*!< SCB ICSR: ISRPENDING Position */
|
||||
#define SCB_ICSR_ISRPENDING_Msk (1UL << SCB_ICSR_ISRPENDING_Pos) /*!< SCB ICSR: ISRPENDING Mask */
|
||||
|
||||
#define SCB_ICSR_VECTPENDING_Pos 12U /*!< SCB ICSR: VECTPENDING Position */
|
||||
#define SCB_ICSR_VECTPENDING_Msk (0x1FFUL << SCB_ICSR_VECTPENDING_Pos) /*!< SCB ICSR: VECTPENDING Mask */
|
||||
|
||||
#define SCB_ICSR_VECTACTIVE_Pos 0U /*!< SCB ICSR: VECTACTIVE Position */
|
||||
#define SCB_ICSR_VECTACTIVE_Msk (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/) /*!< SCB ICSR: VECTACTIVE Mask */
|
||||
|
||||
/* SCB Application Interrupt and Reset Control Register Definitions */
|
||||
#define SCB_AIRCR_VECTKEY_Pos 16U /*!< SCB AIRCR: VECTKEY Position */
|
||||
#define SCB_AIRCR_VECTKEY_Msk (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos) /*!< SCB AIRCR: VECTKEY Mask */
|
||||
|
||||
#define SCB_AIRCR_VECTKEYSTAT_Pos 16U /*!< SCB AIRCR: VECTKEYSTAT Position */
|
||||
#define SCB_AIRCR_VECTKEYSTAT_Msk (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos) /*!< SCB AIRCR: VECTKEYSTAT Mask */
|
||||
|
||||
#define SCB_AIRCR_ENDIANESS_Pos 15U /*!< SCB AIRCR: ENDIANESS Position */
|
||||
#define SCB_AIRCR_ENDIANESS_Msk (1UL << SCB_AIRCR_ENDIANESS_Pos) /*!< SCB AIRCR: ENDIANESS Mask */
|
||||
|
||||
#define SCB_AIRCR_SYSRESETREQ_Pos 2U /*!< SCB AIRCR: SYSRESETREQ Position */
|
||||
#define SCB_AIRCR_SYSRESETREQ_Msk (1UL << SCB_AIRCR_SYSRESETREQ_Pos) /*!< SCB AIRCR: SYSRESETREQ Mask */
|
||||
|
||||
#define SCB_AIRCR_VECTCLRACTIVE_Pos 1U /*!< SCB AIRCR: VECTCLRACTIVE Position */
|
||||
#define SCB_AIRCR_VECTCLRACTIVE_Msk (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos) /*!< SCB AIRCR: VECTCLRACTIVE Mask */
|
||||
|
||||
/* SCB System Control Register Definitions */
|
||||
#define SCB_SCR_SEVONPEND_Pos 4U /*!< SCB SCR: SEVONPEND Position */
|
||||
#define SCB_SCR_SEVONPEND_Msk (1UL << SCB_SCR_SEVONPEND_Pos) /*!< SCB SCR: SEVONPEND Mask */
|
||||
|
||||
#define SCB_SCR_SLEEPDEEP_Pos 2U /*!< SCB SCR: SLEEPDEEP Position */
|
||||
#define SCB_SCR_SLEEPDEEP_Msk (1UL << SCB_SCR_SLEEPDEEP_Pos) /*!< SCB SCR: SLEEPDEEP Mask */
|
||||
|
||||
#define SCB_SCR_SLEEPONEXIT_Pos 1U /*!< SCB SCR: SLEEPONEXIT Position */
|
||||
#define SCB_SCR_SLEEPONEXIT_Msk (1UL << SCB_SCR_SLEEPONEXIT_Pos) /*!< SCB SCR: SLEEPONEXIT Mask */
|
||||
|
||||
/* SCB Configuration Control Register Definitions */
|
||||
#define SCB_CCR_STKALIGN_Pos 9U /*!< SCB CCR: STKALIGN Position */
|
||||
#define SCB_CCR_STKALIGN_Msk (1UL << SCB_CCR_STKALIGN_Pos) /*!< SCB CCR: STKALIGN Mask */
|
||||
|
||||
#define SCB_CCR_UNALIGN_TRP_Pos 3U /*!< SCB CCR: UNALIGN_TRP Position */
|
||||
#define SCB_CCR_UNALIGN_TRP_Msk (1UL << SCB_CCR_UNALIGN_TRP_Pos) /*!< SCB CCR: UNALIGN_TRP Mask */
|
||||
|
||||
/* SCB System Handler Control and State Register Definitions */
|
||||
#define SCB_SHCSR_SVCALLPENDED_Pos 15U /*!< SCB SHCSR: SVCALLPENDED Position */
|
||||
#define SCB_SHCSR_SVCALLPENDED_Msk (1UL << SCB_SHCSR_SVCALLPENDED_Pos) /*!< SCB SHCSR: SVCALLPENDED Mask */
|
||||
|
||||
/*@} end of group CMSIS_SCB */
|
||||
|
||||
|
||||
/**
|
||||
\ingroup CMSIS_core_register
|
||||
\defgroup CMSIS_SysTick System Tick Timer (SysTick)
|
||||
\brief Type definitions for the System Timer Registers.
|
||||
@{
|
||||
*/
|
||||
|
||||
/**
|
||||
\brief Structure type to access the System Timer (SysTick).
|
||||
*/
|
||||
typedef struct
|
||||
{
|
||||
__IOM uint32_t CTRL; /*!< Offset: 0x000 (R/W) SysTick Control and Status Register */
|
||||
__IOM uint32_t LOAD; /*!< Offset: 0x004 (R/W) SysTick Reload Value Register */
|
||||
__IOM uint32_t VAL; /*!< Offset: 0x008 (R/W) SysTick Current Value Register */
|
||||
__IM uint32_t CALIB; /*!< Offset: 0x00C (R/ ) SysTick Calibration Register */
|
||||
} SysTick_Type;
|
||||
|
||||
/* SysTick Control / Status Register Definitions */
|
||||
#define SysTick_CTRL_COUNTFLAG_Pos 16U /*!< SysTick CTRL: COUNTFLAG Position */
|
||||
#define SysTick_CTRL_COUNTFLAG_Msk (1UL << SysTick_CTRL_COUNTFLAG_Pos) /*!< SysTick CTRL: COUNTFLAG Mask */
|
||||
|
||||
#define SysTick_CTRL_CLKSOURCE_Pos 2U /*!< SysTick CTRL: CLKSOURCE Position */
|
||||
#define SysTick_CTRL_CLKSOURCE_Msk (1UL << SysTick_CTRL_CLKSOURCE_Pos) /*!< SysTick CTRL: CLKSOURCE Mask */
|
||||
|
||||
#define SysTick_CTRL_TICKINT_Pos 1U /*!< SysTick CTRL: TICKINT Position */
|
||||
#define SysTick_CTRL_TICKINT_Msk (1UL << SysTick_CTRL_TICKINT_Pos) /*!< SysTick CTRL: TICKINT Mask */
|
||||
|
||||
#define SysTick_CTRL_ENABLE_Pos 0U /*!< SysTick CTRL: ENABLE Position */
|
||||
#define SysTick_CTRL_ENABLE_Msk (1UL /*<< SysTick_CTRL_ENABLE_Pos*/) /*!< SysTick CTRL: ENABLE Mask */
|
||||
|
||||
/* SysTick Reload Register Definitions */
|
||||
#define SysTick_LOAD_RELOAD_Pos 0U /*!< SysTick LOAD: RELOAD Position */
|
||||
#define SysTick_LOAD_RELOAD_Msk (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/) /*!< SysTick LOAD: RELOAD Mask */
|
||||
|
||||
/* SysTick Current Register Definitions */
|
||||
#define SysTick_VAL_CURRENT_Pos 0U /*!< SysTick VAL: CURRENT Position */
|
||||
#define SysTick_VAL_CURRENT_Msk (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/) /*!< SysTick VAL: CURRENT Mask */
|
||||
|
||||
/* SysTick Calibration Register Definitions */
|
||||
#define SysTick_CALIB_NOREF_Pos 31U /*!< SysTick CALIB: NOREF Position */
|
||||
#define SysTick_CALIB_NOREF_Msk (1UL << SysTick_CALIB_NOREF_Pos) /*!< SysTick CALIB: NOREF Mask */
|
||||
|
||||
#define SysTick_CALIB_SKEW_Pos 30U /*!< SysTick CALIB: SKEW Position */
|
||||
#define SysTick_CALIB_SKEW_Msk (1UL << SysTick_CALIB_SKEW_Pos) /*!< SysTick CALIB: SKEW Mask */
|
||||
|
||||
#define SysTick_CALIB_TENMS_Pos 0U /*!< SysTick CALIB: TENMS Position */
|
||||
#define SysTick_CALIB_TENMS_Msk (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/) /*!< SysTick CALIB: TENMS Mask */
|
||||
|
||||
/*@} end of group CMSIS_SysTick */
|
||||
|
||||
|
||||
/**
|
||||
\ingroup CMSIS_core_register
|
||||
\defgroup CMSIS_CoreDebug Core Debug Registers (CoreDebug)
|
||||
\brief Cortex-M0 Core Debug Registers (DCB registers, SHCSR, and DFSR) are only accessible over DAP and not via processor.
|
||||
Therefore they are not covered by the Cortex-M0 header file.
|
||||
@{
|
||||
*/
|
||||
/*@} end of group CMSIS_CoreDebug */
|
||||
|
||||
|
||||
/**
|
||||
\ingroup CMSIS_core_register
|
||||
\defgroup CMSIS_core_bitfield Core register bit field macros
|
||||
\brief Macros for use with bit field definitions (xxx_Pos, xxx_Msk).
|
||||
@{
|
||||
*/
|
||||
|
||||
/**
|
||||
\brief Mask and shift a bit field value for use in a register bit range.
|
||||
\param[in] field Name of the register bit field.
|
||||
\param[in] value Value of the bit field. This parameter is interpreted as an uint32_t type.
|
||||
\return Masked and shifted value.
|
||||
*/
|
||||
#define _VAL2FLD(field, value) (((uint32_t)(value) << field ## _Pos) & field ## _Msk)
|
||||
|
||||
/**
|
||||
\brief Mask and shift a register value to extract a bit filed value.
|
||||
\param[in] field Name of the register bit field.
|
||||
\param[in] value Value of register. This parameter is interpreted as an uint32_t type.
|
||||
\return Masked and shifted bit field value.
|
||||
*/
|
||||
#define _FLD2VAL(field, value) (((uint32_t)(value) & field ## _Msk) >> field ## _Pos)
|
||||
|
||||
/*@} end of group CMSIS_core_bitfield */
|
||||
|
||||
|
||||
/**
|
||||
\ingroup CMSIS_core_register
|
||||
\defgroup CMSIS_core_base Core Definitions
|
||||
\brief Definitions for base addresses, unions, and structures.
|
||||
@{
|
||||
*/
|
||||
|
||||
/* Memory mapping of Core Hardware */
|
||||
#define SCS_BASE (0xE000E000UL) /*!< System Control Space Base Address */
|
||||
#define SysTick_BASE (SCS_BASE + 0x0010UL) /*!< SysTick Base Address */
|
||||
#define NVIC_BASE (SCS_BASE + 0x0100UL) /*!< NVIC Base Address */
|
||||
#define SCB_BASE (SCS_BASE + 0x0D00UL) /*!< System Control Block Base Address */
|
||||
|
||||
#define SCB ((SCB_Type *) SCB_BASE ) /*!< SCB configuration struct */
|
||||
#define SysTick ((SysTick_Type *) SysTick_BASE ) /*!< SysTick configuration struct */
|
||||
#define NVIC ((NVIC_Type *) NVIC_BASE ) /*!< NVIC configuration struct */
|
||||
|
||||
|
||||
/*@} */
|
||||
|
||||
|
||||
|
||||
/*******************************************************************************
|
||||
* Hardware Abstraction Layer
|
||||
Core Function Interface contains:
|
||||
- Core NVIC Functions
|
||||
- Core SysTick Functions
|
||||
- Core Register Access Functions
|
||||
******************************************************************************/
|
||||
/**
|
||||
\defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
|
||||
*/
|
||||
|
||||
|
||||
|
||||
/* ########################## NVIC functions #################################### */
|
||||
/**
|
||||
\ingroup CMSIS_Core_FunctionInterface
|
||||
\defgroup CMSIS_Core_NVICFunctions NVIC Functions
|
||||
\brief Functions that manage interrupts and exceptions via the NVIC.
|
||||
@{
|
||||
*/
|
||||
|
||||
#ifdef CMSIS_NVIC_VIRTUAL
|
||||
#ifndef CMSIS_NVIC_VIRTUAL_HEADER_FILE
|
||||
#define CMSIS_NVIC_VIRTUAL_HEADER_FILE "cmsis_nvic_virtual.h"
|
||||
#endif
|
||||
#include CMSIS_NVIC_VIRTUAL_HEADER_FILE
|
||||
#else
|
||||
#define NVIC_SetPriorityGrouping __NVIC_SetPriorityGrouping
|
||||
#define NVIC_GetPriorityGrouping __NVIC_GetPriorityGrouping
|
||||
#define NVIC_EnableIRQ __NVIC_EnableIRQ
|
||||
#define NVIC_GetEnableIRQ __NVIC_GetEnableIRQ
|
||||
#define NVIC_DisableIRQ __NVIC_DisableIRQ
|
||||
#define NVIC_GetPendingIRQ __NVIC_GetPendingIRQ
|
||||
#define NVIC_SetPendingIRQ __NVIC_SetPendingIRQ
|
||||
#define NVIC_ClearPendingIRQ __NVIC_ClearPendingIRQ
|
||||
/*#define NVIC_GetActive __NVIC_GetActive not available for Cortex-M0 */
|
||||
#define NVIC_SetPriority __NVIC_SetPriority
|
||||
#define NVIC_GetPriority __NVIC_GetPriority
|
||||
#define NVIC_SystemReset __NVIC_SystemReset
|
||||
#endif /* CMSIS_NVIC_VIRTUAL */
|
||||
|
||||
#ifdef CMSIS_VECTAB_VIRTUAL
|
||||
#ifndef CMSIS_VECTAB_VIRTUAL_HEADER_FILE
|
||||
#define CMSIS_VECTAB_VIRTUAL_HEADER_FILE "cmsis_vectab_virtual.h"
|
||||
#endif
|
||||
#include CMSIS_VECTAB_VIRTUAL_HEADER_FILE
|
||||
#else
|
||||
#define NVIC_SetVector __NVIC_SetVector
|
||||
#define NVIC_GetVector __NVIC_GetVector
|
||||
#endif /* (CMSIS_VECTAB_VIRTUAL) */
|
||||
|
||||
#define NVIC_USER_IRQ_OFFSET 16
|
||||
|
||||
|
||||
/* The following EXC_RETURN values are saved the LR on exception entry */
|
||||
#define EXC_RETURN_HANDLER (0xFFFFFFF1UL) /* return to Handler mode, uses MSP after return */
|
||||
#define EXC_RETURN_THREAD_MSP (0xFFFFFFF9UL) /* return to Thread mode, uses MSP after return */
|
||||
#define EXC_RETURN_THREAD_PSP (0xFFFFFFFDUL) /* return to Thread mode, uses PSP after return */
|
||||
|
||||
|
||||
/* Interrupt Priorities are WORD accessible only under Armv6-M */
|
||||
/* The following MACROS handle generation of the register offset and byte masks */
|
||||
#define _BIT_SHIFT(IRQn) ( ((((uint32_t)(int32_t)(IRQn)) ) & 0x03UL) * 8UL)
|
||||
#define _SHP_IDX(IRQn) ( (((((uint32_t)(int32_t)(IRQn)) & 0x0FUL)-8UL) >> 2UL) )
|
||||
#define _IP_IDX(IRQn) ( (((uint32_t)(int32_t)(IRQn)) >> 2UL) )
|
||||
|
||||
#define __NVIC_SetPriorityGrouping(X) (void)(X)
|
||||
#define __NVIC_GetPriorityGrouping() (0U)
|
||||
|
||||
/**
|
||||
\brief Enable Interrupt
|
||||
\details Enables a device specific interrupt in the NVIC interrupt controller.
|
||||
\param [in] IRQn Device specific interrupt number.
|
||||
\note IRQn must not be negative.
|
||||
*/
|
||||
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
|
||||
{
|
||||
if ((int32_t)(IRQn) >= 0)
|
||||
{
|
||||
NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
|
||||
}
|
||||
}
|
||||
|
||||
|
||||
/**
|
||||
\brief Get Interrupt Enable status
|
||||
\details Returns a device specific interrupt enable status from the NVIC interrupt controller.
|
||||
\param [in] IRQn Device specific interrupt number.
|
||||
\return 0 Interrupt is not enabled.
|
||||
\return 1 Interrupt is enabled.
|
||||
\note IRQn must not be negative.
|
||||
*/
|
||||
__STATIC_INLINE uint32_t __NVIC_GetEnableIRQ(IRQn_Type IRQn)
|
||||
{
|
||||
if ((int32_t)(IRQn) >= 0)
|
||||
{
|
||||
return((uint32_t)(((NVIC->ISER[0U] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
|
||||
}
|
||||
else
|
||||
{
|
||||
return(0U);
|
||||
}
|
||||
}
|
||||
|
||||
|
||||
/**
|
||||
\brief Disable Interrupt
|
||||
\details Disables a device specific interrupt in the NVIC interrupt controller.
|
||||
\param [in] IRQn Device specific interrupt number.
|
||||
\note IRQn must not be negative.
|
||||
*/
|
||||
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
|
||||
{
|
||||
if ((int32_t)(IRQn) >= 0)
|
||||
{
|
||||
NVIC->ICER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
|
||||
__DSB();
|
||||
__ISB();
|
||||
}
|
||||
}
|
||||
|
||||
|
||||
/**
|
||||
\brief Get Pending Interrupt
|
||||
\details Reads the NVIC pending register and returns the pending bit for the specified device specific interrupt.
|
||||
\param [in] IRQn Device specific interrupt number.
|
||||
\return 0 Interrupt status is not pending.
|
||||
\return 1 Interrupt status is pending.
|
||||
\note IRQn must not be negative.
|
||||
*/
|
||||
__STATIC_INLINE uint32_t __NVIC_GetPendingIRQ(IRQn_Type IRQn)
|
||||
{
|
||||
if ((int32_t)(IRQn) >= 0)
|
||||
{
|
||||
return((uint32_t)(((NVIC->ISPR[0U] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
|
||||
}
|
||||
else
|
||||
{
|
||||
return(0U);
|
||||
}
|
||||
}
|
||||
|
||||
|
||||
/**
|
||||
\brief Set Pending Interrupt
|
||||
\details Sets the pending bit of a device specific interrupt in the NVIC pending register.
|
||||
\param [in] IRQn Device specific interrupt number.
|
||||
\note IRQn must not be negative.
|
||||
*/
|
||||
__STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn)
|
||||
{
|
||||
if ((int32_t)(IRQn) >= 0)
|
||||
{
|
||||
NVIC->ISPR[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
|
||||
}
|
||||
}
|
||||
|
||||
|
||||
/**
|
||||
\brief Clear Pending Interrupt
|
||||
\details Clears the pending bit of a device specific interrupt in the NVIC pending register.
|
||||
\param [in] IRQn Device specific interrupt number.
|
||||
\note IRQn must not be negative.
|
||||
*/
|
||||
__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
|
||||
{
|
||||
if ((int32_t)(IRQn) >= 0)
|
||||
{
|
||||
NVIC->ICPR[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
|
||||
}
|
||||
}
|
||||
|
||||
|
||||
/**
|
||||
\brief Set Interrupt Priority
|
||||
\details Sets the priority of a device specific interrupt or a processor exception.
|
||||
The interrupt number can be positive to specify a device specific interrupt,
|
||||
or negative to specify a processor exception.
|
||||
\param [in] IRQn Interrupt number.
|
||||
\param [in] priority Priority to set.
|
||||
\note The priority cannot be set for every processor exception.
|
||||
*/
|
||||
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
|
||||
{
|
||||
if ((int32_t)(IRQn) >= 0)
|
||||
{
|
||||
NVIC->IP[_IP_IDX(IRQn)] = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
|
||||
(((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
|
||||
}
|
||||
else
|
||||
{
|
||||
SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
|
||||
(((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
|
||||
}
|
||||
}
|
||||
|
||||
|
||||
/**
|
||||
\brief Get Interrupt Priority
|
||||
\details Reads the priority of a device specific interrupt or a processor exception.
|
||||
The interrupt number can be positive to specify a device specific interrupt,
|
||||
or negative to specify a processor exception.
|
||||
\param [in] IRQn Interrupt number.
|
||||
\return Interrupt Priority.
|
||||
Value is aligned automatically to the implemented priority bits of the microcontroller.
|
||||
*/
|
||||
__STATIC_INLINE uint32_t __NVIC_GetPriority(IRQn_Type IRQn)
|
||||
{
|
||||
|
||||
if ((int32_t)(IRQn) >= 0)
|
||||
{
|
||||
return((uint32_t)(((NVIC->IP[ _IP_IDX(IRQn)] >> _BIT_SHIFT(IRQn) ) & (uint32_t)0xFFUL) >> (8U - __NVIC_PRIO_BITS)));
|
||||
}
|
||||
else
|
||||
{
|
||||
return((uint32_t)(((SCB->SHP[_SHP_IDX(IRQn)] >> _BIT_SHIFT(IRQn) ) & (uint32_t)0xFFUL) >> (8U - __NVIC_PRIO_BITS)));
|
||||
}
|
||||
}
|
||||
|
||||
|
||||
/**
|
||||
\brief Encode Priority
|
||||
\details Encodes the priority for an interrupt with the given priority group,
|
||||
preemptive priority value, and subpriority value.
|
||||
In case of a conflict between priority grouping and available
|
||||
priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
|
||||
\param [in] PriorityGroup Used priority group.
|
||||
\param [in] PreemptPriority Preemptive priority value (starting from 0).
|
||||
\param [in] SubPriority Subpriority value (starting from 0).
|
||||
\return Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
|
||||
*/
|
||||
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
|
||||
{
|
||||
uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL); /* only values 0..7 are used */
|
||||
uint32_t PreemptPriorityBits;
|
||||
uint32_t SubPriorityBits;
|
||||
|
||||
PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
|
||||
SubPriorityBits = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
|
||||
|
||||
return (
|
||||
((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
|
||||
((SubPriority & (uint32_t)((1UL << (SubPriorityBits )) - 1UL)))
|
||||
);
|
||||
}
|
||||
|
||||
|
||||
/**
|
||||
\brief Decode Priority
|
||||
\details Decodes an interrupt priority value with a given priority group to
|
||||
preemptive priority value and subpriority value.
|
||||
In case of a conflict between priority grouping and available
|
||||
priority bits (__NVIC_PRIO_BITS) the smallest possible priority group is set.
|
||||
\param [in] Priority Priority value, which can be retrieved with the function \ref NVIC_GetPriority().
|
||||
\param [in] PriorityGroup Used priority group.
|
||||
\param [out] pPreemptPriority Preemptive priority value (starting from 0).
|
||||
\param [out] pSubPriority Subpriority value (starting from 0).
|
||||
*/
|
||||
__STATIC_INLINE void NVIC_DecodePriority (uint32_t Priority, uint32_t PriorityGroup, uint32_t* const pPreemptPriority, uint32_t* const pSubPriority)
|
||||
{
|
||||
uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL); /* only values 0..7 are used */
|
||||
uint32_t PreemptPriorityBits;
|
||||
uint32_t SubPriorityBits;
|
||||
|
||||
PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
|
||||
SubPriorityBits = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
|
||||
|
||||
*pPreemptPriority = (Priority >> SubPriorityBits) & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL);
|
||||
*pSubPriority = (Priority ) & (uint32_t)((1UL << (SubPriorityBits )) - 1UL);
|
||||
}
|
||||
|
||||
|
||||
|
||||
/**
|
||||
\brief Set Interrupt Vector
|
||||
\details Sets an interrupt vector in SRAM based interrupt vector table.
|
||||
The interrupt number can be positive to specify a device specific interrupt,
|
||||
or negative to specify a processor exception.
|
||||
Address 0 must be mapped to SRAM.
|
||||
\param [in] IRQn Interrupt number
|
||||
\param [in] vector Address of interrupt handler function
|
||||
*/
|
||||
__STATIC_INLINE void __NVIC_SetVector(IRQn_Type IRQn, uint32_t vector)
|
||||
{
|
||||
uint32_t *vectors = (uint32_t *)0x0U;
|
||||
vectors[(int32_t)IRQn + NVIC_USER_IRQ_OFFSET] = vector;
|
||||
}
|
||||
|
||||
|
||||
/**
|
||||
\brief Get Interrupt Vector
|
||||
\details Reads an interrupt vector from interrupt vector table.
|
||||
The interrupt number can be positive to specify a device specific interrupt,
|
||||
or negative to specify a processor exception.
|
||||
\param [in] IRQn Interrupt number.
|
||||
\return Address of interrupt handler function
|
||||
*/
|
||||
__STATIC_INLINE uint32_t __NVIC_GetVector(IRQn_Type IRQn)
|
||||
{
|
||||
uint32_t *vectors = (uint32_t *)0x0U;
|
||||
return vectors[(int32_t)IRQn + NVIC_USER_IRQ_OFFSET];
|
||||
}
|
||||
|
||||
|
||||
/**
|
||||
\brief System Reset
|
||||
\details Initiates a system reset request to reset the MCU.
|
||||
*/
|
||||
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
|
||||
{
|
||||
__DSB(); /* Ensure all outstanding memory accesses included
|
||||
buffered write are completed before reset */
|
||||
SCB->AIRCR = ((0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
|
||||
SCB_AIRCR_SYSRESETREQ_Msk);
|
||||
__DSB(); /* Ensure completion of memory access */
|
||||
|
||||
for(;;) /* wait until reset */
|
||||
{
|
||||
__NOP();
|
||||
}
|
||||
}
|
||||
|
||||
/*@} end of CMSIS_Core_NVICFunctions */
|
||||
|
||||
|
||||
/* ########################## FPU functions #################################### */
|
||||
/**
|
||||
\ingroup CMSIS_Core_FunctionInterface
|
||||
\defgroup CMSIS_Core_FpuFunctions FPU Functions
|
||||
\brief Function that provides FPU type.
|
||||
@{
|
||||
*/
|
||||
|
||||
/**
|
||||
\brief get FPU type
|
||||
\details returns the FPU type
|
||||
\returns
|
||||
- \b 0: No FPU
|
||||
- \b 1: Single precision FPU
|
||||
- \b 2: Double + Single precision FPU
|
||||
*/
|
||||
__STATIC_INLINE uint32_t SCB_GetFPUType(void)
|
||||
{
|
||||
return 0U; /* No FPU */
|
||||
}
|
||||
|
||||
|
||||
/*@} end of CMSIS_Core_FpuFunctions */
|
||||
|
||||
|
||||
|
||||
/* ################################## SysTick function ############################################ */
|
||||
/**
|
||||
\ingroup CMSIS_Core_FunctionInterface
|
||||
\defgroup CMSIS_Core_SysTickFunctions SysTick Functions
|
||||
\brief Functions that configure the System.
|
||||
@{
|
||||
*/
|
||||
|
||||
#if defined (__Vendor_SysTickConfig) && (__Vendor_SysTickConfig == 0U)
|
||||
|
||||
/**
|
||||
\brief System Tick Configuration
|
||||
\details Initializes the System Timer and its interrupt, and starts the System Tick Timer.
|
||||
Counter is in free running mode to generate periodic interrupts.
|
||||
\param [in] ticks Number of ticks between two interrupts.
|
||||
\return 0 Function succeeded.
|
||||
\return 1 Function failed.
|
||||
\note When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
|
||||
function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
|
||||
must contain a vendor-specific implementation of this function.
|
||||
*/
|
||||
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
|
||||
{
|
||||
if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
|
||||
{
|
||||
return (1UL); /* Reload value impossible */
|
||||
}
|
||||
|
||||
SysTick->LOAD = (uint32_t)(ticks - 1UL); /* set reload register */
|
||||
NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
|
||||
SysTick->VAL = 0UL; /* Load the SysTick Counter Value */
|
||||
SysTick->CTRL = SysTick_CTRL_CLKSOURCE_Msk |
|
||||
SysTick_CTRL_TICKINT_Msk |
|
||||
SysTick_CTRL_ENABLE_Msk; /* Enable SysTick IRQ and SysTick Timer */
|
||||
return (0UL); /* Function successful */
|
||||
}
|
||||
|
||||
#endif
|
||||
|
||||
/*@} end of CMSIS_Core_SysTickFunctions */
|
||||
|
||||
|
||||
|
||||
|
||||
#ifdef __cplusplus
|
||||
}
|
||||
#endif
|
||||
|
||||
#endif /* __CORE_CM0_H_DEPENDANT */
|
||||
|
||||
#endif /* __CMSIS_GENERIC */
|
File diff suppressed because it is too large
Load Diff
@ -0,0 +1,976 @@
|
||||
/**************************************************************************//**
|
||||
* @file core_cm1.h
|
||||
* @brief CMSIS Cortex-M1 Core Peripheral Access Layer Header File
|
||||
* @version V1.0.0
|
||||
* @date 23. July 2018
|
||||
******************************************************************************/
|
||||
/*
|
||||
* Copyright (c) 2009-2018 Arm Limited. All rights reserved.
|
||||
*
|
||||
* SPDX-License-Identifier: Apache-2.0
|
||||
*
|
||||
* Licensed under the Apache License, Version 2.0 (the License); you may
|
||||
* not use this file except in compliance with the License.
|
||||
* You may obtain a copy of the License at
|
||||
*
|
||||
* www.apache.org/licenses/LICENSE-2.0
|
||||
*
|
||||
* Unless required by applicable law or agreed to in writing, software
|
||||
* distributed under the License is distributed on an AS IS BASIS, WITHOUT
|
||||
* WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
|
||||
* See the License for the specific language governing permissions and
|
||||
* limitations under the License.
|
||||
*/
|
||||
|
||||
#if defined ( __ICCARM__ )
|
||||
#pragma system_include /* treat file as system include file for MISRA check */
|
||||
#elif defined (__clang__)
|
||||
#pragma clang system_header /* treat file as system include file */
|
||||
#endif
|
||||
|
||||
#ifndef __CORE_CM1_H_GENERIC
|
||||
#define __CORE_CM1_H_GENERIC
|
||||
|
||||
#include <stdint.h>
|
||||
|
||||
#ifdef __cplusplus
|
||||
extern "C" {
|
||||
#endif
|
||||
|
||||
/**
|
||||
\page CMSIS_MISRA_Exceptions MISRA-C:2004 Compliance Exceptions
|
||||
CMSIS violates the following MISRA-C:2004 rules:
|
||||
|
||||
\li Required Rule 8.5, object/function definition in header file.<br>
|
||||
Function definitions in header files are used to allow 'inlining'.
|
||||
|
||||
\li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
|
||||
Unions are used for effective representation of core registers.
|
||||
|
||||
\li Advisory Rule 19.7, Function-like macro defined.<br>
|
||||
Function-like macros are used to allow more efficient code.
|
||||
*/
|
||||
|
||||
|
||||
/*******************************************************************************
|
||||
* CMSIS definitions
|
||||
******************************************************************************/
|
||||
/**
|
||||
\ingroup Cortex_M1
|
||||
@{
|
||||
*/
|
||||
|
||||
#include "cmsis_version.h"
|
||||
|
||||
/* CMSIS CM1 definitions */
|
||||
#define __CM1_CMSIS_VERSION_MAIN (__CM_CMSIS_VERSION_MAIN) /*!< \deprecated [31:16] CMSIS HAL main version */
|
||||
#define __CM1_CMSIS_VERSION_SUB (__CM_CMSIS_VERSION_SUB) /*!< \deprecated [15:0] CMSIS HAL sub version */
|
||||
#define __CM1_CMSIS_VERSION ((__CM1_CMSIS_VERSION_MAIN << 16U) | \
|
||||
__CM1_CMSIS_VERSION_SUB ) /*!< \deprecated CMSIS HAL version number */
|
||||
|
||||
#define __CORTEX_M (1U) /*!< Cortex-M Core */
|
||||
|
||||
/** __FPU_USED indicates whether an FPU is used or not.
|
||||
This core does not support an FPU at all
|
||||
*/
|
||||
#define __FPU_USED 0U
|
||||
|
||||
#if defined ( __CC_ARM )
|
||||
#if defined __TARGET_FPU_VFP
|
||||
#error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
|
||||
#endif
|
||||
|
||||
#elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
|
||||
#if defined __ARM_PCS_VFP
|
||||
#error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
|
||||
#endif
|
||||
|
||||
#elif defined ( __GNUC__ )
|
||||
#if defined (__VFP_FP__) && !defined(__SOFTFP__)
|
||||
#error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
|
||||
#endif
|
||||
|
||||
#elif defined ( __ICCARM__ )
|
||||
#if defined __ARMVFP__
|
||||
#error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
|
||||
#endif
|
||||
|
||||
#elif defined ( __TI_ARM__ )
|
||||
#if defined __TI_VFP_SUPPORT__
|
||||
#error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
|
||||
#endif
|
||||
|
||||
#elif defined ( __TASKING__ )
|
||||
#if defined __FPU_VFP__
|
||||
#error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
|
||||
#endif
|
||||
|
||||
#elif defined ( __CSMC__ )
|
||||
#if ( __CSMC__ & 0x400U)
|
||||
#error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
|
||||
#endif
|
||||
|
||||
#endif
|
||||
|
||||
#include "cmsis_compiler.h" /* CMSIS compiler specific defines */
|
||||
|
||||
|
||||
#ifdef __cplusplus
|
||||
}
|
||||
#endif
|
||||
|
||||
#endif /* __CORE_CM1_H_GENERIC */
|
||||
|
||||
#ifndef __CMSIS_GENERIC
|
||||
|
||||
#ifndef __CORE_CM1_H_DEPENDANT
|
||||
#define __CORE_CM1_H_DEPENDANT
|
||||
|
||||
#ifdef __cplusplus
|
||||
extern "C" {
|
||||
#endif
|
||||
|
||||
/* check device defines and use defaults */
|
||||
#if defined __CHECK_DEVICE_DEFINES
|
||||
#ifndef __CM1_REV
|
||||
#define __CM1_REV 0x0100U
|
||||
#warning "__CM1_REV not defined in device header file; using default!"
|
||||
#endif
|
||||
|
||||
#ifndef __NVIC_PRIO_BITS
|
||||
#define __NVIC_PRIO_BITS 2U
|
||||
#warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
|
||||
#endif
|
||||
|
||||
#ifndef __Vendor_SysTickConfig
|
||||
#define __Vendor_SysTickConfig 0U
|
||||
#warning "__Vendor_SysTickConfig not defined in device header file; using default!"
|
||||
#endif
|
||||
#endif
|
||||
|
||||
/* IO definitions (access restrictions to peripheral registers) */
|
||||
/**
|
||||
\defgroup CMSIS_glob_defs CMSIS Global Defines
|
||||
|
||||
<strong>IO Type Qualifiers</strong> are used
|
||||
\li to specify the access to peripheral variables.
|
||||
\li for automatic generation of peripheral register debug information.
|
||||
*/
|
||||
#ifdef __cplusplus
|
||||
#define __I volatile /*!< Defines 'read only' permissions */
|
||||
#else
|
||||
#define __I volatile const /*!< Defines 'read only' permissions */
|
||||
#endif
|
||||
#define __O volatile /*!< Defines 'write only' permissions */
|
||||
#define __IO volatile /*!< Defines 'read / write' permissions */
|
||||
|
||||
/* following defines should be used for structure members */
|
||||
#define __IM volatile const /*! Defines 'read only' structure member permissions */
|
||||
#define __OM volatile /*! Defines 'write only' structure member permissions */
|
||||
#define __IOM volatile /*! Defines 'read / write' structure member permissions */
|
||||
|
||||
/*@} end of group Cortex_M1 */
|
||||
|
||||
|
||||
|
||||
/*******************************************************************************
|
||||
* Register Abstraction
|
||||
Core Register contain:
|
||||
- Core Register
|
||||
- Core NVIC Register
|
||||
- Core SCB Register
|
||||
- Core SysTick Register
|
||||
******************************************************************************/
|
||||
/**
|
||||
\defgroup CMSIS_core_register Defines and Type Definitions
|
||||
\brief Type definitions and defines for Cortex-M processor based devices.
|
||||
*/
|
||||
|
||||
/**
|
||||
\ingroup CMSIS_core_register
|
||||
\defgroup CMSIS_CORE Status and Control Registers
|
||||
\brief Core Register type definitions.
|
||||
@{
|
||||
*/
|
||||
|
||||
/**
|
||||
\brief Union type to access the Application Program Status Register (APSR).
|
||||
*/
|
||||
typedef union
|
||||
{
|
||||
struct
|
||||
{
|
||||
uint32_t _reserved0:28; /*!< bit: 0..27 Reserved */
|
||||
uint32_t V:1; /*!< bit: 28 Overflow condition code flag */
|
||||
uint32_t C:1; /*!< bit: 29 Carry condition code flag */
|
||||
uint32_t Z:1; /*!< bit: 30 Zero condition code flag */
|
||||
uint32_t N:1; /*!< bit: 31 Negative condition code flag */
|
||||
} b; /*!< Structure used for bit access */
|
||||
uint32_t w; /*!< Type used for word access */
|
||||
} APSR_Type;
|
||||
|
||||
/* APSR Register Definitions */
|
||||
#define APSR_N_Pos 31U /*!< APSR: N Position */
|
||||
#define APSR_N_Msk (1UL << APSR_N_Pos) /*!< APSR: N Mask */
|
||||
|
||||
#define APSR_Z_Pos 30U /*!< APSR: Z Position */
|
||||
#define APSR_Z_Msk (1UL << APSR_Z_Pos) /*!< APSR: Z Mask */
|
||||
|
||||
#define APSR_C_Pos 29U /*!< APSR: C Position */
|
||||
#define APSR_C_Msk (1UL << APSR_C_Pos) /*!< APSR: C Mask */
|
||||
|
||||
#define APSR_V_Pos 28U /*!< APSR: V Position */
|
||||
#define APSR_V_Msk (1UL << APSR_V_Pos) /*!< APSR: V Mask */
|
||||
|
||||
|
||||
/**
|
||||
\brief Union type to access the Interrupt Program Status Register (IPSR).
|
||||
*/
|
||||
typedef union
|
||||
{
|
||||
struct
|
||||
{
|
||||
uint32_t ISR:9; /*!< bit: 0.. 8 Exception number */
|
||||
uint32_t _reserved0:23; /*!< bit: 9..31 Reserved */
|
||||
} b; /*!< Structure used for bit access */
|
||||
uint32_t w; /*!< Type used for word access */
|
||||
} IPSR_Type;
|
||||
|
||||
/* IPSR Register Definitions */
|
||||
#define IPSR_ISR_Pos 0U /*!< IPSR: ISR Position */
|
||||
#define IPSR_ISR_Msk (0x1FFUL /*<< IPSR_ISR_Pos*/) /*!< IPSR: ISR Mask */
|
||||
|
||||
|
||||
/**
|
||||
\brief Union type to access the Special-Purpose Program Status Registers (xPSR).
|
||||
*/
|
||||
typedef union
|
||||
{
|
||||
struct
|
||||
{
|
||||
uint32_t ISR:9; /*!< bit: 0.. 8 Exception number */
|
||||
uint32_t _reserved0:15; /*!< bit: 9..23 Reserved */
|
||||
uint32_t T:1; /*!< bit: 24 Thumb bit (read 0) */
|
||||
uint32_t _reserved1:3; /*!< bit: 25..27 Reserved */
|
||||
uint32_t V:1; /*!< bit: 28 Overflow condition code flag */
|
||||
uint32_t C:1; /*!< bit: 29 Carry condition code flag */
|
||||
uint32_t Z:1; /*!< bit: 30 Zero condition code flag */
|
||||
uint32_t N:1; /*!< bit: 31 Negative condition code flag */
|
||||
} b; /*!< Structure used for bit access */
|
||||
uint32_t w; /*!< Type used for word access */
|
||||
} xPSR_Type;
|
||||
|
||||
/* xPSR Register Definitions */
|
||||
#define xPSR_N_Pos 31U /*!< xPSR: N Position */
|
||||
#define xPSR_N_Msk (1UL << xPSR_N_Pos) /*!< xPSR: N Mask */
|
||||
|
||||
#define xPSR_Z_Pos 30U /*!< xPSR: Z Position */
|
||||
#define xPSR_Z_Msk (1UL << xPSR_Z_Pos) /*!< xPSR: Z Mask */
|
||||
|
||||
#define xPSR_C_Pos 29U /*!< xPSR: C Position */
|
||||
#define xPSR_C_Msk (1UL << xPSR_C_Pos) /*!< xPSR: C Mask */
|
||||
|
||||
#define xPSR_V_Pos 28U /*!< xPSR: V Position */
|
||||
#define xPSR_V_Msk (1UL << xPSR_V_Pos) /*!< xPSR: V Mask */
|
||||
|
||||
#define xPSR_T_Pos 24U /*!< xPSR: T Position */
|
||||
#define xPSR_T_Msk (1UL << xPSR_T_Pos) /*!< xPSR: T Mask */
|
||||
|
||||
#define xPSR_ISR_Pos 0U /*!< xPSR: ISR Position */
|
||||
#define xPSR_ISR_Msk (0x1FFUL /*<< xPSR_ISR_Pos*/) /*!< xPSR: ISR Mask */
|
||||
|
||||
|
||||
/**
|
||||
\brief Union type to access the Control Registers (CONTROL).
|
||||
*/
|
||||
typedef union
|
||||
{
|
||||
struct
|
||||
{
|
||||
uint32_t _reserved0:1; /*!< bit: 0 Reserved */
|
||||
uint32_t SPSEL:1; /*!< bit: 1 Stack to be used */
|
||||
uint32_t _reserved1:30; /*!< bit: 2..31 Reserved */
|
||||
} b; /*!< Structure used for bit access */
|
||||
uint32_t w; /*!< Type used for word access */
|
||||
} CONTROL_Type;
|
||||
|
||||
/* CONTROL Register Definitions */
|
||||
#define CONTROL_SPSEL_Pos 1U /*!< CONTROL: SPSEL Position */
|
||||
#define CONTROL_SPSEL_Msk (1UL << CONTROL_SPSEL_Pos) /*!< CONTROL: SPSEL Mask */
|
||||
|
||||
/*@} end of group CMSIS_CORE */
|
||||
|
||||
|
||||
/**
|
||||
\ingroup CMSIS_core_register
|
||||
\defgroup CMSIS_NVIC Nested Vectored Interrupt Controller (NVIC)
|
||||
\brief Type definitions for the NVIC Registers
|
||||
@{
|
||||
*/
|
||||
|
||||
/**
|
||||
\brief Structure type to access the Nested Vectored Interrupt Controller (NVIC).
|
||||
*/
|
||||
typedef struct
|
||||
{
|
||||
__IOM uint32_t ISER[1U]; /*!< Offset: 0x000 (R/W) Interrupt Set Enable Register */
|
||||
uint32_t RESERVED0[31U];
|
||||
__IOM uint32_t ICER[1U]; /*!< Offset: 0x080 (R/W) Interrupt Clear Enable Register */
|
||||
uint32_t RSERVED1[31U];
|
||||
__IOM uint32_t ISPR[1U]; /*!< Offset: 0x100 (R/W) Interrupt Set Pending Register */
|
||||
uint32_t RESERVED2[31U];
|
||||
__IOM uint32_t ICPR[1U]; /*!< Offset: 0x180 (R/W) Interrupt Clear Pending Register */
|
||||
uint32_t RESERVED3[31U];
|
||||
uint32_t RESERVED4[64U];
|
||||
__IOM uint32_t IP[8U]; /*!< Offset: 0x300 (R/W) Interrupt Priority Register */
|
||||
} NVIC_Type;
|
||||
|
||||
/*@} end of group CMSIS_NVIC */
|
||||
|
||||
|
||||
/**
|
||||
\ingroup CMSIS_core_register
|
||||
\defgroup CMSIS_SCB System Control Block (SCB)
|
||||
\brief Type definitions for the System Control Block Registers
|
||||
@{
|
||||
*/
|
||||
|
||||
/**
|
||||
\brief Structure type to access the System Control Block (SCB).
|
||||
*/
|
||||
typedef struct
|
||||
{
|
||||
__IM uint32_t CPUID; /*!< Offset: 0x000 (R/ ) CPUID Base Register */
|
||||
__IOM uint32_t ICSR; /*!< Offset: 0x004 (R/W) Interrupt Control and State Register */
|
||||
uint32_t RESERVED0;
|
||||
__IOM uint32_t AIRCR; /*!< Offset: 0x00C (R/W) Application Interrupt and Reset Control Register */
|
||||
__IOM uint32_t SCR; /*!< Offset: 0x010 (R/W) System Control Register */
|
||||
__IOM uint32_t CCR; /*!< Offset: 0x014 (R/W) Configuration Control Register */
|
||||
uint32_t RESERVED1;
|
||||
__IOM uint32_t SHP[2U]; /*!< Offset: 0x01C (R/W) System Handlers Priority Registers. [0] is RESERVED */
|
||||
__IOM uint32_t SHCSR; /*!< Offset: 0x024 (R/W) System Handler Control and State Register */
|
||||
} SCB_Type;
|
||||
|
||||
/* SCB CPUID Register Definitions */
|
||||
#define SCB_CPUID_IMPLEMENTER_Pos 24U /*!< SCB CPUID: IMPLEMENTER Position */
|
||||
#define SCB_CPUID_IMPLEMENTER_Msk (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos) /*!< SCB CPUID: IMPLEMENTER Mask */
|
||||
|
||||
#define SCB_CPUID_VARIANT_Pos 20U /*!< SCB CPUID: VARIANT Position */
|
||||
#define SCB_CPUID_VARIANT_Msk (0xFUL << SCB_CPUID_VARIANT_Pos) /*!< SCB CPUID: VARIANT Mask */
|
||||
|
||||
#define SCB_CPUID_ARCHITECTURE_Pos 16U /*!< SCB CPUID: ARCHITECTURE Position */
|
||||
#define SCB_CPUID_ARCHITECTURE_Msk (0xFUL << SCB_CPUID_ARCHITECTURE_Pos) /*!< SCB CPUID: ARCHITECTURE Mask */
|
||||
|
||||
#define SCB_CPUID_PARTNO_Pos 4U /*!< SCB CPUID: PARTNO Position */
|
||||
#define SCB_CPUID_PARTNO_Msk (0xFFFUL << SCB_CPUID_PARTNO_Pos) /*!< SCB CPUID: PARTNO Mask */
|
||||
|
||||
#define SCB_CPUID_REVISION_Pos 0U /*!< SCB CPUID: REVISION Position */
|
||||
#define SCB_CPUID_REVISION_Msk (0xFUL /*<< SCB_CPUID_REVISION_Pos*/) /*!< SCB CPUID: REVISION Mask */
|
||||
|
||||
/* SCB Interrupt Control State Register Definitions */
|
||||
#define SCB_ICSR_NMIPENDSET_Pos 31U /*!< SCB ICSR: NMIPENDSET Position */
|
||||
#define SCB_ICSR_NMIPENDSET_Msk (1UL << SCB_ICSR_NMIPENDSET_Pos) /*!< SCB ICSR: NMIPENDSET Mask */
|
||||
|
||||
#define SCB_ICSR_PENDSVSET_Pos 28U /*!< SCB ICSR: PENDSVSET Position */
|
||||
#define SCB_ICSR_PENDSVSET_Msk (1UL << SCB_ICSR_PENDSVSET_Pos) /*!< SCB ICSR: PENDSVSET Mask */
|
||||
|
||||
#define SCB_ICSR_PENDSVCLR_Pos 27U /*!< SCB ICSR: PENDSVCLR Position */
|
||||
#define SCB_ICSR_PENDSVCLR_Msk (1UL << SCB_ICSR_PENDSVCLR_Pos) /*!< SCB ICSR: PENDSVCLR Mask */
|
||||
|
||||
#define SCB_ICSR_PENDSTSET_Pos 26U /*!< SCB ICSR: PENDSTSET Position */
|
||||
#define SCB_ICSR_PENDSTSET_Msk (1UL << SCB_ICSR_PENDSTSET_Pos) /*!< SCB ICSR: PENDSTSET Mask */
|
||||
|
||||
#define SCB_ICSR_PENDSTCLR_Pos 25U /*!< SCB ICSR: PENDSTCLR Position */
|
||||
#define SCB_ICSR_PENDSTCLR_Msk (1UL << SCB_ICSR_PENDSTCLR_Pos) /*!< SCB ICSR: PENDSTCLR Mask */
|
||||
|
||||
#define SCB_ICSR_ISRPREEMPT_Pos 23U /*!< SCB ICSR: ISRPREEMPT Position */
|
||||
#define SCB_ICSR_ISRPREEMPT_Msk (1UL << SCB_ICSR_ISRPREEMPT_Pos) /*!< SCB ICSR: ISRPREEMPT Mask */
|
||||
|
||||
#define SCB_ICSR_ISRPENDING_Pos 22U /*!< SCB ICSR: ISRPENDING Position */
|
||||
#define SCB_ICSR_ISRPENDING_Msk (1UL << SCB_ICSR_ISRPENDING_Pos) /*!< SCB ICSR: ISRPENDING Mask */
|
||||
|
||||
#define SCB_ICSR_VECTPENDING_Pos 12U /*!< SCB ICSR: VECTPENDING Position */
|
||||
#define SCB_ICSR_VECTPENDING_Msk (0x1FFUL << SCB_ICSR_VECTPENDING_Pos) /*!< SCB ICSR: VECTPENDING Mask */
|
||||
|
||||
#define SCB_ICSR_VECTACTIVE_Pos 0U /*!< SCB ICSR: VECTACTIVE Position */
|
||||
#define SCB_ICSR_VECTACTIVE_Msk (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/) /*!< SCB ICSR: VECTACTIVE Mask */
|
||||
|
||||
/* SCB Application Interrupt and Reset Control Register Definitions */
|
||||
#define SCB_AIRCR_VECTKEY_Pos 16U /*!< SCB AIRCR: VECTKEY Position */
|
||||
#define SCB_AIRCR_VECTKEY_Msk (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos) /*!< SCB AIRCR: VECTKEY Mask */
|
||||
|
||||
#define SCB_AIRCR_VECTKEYSTAT_Pos 16U /*!< SCB AIRCR: VECTKEYSTAT Position */
|
||||
#define SCB_AIRCR_VECTKEYSTAT_Msk (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos) /*!< SCB AIRCR: VECTKEYSTAT Mask */
|
||||
|
||||
#define SCB_AIRCR_ENDIANESS_Pos 15U /*!< SCB AIRCR: ENDIANESS Position */
|
||||
#define SCB_AIRCR_ENDIANESS_Msk (1UL << SCB_AIRCR_ENDIANESS_Pos) /*!< SCB AIRCR: ENDIANESS Mask */
|
||||
|
||||
#define SCB_AIRCR_SYSRESETREQ_Pos 2U /*!< SCB AIRCR: SYSRESETREQ Position */
|
||||
#define SCB_AIRCR_SYSRESETREQ_Msk (1UL << SCB_AIRCR_SYSRESETREQ_Pos) /*!< SCB AIRCR: SYSRESETREQ Mask */
|
||||
|
||||
#define SCB_AIRCR_VECTCLRACTIVE_Pos 1U /*!< SCB AIRCR: VECTCLRACTIVE Position */
|
||||
#define SCB_AIRCR_VECTCLRACTIVE_Msk (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos) /*!< SCB AIRCR: VECTCLRACTIVE Mask */
|
||||
|
||||
/* SCB System Control Register Definitions */
|
||||
#define SCB_SCR_SEVONPEND_Pos 4U /*!< SCB SCR: SEVONPEND Position */
|
||||
#define SCB_SCR_SEVONPEND_Msk (1UL << SCB_SCR_SEVONPEND_Pos) /*!< SCB SCR: SEVONPEND Mask */
|
||||
|
||||
#define SCB_SCR_SLEEPDEEP_Pos 2U /*!< SCB SCR: SLEEPDEEP Position */
|
||||
#define SCB_SCR_SLEEPDEEP_Msk (1UL << SCB_SCR_SLEEPDEEP_Pos) /*!< SCB SCR: SLEEPDEEP Mask */
|
||||
|
||||
#define SCB_SCR_SLEEPONEXIT_Pos 1U /*!< SCB SCR: SLEEPONEXIT Position */
|
||||
#define SCB_SCR_SLEEPONEXIT_Msk (1UL << SCB_SCR_SLEEPONEXIT_Pos) /*!< SCB SCR: SLEEPONEXIT Mask */
|
||||
|
||||
/* SCB Configuration Control Register Definitions */
|
||||
#define SCB_CCR_STKALIGN_Pos 9U /*!< SCB CCR: STKALIGN Position */
|
||||
#define SCB_CCR_STKALIGN_Msk (1UL << SCB_CCR_STKALIGN_Pos) /*!< SCB CCR: STKALIGN Mask */
|
||||
|
||||
#define SCB_CCR_UNALIGN_TRP_Pos 3U /*!< SCB CCR: UNALIGN_TRP Position */
|
||||
#define SCB_CCR_UNALIGN_TRP_Msk (1UL << SCB_CCR_UNALIGN_TRP_Pos) /*!< SCB CCR: UNALIGN_TRP Mask */
|
||||
|
||||
/* SCB System Handler Control and State Register Definitions */
|
||||
#define SCB_SHCSR_SVCALLPENDED_Pos 15U /*!< SCB SHCSR: SVCALLPENDED Position */
|
||||
#define SCB_SHCSR_SVCALLPENDED_Msk (1UL << SCB_SHCSR_SVCALLPENDED_Pos) /*!< SCB SHCSR: SVCALLPENDED Mask */
|
||||
|
||||
/*@} end of group CMSIS_SCB */
|
||||
|
||||
|
||||
/**
|
||||
\ingroup CMSIS_core_register
|
||||
\defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB)
|
||||
\brief Type definitions for the System Control and ID Register not in the SCB
|
||||
@{
|
||||
*/
|
||||
|
||||
/**
|
||||
\brief Structure type to access the System Control and ID Register not in the SCB.
|
||||
*/
|
||||
typedef struct
|
||||
{
|
||||
uint32_t RESERVED0[2U];
|
||||
__IOM uint32_t ACTLR; /*!< Offset: 0x008 (R/W) Auxiliary Control Register */
|
||||
} SCnSCB_Type;
|
||||
|
||||
/* Auxiliary Control Register Definitions */
|
||||
#define SCnSCB_ACTLR_ITCMUAEN_Pos 4U /*!< ACTLR: Instruction TCM Upper Alias Enable Position */
|
||||
#define SCnSCB_ACTLR_ITCMUAEN_Msk (1UL << SCnSCB_ACTLR_ITCMUAEN_Pos) /*!< ACTLR: Instruction TCM Upper Alias Enable Mask */
|
||||
|
||||
#define SCnSCB_ACTLR_ITCMLAEN_Pos 3U /*!< ACTLR: Instruction TCM Lower Alias Enable Position */
|
||||
#define SCnSCB_ACTLR_ITCMLAEN_Msk (1UL << SCnSCB_ACTLR_ITCMLAEN_Pos) /*!< ACTLR: Instruction TCM Lower Alias Enable Mask */
|
||||
|
||||
/*@} end of group CMSIS_SCnotSCB */
|
||||
|
||||
|
||||
/**
|
||||
\ingroup CMSIS_core_register
|
||||
\defgroup CMSIS_SysTick System Tick Timer (SysTick)
|
||||
\brief Type definitions for the System Timer Registers.
|
||||
@{
|
||||
*/
|
||||
|
||||
/**
|
||||
\brief Structure type to access the System Timer (SysTick).
|
||||
*/
|
||||
typedef struct
|
||||
{
|
||||
__IOM uint32_t CTRL; /*!< Offset: 0x000 (R/W) SysTick Control and Status Register */
|
||||
__IOM uint32_t LOAD; /*!< Offset: 0x004 (R/W) SysTick Reload Value Register */
|
||||
__IOM uint32_t VAL; /*!< Offset: 0x008 (R/W) SysTick Current Value Register */
|
||||
__IM uint32_t CALIB; /*!< Offset: 0x00C (R/ ) SysTick Calibration Register */
|
||||
} SysTick_Type;
|
||||
|
||||
/* SysTick Control / Status Register Definitions */
|
||||
#define SysTick_CTRL_COUNTFLAG_Pos 16U /*!< SysTick CTRL: COUNTFLAG Position */
|
||||
#define SysTick_CTRL_COUNTFLAG_Msk (1UL << SysTick_CTRL_COUNTFLAG_Pos) /*!< SysTick CTRL: COUNTFLAG Mask */
|
||||
|
||||
#define SysTick_CTRL_CLKSOURCE_Pos 2U /*!< SysTick CTRL: CLKSOURCE Position */
|
||||
#define SysTick_CTRL_CLKSOURCE_Msk (1UL << SysTick_CTRL_CLKSOURCE_Pos) /*!< SysTick CTRL: CLKSOURCE Mask */
|
||||
|
||||
#define SysTick_CTRL_TICKINT_Pos 1U /*!< SysTick CTRL: TICKINT Position */
|
||||
#define SysTick_CTRL_TICKINT_Msk (1UL << SysTick_CTRL_TICKINT_Pos) /*!< SysTick CTRL: TICKINT Mask */
|
||||
|
||||
#define SysTick_CTRL_ENABLE_Pos 0U /*!< SysTick CTRL: ENABLE Position */
|
||||
#define SysTick_CTRL_ENABLE_Msk (1UL /*<< SysTick_CTRL_ENABLE_Pos*/) /*!< SysTick CTRL: ENABLE Mask */
|
||||
|
||||
/* SysTick Reload Register Definitions */
|
||||
#define SysTick_LOAD_RELOAD_Pos 0U /*!< SysTick LOAD: RELOAD Position */
|
||||
#define SysTick_LOAD_RELOAD_Msk (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/) /*!< SysTick LOAD: RELOAD Mask */
|
||||
|
||||
/* SysTick Current Register Definitions */
|
||||
#define SysTick_VAL_CURRENT_Pos 0U /*!< SysTick VAL: CURRENT Position */
|
||||
#define SysTick_VAL_CURRENT_Msk (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/) /*!< SysTick VAL: CURRENT Mask */
|
||||
|
||||
/* SysTick Calibration Register Definitions */
|
||||
#define SysTick_CALIB_NOREF_Pos 31U /*!< SysTick CALIB: NOREF Position */
|
||||
#define SysTick_CALIB_NOREF_Msk (1UL << SysTick_CALIB_NOREF_Pos) /*!< SysTick CALIB: NOREF Mask */
|
||||
|
||||
#define SysTick_CALIB_SKEW_Pos 30U /*!< SysTick CALIB: SKEW Position */
|
||||
#define SysTick_CALIB_SKEW_Msk (1UL << SysTick_CALIB_SKEW_Pos) /*!< SysTick CALIB: SKEW Mask */
|
||||
|
||||
#define SysTick_CALIB_TENMS_Pos 0U /*!< SysTick CALIB: TENMS Position */
|
||||
#define SysTick_CALIB_TENMS_Msk (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/) /*!< SysTick CALIB: TENMS Mask */
|
||||
|
||||
/*@} end of group CMSIS_SysTick */
|
||||
|
||||
|
||||
/**
|
||||
\ingroup CMSIS_core_register
|
||||
\defgroup CMSIS_CoreDebug Core Debug Registers (CoreDebug)
|
||||
\brief Cortex-M1 Core Debug Registers (DCB registers, SHCSR, and DFSR) are only accessible over DAP and not via processor.
|
||||
Therefore they are not covered by the Cortex-M1 header file.
|
||||
@{
|
||||
*/
|
||||
/*@} end of group CMSIS_CoreDebug */
|
||||
|
||||
|
||||
/**
|
||||
\ingroup CMSIS_core_register
|
||||
\defgroup CMSIS_core_bitfield Core register bit field macros
|
||||
\brief Macros for use with bit field definitions (xxx_Pos, xxx_Msk).
|
||||
@{
|
||||
*/
|
||||
|
||||
/**
|
||||
\brief Mask and shift a bit field value for use in a register bit range.
|
||||
\param[in] field Name of the register bit field.
|
||||
\param[in] value Value of the bit field. This parameter is interpreted as an uint32_t type.
|
||||
\return Masked and shifted value.
|
||||
*/
|
||||
#define _VAL2FLD(field, value) (((uint32_t)(value) << field ## _Pos) & field ## _Msk)
|
||||
|
||||
/**
|
||||
\brief Mask and shift a register value to extract a bit filed value.
|
||||
\param[in] field Name of the register bit field.
|
||||
\param[in] value Value of register. This parameter is interpreted as an uint32_t type.
|
||||
\return Masked and shifted bit field value.
|
||||
*/
|
||||
#define _FLD2VAL(field, value) (((uint32_t)(value) & field ## _Msk) >> field ## _Pos)
|
||||
|
||||
/*@} end of group CMSIS_core_bitfield */
|
||||
|
||||
|
||||
/**
|
||||
\ingroup CMSIS_core_register
|
||||
\defgroup CMSIS_core_base Core Definitions
|
||||
\brief Definitions for base addresses, unions, and structures.
|
||||
@{
|
||||
*/
|
||||
|
||||
/* Memory mapping of Core Hardware */
|
||||
#define SCS_BASE (0xE000E000UL) /*!< System Control Space Base Address */
|
||||
#define SysTick_BASE (SCS_BASE + 0x0010UL) /*!< SysTick Base Address */
|
||||
#define NVIC_BASE (SCS_BASE + 0x0100UL) /*!< NVIC Base Address */
|
||||
#define SCB_BASE (SCS_BASE + 0x0D00UL) /*!< System Control Block Base Address */
|
||||
|
||||
#define SCnSCB ((SCnSCB_Type *) SCS_BASE ) /*!< System control Register not in SCB */
|
||||
#define SCB ((SCB_Type *) SCB_BASE ) /*!< SCB configuration struct */
|
||||
#define SysTick ((SysTick_Type *) SysTick_BASE ) /*!< SysTick configuration struct */
|
||||
#define NVIC ((NVIC_Type *) NVIC_BASE ) /*!< NVIC configuration struct */
|
||||
|
||||
|
||||
/*@} */
|
||||
|
||||
|
||||
|
||||
/*******************************************************************************
|
||||
* Hardware Abstraction Layer
|
||||
Core Function Interface contains:
|
||||
- Core NVIC Functions
|
||||
- Core SysTick Functions
|
||||
- Core Register Access Functions
|
||||
******************************************************************************/
|
||||
/**
|
||||
\defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
|
||||
*/
|
||||
|
||||
|
||||
|
||||
/* ########################## NVIC functions #################################### */
|
||||
/**
|
||||
\ingroup CMSIS_Core_FunctionInterface
|
||||
\defgroup CMSIS_Core_NVICFunctions NVIC Functions
|
||||
\brief Functions that manage interrupts and exceptions via the NVIC.
|
||||
@{
|
||||
*/
|
||||
|
||||
#ifdef CMSIS_NVIC_VIRTUAL
|
||||
#ifndef CMSIS_NVIC_VIRTUAL_HEADER_FILE
|
||||
#define CMSIS_NVIC_VIRTUAL_HEADER_FILE "cmsis_nvic_virtual.h"
|
||||
#endif
|
||||
#include CMSIS_NVIC_VIRTUAL_HEADER_FILE
|
||||
#else
|
||||
#define NVIC_SetPriorityGrouping __NVIC_SetPriorityGrouping
|
||||
#define NVIC_GetPriorityGrouping __NVIC_GetPriorityGrouping
|
||||
#define NVIC_EnableIRQ __NVIC_EnableIRQ
|
||||
#define NVIC_GetEnableIRQ __NVIC_GetEnableIRQ
|
||||
#define NVIC_DisableIRQ __NVIC_DisableIRQ
|
||||
#define NVIC_GetPendingIRQ __NVIC_GetPendingIRQ
|
||||
#define NVIC_SetPendingIRQ __NVIC_SetPendingIRQ
|
||||
#define NVIC_ClearPendingIRQ __NVIC_ClearPendingIRQ
|
||||
/*#define NVIC_GetActive __NVIC_GetActive not available for Cortex-M1 */
|
||||
#define NVIC_SetPriority __NVIC_SetPriority
|
||||
#define NVIC_GetPriority __NVIC_GetPriority
|
||||
#define NVIC_SystemReset __NVIC_SystemReset
|
||||
#endif /* CMSIS_NVIC_VIRTUAL */
|
||||
|
||||
#ifdef CMSIS_VECTAB_VIRTUAL
|
||||
#ifndef CMSIS_VECTAB_VIRTUAL_HEADER_FILE
|
||||
#define CMSIS_VECTAB_VIRTUAL_HEADER_FILE "cmsis_vectab_virtual.h"
|
||||
#endif
|
||||
#include CMSIS_VECTAB_VIRTUAL_HEADER_FILE
|
||||
#else
|
||||
#define NVIC_SetVector __NVIC_SetVector
|
||||
#define NVIC_GetVector __NVIC_GetVector
|
||||
#endif /* (CMSIS_VECTAB_VIRTUAL) */
|
||||
|
||||
#define NVIC_USER_IRQ_OFFSET 16
|
||||
|
||||
|
||||
/* The following EXC_RETURN values are saved the LR on exception entry */
|
||||
#define EXC_RETURN_HANDLER (0xFFFFFFF1UL) /* return to Handler mode, uses MSP after return */
|
||||
#define EXC_RETURN_THREAD_MSP (0xFFFFFFF9UL) /* return to Thread mode, uses MSP after return */
|
||||
#define EXC_RETURN_THREAD_PSP (0xFFFFFFFDUL) /* return to Thread mode, uses PSP after return */
|
||||
|
||||
|
||||
/* Interrupt Priorities are WORD accessible only under Armv6-M */
|
||||
/* The following MACROS handle generation of the register offset and byte masks */
|
||||
#define _BIT_SHIFT(IRQn) ( ((((uint32_t)(int32_t)(IRQn)) ) & 0x03UL) * 8UL)
|
||||
#define _SHP_IDX(IRQn) ( (((((uint32_t)(int32_t)(IRQn)) & 0x0FUL)-8UL) >> 2UL) )
|
||||
#define _IP_IDX(IRQn) ( (((uint32_t)(int32_t)(IRQn)) >> 2UL) )
|
||||
|
||||
#define __NVIC_SetPriorityGrouping(X) (void)(X)
|
||||
#define __NVIC_GetPriorityGrouping() (0U)
|
||||
|
||||
/**
|
||||
\brief Enable Interrupt
|
||||
\details Enables a device specific interrupt in the NVIC interrupt controller.
|
||||
\param [in] IRQn Device specific interrupt number.
|
||||
\note IRQn must not be negative.
|
||||
*/
|
||||
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
|
||||
{
|
||||
if ((int32_t)(IRQn) >= 0)
|
||||
{
|
||||
NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
|
||||
}
|
||||
}
|
||||
|
||||
|
||||
/**
|
||||
\brief Get Interrupt Enable status
|
||||
\details Returns a device specific interrupt enable status from the NVIC interrupt controller.
|
||||
\param [in] IRQn Device specific interrupt number.
|
||||
\return 0 Interrupt is not enabled.
|
||||
\return 1 Interrupt is enabled.
|
||||
\note IRQn must not be negative.
|
||||
*/
|
||||
__STATIC_INLINE uint32_t __NVIC_GetEnableIRQ(IRQn_Type IRQn)
|
||||
{
|
||||
if ((int32_t)(IRQn) >= 0)
|
||||
{
|
||||
return((uint32_t)(((NVIC->ISER[0U] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
|
||||
}
|
||||
else
|
||||
{
|
||||
return(0U);
|
||||
}
|
||||
}
|
||||
|
||||
|
||||
/**
|
||||
\brief Disable Interrupt
|
||||
\details Disables a device specific interrupt in the NVIC interrupt controller.
|
||||
\param [in] IRQn Device specific interrupt number.
|
||||
\note IRQn must not be negative.
|
||||
*/
|
||||
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
|
||||
{
|
||||
if ((int32_t)(IRQn) >= 0)
|
||||
{
|
||||
NVIC->ICER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
|
||||
__DSB();
|
||||
__ISB();
|
||||
}
|
||||
}
|
||||
|
||||
|
||||
/**
|
||||
\brief Get Pending Interrupt
|
||||
\details Reads the NVIC pending register and returns the pending bit for the specified device specific interrupt.
|
||||
\param [in] IRQn Device specific interrupt number.
|
||||
\return 0 Interrupt status is not pending.
|
||||
\return 1 Interrupt status is pending.
|
||||
\note IRQn must not be negative.
|
||||
*/
|
||||
__STATIC_INLINE uint32_t __NVIC_GetPendingIRQ(IRQn_Type IRQn)
|
||||
{
|
||||
if ((int32_t)(IRQn) >= 0)
|
||||
{
|
||||
return((uint32_t)(((NVIC->ISPR[0U] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
|
||||
}
|
||||
else
|
||||
{
|
||||
return(0U);
|
||||
}
|
||||
}
|
||||
|
||||
|
||||
/**
|
||||
\brief Set Pending Interrupt
|
||||
\details Sets the pending bit of a device specific interrupt in the NVIC pending register.
|
||||
\param [in] IRQn Device specific interrupt number.
|
||||
\note IRQn must not be negative.
|
||||
*/
|
||||
__STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn)
|
||||
{
|
||||
if ((int32_t)(IRQn) >= 0)
|
||||
{
|
||||
NVIC->ISPR[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
|
||||
}
|
||||
}
|
||||
|
||||
|
||||
/**
|
||||
\brief Clear Pending Interrupt
|
||||
\details Clears the pending bit of a device specific interrupt in the NVIC pending register.
|
||||
\param [in] IRQn Device specific interrupt number.
|
||||
\note IRQn must not be negative.
|
||||
*/
|
||||
__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
|
||||
{
|
||||
if ((int32_t)(IRQn) >= 0)
|
||||
{
|
||||
NVIC->ICPR[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
|
||||
}
|
||||
}
|
||||
|
||||
|
||||
/**
|
||||
\brief Set Interrupt Priority
|
||||
\details Sets the priority of a device specific interrupt or a processor exception.
|
||||
The interrupt number can be positive to specify a device specific interrupt,
|
||||
or negative to specify a processor exception.
|
||||
\param [in] IRQn Interrupt number.
|
||||
\param [in] priority Priority to set.
|
||||
\note The priority cannot be set for every processor exception.
|
||||
*/
|
||||
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
|
||||
{
|
||||
if ((int32_t)(IRQn) >= 0)
|
||||
{
|
||||
NVIC->IP[_IP_IDX(IRQn)] = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
|
||||
(((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
|
||||
}
|
||||
else
|
||||
{
|
||||
SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
|
||||
(((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
|
||||
}
|
||||
}
|
||||
|
||||
|
||||
/**
|
||||
\brief Get Interrupt Priority
|
||||
\details Reads the priority of a device specific interrupt or a processor exception.
|
||||
The interrupt number can be positive to specify a device specific interrupt,
|
||||
or negative to specify a processor exception.
|
||||
\param [in] IRQn Interrupt number.
|
||||
\return Interrupt Priority.
|
||||
Value is aligned automatically to the implemented priority bits of the microcontroller.
|
||||
*/
|
||||
__STATIC_INLINE uint32_t __NVIC_GetPriority(IRQn_Type IRQn)
|
||||
{
|
||||
|
||||
if ((int32_t)(IRQn) >= 0)
|
||||
{
|
||||
return((uint32_t)(((NVIC->IP[ _IP_IDX(IRQn)] >> _BIT_SHIFT(IRQn) ) & (uint32_t)0xFFUL) >> (8U - __NVIC_PRIO_BITS)));
|
||||
}
|
||||
else
|
||||
{
|
||||
return((uint32_t)(((SCB->SHP[_SHP_IDX(IRQn)] >> _BIT_SHIFT(IRQn) ) & (uint32_t)0xFFUL) >> (8U - __NVIC_PRIO_BITS)));
|
||||
}
|
||||
}
|
||||
|
||||
|
||||
/**
|
||||
\brief Encode Priority
|
||||
\details Encodes the priority for an interrupt with the given priority group,
|
||||
preemptive priority value, and subpriority value.
|
||||
In case of a conflict between priority grouping and available
|
||||
priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
|
||||
\param [in] PriorityGroup Used priority group.
|
||||
\param [in] PreemptPriority Preemptive priority value (starting from 0).
|
||||
\param [in] SubPriority Subpriority value (starting from 0).
|
||||
\return Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
|
||||
*/
|
||||
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
|
||||
{
|
||||
uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL); /* only values 0..7 are used */
|
||||
uint32_t PreemptPriorityBits;
|
||||
uint32_t SubPriorityBits;
|
||||
|
||||
PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
|
||||
SubPriorityBits = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
|
||||
|
||||
return (
|
||||
((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
|
||||
((SubPriority & (uint32_t)((1UL << (SubPriorityBits )) - 1UL)))
|
||||
);
|
||||
}
|
||||
|
||||
|
||||
/**
|
||||
\brief Decode Priority
|
||||
\details Decodes an interrupt priority value with a given priority group to
|
||||
preemptive priority value and subpriority value.
|
||||
In case of a conflict between priority grouping and available
|
||||
priority bits (__NVIC_PRIO_BITS) the smallest possible priority group is set.
|
||||
\param [in] Priority Priority value, which can be retrieved with the function \ref NVIC_GetPriority().
|
||||
\param [in] PriorityGroup Used priority group.
|
||||
\param [out] pPreemptPriority Preemptive priority value (starting from 0).
|
||||
\param [out] pSubPriority Subpriority value (starting from 0).
|
||||
*/
|
||||
__STATIC_INLINE void NVIC_DecodePriority (uint32_t Priority, uint32_t PriorityGroup, uint32_t* const pPreemptPriority, uint32_t* const pSubPriority)
|
||||
{
|
||||
uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL); /* only values 0..7 are used */
|
||||
uint32_t PreemptPriorityBits;
|
||||
uint32_t SubPriorityBits;
|
||||
|
||||
PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
|
||||
SubPriorityBits = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
|
||||
|
||||
*pPreemptPriority = (Priority >> SubPriorityBits) & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL);
|
||||
*pSubPriority = (Priority ) & (uint32_t)((1UL << (SubPriorityBits )) - 1UL);
|
||||
}
|
||||
|
||||
|
||||
|
||||
/**
|
||||
\brief Set Interrupt Vector
|
||||
\details Sets an interrupt vector in SRAM based interrupt vector table.
|
||||
The interrupt number can be positive to specify a device specific interrupt,
|
||||
or negative to specify a processor exception.
|
||||
Address 0 must be mapped to SRAM.
|
||||
\param [in] IRQn Interrupt number
|
||||
\param [in] vector Address of interrupt handler function
|
||||
*/
|
||||
__STATIC_INLINE void __NVIC_SetVector(IRQn_Type IRQn, uint32_t vector)
|
||||
{
|
||||
uint32_t *vectors = (uint32_t *)0x0U;
|
||||
vectors[(int32_t)IRQn + NVIC_USER_IRQ_OFFSET] = vector;
|
||||
}
|
||||
|
||||
|
||||
/**
|
||||
\brief Get Interrupt Vector
|
||||
\details Reads an interrupt vector from interrupt vector table.
|
||||
The interrupt number can be positive to specify a device specific interrupt,
|
||||
or negative to specify a processor exception.
|
||||
\param [in] IRQn Interrupt number.
|
||||
\return Address of interrupt handler function
|
||||
*/
|
||||
__STATIC_INLINE uint32_t __NVIC_GetVector(IRQn_Type IRQn)
|
||||
{
|
||||
uint32_t *vectors = (uint32_t *)0x0U;
|
||||
return vectors[(int32_t)IRQn + NVIC_USER_IRQ_OFFSET];
|
||||
}
|
||||
|
||||
|
||||
/**
|
||||
\brief System Reset
|
||||
\details Initiates a system reset request to reset the MCU.
|
||||
*/
|
||||
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
|
||||
{
|
||||
__DSB(); /* Ensure all outstanding memory accesses included
|
||||
buffered write are completed before reset */
|
||||
SCB->AIRCR = ((0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
|
||||
SCB_AIRCR_SYSRESETREQ_Msk);
|
||||
__DSB(); /* Ensure completion of memory access */
|
||||
|
||||
for(;;) /* wait until reset */
|
||||
{
|
||||
__NOP();
|
||||
}
|
||||
}
|
||||
|
||||
/*@} end of CMSIS_Core_NVICFunctions */
|
||||
|
||||
|
||||
/* ########################## FPU functions #################################### */
|
||||
/**
|
||||
\ingroup CMSIS_Core_FunctionInterface
|
||||
\defgroup CMSIS_Core_FpuFunctions FPU Functions
|
||||
\brief Function that provides FPU type.
|
||||
@{
|
||||
*/
|
||||
|
||||
/**
|
||||
\brief get FPU type
|
||||
\details returns the FPU type
|
||||
\returns
|
||||
- \b 0: No FPU
|
||||
- \b 1: Single precision FPU
|
||||
- \b 2: Double + Single precision FPU
|
||||
*/
|
||||
__STATIC_INLINE uint32_t SCB_GetFPUType(void)
|
||||
{
|
||||
return 0U; /* No FPU */
|
||||
}
|
||||
|
||||
|
||||
/*@} end of CMSIS_Core_FpuFunctions */
|
||||
|
||||
|
||||
|
||||
/* ################################## SysTick function ############################################ */
|
||||
/**
|
||||
\ingroup CMSIS_Core_FunctionInterface
|
||||
\defgroup CMSIS_Core_SysTickFunctions SysTick Functions
|
||||
\brief Functions that configure the System.
|
||||
@{
|
||||
*/
|
||||
|
||||
#if defined (__Vendor_SysTickConfig) && (__Vendor_SysTickConfig == 0U)
|
||||
|
||||
/**
|
||||
\brief System Tick Configuration
|
||||
\details Initializes the System Timer and its interrupt, and starts the System Tick Timer.
|
||||
Counter is in free running mode to generate periodic interrupts.
|
||||
\param [in] ticks Number of ticks between two interrupts.
|
||||
\return 0 Function succeeded.
|
||||
\return 1 Function failed.
|
||||
\note When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
|
||||
function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
|
||||
must contain a vendor-specific implementation of this function.
|
||||
*/
|
||||
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
|
||||
{
|
||||
if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
|
||||
{
|
||||
return (1UL); /* Reload value impossible */
|
||||
}
|
||||
|
||||
SysTick->LOAD = (uint32_t)(ticks - 1UL); /* set reload register */
|
||||
NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
|
||||
SysTick->VAL = 0UL; /* Load the SysTick Counter Value */
|
||||
SysTick->CTRL = SysTick_CTRL_CLKSOURCE_Msk |
|
||||
SysTick_CTRL_TICKINT_Msk |
|
||||
SysTick_CTRL_ENABLE_Msk; /* Enable SysTick IRQ and SysTick Timer */
|
||||
return (0UL); /* Function successful */
|
||||
}
|
||||
|
||||
#endif
|
||||
|
||||
/*@} end of CMSIS_Core_SysTickFunctions */
|
||||
|
||||
|
||||
|
||||
|
||||
#ifdef __cplusplus
|
||||
}
|
||||
#endif
|
||||
|
||||
#endif /* __CORE_CM1_H_DEPENDANT */
|
||||
|
||||
#endif /* __CMSIS_GENERIC */
|
File diff suppressed because it is too large
Load Diff
File diff suppressed because it is too large
Load Diff
File diff suppressed because it is too large
Load Diff
File diff suppressed because it is too large
Load Diff
File diff suppressed because it is too large
Load Diff
File diff suppressed because it is too large
Load Diff
File diff suppressed because it is too large
Load Diff
@ -0,0 +1,270 @@
|
||||
/******************************************************************************
|
||||
* @file mpu_armv7.h
|
||||
* @brief CMSIS MPU API for Armv7-M MPU
|
||||
* @version V5.0.4
|
||||
* @date 10. January 2018
|
||||
******************************************************************************/
|
||||
/*
|
||||
* Copyright (c) 2017-2018 Arm Limited. All rights reserved.
|
||||
*
|
||||
* SPDX-License-Identifier: Apache-2.0
|
||||
*
|
||||
* Licensed under the Apache License, Version 2.0 (the License); you may
|
||||
* not use this file except in compliance with the License.
|
||||
* You may obtain a copy of the License at
|
||||
*
|
||||
* www.apache.org/licenses/LICENSE-2.0
|
||||
*
|
||||
* Unless required by applicable law or agreed to in writing, software
|
||||
* distributed under the License is distributed on an AS IS BASIS, WITHOUT
|
||||
* WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
|
||||
* See the License for the specific language governing permissions and
|
||||
* limitations under the License.
|
||||
*/
|
||||
|
||||
#if defined ( __ICCARM__ )
|
||||
#pragma system_include /* treat file as system include file for MISRA check */
|
||||
#elif defined (__clang__)
|
||||
#pragma clang system_header /* treat file as system include file */
|
||||
#endif
|
||||
|
||||
#ifndef ARM_MPU_ARMV7_H
|
||||
#define ARM_MPU_ARMV7_H
|
||||
|
||||
#define ARM_MPU_REGION_SIZE_32B ((uint8_t)0x04U) ///!< MPU Region Size 32 Bytes
|
||||
#define ARM_MPU_REGION_SIZE_64B ((uint8_t)0x05U) ///!< MPU Region Size 64 Bytes
|
||||
#define ARM_MPU_REGION_SIZE_128B ((uint8_t)0x06U) ///!< MPU Region Size 128 Bytes
|
||||
#define ARM_MPU_REGION_SIZE_256B ((uint8_t)0x07U) ///!< MPU Region Size 256 Bytes
|
||||
#define ARM_MPU_REGION_SIZE_512B ((uint8_t)0x08U) ///!< MPU Region Size 512 Bytes
|
||||
#define ARM_MPU_REGION_SIZE_1KB ((uint8_t)0x09U) ///!< MPU Region Size 1 KByte
|
||||
#define ARM_MPU_REGION_SIZE_2KB ((uint8_t)0x0AU) ///!< MPU Region Size 2 KBytes
|
||||
#define ARM_MPU_REGION_SIZE_4KB ((uint8_t)0x0BU) ///!< MPU Region Size 4 KBytes
|
||||
#define ARM_MPU_REGION_SIZE_8KB ((uint8_t)0x0CU) ///!< MPU Region Size 8 KBytes
|
||||
#define ARM_MPU_REGION_SIZE_16KB ((uint8_t)0x0DU) ///!< MPU Region Size 16 KBytes
|
||||
#define ARM_MPU_REGION_SIZE_32KB ((uint8_t)0x0EU) ///!< MPU Region Size 32 KBytes
|
||||
#define ARM_MPU_REGION_SIZE_64KB ((uint8_t)0x0FU) ///!< MPU Region Size 64 KBytes
|
||||
#define ARM_MPU_REGION_SIZE_128KB ((uint8_t)0x10U) ///!< MPU Region Size 128 KBytes
|
||||
#define ARM_MPU_REGION_SIZE_256KB ((uint8_t)0x11U) ///!< MPU Region Size 256 KBytes
|
||||
#define ARM_MPU_REGION_SIZE_512KB ((uint8_t)0x12U) ///!< MPU Region Size 512 KBytes
|
||||
#define ARM_MPU_REGION_SIZE_1MB ((uint8_t)0x13U) ///!< MPU Region Size 1 MByte
|
||||
#define ARM_MPU_REGION_SIZE_2MB ((uint8_t)0x14U) ///!< MPU Region Size 2 MBytes
|
||||
#define ARM_MPU_REGION_SIZE_4MB ((uint8_t)0x15U) ///!< MPU Region Size 4 MBytes
|
||||
#define ARM_MPU_REGION_SIZE_8MB ((uint8_t)0x16U) ///!< MPU Region Size 8 MBytes
|
||||
#define ARM_MPU_REGION_SIZE_16MB ((uint8_t)0x17U) ///!< MPU Region Size 16 MBytes
|
||||
#define ARM_MPU_REGION_SIZE_32MB ((uint8_t)0x18U) ///!< MPU Region Size 32 MBytes
|
||||
#define ARM_MPU_REGION_SIZE_64MB ((uint8_t)0x19U) ///!< MPU Region Size 64 MBytes
|
||||
#define ARM_MPU_REGION_SIZE_128MB ((uint8_t)0x1AU) ///!< MPU Region Size 128 MBytes
|
||||
#define ARM_MPU_REGION_SIZE_256MB ((uint8_t)0x1BU) ///!< MPU Region Size 256 MBytes
|
||||
#define ARM_MPU_REGION_SIZE_512MB ((uint8_t)0x1CU) ///!< MPU Region Size 512 MBytes
|
||||
#define ARM_MPU_REGION_SIZE_1GB ((uint8_t)0x1DU) ///!< MPU Region Size 1 GByte
|
||||
#define ARM_MPU_REGION_SIZE_2GB ((uint8_t)0x1EU) ///!< MPU Region Size 2 GBytes
|
||||
#define ARM_MPU_REGION_SIZE_4GB ((uint8_t)0x1FU) ///!< MPU Region Size 4 GBytes
|
||||
|
||||
#define ARM_MPU_AP_NONE 0U ///!< MPU Access Permission no access
|
||||
#define ARM_MPU_AP_PRIV 1U ///!< MPU Access Permission privileged access only
|
||||
#define ARM_MPU_AP_URO 2U ///!< MPU Access Permission unprivileged access read-only
|
||||
#define ARM_MPU_AP_FULL 3U ///!< MPU Access Permission full access
|
||||
#define ARM_MPU_AP_PRO 5U ///!< MPU Access Permission privileged access read-only
|
||||
#define ARM_MPU_AP_RO 6U ///!< MPU Access Permission read-only access
|
||||
|
||||
/** MPU Region Base Address Register Value
|
||||
*
|
||||
* \param Region The region to be configured, number 0 to 15.
|
||||
* \param BaseAddress The base address for the region.
|
||||
*/
|
||||
#define ARM_MPU_RBAR(Region, BaseAddress) \
|
||||
(((BaseAddress) & MPU_RBAR_ADDR_Msk) | \
|
||||
((Region) & MPU_RBAR_REGION_Msk) | \
|
||||
(MPU_RBAR_VALID_Msk))
|
||||
|
||||
/**
|
||||
* MPU Memory Access Attributes
|
||||
*
|
||||
* \param TypeExtField Type extension field, allows you to configure memory access type, for example strongly ordered, peripheral.
|
||||
* \param IsShareable Region is shareable between multiple bus masters.
|
||||
* \param IsCacheable Region is cacheable, i.e. its value may be kept in cache.
|
||||
* \param IsBufferable Region is bufferable, i.e. using write-back caching. Cacheable but non-bufferable regions use write-through policy.
|
||||
*/
|
||||
#define ARM_MPU_ACCESS_(TypeExtField, IsShareable, IsCacheable, IsBufferable) \
|
||||
((((TypeExtField ) << MPU_RASR_TEX_Pos) & MPU_RASR_TEX_Msk) | \
|
||||
(((IsShareable ) << MPU_RASR_S_Pos) & MPU_RASR_S_Msk) | \
|
||||
(((IsCacheable ) << MPU_RASR_C_Pos) & MPU_RASR_C_Msk) | \
|
||||
(((IsBufferable ) << MPU_RASR_B_Pos) & MPU_RASR_B_Msk))
|
||||
|
||||
/**
|
||||
* MPU Region Attribute and Size Register Value
|
||||
*
|
||||
* \param DisableExec Instruction access disable bit, 1= disable instruction fetches.
|
||||
* \param AccessPermission Data access permissions, allows you to configure read/write access for User and Privileged mode.
|
||||
* \param AccessAttributes Memory access attribution, see \ref ARM_MPU_ACCESS_.
|
||||
* \param SubRegionDisable Sub-region disable field.
|
||||
* \param Size Region size of the region to be configured, for example 4K, 8K.
|
||||
*/
|
||||
#define ARM_MPU_RASR_EX(DisableExec, AccessPermission, AccessAttributes, SubRegionDisable, Size) \
|
||||
((((DisableExec ) << MPU_RASR_XN_Pos) & MPU_RASR_XN_Msk) | \
|
||||
(((AccessPermission) << MPU_RASR_AP_Pos) & MPU_RASR_AP_Msk) | \
|
||||
(((AccessAttributes) ) & (MPU_RASR_TEX_Msk | MPU_RASR_S_Msk | MPU_RASR_C_Msk | MPU_RASR_B_Msk)))
|
||||
|
||||
/**
|
||||
* MPU Region Attribute and Size Register Value
|
||||
*
|
||||
* \param DisableExec Instruction access disable bit, 1= disable instruction fetches.
|
||||
* \param AccessPermission Data access permissions, allows you to configure read/write access for User and Privileged mode.
|
||||
* \param TypeExtField Type extension field, allows you to configure memory access type, for example strongly ordered, peripheral.
|
||||
* \param IsShareable Region is shareable between multiple bus masters.
|
||||
* \param IsCacheable Region is cacheable, i.e. its value may be kept in cache.
|
||||
* \param IsBufferable Region is bufferable, i.e. using write-back caching. Cacheable but non-bufferable regions use write-through policy.
|
||||
* \param SubRegionDisable Sub-region disable field.
|
||||
* \param Size Region size of the region to be configured, for example 4K, 8K.
|
||||
*/
|
||||
#define ARM_MPU_RASR(DisableExec, AccessPermission, TypeExtField, IsShareable, IsCacheable, IsBufferable, SubRegionDisable, Size) \
|
||||
ARM_MPU_RASR_EX(DisableExec, AccessPermission, ARM_MPU_ACCESS_(TypeExtField, IsShareable, IsCacheable, IsBufferable), SubRegionDisable, Size)
|
||||
|
||||
/**
|
||||
* MPU Memory Access Attribute for strongly ordered memory.
|
||||
* - TEX: 000b
|
||||
* - Shareable
|
||||
* - Non-cacheable
|
||||
* - Non-bufferable
|
||||
*/
|
||||
#define ARM_MPU_ACCESS_ORDERED ARM_MPU_ACCESS_(0U, 1U, 0U, 0U)
|
||||
|
||||
/**
|
||||
* MPU Memory Access Attribute for device memory.
|
||||
* - TEX: 000b (if non-shareable) or 010b (if shareable)
|
||||
* - Shareable or non-shareable
|
||||
* - Non-cacheable
|
||||
* - Bufferable (if shareable) or non-bufferable (if non-shareable)
|
||||
*
|
||||
* \param IsShareable Configures the device memory as shareable or non-shareable.
|
||||
*/
|
||||
#define ARM_MPU_ACCESS_DEVICE(IsShareable) ((IsShareable) ? ARM_MPU_ACCESS_(0U, 1U, 0U, 1U) : ARM_MPU_ACCESS_(2U, 0U, 0U, 0U))
|
||||
|
||||
/**
|
||||
* MPU Memory Access Attribute for normal memory.
|
||||
* - TEX: 1BBb (reflecting outer cacheability rules)
|
||||
* - Shareable or non-shareable
|
||||
* - Cacheable or non-cacheable (reflecting inner cacheability rules)
|
||||
* - Bufferable or non-bufferable (reflecting inner cacheability rules)
|
||||
*
|
||||
* \param OuterCp Configures the outer cache policy.
|
||||
* \param InnerCp Configures the inner cache policy.
|
||||
* \param IsShareable Configures the memory as shareable or non-shareable.
|
||||
*/
|
||||
#define ARM_MPU_ACCESS_NORMAL(OuterCp, InnerCp, IsShareable) ARM_MPU_ACCESS_((4U | (OuterCp)), IsShareable, ((InnerCp) & 2U), ((InnerCp) & 1U))
|
||||
|
||||
/**
|
||||
* MPU Memory Access Attribute non-cacheable policy.
|
||||
*/
|
||||
#define ARM_MPU_CACHEP_NOCACHE 0U
|
||||
|
||||
/**
|
||||
* MPU Memory Access Attribute write-back, write and read allocate policy.
|
||||
*/
|
||||
#define ARM_MPU_CACHEP_WB_WRA 1U
|
||||
|
||||
/**
|
||||
* MPU Memory Access Attribute write-through, no write allocate policy.
|
||||
*/
|
||||
#define ARM_MPU_CACHEP_WT_NWA 2U
|
||||
|
||||
/**
|
||||
* MPU Memory Access Attribute write-back, no write allocate policy.
|
||||
*/
|
||||
#define ARM_MPU_CACHEP_WB_NWA 3U
|
||||
|
||||
|
||||
/**
|
||||
* Struct for a single MPU Region
|
||||
*/
|
||||
typedef struct {
|
||||
uint32_t RBAR; //!< The region base address register value (RBAR)
|
||||
uint32_t RASR; //!< The region attribute and size register value (RASR) \ref MPU_RASR
|
||||
} ARM_MPU_Region_t;
|
||||
|
||||
/** Enable the MPU.
|
||||
* \param MPU_Control Default access permissions for unconfigured regions.
|
||||
*/
|
||||
__STATIC_INLINE void ARM_MPU_Enable(uint32_t MPU_Control)
|
||||
{
|
||||
__DSB();
|
||||
__ISB();
|
||||
MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
|
||||
#ifdef SCB_SHCSR_MEMFAULTENA_Msk
|
||||
SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
|
||||
#endif
|
||||
}
|
||||
|
||||
/** Disable the MPU.
|
||||
*/
|
||||
__STATIC_INLINE void ARM_MPU_Disable(void)
|
||||
{
|
||||
__DSB();
|
||||
__ISB();
|
||||
#ifdef SCB_SHCSR_MEMFAULTENA_Msk
|
||||
SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
|
||||
#endif
|
||||
MPU->CTRL &= ~MPU_CTRL_ENABLE_Msk;
|
||||
}
|
||||
|
||||
/** Clear and disable the given MPU region.
|
||||
* \param rnr Region number to be cleared.
|
||||
*/
|
||||
__STATIC_INLINE void ARM_MPU_ClrRegion(uint32_t rnr)
|
||||
{
|
||||
MPU->RNR = rnr;
|
||||
MPU->RASR = 0U;
|
||||
}
|
||||
|
||||
/** Configure an MPU region.
|
||||
* \param rbar Value for RBAR register.
|
||||
* \param rsar Value for RSAR register.
|
||||
*/
|
||||
__STATIC_INLINE void ARM_MPU_SetRegion(uint32_t rbar, uint32_t rasr)
|
||||
{
|
||||
MPU->RBAR = rbar;
|
||||
MPU->RASR = rasr;
|
||||
}
|
||||
|
||||
/** Configure the given MPU region.
|
||||
* \param rnr Region number to be configured.
|
||||
* \param rbar Value for RBAR register.
|
||||
* \param rsar Value for RSAR register.
|
||||
*/
|
||||
__STATIC_INLINE void ARM_MPU_SetRegionEx(uint32_t rnr, uint32_t rbar, uint32_t rasr)
|
||||
{
|
||||
MPU->RNR = rnr;
|
||||
MPU->RBAR = rbar;
|
||||
MPU->RASR = rasr;
|
||||
}
|
||||
|
||||
/** Memcopy with strictly ordered memory access, e.g. for register targets.
|
||||
* \param dst Destination data is copied to.
|
||||
* \param src Source data is copied from.
|
||||
* \param len Amount of data words to be copied.
|
||||
*/
|
||||
__STATIC_INLINE void orderedCpy(volatile uint32_t* dst, const uint32_t* __RESTRICT src, uint32_t len)
|
||||
{
|
||||
uint32_t i;
|
||||
for (i = 0U; i < len; ++i)
|
||||
{
|
||||
dst[i] = src[i];
|
||||
}
|
||||
}
|
||||
|
||||
/** Load the given number of MPU regions from a table.
|
||||
* \param table Pointer to the MPU configuration table.
|
||||
* \param cnt Amount of regions to be configured.
|
||||
*/
|
||||
__STATIC_INLINE void ARM_MPU_Load(ARM_MPU_Region_t const* table, uint32_t cnt)
|
||||
{
|
||||
const uint32_t rowWordSize = sizeof(ARM_MPU_Region_t)/4U;
|
||||
while (cnt > MPU_TYPE_RALIASES) {
|
||||
orderedCpy(&(MPU->RBAR), &(table->RBAR), MPU_TYPE_RALIASES*rowWordSize);
|
||||
table += MPU_TYPE_RALIASES;
|
||||
cnt -= MPU_TYPE_RALIASES;
|
||||
}
|
||||
orderedCpy(&(MPU->RBAR), &(table->RBAR), cnt*rowWordSize);
|
||||
}
|
||||
|
||||
#endif
|
@ -0,0 +1,333 @@
|
||||
/******************************************************************************
|
||||
* @file mpu_armv8.h
|
||||
* @brief CMSIS MPU API for Armv8-M MPU
|
||||
* @version V5.0.4
|
||||
* @date 10. January 2018
|
||||
******************************************************************************/
|
||||
/*
|
||||
* Copyright (c) 2017-2018 Arm Limited. All rights reserved.
|
||||
*
|
||||
* SPDX-License-Identifier: Apache-2.0
|
||||
*
|
||||
* Licensed under the Apache License, Version 2.0 (the License); you may
|
||||
* not use this file except in compliance with the License.
|
||||
* You may obtain a copy of the License at
|
||||
*
|
||||
* www.apache.org/licenses/LICENSE-2.0
|
||||
*
|
||||
* Unless required by applicable law or agreed to in writing, software
|
||||
* distributed under the License is distributed on an AS IS BASIS, WITHOUT
|
||||
* WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
|
||||
* See the License for the specific language governing permissions and
|
||||
* limitations under the License.
|
||||
*/
|
||||
|
||||
#if defined ( __ICCARM__ )
|
||||
#pragma system_include /* treat file as system include file for MISRA check */
|
||||
#elif defined (__clang__)
|
||||
#pragma clang system_header /* treat file as system include file */
|
||||
#endif
|
||||
|
||||
#ifndef ARM_MPU_ARMV8_H
|
||||
#define ARM_MPU_ARMV8_H
|
||||
|
||||
/** \brief Attribute for device memory (outer only) */
|
||||
#define ARM_MPU_ATTR_DEVICE ( 0U )
|
||||
|
||||
/** \brief Attribute for non-cacheable, normal memory */
|
||||
#define ARM_MPU_ATTR_NON_CACHEABLE ( 4U )
|
||||
|
||||
/** \brief Attribute for normal memory (outer and inner)
|
||||
* \param NT Non-Transient: Set to 1 for non-transient data.
|
||||
* \param WB Write-Back: Set to 1 to use write-back update policy.
|
||||
* \param RA Read Allocation: Set to 1 to use cache allocation on read miss.
|
||||
* \param WA Write Allocation: Set to 1 to use cache allocation on write miss.
|
||||
*/
|
||||
#define ARM_MPU_ATTR_MEMORY_(NT, WB, RA, WA) \
|
||||
(((NT & 1U) << 3U) | ((WB & 1U) << 2U) | ((RA & 1U) << 1U) | (WA & 1U))
|
||||
|
||||
/** \brief Device memory type non Gathering, non Re-ordering, non Early Write Acknowledgement */
|
||||
#define ARM_MPU_ATTR_DEVICE_nGnRnE (0U)
|
||||
|
||||
/** \brief Device memory type non Gathering, non Re-ordering, Early Write Acknowledgement */
|
||||
#define ARM_MPU_ATTR_DEVICE_nGnRE (1U)
|
||||
|
||||
/** \brief Device memory type non Gathering, Re-ordering, Early Write Acknowledgement */
|
||||
#define ARM_MPU_ATTR_DEVICE_nGRE (2U)
|
||||
|
||||
/** \brief Device memory type Gathering, Re-ordering, Early Write Acknowledgement */
|
||||
#define ARM_MPU_ATTR_DEVICE_GRE (3U)
|
||||
|
||||
/** \brief Memory Attribute
|
||||
* \param O Outer memory attributes
|
||||
* \param I O == ARM_MPU_ATTR_DEVICE: Device memory attributes, else: Inner memory attributes
|
||||
*/
|
||||
#define ARM_MPU_ATTR(O, I) (((O & 0xFU) << 4U) | (((O & 0xFU) != 0U) ? (I & 0xFU) : ((I & 0x3U) << 2U)))
|
||||
|
||||
/** \brief Normal memory non-shareable */
|
||||
#define ARM_MPU_SH_NON (0U)
|
||||
|
||||
/** \brief Normal memory outer shareable */
|
||||
#define ARM_MPU_SH_OUTER (2U)
|
||||
|
||||
/** \brief Normal memory inner shareable */
|
||||
#define ARM_MPU_SH_INNER (3U)
|
||||
|
||||
/** \brief Memory access permissions
|
||||
* \param RO Read-Only: Set to 1 for read-only memory.
|
||||
* \param NP Non-Privileged: Set to 1 for non-privileged memory.
|
||||
*/
|
||||
#define ARM_MPU_AP_(RO, NP) (((RO & 1U) << 1U) | (NP & 1U))
|
||||
|
||||
/** \brief Region Base Address Register value
|
||||
* \param BASE The base address bits [31:5] of a memory region. The value is zero extended. Effective address gets 32 byte aligned.
|
||||
* \param SH Defines the Shareability domain for this memory region.
|
||||
* \param RO Read-Only: Set to 1 for a read-only memory region.
|
||||
* \param NP Non-Privileged: Set to 1 for a non-privileged memory region.
|
||||
* \oaram XN eXecute Never: Set to 1 for a non-executable memory region.
|
||||
*/
|
||||
#define ARM_MPU_RBAR(BASE, SH, RO, NP, XN) \
|
||||
((BASE & MPU_RBAR_BASE_Msk) | \
|
||||
((SH << MPU_RBAR_SH_Pos) & MPU_RBAR_SH_Msk) | \
|
||||
((ARM_MPU_AP_(RO, NP) << MPU_RBAR_AP_Pos) & MPU_RBAR_AP_Msk) | \
|
||||
((XN << MPU_RBAR_XN_Pos) & MPU_RBAR_XN_Msk))
|
||||
|
||||
/** \brief Region Limit Address Register value
|
||||
* \param LIMIT The limit address bits [31:5] for this memory region. The value is one extended.
|
||||
* \param IDX The attribute index to be associated with this memory region.
|
||||
*/
|
||||
#define ARM_MPU_RLAR(LIMIT, IDX) \
|
||||
((LIMIT & MPU_RLAR_LIMIT_Msk) | \
|
||||
((IDX << MPU_RLAR_AttrIndx_Pos) & MPU_RLAR_AttrIndx_Msk) | \
|
||||
(MPU_RLAR_EN_Msk))
|
||||
|
||||
/**
|
||||
* Struct for a single MPU Region
|
||||
*/
|
||||
typedef struct {
|
||||
uint32_t RBAR; /*!< Region Base Address Register value */
|
||||
uint32_t RLAR; /*!< Region Limit Address Register value */
|
||||
} ARM_MPU_Region_t;
|
||||
|
||||
/** Enable the MPU.
|
||||
* \param MPU_Control Default access permissions for unconfigured regions.
|
||||
*/
|
||||
__STATIC_INLINE void ARM_MPU_Enable(uint32_t MPU_Control)
|
||||
{
|
||||
__DSB();
|
||||
__ISB();
|
||||
MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
|
||||
#ifdef SCB_SHCSR_MEMFAULTENA_Msk
|
||||
SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
|
||||
#endif
|
||||
}
|
||||
|
||||
/** Disable the MPU.
|
||||
*/
|
||||
__STATIC_INLINE void ARM_MPU_Disable(void)
|
||||
{
|
||||
__DSB();
|
||||
__ISB();
|
||||
#ifdef SCB_SHCSR_MEMFAULTENA_Msk
|
||||
SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
|
||||
#endif
|
||||
MPU->CTRL &= ~MPU_CTRL_ENABLE_Msk;
|
||||
}
|
||||
|
||||
#ifdef MPU_NS
|
||||
/** Enable the Non-secure MPU.
|
||||
* \param MPU_Control Default access permissions for unconfigured regions.
|
||||
*/
|
||||
__STATIC_INLINE void ARM_MPU_Enable_NS(uint32_t MPU_Control)
|
||||
{
|
||||
__DSB();
|
||||
__ISB();
|
||||
MPU_NS->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
|
||||
#ifdef SCB_SHCSR_MEMFAULTENA_Msk
|
||||
SCB_NS->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
|
||||
#endif
|
||||
}
|
||||
|
||||
/** Disable the Non-secure MPU.
|
||||
*/
|
||||
__STATIC_INLINE void ARM_MPU_Disable_NS(void)
|
||||
{
|
||||
__DSB();
|
||||
__ISB();
|
||||
#ifdef SCB_SHCSR_MEMFAULTENA_Msk
|
||||
SCB_NS->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
|
||||
#endif
|
||||
MPU_NS->CTRL &= ~MPU_CTRL_ENABLE_Msk;
|
||||
}
|
||||
#endif
|
||||
|
||||
/** Set the memory attribute encoding to the given MPU.
|
||||
* \param mpu Pointer to the MPU to be configured.
|
||||
* \param idx The attribute index to be set [0-7]
|
||||
* \param attr The attribute value to be set.
|
||||
*/
|
||||
__STATIC_INLINE void ARM_MPU_SetMemAttrEx(MPU_Type* mpu, uint8_t idx, uint8_t attr)
|
||||
{
|
||||
const uint8_t reg = idx / 4U;
|
||||
const uint32_t pos = ((idx % 4U) * 8U);
|
||||
const uint32_t mask = 0xFFU << pos;
|
||||
|
||||
if (reg >= (sizeof(mpu->MAIR) / sizeof(mpu->MAIR[0]))) {
|
||||
return; // invalid index
|
||||
}
|
||||
|
||||
mpu->MAIR[reg] = ((mpu->MAIR[reg] & ~mask) | ((attr << pos) & mask));
|
||||
}
|
||||
|
||||
/** Set the memory attribute encoding.
|
||||
* \param idx The attribute index to be set [0-7]
|
||||
* \param attr The attribute value to be set.
|
||||
*/
|
||||
__STATIC_INLINE void ARM_MPU_SetMemAttr(uint8_t idx, uint8_t attr)
|
||||
{
|
||||
ARM_MPU_SetMemAttrEx(MPU, idx, attr);
|
||||
}
|
||||
|
||||
#ifdef MPU_NS
|
||||
/** Set the memory attribute encoding to the Non-secure MPU.
|
||||
* \param idx The attribute index to be set [0-7]
|
||||
* \param attr The attribute value to be set.
|
||||
*/
|
||||
__STATIC_INLINE void ARM_MPU_SetMemAttr_NS(uint8_t idx, uint8_t attr)
|
||||
{
|
||||
ARM_MPU_SetMemAttrEx(MPU_NS, idx, attr);
|
||||
}
|
||||
#endif
|
||||
|
||||
/** Clear and disable the given MPU region of the given MPU.
|
||||
* \param mpu Pointer to MPU to be used.
|
||||
* \param rnr Region number to be cleared.
|
||||
*/
|
||||
__STATIC_INLINE void ARM_MPU_ClrRegionEx(MPU_Type* mpu, uint32_t rnr)
|
||||
{
|
||||
mpu->RNR = rnr;
|
||||
mpu->RLAR = 0U;
|
||||
}
|
||||
|
||||
/** Clear and disable the given MPU region.
|
||||
* \param rnr Region number to be cleared.
|
||||
*/
|
||||
__STATIC_INLINE void ARM_MPU_ClrRegion(uint32_t rnr)
|
||||
{
|
||||
ARM_MPU_ClrRegionEx(MPU, rnr);
|
||||
}
|
||||
|
||||
#ifdef MPU_NS
|
||||
/** Clear and disable the given Non-secure MPU region.
|
||||
* \param rnr Region number to be cleared.
|
||||
*/
|
||||
__STATIC_INLINE void ARM_MPU_ClrRegion_NS(uint32_t rnr)
|
||||
{
|
||||
ARM_MPU_ClrRegionEx(MPU_NS, rnr);
|
||||
}
|
||||
#endif
|
||||
|
||||
/** Configure the given MPU region of the given MPU.
|
||||
* \param mpu Pointer to MPU to be used.
|
||||
* \param rnr Region number to be configured.
|
||||
* \param rbar Value for RBAR register.
|
||||
* \param rlar Value for RLAR register.
|
||||
*/
|
||||
__STATIC_INLINE void ARM_MPU_SetRegionEx(MPU_Type* mpu, uint32_t rnr, uint32_t rbar, uint32_t rlar)
|
||||
{
|
||||
mpu->RNR = rnr;
|
||||
mpu->RBAR = rbar;
|
||||
mpu->RLAR = rlar;
|
||||
}
|
||||
|
||||
/** Configure the given MPU region.
|
||||
* \param rnr Region number to be configured.
|
||||
* \param rbar Value for RBAR register.
|
||||
* \param rlar Value for RLAR register.
|
||||
*/
|
||||
__STATIC_INLINE void ARM_MPU_SetRegion(uint32_t rnr, uint32_t rbar, uint32_t rlar)
|
||||
{
|
||||
ARM_MPU_SetRegionEx(MPU, rnr, rbar, rlar);
|
||||
}
|
||||
|
||||
#ifdef MPU_NS
|
||||
/** Configure the given Non-secure MPU region.
|
||||
* \param rnr Region number to be configured.
|
||||
* \param rbar Value for RBAR register.
|
||||
* \param rlar Value for RLAR register.
|
||||
*/
|
||||
__STATIC_INLINE void ARM_MPU_SetRegion_NS(uint32_t rnr, uint32_t rbar, uint32_t rlar)
|
||||
{
|
||||
ARM_MPU_SetRegionEx(MPU_NS, rnr, rbar, rlar);
|
||||
}
|
||||
#endif
|
||||
|
||||
/** Memcopy with strictly ordered memory access, e.g. for register targets.
|
||||
* \param dst Destination data is copied to.
|
||||
* \param src Source data is copied from.
|
||||
* \param len Amount of data words to be copied.
|
||||
*/
|
||||
__STATIC_INLINE void orderedCpy(volatile uint32_t* dst, const uint32_t* __RESTRICT src, uint32_t len)
|
||||
{
|
||||
uint32_t i;
|
||||
for (i = 0U; i < len; ++i)
|
||||
{
|
||||
dst[i] = src[i];
|
||||
}
|
||||
}
|
||||
|
||||
/** Load the given number of MPU regions from a table to the given MPU.
|
||||
* \param mpu Pointer to the MPU registers to be used.
|
||||
* \param rnr First region number to be configured.
|
||||
* \param table Pointer to the MPU configuration table.
|
||||
* \param cnt Amount of regions to be configured.
|
||||
*/
|
||||
__STATIC_INLINE void ARM_MPU_LoadEx(MPU_Type* mpu, uint32_t rnr, ARM_MPU_Region_t const* table, uint32_t cnt)
|
||||
{
|
||||
const uint32_t rowWordSize = sizeof(ARM_MPU_Region_t)/4U;
|
||||
if (cnt == 1U) {
|
||||
mpu->RNR = rnr;
|
||||
orderedCpy(&(mpu->RBAR), &(table->RBAR), rowWordSize);
|
||||
} else {
|
||||
uint32_t rnrBase = rnr & ~(MPU_TYPE_RALIASES-1U);
|
||||
uint32_t rnrOffset = rnr % MPU_TYPE_RALIASES;
|
||||
|
||||
mpu->RNR = rnrBase;
|
||||
while ((rnrOffset + cnt) > MPU_TYPE_RALIASES) {
|
||||
uint32_t c = MPU_TYPE_RALIASES - rnrOffset;
|
||||
orderedCpy(&(mpu->RBAR)+(rnrOffset*2U), &(table->RBAR), c*rowWordSize);
|
||||
table += c;
|
||||
cnt -= c;
|
||||
rnrOffset = 0U;
|
||||
rnrBase += MPU_TYPE_RALIASES;
|
||||
mpu->RNR = rnrBase;
|
||||
}
|
||||
|
||||
orderedCpy(&(mpu->RBAR)+(rnrOffset*2U), &(table->RBAR), cnt*rowWordSize);
|
||||
}
|
||||
}
|
||||
|
||||
/** Load the given number of MPU regions from a table.
|
||||
* \param rnr First region number to be configured.
|
||||
* \param table Pointer to the MPU configuration table.
|
||||
* \param cnt Amount of regions to be configured.
|
||||
*/
|
||||
__STATIC_INLINE void ARM_MPU_Load(uint32_t rnr, ARM_MPU_Region_t const* table, uint32_t cnt)
|
||||
{
|
||||
ARM_MPU_LoadEx(MPU, rnr, table, cnt);
|
||||
}
|
||||
|
||||
#ifdef MPU_NS
|
||||
/** Load the given number of MPU regions from a table to the Non-secure MPU.
|
||||
* \param rnr First region number to be configured.
|
||||
* \param table Pointer to the MPU configuration table.
|
||||
* \param cnt Amount of regions to be configured.
|
||||
*/
|
||||
__STATIC_INLINE void ARM_MPU_Load_NS(uint32_t rnr, ARM_MPU_Region_t const* table, uint32_t cnt)
|
||||
{
|
||||
ARM_MPU_LoadEx(MPU_NS, rnr, table, cnt);
|
||||
}
|
||||
#endif
|
||||
|
||||
#endif
|
||||
|
@ -0,0 +1,70 @@
|
||||
/******************************************************************************
|
||||
* @file tz_context.h
|
||||
* @brief Context Management for Armv8-M TrustZone
|
||||
* @version V1.0.1
|
||||
* @date 10. January 2018
|
||||
******************************************************************************/
|
||||
/*
|
||||
* Copyright (c) 2017-2018 Arm Limited. All rights reserved.
|
||||
*
|
||||
* SPDX-License-Identifier: Apache-2.0
|
||||
*
|
||||
* Licensed under the Apache License, Version 2.0 (the License); you may
|
||||
* not use this file except in compliance with the License.
|
||||
* You may obtain a copy of the License at
|
||||
*
|
||||
* www.apache.org/licenses/LICENSE-2.0
|
||||
*
|
||||
* Unless required by applicable law or agreed to in writing, software
|
||||
* distributed under the License is distributed on an AS IS BASIS, WITHOUT
|
||||
* WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
|
||||
* See the License for the specific language governing permissions and
|
||||
* limitations under the License.
|
||||
*/
|
||||
|
||||
#if defined ( __ICCARM__ )
|
||||
#pragma system_include /* treat file as system include file for MISRA check */
|
||||
#elif defined (__clang__)
|
||||
#pragma clang system_header /* treat file as system include file */
|
||||
#endif
|
||||
|
||||
#ifndef TZ_CONTEXT_H
|
||||
#define TZ_CONTEXT_H
|
||||
|
||||
#include <stdint.h>
|
||||
|
||||
#ifndef TZ_MODULEID_T
|
||||
#define TZ_MODULEID_T
|
||||
/// \details Data type that identifies secure software modules called by a process.
|
||||
typedef uint32_t TZ_ModuleId_t;
|
||||
#endif
|
||||
|
||||
/// \details TZ Memory ID identifies an allocated memory slot.
|
||||
typedef uint32_t TZ_MemoryId_t;
|
||||
|
||||
/// Initialize secure context memory system
|
||||
/// \return execution status (1: success, 0: error)
|
||||
uint32_t TZ_InitContextSystem_S (void);
|
||||
|
||||
/// Allocate context memory for calling secure software modules in TrustZone
|
||||
/// \param[in] module identifies software modules called from non-secure mode
|
||||
/// \return value != 0 id TrustZone memory slot identifier
|
||||
/// \return value 0 no memory available or internal error
|
||||
TZ_MemoryId_t TZ_AllocModuleContext_S (TZ_ModuleId_t module);
|
||||
|
||||
/// Free context memory that was previously allocated with \ref TZ_AllocModuleContext_S
|
||||
/// \param[in] id TrustZone memory slot identifier
|
||||
/// \return execution status (1: success, 0: error)
|
||||
uint32_t TZ_FreeModuleContext_S (TZ_MemoryId_t id);
|
||||
|
||||
/// Load secure context (called on RTOS thread context switch)
|
||||
/// \param[in] id TrustZone memory slot identifier
|
||||
/// \return execution status (1: success, 0: error)
|
||||
uint32_t TZ_LoadContext_S (TZ_MemoryId_t id);
|
||||
|
||||
/// Store secure context (called on RTOS thread context switch)
|
||||
/// \param[in] id TrustZone memory slot identifier
|
||||
/// \return execution status (1: success, 0: error)
|
||||
uint32_t TZ_StoreContext_S (TZ_MemoryId_t id);
|
||||
|
||||
#endif // TZ_CONTEXT_H
|
@ -0,0 +1,196 @@
|
||||
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
|
||||
<html xmlns="http://www.w3.org/1999/xhtml">
|
||||
<head>
|
||||
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
|
||||
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
|
||||
<title>Overview</title>
|
||||
<title>CMSIS-Core (Cortex-M): Overview</title>
|
||||
<link href="tabs.css" rel="stylesheet" type="text/css"/>
|
||||
<link href="cmsis.css" rel="stylesheet" type="text/css" />
|
||||
<script type="text/javascript" src="jquery.js"></script>
|
||||
<script type="text/javascript" src="dynsections.js"></script>
|
||||
<script type="text/javascript" src="printComponentTabs.js"></script>
|
||||
<link href="navtree.css" rel="stylesheet" type="text/css"/>
|
||||
<script type="text/javascript" src="resize.js"></script>
|
||||
<script type="text/javascript" src="navtree.js"></script>
|
||||
<script type="text/javascript">
|
||||
$(document).ready(initResizable);
|
||||
$(window).load(resizeHeight);
|
||||
</script>
|
||||
<link href="search/search.css" rel="stylesheet" type="text/css"/>
|
||||
<script type="text/javascript" src="search/search.js"></script>
|
||||
<script type="text/javascript">
|
||||
$(document).ready(function() { searchBox.OnSelectItem(0); });
|
||||
</script>
|
||||
</head>
|
||||
<body>
|
||||
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
|
||||
<div id="titlearea">
|
||||
<table cellspacing="0" cellpadding="0">
|
||||
<tbody>
|
||||
<tr style="height: 46px;">
|
||||
<td id="projectlogo"><img alt="Logo" src="CMSIS_Logo_Final.png"/></td>
|
||||
<td style="padding-left: 0.5em;">
|
||||
<div id="projectname">CMSIS-Core (Cortex-M)
|
||||
 <span id="projectnumber">Version 5.1.2</span>
|
||||
</div>
|
||||
<div id="projectbrief">CMSIS-Core support for Cortex-M processor-based devices</div>
|
||||
</td>
|
||||
</tr>
|
||||
</tbody>
|
||||
</table>
|
||||
</div>
|
||||
<!-- end header part -->
|
||||
<div id="CMSISnav" class="tabs1">
|
||||
<ul class="tablist">
|
||||
<script type="text/javascript">
|
||||
<!--
|
||||
writeComponentTabs.call(this);
|
||||
//-->
|
||||
</script>
|
||||
</ul>
|
||||
</div>
|
||||
<!-- Generated by Doxygen 1.8.6 -->
|
||||
<script type="text/javascript">
|
||||
var searchBox = new SearchBox("searchBox", "search",false,'Search');
|
||||
</script>
|
||||
<div id="navrow1" class="tabs">
|
||||
<ul class="tablist">
|
||||
<li class="current"><a href="index.html"><span>Main Page</span></a></li>
|
||||
<li><a href="pages.html"><span>Usage and Description</span></a></li>
|
||||
<li><a href="modules.html"><span>Reference</span></a></li>
|
||||
<li>
|
||||
<div id="MSearchBox" class="MSearchBoxInactive">
|
||||
<span class="left">
|
||||
<img id="MSearchSelect" src="search/mag_sel.png"
|
||||
onmouseover="return searchBox.OnSearchSelectShow()"
|
||||
onmouseout="return searchBox.OnSearchSelectHide()"
|
||||
alt=""/>
|
||||
<input type="text" id="MSearchField" value="Search" accesskey="S"
|
||||
onfocus="searchBox.OnSearchFieldFocus(true)"
|
||||
onblur="searchBox.OnSearchFieldFocus(false)"
|
||||
onkeyup="searchBox.OnSearchFieldChange(event)"/>
|
||||
</span><span class="right">
|
||||
<a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
|
||||
</span>
|
||||
</div>
|
||||
</li>
|
||||
</ul>
|
||||
</div>
|
||||
</div><!-- top -->
|
||||
<div id="side-nav" class="ui-resizable side-nav-resizable">
|
||||
<div id="nav-tree">
|
||||
<div id="nav-tree-contents">
|
||||
<div id="nav-sync" class="sync"></div>
|
||||
</div>
|
||||
</div>
|
||||
<div id="splitbar" style="-moz-user-select:none;"
|
||||
class="ui-resizable-handle">
|
||||
</div>
|
||||
</div>
|
||||
<script type="text/javascript">
|
||||
$(document).ready(function(){initNavTree('index.html','');});
|
||||
</script>
|
||||
<div id="doc-content">
|
||||
<!-- window showing the filter options -->
|
||||
<div id="MSearchSelectWindow"
|
||||
onmouseover="return searchBox.OnSearchSelectShow()"
|
||||
onmouseout="return searchBox.OnSearchSelectHide()"
|
||||
onkeydown="return searchBox.OnSearchSelectKey(event)">
|
||||
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark"> </span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark"> </span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark"> </span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark"> </span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark"> </span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark"> </span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark"> </span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark"> </span>Groups</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark"> </span>Pages</a></div>
|
||||
|
||||
<!-- iframe showing the search results (closed by default) -->
|
||||
<div id="MSearchResultsWindow">
|
||||
<iframe src="javascript:void(0)" frameborder="0"
|
||||
name="MSearchResults" id="MSearchResults">
|
||||
</iframe>
|
||||
</div>
|
||||
|
||||
<div class="header">
|
||||
<div class="headertitle">
|
||||
<div class="title">Overview </div> </div>
|
||||
</div><!--header-->
|
||||
<div class="contents">
|
||||
<div class="textblock"><p>CMSIS-Core (Cortex-M) implements the basic run-time system for a Cortex-M device and gives the user access to the processor core and the device peripherals. In detail it defines:</p>
|
||||
<ul>
|
||||
<li><b>Hardware Abstraction Layer (HAL)</b> for Cortex-M processor registers with standardized definitions for the SysTick, NVIC, System Control Block registers, MPU registers, FPU registers, and core access functions.</li>
|
||||
<li><b>System exception names</b> to interface to system exceptions without having compatibility issues.</li>
|
||||
<li><b>Methods to organize header files</b> that makes it easy to learn new Cortex-M microcontroller products and improve software portability. This includes naming conventions for device-specific interrupts.</li>
|
||||
<li><b>Methods for system initialization</b> to be used by each MCU vendor. For example, the standardized <a class="el" href="group__system__init__gr.html#ga93f514700ccf00d08dbdcff7f1224eb2" title="Function to Initialize the system. ">SystemInit()</a> function is essential for configuring the clock system of the device.</li>
|
||||
<li><b>Intrinsic functions</b> used to generate CPU instructions that are not supported by standard C functions.</li>
|
||||
<li>A variable to determine the <b>system clock frequency</b> which simplifies the setup the SysTick timer.</li>
|
||||
</ul>
|
||||
<p>The following sections provide details about the CMSIS-Core (Cortex-M):</p>
|
||||
<ul>
|
||||
<li><a class="el" href="using_pg.html">Using CMSIS in Embedded Applications</a> describes the project setup and shows a simple program example.</li>
|
||||
<li><a class="el" href="using_TrustZone_pg.html">Using TrustZone® for Armv8-M</a> describes how to use the security extensions available in the Armv8-M architecture.</li>
|
||||
<li><a class="el" href="templates_pg.html">CMSIS-Core Device Templates</a> describes the files of the CMSIS-Core (Cortex-M) in detail and explains how to adapt template files provided by Arm to silicon vendor devices.</li>
|
||||
<li><a class="el" href="coreMISRA_Exceptions_pg.html">MISRA-C Deviations</a> describes the violations to the MISRA standard.</li>
|
||||
<li><a href="Modules.html"><b>Reference</b> </a> describe the features and functions of the <a class="el" href="device_h_pg.html">Device Header File <device.h></a> in detail.</li>
|
||||
<li><a href="Annotated.html"><b>Data</b> <b>Structures</b> </a> describe the data structures of the <a class="el" href="device_h_pg.html">Device Header File <device.h></a> in detail.</li>
|
||||
</ul>
|
||||
<hr/>
|
||||
<h2>CMSIS-Core (Cortex-M) in ARM::CMSIS Pack </h2>
|
||||
<p>Files relevant to CMSIS-Core (Cortex-M) are present in the following <b>ARM::CMSIS</b> directories: </p>
|
||||
<table class="doxtable">
|
||||
<tr>
|
||||
<th>File/Folder </th><th>Content </th></tr>
|
||||
<tr>
|
||||
<td><b>CMSIS\Documentation\Core</b> </td><td>This documentation </td></tr>
|
||||
<tr>
|
||||
<td><b>CMSIS\Core\Include</b> </td><td>CMSIS-Core (Cortex-M) header files (for example core_cm3.h, core_cmInstr.h, etc.) </td></tr>
|
||||
<tr>
|
||||
<td><b>Device</b> </td><td><a class="el" href="using_ARM_pg.html">Arm reference implementations</a> of Cortex-M devices </td></tr>
|
||||
<tr>
|
||||
<td><b>Device\_Template_Vendor</b> </td><td><a class="el" href="templates_pg.html">CMSIS-Core Device Templates</a> for extension by silicon vendors </td></tr>
|
||||
</table>
|
||||
<hr/>
|
||||
<h1><a class="anchor" id="ref_v6-v8M"></a>
|
||||
Processor Support</h1>
|
||||
<p>CMSIS supports the complete range of <a href="http://www.arm.com/products/processors/cortex-m/index.php" target="_blank"><b>Cortex-M processors</b></a> (with exception of Cortex-M1) and the <a href="http://www.arm.com/products/processors/instruction-set-architectures/armv8-m-architecture.php" target="_blank"><b>Armv8-M architecture</b></a> including security extensions.</p>
|
||||
<h2><a class="anchor" id="ref_man_sec"></a>
|
||||
Cortex-M Reference Manuals</h2>
|
||||
<p>The Cortex-M Device Generic User Guides contain the programmers model and detailed information about the core peripherals and are available for:</p>
|
||||
<ul>
|
||||
<li><a href="http://infocenter.arm.com/help/topic/com.arm.doc.dui0497a/DUI0497A_cortex_m0_r0p0_generic_ug.pdf" target="_blank"><b>Cortex-M0 Devices Generic User Guide</b></a> (Armv6-M architecture)</li>
|
||||
<li><a href="http://infocenter.arm.com/help/topic/com.arm.doc.dui0662b/DUI0662B_cortex_m0p_r0p1_dgug.pdf" target="_blank"><b>Cortex-M0+ Devices Generic User Guide</b></a> (Armv6-M architecture)</li>
|
||||
<li><a href="http://infocenter.arm.com/help/topic/com.arm.doc.dui0552a/DUI0552A_cortex_m3_dgug.pdf" target="_blank"><b>Cortex-M3 Devices Generic User Guide</b></a> (Armv7-M architecture)</li>
|
||||
<li><a href="http://infocenter.arm.com/help/topic/com.arm.doc.dui0553a/DUI0553A_cortex_m4_dgug.pdf" target="_blank"><b>Cortex-M4 Devices Generic User Guide</b></a> (ARMv7-M architecture)</li>
|
||||
<li><a href="http://infocenter.arm.com/help/topic/com.arm.doc.dui0646a/DUI0646A_cortex_m7_dgug.pdf" target="_blank"><b>Cortex-M7 Devices Generic User Guide</b></a> (Armv7-M architecture)</li>
|
||||
</ul>
|
||||
<p>The <b>Cortex-M23</b> and <b>Cortex-M33</b> are described with Technical Reference Manuals that are available here:</p>
|
||||
<ul>
|
||||
<li><a href="http://infocenter.arm.com/help/topic/com.arm.doc.ddi0550c/cortex_m23_r1p0_technical_reference_manual_DDI0550C_en.pdf" target="_blank"><b>Cortex-M23 Technical Reference Manual</b></a> (Armv8-M baseline architecture)</li>
|
||||
<li><a href="http://infocenter.arm.com/help/topic/com.arm.doc.100230_0002_00_en/cortex_m33_trm_100230_0002_00_en.pdf" target="_blank"><b>Cortex-M33 Technical Reference Manual</b></a> (Armv8-M mainline architecture)</li>
|
||||
</ul>
|
||||
<h2><a class="anchor" id="ARMv8M"></a>
|
||||
Armv8-M Architecture</h2>
|
||||
<p>Armv8-M introduces two profiles <b>baseline</b> (for power and area constrained applications) and <b>mainline</b> (full-featured with optional SIMD, floating-point, and co-processor extensions). Both Armv8-M profiles are supported by CMSIS.</p>
|
||||
<p>The Armv8-M Architecture is described in the <a href="http://developer.arm.com/products/architecture/m-profile/docs/ddi0553/latest/armv8-m-architecture-reference-manual" target="_blank"><b>Armv8-M Architecture Reference Manual</b></a>.</p>
|
||||
<hr/>
|
||||
<h1><a class="anchor" id="tested_tools_sec"></a>
|
||||
Tested and Verified Toolchains</h1>
|
||||
<p>The <a class="el" href="templates_pg.html">CMSIS-Core Device Templates</a> supplied by Arm have been tested and verified with the following toolchains:</p>
|
||||
<ul>
|
||||
<li>Arm: Arm Compiler 5.06 update 6 (not for Cortex-M23, Cortex-M33, Armv8-M)</li>
|
||||
<li>Arm: Arm Compiler 6.9</li>
|
||||
<li>Arm: Arm Compiler 6.6.2 (not for Cortex-M0, Cortex-M23, Cortex-M33, Armv8-M)</li>
|
||||
<li>GNU: GNU Tools for Arm Embedded 6.3.1 20170620</li>
|
||||
<li>IAR: IAR ANSI C/C++ Compiler for Arm 8.20.1.14183</li>
|
||||
</ul>
|
||||
<hr/>
|
||||
</div></div><!-- contents -->
|
||||
</div><!-- doc-content -->
|
||||
<!-- start footer part -->
|
||||
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
|
||||
<ul>
|
||||
<li class="footer">Generated on Wed Aug 1 2018 17:12:09 for CMSIS-Core (Cortex-M) by Arm Ltd. All rights reserved.
|
||||
<!--
|
||||
<a href="http://www.doxygen.org/index.html">
|
||||
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.6
|
||||
-->
|
||||
</li>
|
||||
</ul>
|
||||
</div>
|
||||
</body>
|
||||
</html>
|
Binary file not shown.
Binary file not shown.
Binary file not shown.
@ -0,0 +1,192 @@
|
||||
|
||||
################################################################################
|
||||
# Automatically-generated file. Do not edit!
|
||||
################################################################################
|
||||
|
||||
ifdef SystemRoot
|
||||
SHELL = cmd.exe
|
||||
MK_DIR = mkdir
|
||||
else
|
||||
ifeq ($(shell uname), Linux)
|
||||
MK_DIR = mkdir -p
|
||||
endif
|
||||
|
||||
ifeq ($(shell uname | cut -d _ -f 1), CYGWIN)
|
||||
MK_DIR = mkdir -p
|
||||
endif
|
||||
|
||||
ifeq ($(shell uname | cut -d _ -f 1), MINGW32)
|
||||
MK_DIR = mkdir -p
|
||||
endif
|
||||
|
||||
ifeq ($(shell uname | cut -d _ -f 1), MINGW64)
|
||||
MK_DIR = mkdir -p
|
||||
endif
|
||||
endif
|
||||
|
||||
# List the subdirectories for creating object files
|
||||
SUB_DIRS += \
|
||||
\
|
||||
samd21a/armcc/Device/SAMD21A/Source \
|
||||
hpl/dmac \
|
||||
hal/src \
|
||||
hpl/pm \
|
||||
hpl/sysctrl \
|
||||
hal/utils/src \
|
||||
hpl/sercom \
|
||||
examples \
|
||||
hpl/gclk \
|
||||
samd21a/armcc/Device/SAMD21A/Source/ARM \
|
||||
hpl/core
|
||||
|
||||
# List the object files
|
||||
OBJS += \
|
||||
hal/src/hal_io.o \
|
||||
hal/src/hal_delay.o \
|
||||
samd21a/armcc/Device/SAMD21A/Source/system_samd21.o \
|
||||
hpl/pm/hpl_pm.o \
|
||||
hpl/core/hpl_init.o \
|
||||
hal/utils/src/utils_list.o \
|
||||
hpl/core/hpl_core_m0plus_base.o \
|
||||
hal/utils/src/utils_assert.o \
|
||||
hpl/dmac/hpl_dmac.o \
|
||||
hpl/sysctrl/hpl_sysctrl.o \
|
||||
hal/src/hal_usart_sync.o \
|
||||
hpl/gclk/hpl_gclk.o \
|
||||
hal/src/hal_init.o \
|
||||
main.o \
|
||||
examples/driver_examples.o \
|
||||
driver_init.o \
|
||||
samd21a/armcc/Device/SAMD21A/Source/ARM/startup_SAMD21.o \
|
||||
hpl/sercom/hpl_sercom.o \
|
||||
hal/src/hal_gpio.o \
|
||||
hal/utils/src/utils_event.o \
|
||||
hal/src/hal_sleep.o \
|
||||
atmel_start.o \
|
||||
hal/src/hal_atomic.o
|
||||
|
||||
OBJS_AS_ARGS += \
|
||||
"hal/src/hal_io.o" \
|
||||
"hal/src/hal_delay.o" \
|
||||
"samd21a/armcc/Device/SAMD21A/Source/system_samd21.o" \
|
||||
"hpl/pm/hpl_pm.o" \
|
||||
"hpl/core/hpl_init.o" \
|
||||
"hal/utils/src/utils_list.o" \
|
||||
"hpl/core/hpl_core_m0plus_base.o" \
|
||||
"hal/utils/src/utils_assert.o" \
|
||||
"hpl/dmac/hpl_dmac.o" \
|
||||
"hpl/sysctrl/hpl_sysctrl.o" \
|
||||
"hal/src/hal_usart_sync.o" \
|
||||
"hpl/gclk/hpl_gclk.o" \
|
||||
"hal/src/hal_init.o" \
|
||||
"main.o" \
|
||||
"examples/driver_examples.o" \
|
||||
"driver_init.o" \
|
||||
"samd21a/armcc/Device/SAMD21A/Source/ARM/startup_SAMD21.o" \
|
||||
"hpl/sercom/hpl_sercom.o" \
|
||||
"hal/src/hal_gpio.o" \
|
||||
"hal/utils/src/utils_event.o" \
|
||||
"hal/src/hal_sleep.o" \
|
||||
"atmel_start.o" \
|
||||
"hal/src/hal_atomic.o"
|
||||
|
||||
# List the dependency files
|
||||
DEPS := $(OBJS:%.o=%.d)
|
||||
|
||||
DEPS_AS_ARGS += \
|
||||
"hal/src/hal_gpio.d" \
|
||||
"hal/src/hal_io.d" \
|
||||
"hpl/core/hpl_core_m0plus_base.d" \
|
||||
"hal/utils/src/utils_list.d" \
|
||||
"hpl/dmac/hpl_dmac.d" \
|
||||
"hal/utils/src/utils_assert.d" \
|
||||
"samd21a/armcc/Device/SAMD21A/Source/system_samd21.d" \
|
||||
"hal/src/hal_delay.d" \
|
||||
"hpl/core/hpl_init.d" \
|
||||
"hpl/sysctrl/hpl_sysctrl.d" \
|
||||
"hpl/gclk/hpl_gclk.d" \
|
||||
"hal/src/hal_init.d" \
|
||||
"hal/src/hal_usart_sync.d" \
|
||||
"driver_init.d" \
|
||||
"main.d" \
|
||||
"examples/driver_examples.d" \
|
||||
"hal/src/hal_sleep.d" \
|
||||
"hpl/sercom/hpl_sercom.d" \
|
||||
"samd21a/armcc/Device/SAMD21A/Source/ARM/startup_SAMD21.d" \
|
||||
"hal/utils/src/utils_event.d" \
|
||||
"hal/src/hal_atomic.d" \
|
||||
"hpl/pm/hpl_pm.d" \
|
||||
"atmel_start.d"
|
||||
|
||||
OUTPUT_FILE_NAME :=AtmelStart
|
||||
QUOTE := "
|
||||
OUTPUT_FILE_PATH +=$(OUTPUT_FILE_NAME).elf
|
||||
OUTPUT_FILE_PATH_AS_ARGS +=$(OUTPUT_FILE_NAME).elf
|
||||
|
||||
vpath %.c ../
|
||||
vpath %.s ../
|
||||
vpath %.S ../
|
||||
|
||||
# All Target
|
||||
all: $(SUB_DIRS) $(OUTPUT_FILE_PATH)
|
||||
|
||||
# Linker target
|
||||
|
||||
$(OUTPUT_FILE_PATH): $(OBJS)
|
||||
@echo Building target: $@
|
||||
@echo Invoking: ARMCC Linker
|
||||
$(QUOTE)armlink$(QUOTE) --ro-base 0x00000000 --entry 0x00000000 --rw-base 0x20000000 --entry Reset_Handler --first __Vectors \
|
||||
--strict --summary_stderr --info summarysizes --map --xref --callgraph --symbols \
|
||||
--info sizes --info totals --info unused --info veneers --list $(OUTPUT_FILE_NAME).map \
|
||||
-o $(OUTPUT_FILE_NAME).elf --cpu Cortex-M0+ \
|
||||
$(OBJS_AS_ARGS)
|
||||
|
||||
@echo Finished building target: $@
|
||||
|
||||
# Compiler target(s)
|
||||
|
||||
|
||||
|
||||
|
||||
%.o: %.c
|
||||
@echo Building file: $<
|
||||
@echo ARMCC Compiler
|
||||
$(QUOTE)armcc$(QUOTE) --c99 -c -DDEBUG -O1 -g --apcs=interwork --split_sections --cpu Cortex-M0+ -D__SAMD21J18A__ \
|
||||
-I"../" -I"../config" -I"../examples" -I"../hal/include" -I"../hal/utils/include" -I"../hpl/core" -I"../hpl/dmac" -I"../hpl/gclk" -I"../hpl/pm" -I"../hpl/port" -I"../hpl/sercom" -I"../hpl/sysctrl" -I"../hri" -I"../" -I"../CMSIS/Core/Include" -I"../samd21a/include" \
|
||||
--depend "$@" -o "$@" "$<"
|
||||
|
||||
@echo Finished building: $<
|
||||
|
||||
%.o: %.s
|
||||
@echo Building file: $<
|
||||
@echo ARMCC Assembler
|
||||
$(QUOTE)armasm$(QUOTE) -g --apcs=interwork --cpu Cortex-M0+ --pd "D__SAMD21J18A__ SETA 1" \
|
||||
-I"../" -I"../config" -I"../examples" -I"../hal/include" -I"../hal/utils/include" -I"../hpl/core" -I"../hpl/dmac" -I"../hpl/gclk" -I"../hpl/pm" -I"../hpl/port" -I"../hpl/sercom" -I"../hpl/sysctrl" -I"../hri" -I"../" -I"../CMSIS/Core/Include" -I"../samd21a/include" \
|
||||
--depend "$(@:%.o=%.d)" -o "$@" "$<"
|
||||
|
||||
@echo Finished building: $<
|
||||
|
||||
%.o: %.S
|
||||
@echo Building file: $<
|
||||
@echo ARMCC Preprocessing Assembler
|
||||
$(QUOTE)armcc$(QUOTE) --c99 -c -DDEBUG -O1 -g --apcs=interwork --split_sections --cpu Cortex-M0+ -D__SAMD21J18A__ \
|
||||
-I"../" -I"../config" -I"../examples" -I"../hal/include" -I"../hal/utils/include" -I"../hpl/core" -I"../hpl/dmac" -I"../hpl/gclk" -I"../hpl/pm" -I"../hpl/port" -I"../hpl/sercom" -I"../hpl/sysctrl" -I"../hri" -I"../" -I"../CMSIS/Core/Include" -I"../samd21a/include" \
|
||||
--depend "$@" -o "$@" "$<"
|
||||
|
||||
@echo Finished building: $<
|
||||
|
||||
# Detect changes in the dependent files and recompile the respective object files.
|
||||
ifneq ($(MAKECMDGOALS),clean)
|
||||
ifneq ($(strip $(DEPS)),)
|
||||
-include $(DEPS)
|
||||
endif
|
||||
endif
|
||||
|
||||
$(SUB_DIRS):
|
||||
$(MK_DIR) "$@"
|
||||
|
||||
clean:
|
||||
rm -f $(OBJS_AS_ARGS)
|
||||
rm -f $(OUTPUT_FILE_PATH)
|
||||
rm -f $(DEPS_AS_ARGS)
|
||||
rm -f $(OUTPUT_FILE_NAME).map $(OUTPUT_FILE_NAME).elf
|
@ -0,0 +1,556 @@
|
||||
format_version: '2'
|
||||
name: My Project
|
||||
versions:
|
||||
api: '1.0'
|
||||
backend: 1.7.360
|
||||
commit: 1e07622763d149970fd8808a8f12ff3b1e84e0d7
|
||||
content: unknown
|
||||
content_pack_name: unknown
|
||||
format: '2'
|
||||
frontend: 1.7.360
|
||||
packs_version_avr8: 1.0.1415
|
||||
packs_version_qtouch: unknown
|
||||
packs_version_sam: 1.0.1622
|
||||
version_backend: 1.7.360
|
||||
version_frontend: ''
|
||||
board:
|
||||
identifier: SAMD21XplainedPro
|
||||
device: SAMD21J18A-AU
|
||||
details: null
|
||||
application: null
|
||||
middlewares: {}
|
||||
drivers:
|
||||
GCLK:
|
||||
user_label: GCLK
|
||||
definition: Atmel:SAMD21_Drivers:0.0.1::SAMD21J18A-AU::GCLK::driver_config_definition::GCLK::HAL:HPL:GCLK
|
||||
functionality: System
|
||||
api: HAL:HPL:GCLK
|
||||
configuration:
|
||||
enable_gclk_gen_0: true
|
||||
enable_gclk_gen_0__externalclock: 1000000
|
||||
enable_gclk_gen_1: false
|
||||
enable_gclk_gen_1__externalclock: 1000000
|
||||
enable_gclk_gen_2: false
|
||||
enable_gclk_gen_2__externalclock: 1000000
|
||||
enable_gclk_gen_3: false
|
||||
enable_gclk_gen_3__externalclock: 1000000
|
||||
enable_gclk_gen_4: false
|
||||
enable_gclk_gen_4__externalclock: 1000000
|
||||
enable_gclk_gen_5: false
|
||||
enable_gclk_gen_5__externalclock: 1000000
|
||||
enable_gclk_gen_6: false
|
||||
enable_gclk_gen_6__externalclock: 1000000
|
||||
enable_gclk_gen_7: false
|
||||
enable_gclk_gen_7__externalclock: 1000000
|
||||
gclk_arch_gen_0_RUNSTDBY: false
|
||||
gclk_arch_gen_0_enable: true
|
||||
gclk_arch_gen_0_idc: false
|
||||
gclk_arch_gen_0_oe: false
|
||||
gclk_arch_gen_0_oov: false
|
||||
gclk_arch_gen_1_RUNSTDBY: false
|
||||
gclk_arch_gen_1_enable: false
|
||||
gclk_arch_gen_1_idc: false
|
||||
gclk_arch_gen_1_oe: false
|
||||
gclk_arch_gen_1_oov: false
|
||||
gclk_arch_gen_2_RUNSTDBY: false
|
||||
gclk_arch_gen_2_enable: false
|
||||
gclk_arch_gen_2_idc: false
|
||||
gclk_arch_gen_2_oe: false
|
||||
gclk_arch_gen_2_oov: false
|
||||
gclk_arch_gen_3_RUNSTDBY: false
|
||||
gclk_arch_gen_3_enable: false
|
||||
gclk_arch_gen_3_idc: false
|
||||
gclk_arch_gen_3_oe: false
|
||||
gclk_arch_gen_3_oov: false
|
||||
gclk_arch_gen_4_RUNSTDBY: false
|
||||
gclk_arch_gen_4_enable: false
|
||||
gclk_arch_gen_4_idc: false
|
||||
gclk_arch_gen_4_oe: false
|
||||
gclk_arch_gen_4_oov: false
|
||||
gclk_arch_gen_5_RUNSTDBY: false
|
||||
gclk_arch_gen_5_enable: false
|
||||
gclk_arch_gen_5_idc: false
|
||||
gclk_arch_gen_5_oe: false
|
||||
gclk_arch_gen_5_oov: false
|
||||
gclk_arch_gen_6_RUNSTDBY: false
|
||||
gclk_arch_gen_6_enable: false
|
||||
gclk_arch_gen_6_idc: false
|
||||
gclk_arch_gen_6_oe: false
|
||||
gclk_arch_gen_6_oov: false
|
||||
gclk_arch_gen_7_RUNSTDBY: false
|
||||
gclk_arch_gen_7_enable: false
|
||||
gclk_arch_gen_7_idc: false
|
||||
gclk_arch_gen_7_oe: false
|
||||
gclk_arch_gen_7_oov: false
|
||||
gclk_gen_0_div: 1
|
||||
gclk_gen_0_div_sel: false
|
||||
gclk_gen_0_oscillator: 8MHz Internal Oscillator (OSC8M)
|
||||
gclk_gen_1_div: 1
|
||||
gclk_gen_1_div_sel: false
|
||||
gclk_gen_1_oscillator: External Crystal Oscillator 0.4-32MHz (XOSC)
|
||||
gclk_gen_2_div: 1
|
||||
gclk_gen_2_div_sel: false
|
||||
gclk_gen_2_oscillator: External Crystal Oscillator 0.4-32MHz (XOSC)
|
||||
gclk_gen_3_div: 1
|
||||
gclk_gen_3_div_sel: false
|
||||
gclk_gen_3_oscillator: External Crystal Oscillator 0.4-32MHz (XOSC)
|
||||
gclk_gen_4_div: 1
|
||||
gclk_gen_4_div_sel: false
|
||||
gclk_gen_4_oscillator: External Crystal Oscillator 0.4-32MHz (XOSC)
|
||||
gclk_gen_5_div: 1
|
||||
gclk_gen_5_div_sel: false
|
||||
gclk_gen_5_oscillator: External Crystal Oscillator 0.4-32MHz (XOSC)
|
||||
gclk_gen_6_div: 1
|
||||
gclk_gen_6_div_sel: false
|
||||
gclk_gen_6_oscillator: External Crystal Oscillator 0.4-32MHz (XOSC)
|
||||
gclk_gen_7_div: 1
|
||||
gclk_gen_7_div_sel: false
|
||||
gclk_gen_7_oscillator: External Crystal Oscillator 0.4-32MHz (XOSC)
|
||||
optional_signals: []
|
||||
variant: null
|
||||
clocks:
|
||||
domain_group: null
|
||||
PM:
|
||||
user_label: PM
|
||||
definition: Atmel:SAMD21_Drivers:0.0.1::SAMD21J18A-AU::PM::driver_config_definition::PM::HAL:HPL:PM
|
||||
functionality: System
|
||||
api: HAL:HPL:PM
|
||||
configuration:
|
||||
apba_div: '1'
|
||||
apbb_div: '1'
|
||||
apbc_div: '1'
|
||||
cpu_clock_source: Generic clock generator 0
|
||||
cpu_div: '1'
|
||||
enable_cpu_clock: true
|
||||
nvm_wait_states: '0'
|
||||
optional_signals: []
|
||||
variant: null
|
||||
clocks:
|
||||
domain_group:
|
||||
nodes:
|
||||
- name: CPU
|
||||
input: CPU
|
||||
external: false
|
||||
external_frequency: 0
|
||||
configuration: {}
|
||||
USART_0:
|
||||
user_label: USART_0
|
||||
definition: Atmel:SAMD21_Drivers:0.0.1::SAMD21J18A-AU::SERCOM0::driver_config_definition::UART::HAL:Driver:USART.Sync
|
||||
functionality: USART
|
||||
api: HAL:Driver:USART_Sync
|
||||
configuration:
|
||||
usart_advanced: false
|
||||
usart_arch_clock_mode: USART with internal clock
|
||||
usart_arch_cloden: false
|
||||
usart_arch_dbgstop: Keep running
|
||||
usart_arch_dord: LSB is transmitted first
|
||||
usart_arch_enc: No encoding
|
||||
usart_arch_fractional: 0
|
||||
usart_arch_ibon: false
|
||||
usart_arch_lin_slave_enable: Disable
|
||||
usart_arch_runstdby: false
|
||||
usart_arch_sampa: 7-8-9 (3-4-5 8-bit over-sampling)
|
||||
usart_arch_sampr: 16x arithmetic
|
||||
usart_arch_sfde: false
|
||||
usart_baud_rate: 9600
|
||||
usart_character_size: 8 bits
|
||||
usart_parity: No parity
|
||||
usart_rx_enable: true
|
||||
usart_stop_bit: One stop bit
|
||||
usart_tx_enable: true
|
||||
optional_signals: []
|
||||
variant:
|
||||
specification: TXPO=0, RXPO=1, CMODE=0
|
||||
required_signals:
|
||||
- name: SERCOM0/PAD/0
|
||||
pad: PA04
|
||||
label: TX
|
||||
- name: SERCOM0/PAD/1
|
||||
pad: PA05
|
||||
label: RX
|
||||
clocks:
|
||||
domain_group:
|
||||
nodes:
|
||||
- name: Core
|
||||
input: Generic clock generator 0
|
||||
external: false
|
||||
external_frequency: 0
|
||||
- name: Slow
|
||||
input: Generic clock generator 3
|
||||
external: false
|
||||
external_frequency: 0
|
||||
configuration:
|
||||
core_gclk_selection: Generic clock generator 0
|
||||
slow_gclk_selection: Generic clock generator 3
|
||||
DMAC:
|
||||
user_label: DMAC
|
||||
definition: Atmel:SAMD21_Drivers:0.0.1::SAMD21J18A-AU::DMAC::driver_config_definition::DMAC::HAL:HPL:DMAC
|
||||
functionality: System
|
||||
api: HAL:HPL:DMAC
|
||||
configuration:
|
||||
dmac_beatsize_0: 8-bit bus transfer
|
||||
dmac_beatsize_1: 8-bit bus transfer
|
||||
dmac_beatsize_10: 8-bit bus transfer
|
||||
dmac_beatsize_11: 8-bit bus transfer
|
||||
dmac_beatsize_12: 8-bit bus transfer
|
||||
dmac_beatsize_13: 8-bit bus transfer
|
||||
dmac_beatsize_14: 8-bit bus transfer
|
||||
dmac_beatsize_15: 8-bit bus transfer
|
||||
dmac_beatsize_2: 8-bit bus transfer
|
||||
dmac_beatsize_3: 8-bit bus transfer
|
||||
dmac_beatsize_4: 8-bit bus transfer
|
||||
dmac_beatsize_5: 8-bit bus transfer
|
||||
dmac_beatsize_6: 8-bit bus transfer
|
||||
dmac_beatsize_7: 8-bit bus transfer
|
||||
dmac_beatsize_8: 8-bit bus transfer
|
||||
dmac_beatsize_9: 8-bit bus transfer
|
||||
dmac_blockact_0: Channel will be disabled if it is the last block transfer in
|
||||
the transaction
|
||||
dmac_blockact_1: Channel will be disabled if it is the last block transfer in
|
||||
the transaction
|
||||
dmac_blockact_10: Channel will be disabled if it is the last block transfer
|
||||
in the transaction
|
||||
dmac_blockact_11: Channel will be disabled if it is the last block transfer
|
||||
in the transaction
|
||||
dmac_blockact_12: Channel will be disabled if it is the last block transfer
|
||||
in the transaction
|
||||
dmac_blockact_13: Channel will be disabled if it is the last block transfer
|
||||
in the transaction
|
||||
dmac_blockact_14: Channel will be disabled if it is the last block transfer
|
||||
in the transaction
|
||||
dmac_blockact_15: Channel will be disabled if it is the last block transfer
|
||||
in the transaction
|
||||
dmac_blockact_2: Channel will be disabled if it is the last block transfer in
|
||||
the transaction
|
||||
dmac_blockact_3: Channel will be disabled if it is the last block transfer in
|
||||
the transaction
|
||||
dmac_blockact_4: Channel will be disabled if it is the last block transfer in
|
||||
the transaction
|
||||
dmac_blockact_5: Channel will be disabled if it is the last block transfer in
|
||||
the transaction
|
||||
dmac_blockact_6: Channel will be disabled if it is the last block transfer in
|
||||
the transaction
|
||||
dmac_blockact_7: Channel will be disabled if it is the last block transfer in
|
||||
the transaction
|
||||
dmac_blockact_8: Channel will be disabled if it is the last block transfer in
|
||||
the transaction
|
||||
dmac_blockact_9: Channel will be disabled if it is the last block transfer in
|
||||
the transaction
|
||||
dmac_channel_0_settings: false
|
||||
dmac_channel_10_settings: false
|
||||
dmac_channel_11_settings: false
|
||||
dmac_channel_12_settings: false
|
||||
dmac_channel_13_settings: false
|
||||
dmac_channel_14_settings: false
|
||||
dmac_channel_15_settings: false
|
||||
dmac_channel_1_settings: false
|
||||
dmac_channel_2_settings: false
|
||||
dmac_channel_3_settings: false
|
||||
dmac_channel_4_settings: false
|
||||
dmac_channel_5_settings: false
|
||||
dmac_channel_6_settings: false
|
||||
dmac_channel_7_settings: false
|
||||
dmac_channel_8_settings: false
|
||||
dmac_channel_9_settings: false
|
||||
dmac_dbgrun: false
|
||||
dmac_dstinc_0: false
|
||||
dmac_dstinc_1: false
|
||||
dmac_dstinc_10: false
|
||||
dmac_dstinc_11: false
|
||||
dmac_dstinc_12: false
|
||||
dmac_dstinc_13: false
|
||||
dmac_dstinc_14: false
|
||||
dmac_dstinc_15: false
|
||||
dmac_dstinc_2: false
|
||||
dmac_dstinc_3: false
|
||||
dmac_dstinc_4: false
|
||||
dmac_dstinc_5: false
|
||||
dmac_dstinc_6: false
|
||||
dmac_dstinc_7: false
|
||||
dmac_dstinc_8: false
|
||||
dmac_dstinc_9: false
|
||||
dmac_enable: false
|
||||
dmac_enable_0: false
|
||||
dmac_enable_1: false
|
||||
dmac_enable_10: false
|
||||
dmac_enable_11: false
|
||||
dmac_enable_12: false
|
||||
dmac_enable_13: false
|
||||
dmac_enable_14: false
|
||||
dmac_enable_15: false
|
||||
dmac_enable_2: false
|
||||
dmac_enable_3: false
|
||||
dmac_enable_4: false
|
||||
dmac_enable_5: false
|
||||
dmac_enable_6: false
|
||||
dmac_enable_7: false
|
||||
dmac_enable_8: false
|
||||
dmac_enable_9: false
|
||||
dmac_evact_0: No action
|
||||
dmac_evact_1: No action
|
||||
dmac_evact_10: No action
|
||||
dmac_evact_11: No action
|
||||
dmac_evact_12: No action
|
||||
dmac_evact_13: No action
|
||||
dmac_evact_14: No action
|
||||
dmac_evact_15: No action
|
||||
dmac_evact_2: No action
|
||||
dmac_evact_3: No action
|
||||
dmac_evact_4: No action
|
||||
dmac_evact_5: No action
|
||||
dmac_evact_6: No action
|
||||
dmac_evact_7: No action
|
||||
dmac_evact_8: No action
|
||||
dmac_evact_9: No action
|
||||
dmac_evie_0: false
|
||||
dmac_evie_1: false
|
||||
dmac_evie_10: false
|
||||
dmac_evie_11: false
|
||||
dmac_evie_12: false
|
||||
dmac_evie_13: false
|
||||
dmac_evie_14: false
|
||||
dmac_evie_15: false
|
||||
dmac_evie_2: false
|
||||
dmac_evie_3: false
|
||||
dmac_evie_4: false
|
||||
dmac_evie_5: false
|
||||
dmac_evie_6: false
|
||||
dmac_evie_7: false
|
||||
dmac_evie_8: false
|
||||
dmac_evie_9: false
|
||||
dmac_evoe_0: false
|
||||
dmac_evoe_1: false
|
||||
dmac_evoe_10: false
|
||||
dmac_evoe_11: false
|
||||
dmac_evoe_12: false
|
||||
dmac_evoe_13: false
|
||||
dmac_evoe_14: false
|
||||
dmac_evoe_15: false
|
||||
dmac_evoe_2: false
|
||||
dmac_evoe_3: false
|
||||
dmac_evoe_4: false
|
||||
dmac_evoe_5: false
|
||||
dmac_evoe_6: false
|
||||
dmac_evoe_7: false
|
||||
dmac_evoe_8: false
|
||||
dmac_evoe_9: false
|
||||
dmac_evosel_0: Event generation disabled
|
||||
dmac_evosel_1: Event generation disabled
|
||||
dmac_evosel_10: Event generation disabled
|
||||
dmac_evosel_11: Event generation disabled
|
||||
dmac_evosel_12: Event generation disabled
|
||||
dmac_evosel_13: Event generation disabled
|
||||
dmac_evosel_14: Event generation disabled
|
||||
dmac_evosel_15: Event generation disabled
|
||||
dmac_evosel_2: Event generation disabled
|
||||
dmac_evosel_3: Event generation disabled
|
||||
dmac_evosel_4: Event generation disabled
|
||||
dmac_evosel_5: Event generation disabled
|
||||
dmac_evosel_6: Event generation disabled
|
||||
dmac_evosel_7: Event generation disabled
|
||||
dmac_evosel_8: Event generation disabled
|
||||
dmac_evosel_9: Event generation disabled
|
||||
dmac_lvl_0: Channel priority 0
|
||||
dmac_lvl_1: Channel priority 0
|
||||
dmac_lvl_10: Channel priority 0
|
||||
dmac_lvl_11: Channel priority 0
|
||||
dmac_lvl_12: Channel priority 0
|
||||
dmac_lvl_13: Channel priority 0
|
||||
dmac_lvl_14: Channel priority 0
|
||||
dmac_lvl_15: Channel priority 0
|
||||
dmac_lvl_2: Channel priority 0
|
||||
dmac_lvl_3: Channel priority 0
|
||||
dmac_lvl_4: Channel priority 0
|
||||
dmac_lvl_5: Channel priority 0
|
||||
dmac_lvl_6: Channel priority 0
|
||||
dmac_lvl_7: Channel priority 0
|
||||
dmac_lvl_8: Channel priority 0
|
||||
dmac_lvl_9: Channel priority 0
|
||||
dmac_lvlen0: false
|
||||
dmac_lvlen1: false
|
||||
dmac_lvlen2: false
|
||||
dmac_lvlen3: false
|
||||
dmac_lvlpri0: 0
|
||||
dmac_lvlpri1: 0
|
||||
dmac_lvlpri2: 0
|
||||
dmac_lvlpri3: 0
|
||||
dmac_rrlvlen0: Static arbitration scheme for channel with priority 0
|
||||
dmac_rrlvlen1: Static arbitration scheme for channel with priority 1
|
||||
dmac_rrlvlen2: Static arbitration scheme for channel with priority 2
|
||||
dmac_rrlvlen3: Static arbitration scheme for channel with priority 3
|
||||
dmac_srcinc_0: false
|
||||
dmac_srcinc_1: false
|
||||
dmac_srcinc_10: false
|
||||
dmac_srcinc_11: false
|
||||
dmac_srcinc_12: false
|
||||
dmac_srcinc_13: false
|
||||
dmac_srcinc_14: false
|
||||
dmac_srcinc_15: false
|
||||
dmac_srcinc_2: false
|
||||
dmac_srcinc_3: false
|
||||
dmac_srcinc_4: false
|
||||
dmac_srcinc_5: false
|
||||
dmac_srcinc_6: false
|
||||
dmac_srcinc_7: false
|
||||
dmac_srcinc_8: false
|
||||
dmac_srcinc_9: false
|
||||
dmac_stepsel_0: Step size settings apply to the destination address
|
||||
dmac_stepsel_1: Step size settings apply to the destination address
|
||||
dmac_stepsel_10: Step size settings apply to the destination address
|
||||
dmac_stepsel_11: Step size settings apply to the destination address
|
||||
dmac_stepsel_12: Step size settings apply to the destination address
|
||||
dmac_stepsel_13: Step size settings apply to the destination address
|
||||
dmac_stepsel_14: Step size settings apply to the destination address
|
||||
dmac_stepsel_15: Step size settings apply to the destination address
|
||||
dmac_stepsel_2: Step size settings apply to the destination address
|
||||
dmac_stepsel_3: Step size settings apply to the destination address
|
||||
dmac_stepsel_4: Step size settings apply to the destination address
|
||||
dmac_stepsel_5: Step size settings apply to the destination address
|
||||
dmac_stepsel_6: Step size settings apply to the destination address
|
||||
dmac_stepsel_7: Step size settings apply to the destination address
|
||||
dmac_stepsel_8: Step size settings apply to the destination address
|
||||
dmac_stepsel_9: Step size settings apply to the destination address
|
||||
dmac_stepsize_0: Next ADDR = ADDR + (BEATSIZE + 1) * 1
|
||||
dmac_stepsize_1: Next ADDR = ADDR + (BEATSIZE + 1) * 1
|
||||
dmac_stepsize_10: Next ADDR = ADDR + (BEATSIZE + 1) * 1
|
||||
dmac_stepsize_11: Next ADDR = ADDR + (BEATSIZE + 1) * 1
|
||||
dmac_stepsize_12: Next ADDR = ADDR + (BEATSIZE + 1) * 1
|
||||
dmac_stepsize_13: Next ADDR = ADDR + (BEATSIZE + 1) * 1
|
||||
dmac_stepsize_14: Next ADDR = ADDR + (BEATSIZE + 1) * 1
|
||||
dmac_stepsize_15: Next ADDR = ADDR + (BEATSIZE + 1) * 1
|
||||
dmac_stepsize_2: Next ADDR = ADDR + (BEATSIZE + 1) * 1
|
||||
dmac_stepsize_3: Next ADDR = ADDR + (BEATSIZE + 1) * 1
|
||||
dmac_stepsize_4: Next ADDR = ADDR + (BEATSIZE + 1) * 1
|
||||
dmac_stepsize_5: Next ADDR = ADDR + (BEATSIZE + 1) * 1
|
||||
dmac_stepsize_6: Next ADDR = ADDR + (BEATSIZE + 1) * 1
|
||||
dmac_stepsize_7: Next ADDR = ADDR + (BEATSIZE + 1) * 1
|
||||
dmac_stepsize_8: Next ADDR = ADDR + (BEATSIZE + 1) * 1
|
||||
dmac_stepsize_9: Next ADDR = ADDR + (BEATSIZE + 1) * 1
|
||||
dmac_trifsrc_0: Only software/event triggers
|
||||
dmac_trifsrc_1: Only software/event triggers
|
||||
dmac_trifsrc_10: Only software/event triggers
|
||||
dmac_trifsrc_11: Only software/event triggers
|
||||
dmac_trifsrc_12: Only software/event triggers
|
||||
dmac_trifsrc_13: Only software/event triggers
|
||||
dmac_trifsrc_14: Only software/event triggers
|
||||
dmac_trifsrc_15: Only software/event triggers
|
||||
dmac_trifsrc_2: Only software/event triggers
|
||||
dmac_trifsrc_3: Only software/event triggers
|
||||
dmac_trifsrc_4: Only software/event triggers
|
||||
dmac_trifsrc_5: Only software/event triggers
|
||||
dmac_trifsrc_6: Only software/event triggers
|
||||
dmac_trifsrc_7: Only software/event triggers
|
||||
dmac_trifsrc_8: Only software/event triggers
|
||||
dmac_trifsrc_9: Only software/event triggers
|
||||
dmac_trigact_0: One trigger required for each block transfer
|
||||
dmac_trigact_1: One trigger required for each block transfer
|
||||
dmac_trigact_10: One trigger required for each block transfer
|
||||
dmac_trigact_11: One trigger required for each block transfer
|
||||
dmac_trigact_12: One trigger required for each block transfer
|
||||
dmac_trigact_13: One trigger required for each block transfer
|
||||
dmac_trigact_14: One trigger required for each block transfer
|
||||
dmac_trigact_15: One trigger required for each block transfer
|
||||
dmac_trigact_2: One trigger required for each block transfer
|
||||
dmac_trigact_3: One trigger required for each block transfer
|
||||
dmac_trigact_4: One trigger required for each block transfer
|
||||
dmac_trigact_5: One trigger required for each block transfer
|
||||
dmac_trigact_6: One trigger required for each block transfer
|
||||
dmac_trigact_7: One trigger required for each block transfer
|
||||
dmac_trigact_8: One trigger required for each block transfer
|
||||
dmac_trigact_9: One trigger required for each block transfer
|
||||
optional_signals: []
|
||||
variant: null
|
||||
clocks:
|
||||
domain_group: null
|
||||
SYSCTRL:
|
||||
user_label: SYSCTRL
|
||||
definition: Atmel:SAMD21_Drivers:0.0.1::SAMD21J18A-AU::SYSCTRL::driver_config_definition::SYSCTRL::HAL:HPL:SYSCTRL
|
||||
functionality: System
|
||||
api: HAL:HPL:SYSCTRL
|
||||
configuration:
|
||||
dfll48m_arch_bplckc: false
|
||||
dfll48m_arch_calibration: false
|
||||
dfll48m_arch_ccdis: false
|
||||
dfll48m_arch_coarse: 31
|
||||
dfll48m_arch_enable: false
|
||||
dfll48m_arch_fine: 512
|
||||
dfll48m_arch_llaw: false
|
||||
dfll48m_arch_ondemand: true
|
||||
dfll48m_arch_qldis: false
|
||||
dfll48m_arch_runstdby: false
|
||||
dfll48m_arch_stable: false
|
||||
dfll48m_arch_usbcrm: false
|
||||
dfll48m_arch_waitlock: false
|
||||
dfll48m_mode: Open Loop Mode
|
||||
dfll48m_mul: 0
|
||||
dfll48m_ref_clock: Generic clock generator 3
|
||||
dfll_arch_cstep: 1
|
||||
dfll_arch_fstep: 1
|
||||
enable_dfll48m: false
|
||||
enable_fdpll96m: false
|
||||
enable_osc32k: false
|
||||
enable_osc8m: true
|
||||
enable_osculp32k: true
|
||||
enable_xosc: false
|
||||
enable_xosc32k: false
|
||||
fdpll96m_arch_enable: false
|
||||
fdpll96m_arch_lbypass: false
|
||||
fdpll96m_arch_ondemand: true
|
||||
fdpll96m_arch_runstdby: false
|
||||
fdpll96m_clock_div: 0
|
||||
fdpll96m_ldr: 1463
|
||||
fdpll96m_ldrfrac: 13
|
||||
fdpll96m_ref_clock: Generic clock generator 3
|
||||
osc32k_arch_calib: 0
|
||||
osc32k_arch_en1k: false
|
||||
osc32k_arch_en32k: false
|
||||
osc32k_arch_enable: false
|
||||
osc32k_arch_ondemand: true
|
||||
osc32k_arch_overwrite_calibration: false
|
||||
osc32k_arch_runstdby: false
|
||||
osc32k_arch_startup: 3 Clock Cycles (92us)
|
||||
osc32k_arch_wrtlock: false
|
||||
osc8m_arch_calib: 0
|
||||
osc8m_arch_enable: true
|
||||
osc8m_arch_ondemand: true
|
||||
osc8m_arch_overwrite_calibration: false
|
||||
osc8m_arch_runstdby: false
|
||||
osc8m_presc: '8'
|
||||
osculp32k_arch_calib: 0
|
||||
osculp32k_arch_overwrite_calibration: false
|
||||
osculp32k_arch_wrtlock: false
|
||||
xosc32k_arch_aampen: false
|
||||
xosc32k_arch_en1k: false
|
||||
xosc32k_arch_en32k: false
|
||||
xosc32k_arch_enable: false
|
||||
xosc32k_arch_ondemand: true
|
||||
xosc32k_arch_runstdby: false
|
||||
xosc32k_arch_startup: 122 us
|
||||
xosc32k_arch_wrtlock: false
|
||||
xosc32k_arch_xtalen: false
|
||||
xosc_arch_ampgc: false
|
||||
xosc_arch_enable: false
|
||||
xosc_arch_gain: 2Mhz
|
||||
xosc_arch_ondemand: true
|
||||
xosc_arch_runstdby: false
|
||||
xosc_arch_startup: 31 us
|
||||
xosc_arch_xtalen: false
|
||||
xosc_frequency: 400000
|
||||
optional_signals: []
|
||||
variant: null
|
||||
clocks:
|
||||
domain_group: null
|
||||
pads:
|
||||
PA04:
|
||||
name: PA04
|
||||
definition: Atmel:SAMD21_Drivers:0.0.1::SAMD21J18A-AU::pad::PA04
|
||||
mode: Peripheral IO
|
||||
user_label: PA04
|
||||
configuration: null
|
||||
PA05:
|
||||
name: PA05
|
||||
definition: Atmel:SAMD21_Drivers:0.0.1::SAMD21J18A-AU::pad::PA05
|
||||
mode: Peripheral IO
|
||||
user_label: PA05
|
||||
configuration: null
|
||||
toolchain_options: []
|
@ -0,0 +1,27 @@
|
||||
/*
|
||||
* Code generated from Atmel Start.
|
||||
*
|
||||
* This file will be overwritten when reconfiguring your Atmel Start project.
|
||||
* Please copy examples or other code you want to keep to a separate file
|
||||
* to avoid losing it when reconfiguring.
|
||||
*/
|
||||
#ifndef ATMEL_START_PINS_H_INCLUDED
|
||||
#define ATMEL_START_PINS_H_INCLUDED
|
||||
|
||||
#include <hal_gpio.h>
|
||||
|
||||
// SAMD21 has 8 pin functions
|
||||
|
||||
#define GPIO_PIN_FUNCTION_A 0
|
||||
#define GPIO_PIN_FUNCTION_B 1
|
||||
#define GPIO_PIN_FUNCTION_C 2
|
||||
#define GPIO_PIN_FUNCTION_D 3
|
||||
#define GPIO_PIN_FUNCTION_E 4
|
||||
#define GPIO_PIN_FUNCTION_F 5
|
||||
#define GPIO_PIN_FUNCTION_G 6
|
||||
#define GPIO_PIN_FUNCTION_H 7
|
||||
|
||||
#define PA04 GPIO(GPIO_PORTA, 4)
|
||||
#define PA05 GPIO(GPIO_PORTA, 5)
|
||||
|
||||
#endif // ATMEL_START_PINS_H_INCLUDED
|
File diff suppressed because it is too large
Load Diff
@ -0,0 +1,618 @@
|
||||
/* Auto-generated config file hpl_gclk_config.h */
|
||||
#ifndef HPL_GCLK_CONFIG_H
|
||||
#define HPL_GCLK_CONFIG_H
|
||||
|
||||
// <<< Use Configuration Wizard in Context Menu >>>
|
||||
|
||||
// <e> Generic clock generator 0 configuration
|
||||
// <i> Indicates whether generic clock 0 configuration is enabled or not
|
||||
// <id> enable_gclk_gen_0
|
||||
#ifndef CONF_GCLK_GENERATOR_0_CONFIG
|
||||
#define CONF_GCLK_GENERATOR_0_CONFIG 1
|
||||
#endif
|
||||
|
||||
// <h> Generic Clock Generator Control
|
||||
// <q> Run in Standby
|
||||
// <i> Indicates whether Run in Standby is enabled or not
|
||||
// <id> gclk_arch_gen_0_RUNSTDBY
|
||||
#ifndef CONF_GCLK_GEN_0_RUNSTDBY
|
||||
#define CONF_GCLK_GEN_0_RUNSTDBY 0
|
||||
#endif
|
||||
|
||||
// <q> Divide Selection
|
||||
// <i> Indicates whether Divide Selection is enabled or not
|
||||
// <id> gclk_gen_0_div_sel
|
||||
#ifndef CONF_GCLK_GEN_0_DIVSEL
|
||||
#define CONF_GCLK_GEN_0_DIVSEL 0
|
||||
#endif
|
||||
|
||||
// <q> Output Enable
|
||||
// <i> Indicates whether Output Enable is enabled or not
|
||||
// <id> gclk_arch_gen_0_oe
|
||||
#ifndef CONF_GCLK_GEN_0_OE
|
||||
#define CONF_GCLK_GEN_0_OE 0
|
||||
#endif
|
||||
|
||||
// <q> Output Off Value
|
||||
// <i> Indicates whether Output Off Value is enabled or not
|
||||
// <id> gclk_arch_gen_0_oov
|
||||
#ifndef CONF_GCLK_GEN_0_OOV
|
||||
#define CONF_GCLK_GEN_0_OOV 0
|
||||
#endif
|
||||
|
||||
// <q> Improve Duty Cycle
|
||||
// <i> Indicates whether Improve Duty Cycle is enabled or not
|
||||
// <id> gclk_arch_gen_0_idc
|
||||
#ifndef CONF_GCLK_GEN_0_IDC
|
||||
#define CONF_GCLK_GEN_0_IDC 0
|
||||
#endif
|
||||
|
||||
// <q> Generic Clock Generator Enable
|
||||
// <i> Indicates whether Generic Clock Generator Enable is enabled or not
|
||||
// <id> gclk_arch_gen_0_enable
|
||||
#ifndef CONF_GCLK_GEN_0_GENEN
|
||||
#define CONF_GCLK_GEN_0_GENEN 1
|
||||
#endif
|
||||
|
||||
// <y> Generic clock generator 0 source
|
||||
// <GCLK_GENCTRL_SRC_XOSC"> External Crystal Oscillator 0.4-32MHz (XOSC)
|
||||
// <GCLK_GENCTRL_SRC_GCLKIN"> Generic clock generator input pad
|
||||
// <GCLK_GENCTRL_SRC_GCLKGEN1"> Generic clock generator 1
|
||||
// <GCLK_GENCTRL_SRC_OSCULP32K"> 32kHz Ultra Low Power Internal Oscillator (OSCULP32K)
|
||||
// <GCLK_GENCTRL_SRC_OSC32K"> 32kHz High Accuracy Internal Oscillator (OSC32K)
|
||||
// <GCLK_GENCTRL_SRC_XOSC32K"> 32kHz External Crystal Oscillator (XOSC32K)
|
||||
// <GCLK_GENCTRL_SRC_OSC8M"> 8MHz Internal Oscillator (OSC8M)
|
||||
// <GCLK_GENCTRL_SRC_DFLL48M"> Digital Frequency Locked Loop (DFLL48M)
|
||||
// <GCLK_GENCTRL_SRC_DPLL96M"> Fractional Digital Phase Locked Loop (FDPLL96M)
|
||||
// <i> This defines the clock source for generic clock generator 0
|
||||
// <id> gclk_gen_0_oscillator
|
||||
#ifndef CONF_GCLK_GEN_0_SRC
|
||||
#define CONF_GCLK_GEN_0_SRC GCLK_GENCTRL_SRC_OSC8M
|
||||
#endif
|
||||
// </h>
|
||||
|
||||
//<h> Generic Clock Generator Division
|
||||
//<o> Generic clock generator 0 division <0x0000-0xFFFF>
|
||||
// <i>
|
||||
// <id> gclk_gen_0_div
|
||||
#ifndef CONF_GCLK_GEN_0_DIV
|
||||
#define CONF_GCLK_GEN_0_DIV 1
|
||||
#endif
|
||||
|
||||
// </h>
|
||||
// </e>// <e> Generic clock generator 1 configuration
|
||||
// <i> Indicates whether generic clock 1 configuration is enabled or not
|
||||
// <id> enable_gclk_gen_1
|
||||
#ifndef CONF_GCLK_GENERATOR_1_CONFIG
|
||||
#define CONF_GCLK_GENERATOR_1_CONFIG 0
|
||||
#endif
|
||||
|
||||
// <h> Generic Clock Generator Control
|
||||
// <q> Run in Standby
|
||||
// <i> Indicates whether Run in Standby is enabled or not
|
||||
// <id> gclk_arch_gen_1_RUNSTDBY
|
||||
#ifndef CONF_GCLK_GEN_1_RUNSTDBY
|
||||
#define CONF_GCLK_GEN_1_RUNSTDBY 0
|
||||
#endif
|
||||
|
||||
// <q> Divide Selection
|
||||
// <i> Indicates whether Divide Selection is enabled or not
|
||||
// <id> gclk_gen_1_div_sel
|
||||
#ifndef CONF_GCLK_GEN_1_DIVSEL
|
||||
#define CONF_GCLK_GEN_1_DIVSEL 0
|
||||
#endif
|
||||
|
||||
// <q> Output Enable
|
||||
// <i> Indicates whether Output Enable is enabled or not
|
||||
// <id> gclk_arch_gen_1_oe
|
||||
#ifndef CONF_GCLK_GEN_1_OE
|
||||
#define CONF_GCLK_GEN_1_OE 0
|
||||
#endif
|
||||
|
||||
// <q> Output Off Value
|
||||
// <i> Indicates whether Output Off Value is enabled or not
|
||||
// <id> gclk_arch_gen_1_oov
|
||||
#ifndef CONF_GCLK_GEN_1_OOV
|
||||
#define CONF_GCLK_GEN_1_OOV 0
|
||||
#endif
|
||||
|
||||
// <q> Improve Duty Cycle
|
||||
// <i> Indicates whether Improve Duty Cycle is enabled or not
|
||||
// <id> gclk_arch_gen_1_idc
|
||||
#ifndef CONF_GCLK_GEN_1_IDC
|
||||
#define CONF_GCLK_GEN_1_IDC 0
|
||||
#endif
|
||||
|
||||
// <q> Generic Clock Generator Enable
|
||||
// <i> Indicates whether Generic Clock Generator Enable is enabled or not
|
||||
// <id> gclk_arch_gen_1_enable
|
||||
#ifndef CONF_GCLK_GEN_1_GENEN
|
||||
#define CONF_GCLK_GEN_1_GENEN 0
|
||||
#endif
|
||||
|
||||
// <y> Generic clock generator 1 source
|
||||
// <GCLK_GENCTRL_SRC_XOSC"> External Crystal Oscillator 0.4-32MHz (XOSC)
|
||||
// <GCLK_GENCTRL_SRC_GCLKIN"> Generic clock generator input pad
|
||||
// <GCLK_GENCTRL_SRC_OSCULP32K"> 32kHz Ultra Low Power Internal Oscillator (OSCULP32K)
|
||||
// <GCLK_GENCTRL_SRC_OSC32K"> 32kHz High Accuracy Internal Oscillator (OSC32K)
|
||||
// <GCLK_GENCTRL_SRC_XOSC32K"> 32kHz External Crystal Oscillator (XOSC32K)
|
||||
// <GCLK_GENCTRL_SRC_OSC8M"> 8MHz Internal Oscillator (OSC8M)
|
||||
// <GCLK_GENCTRL_SRC_DFLL48M"> Digital Frequency Locked Loop (DFLL48M)
|
||||
// <GCLK_GENCTRL_SRC_DPLL96M"> Fractional Digital Phase Locked Loop (FDPLL96M)
|
||||
// <i> This defines the clock source for generic clock generator 1
|
||||
// <id> gclk_gen_1_oscillator
|
||||
#ifndef CONF_GCLK_GEN_1_SRC
|
||||
#define CONF_GCLK_GEN_1_SRC GCLK_GENCTRL_SRC_XOSC
|
||||
#endif
|
||||
// </h>
|
||||
|
||||
//<h> Generic Clock Generator Division
|
||||
//<o> Generic clock generator 1 division <0x0000-0xFFFF>
|
||||
// <i>
|
||||
// <id> gclk_gen_1_div
|
||||
#ifndef CONF_GCLK_GEN_1_DIV
|
||||
#define CONF_GCLK_GEN_1_DIV 1
|
||||
#endif
|
||||
|
||||
// </h>
|
||||
// </e>// <e> Generic clock generator 2 configuration
|
||||
// <i> Indicates whether generic clock 2 configuration is enabled or not
|
||||
// <id> enable_gclk_gen_2
|
||||
#ifndef CONF_GCLK_GENERATOR_2_CONFIG
|
||||
#define CONF_GCLK_GENERATOR_2_CONFIG 0
|
||||
#endif
|
||||
|
||||
// <h> Generic Clock Generator Control
|
||||
// <q> Run in Standby
|
||||
// <i> Indicates whether Run in Standby is enabled or not
|
||||
// <id> gclk_arch_gen_2_RUNSTDBY
|
||||
#ifndef CONF_GCLK_GEN_2_RUNSTDBY
|
||||
#define CONF_GCLK_GEN_2_RUNSTDBY 0
|
||||
#endif
|
||||
|
||||
// <q> Divide Selection
|
||||
// <i> Indicates whether Divide Selection is enabled or not
|
||||
// <id> gclk_gen_2_div_sel
|
||||
#ifndef CONF_GCLK_GEN_2_DIVSEL
|
||||
#define CONF_GCLK_GEN_2_DIVSEL 0
|
||||
#endif
|
||||
|
||||
// <q> Output Enable
|
||||
// <i> Indicates whether Output Enable is enabled or not
|
||||
// <id> gclk_arch_gen_2_oe
|
||||
#ifndef CONF_GCLK_GEN_2_OE
|
||||
#define CONF_GCLK_GEN_2_OE 0
|
||||
#endif
|
||||
|
||||
// <q> Output Off Value
|
||||
// <i> Indicates whether Output Off Value is enabled or not
|
||||
// <id> gclk_arch_gen_2_oov
|
||||
#ifndef CONF_GCLK_GEN_2_OOV
|
||||
#define CONF_GCLK_GEN_2_OOV 0
|
||||
#endif
|
||||
|
||||
// <q> Improve Duty Cycle
|
||||
// <i> Indicates whether Improve Duty Cycle is enabled or not
|
||||
// <id> gclk_arch_gen_2_idc
|
||||
#ifndef CONF_GCLK_GEN_2_IDC
|
||||
#define CONF_GCLK_GEN_2_IDC 0
|
||||
#endif
|
||||
|
||||
// <q> Generic Clock Generator Enable
|
||||
// <i> Indicates whether Generic Clock Generator Enable is enabled or not
|
||||
// <id> gclk_arch_gen_2_enable
|
||||
#ifndef CONF_GCLK_GEN_2_GENEN
|
||||
#define CONF_GCLK_GEN_2_GENEN 0
|
||||
#endif
|
||||
|
||||
// <y> Generic clock generator 2 source
|
||||
// <GCLK_GENCTRL_SRC_XOSC"> External Crystal Oscillator 0.4-32MHz (XOSC)
|
||||
// <GCLK_GENCTRL_SRC_GCLKIN"> Generic clock generator input pad
|
||||
// <GCLK_GENCTRL_SRC_GCLKGEN1"> Generic clock generator 1
|
||||
// <GCLK_GENCTRL_SRC_OSCULP32K"> 32kHz Ultra Low Power Internal Oscillator (OSCULP32K)
|
||||
// <GCLK_GENCTRL_SRC_OSC32K"> 32kHz High Accuracy Internal Oscillator (OSC32K)
|
||||
// <GCLK_GENCTRL_SRC_XOSC32K"> 32kHz External Crystal Oscillator (XOSC32K)
|
||||
// <GCLK_GENCTRL_SRC_OSC8M"> 8MHz Internal Oscillator (OSC8M)
|
||||
// <GCLK_GENCTRL_SRC_DFLL48M"> Digital Frequency Locked Loop (DFLL48M)
|
||||
// <GCLK_GENCTRL_SRC_DPLL96M"> Fractional Digital Phase Locked Loop (FDPLL96M)
|
||||
// <i> This defines the clock source for generic clock generator 2
|
||||
// <id> gclk_gen_2_oscillator
|
||||
#ifndef CONF_GCLK_GEN_2_SRC
|
||||
#define CONF_GCLK_GEN_2_SRC GCLK_GENCTRL_SRC_XOSC
|
||||
#endif
|
||||
// </h>
|
||||
|
||||
//<h> Generic Clock Generator Division
|
||||
//<o> Generic clock generator 2 division <0x0000-0xFFFF>
|
||||
// <i>
|
||||
// <id> gclk_gen_2_div
|
||||
#ifndef CONF_GCLK_GEN_2_DIV
|
||||
#define CONF_GCLK_GEN_2_DIV 1
|
||||
#endif
|
||||
|
||||
// </h>
|
||||
// </e>// <e> Generic clock generator 3 configuration
|
||||
// <i> Indicates whether generic clock 3 configuration is enabled or not
|
||||
// <id> enable_gclk_gen_3
|
||||
#ifndef CONF_GCLK_GENERATOR_3_CONFIG
|
||||
#define CONF_GCLK_GENERATOR_3_CONFIG 0
|
||||
#endif
|
||||
|
||||
// <h> Generic Clock Generator Control
|
||||
// <q> Run in Standby
|
||||
// <i> Indicates whether Run in Standby is enabled or not
|
||||
// <id> gclk_arch_gen_3_RUNSTDBY
|
||||
#ifndef CONF_GCLK_GEN_3_RUNSTDBY
|
||||
#define CONF_GCLK_GEN_3_RUNSTDBY 0
|
||||
#endif
|
||||
|
||||
// <q> Divide Selection
|
||||
// <i> Indicates whether Divide Selection is enabled or not
|
||||
// <id> gclk_gen_3_div_sel
|
||||
#ifndef CONF_GCLK_GEN_3_DIVSEL
|
||||
#define CONF_GCLK_GEN_3_DIVSEL 0
|
||||
#endif
|
||||
|
||||
// <q> Output Enable
|
||||
// <i> Indicates whether Output Enable is enabled or not
|
||||
// <id> gclk_arch_gen_3_oe
|
||||
#ifndef CONF_GCLK_GEN_3_OE
|
||||
#define CONF_GCLK_GEN_3_OE 0
|
||||
#endif
|
||||
|
||||
// <q> Output Off Value
|
||||
// <i> Indicates whether Output Off Value is enabled or not
|
||||
// <id> gclk_arch_gen_3_oov
|
||||
#ifndef CONF_GCLK_GEN_3_OOV
|
||||
#define CONF_GCLK_GEN_3_OOV 0
|
||||
#endif
|
||||
|
||||
// <q> Improve Duty Cycle
|
||||
// <i> Indicates whether Improve Duty Cycle is enabled or not
|
||||
// <id> gclk_arch_gen_3_idc
|
||||
#ifndef CONF_GCLK_GEN_3_IDC
|
||||
#define CONF_GCLK_GEN_3_IDC 0
|
||||
#endif
|
||||
|
||||
// <q> Generic Clock Generator Enable
|
||||
// <i> Indicates whether Generic Clock Generator Enable is enabled or not
|
||||
// <id> gclk_arch_gen_3_enable
|
||||
#ifndef CONF_GCLK_GEN_3_GENEN
|
||||
#define CONF_GCLK_GEN_3_GENEN 0
|
||||
#endif
|
||||
|
||||
// <y> Generic clock generator 3 source
|
||||
// <GCLK_GENCTRL_SRC_XOSC"> External Crystal Oscillator 0.4-32MHz (XOSC)
|
||||
// <GCLK_GENCTRL_SRC_GCLKIN"> Generic clock generator input pad
|
||||
// <GCLK_GENCTRL_SRC_GCLKGEN1"> Generic clock generator 1
|
||||
// <GCLK_GENCTRL_SRC_OSCULP32K"> 32kHz Ultra Low Power Internal Oscillator (OSCULP32K)
|
||||
// <GCLK_GENCTRL_SRC_OSC32K"> 32kHz High Accuracy Internal Oscillator (OSC32K)
|
||||
// <GCLK_GENCTRL_SRC_XOSC32K"> 32kHz External Crystal Oscillator (XOSC32K)
|
||||
// <GCLK_GENCTRL_SRC_OSC8M"> 8MHz Internal Oscillator (OSC8M)
|
||||
// <GCLK_GENCTRL_SRC_DFLL48M"> Digital Frequency Locked Loop (DFLL48M)
|
||||
// <GCLK_GENCTRL_SRC_DPLL96M"> Fractional Digital Phase Locked Loop (FDPLL96M)
|
||||
// <i> This defines the clock source for generic clock generator 3
|
||||
// <id> gclk_gen_3_oscillator
|
||||
#ifndef CONF_GCLK_GEN_3_SRC
|
||||
#define CONF_GCLK_GEN_3_SRC GCLK_GENCTRL_SRC_XOSC
|
||||
#endif
|
||||
// </h>
|
||||
|
||||
//<h> Generic Clock Generator Division
|
||||
//<o> Generic clock generator 3 division <0x0000-0xFFFF>
|
||||
// <i>
|
||||
// <id> gclk_gen_3_div
|
||||
#ifndef CONF_GCLK_GEN_3_DIV
|
||||
#define CONF_GCLK_GEN_3_DIV 1
|
||||
#endif
|
||||
|
||||
// </h>
|
||||
// </e>// <e> Generic clock generator 4 configuration
|
||||
// <i> Indicates whether generic clock 4 configuration is enabled or not
|
||||
// <id> enable_gclk_gen_4
|
||||
#ifndef CONF_GCLK_GENERATOR_4_CONFIG
|
||||
#define CONF_GCLK_GENERATOR_4_CONFIG 0
|
||||
#endif
|
||||
|
||||
// <h> Generic Clock Generator Control
|
||||
// <q> Run in Standby
|
||||
// <i> Indicates whether Run in Standby is enabled or not
|
||||
// <id> gclk_arch_gen_4_RUNSTDBY
|
||||
#ifndef CONF_GCLK_GEN_4_RUNSTDBY
|
||||
#define CONF_GCLK_GEN_4_RUNSTDBY 0
|
||||
#endif
|
||||
|
||||
// <q> Divide Selection
|
||||
// <i> Indicates whether Divide Selection is enabled or not
|
||||
// <id> gclk_gen_4_div_sel
|
||||
#ifndef CONF_GCLK_GEN_4_DIVSEL
|
||||
#define CONF_GCLK_GEN_4_DIVSEL 0
|
||||
#endif
|
||||
|
||||
// <q> Output Enable
|
||||
// <i> Indicates whether Output Enable is enabled or not
|
||||
// <id> gclk_arch_gen_4_oe
|
||||
#ifndef CONF_GCLK_GEN_4_OE
|
||||
#define CONF_GCLK_GEN_4_OE 0
|
||||
#endif
|
||||
|
||||
// <q> Output Off Value
|
||||
// <i> Indicates whether Output Off Value is enabled or not
|
||||
// <id> gclk_arch_gen_4_oov
|
||||
#ifndef CONF_GCLK_GEN_4_OOV
|
||||
#define CONF_GCLK_GEN_4_OOV 0
|
||||
#endif
|
||||
|
||||
// <q> Improve Duty Cycle
|
||||
// <i> Indicates whether Improve Duty Cycle is enabled or not
|
||||
// <id> gclk_arch_gen_4_idc
|
||||
#ifndef CONF_GCLK_GEN_4_IDC
|
||||
#define CONF_GCLK_GEN_4_IDC 0
|
||||
#endif
|
||||
|
||||
// <q> Generic Clock Generator Enable
|
||||
// <i> Indicates whether Generic Clock Generator Enable is enabled or not
|
||||
// <id> gclk_arch_gen_4_enable
|
||||
#ifndef CONF_GCLK_GEN_4_GENEN
|
||||
#define CONF_GCLK_GEN_4_GENEN 0
|
||||
#endif
|
||||
|
||||
// <y> Generic clock generator 4 source
|
||||
// <GCLK_GENCTRL_SRC_XOSC"> External Crystal Oscillator 0.4-32MHz (XOSC)
|
||||
// <GCLK_GENCTRL_SRC_GCLKIN"> Generic clock generator input pad
|
||||
// <GCLK_GENCTRL_SRC_GCLKGEN1"> Generic clock generator 1
|
||||
// <GCLK_GENCTRL_SRC_OSCULP32K"> 32kHz Ultra Low Power Internal Oscillator (OSCULP32K)
|
||||
// <GCLK_GENCTRL_SRC_OSC32K"> 32kHz High Accuracy Internal Oscillator (OSC32K)
|
||||
// <GCLK_GENCTRL_SRC_XOSC32K"> 32kHz External Crystal Oscillator (XOSC32K)
|
||||
// <GCLK_GENCTRL_SRC_OSC8M"> 8MHz Internal Oscillator (OSC8M)
|
||||
// <GCLK_GENCTRL_SRC_DFLL48M"> Digital Frequency Locked Loop (DFLL48M)
|
||||
// <GCLK_GENCTRL_SRC_DPLL96M"> Fractional Digital Phase Locked Loop (FDPLL96M)
|
||||
// <i> This defines the clock source for generic clock generator 4
|
||||
// <id> gclk_gen_4_oscillator
|
||||
#ifndef CONF_GCLK_GEN_4_SRC
|
||||
#define CONF_GCLK_GEN_4_SRC GCLK_GENCTRL_SRC_XOSC
|
||||
#endif
|
||||
// </h>
|
||||
|
||||
//<h> Generic Clock Generator Division
|
||||
//<o> Generic clock generator 4 division <0x0000-0xFFFF>
|
||||
// <i>
|
||||
// <id> gclk_gen_4_div
|
||||
#ifndef CONF_GCLK_GEN_4_DIV
|
||||
#define CONF_GCLK_GEN_4_DIV 1
|
||||
#endif
|
||||
|
||||
// </h>
|
||||
// </e>// <e> Generic clock generator 5 configuration
|
||||
// <i> Indicates whether generic clock 5 configuration is enabled or not
|
||||
// <id> enable_gclk_gen_5
|
||||
#ifndef CONF_GCLK_GENERATOR_5_CONFIG
|
||||
#define CONF_GCLK_GENERATOR_5_CONFIG 0
|
||||
#endif
|
||||
|
||||
// <h> Generic Clock Generator Control
|
||||
// <q> Run in Standby
|
||||
// <i> Indicates whether Run in Standby is enabled or not
|
||||
// <id> gclk_arch_gen_5_RUNSTDBY
|
||||
#ifndef CONF_GCLK_GEN_5_RUNSTDBY
|
||||
#define CONF_GCLK_GEN_5_RUNSTDBY 0
|
||||
#endif
|
||||
|
||||
// <q> Divide Selection
|
||||
// <i> Indicates whether Divide Selection is enabled or not
|
||||
// <id> gclk_gen_5_div_sel
|
||||
#ifndef CONF_GCLK_GEN_5_DIVSEL
|
||||
#define CONF_GCLK_GEN_5_DIVSEL 0
|
||||
#endif
|
||||
|
||||
// <q> Output Enable
|
||||
// <i> Indicates whether Output Enable is enabled or not
|
||||
// <id> gclk_arch_gen_5_oe
|
||||
#ifndef CONF_GCLK_GEN_5_OE
|
||||
#define CONF_GCLK_GEN_5_OE 0
|
||||
#endif
|
||||
|
||||
// <q> Output Off Value
|
||||
// <i> Indicates whether Output Off Value is enabled or not
|
||||
// <id> gclk_arch_gen_5_oov
|
||||
#ifndef CONF_GCLK_GEN_5_OOV
|
||||
#define CONF_GCLK_GEN_5_OOV 0
|
||||
#endif
|
||||
|
||||
// <q> Improve Duty Cycle
|
||||
// <i> Indicates whether Improve Duty Cycle is enabled or not
|
||||
// <id> gclk_arch_gen_5_idc
|
||||
#ifndef CONF_GCLK_GEN_5_IDC
|
||||
#define CONF_GCLK_GEN_5_IDC 0
|
||||
#endif
|
||||
|
||||
// <q> Generic Clock Generator Enable
|
||||
// <i> Indicates whether Generic Clock Generator Enable is enabled or not
|
||||
// <id> gclk_arch_gen_5_enable
|
||||
#ifndef CONF_GCLK_GEN_5_GENEN
|
||||
#define CONF_GCLK_GEN_5_GENEN 0
|
||||
#endif
|
||||
|
||||
// <y> Generic clock generator 5 source
|
||||
// <GCLK_GENCTRL_SRC_XOSC"> External Crystal Oscillator 0.4-32MHz (XOSC)
|
||||
// <GCLK_GENCTRL_SRC_GCLKIN"> Generic clock generator input pad
|
||||
// <GCLK_GENCTRL_SRC_GCLKGEN1"> Generic clock generator 1
|
||||
// <GCLK_GENCTRL_SRC_OSCULP32K"> 32kHz Ultra Low Power Internal Oscillator (OSCULP32K)
|
||||
// <GCLK_GENCTRL_SRC_OSC32K"> 32kHz High Accuracy Internal Oscillator (OSC32K)
|
||||
// <GCLK_GENCTRL_SRC_XOSC32K"> 32kHz External Crystal Oscillator (XOSC32K)
|
||||
// <GCLK_GENCTRL_SRC_OSC8M"> 8MHz Internal Oscillator (OSC8M)
|
||||
// <GCLK_GENCTRL_SRC_DFLL48M"> Digital Frequency Locked Loop (DFLL48M)
|
||||
// <GCLK_GENCTRL_SRC_DPLL96M"> Fractional Digital Phase Locked Loop (FDPLL96M)
|
||||
// <i> This defines the clock source for generic clock generator 5
|
||||
// <id> gclk_gen_5_oscillator
|
||||
#ifndef CONF_GCLK_GEN_5_SRC
|
||||
#define CONF_GCLK_GEN_5_SRC GCLK_GENCTRL_SRC_XOSC
|
||||
#endif
|
||||
// </h>
|
||||
|
||||
//<h> Generic Clock Generator Division
|
||||
//<o> Generic clock generator 5 division <0x0000-0xFFFF>
|
||||
// <i>
|
||||
// <id> gclk_gen_5_div
|
||||
#ifndef CONF_GCLK_GEN_5_DIV
|
||||
#define CONF_GCLK_GEN_5_DIV 1
|
||||
#endif
|
||||
|
||||
// </h>
|
||||
// </e>// <e> Generic clock generator 6 configuration
|
||||
// <i> Indicates whether generic clock 6 configuration is enabled or not
|
||||
// <id> enable_gclk_gen_6
|
||||
#ifndef CONF_GCLK_GENERATOR_6_CONFIG
|
||||
#define CONF_GCLK_GENERATOR_6_CONFIG 0
|
||||
#endif
|
||||
|
||||
// <h> Generic Clock Generator Control
|
||||
// <q> Run in Standby
|
||||
// <i> Indicates whether Run in Standby is enabled or not
|
||||
// <id> gclk_arch_gen_6_RUNSTDBY
|
||||
#ifndef CONF_GCLK_GEN_6_RUNSTDBY
|
||||
#define CONF_GCLK_GEN_6_RUNSTDBY 0
|
||||
#endif
|
||||
|
||||
// <q> Divide Selection
|
||||
// <i> Indicates whether Divide Selection is enabled or not
|
||||
// <id> gclk_gen_6_div_sel
|
||||
#ifndef CONF_GCLK_GEN_6_DIVSEL
|
||||
#define CONF_GCLK_GEN_6_DIVSEL 0
|
||||
#endif
|
||||
|
||||
// <q> Output Enable
|
||||
// <i> Indicates whether Output Enable is enabled or not
|
||||
// <id> gclk_arch_gen_6_oe
|
||||
#ifndef CONF_GCLK_GEN_6_OE
|
||||
#define CONF_GCLK_GEN_6_OE 0
|
||||
#endif
|
||||
|
||||
// <q> Output Off Value
|
||||
// <i> Indicates whether Output Off Value is enabled or not
|
||||
// <id> gclk_arch_gen_6_oov
|
||||
#ifndef CONF_GCLK_GEN_6_OOV
|
||||
#define CONF_GCLK_GEN_6_OOV 0
|
||||
#endif
|
||||
|
||||
// <q> Improve Duty Cycle
|
||||
// <i> Indicates whether Improve Duty Cycle is enabled or not
|
||||
// <id> gclk_arch_gen_6_idc
|
||||
#ifndef CONF_GCLK_GEN_6_IDC
|
||||
#define CONF_GCLK_GEN_6_IDC 0
|
||||
#endif
|
||||
|
||||
// <q> Generic Clock Generator Enable
|
||||
// <i> Indicates whether Generic Clock Generator Enable is enabled or not
|
||||
// <id> gclk_arch_gen_6_enable
|
||||
#ifndef CONF_GCLK_GEN_6_GENEN
|
||||
#define CONF_GCLK_GEN_6_GENEN 0
|
||||
#endif
|
||||
|
||||
// <y> Generic clock generator 6 source
|
||||
// <GCLK_GENCTRL_SRC_XOSC"> External Crystal Oscillator 0.4-32MHz (XOSC)
|
||||
// <GCLK_GENCTRL_SRC_GCLKIN"> Generic clock generator input pad
|
||||
// <GCLK_GENCTRL_SRC_GCLKGEN1"> Generic clock generator 1
|
||||
// <GCLK_GENCTRL_SRC_OSCULP32K"> 32kHz Ultra Low Power Internal Oscillator (OSCULP32K)
|
||||
// <GCLK_GENCTRL_SRC_OSC32K"> 32kHz High Accuracy Internal Oscillator (OSC32K)
|
||||
// <GCLK_GENCTRL_SRC_XOSC32K"> 32kHz External Crystal Oscillator (XOSC32K)
|
||||
// <GCLK_GENCTRL_SRC_OSC8M"> 8MHz Internal Oscillator (OSC8M)
|
||||
// <GCLK_GENCTRL_SRC_DFLL48M"> Digital Frequency Locked Loop (DFLL48M)
|
||||
// <GCLK_GENCTRL_SRC_DPLL96M"> Fractional Digital Phase Locked Loop (FDPLL96M)
|
||||
// <i> This defines the clock source for generic clock generator 6
|
||||
// <id> gclk_gen_6_oscillator
|
||||
#ifndef CONF_GCLK_GEN_6_SRC
|
||||
#define CONF_GCLK_GEN_6_SRC GCLK_GENCTRL_SRC_XOSC
|
||||
#endif
|
||||
// </h>
|
||||
|
||||
//<h> Generic Clock Generator Division
|
||||
//<o> Generic clock generator 6 division <0x0000-0xFFFF>
|
||||
// <i>
|
||||
// <id> gclk_gen_6_div
|
||||
#ifndef CONF_GCLK_GEN_6_DIV
|
||||
#define CONF_GCLK_GEN_6_DIV 1
|
||||
#endif
|
||||
|
||||
// </h>
|
||||
// </e>// <e> Generic clock generator 7 configuration
|
||||
// <i> Indicates whether generic clock 7 configuration is enabled or not
|
||||
// <id> enable_gclk_gen_7
|
||||
#ifndef CONF_GCLK_GENERATOR_7_CONFIG
|
||||
#define CONF_GCLK_GENERATOR_7_CONFIG 0
|
||||
#endif
|
||||
|
||||
// <h> Generic Clock Generator Control
|
||||
// <q> Run in Standby
|
||||
// <i> Indicates whether Run in Standby is enabled or not
|
||||
// <id> gclk_arch_gen_7_RUNSTDBY
|
||||
#ifndef CONF_GCLK_GEN_7_RUNSTDBY
|
||||
#define CONF_GCLK_GEN_7_RUNSTDBY 0
|
||||
#endif
|
||||
|
||||
// <q> Divide Selection
|
||||
// <i> Indicates whether Divide Selection is enabled or not
|
||||
// <id> gclk_gen_7_div_sel
|
||||
#ifndef CONF_GCLK_GEN_7_DIVSEL
|
||||
#define CONF_GCLK_GEN_7_DIVSEL 0
|
||||
#endif
|
||||
|
||||
// <q> Output Enable
|
||||
// <i> Indicates whether Output Enable is enabled or not
|
||||
// <id> gclk_arch_gen_7_oe
|
||||
#ifndef CONF_GCLK_GEN_7_OE
|
||||
#define CONF_GCLK_GEN_7_OE 0
|
||||
#endif
|
||||
|
||||
// <q> Output Off Value
|
||||
// <i> Indicates whether Output Off Value is enabled or not
|
||||
// <id> gclk_arch_gen_7_oov
|
||||
#ifndef CONF_GCLK_GEN_7_OOV
|
||||
#define CONF_GCLK_GEN_7_OOV 0
|
||||
#endif
|
||||
|
||||
// <q> Improve Duty Cycle
|
||||
// <i> Indicates whether Improve Duty Cycle is enabled or not
|
||||
// <id> gclk_arch_gen_7_idc
|
||||
#ifndef CONF_GCLK_GEN_7_IDC
|
||||
#define CONF_GCLK_GEN_7_IDC 0
|
||||
#endif
|
||||
|
||||
// <q> Generic Clock Generator Enable
|
||||
// <i> Indicates whether Generic Clock Generator Enable is enabled or not
|
||||
// <id> gclk_arch_gen_7_enable
|
||||
#ifndef CONF_GCLK_GEN_7_GENEN
|
||||
#define CONF_GCLK_GEN_7_GENEN 0
|
||||
#endif
|
||||
|
||||
// <y> Generic clock generator 7 source
|
||||
// <GCLK_GENCTRL_SRC_XOSC"> External Crystal Oscillator 0.4-32MHz (XOSC)
|
||||
// <GCLK_GENCTRL_SRC_GCLKIN"> Generic clock generator input pad
|
||||
// <GCLK_GENCTRL_SRC_GCLKGEN1"> Generic clock generator 1
|
||||
// <GCLK_GENCTRL_SRC_OSCULP32K"> 32kHz Ultra Low Power Internal Oscillator (OSCULP32K)
|
||||
// <GCLK_GENCTRL_SRC_OSC32K"> 32kHz High Accuracy Internal Oscillator (OSC32K)
|
||||
// <GCLK_GENCTRL_SRC_XOSC32K"> 32kHz External Crystal Oscillator (XOSC32K)
|
||||
// <GCLK_GENCTRL_SRC_OSC8M"> 8MHz Internal Oscillator (OSC8M)
|
||||
// <GCLK_GENCTRL_SRC_DFLL48M"> Digital Frequency Locked Loop (DFLL48M)
|
||||
// <GCLK_GENCTRL_SRC_DPLL96M"> Fractional Digital Phase Locked Loop (FDPLL96M)
|
||||
// <i> This defines the clock source for generic clock generator 7
|
||||
// <id> gclk_gen_7_oscillator
|
||||
#ifndef CONF_GCLK_GEN_7_SRC
|
||||
#define CONF_GCLK_GEN_7_SRC GCLK_GENCTRL_SRC_XOSC
|
||||
#endif
|
||||
// </h>
|
||||
|
||||
//<h> Generic Clock Generator Division
|
||||
//<o> Generic clock generator 7 division <0x0000-0xFFFF>
|
||||
// <i>
|
||||
// <id> gclk_gen_7_div
|
||||
#ifndef CONF_GCLK_GEN_7_DIV
|
||||
#define CONF_GCLK_GEN_7_DIV 1
|
||||
#endif
|
||||
|
||||
// </h>
|
||||
// </e>
|
||||
|
||||
// <<< end of configuration section >>>
|
||||
|
||||
#endif // HPL_GCLK_CONFIG_H
|
@ -0,0 +1,134 @@
|
||||
/* Auto-generated config file hpl_pm_config.h */
|
||||
#ifndef HPL_PM_CONFIG_H
|
||||
#define HPL_PM_CONFIG_H
|
||||
|
||||
// <<< Use Configuration Wizard in Context Menu >>>
|
||||
|
||||
#include <peripheral_clk_config.h>
|
||||
|
||||
// <e> System Configuration
|
||||
// <i> Indicates whether configuration for system is enabled or not
|
||||
// <id> enable_cpu_clock
|
||||
#ifndef CONF_SYSTEM_CONFIG
|
||||
#define CONF_SYSTEM_CONFIG 1
|
||||
#endif
|
||||
|
||||
// <h> CPU Clock Settings
|
||||
// <y> CPU Clock source
|
||||
// <GCLK_CLKCTRL_GEN_GCLK0_Val"> Generic clock generator 0
|
||||
// <i> This defines the clock source for the CPU
|
||||
// <id> cpu_clock_source
|
||||
#ifndef CONF_CPU_SRC
|
||||
#define CONF_CPU_SRC GCLK_CLKCTRL_GEN_GCLK0_Val
|
||||
#endif
|
||||
|
||||
// <y> CPU clock Prescalar
|
||||
// <PM_CPUSEL_CPUDIV_DIV1_Val"> 1
|
||||
// <PM_CPUSEL_CPUDIV_DIV2_Val"> 2
|
||||
// <PM_CPUSEL_CPUDIV_DIV4_Val"> 4
|
||||
// <PM_CPUSEL_CPUDIV_DIV8_Val"> 8
|
||||
// <PM_CPUSEL_CPUDIV_DIV16_Val"> 16
|
||||
// <PM_CPUSEL_CPUDIV_DIV32_Val"> 32
|
||||
// <PM_CPUSEL_CPUDIV_DIV64_Val"> 64
|
||||
// <PM_CPUSEL_CPUDIV_DIV128_Val"> 128
|
||||
// <i> Prescalar for Main CPU clock
|
||||
// <id> cpu_div
|
||||
#ifndef CONF_CPU_DIV
|
||||
#define CONF_CPU_DIV PM_CPUSEL_CPUDIV_DIV1_Val
|
||||
#endif
|
||||
// </h>
|
||||
|
||||
// <h> NVM Settings
|
||||
// <o> NVM Wait States
|
||||
// <i> These bits select the number of wait states for a read operation.
|
||||
// <0=> 0
|
||||
// <1=> 1
|
||||
// <2=> 2
|
||||
// <3=> 3
|
||||
// <4=> 4
|
||||
// <5=> 5
|
||||
// <6=> 6
|
||||
// <7=> 7
|
||||
// <8=> 8
|
||||
// <9=> 9
|
||||
// <10=> 10
|
||||
// <11=> 11
|
||||
// <12=> 12
|
||||
// <13=> 13
|
||||
// <14=> 14
|
||||
// <15=> 15
|
||||
// <id> nvm_wait_states
|
||||
#ifndef CONF_NVM_WAIT_STATE
|
||||
#define CONF_NVM_WAIT_STATE 0
|
||||
#endif
|
||||
|
||||
// </h>
|
||||
|
||||
// <h> APBA Clock Select
|
||||
// <y> APBA clock prescalar
|
||||
// <PM_APBASEL_APBADIV_DIV1"> 1
|
||||
// <PM_APBASEL_APBADIV_DIV2"> 2
|
||||
// <PM_APBASEL_APBADIV_DIV4"> 4
|
||||
// <PM_APBASEL_APBADIV_DIV8"> 8
|
||||
// <PM_APBASEL_APBADIV_DIV16"> 16
|
||||
// <PM_APBASEL_APBADIV_DIV32"> 32
|
||||
// <PM_APBASEL_APBADIV_DIV64"> 64
|
||||
// <PM_APBASEL_APBADIV_DIV128"> 128
|
||||
// <i> APBA clock prescalar
|
||||
// <id> apba_div
|
||||
#ifndef CONF_APBA_DIV
|
||||
#define CONF_APBA_DIV PM_APBASEL_APBADIV_DIV1
|
||||
#endif
|
||||
// </h>
|
||||
|
||||
#if CONF_APBA_DIV < CONF_CPU_DIV
|
||||
#warning APBA DIV cannot less than CPU DIV
|
||||
#endif
|
||||
|
||||
// <h> APBB Clock Select
|
||||
// <y> APBB clock prescalar
|
||||
// <PM_APBBSEL_APBBDIV_DIV1"> 1
|
||||
// <PM_APBBSEL_APBBDIV_DIV2"> 2
|
||||
// <PM_APBBSEL_APBBDIV_DIV4"> 4
|
||||
// <PM_APBBSEL_APBBDIV_DIV8"> 8
|
||||
// <PM_APBBSEL_APBBDIV_DIV16"> 16
|
||||
// <PM_APBBSEL_APBBDIV_DIV32"> 32
|
||||
// <PM_APBBSEL_APBBDIV_DIV64"> 64
|
||||
// <PM_APBBSEL_APBBDIV_DIV128"> 128
|
||||
// <i> APBB clock prescalar
|
||||
// <id> apbb_div
|
||||
#ifndef CONF_APBB_DIV
|
||||
#define CONF_APBB_DIV PM_APBBSEL_APBBDIV_DIV1
|
||||
#endif
|
||||
// </h>
|
||||
|
||||
#if CONF_APBB_DIV < CONF_CPU_DIV
|
||||
#warning APBB DIV cannot less than CPU DIV
|
||||
#endif
|
||||
|
||||
// <h> APBC Clock Select
|
||||
// <y> APBC clock prescalar
|
||||
// <PM_APBCSEL_APBCDIV_DIV1"> 1
|
||||
// <PM_APBCSEL_APBCDIV_DIV2"> 2
|
||||
// <PM_APBCSEL_APBCDIV_DIV4"> 4
|
||||
// <PM_APBCSEL_APBCDIV_DIV8"> 8
|
||||
// <PM_APBCSEL_APBCDIV_DIV16"> 16
|
||||
// <PM_APBCSEL_APBCDIV_DIV32"> 32
|
||||
// <PM_APBCSEL_APBCDIV_DIV64"> 64
|
||||
// <PM_APBCSEL_APBCDIV_DIV128"> 128
|
||||
// <i> APBC clock prescalar
|
||||
// <id> apbc_div
|
||||
#ifndef CONF_APBC_DIV
|
||||
#define CONF_APBC_DIV PM_APBCSEL_APBCDIV_DIV1
|
||||
#endif
|
||||
// </h>
|
||||
|
||||
#if CONF_APBC_DIV < CONF_CPU_DIV
|
||||
#warning APBC DIV cannot less than CPU DIV
|
||||
#endif
|
||||
|
||||
// </e>
|
||||
|
||||
// <<< end of configuration section >>>
|
||||
|
||||
#endif // HPL_PM_CONFIG_H
|
@ -0,0 +1,259 @@
|
||||
/* Auto-generated config file hpl_sercom_config.h */
|
||||
#ifndef HPL_SERCOM_CONFIG_H
|
||||
#define HPL_SERCOM_CONFIG_H
|
||||
|
||||
// <<< Use Configuration Wizard in Context Menu >>>
|
||||
|
||||
#include <peripheral_clk_config.h>
|
||||
|
||||
#ifndef CONF_SERCOM_0_USART_ENABLE
|
||||
#define CONF_SERCOM_0_USART_ENABLE 1
|
||||
#endif
|
||||
|
||||
// <h> Basic Configuration
|
||||
|
||||
// <q> Receive buffer enable
|
||||
// <i> Enable input buffer in SERCOM module
|
||||
// <id> usart_rx_enable
|
||||
#ifndef CONF_SERCOM_0_USART_RXEN
|
||||
#define CONF_SERCOM_0_USART_RXEN 1
|
||||
#endif
|
||||
|
||||
// <q> Transmitt buffer enable
|
||||
// <i> Enable output buffer in SERCOM module
|
||||
// <id> usart_tx_enable
|
||||
#ifndef CONF_SERCOM_0_USART_TXEN
|
||||
#define CONF_SERCOM_0_USART_TXEN 1
|
||||
#endif
|
||||
|
||||
// <o> Frame parity
|
||||
// <0x0=>No parity
|
||||
// <0x1=>Even parity
|
||||
// <0x2=>Odd parity
|
||||
// <i> Parity bit mode for USART frame
|
||||
// <id> usart_parity
|
||||
#ifndef CONF_SERCOM_0_USART_PARITY
|
||||
#define CONF_SERCOM_0_USART_PARITY 0x0
|
||||
#endif
|
||||
|
||||
// <o> Character Size
|
||||
// <0x0=>8 bits
|
||||
// <0x1=>9 bits
|
||||
// <0x5=>5 bits
|
||||
// <0x6=>6 bits
|
||||
// <0x7=>7 bits
|
||||
// <i> Data character size in USART frame
|
||||
// <id> usart_character_size
|
||||
#ifndef CONF_SERCOM_0_USART_CHSIZE
|
||||
#define CONF_SERCOM_0_USART_CHSIZE 0x0
|
||||
#endif
|
||||
|
||||
// <o> Stop Bit
|
||||
// <0=>One stop bit
|
||||
// <1=>Two stop bits
|
||||
// <i> Number of stop bits in USART frame
|
||||
// <id> usart_stop_bit
|
||||
#ifndef CONF_SERCOM_0_USART_SBMODE
|
||||
#define CONF_SERCOM_0_USART_SBMODE 0
|
||||
#endif
|
||||
|
||||
// <o> Baud rate <1-3000000>
|
||||
// <i> USART baud rate setting
|
||||
// <id> usart_baud_rate
|
||||
#ifndef CONF_SERCOM_0_USART_BAUD
|
||||
#define CONF_SERCOM_0_USART_BAUD 9600
|
||||
#endif
|
||||
|
||||
// </h>
|
||||
|
||||
// <e> Advanced configuration
|
||||
// <id> usart_advanced
|
||||
#ifndef CONF_SERCOM_0_USART_ADVANCED_CONFIG
|
||||
#define CONF_SERCOM_0_USART_ADVANCED_CONFIG 0
|
||||
#endif
|
||||
|
||||
// <q> Run in stand-by
|
||||
// <i> Keep the module running in standby sleep mode
|
||||
// <id> usart_arch_runstdby
|
||||
#ifndef CONF_SERCOM_0_USART_RUNSTDBY
|
||||
#define CONF_SERCOM_0_USART_RUNSTDBY 0
|
||||
#endif
|
||||
|
||||
// <q> Immediate Buffer Overflow Notification
|
||||
// <i> Controls when the BUFOVF status bit is asserted
|
||||
// <id> usart_arch_ibon
|
||||
#ifndef CONF_SERCOM_0_USART_IBON
|
||||
#define CONF_SERCOM_0_USART_IBON 0
|
||||
#endif
|
||||
|
||||
// <q> Start of Frame Detection Enable
|
||||
// <i> Will wake the device from any sleep mode if usart_init and usart_enable was run priort to going to sleep. (receive buffer must be enabled)
|
||||
// <id> usart_arch_sfde
|
||||
#ifndef CONF_SERCOM_0_USART_SFDE
|
||||
#define CONF_SERCOM_0_USART_SFDE 0
|
||||
#endif
|
||||
|
||||
// <q> Collision Detection Enable
|
||||
// <i> Collision detection enable
|
||||
// <id> usart_arch_cloden
|
||||
#ifndef CONF_SERCOM_0_USART_CLODEN
|
||||
#define CONF_SERCOM_0_USART_CLODEN 0
|
||||
#endif
|
||||
|
||||
// <o> Operating Mode
|
||||
// <0x0=>USART with external clock
|
||||
// <0x1=>USART with internal clock
|
||||
// <i> Drive the shift register by an internal clock generated by the baud rate generator or an external clock supplied on the XCK pin.
|
||||
// <id> usart_arch_clock_mode
|
||||
#ifndef CONF_SERCOM_0_USART_MODE
|
||||
#define CONF_SERCOM_0_USART_MODE 0x1
|
||||
#endif
|
||||
|
||||
// <o> Sample Rate
|
||||
// <0x0=>16x arithmetic
|
||||
// <0x1=>16x fractional
|
||||
// <0x2=>8x arithmetic
|
||||
// <0x3=>8x fractional
|
||||
// <0x4=>3x arithmetic
|
||||
// <i> How many over-sampling bits used when sampling data state
|
||||
// <id> usart_arch_sampr
|
||||
#ifndef CONF_SERCOM_0_USART_SAMPR
|
||||
#define CONF_SERCOM_0_USART_SAMPR 0x0
|
||||
#endif
|
||||
|
||||
// <o> Sample Adjustment
|
||||
// <0x0=>7-8-9 (3-4-5 8-bit over-sampling)
|
||||
// <0x1=>9-10-11 (4-5-6 8-bit over-sampling)
|
||||
// <0x2=>11-12-13 (5-6-7 8-bit over-sampling)
|
||||
// <0x3=>13-14-15 (6-7-8 8-bit over-sampling)
|
||||
// <i> Adjust which samples to use for data sampling in asynchronous mode
|
||||
// <id> usart_arch_sampa
|
||||
#ifndef CONF_SERCOM_0_USART_SAMPA
|
||||
#define CONF_SERCOM_0_USART_SAMPA 0x0
|
||||
#endif
|
||||
|
||||
// <o> Fractional Part <0-7>
|
||||
// <i> Fractional part of the baud rate if baud rate generator is in fractional mode
|
||||
// <id> usart_arch_fractional
|
||||
#ifndef CONF_SERCOM_0_USART_FRACTIONAL
|
||||
#define CONF_SERCOM_0_USART_FRACTIONAL 0x0
|
||||
#endif
|
||||
|
||||
// <o> Data Order
|
||||
// <0=>MSB is transmitted first
|
||||
// <1=>LSB is transmitted first
|
||||
// <i> Data order of the data bits in the frame
|
||||
// <id> usart_arch_dord
|
||||
#ifndef CONF_SERCOM_0_USART_DORD
|
||||
#define CONF_SERCOM_0_USART_DORD 1
|
||||
#endif
|
||||
|
||||
// Does not do anything in UART mode
|
||||
#define CONF_SERCOM_0_USART_CPOL 0
|
||||
|
||||
// <o> Encoding Format
|
||||
// <0=>No encoding
|
||||
// <1=>IrDA encoded
|
||||
// <id> usart_arch_enc
|
||||
#ifndef CONF_SERCOM_0_USART_ENC
|
||||
#define CONF_SERCOM_0_USART_ENC 0
|
||||
#endif
|
||||
|
||||
// <o> LIN Slave Enable
|
||||
// <i> Break Character Detection and Auto-Baud/LIN Slave Enable.
|
||||
// <i> Additional setting needed: 16x sample rate using fractional baud rate generation (CTRLA.SAMPR = 1).
|
||||
// <0=>Disable
|
||||
// <1=>Enable
|
||||
// <id> usart_arch_lin_slave_enable
|
||||
#ifndef CONF_SERCOM_0_USART_LIN_SLAVE_ENABLE
|
||||
#define CONF_SERCOM_0_USART_LIN_SLAVE_ENABLE 0
|
||||
#endif
|
||||
|
||||
// <o> Debug Stop Mode
|
||||
// <i> Behavior of the baud-rate generator when CPU is halted by external debugger.
|
||||
// <0=>Keep running
|
||||
// <1=>Halt
|
||||
// <id> usart_arch_dbgstop
|
||||
#ifndef CONF_SERCOM_0_USART_DEBUG_STOP_MODE
|
||||
#define CONF_SERCOM_0_USART_DEBUG_STOP_MODE 0
|
||||
#endif
|
||||
|
||||
// </e>
|
||||
|
||||
#ifndef CONF_SERCOM_0_USART_CMODE
|
||||
#define CONF_SERCOM_0_USART_CMODE 0
|
||||
#endif
|
||||
|
||||
#ifndef CONF_SERCOM_0_USART_RXPO
|
||||
#define CONF_SERCOM_0_USART_RXPO 1 /* RX is on PIN_PA05 */
|
||||
#endif
|
||||
|
||||
#ifndef CONF_SERCOM_0_USART_TXPO
|
||||
#define CONF_SERCOM_0_USART_TXPO 0 /* TX is on PIN_PA04 */
|
||||
#endif
|
||||
|
||||
/* Set correct parity settings in register interface based on PARITY setting */
|
||||
#if CONF_SERCOM_0_USART_LIN_SLAVE_ENABLE == 1
|
||||
#if CONF_SERCOM_0_USART_PARITY == 0
|
||||
#define CONF_SERCOM_0_USART_PMODE 0
|
||||
#define CONF_SERCOM_0_USART_FORM 4
|
||||
#else
|
||||
#define CONF_SERCOM_0_USART_PMODE CONF_SERCOM_0_USART_PARITY - 1
|
||||
#define CONF_SERCOM_0_USART_FORM 5
|
||||
#endif
|
||||
#else /* #if CONF_SERCOM_0_USART_LIN_SLAVE_ENABLE == 0 */
|
||||
#if CONF_SERCOM_0_USART_PARITY == 0
|
||||
#define CONF_SERCOM_0_USART_PMODE 0
|
||||
#define CONF_SERCOM_0_USART_FORM 0
|
||||
#else
|
||||
#define CONF_SERCOM_0_USART_PMODE CONF_SERCOM_0_USART_PARITY - 1
|
||||
#define CONF_SERCOM_0_USART_FORM 1
|
||||
#endif
|
||||
#endif
|
||||
|
||||
// Calculate BAUD register value in UART mode
|
||||
#if CONF_SERCOM_0_USART_SAMPR == 0
|
||||
#ifndef CONF_SERCOM_0_USART_BAUD_RATE
|
||||
#define CONF_SERCOM_0_USART_BAUD_RATE \
|
||||
65536 - ((65536 * 16.0f * CONF_SERCOM_0_USART_BAUD) / CONF_GCLK_SERCOM0_CORE_FREQUENCY)
|
||||
#endif
|
||||
#ifndef CONF_SERCOM_0_USART_RECEIVE_PULSE_LENGTH
|
||||
#define CONF_SERCOM_0_USART_RECEIVE_PULSE_LENGTH 0
|
||||
#endif
|
||||
#elif CONF_SERCOM_0_USART_SAMPR == 1
|
||||
#ifndef CONF_SERCOM_0_USART_BAUD_RATE
|
||||
#define CONF_SERCOM_0_USART_BAUD_RATE \
|
||||
((CONF_GCLK_SERCOM0_CORE_FREQUENCY) / (CONF_SERCOM_0_USART_BAUD * 16)) - (CONF_SERCOM_0_USART_FRACTIONAL / 8)
|
||||
#endif
|
||||
#ifndef CONF_SERCOM_0_USART_RECEIVE_PULSE_LENGTH
|
||||
#define CONF_SERCOM_0_USART_RECEIVE_PULSE_LENGTH 0
|
||||
#endif
|
||||
#elif CONF_SERCOM_0_USART_SAMPR == 2
|
||||
#ifndef CONF_SERCOM_0_USART_BAUD_RATE
|
||||
#define CONF_SERCOM_0_USART_BAUD_RATE \
|
||||
65536 - ((65536 * 8.0f * CONF_SERCOM_0_USART_BAUD) / CONF_GCLK_SERCOM0_CORE_FREQUENCY)
|
||||
#endif
|
||||
#ifndef CONF_SERCOM_0_USART_RECEIVE_PULSE_LENGTH
|
||||
#define CONF_SERCOM_0_USART_RECEIVE_PULSE_LENGTH 0
|
||||
#endif
|
||||
#elif CONF_SERCOM_0_USART_SAMPR == 3
|
||||
#ifndef CONF_SERCOM_0_USART_BAUD_RATE
|
||||
#define CONF_SERCOM_0_USART_BAUD_RATE \
|
||||
((CONF_GCLK_SERCOM0_CORE_FREQUENCY) / (CONF_SERCOM_0_USART_BAUD * 8)) - (CONF_SERCOM_0_USART_FRACTIONAL / 8)
|
||||
#endif
|
||||
#ifndef CONF_SERCOM_0_USART_RECEIVE_PULSE_LENGTH
|
||||
#define CONF_SERCOM_0_USART_RECEIVE_PULSE_LENGTH 0
|
||||
#endif
|
||||
#elif CONF_SERCOM_0_USART_SAMPR == 4
|
||||
#ifndef CONF_SERCOM_0_USART_BAUD_RATE
|
||||
#define CONF_SERCOM_0_USART_BAUD_RATE \
|
||||
65536 - ((65536 * 3.0f * CONF_SERCOM_0_USART_BAUD) / CONF_GCLK_SERCOM0_CORE_FREQUENCY)
|
||||
#endif
|
||||
#ifndef CONF_SERCOM_0_USART_RECEIVE_PULSE_LENGTH
|
||||
#define CONF_SERCOM_0_USART_RECEIVE_PULSE_LENGTH 0
|
||||
#endif
|
||||
#endif
|
||||
|
||||
// <<< end of configuration section >>>
|
||||
|
||||
#endif // HPL_SERCOM_CONFIG_H
|
@ -0,0 +1,678 @@
|
||||
/* Auto-generated config file hpl_sysctrl_config.h */
|
||||
#ifndef HPL_SYSCTRL_CONFIG_H
|
||||
#define HPL_SYSCTRL_CONFIG_H
|
||||
|
||||
// <<< Use Configuration Wizard in Context Menu >>>
|
||||
|
||||
#define CONF_DFLL_OPEN_LOOP_MODE 0
|
||||
#define CONF_DFLL_CLOSED_LOOP_MODE 1
|
||||
|
||||
#define CONF_XOSC_STARTUP_TIME_31MCS 0
|
||||
#define CONF_XOSC_STARTUP_TIME_61MCS 1
|
||||
#define CONF_XOSC_STARTUP_TIME_122MCS 2
|
||||
#define CONF_XOSC_STARTUP_TIME_244MCS 3
|
||||
#define CONF_XOSC_STARTUP_TIME_488MCS 4
|
||||
#define CONF_XOSC_STARTUP_TIME_977MCS 5
|
||||
#define CONF_XOSC_STARTUP_TIME_1953MCS 6
|
||||
#define CONF_XOSC_STARTUP_TIME_3906MCS 7
|
||||
#define CONF_XOSC_STARTUP_TIME_7813MCS 8
|
||||
#define CONF_XOSC_STARTUP_TIME_15625MCS 9
|
||||
#define CONF_XOSC_STARTUP_TIME_31250MCS 10
|
||||
#define CONF_XOSC_STARTUP_TIME_62500MCS 11
|
||||
#define CONF_XOSC_STARTUP_TIME_125000MCS 12
|
||||
#define CONF_XOSC_STARTUP_TIME_250000MCS 13
|
||||
#define CONF_XOSC_STARTUP_TIME_500000MCS 14
|
||||
#define CONF_XOSC_STARTUP_TIME_1000000MCS 15
|
||||
|
||||
#define CONF_OSC_STARTUP_TIME_92MCS 0
|
||||
#define CONF_OSC_STARTUP_TIME_122MCS 1
|
||||
#define CONF_OSC_STARTUP_TIME_183MCS 2
|
||||
#define CONF_OSC_STARTUP_TIME_305MCS 3
|
||||
#define CONF_OSC_STARTUP_TIME_549MCS 4
|
||||
#define CONF_OSC_STARTUP_TIME_1038MCS 5
|
||||
#define CONF_OSC_STARTUP_TIME_2014MCS 6
|
||||
#define CONF_OSC_STARTUP_TIME_3967MCS 7
|
||||
|
||||
#define CONF_XOSC32K_STARTUP_TIME_122MCS 0
|
||||
#define CONF_XOSC32K_STARTUP_TIME_1068MCS 1
|
||||
#define CONF_XOSC32K_STARTUP_TIME_65592MCS 2
|
||||
#define CONF_XOSC32K_STARTUP_TIME_125092MCS 3
|
||||
#define CONF_XOSC32K_STARTUP_TIME_500092MCS 4
|
||||
#define CONF_XOSC32K_STARTUP_TIME_1000092MCS 5
|
||||
#define CONF_XOSC32K_STARTUP_TIME_2000092MCS 6
|
||||
#define CONF_XOSC32K_STARTUP_TIME_4000092MCS 7
|
||||
|
||||
// <e> 8MHz Internal Oscillator Configuration
|
||||
// <i> Indicates whether configuration for OSC8M is enabled or not
|
||||
// <id> enable_osc8m
|
||||
#ifndef CONF_OSC8M_CONFIG
|
||||
#define CONF_OSC8M_CONFIG 1
|
||||
#endif
|
||||
|
||||
// <h> 8MHz Internal Oscillator (OSC8M) Control
|
||||
// <q> Internal 8M Oscillator Enable
|
||||
// <i> Indicates whether Internal 8 Mhz Oscillator is enabled or not
|
||||
// <id> osc8m_arch_enable
|
||||
#ifndef CONF_OSC8M_ENABLE
|
||||
#define CONF_OSC8M_ENABLE 1
|
||||
#endif
|
||||
|
||||
// <q> On Demand Control
|
||||
// <i> Indicates whether On Demand Control is enabled or not.
|
||||
// <i> If enabled, the oscillator will only be running when requested by a peripheral.
|
||||
// <i> If disabled, the oscillator will always be running when enabled.
|
||||
// <id> osc8m_arch_ondemand
|
||||
#ifndef CONF_OSC8M_ONDEMAND
|
||||
#define CONF_OSC8M_ONDEMAND 1
|
||||
#endif
|
||||
|
||||
// <q> Run In Standby
|
||||
// <i> Run In standby Mode
|
||||
// <i> If this bit is 0: The oscillator is disabled in standby sleep mode.
|
||||
// <i> If this bit is 1: The oscillator is not stopped in standby sleep mode.
|
||||
// <id> osc8m_arch_runstdby
|
||||
#ifndef CONF_OSC8M_RUNSTDBY
|
||||
#define CONF_OSC8M_RUNSTDBY 0
|
||||
#endif
|
||||
|
||||
// <y> Prescaler
|
||||
// <SYSCTRL_OSC8M_PRESC_0_Val"> 1
|
||||
// <SYSCTRL_OSC8M_PRESC_1_Val"> 2
|
||||
// <SYSCTRL_OSC8M_PRESC_2_Val"> 4
|
||||
// <SYSCTRL_OSC8M_PRESC_3_Val"> 8
|
||||
// <i> Prescaler for Internal 8Mhz OSC
|
||||
// <i> Default: No Prescaling
|
||||
// <id> osc8m_presc
|
||||
#ifndef CONF_OSC8M_PRESC
|
||||
#define CONF_OSC8M_PRESC SYSCTRL_OSC8M_PRESC_3_Val
|
||||
#endif
|
||||
|
||||
// <q> Overwrite Default Osc Calibration
|
||||
// <i> Overwrite Default Osc Calibration
|
||||
// <id> osc8m_arch_overwrite_calibration
|
||||
#ifndef CONF_OSC8M_OVERWRITE_CALIBRATION
|
||||
#define CONF_OSC8M_OVERWRITE_CALIBRATION 0
|
||||
#endif
|
||||
|
||||
// <o>Osc Calibration Value <0-65535>
|
||||
// <i> Set the Oscillator Calibration Value
|
||||
// <i> Default: 1
|
||||
// <id> osc8m_arch_calib
|
||||
#ifndef CONF_OSC8M_CALIB
|
||||
#define CONF_OSC8M_CALIB 0
|
||||
#endif
|
||||
|
||||
// </h>
|
||||
// </e>
|
||||
|
||||
// <e> 32kHz Internal Oscillator Configuration
|
||||
// <i> Indicates whether configuration for OSC32K is enabled or not
|
||||
// <id> enable_osc32k
|
||||
#ifndef CONF_OSC32K_CONFIG
|
||||
#define CONF_OSC32K_CONFIG 0
|
||||
#endif
|
||||
|
||||
// <h> 32kHz Internal Oscillator (OSC32K) Control
|
||||
// <q> Internal 32K Oscillator Enable
|
||||
// <i> Indicates whether Internal 32K Oscillator is enabled or not
|
||||
// <id> osc32k_arch_enable
|
||||
#ifndef CONF_OSC32K_ENABLE
|
||||
#define CONF_OSC32K_ENABLE 0
|
||||
#endif
|
||||
|
||||
// <q> On Demand Control
|
||||
// <i> Enable On Demand
|
||||
// <i> If this bit is 0: The oscillator is always on, if enabled.
|
||||
// <i> If this bit is 1, the oscillator will only be running when requested by a peripheral.
|
||||
// <id> osc32k_arch_ondemand
|
||||
#ifndef CONF_OSC32K_ONDEMAND
|
||||
#define CONF_OSC32K_ONDEMAND 1
|
||||
#endif
|
||||
|
||||
// <q> Run In Standby
|
||||
// <i> Run In standby Mode
|
||||
// <i> If this bit is 0: The oscillator is disabled in standby sleep mode.
|
||||
// <i> If this bit is 1: The oscillator is not stopped in standby sleep mode.
|
||||
// <id> osc32k_arch_runstdby
|
||||
#ifndef CONF_OSC32K_RUNSTDBY
|
||||
#define CONF_OSC32K_RUNSTDBY 0
|
||||
#endif
|
||||
|
||||
// <q> Enable 32Khz Output
|
||||
// <i> Enable 32 Khz Output
|
||||
// <id> osc32k_arch_en32k
|
||||
#ifndef CONF_OSC32K_EN32K
|
||||
#define CONF_OSC32K_EN32K 0
|
||||
#endif
|
||||
|
||||
// <q> Enable 1K
|
||||
// <i> Enable 1K
|
||||
// <id> osc32k_arch_en1k
|
||||
#ifndef CONF_OSC32K_EN1K
|
||||
#define CONF_OSC32K_EN1K 0
|
||||
#endif
|
||||
|
||||
// <q> Write Lock
|
||||
// <i> Write Lock
|
||||
// <id> osc32k_arch_wrtlock
|
||||
#ifndef CONF_OSC32K_WRTLOCK
|
||||
#define CONF_OSC32K_WRTLOCK 0
|
||||
#endif
|
||||
|
||||
// <y> Start up time for the 32K Oscillator
|
||||
// <CONF_OSC_STARTUP_TIME_92MCS"> 3 Clock Cycles (92us)
|
||||
// <CONF_OSC_STARTUP_TIME_122MCS"> 4 Clock Cycles (122us)
|
||||
// <CONF_OSC_STARTUP_TIME_183MCS"> 6 Clock Cycles (183us)
|
||||
// <CONF_OSC_STARTUP_TIME_305MCS"> 10 Clock Cycles (305us)
|
||||
// <CONF_OSC_STARTUP_TIME_549MCS"> 18 Clock Cycles (549us)
|
||||
// <CONF_OSC_STARTUP_TIME_1038MCS"> 34 Clock Cycles (1038us)
|
||||
// <CONF_OSC_STARTUP_TIME_2014MCS"> 66 Clock Cycles (2014us)
|
||||
// <CONF_OSC_STARTUP_TIME_3967MCS"> 130 Clock Cycles (3967us)
|
||||
// <i> Start Up Time for the 32K Oscillator
|
||||
// <i> Default: 10 Clock Cycles (305us)
|
||||
// <id> osc32k_arch_startup
|
||||
#ifndef CONF_OSC32K_STARTUP
|
||||
#define CONF_OSC32K_STARTUP CONF_OSC_STARTUP_TIME_92MCS
|
||||
#endif
|
||||
|
||||
// <q> Overwrite Default Osc Calibration
|
||||
// <i> Overwrite Default Osc Calibration
|
||||
// <id> osc32k_arch_overwrite_calibration
|
||||
#ifndef CONF_OSC32K_OVERWRITE_CALIBRATION
|
||||
#define CONF_OSC32K_OVERWRITE_CALIBRATION 0
|
||||
#endif
|
||||
|
||||
// <o>Osc Calibration Value <0-65535>
|
||||
// <i> Set the Oscillator Calibration Value
|
||||
// <i> Default: 0
|
||||
// <id> osc32k_arch_calib
|
||||
#ifndef CONF_OSC32K_CALIB
|
||||
#define CONF_OSC32K_CALIB 0
|
||||
#endif
|
||||
|
||||
// </h>
|
||||
// </e>
|
||||
|
||||
// <e> 32kHz External Crystal Oscillator Configuration
|
||||
// <i> Indicates whether configuration for External 32K Osc is enabled or not
|
||||
// <id> enable_xosc32k
|
||||
#ifndef CONF_XOSC32K_CONFIG
|
||||
#define CONF_XOSC32K_CONFIG 0
|
||||
#endif
|
||||
|
||||
// <h> 32kHz External Crystal Oscillator (XOSC32K) Control
|
||||
// <q> External 32K Oscillator Enable
|
||||
// <i> Indicates whether External 32K Oscillator is enabled or not
|
||||
// <id> xosc32k_arch_enable
|
||||
#ifndef CONF_XOSC32K_ENABLE
|
||||
#define CONF_XOSC32K_ENABLE 0
|
||||
#endif
|
||||
|
||||
// <q> On Demand
|
||||
// <i> Enable On Demand.
|
||||
// <i> If this bit is 0: The oscillator is always on, if enabled.
|
||||
// <i> If this bit is 1: the oscillator will only be running when requested by a peripheral.
|
||||
// <id> xosc32k_arch_ondemand
|
||||
#ifndef CONF_XOSC32K_ONDEMAND
|
||||
#define CONF_XOSC32K_ONDEMAND 1
|
||||
#endif
|
||||
|
||||
// <q> Run In Standby
|
||||
// <i> Run In standby Mode
|
||||
// <i> If this bit is 0: The oscillator is disabled in standby sleep mode.
|
||||
// <i> If this bit is 1: The oscillator is not stopped in standby sleep mode.
|
||||
// <id> xosc32k_arch_runstdby
|
||||
#ifndef CONF_XOSC32K_RUNSTDBY
|
||||
#define CONF_XOSC32K_RUNSTDBY 0
|
||||
#endif
|
||||
|
||||
// <q> Enable 1K
|
||||
// <i> Enable 1K
|
||||
// <id> xosc32k_arch_en1k
|
||||
#ifndef CONF_XOSC32K_EN1K
|
||||
#define CONF_XOSC32K_EN1K 0
|
||||
#endif
|
||||
|
||||
// <q> Enable 32Khz Output
|
||||
// <i> Enable 32 Khz Output
|
||||
// <id> xosc32k_arch_en32k
|
||||
#ifndef CONF_XOSC32K_EN32K
|
||||
#define CONF_XOSC32K_EN32K 0
|
||||
#endif
|
||||
|
||||
// <q> Enable XTAL
|
||||
// <i> Enable XTAL
|
||||
// <id> xosc32k_arch_xtalen
|
||||
#ifndef CONF_XOSC32K_XTALEN
|
||||
#define CONF_XOSC32K_XTALEN 0
|
||||
#endif
|
||||
|
||||
// <q> Write Lock
|
||||
// <i> Write Lock
|
||||
// <id> xosc32k_arch_wrtlock
|
||||
#ifndef CONF_XOSC32K_WRTLOCK
|
||||
#define CONF_XOSC32K_WRTLOCK 0
|
||||
#endif
|
||||
|
||||
// <q> Automatic Amplitude Control Enable
|
||||
// <i> Indicates whether Automatic Amplitude Control is Enabled or not
|
||||
// <id> xosc32k_arch_aampen
|
||||
#ifndef CONF_XOSC32K_AAMPEN
|
||||
#define CONF_XOSC32K_AAMPEN 0
|
||||
#endif
|
||||
|
||||
// <y> Start up time for the 32K Oscillator
|
||||
// <CONF_XOSC32K_STARTUP_TIME_122MCS"> 122 us
|
||||
// <CONF_XOSC32K_STARTUP_TIME_1068MCS"> 1068 us
|
||||
// <CONF_XOSC32K_STARTUP_TIME_65592MCS"> 62592 us
|
||||
// <CONF_XOSC32K_STARTUP_TIME_125092MCS"> 1125092 us
|
||||
// <CONF_XOSC32K_STARTUP_TIME_500092MCS"> 500092 us
|
||||
// <CONF_XOSC32K_STARTUP_TIME_1000092MCS"> 1000092 us
|
||||
// <CONF_XOSC32K_STARTUP_TIME_2000092MCS"> 2000092 us
|
||||
// <CONF_XOSC32K_STARTUP_TIME_4000092MCS"> 4000092 us
|
||||
// <i> Start Up Time for the 32K Oscillator
|
||||
// <i> Default: 122 us
|
||||
// <id> xosc32k_arch_startup
|
||||
#ifndef CONF_XOSC32K_STARTUP
|
||||
#define CONF_XOSC32K_STARTUP CONF_XOSC32K_STARTUP_TIME_122MCS
|
||||
#endif
|
||||
|
||||
// </h>
|
||||
// </e>
|
||||
|
||||
// <e> External Multipurpose Crystal Oscillator Configuration
|
||||
// <i> Indicates whether configuration for External Multipurpose Osc is enabled or not
|
||||
// <id> enable_xosc
|
||||
#ifndef CONF_XOSC_CONFIG
|
||||
#define CONF_XOSC_CONFIG 0
|
||||
#endif
|
||||
|
||||
// <o> Frequency <400000-32000000>
|
||||
// <i> Oscillation frequency of the resonator connected to the External Multipurpose Crystal Oscillator.
|
||||
// <id> xosc_frequency
|
||||
#ifndef CONF_XOSC_FREQUENCY
|
||||
#define CONF_XOSC_FREQUENCY 400000
|
||||
#endif
|
||||
|
||||
// <h> External Multipurpose Crystal Oscillator (XOSC) Control
|
||||
// <q> Enable
|
||||
// <i> Indicates whether External Multipurpose Oscillator is enabled or not
|
||||
// <id> xosc_arch_enable
|
||||
#ifndef CONF_XOSC_ENABLE
|
||||
#define CONF_XOSC_ENABLE 0
|
||||
#endif
|
||||
|
||||
// <q> On Demand
|
||||
// <i> Enable On Demand
|
||||
// <i> If this bit is 0: The oscillator is always on, if enabled.
|
||||
// <i> If this bit is 1: the oscillator will only be running when requested by a peripheral.
|
||||
// <id> xosc_arch_ondemand
|
||||
#ifndef CONF_XOSC_ONDEMAND
|
||||
#define CONF_XOSC_ONDEMAND 1
|
||||
#endif
|
||||
|
||||
// <q> Run In Standby
|
||||
// <i> Run In standby Mode
|
||||
// <i> If this bit is 0: The oscillator is disabled in standby sleep mode.
|
||||
// <i> If this bit is 1: The oscillator is not stopped in standby sleep mode.
|
||||
// <id> xosc_arch_runstdby
|
||||
#ifndef CONF_XOSC_RUNSTDBY
|
||||
#define CONF_XOSC_RUNSTDBY 0
|
||||
#endif
|
||||
|
||||
// <q> Enable XTAL
|
||||
// <i> Enable XTAL
|
||||
// <id> xosc_arch_xtalen
|
||||
#ifndef CONF_XOSC_XTALEN
|
||||
#define CONF_XOSC_XTALEN 0
|
||||
#endif
|
||||
|
||||
// <q> Automatic Amplitude Control Enable
|
||||
// <i> Indicates whether Automatic Amplitude Control is Enabled or not
|
||||
// <id> xosc_arch_ampgc
|
||||
#ifndef CONF_XOSC_AMPGC
|
||||
#define CONF_XOSC_AMPGC 0
|
||||
#endif
|
||||
|
||||
// <y> Gain of the Oscillator
|
||||
// <SYSCTRL_XOSC_GAIN_0_Val"> 2Mhz
|
||||
// <SYSCTRL_XOSC_GAIN_1_Val"> 4Mhz
|
||||
// <SYSCTRL_XOSC_GAIN_2_Val"> 8Mhz
|
||||
// <SYSCTRL_XOSC_GAIN_3_Val"> 16Mhz
|
||||
// <SYSCTRL_XOSC_GAIN_4_Val"> 30Mhz
|
||||
// <i> Select the Gain of the oscillator
|
||||
// <id> xosc_arch_gain
|
||||
#ifndef CONF_XOSC_GAIN
|
||||
#define CONF_XOSC_GAIN SYSCTRL_XOSC_GAIN_0_Val
|
||||
#endif
|
||||
|
||||
// <y> Start up time for the External Oscillator
|
||||
// <CONF_XOSC_STARTUP_TIME_31MCS"> 31 us
|
||||
// <CONF_XOSC_STARTUP_TIME_61MCS"> 61 us
|
||||
// <CONF_XOSC_STARTUP_TIME_122MCS"> 122 us
|
||||
// <CONF_XOSC_STARTUP_TIME_244MCS"> 244 us
|
||||
// <CONF_XOSC_STARTUP_TIME_488MCS"> 488 us
|
||||
// <CONF_XOSC_STARTUP_TIME_977MCS"> 977 us
|
||||
// <CONF_XOSC_STARTUP_TIME_1953MCS"> 1953 us
|
||||
// <CONF_XOSC_STARTUP_TIME_3906MCS"> 3906 us
|
||||
// <CONF_XOSC_STARTUP_TIME_7813MCS"> 7813 us
|
||||
// <CONF_XOSC_STARTUP_TIME_15625MCS"> 15625 us
|
||||
// <CONF_XOSC_STARTUP_TIME_31250MCS"> 31250 us
|
||||
// <CONF_XOSC_STARTUP_TIME_62500MCS"> 62500 us
|
||||
// <CONF_XOSC_STARTUP_TIME_125000MCS"> 125000 us
|
||||
// <CONF_XOSC_STARTUP_TIME_250000MCS"> 250000 us
|
||||
// <CONF_XOSC_STARTUP_TIME_500000MCS"> 500000 us
|
||||
// <CONF_XOSC_STARTUP_TIME_1000000MCS"> 1000000 us
|
||||
// <i> Start Up Time for the External Oscillator
|
||||
// <i> Default: 31 us
|
||||
// <id> xosc_arch_startup
|
||||
#ifndef CONF_XOSC_STARTUP
|
||||
#define CONF_XOSC_STARTUP CONF_XOSC_STARTUP_TIME_31MCS
|
||||
#endif
|
||||
|
||||
// </h>
|
||||
// </e>
|
||||
|
||||
// <e> 32kHz Ultra Low Power Internal Oscillator Configuration
|
||||
// <i> Indicates whether configuration for OSCULP32K is enabled or not
|
||||
// <id> enable_osculp32k
|
||||
#ifndef CONF_OSCULP32K_CONFIG
|
||||
#define CONF_OSCULP32K_CONFIG 1
|
||||
#endif
|
||||
|
||||
// <h> 32kHz Ultra Low Power Internal Oscillator (OSCULP32K) Control
|
||||
// <q> Write Lock
|
||||
// <i> Locks the OSCULP32K register for future writes to fix the OSCULP32K configuration
|
||||
// <id> osculp32k_arch_wrtlock
|
||||
#ifndef CONF_OSCULP32K_WRTLOCK
|
||||
#define CONF_OSCULP32K_WRTLOCK 0
|
||||
#endif
|
||||
|
||||
// <q> Overwrite Default Osc Calibration
|
||||
// <i> Overwrite Default Osc Calibration
|
||||
// <id> osculp32k_arch_overwrite_calibration
|
||||
#ifndef CONF_OSCULP32K_OVERWRITE_CALIBRATION
|
||||
#define CONF_OSCULP32K_OVERWRITE_CALIBRATION 0
|
||||
#endif
|
||||
|
||||
// <o>Osc Calibration Value <0-255>
|
||||
// <i> Set the Oscillator Calibration Value
|
||||
// <i> Default: 0
|
||||
// <id> osculp32k_arch_calib
|
||||
#ifndef CONF_OSCULP32K_CALIB
|
||||
#define CONF_OSCULP32K_CALIB 0
|
||||
#endif
|
||||
|
||||
// </h>
|
||||
// </e>
|
||||
|
||||
// <e> DFLL Configuration
|
||||
// <i> Indicates whether configuration for DFLL is enabled or not
|
||||
// <id> enable_dfll48m
|
||||
#ifndef CONF_DFLL_CONFIG
|
||||
#define CONF_DFLL_CONFIG 0
|
||||
#endif
|
||||
|
||||
// <y> Reference Clock Source
|
||||
// <GCLK_CLKCTRL_GEN_GCLK0_Val"> Generic clock generator 0
|
||||
// <GCLK_CLKCTRL_GEN_GCLK1_Val"> Generic clock generator 1
|
||||
// <GCLK_CLKCTRL_GEN_GCLK2_Val"> Generic clock generator 2
|
||||
// <GCLK_CLKCTRL_GEN_GCLK3_Val"> Generic clock generator 3
|
||||
// <GCLK_CLKCTRL_GEN_GCLK4_Val"> Generic clock generator 4
|
||||
// <GCLK_CLKCTRL_GEN_GCLK5_Val"> Generic clock generator 5
|
||||
// <GCLK_CLKCTRL_GEN_GCLK6_Val"> Generic clock generator 6
|
||||
// <GCLK_CLKCTRL_GEN_GCLK7_Val"> Generic clock generator 7
|
||||
// <i> Select the clock source.
|
||||
// <id> dfll48m_ref_clock
|
||||
#ifndef CONF_DFLL_GCLK
|
||||
#define CONF_DFLL_GCLK GCLK_CLKCTRL_GEN_GCLK3_Val
|
||||
#endif
|
||||
|
||||
// <h> DFLL Control
|
||||
// <q> DFLL Enable
|
||||
// <i> Indicates whether DFLL is enabled or not
|
||||
// <id> dfll48m_arch_enable
|
||||
#ifndef CONF_DFLL_ENABLE
|
||||
#define CONF_DFLL_ENABLE 0
|
||||
#endif
|
||||
|
||||
// <q> Wait Lock
|
||||
// <i> Indicates whether Wait Lock is Enables or not
|
||||
// <id> dfll48m_arch_waitlock
|
||||
#ifndef CONF_DFLL_WAITLOCK
|
||||
#define CONF_DFLL_WAITLOCK 0
|
||||
#endif
|
||||
|
||||
// <q> Bypass Coarse Lock
|
||||
// <i> Indicates whether Bypass coarse lock is enabled or not
|
||||
// <id> dfll48m_arch_bplckc
|
||||
#ifndef CONF_DFLL_BPLCKC
|
||||
#define CONF_DFLL_BPLCKC 0
|
||||
#endif
|
||||
|
||||
// <q> Quick Lock Disable
|
||||
// <i> Quick Lock Disable
|
||||
// <id> dfll48m_arch_qldis
|
||||
#ifndef CONF_DFLL_QLDIS
|
||||
#define CONF_DFLL_QLDIS 0
|
||||
#endif
|
||||
|
||||
// <q> Chill Cycle Disable
|
||||
// <i> Chill Cycle Disable
|
||||
// <id> dfll48m_arch_ccdis
|
||||
#ifndef CONF_DFLL_CCDIS
|
||||
#define CONF_DFLL_CCDIS 0
|
||||
#endif
|
||||
|
||||
// <q> On Demand
|
||||
// <i> Enable On Demand
|
||||
// <i> If this bit is 0: The DFLL is always on, if enabled.
|
||||
// <i> If this bit is 1: the DFLL will only be running when requested by a peripheral.
|
||||
// <id> dfll48m_arch_ondemand
|
||||
#ifndef CONF_DFLL_ONDEMAND
|
||||
#define CONF_DFLL_ONDEMAND 1
|
||||
#endif
|
||||
|
||||
// <q> Run In Standby
|
||||
// <i> Run In standby Mode
|
||||
// <i> If this bit is 0: The DFLL is disabled in standby sleep mode.
|
||||
// <i> If this bit is 1: The DFLL is not stopped in standby sleep mode.
|
||||
// <id> dfll48m_arch_runstdby
|
||||
#ifndef CONF_DFLL_RUNSTDBY
|
||||
#define CONF_DFLL_RUNSTDBY 0
|
||||
#endif
|
||||
|
||||
// <q> USB Clock Recovery Mode
|
||||
// <i> USB Clock Recovery Mode
|
||||
// <id> dfll48m_arch_usbcrm
|
||||
#ifndef CONF_DFLL_USBCRM
|
||||
#define CONF_DFLL_USBCRM 0
|
||||
#endif
|
||||
|
||||
#if CONF_DFLL_USBCRM == 1
|
||||
#if CONF_DFLL_QLDIS == 1
|
||||
#warning QLDIS must be cleared to speed up the lock phase
|
||||
#endif
|
||||
#if CONF_DFLL_CCDIS == 0
|
||||
#warning CCDIS should be set to speed up the lock phase
|
||||
#endif
|
||||
#endif
|
||||
|
||||
// <q> Lose Lock After Wake
|
||||
// <i> Lose Lock After Wake
|
||||
// <id> dfll48m_arch_llaw
|
||||
#ifndef CONF_DFLL_LLAW
|
||||
#define CONF_DFLL_LLAW 0
|
||||
#endif
|
||||
|
||||
// <q> Stable DFLL Frequency
|
||||
// <i> Stable DFLL Frequency
|
||||
// <i> If 0: FINE calibration tracks changes in output frequency.
|
||||
// <i> If 1: FINE calibration register value will be fixed after a fine lock.
|
||||
// <id> dfll48m_arch_stable
|
||||
#ifndef CONF_DFLL_STABLE
|
||||
#define CONF_DFLL_STABLE 0
|
||||
#endif
|
||||
|
||||
// <y> Operating Mode Selection
|
||||
// <CONF_DFLL_OPEN_LOOP_MODE"> Open Loop Mode
|
||||
// <CONF_DFLL_CLOSED_LOOP_MODE"> Closed Loop Mode
|
||||
// <i> Mode
|
||||
// <id> dfll48m_mode
|
||||
#ifndef CONF_DFLL_MODE
|
||||
#define CONF_DFLL_MODE CONF_DFLL_OPEN_LOOP_MODE
|
||||
#endif
|
||||
|
||||
// <o> Coarse Maximum Step <0x0-0x1F>
|
||||
// <id> dfll_arch_cstep
|
||||
#ifndef CONF_DFLL_CSTEP
|
||||
#define CONF_DFLL_CSTEP 1
|
||||
#endif
|
||||
|
||||
// <o> Fine Maximum Step <0x0-0x3FF>
|
||||
// <id> dfll_arch_fstep
|
||||
#ifndef CONF_DFLL_FSTEP
|
||||
#define CONF_DFLL_FSTEP 1
|
||||
#endif
|
||||
|
||||
// <o>DFLL Multiply Factor<0-65535>
|
||||
// <i> Set the DFLL Multiply Factor
|
||||
// <i> Default: 0
|
||||
// <id> dfll48m_mul
|
||||
#ifndef CONF_DFLL_MUL
|
||||
#define CONF_DFLL_MUL 0
|
||||
#endif
|
||||
|
||||
// <e> DFLL Calibration Overwrite
|
||||
// <i> Indicates whether Overwrite Calibration value of DFLL
|
||||
// <id> dfll48m_arch_calibration
|
||||
#ifndef CONF_DFLL_OVERWRITE_CALIBRATION
|
||||
#define CONF_DFLL_OVERWRITE_CALIBRATION 0
|
||||
#endif
|
||||
|
||||
// <o> Coarse Value <0x0-0x3F>
|
||||
// <id> dfll48m_arch_coarse
|
||||
#ifndef CONF_DFLL_COARSE
|
||||
#define CONF_DFLL_COARSE (0x1f)
|
||||
#endif
|
||||
|
||||
// <o> Fine Value <0x0-0x3FF>
|
||||
// <id> dfll48m_arch_fine
|
||||
#ifndef CONF_DFLL_FINE
|
||||
#define CONF_DFLL_FINE (0x200)
|
||||
#endif
|
||||
|
||||
#if CONF_DFLL_OVERWRITE_CALIBRATION == 0
|
||||
#define CONF_DEFAULT_CORASE \
|
||||
((FUSES_DFLL48M_COARSE_CAL_Msk & (*((uint32_t *)FUSES_DFLL48M_COARSE_CAL_ADDR))) >> FUSES_DFLL48M_COARSE_CAL_Pos)
|
||||
|
||||
#define CONF_DFLLVAL \
|
||||
SYSCTRL_DFLLVAL_COARSE(((CONF_DEFAULT_CORASE) == 0x3F) ? 0x1F : (CONF_DEFAULT_CORASE)) \
|
||||
| SYSCTRL_DFLLVAL_FINE(512)
|
||||
|
||||
#else
|
||||
#define CONF_DFLLVAL SYSCTRL_DFLLVAL_COARSE(CONF_DFLL_COARSE) | SYSCTRL_DFLLVAL_FINE(CONF_DFLL_FINE)
|
||||
|
||||
#endif
|
||||
//</e>
|
||||
|
||||
// </h>
|
||||
// </e>
|
||||
|
||||
// <e> DPLL Configuration
|
||||
// <i> Indicates whether configuration for DPLL is enabled or not
|
||||
// <id> enable_fdpll96m
|
||||
#ifndef CONF_DPLL_CONFIG
|
||||
#define CONF_DPLL_CONFIG 0
|
||||
#endif
|
||||
|
||||
// <y> Reference Clock Source
|
||||
// <GCLK_GENCTRL_SRC_XOSC32K"> 32kHz External Crystal Oscillator (XOSC32K)
|
||||
// <GCLK_GENCTRL_SRC_XOSC"> External Crystal Oscillator 0.4-32MHz (XOSC)
|
||||
// <GCLK_CLKCTRL_GEN_GCLK0_Val"> Generic clock generator 0
|
||||
// <GCLK_CLKCTRL_GEN_GCLK1_Val"> Generic clock generator 1
|
||||
// <GCLK_CLKCTRL_GEN_GCLK2_Val"> Generic clock generator 2
|
||||
// <GCLK_CLKCTRL_GEN_GCLK3_Val"> Generic clock generator 3
|
||||
// <GCLK_CLKCTRL_GEN_GCLK4_Val"> Generic clock generator 4
|
||||
// <GCLK_CLKCTRL_GEN_GCLK5_Val"> Generic clock generator 5
|
||||
// <GCLK_CLKCTRL_GEN_GCLK6_Val"> Generic clock generator 6
|
||||
// <GCLK_CLKCTRL_GEN_GCLK7_Val"> Generic clock generator 7
|
||||
// <i> Select the clock source.
|
||||
// <id> fdpll96m_ref_clock
|
||||
#ifndef CONF_DPLL_GCLK
|
||||
#define CONF_DPLL_GCLK GCLK_CLKCTRL_GEN_GCLK3_Val
|
||||
#endif
|
||||
|
||||
#if (CONF_DPLL_GCLK == GCLK_GENCTRL_SRC_XOSC32K)
|
||||
#define CONF_DPLL_REFCLK SYSCTRL_DPLLCTRLB_REFCLK_REF0_Val
|
||||
#elif (CONF_DPLL_GCLK == GCLK_GENCTRL_SRC_XOSC)
|
||||
#define CONF_DPLL_REFCLK SYSCTRL_DPLLCTRLB_REFCLK_REF1_Val
|
||||
#else
|
||||
#define CONF_DPLL_REFCLK SYSCTRL_DPLLCTRLB_REFCLK_GCLK_Val
|
||||
#endif
|
||||
|
||||
// <h> DPLL Control
|
||||
// <q> ON Demand
|
||||
// <i> Enable On Demand
|
||||
// <i> If this bit is 0: The DFLL is always on, if enabled.
|
||||
// <i> If this bit is 1: the DFLL will only be running when requested by a peripheral.
|
||||
// <id> fdpll96m_arch_ondemand
|
||||
#ifndef CONF_DPLL_ONDEMAND
|
||||
#define CONF_DPLL_ONDEMAND 1
|
||||
#endif
|
||||
|
||||
// <q> Run In Standby
|
||||
// <i> Run In standby Mode
|
||||
// <i> If this bit is 0: The DFLL is disabled in standby sleep mode.
|
||||
// <i> If this bit is 1: The DFLL is not stopped in standby sleep mode.
|
||||
// <id> fdpll96m_arch_runstdby
|
||||
#ifndef CONF_DPLL_RUNSTDBY
|
||||
#define CONF_DPLL_RUNSTDBY 0
|
||||
#endif
|
||||
|
||||
// <q> DPLL Enable
|
||||
// <i> Indicates whether DPLL is enabled or not
|
||||
// <id> fdpll96m_arch_enable
|
||||
#ifndef CONF_DPLL_ENABLE
|
||||
#define CONF_DPLL_ENABLE 0
|
||||
#endif
|
||||
|
||||
// <q> Lock ByPass
|
||||
// <i> Enabling it makes the CLK_FDPLL96M always running otherwise it will be turned off when lock signal is low
|
||||
// <id> fdpll96m_arch_lbypass
|
||||
#ifndef CONF_DPLL_LBYPASS
|
||||
#define CONF_DPLL_LBYPASS 0
|
||||
#endif
|
||||
|
||||
// <o>Clock Divider <0-2047>
|
||||
// <i> Clock Division Factor (Applicable if reference clock is XOSC)
|
||||
// <id> fdpll96m_clock_div
|
||||
#ifndef CONF_DPLL_DIV
|
||||
#define CONF_DPLL_DIV 0
|
||||
#endif
|
||||
|
||||
// <o>DPLL LDRFRAC<0-15>
|
||||
// <i> Set the fractional part of the frequency multiplier.
|
||||
// <id> fdpll96m_ldrfrac
|
||||
#ifndef CONF_DPLL_LDRFRAC
|
||||
#define CONF_DPLL_LDRFRAC 13
|
||||
#endif
|
||||
|
||||
// <o>DPLL LDR <0-4095>
|
||||
// <i> Set the integer part of the frequency multiplier.
|
||||
// <id> fdpll96m_ldr
|
||||
#ifndef CONF_DPLL_LDR
|
||||
#define CONF_DPLL_LDR 1463
|
||||
#endif
|
||||
|
||||
// </h>
|
||||
// </e>
|
||||
|
||||
#define CONF_DPLL_LTIME SYSCTRL_DPLLCTRLB_LTIME_DEFAULT_Val
|
||||
#define CONF_DPLL_WUF 0
|
||||
#define CONF_DPLL_LPEN 0
|
||||
#define CONF_DPLL_FILTER SYSCTRL_DPLLCTRLB_FILTER_DEFAULT_Val
|
||||
|
||||
// <<< end of configuration section >>>
|
||||
|
||||
#endif // HPL_SYSCTRL_CONFIG_H
|
@ -0,0 +1,81 @@
|
||||
/* Auto-generated config file peripheral_clk_config.h */
|
||||
#ifndef PERIPHERAL_CLK_CONFIG_H
|
||||
#define PERIPHERAL_CLK_CONFIG_H
|
||||
|
||||
// <<< Use Configuration Wizard in Context Menu >>>
|
||||
|
||||
/**
|
||||
* \def CONF_CPU_FREQUENCY
|
||||
* \brief CPU's Clock frequency
|
||||
*/
|
||||
#ifndef CONF_CPU_FREQUENCY
|
||||
#define CONF_CPU_FREQUENCY 1000000
|
||||
#endif
|
||||
|
||||
// <y> Core Clock Source
|
||||
// <id> core_gclk_selection
|
||||
|
||||
// <GCLK_CLKCTRL_GEN_GCLK0_Val"> Generic clock generator 0
|
||||
|
||||
// <GCLK_CLKCTRL_GEN_GCLK1_Val"> Generic clock generator 1
|
||||
|
||||
// <GCLK_CLKCTRL_GEN_GCLK2_Val"> Generic clock generator 2
|
||||
|
||||
// <GCLK_CLKCTRL_GEN_GCLK3_Val"> Generic clock generator 3
|
||||
|
||||
// <GCLK_CLKCTRL_GEN_GCLK4_Val"> Generic clock generator 4
|
||||
|
||||
// <GCLK_CLKCTRL_GEN_GCLK5_Val"> Generic clock generator 5
|
||||
|
||||
// <GCLK_CLKCTRL_GEN_GCLK6_Val"> Generic clock generator 6
|
||||
|
||||
// <GCLK_CLKCTRL_GEN_GCLK7_Val"> Generic clock generator 7
|
||||
|
||||
// <i> Select the clock source for CORE.
|
||||
#ifndef CONF_GCLK_SERCOM0_CORE_SRC
|
||||
#define CONF_GCLK_SERCOM0_CORE_SRC GCLK_CLKCTRL_GEN_GCLK0_Val
|
||||
#endif
|
||||
|
||||
// <y> Slow Clock Source
|
||||
// <id> slow_gclk_selection
|
||||
|
||||
// <GCLK_CLKCTRL_GEN_GCLK0_Val"> Generic clock generator 0
|
||||
|
||||
// <GCLK_CLKCTRL_GEN_GCLK1_Val"> Generic clock generator 1
|
||||
|
||||
// <GCLK_CLKCTRL_GEN_GCLK2_Val"> Generic clock generator 2
|
||||
|
||||
// <GCLK_CLKCTRL_GEN_GCLK3_Val"> Generic clock generator 3
|
||||
|
||||
// <GCLK_CLKCTRL_GEN_GCLK4_Val"> Generic clock generator 4
|
||||
|
||||
// <GCLK_CLKCTRL_GEN_GCLK5_Val"> Generic clock generator 5
|
||||
|
||||
// <GCLK_CLKCTRL_GEN_GCLK6_Val"> Generic clock generator 6
|
||||
|
||||
// <GCLK_CLKCTRL_GEN_GCLK7_Val"> Generic clock generator 7
|
||||
|
||||
// <i> Select the slow clock source.
|
||||
#ifndef CONF_GCLK_SERCOM0_SLOW_SRC
|
||||
#define CONF_GCLK_SERCOM0_SLOW_SRC GCLK_CLKCTRL_GEN_GCLK3_Val
|
||||
#endif
|
||||
|
||||
/**
|
||||
* \def CONF_GCLK_SERCOM0_CORE_FREQUENCY
|
||||
* \brief SERCOM0's Core Clock frequency
|
||||
*/
|
||||
#ifndef CONF_GCLK_SERCOM0_CORE_FREQUENCY
|
||||
#define CONF_GCLK_SERCOM0_CORE_FREQUENCY 1000000
|
||||
#endif
|
||||
|
||||
/**
|
||||
* \def CONF_GCLK_SERCOM0_SLOW_FREQUENCY
|
||||
* \brief SERCOM0's Slow Clock frequency
|
||||
*/
|
||||
#ifndef CONF_GCLK_SERCOM0_SLOW_FREQUENCY
|
||||
#define CONF_GCLK_SERCOM0_SLOW_FREQUENCY 400000
|
||||
#endif
|
||||
|
||||
// <<< end of configuration section >>>
|
||||
|
||||
#endif // PERIPHERAL_CLK_CONFIG_H
|
@ -0,0 +1,44 @@
|
||||
/*
|
||||
* Code generated from Atmel Start.
|
||||
*
|
||||
* This file will be overwritten when reconfiguring your Atmel Start project.
|
||||
* Please copy examples or other code you want to keep to a separate file
|
||||
* to avoid losing it when reconfiguring.
|
||||
*/
|
||||
|
||||
#include "driver_init.h"
|
||||
#include <peripheral_clk_config.h>
|
||||
#include <utils.h>
|
||||
#include <hal_init.h>
|
||||
#include <hpl_gclk_base.h>
|
||||
#include <hpl_pm_base.h>
|
||||
|
||||
struct usart_sync_descriptor USART_0;
|
||||
|
||||
void USART_0_PORT_init(void)
|
||||
{
|
||||
|
||||
gpio_set_pin_function(PA04, PINMUX_PA04D_SERCOM0_PAD0);
|
||||
|
||||
gpio_set_pin_function(PA05, PINMUX_PA05D_SERCOM0_PAD1);
|
||||
}
|
||||
|
||||
void USART_0_CLOCK_init(void)
|
||||
{
|
||||
_pm_enable_bus_clock(PM_BUS_APBC, SERCOM0);
|
||||
_gclk_enable_channel(SERCOM0_GCLK_ID_CORE, CONF_GCLK_SERCOM0_CORE_SRC);
|
||||
}
|
||||
|
||||
void USART_0_init(void)
|
||||
{
|
||||
USART_0_CLOCK_init();
|
||||
usart_sync_init(&USART_0, SERCOM0, (void *)NULL);
|
||||
USART_0_PORT_init();
|
||||
}
|
||||
|
||||
void system_init(void)
|
||||
{
|
||||
init_mcu();
|
||||
|
||||
USART_0_init();
|
||||
}
|
@ -0,0 +1,41 @@
|
||||
/*
|
||||
* Code generated from Atmel Start.
|
||||
*
|
||||
* This file will be overwritten when reconfiguring your Atmel Start project.
|
||||
* Please copy examples or other code you want to keep to a separate file
|
||||
* to avoid losing it when reconfiguring.
|
||||
*/
|
||||
#ifndef DRIVER_INIT_INCLUDED
|
||||
#define DRIVER_INIT_INCLUDED
|
||||
|
||||
#include "atmel_start_pins.h"
|
||||
|
||||
#ifdef __cplusplus
|
||||
extern "C" {
|
||||
#endif
|
||||
|
||||
#include <hal_atomic.h>
|
||||
#include <hal_delay.h>
|
||||
#include <hal_gpio.h>
|
||||
#include <hal_init.h>
|
||||
#include <hal_io.h>
|
||||
#include <hal_sleep.h>
|
||||
|
||||
#include <hal_usart_sync.h>
|
||||
|
||||
extern struct usart_sync_descriptor USART_0;
|
||||
|
||||
void USART_0_PORT_init(void);
|
||||
void USART_0_CLOCK_init(void);
|
||||
void USART_0_init(void);
|
||||
|
||||
/**
|
||||
* \brief Perform system initialization, initialize pins and clocks for
|
||||
* peripherals
|
||||
*/
|
||||
void system_init(void);
|
||||
|
||||
#ifdef __cplusplus
|
||||
}
|
||||
#endif
|
||||
#endif // DRIVER_INIT_INCLUDED
|
@ -0,0 +1,23 @@
|
||||
/*
|
||||
* Code generated from Atmel Start.
|
||||
*
|
||||
* This file will be overwritten when reconfiguring your Atmel Start project.
|
||||
* Please copy examples or other code you want to keep to a separate file
|
||||
* to avoid losing it when reconfiguring.
|
||||
*/
|
||||
|
||||
#include "driver_examples.h"
|
||||
#include "driver_init.h"
|
||||
#include "utils.h"
|
||||
|
||||
/**
|
||||
* Example of using USART_0 to write "Hello World" using the IO abstraction.
|
||||
*/
|
||||
void USART_0_example(void)
|
||||
{
|
||||
struct io_descriptor *io;
|
||||
usart_sync_get_io_descriptor(&USART_0, &io);
|
||||
usart_sync_enable(&USART_0);
|
||||
|
||||
io_write(io, (uint8_t *)"Hello World!", 12);
|
||||
}
|
Some files were not shown because too many files have changed in this diff Show More
Reference in New Issue