You cannot select more than 25 topics
Topics must start with a letter or number, can include dashes ('-') and can be up to 35 characters long.
541 lines
117 KiB
HTML
541 lines
117 KiB
HTML
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
|
|
<html xmlns="http://www.w3.org/1999/xhtml">
|
|
<head>
|
|
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
|
|
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
|
|
<meta name="generator" content="Doxygen 1.8.20"/>
|
|
<meta name="viewport" content="width=device-width, initial-scale=1"/>
|
|
<title>SAME54P20A Test Project: /storage/Shared/Documents/Projects/ePenguin/ePenguin-Software-Framework/arch/arm/SAME54/SAME54A/mcu/inc/component/supc.h Source File</title>
|
|
<link href="tabs.css" rel="stylesheet" type="text/css"/>
|
|
<script type="text/javascript" src="jquery.js"></script>
|
|
<script type="text/javascript" src="dynsections.js"></script>
|
|
<link href="search/search.css" rel="stylesheet" type="text/css"/>
|
|
<script type="text/javascript" src="search/searchdata.js"></script>
|
|
<script type="text/javascript" src="search/search.js"></script>
|
|
<link href="doxygen.css" rel="stylesheet" type="text/css" />
|
|
</head>
|
|
<body>
|
|
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
|
|
<div id="titlearea">
|
|
<table cellspacing="0" cellpadding="0">
|
|
<tbody>
|
|
<tr style="height: 56px;">
|
|
<td id="projectalign" style="padding-left: 0.5em;">
|
|
<div id="projectname">SAME54P20A Test Project
|
|
</div>
|
|
</td>
|
|
</tr>
|
|
</tbody>
|
|
</table>
|
|
</div>
|
|
<!-- end header part -->
|
|
<!-- Generated by Doxygen 1.8.20 -->
|
|
<script type="text/javascript">
|
|
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&dn=gpl-2.0.txt GPL-v2 */
|
|
var searchBox = new SearchBox("searchBox", "search",false,'Search');
|
|
/* @license-end */
|
|
</script>
|
|
<script type="text/javascript" src="menudata.js"></script>
|
|
<script type="text/javascript" src="menu.js"></script>
|
|
<script type="text/javascript">
|
|
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&dn=gpl-2.0.txt GPL-v2 */
|
|
$(function() {
|
|
initMenu('',true,false,'search.php','Search');
|
|
$(document).ready(function() { init_search(); });
|
|
});
|
|
/* @license-end */</script>
|
|
<div id="main-nav"></div>
|
|
<!-- window showing the filter options -->
|
|
<div id="MSearchSelectWindow"
|
|
onmouseover="return searchBox.OnSearchSelectShow()"
|
|
onmouseout="return searchBox.OnSearchSelectHide()"
|
|
onkeydown="return searchBox.OnSearchSelectKey(event)">
|
|
</div>
|
|
|
|
<!-- iframe showing the search results (closed by default) -->
|
|
<div id="MSearchResultsWindow">
|
|
<iframe src="javascript:void(0)" frameborder="0"
|
|
name="MSearchResults" id="MSearchResults">
|
|
</iframe>
|
|
</div>
|
|
|
|
<div id="nav-path" class="navpath">
|
|
<ul>
|
|
<li class="navelem"><a class="el" href="dir_ea9599923402ca8ab47fc3e495999dea.html">arch</a></li><li class="navelem"><a class="el" href="dir_9e929c73feaf15d3695ce4c76b483065.html">arm</a></li><li class="navelem"><a class="el" href="dir_58955c0f35a9c3d48181d2be53994c7b.html">SAME54</a></li><li class="navelem"><a class="el" href="dir_09e97e512ca7d4e6cd359f1c5497eeba.html">SAME54A</a></li><li class="navelem"><a class="el" href="dir_4b38d63e5c584a4d6c9001c789e1829f.html">mcu</a></li><li class="navelem"><a class="el" href="dir_d4fc57b996dc082ef023092a5b7d90fc.html">inc</a></li><li class="navelem"><a class="el" href="dir_2bb2e10400507f879251f0324a0a8c7c.html">component</a></li> </ul>
|
|
</div>
|
|
</div><!-- top -->
|
|
<div class="header">
|
|
<div class="headertitle">
|
|
<div class="title">supc.h</div> </div>
|
|
</div><!--header-->
|
|
<div class="contents">
|
|
<a href="component_2supc_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno"> 1</span>  </div>
|
|
<div class="line"><a name="l00030"></a><span class="lineno"> 30</span> <span class="preprocessor">#ifndef _SAME54_SUPC_COMPONENT_</span></div>
|
|
<div class="line"><a name="l00031"></a><span class="lineno"> 31</span> <span class="preprocessor">#define _SAME54_SUPC_COMPONENT_</span></div>
|
|
<div class="line"><a name="l00032"></a><span class="lineno"> 32</span>  </div>
|
|
<div class="line"><a name="l00033"></a><span class="lineno"> 33</span> <span class="comment">/* ========================================================================== */</span></div>
|
|
<div class="line"><a name="l00035"></a><span class="lineno"> 35</span> <span class="comment">/* ========================================================================== */</span></div>
|
|
<div class="line"><a name="l00038"></a><span class="lineno"> 38</span>  </div>
|
|
<div class="line"><a name="l00039"></a><span class="lineno"> 39</span> <span class="preprocessor">#define SUPC_U2407</span></div>
|
|
<div class="line"><a name="l00040"></a><span class="lineno"> 40</span> <span class="preprocessor">#define REV_SUPC 0x110</span></div>
|
|
<div class="line"><a name="l00041"></a><span class="lineno"> 41</span>  </div>
|
|
<div class="line"><a name="l00042"></a><span class="lineno"> 42</span> <span class="comment">/* -------- SUPC_INTENCLR : (SUPC Offset: 0x00) (R/W 32) Interrupt Enable Clear -------- */</span></div>
|
|
<div class="line"><a name="l00043"></a><span class="lineno"> 43</span> <span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span></div>
|
|
<div class="line"><a name="l00044"></a><span class="lineno"><a class="line" href="unionSUPC__INTENCLR__Type.html"> 44</a></span> <span class="keyword">typedef</span> <span class="keyword">union </span>{</div>
|
|
<div class="line"><a name="l00045"></a><span class="lineno"> 45</span>  <span class="keyword">struct </span>{</div>
|
|
<div class="line"><a name="l00046"></a><span class="lineno"><a class="line" href="unionSUPC__INTENCLR__Type.html#aed7efa5e1d8de720d3b9e78ec4b3fc43"> 46</a></span>  uint32_t <a class="code" href="unionSUPC__INTENCLR__Type.html#aed7efa5e1d8de720d3b9e78ec4b3fc43">BOD33RDY</a>:1; </div>
|
|
<div class="line"><a name="l00047"></a><span class="lineno"><a class="line" href="unionSUPC__INTENCLR__Type.html#a532008fa18413107cb0d6c675650845d"> 47</a></span>  uint32_t <a class="code" href="unionSUPC__INTENCLR__Type.html#a532008fa18413107cb0d6c675650845d">BOD33DET</a>:1; </div>
|
|
<div class="line"><a name="l00048"></a><span class="lineno"><a class="line" href="unionSUPC__INTENCLR__Type.html#a8b33bce69dde3a61a8c1f12a5ada1602"> 48</a></span>  uint32_t <a class="code" href="unionSUPC__INTENCLR__Type.html#a8b33bce69dde3a61a8c1f12a5ada1602">B33SRDY</a>:1; </div>
|
|
<div class="line"><a name="l00049"></a><span class="lineno"><a class="line" href="unionSUPC__INTENCLR__Type.html#aee3e552cc49c21d02233e1e08219c5cd"> 49</a></span>  uint32_t :5; </div>
|
|
<div class="line"><a name="l00050"></a><span class="lineno"><a class="line" href="unionSUPC__INTENCLR__Type.html#ae7af0edcaf99853cc079b01c9d0b23ec"> 50</a></span>  uint32_t <a class="code" href="unionSUPC__INTENCLR__Type.html#ae7af0edcaf99853cc079b01c9d0b23ec">VREGRDY</a>:1; </div>
|
|
<div class="line"><a name="l00051"></a><span class="lineno"><a class="line" href="unionSUPC__INTENCLR__Type.html#a332e51d35944663e32796f2065d1d0fa"> 51</a></span>  uint32_t :1; </div>
|
|
<div class="line"><a name="l00052"></a><span class="lineno"><a class="line" href="unionSUPC__INTENCLR__Type.html#ab6b484b4543ecb20f1cc80381c958cec"> 52</a></span>  uint32_t <a class="code" href="unionSUPC__INTENCLR__Type.html#ab6b484b4543ecb20f1cc80381c958cec">VCORERDY</a>:1; </div>
|
|
<div class="line"><a name="l00053"></a><span class="lineno"><a class="line" href="unionSUPC__INTENCLR__Type.html#acaf4fcb384f28371a91339ed94459a47"> 53</a></span>  uint32_t :21; </div>
|
|
<div class="line"><a name="l00054"></a><span class="lineno"><a class="line" href="unionSUPC__INTENCLR__Type.html#a3ad96cc0b3ed44a94d077fe2de3d99e9"> 54</a></span>  } bit; </div>
|
|
<div class="line"><a name="l00055"></a><span class="lineno"><a class="line" href="unionSUPC__INTENCLR__Type.html#aea24b38adde842f3f6393802edb9e19c"> 55</a></span>  uint32_t <a class="code" href="unionSUPC__INTENCLR__Type.html#aea24b38adde842f3f6393802edb9e19c">reg</a>; </div>
|
|
<div class="line"><a name="l00056"></a><span class="lineno"> 56</span> } <a class="code" href="unionSUPC__INTENCLR__Type.html">SUPC_INTENCLR_Type</a>;</div>
|
|
<div class="line"><a name="l00057"></a><span class="lineno"> 57</span> <span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span><span class="preprocessor"></span></div>
|
|
<div class="line"><a name="l00058"></a><span class="lineno"> 58</span>  </div>
|
|
<div class="line"><a name="l00059"></a><span class="lineno"><a class="line" href="component_2supc_8h.html#a862c0a414e75785fcadd029c283721b9"> 59</a></span> <span class="preprocessor">#define SUPC_INTENCLR_OFFSET 0x00 </span></div>
|
|
<div class="line"><a name="l00060"></a><span class="lineno"><a class="line" href="component_2supc_8h.html#ab643753c16be95790e1c97f36a2d00f2"> 60</a></span> <span class="preprocessor">#define SUPC_INTENCLR_RESETVALUE _U_(0x00000000) </span></div>
|
|
<div class="line"><a name="l00062"></a><span class="lineno"><a class="line" href="component_2supc_8h.html#a954d19abdcfd11670af385240501a3f9"> 62</a></span> <span class="preprocessor">#define SUPC_INTENCLR_BOD33RDY_Pos 0 </span></div>
|
|
<div class="line"><a name="l00063"></a><span class="lineno"> 63</span> <span class="preprocessor">#define SUPC_INTENCLR_BOD33RDY (_U_(0x1) << SUPC_INTENCLR_BOD33RDY_Pos)</span></div>
|
|
<div class="line"><a name="l00064"></a><span class="lineno"><a class="line" href="component_2supc_8h.html#a4d834c9e64f232b72df54e3c57a1e856"> 64</a></span> <span class="preprocessor">#define SUPC_INTENCLR_BOD33DET_Pos 1 </span></div>
|
|
<div class="line"><a name="l00065"></a><span class="lineno"> 65</span> <span class="preprocessor">#define SUPC_INTENCLR_BOD33DET (_U_(0x1) << SUPC_INTENCLR_BOD33DET_Pos)</span></div>
|
|
<div class="line"><a name="l00066"></a><span class="lineno"><a class="line" href="component_2supc_8h.html#afd5b33166fc69676fd0792359ee79f79"> 66</a></span> <span class="preprocessor">#define SUPC_INTENCLR_B33SRDY_Pos 2 </span></div>
|
|
<div class="line"><a name="l00067"></a><span class="lineno"> 67</span> <span class="preprocessor">#define SUPC_INTENCLR_B33SRDY (_U_(0x1) << SUPC_INTENCLR_B33SRDY_Pos)</span></div>
|
|
<div class="line"><a name="l00068"></a><span class="lineno"><a class="line" href="component_2supc_8h.html#acd94ac4558ec49e0fff41f22ae82d121"> 68</a></span> <span class="preprocessor">#define SUPC_INTENCLR_VREGRDY_Pos 8 </span></div>
|
|
<div class="line"><a name="l00069"></a><span class="lineno"> 69</span> <span class="preprocessor">#define SUPC_INTENCLR_VREGRDY (_U_(0x1) << SUPC_INTENCLR_VREGRDY_Pos)</span></div>
|
|
<div class="line"><a name="l00070"></a><span class="lineno"><a class="line" href="component_2supc_8h.html#a8c8604b4d2609d6b82ea0a6b230cc09a"> 70</a></span> <span class="preprocessor">#define SUPC_INTENCLR_VCORERDY_Pos 10 </span></div>
|
|
<div class="line"><a name="l00071"></a><span class="lineno"> 71</span> <span class="preprocessor">#define SUPC_INTENCLR_VCORERDY (_U_(0x1) << SUPC_INTENCLR_VCORERDY_Pos)</span></div>
|
|
<div class="line"><a name="l00072"></a><span class="lineno"><a class="line" href="component_2supc_8h.html#a06458e4ed63f79761f95064da8896f5b"> 72</a></span> <span class="preprocessor">#define SUPC_INTENCLR_MASK _U_(0x00000507) </span></div>
|
|
<div class="line"><a name="l00074"></a><span class="lineno"> 74</span> <span class="preprocessor"></span><span class="comment">/* -------- SUPC_INTENSET : (SUPC Offset: 0x04) (R/W 32) Interrupt Enable Set -------- */</span><span class="preprocessor"></span></div>
|
|
<div class="line"><a name="l00075"></a><span class="lineno"> 75</span> <span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span></div>
|
|
<div class="line"><a name="l00076"></a><span class="lineno"><a class="line" href="unionSUPC__INTENSET__Type.html"> 76</a></span> <span class="keyword">typedef</span> <span class="keyword">union </span>{</div>
|
|
<div class="line"><a name="l00077"></a><span class="lineno"> 77</span>  <span class="keyword">struct </span>{</div>
|
|
<div class="line"><a name="l00078"></a><span class="lineno"><a class="line" href="unionSUPC__INTENSET__Type.html#ae4ecedae54ad0d43bb7494ce98304ce6"> 78</a></span>  uint32_t <a class="code" href="unionSUPC__INTENSET__Type.html#ae4ecedae54ad0d43bb7494ce98304ce6">BOD33RDY</a>:1; </div>
|
|
<div class="line"><a name="l00079"></a><span class="lineno"><a class="line" href="unionSUPC__INTENSET__Type.html#a0997376908464041f44ff1fefae5e9d5"> 79</a></span>  uint32_t <a class="code" href="unionSUPC__INTENSET__Type.html#a0997376908464041f44ff1fefae5e9d5">BOD33DET</a>:1; </div>
|
|
<div class="line"><a name="l00080"></a><span class="lineno"><a class="line" href="unionSUPC__INTENSET__Type.html#af96fdef04dd09a476c445ee138e4aaff"> 80</a></span>  uint32_t <a class="code" href="unionSUPC__INTENSET__Type.html#af96fdef04dd09a476c445ee138e4aaff">B33SRDY</a>:1; </div>
|
|
<div class="line"><a name="l00081"></a><span class="lineno"><a class="line" href="unionSUPC__INTENSET__Type.html#a87494c469944b8e801dbd8496f17571a"> 81</a></span>  uint32_t :5; </div>
|
|
<div class="line"><a name="l00082"></a><span class="lineno"><a class="line" href="unionSUPC__INTENSET__Type.html#a9764f3c1f2190059629173ee7ba6b8dd"> 82</a></span>  uint32_t <a class="code" href="unionSUPC__INTENSET__Type.html#a9764f3c1f2190059629173ee7ba6b8dd">VREGRDY</a>:1; </div>
|
|
<div class="line"><a name="l00083"></a><span class="lineno"><a class="line" href="unionSUPC__INTENSET__Type.html#a2a030b128b4bb8ec444ace6c4667cce8"> 83</a></span>  uint32_t :1; </div>
|
|
<div class="line"><a name="l00084"></a><span class="lineno"><a class="line" href="unionSUPC__INTENSET__Type.html#aa4a52ba72f86e763c4c791401f15a3a4"> 84</a></span>  uint32_t <a class="code" href="unionSUPC__INTENSET__Type.html#aa4a52ba72f86e763c4c791401f15a3a4">VCORERDY</a>:1; </div>
|
|
<div class="line"><a name="l00085"></a><span class="lineno"><a class="line" href="unionSUPC__INTENSET__Type.html#a130d16ee867a7e86df87541f7eb14921"> 85</a></span>  uint32_t :21; </div>
|
|
<div class="line"><a name="l00086"></a><span class="lineno"><a class="line" href="unionSUPC__INTENSET__Type.html#a015da73b58e1b366825f81dab3160a7d"> 86</a></span>  } bit; </div>
|
|
<div class="line"><a name="l00087"></a><span class="lineno"><a class="line" href="unionSUPC__INTENSET__Type.html#a80dc7f0862612a754b40f832f8b1815c"> 87</a></span>  uint32_t <a class="code" href="unionSUPC__INTENSET__Type.html#a80dc7f0862612a754b40f832f8b1815c">reg</a>; </div>
|
|
<div class="line"><a name="l00088"></a><span class="lineno"> 88</span> } <a class="code" href="unionSUPC__INTENSET__Type.html">SUPC_INTENSET_Type</a>;</div>
|
|
<div class="line"><a name="l00089"></a><span class="lineno"> 89</span> <span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span><span class="preprocessor"></span></div>
|
|
<div class="line"><a name="l00090"></a><span class="lineno"> 90</span>  </div>
|
|
<div class="line"><a name="l00091"></a><span class="lineno"><a class="line" href="component_2supc_8h.html#ac6edb7e9d646fce1d152b001eb7c3498"> 91</a></span> <span class="preprocessor">#define SUPC_INTENSET_OFFSET 0x04 </span></div>
|
|
<div class="line"><a name="l00092"></a><span class="lineno"><a class="line" href="component_2supc_8h.html#ade21ffefb957ba393b2251437347bd30"> 92</a></span> <span class="preprocessor">#define SUPC_INTENSET_RESETVALUE _U_(0x00000000) </span></div>
|
|
<div class="line"><a name="l00094"></a><span class="lineno"><a class="line" href="component_2supc_8h.html#ac69cfc3d29da8df911624bea5c6ab276"> 94</a></span> <span class="preprocessor">#define SUPC_INTENSET_BOD33RDY_Pos 0 </span></div>
|
|
<div class="line"><a name="l00095"></a><span class="lineno"> 95</span> <span class="preprocessor">#define SUPC_INTENSET_BOD33RDY (_U_(0x1) << SUPC_INTENSET_BOD33RDY_Pos)</span></div>
|
|
<div class="line"><a name="l00096"></a><span class="lineno"><a class="line" href="component_2supc_8h.html#a6217695225807518cf2378fae92dcf6d"> 96</a></span> <span class="preprocessor">#define SUPC_INTENSET_BOD33DET_Pos 1 </span></div>
|
|
<div class="line"><a name="l00097"></a><span class="lineno"> 97</span> <span class="preprocessor">#define SUPC_INTENSET_BOD33DET (_U_(0x1) << SUPC_INTENSET_BOD33DET_Pos)</span></div>
|
|
<div class="line"><a name="l00098"></a><span class="lineno"><a class="line" href="component_2supc_8h.html#aab709d13b11235927bc34d9b00ad23b9"> 98</a></span> <span class="preprocessor">#define SUPC_INTENSET_B33SRDY_Pos 2 </span></div>
|
|
<div class="line"><a name="l00099"></a><span class="lineno"> 99</span> <span class="preprocessor">#define SUPC_INTENSET_B33SRDY (_U_(0x1) << SUPC_INTENSET_B33SRDY_Pos)</span></div>
|
|
<div class="line"><a name="l00100"></a><span class="lineno"><a class="line" href="component_2supc_8h.html#a00dc8c27e11d3e23195aeb5ad0fe2ec5"> 100</a></span> <span class="preprocessor">#define SUPC_INTENSET_VREGRDY_Pos 8 </span></div>
|
|
<div class="line"><a name="l00101"></a><span class="lineno"> 101</span> <span class="preprocessor">#define SUPC_INTENSET_VREGRDY (_U_(0x1) << SUPC_INTENSET_VREGRDY_Pos)</span></div>
|
|
<div class="line"><a name="l00102"></a><span class="lineno"><a class="line" href="component_2supc_8h.html#a5bf08743cfe61bf1be9c16ef7fa1f0d8"> 102</a></span> <span class="preprocessor">#define SUPC_INTENSET_VCORERDY_Pos 10 </span></div>
|
|
<div class="line"><a name="l00103"></a><span class="lineno"> 103</span> <span class="preprocessor">#define SUPC_INTENSET_VCORERDY (_U_(0x1) << SUPC_INTENSET_VCORERDY_Pos)</span></div>
|
|
<div class="line"><a name="l00104"></a><span class="lineno"><a class="line" href="component_2supc_8h.html#ac930c399ced8d8461880977b8a0c9ae7"> 104</a></span> <span class="preprocessor">#define SUPC_INTENSET_MASK _U_(0x00000507) </span></div>
|
|
<div class="line"><a name="l00106"></a><span class="lineno"> 106</span> <span class="preprocessor"></span><span class="comment">/* -------- SUPC_INTFLAG : (SUPC Offset: 0x08) (R/W 32) Interrupt Flag Status and Clear -------- */</span><span class="preprocessor"></span></div>
|
|
<div class="line"><a name="l00107"></a><span class="lineno"> 107</span> <span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span></div>
|
|
<div class="line"><a name="l00108"></a><span class="lineno"><a class="line" href="unionSUPC__INTFLAG__Type.html"> 108</a></span> <span class="keyword">typedef</span> <span class="keyword">union </span>{ <span class="comment">// __I to avoid read-modify-write on write-to-clear register</span></div>
|
|
<div class="line"><a name="l00109"></a><span class="lineno"> 109</span>  <span class="keyword">struct </span>{</div>
|
|
<div class="line"><a name="l00110"></a><span class="lineno"><a class="line" href="unionSUPC__INTFLAG__Type.html#a94f85e67b2fc89f1150b7251074f02c8"> 110</a></span>  __I uint32_t <a class="code" href="unionSUPC__INTFLAG__Type.html#a94f85e67b2fc89f1150b7251074f02c8">BOD33RDY</a>:1; </div>
|
|
<div class="line"><a name="l00111"></a><span class="lineno"><a class="line" href="unionSUPC__INTFLAG__Type.html#a93b81318aa7c081c58bb8f7c473b16f1"> 111</a></span>  __I uint32_t <a class="code" href="unionSUPC__INTFLAG__Type.html#a93b81318aa7c081c58bb8f7c473b16f1">BOD33DET</a>:1; </div>
|
|
<div class="line"><a name="l00112"></a><span class="lineno"><a class="line" href="unionSUPC__INTFLAG__Type.html#a39ff7b403a9e6bb62752ab26c66ffb4f"> 112</a></span>  __I uint32_t <a class="code" href="unionSUPC__INTFLAG__Type.html#a39ff7b403a9e6bb62752ab26c66ffb4f">B33SRDY</a>:1; </div>
|
|
<div class="line"><a name="l00113"></a><span class="lineno"><a class="line" href="unionSUPC__INTFLAG__Type.html#aa377e3ec403c63473c17b72d3120b2cb"> 113</a></span>  __I <a class="code" href="unionSUPC__INTFLAG__Type.html#aa377e3ec403c63473c17b72d3120b2cb">uint32_t</a> :5; </div>
|
|
<div class="line"><a name="l00114"></a><span class="lineno"><a class="line" href="unionSUPC__INTFLAG__Type.html#a47ca7982c4e635bf4aed4f6b4e412bcc"> 114</a></span>  __I uint32_t <a class="code" href="unionSUPC__INTFLAG__Type.html#a47ca7982c4e635bf4aed4f6b4e412bcc">VREGRDY</a>:1; </div>
|
|
<div class="line"><a name="l00115"></a><span class="lineno"> 115</span>  __I uint32_t :1; </div>
|
|
<div class="line"><a name="l00116"></a><span class="lineno"><a class="line" href="unionSUPC__INTFLAG__Type.html#a1f839bfb2f6021d723bd9e4ad0fede0c"> 116</a></span>  __I uint32_t <a class="code" href="unionSUPC__INTFLAG__Type.html#a1f839bfb2f6021d723bd9e4ad0fede0c">VCORERDY</a>:1; </div>
|
|
<div class="line"><a name="l00117"></a><span class="lineno"> 117</span>  __I uint32_t :21; </div>
|
|
<div class="line"><a name="l00118"></a><span class="lineno"><a class="line" href="unionSUPC__INTFLAG__Type.html#a673661ec08e25cc5b6e01ec2acc1f151"> 118</a></span>  } bit; </div>
|
|
<div class="line"><a name="l00119"></a><span class="lineno"><a class="line" href="unionSUPC__INTFLAG__Type.html#a4c976ac85e9e0810164aefaf2843ce40"> 119</a></span>  uint32_t <a class="code" href="unionSUPC__INTFLAG__Type.html#a4c976ac85e9e0810164aefaf2843ce40">reg</a>; </div>
|
|
<div class="line"><a name="l00120"></a><span class="lineno"> 120</span> } <a class="code" href="unionSUPC__INTFLAG__Type.html">SUPC_INTFLAG_Type</a>;</div>
|
|
<div class="line"><a name="l00121"></a><span class="lineno"> 121</span> <span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span><span class="preprocessor"></span></div>
|
|
<div class="line"><a name="l00122"></a><span class="lineno"> 122</span>  </div>
|
|
<div class="line"><a name="l00123"></a><span class="lineno"><a class="line" href="component_2supc_8h.html#a4a1936e3961dcf8381f7aefdc7c731e6"> 123</a></span> <span class="preprocessor">#define SUPC_INTFLAG_OFFSET 0x08 </span></div>
|
|
<div class="line"><a name="l00124"></a><span class="lineno"><a class="line" href="component_2supc_8h.html#a60a6836752746b29b54cdc022db491d7"> 124</a></span> <span class="preprocessor">#define SUPC_INTFLAG_RESETVALUE _U_(0x00000000) </span></div>
|
|
<div class="line"><a name="l00126"></a><span class="lineno"><a class="line" href="component_2supc_8h.html#af80966801c44d7af52664d4a6f42cb3d"> 126</a></span> <span class="preprocessor">#define SUPC_INTFLAG_BOD33RDY_Pos 0 </span></div>
|
|
<div class="line"><a name="l00127"></a><span class="lineno"> 127</span> <span class="preprocessor">#define SUPC_INTFLAG_BOD33RDY (_U_(0x1) << SUPC_INTFLAG_BOD33RDY_Pos)</span></div>
|
|
<div class="line"><a name="l00128"></a><span class="lineno"><a class="line" href="component_2supc_8h.html#ad6a0ea7c9faa1134b7acb761f8ce7f70"> 128</a></span> <span class="preprocessor">#define SUPC_INTFLAG_BOD33DET_Pos 1 </span></div>
|
|
<div class="line"><a name="l00129"></a><span class="lineno"> 129</span> <span class="preprocessor">#define SUPC_INTFLAG_BOD33DET (_U_(0x1) << SUPC_INTFLAG_BOD33DET_Pos)</span></div>
|
|
<div class="line"><a name="l00130"></a><span class="lineno"><a class="line" href="component_2supc_8h.html#a9ba8d2269aee5eaf5767eafc21a25a45"> 130</a></span> <span class="preprocessor">#define SUPC_INTFLAG_B33SRDY_Pos 2 </span></div>
|
|
<div class="line"><a name="l00131"></a><span class="lineno"> 131</span> <span class="preprocessor">#define SUPC_INTFLAG_B33SRDY (_U_(0x1) << SUPC_INTFLAG_B33SRDY_Pos)</span></div>
|
|
<div class="line"><a name="l00132"></a><span class="lineno"><a class="line" href="component_2supc_8h.html#a21172349ab663fd4936c424e182852c4"> 132</a></span> <span class="preprocessor">#define SUPC_INTFLAG_VREGRDY_Pos 8 </span></div>
|
|
<div class="line"><a name="l00133"></a><span class="lineno"> 133</span> <span class="preprocessor">#define SUPC_INTFLAG_VREGRDY (_U_(0x1) << SUPC_INTFLAG_VREGRDY_Pos)</span></div>
|
|
<div class="line"><a name="l00134"></a><span class="lineno"><a class="line" href="component_2supc_8h.html#aaeba608dacc3c599875844b88ba14df5"> 134</a></span> <span class="preprocessor">#define SUPC_INTFLAG_VCORERDY_Pos 10 </span></div>
|
|
<div class="line"><a name="l00135"></a><span class="lineno"> 135</span> <span class="preprocessor">#define SUPC_INTFLAG_VCORERDY (_U_(0x1) << SUPC_INTFLAG_VCORERDY_Pos)</span></div>
|
|
<div class="line"><a name="l00136"></a><span class="lineno"><a class="line" href="component_2supc_8h.html#a051957abcc7254347a25132c1e090521"> 136</a></span> <span class="preprocessor">#define SUPC_INTFLAG_MASK _U_(0x00000507) </span></div>
|
|
<div class="line"><a name="l00138"></a><span class="lineno"> 138</span> <span class="preprocessor"></span><span class="comment">/* -------- SUPC_STATUS : (SUPC Offset: 0x0C) (R/ 32) Power and Clocks Status -------- */</span><span class="preprocessor"></span></div>
|
|
<div class="line"><a name="l00139"></a><span class="lineno"> 139</span> <span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span></div>
|
|
<div class="line"><a name="l00140"></a><span class="lineno"><a class="line" href="unionSUPC__STATUS__Type.html"> 140</a></span> <span class="keyword">typedef</span> <span class="keyword">union </span>{</div>
|
|
<div class="line"><a name="l00141"></a><span class="lineno"> 141</span>  <span class="keyword">struct </span>{</div>
|
|
<div class="line"><a name="l00142"></a><span class="lineno"><a class="line" href="unionSUPC__STATUS__Type.html#aead822464d252c14ba5996bf9b167c2c"> 142</a></span>  uint32_t <a class="code" href="unionSUPC__STATUS__Type.html#aead822464d252c14ba5996bf9b167c2c">BOD33RDY</a>:1; </div>
|
|
<div class="line"><a name="l00143"></a><span class="lineno"><a class="line" href="unionSUPC__STATUS__Type.html#a95f074e08513e85b4b96323720bd9a5c"> 143</a></span>  uint32_t <a class="code" href="unionSUPC__STATUS__Type.html#a95f074e08513e85b4b96323720bd9a5c">BOD33DET</a>:1; </div>
|
|
<div class="line"><a name="l00144"></a><span class="lineno"><a class="line" href="unionSUPC__STATUS__Type.html#aefe6200b9771ad9b27603734f1762281"> 144</a></span>  uint32_t <a class="code" href="unionSUPC__STATUS__Type.html#aefe6200b9771ad9b27603734f1762281">B33SRDY</a>:1; </div>
|
|
<div class="line"><a name="l00145"></a><span class="lineno"><a class="line" href="unionSUPC__STATUS__Type.html#a6d0842bedaf7343b2c2fd06f43e6b893"> 145</a></span>  uint32_t :5; </div>
|
|
<div class="line"><a name="l00146"></a><span class="lineno"><a class="line" href="unionSUPC__STATUS__Type.html#a0a096aff02454e61d1326dcbea8115ab"> 146</a></span>  uint32_t <a class="code" href="unionSUPC__STATUS__Type.html#a0a096aff02454e61d1326dcbea8115ab">VREGRDY</a>:1; </div>
|
|
<div class="line"><a name="l00147"></a><span class="lineno"><a class="line" href="unionSUPC__STATUS__Type.html#a814ef245a57ad915c352b541bba1450a"> 147</a></span>  uint32_t :1; </div>
|
|
<div class="line"><a name="l00148"></a><span class="lineno"><a class="line" href="unionSUPC__STATUS__Type.html#a9dea8944f70ea57248fdbc9064316a02"> 148</a></span>  uint32_t <a class="code" href="unionSUPC__STATUS__Type.html#a9dea8944f70ea57248fdbc9064316a02">VCORERDY</a>:1; </div>
|
|
<div class="line"><a name="l00149"></a><span class="lineno"><a class="line" href="unionSUPC__STATUS__Type.html#aa0ec4276eaa6f03dc0946d7ea439b4a8"> 149</a></span>  uint32_t :21; </div>
|
|
<div class="line"><a name="l00150"></a><span class="lineno"><a class="line" href="unionSUPC__STATUS__Type.html#ae7c69ec751c8a0e23e124ec74f53b6dd"> 150</a></span>  } bit; </div>
|
|
<div class="line"><a name="l00151"></a><span class="lineno"><a class="line" href="unionSUPC__STATUS__Type.html#ac6d12ca8d7d369c780a6195a8e59e271"> 151</a></span>  uint32_t <a class="code" href="unionSUPC__STATUS__Type.html#ac6d12ca8d7d369c780a6195a8e59e271">reg</a>; </div>
|
|
<div class="line"><a name="l00152"></a><span class="lineno"> 152</span> } <a class="code" href="unionSUPC__STATUS__Type.html">SUPC_STATUS_Type</a>;</div>
|
|
<div class="line"><a name="l00153"></a><span class="lineno"> 153</span> <span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span><span class="preprocessor"></span></div>
|
|
<div class="line"><a name="l00154"></a><span class="lineno"> 154</span>  </div>
|
|
<div class="line"><a name="l00155"></a><span class="lineno"><a class="line" href="component_2supc_8h.html#a4617aca8bde40b6eb9b020c5e70e6d60"> 155</a></span> <span class="preprocessor">#define SUPC_STATUS_OFFSET 0x0C </span></div>
|
|
<div class="line"><a name="l00156"></a><span class="lineno"><a class="line" href="component_2supc_8h.html#a765bc7bc8c1ca7e33adb522877a83b47"> 156</a></span> <span class="preprocessor">#define SUPC_STATUS_RESETVALUE _U_(0x00000000) </span></div>
|
|
<div class="line"><a name="l00158"></a><span class="lineno"><a class="line" href="component_2supc_8h.html#af28b8cca5834986d6ad4d40e0dbc65ea"> 158</a></span> <span class="preprocessor">#define SUPC_STATUS_BOD33RDY_Pos 0 </span></div>
|
|
<div class="line"><a name="l00159"></a><span class="lineno"> 159</span> <span class="preprocessor">#define SUPC_STATUS_BOD33RDY (_U_(0x1) << SUPC_STATUS_BOD33RDY_Pos)</span></div>
|
|
<div class="line"><a name="l00160"></a><span class="lineno"><a class="line" href="component_2supc_8h.html#a714440cf06994c73315b516b72c45fd3"> 160</a></span> <span class="preprocessor">#define SUPC_STATUS_BOD33DET_Pos 1 </span></div>
|
|
<div class="line"><a name="l00161"></a><span class="lineno"> 161</span> <span class="preprocessor">#define SUPC_STATUS_BOD33DET (_U_(0x1) << SUPC_STATUS_BOD33DET_Pos)</span></div>
|
|
<div class="line"><a name="l00162"></a><span class="lineno"><a class="line" href="component_2supc_8h.html#a02dfae77377b222f7184a37406bd3ed9"> 162</a></span> <span class="preprocessor">#define SUPC_STATUS_B33SRDY_Pos 2 </span></div>
|
|
<div class="line"><a name="l00163"></a><span class="lineno"> 163</span> <span class="preprocessor">#define SUPC_STATUS_B33SRDY (_U_(0x1) << SUPC_STATUS_B33SRDY_Pos)</span></div>
|
|
<div class="line"><a name="l00164"></a><span class="lineno"><a class="line" href="component_2supc_8h.html#a450b4ee943dc677770fc3b4553280839"> 164</a></span> <span class="preprocessor">#define SUPC_STATUS_VREGRDY_Pos 8 </span></div>
|
|
<div class="line"><a name="l00165"></a><span class="lineno"> 165</span> <span class="preprocessor">#define SUPC_STATUS_VREGRDY (_U_(0x1) << SUPC_STATUS_VREGRDY_Pos)</span></div>
|
|
<div class="line"><a name="l00166"></a><span class="lineno"><a class="line" href="component_2supc_8h.html#a9e2da182cb656e1be25d3f719b006cd4"> 166</a></span> <span class="preprocessor">#define SUPC_STATUS_VCORERDY_Pos 10 </span></div>
|
|
<div class="line"><a name="l00167"></a><span class="lineno"> 167</span> <span class="preprocessor">#define SUPC_STATUS_VCORERDY (_U_(0x1) << SUPC_STATUS_VCORERDY_Pos)</span></div>
|
|
<div class="line"><a name="l00168"></a><span class="lineno"><a class="line" href="component_2supc_8h.html#acaccc4b9e1b787f7d567610ed042bb68"> 168</a></span> <span class="preprocessor">#define SUPC_STATUS_MASK _U_(0x00000507) </span></div>
|
|
<div class="line"><a name="l00170"></a><span class="lineno"> 170</span> <span class="preprocessor"></span><span class="comment">/* -------- SUPC_BOD33 : (SUPC Offset: 0x10) (R/W 32) BOD33 Control -------- */</span><span class="preprocessor"></span></div>
|
|
<div class="line"><a name="l00171"></a><span class="lineno"> 171</span> <span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span></div>
|
|
<div class="line"><a name="l00172"></a><span class="lineno"><a class="line" href="unionSUPC__BOD33__Type.html"> 172</a></span> <span class="keyword">typedef</span> <span class="keyword">union </span>{</div>
|
|
<div class="line"><a name="l00173"></a><span class="lineno"> 173</span>  <span class="keyword">struct </span>{</div>
|
|
<div class="line"><a name="l00174"></a><span class="lineno"><a class="line" href="unionSUPC__BOD33__Type.html#a5cf87982a75f8e5dad295c7b70084f91"> 174</a></span>  uint32_t :1; </div>
|
|
<div class="line"><a name="l00175"></a><span class="lineno"><a class="line" href="unionSUPC__BOD33__Type.html#a546475e8205c0fa141b2e6781e5e172c"> 175</a></span>  uint32_t <a class="code" href="unionSUPC__BOD33__Type.html#a546475e8205c0fa141b2e6781e5e172c">ENABLE</a>:1; </div>
|
|
<div class="line"><a name="l00176"></a><span class="lineno"><a class="line" href="unionSUPC__BOD33__Type.html#a81f382bf9e25ae45135ad475cdb63428"> 176</a></span>  uint32_t <a class="code" href="unionSUPC__BOD33__Type.html#a81f382bf9e25ae45135ad475cdb63428">ACTION</a>:2; </div>
|
|
<div class="line"><a name="l00177"></a><span class="lineno"><a class="line" href="unionSUPC__BOD33__Type.html#a7694275b70a26a4c81f1240122ad544f"> 177</a></span>  uint32_t <a class="code" href="unionSUPC__BOD33__Type.html#a7694275b70a26a4c81f1240122ad544f">STDBYCFG</a>:1; </div>
|
|
<div class="line"><a name="l00178"></a><span class="lineno"><a class="line" href="unionSUPC__BOD33__Type.html#a2656904e62bd1960a15a421bd7ffcd61"> 178</a></span>  uint32_t <a class="code" href="unionSUPC__BOD33__Type.html#a2656904e62bd1960a15a421bd7ffcd61">RUNSTDBY</a>:1; </div>
|
|
<div class="line"><a name="l00179"></a><span class="lineno"><a class="line" href="unionSUPC__BOD33__Type.html#a5c0fdbb5cdb2bc5c4a6e5a81b3fbbc31"> 179</a></span>  uint32_t <a class="code" href="unionSUPC__BOD33__Type.html#a5c0fdbb5cdb2bc5c4a6e5a81b3fbbc31">RUNHIB</a>:1; </div>
|
|
<div class="line"><a name="l00180"></a><span class="lineno"><a class="line" href="unionSUPC__BOD33__Type.html#a3c038cf8e7cc4e909fbf4b92a81ed91a"> 180</a></span>  uint32_t <a class="code" href="unionSUPC__BOD33__Type.html#a3c038cf8e7cc4e909fbf4b92a81ed91a">RUNBKUP</a>:1; </div>
|
|
<div class="line"><a name="l00181"></a><span class="lineno"><a class="line" href="unionSUPC__BOD33__Type.html#a61e4e2ea6345ecd8d21043d17393e60a"> 181</a></span>  uint32_t <a class="code" href="unionSUPC__BOD33__Type.html#a61e4e2ea6345ecd8d21043d17393e60a">HYST</a>:4; </div>
|
|
<div class="line"><a name="l00182"></a><span class="lineno"><a class="line" href="unionSUPC__BOD33__Type.html#abd27fe81682e7389bb6337a167c5ef0e"> 182</a></span>  uint32_t <a class="code" href="unionSUPC__BOD33__Type.html#abd27fe81682e7389bb6337a167c5ef0e">PSEL</a>:3; </div>
|
|
<div class="line"><a name="l00183"></a><span class="lineno"><a class="line" href="unionSUPC__BOD33__Type.html#aeab3c9c2fc7fef888951ac7a338a0dc9"> 183</a></span>  uint32_t :1; </div>
|
|
<div class="line"><a name="l00184"></a><span class="lineno"><a class="line" href="unionSUPC__BOD33__Type.html#a1c6203ee8c716b16b286d200b6a0b1d0"> 184</a></span>  uint32_t <a class="code" href="unionSUPC__BOD33__Type.html#a1c6203ee8c716b16b286d200b6a0b1d0">LEVEL</a>:8; </div>
|
|
<div class="line"><a name="l00185"></a><span class="lineno"><a class="line" href="unionSUPC__BOD33__Type.html#aced224dd21b5ce692dfe6a9c225136c1"> 185</a></span>  uint32_t <a class="code" href="unionSUPC__BOD33__Type.html#aced224dd21b5ce692dfe6a9c225136c1">VBATLEVEL</a>:8; </div>
|
|
<div class="line"><a name="l00186"></a><span class="lineno"><a class="line" href="unionSUPC__BOD33__Type.html#a9a2c6bfefa1a723bed033c090b7cbde0"> 186</a></span>  } bit; </div>
|
|
<div class="line"><a name="l00187"></a><span class="lineno"><a class="line" href="unionSUPC__BOD33__Type.html#aea629f4a1e9cb8c13de4cc385e11d765"> 187</a></span>  uint32_t <a class="code" href="unionSUPC__BOD33__Type.html#aea629f4a1e9cb8c13de4cc385e11d765">reg</a>; </div>
|
|
<div class="line"><a name="l00188"></a><span class="lineno"> 188</span> } <a class="code" href="unionSUPC__BOD33__Type.html">SUPC_BOD33_Type</a>;</div>
|
|
<div class="line"><a name="l00189"></a><span class="lineno"> 189</span> <span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span><span class="preprocessor"></span></div>
|
|
<div class="line"><a name="l00190"></a><span class="lineno"> 190</span>  </div>
|
|
<div class="line"><a name="l00191"></a><span class="lineno"><a class="line" href="component_2supc_8h.html#a49a799aaafe952446af4eae5679e0444"> 191</a></span> <span class="preprocessor">#define SUPC_BOD33_OFFSET 0x10 </span></div>
|
|
<div class="line"><a name="l00192"></a><span class="lineno"><a class="line" href="component_2supc_8h.html#aba0a023335662f4a3c7efedb5439c0cd"> 192</a></span> <span class="preprocessor">#define SUPC_BOD33_RESETVALUE _U_(0x00000000) </span></div>
|
|
<div class="line"><a name="l00194"></a><span class="lineno"><a class="line" href="component_2supc_8h.html#a6c2cdcd3f5977215335972b1df0c0f09"> 194</a></span> <span class="preprocessor">#define SUPC_BOD33_ENABLE_Pos 1 </span></div>
|
|
<div class="line"><a name="l00195"></a><span class="lineno"> 195</span> <span class="preprocessor">#define SUPC_BOD33_ENABLE (_U_(0x1) << SUPC_BOD33_ENABLE_Pos)</span></div>
|
|
<div class="line"><a name="l00196"></a><span class="lineno"><a class="line" href="component_2supc_8h.html#a8e1dbd232c21c8618d6ee2ea49c093ad"> 196</a></span> <span class="preprocessor">#define SUPC_BOD33_ACTION_Pos 2 </span></div>
|
|
<div class="line"><a name="l00197"></a><span class="lineno"> 197</span> <span class="preprocessor">#define SUPC_BOD33_ACTION_Msk (_U_(0x3) << SUPC_BOD33_ACTION_Pos)</span></div>
|
|
<div class="line"><a name="l00198"></a><span class="lineno"> 198</span> <span class="preprocessor">#define SUPC_BOD33_ACTION(value) (SUPC_BOD33_ACTION_Msk & ((value) << SUPC_BOD33_ACTION_Pos))</span></div>
|
|
<div class="line"><a name="l00199"></a><span class="lineno"><a class="line" href="component_2supc_8h.html#afc3d193080f968fdcb16a5f927097593"> 199</a></span> <span class="preprocessor">#define SUPC_BOD33_ACTION_NONE_Val _U_(0x0) </span></div>
|
|
<div class="line"><a name="l00200"></a><span class="lineno"><a class="line" href="component_2supc_8h.html#ab8c0721cf662d300e2a5acb1d517a1d4"> 200</a></span> <span class="preprocessor">#define SUPC_BOD33_ACTION_RESET_Val _U_(0x1) </span></div>
|
|
<div class="line"><a name="l00201"></a><span class="lineno"><a class="line" href="component_2supc_8h.html#a233a44ba6e1e663e692832cf2bb74afe"> 201</a></span> <span class="preprocessor">#define SUPC_BOD33_ACTION_INT_Val _U_(0x2) </span></div>
|
|
<div class="line"><a name="l00202"></a><span class="lineno"><a class="line" href="component_2supc_8h.html#a154a98779bef7cb80f43330e6d981d1a"> 202</a></span> <span class="preprocessor">#define SUPC_BOD33_ACTION_BKUP_Val _U_(0x3) </span></div>
|
|
<div class="line"><a name="l00203"></a><span class="lineno"> 203</span> <span class="preprocessor">#define SUPC_BOD33_ACTION_NONE (SUPC_BOD33_ACTION_NONE_Val << SUPC_BOD33_ACTION_Pos)</span></div>
|
|
<div class="line"><a name="l00204"></a><span class="lineno"> 204</span> <span class="preprocessor">#define SUPC_BOD33_ACTION_RESET (SUPC_BOD33_ACTION_RESET_Val << SUPC_BOD33_ACTION_Pos)</span></div>
|
|
<div class="line"><a name="l00205"></a><span class="lineno"> 205</span> <span class="preprocessor">#define SUPC_BOD33_ACTION_INT (SUPC_BOD33_ACTION_INT_Val << SUPC_BOD33_ACTION_Pos)</span></div>
|
|
<div class="line"><a name="l00206"></a><span class="lineno"> 206</span> <span class="preprocessor">#define SUPC_BOD33_ACTION_BKUP (SUPC_BOD33_ACTION_BKUP_Val << SUPC_BOD33_ACTION_Pos)</span></div>
|
|
<div class="line"><a name="l00207"></a><span class="lineno"><a class="line" href="component_2supc_8h.html#a4a8dff4a124b3db4f0fc4d1278ed6359"> 207</a></span> <span class="preprocessor">#define SUPC_BOD33_STDBYCFG_Pos 4 </span></div>
|
|
<div class="line"><a name="l00208"></a><span class="lineno"> 208</span> <span class="preprocessor">#define SUPC_BOD33_STDBYCFG (_U_(0x1) << SUPC_BOD33_STDBYCFG_Pos)</span></div>
|
|
<div class="line"><a name="l00209"></a><span class="lineno"><a class="line" href="component_2supc_8h.html#a01cbe9b7d7833fa8ca247b4527ecbde8"> 209</a></span> <span class="preprocessor">#define SUPC_BOD33_RUNSTDBY_Pos 5 </span></div>
|
|
<div class="line"><a name="l00210"></a><span class="lineno"> 210</span> <span class="preprocessor">#define SUPC_BOD33_RUNSTDBY (_U_(0x1) << SUPC_BOD33_RUNSTDBY_Pos)</span></div>
|
|
<div class="line"><a name="l00211"></a><span class="lineno"><a class="line" href="component_2supc_8h.html#ad92350a06e56bb9323f6c19b0324c62a"> 211</a></span> <span class="preprocessor">#define SUPC_BOD33_RUNHIB_Pos 6 </span></div>
|
|
<div class="line"><a name="l00212"></a><span class="lineno"> 212</span> <span class="preprocessor">#define SUPC_BOD33_RUNHIB (_U_(0x1) << SUPC_BOD33_RUNHIB_Pos)</span></div>
|
|
<div class="line"><a name="l00213"></a><span class="lineno"><a class="line" href="component_2supc_8h.html#a53db2caae11323b5b339d18acc5c9148"> 213</a></span> <span class="preprocessor">#define SUPC_BOD33_RUNBKUP_Pos 7 </span></div>
|
|
<div class="line"><a name="l00214"></a><span class="lineno"> 214</span> <span class="preprocessor">#define SUPC_BOD33_RUNBKUP (_U_(0x1) << SUPC_BOD33_RUNBKUP_Pos)</span></div>
|
|
<div class="line"><a name="l00215"></a><span class="lineno"><a class="line" href="component_2supc_8h.html#a40994235f4a9f35dbb33c7ff867f432f"> 215</a></span> <span class="preprocessor">#define SUPC_BOD33_HYST_Pos 8 </span></div>
|
|
<div class="line"><a name="l00216"></a><span class="lineno"> 216</span> <span class="preprocessor">#define SUPC_BOD33_HYST_Msk (_U_(0xF) << SUPC_BOD33_HYST_Pos)</span></div>
|
|
<div class="line"><a name="l00217"></a><span class="lineno"> 217</span> <span class="preprocessor">#define SUPC_BOD33_HYST(value) (SUPC_BOD33_HYST_Msk & ((value) << SUPC_BOD33_HYST_Pos))</span></div>
|
|
<div class="line"><a name="l00218"></a><span class="lineno"><a class="line" href="component_2supc_8h.html#a749aed0ecd13c1a62c80e107cfe7e31f"> 218</a></span> <span class="preprocessor">#define SUPC_BOD33_PSEL_Pos 12 </span></div>
|
|
<div class="line"><a name="l00219"></a><span class="lineno"> 219</span> <span class="preprocessor">#define SUPC_BOD33_PSEL_Msk (_U_(0x7) << SUPC_BOD33_PSEL_Pos)</span></div>
|
|
<div class="line"><a name="l00220"></a><span class="lineno"> 220</span> <span class="preprocessor">#define SUPC_BOD33_PSEL(value) (SUPC_BOD33_PSEL_Msk & ((value) << SUPC_BOD33_PSEL_Pos))</span></div>
|
|
<div class="line"><a name="l00221"></a><span class="lineno"><a class="line" href="component_2supc_8h.html#a77863b79aa62adf9d220e2719c990a57"> 221</a></span> <span class="preprocessor">#define SUPC_BOD33_PSEL_NODIV_Val _U_(0x0) </span></div>
|
|
<div class="line"><a name="l00222"></a><span class="lineno"><a class="line" href="component_2supc_8h.html#a296753b7af0e528a1e3cb2bb50795d3b"> 222</a></span> <span class="preprocessor">#define SUPC_BOD33_PSEL_DIV4_Val _U_(0x1) </span></div>
|
|
<div class="line"><a name="l00223"></a><span class="lineno"><a class="line" href="component_2supc_8h.html#ae1a6fa310bec936ae5cdc61ad935ba08"> 223</a></span> <span class="preprocessor">#define SUPC_BOD33_PSEL_DIV8_Val _U_(0x2) </span></div>
|
|
<div class="line"><a name="l00224"></a><span class="lineno"><a class="line" href="component_2supc_8h.html#ad3b22142b28b58c363efc9305f4116e5"> 224</a></span> <span class="preprocessor">#define SUPC_BOD33_PSEL_DIV16_Val _U_(0x3) </span></div>
|
|
<div class="line"><a name="l00225"></a><span class="lineno"><a class="line" href="component_2supc_8h.html#ae457def5029205484b89fc8f2f00f2dd"> 225</a></span> <span class="preprocessor">#define SUPC_BOD33_PSEL_DIV32_Val _U_(0x4) </span></div>
|
|
<div class="line"><a name="l00226"></a><span class="lineno"><a class="line" href="component_2supc_8h.html#af0abecaf750f836e619ff4b5b8d3ea25"> 226</a></span> <span class="preprocessor">#define SUPC_BOD33_PSEL_DIV64_Val _U_(0x5) </span></div>
|
|
<div class="line"><a name="l00227"></a><span class="lineno"><a class="line" href="component_2supc_8h.html#ad1c45a9c7423dd4967f6e0f68ee33383"> 227</a></span> <span class="preprocessor">#define SUPC_BOD33_PSEL_DIV128_Val _U_(0x6) </span></div>
|
|
<div class="line"><a name="l00228"></a><span class="lineno"><a class="line" href="component_2supc_8h.html#a446e919241877b5edb121c7cd614ba1a"> 228</a></span> <span class="preprocessor">#define SUPC_BOD33_PSEL_DIV256_Val _U_(0x7) </span></div>
|
|
<div class="line"><a name="l00229"></a><span class="lineno"> 229</span> <span class="preprocessor">#define SUPC_BOD33_PSEL_NODIV (SUPC_BOD33_PSEL_NODIV_Val << SUPC_BOD33_PSEL_Pos)</span></div>
|
|
<div class="line"><a name="l00230"></a><span class="lineno"> 230</span> <span class="preprocessor">#define SUPC_BOD33_PSEL_DIV4 (SUPC_BOD33_PSEL_DIV4_Val << SUPC_BOD33_PSEL_Pos)</span></div>
|
|
<div class="line"><a name="l00231"></a><span class="lineno"> 231</span> <span class="preprocessor">#define SUPC_BOD33_PSEL_DIV8 (SUPC_BOD33_PSEL_DIV8_Val << SUPC_BOD33_PSEL_Pos)</span></div>
|
|
<div class="line"><a name="l00232"></a><span class="lineno"> 232</span> <span class="preprocessor">#define SUPC_BOD33_PSEL_DIV16 (SUPC_BOD33_PSEL_DIV16_Val << SUPC_BOD33_PSEL_Pos)</span></div>
|
|
<div class="line"><a name="l00233"></a><span class="lineno"> 233</span> <span class="preprocessor">#define SUPC_BOD33_PSEL_DIV32 (SUPC_BOD33_PSEL_DIV32_Val << SUPC_BOD33_PSEL_Pos)</span></div>
|
|
<div class="line"><a name="l00234"></a><span class="lineno"> 234</span> <span class="preprocessor">#define SUPC_BOD33_PSEL_DIV64 (SUPC_BOD33_PSEL_DIV64_Val << SUPC_BOD33_PSEL_Pos)</span></div>
|
|
<div class="line"><a name="l00235"></a><span class="lineno"> 235</span> <span class="preprocessor">#define SUPC_BOD33_PSEL_DIV128 (SUPC_BOD33_PSEL_DIV128_Val << SUPC_BOD33_PSEL_Pos)</span></div>
|
|
<div class="line"><a name="l00236"></a><span class="lineno"> 236</span> <span class="preprocessor">#define SUPC_BOD33_PSEL_DIV256 (SUPC_BOD33_PSEL_DIV256_Val << SUPC_BOD33_PSEL_Pos)</span></div>
|
|
<div class="line"><a name="l00237"></a><span class="lineno"><a class="line" href="component_2supc_8h.html#ab4d56f6b465db566d13204d5b244d876"> 237</a></span> <span class="preprocessor">#define SUPC_BOD33_LEVEL_Pos 16 </span></div>
|
|
<div class="line"><a name="l00238"></a><span class="lineno"> 238</span> <span class="preprocessor">#define SUPC_BOD33_LEVEL_Msk (_U_(0xFF) << SUPC_BOD33_LEVEL_Pos)</span></div>
|
|
<div class="line"><a name="l00239"></a><span class="lineno"> 239</span> <span class="preprocessor">#define SUPC_BOD33_LEVEL(value) (SUPC_BOD33_LEVEL_Msk & ((value) << SUPC_BOD33_LEVEL_Pos))</span></div>
|
|
<div class="line"><a name="l00240"></a><span class="lineno"><a class="line" href="component_2supc_8h.html#a5676f8935526e82503cf43612bb2effe"> 240</a></span> <span class="preprocessor">#define SUPC_BOD33_VBATLEVEL_Pos 24 </span></div>
|
|
<div class="line"><a name="l00241"></a><span class="lineno"> 241</span> <span class="preprocessor">#define SUPC_BOD33_VBATLEVEL_Msk (_U_(0xFF) << SUPC_BOD33_VBATLEVEL_Pos)</span></div>
|
|
<div class="line"><a name="l00242"></a><span class="lineno"> 242</span> <span class="preprocessor">#define SUPC_BOD33_VBATLEVEL(value) (SUPC_BOD33_VBATLEVEL_Msk & ((value) << SUPC_BOD33_VBATLEVEL_Pos))</span></div>
|
|
<div class="line"><a name="l00243"></a><span class="lineno"><a class="line" href="component_2supc_8h.html#a59d9a345100060d6d76bf0d682b16a6f"> 243</a></span> <span class="preprocessor">#define SUPC_BOD33_MASK _U_(0xFFFF7FFE) </span></div>
|
|
<div class="line"><a name="l00245"></a><span class="lineno"> 245</span> <span class="preprocessor"></span><span class="comment">/* -------- SUPC_VREG : (SUPC Offset: 0x18) (R/W 32) VREG Control -------- */</span><span class="preprocessor"></span></div>
|
|
<div class="line"><a name="l00246"></a><span class="lineno"> 246</span> <span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span></div>
|
|
<div class="line"><a name="l00247"></a><span class="lineno"><a class="line" href="unionSUPC__VREG__Type.html"> 247</a></span> <span class="keyword">typedef</span> <span class="keyword">union </span>{</div>
|
|
<div class="line"><a name="l00248"></a><span class="lineno"> 248</span>  <span class="keyword">struct </span>{</div>
|
|
<div class="line"><a name="l00249"></a><span class="lineno"><a class="line" href="unionSUPC__VREG__Type.html#a9488713e8856fa5154e9ec36d559b882"> 249</a></span>  uint32_t :1; </div>
|
|
<div class="line"><a name="l00250"></a><span class="lineno"><a class="line" href="unionSUPC__VREG__Type.html#a6eba2b9ee9e95b87a85e89e7beaca884"> 250</a></span>  uint32_t <a class="code" href="unionSUPC__VREG__Type.html#a6eba2b9ee9e95b87a85e89e7beaca884">ENABLE</a>:1; </div>
|
|
<div class="line"><a name="l00251"></a><span class="lineno"><a class="line" href="unionSUPC__VREG__Type.html#ae2fba90f319ef21524e05b1487e7b170"> 251</a></span>  uint32_t <a class="code" href="unionSUPC__VREG__Type.html#ae2fba90f319ef21524e05b1487e7b170">SEL</a>:1; </div>
|
|
<div class="line"><a name="l00252"></a><span class="lineno"><a class="line" href="unionSUPC__VREG__Type.html#a1edd89149a5fb457ef9b9c7c709f7e08"> 252</a></span>  uint32_t :4; </div>
|
|
<div class="line"><a name="l00253"></a><span class="lineno"><a class="line" href="unionSUPC__VREG__Type.html#a2660c5a9f0a03c1576ed9f95e9c77503"> 253</a></span>  uint32_t <a class="code" href="unionSUPC__VREG__Type.html#a2660c5a9f0a03c1576ed9f95e9c77503">RUNBKUP</a>:1; </div>
|
|
<div class="line"><a name="l00254"></a><span class="lineno"><a class="line" href="unionSUPC__VREG__Type.html#af367dc82a55873297052320603ad9303"> 254</a></span>  uint32_t :8; </div>
|
|
<div class="line"><a name="l00255"></a><span class="lineno"><a class="line" href="unionSUPC__VREG__Type.html#ad52a77ae8ca27476fe6b7b7fc7ac66b4"> 255</a></span>  uint32_t <a class="code" href="unionSUPC__VREG__Type.html#ad52a77ae8ca27476fe6b7b7fc7ac66b4">VSEN</a>:1; </div>
|
|
<div class="line"><a name="l00256"></a><span class="lineno"><a class="line" href="unionSUPC__VREG__Type.html#a39ccaef848970b6e004e699b1b7c459b"> 256</a></span>  uint32_t :7; </div>
|
|
<div class="line"><a name="l00257"></a><span class="lineno"><a class="line" href="unionSUPC__VREG__Type.html#a39fe8839584b48d9766787b284cb731f"> 257</a></span>  uint32_t <a class="code" href="unionSUPC__VREG__Type.html#a39fe8839584b48d9766787b284cb731f">VSPER</a>:3; </div>
|
|
<div class="line"><a name="l00258"></a><span class="lineno"><a class="line" href="unionSUPC__VREG__Type.html#a0ef7e48f0d8976e38b0eb30c99aef686"> 258</a></span>  uint32_t :5; </div>
|
|
<div class="line"><a name="l00259"></a><span class="lineno"><a class="line" href="unionSUPC__VREG__Type.html#a8619f4d745bbd8476c35427d18cb4006"> 259</a></span>  } bit; </div>
|
|
<div class="line"><a name="l00260"></a><span class="lineno"><a class="line" href="unionSUPC__VREG__Type.html#a99f87e01ffd1426f054b98ef755558a2"> 260</a></span>  uint32_t <a class="code" href="unionSUPC__VREG__Type.html#a99f87e01ffd1426f054b98ef755558a2">reg</a>; </div>
|
|
<div class="line"><a name="l00261"></a><span class="lineno"> 261</span> } <a class="code" href="unionSUPC__VREG__Type.html">SUPC_VREG_Type</a>;</div>
|
|
<div class="line"><a name="l00262"></a><span class="lineno"> 262</span> <span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span><span class="preprocessor"></span></div>
|
|
<div class="line"><a name="l00263"></a><span class="lineno"> 263</span>  </div>
|
|
<div class="line"><a name="l00264"></a><span class="lineno"><a class="line" href="component_2supc_8h.html#a826e1de659bad9b908978ff4c16039e2"> 264</a></span> <span class="preprocessor">#define SUPC_VREG_OFFSET 0x18 </span></div>
|
|
<div class="line"><a name="l00265"></a><span class="lineno"><a class="line" href="component_2supc_8h.html#a34bef1f4485a43ee14e1f35872176644"> 265</a></span> <span class="preprocessor">#define SUPC_VREG_RESETVALUE _U_(0x00000002) </span></div>
|
|
<div class="line"><a name="l00267"></a><span class="lineno"><a class="line" href="component_2supc_8h.html#a02f034caa03f4c23c28006bec76b4ebf"> 267</a></span> <span class="preprocessor">#define SUPC_VREG_ENABLE_Pos 1 </span></div>
|
|
<div class="line"><a name="l00268"></a><span class="lineno"> 268</span> <span class="preprocessor">#define SUPC_VREG_ENABLE (_U_(0x1) << SUPC_VREG_ENABLE_Pos)</span></div>
|
|
<div class="line"><a name="l00269"></a><span class="lineno"><a class="line" href="component_2supc_8h.html#aef51119ae72407e4a6761def82082aad"> 269</a></span> <span class="preprocessor">#define SUPC_VREG_SEL_Pos 2 </span></div>
|
|
<div class="line"><a name="l00270"></a><span class="lineno"> 270</span> <span class="preprocessor">#define SUPC_VREG_SEL (_U_(0x1) << SUPC_VREG_SEL_Pos)</span></div>
|
|
<div class="line"><a name="l00271"></a><span class="lineno"><a class="line" href="component_2supc_8h.html#ab56bc9d465d19632b2e4f93f09276909"> 271</a></span> <span class="preprocessor">#define SUPC_VREG_SEL_LDO_Val _U_(0x0) </span></div>
|
|
<div class="line"><a name="l00272"></a><span class="lineno"><a class="line" href="component_2supc_8h.html#a9dfc17663996e43efccd747abb491ceb"> 272</a></span> <span class="preprocessor">#define SUPC_VREG_SEL_BUCK_Val _U_(0x1) </span></div>
|
|
<div class="line"><a name="l00273"></a><span class="lineno"> 273</span> <span class="preprocessor">#define SUPC_VREG_SEL_LDO (SUPC_VREG_SEL_LDO_Val << SUPC_VREG_SEL_Pos)</span></div>
|
|
<div class="line"><a name="l00274"></a><span class="lineno"> 274</span> <span class="preprocessor">#define SUPC_VREG_SEL_BUCK (SUPC_VREG_SEL_BUCK_Val << SUPC_VREG_SEL_Pos)</span></div>
|
|
<div class="line"><a name="l00275"></a><span class="lineno"><a class="line" href="component_2supc_8h.html#a318ce66e3174d06d51b2af24fe659121"> 275</a></span> <span class="preprocessor">#define SUPC_VREG_RUNBKUP_Pos 7 </span></div>
|
|
<div class="line"><a name="l00276"></a><span class="lineno"> 276</span> <span class="preprocessor">#define SUPC_VREG_RUNBKUP (_U_(0x1) << SUPC_VREG_RUNBKUP_Pos)</span></div>
|
|
<div class="line"><a name="l00277"></a><span class="lineno"><a class="line" href="component_2supc_8h.html#aea9704f9aadbe147d225b6dc992cea93"> 277</a></span> <span class="preprocessor">#define SUPC_VREG_VSEN_Pos 16 </span></div>
|
|
<div class="line"><a name="l00278"></a><span class="lineno"> 278</span> <span class="preprocessor">#define SUPC_VREG_VSEN (_U_(0x1) << SUPC_VREG_VSEN_Pos)</span></div>
|
|
<div class="line"><a name="l00279"></a><span class="lineno"><a class="line" href="component_2supc_8h.html#ab46d7794eb9801eb6683c799a0fb9c00"> 279</a></span> <span class="preprocessor">#define SUPC_VREG_VSPER_Pos 24 </span></div>
|
|
<div class="line"><a name="l00280"></a><span class="lineno"> 280</span> <span class="preprocessor">#define SUPC_VREG_VSPER_Msk (_U_(0x7) << SUPC_VREG_VSPER_Pos)</span></div>
|
|
<div class="line"><a name="l00281"></a><span class="lineno"> 281</span> <span class="preprocessor">#define SUPC_VREG_VSPER(value) (SUPC_VREG_VSPER_Msk & ((value) << SUPC_VREG_VSPER_Pos))</span></div>
|
|
<div class="line"><a name="l00282"></a><span class="lineno"><a class="line" href="component_2supc_8h.html#a0abb6eb2870ec646e6723177c379bc76"> 282</a></span> <span class="preprocessor">#define SUPC_VREG_MASK _U_(0x07010086) </span></div>
|
|
<div class="line"><a name="l00284"></a><span class="lineno"> 284</span> <span class="preprocessor"></span><span class="comment">/* -------- SUPC_VREF : (SUPC Offset: 0x1C) (R/W 32) VREF Control -------- */</span><span class="preprocessor"></span></div>
|
|
<div class="line"><a name="l00285"></a><span class="lineno"> 285</span> <span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span></div>
|
|
<div class="line"><a name="l00286"></a><span class="lineno"><a class="line" href="unionSUPC__VREF__Type.html"> 286</a></span> <span class="keyword">typedef</span> <span class="keyword">union </span>{</div>
|
|
<div class="line"><a name="l00287"></a><span class="lineno"> 287</span>  <span class="keyword">struct </span>{</div>
|
|
<div class="line"><a name="l00288"></a><span class="lineno"><a class="line" href="unionSUPC__VREF__Type.html#ac2dbfe93306fbbb52bfca8db158ae3e4"> 288</a></span>  uint32_t :1; </div>
|
|
<div class="line"><a name="l00289"></a><span class="lineno"><a class="line" href="unionSUPC__VREF__Type.html#a13a874abef1d5038719763062c074c0d"> 289</a></span>  uint32_t <a class="code" href="unionSUPC__VREF__Type.html#a13a874abef1d5038719763062c074c0d">TSEN</a>:1; </div>
|
|
<div class="line"><a name="l00290"></a><span class="lineno"><a class="line" href="unionSUPC__VREF__Type.html#a9ae4ea534bdc6674e74013f93c24416e"> 290</a></span>  uint32_t <a class="code" href="unionSUPC__VREF__Type.html#a9ae4ea534bdc6674e74013f93c24416e">VREFOE</a>:1; </div>
|
|
<div class="line"><a name="l00291"></a><span class="lineno"><a class="line" href="unionSUPC__VREF__Type.html#a8e4221d6f2905057c982de8eb04d118b"> 291</a></span>  uint32_t <a class="code" href="unionSUPC__VREF__Type.html#a8e4221d6f2905057c982de8eb04d118b">TSSEL</a>:1; </div>
|
|
<div class="line"><a name="l00292"></a><span class="lineno"><a class="line" href="unionSUPC__VREF__Type.html#ad2e783927b831d4dca7a71b4c8e4ccb6"> 292</a></span>  uint32_t :2; </div>
|
|
<div class="line"><a name="l00293"></a><span class="lineno"><a class="line" href="unionSUPC__VREF__Type.html#a53df8b78852f49fb0140e90764526718"> 293</a></span>  uint32_t <a class="code" href="unionSUPC__VREF__Type.html#a53df8b78852f49fb0140e90764526718">RUNSTDBY</a>:1; </div>
|
|
<div class="line"><a name="l00294"></a><span class="lineno"><a class="line" href="unionSUPC__VREF__Type.html#a388c89fb3bc5cf5ff24e21ad351a5add"> 294</a></span>  uint32_t <a class="code" href="unionSUPC__VREF__Type.html#a388c89fb3bc5cf5ff24e21ad351a5add">ONDEMAND</a>:1; </div>
|
|
<div class="line"><a name="l00295"></a><span class="lineno"><a class="line" href="unionSUPC__VREF__Type.html#ac1b537542e0a89a62109eba82b12a2dc"> 295</a></span>  uint32_t :8; </div>
|
|
<div class="line"><a name="l00296"></a><span class="lineno"><a class="line" href="unionSUPC__VREF__Type.html#afea370e241b2d6f1543355c3cb21026d"> 296</a></span>  uint32_t <a class="code" href="unionSUPC__VREF__Type.html#afea370e241b2d6f1543355c3cb21026d">SEL</a>:4; </div>
|
|
<div class="line"><a name="l00297"></a><span class="lineno"><a class="line" href="unionSUPC__VREF__Type.html#ad3da95f57d8929a80153b4773523cef1"> 297</a></span>  uint32_t :12; </div>
|
|
<div class="line"><a name="l00298"></a><span class="lineno"><a class="line" href="unionSUPC__VREF__Type.html#a7864d8a443cf8aa3bbf0b641c8dcd9b8"> 298</a></span>  } bit; </div>
|
|
<div class="line"><a name="l00299"></a><span class="lineno"><a class="line" href="unionSUPC__VREF__Type.html#ae9f389403a332a87eaececeda4e57081"> 299</a></span>  uint32_t <a class="code" href="unionSUPC__VREF__Type.html#ae9f389403a332a87eaececeda4e57081">reg</a>; </div>
|
|
<div class="line"><a name="l00300"></a><span class="lineno"> 300</span> } <a class="code" href="unionSUPC__VREF__Type.html">SUPC_VREF_Type</a>;</div>
|
|
<div class="line"><a name="l00301"></a><span class="lineno"> 301</span> <span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span><span class="preprocessor"></span></div>
|
|
<div class="line"><a name="l00302"></a><span class="lineno"> 302</span>  </div>
|
|
<div class="line"><a name="l00303"></a><span class="lineno"><a class="line" href="component_2supc_8h.html#ae0f1bf32312e0b14839e36f9b0550848"> 303</a></span> <span class="preprocessor">#define SUPC_VREF_OFFSET 0x1C </span></div>
|
|
<div class="line"><a name="l00304"></a><span class="lineno"><a class="line" href="component_2supc_8h.html#aa872fab9aa218e3779ff6946e8600c67"> 304</a></span> <span class="preprocessor">#define SUPC_VREF_RESETVALUE _U_(0x00000000) </span></div>
|
|
<div class="line"><a name="l00306"></a><span class="lineno"><a class="line" href="component_2supc_8h.html#a4f95de0a40088162ff965e5f256f0346"> 306</a></span> <span class="preprocessor">#define SUPC_VREF_TSEN_Pos 1 </span></div>
|
|
<div class="line"><a name="l00307"></a><span class="lineno"> 307</span> <span class="preprocessor">#define SUPC_VREF_TSEN (_U_(0x1) << SUPC_VREF_TSEN_Pos)</span></div>
|
|
<div class="line"><a name="l00308"></a><span class="lineno"><a class="line" href="component_2supc_8h.html#a80ad3fd2d67f85d288df7d2f3a814e17"> 308</a></span> <span class="preprocessor">#define SUPC_VREF_VREFOE_Pos 2 </span></div>
|
|
<div class="line"><a name="l00309"></a><span class="lineno"> 309</span> <span class="preprocessor">#define SUPC_VREF_VREFOE (_U_(0x1) << SUPC_VREF_VREFOE_Pos)</span></div>
|
|
<div class="line"><a name="l00310"></a><span class="lineno"><a class="line" href="component_2supc_8h.html#aeebf2de104682a541f26380a018749b5"> 310</a></span> <span class="preprocessor">#define SUPC_VREF_TSSEL_Pos 3 </span></div>
|
|
<div class="line"><a name="l00311"></a><span class="lineno"> 311</span> <span class="preprocessor">#define SUPC_VREF_TSSEL (_U_(0x1) << SUPC_VREF_TSSEL_Pos)</span></div>
|
|
<div class="line"><a name="l00312"></a><span class="lineno"><a class="line" href="component_2supc_8h.html#a718ae44121dcea1e98ba492001b73be7"> 312</a></span> <span class="preprocessor">#define SUPC_VREF_RUNSTDBY_Pos 6 </span></div>
|
|
<div class="line"><a name="l00313"></a><span class="lineno"> 313</span> <span class="preprocessor">#define SUPC_VREF_RUNSTDBY (_U_(0x1) << SUPC_VREF_RUNSTDBY_Pos)</span></div>
|
|
<div class="line"><a name="l00314"></a><span class="lineno"><a class="line" href="component_2supc_8h.html#ae1cb13ba7ba5f665fd6c50988ffda189"> 314</a></span> <span class="preprocessor">#define SUPC_VREF_ONDEMAND_Pos 7 </span></div>
|
|
<div class="line"><a name="l00315"></a><span class="lineno"> 315</span> <span class="preprocessor">#define SUPC_VREF_ONDEMAND (_U_(0x1) << SUPC_VREF_ONDEMAND_Pos)</span></div>
|
|
<div class="line"><a name="l00316"></a><span class="lineno"><a class="line" href="component_2supc_8h.html#ad4360a3a50810b54b6e54cc7685f7cf5"> 316</a></span> <span class="preprocessor">#define SUPC_VREF_SEL_Pos 16 </span></div>
|
|
<div class="line"><a name="l00317"></a><span class="lineno"> 317</span> <span class="preprocessor">#define SUPC_VREF_SEL_Msk (_U_(0xF) << SUPC_VREF_SEL_Pos)</span></div>
|
|
<div class="line"><a name="l00318"></a><span class="lineno"> 318</span> <span class="preprocessor">#define SUPC_VREF_SEL(value) (SUPC_VREF_SEL_Msk & ((value) << SUPC_VREF_SEL_Pos))</span></div>
|
|
<div class="line"><a name="l00319"></a><span class="lineno"><a class="line" href="component_2supc_8h.html#a0d57396e9b9b3f7ecb97e25581e7a00c"> 319</a></span> <span class="preprocessor">#define SUPC_VREF_SEL_1V0_Val _U_(0x0) </span></div>
|
|
<div class="line"><a name="l00320"></a><span class="lineno"><a class="line" href="component_2supc_8h.html#a06478b9c3dd3f4382725fbb5c1642545"> 320</a></span> <span class="preprocessor">#define SUPC_VREF_SEL_1V1_Val _U_(0x1) </span></div>
|
|
<div class="line"><a name="l00321"></a><span class="lineno"><a class="line" href="component_2supc_8h.html#aa85e43982e3779c28a68111dfc626364"> 321</a></span> <span class="preprocessor">#define SUPC_VREF_SEL_1V2_Val _U_(0x2) </span></div>
|
|
<div class="line"><a name="l00322"></a><span class="lineno"><a class="line" href="component_2supc_8h.html#ad21e79e28bf7d79cfd9ee92ba389b6b4"> 322</a></span> <span class="preprocessor">#define SUPC_VREF_SEL_1V25_Val _U_(0x3) </span></div>
|
|
<div class="line"><a name="l00323"></a><span class="lineno"><a class="line" href="component_2supc_8h.html#ae0d754e14d6933674da87fcce4943a05"> 323</a></span> <span class="preprocessor">#define SUPC_VREF_SEL_2V0_Val _U_(0x4) </span></div>
|
|
<div class="line"><a name="l00324"></a><span class="lineno"><a class="line" href="component_2supc_8h.html#a940bdd6d316685f44a2fdea57ec06829"> 324</a></span> <span class="preprocessor">#define SUPC_VREF_SEL_2V2_Val _U_(0x5) </span></div>
|
|
<div class="line"><a name="l00325"></a><span class="lineno"><a class="line" href="component_2supc_8h.html#aa7e78450b8097200c0b04af2bb712e72"> 325</a></span> <span class="preprocessor">#define SUPC_VREF_SEL_2V4_Val _U_(0x6) </span></div>
|
|
<div class="line"><a name="l00326"></a><span class="lineno"><a class="line" href="component_2supc_8h.html#a55e502a549ceeb45df2dcae2250a9007"> 326</a></span> <span class="preprocessor">#define SUPC_VREF_SEL_2V5_Val _U_(0x7) </span></div>
|
|
<div class="line"><a name="l00327"></a><span class="lineno"> 327</span> <span class="preprocessor">#define SUPC_VREF_SEL_1V0 (SUPC_VREF_SEL_1V0_Val << SUPC_VREF_SEL_Pos)</span></div>
|
|
<div class="line"><a name="l00328"></a><span class="lineno"> 328</span> <span class="preprocessor">#define SUPC_VREF_SEL_1V1 (SUPC_VREF_SEL_1V1_Val << SUPC_VREF_SEL_Pos)</span></div>
|
|
<div class="line"><a name="l00329"></a><span class="lineno"> 329</span> <span class="preprocessor">#define SUPC_VREF_SEL_1V2 (SUPC_VREF_SEL_1V2_Val << SUPC_VREF_SEL_Pos)</span></div>
|
|
<div class="line"><a name="l00330"></a><span class="lineno"> 330</span> <span class="preprocessor">#define SUPC_VREF_SEL_1V25 (SUPC_VREF_SEL_1V25_Val << SUPC_VREF_SEL_Pos)</span></div>
|
|
<div class="line"><a name="l00331"></a><span class="lineno"> 331</span> <span class="preprocessor">#define SUPC_VREF_SEL_2V0 (SUPC_VREF_SEL_2V0_Val << SUPC_VREF_SEL_Pos)</span></div>
|
|
<div class="line"><a name="l00332"></a><span class="lineno"> 332</span> <span class="preprocessor">#define SUPC_VREF_SEL_2V2 (SUPC_VREF_SEL_2V2_Val << SUPC_VREF_SEL_Pos)</span></div>
|
|
<div class="line"><a name="l00333"></a><span class="lineno"> 333</span> <span class="preprocessor">#define SUPC_VREF_SEL_2V4 (SUPC_VREF_SEL_2V4_Val << SUPC_VREF_SEL_Pos)</span></div>
|
|
<div class="line"><a name="l00334"></a><span class="lineno"> 334</span> <span class="preprocessor">#define SUPC_VREF_SEL_2V5 (SUPC_VREF_SEL_2V5_Val << SUPC_VREF_SEL_Pos)</span></div>
|
|
<div class="line"><a name="l00335"></a><span class="lineno"><a class="line" href="component_2supc_8h.html#ae86e359610418b463f43b71c7e206645"> 335</a></span> <span class="preprocessor">#define SUPC_VREF_MASK _U_(0x000F00CE) </span></div>
|
|
<div class="line"><a name="l00337"></a><span class="lineno"> 337</span> <span class="preprocessor"></span><span class="comment">/* -------- SUPC_BBPS : (SUPC Offset: 0x20) (R/W 32) Battery Backup Power Switch -------- */</span><span class="preprocessor"></span></div>
|
|
<div class="line"><a name="l00338"></a><span class="lineno"> 338</span> <span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span></div>
|
|
<div class="line"><a name="l00339"></a><span class="lineno"><a class="line" href="unionSUPC__BBPS__Type.html"> 339</a></span> <span class="keyword">typedef</span> <span class="keyword">union </span>{</div>
|
|
<div class="line"><a name="l00340"></a><span class="lineno"> 340</span>  <span class="keyword">struct </span>{</div>
|
|
<div class="line"><a name="l00341"></a><span class="lineno"><a class="line" href="unionSUPC__BBPS__Type.html#af644961c439740ce0c22e34222bd6e44"> 341</a></span>  uint32_t <a class="code" href="unionSUPC__BBPS__Type.html#af644961c439740ce0c22e34222bd6e44">CONF</a>:1; </div>
|
|
<div class="line"><a name="l00342"></a><span class="lineno"><a class="line" href="unionSUPC__BBPS__Type.html#a574361d35f6eb9804d412608ef56bad7"> 342</a></span>  uint32_t :1; </div>
|
|
<div class="line"><a name="l00343"></a><span class="lineno"><a class="line" href="unionSUPC__BBPS__Type.html#ade6d5139c2e7ee3cb51a5bd2e178a32d"> 343</a></span>  uint32_t <a class="code" href="unionSUPC__BBPS__Type.html#ade6d5139c2e7ee3cb51a5bd2e178a32d">WAKEEN</a>:1; </div>
|
|
<div class="line"><a name="l00344"></a><span class="lineno"><a class="line" href="unionSUPC__BBPS__Type.html#ab8451bced09da3a1f639ebdeee36291f"> 344</a></span>  uint32_t :29; </div>
|
|
<div class="line"><a name="l00345"></a><span class="lineno"><a class="line" href="unionSUPC__BBPS__Type.html#ac4b8a493d026786ec36c94479ed9a8da"> 345</a></span>  } bit; </div>
|
|
<div class="line"><a name="l00346"></a><span class="lineno"><a class="line" href="unionSUPC__BBPS__Type.html#af16fa478945221deb0b53a506e079851"> 346</a></span>  uint32_t <a class="code" href="unionSUPC__BBPS__Type.html#af16fa478945221deb0b53a506e079851">reg</a>; </div>
|
|
<div class="line"><a name="l00347"></a><span class="lineno"> 347</span> } <a class="code" href="unionSUPC__BBPS__Type.html">SUPC_BBPS_Type</a>;</div>
|
|
<div class="line"><a name="l00348"></a><span class="lineno"> 348</span> <span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span><span class="preprocessor"></span></div>
|
|
<div class="line"><a name="l00349"></a><span class="lineno"> 349</span>  </div>
|
|
<div class="line"><a name="l00350"></a><span class="lineno"><a class="line" href="component_2supc_8h.html#a03f47f9f7eda052c03200ca320e8d819"> 350</a></span> <span class="preprocessor">#define SUPC_BBPS_OFFSET 0x20 </span></div>
|
|
<div class="line"><a name="l00351"></a><span class="lineno"><a class="line" href="component_2supc_8h.html#a71668cb5dfa35c9463a81f539493a38a"> 351</a></span> <span class="preprocessor">#define SUPC_BBPS_RESETVALUE _U_(0x00000000) </span></div>
|
|
<div class="line"><a name="l00353"></a><span class="lineno"><a class="line" href="component_2supc_8h.html#afb7f9d16c3342e20e279e40f0c5a8d06"> 353</a></span> <span class="preprocessor">#define SUPC_BBPS_CONF_Pos 0 </span></div>
|
|
<div class="line"><a name="l00354"></a><span class="lineno"> 354</span> <span class="preprocessor">#define SUPC_BBPS_CONF (_U_(0x1) << SUPC_BBPS_CONF_Pos)</span></div>
|
|
<div class="line"><a name="l00355"></a><span class="lineno"><a class="line" href="component_2supc_8h.html#a4829c246da4871a2e4901ab004043caa"> 355</a></span> <span class="preprocessor">#define SUPC_BBPS_CONF_BOD33_Val _U_(0x0) </span></div>
|
|
<div class="line"><a name="l00356"></a><span class="lineno"><a class="line" href="component_2supc_8h.html#a3385481afbf71b502d4177f93c2925ea"> 356</a></span> <span class="preprocessor">#define SUPC_BBPS_CONF_FORCED_Val _U_(0x1) </span></div>
|
|
<div class="line"><a name="l00357"></a><span class="lineno"> 357</span> <span class="preprocessor">#define SUPC_BBPS_CONF_BOD33 (SUPC_BBPS_CONF_BOD33_Val << SUPC_BBPS_CONF_Pos)</span></div>
|
|
<div class="line"><a name="l00358"></a><span class="lineno"> 358</span> <span class="preprocessor">#define SUPC_BBPS_CONF_FORCED (SUPC_BBPS_CONF_FORCED_Val << SUPC_BBPS_CONF_Pos)</span></div>
|
|
<div class="line"><a name="l00359"></a><span class="lineno"><a class="line" href="component_2supc_8h.html#a9a04f5fce811216278d892056e995525"> 359</a></span> <span class="preprocessor">#define SUPC_BBPS_WAKEEN_Pos 2 </span></div>
|
|
<div class="line"><a name="l00360"></a><span class="lineno"> 360</span> <span class="preprocessor">#define SUPC_BBPS_WAKEEN (_U_(0x1) << SUPC_BBPS_WAKEEN_Pos)</span></div>
|
|
<div class="line"><a name="l00361"></a><span class="lineno"><a class="line" href="component_2supc_8h.html#a1fe35d1f68d52aeddb77d4d7a6ac33d0"> 361</a></span> <span class="preprocessor">#define SUPC_BBPS_MASK _U_(0x00000005) </span></div>
|
|
<div class="line"><a name="l00363"></a><span class="lineno"> 363</span> <span class="preprocessor"></span><span class="comment">/* -------- SUPC_BKOUT : (SUPC Offset: 0x24) (R/W 32) Backup Output Control -------- */</span><span class="preprocessor"></span></div>
|
|
<div class="line"><a name="l00364"></a><span class="lineno"> 364</span> <span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span></div>
|
|
<div class="line"><a name="l00365"></a><span class="lineno"><a class="line" href="unionSUPC__BKOUT__Type.html"> 365</a></span> <span class="keyword">typedef</span> <span class="keyword">union </span>{</div>
|
|
<div class="line"><a name="l00366"></a><span class="lineno"> 366</span>  <span class="keyword">struct </span>{</div>
|
|
<div class="line"><a name="l00367"></a><span class="lineno"><a class="line" href="unionSUPC__BKOUT__Type.html#a6d514dfb5937a7908e469cc26abde285"> 367</a></span>  uint32_t <a class="code" href="unionSUPC__BKOUT__Type.html#a6d514dfb5937a7908e469cc26abde285">EN</a>:2; </div>
|
|
<div class="line"><a name="l00368"></a><span class="lineno"><a class="line" href="unionSUPC__BKOUT__Type.html#a6dd16562f6e0f67ae699a7f49ca36de7"> 368</a></span>  uint32_t :6; </div>
|
|
<div class="line"><a name="l00369"></a><span class="lineno"><a class="line" href="unionSUPC__BKOUT__Type.html#a8a145828681ffa38144cd82b8a608274"> 369</a></span>  uint32_t <a class="code" href="unionSUPC__BKOUT__Type.html#a8a145828681ffa38144cd82b8a608274">CLR</a>:2; </div>
|
|
<div class="line"><a name="l00370"></a><span class="lineno"><a class="line" href="unionSUPC__BKOUT__Type.html#a83a2442edc3e4d01eadb1c09eb94a93f"> 370</a></span>  uint32_t :6; </div>
|
|
<div class="line"><a name="l00371"></a><span class="lineno"><a class="line" href="unionSUPC__BKOUT__Type.html#add4b2f0e575a7ed2f4df8eecfd32ddf6"> 371</a></span>  uint32_t <a class="code" href="unionSUPC__BKOUT__Type.html#add4b2f0e575a7ed2f4df8eecfd32ddf6">SET</a>:2; </div>
|
|
<div class="line"><a name="l00372"></a><span class="lineno"><a class="line" href="unionSUPC__BKOUT__Type.html#a4f0c980a10166859b07e917061b8299f"> 372</a></span>  uint32_t :6; </div>
|
|
<div class="line"><a name="l00373"></a><span class="lineno"><a class="line" href="unionSUPC__BKOUT__Type.html#a01a5a59d8362c15549ffbb12fc7ab21a"> 373</a></span>  uint32_t <a class="code" href="unionSUPC__BKOUT__Type.html#a01a5a59d8362c15549ffbb12fc7ab21a">RTCTGL</a>:2; </div>
|
|
<div class="line"><a name="l00374"></a><span class="lineno"><a class="line" href="unionSUPC__BKOUT__Type.html#aff59389855bcbd576e6d393478ed47fa"> 374</a></span>  uint32_t :6; </div>
|
|
<div class="line"><a name="l00375"></a><span class="lineno"><a class="line" href="unionSUPC__BKOUT__Type.html#a5e5356880238a9f77d660f68282f6b0e"> 375</a></span>  } bit; </div>
|
|
<div class="line"><a name="l00376"></a><span class="lineno"><a class="line" href="unionSUPC__BKOUT__Type.html#ab7c028f747a5cc06d8800a9394cfb10c"> 376</a></span>  uint32_t <a class="code" href="unionSUPC__BKOUT__Type.html#ab7c028f747a5cc06d8800a9394cfb10c">reg</a>; </div>
|
|
<div class="line"><a name="l00377"></a><span class="lineno"> 377</span> } <a class="code" href="unionSUPC__BKOUT__Type.html">SUPC_BKOUT_Type</a>;</div>
|
|
<div class="line"><a name="l00378"></a><span class="lineno"> 378</span> <span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span><span class="preprocessor"></span></div>
|
|
<div class="line"><a name="l00379"></a><span class="lineno"> 379</span>  </div>
|
|
<div class="line"><a name="l00380"></a><span class="lineno"><a class="line" href="component_2supc_8h.html#acabb137b25d157dfcb4e0712f19c83b2"> 380</a></span> <span class="preprocessor">#define SUPC_BKOUT_OFFSET 0x24 </span></div>
|
|
<div class="line"><a name="l00381"></a><span class="lineno"><a class="line" href="component_2supc_8h.html#ae9509091226d1b8669c9f6eaef1f51bb"> 381</a></span> <span class="preprocessor">#define SUPC_BKOUT_RESETVALUE _U_(0x00000000) </span></div>
|
|
<div class="line"><a name="l00383"></a><span class="lineno"><a class="line" href="component_2supc_8h.html#ac8c7e3a15971f0ada2eb12816807fbed"> 383</a></span> <span class="preprocessor">#define SUPC_BKOUT_EN_Pos 0 </span></div>
|
|
<div class="line"><a name="l00384"></a><span class="lineno"> 384</span> <span class="preprocessor">#define SUPC_BKOUT_EN_Msk (_U_(0x3) << SUPC_BKOUT_EN_Pos)</span></div>
|
|
<div class="line"><a name="l00385"></a><span class="lineno"> 385</span> <span class="preprocessor">#define SUPC_BKOUT_EN(value) (SUPC_BKOUT_EN_Msk & ((value) << SUPC_BKOUT_EN_Pos))</span></div>
|
|
<div class="line"><a name="l00386"></a><span class="lineno"><a class="line" href="component_2supc_8h.html#aedbc4f6fd0e8fc76d6a43a499a4ec2b3"> 386</a></span> <span class="preprocessor">#define SUPC_BKOUT_CLR_Pos 8 </span></div>
|
|
<div class="line"><a name="l00387"></a><span class="lineno"> 387</span> <span class="preprocessor">#define SUPC_BKOUT_CLR_Msk (_U_(0x3) << SUPC_BKOUT_CLR_Pos)</span></div>
|
|
<div class="line"><a name="l00388"></a><span class="lineno"> 388</span> <span class="preprocessor">#define SUPC_BKOUT_CLR(value) (SUPC_BKOUT_CLR_Msk & ((value) << SUPC_BKOUT_CLR_Pos))</span></div>
|
|
<div class="line"><a name="l00389"></a><span class="lineno"><a class="line" href="component_2supc_8h.html#aa9ccc9bebfce68ff2654716bee7a5170"> 389</a></span> <span class="preprocessor">#define SUPC_BKOUT_SET_Pos 16 </span></div>
|
|
<div class="line"><a name="l00390"></a><span class="lineno"> 390</span> <span class="preprocessor">#define SUPC_BKOUT_SET_Msk (_U_(0x3) << SUPC_BKOUT_SET_Pos)</span></div>
|
|
<div class="line"><a name="l00391"></a><span class="lineno"> 391</span> <span class="preprocessor">#define SUPC_BKOUT_SET(value) (SUPC_BKOUT_SET_Msk & ((value) << SUPC_BKOUT_SET_Pos))</span></div>
|
|
<div class="line"><a name="l00392"></a><span class="lineno"><a class="line" href="component_2supc_8h.html#a41b7dbf537a1cc2a51f191d2664e67dc"> 392</a></span> <span class="preprocessor">#define SUPC_BKOUT_RTCTGL_Pos 24 </span></div>
|
|
<div class="line"><a name="l00393"></a><span class="lineno"> 393</span> <span class="preprocessor">#define SUPC_BKOUT_RTCTGL_Msk (_U_(0x3) << SUPC_BKOUT_RTCTGL_Pos)</span></div>
|
|
<div class="line"><a name="l00394"></a><span class="lineno"> 394</span> <span class="preprocessor">#define SUPC_BKOUT_RTCTGL(value) (SUPC_BKOUT_RTCTGL_Msk & ((value) << SUPC_BKOUT_RTCTGL_Pos))</span></div>
|
|
<div class="line"><a name="l00395"></a><span class="lineno"><a class="line" href="component_2supc_8h.html#a8ff4b16b535f918f7cfcb99246a7b576"> 395</a></span> <span class="preprocessor">#define SUPC_BKOUT_MASK _U_(0x03030303) </span></div>
|
|
<div class="line"><a name="l00397"></a><span class="lineno"> 397</span> <span class="preprocessor"></span><span class="comment">/* -------- SUPC_BKIN : (SUPC Offset: 0x28) (R/ 32) Backup Input Control -------- */</span><span class="preprocessor"></span></div>
|
|
<div class="line"><a name="l00398"></a><span class="lineno"> 398</span> <span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span></div>
|
|
<div class="line"><a name="l00399"></a><span class="lineno"><a class="line" href="unionSUPC__BKIN__Type.html"> 399</a></span> <span class="keyword">typedef</span> <span class="keyword">union </span>{</div>
|
|
<div class="line"><a name="l00400"></a><span class="lineno"> 400</span>  <span class="keyword">struct </span>{</div>
|
|
<div class="line"><a name="l00401"></a><span class="lineno"><a class="line" href="unionSUPC__BKIN__Type.html#ad098288f9c66ee4535b62f049f79fe41"> 401</a></span>  uint32_t <a class="code" href="unionSUPC__BKIN__Type.html#ad098288f9c66ee4535b62f049f79fe41">BKIN</a>:8; </div>
|
|
<div class="line"><a name="l00402"></a><span class="lineno"><a class="line" href="unionSUPC__BKIN__Type.html#a023c2485cdc97faf8f0f3cbd196cf3a9"> 402</a></span>  uint32_t :24; </div>
|
|
<div class="line"><a name="l00403"></a><span class="lineno"><a class="line" href="unionSUPC__BKIN__Type.html#a63d2f50932d87100a4c85975e53b5d63"> 403</a></span>  } bit; </div>
|
|
<div class="line"><a name="l00404"></a><span class="lineno"><a class="line" href="unionSUPC__BKIN__Type.html#a16412b836ed1578bb8c2c5ccf3036ba9"> 404</a></span>  uint32_t <a class="code" href="unionSUPC__BKIN__Type.html#a16412b836ed1578bb8c2c5ccf3036ba9">reg</a>; </div>
|
|
<div class="line"><a name="l00405"></a><span class="lineno"> 405</span> } <a class="code" href="unionSUPC__BKIN__Type.html">SUPC_BKIN_Type</a>;</div>
|
|
<div class="line"><a name="l00406"></a><span class="lineno"> 406</span> <span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span><span class="preprocessor"></span></div>
|
|
<div class="line"><a name="l00407"></a><span class="lineno"> 407</span>  </div>
|
|
<div class="line"><a name="l00408"></a><span class="lineno"><a class="line" href="component_2supc_8h.html#aac86df69c8754044d83b44bb51b0276c"> 408</a></span> <span class="preprocessor">#define SUPC_BKIN_OFFSET 0x28 </span></div>
|
|
<div class="line"><a name="l00409"></a><span class="lineno"><a class="line" href="component_2supc_8h.html#a9e61aa482eb05aeebadde3aaa2337151"> 409</a></span> <span class="preprocessor">#define SUPC_BKIN_RESETVALUE _U_(0x00000000) </span></div>
|
|
<div class="line"><a name="l00411"></a><span class="lineno"><a class="line" href="component_2supc_8h.html#a0c3e739bf612572843aeeed08421d891"> 411</a></span> <span class="preprocessor">#define SUPC_BKIN_BKIN_Pos 0 </span></div>
|
|
<div class="line"><a name="l00412"></a><span class="lineno"> 412</span> <span class="preprocessor">#define SUPC_BKIN_BKIN_Msk (_U_(0xFF) << SUPC_BKIN_BKIN_Pos)</span></div>
|
|
<div class="line"><a name="l00413"></a><span class="lineno"> 413</span> <span class="preprocessor">#define SUPC_BKIN_BKIN(value) (SUPC_BKIN_BKIN_Msk & ((value) << SUPC_BKIN_BKIN_Pos))</span></div>
|
|
<div class="line"><a name="l00414"></a><span class="lineno"><a class="line" href="component_2supc_8h.html#a2deecf9ddafe40fadb42754307362861"> 414</a></span> <span class="preprocessor">#define SUPC_BKIN_MASK _U_(0x000000FF) </span></div>
|
|
<div class="line"><a name="l00417"></a><span class="lineno"> 417</span> <span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span></div>
|
|
<div class="line"><a name="l00418"></a><span class="lineno"><a class="line" href="structSupc.html"> 418</a></span> <span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
|
|
<div class="line"><a name="l00419"></a><span class="lineno"><a class="line" href="structSupc.html#ac038945078518b446e2707aa8af02bbe"> 419</a></span>  __IO <a class="code" href="unionSUPC__INTENCLR__Type.html">SUPC_INTENCLR_Type</a> <a class="code" href="structSupc.html#ac038945078518b446e2707aa8af02bbe">INTENCLR</a>; </div>
|
|
<div class="line"><a name="l00420"></a><span class="lineno"><a class="line" href="structSupc.html#aeb5b074be93359ec24669c99188b76e5"> 420</a></span>  __IO <a class="code" href="unionSUPC__INTENSET__Type.html">SUPC_INTENSET_Type</a> <a class="code" href="structSupc.html#aeb5b074be93359ec24669c99188b76e5">INTENSET</a>; </div>
|
|
<div class="line"><a name="l00421"></a><span class="lineno"><a class="line" href="structSupc.html#a1fa15f2185ebf40bc17e3bb740eed072"> 421</a></span>  __IO <a class="code" href="unionSUPC__INTFLAG__Type.html">SUPC_INTFLAG_Type</a> <a class="code" href="structSupc.html#a1fa15f2185ebf40bc17e3bb740eed072">INTFLAG</a>; </div>
|
|
<div class="line"><a name="l00422"></a><span class="lineno"><a class="line" href="structSupc.html#a1a441f17be0a3a949232634e4cb4a3dd"> 422</a></span>  __I <a class="code" href="unionSUPC__STATUS__Type.html">SUPC_STATUS_Type</a> <a class="code" href="structSupc.html#a1a441f17be0a3a949232634e4cb4a3dd">STATUS</a>; </div>
|
|
<div class="line"><a name="l00423"></a><span class="lineno"><a class="line" href="structSupc.html#ad544253aa247a1bc2e26b37c57b07875"> 423</a></span>  __IO <a class="code" href="unionSUPC__BOD33__Type.html">SUPC_BOD33_Type</a> <a class="code" href="structSupc.html#ad544253aa247a1bc2e26b37c57b07875">BOD33</a>; </div>
|
|
<div class="line"><a name="l00424"></a><span class="lineno"> 424</span>  <a class="code" href="same54n19a_8h.html#a0d957f1433aaf5d70e4dc2b68288442d">RoReg8</a> Reserved1[0x4];</div>
|
|
<div class="line"><a name="l00425"></a><span class="lineno"><a class="line" href="structSupc.html#a328748aca74f1ee9e1c42c896a958eb1"> 425</a></span>  __IO <a class="code" href="unionSUPC__VREG__Type.html">SUPC_VREG_Type</a> <a class="code" href="structSupc.html#a328748aca74f1ee9e1c42c896a958eb1">VREG</a>; </div>
|
|
<div class="line"><a name="l00426"></a><span class="lineno"><a class="line" href="structSupc.html#ab004d044922685e98e234bac617b8327"> 426</a></span>  __IO <a class="code" href="unionSUPC__VREF__Type.html">SUPC_VREF_Type</a> <a class="code" href="structSupc.html#ab004d044922685e98e234bac617b8327">VREF</a>; </div>
|
|
<div class="line"><a name="l00427"></a><span class="lineno"><a class="line" href="structSupc.html#a6b50ede13163cc9d05226e8e646c9d53"> 427</a></span>  __IO <a class="code" href="unionSUPC__BBPS__Type.html">SUPC_BBPS_Type</a> <a class="code" href="structSupc.html#a6b50ede13163cc9d05226e8e646c9d53">BBPS</a>; </div>
|
|
<div class="line"><a name="l00428"></a><span class="lineno"><a class="line" href="structSupc.html#a736e791866070af9c2e9636b26f8db2a"> 428</a></span>  __IO <a class="code" href="unionSUPC__BKOUT__Type.html">SUPC_BKOUT_Type</a> <a class="code" href="structSupc.html#a736e791866070af9c2e9636b26f8db2a">BKOUT</a>; </div>
|
|
<div class="line"><a name="l00429"></a><span class="lineno"><a class="line" href="structSupc.html#a8c90accabaa9ea2f4ff0ca16f71b002f"> 429</a></span>  __I <a class="code" href="unionSUPC__BKIN__Type.html">SUPC_BKIN_Type</a> <a class="code" href="structSupc.html#a8c90accabaa9ea2f4ff0ca16f71b002f">BKIN</a>; </div>
|
|
<div class="line"><a name="l00430"></a><span class="lineno"> 430</span> } <a class="code" href="structSupc.html">Supc</a>;</div>
|
|
<div class="line"><a name="l00431"></a><span class="lineno"> 431</span> <span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span><span class="preprocessor"></span></div>
|
|
<div class="line"><a name="l00432"></a><span class="lineno"> 432</span>  </div>
|
|
<div class="line"><a name="l00435"></a><span class="lineno"> 435</span> <span class="preprocessor">#endif </span><span class="comment">/* _SAME54_SUPC_COMPONENT_ */</span><span class="preprocessor"></span></div>
|
|
</div><!-- fragment --></div><!-- contents -->
|
|
<div class="ttc" id="aunionSUPC__INTENSET__Type_html_aa4a52ba72f86e763c4c791401f15a3a4"><div class="ttname"><a href="unionSUPC__INTENSET__Type.html#aa4a52ba72f86e763c4c791401f15a3a4">SUPC_INTENSET_Type::VCORERDY</a></div><div class="ttdeci">uint32_t VCORERDY</div><div class="ttdef"><b>Definition:</b> <a href="component_2supc_8h_source.html#l00084">supc.h:84</a></div></div>
|
|
<div class="ttc" id="aunionSUPC__INTENCLR__Type_html_aea24b38adde842f3f6393802edb9e19c"><div class="ttname"><a href="unionSUPC__INTENCLR__Type.html#aea24b38adde842f3f6393802edb9e19c">SUPC_INTENCLR_Type::reg</a></div><div class="ttdeci">uint32_t reg</div><div class="ttdef"><b>Definition:</b> <a href="component_2supc_8h_source.html#l00055">supc.h:55</a></div></div>
|
|
<div class="ttc" id="aunionSUPC__INTENSET__Type_html_a80dc7f0862612a754b40f832f8b1815c"><div class="ttname"><a href="unionSUPC__INTENSET__Type.html#a80dc7f0862612a754b40f832f8b1815c">SUPC_INTENSET_Type::reg</a></div><div class="ttdeci">uint32_t reg</div><div class="ttdef"><b>Definition:</b> <a href="component_2supc_8h_source.html#l00087">supc.h:87</a></div></div>
|
|
<div class="ttc" id="astructSupc_html_ad544253aa247a1bc2e26b37c57b07875"><div class="ttname"><a href="structSupc.html#ad544253aa247a1bc2e26b37c57b07875">Supc::BOD33</a></div><div class="ttdeci">__IO SUPC_BOD33_Type BOD33</div><div class="ttdoc">Offset: 0x10 (R/W 32) BOD33 Control.</div><div class="ttdef"><b>Definition:</b> <a href="component_2supc_8h_source.html#l00423">supc.h:423</a></div></div>
|
|
<div class="ttc" id="aunionSUPC__VREF__Type_html"><div class="ttname"><a href="unionSUPC__VREF__Type.html">SUPC_VREF_Type</a></div><div class="ttdef"><b>Definition:</b> <a href="component_2supc_8h_source.html#l00286">supc.h:286</a></div></div>
|
|
<div class="ttc" id="aunionSUPC__BOD33__Type_html_a5c0fdbb5cdb2bc5c4a6e5a81b3fbbc31"><div class="ttname"><a href="unionSUPC__BOD33__Type.html#a5c0fdbb5cdb2bc5c4a6e5a81b3fbbc31">SUPC_BOD33_Type::RUNHIB</a></div><div class="ttdeci">uint32_t RUNHIB</div><div class="ttdef"><b>Definition:</b> <a href="component_2supc_8h_source.html#l00179">supc.h:179</a></div></div>
|
|
<div class="ttc" id="aunionSUPC__STATUS__Type_html_aefe6200b9771ad9b27603734f1762281"><div class="ttname"><a href="unionSUPC__STATUS__Type.html#aefe6200b9771ad9b27603734f1762281">SUPC_STATUS_Type::B33SRDY</a></div><div class="ttdeci">uint32_t B33SRDY</div><div class="ttdef"><b>Definition:</b> <a href="component_2supc_8h_source.html#l00144">supc.h:144</a></div></div>
|
|
<div class="ttc" id="aunionSUPC__BKOUT__Type_html_add4b2f0e575a7ed2f4df8eecfd32ddf6"><div class="ttname"><a href="unionSUPC__BKOUT__Type.html#add4b2f0e575a7ed2f4df8eecfd32ddf6">SUPC_BKOUT_Type::SET</a></div><div class="ttdeci">uint32_t SET</div><div class="ttdef"><b>Definition:</b> <a href="component_2supc_8h_source.html#l00371">supc.h:371</a></div></div>
|
|
<div class="ttc" id="astructSupc_html_aeb5b074be93359ec24669c99188b76e5"><div class="ttname"><a href="structSupc.html#aeb5b074be93359ec24669c99188b76e5">Supc::INTENSET</a></div><div class="ttdeci">__IO SUPC_INTENSET_Type INTENSET</div><div class="ttdoc">Offset: 0x04 (R/W 32) Interrupt Enable Set.</div><div class="ttdef"><b>Definition:</b> <a href="component_2supc_8h_source.html#l00420">supc.h:420</a></div></div>
|
|
<div class="ttc" id="aunionSUPC__INTENCLR__Type_html_ab6b484b4543ecb20f1cc80381c958cec"><div class="ttname"><a href="unionSUPC__INTENCLR__Type.html#ab6b484b4543ecb20f1cc80381c958cec">SUPC_INTENCLR_Type::VCORERDY</a></div><div class="ttdeci">uint32_t VCORERDY</div><div class="ttdef"><b>Definition:</b> <a href="component_2supc_8h_source.html#l00052">supc.h:52</a></div></div>
|
|
<div class="ttc" id="aunionSUPC__VREG__Type_html_ad52a77ae8ca27476fe6b7b7fc7ac66b4"><div class="ttname"><a href="unionSUPC__VREG__Type.html#ad52a77ae8ca27476fe6b7b7fc7ac66b4">SUPC_VREG_Type::VSEN</a></div><div class="ttdeci">uint32_t VSEN</div><div class="ttdef"><b>Definition:</b> <a href="component_2supc_8h_source.html#l00255">supc.h:255</a></div></div>
|
|
<div class="ttc" id="aunionSUPC__BOD33__Type_html_abd27fe81682e7389bb6337a167c5ef0e"><div class="ttname"><a href="unionSUPC__BOD33__Type.html#abd27fe81682e7389bb6337a167c5ef0e">SUPC_BOD33_Type::PSEL</a></div><div class="ttdeci">uint32_t PSEL</div><div class="ttdef"><b>Definition:</b> <a href="component_2supc_8h_source.html#l00182">supc.h:182</a></div></div>
|
|
<div class="ttc" id="aunionSUPC__BOD33__Type_html_a2656904e62bd1960a15a421bd7ffcd61"><div class="ttname"><a href="unionSUPC__BOD33__Type.html#a2656904e62bd1960a15a421bd7ffcd61">SUPC_BOD33_Type::RUNSTDBY</a></div><div class="ttdeci">uint32_t RUNSTDBY</div><div class="ttdef"><b>Definition:</b> <a href="component_2supc_8h_source.html#l00178">supc.h:178</a></div></div>
|
|
<div class="ttc" id="aunionSUPC__INTFLAG__Type_html"><div class="ttname"><a href="unionSUPC__INTFLAG__Type.html">SUPC_INTFLAG_Type</a></div><div class="ttdef"><b>Definition:</b> <a href="component_2supc_8h_source.html#l00108">supc.h:108</a></div></div>
|
|
<div class="ttc" id="aunionSUPC__VREG__Type_html_ae2fba90f319ef21524e05b1487e7b170"><div class="ttname"><a href="unionSUPC__VREG__Type.html#ae2fba90f319ef21524e05b1487e7b170">SUPC_VREG_Type::SEL</a></div><div class="ttdeci">uint32_t SEL</div><div class="ttdef"><b>Definition:</b> <a href="component_2supc_8h_source.html#l00251">supc.h:251</a></div></div>
|
|
<div class="ttc" id="aunionSUPC__BOD33__Type_html_a1c6203ee8c716b16b286d200b6a0b1d0"><div class="ttname"><a href="unionSUPC__BOD33__Type.html#a1c6203ee8c716b16b286d200b6a0b1d0">SUPC_BOD33_Type::LEVEL</a></div><div class="ttdeci">uint32_t LEVEL</div><div class="ttdef"><b>Definition:</b> <a href="component_2supc_8h_source.html#l00184">supc.h:184</a></div></div>
|
|
<div class="ttc" id="aunionSUPC__BKOUT__Type_html"><div class="ttname"><a href="unionSUPC__BKOUT__Type.html">SUPC_BKOUT_Type</a></div><div class="ttdef"><b>Definition:</b> <a href="component_2supc_8h_source.html#l00365">supc.h:365</a></div></div>
|
|
<div class="ttc" id="aunionSUPC__INTFLAG__Type_html_a1f839bfb2f6021d723bd9e4ad0fede0c"><div class="ttname"><a href="unionSUPC__INTFLAG__Type.html#a1f839bfb2f6021d723bd9e4ad0fede0c">SUPC_INTFLAG_Type::VCORERDY</a></div><div class="ttdeci">__I uint32_t VCORERDY</div><div class="ttdef"><b>Definition:</b> <a href="component_2supc_8h_source.html#l00116">supc.h:116</a></div></div>
|
|
<div class="ttc" id="aunionSUPC__BOD33__Type_html_a546475e8205c0fa141b2e6781e5e172c"><div class="ttname"><a href="unionSUPC__BOD33__Type.html#a546475e8205c0fa141b2e6781e5e172c">SUPC_BOD33_Type::ENABLE</a></div><div class="ttdeci">uint32_t ENABLE</div><div class="ttdef"><b>Definition:</b> <a href="component_2supc_8h_source.html#l00175">supc.h:175</a></div></div>
|
|
<div class="ttc" id="aunionSUPC__BKIN__Type_html"><div class="ttname"><a href="unionSUPC__BKIN__Type.html">SUPC_BKIN_Type</a></div><div class="ttdef"><b>Definition:</b> <a href="component_2supc_8h_source.html#l00399">supc.h:399</a></div></div>
|
|
<div class="ttc" id="aunionSUPC__INTFLAG__Type_html_aa377e3ec403c63473c17b72d3120b2cb"><div class="ttname"><a href="unionSUPC__INTFLAG__Type.html#aa377e3ec403c63473c17b72d3120b2cb">SUPC_INTFLAG_Type::uint32_t</a></div><div class="ttdeci">__I uint32_t</div><div class="ttdef"><b>Definition:</b> <a href="component_2supc_8h_source.html#l00113">supc.h:113</a></div></div>
|
|
<div class="ttc" id="astructSupc_html_a8c90accabaa9ea2f4ff0ca16f71b002f"><div class="ttname"><a href="structSupc.html#a8c90accabaa9ea2f4ff0ca16f71b002f">Supc::BKIN</a></div><div class="ttdeci">__I SUPC_BKIN_Type BKIN</div><div class="ttdoc">Offset: 0x28 (R/ 32) Backup Input Control.</div><div class="ttdef"><b>Definition:</b> <a href="component_2supc_8h_source.html#l00429">supc.h:429</a></div></div>
|
|
<div class="ttc" id="aunionSUPC__BKOUT__Type_html_ab7c028f747a5cc06d8800a9394cfb10c"><div class="ttname"><a href="unionSUPC__BKOUT__Type.html#ab7c028f747a5cc06d8800a9394cfb10c">SUPC_BKOUT_Type::reg</a></div><div class="ttdeci">uint32_t reg</div><div class="ttdef"><b>Definition:</b> <a href="component_2supc_8h_source.html#l00376">supc.h:376</a></div></div>
|
|
<div class="ttc" id="astructSupc_html_a1a441f17be0a3a949232634e4cb4a3dd"><div class="ttname"><a href="structSupc.html#a1a441f17be0a3a949232634e4cb4a3dd">Supc::STATUS</a></div><div class="ttdeci">__I SUPC_STATUS_Type STATUS</div><div class="ttdoc">Offset: 0x0C (R/ 32) Power and Clocks Status.</div><div class="ttdef"><b>Definition:</b> <a href="component_2supc_8h_source.html#l00422">supc.h:422</a></div></div>
|
|
<div class="ttc" id="astructSupc_html_a328748aca74f1ee9e1c42c896a958eb1"><div class="ttname"><a href="structSupc.html#a328748aca74f1ee9e1c42c896a958eb1">Supc::VREG</a></div><div class="ttdeci">__IO SUPC_VREG_Type VREG</div><div class="ttdoc">Offset: 0x18 (R/W 32) VREG Control.</div><div class="ttdef"><b>Definition:</b> <a href="component_2supc_8h_source.html#l00425">supc.h:425</a></div></div>
|
|
<div class="ttc" id="aunionSUPC__VREF__Type_html_a388c89fb3bc5cf5ff24e21ad351a5add"><div class="ttname"><a href="unionSUPC__VREF__Type.html#a388c89fb3bc5cf5ff24e21ad351a5add">SUPC_VREF_Type::ONDEMAND</a></div><div class="ttdeci">uint32_t ONDEMAND</div><div class="ttdef"><b>Definition:</b> <a href="component_2supc_8h_source.html#l00294">supc.h:294</a></div></div>
|
|
<div class="ttc" id="aunionSUPC__BKIN__Type_html_a16412b836ed1578bb8c2c5ccf3036ba9"><div class="ttname"><a href="unionSUPC__BKIN__Type.html#a16412b836ed1578bb8c2c5ccf3036ba9">SUPC_BKIN_Type::reg</a></div><div class="ttdeci">uint32_t reg</div><div class="ttdef"><b>Definition:</b> <a href="component_2supc_8h_source.html#l00404">supc.h:404</a></div></div>
|
|
<div class="ttc" id="astructSupc_html"><div class="ttname"><a href="structSupc.html">Supc</a></div><div class="ttdoc">SUPC hardware registers.</div><div class="ttdef"><b>Definition:</b> <a href="component_2supc_8h_source.html#l00418">supc.h:418</a></div></div>
|
|
<div class="ttc" id="aunionSUPC__VREG__Type_html_a2660c5a9f0a03c1576ed9f95e9c77503"><div class="ttname"><a href="unionSUPC__VREG__Type.html#a2660c5a9f0a03c1576ed9f95e9c77503">SUPC_VREG_Type::RUNBKUP</a></div><div class="ttdeci">uint32_t RUNBKUP</div><div class="ttdef"><b>Definition:</b> <a href="component_2supc_8h_source.html#l00253">supc.h:253</a></div></div>
|
|
<div class="ttc" id="aunionSUPC__VREG__Type_html_a99f87e01ffd1426f054b98ef755558a2"><div class="ttname"><a href="unionSUPC__VREG__Type.html#a99f87e01ffd1426f054b98ef755558a2">SUPC_VREG_Type::reg</a></div><div class="ttdeci">uint32_t reg</div><div class="ttdef"><b>Definition:</b> <a href="component_2supc_8h_source.html#l00260">supc.h:260</a></div></div>
|
|
<div class="ttc" id="aunionSUPC__VREF__Type_html_a13a874abef1d5038719763062c074c0d"><div class="ttname"><a href="unionSUPC__VREF__Type.html#a13a874abef1d5038719763062c074c0d">SUPC_VREF_Type::TSEN</a></div><div class="ttdeci">uint32_t TSEN</div><div class="ttdef"><b>Definition:</b> <a href="component_2supc_8h_source.html#l00289">supc.h:289</a></div></div>
|
|
<div class="ttc" id="aunionSUPC__BOD33__Type_html_aced224dd21b5ce692dfe6a9c225136c1"><div class="ttname"><a href="unionSUPC__BOD33__Type.html#aced224dd21b5ce692dfe6a9c225136c1">SUPC_BOD33_Type::VBATLEVEL</a></div><div class="ttdeci">uint32_t VBATLEVEL</div><div class="ttdef"><b>Definition:</b> <a href="component_2supc_8h_source.html#l00185">supc.h:185</a></div></div>
|
|
<div class="ttc" id="aunionSUPC__VREF__Type_html_ae9f389403a332a87eaececeda4e57081"><div class="ttname"><a href="unionSUPC__VREF__Type.html#ae9f389403a332a87eaececeda4e57081">SUPC_VREF_Type::reg</a></div><div class="ttdeci">uint32_t reg</div><div class="ttdef"><b>Definition:</b> <a href="component_2supc_8h_source.html#l00299">supc.h:299</a></div></div>
|
|
<div class="ttc" id="aunionSUPC__STATUS__Type_html_aead822464d252c14ba5996bf9b167c2c"><div class="ttname"><a href="unionSUPC__STATUS__Type.html#aead822464d252c14ba5996bf9b167c2c">SUPC_STATUS_Type::BOD33RDY</a></div><div class="ttdeci">uint32_t BOD33RDY</div><div class="ttdef"><b>Definition:</b> <a href="component_2supc_8h_source.html#l00142">supc.h:142</a></div></div>
|
|
<div class="ttc" id="aunionSUPC__BOD33__Type_html_a3c038cf8e7cc4e909fbf4b92a81ed91a"><div class="ttname"><a href="unionSUPC__BOD33__Type.html#a3c038cf8e7cc4e909fbf4b92a81ed91a">SUPC_BOD33_Type::RUNBKUP</a></div><div class="ttdeci">uint32_t RUNBKUP</div><div class="ttdef"><b>Definition:</b> <a href="component_2supc_8h_source.html#l00180">supc.h:180</a></div></div>
|
|
<div class="ttc" id="aunionSUPC__VREG__Type_html_a6eba2b9ee9e95b87a85e89e7beaca884"><div class="ttname"><a href="unionSUPC__VREG__Type.html#a6eba2b9ee9e95b87a85e89e7beaca884">SUPC_VREG_Type::ENABLE</a></div><div class="ttdeci">uint32_t ENABLE</div><div class="ttdef"><b>Definition:</b> <a href="component_2supc_8h_source.html#l00250">supc.h:250</a></div></div>
|
|
<div class="ttc" id="aunionSUPC__VREG__Type_html"><div class="ttname"><a href="unionSUPC__VREG__Type.html">SUPC_VREG_Type</a></div><div class="ttdef"><b>Definition:</b> <a href="component_2supc_8h_source.html#l00247">supc.h:247</a></div></div>
|
|
<div class="ttc" id="aunionSUPC__VREF__Type_html_a53df8b78852f49fb0140e90764526718"><div class="ttname"><a href="unionSUPC__VREF__Type.html#a53df8b78852f49fb0140e90764526718">SUPC_VREF_Type::RUNSTDBY</a></div><div class="ttdeci">uint32_t RUNSTDBY</div><div class="ttdef"><b>Definition:</b> <a href="component_2supc_8h_source.html#l00293">supc.h:293</a></div></div>
|
|
<div class="ttc" id="aunionSUPC__INTENCLR__Type_html_ae7af0edcaf99853cc079b01c9d0b23ec"><div class="ttname"><a href="unionSUPC__INTENCLR__Type.html#ae7af0edcaf99853cc079b01c9d0b23ec">SUPC_INTENCLR_Type::VREGRDY</a></div><div class="ttdeci">uint32_t VREGRDY</div><div class="ttdef"><b>Definition:</b> <a href="component_2supc_8h_source.html#l00050">supc.h:50</a></div></div>
|
|
<div class="ttc" id="aunionSUPC__BBPS__Type_html_af644961c439740ce0c22e34222bd6e44"><div class="ttname"><a href="unionSUPC__BBPS__Type.html#af644961c439740ce0c22e34222bd6e44">SUPC_BBPS_Type::CONF</a></div><div class="ttdeci">uint32_t CONF</div><div class="ttdef"><b>Definition:</b> <a href="component_2supc_8h_source.html#l00341">supc.h:341</a></div></div>
|
|
<div class="ttc" id="aunionSUPC__BKIN__Type_html_ad098288f9c66ee4535b62f049f79fe41"><div class="ttname"><a href="unionSUPC__BKIN__Type.html#ad098288f9c66ee4535b62f049f79fe41">SUPC_BKIN_Type::BKIN</a></div><div class="ttdeci">uint32_t BKIN</div><div class="ttdef"><b>Definition:</b> <a href="component_2supc_8h_source.html#l00401">supc.h:401</a></div></div>
|
|
<div class="ttc" id="aunionSUPC__BKOUT__Type_html_a8a145828681ffa38144cd82b8a608274"><div class="ttname"><a href="unionSUPC__BKOUT__Type.html#a8a145828681ffa38144cd82b8a608274">SUPC_BKOUT_Type::CLR</a></div><div class="ttdeci">uint32_t CLR</div><div class="ttdef"><b>Definition:</b> <a href="component_2supc_8h_source.html#l00369">supc.h:369</a></div></div>
|
|
<div class="ttc" id="astructSupc_html_ab004d044922685e98e234bac617b8327"><div class="ttname"><a href="structSupc.html#ab004d044922685e98e234bac617b8327">Supc::VREF</a></div><div class="ttdeci">__IO SUPC_VREF_Type VREF</div><div class="ttdoc">Offset: 0x1C (R/W 32) VREF Control.</div><div class="ttdef"><b>Definition:</b> <a href="component_2supc_8h_source.html#l00426">supc.h:426</a></div></div>
|
|
<div class="ttc" id="aunionSUPC__INTFLAG__Type_html_a94f85e67b2fc89f1150b7251074f02c8"><div class="ttname"><a href="unionSUPC__INTFLAG__Type.html#a94f85e67b2fc89f1150b7251074f02c8">SUPC_INTFLAG_Type::BOD33RDY</a></div><div class="ttdeci">__I uint32_t BOD33RDY</div><div class="ttdef"><b>Definition:</b> <a href="component_2supc_8h_source.html#l00110">supc.h:110</a></div></div>
|
|
<div class="ttc" id="aunionSUPC__BOD33__Type_html_a7694275b70a26a4c81f1240122ad544f"><div class="ttname"><a href="unionSUPC__BOD33__Type.html#a7694275b70a26a4c81f1240122ad544f">SUPC_BOD33_Type::STDBYCFG</a></div><div class="ttdeci">uint32_t STDBYCFG</div><div class="ttdef"><b>Definition:</b> <a href="component_2supc_8h_source.html#l00177">supc.h:177</a></div></div>
|
|
<div class="ttc" id="aunionSUPC__INTENCLR__Type_html_aed7efa5e1d8de720d3b9e78ec4b3fc43"><div class="ttname"><a href="unionSUPC__INTENCLR__Type.html#aed7efa5e1d8de720d3b9e78ec4b3fc43">SUPC_INTENCLR_Type::BOD33RDY</a></div><div class="ttdeci">uint32_t BOD33RDY</div><div class="ttdef"><b>Definition:</b> <a href="component_2supc_8h_source.html#l00046">supc.h:46</a></div></div>
|
|
<div class="ttc" id="aunionSUPC__BOD33__Type_html_a81f382bf9e25ae45135ad475cdb63428"><div class="ttname"><a href="unionSUPC__BOD33__Type.html#a81f382bf9e25ae45135ad475cdb63428">SUPC_BOD33_Type::ACTION</a></div><div class="ttdeci">uint32_t ACTION</div><div class="ttdef"><b>Definition:</b> <a href="component_2supc_8h_source.html#l00176">supc.h:176</a></div></div>
|
|
<div class="ttc" id="aunionSUPC__BBPS__Type_html_af16fa478945221deb0b53a506e079851"><div class="ttname"><a href="unionSUPC__BBPS__Type.html#af16fa478945221deb0b53a506e079851">SUPC_BBPS_Type::reg</a></div><div class="ttdeci">uint32_t reg</div><div class="ttdef"><b>Definition:</b> <a href="component_2supc_8h_source.html#l00346">supc.h:346</a></div></div>
|
|
<div class="ttc" id="aunionSUPC__INTENSET__Type_html_a0997376908464041f44ff1fefae5e9d5"><div class="ttname"><a href="unionSUPC__INTENSET__Type.html#a0997376908464041f44ff1fefae5e9d5">SUPC_INTENSET_Type::BOD33DET</a></div><div class="ttdeci">uint32_t BOD33DET</div><div class="ttdef"><b>Definition:</b> <a href="component_2supc_8h_source.html#l00079">supc.h:79</a></div></div>
|
|
<div class="ttc" id="astructSupc_html_a1fa15f2185ebf40bc17e3bb740eed072"><div class="ttname"><a href="structSupc.html#a1fa15f2185ebf40bc17e3bb740eed072">Supc::INTFLAG</a></div><div class="ttdeci">__IO SUPC_INTFLAG_Type INTFLAG</div><div class="ttdoc">Offset: 0x08 (R/W 32) Interrupt Flag Status and Clear.</div><div class="ttdef"><b>Definition:</b> <a href="component_2supc_8h_source.html#l00421">supc.h:421</a></div></div>
|
|
<div class="ttc" id="aunionSUPC__BKOUT__Type_html_a6d514dfb5937a7908e469cc26abde285"><div class="ttname"><a href="unionSUPC__BKOUT__Type.html#a6d514dfb5937a7908e469cc26abde285">SUPC_BKOUT_Type::EN</a></div><div class="ttdeci">uint32_t EN</div><div class="ttdef"><b>Definition:</b> <a href="component_2supc_8h_source.html#l00367">supc.h:367</a></div></div>
|
|
<div class="ttc" id="aunionSUPC__INTFLAG__Type_html_a4c976ac85e9e0810164aefaf2843ce40"><div class="ttname"><a href="unionSUPC__INTFLAG__Type.html#a4c976ac85e9e0810164aefaf2843ce40">SUPC_INTFLAG_Type::reg</a></div><div class="ttdeci">uint32_t reg</div><div class="ttdef"><b>Definition:</b> <a href="component_2supc_8h_source.html#l00119">supc.h:119</a></div></div>
|
|
<div class="ttc" id="aunionSUPC__STATUS__Type_html"><div class="ttname"><a href="unionSUPC__STATUS__Type.html">SUPC_STATUS_Type</a></div><div class="ttdef"><b>Definition:</b> <a href="component_2supc_8h_source.html#l00140">supc.h:140</a></div></div>
|
|
<div class="ttc" id="astructSupc_html_a6b50ede13163cc9d05226e8e646c9d53"><div class="ttname"><a href="structSupc.html#a6b50ede13163cc9d05226e8e646c9d53">Supc::BBPS</a></div><div class="ttdeci">__IO SUPC_BBPS_Type BBPS</div><div class="ttdoc">Offset: 0x20 (R/W 32) Battery Backup Power Switch.</div><div class="ttdef"><b>Definition:</b> <a href="component_2supc_8h_source.html#l00427">supc.h:427</a></div></div>
|
|
<div class="ttc" id="aunionSUPC__INTFLAG__Type_html_a39ff7b403a9e6bb62752ab26c66ffb4f"><div class="ttname"><a href="unionSUPC__INTFLAG__Type.html#a39ff7b403a9e6bb62752ab26c66ffb4f">SUPC_INTFLAG_Type::B33SRDY</a></div><div class="ttdeci">__I uint32_t B33SRDY</div><div class="ttdef"><b>Definition:</b> <a href="component_2supc_8h_source.html#l00112">supc.h:112</a></div></div>
|
|
<div class="ttc" id="aunionSUPC__INTENSET__Type_html"><div class="ttname"><a href="unionSUPC__INTENSET__Type.html">SUPC_INTENSET_Type</a></div><div class="ttdef"><b>Definition:</b> <a href="component_2supc_8h_source.html#l00076">supc.h:76</a></div></div>
|
|
<div class="ttc" id="aunionSUPC__BBPS__Type_html_ade6d5139c2e7ee3cb51a5bd2e178a32d"><div class="ttname"><a href="unionSUPC__BBPS__Type.html#ade6d5139c2e7ee3cb51a5bd2e178a32d">SUPC_BBPS_Type::WAKEEN</a></div><div class="ttdeci">uint32_t WAKEEN</div><div class="ttdef"><b>Definition:</b> <a href="component_2supc_8h_source.html#l00343">supc.h:343</a></div></div>
|
|
<div class="ttc" id="aunionSUPC__INTENSET__Type_html_af96fdef04dd09a476c445ee138e4aaff"><div class="ttname"><a href="unionSUPC__INTENSET__Type.html#af96fdef04dd09a476c445ee138e4aaff">SUPC_INTENSET_Type::B33SRDY</a></div><div class="ttdeci">uint32_t B33SRDY</div><div class="ttdef"><b>Definition:</b> <a href="component_2supc_8h_source.html#l00080">supc.h:80</a></div></div>
|
|
<div class="ttc" id="aunionSUPC__BOD33__Type_html_aea629f4a1e9cb8c13de4cc385e11d765"><div class="ttname"><a href="unionSUPC__BOD33__Type.html#aea629f4a1e9cb8c13de4cc385e11d765">SUPC_BOD33_Type::reg</a></div><div class="ttdeci">uint32_t reg</div><div class="ttdef"><b>Definition:</b> <a href="component_2supc_8h_source.html#l00187">supc.h:187</a></div></div>
|
|
<div class="ttc" id="aunionSUPC__BBPS__Type_html"><div class="ttname"><a href="unionSUPC__BBPS__Type.html">SUPC_BBPS_Type</a></div><div class="ttdef"><b>Definition:</b> <a href="component_2supc_8h_source.html#l00339">supc.h:339</a></div></div>
|
|
<div class="ttc" id="aunionSUPC__BKOUT__Type_html_a01a5a59d8362c15549ffbb12fc7ab21a"><div class="ttname"><a href="unionSUPC__BKOUT__Type.html#a01a5a59d8362c15549ffbb12fc7ab21a">SUPC_BKOUT_Type::RTCTGL</a></div><div class="ttdeci">uint32_t RTCTGL</div><div class="ttdef"><b>Definition:</b> <a href="component_2supc_8h_source.html#l00373">supc.h:373</a></div></div>
|
|
<div class="ttc" id="aunionSUPC__VREF__Type_html_a9ae4ea534bdc6674e74013f93c24416e"><div class="ttname"><a href="unionSUPC__VREF__Type.html#a9ae4ea534bdc6674e74013f93c24416e">SUPC_VREF_Type::VREFOE</a></div><div class="ttdeci">uint32_t VREFOE</div><div class="ttdef"><b>Definition:</b> <a href="component_2supc_8h_source.html#l00290">supc.h:290</a></div></div>
|
|
<div class="ttc" id="astructSupc_html_ac038945078518b446e2707aa8af02bbe"><div class="ttname"><a href="structSupc.html#ac038945078518b446e2707aa8af02bbe">Supc::INTENCLR</a></div><div class="ttdeci">__IO SUPC_INTENCLR_Type INTENCLR</div><div class="ttdoc">Offset: 0x00 (R/W 32) Interrupt Enable Clear.</div><div class="ttdef"><b>Definition:</b> <a href="component_2supc_8h_source.html#l00419">supc.h:419</a></div></div>
|
|
<div class="ttc" id="aunionSUPC__VREG__Type_html_a39fe8839584b48d9766787b284cb731f"><div class="ttname"><a href="unionSUPC__VREG__Type.html#a39fe8839584b48d9766787b284cb731f">SUPC_VREG_Type::VSPER</a></div><div class="ttdeci">uint32_t VSPER</div><div class="ttdef"><b>Definition:</b> <a href="component_2supc_8h_source.html#l00257">supc.h:257</a></div></div>
|
|
<div class="ttc" id="aunionSUPC__BOD33__Type_html"><div class="ttname"><a href="unionSUPC__BOD33__Type.html">SUPC_BOD33_Type</a></div><div class="ttdef"><b>Definition:</b> <a href="component_2supc_8h_source.html#l00172">supc.h:172</a></div></div>
|
|
<div class="ttc" id="aunionSUPC__STATUS__Type_html_a9dea8944f70ea57248fdbc9064316a02"><div class="ttname"><a href="unionSUPC__STATUS__Type.html#a9dea8944f70ea57248fdbc9064316a02">SUPC_STATUS_Type::VCORERDY</a></div><div class="ttdeci">uint32_t VCORERDY</div><div class="ttdef"><b>Definition:</b> <a href="component_2supc_8h_source.html#l00148">supc.h:148</a></div></div>
|
|
<div class="ttc" id="aunionSUPC__INTENCLR__Type_html_a8b33bce69dde3a61a8c1f12a5ada1602"><div class="ttname"><a href="unionSUPC__INTENCLR__Type.html#a8b33bce69dde3a61a8c1f12a5ada1602">SUPC_INTENCLR_Type::B33SRDY</a></div><div class="ttdeci">uint32_t B33SRDY</div><div class="ttdef"><b>Definition:</b> <a href="component_2supc_8h_source.html#l00048">supc.h:48</a></div></div>
|
|
<div class="ttc" id="aunionSUPC__INTFLAG__Type_html_a93b81318aa7c081c58bb8f7c473b16f1"><div class="ttname"><a href="unionSUPC__INTFLAG__Type.html#a93b81318aa7c081c58bb8f7c473b16f1">SUPC_INTFLAG_Type::BOD33DET</a></div><div class="ttdeci">__I uint32_t BOD33DET</div><div class="ttdef"><b>Definition:</b> <a href="component_2supc_8h_source.html#l00111">supc.h:111</a></div></div>
|
|
<div class="ttc" id="aunionSUPC__STATUS__Type_html_a0a096aff02454e61d1326dcbea8115ab"><div class="ttname"><a href="unionSUPC__STATUS__Type.html#a0a096aff02454e61d1326dcbea8115ab">SUPC_STATUS_Type::VREGRDY</a></div><div class="ttdeci">uint32_t VREGRDY</div><div class="ttdef"><b>Definition:</b> <a href="component_2supc_8h_source.html#l00146">supc.h:146</a></div></div>
|
|
<div class="ttc" id="aunionSUPC__STATUS__Type_html_ac6d12ca8d7d369c780a6195a8e59e271"><div class="ttname"><a href="unionSUPC__STATUS__Type.html#ac6d12ca8d7d369c780a6195a8e59e271">SUPC_STATUS_Type::reg</a></div><div class="ttdeci">uint32_t reg</div><div class="ttdef"><b>Definition:</b> <a href="component_2supc_8h_source.html#l00151">supc.h:151</a></div></div>
|
|
<div class="ttc" id="asame54n19a_8h_html_a0d957f1433aaf5d70e4dc2b68288442d"><div class="ttname"><a href="same54n19a_8h.html#a0d957f1433aaf5d70e4dc2b68288442d">RoReg8</a></div><div class="ttdeci">volatile const uint8_t RoReg8</div><div class="ttdef"><b>Definition:</b> <a href="same54n19a_8h_source.html#l00053">same54n19a.h:53</a></div></div>
|
|
<div class="ttc" id="aunionSUPC__INTENSET__Type_html_a9764f3c1f2190059629173ee7ba6b8dd"><div class="ttname"><a href="unionSUPC__INTENSET__Type.html#a9764f3c1f2190059629173ee7ba6b8dd">SUPC_INTENSET_Type::VREGRDY</a></div><div class="ttdeci">uint32_t VREGRDY</div><div class="ttdef"><b>Definition:</b> <a href="component_2supc_8h_source.html#l00082">supc.h:82</a></div></div>
|
|
<div class="ttc" id="aunionSUPC__INTFLAG__Type_html_a47ca7982c4e635bf4aed4f6b4e412bcc"><div class="ttname"><a href="unionSUPC__INTFLAG__Type.html#a47ca7982c4e635bf4aed4f6b4e412bcc">SUPC_INTFLAG_Type::VREGRDY</a></div><div class="ttdeci">__I uint32_t VREGRDY</div><div class="ttdef"><b>Definition:</b> <a href="component_2supc_8h_source.html#l00114">supc.h:114</a></div></div>
|
|
<div class="ttc" id="aunionSUPC__BOD33__Type_html_a61e4e2ea6345ecd8d21043d17393e60a"><div class="ttname"><a href="unionSUPC__BOD33__Type.html#a61e4e2ea6345ecd8d21043d17393e60a">SUPC_BOD33_Type::HYST</a></div><div class="ttdeci">uint32_t HYST</div><div class="ttdef"><b>Definition:</b> <a href="component_2supc_8h_source.html#l00181">supc.h:181</a></div></div>
|
|
<div class="ttc" id="astructSupc_html_a736e791866070af9c2e9636b26f8db2a"><div class="ttname"><a href="structSupc.html#a736e791866070af9c2e9636b26f8db2a">Supc::BKOUT</a></div><div class="ttdeci">__IO SUPC_BKOUT_Type BKOUT</div><div class="ttdoc">Offset: 0x24 (R/W 32) Backup Output Control.</div><div class="ttdef"><b>Definition:</b> <a href="component_2supc_8h_source.html#l00428">supc.h:428</a></div></div>
|
|
<div class="ttc" id="aunionSUPC__VREF__Type_html_afea370e241b2d6f1543355c3cb21026d"><div class="ttname"><a href="unionSUPC__VREF__Type.html#afea370e241b2d6f1543355c3cb21026d">SUPC_VREF_Type::SEL</a></div><div class="ttdeci">uint32_t SEL</div><div class="ttdef"><b>Definition:</b> <a href="component_2supc_8h_source.html#l00296">supc.h:296</a></div></div>
|
|
<div class="ttc" id="aunionSUPC__INTENCLR__Type_html_a532008fa18413107cb0d6c675650845d"><div class="ttname"><a href="unionSUPC__INTENCLR__Type.html#a532008fa18413107cb0d6c675650845d">SUPC_INTENCLR_Type::BOD33DET</a></div><div class="ttdeci">uint32_t BOD33DET</div><div class="ttdef"><b>Definition:</b> <a href="component_2supc_8h_source.html#l00047">supc.h:47</a></div></div>
|
|
<div class="ttc" id="aunionSUPC__VREF__Type_html_a8e4221d6f2905057c982de8eb04d118b"><div class="ttname"><a href="unionSUPC__VREF__Type.html#a8e4221d6f2905057c982de8eb04d118b">SUPC_VREF_Type::TSSEL</a></div><div class="ttdeci">uint32_t TSSEL</div><div class="ttdef"><b>Definition:</b> <a href="component_2supc_8h_source.html#l00291">supc.h:291</a></div></div>
|
|
<div class="ttc" id="aunionSUPC__INTENSET__Type_html_ae4ecedae54ad0d43bb7494ce98304ce6"><div class="ttname"><a href="unionSUPC__INTENSET__Type.html#ae4ecedae54ad0d43bb7494ce98304ce6">SUPC_INTENSET_Type::BOD33RDY</a></div><div class="ttdeci">uint32_t BOD33RDY</div><div class="ttdef"><b>Definition:</b> <a href="component_2supc_8h_source.html#l00078">supc.h:78</a></div></div>
|
|
<div class="ttc" id="aunionSUPC__INTENCLR__Type_html"><div class="ttname"><a href="unionSUPC__INTENCLR__Type.html">SUPC_INTENCLR_Type</a></div><div class="ttdef"><b>Definition:</b> <a href="component_2supc_8h_source.html#l00044">supc.h:44</a></div></div>
|
|
<div class="ttc" id="aunionSUPC__STATUS__Type_html_a95f074e08513e85b4b96323720bd9a5c"><div class="ttname"><a href="unionSUPC__STATUS__Type.html#a95f074e08513e85b4b96323720bd9a5c">SUPC_STATUS_Type::BOD33DET</a></div><div class="ttdeci">uint32_t BOD33DET</div><div class="ttdef"><b>Definition:</b> <a href="component_2supc_8h_source.html#l00143">supc.h:143</a></div></div>
|
|
<!-- start footer part -->
|
|
<hr class="footer"/><address class="footer"><small>
|
|
Generated by <a href="http://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.8.20
|
|
</small></address>
|
|
</body>
|
|
</html>
|