You cannot select more than 25 topics
Topics must start with a letter or number, can include dashes ('-') and can be up to 35 characters long.
288 lines
31 KiB
C
288 lines
31 KiB
C
4 years ago
|
/**
|
||
|
|
* \brief Component description for UART
|
||
|
|
*
|
||
|
|
* Copyright (c) 2020 Microchip Technology Inc. and its subsidiaries.
|
||
|
|
*
|
||
|
|
* Subject to your compliance with these terms, you may use Microchip software and any derivatives
|
||
|
|
* exclusively with Microchip products. It is your responsibility to comply with third party license
|
||
|
|
* terms applicable to your use of third party software (including open source software) that may
|
||
|
|
* accompany Microchip software.
|
||
|
|
*
|
||
|
|
* THIS SOFTWARE IS SUPPLIED BY MICROCHIP "AS IS". NO WARRANTIES, WHETHER EXPRESS, IMPLIED OR STATUTORY,
|
||
|
|
* APPLY TO THIS SOFTWARE, INCLUDING ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, AND
|
||
|
|
* FITNESS FOR A PARTICULAR PURPOSE.
|
||
|
|
*
|
||
|
|
* IN NO EVENT WILL MICROCHIP BE LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL OR CONSEQUENTIAL
|
||
|
|
* LOSS, DAMAGE, COST OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE SOFTWARE, HOWEVER CAUSED, EVEN IF
|
||
|
|
* MICROCHIP HAS BEEN ADVISED OF THE POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT
|
||
|
|
* ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY RELATED TO THIS SOFTWARE WILL NOT
|
||
|
|
* EXCEED THE AMOUNT OF FEES, IF ANY, THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THIS SOFTWARE.
|
||
|
|
*
|
||
|
|
*/
|
||
|
|
|
||
|
|
/* file generated from device description version 2017-08-25T14:00:00Z */
|
||
|
|
#ifndef _SAME70_UART_COMPONENT_H_
|
||
|
|
#define _SAME70_UART_COMPONENT_H_
|
||
|
|
|
||
|
|
/* ************************************************************************** */
|
||
|
|
/* SOFTWARE API DEFINITION FOR UART */
|
||
|
|
/* ************************************************************************** */
|
||
|
|
|
||
|
|
/* -------- UART_CR : (UART Offset: 0x00) ( /W 32) Control Register -------- */
|
||
|
|
#define UART_CR_RSTRX_Pos _U_(2) /**< (UART_CR) Reset Receiver Position */
|
||
|
|
#define UART_CR_RSTRX_Msk (_U_(0x1) << UART_CR_RSTRX_Pos) /**< (UART_CR) Reset Receiver Mask */
|
||
|
|
#define UART_CR_RSTRX(value) (UART_CR_RSTRX_Msk & ((value) << UART_CR_RSTRX_Pos))
|
||
|
|
#define UART_CR_RSTTX_Pos _U_(3) /**< (UART_CR) Reset Transmitter Position */
|
||
|
|
#define UART_CR_RSTTX_Msk (_U_(0x1) << UART_CR_RSTTX_Pos) /**< (UART_CR) Reset Transmitter Mask */
|
||
|
|
#define UART_CR_RSTTX(value) (UART_CR_RSTTX_Msk & ((value) << UART_CR_RSTTX_Pos))
|
||
|
|
#define UART_CR_RXEN_Pos _U_(4) /**< (UART_CR) Receiver Enable Position */
|
||
|
|
#define UART_CR_RXEN_Msk (_U_(0x1) << UART_CR_RXEN_Pos) /**< (UART_CR) Receiver Enable Mask */
|
||
|
|
#define UART_CR_RXEN(value) (UART_CR_RXEN_Msk & ((value) << UART_CR_RXEN_Pos))
|
||
|
|
#define UART_CR_RXDIS_Pos _U_(5) /**< (UART_CR) Receiver Disable Position */
|
||
|
|
#define UART_CR_RXDIS_Msk (_U_(0x1) << UART_CR_RXDIS_Pos) /**< (UART_CR) Receiver Disable Mask */
|
||
|
|
#define UART_CR_RXDIS(value) (UART_CR_RXDIS_Msk & ((value) << UART_CR_RXDIS_Pos))
|
||
|
|
#define UART_CR_TXEN_Pos _U_(6) /**< (UART_CR) Transmitter Enable Position */
|
||
|
|
#define UART_CR_TXEN_Msk (_U_(0x1) << UART_CR_TXEN_Pos) /**< (UART_CR) Transmitter Enable Mask */
|
||
|
|
#define UART_CR_TXEN(value) (UART_CR_TXEN_Msk & ((value) << UART_CR_TXEN_Pos))
|
||
|
|
#define UART_CR_TXDIS_Pos _U_(7) /**< (UART_CR) Transmitter Disable Position */
|
||
|
|
#define UART_CR_TXDIS_Msk (_U_(0x1) << UART_CR_TXDIS_Pos) /**< (UART_CR) Transmitter Disable Mask */
|
||
|
|
#define UART_CR_TXDIS(value) (UART_CR_TXDIS_Msk & ((value) << UART_CR_TXDIS_Pos))
|
||
|
|
#define UART_CR_RSTSTA_Pos _U_(8) /**< (UART_CR) Reset Status Position */
|
||
|
|
#define UART_CR_RSTSTA_Msk (_U_(0x1) << UART_CR_RSTSTA_Pos) /**< (UART_CR) Reset Status Mask */
|
||
|
|
#define UART_CR_RSTSTA(value) (UART_CR_RSTSTA_Msk & ((value) << UART_CR_RSTSTA_Pos))
|
||
|
|
#define UART_CR_REQCLR_Pos _U_(12) /**< (UART_CR) Request Clear Position */
|
||
|
|
#define UART_CR_REQCLR_Msk (_U_(0x1) << UART_CR_REQCLR_Pos) /**< (UART_CR) Request Clear Mask */
|
||
|
|
#define UART_CR_REQCLR(value) (UART_CR_REQCLR_Msk & ((value) << UART_CR_REQCLR_Pos))
|
||
|
|
#define UART_CR_Msk _U_(0x000011FC) /**< (UART_CR) Register Mask */
|
||
|
|
|
||
|
|
|
||
|
|
/* -------- UART_MR : (UART Offset: 0x04) (R/W 32) Mode Register -------- */
|
||
|
|
#define UART_MR_FILTER_Pos _U_(4) /**< (UART_MR) Receiver Digital Filter Position */
|
||
|
|
#define UART_MR_FILTER_Msk (_U_(0x1) << UART_MR_FILTER_Pos) /**< (UART_MR) Receiver Digital Filter Mask */
|
||
|
|
#define UART_MR_FILTER(value) (UART_MR_FILTER_Msk & ((value) << UART_MR_FILTER_Pos))
|
||
|
|
#define UART_MR_FILTER_DISABLED_Val _U_(0x0) /**< (UART_MR) UART does not filter the receive line. */
|
||
|
|
#define UART_MR_FILTER_ENABLED_Val _U_(0x1) /**< (UART_MR) UART filters the receive line using a three-sample filter (16x-bit clock) (2 over 3 majority). */
|
||
|
|
#define UART_MR_FILTER_DISABLED (UART_MR_FILTER_DISABLED_Val << UART_MR_FILTER_Pos) /**< (UART_MR) UART does not filter the receive line. Position */
|
||
|
|
#define UART_MR_FILTER_ENABLED (UART_MR_FILTER_ENABLED_Val << UART_MR_FILTER_Pos) /**< (UART_MR) UART filters the receive line using a three-sample filter (16x-bit clock) (2 over 3 majority). Position */
|
||
|
|
#define UART_MR_PAR_Pos _U_(9) /**< (UART_MR) Parity Type Position */
|
||
|
|
#define UART_MR_PAR_Msk (_U_(0x7) << UART_MR_PAR_Pos) /**< (UART_MR) Parity Type Mask */
|
||
|
|
#define UART_MR_PAR(value) (UART_MR_PAR_Msk & ((value) << UART_MR_PAR_Pos))
|
||
|
|
#define UART_MR_PAR_EVEN_Val _U_(0x0) /**< (UART_MR) Even Parity */
|
||
|
|
#define UART_MR_PAR_ODD_Val _U_(0x1) /**< (UART_MR) Odd Parity */
|
||
|
|
#define UART_MR_PAR_SPACE_Val _U_(0x2) /**< (UART_MR) Space: parity forced to 0 */
|
||
|
|
#define UART_MR_PAR_MARK_Val _U_(0x3) /**< (UART_MR) Mark: parity forced to 1 */
|
||
|
|
#define UART_MR_PAR_NO_Val _U_(0x4) /**< (UART_MR) No parity */
|
||
|
|
#define UART_MR_PAR_EVEN (UART_MR_PAR_EVEN_Val << UART_MR_PAR_Pos) /**< (UART_MR) Even Parity Position */
|
||
|
|
#define UART_MR_PAR_ODD (UART_MR_PAR_ODD_Val << UART_MR_PAR_Pos) /**< (UART_MR) Odd Parity Position */
|
||
|
|
#define UART_MR_PAR_SPACE (UART_MR_PAR_SPACE_Val << UART_MR_PAR_Pos) /**< (UART_MR) Space: parity forced to 0 Position */
|
||
|
|
#define UART_MR_PAR_MARK (UART_MR_PAR_MARK_Val << UART_MR_PAR_Pos) /**< (UART_MR) Mark: parity forced to 1 Position */
|
||
|
|
#define UART_MR_PAR_NO (UART_MR_PAR_NO_Val << UART_MR_PAR_Pos) /**< (UART_MR) No parity Position */
|
||
|
|
#define UART_MR_BRSRCCK_Pos _U_(12) /**< (UART_MR) Baud Rate Source Clock Position */
|
||
|
|
#define UART_MR_BRSRCCK_Msk (_U_(0x1) << UART_MR_BRSRCCK_Pos) /**< (UART_MR) Baud Rate Source Clock Mask */
|
||
|
|
#define UART_MR_BRSRCCK(value) (UART_MR_BRSRCCK_Msk & ((value) << UART_MR_BRSRCCK_Pos))
|
||
|
|
#define UART_MR_BRSRCCK_PERIPH_CLK_Val _U_(0x0) /**< (UART_MR) The baud rate is driven by the peripheral clock */
|
||
|
|
#define UART_MR_BRSRCCK_PMC_PCK_Val _U_(0x1) /**< (UART_MR) The baud rate is driven by a PMC programmable clock PCK (see section Power Management Controller (PMC)). */
|
||
|
|
#define UART_MR_BRSRCCK_PERIPH_CLK (UART_MR_BRSRCCK_PERIPH_CLK_Val << UART_MR_BRSRCCK_Pos) /**< (UART_MR) The baud rate is driven by the peripheral clock Position */
|
||
|
|
#define UART_MR_BRSRCCK_PMC_PCK (UART_MR_BRSRCCK_PMC_PCK_Val << UART_MR_BRSRCCK_Pos) /**< (UART_MR) The baud rate is driven by a PMC programmable clock PCK (see section Power Management Controller (PMC)). Position */
|
||
|
|
#define UART_MR_CHMODE_Pos _U_(14) /**< (UART_MR) Channel Mode Position */
|
||
|
|
#define UART_MR_CHMODE_Msk (_U_(0x3) << UART_MR_CHMODE_Pos) /**< (UART_MR) Channel Mode Mask */
|
||
|
|
#define UART_MR_CHMODE(value) (UART_MR_CHMODE_Msk & ((value) << UART_MR_CHMODE_Pos))
|
||
|
|
#define UART_MR_CHMODE_NORMAL_Val _U_(0x0) /**< (UART_MR) Normal mode */
|
||
|
|
#define UART_MR_CHMODE_AUTOMATIC_Val _U_(0x1) /**< (UART_MR) Automatic echo */
|
||
|
|
#define UART_MR_CHMODE_LOCAL_LOOPBACK_Val _U_(0x2) /**< (UART_MR) Local loopback */
|
||
|
|
#define UART_MR_CHMODE_REMOTE_LOOPBACK_Val _U_(0x3) /**< (UART_MR) Remote loopback */
|
||
|
|
#define UART_MR_CHMODE_NORMAL (UART_MR_CHMODE_NORMAL_Val << UART_MR_CHMODE_Pos) /**< (UART_MR) Normal mode Position */
|
||
|
|
#define UART_MR_CHMODE_AUTOMATIC (UART_MR_CHMODE_AUTOMATIC_Val << UART_MR_CHMODE_Pos) /**< (UART_MR) Automatic echo Position */
|
||
|
|
#define UART_MR_CHMODE_LOCAL_LOOPBACK (UART_MR_CHMODE_LOCAL_LOOPBACK_Val << UART_MR_CHMODE_Pos) /**< (UART_MR) Local loopback Position */
|
||
|
|
#define UART_MR_CHMODE_REMOTE_LOOPBACK (UART_MR_CHMODE_REMOTE_LOOPBACK_Val << UART_MR_CHMODE_Pos) /**< (UART_MR) Remote loopback Position */
|
||
|
|
#define UART_MR_Msk _U_(0x0000DE10) /**< (UART_MR) Register Mask */
|
||
|
|
|
||
|
|
|
||
|
|
/* -------- UART_IER : (UART Offset: 0x08) ( /W 32) Interrupt Enable Register -------- */
|
||
|
|
#define UART_IER_RXRDY_Pos _U_(0) /**< (UART_IER) Enable RXRDY Interrupt Position */
|
||
|
|
#define UART_IER_RXRDY_Msk (_U_(0x1) << UART_IER_RXRDY_Pos) /**< (UART_IER) Enable RXRDY Interrupt Mask */
|
||
|
|
#define UART_IER_RXRDY(value) (UART_IER_RXRDY_Msk & ((value) << UART_IER_RXRDY_Pos))
|
||
|
|
#define UART_IER_TXRDY_Pos _U_(1) /**< (UART_IER) Enable TXRDY Interrupt Position */
|
||
|
|
#define UART_IER_TXRDY_Msk (_U_(0x1) << UART_IER_TXRDY_Pos) /**< (UART_IER) Enable TXRDY Interrupt Mask */
|
||
|
|
#define UART_IER_TXRDY(value) (UART_IER_TXRDY_Msk & ((value) << UART_IER_TXRDY_Pos))
|
||
|
|
#define UART_IER_OVRE_Pos _U_(5) /**< (UART_IER) Enable Overrun Error Interrupt Position */
|
||
|
|
#define UART_IER_OVRE_Msk (_U_(0x1) << UART_IER_OVRE_Pos) /**< (UART_IER) Enable Overrun Error Interrupt Mask */
|
||
|
|
#define UART_IER_OVRE(value) (UART_IER_OVRE_Msk & ((value) << UART_IER_OVRE_Pos))
|
||
|
|
#define UART_IER_FRAME_Pos _U_(6) /**< (UART_IER) Enable Framing Error Interrupt Position */
|
||
|
|
#define UART_IER_FRAME_Msk (_U_(0x1) << UART_IER_FRAME_Pos) /**< (UART_IER) Enable Framing Error Interrupt Mask */
|
||
|
|
#define UART_IER_FRAME(value) (UART_IER_FRAME_Msk & ((value) << UART_IER_FRAME_Pos))
|
||
|
|
#define UART_IER_PARE_Pos _U_(7) /**< (UART_IER) Enable Parity Error Interrupt Position */
|
||
|
|
#define UART_IER_PARE_Msk (_U_(0x1) << UART_IER_PARE_Pos) /**< (UART_IER) Enable Parity Error Interrupt Mask */
|
||
|
|
#define UART_IER_PARE(value) (UART_IER_PARE_Msk & ((value) << UART_IER_PARE_Pos))
|
||
|
|
#define UART_IER_TXEMPTY_Pos _U_(9) /**< (UART_IER) Enable TXEMPTY Interrupt Position */
|
||
|
|
#define UART_IER_TXEMPTY_Msk (_U_(0x1) << UART_IER_TXEMPTY_Pos) /**< (UART_IER) Enable TXEMPTY Interrupt Mask */
|
||
|
|
#define UART_IER_TXEMPTY(value) (UART_IER_TXEMPTY_Msk & ((value) << UART_IER_TXEMPTY_Pos))
|
||
|
|
#define UART_IER_CMP_Pos _U_(15) /**< (UART_IER) Enable Comparison Interrupt Position */
|
||
|
|
#define UART_IER_CMP_Msk (_U_(0x1) << UART_IER_CMP_Pos) /**< (UART_IER) Enable Comparison Interrupt Mask */
|
||
|
|
#define UART_IER_CMP(value) (UART_IER_CMP_Msk & ((value) << UART_IER_CMP_Pos))
|
||
|
|
#define UART_IER_Msk _U_(0x000082E3) /**< (UART_IER) Register Mask */
|
||
|
|
|
||
|
|
|
||
|
|
/* -------- UART_IDR : (UART Offset: 0x0C) ( /W 32) Interrupt Disable Register -------- */
|
||
|
|
#define UART_IDR_RXRDY_Pos _U_(0) /**< (UART_IDR) Disable RXRDY Interrupt Position */
|
||
|
|
#define UART_IDR_RXRDY_Msk (_U_(0x1) << UART_IDR_RXRDY_Pos) /**< (UART_IDR) Disable RXRDY Interrupt Mask */
|
||
|
|
#define UART_IDR_RXRDY(value) (UART_IDR_RXRDY_Msk & ((value) << UART_IDR_RXRDY_Pos))
|
||
|
|
#define UART_IDR_TXRDY_Pos _U_(1) /**< (UART_IDR) Disable TXRDY Interrupt Position */
|
||
|
|
#define UART_IDR_TXRDY_Msk (_U_(0x1) << UART_IDR_TXRDY_Pos) /**< (UART_IDR) Disable TXRDY Interrupt Mask */
|
||
|
|
#define UART_IDR_TXRDY(value) (UART_IDR_TXRDY_Msk & ((value) << UART_IDR_TXRDY_Pos))
|
||
|
|
#define UART_IDR_OVRE_Pos _U_(5) /**< (UART_IDR) Disable Overrun Error Interrupt Position */
|
||
|
|
#define UART_IDR_OVRE_Msk (_U_(0x1) << UART_IDR_OVRE_Pos) /**< (UART_IDR) Disable Overrun Error Interrupt Mask */
|
||
|
|
#define UART_IDR_OVRE(value) (UART_IDR_OVRE_Msk & ((value) << UART_IDR_OVRE_Pos))
|
||
|
|
#define UART_IDR_FRAME_Pos _U_(6) /**< (UART_IDR) Disable Framing Error Interrupt Position */
|
||
|
|
#define UART_IDR_FRAME_Msk (_U_(0x1) << UART_IDR_FRAME_Pos) /**< (UART_IDR) Disable Framing Error Interrupt Mask */
|
||
|
|
#define UART_IDR_FRAME(value) (UART_IDR_FRAME_Msk & ((value) << UART_IDR_FRAME_Pos))
|
||
|
|
#define UART_IDR_PARE_Pos _U_(7) /**< (UART_IDR) Disable Parity Error Interrupt Position */
|
||
|
|
#define UART_IDR_PARE_Msk (_U_(0x1) << UART_IDR_PARE_Pos) /**< (UART_IDR) Disable Parity Error Interrupt Mask */
|
||
|
|
#define UART_IDR_PARE(value) (UART_IDR_PARE_Msk & ((value) << UART_IDR_PARE_Pos))
|
||
|
|
#define UART_IDR_TXEMPTY_Pos _U_(9) /**< (UART_IDR) Disable TXEMPTY Interrupt Position */
|
||
|
|
#define UART_IDR_TXEMPTY_Msk (_U_(0x1) << UART_IDR_TXEMPTY_Pos) /**< (UART_IDR) Disable TXEMPTY Interrupt Mask */
|
||
|
|
#define UART_IDR_TXEMPTY(value) (UART_IDR_TXEMPTY_Msk & ((value) << UART_IDR_TXEMPTY_Pos))
|
||
|
|
#define UART_IDR_CMP_Pos _U_(15) /**< (UART_IDR) Disable Comparison Interrupt Position */
|
||
|
|
#define UART_IDR_CMP_Msk (_U_(0x1) << UART_IDR_CMP_Pos) /**< (UART_IDR) Disable Comparison Interrupt Mask */
|
||
|
|
#define UART_IDR_CMP(value) (UART_IDR_CMP_Msk & ((value) << UART_IDR_CMP_Pos))
|
||
|
|
#define UART_IDR_Msk _U_(0x000082E3) /**< (UART_IDR) Register Mask */
|
||
|
|
|
||
|
|
|
||
|
|
/* -------- UART_IMR : (UART Offset: 0x10) ( R/ 32) Interrupt Mask Register -------- */
|
||
|
|
#define UART_IMR_RXRDY_Pos _U_(0) /**< (UART_IMR) Mask RXRDY Interrupt Position */
|
||
|
|
#define UART_IMR_RXRDY_Msk (_U_(0x1) << UART_IMR_RXRDY_Pos) /**< (UART_IMR) Mask RXRDY Interrupt Mask */
|
||
|
|
#define UART_IMR_RXRDY(value) (UART_IMR_RXRDY_Msk & ((value) << UART_IMR_RXRDY_Pos))
|
||
|
|
#define UART_IMR_TXRDY_Pos _U_(1) /**< (UART_IMR) Disable TXRDY Interrupt Position */
|
||
|
|
#define UART_IMR_TXRDY_Msk (_U_(0x1) << UART_IMR_TXRDY_Pos) /**< (UART_IMR) Disable TXRDY Interrupt Mask */
|
||
|
|
#define UART_IMR_TXRDY(value) (UART_IMR_TXRDY_Msk & ((value) << UART_IMR_TXRDY_Pos))
|
||
|
|
#define UART_IMR_OVRE_Pos _U_(5) /**< (UART_IMR) Mask Overrun Error Interrupt Position */
|
||
|
|
#define UART_IMR_OVRE_Msk (_U_(0x1) << UART_IMR_OVRE_Pos) /**< (UART_IMR) Mask Overrun Error Interrupt Mask */
|
||
|
|
#define UART_IMR_OVRE(value) (UART_IMR_OVRE_Msk & ((value) << UART_IMR_OVRE_Pos))
|
||
|
|
#define UART_IMR_FRAME_Pos _U_(6) /**< (UART_IMR) Mask Framing Error Interrupt Position */
|
||
|
|
#define UART_IMR_FRAME_Msk (_U_(0x1) << UART_IMR_FRAME_Pos) /**< (UART_IMR) Mask Framing Error Interrupt Mask */
|
||
|
|
#define UART_IMR_FRAME(value) (UART_IMR_FRAME_Msk & ((value) << UART_IMR_FRAME_Pos))
|
||
|
|
#define UART_IMR_PARE_Pos _U_(7) /**< (UART_IMR) Mask Parity Error Interrupt Position */
|
||
|
|
#define UART_IMR_PARE_Msk (_U_(0x1) << UART_IMR_PARE_Pos) /**< (UART_IMR) Mask Parity Error Interrupt Mask */
|
||
|
|
#define UART_IMR_PARE(value) (UART_IMR_PARE_Msk & ((value) << UART_IMR_PARE_Pos))
|
||
|
|
#define UART_IMR_TXEMPTY_Pos _U_(9) /**< (UART_IMR) Mask TXEMPTY Interrupt Position */
|
||
|
|
#define UART_IMR_TXEMPTY_Msk (_U_(0x1) << UART_IMR_TXEMPTY_Pos) /**< (UART_IMR) Mask TXEMPTY Interrupt Mask */
|
||
|
|
#define UART_IMR_TXEMPTY(value) (UART_IMR_TXEMPTY_Msk & ((value) << UART_IMR_TXEMPTY_Pos))
|
||
|
|
#define UART_IMR_CMP_Pos _U_(15) /**< (UART_IMR) Mask Comparison Interrupt Position */
|
||
|
|
#define UART_IMR_CMP_Msk (_U_(0x1) << UART_IMR_CMP_Pos) /**< (UART_IMR) Mask Comparison Interrupt Mask */
|
||
|
|
#define UART_IMR_CMP(value) (UART_IMR_CMP_Msk & ((value) << UART_IMR_CMP_Pos))
|
||
|
|
#define UART_IMR_Msk _U_(0x000082E3) /**< (UART_IMR) Register Mask */
|
||
|
|
|
||
|
|
|
||
|
|
/* -------- UART_SR : (UART Offset: 0x14) ( R/ 32) Status Register -------- */
|
||
|
|
#define UART_SR_RXRDY_Pos _U_(0) /**< (UART_SR) Receiver Ready Position */
|
||
|
|
#define UART_SR_RXRDY_Msk (_U_(0x1) << UART_SR_RXRDY_Pos) /**< (UART_SR) Receiver Ready Mask */
|
||
|
|
#define UART_SR_RXRDY(value) (UART_SR_RXRDY_Msk & ((value) << UART_SR_RXRDY_Pos))
|
||
|
|
#define UART_SR_TXRDY_Pos _U_(1) /**< (UART_SR) Transmitter Ready Position */
|
||
|
|
#define UART_SR_TXRDY_Msk (_U_(0x1) << UART_SR_TXRDY_Pos) /**< (UART_SR) Transmitter Ready Mask */
|
||
|
|
#define UART_SR_TXRDY(value) (UART_SR_TXRDY_Msk & ((value) << UART_SR_TXRDY_Pos))
|
||
|
|
#define UART_SR_OVRE_Pos _U_(5) /**< (UART_SR) Overrun Error Position */
|
||
|
|
#define UART_SR_OVRE_Msk (_U_(0x1) << UART_SR_OVRE_Pos) /**< (UART_SR) Overrun Error Mask */
|
||
|
|
#define UART_SR_OVRE(value) (UART_SR_OVRE_Msk & ((value) << UART_SR_OVRE_Pos))
|
||
|
|
#define UART_SR_FRAME_Pos _U_(6) /**< (UART_SR) Framing Error Position */
|
||
|
|
#define UART_SR_FRAME_Msk (_U_(0x1) << UART_SR_FRAME_Pos) /**< (UART_SR) Framing Error Mask */
|
||
|
|
#define UART_SR_FRAME(value) (UART_SR_FRAME_Msk & ((value) << UART_SR_FRAME_Pos))
|
||
|
|
#define UART_SR_PARE_Pos _U_(7) /**< (UART_SR) Parity Error Position */
|
||
|
|
#define UART_SR_PARE_Msk (_U_(0x1) << UART_SR_PARE_Pos) /**< (UART_SR) Parity Error Mask */
|
||
|
|
#define UART_SR_PARE(value) (UART_SR_PARE_Msk & ((value) << UART_SR_PARE_Pos))
|
||
|
|
#define UART_SR_TXEMPTY_Pos _U_(9) /**< (UART_SR) Transmitter Empty Position */
|
||
|
|
#define UART_SR_TXEMPTY_Msk (_U_(0x1) << UART_SR_TXEMPTY_Pos) /**< (UART_SR) Transmitter Empty Mask */
|
||
|
|
#define UART_SR_TXEMPTY(value) (UART_SR_TXEMPTY_Msk & ((value) << UART_SR_TXEMPTY_Pos))
|
||
|
|
#define UART_SR_CMP_Pos _U_(15) /**< (UART_SR) Comparison Match Position */
|
||
|
|
#define UART_SR_CMP_Msk (_U_(0x1) << UART_SR_CMP_Pos) /**< (UART_SR) Comparison Match Mask */
|
||
|
|
#define UART_SR_CMP(value) (UART_SR_CMP_Msk & ((value) << UART_SR_CMP_Pos))
|
||
|
|
#define UART_SR_Msk _U_(0x000082E3) /**< (UART_SR) Register Mask */
|
||
|
|
|
||
|
|
|
||
|
|
/* -------- UART_RHR : (UART Offset: 0x18) ( R/ 32) Receive Holding Register -------- */
|
||
|
|
#define UART_RHR_RXCHR_Pos _U_(0) /**< (UART_RHR) Received Character Position */
|
||
|
|
#define UART_RHR_RXCHR_Msk (_U_(0xFF) << UART_RHR_RXCHR_Pos) /**< (UART_RHR) Received Character Mask */
|
||
|
|
#define UART_RHR_RXCHR(value) (UART_RHR_RXCHR_Msk & ((value) << UART_RHR_RXCHR_Pos))
|
||
|
|
#define UART_RHR_Msk _U_(0x000000FF) /**< (UART_RHR) Register Mask */
|
||
|
|
|
||
|
|
|
||
|
|
/* -------- UART_THR : (UART Offset: 0x1C) ( /W 32) Transmit Holding Register -------- */
|
||
|
|
#define UART_THR_TXCHR_Pos _U_(0) /**< (UART_THR) Character to be Transmitted Position */
|
||
|
|
#define UART_THR_TXCHR_Msk (_U_(0xFF) << UART_THR_TXCHR_Pos) /**< (UART_THR) Character to be Transmitted Mask */
|
||
|
|
#define UART_THR_TXCHR(value) (UART_THR_TXCHR_Msk & ((value) << UART_THR_TXCHR_Pos))
|
||
|
|
#define UART_THR_Msk _U_(0x000000FF) /**< (UART_THR) Register Mask */
|
||
|
|
|
||
|
|
|
||
|
|
/* -------- UART_BRGR : (UART Offset: 0x20) (R/W 32) Baud Rate Generator Register -------- */
|
||
|
|
#define UART_BRGR_CD_Pos _U_(0) /**< (UART_BRGR) Clock Divisor Position */
|
||
|
|
#define UART_BRGR_CD_Msk (_U_(0xFFFF) << UART_BRGR_CD_Pos) /**< (UART_BRGR) Clock Divisor Mask */
|
||
|
|
#define UART_BRGR_CD(value) (UART_BRGR_CD_Msk & ((value) << UART_BRGR_CD_Pos))
|
||
|
|
#define UART_BRGR_Msk _U_(0x0000FFFF) /**< (UART_BRGR) Register Mask */
|
||
|
|
|
||
|
|
|
||
|
|
/* -------- UART_CMPR : (UART Offset: 0x24) (R/W 32) Comparison Register -------- */
|
||
|
|
#define UART_CMPR_VAL1_Pos _U_(0) /**< (UART_CMPR) First Comparison Value for Received Character Position */
|
||
|
|
#define UART_CMPR_VAL1_Msk (_U_(0xFF) << UART_CMPR_VAL1_Pos) /**< (UART_CMPR) First Comparison Value for Received Character Mask */
|
||
|
|
#define UART_CMPR_VAL1(value) (UART_CMPR_VAL1_Msk & ((value) << UART_CMPR_VAL1_Pos))
|
||
|
|
#define UART_CMPR_CMPMODE_Pos _U_(12) /**< (UART_CMPR) Comparison Mode Position */
|
||
|
|
#define UART_CMPR_CMPMODE_Msk (_U_(0x1) << UART_CMPR_CMPMODE_Pos) /**< (UART_CMPR) Comparison Mode Mask */
|
||
|
|
#define UART_CMPR_CMPMODE(value) (UART_CMPR_CMPMODE_Msk & ((value) << UART_CMPR_CMPMODE_Pos))
|
||
|
|
#define UART_CMPR_CMPMODE_FLAG_ONLY_Val _U_(0x0) /**< (UART_CMPR) Any character is received and comparison function drives CMP flag. */
|
||
|
|
#define UART_CMPR_CMPMODE_START_CONDITION_Val _U_(0x1) /**< (UART_CMPR) Comparison condition must be met to start reception. */
|
||
|
|
#define UART_CMPR_CMPMODE_FLAG_ONLY (UART_CMPR_CMPMODE_FLAG_ONLY_Val << UART_CMPR_CMPMODE_Pos) /**< (UART_CMPR) Any character is received and comparison function drives CMP flag. Position */
|
||
|
|
#define UART_CMPR_CMPMODE_START_CONDITION (UART_CMPR_CMPMODE_START_CONDITION_Val << UART_CMPR_CMPMODE_Pos) /**< (UART_CMPR) Comparison condition must be met to start reception. Position */
|
||
|
|
#define UART_CMPR_CMPPAR_Pos _U_(14) /**< (UART_CMPR) Compare Parity Position */
|
||
|
|
#define UART_CMPR_CMPPAR_Msk (_U_(0x1) << UART_CMPR_CMPPAR_Pos) /**< (UART_CMPR) Compare Parity Mask */
|
||
|
|
#define UART_CMPR_CMPPAR(value) (UART_CMPR_CMPPAR_Msk & ((value) << UART_CMPR_CMPPAR_Pos))
|
||
|
|
#define UART_CMPR_VAL2_Pos _U_(16) /**< (UART_CMPR) Second Comparison Value for Received Character Position */
|
||
|
|
#define UART_CMPR_VAL2_Msk (_U_(0xFF) << UART_CMPR_VAL2_Pos) /**< (UART_CMPR) Second Comparison Value for Received Character Mask */
|
||
|
|
#define UART_CMPR_VAL2(value) (UART_CMPR_VAL2_Msk & ((value) << UART_CMPR_VAL2_Pos))
|
||
|
|
#define UART_CMPR_Msk _U_(0x00FF50FF) /**< (UART_CMPR) Register Mask */
|
||
|
|
|
||
|
|
|
||
|
|
/* -------- UART_WPMR : (UART Offset: 0xE4) (R/W 32) Write Protection Mode Register -------- */
|
||
|
|
#define UART_WPMR_WPEN_Pos _U_(0) /**< (UART_WPMR) Write Protection Enable Position */
|
||
|
|
#define UART_WPMR_WPEN_Msk (_U_(0x1) << UART_WPMR_WPEN_Pos) /**< (UART_WPMR) Write Protection Enable Mask */
|
||
|
|
#define UART_WPMR_WPEN(value) (UART_WPMR_WPEN_Msk & ((value) << UART_WPMR_WPEN_Pos))
|
||
|
|
#define UART_WPMR_WPKEY_Pos _U_(8) /**< (UART_WPMR) Write Protection Key Position */
|
||
|
|
#define UART_WPMR_WPKEY_Msk (_U_(0xFFFFFF) << UART_WPMR_WPKEY_Pos) /**< (UART_WPMR) Write Protection Key Mask */
|
||
|
|
#define UART_WPMR_WPKEY(value) (UART_WPMR_WPKEY_Msk & ((value) << UART_WPMR_WPKEY_Pos))
|
||
|
|
#define UART_WPMR_WPKEY_PASSWD_Val _U_(0x554152) /**< (UART_WPMR) Writing any other value in this field aborts the write operation.Always reads as 0. */
|
||
|
|
#define UART_WPMR_WPKEY_PASSWD (UART_WPMR_WPKEY_PASSWD_Val << UART_WPMR_WPKEY_Pos) /**< (UART_WPMR) Writing any other value in this field aborts the write operation.Always reads as 0. Position */
|
||
|
|
#define UART_WPMR_Msk _U_(0xFFFFFF01) /**< (UART_WPMR) Register Mask */
|
||
|
|
|
||
|
|
|
||
|
|
/** \brief UART register offsets definitions */
|
||
|
|
#define UART_CR_REG_OFST (0x00) /**< (UART_CR) Control Register Offset */
|
||
|
|
#define UART_MR_REG_OFST (0x04) /**< (UART_MR) Mode Register Offset */
|
||
|
|
#define UART_IER_REG_OFST (0x08) /**< (UART_IER) Interrupt Enable Register Offset */
|
||
|
|
#define UART_IDR_REG_OFST (0x0C) /**< (UART_IDR) Interrupt Disable Register Offset */
|
||
|
|
#define UART_IMR_REG_OFST (0x10) /**< (UART_IMR) Interrupt Mask Register Offset */
|
||
|
|
#define UART_SR_REG_OFST (0x14) /**< (UART_SR) Status Register Offset */
|
||
|
|
#define UART_RHR_REG_OFST (0x18) /**< (UART_RHR) Receive Holding Register Offset */
|
||
|
|
#define UART_THR_REG_OFST (0x1C) /**< (UART_THR) Transmit Holding Register Offset */
|
||
|
|
#define UART_BRGR_REG_OFST (0x20) /**< (UART_BRGR) Baud Rate Generator Register Offset */
|
||
|
|
#define UART_CMPR_REG_OFST (0x24) /**< (UART_CMPR) Comparison Register Offset */
|
||
|
|
#define UART_WPMR_REG_OFST (0xE4) /**< (UART_WPMR) Write Protection Mode Register Offset */
|
||
|
|
|
||
|
|
#if !(defined(__ASSEMBLER__) || defined(__IAR_SYSTEMS_ASM__))
|
||
|
|
/** \brief UART register API structure */
|
||
|
|
typedef struct
|
||
|
|
{
|
||
|
|
__O uint32_t UART_CR; /**< Offset: 0x00 ( /W 32) Control Register */
|
||
|
|
__IO uint32_t UART_MR; /**< Offset: 0x04 (R/W 32) Mode Register */
|
||
|
|
__O uint32_t UART_IER; /**< Offset: 0x08 ( /W 32) Interrupt Enable Register */
|
||
|
|
__O uint32_t UART_IDR; /**< Offset: 0x0C ( /W 32) Interrupt Disable Register */
|
||
|
|
__I uint32_t UART_IMR; /**< Offset: 0x10 (R/ 32) Interrupt Mask Register */
|
||
|
|
__I uint32_t UART_SR; /**< Offset: 0x14 (R/ 32) Status Register */
|
||
|
|
__I uint32_t UART_RHR; /**< Offset: 0x18 (R/ 32) Receive Holding Register */
|
||
|
|
__O uint32_t UART_THR; /**< Offset: 0x1C ( /W 32) Transmit Holding Register */
|
||
|
|
__IO uint32_t UART_BRGR; /**< Offset: 0x20 (R/W 32) Baud Rate Generator Register */
|
||
|
|
__IO uint32_t UART_CMPR; /**< Offset: 0x24 (R/W 32) Comparison Register */
|
||
|
|
__I uint8_t Reserved1[0xBC];
|
||
|
|
__IO uint32_t UART_WPMR; /**< Offset: 0xE4 (R/W 32) Write Protection Mode Register */
|
||
|
|
} uart_registers_t;
|
||
|
|
|
||
|
|
|
||
|
|
#endif /* !(defined(__ASSEMBLER__) || defined(__IAR_SYSTEMS_ASM__)) */
|
||
|
|
#endif /* _SAME70_UART_COMPONENT_H_ */
|