penguin
/
rackman
Archived
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity
You cannot select more than 25 topics Topics must start with a letter or number, can include dashes ('-') and can be up to 35 characters long.
This repo is archived. You can view files and clone it, but cannot push or open issues/pull-requests.
stable
Branches Tags
${ item.name }
Create tag ${ searchTerm }
Create branch ${ searchTerm }
from '5f27ed2bab'
${ noResults }
rackman/oracle_d21_edition/hri/hri_tc_d21.h

2207 lines
63 KiB
C
Raw Blame History

/**
* \file
*
* \brief SAM TC
*
* Copyright (c) 2017-2018 Microchip Technology Inc. and its subsidiaries.
*
* \asf_license_start
*
* \page License
*
* Subject to your compliance with these terms, you may use Microchip
* software and any derivatives exclusively with Microchip products.
* It is your responsibility to comply with third party license terms applicable
* to your use of third party software (including open source software) that
* may accompany Microchip software.
*
* THIS SOFTWARE IS SUPPLIED BY MICROCHIP "AS IS". NO WARRANTIES,
* WHETHER EXPRESS, IMPLIED OR STATUTORY, APPLY TO THIS SOFTWARE,
* INCLUDING ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY,
* AND FITNESS FOR A PARTICULAR PURPOSE. IN NO EVENT WILL MICROCHIP BE
* LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL OR CONSEQUENTIAL
* LOSS, DAMAGE, COST OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE
* SOFTWARE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE
* POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT
* ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY
* RELATED TO THIS SOFTWARE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY,
* THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THIS SOFTWARE.
*
* \asf_license_stop
*
*/
#ifdef _SAMD21_TC_COMPONENT_
#ifndef _HRI_TC_D21_H_INCLUDED_
#define _HRI_TC_D21_H_INCLUDED_
#ifdef __cplusplus
extern "C" {
#endif
#include <stdbool.h>
#include <hal_atomic.h>
#if defined(ENABLE_TC_CRITICAL_SECTIONS)
#define TC_CRITICAL_SECTION_ENTER() CRITICAL_SECTION_ENTER()
#define TC_CRITICAL_SECTION_LEAVE() CRITICAL_SECTION_LEAVE()
#else
#define TC_CRITICAL_SECTION_ENTER()
#define TC_CRITICAL_SECTION_LEAVE()
#endif
typedef uint16_t hri_tc_ctrla_reg_t;
typedef uint16_t hri_tc_evctrl_reg_t;
typedef uint16_t hri_tc_readreq_reg_t;
typedef uint16_t hri_tccount16_cc_reg_t;
typedef uint16_t hri_tccount16_count_reg_t;
typedef uint32_t hri_tccount32_cc_reg_t;
typedef uint32_t hri_tccount32_count_reg_t;
typedef uint8_t hri_tc_ctrlbset_reg_t;
typedef uint8_t hri_tc_ctrlc_reg_t;
typedef uint8_t hri_tc_dbgctrl_reg_t;
typedef uint8_t hri_tc_intenset_reg_t;
typedef uint8_t hri_tc_intflag_reg_t;
typedef uint8_t hri_tc_status_reg_t;
typedef uint8_t hri_tccount8_cc_reg_t;
typedef uint8_t hri_tccount8_count_reg_t;
typedef uint8_t hri_tccount8_per_reg_t;
static inline void hri_tc_wait_for_sync(const void *const hw)
{
while (((const Tc *)hw)->COUNT16.STATUS.bit.SYNCBUSY)
;
}
static inline bool hri_tc_is_syncing(const void *const hw)
{
return ((const Tc *)hw)->COUNT16.STATUS.bit.SYNCBUSY;
}
static inline bool hri_tc_get_INTFLAG_OVF_bit(const void *const hw)
{
return (((Tc *)hw)->COUNT16.INTFLAG.reg & TC_INTFLAG_OVF) >> TC_INTFLAG_OVF_Pos;
}
static inline void hri_tc_clear_INTFLAG_OVF_bit(const void *const hw)
{
((Tc *)hw)->COUNT16.INTFLAG.reg = TC_INTFLAG_OVF;
}
static inline bool hri_tc_get_INTFLAG_ERR_bit(const void *const hw)
{
return (((Tc *)hw)->COUNT16.INTFLAG.reg & TC_INTFLAG_ERR) >> TC_INTFLAG_ERR_Pos;
}
static inline void hri_tc_clear_INTFLAG_ERR_bit(const void *const hw)
{
((Tc *)hw)->COUNT16.INTFLAG.reg = TC_INTFLAG_ERR;
}
static inline bool hri_tc_get_INTFLAG_SYNCRDY_bit(const void *const hw)
{
return (((Tc *)hw)->COUNT16.INTFLAG.reg & TC_INTFLAG_SYNCRDY) >> TC_INTFLAG_SYNCRDY_Pos;
}
static inline void hri_tc_clear_INTFLAG_SYNCRDY_bit(const void *const hw)
{
((Tc *)hw)->COUNT16.INTFLAG.reg = TC_INTFLAG_SYNCRDY;
}
static inline bool hri_tc_get_INTFLAG_MC0_bit(const void *const hw)
{
return (((Tc *)hw)->COUNT16.INTFLAG.reg & TC_INTFLAG_MC0) >> TC_INTFLAG_MC0_Pos;
}
static inline void hri_tc_clear_INTFLAG_MC0_bit(const void *const hw)
{
((Tc *)hw)->COUNT16.INTFLAG.reg = TC_INTFLAG_MC0;
}
static inline bool hri_tc_get_INTFLAG_MC1_bit(const void *const hw)
{
return (((Tc *)hw)->COUNT16.INTFLAG.reg & TC_INTFLAG_MC1) >> TC_INTFLAG_MC1_Pos;
}
static inline void hri_tc_clear_INTFLAG_MC1_bit(const void *const hw)
{
((Tc *)hw)->COUNT16.INTFLAG.reg = TC_INTFLAG_MC1;
}
static inline bool hri_tc_get_interrupt_OVF_bit(const void *const hw)
{
return (((Tc *)hw)->COUNT16.INTFLAG.reg & TC_INTFLAG_OVF) >> TC_INTFLAG_OVF_Pos;
}
static inline void hri_tc_clear_interrupt_OVF_bit(const void *const hw)
{
((Tc *)hw)->COUNT16.INTFLAG.reg = TC_INTFLAG_OVF;
}
static inline bool hri_tc_get_interrupt_ERR_bit(const void *const hw)
{
return (((Tc *)hw)->COUNT16.INTFLAG.reg & TC_INTFLAG_ERR) >> TC_INTFLAG_ERR_Pos;
}
static inline void hri_tc_clear_interrupt_ERR_bit(const void *const hw)
{
((Tc *)hw)->COUNT16.INTFLAG.reg = TC_INTFLAG_ERR;
}
static inline bool hri_tc_get_interrupt_SYNCRDY_bit(const void *const hw)
{
return (((Tc *)hw)->COUNT16.INTFLAG.reg & TC_INTFLAG_SYNCRDY) >> TC_INTFLAG_SYNCRDY_Pos;
}
static inline void hri_tc_clear_interrupt_SYNCRDY_bit(const void *const hw)
{
((Tc *)hw)->COUNT16.INTFLAG.reg = TC_INTFLAG_SYNCRDY;
}
static inline bool hri_tc_get_interrupt_MC0_bit(const void *const hw)
{
return (((Tc *)hw)->COUNT16.INTFLAG.reg & TC_INTFLAG_MC0) >> TC_INTFLAG_MC0_Pos;
}
static inline void hri_tc_clear_interrupt_MC0_bit(const void *const hw)
{
((Tc *)hw)->COUNT16.INTFLAG.reg = TC_INTFLAG_MC0;
}
static inline bool hri_tc_get_interrupt_MC1_bit(const void *const hw)
{
return (((Tc *)hw)->COUNT16.INTFLAG.reg & TC_INTFLAG_MC1) >> TC_INTFLAG_MC1_Pos;
}
static inline void hri_tc_clear_interrupt_MC1_bit(const void *const hw)
{
((Tc *)hw)->COUNT16.INTFLAG.reg = TC_INTFLAG_MC1;
}
static inline hri_tc_intflag_reg_t hri_tc_get_INTFLAG_reg(const void *const hw, hri_tc_intflag_reg_t mask)
{
uint8_t tmp;
tmp = ((Tc *)hw)->COUNT16.INTFLAG.reg;
tmp &= mask;
return tmp;
}
static inline hri_tc_intflag_reg_t hri_tc_read_INTFLAG_reg(const void *const hw)
{
return ((Tc *)hw)->COUNT16.INTFLAG.reg;
}
static inline void hri_tc_clear_INTFLAG_reg(const void *const hw, hri_tc_intflag_reg_t mask)
{
((Tc *)hw)->COUNT16.INTFLAG.reg = mask;
}
static inline void hri_tc_set_CTRLB_DIR_bit(const void *const hw)
{
((Tc *)hw)->COUNT16.CTRLBSET.reg = TC_CTRLBSET_DIR;
}
static inline bool hri_tc_get_CTRLB_DIR_bit(const void *const hw)
{
return (((Tc *)hw)->COUNT16.CTRLBSET.reg & TC_CTRLBSET_DIR) >> TC_CTRLBSET_DIR_Pos;
}
static inline void hri_tc_write_CTRLB_DIR_bit(const void *const hw, bool value)
{
if (value == 0x0) {
((Tc *)hw)->COUNT16.CTRLBCLR.reg = TC_CTRLBSET_DIR;
} else {
((Tc *)hw)->COUNT16.CTRLBSET.reg = TC_CTRLBSET_DIR;
}
}
static inline void hri_tc_clear_CTRLB_DIR_bit(const void *const hw)
{
((Tc *)hw)->COUNT16.CTRLBCLR.reg = TC_CTRLBSET_DIR;
}
static inline void hri_tc_set_CTRLB_ONESHOT_bit(const void *const hw)
{
((Tc *)hw)->COUNT16.CTRLBSET.reg = TC_CTRLBSET_ONESHOT;
}
static inline bool hri_tc_get_CTRLB_ONESHOT_bit(const void *const hw)
{
return (((Tc *)hw)->COUNT16.CTRLBSET.reg & TC_CTRLBSET_ONESHOT) >> TC_CTRLBSET_ONESHOT_Pos;
}
static inline void hri_tc_write_CTRLB_ONESHOT_bit(const void *const hw, bool value)
{
if (value == 0x0) {
((Tc *)hw)->COUNT16.CTRLBCLR.reg = TC_CTRLBSET_ONESHOT;
} else {
((Tc *)hw)->COUNT16.CTRLBSET.reg = TC_CTRLBSET_ONESHOT;
}
}
static inline void hri_tc_clear_CTRLB_ONESHOT_bit(const void *const hw)
{
((Tc *)hw)->COUNT16.CTRLBCLR.reg = TC_CTRLBSET_ONESHOT;
}
static inline void hri_tc_set_CTRLB_CMD_bf(const void *const hw, hri_tc_ctrlbset_reg_t mask)
{
((Tc *)hw)->COUNT16.CTRLBSET.reg = TC_CTRLBSET_CMD(mask);
}
static inline hri_tc_ctrlbset_reg_t hri_tc_get_CTRLB_CMD_bf(const void *const hw, hri_tc_ctrlbset_reg_t mask)
{
uint8_t tmp;
tmp = ((Tc *)hw)->COUNT16.CTRLBSET.reg;
tmp = (tmp & TC_CTRLBSET_CMD(mask)) >> TC_CTRLBSET_CMD_Pos;
return tmp;
}
static inline hri_tc_ctrlbset_reg_t hri_tc_read_CTRLB_CMD_bf(const void *const hw)
{
uint8_t tmp;
tmp = ((Tc *)hw)->COUNT16.CTRLBSET.reg;
tmp = (tmp & TC_CTRLBSET_CMD_Msk) >> TC_CTRLBSET_CMD_Pos;
return tmp;
}
static inline void hri_tc_write_CTRLB_CMD_bf(const void *const hw, hri_tc_ctrlbset_reg_t data)
{
((Tc *)hw)->COUNT16.CTRLBSET.reg = TC_CTRLBSET_CMD(data);
((Tc *)hw)->COUNT16.CTRLBCLR.reg = ~TC_CTRLBSET_CMD(data);
}
static inline void hri_tc_clear_CTRLB_CMD_bf(const void *const hw, hri_tc_ctrlbset_reg_t mask)
{
((Tc *)hw)->COUNT16.CTRLBCLR.reg = TC_CTRLBSET_CMD(mask);
}
static inline void hri_tc_set_CTRLB_reg(const void *const hw, hri_tc_ctrlbset_reg_t mask)
{
((Tc *)hw)->COUNT16.CTRLBSET.reg = mask;
}
static inline hri_tc_ctrlbset_reg_t hri_tc_get_CTRLB_reg(const void *const hw, hri_tc_ctrlbset_reg_t mask)
{
uint8_t tmp;
tmp = ((Tc *)hw)->COUNT16.CTRLBSET.reg;
tmp &= mask;
return tmp;
}
static inline hri_tc_ctrlbset_reg_t hri_tc_read_CTRLB_reg(const void *const hw)
{
return ((Tc *)hw)->COUNT16.CTRLBSET.reg;
}
static inline void hri_tc_write_CTRLB_reg(const void *const hw, hri_tc_ctrlbset_reg_t data)
{
((Tc *)hw)->COUNT16.CTRLBSET.reg = data;
((Tc *)hw)->COUNT16.CTRLBCLR.reg = ~data;
}
static inline void hri_tc_clear_CTRLB_reg(const void *const hw, hri_tc_ctrlbset_reg_t mask)
{
((Tc *)hw)->COUNT16.CTRLBCLR.reg = mask;
}
static inline void hri_tc_set_INTEN_OVF_bit(const void *const hw)
{
((Tc *)hw)->COUNT16.INTENSET.reg = TC_INTENSET_OVF;
}
static inline bool hri_tc_get_INTEN_OVF_bit(const void *const hw)
{
return (((Tc *)hw)->COUNT16.INTENSET.reg & TC_INTENSET_OVF) >> TC_INTENSET_OVF_Pos;
}
static inline void hri_tc_write_INTEN_OVF_bit(const void *const hw, bool value)
{
if (value == 0x0) {
((Tc *)hw)->COUNT16.INTENCLR.reg = TC_INTENSET_OVF;
} else {
((Tc *)hw)->COUNT16.INTENSET.reg = TC_INTENSET_OVF;
}
}
static inline void hri_tc_clear_INTEN_OVF_bit(const void *const hw)
{
((Tc *)hw)->COUNT16.INTENCLR.reg = TC_INTENSET_OVF;
}
static inline void hri_tc_set_INTEN_ERR_bit(const void *const hw)
{
((Tc *)hw)->COUNT16.INTENSET.reg = TC_INTENSET_ERR;
}
static inline bool hri_tc_get_INTEN_ERR_bit(const void *const hw)
{
return (((Tc *)hw)->COUNT16.INTENSET.reg & TC_INTENSET_ERR) >> TC_INTENSET_ERR_Pos;
}
static inline void hri_tc_write_INTEN_ERR_bit(const void *const hw, bool value)
{
if (value == 0x0) {
((Tc *)hw)->COUNT16.INTENCLR.reg = TC_INTENSET_ERR;
} else {
((Tc *)hw)->COUNT16.INTENSET.reg = TC_INTENSET_ERR;
}
}
static inline void hri_tc_clear_INTEN_ERR_bit(const void *const hw)
{
((Tc *)hw)->COUNT16.INTENCLR.reg = TC_INTENSET_ERR;
}
static inline void hri_tc_set_INTEN_SYNCRDY_bit(const void *const hw)
{
((Tc *)hw)->COUNT16.INTENSET.reg = TC_INTENSET_SYNCRDY;
}
static inline bool hri_tc_get_INTEN_SYNCRDY_bit(const void *const hw)
{
return (((Tc *)hw)->COUNT16.INTENSET.reg & TC_INTENSET_SYNCRDY) >> TC_INTENSET_SYNCRDY_Pos;
}
static inline void hri_tc_write_INTEN_SYNCRDY_bit(const void *const hw, bool value)
{
if (value == 0x0) {
((Tc *)hw)->COUNT16.INTENCLR.reg = TC_INTENSET_SYNCRDY;
} else {
((Tc *)hw)->COUNT16.INTENSET.reg = TC_INTENSET_SYNCRDY;
}
}
static inline void hri_tc_clear_INTEN_SYNCRDY_bit(const void *const hw)
{
((Tc *)hw)->COUNT16.INTENCLR.reg = TC_INTENSET_SYNCRDY;
}
static inline void hri_tc_set_INTEN_MC0_bit(const void *const hw)
{
((Tc *)hw)->COUNT16.INTENSET.reg = TC_INTENSET_MC0;
}
static inline bool hri_tc_get_INTEN_MC0_bit(const void *const hw)
{
return (((Tc *)hw)->COUNT16.INTENSET.reg & TC_INTENSET_MC0) >> TC_INTENSET_MC0_Pos;
}
static inline void hri_tc_write_INTEN_MC0_bit(const void *const hw, bool value)
{
if (value == 0x0) {
((Tc *)hw)->COUNT16.INTENCLR.reg = TC_INTENSET_MC0;
} else {
((Tc *)hw)->COUNT16.INTENSET.reg = TC_INTENSET_MC0;
}
}
static inline void hri_tc_clear_INTEN_MC0_bit(const void *const hw)
{
((Tc *)hw)->COUNT16.INTENCLR.reg = TC_INTENSET_MC0;
}
static inline void hri_tc_set_INTEN_MC1_bit(const void *const hw)
{
((Tc *)hw)->COUNT16.INTENSET.reg = TC_INTENSET_MC1;
}
static inline bool hri_tc_get_INTEN_MC1_bit(const void *const hw)
{
return (((Tc *)hw)->COUNT16.INTENSET.reg & TC_INTENSET_MC1) >> TC_INTENSET_MC1_Pos;
}
static inline void hri_tc_write_INTEN_MC1_bit(const void *const hw, bool value)
{
if (value == 0x0) {
((Tc *)hw)->COUNT16.INTENCLR.reg = TC_INTENSET_MC1;
} else {
((Tc *)hw)->COUNT16.INTENSET.reg = TC_INTENSET_MC1;
}
}
static inline void hri_tc_clear_INTEN_MC1_bit(const void *const hw)
{
((Tc *)hw)->COUNT16.INTENCLR.reg = TC_INTENSET_MC1;
}
static inline void hri_tc_set_INTEN_reg(const void *const hw, hri_tc_intenset_reg_t mask)
{
((Tc *)hw)->COUNT16.INTENSET.reg = mask;
}
static inline hri_tc_intenset_reg_t hri_tc_get_INTEN_reg(const void *const hw, hri_tc_intenset_reg_t mask)
{
uint8_t tmp;
tmp = ((Tc *)hw)->COUNT16.INTENSET.reg;
tmp &= mask;
return tmp;
}
static inline hri_tc_intenset_reg_t hri_tc_read_INTEN_reg(const void *const hw)
{
return ((Tc *)hw)->COUNT16.INTENSET.reg;
}
static inline void hri_tc_write_INTEN_reg(const void *const hw, hri_tc_intenset_reg_t data)
{
((Tc *)hw)->COUNT16.INTENSET.reg = data;
((Tc *)hw)->COUNT16.INTENCLR.reg = ~data;
}
static inline void hri_tc_clear_INTEN_reg(const void *const hw, hri_tc_intenset_reg_t mask)
{
((Tc *)hw)->COUNT16.INTENCLR.reg = mask;
}
static inline bool hri_tc_get_STATUS_STOP_bit(const void *const hw)
{
return (((Tc *)hw)->COUNT16.STATUS.reg & TC_STATUS_STOP) >> TC_STATUS_STOP_Pos;
}
static inline bool hri_tc_get_STATUS_SLAVE_bit(const void *const hw)
{
return (((Tc *)hw)->COUNT16.STATUS.reg & TC_STATUS_SLAVE) >> TC_STATUS_SLAVE_Pos;
}
static inline bool hri_tc_get_STATUS_SYNCBUSY_bit(const void *const hw)
{
return (((Tc *)hw)->COUNT16.STATUS.reg & TC_STATUS_SYNCBUSY) >> TC_STATUS_SYNCBUSY_Pos;
}
static inline hri_tc_status_reg_t hri_tc_get_STATUS_reg(const void *const hw, hri_tc_status_reg_t mask)
{
uint8_t tmp;
tmp = ((Tc *)hw)->COUNT16.STATUS.reg;
tmp &= mask;
return tmp;
}
static inline hri_tc_status_reg_t hri_tc_read_STATUS_reg(const void *const hw)
{
return ((Tc *)hw)->COUNT16.STATUS.reg;
}
static inline void hri_tc_set_CTRLA_SWRST_bit(const void *const hw)
{
TC_CRITICAL_SECTION_ENTER();
((Tc *)hw)->COUNT16.CTRLA.reg |= TC_CTRLA_SWRST;
TC_CRITICAL_SECTION_LEAVE();
}
static inline bool hri_tc_get_CTRLA_SWRST_bit(const void *const hw)
{
uint16_t tmp;
tmp = ((Tc *)hw)->COUNT16.CTRLA.reg;
tmp = (tmp & TC_CTRLA_SWRST) >> TC_CTRLA_SWRST_Pos;
return (bool)tmp;
}
static inline void hri_tc_set_CTRLA_ENABLE_bit(const void *const hw)
{
TC_CRITICAL_SECTION_ENTER();
((Tc *)hw)->COUNT16.CTRLA.reg |= TC_CTRLA_ENABLE;
TC_CRITICAL_SECTION_LEAVE();
}
static inline bool hri_tc_get_CTRLA_ENABLE_bit(const void *const hw)
{
uint16_t tmp;
tmp = ((Tc *)hw)->COUNT16.CTRLA.reg;
tmp = (tmp & TC_CTRLA_ENABLE) >> TC_CTRLA_ENABLE_Pos;
return (bool)tmp;
}
static inline void hri_tc_write_CTRLA_ENABLE_bit(const void *const hw, bool value)
{
uint16_t tmp;
TC_CRITICAL_SECTION_ENTER();
tmp = ((Tc *)hw)->COUNT16.CTRLA.reg;
tmp &= ~TC_CTRLA_ENABLE;
tmp |= value << TC_CTRLA_ENABLE_Pos;
((Tc *)hw)->COUNT16.CTRLA.reg = tmp;
TC_CRITICAL_SECTION_LEAVE();
}
static inline void hri_tc_clear_CTRLA_ENABLE_bit(const void *const hw)
{
TC_CRITICAL_SECTION_ENTER();
((Tc *)hw)->COUNT16.CTRLA.reg &= ~TC_CTRLA_ENABLE;
TC_CRITICAL_SECTION_LEAVE();
}
static inline void hri_tc_toggle_CTRLA_ENABLE_bit(const void *const hw)
{
TC_CRITICAL_SECTION_ENTER();
((Tc *)hw)->COUNT16.CTRLA.reg ^= TC_CTRLA_ENABLE;
TC_CRITICAL_SECTION_LEAVE();
}
static inline void hri_tc_set_CTRLA_RUNSTDBY_bit(const void *const hw)
{
TC_CRITICAL_SECTION_ENTER();
((Tc *)hw)->COUNT16.CTRLA.reg |= TC_CTRLA_RUNSTDBY;
TC_CRITICAL_SECTION_LEAVE();
}
static inline bool hri_tc_get_CTRLA_RUNSTDBY_bit(const void *const hw)
{
uint16_t tmp;
tmp = ((Tc *)hw)->COUNT16.CTRLA.reg;
tmp = (tmp & TC_CTRLA_RUNSTDBY) >> TC_CTRLA_RUNSTDBY_Pos;
return (bool)tmp;
}
static inline void hri_tc_write_CTRLA_RUNSTDBY_bit(const void *const hw, bool value)
{
uint16_t tmp;
TC_CRITICAL_SECTION_ENTER();
tmp = ((Tc *)hw)->COUNT16.CTRLA.reg;
tmp &= ~TC_CTRLA_RUNSTDBY;
tmp |= value << TC_CTRLA_RUNSTDBY_Pos;
((Tc *)hw)->COUNT16.CTRLA.reg = tmp;
TC_CRITICAL_SECTION_LEAVE();
}
static inline void hri_tc_clear_CTRLA_RUNSTDBY_bit(const void *const hw)
{
TC_CRITICAL_SECTION_ENTER();
((Tc *)hw)->COUNT16.CTRLA.reg &= ~TC_CTRLA_RUNSTDBY;
TC_CRITICAL_SECTION_LEAVE();
}
static inline void hri_tc_toggle_CTRLA_RUNSTDBY_bit(const void *const hw)
{
TC_CRITICAL_SECTION_ENTER();
((Tc *)hw)->COUNT16.CTRLA.reg ^= TC_CTRLA_RUNSTDBY;
TC_CRITICAL_SECTION_LEAVE();
}
static inline void hri_tc_set_CTRLA_MODE_bf(const void *const hw, hri_tc_ctrla_reg_t mask)
{
TC_CRITICAL_SECTION_ENTER();
((Tc *)hw)->COUNT16.CTRLA.reg |= TC_CTRLA_MODE(mask);
TC_CRITICAL_SECTION_LEAVE();
}
static inline hri_tc_ctrla_reg_t hri_tc_get_CTRLA_MODE_bf(const void *const hw, hri_tc_ctrla_reg_t mask)
{
uint16_t tmp;
tmp = ((Tc *)hw)->COUNT16.CTRLA.reg;
tmp = (tmp & TC_CTRLA_MODE(mask)) >> TC_CTRLA_MODE_Pos;
return tmp;
}
static inline void hri_tc_write_CTRLA_MODE_bf(const void *const hw, hri_tc_ctrla_reg_t data)
{
uint16_t tmp;
TC_CRITICAL_SECTION_ENTER();
tmp = ((Tc *)hw)->COUNT16.CTRLA.reg;
tmp &= ~TC_CTRLA_MODE_Msk;
tmp |= TC_CTRLA_MODE(data);
((Tc *)hw)->COUNT16.CTRLA.reg = tmp;
TC_CRITICAL_SECTION_LEAVE();
}
static inline void hri_tc_clear_CTRLA_MODE_bf(const void *const hw, hri_tc_ctrla_reg_t mask)
{
TC_CRITICAL_SECTION_ENTER();
((Tc *)hw)->COUNT16.CTRLA.reg &= ~TC_CTRLA_MODE(mask);
TC_CRITICAL_SECTION_LEAVE();
}
static inline void hri_tc_toggle_CTRLA_MODE_bf(const void *const hw, hri_tc_ctrla_reg_t mask)
{
TC_CRITICAL_SECTION_ENTER();
((Tc *)hw)->COUNT16.CTRLA.reg ^= TC_CTRLA_MODE(mask);
TC_CRITICAL_SECTION_LEAVE();
}
static inline hri_tc_ctrla_reg_t hri_tc_read_CTRLA_MODE_bf(const void *const hw)
{
uint16_t tmp;
tmp = ((Tc *)hw)->COUNT16.CTRLA.reg;
tmp = (tmp & TC_CTRLA_MODE_Msk) >> TC_CTRLA_MODE_Pos;
return tmp;
}
static inline void hri_tc_set_CTRLA_WAVEGEN_bf(const void *const hw, hri_tc_ctrla_reg_t mask)
{
TC_CRITICAL_SECTION_ENTER();
((Tc *)hw)->COUNT16.CTRLA.reg |= TC_CTRLA_WAVEGEN(mask);
TC_CRITICAL_SECTION_LEAVE();
}
static inline hri_tc_ctrla_reg_t hri_tc_get_CTRLA_WAVEGEN_bf(const void *const hw, hri_tc_ctrla_reg_t mask)
{
uint16_t tmp;
tmp = ((Tc *)hw)->COUNT16.CTRLA.reg;
tmp = (tmp & TC_CTRLA_WAVEGEN(mask)) >> TC_CTRLA_WAVEGEN_Pos;
return tmp;
}
static inline void hri_tc_write_CTRLA_WAVEGEN_bf(const void *const hw, hri_tc_ctrla_reg_t data)
{
uint16_t tmp;
TC_CRITICAL_SECTION_ENTER();
tmp = ((Tc *)hw)->COUNT16.CTRLA.reg;
tmp &= ~TC_CTRLA_WAVEGEN_Msk;
tmp |= TC_CTRLA_WAVEGEN(data);
((Tc *)hw)->COUNT16.CTRLA.reg = tmp;
TC_CRITICAL_SECTION_LEAVE();
}
static inline void hri_tc_clear_CTRLA_WAVEGEN_bf(const void *const hw, hri_tc_ctrla_reg_t mask)
{
TC_CRITICAL_SECTION_ENTER();
((Tc *)hw)->COUNT16.CTRLA.reg &= ~TC_CTRLA_WAVEGEN(mask);
TC_CRITICAL_SECTION_LEAVE();
}
static inline void hri_tc_toggle_CTRLA_WAVEGEN_bf(const void *const hw, hri_tc_ctrla_reg_t mask)
{
TC_CRITICAL_SECTION_ENTER();
((Tc *)hw)->COUNT16.CTRLA.reg ^= TC_CTRLA_WAVEGEN(mask);
TC_CRITICAL_SECTION_LEAVE();
}
static inline hri_tc_ctrla_reg_t hri_tc_read_CTRLA_WAVEGEN_bf(const void *const hw)
{
uint16_t tmp;
tmp = ((Tc *)hw)->COUNT16.CTRLA.reg;
tmp = (tmp & TC_CTRLA_WAVEGEN_Msk) >> TC_CTRLA_WAVEGEN_Pos;
return tmp;
}
static inline void hri_tc_set_CTRLA_PRESCALER_bf(const void *const hw, hri_tc_ctrla_reg_t mask)
{
TC_CRITICAL_SECTION_ENTER();
((Tc *)hw)->COUNT16.CTRLA.reg |= TC_CTRLA_PRESCALER(mask);
TC_CRITICAL_SECTION_LEAVE();
}
static inline hri_tc_ctrla_reg_t hri_tc_get_CTRLA_PRESCALER_bf(const void *const hw, hri_tc_ctrla_reg_t mask)
{
uint16_t tmp;
tmp = ((Tc *)hw)->COUNT16.CTRLA.reg;
tmp = (tmp & TC_CTRLA_PRESCALER(mask)) >> TC_CTRLA_PRESCALER_Pos;
return tmp;
}
static inline void hri_tc_write_CTRLA_PRESCALER_bf(const void *const hw, hri_tc_ctrla_reg_t data)
{
uint16_t tmp;
TC_CRITICAL_SECTION_ENTER();
tmp = ((Tc *)hw)->COUNT16.CTRLA.reg;
tmp &= ~TC_CTRLA_PRESCALER_Msk;
tmp |= TC_CTRLA_PRESCALER(data);
((Tc *)hw)->COUNT16.CTRLA.reg = tmp;
TC_CRITICAL_SECTION_LEAVE();
}
static inline void hri_tc_clear_CTRLA_PRESCALER_bf(const void *const hw, hri_tc_ctrla_reg_t mask)
{
TC_CRITICAL_SECTION_ENTER();
((Tc *)hw)->COUNT16.CTRLA.reg &= ~TC_CTRLA_PRESCALER(mask);
TC_CRITICAL_SECTION_LEAVE();
}
static inline void hri_tc_toggle_CTRLA_PRESCALER_bf(const void *const hw, hri_tc_ctrla_reg_t mask)
{
TC_CRITICAL_SECTION_ENTER();
((Tc *)hw)->COUNT16.CTRLA.reg ^= TC_CTRLA_PRESCALER(mask);
TC_CRITICAL_SECTION_LEAVE();
}
static inline hri_tc_ctrla_reg_t hri_tc_read_CTRLA_PRESCALER_bf(const void *const hw)
{
uint16_t tmp;
tmp = ((Tc *)hw)->COUNT16.CTRLA.reg;
tmp = (tmp & TC_CTRLA_PRESCALER_Msk) >> TC_CTRLA_PRESCALER_Pos;
return tmp;
}
static inline void hri_tc_set_CTRLA_PRESCSYNC_bf(const void *const hw, hri_tc_ctrla_reg_t mask)
{
TC_CRITICAL_SECTION_ENTER();
((Tc *)hw)->COUNT16.CTRLA.reg |= TC_CTRLA_PRESCSYNC(mask);
TC_CRITICAL_SECTION_LEAVE();
}
static inline hri_tc_ctrla_reg_t hri_tc_get_CTRLA_PRESCSYNC_bf(const void *const hw, hri_tc_ctrla_reg_t mask)
{
uint16_t tmp;
tmp = ((Tc *)hw)->COUNT16.CTRLA.reg;
tmp = (tmp & TC_CTRLA_PRESCSYNC(mask)) >> TC_CTRLA_PRESCSYNC_Pos;
return tmp;
}
static inline void hri_tc_write_CTRLA_PRESCSYNC_bf(const void *const hw, hri_tc_ctrla_reg_t data)
{
uint16_t tmp;
TC_CRITICAL_SECTION_ENTER();
tmp = ((Tc *)hw)->COUNT16.CTRLA.reg;
tmp &= ~TC_CTRLA_PRESCSYNC_Msk;
tmp |= TC_CTRLA_PRESCSYNC(data);
((Tc *)hw)->COUNT16.CTRLA.reg = tmp;
TC_CRITICAL_SECTION_LEAVE();
}
static inline void hri_tc_clear_CTRLA_PRESCSYNC_bf(const void *const hw, hri_tc_ctrla_reg_t mask)
{
TC_CRITICAL_SECTION_ENTER();
((Tc *)hw)->COUNT16.CTRLA.reg &= ~TC_CTRLA_PRESCSYNC(mask);
TC_CRITICAL_SECTION_LEAVE();
}
static inline void hri_tc_toggle_CTRLA_PRESCSYNC_bf(const void *const hw, hri_tc_ctrla_reg_t mask)
{
TC_CRITICAL_SECTION_ENTER();
((Tc *)hw)->COUNT16.CTRLA.reg ^= TC_CTRLA_PRESCSYNC(mask);
TC_CRITICAL_SECTION_LEAVE();
}
static inline hri_tc_ctrla_reg_t hri_tc_read_CTRLA_PRESCSYNC_bf(const void *const hw)
{
uint16_t tmp;
tmp = ((Tc *)hw)->COUNT16.CTRLA.reg;
tmp = (tmp & TC_CTRLA_PRESCSYNC_Msk) >> TC_CTRLA_PRESCSYNC_Pos;
return tmp;
}
static inline void hri_tc_set_CTRLA_reg(const void *const hw, hri_tc_ctrla_reg_t mask)
{
TC_CRITICAL_SECTION_ENTER();
((Tc *)hw)->COUNT16.CTRLA.reg |= mask;
TC_CRITICAL_SECTION_LEAVE();
}
static inline hri_tc_ctrla_reg_t hri_tc_get_CTRLA_reg(const void *const hw, hri_tc_ctrla_reg_t mask)
{
uint16_t tmp;
tmp = ((Tc *)hw)->COUNT16.CTRLA.reg;
tmp &= mask;
return tmp;
}
static inline void hri_tc_write_CTRLA_reg(const void *const hw, hri_tc_ctrla_reg_t data)
{
TC_CRITICAL_SECTION_ENTER();
((Tc *)hw)->COUNT16.CTRLA.reg = data;
TC_CRITICAL_SECTION_LEAVE();
}
static inline void hri_tc_clear_CTRLA_reg(const void *const hw, hri_tc_ctrla_reg_t mask)
{
TC_CRITICAL_SECTION_ENTER();
((Tc *)hw)->COUNT16.CTRLA.reg &= ~mask;
TC_CRITICAL_SECTION_LEAVE();
}
static inline void hri_tc_toggle_CTRLA_reg(const void *const hw, hri_tc_ctrla_reg_t mask)
{
TC_CRITICAL_SECTION_ENTER();
((Tc *)hw)->COUNT16.CTRLA.reg ^= mask;
TC_CRITICAL_SECTION_LEAVE();
}
static inline hri_tc_ctrla_reg_t hri_tc_read_CTRLA_reg(const void *const hw)
{
return ((Tc *)hw)->COUNT16.CTRLA.reg;
}
static inline void hri_tc_set_READREQ_RCONT_bit(const void *const hw)
{
TC_CRITICAL_SECTION_ENTER();
((Tc *)hw)->COUNT16.READREQ.reg |= TC_READREQ_RCONT;
TC_CRITICAL_SECTION_LEAVE();
}
static inline bool hri_tc_get_READREQ_RCONT_bit(const void *const hw)
{
uint16_t tmp;
tmp = ((Tc *)hw)->COUNT16.READREQ.reg;
tmp = (tmp & TC_READREQ_RCONT) >> TC_READREQ_RCONT_Pos;
return (bool)tmp;
}
static inline void hri_tc_write_READREQ_RCONT_bit(const void *const hw, bool value)
{
uint16_t tmp;
TC_CRITICAL_SECTION_ENTER();
tmp = ((Tc *)hw)->COUNT16.READREQ.reg;
tmp &= ~TC_READREQ_RCONT;
tmp |= value << TC_READREQ_RCONT_Pos;
((Tc *)hw)->COUNT16.READREQ.reg = tmp;
TC_CRITICAL_SECTION_LEAVE();
}
static inline void hri_tc_clear_READREQ_RCONT_bit(const void *const hw)
{
TC_CRITICAL_SECTION_ENTER();
((Tc *)hw)->COUNT16.READREQ.reg &= ~TC_READREQ_RCONT;
TC_CRITICAL_SECTION_LEAVE();
}
static inline void hri_tc_toggle_READREQ_RCONT_bit(const void *const hw)
{
TC_CRITICAL_SECTION_ENTER();
((Tc *)hw)->COUNT16.READREQ.reg ^= TC_READREQ_RCONT;
TC_CRITICAL_SECTION_LEAVE();
}
static inline void hri_tc_set_READREQ_RREQ_bit(const void *const hw)
{
TC_CRITICAL_SECTION_ENTER();
((Tc *)hw)->COUNT16.READREQ.reg |= TC_READREQ_RREQ;
TC_CRITICAL_SECTION_LEAVE();
}
static inline bool hri_tc_get_READREQ_RREQ_bit(const void *const hw)
{
uint16_t tmp;
tmp = ((Tc *)hw)->COUNT16.READREQ.reg;
tmp = (tmp & TC_READREQ_RREQ) >> TC_READREQ_RREQ_Pos;
return (bool)tmp;
}
static inline void hri_tc_write_READREQ_RREQ_bit(const void *const hw, bool value)
{
uint16_t tmp;
TC_CRITICAL_SECTION_ENTER();
tmp = ((Tc *)hw)->COUNT16.READREQ.reg;
tmp &= ~TC_READREQ_RREQ;
tmp |= value << TC_READREQ_RREQ_Pos;
((Tc *)hw)->COUNT16.READREQ.reg = tmp;
TC_CRITICAL_SECTION_LEAVE();
}
static inline void hri_tc_clear_READREQ_RREQ_bit(const void *const hw)
{
TC_CRITICAL_SECTION_ENTER();
((Tc *)hw)->COUNT16.READREQ.reg &= ~TC_READREQ_RREQ;
TC_CRITICAL_SECTION_LEAVE();
}
static inline void hri_tc_toggle_READREQ_RREQ_bit(const void *const hw)
{
TC_CRITICAL_SECTION_ENTER();
((Tc *)hw)->COUNT16.READREQ.reg ^= TC_READREQ_RREQ;
TC_CRITICAL_SECTION_LEAVE();
}
static inline void hri_tc_set_READREQ_ADDR_bf(const void *const hw, hri_tc_readreq_reg_t mask)
{
TC_CRITICAL_SECTION_ENTER();
((Tc *)hw)->COUNT16.READREQ.reg |= TC_READREQ_ADDR(mask);
TC_CRITICAL_SECTION_LEAVE();
}
static inline hri_tc_readreq_reg_t hri_tc_get_READREQ_ADDR_bf(const void *const hw, hri_tc_readreq_reg_t mask)
{
uint16_t tmp;
tmp = ((Tc *)hw)->COUNT16.READREQ.reg;
tmp = (tmp & TC_READREQ_ADDR(mask)) >> TC_READREQ_ADDR_Pos;
return tmp;
}
static inline void hri_tc_write_READREQ_ADDR_bf(const void *const hw, hri_tc_readreq_reg_t data)
{
uint16_t tmp;
TC_CRITICAL_SECTION_ENTER();
tmp = ((Tc *)hw)->COUNT16.READREQ.reg;
tmp &= ~TC_READREQ_ADDR_Msk;
tmp |= TC_READREQ_ADDR(data);
((Tc *)hw)->COUNT16.READREQ.reg = tmp;
TC_CRITICAL_SECTION_LEAVE();
}
static inline void hri_tc_clear_READREQ_ADDR_bf(const void *const hw, hri_tc_readreq_reg_t mask)
{
TC_CRITICAL_SECTION_ENTER();
((Tc *)hw)->COUNT16.READREQ.reg &= ~TC_READREQ_ADDR(mask);
TC_CRITICAL_SECTION_LEAVE();
}
static inline void hri_tc_toggle_READREQ_ADDR_bf(const void *const hw, hri_tc_readreq_reg_t mask)
{
TC_CRITICAL_SECTION_ENTER();
((Tc *)hw)->COUNT16.READREQ.reg ^= TC_READREQ_ADDR(mask);
TC_CRITICAL_SECTION_LEAVE();
}
static inline hri_tc_readreq_reg_t hri_tc_read_READREQ_ADDR_bf(const void *const hw)
{
uint16_t tmp;
tmp = ((Tc *)hw)->COUNT16.READREQ.reg;
tmp = (tmp & TC_READREQ_ADDR_Msk) >> TC_READREQ_ADDR_Pos;
return tmp;
}
static inline void hri_tc_set_READREQ_reg(const void *const hw, hri_tc_readreq_reg_t mask)
{
TC_CRITICAL_SECTION_ENTER();
((Tc *)hw)->COUNT16.READREQ.reg |= mask;
TC_CRITICAL_SECTION_LEAVE();
}
static inline hri_tc_readreq_reg_t hri_tc_get_READREQ_reg(const void *const hw, hri_tc_readreq_reg_t mask)
{
uint16_t tmp;
tmp = ((Tc *)hw)->COUNT16.READREQ.reg;
tmp &= mask;
return tmp;
}
static inline void hri_tc_write_READREQ_reg(const void *const hw, hri_tc_readreq_reg_t data)
{
TC_CRITICAL_SECTION_ENTER();
((Tc *)hw)->COUNT16.READREQ.reg = data;
TC_CRITICAL_SECTION_LEAVE();
}
static inline void hri_tc_clear_READREQ_reg(const void *const hw, hri_tc_readreq_reg_t mask)
{
TC_CRITICAL_SECTION_ENTER();
((Tc *)hw)->COUNT16.READREQ.reg &= ~mask;
TC_CRITICAL_SECTION_LEAVE();
}
static inline void hri_tc_toggle_READREQ_reg(const void *const hw, hri_tc_readreq_reg_t mask)
{
TC_CRITICAL_SECTION_ENTER();
((Tc *)hw)->COUNT16.READREQ.reg ^= mask;
TC_CRITICAL_SECTION_LEAVE();
}
static inline hri_tc_readreq_reg_t hri_tc_read_READREQ_reg(const void *const hw)
{
return ((Tc *)hw)->COUNT16.READREQ.reg;
}
static inline void hri_tc_set_CTRLC_INVEN0_bit(const void *const hw)
{
TC_CRITICAL_SECTION_ENTER();
((Tc *)hw)->COUNT16.CTRLC.reg |= TC_CTRLC_INVEN0;
TC_CRITICAL_SECTION_LEAVE();
}
static inline bool hri_tc_get_CTRLC_INVEN0_bit(const void *const hw)
{
uint8_t tmp;
tmp = ((Tc *)hw)->COUNT16.CTRLC.reg;
tmp = (tmp & TC_CTRLC_INVEN0) >> TC_CTRLC_INVEN0_Pos;
return (bool)tmp;
}
static inline void hri_tc_write_CTRLC_INVEN0_bit(const void *const hw, bool value)
{
uint8_t tmp;
TC_CRITICAL_SECTION_ENTER();
tmp = ((Tc *)hw)->COUNT16.CTRLC.reg;
tmp &= ~TC_CTRLC_INVEN0;
tmp |= value << TC_CTRLC_INVEN0_Pos;
((Tc *)hw)->COUNT16.CTRLC.reg = tmp;
TC_CRITICAL_SECTION_LEAVE();
}
static inline void hri_tc_clear_CTRLC_INVEN0_bit(const void *const hw)
{
TC_CRITICAL_SECTION_ENTER();
((Tc *)hw)->COUNT16.CTRLC.reg &= ~TC_CTRLC_INVEN0;
TC_CRITICAL_SECTION_LEAVE();
}
static inline void hri_tc_toggle_CTRLC_INVEN0_bit(const void *const hw)
{
TC_CRITICAL_SECTION_ENTER();
((Tc *)hw)->COUNT16.CTRLC.reg ^= TC_CTRLC_INVEN0;
TC_CRITICAL_SECTION_LEAVE();
}
static inline void hri_tc_set_CTRLC_INVEN1_bit(const void *const hw)
{
TC_CRITICAL_SECTION_ENTER();
((Tc *)hw)->COUNT16.CTRLC.reg |= TC_CTRLC_INVEN1;
TC_CRITICAL_SECTION_LEAVE();
}
static inline bool hri_tc_get_CTRLC_INVEN1_bit(const void *const hw)
{
uint8_t tmp;
tmp = ((Tc *)hw)->COUNT16.CTRLC.reg;
tmp = (tmp & TC_CTRLC_INVEN1) >> TC_CTRLC_INVEN1_Pos;
return (bool)tmp;
}
static inline void hri_tc_write_CTRLC_INVEN1_bit(const void *const hw, bool value)
{
uint8_t tmp;
TC_CRITICAL_SECTION_ENTER();
tmp = ((Tc *)hw)->COUNT16.CTRLC.reg;
tmp &= ~TC_CTRLC_INVEN1;
tmp |= value << TC_CTRLC_INVEN1_Pos;
((Tc *)hw)->COUNT16.CTRLC.reg = tmp;
TC_CRITICAL_SECTION_LEAVE();
}
static inline void hri_tc_clear_CTRLC_INVEN1_bit(const void *const hw)
{
TC_CRITICAL_SECTION_ENTER();
((Tc *)hw)->COUNT16.CTRLC.reg &= ~TC_CTRLC_INVEN1;
TC_CRITICAL_SECTION_LEAVE();
}
static inline void hri_tc_toggle_CTRLC_INVEN1_bit(const void *const hw)
{
TC_CRITICAL_SECTION_ENTER();
((Tc *)hw)->COUNT16.CTRLC.reg ^= TC_CTRLC_INVEN1;
TC_CRITICAL_SECTION_LEAVE();
}
static inline void hri_tc_set_CTRLC_CPTEN0_bit(const void *const hw)
{
TC_CRITICAL_SECTION_ENTER();
((Tc *)hw)->COUNT16.CTRLC.reg |= TC_CTRLC_CPTEN0;
TC_CRITICAL_SECTION_LEAVE();
}
static inline bool hri_tc_get_CTRLC_CPTEN0_bit(const void *const hw)
{
uint8_t tmp;
tmp = ((Tc *)hw)->COUNT16.CTRLC.reg;
tmp = (tmp & TC_CTRLC_CPTEN0) >> TC_CTRLC_CPTEN0_Pos;
return (bool)tmp;
}
static inline void hri_tc_write_CTRLC_CPTEN0_bit(const void *const hw, bool value)
{
uint8_t tmp;
TC_CRITICAL_SECTION_ENTER();
tmp = ((Tc *)hw)->COUNT16.CTRLC.reg;
tmp &= ~TC_CTRLC_CPTEN0;
tmp |= value << TC_CTRLC_CPTEN0_Pos;
((Tc *)hw)->COUNT16.CTRLC.reg = tmp;
TC_CRITICAL_SECTION_LEAVE();
}
static inline void hri_tc_clear_CTRLC_CPTEN0_bit(const void *const hw)
{
TC_CRITICAL_SECTION_ENTER();
((Tc *)hw)->COUNT16.CTRLC.reg &= ~TC_CTRLC_CPTEN0;
TC_CRITICAL_SECTION_LEAVE();
}
static inline void hri_tc_toggle_CTRLC_CPTEN0_bit(const void *const hw)
{
TC_CRITICAL_SECTION_ENTER();
((Tc *)hw)->COUNT16.CTRLC.reg ^= TC_CTRLC_CPTEN0;
TC_CRITICAL_SECTION_LEAVE();
}
static inline void hri_tc_set_CTRLC_CPTEN1_bit(const void *const hw)
{
TC_CRITICAL_SECTION_ENTER();
((Tc *)hw)->COUNT16.CTRLC.reg |= TC_CTRLC_CPTEN1;
TC_CRITICAL_SECTION_LEAVE();
}
static inline bool hri_tc_get_CTRLC_CPTEN1_bit(const void *const hw)
{
uint8_t tmp;
tmp = ((Tc *)hw)->COUNT16.CTRLC.reg;
tmp = (tmp & TC_CTRLC_CPTEN1) >> TC_CTRLC_CPTEN1_Pos;
return (bool)tmp;
}
static inline void hri_tc_write_CTRLC_CPTEN1_bit(const void *const hw, bool value)
{
uint8_t tmp;
TC_CRITICAL_SECTION_ENTER();
tmp = ((Tc *)hw)->COUNT16.CTRLC.reg;
tmp &= ~TC_CTRLC_CPTEN1;
tmp |= value << TC_CTRLC_CPTEN1_Pos;
((Tc *)hw)->COUNT16.CTRLC.reg = tmp;
TC_CRITICAL_SECTION_LEAVE();
}
static inline void hri_tc_clear_CTRLC_CPTEN1_bit(const void *const hw)
{
TC_CRITICAL_SECTION_ENTER();
((Tc *)hw)->COUNT16.CTRLC.reg &= ~TC_CTRLC_CPTEN1;
TC_CRITICAL_SECTION_LEAVE();
}
static inline void hri_tc_toggle_CTRLC_CPTEN1_bit(const void *const hw)
{
TC_CRITICAL_SECTION_ENTER();
((Tc *)hw)->COUNT16.CTRLC.reg ^= TC_CTRLC_CPTEN1;
TC_CRITICAL_SECTION_LEAVE();
}
static inline void hri_tc_set_CTRLC_reg(const void *const hw, hri_tc_ctrlc_reg_t mask)
{
TC_CRITICAL_SECTION_ENTER();
((Tc *)hw)->COUNT16.CTRLC.reg |= mask;
TC_CRITICAL_SECTION_LEAVE();
}
static inline hri_tc_ctrlc_reg_t hri_tc_get_CTRLC_reg(const void *const hw, hri_tc_ctrlc_reg_t mask)
{
uint8_t tmp;
tmp = ((Tc *)hw)->COUNT16.CTRLC.reg;
tmp &= mask;
return tmp;
}
static inline void hri_tc_write_CTRLC_reg(const void *const hw, hri_tc_ctrlc_reg_t data)
{
TC_CRITICAL_SECTION_ENTER();
((Tc *)hw)->COUNT16.CTRLC.reg = data;
TC_CRITICAL_SECTION_LEAVE();
}
static inline void hri_tc_clear_CTRLC_reg(const void *const hw, hri_tc_ctrlc_reg_t mask)
{
TC_CRITICAL_SECTION_ENTER();
((Tc *)hw)->COUNT16.CTRLC.reg &= ~mask;
TC_CRITICAL_SECTION_LEAVE();
}
static inline void hri_tc_toggle_CTRLC_reg(const void *const hw, hri_tc_ctrlc_reg_t mask)
{
TC_CRITICAL_SECTION_ENTER();
((Tc *)hw)->COUNT16.CTRLC.reg ^= mask;
TC_CRITICAL_SECTION_LEAVE();
}
static inline hri_tc_ctrlc_reg_t hri_tc_read_CTRLC_reg(const void *const hw)
{
return ((Tc *)hw)->COUNT16.CTRLC.reg;
}
static inline void hri_tc_set_DBGCTRL_DBGRUN_bit(const void *const hw)
{
TC_CRITICAL_SECTION_ENTER();
((Tc *)hw)->COUNT16.DBGCTRL.reg |= TC_DBGCTRL_DBGRUN;
TC_CRITICAL_SECTION_LEAVE();
}
static inline bool hri_tc_get_DBGCTRL_DBGRUN_bit(const void *const hw)
{
uint8_t tmp;
tmp = ((Tc *)hw)->COUNT16.DBGCTRL.reg;
tmp = (tmp & TC_DBGCTRL_DBGRUN) >> TC_DBGCTRL_DBGRUN_Pos;
return (bool)tmp;
}
static inline void hri_tc_write_DBGCTRL_DBGRUN_bit(const void *const hw, bool value)
{
uint8_t tmp;
TC_CRITICAL_SECTION_ENTER();
tmp = ((Tc *)hw)->COUNT16.DBGCTRL.reg;
tmp &= ~TC_DBGCTRL_DBGRUN;
tmp |= value << TC_DBGCTRL_DBGRUN_Pos;
((Tc *)hw)->COUNT16.DBGCTRL.reg = tmp;
TC_CRITICAL_SECTION_LEAVE();
}
static inline void hri_tc_clear_DBGCTRL_DBGRUN_bit(const void *const hw)
{
TC_CRITICAL_SECTION_ENTER();
((Tc *)hw)->COUNT16.DBGCTRL.reg &= ~TC_DBGCTRL_DBGRUN;
TC_CRITICAL_SECTION_LEAVE();
}
static inline void hri_tc_toggle_DBGCTRL_DBGRUN_bit(const void *const hw)
{
TC_CRITICAL_SECTION_ENTER();
((Tc *)hw)->COUNT16.DBGCTRL.reg ^= TC_DBGCTRL_DBGRUN;
TC_CRITICAL_SECTION_LEAVE();
}
static inline void hri_tc_set_DBGCTRL_reg(const void *const hw, hri_tc_dbgctrl_reg_t mask)
{
TC_CRITICAL_SECTION_ENTER();
((Tc *)hw)->COUNT16.DBGCTRL.reg |= mask;
TC_CRITICAL_SECTION_LEAVE();
}
static inline hri_tc_dbgctrl_reg_t hri_tc_get_DBGCTRL_reg(const void *const hw, hri_tc_dbgctrl_reg_t mask)
{
uint8_t tmp;
tmp = ((Tc *)hw)->COUNT16.DBGCTRL.reg;
tmp &= mask;
return tmp;
}
static inline void hri_tc_write_DBGCTRL_reg(const void *const hw, hri_tc_dbgctrl_reg_t data)
{
TC_CRITICAL_SECTION_ENTER();
((Tc *)hw)->COUNT16.DBGCTRL.reg = data;
TC_CRITICAL_SECTION_LEAVE();
}
static inline void hri_tc_clear_DBGCTRL_reg(const void *const hw, hri_tc_dbgctrl_reg_t mask)
{
TC_CRITICAL_SECTION_ENTER();
((Tc *)hw)->COUNT16.DBGCTRL.reg &= ~mask;
TC_CRITICAL_SECTION_LEAVE();
}
static inline void hri_tc_toggle_DBGCTRL_reg(const void *const hw, hri_tc_dbgctrl_reg_t mask)
{
TC_CRITICAL_SECTION_ENTER();
((Tc *)hw)->COUNT16.DBGCTRL.reg ^= mask;
TC_CRITICAL_SECTION_LEAVE();
}
static inline hri_tc_dbgctrl_reg_t hri_tc_read_DBGCTRL_reg(const void *const hw)
{
return ((Tc *)hw)->COUNT16.DBGCTRL.reg;
}
static inline void hri_tc_set_EVCTRL_TCINV_bit(const void *const hw)
{
TC_CRITICAL_SECTION_ENTER();
((Tc *)hw)->COUNT16.EVCTRL.reg |= TC_EVCTRL_TCINV;
TC_CRITICAL_SECTION_LEAVE();
}
static inline bool hri_tc_get_EVCTRL_TCINV_bit(const void *const hw)
{
uint16_t tmp;
tmp = ((Tc *)hw)->COUNT16.EVCTRL.reg;
tmp = (tmp & TC_EVCTRL_TCINV) >> TC_EVCTRL_TCINV_Pos;
return (bool)tmp;
}
static inline void hri_tc_write_EVCTRL_TCINV_bit(const void *const hw, bool value)
{
uint16_t tmp;
TC_CRITICAL_SECTION_ENTER();
tmp = ((Tc *)hw)->COUNT16.EVCTRL.reg;
tmp &= ~TC_EVCTRL_TCINV;
tmp |= value << TC_EVCTRL_TCINV_Pos;
((Tc *)hw)->COUNT16.EVCTRL.reg = tmp;
TC_CRITICAL_SECTION_LEAVE();
}
static inline void hri_tc_clear_EVCTRL_TCINV_bit(const void *const hw)
{
TC_CRITICAL_SECTION_ENTER();
((Tc *)hw)->COUNT16.EVCTRL.reg &= ~TC_EVCTRL_TCINV;
TC_CRITICAL_SECTION_LEAVE();
}
static inline void hri_tc_toggle_EVCTRL_TCINV_bit(const void *const hw)
{
TC_CRITICAL_SECTION_ENTER();
((Tc *)hw)->COUNT16.EVCTRL.reg ^= TC_EVCTRL_TCINV;
TC_CRITICAL_SECTION_LEAVE();
}
static inline void hri_tc_set_EVCTRL_TCEI_bit(const void *const hw)
{
TC_CRITICAL_SECTION_ENTER();
((Tc *)hw)->COUNT16.EVCTRL.reg |= TC_EVCTRL_TCEI;
TC_CRITICAL_SECTION_LEAVE();
}
static inline bool hri_tc_get_EVCTRL_TCEI_bit(const void *const hw)
{
uint16_t tmp;
tmp = ((Tc *)hw)->COUNT16.EVCTRL.reg;
tmp = (tmp & TC_EVCTRL_TCEI) >> TC_EVCTRL_TCEI_Pos;
return (bool)tmp;
}
static inline void hri_tc_write_EVCTRL_TCEI_bit(const void *const hw, bool value)
{
uint16_t tmp;
TC_CRITICAL_SECTION_ENTER();
tmp = ((Tc *)hw)->COUNT16.EVCTRL.reg;
tmp &= ~TC_EVCTRL_TCEI;
tmp |= value << TC_EVCTRL_TCEI_Pos;
((Tc *)hw)->COUNT16.EVCTRL.reg = tmp;
TC_CRITICAL_SECTION_LEAVE();
}
static inline void hri_tc_clear_EVCTRL_TCEI_bit(const void *const hw)
{
TC_CRITICAL_SECTION_ENTER();
((Tc *)hw)->COUNT16.EVCTRL.reg &= ~TC_EVCTRL_TCEI;
TC_CRITICAL_SECTION_LEAVE();
}
static inline void hri_tc_toggle_EVCTRL_TCEI_bit(const void *const hw)
{
TC_CRITICAL_SECTION_ENTER();
((Tc *)hw)->COUNT16.EVCTRL.reg ^= TC_EVCTRL_TCEI;
TC_CRITICAL_SECTION_LEAVE();
}
static inline void hri_tc_set_EVCTRL_OVFEO_bit(const void *const hw)
{
TC_CRITICAL_SECTION_ENTER();
((Tc *)hw)->COUNT16.EVCTRL.reg |= TC_EVCTRL_OVFEO;
TC_CRITICAL_SECTION_LEAVE();
}
static inline bool hri_tc_get_EVCTRL_OVFEO_bit(const void *const hw)
{
uint16_t tmp;
tmp = ((Tc *)hw)->COUNT16.EVCTRL.reg;
tmp = (tmp & TC_EVCTRL_OVFEO) >> TC_EVCTRL_OVFEO_Pos;
return (bool)tmp;
}
static inline void hri_tc_write_EVCTRL_OVFEO_bit(const void *const hw, bool value)
{
uint16_t tmp;
TC_CRITICAL_SECTION_ENTER();
tmp = ((Tc *)hw)->COUNT16.EVCTRL.reg;
tmp &= ~TC_EVCTRL_OVFEO;
tmp |= value << TC_EVCTRL_OVFEO_Pos;
((Tc *)hw)->COUNT16.EVCTRL.reg = tmp;
TC_CRITICAL_SECTION_LEAVE();
}
static inline void hri_tc_clear_EVCTRL_OVFEO_bit(const void *const hw)
{
TC_CRITICAL_SECTION_ENTER();
((Tc *)hw)->COUNT16.EVCTRL.reg &= ~TC_EVCTRL_OVFEO;
TC_CRITICAL_SECTION_LEAVE();
}
static inline void hri_tc_toggle_EVCTRL_OVFEO_bit(const void *const hw)
{
TC_CRITICAL_SECTION_ENTER();
((Tc *)hw)->COUNT16.EVCTRL.reg ^= TC_EVCTRL_OVFEO;
TC_CRITICAL_SECTION_LEAVE();
}
static inline void hri_tc_set_EVCTRL_MCEO0_bit(const void *const hw)
{
TC_CRITICAL_SECTION_ENTER();
((Tc *)hw)->COUNT16.EVCTRL.reg |= TC_EVCTRL_MCEO0;
TC_CRITICAL_SECTION_LEAVE();
}
static inline bool hri_tc_get_EVCTRL_MCEO0_bit(const void *const hw)
{
uint16_t tmp;
tmp = ((Tc *)hw)->COUNT16.EVCTRL.reg;
tmp = (tmp & TC_EVCTRL_MCEO0) >> TC_EVCTRL_MCEO0_Pos;
return (bool)tmp;
}
static inline void hri_tc_write_EVCTRL_MCEO0_bit(const void *const hw, bool value)
{
uint16_t tmp;
TC_CRITICAL_SECTION_ENTER();
tmp = ((Tc *)hw)->COUNT16.EVCTRL.reg;
tmp &= ~TC_EVCTRL_MCEO0;
tmp |= value << TC_EVCTRL_MCEO0_Pos;
((Tc *)hw)->COUNT16.EVCTRL.reg = tmp;
TC_CRITICAL_SECTION_LEAVE();
}
static inline void hri_tc_clear_EVCTRL_MCEO0_bit(const void *const hw)
{
TC_CRITICAL_SECTION_ENTER();
((Tc *)hw)->COUNT16.EVCTRL.reg &= ~TC_EVCTRL_MCEO0;
TC_CRITICAL_SECTION_LEAVE();
}
static inline void hri_tc_toggle_EVCTRL_MCEO0_bit(const void *const hw)
{
TC_CRITICAL_SECTION_ENTER();
((Tc *)hw)->COUNT16.EVCTRL.reg ^= TC_EVCTRL_MCEO0;
TC_CRITICAL_SECTION_LEAVE();
}
static inline void hri_tc_set_EVCTRL_MCEO1_bit(const void *const hw)
{
TC_CRITICAL_SECTION_ENTER();
((Tc *)hw)->COUNT16.EVCTRL.reg |= TC_EVCTRL_MCEO1;
TC_CRITICAL_SECTION_LEAVE();
}
static inline bool hri_tc_get_EVCTRL_MCEO1_bit(const void *const hw)
{
uint16_t tmp;
tmp = ((Tc *)hw)->COUNT16.EVCTRL.reg;
tmp = (tmp & TC_EVCTRL_MCEO1) >> TC_EVCTRL_MCEO1_Pos;
return (bool)tmp;
}
static inline void hri_tc_write_EVCTRL_MCEO1_bit(const void *const hw, bool value)
{
uint16_t tmp;
TC_CRITICAL_SECTION_ENTER();
tmp = ((Tc *)hw)->COUNT16.EVCTRL.reg;
tmp &= ~TC_EVCTRL_MCEO1;
tmp |= value << TC_EVCTRL_MCEO1_Pos;
((Tc *)hw)->COUNT16.EVCTRL.reg = tmp;
TC_CRITICAL_SECTION_LEAVE();
}
static inline void hri_tc_clear_EVCTRL_MCEO1_bit(const void *const hw)
{
TC_CRITICAL_SECTION_ENTER();
((Tc *)hw)->COUNT16.EVCTRL.reg &= ~TC_EVCTRL_MCEO1;
TC_CRITICAL_SECTION_LEAVE();
}
static inline void hri_tc_toggle_EVCTRL_MCEO1_bit(const void *const hw)
{
TC_CRITICAL_SECTION_ENTER();
((Tc *)hw)->COUNT16.EVCTRL.reg ^= TC_EVCTRL_MCEO1;
TC_CRITICAL_SECTION_LEAVE();
}
static inline void hri_tc_set_EVCTRL_EVACT_bf(const void *const hw, hri_tc_evctrl_reg_t mask)
{
TC_CRITICAL_SECTION_ENTER();
((Tc *)hw)->COUNT16.EVCTRL.reg |= TC_EVCTRL_EVACT(mask);
TC_CRITICAL_SECTION_LEAVE();
}
static inline hri_tc_evctrl_reg_t hri_tc_get_EVCTRL_EVACT_bf(const void *const hw, hri_tc_evctrl_reg_t mask)
{
uint16_t tmp;
tmp = ((Tc *)hw)->COUNT16.EVCTRL.reg;
tmp = (tmp & TC_EVCTRL_EVACT(mask)) >> TC_EVCTRL_EVACT_Pos;
return tmp;
}
static inline void hri_tc_write_EVCTRL_EVACT_bf(const void *const hw, hri_tc_evctrl_reg_t data)
{
uint16_t tmp;
TC_CRITICAL_SECTION_ENTER();
tmp = ((Tc *)hw)->COUNT16.EVCTRL.reg;
tmp &= ~TC_EVCTRL_EVACT_Msk;
tmp |= TC_EVCTRL_EVACT(data);
((Tc *)hw)->COUNT16.EVCTRL.reg = tmp;
TC_CRITICAL_SECTION_LEAVE();
}
static inline void hri_tc_clear_EVCTRL_EVACT_bf(const void *const hw, hri_tc_evctrl_reg_t mask)
{
TC_CRITICAL_SECTION_ENTER();
((Tc *)hw)->COUNT16.EVCTRL.reg &= ~TC_EVCTRL_EVACT(mask);
TC_CRITICAL_SECTION_LEAVE();
}
static inline void hri_tc_toggle_EVCTRL_EVACT_bf(const void *const hw, hri_tc_evctrl_reg_t mask)
{
TC_CRITICAL_SECTION_ENTER();
((Tc *)hw)->COUNT16.EVCTRL.reg ^= TC_EVCTRL_EVACT(mask);
TC_CRITICAL_SECTION_LEAVE();
}
static inline hri_tc_evctrl_reg_t hri_tc_read_EVCTRL_EVACT_bf(const void *const hw)
{
uint16_t tmp;
tmp = ((Tc *)hw)->COUNT16.EVCTRL.reg;
tmp = (tmp & TC_EVCTRL_EVACT_Msk) >> TC_EVCTRL_EVACT_Pos;
return tmp;
}
static inline void hri_tc_set_EVCTRL_reg(const void *const hw, hri_tc_evctrl_reg_t mask)
{
TC_CRITICAL_SECTION_ENTER();
((Tc *)hw)->COUNT16.EVCTRL.reg |= mask;
TC_CRITICAL_SECTION_LEAVE();
}
static inline hri_tc_evctrl_reg_t hri_tc_get_EVCTRL_reg(const void *const hw, hri_tc_evctrl_reg_t mask)
{
uint16_t tmp;
tmp = ((Tc *)hw)->COUNT16.EVCTRL.reg;
tmp &= mask;
return tmp;
}
static inline void hri_tc_write_EVCTRL_reg(const void *const hw, hri_tc_evctrl_reg_t data)
{
TC_CRITICAL_SECTION_ENTER();
((Tc *)hw)->COUNT16.EVCTRL.reg = data;
TC_CRITICAL_SECTION_LEAVE();
}
static inline void hri_tc_clear_EVCTRL_reg(const void *const hw, hri_tc_evctrl_reg_t mask)
{
TC_CRITICAL_SECTION_ENTER();
((Tc *)hw)->COUNT16.EVCTRL.reg &= ~mask;
TC_CRITICAL_SECTION_LEAVE();
}
static inline void hri_tc_toggle_EVCTRL_reg(const void *const hw, hri_tc_evctrl_reg_t mask)
{
TC_CRITICAL_SECTION_ENTER();
((Tc *)hw)->COUNT16.EVCTRL.reg ^= mask;
TC_CRITICAL_SECTION_LEAVE();
}
static inline hri_tc_evctrl_reg_t hri_tc_read_EVCTRL_reg(const void *const hw)
{
return ((Tc *)hw)->COUNT16.EVCTRL.reg;
}
static inline void hri_tccount8_set_COUNT_COUNT_bf(const void *const hw, hri_tccount8_count_reg_t mask)
{
TC_CRITICAL_SECTION_ENTER();
((Tc *)hw)->COUNT8.COUNT.reg |= TC_COUNT8_COUNT_COUNT(mask);
TC_CRITICAL_SECTION_LEAVE();
}
static inline hri_tccount8_count_reg_t hri_tccount8_get_COUNT_COUNT_bf(const void *const hw,
hri_tccount8_count_reg_t mask)
{
uint8_t tmp;
tmp = ((Tc *)hw)->COUNT8.COUNT.reg;
tmp = (tmp & TC_COUNT8_COUNT_COUNT(mask)) >> TC_COUNT8_COUNT_COUNT_Pos;
return tmp;
}
static inline void hri_tccount8_write_COUNT_COUNT_bf(const void *const hw, hri_tccount8_count_reg_t data)
{
uint8_t tmp;
TC_CRITICAL_SECTION_ENTER();
tmp = ((Tc *)hw)->COUNT8.COUNT.reg;
tmp &= ~TC_COUNT8_COUNT_COUNT_Msk;
tmp |= TC_COUNT8_COUNT_COUNT(data);
((Tc *)hw)->COUNT8.COUNT.reg = tmp;
TC_CRITICAL_SECTION_LEAVE();
}
static inline void hri_tccount8_clear_COUNT_COUNT_bf(const void *const hw, hri_tccount8_count_reg_t mask)
{
TC_CRITICAL_SECTION_ENTER();
((Tc *)hw)->COUNT8.COUNT.reg &= ~TC_COUNT8_COUNT_COUNT(mask);
TC_CRITICAL_SECTION_LEAVE();
}
static inline void hri_tccount8_toggle_COUNT_COUNT_bf(const void *const hw, hri_tccount8_count_reg_t mask)
{
TC_CRITICAL_SECTION_ENTER();
((Tc *)hw)->COUNT8.COUNT.reg ^= TC_COUNT8_COUNT_COUNT(mask);
TC_CRITICAL_SECTION_LEAVE();
}
static inline hri_tccount8_count_reg_t hri_tccount8_read_COUNT_COUNT_bf(const void *const hw)
{
uint8_t tmp;
tmp = ((Tc *)hw)->COUNT8.COUNT.reg;
tmp = (tmp & TC_COUNT8_COUNT_COUNT_Msk) >> TC_COUNT8_COUNT_COUNT_Pos;
return tmp;
}
static inline void hri_tccount8_set_COUNT_reg(const void *const hw, hri_tccount8_count_reg_t mask)
{
TC_CRITICAL_SECTION_ENTER();
((Tc *)hw)->COUNT8.COUNT.reg |= mask;
TC_CRITICAL_SECTION_LEAVE();
}
static inline hri_tccount8_count_reg_t hri_tccount8_get_COUNT_reg(const void *const hw, hri_tccount8_count_reg_t mask)
{
uint8_t tmp;
tmp = ((Tc *)hw)->COUNT8.COUNT.reg;
tmp &= mask;
return tmp;
}
static inline void hri_tccount8_write_COUNT_reg(const void *const hw, hri_tccount8_count_reg_t data)
{
TC_CRITICAL_SECTION_ENTER();
((Tc *)hw)->COUNT8.COUNT.reg = data;
TC_CRITICAL_SECTION_LEAVE();
}
static inline void hri_tccount8_clear_COUNT_reg(const void *const hw, hri_tccount8_count_reg_t mask)
{
TC_CRITICAL_SECTION_ENTER();
((Tc *)hw)->COUNT8.COUNT.reg &= ~mask;
TC_CRITICAL_SECTION_LEAVE();
}
static inline void hri_tccount8_toggle_COUNT_reg(const void *const hw, hri_tccount8_count_reg_t mask)
{
TC_CRITICAL_SECTION_ENTER();
((Tc *)hw)->COUNT8.COUNT.reg ^= mask;
TC_CRITICAL_SECTION_LEAVE();
}
static inline hri_tccount8_count_reg_t hri_tccount8_read_COUNT_reg(const void *const hw)
{
return ((Tc *)hw)->COUNT8.COUNT.reg;
}
static inline void hri_tccount16_set_COUNT_COUNT_bf(const void *const hw, hri_tccount16_count_reg_t mask)
{
TC_CRITICAL_SECTION_ENTER();
((Tc *)hw)->COUNT16.COUNT.reg |= TC_COUNT16_COUNT_COUNT(mask);
TC_CRITICAL_SECTION_LEAVE();
}
static inline hri_tccount16_count_reg_t hri_tccount16_get_COUNT_COUNT_bf(const void *const hw,
hri_tccount16_count_reg_t mask)
{
uint16_t tmp;
tmp = ((Tc *)hw)->COUNT16.COUNT.reg;
tmp = (tmp & TC_COUNT16_COUNT_COUNT(mask)) >> TC_COUNT16_COUNT_COUNT_Pos;
return tmp;
}
static inline void hri_tccount16_write_COUNT_COUNT_bf(const void *const hw, hri_tccount16_count_reg_t data)
{
uint16_t tmp;
TC_CRITICAL_SECTION_ENTER();
tmp = ((Tc *)hw)->COUNT16.COUNT.reg;
tmp &= ~TC_COUNT16_COUNT_COUNT_Msk;
tmp |= TC_COUNT16_COUNT_COUNT(data);
((Tc *)hw)->COUNT16.COUNT.reg = tmp;
TC_CRITICAL_SECTION_LEAVE();
}
static inline void hri_tccount16_clear_COUNT_COUNT_bf(const void *const hw, hri_tccount16_count_reg_t mask)
{
TC_CRITICAL_SECTION_ENTER();
((Tc *)hw)->COUNT16.COUNT.reg &= ~TC_COUNT16_COUNT_COUNT(mask);
TC_CRITICAL_SECTION_LEAVE();
}
static inline void hri_tccount16_toggle_COUNT_COUNT_bf(const void *const hw, hri_tccount16_count_reg_t mask)
{
TC_CRITICAL_SECTION_ENTER();
((Tc *)hw)->COUNT16.COUNT.reg ^= TC_COUNT16_COUNT_COUNT(mask);
TC_CRITICAL_SECTION_LEAVE();
}
static inline hri_tccount16_count_reg_t hri_tccount16_read_COUNT_COUNT_bf(const void *const hw)
{
uint16_t tmp;
tmp = ((Tc *)hw)->COUNT16.COUNT.reg;
tmp = (tmp & TC_COUNT16_COUNT_COUNT_Msk) >> TC_COUNT16_COUNT_COUNT_Pos;
return tmp;
}
static inline void hri_tccount16_set_COUNT_reg(const void *const hw, hri_tccount16_count_reg_t mask)
{
TC_CRITICAL_SECTION_ENTER();
((Tc *)hw)->COUNT16.COUNT.reg |= mask;
TC_CRITICAL_SECTION_LEAVE();
}
static inline hri_tccount16_count_reg_t hri_tccount16_get_COUNT_reg(const void *const hw,
hri_tccount16_count_reg_t mask)
{
uint16_t tmp;
tmp = ((Tc *)hw)->COUNT16.COUNT.reg;
tmp &= mask;
return tmp;
}
static inline void hri_tccount16_write_COUNT_reg(const void *const hw, hri_tccount16_count_reg_t data)
{
TC_CRITICAL_SECTION_ENTER();
((Tc *)hw)->COUNT16.COUNT.reg = data;
TC_CRITICAL_SECTION_LEAVE();
}
static inline void hri_tccount16_clear_COUNT_reg(const void *const hw, hri_tccount16_count_reg_t mask)
{
TC_CRITICAL_SECTION_ENTER();
((Tc *)hw)->COUNT16.COUNT.reg &= ~mask;
TC_CRITICAL_SECTION_LEAVE();
}
static inline void hri_tccount16_toggle_COUNT_reg(const void *const hw, hri_tccount16_count_reg_t mask)
{
TC_CRITICAL_SECTION_ENTER();
((Tc *)hw)->COUNT16.COUNT.reg ^= mask;
TC_CRITICAL_SECTION_LEAVE();
}
static inline hri_tccount16_count_reg_t hri_tccount16_read_COUNT_reg(const void *const hw)
{
return ((Tc *)hw)->COUNT16.COUNT.reg;
}
static inline void hri_tccount32_set_COUNT_COUNT_bf(const void *const hw, hri_tccount32_count_reg_t mask)
{
TC_CRITICAL_SECTION_ENTER();
((Tc *)hw)->COUNT32.COUNT.reg |= TC_COUNT32_COUNT_COUNT(mask);
TC_CRITICAL_SECTION_LEAVE();
}
static inline hri_tccount32_count_reg_t hri_tccount32_get_COUNT_COUNT_bf(const void *const hw,
hri_tccount32_count_reg_t mask)
{
uint32_t tmp;
tmp = ((Tc *)hw)->COUNT32.COUNT.reg;
tmp = (tmp & TC_COUNT32_COUNT_COUNT(mask)) >> TC_COUNT32_COUNT_COUNT_Pos;
return tmp;
}
static inline void hri_tccount32_write_COUNT_COUNT_bf(const void *const hw, hri_tccount32_count_reg_t data)
{
uint32_t tmp;
TC_CRITICAL_SECTION_ENTER();
tmp = ((Tc *)hw)->COUNT32.COUNT.reg;
tmp &= ~TC_COUNT32_COUNT_COUNT_Msk;
tmp |= TC_COUNT32_COUNT_COUNT(data);
((Tc *)hw)->COUNT32.COUNT.reg = tmp;
TC_CRITICAL_SECTION_LEAVE();
}
static inline void hri_tccount32_clear_COUNT_COUNT_bf(const void *const hw, hri_tccount32_count_reg_t mask)
{
TC_CRITICAL_SECTION_ENTER();
((Tc *)hw)->COUNT32.COUNT.reg &= ~TC_COUNT32_COUNT_COUNT(mask);
TC_CRITICAL_SECTION_LEAVE();
}
static inline void hri_tccount32_toggle_COUNT_COUNT_bf(const void *const hw, hri_tccount32_count_reg_t mask)
{
TC_CRITICAL_SECTION_ENTER();
((Tc *)hw)->COUNT32.COUNT.reg ^= TC_COUNT32_COUNT_COUNT(mask);
TC_CRITICAL_SECTION_LEAVE();
}
static inline hri_tccount32_count_reg_t hri_tccount32_read_COUNT_COUNT_bf(const void *const hw)
{
uint32_t tmp;
tmp = ((Tc *)hw)->COUNT32.COUNT.reg;
tmp = (tmp & TC_COUNT32_COUNT_COUNT_Msk) >> TC_COUNT32_COUNT_COUNT_Pos;
return tmp;
}
static inline void hri_tccount32_set_COUNT_reg(const void *const hw, hri_tccount32_count_reg_t mask)
{
TC_CRITICAL_SECTION_ENTER();
((Tc *)hw)->COUNT32.COUNT.reg |= mask;
TC_CRITICAL_SECTION_LEAVE();
}
static inline hri_tccount32_count_reg_t hri_tccount32_get_COUNT_reg(const void *const hw,
hri_tccount32_count_reg_t mask)
{
uint32_t tmp;
tmp = ((Tc *)hw)->COUNT32.COUNT.reg;
tmp &= mask;
return tmp;
}
static inline void hri_tccount32_write_COUNT_reg(const void *const hw, hri_tccount32_count_reg_t data)
{
TC_CRITICAL_SECTION_ENTER();
((Tc *)hw)->COUNT32.COUNT.reg = data;
TC_CRITICAL_SECTION_LEAVE();
}
static inline void hri_tccount32_clear_COUNT_reg(const void *const hw, hri_tccount32_count_reg_t mask)
{
TC_CRITICAL_SECTION_ENTER();
((Tc *)hw)->COUNT32.COUNT.reg &= ~mask;
TC_CRITICAL_SECTION_LEAVE();
}
static inline void hri_tccount32_toggle_COUNT_reg(const void *const hw, hri_tccount32_count_reg_t mask)
{
TC_CRITICAL_SECTION_ENTER();
((Tc *)hw)->COUNT32.COUNT.reg ^= mask;
TC_CRITICAL_SECTION_LEAVE();
}
static inline hri_tccount32_count_reg_t hri_tccount32_read_COUNT_reg(const void *const hw)
{
return ((Tc *)hw)->COUNT32.COUNT.reg;
}
static inline void hri_tccount8_set_PER_PER_bf(const void *const hw, hri_tccount8_per_reg_t mask)
{
TC_CRITICAL_SECTION_ENTER();
((Tc *)hw)->COUNT8.PER.reg |= TC_COUNT8_PER_PER(mask);
TC_CRITICAL_SECTION_LEAVE();
}
static inline hri_tccount8_per_reg_t hri_tccount8_get_PER_PER_bf(const void *const hw, hri_tccount8_per_reg_t mask)
{
uint8_t tmp;
tmp = ((Tc *)hw)->COUNT8.PER.reg;
tmp = (tmp & TC_COUNT8_PER_PER(mask)) >> TC_COUNT8_PER_PER_Pos;
return tmp;
}
static inline void hri_tccount8_write_PER_PER_bf(const void *const hw, hri_tccount8_per_reg_t data)
{
uint8_t tmp;
TC_CRITICAL_SECTION_ENTER();
tmp = ((Tc *)hw)->COUNT8.PER.reg;
tmp &= ~TC_COUNT8_PER_PER_Msk;
tmp |= TC_COUNT8_PER_PER(data);
((Tc *)hw)->COUNT8.PER.reg = tmp;
TC_CRITICAL_SECTION_LEAVE();
}
static inline void hri_tccount8_clear_PER_PER_bf(const void *const hw, hri_tccount8_per_reg_t mask)
{
TC_CRITICAL_SECTION_ENTER();
((Tc *)hw)->COUNT8.PER.reg &= ~TC_COUNT8_PER_PER(mask);
TC_CRITICAL_SECTION_LEAVE();
}
static inline void hri_tccount8_toggle_PER_PER_bf(const void *const hw, hri_tccount8_per_reg_t mask)
{
TC_CRITICAL_SECTION_ENTER();
((Tc *)hw)->COUNT8.PER.reg ^= TC_COUNT8_PER_PER(mask);
TC_CRITICAL_SECTION_LEAVE();
}
static inline hri_tccount8_per_reg_t hri_tccount8_read_PER_PER_bf(const void *const hw)
{
uint8_t tmp;
tmp = ((Tc *)hw)->COUNT8.PER.reg;
tmp = (tmp & TC_COUNT8_PER_PER_Msk) >> TC_COUNT8_PER_PER_Pos;
return tmp;
}
static inline void hri_tccount8_set_PER_reg(const void *const hw, hri_tccount8_per_reg_t mask)
{
TC_CRITICAL_SECTION_ENTER();
((Tc *)hw)->COUNT8.PER.reg |= mask;
TC_CRITICAL_SECTION_LEAVE();
}
static inline hri_tccount8_per_reg_t hri_tccount8_get_PER_reg(const void *const hw, hri_tccount8_per_reg_t mask)
{
uint8_t tmp;
tmp = ((Tc *)hw)->COUNT8.PER.reg;
tmp &= mask;
return tmp;
}
static inline void hri_tccount8_write_PER_reg(const void *const hw, hri_tccount8_per_reg_t data)
{
TC_CRITICAL_SECTION_ENTER();
((Tc *)hw)->COUNT8.PER.reg = data;
TC_CRITICAL_SECTION_LEAVE();
}
static inline void hri_tccount8_clear_PER_reg(const void *const hw, hri_tccount8_per_reg_t mask)
{
TC_CRITICAL_SECTION_ENTER();
((Tc *)hw)->COUNT8.PER.reg &= ~mask;
TC_CRITICAL_SECTION_LEAVE();
}
static inline void hri_tccount8_toggle_PER_reg(const void *const hw, hri_tccount8_per_reg_t mask)
{
TC_CRITICAL_SECTION_ENTER();
((Tc *)hw)->COUNT8.PER.reg ^= mask;
TC_CRITICAL_SECTION_LEAVE();
}
static inline hri_tccount8_per_reg_t hri_tccount8_read_PER_reg(const void *const hw)
{
return ((Tc *)hw)->COUNT8.PER.reg;
}
static inline void hri_tccount8_set_CC_CC_bf(const void *const hw, uint8_t index, hri_tccount8_cc_reg_t mask)
{
TC_CRITICAL_SECTION_ENTER();
((Tc *)hw)->COUNT8.CC[index].reg |= TC_COUNT8_CC_CC(mask);
TC_CRITICAL_SECTION_LEAVE();
}
static inline hri_tccount8_cc_reg_t hri_tccount8_get_CC_CC_bf(const void *const hw, uint8_t index,
hri_tccount8_cc_reg_t mask)
{
uint8_t tmp;
tmp = ((Tc *)hw)->COUNT8.CC[index].reg;
tmp = (tmp & TC_COUNT8_CC_CC(mask)) >> TC_COUNT8_CC_CC_Pos;
return tmp;
}
static inline void hri_tccount8_write_CC_CC_bf(const void *const hw, uint8_t index, hri_tccount8_cc_reg_t data)
{
uint8_t tmp;
TC_CRITICAL_SECTION_ENTER();
tmp = ((Tc *)hw)->COUNT8.CC[index].reg;
tmp &= ~TC_COUNT8_CC_CC_Msk;
tmp |= TC_COUNT8_CC_CC(data);
((Tc *)hw)->COUNT8.CC[index].reg = tmp;
TC_CRITICAL_SECTION_LEAVE();
}
static inline void hri_tccount8_clear_CC_CC_bf(const void *const hw, uint8_t index, hri_tccount8_cc_reg_t mask)
{
TC_CRITICAL_SECTION_ENTER();
((Tc *)hw)->COUNT8.CC[index].reg &= ~TC_COUNT8_CC_CC(mask);
TC_CRITICAL_SECTION_LEAVE();
}
static inline void hri_tccount8_toggle_CC_CC_bf(const void *const hw, uint8_t index, hri_tccount8_cc_reg_t mask)
{
TC_CRITICAL_SECTION_ENTER();
((Tc *)hw)->COUNT8.CC[index].reg ^= TC_COUNT8_CC_CC(mask);
TC_CRITICAL_SECTION_LEAVE();
}
static inline hri_tccount8_cc_reg_t hri_tccount8_read_CC_CC_bf(const void *const hw, uint8_t index)
{
uint8_t tmp;
tmp = ((Tc *)hw)->COUNT8.CC[index].reg;
tmp = (tmp & TC_COUNT8_CC_CC_Msk) >> TC_COUNT8_CC_CC_Pos;
return tmp;
}
static inline void hri_tccount8_set_CC_reg(const void *const hw, uint8_t index, hri_tccount8_cc_reg_t mask)
{
TC_CRITICAL_SECTION_ENTER();
((Tc *)hw)->COUNT8.CC[index].reg |= mask;
TC_CRITICAL_SECTION_LEAVE();
}
static inline hri_tccount8_cc_reg_t hri_tccount8_get_CC_reg(const void *const hw, uint8_t index,
hri_tccount8_cc_reg_t mask)
{
uint8_t tmp;
tmp = ((Tc *)hw)->COUNT8.CC[index].reg;
tmp &= mask;
return tmp;
}
static inline void hri_tccount8_write_CC_reg(const void *const hw, uint8_t index, hri_tccount8_cc_reg_t data)
{
TC_CRITICAL_SECTION_ENTER();
((Tc *)hw)->COUNT8.CC[index].reg = data;
TC_CRITICAL_SECTION_LEAVE();
}
static inline void hri_tccount8_clear_CC_reg(const void *const hw, uint8_t index, hri_tccount8_cc_reg_t mask)
{
TC_CRITICAL_SECTION_ENTER();
((Tc *)hw)->COUNT8.CC[index].reg &= ~mask;
TC_CRITICAL_SECTION_LEAVE();
}
static inline void hri_tccount8_toggle_CC_reg(const void *const hw, uint8_t index, hri_tccount8_cc_reg_t mask)
{
TC_CRITICAL_SECTION_ENTER();
((Tc *)hw)->COUNT8.CC[index].reg ^= mask;
TC_CRITICAL_SECTION_LEAVE();
}
static inline hri_tccount8_cc_reg_t hri_tccount8_read_CC_reg(const void *const hw, uint8_t index)
{
return ((Tc *)hw)->COUNT8.CC[index].reg;
}
static inline void hri_tccount16_set_CC_CC_bf(const void *const hw, uint8_t index, hri_tccount16_cc_reg_t mask)
{
TC_CRITICAL_SECTION_ENTER();
((Tc *)hw)->COUNT16.CC[index].reg |= TC_COUNT16_CC_CC(mask);
TC_CRITICAL_SECTION_LEAVE();
}
static inline hri_tccount16_cc_reg_t hri_tccount16_get_CC_CC_bf(const void *const hw, uint8_t index,
hri_tccount16_cc_reg_t mask)
{
uint16_t tmp;
tmp = ((Tc *)hw)->COUNT16.CC[index].reg;
tmp = (tmp & TC_COUNT16_CC_CC(mask)) >> TC_COUNT16_CC_CC_Pos;
return tmp;
}
static inline void hri_tccount16_write_CC_CC_bf(const void *const hw, uint8_t index, hri_tccount16_cc_reg_t data)
{
uint16_t tmp;
TC_CRITICAL_SECTION_ENTER();
tmp = ((Tc *)hw)->COUNT16.CC[index].reg;
tmp &= ~TC_COUNT16_CC_CC_Msk;
tmp |= TC_COUNT16_CC_CC(data);
((Tc *)hw)->COUNT16.CC[index].reg = tmp;
TC_CRITICAL_SECTION_LEAVE();
}
static inline void hri_tccount16_clear_CC_CC_bf(const void *const hw, uint8_t index, hri_tccount16_cc_reg_t mask)
{
TC_CRITICAL_SECTION_ENTER();
((Tc *)hw)->COUNT16.CC[index].reg &= ~TC_COUNT16_CC_CC(mask);
TC_CRITICAL_SECTION_LEAVE();
}
static inline void hri_tccount16_toggle_CC_CC_bf(const void *const hw, uint8_t index, hri_tccount16_cc_reg_t mask)
{
TC_CRITICAL_SECTION_ENTER();
((Tc *)hw)->COUNT16.CC[index].reg ^= TC_COUNT16_CC_CC(mask);
TC_CRITICAL_SECTION_LEAVE();
}
static inline hri_tccount16_cc_reg_t hri_tccount16_read_CC_CC_bf(const void *const hw, uint8_t index)
{
uint16_t tmp;
tmp = ((Tc *)hw)->COUNT16.CC[index].reg;
tmp = (tmp & TC_COUNT16_CC_CC_Msk) >> TC_COUNT16_CC_CC_Pos;
return tmp;
}
static inline void hri_tccount16_set_CC_reg(const void *const hw, uint8_t index, hri_tccount16_cc_reg_t mask)
{
TC_CRITICAL_SECTION_ENTER();
((Tc *)hw)->COUNT16.CC[index].reg |= mask;
TC_CRITICAL_SECTION_LEAVE();
}
static inline hri_tccount16_cc_reg_t hri_tccount16_get_CC_reg(const void *const hw, uint8_t index,
hri_tccount16_cc_reg_t mask)
{
uint16_t tmp;
tmp = ((Tc *)hw)->COUNT16.CC[index].reg;
tmp &= mask;
return tmp;
}
static inline void hri_tccount16_write_CC_reg(const void *const hw, uint8_t index, hri_tccount16_cc_reg_t data)
{
TC_CRITICAL_SECTION_ENTER();
((Tc *)hw)->COUNT16.CC[index].reg = data;
TC_CRITICAL_SECTION_LEAVE();
}
static inline void hri_tccount16_clear_CC_reg(const void *const hw, uint8_t index, hri_tccount16_cc_reg_t mask)
{
TC_CRITICAL_SECTION_ENTER();
((Tc *)hw)->COUNT16.CC[index].reg &= ~mask;
TC_CRITICAL_SECTION_LEAVE();
}
static inline void hri_tccount16_toggle_CC_reg(const void *const hw, uint8_t index, hri_tccount16_cc_reg_t mask)
{
TC_CRITICAL_SECTION_ENTER();
((Tc *)hw)->COUNT16.CC[index].reg ^= mask;
TC_CRITICAL_SECTION_LEAVE();
}
static inline hri_tccount16_cc_reg_t hri_tccount16_read_CC_reg(const void *const hw, uint8_t index)
{
return ((Tc *)hw)->COUNT16.CC[index].reg;
}
static inline void hri_tccount32_set_CC_CC_bf(const void *const hw, uint8_t index, hri_tccount32_cc_reg_t mask)
{
TC_CRITICAL_SECTION_ENTER();
((Tc *)hw)->COUNT32.CC[index].reg |= TC_COUNT32_CC_CC(mask);
TC_CRITICAL_SECTION_LEAVE();
}
static inline hri_tccount32_cc_reg_t hri_tccount32_get_CC_CC_bf(const void *const hw, uint8_t index,
hri_tccount32_cc_reg_t mask)
{
uint32_t tmp;
tmp = ((Tc *)hw)->COUNT32.CC[index].reg;
tmp = (tmp & TC_COUNT32_CC_CC(mask)) >> TC_COUNT32_CC_CC_Pos;
return tmp;
}
static inline void hri_tccount32_write_CC_CC_bf(const void *const hw, uint8_t index, hri_tccount32_cc_reg_t data)
{
uint32_t tmp;
TC_CRITICAL_SECTION_ENTER();
tmp = ((Tc *)hw)->COUNT32.CC[index].reg;
tmp &= ~TC_COUNT32_CC_CC_Msk;
tmp |= TC_COUNT32_CC_CC(data);
((Tc *)hw)->COUNT32.CC[index].reg = tmp;
TC_CRITICAL_SECTION_LEAVE();
}
static inline void hri_tccount32_clear_CC_CC_bf(const void *const hw, uint8_t index, hri_tccount32_cc_reg_t mask)
{
TC_CRITICAL_SECTION_ENTER();
((Tc *)hw)->COUNT32.CC[index].reg &= ~TC_COUNT32_CC_CC(mask);
TC_CRITICAL_SECTION_LEAVE();
}
static inline void hri_tccount32_toggle_CC_CC_bf(const void *const hw, uint8_t index, hri_tccount32_cc_reg_t mask)
{
TC_CRITICAL_SECTION_ENTER();
((Tc *)hw)->COUNT32.CC[index].reg ^= TC_COUNT32_CC_CC(mask);
TC_CRITICAL_SECTION_LEAVE();
}
static inline hri_tccount32_cc_reg_t hri_tccount32_read_CC_CC_bf(const void *const hw, uint8_t index)
{
uint32_t tmp;
tmp = ((Tc *)hw)->COUNT32.CC[index].reg;
tmp = (tmp & TC_COUNT32_CC_CC_Msk) >> TC_COUNT32_CC_CC_Pos;
return tmp;
}
static inline void hri_tccount32_set_CC_reg(const void *const hw, uint8_t index, hri_tccount32_cc_reg_t mask)
{
TC_CRITICAL_SECTION_ENTER();
((Tc *)hw)->COUNT32.CC[index].reg |= mask;
TC_CRITICAL_SECTION_LEAVE();
}
static inline hri_tccount32_cc_reg_t hri_tccount32_get_CC_reg(const void *const hw, uint8_t index,
hri_tccount32_cc_reg_t mask)
{
uint32_t tmp;
tmp = ((Tc *)hw)->COUNT32.CC[index].reg;
tmp &= mask;
return tmp;
}
static inline void hri_tccount32_write_CC_reg(const void *const hw, uint8_t index, hri_tccount32_cc_reg_t data)
{
TC_CRITICAL_SECTION_ENTER();
((Tc *)hw)->COUNT32.CC[index].reg = data;
TC_CRITICAL_SECTION_LEAVE();
}
static inline void hri_tccount32_clear_CC_reg(const void *const hw, uint8_t index, hri_tccount32_cc_reg_t mask)
{
TC_CRITICAL_SECTION_ENTER();
((Tc *)hw)->COUNT32.CC[index].reg &= ~mask;
TC_CRITICAL_SECTION_LEAVE();
}
static inline void hri_tccount32_toggle_CC_reg(const void *const hw, uint8_t index, hri_tccount32_cc_reg_t mask)
{
TC_CRITICAL_SECTION_ENTER();
((Tc *)hw)->COUNT32.CC[index].reg ^= mask;
TC_CRITICAL_SECTION_LEAVE();
}
static inline hri_tccount32_cc_reg_t hri_tccount32_read_CC_reg(const void *const hw, uint8_t index)
{
return ((Tc *)hw)->COUNT32.CC[index].reg;
}
/* Below section is for legacy hri apis name, not recommended to use below left side apis in application */
#define hri_tc_set_PER_PER_bf(a, b) hri_tccount8_set_PER_PER_bf(a, b)
#define hri_tc_get_PER_PER_bf(a, b) hri_tccount8_get_PER_PER_bf(a, b)
#define hri_tc_write_PER_PER_bf(a, b) hri_tccount8_write_PER_PER_bf(a, b)
#define hri_tc_clear_PER_PER_bf(a, b) hri_tccount8_clear_PER_PER_bf(a, b)
#define hri_tc_toggle_PER_PER_bf(a, b) hri_tccount8_toggle_PER_PER_bf(a, b)
#define hri_tc_read_PER_PER_bf(a) hri_tccount8_read_PER_PER_bf(a)
#define hri_tc_set_PER_reg(a, b) hri_tccount8_set_PER_reg(a, b)
#define hri_tc_get_PER_reg(a, b) hri_tccount8_get_PER_reg(a, b)
#define hri_tc_write_PER_reg(a, b) hri_tccount8_write_PER_reg(a, b)
#define hri_tc_clear_PER_reg(a, b) hri_tccount8_clear_PER_reg(a, b)
#define hri_tc_toggle_PER_reg(a, b) hri_tccount8_toggle_PER_reg(a, b)
#define hri_tc_read_PER_reg(a) hri_tccount8_read_PER_reg(a)
#ifdef __cplusplus
}
#endif
#endif /* _HRI_TC_D21_H_INCLUDED */
#endif /* _SAMD21_TC_COMPONENT_ */
Reference in New Issue View Git Blame Copy Permalink