You cannot select more than 25 topics
Topics must start with a letter or number, can include dashes ('-') and can be up to 35 characters long.
178 lines
4.7 KiB
C
178 lines
4.7 KiB
C
/* Auto-generated config file peripheral_clk_config.h */
|
|
#ifndef PERIPHERAL_CLK_CONFIG_H
|
|
#define PERIPHERAL_CLK_CONFIG_H
|
|
|
|
// <<< Use Configuration Wizard in Context Menu >>>
|
|
|
|
/**
|
|
* \def CONF_CPU_FREQUENCY
|
|
* \brief CPU's Clock frequency
|
|
*/
|
|
#ifndef CONF_CPU_FREQUENCY
|
|
#define CONF_CPU_FREQUENCY 12000000
|
|
#endif
|
|
|
|
// <y> Core Clock Source
|
|
// <id> core_gclk_selection
|
|
|
|
// <GCLK_PCHCTRL_GEN_GCLK0_Val"> Generic clock generator 0
|
|
|
|
// <GCLK_PCHCTRL_GEN_GCLK1_Val"> Generic clock generator 1
|
|
|
|
// <GCLK_PCHCTRL_GEN_GCLK2_Val"> Generic clock generator 2
|
|
|
|
// <GCLK_PCHCTRL_GEN_GCLK3_Val"> Generic clock generator 3
|
|
|
|
// <GCLK_PCHCTRL_GEN_GCLK4_Val"> Generic clock generator 4
|
|
|
|
// <GCLK_PCHCTRL_GEN_GCLK5_Val"> Generic clock generator 5
|
|
|
|
// <GCLK_PCHCTRL_GEN_GCLK6_Val"> Generic clock generator 6
|
|
|
|
// <GCLK_PCHCTRL_GEN_GCLK7_Val"> Generic clock generator 7
|
|
|
|
// <GCLK_PCHCTRL_GEN_GCLK8_Val"> Generic clock generator 8
|
|
|
|
// <GCLK_PCHCTRL_GEN_GCLK9_Val"> Generic clock generator 9
|
|
|
|
// <GCLK_PCHCTRL_GEN_GCLK10_Val"> Generic clock generator 10
|
|
|
|
// <GCLK_PCHCTRL_GEN_GCLK11_Val"> Generic clock generator 11
|
|
|
|
// <i> Select the clock source for CORE.
|
|
#ifndef CONF_GCLK_SERCOM2_CORE_SRC
|
|
#define CONF_GCLK_SERCOM2_CORE_SRC GCLK_PCHCTRL_GEN_GCLK0_Val
|
|
#endif
|
|
|
|
// <y> Slow Clock Source
|
|
// <id> slow_gclk_selection
|
|
|
|
// <GCLK_PCHCTRL_GEN_GCLK0_Val"> Generic clock generator 0
|
|
|
|
// <GCLK_PCHCTRL_GEN_GCLK1_Val"> Generic clock generator 1
|
|
|
|
// <GCLK_PCHCTRL_GEN_GCLK2_Val"> Generic clock generator 2
|
|
|
|
// <GCLK_PCHCTRL_GEN_GCLK3_Val"> Generic clock generator 3
|
|
|
|
// <GCLK_PCHCTRL_GEN_GCLK4_Val"> Generic clock generator 4
|
|
|
|
// <GCLK_PCHCTRL_GEN_GCLK5_Val"> Generic clock generator 5
|
|
|
|
// <GCLK_PCHCTRL_GEN_GCLK6_Val"> Generic clock generator 6
|
|
|
|
// <GCLK_PCHCTRL_GEN_GCLK7_Val"> Generic clock generator 7
|
|
|
|
// <GCLK_PCHCTRL_GEN_GCLK8_Val"> Generic clock generator 8
|
|
|
|
// <GCLK_PCHCTRL_GEN_GCLK9_Val"> Generic clock generator 9
|
|
|
|
// <GCLK_PCHCTRL_GEN_GCLK10_Val"> Generic clock generator 10
|
|
|
|
// <GCLK_PCHCTRL_GEN_GCLK11_Val"> Generic clock generator 11
|
|
|
|
// <i> Select the slow clock source.
|
|
#ifndef CONF_GCLK_SERCOM2_SLOW_SRC
|
|
#define CONF_GCLK_SERCOM2_SLOW_SRC GCLK_PCHCTRL_GEN_GCLK3_Val
|
|
#endif
|
|
|
|
/**
|
|
* \def CONF_GCLK_SERCOM2_CORE_FREQUENCY
|
|
* \brief SERCOM2's Core Clock frequency
|
|
*/
|
|
#ifndef CONF_GCLK_SERCOM2_CORE_FREQUENCY
|
|
#define CONF_GCLK_SERCOM2_CORE_FREQUENCY 12000000
|
|
#endif
|
|
|
|
/**
|
|
* \def CONF_GCLK_SERCOM2_SLOW_FREQUENCY
|
|
* \brief SERCOM2's Slow Clock frequency
|
|
*/
|
|
#ifndef CONF_GCLK_SERCOM2_SLOW_FREQUENCY
|
|
#define CONF_GCLK_SERCOM2_SLOW_FREQUENCY 32768
|
|
#endif
|
|
|
|
// <y> Core Clock Source
|
|
// <id> core_gclk_selection
|
|
|
|
// <GCLK_PCHCTRL_GEN_GCLK0_Val"> Generic clock generator 0
|
|
|
|
// <GCLK_PCHCTRL_GEN_GCLK1_Val"> Generic clock generator 1
|
|
|
|
// <GCLK_PCHCTRL_GEN_GCLK2_Val"> Generic clock generator 2
|
|
|
|
// <GCLK_PCHCTRL_GEN_GCLK3_Val"> Generic clock generator 3
|
|
|
|
// <GCLK_PCHCTRL_GEN_GCLK4_Val"> Generic clock generator 4
|
|
|
|
// <GCLK_PCHCTRL_GEN_GCLK5_Val"> Generic clock generator 5
|
|
|
|
// <GCLK_PCHCTRL_GEN_GCLK6_Val"> Generic clock generator 6
|
|
|
|
// <GCLK_PCHCTRL_GEN_GCLK7_Val"> Generic clock generator 7
|
|
|
|
// <GCLK_PCHCTRL_GEN_GCLK8_Val"> Generic clock generator 8
|
|
|
|
// <GCLK_PCHCTRL_GEN_GCLK9_Val"> Generic clock generator 9
|
|
|
|
// <GCLK_PCHCTRL_GEN_GCLK10_Val"> Generic clock generator 10
|
|
|
|
// <GCLK_PCHCTRL_GEN_GCLK11_Val"> Generic clock generator 11
|
|
|
|
// <i> Select the clock source for CORE.
|
|
#ifndef CONF_GCLK_SERCOM3_CORE_SRC
|
|
#define CONF_GCLK_SERCOM3_CORE_SRC GCLK_PCHCTRL_GEN_GCLK0_Val
|
|
#endif
|
|
|
|
// <y> Slow Clock Source
|
|
// <id> slow_gclk_selection
|
|
|
|
// <GCLK_PCHCTRL_GEN_GCLK0_Val"> Generic clock generator 0
|
|
|
|
// <GCLK_PCHCTRL_GEN_GCLK1_Val"> Generic clock generator 1
|
|
|
|
// <GCLK_PCHCTRL_GEN_GCLK2_Val"> Generic clock generator 2
|
|
|
|
// <GCLK_PCHCTRL_GEN_GCLK3_Val"> Generic clock generator 3
|
|
|
|
// <GCLK_PCHCTRL_GEN_GCLK4_Val"> Generic clock generator 4
|
|
|
|
// <GCLK_PCHCTRL_GEN_GCLK5_Val"> Generic clock generator 5
|
|
|
|
// <GCLK_PCHCTRL_GEN_GCLK6_Val"> Generic clock generator 6
|
|
|
|
// <GCLK_PCHCTRL_GEN_GCLK7_Val"> Generic clock generator 7
|
|
|
|
// <GCLK_PCHCTRL_GEN_GCLK8_Val"> Generic clock generator 8
|
|
|
|
// <GCLK_PCHCTRL_GEN_GCLK9_Val"> Generic clock generator 9
|
|
|
|
// <GCLK_PCHCTRL_GEN_GCLK10_Val"> Generic clock generator 10
|
|
|
|
// <GCLK_PCHCTRL_GEN_GCLK11_Val"> Generic clock generator 11
|
|
|
|
// <i> Select the slow clock source.
|
|
#ifndef CONF_GCLK_SERCOM3_SLOW_SRC
|
|
#define CONF_GCLK_SERCOM3_SLOW_SRC GCLK_PCHCTRL_GEN_GCLK3_Val
|
|
#endif
|
|
|
|
/**
|
|
* \def CONF_GCLK_SERCOM3_CORE_FREQUENCY
|
|
* \brief SERCOM3's Core Clock frequency
|
|
*/
|
|
#ifndef CONF_GCLK_SERCOM3_CORE_FREQUENCY
|
|
#define CONF_GCLK_SERCOM3_CORE_FREQUENCY 12000000
|
|
#endif
|
|
|
|
/**
|
|
* \def CONF_GCLK_SERCOM3_SLOW_FREQUENCY
|
|
* \brief SERCOM3's Slow Clock frequency
|
|
*/
|
|
#ifndef CONF_GCLK_SERCOM3_SLOW_FREQUENCY
|
|
#define CONF_GCLK_SERCOM3_SLOW_FREQUENCY 32768
|
|
#endif
|
|
|
|
// <<< end of configuration section >>>
|
|
|
|
#endif // PERIPHERAL_CLK_CONFIG_H
|