You cannot select more than 25 topics
Topics must start with a letter or number, can include dashes ('-') and can be up to 35 characters long.
647 lines
122 KiB
HTML
647 lines
122 KiB
HTML
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
|
|
<html xmlns="http://www.w3.org/1999/xhtml">
|
|
<head>
|
|
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
|
|
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
|
|
<meta name="generator" content="Doxygen 1.8.20"/>
|
|
<meta name="viewport" content="width=device-width, initial-scale=1"/>
|
|
<title>SAME54P20A Test Project: /storage/Shared/Documents/Projects/ePenguin/ePenguin-Software-Framework/arch/arm/SAME54/SAME54A/mcu/inc/instance/dmac.h Source File</title>
|
|
<link href="tabs.css" rel="stylesheet" type="text/css"/>
|
|
<script type="text/javascript" src="jquery.js"></script>
|
|
<script type="text/javascript" src="dynsections.js"></script>
|
|
<link href="search/search.css" rel="stylesheet" type="text/css"/>
|
|
<script type="text/javascript" src="search/searchdata.js"></script>
|
|
<script type="text/javascript" src="search/search.js"></script>
|
|
<link href="doxygen.css" rel="stylesheet" type="text/css" />
|
|
</head>
|
|
<body>
|
|
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
|
|
<div id="titlearea">
|
|
<table cellspacing="0" cellpadding="0">
|
|
<tbody>
|
|
<tr style="height: 56px;">
|
|
<td id="projectalign" style="padding-left: 0.5em;">
|
|
<div id="projectname">SAME54P20A Test Project
|
|
</div>
|
|
</td>
|
|
</tr>
|
|
</tbody>
|
|
</table>
|
|
</div>
|
|
<!-- end header part -->
|
|
<!-- Generated by Doxygen 1.8.20 -->
|
|
<script type="text/javascript">
|
|
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&dn=gpl-2.0.txt GPL-v2 */
|
|
var searchBox = new SearchBox("searchBox", "search",false,'Search');
|
|
/* @license-end */
|
|
</script>
|
|
<script type="text/javascript" src="menudata.js"></script>
|
|
<script type="text/javascript" src="menu.js"></script>
|
|
<script type="text/javascript">
|
|
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&dn=gpl-2.0.txt GPL-v2 */
|
|
$(function() {
|
|
initMenu('',true,false,'search.php','Search');
|
|
$(document).ready(function() { init_search(); });
|
|
});
|
|
/* @license-end */</script>
|
|
<div id="main-nav"></div>
|
|
<!-- window showing the filter options -->
|
|
<div id="MSearchSelectWindow"
|
|
onmouseover="return searchBox.OnSearchSelectShow()"
|
|
onmouseout="return searchBox.OnSearchSelectHide()"
|
|
onkeydown="return searchBox.OnSearchSelectKey(event)">
|
|
</div>
|
|
|
|
<!-- iframe showing the search results (closed by default) -->
|
|
<div id="MSearchResultsWindow">
|
|
<iframe src="javascript:void(0)" frameborder="0"
|
|
name="MSearchResults" id="MSearchResults">
|
|
</iframe>
|
|
</div>
|
|
|
|
<div id="nav-path" class="navpath">
|
|
<ul>
|
|
<li class="navelem"><a class="el" href="dir_ea9599923402ca8ab47fc3e495999dea.html">arch</a></li><li class="navelem"><a class="el" href="dir_9e929c73feaf15d3695ce4c76b483065.html">arm</a></li><li class="navelem"><a class="el" href="dir_58955c0f35a9c3d48181d2be53994c7b.html">SAME54</a></li><li class="navelem"><a class="el" href="dir_09e97e512ca7d4e6cd359f1c5497eeba.html">SAME54A</a></li><li class="navelem"><a class="el" href="dir_4b38d63e5c584a4d6c9001c789e1829f.html">mcu</a></li><li class="navelem"><a class="el" href="dir_d4fc57b996dc082ef023092a5b7d90fc.html">inc</a></li><li class="navelem"><a class="el" href="dir_92b117bae75cf16a05ca7611db29e9c7.html">instance</a></li> </ul>
|
|
</div>
|
|
</div><!-- top -->
|
|
<div class="header">
|
|
<div class="headertitle">
|
|
<div class="title">dmac.h</div> </div>
|
|
</div><!--header-->
|
|
<div class="contents">
|
|
<a href="instance_2dmac_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno"> 1</span>  </div>
|
|
<div class="line"><a name="l00030"></a><span class="lineno"> 30</span> <span class="preprocessor">#ifndef _SAME54_DMAC_INSTANCE_</span></div>
|
|
<div class="line"><a name="l00031"></a><span class="lineno"> 31</span> <span class="preprocessor">#define _SAME54_DMAC_INSTANCE_</span></div>
|
|
<div class="line"><a name="l00032"></a><span class="lineno"> 32</span>  </div>
|
|
<div class="line"><a name="l00033"></a><span class="lineno"> 33</span> <span class="comment">/* ========== Register definition for DMAC peripheral ========== */</span></div>
|
|
<div class="line"><a name="l00034"></a><span class="lineno"> 34</span> <span class="preprocessor">#if (defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span></div>
|
|
<div class="line"><a name="l00035"></a><span class="lineno"> 35</span> <span class="preprocessor">#define REG_DMAC_CTRL (0x4100A000) </span></div>
|
|
<div class="line"><a name="l00036"></a><span class="lineno"> 36</span> <span class="preprocessor">#define REG_DMAC_CRCCTRL (0x4100A002) </span></div>
|
|
<div class="line"><a name="l00037"></a><span class="lineno"> 37</span> <span class="preprocessor">#define REG_DMAC_CRCDATAIN (0x4100A004) </span></div>
|
|
<div class="line"><a name="l00038"></a><span class="lineno"> 38</span> <span class="preprocessor">#define REG_DMAC_CRCCHKSUM (0x4100A008) </span></div>
|
|
<div class="line"><a name="l00039"></a><span class="lineno"> 39</span> <span class="preprocessor">#define REG_DMAC_CRCSTATUS (0x4100A00C) </span></div>
|
|
<div class="line"><a name="l00040"></a><span class="lineno"> 40</span> <span class="preprocessor">#define REG_DMAC_DBGCTRL (0x4100A00D) </span></div>
|
|
<div class="line"><a name="l00041"></a><span class="lineno"> 41</span> <span class="preprocessor">#define REG_DMAC_SWTRIGCTRL (0x4100A010) </span></div>
|
|
<div class="line"><a name="l00042"></a><span class="lineno"> 42</span> <span class="preprocessor">#define REG_DMAC_PRICTRL0 (0x4100A014) </span></div>
|
|
<div class="line"><a name="l00043"></a><span class="lineno"> 43</span> <span class="preprocessor">#define REG_DMAC_INTPEND (0x4100A020) </span></div>
|
|
<div class="line"><a name="l00044"></a><span class="lineno"> 44</span> <span class="preprocessor">#define REG_DMAC_INTSTATUS (0x4100A024) </span></div>
|
|
<div class="line"><a name="l00045"></a><span class="lineno"> 45</span> <span class="preprocessor">#define REG_DMAC_BUSYCH (0x4100A028) </span></div>
|
|
<div class="line"><a name="l00046"></a><span class="lineno"> 46</span> <span class="preprocessor">#define REG_DMAC_PENDCH (0x4100A02C) </span></div>
|
|
<div class="line"><a name="l00047"></a><span class="lineno"> 47</span> <span class="preprocessor">#define REG_DMAC_ACTIVE (0x4100A030) </span></div>
|
|
<div class="line"><a name="l00048"></a><span class="lineno"> 48</span> <span class="preprocessor">#define REG_DMAC_BASEADDR (0x4100A034) </span></div>
|
|
<div class="line"><a name="l00049"></a><span class="lineno"> 49</span> <span class="preprocessor">#define REG_DMAC_WRBADDR (0x4100A038) </span></div>
|
|
<div class="line"><a name="l00050"></a><span class="lineno"> 50</span> <span class="preprocessor">#define REG_DMAC_CHCTRLA0 (0x4100A040) </span></div>
|
|
<div class="line"><a name="l00051"></a><span class="lineno"> 51</span> <span class="preprocessor">#define REG_DMAC_CHCTRLB0 (0x4100A044) </span></div>
|
|
<div class="line"><a name="l00052"></a><span class="lineno"> 52</span> <span class="preprocessor">#define REG_DMAC_CHPRILVL0 (0x4100A045) </span></div>
|
|
<div class="line"><a name="l00053"></a><span class="lineno"> 53</span> <span class="preprocessor">#define REG_DMAC_CHEVCTRL0 (0x4100A046) </span></div>
|
|
<div class="line"><a name="l00054"></a><span class="lineno"> 54</span> <span class="preprocessor">#define REG_DMAC_CHINTENCLR0 (0x4100A04C) </span></div>
|
|
<div class="line"><a name="l00055"></a><span class="lineno"> 55</span> <span class="preprocessor">#define REG_DMAC_CHINTENSET0 (0x4100A04D) </span></div>
|
|
<div class="line"><a name="l00056"></a><span class="lineno"> 56</span> <span class="preprocessor">#define REG_DMAC_CHINTFLAG0 (0x4100A04E) </span></div>
|
|
<div class="line"><a name="l00057"></a><span class="lineno"> 57</span> <span class="preprocessor">#define REG_DMAC_CHSTATUS0 (0x4100A04F) </span></div>
|
|
<div class="line"><a name="l00058"></a><span class="lineno"> 58</span> <span class="preprocessor">#define REG_DMAC_CHCTRLA1 (0x4100A050) </span></div>
|
|
<div class="line"><a name="l00059"></a><span class="lineno"> 59</span> <span class="preprocessor">#define REG_DMAC_CHCTRLB1 (0x4100A054) </span></div>
|
|
<div class="line"><a name="l00060"></a><span class="lineno"> 60</span> <span class="preprocessor">#define REG_DMAC_CHPRILVL1 (0x4100A055) </span></div>
|
|
<div class="line"><a name="l00061"></a><span class="lineno"> 61</span> <span class="preprocessor">#define REG_DMAC_CHEVCTRL1 (0x4100A056) </span></div>
|
|
<div class="line"><a name="l00062"></a><span class="lineno"> 62</span> <span class="preprocessor">#define REG_DMAC_CHINTENCLR1 (0x4100A05C) </span></div>
|
|
<div class="line"><a name="l00063"></a><span class="lineno"> 63</span> <span class="preprocessor">#define REG_DMAC_CHINTENSET1 (0x4100A05D) </span></div>
|
|
<div class="line"><a name="l00064"></a><span class="lineno"> 64</span> <span class="preprocessor">#define REG_DMAC_CHINTFLAG1 (0x4100A05E) </span></div>
|
|
<div class="line"><a name="l00065"></a><span class="lineno"> 65</span> <span class="preprocessor">#define REG_DMAC_CHSTATUS1 (0x4100A05F) </span></div>
|
|
<div class="line"><a name="l00066"></a><span class="lineno"> 66</span> <span class="preprocessor">#define REG_DMAC_CHCTRLA2 (0x4100A060) </span></div>
|
|
<div class="line"><a name="l00067"></a><span class="lineno"> 67</span> <span class="preprocessor">#define REG_DMAC_CHCTRLB2 (0x4100A064) </span></div>
|
|
<div class="line"><a name="l00068"></a><span class="lineno"> 68</span> <span class="preprocessor">#define REG_DMAC_CHPRILVL2 (0x4100A065) </span></div>
|
|
<div class="line"><a name="l00069"></a><span class="lineno"> 69</span> <span class="preprocessor">#define REG_DMAC_CHEVCTRL2 (0x4100A066) </span></div>
|
|
<div class="line"><a name="l00070"></a><span class="lineno"> 70</span> <span class="preprocessor">#define REG_DMAC_CHINTENCLR2 (0x4100A06C) </span></div>
|
|
<div class="line"><a name="l00071"></a><span class="lineno"> 71</span> <span class="preprocessor">#define REG_DMAC_CHINTENSET2 (0x4100A06D) </span></div>
|
|
<div class="line"><a name="l00072"></a><span class="lineno"> 72</span> <span class="preprocessor">#define REG_DMAC_CHINTFLAG2 (0x4100A06E) </span></div>
|
|
<div class="line"><a name="l00073"></a><span class="lineno"> 73</span> <span class="preprocessor">#define REG_DMAC_CHSTATUS2 (0x4100A06F) </span></div>
|
|
<div class="line"><a name="l00074"></a><span class="lineno"> 74</span> <span class="preprocessor">#define REG_DMAC_CHCTRLA3 (0x4100A070) </span></div>
|
|
<div class="line"><a name="l00075"></a><span class="lineno"> 75</span> <span class="preprocessor">#define REG_DMAC_CHCTRLB3 (0x4100A074) </span></div>
|
|
<div class="line"><a name="l00076"></a><span class="lineno"> 76</span> <span class="preprocessor">#define REG_DMAC_CHPRILVL3 (0x4100A075) </span></div>
|
|
<div class="line"><a name="l00077"></a><span class="lineno"> 77</span> <span class="preprocessor">#define REG_DMAC_CHEVCTRL3 (0x4100A076) </span></div>
|
|
<div class="line"><a name="l00078"></a><span class="lineno"> 78</span> <span class="preprocessor">#define REG_DMAC_CHINTENCLR3 (0x4100A07C) </span></div>
|
|
<div class="line"><a name="l00079"></a><span class="lineno"> 79</span> <span class="preprocessor">#define REG_DMAC_CHINTENSET3 (0x4100A07D) </span></div>
|
|
<div class="line"><a name="l00080"></a><span class="lineno"> 80</span> <span class="preprocessor">#define REG_DMAC_CHINTFLAG3 (0x4100A07E) </span></div>
|
|
<div class="line"><a name="l00081"></a><span class="lineno"> 81</span> <span class="preprocessor">#define REG_DMAC_CHSTATUS3 (0x4100A07F) </span></div>
|
|
<div class="line"><a name="l00082"></a><span class="lineno"> 82</span> <span class="preprocessor">#define REG_DMAC_CHCTRLA4 (0x4100A080) </span></div>
|
|
<div class="line"><a name="l00083"></a><span class="lineno"> 83</span> <span class="preprocessor">#define REG_DMAC_CHCTRLB4 (0x4100A084) </span></div>
|
|
<div class="line"><a name="l00084"></a><span class="lineno"> 84</span> <span class="preprocessor">#define REG_DMAC_CHPRILVL4 (0x4100A085) </span></div>
|
|
<div class="line"><a name="l00085"></a><span class="lineno"> 85</span> <span class="preprocessor">#define REG_DMAC_CHEVCTRL4 (0x4100A086) </span></div>
|
|
<div class="line"><a name="l00086"></a><span class="lineno"> 86</span> <span class="preprocessor">#define REG_DMAC_CHINTENCLR4 (0x4100A08C) </span></div>
|
|
<div class="line"><a name="l00087"></a><span class="lineno"> 87</span> <span class="preprocessor">#define REG_DMAC_CHINTENSET4 (0x4100A08D) </span></div>
|
|
<div class="line"><a name="l00088"></a><span class="lineno"> 88</span> <span class="preprocessor">#define REG_DMAC_CHINTFLAG4 (0x4100A08E) </span></div>
|
|
<div class="line"><a name="l00089"></a><span class="lineno"> 89</span> <span class="preprocessor">#define REG_DMAC_CHSTATUS4 (0x4100A08F) </span></div>
|
|
<div class="line"><a name="l00090"></a><span class="lineno"> 90</span> <span class="preprocessor">#define REG_DMAC_CHCTRLA5 (0x4100A090) </span></div>
|
|
<div class="line"><a name="l00091"></a><span class="lineno"> 91</span> <span class="preprocessor">#define REG_DMAC_CHCTRLB5 (0x4100A094) </span></div>
|
|
<div class="line"><a name="l00092"></a><span class="lineno"> 92</span> <span class="preprocessor">#define REG_DMAC_CHPRILVL5 (0x4100A095) </span></div>
|
|
<div class="line"><a name="l00093"></a><span class="lineno"> 93</span> <span class="preprocessor">#define REG_DMAC_CHEVCTRL5 (0x4100A096) </span></div>
|
|
<div class="line"><a name="l00094"></a><span class="lineno"> 94</span> <span class="preprocessor">#define REG_DMAC_CHINTENCLR5 (0x4100A09C) </span></div>
|
|
<div class="line"><a name="l00095"></a><span class="lineno"> 95</span> <span class="preprocessor">#define REG_DMAC_CHINTENSET5 (0x4100A09D) </span></div>
|
|
<div class="line"><a name="l00096"></a><span class="lineno"> 96</span> <span class="preprocessor">#define REG_DMAC_CHINTFLAG5 (0x4100A09E) </span></div>
|
|
<div class="line"><a name="l00097"></a><span class="lineno"> 97</span> <span class="preprocessor">#define REG_DMAC_CHSTATUS5 (0x4100A09F) </span></div>
|
|
<div class="line"><a name="l00098"></a><span class="lineno"> 98</span> <span class="preprocessor">#define REG_DMAC_CHCTRLA6 (0x4100A0A0) </span></div>
|
|
<div class="line"><a name="l00099"></a><span class="lineno"> 99</span> <span class="preprocessor">#define REG_DMAC_CHCTRLB6 (0x4100A0A4) </span></div>
|
|
<div class="line"><a name="l00100"></a><span class="lineno"> 100</span> <span class="preprocessor">#define REG_DMAC_CHPRILVL6 (0x4100A0A5) </span></div>
|
|
<div class="line"><a name="l00101"></a><span class="lineno"> 101</span> <span class="preprocessor">#define REG_DMAC_CHEVCTRL6 (0x4100A0A6) </span></div>
|
|
<div class="line"><a name="l00102"></a><span class="lineno"> 102</span> <span class="preprocessor">#define REG_DMAC_CHINTENCLR6 (0x4100A0AC) </span></div>
|
|
<div class="line"><a name="l00103"></a><span class="lineno"> 103</span> <span class="preprocessor">#define REG_DMAC_CHINTENSET6 (0x4100A0AD) </span></div>
|
|
<div class="line"><a name="l00104"></a><span class="lineno"> 104</span> <span class="preprocessor">#define REG_DMAC_CHINTFLAG6 (0x4100A0AE) </span></div>
|
|
<div class="line"><a name="l00105"></a><span class="lineno"> 105</span> <span class="preprocessor">#define REG_DMAC_CHSTATUS6 (0x4100A0AF) </span></div>
|
|
<div class="line"><a name="l00106"></a><span class="lineno"> 106</span> <span class="preprocessor">#define REG_DMAC_CHCTRLA7 (0x4100A0B0) </span></div>
|
|
<div class="line"><a name="l00107"></a><span class="lineno"> 107</span> <span class="preprocessor">#define REG_DMAC_CHCTRLB7 (0x4100A0B4) </span></div>
|
|
<div class="line"><a name="l00108"></a><span class="lineno"> 108</span> <span class="preprocessor">#define REG_DMAC_CHPRILVL7 (0x4100A0B5) </span></div>
|
|
<div class="line"><a name="l00109"></a><span class="lineno"> 109</span> <span class="preprocessor">#define REG_DMAC_CHEVCTRL7 (0x4100A0B6) </span></div>
|
|
<div class="line"><a name="l00110"></a><span class="lineno"> 110</span> <span class="preprocessor">#define REG_DMAC_CHINTENCLR7 (0x4100A0BC) </span></div>
|
|
<div class="line"><a name="l00111"></a><span class="lineno"> 111</span> <span class="preprocessor">#define REG_DMAC_CHINTENSET7 (0x4100A0BD) </span></div>
|
|
<div class="line"><a name="l00112"></a><span class="lineno"> 112</span> <span class="preprocessor">#define REG_DMAC_CHINTFLAG7 (0x4100A0BE) </span></div>
|
|
<div class="line"><a name="l00113"></a><span class="lineno"> 113</span> <span class="preprocessor">#define REG_DMAC_CHSTATUS7 (0x4100A0BF) </span></div>
|
|
<div class="line"><a name="l00114"></a><span class="lineno"> 114</span> <span class="preprocessor">#define REG_DMAC_CHCTRLA8 (0x4100A0C0) </span></div>
|
|
<div class="line"><a name="l00115"></a><span class="lineno"> 115</span> <span class="preprocessor">#define REG_DMAC_CHCTRLB8 (0x4100A0C4) </span></div>
|
|
<div class="line"><a name="l00116"></a><span class="lineno"> 116</span> <span class="preprocessor">#define REG_DMAC_CHPRILVL8 (0x4100A0C5) </span></div>
|
|
<div class="line"><a name="l00117"></a><span class="lineno"> 117</span> <span class="preprocessor">#define REG_DMAC_CHEVCTRL8 (0x4100A0C6) </span></div>
|
|
<div class="line"><a name="l00118"></a><span class="lineno"> 118</span> <span class="preprocessor">#define REG_DMAC_CHINTENCLR8 (0x4100A0CC) </span></div>
|
|
<div class="line"><a name="l00119"></a><span class="lineno"> 119</span> <span class="preprocessor">#define REG_DMAC_CHINTENSET8 (0x4100A0CD) </span></div>
|
|
<div class="line"><a name="l00120"></a><span class="lineno"> 120</span> <span class="preprocessor">#define REG_DMAC_CHINTFLAG8 (0x4100A0CE) </span></div>
|
|
<div class="line"><a name="l00121"></a><span class="lineno"> 121</span> <span class="preprocessor">#define REG_DMAC_CHSTATUS8 (0x4100A0CF) </span></div>
|
|
<div class="line"><a name="l00122"></a><span class="lineno"> 122</span> <span class="preprocessor">#define REG_DMAC_CHCTRLA9 (0x4100A0D0) </span></div>
|
|
<div class="line"><a name="l00123"></a><span class="lineno"> 123</span> <span class="preprocessor">#define REG_DMAC_CHCTRLB9 (0x4100A0D4) </span></div>
|
|
<div class="line"><a name="l00124"></a><span class="lineno"> 124</span> <span class="preprocessor">#define REG_DMAC_CHPRILVL9 (0x4100A0D5) </span></div>
|
|
<div class="line"><a name="l00125"></a><span class="lineno"> 125</span> <span class="preprocessor">#define REG_DMAC_CHEVCTRL9 (0x4100A0D6) </span></div>
|
|
<div class="line"><a name="l00126"></a><span class="lineno"> 126</span> <span class="preprocessor">#define REG_DMAC_CHINTENCLR9 (0x4100A0DC) </span></div>
|
|
<div class="line"><a name="l00127"></a><span class="lineno"> 127</span> <span class="preprocessor">#define REG_DMAC_CHINTENSET9 (0x4100A0DD) </span></div>
|
|
<div class="line"><a name="l00128"></a><span class="lineno"> 128</span> <span class="preprocessor">#define REG_DMAC_CHINTFLAG9 (0x4100A0DE) </span></div>
|
|
<div class="line"><a name="l00129"></a><span class="lineno"> 129</span> <span class="preprocessor">#define REG_DMAC_CHSTATUS9 (0x4100A0DF) </span></div>
|
|
<div class="line"><a name="l00130"></a><span class="lineno"> 130</span> <span class="preprocessor">#define REG_DMAC_CHCTRLA10 (0x4100A0E0) </span></div>
|
|
<div class="line"><a name="l00131"></a><span class="lineno"> 131</span> <span class="preprocessor">#define REG_DMAC_CHCTRLB10 (0x4100A0E4) </span></div>
|
|
<div class="line"><a name="l00132"></a><span class="lineno"> 132</span> <span class="preprocessor">#define REG_DMAC_CHPRILVL10 (0x4100A0E5) </span></div>
|
|
<div class="line"><a name="l00133"></a><span class="lineno"> 133</span> <span class="preprocessor">#define REG_DMAC_CHEVCTRL10 (0x4100A0E6) </span></div>
|
|
<div class="line"><a name="l00134"></a><span class="lineno"> 134</span> <span class="preprocessor">#define REG_DMAC_CHINTENCLR10 (0x4100A0EC) </span></div>
|
|
<div class="line"><a name="l00135"></a><span class="lineno"> 135</span> <span class="preprocessor">#define REG_DMAC_CHINTENSET10 (0x4100A0ED) </span></div>
|
|
<div class="line"><a name="l00136"></a><span class="lineno"> 136</span> <span class="preprocessor">#define REG_DMAC_CHINTFLAG10 (0x4100A0EE) </span></div>
|
|
<div class="line"><a name="l00137"></a><span class="lineno"> 137</span> <span class="preprocessor">#define REG_DMAC_CHSTATUS10 (0x4100A0EF) </span></div>
|
|
<div class="line"><a name="l00138"></a><span class="lineno"> 138</span> <span class="preprocessor">#define REG_DMAC_CHCTRLA11 (0x4100A0F0) </span></div>
|
|
<div class="line"><a name="l00139"></a><span class="lineno"> 139</span> <span class="preprocessor">#define REG_DMAC_CHCTRLB11 (0x4100A0F4) </span></div>
|
|
<div class="line"><a name="l00140"></a><span class="lineno"> 140</span> <span class="preprocessor">#define REG_DMAC_CHPRILVL11 (0x4100A0F5) </span></div>
|
|
<div class="line"><a name="l00141"></a><span class="lineno"> 141</span> <span class="preprocessor">#define REG_DMAC_CHEVCTRL11 (0x4100A0F6) </span></div>
|
|
<div class="line"><a name="l00142"></a><span class="lineno"> 142</span> <span class="preprocessor">#define REG_DMAC_CHINTENCLR11 (0x4100A0FC) </span></div>
|
|
<div class="line"><a name="l00143"></a><span class="lineno"> 143</span> <span class="preprocessor">#define REG_DMAC_CHINTENSET11 (0x4100A0FD) </span></div>
|
|
<div class="line"><a name="l00144"></a><span class="lineno"> 144</span> <span class="preprocessor">#define REG_DMAC_CHINTFLAG11 (0x4100A0FE) </span></div>
|
|
<div class="line"><a name="l00145"></a><span class="lineno"> 145</span> <span class="preprocessor">#define REG_DMAC_CHSTATUS11 (0x4100A0FF) </span></div>
|
|
<div class="line"><a name="l00146"></a><span class="lineno"> 146</span> <span class="preprocessor">#define REG_DMAC_CHCTRLA12 (0x4100A100) </span></div>
|
|
<div class="line"><a name="l00147"></a><span class="lineno"> 147</span> <span class="preprocessor">#define REG_DMAC_CHCTRLB12 (0x4100A104) </span></div>
|
|
<div class="line"><a name="l00148"></a><span class="lineno"> 148</span> <span class="preprocessor">#define REG_DMAC_CHPRILVL12 (0x4100A105) </span></div>
|
|
<div class="line"><a name="l00149"></a><span class="lineno"> 149</span> <span class="preprocessor">#define REG_DMAC_CHEVCTRL12 (0x4100A106) </span></div>
|
|
<div class="line"><a name="l00150"></a><span class="lineno"> 150</span> <span class="preprocessor">#define REG_DMAC_CHINTENCLR12 (0x4100A10C) </span></div>
|
|
<div class="line"><a name="l00151"></a><span class="lineno"> 151</span> <span class="preprocessor">#define REG_DMAC_CHINTENSET12 (0x4100A10D) </span></div>
|
|
<div class="line"><a name="l00152"></a><span class="lineno"> 152</span> <span class="preprocessor">#define REG_DMAC_CHINTFLAG12 (0x4100A10E) </span></div>
|
|
<div class="line"><a name="l00153"></a><span class="lineno"> 153</span> <span class="preprocessor">#define REG_DMAC_CHSTATUS12 (0x4100A10F) </span></div>
|
|
<div class="line"><a name="l00154"></a><span class="lineno"> 154</span> <span class="preprocessor">#define REG_DMAC_CHCTRLA13 (0x4100A110) </span></div>
|
|
<div class="line"><a name="l00155"></a><span class="lineno"> 155</span> <span class="preprocessor">#define REG_DMAC_CHCTRLB13 (0x4100A114) </span></div>
|
|
<div class="line"><a name="l00156"></a><span class="lineno"> 156</span> <span class="preprocessor">#define REG_DMAC_CHPRILVL13 (0x4100A115) </span></div>
|
|
<div class="line"><a name="l00157"></a><span class="lineno"> 157</span> <span class="preprocessor">#define REG_DMAC_CHEVCTRL13 (0x4100A116) </span></div>
|
|
<div class="line"><a name="l00158"></a><span class="lineno"> 158</span> <span class="preprocessor">#define REG_DMAC_CHINTENCLR13 (0x4100A11C) </span></div>
|
|
<div class="line"><a name="l00159"></a><span class="lineno"> 159</span> <span class="preprocessor">#define REG_DMAC_CHINTENSET13 (0x4100A11D) </span></div>
|
|
<div class="line"><a name="l00160"></a><span class="lineno"> 160</span> <span class="preprocessor">#define REG_DMAC_CHINTFLAG13 (0x4100A11E) </span></div>
|
|
<div class="line"><a name="l00161"></a><span class="lineno"> 161</span> <span class="preprocessor">#define REG_DMAC_CHSTATUS13 (0x4100A11F) </span></div>
|
|
<div class="line"><a name="l00162"></a><span class="lineno"> 162</span> <span class="preprocessor">#define REG_DMAC_CHCTRLA14 (0x4100A120) </span></div>
|
|
<div class="line"><a name="l00163"></a><span class="lineno"> 163</span> <span class="preprocessor">#define REG_DMAC_CHCTRLB14 (0x4100A124) </span></div>
|
|
<div class="line"><a name="l00164"></a><span class="lineno"> 164</span> <span class="preprocessor">#define REG_DMAC_CHPRILVL14 (0x4100A125) </span></div>
|
|
<div class="line"><a name="l00165"></a><span class="lineno"> 165</span> <span class="preprocessor">#define REG_DMAC_CHEVCTRL14 (0x4100A126) </span></div>
|
|
<div class="line"><a name="l00166"></a><span class="lineno"> 166</span> <span class="preprocessor">#define REG_DMAC_CHINTENCLR14 (0x4100A12C) </span></div>
|
|
<div class="line"><a name="l00167"></a><span class="lineno"> 167</span> <span class="preprocessor">#define REG_DMAC_CHINTENSET14 (0x4100A12D) </span></div>
|
|
<div class="line"><a name="l00168"></a><span class="lineno"> 168</span> <span class="preprocessor">#define REG_DMAC_CHINTFLAG14 (0x4100A12E) </span></div>
|
|
<div class="line"><a name="l00169"></a><span class="lineno"> 169</span> <span class="preprocessor">#define REG_DMAC_CHSTATUS14 (0x4100A12F) </span></div>
|
|
<div class="line"><a name="l00170"></a><span class="lineno"> 170</span> <span class="preprocessor">#define REG_DMAC_CHCTRLA15 (0x4100A130) </span></div>
|
|
<div class="line"><a name="l00171"></a><span class="lineno"> 171</span> <span class="preprocessor">#define REG_DMAC_CHCTRLB15 (0x4100A134) </span></div>
|
|
<div class="line"><a name="l00172"></a><span class="lineno"> 172</span> <span class="preprocessor">#define REG_DMAC_CHPRILVL15 (0x4100A135) </span></div>
|
|
<div class="line"><a name="l00173"></a><span class="lineno"> 173</span> <span class="preprocessor">#define REG_DMAC_CHEVCTRL15 (0x4100A136) </span></div>
|
|
<div class="line"><a name="l00174"></a><span class="lineno"> 174</span> <span class="preprocessor">#define REG_DMAC_CHINTENCLR15 (0x4100A13C) </span></div>
|
|
<div class="line"><a name="l00175"></a><span class="lineno"> 175</span> <span class="preprocessor">#define REG_DMAC_CHINTENSET15 (0x4100A13D) </span></div>
|
|
<div class="line"><a name="l00176"></a><span class="lineno"> 176</span> <span class="preprocessor">#define REG_DMAC_CHINTFLAG15 (0x4100A13E) </span></div>
|
|
<div class="line"><a name="l00177"></a><span class="lineno"> 177</span> <span class="preprocessor">#define REG_DMAC_CHSTATUS15 (0x4100A13F) </span></div>
|
|
<div class="line"><a name="l00178"></a><span class="lineno"> 178</span> <span class="preprocessor">#define REG_DMAC_CHCTRLA16 (0x4100A140) </span></div>
|
|
<div class="line"><a name="l00179"></a><span class="lineno"> 179</span> <span class="preprocessor">#define REG_DMAC_CHCTRLB16 (0x4100A144) </span></div>
|
|
<div class="line"><a name="l00180"></a><span class="lineno"> 180</span> <span class="preprocessor">#define REG_DMAC_CHPRILVL16 (0x4100A145) </span></div>
|
|
<div class="line"><a name="l00181"></a><span class="lineno"> 181</span> <span class="preprocessor">#define REG_DMAC_CHEVCTRL16 (0x4100A146) </span></div>
|
|
<div class="line"><a name="l00182"></a><span class="lineno"> 182</span> <span class="preprocessor">#define REG_DMAC_CHINTENCLR16 (0x4100A14C) </span></div>
|
|
<div class="line"><a name="l00183"></a><span class="lineno"> 183</span> <span class="preprocessor">#define REG_DMAC_CHINTENSET16 (0x4100A14D) </span></div>
|
|
<div class="line"><a name="l00184"></a><span class="lineno"> 184</span> <span class="preprocessor">#define REG_DMAC_CHINTFLAG16 (0x4100A14E) </span></div>
|
|
<div class="line"><a name="l00185"></a><span class="lineno"> 185</span> <span class="preprocessor">#define REG_DMAC_CHSTATUS16 (0x4100A14F) </span></div>
|
|
<div class="line"><a name="l00186"></a><span class="lineno"> 186</span> <span class="preprocessor">#define REG_DMAC_CHCTRLA17 (0x4100A150) </span></div>
|
|
<div class="line"><a name="l00187"></a><span class="lineno"> 187</span> <span class="preprocessor">#define REG_DMAC_CHCTRLB17 (0x4100A154) </span></div>
|
|
<div class="line"><a name="l00188"></a><span class="lineno"> 188</span> <span class="preprocessor">#define REG_DMAC_CHPRILVL17 (0x4100A155) </span></div>
|
|
<div class="line"><a name="l00189"></a><span class="lineno"> 189</span> <span class="preprocessor">#define REG_DMAC_CHEVCTRL17 (0x4100A156) </span></div>
|
|
<div class="line"><a name="l00190"></a><span class="lineno"> 190</span> <span class="preprocessor">#define REG_DMAC_CHINTENCLR17 (0x4100A15C) </span></div>
|
|
<div class="line"><a name="l00191"></a><span class="lineno"> 191</span> <span class="preprocessor">#define REG_DMAC_CHINTENSET17 (0x4100A15D) </span></div>
|
|
<div class="line"><a name="l00192"></a><span class="lineno"> 192</span> <span class="preprocessor">#define REG_DMAC_CHINTFLAG17 (0x4100A15E) </span></div>
|
|
<div class="line"><a name="l00193"></a><span class="lineno"> 193</span> <span class="preprocessor">#define REG_DMAC_CHSTATUS17 (0x4100A15F) </span></div>
|
|
<div class="line"><a name="l00194"></a><span class="lineno"> 194</span> <span class="preprocessor">#define REG_DMAC_CHCTRLA18 (0x4100A160) </span></div>
|
|
<div class="line"><a name="l00195"></a><span class="lineno"> 195</span> <span class="preprocessor">#define REG_DMAC_CHCTRLB18 (0x4100A164) </span></div>
|
|
<div class="line"><a name="l00196"></a><span class="lineno"> 196</span> <span class="preprocessor">#define REG_DMAC_CHPRILVL18 (0x4100A165) </span></div>
|
|
<div class="line"><a name="l00197"></a><span class="lineno"> 197</span> <span class="preprocessor">#define REG_DMAC_CHEVCTRL18 (0x4100A166) </span></div>
|
|
<div class="line"><a name="l00198"></a><span class="lineno"> 198</span> <span class="preprocessor">#define REG_DMAC_CHINTENCLR18 (0x4100A16C) </span></div>
|
|
<div class="line"><a name="l00199"></a><span class="lineno"> 199</span> <span class="preprocessor">#define REG_DMAC_CHINTENSET18 (0x4100A16D) </span></div>
|
|
<div class="line"><a name="l00200"></a><span class="lineno"> 200</span> <span class="preprocessor">#define REG_DMAC_CHINTFLAG18 (0x4100A16E) </span></div>
|
|
<div class="line"><a name="l00201"></a><span class="lineno"> 201</span> <span class="preprocessor">#define REG_DMAC_CHSTATUS18 (0x4100A16F) </span></div>
|
|
<div class="line"><a name="l00202"></a><span class="lineno"> 202</span> <span class="preprocessor">#define REG_DMAC_CHCTRLA19 (0x4100A170) </span></div>
|
|
<div class="line"><a name="l00203"></a><span class="lineno"> 203</span> <span class="preprocessor">#define REG_DMAC_CHCTRLB19 (0x4100A174) </span></div>
|
|
<div class="line"><a name="l00204"></a><span class="lineno"> 204</span> <span class="preprocessor">#define REG_DMAC_CHPRILVL19 (0x4100A175) </span></div>
|
|
<div class="line"><a name="l00205"></a><span class="lineno"> 205</span> <span class="preprocessor">#define REG_DMAC_CHEVCTRL19 (0x4100A176) </span></div>
|
|
<div class="line"><a name="l00206"></a><span class="lineno"> 206</span> <span class="preprocessor">#define REG_DMAC_CHINTENCLR19 (0x4100A17C) </span></div>
|
|
<div class="line"><a name="l00207"></a><span class="lineno"> 207</span> <span class="preprocessor">#define REG_DMAC_CHINTENSET19 (0x4100A17D) </span></div>
|
|
<div class="line"><a name="l00208"></a><span class="lineno"> 208</span> <span class="preprocessor">#define REG_DMAC_CHINTFLAG19 (0x4100A17E) </span></div>
|
|
<div class="line"><a name="l00209"></a><span class="lineno"> 209</span> <span class="preprocessor">#define REG_DMAC_CHSTATUS19 (0x4100A17F) </span></div>
|
|
<div class="line"><a name="l00210"></a><span class="lineno"> 210</span> <span class="preprocessor">#define REG_DMAC_CHCTRLA20 (0x4100A180) </span></div>
|
|
<div class="line"><a name="l00211"></a><span class="lineno"> 211</span> <span class="preprocessor">#define REG_DMAC_CHCTRLB20 (0x4100A184) </span></div>
|
|
<div class="line"><a name="l00212"></a><span class="lineno"> 212</span> <span class="preprocessor">#define REG_DMAC_CHPRILVL20 (0x4100A185) </span></div>
|
|
<div class="line"><a name="l00213"></a><span class="lineno"> 213</span> <span class="preprocessor">#define REG_DMAC_CHEVCTRL20 (0x4100A186) </span></div>
|
|
<div class="line"><a name="l00214"></a><span class="lineno"> 214</span> <span class="preprocessor">#define REG_DMAC_CHINTENCLR20 (0x4100A18C) </span></div>
|
|
<div class="line"><a name="l00215"></a><span class="lineno"> 215</span> <span class="preprocessor">#define REG_DMAC_CHINTENSET20 (0x4100A18D) </span></div>
|
|
<div class="line"><a name="l00216"></a><span class="lineno"> 216</span> <span class="preprocessor">#define REG_DMAC_CHINTFLAG20 (0x4100A18E) </span></div>
|
|
<div class="line"><a name="l00217"></a><span class="lineno"> 217</span> <span class="preprocessor">#define REG_DMAC_CHSTATUS20 (0x4100A18F) </span></div>
|
|
<div class="line"><a name="l00218"></a><span class="lineno"> 218</span> <span class="preprocessor">#define REG_DMAC_CHCTRLA21 (0x4100A190) </span></div>
|
|
<div class="line"><a name="l00219"></a><span class="lineno"> 219</span> <span class="preprocessor">#define REG_DMAC_CHCTRLB21 (0x4100A194) </span></div>
|
|
<div class="line"><a name="l00220"></a><span class="lineno"> 220</span> <span class="preprocessor">#define REG_DMAC_CHPRILVL21 (0x4100A195) </span></div>
|
|
<div class="line"><a name="l00221"></a><span class="lineno"> 221</span> <span class="preprocessor">#define REG_DMAC_CHEVCTRL21 (0x4100A196) </span></div>
|
|
<div class="line"><a name="l00222"></a><span class="lineno"> 222</span> <span class="preprocessor">#define REG_DMAC_CHINTENCLR21 (0x4100A19C) </span></div>
|
|
<div class="line"><a name="l00223"></a><span class="lineno"> 223</span> <span class="preprocessor">#define REG_DMAC_CHINTENSET21 (0x4100A19D) </span></div>
|
|
<div class="line"><a name="l00224"></a><span class="lineno"> 224</span> <span class="preprocessor">#define REG_DMAC_CHINTFLAG21 (0x4100A19E) </span></div>
|
|
<div class="line"><a name="l00225"></a><span class="lineno"> 225</span> <span class="preprocessor">#define REG_DMAC_CHSTATUS21 (0x4100A19F) </span></div>
|
|
<div class="line"><a name="l00226"></a><span class="lineno"> 226</span> <span class="preprocessor">#define REG_DMAC_CHCTRLA22 (0x4100A1A0) </span></div>
|
|
<div class="line"><a name="l00227"></a><span class="lineno"> 227</span> <span class="preprocessor">#define REG_DMAC_CHCTRLB22 (0x4100A1A4) </span></div>
|
|
<div class="line"><a name="l00228"></a><span class="lineno"> 228</span> <span class="preprocessor">#define REG_DMAC_CHPRILVL22 (0x4100A1A5) </span></div>
|
|
<div class="line"><a name="l00229"></a><span class="lineno"> 229</span> <span class="preprocessor">#define REG_DMAC_CHEVCTRL22 (0x4100A1A6) </span></div>
|
|
<div class="line"><a name="l00230"></a><span class="lineno"> 230</span> <span class="preprocessor">#define REG_DMAC_CHINTENCLR22 (0x4100A1AC) </span></div>
|
|
<div class="line"><a name="l00231"></a><span class="lineno"> 231</span> <span class="preprocessor">#define REG_DMAC_CHINTENSET22 (0x4100A1AD) </span></div>
|
|
<div class="line"><a name="l00232"></a><span class="lineno"> 232</span> <span class="preprocessor">#define REG_DMAC_CHINTFLAG22 (0x4100A1AE) </span></div>
|
|
<div class="line"><a name="l00233"></a><span class="lineno"> 233</span> <span class="preprocessor">#define REG_DMAC_CHSTATUS22 (0x4100A1AF) </span></div>
|
|
<div class="line"><a name="l00234"></a><span class="lineno"> 234</span> <span class="preprocessor">#define REG_DMAC_CHCTRLA23 (0x4100A1B0) </span></div>
|
|
<div class="line"><a name="l00235"></a><span class="lineno"> 235</span> <span class="preprocessor">#define REG_DMAC_CHCTRLB23 (0x4100A1B4) </span></div>
|
|
<div class="line"><a name="l00236"></a><span class="lineno"> 236</span> <span class="preprocessor">#define REG_DMAC_CHPRILVL23 (0x4100A1B5) </span></div>
|
|
<div class="line"><a name="l00237"></a><span class="lineno"> 237</span> <span class="preprocessor">#define REG_DMAC_CHEVCTRL23 (0x4100A1B6) </span></div>
|
|
<div class="line"><a name="l00238"></a><span class="lineno"> 238</span> <span class="preprocessor">#define REG_DMAC_CHINTENCLR23 (0x4100A1BC) </span></div>
|
|
<div class="line"><a name="l00239"></a><span class="lineno"> 239</span> <span class="preprocessor">#define REG_DMAC_CHINTENSET23 (0x4100A1BD) </span></div>
|
|
<div class="line"><a name="l00240"></a><span class="lineno"> 240</span> <span class="preprocessor">#define REG_DMAC_CHINTFLAG23 (0x4100A1BE) </span></div>
|
|
<div class="line"><a name="l00241"></a><span class="lineno"> 241</span> <span class="preprocessor">#define REG_DMAC_CHSTATUS23 (0x4100A1BF) </span></div>
|
|
<div class="line"><a name="l00242"></a><span class="lineno"> 242</span> <span class="preprocessor">#define REG_DMAC_CHCTRLA24 (0x4100A1C0) </span></div>
|
|
<div class="line"><a name="l00243"></a><span class="lineno"> 243</span> <span class="preprocessor">#define REG_DMAC_CHCTRLB24 (0x4100A1C4) </span></div>
|
|
<div class="line"><a name="l00244"></a><span class="lineno"> 244</span> <span class="preprocessor">#define REG_DMAC_CHPRILVL24 (0x4100A1C5) </span></div>
|
|
<div class="line"><a name="l00245"></a><span class="lineno"> 245</span> <span class="preprocessor">#define REG_DMAC_CHEVCTRL24 (0x4100A1C6) </span></div>
|
|
<div class="line"><a name="l00246"></a><span class="lineno"> 246</span> <span class="preprocessor">#define REG_DMAC_CHINTENCLR24 (0x4100A1CC) </span></div>
|
|
<div class="line"><a name="l00247"></a><span class="lineno"> 247</span> <span class="preprocessor">#define REG_DMAC_CHINTENSET24 (0x4100A1CD) </span></div>
|
|
<div class="line"><a name="l00248"></a><span class="lineno"> 248</span> <span class="preprocessor">#define REG_DMAC_CHINTFLAG24 (0x4100A1CE) </span></div>
|
|
<div class="line"><a name="l00249"></a><span class="lineno"> 249</span> <span class="preprocessor">#define REG_DMAC_CHSTATUS24 (0x4100A1CF) </span></div>
|
|
<div class="line"><a name="l00250"></a><span class="lineno"> 250</span> <span class="preprocessor">#define REG_DMAC_CHCTRLA25 (0x4100A1D0) </span></div>
|
|
<div class="line"><a name="l00251"></a><span class="lineno"> 251</span> <span class="preprocessor">#define REG_DMAC_CHCTRLB25 (0x4100A1D4) </span></div>
|
|
<div class="line"><a name="l00252"></a><span class="lineno"> 252</span> <span class="preprocessor">#define REG_DMAC_CHPRILVL25 (0x4100A1D5) </span></div>
|
|
<div class="line"><a name="l00253"></a><span class="lineno"> 253</span> <span class="preprocessor">#define REG_DMAC_CHEVCTRL25 (0x4100A1D6) </span></div>
|
|
<div class="line"><a name="l00254"></a><span class="lineno"> 254</span> <span class="preprocessor">#define REG_DMAC_CHINTENCLR25 (0x4100A1DC) </span></div>
|
|
<div class="line"><a name="l00255"></a><span class="lineno"> 255</span> <span class="preprocessor">#define REG_DMAC_CHINTENSET25 (0x4100A1DD) </span></div>
|
|
<div class="line"><a name="l00256"></a><span class="lineno"> 256</span> <span class="preprocessor">#define REG_DMAC_CHINTFLAG25 (0x4100A1DE) </span></div>
|
|
<div class="line"><a name="l00257"></a><span class="lineno"> 257</span> <span class="preprocessor">#define REG_DMAC_CHSTATUS25 (0x4100A1DF) </span></div>
|
|
<div class="line"><a name="l00258"></a><span class="lineno"> 258</span> <span class="preprocessor">#define REG_DMAC_CHCTRLA26 (0x4100A1E0) </span></div>
|
|
<div class="line"><a name="l00259"></a><span class="lineno"> 259</span> <span class="preprocessor">#define REG_DMAC_CHCTRLB26 (0x4100A1E4) </span></div>
|
|
<div class="line"><a name="l00260"></a><span class="lineno"> 260</span> <span class="preprocessor">#define REG_DMAC_CHPRILVL26 (0x4100A1E5) </span></div>
|
|
<div class="line"><a name="l00261"></a><span class="lineno"> 261</span> <span class="preprocessor">#define REG_DMAC_CHEVCTRL26 (0x4100A1E6) </span></div>
|
|
<div class="line"><a name="l00262"></a><span class="lineno"> 262</span> <span class="preprocessor">#define REG_DMAC_CHINTENCLR26 (0x4100A1EC) </span></div>
|
|
<div class="line"><a name="l00263"></a><span class="lineno"> 263</span> <span class="preprocessor">#define REG_DMAC_CHINTENSET26 (0x4100A1ED) </span></div>
|
|
<div class="line"><a name="l00264"></a><span class="lineno"> 264</span> <span class="preprocessor">#define REG_DMAC_CHINTFLAG26 (0x4100A1EE) </span></div>
|
|
<div class="line"><a name="l00265"></a><span class="lineno"> 265</span> <span class="preprocessor">#define REG_DMAC_CHSTATUS26 (0x4100A1EF) </span></div>
|
|
<div class="line"><a name="l00266"></a><span class="lineno"> 266</span> <span class="preprocessor">#define REG_DMAC_CHCTRLA27 (0x4100A1F0) </span></div>
|
|
<div class="line"><a name="l00267"></a><span class="lineno"> 267</span> <span class="preprocessor">#define REG_DMAC_CHCTRLB27 (0x4100A1F4) </span></div>
|
|
<div class="line"><a name="l00268"></a><span class="lineno"> 268</span> <span class="preprocessor">#define REG_DMAC_CHPRILVL27 (0x4100A1F5) </span></div>
|
|
<div class="line"><a name="l00269"></a><span class="lineno"> 269</span> <span class="preprocessor">#define REG_DMAC_CHEVCTRL27 (0x4100A1F6) </span></div>
|
|
<div class="line"><a name="l00270"></a><span class="lineno"> 270</span> <span class="preprocessor">#define REG_DMAC_CHINTENCLR27 (0x4100A1FC) </span></div>
|
|
<div class="line"><a name="l00271"></a><span class="lineno"> 271</span> <span class="preprocessor">#define REG_DMAC_CHINTENSET27 (0x4100A1FD) </span></div>
|
|
<div class="line"><a name="l00272"></a><span class="lineno"> 272</span> <span class="preprocessor">#define REG_DMAC_CHINTFLAG27 (0x4100A1FE) </span></div>
|
|
<div class="line"><a name="l00273"></a><span class="lineno"> 273</span> <span class="preprocessor">#define REG_DMAC_CHSTATUS27 (0x4100A1FF) </span></div>
|
|
<div class="line"><a name="l00274"></a><span class="lineno"> 274</span> <span class="preprocessor">#define REG_DMAC_CHCTRLA28 (0x4100A200) </span></div>
|
|
<div class="line"><a name="l00275"></a><span class="lineno"> 275</span> <span class="preprocessor">#define REG_DMAC_CHCTRLB28 (0x4100A204) </span></div>
|
|
<div class="line"><a name="l00276"></a><span class="lineno"> 276</span> <span class="preprocessor">#define REG_DMAC_CHPRILVL28 (0x4100A205) </span></div>
|
|
<div class="line"><a name="l00277"></a><span class="lineno"> 277</span> <span class="preprocessor">#define REG_DMAC_CHEVCTRL28 (0x4100A206) </span></div>
|
|
<div class="line"><a name="l00278"></a><span class="lineno"> 278</span> <span class="preprocessor">#define REG_DMAC_CHINTENCLR28 (0x4100A20C) </span></div>
|
|
<div class="line"><a name="l00279"></a><span class="lineno"> 279</span> <span class="preprocessor">#define REG_DMAC_CHINTENSET28 (0x4100A20D) </span></div>
|
|
<div class="line"><a name="l00280"></a><span class="lineno"> 280</span> <span class="preprocessor">#define REG_DMAC_CHINTFLAG28 (0x4100A20E) </span></div>
|
|
<div class="line"><a name="l00281"></a><span class="lineno"> 281</span> <span class="preprocessor">#define REG_DMAC_CHSTATUS28 (0x4100A20F) </span></div>
|
|
<div class="line"><a name="l00282"></a><span class="lineno"> 282</span> <span class="preprocessor">#define REG_DMAC_CHCTRLA29 (0x4100A210) </span></div>
|
|
<div class="line"><a name="l00283"></a><span class="lineno"> 283</span> <span class="preprocessor">#define REG_DMAC_CHCTRLB29 (0x4100A214) </span></div>
|
|
<div class="line"><a name="l00284"></a><span class="lineno"> 284</span> <span class="preprocessor">#define REG_DMAC_CHPRILVL29 (0x4100A215) </span></div>
|
|
<div class="line"><a name="l00285"></a><span class="lineno"> 285</span> <span class="preprocessor">#define REG_DMAC_CHEVCTRL29 (0x4100A216) </span></div>
|
|
<div class="line"><a name="l00286"></a><span class="lineno"> 286</span> <span class="preprocessor">#define REG_DMAC_CHINTENCLR29 (0x4100A21C) </span></div>
|
|
<div class="line"><a name="l00287"></a><span class="lineno"> 287</span> <span class="preprocessor">#define REG_DMAC_CHINTENSET29 (0x4100A21D) </span></div>
|
|
<div class="line"><a name="l00288"></a><span class="lineno"> 288</span> <span class="preprocessor">#define REG_DMAC_CHINTFLAG29 (0x4100A21E) </span></div>
|
|
<div class="line"><a name="l00289"></a><span class="lineno"> 289</span> <span class="preprocessor">#define REG_DMAC_CHSTATUS29 (0x4100A21F) </span></div>
|
|
<div class="line"><a name="l00290"></a><span class="lineno"> 290</span> <span class="preprocessor">#define REG_DMAC_CHCTRLA30 (0x4100A220) </span></div>
|
|
<div class="line"><a name="l00291"></a><span class="lineno"> 291</span> <span class="preprocessor">#define REG_DMAC_CHCTRLB30 (0x4100A224) </span></div>
|
|
<div class="line"><a name="l00292"></a><span class="lineno"> 292</span> <span class="preprocessor">#define REG_DMAC_CHPRILVL30 (0x4100A225) </span></div>
|
|
<div class="line"><a name="l00293"></a><span class="lineno"> 293</span> <span class="preprocessor">#define REG_DMAC_CHEVCTRL30 (0x4100A226) </span></div>
|
|
<div class="line"><a name="l00294"></a><span class="lineno"> 294</span> <span class="preprocessor">#define REG_DMAC_CHINTENCLR30 (0x4100A22C) </span></div>
|
|
<div class="line"><a name="l00295"></a><span class="lineno"> 295</span> <span class="preprocessor">#define REG_DMAC_CHINTENSET30 (0x4100A22D) </span></div>
|
|
<div class="line"><a name="l00296"></a><span class="lineno"> 296</span> <span class="preprocessor">#define REG_DMAC_CHINTFLAG30 (0x4100A22E) </span></div>
|
|
<div class="line"><a name="l00297"></a><span class="lineno"> 297</span> <span class="preprocessor">#define REG_DMAC_CHSTATUS30 (0x4100A22F) </span></div>
|
|
<div class="line"><a name="l00298"></a><span class="lineno"> 298</span> <span class="preprocessor">#define REG_DMAC_CHCTRLA31 (0x4100A230) </span></div>
|
|
<div class="line"><a name="l00299"></a><span class="lineno"> 299</span> <span class="preprocessor">#define REG_DMAC_CHCTRLB31 (0x4100A234) </span></div>
|
|
<div class="line"><a name="l00300"></a><span class="lineno"> 300</span> <span class="preprocessor">#define REG_DMAC_CHPRILVL31 (0x4100A235) </span></div>
|
|
<div class="line"><a name="l00301"></a><span class="lineno"> 301</span> <span class="preprocessor">#define REG_DMAC_CHEVCTRL31 (0x4100A236) </span></div>
|
|
<div class="line"><a name="l00302"></a><span class="lineno"> 302</span> <span class="preprocessor">#define REG_DMAC_CHINTENCLR31 (0x4100A23C) </span></div>
|
|
<div class="line"><a name="l00303"></a><span class="lineno"> 303</span> <span class="preprocessor">#define REG_DMAC_CHINTENSET31 (0x4100A23D) </span></div>
|
|
<div class="line"><a name="l00304"></a><span class="lineno"> 304</span> <span class="preprocessor">#define REG_DMAC_CHINTFLAG31 (0x4100A23E) </span></div>
|
|
<div class="line"><a name="l00305"></a><span class="lineno"> 305</span> <span class="preprocessor">#define REG_DMAC_CHSTATUS31 (0x4100A23F) </span></div>
|
|
<div class="line"><a name="l00306"></a><span class="lineno"> 306</span> <span class="preprocessor">#else</span></div>
|
|
<div class="line"><a name="l00307"></a><span class="lineno"><a class="line" href="instance_2dmac_8h.html#a719f34193672dd9a2c9fffbb6dfdea9d"> 307</a></span> <span class="preprocessor">#define REG_DMAC_CTRL (*(RwReg16*)0x4100A000UL) </span></div>
|
|
<div class="line"><a name="l00308"></a><span class="lineno"><a class="line" href="instance_2dmac_8h.html#a1372d49e96da14318d9a00cf60163994"> 308</a></span> <span class="preprocessor">#define REG_DMAC_CRCCTRL (*(RwReg16*)0x4100A002UL) </span></div>
|
|
<div class="line"><a name="l00309"></a><span class="lineno"><a class="line" href="instance_2dmac_8h.html#aae1a17c500e6e778ef64f239379306f4"> 309</a></span> <span class="preprocessor">#define REG_DMAC_CRCDATAIN (*(RwReg *)0x4100A004UL) </span></div>
|
|
<div class="line"><a name="l00310"></a><span class="lineno"><a class="line" href="instance_2dmac_8h.html#af683566d356110dbb8f3a3bb81dd0570"> 310</a></span> <span class="preprocessor">#define REG_DMAC_CRCCHKSUM (*(RwReg *)0x4100A008UL) </span></div>
|
|
<div class="line"><a name="l00311"></a><span class="lineno"><a class="line" href="instance_2dmac_8h.html#a8e6e408ad573fa1dff504ea3f1a7080c"> 311</a></span> <span class="preprocessor">#define REG_DMAC_CRCSTATUS (*(RwReg8 *)0x4100A00CUL) </span></div>
|
|
<div class="line"><a name="l00312"></a><span class="lineno"><a class="line" href="instance_2dmac_8h.html#a762108bddf5367757aefe080c7fe2643"> 312</a></span> <span class="preprocessor">#define REG_DMAC_DBGCTRL (*(RwReg8 *)0x4100A00DUL) </span></div>
|
|
<div class="line"><a name="l00313"></a><span class="lineno"><a class="line" href="instance_2dmac_8h.html#a929785acdf7fa48187b09600c0cf7d3b"> 313</a></span> <span class="preprocessor">#define REG_DMAC_SWTRIGCTRL (*(RwReg *)0x4100A010UL) </span></div>
|
|
<div class="line"><a name="l00314"></a><span class="lineno"><a class="line" href="instance_2dmac_8h.html#ab3cfe5d78ab9654adeaf801ca0761c2d"> 314</a></span> <span class="preprocessor">#define REG_DMAC_PRICTRL0 (*(RwReg *)0x4100A014UL) </span></div>
|
|
<div class="line"><a name="l00315"></a><span class="lineno"><a class="line" href="instance_2dmac_8h.html#affe02fc253076a5d922bd3ae69f3b80b"> 315</a></span> <span class="preprocessor">#define REG_DMAC_INTPEND (*(RwReg16*)0x4100A020UL) </span></div>
|
|
<div class="line"><a name="l00316"></a><span class="lineno"><a class="line" href="instance_2dmac_8h.html#a1fcddb6e682b73ea81433b5e05bac7b6"> 316</a></span> <span class="preprocessor">#define REG_DMAC_INTSTATUS (*(RoReg *)0x4100A024UL) </span></div>
|
|
<div class="line"><a name="l00317"></a><span class="lineno"><a class="line" href="instance_2dmac_8h.html#a8e0fafca25adbe8d643f2a6f338dc48e"> 317</a></span> <span class="preprocessor">#define REG_DMAC_BUSYCH (*(RoReg *)0x4100A028UL) </span></div>
|
|
<div class="line"><a name="l00318"></a><span class="lineno"><a class="line" href="instance_2dmac_8h.html#a0edba9cf9c70e0b9f84243531bd7208a"> 318</a></span> <span class="preprocessor">#define REG_DMAC_PENDCH (*(RoReg *)0x4100A02CUL) </span></div>
|
|
<div class="line"><a name="l00319"></a><span class="lineno"><a class="line" href="instance_2dmac_8h.html#ad1ed98c7dc61675001e9e5a14f83c8e7"> 319</a></span> <span class="preprocessor">#define REG_DMAC_ACTIVE (*(RoReg *)0x4100A030UL) </span></div>
|
|
<div class="line"><a name="l00320"></a><span class="lineno"><a class="line" href="instance_2dmac_8h.html#ab83eb3baa71007852b8aac15c37dbaa1"> 320</a></span> <span class="preprocessor">#define REG_DMAC_BASEADDR (*(RwReg *)0x4100A034UL) </span></div>
|
|
<div class="line"><a name="l00321"></a><span class="lineno"><a class="line" href="instance_2dmac_8h.html#a3573c7537ecdb9918920480d637ea25f"> 321</a></span> <span class="preprocessor">#define REG_DMAC_WRBADDR (*(RwReg *)0x4100A038UL) </span></div>
|
|
<div class="line"><a name="l00322"></a><span class="lineno"><a class="line" href="instance_2dmac_8h.html#a880b7844a28f522cfec6be2df09213c3"> 322</a></span> <span class="preprocessor">#define REG_DMAC_CHCTRLA0 (*(RwReg *)0x4100A040UL) </span></div>
|
|
<div class="line"><a name="l00323"></a><span class="lineno"><a class="line" href="instance_2dmac_8h.html#a10524fd3a00da0ba124c362b93da7476"> 323</a></span> <span class="preprocessor">#define REG_DMAC_CHCTRLB0 (*(RwReg8 *)0x4100A044UL) </span></div>
|
|
<div class="line"><a name="l00324"></a><span class="lineno"><a class="line" href="instance_2dmac_8h.html#a9cdb5f2f764403a0daa02825128f6d33"> 324</a></span> <span class="preprocessor">#define REG_DMAC_CHPRILVL0 (*(RwReg8 *)0x4100A045UL) </span></div>
|
|
<div class="line"><a name="l00325"></a><span class="lineno"><a class="line" href="instance_2dmac_8h.html#abf63f6ffe6d6d9d22504d037574e2226"> 325</a></span> <span class="preprocessor">#define REG_DMAC_CHEVCTRL0 (*(RwReg8 *)0x4100A046UL) </span></div>
|
|
<div class="line"><a name="l00326"></a><span class="lineno"><a class="line" href="instance_2dmac_8h.html#a1600ef63e967aa2edf0b322df2d7391f"> 326</a></span> <span class="preprocessor">#define REG_DMAC_CHINTENCLR0 (*(RwReg8 *)0x4100A04CUL) </span></div>
|
|
<div class="line"><a name="l00327"></a><span class="lineno"><a class="line" href="instance_2dmac_8h.html#acbd84416ece057bb7500ac6ae7991588"> 327</a></span> <span class="preprocessor">#define REG_DMAC_CHINTENSET0 (*(RwReg8 *)0x4100A04DUL) </span></div>
|
|
<div class="line"><a name="l00328"></a><span class="lineno"><a class="line" href="instance_2dmac_8h.html#a311acd30a07ecd1be3b65264e090102c"> 328</a></span> <span class="preprocessor">#define REG_DMAC_CHINTFLAG0 (*(RwReg8 *)0x4100A04EUL) </span></div>
|
|
<div class="line"><a name="l00329"></a><span class="lineno"><a class="line" href="instance_2dmac_8h.html#ad5c8b9166f28acbd7a8ad7d21a0caf55"> 329</a></span> <span class="preprocessor">#define REG_DMAC_CHSTATUS0 (*(RwReg8 *)0x4100A04FUL) </span></div>
|
|
<div class="line"><a name="l00330"></a><span class="lineno"><a class="line" href="instance_2dmac_8h.html#a57c5c9bda8d63bc5c4859dde6c11b7df"> 330</a></span> <span class="preprocessor">#define REG_DMAC_CHCTRLA1 (*(RwReg *)0x4100A050UL) </span></div>
|
|
<div class="line"><a name="l00331"></a><span class="lineno"><a class="line" href="instance_2dmac_8h.html#ae01522377d95da09bb8632e668cd1151"> 331</a></span> <span class="preprocessor">#define REG_DMAC_CHCTRLB1 (*(RwReg8 *)0x4100A054UL) </span></div>
|
|
<div class="line"><a name="l00332"></a><span class="lineno"><a class="line" href="instance_2dmac_8h.html#a556f49773c2f46cbb61ad8ca03fbb8a7"> 332</a></span> <span class="preprocessor">#define REG_DMAC_CHPRILVL1 (*(RwReg8 *)0x4100A055UL) </span></div>
|
|
<div class="line"><a name="l00333"></a><span class="lineno"><a class="line" href="instance_2dmac_8h.html#a618d6892ad555b234533bdbea2d8967a"> 333</a></span> <span class="preprocessor">#define REG_DMAC_CHEVCTRL1 (*(RwReg8 *)0x4100A056UL) </span></div>
|
|
<div class="line"><a name="l00334"></a><span class="lineno"><a class="line" href="instance_2dmac_8h.html#a6180e6e02c8b6afcdfcee35e646f095a"> 334</a></span> <span class="preprocessor">#define REG_DMAC_CHINTENCLR1 (*(RwReg8 *)0x4100A05CUL) </span></div>
|
|
<div class="line"><a name="l00335"></a><span class="lineno"><a class="line" href="instance_2dmac_8h.html#a002b7ae8bb3fbd280dbe51c78fecdafc"> 335</a></span> <span class="preprocessor">#define REG_DMAC_CHINTENSET1 (*(RwReg8 *)0x4100A05DUL) </span></div>
|
|
<div class="line"><a name="l00336"></a><span class="lineno"><a class="line" href="instance_2dmac_8h.html#ab23f513054d33d02bed93e4f57daacc6"> 336</a></span> <span class="preprocessor">#define REG_DMAC_CHINTFLAG1 (*(RwReg8 *)0x4100A05EUL) </span></div>
|
|
<div class="line"><a name="l00337"></a><span class="lineno"><a class="line" href="instance_2dmac_8h.html#ae53051d5dbe5d1548c61f38cbfca3ac4"> 337</a></span> <span class="preprocessor">#define REG_DMAC_CHSTATUS1 (*(RwReg8 *)0x4100A05FUL) </span></div>
|
|
<div class="line"><a name="l00338"></a><span class="lineno"><a class="line" href="instance_2dmac_8h.html#a088334e84569e8d10db013efca287034"> 338</a></span> <span class="preprocessor">#define REG_DMAC_CHCTRLA2 (*(RwReg *)0x4100A060UL) </span></div>
|
|
<div class="line"><a name="l00339"></a><span class="lineno"><a class="line" href="instance_2dmac_8h.html#aa69a09f1ea8e887fa36a1e366f82c970"> 339</a></span> <span class="preprocessor">#define REG_DMAC_CHCTRLB2 (*(RwReg8 *)0x4100A064UL) </span></div>
|
|
<div class="line"><a name="l00340"></a><span class="lineno"><a class="line" href="instance_2dmac_8h.html#ab08af01b472179a32197567c1ff47981"> 340</a></span> <span class="preprocessor">#define REG_DMAC_CHPRILVL2 (*(RwReg8 *)0x4100A065UL) </span></div>
|
|
<div class="line"><a name="l00341"></a><span class="lineno"><a class="line" href="instance_2dmac_8h.html#a43f0c292b14a0fe6f2c33015d9a7eb48"> 341</a></span> <span class="preprocessor">#define REG_DMAC_CHEVCTRL2 (*(RwReg8 *)0x4100A066UL) </span></div>
|
|
<div class="line"><a name="l00342"></a><span class="lineno"><a class="line" href="instance_2dmac_8h.html#a754bfc20a71f0607e2e4d516e1c2136e"> 342</a></span> <span class="preprocessor">#define REG_DMAC_CHINTENCLR2 (*(RwReg8 *)0x4100A06CUL) </span></div>
|
|
<div class="line"><a name="l00343"></a><span class="lineno"><a class="line" href="instance_2dmac_8h.html#a71e4ecd5f20606cd37202fe152811402"> 343</a></span> <span class="preprocessor">#define REG_DMAC_CHINTENSET2 (*(RwReg8 *)0x4100A06DUL) </span></div>
|
|
<div class="line"><a name="l00344"></a><span class="lineno"><a class="line" href="instance_2dmac_8h.html#a6d9e8f77bd7a6cd914f663e47b4cdd3b"> 344</a></span> <span class="preprocessor">#define REG_DMAC_CHINTFLAG2 (*(RwReg8 *)0x4100A06EUL) </span></div>
|
|
<div class="line"><a name="l00345"></a><span class="lineno"><a class="line" href="instance_2dmac_8h.html#ad1addd60a3af0c1b7539120885968ebb"> 345</a></span> <span class="preprocessor">#define REG_DMAC_CHSTATUS2 (*(RwReg8 *)0x4100A06FUL) </span></div>
|
|
<div class="line"><a name="l00346"></a><span class="lineno"><a class="line" href="instance_2dmac_8h.html#af389afcb635a3731c4ea2520aba05a29"> 346</a></span> <span class="preprocessor">#define REG_DMAC_CHCTRLA3 (*(RwReg *)0x4100A070UL) </span></div>
|
|
<div class="line"><a name="l00347"></a><span class="lineno"><a class="line" href="instance_2dmac_8h.html#a40246f2e07d0355ecf064f94525d942e"> 347</a></span> <span class="preprocessor">#define REG_DMAC_CHCTRLB3 (*(RwReg8 *)0x4100A074UL) </span></div>
|
|
<div class="line"><a name="l00348"></a><span class="lineno"><a class="line" href="instance_2dmac_8h.html#aa0fa4b6fc090762fb518bd047778fe21"> 348</a></span> <span class="preprocessor">#define REG_DMAC_CHPRILVL3 (*(RwReg8 *)0x4100A075UL) </span></div>
|
|
<div class="line"><a name="l00349"></a><span class="lineno"><a class="line" href="instance_2dmac_8h.html#a1be1b308a5c34c61c34a0e3d4f12e620"> 349</a></span> <span class="preprocessor">#define REG_DMAC_CHEVCTRL3 (*(RwReg8 *)0x4100A076UL) </span></div>
|
|
<div class="line"><a name="l00350"></a><span class="lineno"><a class="line" href="instance_2dmac_8h.html#a9b139073c64c297e11b8694c604b994c"> 350</a></span> <span class="preprocessor">#define REG_DMAC_CHINTENCLR3 (*(RwReg8 *)0x4100A07CUL) </span></div>
|
|
<div class="line"><a name="l00351"></a><span class="lineno"><a class="line" href="instance_2dmac_8h.html#a7ff385057d58da18df73430438656255"> 351</a></span> <span class="preprocessor">#define REG_DMAC_CHINTENSET3 (*(RwReg8 *)0x4100A07DUL) </span></div>
|
|
<div class="line"><a name="l00352"></a><span class="lineno"><a class="line" href="instance_2dmac_8h.html#a5c16cc04fc4f4fe9072b6da7feb74972"> 352</a></span> <span class="preprocessor">#define REG_DMAC_CHINTFLAG3 (*(RwReg8 *)0x4100A07EUL) </span></div>
|
|
<div class="line"><a name="l00353"></a><span class="lineno"><a class="line" href="instance_2dmac_8h.html#af0c319f097661f26de845b1b20a70e2a"> 353</a></span> <span class="preprocessor">#define REG_DMAC_CHSTATUS3 (*(RwReg8 *)0x4100A07FUL) </span></div>
|
|
<div class="line"><a name="l00354"></a><span class="lineno"><a class="line" href="instance_2dmac_8h.html#a3ad25032f8b5cbccfff8fc15fca85a65"> 354</a></span> <span class="preprocessor">#define REG_DMAC_CHCTRLA4 (*(RwReg *)0x4100A080UL) </span></div>
|
|
<div class="line"><a name="l00355"></a><span class="lineno"><a class="line" href="instance_2dmac_8h.html#a3e649c82a4427b68099955806c08668f"> 355</a></span> <span class="preprocessor">#define REG_DMAC_CHCTRLB4 (*(RwReg8 *)0x4100A084UL) </span></div>
|
|
<div class="line"><a name="l00356"></a><span class="lineno"><a class="line" href="instance_2dmac_8h.html#a4d71f4280994ca31f1372b6d8f7876ac"> 356</a></span> <span class="preprocessor">#define REG_DMAC_CHPRILVL4 (*(RwReg8 *)0x4100A085UL) </span></div>
|
|
<div class="line"><a name="l00357"></a><span class="lineno"><a class="line" href="instance_2dmac_8h.html#acf3a22eae3c3c83e4945b7abb432abc9"> 357</a></span> <span class="preprocessor">#define REG_DMAC_CHEVCTRL4 (*(RwReg8 *)0x4100A086UL) </span></div>
|
|
<div class="line"><a name="l00358"></a><span class="lineno"><a class="line" href="instance_2dmac_8h.html#a553ab846e32d3289f2e99cccaf0f4343"> 358</a></span> <span class="preprocessor">#define REG_DMAC_CHINTENCLR4 (*(RwReg8 *)0x4100A08CUL) </span></div>
|
|
<div class="line"><a name="l00359"></a><span class="lineno"><a class="line" href="instance_2dmac_8h.html#ad5760ff6dfc1d6fd5db5d3fa6ec1a906"> 359</a></span> <span class="preprocessor">#define REG_DMAC_CHINTENSET4 (*(RwReg8 *)0x4100A08DUL) </span></div>
|
|
<div class="line"><a name="l00360"></a><span class="lineno"><a class="line" href="instance_2dmac_8h.html#ad2ea871837847497a9f4bcb83cc86e58"> 360</a></span> <span class="preprocessor">#define REG_DMAC_CHINTFLAG4 (*(RwReg8 *)0x4100A08EUL) </span></div>
|
|
<div class="line"><a name="l00361"></a><span class="lineno"><a class="line" href="instance_2dmac_8h.html#a9b212791da5d967a526cdc2c8dda3418"> 361</a></span> <span class="preprocessor">#define REG_DMAC_CHSTATUS4 (*(RwReg8 *)0x4100A08FUL) </span></div>
|
|
<div class="line"><a name="l00362"></a><span class="lineno"><a class="line" href="instance_2dmac_8h.html#a719457a874d3f8971b3f16869cc99741"> 362</a></span> <span class="preprocessor">#define REG_DMAC_CHCTRLA5 (*(RwReg *)0x4100A090UL) </span></div>
|
|
<div class="line"><a name="l00363"></a><span class="lineno"><a class="line" href="instance_2dmac_8h.html#a91d71977e3b2ac83c13251996cf50ab1"> 363</a></span> <span class="preprocessor">#define REG_DMAC_CHCTRLB5 (*(RwReg8 *)0x4100A094UL) </span></div>
|
|
<div class="line"><a name="l00364"></a><span class="lineno"><a class="line" href="instance_2dmac_8h.html#a8d2a1d6d334261303713fb0f5bb52d6b"> 364</a></span> <span class="preprocessor">#define REG_DMAC_CHPRILVL5 (*(RwReg8 *)0x4100A095UL) </span></div>
|
|
<div class="line"><a name="l00365"></a><span class="lineno"><a class="line" href="instance_2dmac_8h.html#aa03c6226812bac16a7f15613a7ee4354"> 365</a></span> <span class="preprocessor">#define REG_DMAC_CHEVCTRL5 (*(RwReg8 *)0x4100A096UL) </span></div>
|
|
<div class="line"><a name="l00366"></a><span class="lineno"><a class="line" href="instance_2dmac_8h.html#ab363c51a83f426e3df1e5313f8a2df11"> 366</a></span> <span class="preprocessor">#define REG_DMAC_CHINTENCLR5 (*(RwReg8 *)0x4100A09CUL) </span></div>
|
|
<div class="line"><a name="l00367"></a><span class="lineno"><a class="line" href="instance_2dmac_8h.html#aa9f9a8ed660dd41329191e18c2a12a9a"> 367</a></span> <span class="preprocessor">#define REG_DMAC_CHINTENSET5 (*(RwReg8 *)0x4100A09DUL) </span></div>
|
|
<div class="line"><a name="l00368"></a><span class="lineno"><a class="line" href="instance_2dmac_8h.html#ab526d101b640054e90f59b445d77cd4e"> 368</a></span> <span class="preprocessor">#define REG_DMAC_CHINTFLAG5 (*(RwReg8 *)0x4100A09EUL) </span></div>
|
|
<div class="line"><a name="l00369"></a><span class="lineno"><a class="line" href="instance_2dmac_8h.html#a1776c9e3ac60ced70d0dfdfdee805633"> 369</a></span> <span class="preprocessor">#define REG_DMAC_CHSTATUS5 (*(RwReg8 *)0x4100A09FUL) </span></div>
|
|
<div class="line"><a name="l00370"></a><span class="lineno"><a class="line" href="instance_2dmac_8h.html#affec6e2ab9718e070fcd9f6d69d87586"> 370</a></span> <span class="preprocessor">#define REG_DMAC_CHCTRLA6 (*(RwReg *)0x4100A0A0UL) </span></div>
|
|
<div class="line"><a name="l00371"></a><span class="lineno"><a class="line" href="instance_2dmac_8h.html#a835c839f56ec54e430a8648fb119d309"> 371</a></span> <span class="preprocessor">#define REG_DMAC_CHCTRLB6 (*(RwReg8 *)0x4100A0A4UL) </span></div>
|
|
<div class="line"><a name="l00372"></a><span class="lineno"><a class="line" href="instance_2dmac_8h.html#a1227959d7366079835678dd63cf3b731"> 372</a></span> <span class="preprocessor">#define REG_DMAC_CHPRILVL6 (*(RwReg8 *)0x4100A0A5UL) </span></div>
|
|
<div class="line"><a name="l00373"></a><span class="lineno"><a class="line" href="instance_2dmac_8h.html#a3f6449038e3f2f9c5dff9bba33c7c1e3"> 373</a></span> <span class="preprocessor">#define REG_DMAC_CHEVCTRL6 (*(RwReg8 *)0x4100A0A6UL) </span></div>
|
|
<div class="line"><a name="l00374"></a><span class="lineno"><a class="line" href="instance_2dmac_8h.html#a60814da36a29acf713d9a34869e2b6a7"> 374</a></span> <span class="preprocessor">#define REG_DMAC_CHINTENCLR6 (*(RwReg8 *)0x4100A0ACUL) </span></div>
|
|
<div class="line"><a name="l00375"></a><span class="lineno"><a class="line" href="instance_2dmac_8h.html#a8ddb1d347e26885d76340de2a216c970"> 375</a></span> <span class="preprocessor">#define REG_DMAC_CHINTENSET6 (*(RwReg8 *)0x4100A0ADUL) </span></div>
|
|
<div class="line"><a name="l00376"></a><span class="lineno"><a class="line" href="instance_2dmac_8h.html#aa209a86ab51bdd5dbcc4c6d9d830b414"> 376</a></span> <span class="preprocessor">#define REG_DMAC_CHINTFLAG6 (*(RwReg8 *)0x4100A0AEUL) </span></div>
|
|
<div class="line"><a name="l00377"></a><span class="lineno"><a class="line" href="instance_2dmac_8h.html#a867e9bf2e6391f2993768c7e11bb7046"> 377</a></span> <span class="preprocessor">#define REG_DMAC_CHSTATUS6 (*(RwReg8 *)0x4100A0AFUL) </span></div>
|
|
<div class="line"><a name="l00378"></a><span class="lineno"><a class="line" href="instance_2dmac_8h.html#adfe420f4fec2070e59049601e385952b"> 378</a></span> <span class="preprocessor">#define REG_DMAC_CHCTRLA7 (*(RwReg *)0x4100A0B0UL) </span></div>
|
|
<div class="line"><a name="l00379"></a><span class="lineno"><a class="line" href="instance_2dmac_8h.html#a3684dae12e0ba9e6fcc63c5412687ab5"> 379</a></span> <span class="preprocessor">#define REG_DMAC_CHCTRLB7 (*(RwReg8 *)0x4100A0B4UL) </span></div>
|
|
<div class="line"><a name="l00380"></a><span class="lineno"><a class="line" href="instance_2dmac_8h.html#aff6f137ed6f6a18115c2aec61bc84051"> 380</a></span> <span class="preprocessor">#define REG_DMAC_CHPRILVL7 (*(RwReg8 *)0x4100A0B5UL) </span></div>
|
|
<div class="line"><a name="l00381"></a><span class="lineno"><a class="line" href="instance_2dmac_8h.html#ad1a2ee60ae56b2bcc0fb027736674a09"> 381</a></span> <span class="preprocessor">#define REG_DMAC_CHEVCTRL7 (*(RwReg8 *)0x4100A0B6UL) </span></div>
|
|
<div class="line"><a name="l00382"></a><span class="lineno"><a class="line" href="instance_2dmac_8h.html#a7bb0915bd84a248da646b3f0fd8f77d9"> 382</a></span> <span class="preprocessor">#define REG_DMAC_CHINTENCLR7 (*(RwReg8 *)0x4100A0BCUL) </span></div>
|
|
<div class="line"><a name="l00383"></a><span class="lineno"><a class="line" href="instance_2dmac_8h.html#aba71a28c6c5444940701f32833b077fd"> 383</a></span> <span class="preprocessor">#define REG_DMAC_CHINTENSET7 (*(RwReg8 *)0x4100A0BDUL) </span></div>
|
|
<div class="line"><a name="l00384"></a><span class="lineno"><a class="line" href="instance_2dmac_8h.html#a6774b74bc1ad152fc97efe4abefebd7b"> 384</a></span> <span class="preprocessor">#define REG_DMAC_CHINTFLAG7 (*(RwReg8 *)0x4100A0BEUL) </span></div>
|
|
<div class="line"><a name="l00385"></a><span class="lineno"><a class="line" href="instance_2dmac_8h.html#a04c0f45364ba3fa6723cfb70b0e86c4e"> 385</a></span> <span class="preprocessor">#define REG_DMAC_CHSTATUS7 (*(RwReg8 *)0x4100A0BFUL) </span></div>
|
|
<div class="line"><a name="l00386"></a><span class="lineno"><a class="line" href="instance_2dmac_8h.html#ae96268d0c7f83e29c9b8348783305aa2"> 386</a></span> <span class="preprocessor">#define REG_DMAC_CHCTRLA8 (*(RwReg *)0x4100A0C0UL) </span></div>
|
|
<div class="line"><a name="l00387"></a><span class="lineno"><a class="line" href="instance_2dmac_8h.html#a3068a687d3f3c63c617225ec380f4b5e"> 387</a></span> <span class="preprocessor">#define REG_DMAC_CHCTRLB8 (*(RwReg8 *)0x4100A0C4UL) </span></div>
|
|
<div class="line"><a name="l00388"></a><span class="lineno"><a class="line" href="instance_2dmac_8h.html#a177351f4a13ec629e20c5e3d4a6ac1dc"> 388</a></span> <span class="preprocessor">#define REG_DMAC_CHPRILVL8 (*(RwReg8 *)0x4100A0C5UL) </span></div>
|
|
<div class="line"><a name="l00389"></a><span class="lineno"><a class="line" href="instance_2dmac_8h.html#a1306b37e2776334c396288651648df31"> 389</a></span> <span class="preprocessor">#define REG_DMAC_CHEVCTRL8 (*(RwReg8 *)0x4100A0C6UL) </span></div>
|
|
<div class="line"><a name="l00390"></a><span class="lineno"><a class="line" href="instance_2dmac_8h.html#a6dd358fbe1070d62c05fe2350c0c332f"> 390</a></span> <span class="preprocessor">#define REG_DMAC_CHINTENCLR8 (*(RwReg8 *)0x4100A0CCUL) </span></div>
|
|
<div class="line"><a name="l00391"></a><span class="lineno"><a class="line" href="instance_2dmac_8h.html#adb5c2243e1706096dba42a2adb9b4f96"> 391</a></span> <span class="preprocessor">#define REG_DMAC_CHINTENSET8 (*(RwReg8 *)0x4100A0CDUL) </span></div>
|
|
<div class="line"><a name="l00392"></a><span class="lineno"><a class="line" href="instance_2dmac_8h.html#a105f01d63550e4ee5f0fd575665ea2d3"> 392</a></span> <span class="preprocessor">#define REG_DMAC_CHINTFLAG8 (*(RwReg8 *)0x4100A0CEUL) </span></div>
|
|
<div class="line"><a name="l00393"></a><span class="lineno"><a class="line" href="instance_2dmac_8h.html#a1e0675e84eece8edd6c51856747426ba"> 393</a></span> <span class="preprocessor">#define REG_DMAC_CHSTATUS8 (*(RwReg8 *)0x4100A0CFUL) </span></div>
|
|
<div class="line"><a name="l00394"></a><span class="lineno"><a class="line" href="instance_2dmac_8h.html#a5c64d172e64190e392a29bdf64caff19"> 394</a></span> <span class="preprocessor">#define REG_DMAC_CHCTRLA9 (*(RwReg *)0x4100A0D0UL) </span></div>
|
|
<div class="line"><a name="l00395"></a><span class="lineno"><a class="line" href="instance_2dmac_8h.html#a8adfcb00eb6c51169da7e1e3fb37d0ed"> 395</a></span> <span class="preprocessor">#define REG_DMAC_CHCTRLB9 (*(RwReg8 *)0x4100A0D4UL) </span></div>
|
|
<div class="line"><a name="l00396"></a><span class="lineno"><a class="line" href="instance_2dmac_8h.html#a4aba532fd4ef0ce46ff5a6606ca602b6"> 396</a></span> <span class="preprocessor">#define REG_DMAC_CHPRILVL9 (*(RwReg8 *)0x4100A0D5UL) </span></div>
|
|
<div class="line"><a name="l00397"></a><span class="lineno"><a class="line" href="instance_2dmac_8h.html#af0053d00f488a9c7a3623d7da1faba93"> 397</a></span> <span class="preprocessor">#define REG_DMAC_CHEVCTRL9 (*(RwReg8 *)0x4100A0D6UL) </span></div>
|
|
<div class="line"><a name="l00398"></a><span class="lineno"><a class="line" href="instance_2dmac_8h.html#a3f413d99cdbd73a9c88c821dda27174b"> 398</a></span> <span class="preprocessor">#define REG_DMAC_CHINTENCLR9 (*(RwReg8 *)0x4100A0DCUL) </span></div>
|
|
<div class="line"><a name="l00399"></a><span class="lineno"><a class="line" href="instance_2dmac_8h.html#a7f9578baa8c9d879f529b66a6566ec25"> 399</a></span> <span class="preprocessor">#define REG_DMAC_CHINTENSET9 (*(RwReg8 *)0x4100A0DDUL) </span></div>
|
|
<div class="line"><a name="l00400"></a><span class="lineno"><a class="line" href="instance_2dmac_8h.html#a9eeb773b20f42a281fccfce34f9d9c86"> 400</a></span> <span class="preprocessor">#define REG_DMAC_CHINTFLAG9 (*(RwReg8 *)0x4100A0DEUL) </span></div>
|
|
<div class="line"><a name="l00401"></a><span class="lineno"><a class="line" href="instance_2dmac_8h.html#a7c507cbdb0ee7e28c37873bdc81a52be"> 401</a></span> <span class="preprocessor">#define REG_DMAC_CHSTATUS9 (*(RwReg8 *)0x4100A0DFUL) </span></div>
|
|
<div class="line"><a name="l00402"></a><span class="lineno"><a class="line" href="instance_2dmac_8h.html#a6d4e4264e48788dfa410344b94b8b180"> 402</a></span> <span class="preprocessor">#define REG_DMAC_CHCTRLA10 (*(RwReg *)0x4100A0E0UL) </span></div>
|
|
<div class="line"><a name="l00403"></a><span class="lineno"><a class="line" href="instance_2dmac_8h.html#a381abba6f00dec72af48c548bac4596e"> 403</a></span> <span class="preprocessor">#define REG_DMAC_CHCTRLB10 (*(RwReg8 *)0x4100A0E4UL) </span></div>
|
|
<div class="line"><a name="l00404"></a><span class="lineno"><a class="line" href="instance_2dmac_8h.html#a73672c693e8d1e55619bb452c3049a73"> 404</a></span> <span class="preprocessor">#define REG_DMAC_CHPRILVL10 (*(RwReg8 *)0x4100A0E5UL) </span></div>
|
|
<div class="line"><a name="l00405"></a><span class="lineno"><a class="line" href="instance_2dmac_8h.html#a7e7dd3dfbf0a12d5cb6a77f65fe8bcc3"> 405</a></span> <span class="preprocessor">#define REG_DMAC_CHEVCTRL10 (*(RwReg8 *)0x4100A0E6UL) </span></div>
|
|
<div class="line"><a name="l00406"></a><span class="lineno"><a class="line" href="instance_2dmac_8h.html#a77aa20fdb27303ea4830de228f0f778f"> 406</a></span> <span class="preprocessor">#define REG_DMAC_CHINTENCLR10 (*(RwReg8 *)0x4100A0ECUL) </span></div>
|
|
<div class="line"><a name="l00407"></a><span class="lineno"><a class="line" href="instance_2dmac_8h.html#a2e85b158b5a9afcaec38fcecd5c8a92d"> 407</a></span> <span class="preprocessor">#define REG_DMAC_CHINTENSET10 (*(RwReg8 *)0x4100A0EDUL) </span></div>
|
|
<div class="line"><a name="l00408"></a><span class="lineno"><a class="line" href="instance_2dmac_8h.html#a6769300cb46df86c53363b96503ad0df"> 408</a></span> <span class="preprocessor">#define REG_DMAC_CHINTFLAG10 (*(RwReg8 *)0x4100A0EEUL) </span></div>
|
|
<div class="line"><a name="l00409"></a><span class="lineno"><a class="line" href="instance_2dmac_8h.html#a0b332042ebe3a4e0279554ecf9d29d51"> 409</a></span> <span class="preprocessor">#define REG_DMAC_CHSTATUS10 (*(RwReg8 *)0x4100A0EFUL) </span></div>
|
|
<div class="line"><a name="l00410"></a><span class="lineno"><a class="line" href="instance_2dmac_8h.html#af21be2650920dd28f8ef88a54b016dce"> 410</a></span> <span class="preprocessor">#define REG_DMAC_CHCTRLA11 (*(RwReg *)0x4100A0F0UL) </span></div>
|
|
<div class="line"><a name="l00411"></a><span class="lineno"><a class="line" href="instance_2dmac_8h.html#a84dc88eaab63759e70e96c3a727b58d3"> 411</a></span> <span class="preprocessor">#define REG_DMAC_CHCTRLB11 (*(RwReg8 *)0x4100A0F4UL) </span></div>
|
|
<div class="line"><a name="l00412"></a><span class="lineno"><a class="line" href="instance_2dmac_8h.html#aaf93be17a7be5f26ad1be9edbc09a569"> 412</a></span> <span class="preprocessor">#define REG_DMAC_CHPRILVL11 (*(RwReg8 *)0x4100A0F5UL) </span></div>
|
|
<div class="line"><a name="l00413"></a><span class="lineno"><a class="line" href="instance_2dmac_8h.html#ac90f99e37a5cc1466fdf51ccdd8d7f60"> 413</a></span> <span class="preprocessor">#define REG_DMAC_CHEVCTRL11 (*(RwReg8 *)0x4100A0F6UL) </span></div>
|
|
<div class="line"><a name="l00414"></a><span class="lineno"><a class="line" href="instance_2dmac_8h.html#a571befb2f946e576078acd29a2718660"> 414</a></span> <span class="preprocessor">#define REG_DMAC_CHINTENCLR11 (*(RwReg8 *)0x4100A0FCUL) </span></div>
|
|
<div class="line"><a name="l00415"></a><span class="lineno"><a class="line" href="instance_2dmac_8h.html#a26f9402f3ff7a82324af9c36abe6b945"> 415</a></span> <span class="preprocessor">#define REG_DMAC_CHINTENSET11 (*(RwReg8 *)0x4100A0FDUL) </span></div>
|
|
<div class="line"><a name="l00416"></a><span class="lineno"><a class="line" href="instance_2dmac_8h.html#aefc421c693a5e0ac34b6ee007f1b8157"> 416</a></span> <span class="preprocessor">#define REG_DMAC_CHINTFLAG11 (*(RwReg8 *)0x4100A0FEUL) </span></div>
|
|
<div class="line"><a name="l00417"></a><span class="lineno"><a class="line" href="instance_2dmac_8h.html#a4980dc5f5a23c7e36ee979c172c3d832"> 417</a></span> <span class="preprocessor">#define REG_DMAC_CHSTATUS11 (*(RwReg8 *)0x4100A0FFUL) </span></div>
|
|
<div class="line"><a name="l00418"></a><span class="lineno"><a class="line" href="instance_2dmac_8h.html#a40272582f200ff6e7529768b41e85120"> 418</a></span> <span class="preprocessor">#define REG_DMAC_CHCTRLA12 (*(RwReg *)0x4100A100UL) </span></div>
|
|
<div class="line"><a name="l00419"></a><span class="lineno"><a class="line" href="instance_2dmac_8h.html#a21af3e0db1134cfc49752dc84b2bbf84"> 419</a></span> <span class="preprocessor">#define REG_DMAC_CHCTRLB12 (*(RwReg8 *)0x4100A104UL) </span></div>
|
|
<div class="line"><a name="l00420"></a><span class="lineno"><a class="line" href="instance_2dmac_8h.html#a7f25c3dd7a2a9723dd6b970dfe520a2a"> 420</a></span> <span class="preprocessor">#define REG_DMAC_CHPRILVL12 (*(RwReg8 *)0x4100A105UL) </span></div>
|
|
<div class="line"><a name="l00421"></a><span class="lineno"><a class="line" href="instance_2dmac_8h.html#abbd92512e555c75b2babb58b240eb016"> 421</a></span> <span class="preprocessor">#define REG_DMAC_CHEVCTRL12 (*(RwReg8 *)0x4100A106UL) </span></div>
|
|
<div class="line"><a name="l00422"></a><span class="lineno"><a class="line" href="instance_2dmac_8h.html#a5c5e05be568bb21b9cf4dbca9bb7a86f"> 422</a></span> <span class="preprocessor">#define REG_DMAC_CHINTENCLR12 (*(RwReg8 *)0x4100A10CUL) </span></div>
|
|
<div class="line"><a name="l00423"></a><span class="lineno"><a class="line" href="instance_2dmac_8h.html#a0e107bcc14f8c4e2f78a1935db6d9b8c"> 423</a></span> <span class="preprocessor">#define REG_DMAC_CHINTENSET12 (*(RwReg8 *)0x4100A10DUL) </span></div>
|
|
<div class="line"><a name="l00424"></a><span class="lineno"><a class="line" href="instance_2dmac_8h.html#a008a1777535a9a6198be4a4ed5e796cd"> 424</a></span> <span class="preprocessor">#define REG_DMAC_CHINTFLAG12 (*(RwReg8 *)0x4100A10EUL) </span></div>
|
|
<div class="line"><a name="l00425"></a><span class="lineno"><a class="line" href="instance_2dmac_8h.html#ad98a8fc6235fb4c14fc36cee32ce235b"> 425</a></span> <span class="preprocessor">#define REG_DMAC_CHSTATUS12 (*(RwReg8 *)0x4100A10FUL) </span></div>
|
|
<div class="line"><a name="l00426"></a><span class="lineno"><a class="line" href="instance_2dmac_8h.html#a947773da07c7914173911133c5f67692"> 426</a></span> <span class="preprocessor">#define REG_DMAC_CHCTRLA13 (*(RwReg *)0x4100A110UL) </span></div>
|
|
<div class="line"><a name="l00427"></a><span class="lineno"><a class="line" href="instance_2dmac_8h.html#a59d51276e22be2fe22a2bbd4a49920c6"> 427</a></span> <span class="preprocessor">#define REG_DMAC_CHCTRLB13 (*(RwReg8 *)0x4100A114UL) </span></div>
|
|
<div class="line"><a name="l00428"></a><span class="lineno"><a class="line" href="instance_2dmac_8h.html#adc29f7c32efc460bd67aaf042362ba86"> 428</a></span> <span class="preprocessor">#define REG_DMAC_CHPRILVL13 (*(RwReg8 *)0x4100A115UL) </span></div>
|
|
<div class="line"><a name="l00429"></a><span class="lineno"><a class="line" href="instance_2dmac_8h.html#ae4d1ab9a5a1e9755fa6245da3da03e39"> 429</a></span> <span class="preprocessor">#define REG_DMAC_CHEVCTRL13 (*(RwReg8 *)0x4100A116UL) </span></div>
|
|
<div class="line"><a name="l00430"></a><span class="lineno"><a class="line" href="instance_2dmac_8h.html#a462b8b89b62c8b4b45dc49a481a66d4b"> 430</a></span> <span class="preprocessor">#define REG_DMAC_CHINTENCLR13 (*(RwReg8 *)0x4100A11CUL) </span></div>
|
|
<div class="line"><a name="l00431"></a><span class="lineno"><a class="line" href="instance_2dmac_8h.html#a5ba5521d7896485e5a2ed7fc549b3462"> 431</a></span> <span class="preprocessor">#define REG_DMAC_CHINTENSET13 (*(RwReg8 *)0x4100A11DUL) </span></div>
|
|
<div class="line"><a name="l00432"></a><span class="lineno"><a class="line" href="instance_2dmac_8h.html#a2e04cf425581a811f4454621390fe14c"> 432</a></span> <span class="preprocessor">#define REG_DMAC_CHINTFLAG13 (*(RwReg8 *)0x4100A11EUL) </span></div>
|
|
<div class="line"><a name="l00433"></a><span class="lineno"><a class="line" href="instance_2dmac_8h.html#a29c733577fa8d2055e4bd948b0451bbe"> 433</a></span> <span class="preprocessor">#define REG_DMAC_CHSTATUS13 (*(RwReg8 *)0x4100A11FUL) </span></div>
|
|
<div class="line"><a name="l00434"></a><span class="lineno"><a class="line" href="instance_2dmac_8h.html#afa9c372900cded50a93737f82a6a9980"> 434</a></span> <span class="preprocessor">#define REG_DMAC_CHCTRLA14 (*(RwReg *)0x4100A120UL) </span></div>
|
|
<div class="line"><a name="l00435"></a><span class="lineno"><a class="line" href="instance_2dmac_8h.html#a768152a86e1cf7b3e86b6ffe6801d4f6"> 435</a></span> <span class="preprocessor">#define REG_DMAC_CHCTRLB14 (*(RwReg8 *)0x4100A124UL) </span></div>
|
|
<div class="line"><a name="l00436"></a><span class="lineno"><a class="line" href="instance_2dmac_8h.html#aa661a47e44a19b1e76c6a5278ce9903e"> 436</a></span> <span class="preprocessor">#define REG_DMAC_CHPRILVL14 (*(RwReg8 *)0x4100A125UL) </span></div>
|
|
<div class="line"><a name="l00437"></a><span class="lineno"><a class="line" href="instance_2dmac_8h.html#a5e8d74b37a52f1e19bd0ddcc2ba4c25c"> 437</a></span> <span class="preprocessor">#define REG_DMAC_CHEVCTRL14 (*(RwReg8 *)0x4100A126UL) </span></div>
|
|
<div class="line"><a name="l00438"></a><span class="lineno"><a class="line" href="instance_2dmac_8h.html#abac369119281573cf5a2609453988fa5"> 438</a></span> <span class="preprocessor">#define REG_DMAC_CHINTENCLR14 (*(RwReg8 *)0x4100A12CUL) </span></div>
|
|
<div class="line"><a name="l00439"></a><span class="lineno"><a class="line" href="instance_2dmac_8h.html#a477e12b41d1edb03043b06cb07c23f46"> 439</a></span> <span class="preprocessor">#define REG_DMAC_CHINTENSET14 (*(RwReg8 *)0x4100A12DUL) </span></div>
|
|
<div class="line"><a name="l00440"></a><span class="lineno"><a class="line" href="instance_2dmac_8h.html#a237d9b9a0e62ff4c6b46df361ff2fb94"> 440</a></span> <span class="preprocessor">#define REG_DMAC_CHINTFLAG14 (*(RwReg8 *)0x4100A12EUL) </span></div>
|
|
<div class="line"><a name="l00441"></a><span class="lineno"><a class="line" href="instance_2dmac_8h.html#a1db5415eea95c54f4ec98ddf1f0f2e62"> 441</a></span> <span class="preprocessor">#define REG_DMAC_CHSTATUS14 (*(RwReg8 *)0x4100A12FUL) </span></div>
|
|
<div class="line"><a name="l00442"></a><span class="lineno"><a class="line" href="instance_2dmac_8h.html#a31e033962dd8f1b798ed209044e5df73"> 442</a></span> <span class="preprocessor">#define REG_DMAC_CHCTRLA15 (*(RwReg *)0x4100A130UL) </span></div>
|
|
<div class="line"><a name="l00443"></a><span class="lineno"><a class="line" href="instance_2dmac_8h.html#abe162a198e90390dfd51618f7c3186f5"> 443</a></span> <span class="preprocessor">#define REG_DMAC_CHCTRLB15 (*(RwReg8 *)0x4100A134UL) </span></div>
|
|
<div class="line"><a name="l00444"></a><span class="lineno"><a class="line" href="instance_2dmac_8h.html#a4a44e52ce066379ff9b80fd9e6e70cd9"> 444</a></span> <span class="preprocessor">#define REG_DMAC_CHPRILVL15 (*(RwReg8 *)0x4100A135UL) </span></div>
|
|
<div class="line"><a name="l00445"></a><span class="lineno"><a class="line" href="instance_2dmac_8h.html#a106a5cf11bbe86602b87600dd399f680"> 445</a></span> <span class="preprocessor">#define REG_DMAC_CHEVCTRL15 (*(RwReg8 *)0x4100A136UL) </span></div>
|
|
<div class="line"><a name="l00446"></a><span class="lineno"><a class="line" href="instance_2dmac_8h.html#a3e82541cb5a10b5c75b2fc8f116cf492"> 446</a></span> <span class="preprocessor">#define REG_DMAC_CHINTENCLR15 (*(RwReg8 *)0x4100A13CUL) </span></div>
|
|
<div class="line"><a name="l00447"></a><span class="lineno"><a class="line" href="instance_2dmac_8h.html#a8efc8eff29921011e8b2d35ba5882bfd"> 447</a></span> <span class="preprocessor">#define REG_DMAC_CHINTENSET15 (*(RwReg8 *)0x4100A13DUL) </span></div>
|
|
<div class="line"><a name="l00448"></a><span class="lineno"><a class="line" href="instance_2dmac_8h.html#aba074178325793f24e3fa7f0b692fdd4"> 448</a></span> <span class="preprocessor">#define REG_DMAC_CHINTFLAG15 (*(RwReg8 *)0x4100A13EUL) </span></div>
|
|
<div class="line"><a name="l00449"></a><span class="lineno"><a class="line" href="instance_2dmac_8h.html#ac2fe1d63d81b765994612c3b41b605c4"> 449</a></span> <span class="preprocessor">#define REG_DMAC_CHSTATUS15 (*(RwReg8 *)0x4100A13FUL) </span></div>
|
|
<div class="line"><a name="l00450"></a><span class="lineno"><a class="line" href="instance_2dmac_8h.html#a18b4c204ef35e4f99793e6beb24890c2"> 450</a></span> <span class="preprocessor">#define REG_DMAC_CHCTRLA16 (*(RwReg *)0x4100A140UL) </span></div>
|
|
<div class="line"><a name="l00451"></a><span class="lineno"><a class="line" href="instance_2dmac_8h.html#a25aad210bc6d9d57f8e1dbf4a0aa7df6"> 451</a></span> <span class="preprocessor">#define REG_DMAC_CHCTRLB16 (*(RwReg8 *)0x4100A144UL) </span></div>
|
|
<div class="line"><a name="l00452"></a><span class="lineno"><a class="line" href="instance_2dmac_8h.html#a9a1eb99190b77bbd70b4931ef7b904a6"> 452</a></span> <span class="preprocessor">#define REG_DMAC_CHPRILVL16 (*(RwReg8 *)0x4100A145UL) </span></div>
|
|
<div class="line"><a name="l00453"></a><span class="lineno"><a class="line" href="instance_2dmac_8h.html#a0cfce420389cd01b7349946ac39bc012"> 453</a></span> <span class="preprocessor">#define REG_DMAC_CHEVCTRL16 (*(RwReg8 *)0x4100A146UL) </span></div>
|
|
<div class="line"><a name="l00454"></a><span class="lineno"><a class="line" href="instance_2dmac_8h.html#af22ff924fa7f7d9b4e4ea7fc9d067779"> 454</a></span> <span class="preprocessor">#define REG_DMAC_CHINTENCLR16 (*(RwReg8 *)0x4100A14CUL) </span></div>
|
|
<div class="line"><a name="l00455"></a><span class="lineno"><a class="line" href="instance_2dmac_8h.html#a3032d1605b4df5a5211e9076fbc283bf"> 455</a></span> <span class="preprocessor">#define REG_DMAC_CHINTENSET16 (*(RwReg8 *)0x4100A14DUL) </span></div>
|
|
<div class="line"><a name="l00456"></a><span class="lineno"><a class="line" href="instance_2dmac_8h.html#a3be397ced6360a9c862909b2e99d9979"> 456</a></span> <span class="preprocessor">#define REG_DMAC_CHINTFLAG16 (*(RwReg8 *)0x4100A14EUL) </span></div>
|
|
<div class="line"><a name="l00457"></a><span class="lineno"><a class="line" href="instance_2dmac_8h.html#aade36cf5ed9160aca02fe12b6ff9d9fd"> 457</a></span> <span class="preprocessor">#define REG_DMAC_CHSTATUS16 (*(RwReg8 *)0x4100A14FUL) </span></div>
|
|
<div class="line"><a name="l00458"></a><span class="lineno"><a class="line" href="instance_2dmac_8h.html#a79146cf18bde4c8ab31b9f0243faedd1"> 458</a></span> <span class="preprocessor">#define REG_DMAC_CHCTRLA17 (*(RwReg *)0x4100A150UL) </span></div>
|
|
<div class="line"><a name="l00459"></a><span class="lineno"><a class="line" href="instance_2dmac_8h.html#ad8a4f393bab19e67d6e49fde267d6bc5"> 459</a></span> <span class="preprocessor">#define REG_DMAC_CHCTRLB17 (*(RwReg8 *)0x4100A154UL) </span></div>
|
|
<div class="line"><a name="l00460"></a><span class="lineno"><a class="line" href="instance_2dmac_8h.html#ab0eafc548bb251e98f426e192947d6b9"> 460</a></span> <span class="preprocessor">#define REG_DMAC_CHPRILVL17 (*(RwReg8 *)0x4100A155UL) </span></div>
|
|
<div class="line"><a name="l00461"></a><span class="lineno"><a class="line" href="instance_2dmac_8h.html#af95104b69db5974a683e3f6f1c104759"> 461</a></span> <span class="preprocessor">#define REG_DMAC_CHEVCTRL17 (*(RwReg8 *)0x4100A156UL) </span></div>
|
|
<div class="line"><a name="l00462"></a><span class="lineno"><a class="line" href="instance_2dmac_8h.html#a0b3f107ec528f048573ba557023d3ac4"> 462</a></span> <span class="preprocessor">#define REG_DMAC_CHINTENCLR17 (*(RwReg8 *)0x4100A15CUL) </span></div>
|
|
<div class="line"><a name="l00463"></a><span class="lineno"><a class="line" href="instance_2dmac_8h.html#aef3f7a8233af3b29629bf5c6af5e34cd"> 463</a></span> <span class="preprocessor">#define REG_DMAC_CHINTENSET17 (*(RwReg8 *)0x4100A15DUL) </span></div>
|
|
<div class="line"><a name="l00464"></a><span class="lineno"><a class="line" href="instance_2dmac_8h.html#a6ad266c2e58b24362371034ca221bf50"> 464</a></span> <span class="preprocessor">#define REG_DMAC_CHINTFLAG17 (*(RwReg8 *)0x4100A15EUL) </span></div>
|
|
<div class="line"><a name="l00465"></a><span class="lineno"><a class="line" href="instance_2dmac_8h.html#a09b526515a03d347cd44c3f8184c4639"> 465</a></span> <span class="preprocessor">#define REG_DMAC_CHSTATUS17 (*(RwReg8 *)0x4100A15FUL) </span></div>
|
|
<div class="line"><a name="l00466"></a><span class="lineno"><a class="line" href="instance_2dmac_8h.html#ae518c5aff937b73dc635b24a616873a5"> 466</a></span> <span class="preprocessor">#define REG_DMAC_CHCTRLA18 (*(RwReg *)0x4100A160UL) </span></div>
|
|
<div class="line"><a name="l00467"></a><span class="lineno"><a class="line" href="instance_2dmac_8h.html#a00ffb05ba10d275ff8809a31f13c54f1"> 467</a></span> <span class="preprocessor">#define REG_DMAC_CHCTRLB18 (*(RwReg8 *)0x4100A164UL) </span></div>
|
|
<div class="line"><a name="l00468"></a><span class="lineno"><a class="line" href="instance_2dmac_8h.html#a7ba42dd27f3540fa8b0ff40a4c950c43"> 468</a></span> <span class="preprocessor">#define REG_DMAC_CHPRILVL18 (*(RwReg8 *)0x4100A165UL) </span></div>
|
|
<div class="line"><a name="l00469"></a><span class="lineno"><a class="line" href="instance_2dmac_8h.html#a19b47ae015f9568c03be248d6ee2f7ee"> 469</a></span> <span class="preprocessor">#define REG_DMAC_CHEVCTRL18 (*(RwReg8 *)0x4100A166UL) </span></div>
|
|
<div class="line"><a name="l00470"></a><span class="lineno"><a class="line" href="instance_2dmac_8h.html#ad6f34b230adf4fd8e2e32843ce22b572"> 470</a></span> <span class="preprocessor">#define REG_DMAC_CHINTENCLR18 (*(RwReg8 *)0x4100A16CUL) </span></div>
|
|
<div class="line"><a name="l00471"></a><span class="lineno"><a class="line" href="instance_2dmac_8h.html#af6895a67d31bdebb0fccf2f52098903b"> 471</a></span> <span class="preprocessor">#define REG_DMAC_CHINTENSET18 (*(RwReg8 *)0x4100A16DUL) </span></div>
|
|
<div class="line"><a name="l00472"></a><span class="lineno"><a class="line" href="instance_2dmac_8h.html#a3be3d11681a6e940a162c5177e2c861a"> 472</a></span> <span class="preprocessor">#define REG_DMAC_CHINTFLAG18 (*(RwReg8 *)0x4100A16EUL) </span></div>
|
|
<div class="line"><a name="l00473"></a><span class="lineno"><a class="line" href="instance_2dmac_8h.html#a32ccc75ab1262ec5a771d927d7589f1f"> 473</a></span> <span class="preprocessor">#define REG_DMAC_CHSTATUS18 (*(RwReg8 *)0x4100A16FUL) </span></div>
|
|
<div class="line"><a name="l00474"></a><span class="lineno"><a class="line" href="instance_2dmac_8h.html#ac4493e95b31712b5ce5a44c9b5463121"> 474</a></span> <span class="preprocessor">#define REG_DMAC_CHCTRLA19 (*(RwReg *)0x4100A170UL) </span></div>
|
|
<div class="line"><a name="l00475"></a><span class="lineno"><a class="line" href="instance_2dmac_8h.html#a8961eb5ac88d2ed6c6c700527baea83a"> 475</a></span> <span class="preprocessor">#define REG_DMAC_CHCTRLB19 (*(RwReg8 *)0x4100A174UL) </span></div>
|
|
<div class="line"><a name="l00476"></a><span class="lineno"><a class="line" href="instance_2dmac_8h.html#a8aa412423e2194c34f4cb3909b5bc92d"> 476</a></span> <span class="preprocessor">#define REG_DMAC_CHPRILVL19 (*(RwReg8 *)0x4100A175UL) </span></div>
|
|
<div class="line"><a name="l00477"></a><span class="lineno"><a class="line" href="instance_2dmac_8h.html#adb06222ff877b35f7f89626e6004d47f"> 477</a></span> <span class="preprocessor">#define REG_DMAC_CHEVCTRL19 (*(RwReg8 *)0x4100A176UL) </span></div>
|
|
<div class="line"><a name="l00478"></a><span class="lineno"><a class="line" href="instance_2dmac_8h.html#afdfb8b7aabeebd2915d719b35a1a115d"> 478</a></span> <span class="preprocessor">#define REG_DMAC_CHINTENCLR19 (*(RwReg8 *)0x4100A17CUL) </span></div>
|
|
<div class="line"><a name="l00479"></a><span class="lineno"><a class="line" href="instance_2dmac_8h.html#a5caa3be6247bc085c16e2903865d20ae"> 479</a></span> <span class="preprocessor">#define REG_DMAC_CHINTENSET19 (*(RwReg8 *)0x4100A17DUL) </span></div>
|
|
<div class="line"><a name="l00480"></a><span class="lineno"><a class="line" href="instance_2dmac_8h.html#a0b42234b10129d905c19f51f95ae3884"> 480</a></span> <span class="preprocessor">#define REG_DMAC_CHINTFLAG19 (*(RwReg8 *)0x4100A17EUL) </span></div>
|
|
<div class="line"><a name="l00481"></a><span class="lineno"><a class="line" href="instance_2dmac_8h.html#adb224ad6c381e2b805b928e162bee08d"> 481</a></span> <span class="preprocessor">#define REG_DMAC_CHSTATUS19 (*(RwReg8 *)0x4100A17FUL) </span></div>
|
|
<div class="line"><a name="l00482"></a><span class="lineno"><a class="line" href="instance_2dmac_8h.html#a3910cfece05b491de07bbc9d98aeb5f1"> 482</a></span> <span class="preprocessor">#define REG_DMAC_CHCTRLA20 (*(RwReg *)0x4100A180UL) </span></div>
|
|
<div class="line"><a name="l00483"></a><span class="lineno"><a class="line" href="instance_2dmac_8h.html#a8e1c138bb7cc3cbd3e9a934ea96820e9"> 483</a></span> <span class="preprocessor">#define REG_DMAC_CHCTRLB20 (*(RwReg8 *)0x4100A184UL) </span></div>
|
|
<div class="line"><a name="l00484"></a><span class="lineno"><a class="line" href="instance_2dmac_8h.html#ad3add1369fe02d5615e10d7dfcf966e1"> 484</a></span> <span class="preprocessor">#define REG_DMAC_CHPRILVL20 (*(RwReg8 *)0x4100A185UL) </span></div>
|
|
<div class="line"><a name="l00485"></a><span class="lineno"><a class="line" href="instance_2dmac_8h.html#a71aa86cdb3cee80a364cccdada3f4b26"> 485</a></span> <span class="preprocessor">#define REG_DMAC_CHEVCTRL20 (*(RwReg8 *)0x4100A186UL) </span></div>
|
|
<div class="line"><a name="l00486"></a><span class="lineno"><a class="line" href="instance_2dmac_8h.html#a5dae6496654006b5df22036de157578b"> 486</a></span> <span class="preprocessor">#define REG_DMAC_CHINTENCLR20 (*(RwReg8 *)0x4100A18CUL) </span></div>
|
|
<div class="line"><a name="l00487"></a><span class="lineno"><a class="line" href="instance_2dmac_8h.html#abc2b9c70d7502ed82307bf9230932bac"> 487</a></span> <span class="preprocessor">#define REG_DMAC_CHINTENSET20 (*(RwReg8 *)0x4100A18DUL) </span></div>
|
|
<div class="line"><a name="l00488"></a><span class="lineno"><a class="line" href="instance_2dmac_8h.html#af09e5f304d4f6fc491b898a11a6068c3"> 488</a></span> <span class="preprocessor">#define REG_DMAC_CHINTFLAG20 (*(RwReg8 *)0x4100A18EUL) </span></div>
|
|
<div class="line"><a name="l00489"></a><span class="lineno"><a class="line" href="instance_2dmac_8h.html#a1063b716016505d8644c4d4445b6b8dd"> 489</a></span> <span class="preprocessor">#define REG_DMAC_CHSTATUS20 (*(RwReg8 *)0x4100A18FUL) </span></div>
|
|
<div class="line"><a name="l00490"></a><span class="lineno"><a class="line" href="instance_2dmac_8h.html#a4e0cfe0296c19611396b4e3f144ba48b"> 490</a></span> <span class="preprocessor">#define REG_DMAC_CHCTRLA21 (*(RwReg *)0x4100A190UL) </span></div>
|
|
<div class="line"><a name="l00491"></a><span class="lineno"><a class="line" href="instance_2dmac_8h.html#a8f1fd7fa8069696ef674249525492d3f"> 491</a></span> <span class="preprocessor">#define REG_DMAC_CHCTRLB21 (*(RwReg8 *)0x4100A194UL) </span></div>
|
|
<div class="line"><a name="l00492"></a><span class="lineno"><a class="line" href="instance_2dmac_8h.html#a26a3ff08520d4f527938aa126c7a82da"> 492</a></span> <span class="preprocessor">#define REG_DMAC_CHPRILVL21 (*(RwReg8 *)0x4100A195UL) </span></div>
|
|
<div class="line"><a name="l00493"></a><span class="lineno"><a class="line" href="instance_2dmac_8h.html#a8325fc5027206fe3c5495cb15006d518"> 493</a></span> <span class="preprocessor">#define REG_DMAC_CHEVCTRL21 (*(RwReg8 *)0x4100A196UL) </span></div>
|
|
<div class="line"><a name="l00494"></a><span class="lineno"><a class="line" href="instance_2dmac_8h.html#aaea58f5d75db78215da1591d264d4e8b"> 494</a></span> <span class="preprocessor">#define REG_DMAC_CHINTENCLR21 (*(RwReg8 *)0x4100A19CUL) </span></div>
|
|
<div class="line"><a name="l00495"></a><span class="lineno"><a class="line" href="instance_2dmac_8h.html#a07722d35fb7019fb1363a55988f83d0d"> 495</a></span> <span class="preprocessor">#define REG_DMAC_CHINTENSET21 (*(RwReg8 *)0x4100A19DUL) </span></div>
|
|
<div class="line"><a name="l00496"></a><span class="lineno"><a class="line" href="instance_2dmac_8h.html#a14a78605d45793141984e0e7076a112d"> 496</a></span> <span class="preprocessor">#define REG_DMAC_CHINTFLAG21 (*(RwReg8 *)0x4100A19EUL) </span></div>
|
|
<div class="line"><a name="l00497"></a><span class="lineno"><a class="line" href="instance_2dmac_8h.html#a2d6007d99ff29c6567749a255e2edfa8"> 497</a></span> <span class="preprocessor">#define REG_DMAC_CHSTATUS21 (*(RwReg8 *)0x4100A19FUL) </span></div>
|
|
<div class="line"><a name="l00498"></a><span class="lineno"><a class="line" href="instance_2dmac_8h.html#aa0b72fed5a36b0960a7373578505b662"> 498</a></span> <span class="preprocessor">#define REG_DMAC_CHCTRLA22 (*(RwReg *)0x4100A1A0UL) </span></div>
|
|
<div class="line"><a name="l00499"></a><span class="lineno"><a class="line" href="instance_2dmac_8h.html#a064f68afa05de8c07e555afe26bdb915"> 499</a></span> <span class="preprocessor">#define REG_DMAC_CHCTRLB22 (*(RwReg8 *)0x4100A1A4UL) </span></div>
|
|
<div class="line"><a name="l00500"></a><span class="lineno"><a class="line" href="instance_2dmac_8h.html#ad4a6841bbfb3acc9c2a1f9bfd9a402a2"> 500</a></span> <span class="preprocessor">#define REG_DMAC_CHPRILVL22 (*(RwReg8 *)0x4100A1A5UL) </span></div>
|
|
<div class="line"><a name="l00501"></a><span class="lineno"><a class="line" href="instance_2dmac_8h.html#a87a9ec83ad9538e8f8723abda7ccce62"> 501</a></span> <span class="preprocessor">#define REG_DMAC_CHEVCTRL22 (*(RwReg8 *)0x4100A1A6UL) </span></div>
|
|
<div class="line"><a name="l00502"></a><span class="lineno"><a class="line" href="instance_2dmac_8h.html#ae973ae375dfbeac6dfb3c3ca626a322a"> 502</a></span> <span class="preprocessor">#define REG_DMAC_CHINTENCLR22 (*(RwReg8 *)0x4100A1ACUL) </span></div>
|
|
<div class="line"><a name="l00503"></a><span class="lineno"><a class="line" href="instance_2dmac_8h.html#aae1625c31b0b75fbd439aeb24376709d"> 503</a></span> <span class="preprocessor">#define REG_DMAC_CHINTENSET22 (*(RwReg8 *)0x4100A1ADUL) </span></div>
|
|
<div class="line"><a name="l00504"></a><span class="lineno"><a class="line" href="instance_2dmac_8h.html#a17ffc932ddcc7f2a8109b4aeb65f1ccc"> 504</a></span> <span class="preprocessor">#define REG_DMAC_CHINTFLAG22 (*(RwReg8 *)0x4100A1AEUL) </span></div>
|
|
<div class="line"><a name="l00505"></a><span class="lineno"><a class="line" href="instance_2dmac_8h.html#a5bf4a712e733f8f651fd75dbdd8e2ea0"> 505</a></span> <span class="preprocessor">#define REG_DMAC_CHSTATUS22 (*(RwReg8 *)0x4100A1AFUL) </span></div>
|
|
<div class="line"><a name="l00506"></a><span class="lineno"><a class="line" href="instance_2dmac_8h.html#a0aaff99ddc6a232f8be7fcf6d94a379d"> 506</a></span> <span class="preprocessor">#define REG_DMAC_CHCTRLA23 (*(RwReg *)0x4100A1B0UL) </span></div>
|
|
<div class="line"><a name="l00507"></a><span class="lineno"><a class="line" href="instance_2dmac_8h.html#ad28603af4d7b50f36c1c5a475d0d9c29"> 507</a></span> <span class="preprocessor">#define REG_DMAC_CHCTRLB23 (*(RwReg8 *)0x4100A1B4UL) </span></div>
|
|
<div class="line"><a name="l00508"></a><span class="lineno"><a class="line" href="instance_2dmac_8h.html#a8c33c357c145b11eb0d2ef648f480d23"> 508</a></span> <span class="preprocessor">#define REG_DMAC_CHPRILVL23 (*(RwReg8 *)0x4100A1B5UL) </span></div>
|
|
<div class="line"><a name="l00509"></a><span class="lineno"><a class="line" href="instance_2dmac_8h.html#a36af1abc9b3ad5d14d17c63fedb51466"> 509</a></span> <span class="preprocessor">#define REG_DMAC_CHEVCTRL23 (*(RwReg8 *)0x4100A1B6UL) </span></div>
|
|
<div class="line"><a name="l00510"></a><span class="lineno"><a class="line" href="instance_2dmac_8h.html#a979daab958c28c15de8e513aec669bd3"> 510</a></span> <span class="preprocessor">#define REG_DMAC_CHINTENCLR23 (*(RwReg8 *)0x4100A1BCUL) </span></div>
|
|
<div class="line"><a name="l00511"></a><span class="lineno"><a class="line" href="instance_2dmac_8h.html#a599aaaffff56a79126e5673aeb70fe59"> 511</a></span> <span class="preprocessor">#define REG_DMAC_CHINTENSET23 (*(RwReg8 *)0x4100A1BDUL) </span></div>
|
|
<div class="line"><a name="l00512"></a><span class="lineno"><a class="line" href="instance_2dmac_8h.html#aa6c3af080e0ad6e639fcaaa6e74a91e6"> 512</a></span> <span class="preprocessor">#define REG_DMAC_CHINTFLAG23 (*(RwReg8 *)0x4100A1BEUL) </span></div>
|
|
<div class="line"><a name="l00513"></a><span class="lineno"><a class="line" href="instance_2dmac_8h.html#a44095fcbc05b5180d071d5a716fa5953"> 513</a></span> <span class="preprocessor">#define REG_DMAC_CHSTATUS23 (*(RwReg8 *)0x4100A1BFUL) </span></div>
|
|
<div class="line"><a name="l00514"></a><span class="lineno"><a class="line" href="instance_2dmac_8h.html#a3956abc6255dd8af328cba749eaad1ae"> 514</a></span> <span class="preprocessor">#define REG_DMAC_CHCTRLA24 (*(RwReg *)0x4100A1C0UL) </span></div>
|
|
<div class="line"><a name="l00515"></a><span class="lineno"><a class="line" href="instance_2dmac_8h.html#a5aea4b92029d6b723cc7ff0ffdf0d2ea"> 515</a></span> <span class="preprocessor">#define REG_DMAC_CHCTRLB24 (*(RwReg8 *)0x4100A1C4UL) </span></div>
|
|
<div class="line"><a name="l00516"></a><span class="lineno"><a class="line" href="instance_2dmac_8h.html#a07cfa37891f36bee8e7ae1afa15ecdb2"> 516</a></span> <span class="preprocessor">#define REG_DMAC_CHPRILVL24 (*(RwReg8 *)0x4100A1C5UL) </span></div>
|
|
<div class="line"><a name="l00517"></a><span class="lineno"><a class="line" href="instance_2dmac_8h.html#a53b8fbeca09f4ae7297b5e497c4d5dfa"> 517</a></span> <span class="preprocessor">#define REG_DMAC_CHEVCTRL24 (*(RwReg8 *)0x4100A1C6UL) </span></div>
|
|
<div class="line"><a name="l00518"></a><span class="lineno"><a class="line" href="instance_2dmac_8h.html#a5ff36e37b244c07fee84efb5396b9b75"> 518</a></span> <span class="preprocessor">#define REG_DMAC_CHINTENCLR24 (*(RwReg8 *)0x4100A1CCUL) </span></div>
|
|
<div class="line"><a name="l00519"></a><span class="lineno"><a class="line" href="instance_2dmac_8h.html#a79a4ea62f5dd0a3f0a03889a060371de"> 519</a></span> <span class="preprocessor">#define REG_DMAC_CHINTENSET24 (*(RwReg8 *)0x4100A1CDUL) </span></div>
|
|
<div class="line"><a name="l00520"></a><span class="lineno"><a class="line" href="instance_2dmac_8h.html#a362a60b691a0d19987d0d2169454623f"> 520</a></span> <span class="preprocessor">#define REG_DMAC_CHINTFLAG24 (*(RwReg8 *)0x4100A1CEUL) </span></div>
|
|
<div class="line"><a name="l00521"></a><span class="lineno"><a class="line" href="instance_2dmac_8h.html#a53cb1d6ff7261311224b2f2de99e09ea"> 521</a></span> <span class="preprocessor">#define REG_DMAC_CHSTATUS24 (*(RwReg8 *)0x4100A1CFUL) </span></div>
|
|
<div class="line"><a name="l00522"></a><span class="lineno"><a class="line" href="instance_2dmac_8h.html#ac7bc20455dccf975b159aac9f53523a6"> 522</a></span> <span class="preprocessor">#define REG_DMAC_CHCTRLA25 (*(RwReg *)0x4100A1D0UL) </span></div>
|
|
<div class="line"><a name="l00523"></a><span class="lineno"><a class="line" href="instance_2dmac_8h.html#a39b6b09c9e3e9b1efdbf6764904fe917"> 523</a></span> <span class="preprocessor">#define REG_DMAC_CHCTRLB25 (*(RwReg8 *)0x4100A1D4UL) </span></div>
|
|
<div class="line"><a name="l00524"></a><span class="lineno"><a class="line" href="instance_2dmac_8h.html#adb367c636782b6bb87c1277c5b301332"> 524</a></span> <span class="preprocessor">#define REG_DMAC_CHPRILVL25 (*(RwReg8 *)0x4100A1D5UL) </span></div>
|
|
<div class="line"><a name="l00525"></a><span class="lineno"><a class="line" href="instance_2dmac_8h.html#a1dd0ca81e4184ed844bedd7519cb69ee"> 525</a></span> <span class="preprocessor">#define REG_DMAC_CHEVCTRL25 (*(RwReg8 *)0x4100A1D6UL) </span></div>
|
|
<div class="line"><a name="l00526"></a><span class="lineno"><a class="line" href="instance_2dmac_8h.html#a4d7287032bab19fef362cd983f15dc6a"> 526</a></span> <span class="preprocessor">#define REG_DMAC_CHINTENCLR25 (*(RwReg8 *)0x4100A1DCUL) </span></div>
|
|
<div class="line"><a name="l00527"></a><span class="lineno"><a class="line" href="instance_2dmac_8h.html#ae47c8e3bcfa549c3a58aa5d6d75995dd"> 527</a></span> <span class="preprocessor">#define REG_DMAC_CHINTENSET25 (*(RwReg8 *)0x4100A1DDUL) </span></div>
|
|
<div class="line"><a name="l00528"></a><span class="lineno"><a class="line" href="instance_2dmac_8h.html#a5e96236b38280aad12cd4f70f4911032"> 528</a></span> <span class="preprocessor">#define REG_DMAC_CHINTFLAG25 (*(RwReg8 *)0x4100A1DEUL) </span></div>
|
|
<div class="line"><a name="l00529"></a><span class="lineno"><a class="line" href="instance_2dmac_8h.html#a0e8b23d371c31e89771172d04ef78ef5"> 529</a></span> <span class="preprocessor">#define REG_DMAC_CHSTATUS25 (*(RwReg8 *)0x4100A1DFUL) </span></div>
|
|
<div class="line"><a name="l00530"></a><span class="lineno"><a class="line" href="instance_2dmac_8h.html#a160e7f1d7884212bbf8a685fb132f280"> 530</a></span> <span class="preprocessor">#define REG_DMAC_CHCTRLA26 (*(RwReg *)0x4100A1E0UL) </span></div>
|
|
<div class="line"><a name="l00531"></a><span class="lineno"><a class="line" href="instance_2dmac_8h.html#a2c1243e83a63c92a6e5aa8272fcd7aaa"> 531</a></span> <span class="preprocessor">#define REG_DMAC_CHCTRLB26 (*(RwReg8 *)0x4100A1E4UL) </span></div>
|
|
<div class="line"><a name="l00532"></a><span class="lineno"><a class="line" href="instance_2dmac_8h.html#af48cb88f1eda30a4ae12393eff5d37d1"> 532</a></span> <span class="preprocessor">#define REG_DMAC_CHPRILVL26 (*(RwReg8 *)0x4100A1E5UL) </span></div>
|
|
<div class="line"><a name="l00533"></a><span class="lineno"><a class="line" href="instance_2dmac_8h.html#ac95264cf9a83da59560e57c5f001eb3c"> 533</a></span> <span class="preprocessor">#define REG_DMAC_CHEVCTRL26 (*(RwReg8 *)0x4100A1E6UL) </span></div>
|
|
<div class="line"><a name="l00534"></a><span class="lineno"><a class="line" href="instance_2dmac_8h.html#ab2173120b5e25b46a8e7291ff40fe1a1"> 534</a></span> <span class="preprocessor">#define REG_DMAC_CHINTENCLR26 (*(RwReg8 *)0x4100A1ECUL) </span></div>
|
|
<div class="line"><a name="l00535"></a><span class="lineno"><a class="line" href="instance_2dmac_8h.html#acd901800f442acfef5ba890fc7936639"> 535</a></span> <span class="preprocessor">#define REG_DMAC_CHINTENSET26 (*(RwReg8 *)0x4100A1EDUL) </span></div>
|
|
<div class="line"><a name="l00536"></a><span class="lineno"><a class="line" href="instance_2dmac_8h.html#a4a5726926d993c9a79abc458e690de00"> 536</a></span> <span class="preprocessor">#define REG_DMAC_CHINTFLAG26 (*(RwReg8 *)0x4100A1EEUL) </span></div>
|
|
<div class="line"><a name="l00537"></a><span class="lineno"><a class="line" href="instance_2dmac_8h.html#ae8eca0e230020e3cb2c46ebcfea1f9a8"> 537</a></span> <span class="preprocessor">#define REG_DMAC_CHSTATUS26 (*(RwReg8 *)0x4100A1EFUL) </span></div>
|
|
<div class="line"><a name="l00538"></a><span class="lineno"><a class="line" href="instance_2dmac_8h.html#a185fed21a7f490181e138e70c50489dc"> 538</a></span> <span class="preprocessor">#define REG_DMAC_CHCTRLA27 (*(RwReg *)0x4100A1F0UL) </span></div>
|
|
<div class="line"><a name="l00539"></a><span class="lineno"><a class="line" href="instance_2dmac_8h.html#a3b86bd9c17148a96977359c3bcf71fea"> 539</a></span> <span class="preprocessor">#define REG_DMAC_CHCTRLB27 (*(RwReg8 *)0x4100A1F4UL) </span></div>
|
|
<div class="line"><a name="l00540"></a><span class="lineno"><a class="line" href="instance_2dmac_8h.html#afe5c0fa2a7ad932f8078f4f28a44bd92"> 540</a></span> <span class="preprocessor">#define REG_DMAC_CHPRILVL27 (*(RwReg8 *)0x4100A1F5UL) </span></div>
|
|
<div class="line"><a name="l00541"></a><span class="lineno"><a class="line" href="instance_2dmac_8h.html#aeb14867c10f89f0faa10f3ea1b8732e0"> 541</a></span> <span class="preprocessor">#define REG_DMAC_CHEVCTRL27 (*(RwReg8 *)0x4100A1F6UL) </span></div>
|
|
<div class="line"><a name="l00542"></a><span class="lineno"><a class="line" href="instance_2dmac_8h.html#a1587fc1949a46afcf6b4aa5bd803c28d"> 542</a></span> <span class="preprocessor">#define REG_DMAC_CHINTENCLR27 (*(RwReg8 *)0x4100A1FCUL) </span></div>
|
|
<div class="line"><a name="l00543"></a><span class="lineno"><a class="line" href="instance_2dmac_8h.html#ac03a9f66acedef77626f9d6f31123920"> 543</a></span> <span class="preprocessor">#define REG_DMAC_CHINTENSET27 (*(RwReg8 *)0x4100A1FDUL) </span></div>
|
|
<div class="line"><a name="l00544"></a><span class="lineno"><a class="line" href="instance_2dmac_8h.html#a201e37dd65ef3dd87507397cbd4ed134"> 544</a></span> <span class="preprocessor">#define REG_DMAC_CHINTFLAG27 (*(RwReg8 *)0x4100A1FEUL) </span></div>
|
|
<div class="line"><a name="l00545"></a><span class="lineno"><a class="line" href="instance_2dmac_8h.html#a3d77785b18847bba9388fd4db284f888"> 545</a></span> <span class="preprocessor">#define REG_DMAC_CHSTATUS27 (*(RwReg8 *)0x4100A1FFUL) </span></div>
|
|
<div class="line"><a name="l00546"></a><span class="lineno"><a class="line" href="instance_2dmac_8h.html#a1255508cbdcb8345dd4aaef74e719115"> 546</a></span> <span class="preprocessor">#define REG_DMAC_CHCTRLA28 (*(RwReg *)0x4100A200UL) </span></div>
|
|
<div class="line"><a name="l00547"></a><span class="lineno"><a class="line" href="instance_2dmac_8h.html#a2b5b012ba6cc1158dd15ddecef20a6d9"> 547</a></span> <span class="preprocessor">#define REG_DMAC_CHCTRLB28 (*(RwReg8 *)0x4100A204UL) </span></div>
|
|
<div class="line"><a name="l00548"></a><span class="lineno"><a class="line" href="instance_2dmac_8h.html#a5106e1e5e8c52b4fe0d28ac8a8da16f5"> 548</a></span> <span class="preprocessor">#define REG_DMAC_CHPRILVL28 (*(RwReg8 *)0x4100A205UL) </span></div>
|
|
<div class="line"><a name="l00549"></a><span class="lineno"><a class="line" href="instance_2dmac_8h.html#a4bbe4aa2d30e257a6c10f09e49247385"> 549</a></span> <span class="preprocessor">#define REG_DMAC_CHEVCTRL28 (*(RwReg8 *)0x4100A206UL) </span></div>
|
|
<div class="line"><a name="l00550"></a><span class="lineno"><a class="line" href="instance_2dmac_8h.html#a1a02dbbb358de39e7ac7f993745b3f23"> 550</a></span> <span class="preprocessor">#define REG_DMAC_CHINTENCLR28 (*(RwReg8 *)0x4100A20CUL) </span></div>
|
|
<div class="line"><a name="l00551"></a><span class="lineno"><a class="line" href="instance_2dmac_8h.html#acec08e14c3d0d10d277eb5e44b87f266"> 551</a></span> <span class="preprocessor">#define REG_DMAC_CHINTENSET28 (*(RwReg8 *)0x4100A20DUL) </span></div>
|
|
<div class="line"><a name="l00552"></a><span class="lineno"><a class="line" href="instance_2dmac_8h.html#ae98c7946545af2b333e25a72cda827ef"> 552</a></span> <span class="preprocessor">#define REG_DMAC_CHINTFLAG28 (*(RwReg8 *)0x4100A20EUL) </span></div>
|
|
<div class="line"><a name="l00553"></a><span class="lineno"><a class="line" href="instance_2dmac_8h.html#a09bb6991dbcf5f896656bb804315d97e"> 553</a></span> <span class="preprocessor">#define REG_DMAC_CHSTATUS28 (*(RwReg8 *)0x4100A20FUL) </span></div>
|
|
<div class="line"><a name="l00554"></a><span class="lineno"><a class="line" href="instance_2dmac_8h.html#a044d6b97b91cd8fe4ad5dcb5b28f2b75"> 554</a></span> <span class="preprocessor">#define REG_DMAC_CHCTRLA29 (*(RwReg *)0x4100A210UL) </span></div>
|
|
<div class="line"><a name="l00555"></a><span class="lineno"><a class="line" href="instance_2dmac_8h.html#a2ca341ea0d1c368ac081f754d8c30a33"> 555</a></span> <span class="preprocessor">#define REG_DMAC_CHCTRLB29 (*(RwReg8 *)0x4100A214UL) </span></div>
|
|
<div class="line"><a name="l00556"></a><span class="lineno"><a class="line" href="instance_2dmac_8h.html#a28a3d118ba7378b218918d4c7fe6a8e8"> 556</a></span> <span class="preprocessor">#define REG_DMAC_CHPRILVL29 (*(RwReg8 *)0x4100A215UL) </span></div>
|
|
<div class="line"><a name="l00557"></a><span class="lineno"><a class="line" href="instance_2dmac_8h.html#a92a86fe6512c13f51bfc55bed445e8f9"> 557</a></span> <span class="preprocessor">#define REG_DMAC_CHEVCTRL29 (*(RwReg8 *)0x4100A216UL) </span></div>
|
|
<div class="line"><a name="l00558"></a><span class="lineno"><a class="line" href="instance_2dmac_8h.html#a0956546c6dde5404ed34ff8f765ec4c8"> 558</a></span> <span class="preprocessor">#define REG_DMAC_CHINTENCLR29 (*(RwReg8 *)0x4100A21CUL) </span></div>
|
|
<div class="line"><a name="l00559"></a><span class="lineno"><a class="line" href="instance_2dmac_8h.html#a42891db63b874743d1dfec1011c3aad5"> 559</a></span> <span class="preprocessor">#define REG_DMAC_CHINTENSET29 (*(RwReg8 *)0x4100A21DUL) </span></div>
|
|
<div class="line"><a name="l00560"></a><span class="lineno"><a class="line" href="instance_2dmac_8h.html#af9bb002706ccc6b7456651001f090214"> 560</a></span> <span class="preprocessor">#define REG_DMAC_CHINTFLAG29 (*(RwReg8 *)0x4100A21EUL) </span></div>
|
|
<div class="line"><a name="l00561"></a><span class="lineno"><a class="line" href="instance_2dmac_8h.html#acd7147bbd8878b8ac3ef21d380746cae"> 561</a></span> <span class="preprocessor">#define REG_DMAC_CHSTATUS29 (*(RwReg8 *)0x4100A21FUL) </span></div>
|
|
<div class="line"><a name="l00562"></a><span class="lineno"><a class="line" href="instance_2dmac_8h.html#ad58b044333c585073d01821cc58541e0"> 562</a></span> <span class="preprocessor">#define REG_DMAC_CHCTRLA30 (*(RwReg *)0x4100A220UL) </span></div>
|
|
<div class="line"><a name="l00563"></a><span class="lineno"><a class="line" href="instance_2dmac_8h.html#a28269161846d3f3a7a25051e6277f310"> 563</a></span> <span class="preprocessor">#define REG_DMAC_CHCTRLB30 (*(RwReg8 *)0x4100A224UL) </span></div>
|
|
<div class="line"><a name="l00564"></a><span class="lineno"><a class="line" href="instance_2dmac_8h.html#a826f585d6f630e02c698eb63462ded08"> 564</a></span> <span class="preprocessor">#define REG_DMAC_CHPRILVL30 (*(RwReg8 *)0x4100A225UL) </span></div>
|
|
<div class="line"><a name="l00565"></a><span class="lineno"><a class="line" href="instance_2dmac_8h.html#aa51fc0d01c0e3fb210f9291ecd231460"> 565</a></span> <span class="preprocessor">#define REG_DMAC_CHEVCTRL30 (*(RwReg8 *)0x4100A226UL) </span></div>
|
|
<div class="line"><a name="l00566"></a><span class="lineno"><a class="line" href="instance_2dmac_8h.html#af4947446eccedd9954b47cddb954f07a"> 566</a></span> <span class="preprocessor">#define REG_DMAC_CHINTENCLR30 (*(RwReg8 *)0x4100A22CUL) </span></div>
|
|
<div class="line"><a name="l00567"></a><span class="lineno"><a class="line" href="instance_2dmac_8h.html#a83104853ac9ee4ad8d02c205cd6276b3"> 567</a></span> <span class="preprocessor">#define REG_DMAC_CHINTENSET30 (*(RwReg8 *)0x4100A22DUL) </span></div>
|
|
<div class="line"><a name="l00568"></a><span class="lineno"><a class="line" href="instance_2dmac_8h.html#af8b10e0cc69f94619f519626e67e9e9e"> 568</a></span> <span class="preprocessor">#define REG_DMAC_CHINTFLAG30 (*(RwReg8 *)0x4100A22EUL) </span></div>
|
|
<div class="line"><a name="l00569"></a><span class="lineno"><a class="line" href="instance_2dmac_8h.html#afcd7207a7507da28d044d24d0fbca427"> 569</a></span> <span class="preprocessor">#define REG_DMAC_CHSTATUS30 (*(RwReg8 *)0x4100A22FUL) </span></div>
|
|
<div class="line"><a name="l00570"></a><span class="lineno"><a class="line" href="instance_2dmac_8h.html#a923cceb51d0516467dc1413a472ab695"> 570</a></span> <span class="preprocessor">#define REG_DMAC_CHCTRLA31 (*(RwReg *)0x4100A230UL) </span></div>
|
|
<div class="line"><a name="l00571"></a><span class="lineno"><a class="line" href="instance_2dmac_8h.html#a85e455dd2d58136e5d8f0c00220adca3"> 571</a></span> <span class="preprocessor">#define REG_DMAC_CHCTRLB31 (*(RwReg8 *)0x4100A234UL) </span></div>
|
|
<div class="line"><a name="l00572"></a><span class="lineno"><a class="line" href="instance_2dmac_8h.html#af085cca270c00acc1f93a77f5c2c326f"> 572</a></span> <span class="preprocessor">#define REG_DMAC_CHPRILVL31 (*(RwReg8 *)0x4100A235UL) </span></div>
|
|
<div class="line"><a name="l00573"></a><span class="lineno"><a class="line" href="instance_2dmac_8h.html#aa13b886418aeef3ad1f7fc5ac44f9dac"> 573</a></span> <span class="preprocessor">#define REG_DMAC_CHEVCTRL31 (*(RwReg8 *)0x4100A236UL) </span></div>
|
|
<div class="line"><a name="l00574"></a><span class="lineno"><a class="line" href="instance_2dmac_8h.html#a14a835c32ed2ccbe860d16673c25fb31"> 574</a></span> <span class="preprocessor">#define REG_DMAC_CHINTENCLR31 (*(RwReg8 *)0x4100A23CUL) </span></div>
|
|
<div class="line"><a name="l00575"></a><span class="lineno"><a class="line" href="instance_2dmac_8h.html#ad25c2f0e5c0a1928cd801e49c3c9a307"> 575</a></span> <span class="preprocessor">#define REG_DMAC_CHINTENSET31 (*(RwReg8 *)0x4100A23DUL) </span></div>
|
|
<div class="line"><a name="l00576"></a><span class="lineno"><a class="line" href="instance_2dmac_8h.html#aa1ea3320ad8ddf27371de000eb613ce7"> 576</a></span> <span class="preprocessor">#define REG_DMAC_CHINTFLAG31 (*(RwReg8 *)0x4100A23EUL) </span></div>
|
|
<div class="line"><a name="l00577"></a><span class="lineno"><a class="line" href="instance_2dmac_8h.html#ac0e3a9d969b18fe320cfe819791d43ec"> 577</a></span> <span class="preprocessor">#define REG_DMAC_CHSTATUS31 (*(RwReg8 *)0x4100A23FUL) </span></div>
|
|
<div class="line"><a name="l00578"></a><span class="lineno"> 578</span> <span class="preprocessor">#endif </span><span class="comment">/* (defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span><span class="preprocessor"></span></div>
|
|
<div class="line"><a name="l00579"></a><span class="lineno"> 579</span>  </div>
|
|
<div class="line"><a name="l00580"></a><span class="lineno"> 580</span> <span class="comment">/* ========== Instance parameters for DMAC peripheral ========== */</span></div>
|
|
<div class="line"><a name="l00581"></a><span class="lineno"> 581</span> <span class="preprocessor">#define DMAC_BURST 1 // 0: no burst support; 1: burst support</span></div>
|
|
<div class="line"><a name="l00582"></a><span class="lineno"> 582</span> <span class="preprocessor">#define DMAC_CH_BITS 5 // Number of bits to select channel</span></div>
|
|
<div class="line"><a name="l00583"></a><span class="lineno"> 583</span> <span class="preprocessor">#define DMAC_CH_NUM 32 // Number of channels</span></div>
|
|
<div class="line"><a name="l00584"></a><span class="lineno"> 584</span> <span class="preprocessor">#define DMAC_CLK_AHB_ID 9 // AHB clock index</span></div>
|
|
<div class="line"><a name="l00585"></a><span class="lineno"> 585</span> <span class="preprocessor">#define DMAC_EVIN_NUM 8 // Number of input events</span></div>
|
|
<div class="line"><a name="l00586"></a><span class="lineno"> 586</span> <span class="preprocessor">#define DMAC_EVOUT_NUM 4 // Number of output events</span></div>
|
|
<div class="line"><a name="l00587"></a><span class="lineno"> 587</span> <span class="preprocessor">#define DMAC_FIFO_SIZE 16 // FIFO size for burst mode.</span></div>
|
|
<div class="line"><a name="l00588"></a><span class="lineno"> 588</span> <span class="preprocessor">#define DMAC_LVL_BITS 2 // Number of bits to select level priority</span></div>
|
|
<div class="line"><a name="l00589"></a><span class="lineno"> 589</span> <span class="preprocessor">#define DMAC_LVL_NUM 4 // Enable priority level number</span></div>
|
|
<div class="line"><a name="l00590"></a><span class="lineno"> 590</span> <span class="preprocessor">#define DMAC_QOSCTRL_D_RESETVALUE 2 // QOS dmac ahb interface reset value</span></div>
|
|
<div class="line"><a name="l00591"></a><span class="lineno"> 591</span> <span class="preprocessor">#define DMAC_QOSCTRL_F_RESETVALUE 2 // QOS dmac fetch interface reset value</span></div>
|
|
<div class="line"><a name="l00592"></a><span class="lineno"> 592</span> <span class="preprocessor">#define DMAC_QOSCTRL_WRB_RESETVALUE 2 // QOS dmac write back interface reset value</span></div>
|
|
<div class="line"><a name="l00593"></a><span class="lineno"> 593</span> <span class="preprocessor">#define DMAC_TRIG_BITS 7 // Number of bits to select trigger source</span></div>
|
|
<div class="line"><a name="l00594"></a><span class="lineno"> 594</span> <span class="preprocessor">#define DMAC_TRIG_NUM 85 // Number of peripheral triggers</span></div>
|
|
<div class="line"><a name="l00595"></a><span class="lineno"> 595</span>  </div>
|
|
<div class="line"><a name="l00596"></a><span class="lineno"> 596</span> <span class="preprocessor">#endif </span><span class="comment">/* _SAME54_DMAC_INSTANCE_ */</span><span class="preprocessor"></span></div>
|
|
</div><!-- fragment --></div><!-- contents -->
|
|
<!-- start footer part -->
|
|
<hr class="footer"/><address class="footer"><small>
|
|
Generated by <a href="http://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.8.20
|
|
</small></address>
|
|
</body>
|
|
</html>
|