You cannot select more than 25 topics
Topics must start with a letter or number, can include dashes ('-') and can be up to 35 characters long.
661 lines
98 KiB
HTML
661 lines
98 KiB
HTML
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
|
|
<html xmlns="http://www.w3.org/1999/xhtml">
|
|
<head>
|
|
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
|
|
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
|
|
<meta name="generator" content="Doxygen 1.8.20"/>
|
|
<meta name="viewport" content="width=device-width, initial-scale=1"/>
|
|
<title>SAME54P20A Test Project: /storage/Shared/Documents/Projects/ePenguin/ePenguin-Software-Framework/arch/arm/SAME54/SAME54A/mcu/inc/component/port.h File Reference</title>
|
|
<link href="tabs.css" rel="stylesheet" type="text/css"/>
|
|
<script type="text/javascript" src="jquery.js"></script>
|
|
<script type="text/javascript" src="dynsections.js"></script>
|
|
<link href="search/search.css" rel="stylesheet" type="text/css"/>
|
|
<script type="text/javascript" src="search/searchdata.js"></script>
|
|
<script type="text/javascript" src="search/search.js"></script>
|
|
<link href="doxygen.css" rel="stylesheet" type="text/css" />
|
|
</head>
|
|
<body>
|
|
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
|
|
<div id="titlearea">
|
|
<table cellspacing="0" cellpadding="0">
|
|
<tbody>
|
|
<tr style="height: 56px;">
|
|
<td id="projectalign" style="padding-left: 0.5em;">
|
|
<div id="projectname">SAME54P20A Test Project
|
|
</div>
|
|
</td>
|
|
</tr>
|
|
</tbody>
|
|
</table>
|
|
</div>
|
|
<!-- end header part -->
|
|
<!-- Generated by Doxygen 1.8.20 -->
|
|
<script type="text/javascript">
|
|
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&dn=gpl-2.0.txt GPL-v2 */
|
|
var searchBox = new SearchBox("searchBox", "search",false,'Search');
|
|
/* @license-end */
|
|
</script>
|
|
<script type="text/javascript" src="menudata.js"></script>
|
|
<script type="text/javascript" src="menu.js"></script>
|
|
<script type="text/javascript">
|
|
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&dn=gpl-2.0.txt GPL-v2 */
|
|
$(function() {
|
|
initMenu('',true,false,'search.php','Search');
|
|
$(document).ready(function() { init_search(); });
|
|
});
|
|
/* @license-end */</script>
|
|
<div id="main-nav"></div>
|
|
<!-- window showing the filter options -->
|
|
<div id="MSearchSelectWindow"
|
|
onmouseover="return searchBox.OnSearchSelectShow()"
|
|
onmouseout="return searchBox.OnSearchSelectHide()"
|
|
onkeydown="return searchBox.OnSearchSelectKey(event)">
|
|
</div>
|
|
|
|
<!-- iframe showing the search results (closed by default) -->
|
|
<div id="MSearchResultsWindow">
|
|
<iframe src="javascript:void(0)" frameborder="0"
|
|
name="MSearchResults" id="MSearchResults">
|
|
</iframe>
|
|
</div>
|
|
|
|
<div id="nav-path" class="navpath">
|
|
<ul>
|
|
<li class="navelem"><a class="el" href="dir_ea9599923402ca8ab47fc3e495999dea.html">arch</a></li><li class="navelem"><a class="el" href="dir_9e929c73feaf15d3695ce4c76b483065.html">arm</a></li><li class="navelem"><a class="el" href="dir_58955c0f35a9c3d48181d2be53994c7b.html">SAME54</a></li><li class="navelem"><a class="el" href="dir_09e97e512ca7d4e6cd359f1c5497eeba.html">SAME54A</a></li><li class="navelem"><a class="el" href="dir_4b38d63e5c584a4d6c9001c789e1829f.html">mcu</a></li><li class="navelem"><a class="el" href="dir_d4fc57b996dc082ef023092a5b7d90fc.html">inc</a></li><li class="navelem"><a class="el" href="dir_2bb2e10400507f879251f0324a0a8c7c.html">component</a></li> </ul>
|
|
</div>
|
|
</div><!-- top -->
|
|
<div class="header">
|
|
<div class="summary">
|
|
<a href="#nested-classes">Data Structures</a> |
|
|
<a href="#define-members">Macros</a> </div>
|
|
<div class="headertitle">
|
|
<div class="title">port.h File Reference</div> </div>
|
|
</div><!--header-->
|
|
<div class="contents">
|
|
|
|
<p>Component description for PORT.
|
|
<a href="#details">More...</a></p>
|
|
|
|
<p><a href="component_2port_8h_source.html">Go to the source code of this file.</a></p>
|
|
<table class="memberdecls">
|
|
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
|
|
Data Structures</h2></td></tr>
|
|
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union  </td><td class="memItemRight" valign="bottom"><a class="el" href="unionPORT__DIR__Type.html">PORT_DIR_Type</a></td></tr>
|
|
<tr class="separator:"><td class="memSeparator" colspan="2"> </td></tr>
|
|
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union  </td><td class="memItemRight" valign="bottom"><a class="el" href="unionPORT__DIRCLR__Type.html">PORT_DIRCLR_Type</a></td></tr>
|
|
<tr class="separator:"><td class="memSeparator" colspan="2"> </td></tr>
|
|
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union  </td><td class="memItemRight" valign="bottom"><a class="el" href="unionPORT__DIRSET__Type.html">PORT_DIRSET_Type</a></td></tr>
|
|
<tr class="separator:"><td class="memSeparator" colspan="2"> </td></tr>
|
|
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union  </td><td class="memItemRight" valign="bottom"><a class="el" href="unionPORT__DIRTGL__Type.html">PORT_DIRTGL_Type</a></td></tr>
|
|
<tr class="separator:"><td class="memSeparator" colspan="2"> </td></tr>
|
|
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union  </td><td class="memItemRight" valign="bottom"><a class="el" href="unionPORT__OUT__Type.html">PORT_OUT_Type</a></td></tr>
|
|
<tr class="separator:"><td class="memSeparator" colspan="2"> </td></tr>
|
|
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union  </td><td class="memItemRight" valign="bottom"><a class="el" href="unionPORT__OUTCLR__Type.html">PORT_OUTCLR_Type</a></td></tr>
|
|
<tr class="separator:"><td class="memSeparator" colspan="2"> </td></tr>
|
|
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union  </td><td class="memItemRight" valign="bottom"><a class="el" href="unionPORT__OUTSET__Type.html">PORT_OUTSET_Type</a></td></tr>
|
|
<tr class="separator:"><td class="memSeparator" colspan="2"> </td></tr>
|
|
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union  </td><td class="memItemRight" valign="bottom"><a class="el" href="unionPORT__OUTTGL__Type.html">PORT_OUTTGL_Type</a></td></tr>
|
|
<tr class="separator:"><td class="memSeparator" colspan="2"> </td></tr>
|
|
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union  </td><td class="memItemRight" valign="bottom"><a class="el" href="unionPORT__IN__Type.html">PORT_IN_Type</a></td></tr>
|
|
<tr class="separator:"><td class="memSeparator" colspan="2"> </td></tr>
|
|
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union  </td><td class="memItemRight" valign="bottom"><a class="el" href="unionPORT__CTRL__Type.html">PORT_CTRL_Type</a></td></tr>
|
|
<tr class="separator:"><td class="memSeparator" colspan="2"> </td></tr>
|
|
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union  </td><td class="memItemRight" valign="bottom"><a class="el" href="unionPORT__WRCONFIG__Type.html">PORT_WRCONFIG_Type</a></td></tr>
|
|
<tr class="separator:"><td class="memSeparator" colspan="2"> </td></tr>
|
|
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union  </td><td class="memItemRight" valign="bottom"><a class="el" href="unionPORT__EVCTRL__Type.html">PORT_EVCTRL_Type</a></td></tr>
|
|
<tr class="separator:"><td class="memSeparator" colspan="2"> </td></tr>
|
|
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union  </td><td class="memItemRight" valign="bottom"><a class="el" href="unionPORT__PMUX__Type.html">PORT_PMUX_Type</a></td></tr>
|
|
<tr class="separator:"><td class="memSeparator" colspan="2"> </td></tr>
|
|
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union  </td><td class="memItemRight" valign="bottom"><a class="el" href="unionPORT__PINCFG__Type.html">PORT_PINCFG_Type</a></td></tr>
|
|
<tr class="separator:"><td class="memSeparator" colspan="2"> </td></tr>
|
|
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct  </td><td class="memItemRight" valign="bottom"><a class="el" href="structPortGroup.html">PortGroup</a></td></tr>
|
|
<tr class="memdesc:"><td class="mdescLeft"> </td><td class="mdescRight"><a class="el" href="structPortGroup.html" title="PortGroup hardware registers.">PortGroup</a> hardware registers. <a href="structPortGroup.html#details">More...</a><br /></td></tr>
|
|
<tr class="separator:"><td class="memSeparator" colspan="2"> </td></tr>
|
|
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct  </td><td class="memItemRight" valign="bottom"><a class="el" href="structPort.html">Port</a></td></tr>
|
|
<tr class="memdesc:"><td class="mdescLeft"> </td><td class="mdescRight">PORT hardware registers. <a href="structPort.html#details">More...</a><br /></td></tr>
|
|
<tr class="separator:"><td class="memSeparator" colspan="2"> </td></tr>
|
|
</table><table class="memberdecls">
|
|
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
|
|
Macros</h2></td></tr>
|
|
<tr class="memitem:a5f5568d546a890f14a2dfa54f417a233"><td class="memItemLeft" align="right" valign="top"><a id="a5f5568d546a890f14a2dfa54f417a233"></a>
|
|
#define </td><td class="memItemRight" valign="bottom"><b>PORT_U2210</b></td></tr>
|
|
<tr class="separator:a5f5568d546a890f14a2dfa54f417a233"><td class="memSeparator" colspan="2"> </td></tr>
|
|
<tr class="memitem:a48cafc8c658dd3e36eb503cd8069ff00"><td class="memItemLeft" align="right" valign="top"><a id="a48cafc8c658dd3e36eb503cd8069ff00"></a>
|
|
#define </td><td class="memItemRight" valign="bottom"><b>REV_PORT</b>   0x220</td></tr>
|
|
<tr class="separator:a48cafc8c658dd3e36eb503cd8069ff00"><td class="memSeparator" colspan="2"> </td></tr>
|
|
<tr class="memitem:ae80e64be75702d9047a0150d9c6eafb1"><td class="memItemLeft" align="right" valign="top"><a id="ae80e64be75702d9047a0150d9c6eafb1"></a>
|
|
#define </td><td class="memItemRight" valign="bottom"><a class="el" href="component_2port_8h.html#ae80e64be75702d9047a0150d9c6eafb1">PORT_DIR_OFFSET</a>   0x00</td></tr>
|
|
<tr class="memdesc:ae80e64be75702d9047a0150d9c6eafb1"><td class="mdescLeft"> </td><td class="mdescRight">(PORT_DIR offset) Data Direction <br /></td></tr>
|
|
<tr class="separator:ae80e64be75702d9047a0150d9c6eafb1"><td class="memSeparator" colspan="2"> </td></tr>
|
|
<tr class="memitem:a63e44bc52961c08e11fd93c736cdf35c"><td class="memItemLeft" align="right" valign="top"><a id="a63e44bc52961c08e11fd93c736cdf35c"></a>
|
|
#define </td><td class="memItemRight" valign="bottom"><a class="el" href="component_2port_8h.html#a63e44bc52961c08e11fd93c736cdf35c">PORT_DIR_RESETVALUE</a>   <a class="el" href="same54p20a_8h.html#ab21106c87e6a98f4e2833499325b2867">_U_</a>(0x00000000)</td></tr>
|
|
<tr class="memdesc:a63e44bc52961c08e11fd93c736cdf35c"><td class="mdescLeft"> </td><td class="mdescRight">(PORT_DIR reset_value) Data Direction <br /></td></tr>
|
|
<tr class="separator:a63e44bc52961c08e11fd93c736cdf35c"><td class="memSeparator" colspan="2"> </td></tr>
|
|
<tr class="memitem:a24c8369138b85d0fa6b7acdf9f8c8734"><td class="memItemLeft" align="right" valign="top"><a id="a24c8369138b85d0fa6b7acdf9f8c8734"></a>
|
|
#define </td><td class="memItemRight" valign="bottom"><a class="el" href="component_2port_8h.html#a24c8369138b85d0fa6b7acdf9f8c8734">PORT_DIR_DIR_Pos</a>   0</td></tr>
|
|
<tr class="memdesc:a24c8369138b85d0fa6b7acdf9f8c8734"><td class="mdescLeft"> </td><td class="mdescRight">(PORT_DIR) <a class="el" href="structPort.html" title="PORT hardware registers.">Port</a> Data Direction <br /></td></tr>
|
|
<tr class="separator:a24c8369138b85d0fa6b7acdf9f8c8734"><td class="memSeparator" colspan="2"> </td></tr>
|
|
<tr class="memitem:a37edf1972fbe60184737440da12c0a7f"><td class="memItemLeft" align="right" valign="top"><a id="a37edf1972fbe60184737440da12c0a7f"></a>
|
|
#define </td><td class="memItemRight" valign="bottom"><b>PORT_DIR_DIR_Msk</b>   (<a class="el" href="same54p20a_8h.html#ab21106c87e6a98f4e2833499325b2867">_U_</a>(0xFFFFFFFF) << <a class="el" href="component_2port_8h.html#a24c8369138b85d0fa6b7acdf9f8c8734">PORT_DIR_DIR_Pos</a>)</td></tr>
|
|
<tr class="separator:a37edf1972fbe60184737440da12c0a7f"><td class="memSeparator" colspan="2"> </td></tr>
|
|
<tr class="memitem:a87c01006429d0cd3c7d19b2ec7512231"><td class="memItemLeft" align="right" valign="top"><a id="a87c01006429d0cd3c7d19b2ec7512231"></a>
|
|
#define </td><td class="memItemRight" valign="bottom"><b>PORT_DIR_DIR</b>(value)   (PORT_DIR_DIR_Msk & ((value) << <a class="el" href="component_2port_8h.html#a24c8369138b85d0fa6b7acdf9f8c8734">PORT_DIR_DIR_Pos</a>))</td></tr>
|
|
<tr class="separator:a87c01006429d0cd3c7d19b2ec7512231"><td class="memSeparator" colspan="2"> </td></tr>
|
|
<tr class="memitem:a1ac033c587515efaff3b5002747b1295"><td class="memItemLeft" align="right" valign="top"><a id="a1ac033c587515efaff3b5002747b1295"></a>
|
|
#define </td><td class="memItemRight" valign="bottom"><a class="el" href="component_2port_8h.html#a1ac033c587515efaff3b5002747b1295">PORT_DIR_MASK</a>   <a class="el" href="same54p20a_8h.html#ab21106c87e6a98f4e2833499325b2867">_U_</a>(0xFFFFFFFF)</td></tr>
|
|
<tr class="memdesc:a1ac033c587515efaff3b5002747b1295"><td class="mdescLeft"> </td><td class="mdescRight">(PORT_DIR) MASK Register <br /></td></tr>
|
|
<tr class="separator:a1ac033c587515efaff3b5002747b1295"><td class="memSeparator" colspan="2"> </td></tr>
|
|
<tr class="memitem:a6617757b2b2a4873ca225341c0350b6b"><td class="memItemLeft" align="right" valign="top"><a id="a6617757b2b2a4873ca225341c0350b6b"></a>
|
|
#define </td><td class="memItemRight" valign="bottom"><a class="el" href="component_2port_8h.html#a6617757b2b2a4873ca225341c0350b6b">PORT_DIRCLR_OFFSET</a>   0x04</td></tr>
|
|
<tr class="memdesc:a6617757b2b2a4873ca225341c0350b6b"><td class="mdescLeft"> </td><td class="mdescRight">(PORT_DIRCLR offset) Data Direction Clear <br /></td></tr>
|
|
<tr class="separator:a6617757b2b2a4873ca225341c0350b6b"><td class="memSeparator" colspan="2"> </td></tr>
|
|
<tr class="memitem:ae97e35763f237bbf69af7623183891a1"><td class="memItemLeft" align="right" valign="top"><a id="ae97e35763f237bbf69af7623183891a1"></a>
|
|
#define </td><td class="memItemRight" valign="bottom"><a class="el" href="component_2port_8h.html#ae97e35763f237bbf69af7623183891a1">PORT_DIRCLR_RESETVALUE</a>   <a class="el" href="same54p20a_8h.html#ab21106c87e6a98f4e2833499325b2867">_U_</a>(0x00000000)</td></tr>
|
|
<tr class="memdesc:ae97e35763f237bbf69af7623183891a1"><td class="mdescLeft"> </td><td class="mdescRight">(PORT_DIRCLR reset_value) Data Direction Clear <br /></td></tr>
|
|
<tr class="separator:ae97e35763f237bbf69af7623183891a1"><td class="memSeparator" colspan="2"> </td></tr>
|
|
<tr class="memitem:aab58ac44a417949e78c7e743c2b6cb8e"><td class="memItemLeft" align="right" valign="top"><a id="aab58ac44a417949e78c7e743c2b6cb8e"></a>
|
|
#define </td><td class="memItemRight" valign="bottom"><a class="el" href="component_2port_8h.html#aab58ac44a417949e78c7e743c2b6cb8e">PORT_DIRCLR_DIRCLR_Pos</a>   0</td></tr>
|
|
<tr class="memdesc:aab58ac44a417949e78c7e743c2b6cb8e"><td class="mdescLeft"> </td><td class="mdescRight">(PORT_DIRCLR) <a class="el" href="structPort.html" title="PORT hardware registers.">Port</a> Data Direction Clear <br /></td></tr>
|
|
<tr class="separator:aab58ac44a417949e78c7e743c2b6cb8e"><td class="memSeparator" colspan="2"> </td></tr>
|
|
<tr class="memitem:a5c1e3f46819a99640cb16a7e16298c97"><td class="memItemLeft" align="right" valign="top"><a id="a5c1e3f46819a99640cb16a7e16298c97"></a>
|
|
#define </td><td class="memItemRight" valign="bottom"><b>PORT_DIRCLR_DIRCLR_Msk</b>   (<a class="el" href="same54p20a_8h.html#ab21106c87e6a98f4e2833499325b2867">_U_</a>(0xFFFFFFFF) << <a class="el" href="component_2port_8h.html#aab58ac44a417949e78c7e743c2b6cb8e">PORT_DIRCLR_DIRCLR_Pos</a>)</td></tr>
|
|
<tr class="separator:a5c1e3f46819a99640cb16a7e16298c97"><td class="memSeparator" colspan="2"> </td></tr>
|
|
<tr class="memitem:a0d5423999a4724201584a4388c8d23c1"><td class="memItemLeft" align="right" valign="top"><a id="a0d5423999a4724201584a4388c8d23c1"></a>
|
|
#define </td><td class="memItemRight" valign="bottom"><b>PORT_DIRCLR_DIRCLR</b>(value)   (PORT_DIRCLR_DIRCLR_Msk & ((value) << <a class="el" href="component_2port_8h.html#aab58ac44a417949e78c7e743c2b6cb8e">PORT_DIRCLR_DIRCLR_Pos</a>))</td></tr>
|
|
<tr class="separator:a0d5423999a4724201584a4388c8d23c1"><td class="memSeparator" colspan="2"> </td></tr>
|
|
<tr class="memitem:af03d21b4e469df93029d2e6a017c7e9e"><td class="memItemLeft" align="right" valign="top"><a id="af03d21b4e469df93029d2e6a017c7e9e"></a>
|
|
#define </td><td class="memItemRight" valign="bottom"><a class="el" href="component_2port_8h.html#af03d21b4e469df93029d2e6a017c7e9e">PORT_DIRCLR_MASK</a>   <a class="el" href="same54p20a_8h.html#ab21106c87e6a98f4e2833499325b2867">_U_</a>(0xFFFFFFFF)</td></tr>
|
|
<tr class="memdesc:af03d21b4e469df93029d2e6a017c7e9e"><td class="mdescLeft"> </td><td class="mdescRight">(PORT_DIRCLR) MASK Register <br /></td></tr>
|
|
<tr class="separator:af03d21b4e469df93029d2e6a017c7e9e"><td class="memSeparator" colspan="2"> </td></tr>
|
|
<tr class="memitem:acbe953a0e93e6e780964524f176fc408"><td class="memItemLeft" align="right" valign="top"><a id="acbe953a0e93e6e780964524f176fc408"></a>
|
|
#define </td><td class="memItemRight" valign="bottom"><a class="el" href="component_2port_8h.html#acbe953a0e93e6e780964524f176fc408">PORT_DIRSET_OFFSET</a>   0x08</td></tr>
|
|
<tr class="memdesc:acbe953a0e93e6e780964524f176fc408"><td class="mdescLeft"> </td><td class="mdescRight">(PORT_DIRSET offset) Data Direction Set <br /></td></tr>
|
|
<tr class="separator:acbe953a0e93e6e780964524f176fc408"><td class="memSeparator" colspan="2"> </td></tr>
|
|
<tr class="memitem:acff4d1ab9a1fe8e242ebd247d5de9c7d"><td class="memItemLeft" align="right" valign="top"><a id="acff4d1ab9a1fe8e242ebd247d5de9c7d"></a>
|
|
#define </td><td class="memItemRight" valign="bottom"><a class="el" href="component_2port_8h.html#acff4d1ab9a1fe8e242ebd247d5de9c7d">PORT_DIRSET_RESETVALUE</a>   <a class="el" href="same54p20a_8h.html#ab21106c87e6a98f4e2833499325b2867">_U_</a>(0x00000000)</td></tr>
|
|
<tr class="memdesc:acff4d1ab9a1fe8e242ebd247d5de9c7d"><td class="mdescLeft"> </td><td class="mdescRight">(PORT_DIRSET reset_value) Data Direction Set <br /></td></tr>
|
|
<tr class="separator:acff4d1ab9a1fe8e242ebd247d5de9c7d"><td class="memSeparator" colspan="2"> </td></tr>
|
|
<tr class="memitem:aa2c0a845406e6ca4e31556d413108aeb"><td class="memItemLeft" align="right" valign="top"><a id="aa2c0a845406e6ca4e31556d413108aeb"></a>
|
|
#define </td><td class="memItemRight" valign="bottom"><a class="el" href="component_2port_8h.html#aa2c0a845406e6ca4e31556d413108aeb">PORT_DIRSET_DIRSET_Pos</a>   0</td></tr>
|
|
<tr class="memdesc:aa2c0a845406e6ca4e31556d413108aeb"><td class="mdescLeft"> </td><td class="mdescRight">(PORT_DIRSET) <a class="el" href="structPort.html" title="PORT hardware registers.">Port</a> Data Direction Set <br /></td></tr>
|
|
<tr class="separator:aa2c0a845406e6ca4e31556d413108aeb"><td class="memSeparator" colspan="2"> </td></tr>
|
|
<tr class="memitem:a0b4a8e93964c1bedc8f48b0fa037e500"><td class="memItemLeft" align="right" valign="top"><a id="a0b4a8e93964c1bedc8f48b0fa037e500"></a>
|
|
#define </td><td class="memItemRight" valign="bottom"><b>PORT_DIRSET_DIRSET_Msk</b>   (<a class="el" href="same54p20a_8h.html#ab21106c87e6a98f4e2833499325b2867">_U_</a>(0xFFFFFFFF) << <a class="el" href="component_2port_8h.html#aa2c0a845406e6ca4e31556d413108aeb">PORT_DIRSET_DIRSET_Pos</a>)</td></tr>
|
|
<tr class="separator:a0b4a8e93964c1bedc8f48b0fa037e500"><td class="memSeparator" colspan="2"> </td></tr>
|
|
<tr class="memitem:a75a539d2c42e4d5058181a8700b8e9c0"><td class="memItemLeft" align="right" valign="top"><a id="a75a539d2c42e4d5058181a8700b8e9c0"></a>
|
|
#define </td><td class="memItemRight" valign="bottom"><b>PORT_DIRSET_DIRSET</b>(value)   (PORT_DIRSET_DIRSET_Msk & ((value) << <a class="el" href="component_2port_8h.html#aa2c0a845406e6ca4e31556d413108aeb">PORT_DIRSET_DIRSET_Pos</a>))</td></tr>
|
|
<tr class="separator:a75a539d2c42e4d5058181a8700b8e9c0"><td class="memSeparator" colspan="2"> </td></tr>
|
|
<tr class="memitem:ab1abf1381a08ea14af8f13dc141993e4"><td class="memItemLeft" align="right" valign="top"><a id="ab1abf1381a08ea14af8f13dc141993e4"></a>
|
|
#define </td><td class="memItemRight" valign="bottom"><a class="el" href="component_2port_8h.html#ab1abf1381a08ea14af8f13dc141993e4">PORT_DIRSET_MASK</a>   <a class="el" href="same54p20a_8h.html#ab21106c87e6a98f4e2833499325b2867">_U_</a>(0xFFFFFFFF)</td></tr>
|
|
<tr class="memdesc:ab1abf1381a08ea14af8f13dc141993e4"><td class="mdescLeft"> </td><td class="mdescRight">(PORT_DIRSET) MASK Register <br /></td></tr>
|
|
<tr class="separator:ab1abf1381a08ea14af8f13dc141993e4"><td class="memSeparator" colspan="2"> </td></tr>
|
|
<tr class="memitem:a527f45d84e80e23f0545616308328337"><td class="memItemLeft" align="right" valign="top"><a id="a527f45d84e80e23f0545616308328337"></a>
|
|
#define </td><td class="memItemRight" valign="bottom"><a class="el" href="component_2port_8h.html#a527f45d84e80e23f0545616308328337">PORT_DIRTGL_OFFSET</a>   0x0C</td></tr>
|
|
<tr class="memdesc:a527f45d84e80e23f0545616308328337"><td class="mdescLeft"> </td><td class="mdescRight">(PORT_DIRTGL offset) Data Direction Toggle <br /></td></tr>
|
|
<tr class="separator:a527f45d84e80e23f0545616308328337"><td class="memSeparator" colspan="2"> </td></tr>
|
|
<tr class="memitem:abf69bb8e2dcdb2658c393352c4ab1451"><td class="memItemLeft" align="right" valign="top"><a id="abf69bb8e2dcdb2658c393352c4ab1451"></a>
|
|
#define </td><td class="memItemRight" valign="bottom"><a class="el" href="component_2port_8h.html#abf69bb8e2dcdb2658c393352c4ab1451">PORT_DIRTGL_RESETVALUE</a>   <a class="el" href="same54p20a_8h.html#ab21106c87e6a98f4e2833499325b2867">_U_</a>(0x00000000)</td></tr>
|
|
<tr class="memdesc:abf69bb8e2dcdb2658c393352c4ab1451"><td class="mdescLeft"> </td><td class="mdescRight">(PORT_DIRTGL reset_value) Data Direction Toggle <br /></td></tr>
|
|
<tr class="separator:abf69bb8e2dcdb2658c393352c4ab1451"><td class="memSeparator" colspan="2"> </td></tr>
|
|
<tr class="memitem:ae76952ebb5d27345861883e92a0b4580"><td class="memItemLeft" align="right" valign="top"><a id="ae76952ebb5d27345861883e92a0b4580"></a>
|
|
#define </td><td class="memItemRight" valign="bottom"><a class="el" href="component_2port_8h.html#ae76952ebb5d27345861883e92a0b4580">PORT_DIRTGL_DIRTGL_Pos</a>   0</td></tr>
|
|
<tr class="memdesc:ae76952ebb5d27345861883e92a0b4580"><td class="mdescLeft"> </td><td class="mdescRight">(PORT_DIRTGL) <a class="el" href="structPort.html" title="PORT hardware registers.">Port</a> Data Direction Toggle <br /></td></tr>
|
|
<tr class="separator:ae76952ebb5d27345861883e92a0b4580"><td class="memSeparator" colspan="2"> </td></tr>
|
|
<tr class="memitem:a3f760de671e765111e9c760fdec994f5"><td class="memItemLeft" align="right" valign="top"><a id="a3f760de671e765111e9c760fdec994f5"></a>
|
|
#define </td><td class="memItemRight" valign="bottom"><b>PORT_DIRTGL_DIRTGL_Msk</b>   (<a class="el" href="same54p20a_8h.html#ab21106c87e6a98f4e2833499325b2867">_U_</a>(0xFFFFFFFF) << <a class="el" href="component_2port_8h.html#ae76952ebb5d27345861883e92a0b4580">PORT_DIRTGL_DIRTGL_Pos</a>)</td></tr>
|
|
<tr class="separator:a3f760de671e765111e9c760fdec994f5"><td class="memSeparator" colspan="2"> </td></tr>
|
|
<tr class="memitem:ab6900b708762f7a3aaef111ac5929366"><td class="memItemLeft" align="right" valign="top"><a id="ab6900b708762f7a3aaef111ac5929366"></a>
|
|
#define </td><td class="memItemRight" valign="bottom"><b>PORT_DIRTGL_DIRTGL</b>(value)   (PORT_DIRTGL_DIRTGL_Msk & ((value) << <a class="el" href="component_2port_8h.html#ae76952ebb5d27345861883e92a0b4580">PORT_DIRTGL_DIRTGL_Pos</a>))</td></tr>
|
|
<tr class="separator:ab6900b708762f7a3aaef111ac5929366"><td class="memSeparator" colspan="2"> </td></tr>
|
|
<tr class="memitem:aad67e44b66d1e6d214a468d19fe5c37b"><td class="memItemLeft" align="right" valign="top"><a id="aad67e44b66d1e6d214a468d19fe5c37b"></a>
|
|
#define </td><td class="memItemRight" valign="bottom"><a class="el" href="component_2port_8h.html#aad67e44b66d1e6d214a468d19fe5c37b">PORT_DIRTGL_MASK</a>   <a class="el" href="same54p20a_8h.html#ab21106c87e6a98f4e2833499325b2867">_U_</a>(0xFFFFFFFF)</td></tr>
|
|
<tr class="memdesc:aad67e44b66d1e6d214a468d19fe5c37b"><td class="mdescLeft"> </td><td class="mdescRight">(PORT_DIRTGL) MASK Register <br /></td></tr>
|
|
<tr class="separator:aad67e44b66d1e6d214a468d19fe5c37b"><td class="memSeparator" colspan="2"> </td></tr>
|
|
<tr class="memitem:a613c002dd1466d78b367184b2e8d5702"><td class="memItemLeft" align="right" valign="top"><a id="a613c002dd1466d78b367184b2e8d5702"></a>
|
|
#define </td><td class="memItemRight" valign="bottom"><a class="el" href="component_2port_8h.html#a613c002dd1466d78b367184b2e8d5702">PORT_OUT_OFFSET</a>   0x10</td></tr>
|
|
<tr class="memdesc:a613c002dd1466d78b367184b2e8d5702"><td class="mdescLeft"> </td><td class="mdescRight">(PORT_OUT offset) Data Output Value <br /></td></tr>
|
|
<tr class="separator:a613c002dd1466d78b367184b2e8d5702"><td class="memSeparator" colspan="2"> </td></tr>
|
|
<tr class="memitem:af021492775d0fe23716f66e5ee65ef34"><td class="memItemLeft" align="right" valign="top"><a id="af021492775d0fe23716f66e5ee65ef34"></a>
|
|
#define </td><td class="memItemRight" valign="bottom"><a class="el" href="component_2port_8h.html#af021492775d0fe23716f66e5ee65ef34">PORT_OUT_RESETVALUE</a>   <a class="el" href="same54p20a_8h.html#ab21106c87e6a98f4e2833499325b2867">_U_</a>(0x00000000)</td></tr>
|
|
<tr class="memdesc:af021492775d0fe23716f66e5ee65ef34"><td class="mdescLeft"> </td><td class="mdescRight">(PORT_OUT reset_value) Data Output Value <br /></td></tr>
|
|
<tr class="separator:af021492775d0fe23716f66e5ee65ef34"><td class="memSeparator" colspan="2"> </td></tr>
|
|
<tr class="memitem:a2311d33aa22995c6371e1a7f8fbf4b8b"><td class="memItemLeft" align="right" valign="top"><a id="a2311d33aa22995c6371e1a7f8fbf4b8b"></a>
|
|
#define </td><td class="memItemRight" valign="bottom"><a class="el" href="component_2port_8h.html#a2311d33aa22995c6371e1a7f8fbf4b8b">PORT_OUT_OUT_Pos</a>   0</td></tr>
|
|
<tr class="memdesc:a2311d33aa22995c6371e1a7f8fbf4b8b"><td class="mdescLeft"> </td><td class="mdescRight">(PORT_OUT) PORT Data Output Value <br /></td></tr>
|
|
<tr class="separator:a2311d33aa22995c6371e1a7f8fbf4b8b"><td class="memSeparator" colspan="2"> </td></tr>
|
|
<tr class="memitem:a9c23adb5d24fc6e1b2f4eeaa5b14bfa6"><td class="memItemLeft" align="right" valign="top"><a id="a9c23adb5d24fc6e1b2f4eeaa5b14bfa6"></a>
|
|
#define </td><td class="memItemRight" valign="bottom"><b>PORT_OUT_OUT_Msk</b>   (<a class="el" href="same54p20a_8h.html#ab21106c87e6a98f4e2833499325b2867">_U_</a>(0xFFFFFFFF) << <a class="el" href="component_2port_8h.html#a2311d33aa22995c6371e1a7f8fbf4b8b">PORT_OUT_OUT_Pos</a>)</td></tr>
|
|
<tr class="separator:a9c23adb5d24fc6e1b2f4eeaa5b14bfa6"><td class="memSeparator" colspan="2"> </td></tr>
|
|
<tr class="memitem:a089cc4f40a2dbf3abb393017317fdf5d"><td class="memItemLeft" align="right" valign="top"><a id="a089cc4f40a2dbf3abb393017317fdf5d"></a>
|
|
#define </td><td class="memItemRight" valign="bottom"><b>PORT_OUT_OUT</b>(value)   (PORT_OUT_OUT_Msk & ((value) << <a class="el" href="component_2port_8h.html#a2311d33aa22995c6371e1a7f8fbf4b8b">PORT_OUT_OUT_Pos</a>))</td></tr>
|
|
<tr class="separator:a089cc4f40a2dbf3abb393017317fdf5d"><td class="memSeparator" colspan="2"> </td></tr>
|
|
<tr class="memitem:a14d208ae2f33fb3a123593bc0ee91b5c"><td class="memItemLeft" align="right" valign="top"><a id="a14d208ae2f33fb3a123593bc0ee91b5c"></a>
|
|
#define </td><td class="memItemRight" valign="bottom"><a class="el" href="component_2port_8h.html#a14d208ae2f33fb3a123593bc0ee91b5c">PORT_OUT_MASK</a>   <a class="el" href="same54p20a_8h.html#ab21106c87e6a98f4e2833499325b2867">_U_</a>(0xFFFFFFFF)</td></tr>
|
|
<tr class="memdesc:a14d208ae2f33fb3a123593bc0ee91b5c"><td class="mdescLeft"> </td><td class="mdescRight">(PORT_OUT) MASK Register <br /></td></tr>
|
|
<tr class="separator:a14d208ae2f33fb3a123593bc0ee91b5c"><td class="memSeparator" colspan="2"> </td></tr>
|
|
<tr class="memitem:abfa9579bd1cebd85dc745bfd430a6453"><td class="memItemLeft" align="right" valign="top"><a id="abfa9579bd1cebd85dc745bfd430a6453"></a>
|
|
#define </td><td class="memItemRight" valign="bottom"><a class="el" href="component_2port_8h.html#abfa9579bd1cebd85dc745bfd430a6453">PORT_OUTCLR_OFFSET</a>   0x14</td></tr>
|
|
<tr class="memdesc:abfa9579bd1cebd85dc745bfd430a6453"><td class="mdescLeft"> </td><td class="mdescRight">(PORT_OUTCLR offset) Data Output Value Clear <br /></td></tr>
|
|
<tr class="separator:abfa9579bd1cebd85dc745bfd430a6453"><td class="memSeparator" colspan="2"> </td></tr>
|
|
<tr class="memitem:ad9e9f2f4052c8c9a19937ade97602106"><td class="memItemLeft" align="right" valign="top"><a id="ad9e9f2f4052c8c9a19937ade97602106"></a>
|
|
#define </td><td class="memItemRight" valign="bottom"><a class="el" href="component_2port_8h.html#ad9e9f2f4052c8c9a19937ade97602106">PORT_OUTCLR_RESETVALUE</a>   <a class="el" href="same54p20a_8h.html#ab21106c87e6a98f4e2833499325b2867">_U_</a>(0x00000000)</td></tr>
|
|
<tr class="memdesc:ad9e9f2f4052c8c9a19937ade97602106"><td class="mdescLeft"> </td><td class="mdescRight">(PORT_OUTCLR reset_value) Data Output Value Clear <br /></td></tr>
|
|
<tr class="separator:ad9e9f2f4052c8c9a19937ade97602106"><td class="memSeparator" colspan="2"> </td></tr>
|
|
<tr class="memitem:aa448fb60871992079921f4c31b2ab0a0"><td class="memItemLeft" align="right" valign="top"><a id="aa448fb60871992079921f4c31b2ab0a0"></a>
|
|
#define </td><td class="memItemRight" valign="bottom"><a class="el" href="component_2port_8h.html#aa448fb60871992079921f4c31b2ab0a0">PORT_OUTCLR_OUTCLR_Pos</a>   0</td></tr>
|
|
<tr class="memdesc:aa448fb60871992079921f4c31b2ab0a0"><td class="mdescLeft"> </td><td class="mdescRight">(PORT_OUTCLR) PORT Data Output Value Clear <br /></td></tr>
|
|
<tr class="separator:aa448fb60871992079921f4c31b2ab0a0"><td class="memSeparator" colspan="2"> </td></tr>
|
|
<tr class="memitem:aece9af6cd305c4d43772a0fbd4288de2"><td class="memItemLeft" align="right" valign="top"><a id="aece9af6cd305c4d43772a0fbd4288de2"></a>
|
|
#define </td><td class="memItemRight" valign="bottom"><b>PORT_OUTCLR_OUTCLR_Msk</b>   (<a class="el" href="same54p20a_8h.html#ab21106c87e6a98f4e2833499325b2867">_U_</a>(0xFFFFFFFF) << <a class="el" href="component_2port_8h.html#aa448fb60871992079921f4c31b2ab0a0">PORT_OUTCLR_OUTCLR_Pos</a>)</td></tr>
|
|
<tr class="separator:aece9af6cd305c4d43772a0fbd4288de2"><td class="memSeparator" colspan="2"> </td></tr>
|
|
<tr class="memitem:a770d56801d959c8fb260e82d5df7ce60"><td class="memItemLeft" align="right" valign="top"><a id="a770d56801d959c8fb260e82d5df7ce60"></a>
|
|
#define </td><td class="memItemRight" valign="bottom"><b>PORT_OUTCLR_OUTCLR</b>(value)   (PORT_OUTCLR_OUTCLR_Msk & ((value) << <a class="el" href="component_2port_8h.html#aa448fb60871992079921f4c31b2ab0a0">PORT_OUTCLR_OUTCLR_Pos</a>))</td></tr>
|
|
<tr class="separator:a770d56801d959c8fb260e82d5df7ce60"><td class="memSeparator" colspan="2"> </td></tr>
|
|
<tr class="memitem:a600b1512b7fcc7de565adb38783650fd"><td class="memItemLeft" align="right" valign="top"><a id="a600b1512b7fcc7de565adb38783650fd"></a>
|
|
#define </td><td class="memItemRight" valign="bottom"><a class="el" href="component_2port_8h.html#a600b1512b7fcc7de565adb38783650fd">PORT_OUTCLR_MASK</a>   <a class="el" href="same54p20a_8h.html#ab21106c87e6a98f4e2833499325b2867">_U_</a>(0xFFFFFFFF)</td></tr>
|
|
<tr class="memdesc:a600b1512b7fcc7de565adb38783650fd"><td class="mdescLeft"> </td><td class="mdescRight">(PORT_OUTCLR) MASK Register <br /></td></tr>
|
|
<tr class="separator:a600b1512b7fcc7de565adb38783650fd"><td class="memSeparator" colspan="2"> </td></tr>
|
|
<tr class="memitem:a2836c334826cf0fa63d6be8319f3eaa4"><td class="memItemLeft" align="right" valign="top"><a id="a2836c334826cf0fa63d6be8319f3eaa4"></a>
|
|
#define </td><td class="memItemRight" valign="bottom"><a class="el" href="component_2port_8h.html#a2836c334826cf0fa63d6be8319f3eaa4">PORT_OUTSET_OFFSET</a>   0x18</td></tr>
|
|
<tr class="memdesc:a2836c334826cf0fa63d6be8319f3eaa4"><td class="mdescLeft"> </td><td class="mdescRight">(PORT_OUTSET offset) Data Output Value Set <br /></td></tr>
|
|
<tr class="separator:a2836c334826cf0fa63d6be8319f3eaa4"><td class="memSeparator" colspan="2"> </td></tr>
|
|
<tr class="memitem:a703a3d3fb11897242e5edbdda11d3e01"><td class="memItemLeft" align="right" valign="top"><a id="a703a3d3fb11897242e5edbdda11d3e01"></a>
|
|
#define </td><td class="memItemRight" valign="bottom"><a class="el" href="component_2port_8h.html#a703a3d3fb11897242e5edbdda11d3e01">PORT_OUTSET_RESETVALUE</a>   <a class="el" href="same54p20a_8h.html#ab21106c87e6a98f4e2833499325b2867">_U_</a>(0x00000000)</td></tr>
|
|
<tr class="memdesc:a703a3d3fb11897242e5edbdda11d3e01"><td class="mdescLeft"> </td><td class="mdescRight">(PORT_OUTSET reset_value) Data Output Value Set <br /></td></tr>
|
|
<tr class="separator:a703a3d3fb11897242e5edbdda11d3e01"><td class="memSeparator" colspan="2"> </td></tr>
|
|
<tr class="memitem:ab15b9d26363709ae77584b0f8140ba42"><td class="memItemLeft" align="right" valign="top"><a id="ab15b9d26363709ae77584b0f8140ba42"></a>
|
|
#define </td><td class="memItemRight" valign="bottom"><a class="el" href="component_2port_8h.html#ab15b9d26363709ae77584b0f8140ba42">PORT_OUTSET_OUTSET_Pos</a>   0</td></tr>
|
|
<tr class="memdesc:ab15b9d26363709ae77584b0f8140ba42"><td class="mdescLeft"> </td><td class="mdescRight">(PORT_OUTSET) PORT Data Output Value Set <br /></td></tr>
|
|
<tr class="separator:ab15b9d26363709ae77584b0f8140ba42"><td class="memSeparator" colspan="2"> </td></tr>
|
|
<tr class="memitem:a090fd7414eb6fa473a4036f84f853dca"><td class="memItemLeft" align="right" valign="top"><a id="a090fd7414eb6fa473a4036f84f853dca"></a>
|
|
#define </td><td class="memItemRight" valign="bottom"><b>PORT_OUTSET_OUTSET_Msk</b>   (<a class="el" href="same54p20a_8h.html#ab21106c87e6a98f4e2833499325b2867">_U_</a>(0xFFFFFFFF) << <a class="el" href="component_2port_8h.html#ab15b9d26363709ae77584b0f8140ba42">PORT_OUTSET_OUTSET_Pos</a>)</td></tr>
|
|
<tr class="separator:a090fd7414eb6fa473a4036f84f853dca"><td class="memSeparator" colspan="2"> </td></tr>
|
|
<tr class="memitem:ad55b0fcb6f9df9920cdd1e23cb809b31"><td class="memItemLeft" align="right" valign="top"><a id="ad55b0fcb6f9df9920cdd1e23cb809b31"></a>
|
|
#define </td><td class="memItemRight" valign="bottom"><b>PORT_OUTSET_OUTSET</b>(value)   (PORT_OUTSET_OUTSET_Msk & ((value) << <a class="el" href="component_2port_8h.html#ab15b9d26363709ae77584b0f8140ba42">PORT_OUTSET_OUTSET_Pos</a>))</td></tr>
|
|
<tr class="separator:ad55b0fcb6f9df9920cdd1e23cb809b31"><td class="memSeparator" colspan="2"> </td></tr>
|
|
<tr class="memitem:ac9419f71279d6ec7826fd713af780d7c"><td class="memItemLeft" align="right" valign="top"><a id="ac9419f71279d6ec7826fd713af780d7c"></a>
|
|
#define </td><td class="memItemRight" valign="bottom"><a class="el" href="component_2port_8h.html#ac9419f71279d6ec7826fd713af780d7c">PORT_OUTSET_MASK</a>   <a class="el" href="same54p20a_8h.html#ab21106c87e6a98f4e2833499325b2867">_U_</a>(0xFFFFFFFF)</td></tr>
|
|
<tr class="memdesc:ac9419f71279d6ec7826fd713af780d7c"><td class="mdescLeft"> </td><td class="mdescRight">(PORT_OUTSET) MASK Register <br /></td></tr>
|
|
<tr class="separator:ac9419f71279d6ec7826fd713af780d7c"><td class="memSeparator" colspan="2"> </td></tr>
|
|
<tr class="memitem:a661859dca022c7deb7a367616d203747"><td class="memItemLeft" align="right" valign="top"><a id="a661859dca022c7deb7a367616d203747"></a>
|
|
#define </td><td class="memItemRight" valign="bottom"><a class="el" href="component_2port_8h.html#a661859dca022c7deb7a367616d203747">PORT_OUTTGL_OFFSET</a>   0x1C</td></tr>
|
|
<tr class="memdesc:a661859dca022c7deb7a367616d203747"><td class="mdescLeft"> </td><td class="mdescRight">(PORT_OUTTGL offset) Data Output Value Toggle <br /></td></tr>
|
|
<tr class="separator:a661859dca022c7deb7a367616d203747"><td class="memSeparator" colspan="2"> </td></tr>
|
|
<tr class="memitem:a487997310b5fc1ce56e003c201da8df2"><td class="memItemLeft" align="right" valign="top"><a id="a487997310b5fc1ce56e003c201da8df2"></a>
|
|
#define </td><td class="memItemRight" valign="bottom"><a class="el" href="component_2port_8h.html#a487997310b5fc1ce56e003c201da8df2">PORT_OUTTGL_RESETVALUE</a>   <a class="el" href="same54p20a_8h.html#ab21106c87e6a98f4e2833499325b2867">_U_</a>(0x00000000)</td></tr>
|
|
<tr class="memdesc:a487997310b5fc1ce56e003c201da8df2"><td class="mdescLeft"> </td><td class="mdescRight">(PORT_OUTTGL reset_value) Data Output Value Toggle <br /></td></tr>
|
|
<tr class="separator:a487997310b5fc1ce56e003c201da8df2"><td class="memSeparator" colspan="2"> </td></tr>
|
|
<tr class="memitem:a9cccd9f68244563b806d73204ee44c3e"><td class="memItemLeft" align="right" valign="top"><a id="a9cccd9f68244563b806d73204ee44c3e"></a>
|
|
#define </td><td class="memItemRight" valign="bottom"><a class="el" href="component_2port_8h.html#a9cccd9f68244563b806d73204ee44c3e">PORT_OUTTGL_OUTTGL_Pos</a>   0</td></tr>
|
|
<tr class="memdesc:a9cccd9f68244563b806d73204ee44c3e"><td class="mdescLeft"> </td><td class="mdescRight">(PORT_OUTTGL) PORT Data Output Value Toggle <br /></td></tr>
|
|
<tr class="separator:a9cccd9f68244563b806d73204ee44c3e"><td class="memSeparator" colspan="2"> </td></tr>
|
|
<tr class="memitem:ad9024ad4caab786a0f4074a8e28f9638"><td class="memItemLeft" align="right" valign="top"><a id="ad9024ad4caab786a0f4074a8e28f9638"></a>
|
|
#define </td><td class="memItemRight" valign="bottom"><b>PORT_OUTTGL_OUTTGL_Msk</b>   (<a class="el" href="same54p20a_8h.html#ab21106c87e6a98f4e2833499325b2867">_U_</a>(0xFFFFFFFF) << <a class="el" href="component_2port_8h.html#a9cccd9f68244563b806d73204ee44c3e">PORT_OUTTGL_OUTTGL_Pos</a>)</td></tr>
|
|
<tr class="separator:ad9024ad4caab786a0f4074a8e28f9638"><td class="memSeparator" colspan="2"> </td></tr>
|
|
<tr class="memitem:a41c33bcdaaea793dc1ee8f7b34ee05dd"><td class="memItemLeft" align="right" valign="top"><a id="a41c33bcdaaea793dc1ee8f7b34ee05dd"></a>
|
|
#define </td><td class="memItemRight" valign="bottom"><b>PORT_OUTTGL_OUTTGL</b>(value)   (PORT_OUTTGL_OUTTGL_Msk & ((value) << <a class="el" href="component_2port_8h.html#a9cccd9f68244563b806d73204ee44c3e">PORT_OUTTGL_OUTTGL_Pos</a>))</td></tr>
|
|
<tr class="separator:a41c33bcdaaea793dc1ee8f7b34ee05dd"><td class="memSeparator" colspan="2"> </td></tr>
|
|
<tr class="memitem:abaf3cbe8835ddcd94e55d99946aa9c4c"><td class="memItemLeft" align="right" valign="top"><a id="abaf3cbe8835ddcd94e55d99946aa9c4c"></a>
|
|
#define </td><td class="memItemRight" valign="bottom"><a class="el" href="component_2port_8h.html#abaf3cbe8835ddcd94e55d99946aa9c4c">PORT_OUTTGL_MASK</a>   <a class="el" href="same54p20a_8h.html#ab21106c87e6a98f4e2833499325b2867">_U_</a>(0xFFFFFFFF)</td></tr>
|
|
<tr class="memdesc:abaf3cbe8835ddcd94e55d99946aa9c4c"><td class="mdescLeft"> </td><td class="mdescRight">(PORT_OUTTGL) MASK Register <br /></td></tr>
|
|
<tr class="separator:abaf3cbe8835ddcd94e55d99946aa9c4c"><td class="memSeparator" colspan="2"> </td></tr>
|
|
<tr class="memitem:a7ce997c987c624b541986263e20a5c43"><td class="memItemLeft" align="right" valign="top"><a id="a7ce997c987c624b541986263e20a5c43"></a>
|
|
#define </td><td class="memItemRight" valign="bottom"><a class="el" href="component_2port_8h.html#a7ce997c987c624b541986263e20a5c43">PORT_IN_OFFSET</a>   0x20</td></tr>
|
|
<tr class="memdesc:a7ce997c987c624b541986263e20a5c43"><td class="mdescLeft"> </td><td class="mdescRight">(PORT_IN offset) Data Input Value <br /></td></tr>
|
|
<tr class="separator:a7ce997c987c624b541986263e20a5c43"><td class="memSeparator" colspan="2"> </td></tr>
|
|
<tr class="memitem:a439d1273dd238888045148efebac2333"><td class="memItemLeft" align="right" valign="top"><a id="a439d1273dd238888045148efebac2333"></a>
|
|
#define </td><td class="memItemRight" valign="bottom"><a class="el" href="component_2port_8h.html#a439d1273dd238888045148efebac2333">PORT_IN_RESETVALUE</a>   <a class="el" href="same54p20a_8h.html#ab21106c87e6a98f4e2833499325b2867">_U_</a>(0x00000000)</td></tr>
|
|
<tr class="memdesc:a439d1273dd238888045148efebac2333"><td class="mdescLeft"> </td><td class="mdescRight">(PORT_IN reset_value) Data Input Value <br /></td></tr>
|
|
<tr class="separator:a439d1273dd238888045148efebac2333"><td class="memSeparator" colspan="2"> </td></tr>
|
|
<tr class="memitem:a39fa578b833d4c48b8090804a97c918b"><td class="memItemLeft" align="right" valign="top"><a id="a39fa578b833d4c48b8090804a97c918b"></a>
|
|
#define </td><td class="memItemRight" valign="bottom"><a class="el" href="component_2port_8h.html#a39fa578b833d4c48b8090804a97c918b">PORT_IN_IN_Pos</a>   0</td></tr>
|
|
<tr class="memdesc:a39fa578b833d4c48b8090804a97c918b"><td class="mdescLeft"> </td><td class="mdescRight">(PORT_IN) PORT Data Input Value <br /></td></tr>
|
|
<tr class="separator:a39fa578b833d4c48b8090804a97c918b"><td class="memSeparator" colspan="2"> </td></tr>
|
|
<tr class="memitem:afc8e8de4e1098dd2f63a5fb99e7a915f"><td class="memItemLeft" align="right" valign="top"><a id="afc8e8de4e1098dd2f63a5fb99e7a915f"></a>
|
|
#define </td><td class="memItemRight" valign="bottom"><b>PORT_IN_IN_Msk</b>   (<a class="el" href="same54p20a_8h.html#ab21106c87e6a98f4e2833499325b2867">_U_</a>(0xFFFFFFFF) << <a class="el" href="component_2port_8h.html#a39fa578b833d4c48b8090804a97c918b">PORT_IN_IN_Pos</a>)</td></tr>
|
|
<tr class="separator:afc8e8de4e1098dd2f63a5fb99e7a915f"><td class="memSeparator" colspan="2"> </td></tr>
|
|
<tr class="memitem:af81b4172c78721d9834973dddc4841cf"><td class="memItemLeft" align="right" valign="top"><a id="af81b4172c78721d9834973dddc4841cf"></a>
|
|
#define </td><td class="memItemRight" valign="bottom"><b>PORT_IN_IN</b>(value)   (PORT_IN_IN_Msk & ((value) << <a class="el" href="component_2port_8h.html#a39fa578b833d4c48b8090804a97c918b">PORT_IN_IN_Pos</a>))</td></tr>
|
|
<tr class="separator:af81b4172c78721d9834973dddc4841cf"><td class="memSeparator" colspan="2"> </td></tr>
|
|
<tr class="memitem:ac632cdcc705e953c0b1040681bb7056a"><td class="memItemLeft" align="right" valign="top"><a id="ac632cdcc705e953c0b1040681bb7056a"></a>
|
|
#define </td><td class="memItemRight" valign="bottom"><a class="el" href="component_2port_8h.html#ac632cdcc705e953c0b1040681bb7056a">PORT_IN_MASK</a>   <a class="el" href="same54p20a_8h.html#ab21106c87e6a98f4e2833499325b2867">_U_</a>(0xFFFFFFFF)</td></tr>
|
|
<tr class="memdesc:ac632cdcc705e953c0b1040681bb7056a"><td class="mdescLeft"> </td><td class="mdescRight">(PORT_IN) MASK Register <br /></td></tr>
|
|
<tr class="separator:ac632cdcc705e953c0b1040681bb7056a"><td class="memSeparator" colspan="2"> </td></tr>
|
|
<tr class="memitem:a3a53a2a2a7695aa20f7827ceafcec8d5"><td class="memItemLeft" align="right" valign="top"><a id="a3a53a2a2a7695aa20f7827ceafcec8d5"></a>
|
|
#define </td><td class="memItemRight" valign="bottom"><a class="el" href="component_2port_8h.html#a3a53a2a2a7695aa20f7827ceafcec8d5">PORT_CTRL_OFFSET</a>   0x24</td></tr>
|
|
<tr class="memdesc:a3a53a2a2a7695aa20f7827ceafcec8d5"><td class="mdescLeft"> </td><td class="mdescRight">(PORT_CTRL offset) Control <br /></td></tr>
|
|
<tr class="separator:a3a53a2a2a7695aa20f7827ceafcec8d5"><td class="memSeparator" colspan="2"> </td></tr>
|
|
<tr class="memitem:a24912324fee45dc65e6d91dce8b908c3"><td class="memItemLeft" align="right" valign="top"><a id="a24912324fee45dc65e6d91dce8b908c3"></a>
|
|
#define </td><td class="memItemRight" valign="bottom"><a class="el" href="component_2port_8h.html#a24912324fee45dc65e6d91dce8b908c3">PORT_CTRL_RESETVALUE</a>   <a class="el" href="same54p20a_8h.html#ab21106c87e6a98f4e2833499325b2867">_U_</a>(0x00000000)</td></tr>
|
|
<tr class="memdesc:a24912324fee45dc65e6d91dce8b908c3"><td class="mdescLeft"> </td><td class="mdescRight">(PORT_CTRL reset_value) Control <br /></td></tr>
|
|
<tr class="separator:a24912324fee45dc65e6d91dce8b908c3"><td class="memSeparator" colspan="2"> </td></tr>
|
|
<tr class="memitem:af27535115d3c255e443dbe76e1e1a03c"><td class="memItemLeft" align="right" valign="top"><a id="af27535115d3c255e443dbe76e1e1a03c"></a>
|
|
#define </td><td class="memItemRight" valign="bottom"><a class="el" href="component_2port_8h.html#af27535115d3c255e443dbe76e1e1a03c">PORT_CTRL_SAMPLING_Pos</a>   0</td></tr>
|
|
<tr class="memdesc:af27535115d3c255e443dbe76e1e1a03c"><td class="mdescLeft"> </td><td class="mdescRight">(PORT_CTRL) Input Sampling Mode <br /></td></tr>
|
|
<tr class="separator:af27535115d3c255e443dbe76e1e1a03c"><td class="memSeparator" colspan="2"> </td></tr>
|
|
<tr class="memitem:a1ca0c4a14f1f5fdcecb663287a093638"><td class="memItemLeft" align="right" valign="top"><a id="a1ca0c4a14f1f5fdcecb663287a093638"></a>
|
|
#define </td><td class="memItemRight" valign="bottom"><b>PORT_CTRL_SAMPLING_Msk</b>   (<a class="el" href="same54p20a_8h.html#ab21106c87e6a98f4e2833499325b2867">_U_</a>(0xFFFFFFFF) << <a class="el" href="component_2port_8h.html#af27535115d3c255e443dbe76e1e1a03c">PORT_CTRL_SAMPLING_Pos</a>)</td></tr>
|
|
<tr class="separator:a1ca0c4a14f1f5fdcecb663287a093638"><td class="memSeparator" colspan="2"> </td></tr>
|
|
<tr class="memitem:a8992de32f5013d24b45021d6e972ff87"><td class="memItemLeft" align="right" valign="top"><a id="a8992de32f5013d24b45021d6e972ff87"></a>
|
|
#define </td><td class="memItemRight" valign="bottom"><b>PORT_CTRL_SAMPLING</b>(value)   (PORT_CTRL_SAMPLING_Msk & ((value) << <a class="el" href="component_2port_8h.html#af27535115d3c255e443dbe76e1e1a03c">PORT_CTRL_SAMPLING_Pos</a>))</td></tr>
|
|
<tr class="separator:a8992de32f5013d24b45021d6e972ff87"><td class="memSeparator" colspan="2"> </td></tr>
|
|
<tr class="memitem:a9c5aed68de5b7c9dd9239edbd64af23b"><td class="memItemLeft" align="right" valign="top"><a id="a9c5aed68de5b7c9dd9239edbd64af23b"></a>
|
|
#define </td><td class="memItemRight" valign="bottom"><a class="el" href="component_2port_8h.html#a9c5aed68de5b7c9dd9239edbd64af23b">PORT_CTRL_MASK</a>   <a class="el" href="same54p20a_8h.html#ab21106c87e6a98f4e2833499325b2867">_U_</a>(0xFFFFFFFF)</td></tr>
|
|
<tr class="memdesc:a9c5aed68de5b7c9dd9239edbd64af23b"><td class="mdescLeft"> </td><td class="mdescRight">(PORT_CTRL) MASK Register <br /></td></tr>
|
|
<tr class="separator:a9c5aed68de5b7c9dd9239edbd64af23b"><td class="memSeparator" colspan="2"> </td></tr>
|
|
<tr class="memitem:a9d707b59cf1ecab326071c79a1334f67"><td class="memItemLeft" align="right" valign="top"><a id="a9d707b59cf1ecab326071c79a1334f67"></a>
|
|
#define </td><td class="memItemRight" valign="bottom"><a class="el" href="component_2port_8h.html#a9d707b59cf1ecab326071c79a1334f67">PORT_WRCONFIG_OFFSET</a>   0x28</td></tr>
|
|
<tr class="memdesc:a9d707b59cf1ecab326071c79a1334f67"><td class="mdescLeft"> </td><td class="mdescRight">(PORT_WRCONFIG offset) Write Configuration <br /></td></tr>
|
|
<tr class="separator:a9d707b59cf1ecab326071c79a1334f67"><td class="memSeparator" colspan="2"> </td></tr>
|
|
<tr class="memitem:a1962785a10daf1e85b2bab4203bc0f30"><td class="memItemLeft" align="right" valign="top"><a id="a1962785a10daf1e85b2bab4203bc0f30"></a>
|
|
#define </td><td class="memItemRight" valign="bottom"><a class="el" href="component_2port_8h.html#a1962785a10daf1e85b2bab4203bc0f30">PORT_WRCONFIG_RESETVALUE</a>   <a class="el" href="same54p20a_8h.html#ab21106c87e6a98f4e2833499325b2867">_U_</a>(0x00000000)</td></tr>
|
|
<tr class="memdesc:a1962785a10daf1e85b2bab4203bc0f30"><td class="mdescLeft"> </td><td class="mdescRight">(PORT_WRCONFIG reset_value) Write Configuration <br /></td></tr>
|
|
<tr class="separator:a1962785a10daf1e85b2bab4203bc0f30"><td class="memSeparator" colspan="2"> </td></tr>
|
|
<tr class="memitem:ab1a78a8f36fb7fceed5ec4b2f821670e"><td class="memItemLeft" align="right" valign="top"><a id="ab1a78a8f36fb7fceed5ec4b2f821670e"></a>
|
|
#define </td><td class="memItemRight" valign="bottom"><a class="el" href="component_2port_8h.html#ab1a78a8f36fb7fceed5ec4b2f821670e">PORT_WRCONFIG_PINMASK_Pos</a>   0</td></tr>
|
|
<tr class="memdesc:ab1a78a8f36fb7fceed5ec4b2f821670e"><td class="mdescLeft"> </td><td class="mdescRight">(PORT_WRCONFIG) Pin Mask for Multiple Pin Configuration <br /></td></tr>
|
|
<tr class="separator:ab1a78a8f36fb7fceed5ec4b2f821670e"><td class="memSeparator" colspan="2"> </td></tr>
|
|
<tr class="memitem:a55c432605b18507992b4540265c1768a"><td class="memItemLeft" align="right" valign="top"><a id="a55c432605b18507992b4540265c1768a"></a>
|
|
#define </td><td class="memItemRight" valign="bottom"><b>PORT_WRCONFIG_PINMASK_Msk</b>   (<a class="el" href="same54p20a_8h.html#ab21106c87e6a98f4e2833499325b2867">_U_</a>(0xFFFF) << <a class="el" href="component_2port_8h.html#ab1a78a8f36fb7fceed5ec4b2f821670e">PORT_WRCONFIG_PINMASK_Pos</a>)</td></tr>
|
|
<tr class="separator:a55c432605b18507992b4540265c1768a"><td class="memSeparator" colspan="2"> </td></tr>
|
|
<tr class="memitem:a434339fe8cb966a1a3f96d1904e799a6"><td class="memItemLeft" align="right" valign="top"><a id="a434339fe8cb966a1a3f96d1904e799a6"></a>
|
|
#define </td><td class="memItemRight" valign="bottom"><b>PORT_WRCONFIG_PINMASK</b>(value)   (PORT_WRCONFIG_PINMASK_Msk & ((value) << <a class="el" href="component_2port_8h.html#ab1a78a8f36fb7fceed5ec4b2f821670e">PORT_WRCONFIG_PINMASK_Pos</a>))</td></tr>
|
|
<tr class="separator:a434339fe8cb966a1a3f96d1904e799a6"><td class="memSeparator" colspan="2"> </td></tr>
|
|
<tr class="memitem:aafa832687961ca48e5dacadda81a6371"><td class="memItemLeft" align="right" valign="top"><a id="aafa832687961ca48e5dacadda81a6371"></a>
|
|
#define </td><td class="memItemRight" valign="bottom"><a class="el" href="component_2port_8h.html#aafa832687961ca48e5dacadda81a6371">PORT_WRCONFIG_PMUXEN_Pos</a>   16</td></tr>
|
|
<tr class="memdesc:aafa832687961ca48e5dacadda81a6371"><td class="mdescLeft"> </td><td class="mdescRight">(PORT_WRCONFIG) Peripheral Multiplexer Enable <br /></td></tr>
|
|
<tr class="separator:aafa832687961ca48e5dacadda81a6371"><td class="memSeparator" colspan="2"> </td></tr>
|
|
<tr class="memitem:a6ab07d485a3b9379cf529664d618e768"><td class="memItemLeft" align="right" valign="top"><a id="a6ab07d485a3b9379cf529664d618e768"></a>
|
|
#define </td><td class="memItemRight" valign="bottom"><b>PORT_WRCONFIG_PMUXEN</b>   (<a class="el" href="same54p20a_8h.html#ab21106c87e6a98f4e2833499325b2867">_U_</a>(0x1) << <a class="el" href="component_2port_8h.html#aafa832687961ca48e5dacadda81a6371">PORT_WRCONFIG_PMUXEN_Pos</a>)</td></tr>
|
|
<tr class="separator:a6ab07d485a3b9379cf529664d618e768"><td class="memSeparator" colspan="2"> </td></tr>
|
|
<tr class="memitem:a54ebbb830cf16e6a9fc18bbc5879684a"><td class="memItemLeft" align="right" valign="top"><a id="a54ebbb830cf16e6a9fc18bbc5879684a"></a>
|
|
#define </td><td class="memItemRight" valign="bottom"><a class="el" href="component_2port_8h.html#a54ebbb830cf16e6a9fc18bbc5879684a">PORT_WRCONFIG_INEN_Pos</a>   17</td></tr>
|
|
<tr class="memdesc:a54ebbb830cf16e6a9fc18bbc5879684a"><td class="mdescLeft"> </td><td class="mdescRight">(PORT_WRCONFIG) Input Enable <br /></td></tr>
|
|
<tr class="separator:a54ebbb830cf16e6a9fc18bbc5879684a"><td class="memSeparator" colspan="2"> </td></tr>
|
|
<tr class="memitem:add5762cfb19c27a0831497111b8bf99f"><td class="memItemLeft" align="right" valign="top"><a id="add5762cfb19c27a0831497111b8bf99f"></a>
|
|
#define </td><td class="memItemRight" valign="bottom"><b>PORT_WRCONFIG_INEN</b>   (<a class="el" href="same54p20a_8h.html#ab21106c87e6a98f4e2833499325b2867">_U_</a>(0x1) << <a class="el" href="component_2port_8h.html#a54ebbb830cf16e6a9fc18bbc5879684a">PORT_WRCONFIG_INEN_Pos</a>)</td></tr>
|
|
<tr class="separator:add5762cfb19c27a0831497111b8bf99f"><td class="memSeparator" colspan="2"> </td></tr>
|
|
<tr class="memitem:a69f7af299459c5a15bccf50da8b5240d"><td class="memItemLeft" align="right" valign="top"><a id="a69f7af299459c5a15bccf50da8b5240d"></a>
|
|
#define </td><td class="memItemRight" valign="bottom"><a class="el" href="component_2port_8h.html#a69f7af299459c5a15bccf50da8b5240d">PORT_WRCONFIG_PULLEN_Pos</a>   18</td></tr>
|
|
<tr class="memdesc:a69f7af299459c5a15bccf50da8b5240d"><td class="mdescLeft"> </td><td class="mdescRight">(PORT_WRCONFIG) Pull Enable <br /></td></tr>
|
|
<tr class="separator:a69f7af299459c5a15bccf50da8b5240d"><td class="memSeparator" colspan="2"> </td></tr>
|
|
<tr class="memitem:a1b7efe7fb02e3da8402e319f0bd4314a"><td class="memItemLeft" align="right" valign="top"><a id="a1b7efe7fb02e3da8402e319f0bd4314a"></a>
|
|
#define </td><td class="memItemRight" valign="bottom"><b>PORT_WRCONFIG_PULLEN</b>   (<a class="el" href="same54p20a_8h.html#ab21106c87e6a98f4e2833499325b2867">_U_</a>(0x1) << <a class="el" href="component_2port_8h.html#a69f7af299459c5a15bccf50da8b5240d">PORT_WRCONFIG_PULLEN_Pos</a>)</td></tr>
|
|
<tr class="separator:a1b7efe7fb02e3da8402e319f0bd4314a"><td class="memSeparator" colspan="2"> </td></tr>
|
|
<tr class="memitem:ae2dd656b888ede1553412037840d6ac4"><td class="memItemLeft" align="right" valign="top"><a id="ae2dd656b888ede1553412037840d6ac4"></a>
|
|
#define </td><td class="memItemRight" valign="bottom"><a class="el" href="component_2port_8h.html#ae2dd656b888ede1553412037840d6ac4">PORT_WRCONFIG_DRVSTR_Pos</a>   22</td></tr>
|
|
<tr class="memdesc:ae2dd656b888ede1553412037840d6ac4"><td class="mdescLeft"> </td><td class="mdescRight">(PORT_WRCONFIG) Output Driver Strength Selection <br /></td></tr>
|
|
<tr class="separator:ae2dd656b888ede1553412037840d6ac4"><td class="memSeparator" colspan="2"> </td></tr>
|
|
<tr class="memitem:aaa9cec94d7f7ebc2df0d6ce88456c797"><td class="memItemLeft" align="right" valign="top"><a id="aaa9cec94d7f7ebc2df0d6ce88456c797"></a>
|
|
#define </td><td class="memItemRight" valign="bottom"><b>PORT_WRCONFIG_DRVSTR</b>   (<a class="el" href="same54p20a_8h.html#ab21106c87e6a98f4e2833499325b2867">_U_</a>(0x1) << <a class="el" href="component_2port_8h.html#ae2dd656b888ede1553412037840d6ac4">PORT_WRCONFIG_DRVSTR_Pos</a>)</td></tr>
|
|
<tr class="separator:aaa9cec94d7f7ebc2df0d6ce88456c797"><td class="memSeparator" colspan="2"> </td></tr>
|
|
<tr class="memitem:ad821493573ea6954861bdb5007458439"><td class="memItemLeft" align="right" valign="top"><a id="ad821493573ea6954861bdb5007458439"></a>
|
|
#define </td><td class="memItemRight" valign="bottom"><a class="el" href="component_2port_8h.html#ad821493573ea6954861bdb5007458439">PORT_WRCONFIG_PMUX_Pos</a>   24</td></tr>
|
|
<tr class="memdesc:ad821493573ea6954861bdb5007458439"><td class="mdescLeft"> </td><td class="mdescRight">(PORT_WRCONFIG) Peripheral Multiplexing <br /></td></tr>
|
|
<tr class="separator:ad821493573ea6954861bdb5007458439"><td class="memSeparator" colspan="2"> </td></tr>
|
|
<tr class="memitem:aed50ce1ba0629befed40ccf940ea623e"><td class="memItemLeft" align="right" valign="top"><a id="aed50ce1ba0629befed40ccf940ea623e"></a>
|
|
#define </td><td class="memItemRight" valign="bottom"><b>PORT_WRCONFIG_PMUX_Msk</b>   (<a class="el" href="same54p20a_8h.html#ab21106c87e6a98f4e2833499325b2867">_U_</a>(0xF) << <a class="el" href="component_2port_8h.html#ad821493573ea6954861bdb5007458439">PORT_WRCONFIG_PMUX_Pos</a>)</td></tr>
|
|
<tr class="separator:aed50ce1ba0629befed40ccf940ea623e"><td class="memSeparator" colspan="2"> </td></tr>
|
|
<tr class="memitem:a79d664bf70f1494ebd35f75905b98ca3"><td class="memItemLeft" align="right" valign="top"><a id="a79d664bf70f1494ebd35f75905b98ca3"></a>
|
|
#define </td><td class="memItemRight" valign="bottom"><b>PORT_WRCONFIG_PMUX</b>(value)   (PORT_WRCONFIG_PMUX_Msk & ((value) << <a class="el" href="component_2port_8h.html#ad821493573ea6954861bdb5007458439">PORT_WRCONFIG_PMUX_Pos</a>))</td></tr>
|
|
<tr class="separator:a79d664bf70f1494ebd35f75905b98ca3"><td class="memSeparator" colspan="2"> </td></tr>
|
|
<tr class="memitem:af5c01e870b3cd28ea4b5d16e0970f641"><td class="memItemLeft" align="right" valign="top"><a id="af5c01e870b3cd28ea4b5d16e0970f641"></a>
|
|
#define </td><td class="memItemRight" valign="bottom"><a class="el" href="component_2port_8h.html#af5c01e870b3cd28ea4b5d16e0970f641">PORT_WRCONFIG_WRPMUX_Pos</a>   28</td></tr>
|
|
<tr class="memdesc:af5c01e870b3cd28ea4b5d16e0970f641"><td class="mdescLeft"> </td><td class="mdescRight">(PORT_WRCONFIG) Write PMUX <br /></td></tr>
|
|
<tr class="separator:af5c01e870b3cd28ea4b5d16e0970f641"><td class="memSeparator" colspan="2"> </td></tr>
|
|
<tr class="memitem:a41389a6f616a685fbca4a6cbb6e48206"><td class="memItemLeft" align="right" valign="top"><a id="a41389a6f616a685fbca4a6cbb6e48206"></a>
|
|
#define </td><td class="memItemRight" valign="bottom"><b>PORT_WRCONFIG_WRPMUX</b>   (<a class="el" href="same54p20a_8h.html#ab21106c87e6a98f4e2833499325b2867">_U_</a>(0x1) << <a class="el" href="component_2port_8h.html#af5c01e870b3cd28ea4b5d16e0970f641">PORT_WRCONFIG_WRPMUX_Pos</a>)</td></tr>
|
|
<tr class="separator:a41389a6f616a685fbca4a6cbb6e48206"><td class="memSeparator" colspan="2"> </td></tr>
|
|
<tr class="memitem:ac9e9a5084c654419e2762a4557fc0fe0"><td class="memItemLeft" align="right" valign="top"><a id="ac9e9a5084c654419e2762a4557fc0fe0"></a>
|
|
#define </td><td class="memItemRight" valign="bottom"><a class="el" href="component_2port_8h.html#ac9e9a5084c654419e2762a4557fc0fe0">PORT_WRCONFIG_WRPINCFG_Pos</a>   30</td></tr>
|
|
<tr class="memdesc:ac9e9a5084c654419e2762a4557fc0fe0"><td class="mdescLeft"> </td><td class="mdescRight">(PORT_WRCONFIG) Write PINCFG <br /></td></tr>
|
|
<tr class="separator:ac9e9a5084c654419e2762a4557fc0fe0"><td class="memSeparator" colspan="2"> </td></tr>
|
|
<tr class="memitem:af100527c943f5f4af1132a46c7d2340f"><td class="memItemLeft" align="right" valign="top"><a id="af100527c943f5f4af1132a46c7d2340f"></a>
|
|
#define </td><td class="memItemRight" valign="bottom"><b>PORT_WRCONFIG_WRPINCFG</b>   (<a class="el" href="same54p20a_8h.html#ab21106c87e6a98f4e2833499325b2867">_U_</a>(0x1) << <a class="el" href="component_2port_8h.html#ac9e9a5084c654419e2762a4557fc0fe0">PORT_WRCONFIG_WRPINCFG_Pos</a>)</td></tr>
|
|
<tr class="separator:af100527c943f5f4af1132a46c7d2340f"><td class="memSeparator" colspan="2"> </td></tr>
|
|
<tr class="memitem:ac3b5f0e8062dcbecbc11d515cbc11dd1"><td class="memItemLeft" align="right" valign="top"><a id="ac3b5f0e8062dcbecbc11d515cbc11dd1"></a>
|
|
#define </td><td class="memItemRight" valign="bottom"><a class="el" href="component_2port_8h.html#ac3b5f0e8062dcbecbc11d515cbc11dd1">PORT_WRCONFIG_HWSEL_Pos</a>   31</td></tr>
|
|
<tr class="memdesc:ac3b5f0e8062dcbecbc11d515cbc11dd1"><td class="mdescLeft"> </td><td class="mdescRight">(PORT_WRCONFIG) Half-Word Select <br /></td></tr>
|
|
<tr class="separator:ac3b5f0e8062dcbecbc11d515cbc11dd1"><td class="memSeparator" colspan="2"> </td></tr>
|
|
<tr class="memitem:a4b024ac159d2b916326b97c1db752185"><td class="memItemLeft" align="right" valign="top"><a id="a4b024ac159d2b916326b97c1db752185"></a>
|
|
#define </td><td class="memItemRight" valign="bottom"><b>PORT_WRCONFIG_HWSEL</b>   (<a class="el" href="same54p20a_8h.html#ab21106c87e6a98f4e2833499325b2867">_U_</a>(0x1) << <a class="el" href="component_2port_8h.html#ac3b5f0e8062dcbecbc11d515cbc11dd1">PORT_WRCONFIG_HWSEL_Pos</a>)</td></tr>
|
|
<tr class="separator:a4b024ac159d2b916326b97c1db752185"><td class="memSeparator" colspan="2"> </td></tr>
|
|
<tr class="memitem:a3d16ca9f7506e69958fe01fcffb6f8fd"><td class="memItemLeft" align="right" valign="top"><a id="a3d16ca9f7506e69958fe01fcffb6f8fd"></a>
|
|
#define </td><td class="memItemRight" valign="bottom"><a class="el" href="component_2port_8h.html#a3d16ca9f7506e69958fe01fcffb6f8fd">PORT_WRCONFIG_MASK</a>   <a class="el" href="same54p20a_8h.html#ab21106c87e6a98f4e2833499325b2867">_U_</a>(0xDF47FFFF)</td></tr>
|
|
<tr class="memdesc:a3d16ca9f7506e69958fe01fcffb6f8fd"><td class="mdescLeft"> </td><td class="mdescRight">(PORT_WRCONFIG) MASK Register <br /></td></tr>
|
|
<tr class="separator:a3d16ca9f7506e69958fe01fcffb6f8fd"><td class="memSeparator" colspan="2"> </td></tr>
|
|
<tr class="memitem:a4b64423d2758a4f1bba1badf79821d40"><td class="memItemLeft" align="right" valign="top"><a id="a4b64423d2758a4f1bba1badf79821d40"></a>
|
|
#define </td><td class="memItemRight" valign="bottom"><a class="el" href="component_2port_8h.html#a4b64423d2758a4f1bba1badf79821d40">PORT_EVCTRL_OFFSET</a>   0x2C</td></tr>
|
|
<tr class="memdesc:a4b64423d2758a4f1bba1badf79821d40"><td class="mdescLeft"> </td><td class="mdescRight">(PORT_EVCTRL offset) Event Input Control <br /></td></tr>
|
|
<tr class="separator:a4b64423d2758a4f1bba1badf79821d40"><td class="memSeparator" colspan="2"> </td></tr>
|
|
<tr class="memitem:a0738c519ca0891aebbbb0c3b6c16a7e8"><td class="memItemLeft" align="right" valign="top"><a id="a0738c519ca0891aebbbb0c3b6c16a7e8"></a>
|
|
#define </td><td class="memItemRight" valign="bottom"><a class="el" href="component_2port_8h.html#a0738c519ca0891aebbbb0c3b6c16a7e8">PORT_EVCTRL_RESETVALUE</a>   <a class="el" href="same54p20a_8h.html#ab21106c87e6a98f4e2833499325b2867">_U_</a>(0x00000000)</td></tr>
|
|
<tr class="memdesc:a0738c519ca0891aebbbb0c3b6c16a7e8"><td class="mdescLeft"> </td><td class="mdescRight">(PORT_EVCTRL reset_value) Event Input Control <br /></td></tr>
|
|
<tr class="separator:a0738c519ca0891aebbbb0c3b6c16a7e8"><td class="memSeparator" colspan="2"> </td></tr>
|
|
<tr class="memitem:ac8c61aca87d2364723a79981619eaf1a"><td class="memItemLeft" align="right" valign="top"><a id="ac8c61aca87d2364723a79981619eaf1a"></a>
|
|
#define </td><td class="memItemRight" valign="bottom"><a class="el" href="component_2port_8h.html#ac8c61aca87d2364723a79981619eaf1a">PORT_EVCTRL_PID0_Pos</a>   0</td></tr>
|
|
<tr class="memdesc:ac8c61aca87d2364723a79981619eaf1a"><td class="mdescLeft"> </td><td class="mdescRight">(PORT_EVCTRL) PORT Event Pin Identifier 0 <br /></td></tr>
|
|
<tr class="separator:ac8c61aca87d2364723a79981619eaf1a"><td class="memSeparator" colspan="2"> </td></tr>
|
|
<tr class="memitem:a9f5dd7cc1ac27818bf89bca573e3628f"><td class="memItemLeft" align="right" valign="top"><a id="a9f5dd7cc1ac27818bf89bca573e3628f"></a>
|
|
#define </td><td class="memItemRight" valign="bottom"><b>PORT_EVCTRL_PID0_Msk</b>   (<a class="el" href="same54p20a_8h.html#ab21106c87e6a98f4e2833499325b2867">_U_</a>(0x1F) << <a class="el" href="component_2port_8h.html#ac8c61aca87d2364723a79981619eaf1a">PORT_EVCTRL_PID0_Pos</a>)</td></tr>
|
|
<tr class="separator:a9f5dd7cc1ac27818bf89bca573e3628f"><td class="memSeparator" colspan="2"> </td></tr>
|
|
<tr class="memitem:a4e0802570146dc274edd36042d129465"><td class="memItemLeft" align="right" valign="top"><a id="a4e0802570146dc274edd36042d129465"></a>
|
|
#define </td><td class="memItemRight" valign="bottom"><b>PORT_EVCTRL_PID0</b>(value)   (PORT_EVCTRL_PID0_Msk & ((value) << <a class="el" href="component_2port_8h.html#ac8c61aca87d2364723a79981619eaf1a">PORT_EVCTRL_PID0_Pos</a>))</td></tr>
|
|
<tr class="separator:a4e0802570146dc274edd36042d129465"><td class="memSeparator" colspan="2"> </td></tr>
|
|
<tr class="memitem:a34e976f20ab7a82c517be8a4e6fe3ac8"><td class="memItemLeft" align="right" valign="top"><a id="a34e976f20ab7a82c517be8a4e6fe3ac8"></a>
|
|
#define </td><td class="memItemRight" valign="bottom"><a class="el" href="component_2port_8h.html#a34e976f20ab7a82c517be8a4e6fe3ac8">PORT_EVCTRL_EVACT0_Pos</a>   5</td></tr>
|
|
<tr class="memdesc:a34e976f20ab7a82c517be8a4e6fe3ac8"><td class="mdescLeft"> </td><td class="mdescRight">(PORT_EVCTRL) PORT Event Action 0 <br /></td></tr>
|
|
<tr class="separator:a34e976f20ab7a82c517be8a4e6fe3ac8"><td class="memSeparator" colspan="2"> </td></tr>
|
|
<tr class="memitem:adff49d26858729eb64dd70dc1422491b"><td class="memItemLeft" align="right" valign="top"><a id="adff49d26858729eb64dd70dc1422491b"></a>
|
|
#define </td><td class="memItemRight" valign="bottom"><b>PORT_EVCTRL_EVACT0_Msk</b>   (<a class="el" href="same54p20a_8h.html#ab21106c87e6a98f4e2833499325b2867">_U_</a>(0x3) << <a class="el" href="component_2port_8h.html#a34e976f20ab7a82c517be8a4e6fe3ac8">PORT_EVCTRL_EVACT0_Pos</a>)</td></tr>
|
|
<tr class="separator:adff49d26858729eb64dd70dc1422491b"><td class="memSeparator" colspan="2"> </td></tr>
|
|
<tr class="memitem:a77244fe5b6e46f5865bff89cc864e8af"><td class="memItemLeft" align="right" valign="top"><a id="a77244fe5b6e46f5865bff89cc864e8af"></a>
|
|
#define </td><td class="memItemRight" valign="bottom"><b>PORT_EVCTRL_EVACT0</b>(value)   (PORT_EVCTRL_EVACT0_Msk & ((value) << <a class="el" href="component_2port_8h.html#a34e976f20ab7a82c517be8a4e6fe3ac8">PORT_EVCTRL_EVACT0_Pos</a>))</td></tr>
|
|
<tr class="separator:a77244fe5b6e46f5865bff89cc864e8af"><td class="memSeparator" colspan="2"> </td></tr>
|
|
<tr class="memitem:a88aaee02ec1f0b9686456310e3d45f47"><td class="memItemLeft" align="right" valign="top"><a id="a88aaee02ec1f0b9686456310e3d45f47"></a>
|
|
#define </td><td class="memItemRight" valign="bottom"><a class="el" href="component_2port_8h.html#a88aaee02ec1f0b9686456310e3d45f47">PORT_EVCTRL_EVACT0_OUT_Val</a>   <a class="el" href="same54p20a_8h.html#ab21106c87e6a98f4e2833499325b2867">_U_</a>(0x0)</td></tr>
|
|
<tr class="memdesc:a88aaee02ec1f0b9686456310e3d45f47"><td class="mdescLeft"> </td><td class="mdescRight">(PORT_EVCTRL) Event output to pin <br /></td></tr>
|
|
<tr class="separator:a88aaee02ec1f0b9686456310e3d45f47"><td class="memSeparator" colspan="2"> </td></tr>
|
|
<tr class="memitem:a631c6b4d7860db50a679c15796c096ce"><td class="memItemLeft" align="right" valign="top"><a id="a631c6b4d7860db50a679c15796c096ce"></a>
|
|
#define </td><td class="memItemRight" valign="bottom"><a class="el" href="component_2port_8h.html#a631c6b4d7860db50a679c15796c096ce">PORT_EVCTRL_EVACT0_SET_Val</a>   <a class="el" href="same54p20a_8h.html#ab21106c87e6a98f4e2833499325b2867">_U_</a>(0x1)</td></tr>
|
|
<tr class="memdesc:a631c6b4d7860db50a679c15796c096ce"><td class="mdescLeft"> </td><td class="mdescRight">(PORT_EVCTRL) Set output register of pin on event <br /></td></tr>
|
|
<tr class="separator:a631c6b4d7860db50a679c15796c096ce"><td class="memSeparator" colspan="2"> </td></tr>
|
|
<tr class="memitem:a99f834eac30880a07af2a3625b39fcb3"><td class="memItemLeft" align="right" valign="top"><a id="a99f834eac30880a07af2a3625b39fcb3"></a>
|
|
#define </td><td class="memItemRight" valign="bottom"><a class="el" href="component_2port_8h.html#a99f834eac30880a07af2a3625b39fcb3">PORT_EVCTRL_EVACT0_CLR_Val</a>   <a class="el" href="same54p20a_8h.html#ab21106c87e6a98f4e2833499325b2867">_U_</a>(0x2)</td></tr>
|
|
<tr class="memdesc:a99f834eac30880a07af2a3625b39fcb3"><td class="mdescLeft"> </td><td class="mdescRight">(PORT_EVCTRL) Clear output register of pin on event <br /></td></tr>
|
|
<tr class="separator:a99f834eac30880a07af2a3625b39fcb3"><td class="memSeparator" colspan="2"> </td></tr>
|
|
<tr class="memitem:a72b02ed6101a538c353b771cb89d481d"><td class="memItemLeft" align="right" valign="top"><a id="a72b02ed6101a538c353b771cb89d481d"></a>
|
|
#define </td><td class="memItemRight" valign="bottom"><a class="el" href="component_2port_8h.html#a72b02ed6101a538c353b771cb89d481d">PORT_EVCTRL_EVACT0_TGL_Val</a>   <a class="el" href="same54p20a_8h.html#ab21106c87e6a98f4e2833499325b2867">_U_</a>(0x3)</td></tr>
|
|
<tr class="memdesc:a72b02ed6101a538c353b771cb89d481d"><td class="mdescLeft"> </td><td class="mdescRight">(PORT_EVCTRL) Toggle output register of pin on event <br /></td></tr>
|
|
<tr class="separator:a72b02ed6101a538c353b771cb89d481d"><td class="memSeparator" colspan="2"> </td></tr>
|
|
<tr class="memitem:a98e33e4bff38d1a6885ec273b97cc5bc"><td class="memItemLeft" align="right" valign="top"><a id="a98e33e4bff38d1a6885ec273b97cc5bc"></a>
|
|
#define </td><td class="memItemRight" valign="bottom"><b>PORT_EVCTRL_EVACT0_OUT</b>   (<a class="el" href="component_2port_8h.html#a88aaee02ec1f0b9686456310e3d45f47">PORT_EVCTRL_EVACT0_OUT_Val</a> << <a class="el" href="component_2port_8h.html#a34e976f20ab7a82c517be8a4e6fe3ac8">PORT_EVCTRL_EVACT0_Pos</a>)</td></tr>
|
|
<tr class="separator:a98e33e4bff38d1a6885ec273b97cc5bc"><td class="memSeparator" colspan="2"> </td></tr>
|
|
<tr class="memitem:a1ab9218a59222e64383f7690bfce3952"><td class="memItemLeft" align="right" valign="top"><a id="a1ab9218a59222e64383f7690bfce3952"></a>
|
|
#define </td><td class="memItemRight" valign="bottom"><b>PORT_EVCTRL_EVACT0_SET</b>   (<a class="el" href="component_2port_8h.html#a631c6b4d7860db50a679c15796c096ce">PORT_EVCTRL_EVACT0_SET_Val</a> << <a class="el" href="component_2port_8h.html#a34e976f20ab7a82c517be8a4e6fe3ac8">PORT_EVCTRL_EVACT0_Pos</a>)</td></tr>
|
|
<tr class="separator:a1ab9218a59222e64383f7690bfce3952"><td class="memSeparator" colspan="2"> </td></tr>
|
|
<tr class="memitem:a4c8c6a29421d0e9caad46e4e7d2ec7ec"><td class="memItemLeft" align="right" valign="top"><a id="a4c8c6a29421d0e9caad46e4e7d2ec7ec"></a>
|
|
#define </td><td class="memItemRight" valign="bottom"><b>PORT_EVCTRL_EVACT0_CLR</b>   (<a class="el" href="component_2port_8h.html#a99f834eac30880a07af2a3625b39fcb3">PORT_EVCTRL_EVACT0_CLR_Val</a> << <a class="el" href="component_2port_8h.html#a34e976f20ab7a82c517be8a4e6fe3ac8">PORT_EVCTRL_EVACT0_Pos</a>)</td></tr>
|
|
<tr class="separator:a4c8c6a29421d0e9caad46e4e7d2ec7ec"><td class="memSeparator" colspan="2"> </td></tr>
|
|
<tr class="memitem:a5b9ed74949b104e0605fe7dcde761338"><td class="memItemLeft" align="right" valign="top"><a id="a5b9ed74949b104e0605fe7dcde761338"></a>
|
|
#define </td><td class="memItemRight" valign="bottom"><b>PORT_EVCTRL_EVACT0_TGL</b>   (<a class="el" href="component_2port_8h.html#a72b02ed6101a538c353b771cb89d481d">PORT_EVCTRL_EVACT0_TGL_Val</a> << <a class="el" href="component_2port_8h.html#a34e976f20ab7a82c517be8a4e6fe3ac8">PORT_EVCTRL_EVACT0_Pos</a>)</td></tr>
|
|
<tr class="separator:a5b9ed74949b104e0605fe7dcde761338"><td class="memSeparator" colspan="2"> </td></tr>
|
|
<tr class="memitem:a88f4bfafa9042b97077d13d5eaaac2af"><td class="memItemLeft" align="right" valign="top"><a id="a88f4bfafa9042b97077d13d5eaaac2af"></a>
|
|
#define </td><td class="memItemRight" valign="bottom"><a class="el" href="component_2port_8h.html#a88f4bfafa9042b97077d13d5eaaac2af">PORT_EVCTRL_PORTEI0_Pos</a>   7</td></tr>
|
|
<tr class="memdesc:a88f4bfafa9042b97077d13d5eaaac2af"><td class="mdescLeft"> </td><td class="mdescRight">(PORT_EVCTRL) PORT Event Input Enable 0 <br /></td></tr>
|
|
<tr class="separator:a88f4bfafa9042b97077d13d5eaaac2af"><td class="memSeparator" colspan="2"> </td></tr>
|
|
<tr class="memitem:a62af651d85d73dc4913ce9e77796d7dc"><td class="memItemLeft" align="right" valign="top"><a id="a62af651d85d73dc4913ce9e77796d7dc"></a>
|
|
#define </td><td class="memItemRight" valign="bottom"><b>PORT_EVCTRL_PORTEI0</b>   (<a class="el" href="same54p20a_8h.html#ab21106c87e6a98f4e2833499325b2867">_U_</a>(0x1) << <a class="el" href="component_2port_8h.html#a88f4bfafa9042b97077d13d5eaaac2af">PORT_EVCTRL_PORTEI0_Pos</a>)</td></tr>
|
|
<tr class="separator:a62af651d85d73dc4913ce9e77796d7dc"><td class="memSeparator" colspan="2"> </td></tr>
|
|
<tr class="memitem:a3b4c736f727d87be5bd9343cba9d3cd4"><td class="memItemLeft" align="right" valign="top"><a id="a3b4c736f727d87be5bd9343cba9d3cd4"></a>
|
|
#define </td><td class="memItemRight" valign="bottom"><a class="el" href="component_2port_8h.html#a3b4c736f727d87be5bd9343cba9d3cd4">PORT_EVCTRL_PID1_Pos</a>   8</td></tr>
|
|
<tr class="memdesc:a3b4c736f727d87be5bd9343cba9d3cd4"><td class="mdescLeft"> </td><td class="mdescRight">(PORT_EVCTRL) PORT Event Pin Identifier 1 <br /></td></tr>
|
|
<tr class="separator:a3b4c736f727d87be5bd9343cba9d3cd4"><td class="memSeparator" colspan="2"> </td></tr>
|
|
<tr class="memitem:a176c1ebe1a3a4dd2bea6069c6490387b"><td class="memItemLeft" align="right" valign="top"><a id="a176c1ebe1a3a4dd2bea6069c6490387b"></a>
|
|
#define </td><td class="memItemRight" valign="bottom"><b>PORT_EVCTRL_PID1_Msk</b>   (<a class="el" href="same54p20a_8h.html#ab21106c87e6a98f4e2833499325b2867">_U_</a>(0x1F) << <a class="el" href="component_2port_8h.html#a3b4c736f727d87be5bd9343cba9d3cd4">PORT_EVCTRL_PID1_Pos</a>)</td></tr>
|
|
<tr class="separator:a176c1ebe1a3a4dd2bea6069c6490387b"><td class="memSeparator" colspan="2"> </td></tr>
|
|
<tr class="memitem:a34418908d5ddd5e0ecfefdd4d9529885"><td class="memItemLeft" align="right" valign="top"><a id="a34418908d5ddd5e0ecfefdd4d9529885"></a>
|
|
#define </td><td class="memItemRight" valign="bottom"><b>PORT_EVCTRL_PID1</b>(value)   (PORT_EVCTRL_PID1_Msk & ((value) << <a class="el" href="component_2port_8h.html#a3b4c736f727d87be5bd9343cba9d3cd4">PORT_EVCTRL_PID1_Pos</a>))</td></tr>
|
|
<tr class="separator:a34418908d5ddd5e0ecfefdd4d9529885"><td class="memSeparator" colspan="2"> </td></tr>
|
|
<tr class="memitem:a2800a8b732f0fe2a59d621a6a223e2fd"><td class="memItemLeft" align="right" valign="top"><a id="a2800a8b732f0fe2a59d621a6a223e2fd"></a>
|
|
#define </td><td class="memItemRight" valign="bottom"><a class="el" href="component_2port_8h.html#a2800a8b732f0fe2a59d621a6a223e2fd">PORT_EVCTRL_EVACT1_Pos</a>   13</td></tr>
|
|
<tr class="memdesc:a2800a8b732f0fe2a59d621a6a223e2fd"><td class="mdescLeft"> </td><td class="mdescRight">(PORT_EVCTRL) PORT Event Action 1 <br /></td></tr>
|
|
<tr class="separator:a2800a8b732f0fe2a59d621a6a223e2fd"><td class="memSeparator" colspan="2"> </td></tr>
|
|
<tr class="memitem:a003887323186238a1702efecce40375f"><td class="memItemLeft" align="right" valign="top"><a id="a003887323186238a1702efecce40375f"></a>
|
|
#define </td><td class="memItemRight" valign="bottom"><b>PORT_EVCTRL_EVACT1_Msk</b>   (<a class="el" href="same54p20a_8h.html#ab21106c87e6a98f4e2833499325b2867">_U_</a>(0x3) << <a class="el" href="component_2port_8h.html#a2800a8b732f0fe2a59d621a6a223e2fd">PORT_EVCTRL_EVACT1_Pos</a>)</td></tr>
|
|
<tr class="separator:a003887323186238a1702efecce40375f"><td class="memSeparator" colspan="2"> </td></tr>
|
|
<tr class="memitem:a68944fb2b9981a0aab66f54b0f508320"><td class="memItemLeft" align="right" valign="top"><a id="a68944fb2b9981a0aab66f54b0f508320"></a>
|
|
#define </td><td class="memItemRight" valign="bottom"><b>PORT_EVCTRL_EVACT1</b>(value)   (PORT_EVCTRL_EVACT1_Msk & ((value) << <a class="el" href="component_2port_8h.html#a2800a8b732f0fe2a59d621a6a223e2fd">PORT_EVCTRL_EVACT1_Pos</a>))</td></tr>
|
|
<tr class="separator:a68944fb2b9981a0aab66f54b0f508320"><td class="memSeparator" colspan="2"> </td></tr>
|
|
<tr class="memitem:a8bfeb0b02717c696f7e1af20e4ca77c5"><td class="memItemLeft" align="right" valign="top"><a id="a8bfeb0b02717c696f7e1af20e4ca77c5"></a>
|
|
#define </td><td class="memItemRight" valign="bottom"><a class="el" href="component_2port_8h.html#a8bfeb0b02717c696f7e1af20e4ca77c5">PORT_EVCTRL_PORTEI1_Pos</a>   15</td></tr>
|
|
<tr class="memdesc:a8bfeb0b02717c696f7e1af20e4ca77c5"><td class="mdescLeft"> </td><td class="mdescRight">(PORT_EVCTRL) PORT Event Input Enable 1 <br /></td></tr>
|
|
<tr class="separator:a8bfeb0b02717c696f7e1af20e4ca77c5"><td class="memSeparator" colspan="2"> </td></tr>
|
|
<tr class="memitem:a4a0e0425148de6aef2441cfc497d5ff4"><td class="memItemLeft" align="right" valign="top"><a id="a4a0e0425148de6aef2441cfc497d5ff4"></a>
|
|
#define </td><td class="memItemRight" valign="bottom"><b>PORT_EVCTRL_PORTEI1</b>   (<a class="el" href="same54p20a_8h.html#ab21106c87e6a98f4e2833499325b2867">_U_</a>(0x1) << <a class="el" href="component_2port_8h.html#a8bfeb0b02717c696f7e1af20e4ca77c5">PORT_EVCTRL_PORTEI1_Pos</a>)</td></tr>
|
|
<tr class="separator:a4a0e0425148de6aef2441cfc497d5ff4"><td class="memSeparator" colspan="2"> </td></tr>
|
|
<tr class="memitem:aa21f7704518c8b141129d4bded526ffa"><td class="memItemLeft" align="right" valign="top"><a id="aa21f7704518c8b141129d4bded526ffa"></a>
|
|
#define </td><td class="memItemRight" valign="bottom"><a class="el" href="component_2port_8h.html#aa21f7704518c8b141129d4bded526ffa">PORT_EVCTRL_PID2_Pos</a>   16</td></tr>
|
|
<tr class="memdesc:aa21f7704518c8b141129d4bded526ffa"><td class="mdescLeft"> </td><td class="mdescRight">(PORT_EVCTRL) PORT Event Pin Identifier 2 <br /></td></tr>
|
|
<tr class="separator:aa21f7704518c8b141129d4bded526ffa"><td class="memSeparator" colspan="2"> </td></tr>
|
|
<tr class="memitem:a346d437ebf7b41a9a49da801e9f6517b"><td class="memItemLeft" align="right" valign="top"><a id="a346d437ebf7b41a9a49da801e9f6517b"></a>
|
|
#define </td><td class="memItemRight" valign="bottom"><b>PORT_EVCTRL_PID2_Msk</b>   (<a class="el" href="same54p20a_8h.html#ab21106c87e6a98f4e2833499325b2867">_U_</a>(0x1F) << <a class="el" href="component_2port_8h.html#aa21f7704518c8b141129d4bded526ffa">PORT_EVCTRL_PID2_Pos</a>)</td></tr>
|
|
<tr class="separator:a346d437ebf7b41a9a49da801e9f6517b"><td class="memSeparator" colspan="2"> </td></tr>
|
|
<tr class="memitem:a50751a2216b9476460efc8673b560e8d"><td class="memItemLeft" align="right" valign="top"><a id="a50751a2216b9476460efc8673b560e8d"></a>
|
|
#define </td><td class="memItemRight" valign="bottom"><b>PORT_EVCTRL_PID2</b>(value)   (PORT_EVCTRL_PID2_Msk & ((value) << <a class="el" href="component_2port_8h.html#aa21f7704518c8b141129d4bded526ffa">PORT_EVCTRL_PID2_Pos</a>))</td></tr>
|
|
<tr class="separator:a50751a2216b9476460efc8673b560e8d"><td class="memSeparator" colspan="2"> </td></tr>
|
|
<tr class="memitem:acd45d1b50592f003b3d9e42a85132211"><td class="memItemLeft" align="right" valign="top"><a id="acd45d1b50592f003b3d9e42a85132211"></a>
|
|
#define </td><td class="memItemRight" valign="bottom"><a class="el" href="component_2port_8h.html#acd45d1b50592f003b3d9e42a85132211">PORT_EVCTRL_EVACT2_Pos</a>   21</td></tr>
|
|
<tr class="memdesc:acd45d1b50592f003b3d9e42a85132211"><td class="mdescLeft"> </td><td class="mdescRight">(PORT_EVCTRL) PORT Event Action 2 <br /></td></tr>
|
|
<tr class="separator:acd45d1b50592f003b3d9e42a85132211"><td class="memSeparator" colspan="2"> </td></tr>
|
|
<tr class="memitem:abc5bcd7589a3e7df0b8462c67cf17dde"><td class="memItemLeft" align="right" valign="top"><a id="abc5bcd7589a3e7df0b8462c67cf17dde"></a>
|
|
#define </td><td class="memItemRight" valign="bottom"><b>PORT_EVCTRL_EVACT2_Msk</b>   (<a class="el" href="same54p20a_8h.html#ab21106c87e6a98f4e2833499325b2867">_U_</a>(0x3) << <a class="el" href="component_2port_8h.html#acd45d1b50592f003b3d9e42a85132211">PORT_EVCTRL_EVACT2_Pos</a>)</td></tr>
|
|
<tr class="separator:abc5bcd7589a3e7df0b8462c67cf17dde"><td class="memSeparator" colspan="2"> </td></tr>
|
|
<tr class="memitem:a47671c947ce8e1e769f47b5555d8d947"><td class="memItemLeft" align="right" valign="top"><a id="a47671c947ce8e1e769f47b5555d8d947"></a>
|
|
#define </td><td class="memItemRight" valign="bottom"><b>PORT_EVCTRL_EVACT2</b>(value)   (PORT_EVCTRL_EVACT2_Msk & ((value) << <a class="el" href="component_2port_8h.html#acd45d1b50592f003b3d9e42a85132211">PORT_EVCTRL_EVACT2_Pos</a>))</td></tr>
|
|
<tr class="separator:a47671c947ce8e1e769f47b5555d8d947"><td class="memSeparator" colspan="2"> </td></tr>
|
|
<tr class="memitem:a5314beeda2b4a48292ede491bf20d093"><td class="memItemLeft" align="right" valign="top"><a id="a5314beeda2b4a48292ede491bf20d093"></a>
|
|
#define </td><td class="memItemRight" valign="bottom"><a class="el" href="component_2port_8h.html#a5314beeda2b4a48292ede491bf20d093">PORT_EVCTRL_PORTEI2_Pos</a>   23</td></tr>
|
|
<tr class="memdesc:a5314beeda2b4a48292ede491bf20d093"><td class="mdescLeft"> </td><td class="mdescRight">(PORT_EVCTRL) PORT Event Input Enable 2 <br /></td></tr>
|
|
<tr class="separator:a5314beeda2b4a48292ede491bf20d093"><td class="memSeparator" colspan="2"> </td></tr>
|
|
<tr class="memitem:a92499272df8129b33c5a677d41d79a51"><td class="memItemLeft" align="right" valign="top"><a id="a92499272df8129b33c5a677d41d79a51"></a>
|
|
#define </td><td class="memItemRight" valign="bottom"><b>PORT_EVCTRL_PORTEI2</b>   (<a class="el" href="same54p20a_8h.html#ab21106c87e6a98f4e2833499325b2867">_U_</a>(0x1) << <a class="el" href="component_2port_8h.html#a5314beeda2b4a48292ede491bf20d093">PORT_EVCTRL_PORTEI2_Pos</a>)</td></tr>
|
|
<tr class="separator:a92499272df8129b33c5a677d41d79a51"><td class="memSeparator" colspan="2"> </td></tr>
|
|
<tr class="memitem:ac60f3d827e52d29afc68baf448f3133b"><td class="memItemLeft" align="right" valign="top"><a id="ac60f3d827e52d29afc68baf448f3133b"></a>
|
|
#define </td><td class="memItemRight" valign="bottom"><a class="el" href="component_2port_8h.html#ac60f3d827e52d29afc68baf448f3133b">PORT_EVCTRL_PID3_Pos</a>   24</td></tr>
|
|
<tr class="memdesc:ac60f3d827e52d29afc68baf448f3133b"><td class="mdescLeft"> </td><td class="mdescRight">(PORT_EVCTRL) PORT Event Pin Identifier 3 <br /></td></tr>
|
|
<tr class="separator:ac60f3d827e52d29afc68baf448f3133b"><td class="memSeparator" colspan="2"> </td></tr>
|
|
<tr class="memitem:ac1775be3c8bdf4a2b12bec995200547d"><td class="memItemLeft" align="right" valign="top"><a id="ac1775be3c8bdf4a2b12bec995200547d"></a>
|
|
#define </td><td class="memItemRight" valign="bottom"><b>PORT_EVCTRL_PID3_Msk</b>   (<a class="el" href="same54p20a_8h.html#ab21106c87e6a98f4e2833499325b2867">_U_</a>(0x1F) << <a class="el" href="component_2port_8h.html#ac60f3d827e52d29afc68baf448f3133b">PORT_EVCTRL_PID3_Pos</a>)</td></tr>
|
|
<tr class="separator:ac1775be3c8bdf4a2b12bec995200547d"><td class="memSeparator" colspan="2"> </td></tr>
|
|
<tr class="memitem:a718dc93cbf01d907bf0e08061e23fa16"><td class="memItemLeft" align="right" valign="top"><a id="a718dc93cbf01d907bf0e08061e23fa16"></a>
|
|
#define </td><td class="memItemRight" valign="bottom"><b>PORT_EVCTRL_PID3</b>(value)   (PORT_EVCTRL_PID3_Msk & ((value) << <a class="el" href="component_2port_8h.html#ac60f3d827e52d29afc68baf448f3133b">PORT_EVCTRL_PID3_Pos</a>))</td></tr>
|
|
<tr class="separator:a718dc93cbf01d907bf0e08061e23fa16"><td class="memSeparator" colspan="2"> </td></tr>
|
|
<tr class="memitem:aa35b06ebab0565a6a5ee15f1099ac4c4"><td class="memItemLeft" align="right" valign="top"><a id="aa35b06ebab0565a6a5ee15f1099ac4c4"></a>
|
|
#define </td><td class="memItemRight" valign="bottom"><a class="el" href="component_2port_8h.html#aa35b06ebab0565a6a5ee15f1099ac4c4">PORT_EVCTRL_EVACT3_Pos</a>   29</td></tr>
|
|
<tr class="memdesc:aa35b06ebab0565a6a5ee15f1099ac4c4"><td class="mdescLeft"> </td><td class="mdescRight">(PORT_EVCTRL) PORT Event Action 3 <br /></td></tr>
|
|
<tr class="separator:aa35b06ebab0565a6a5ee15f1099ac4c4"><td class="memSeparator" colspan="2"> </td></tr>
|
|
<tr class="memitem:af5a3c61a631db36e1ef5b0ecdf8e5e71"><td class="memItemLeft" align="right" valign="top"><a id="af5a3c61a631db36e1ef5b0ecdf8e5e71"></a>
|
|
#define </td><td class="memItemRight" valign="bottom"><b>PORT_EVCTRL_EVACT3_Msk</b>   (<a class="el" href="same54p20a_8h.html#ab21106c87e6a98f4e2833499325b2867">_U_</a>(0x3) << <a class="el" href="component_2port_8h.html#aa35b06ebab0565a6a5ee15f1099ac4c4">PORT_EVCTRL_EVACT3_Pos</a>)</td></tr>
|
|
<tr class="separator:af5a3c61a631db36e1ef5b0ecdf8e5e71"><td class="memSeparator" colspan="2"> </td></tr>
|
|
<tr class="memitem:a3ad7c5b187811e20124753a158c9a310"><td class="memItemLeft" align="right" valign="top"><a id="a3ad7c5b187811e20124753a158c9a310"></a>
|
|
#define </td><td class="memItemRight" valign="bottom"><b>PORT_EVCTRL_EVACT3</b>(value)   (PORT_EVCTRL_EVACT3_Msk & ((value) << <a class="el" href="component_2port_8h.html#aa35b06ebab0565a6a5ee15f1099ac4c4">PORT_EVCTRL_EVACT3_Pos</a>))</td></tr>
|
|
<tr class="separator:a3ad7c5b187811e20124753a158c9a310"><td class="memSeparator" colspan="2"> </td></tr>
|
|
<tr class="memitem:a7cd6572f4b33d084356d9a523ded28de"><td class="memItemLeft" align="right" valign="top"><a id="a7cd6572f4b33d084356d9a523ded28de"></a>
|
|
#define </td><td class="memItemRight" valign="bottom"><a class="el" href="component_2port_8h.html#a7cd6572f4b33d084356d9a523ded28de">PORT_EVCTRL_PORTEI3_Pos</a>   31</td></tr>
|
|
<tr class="memdesc:a7cd6572f4b33d084356d9a523ded28de"><td class="mdescLeft"> </td><td class="mdescRight">(PORT_EVCTRL) PORT Event Input Enable 3 <br /></td></tr>
|
|
<tr class="separator:a7cd6572f4b33d084356d9a523ded28de"><td class="memSeparator" colspan="2"> </td></tr>
|
|
<tr class="memitem:a47cb485a47d099c325a5a9280e4d0bab"><td class="memItemLeft" align="right" valign="top"><a id="a47cb485a47d099c325a5a9280e4d0bab"></a>
|
|
#define </td><td class="memItemRight" valign="bottom"><b>PORT_EVCTRL_PORTEI3</b>   (<a class="el" href="same54p20a_8h.html#ab21106c87e6a98f4e2833499325b2867">_U_</a>(0x1) << <a class="el" href="component_2port_8h.html#a7cd6572f4b33d084356d9a523ded28de">PORT_EVCTRL_PORTEI3_Pos</a>)</td></tr>
|
|
<tr class="separator:a47cb485a47d099c325a5a9280e4d0bab"><td class="memSeparator" colspan="2"> </td></tr>
|
|
<tr class="memitem:acff97e1262ff21624f76c9169653e4a4"><td class="memItemLeft" align="right" valign="top"><a id="acff97e1262ff21624f76c9169653e4a4"></a>
|
|
#define </td><td class="memItemRight" valign="bottom"><a class="el" href="component_2port_8h.html#acff97e1262ff21624f76c9169653e4a4">PORT_EVCTRL_MASK</a>   <a class="el" href="same54p20a_8h.html#ab21106c87e6a98f4e2833499325b2867">_U_</a>(0xFFFFFFFF)</td></tr>
|
|
<tr class="memdesc:acff97e1262ff21624f76c9169653e4a4"><td class="mdescLeft"> </td><td class="mdescRight">(PORT_EVCTRL) MASK Register <br /></td></tr>
|
|
<tr class="separator:acff97e1262ff21624f76c9169653e4a4"><td class="memSeparator" colspan="2"> </td></tr>
|
|
<tr class="memitem:a2b2cfb87664f62a60eb5f01a7fbf4e9a"><td class="memItemLeft" align="right" valign="top"><a id="a2b2cfb87664f62a60eb5f01a7fbf4e9a"></a>
|
|
#define </td><td class="memItemRight" valign="bottom"><a class="el" href="component_2port_8h.html#a2b2cfb87664f62a60eb5f01a7fbf4e9a">PORT_PMUX_OFFSET</a>   0x30</td></tr>
|
|
<tr class="memdesc:a2b2cfb87664f62a60eb5f01a7fbf4e9a"><td class="mdescLeft"> </td><td class="mdescRight">(PORT_PMUX offset) Peripheral Multiplexing <br /></td></tr>
|
|
<tr class="separator:a2b2cfb87664f62a60eb5f01a7fbf4e9a"><td class="memSeparator" colspan="2"> </td></tr>
|
|
<tr class="memitem:a4a150e2f7e2344a8a2f7e3d08ef6c39f"><td class="memItemLeft" align="right" valign="top"><a id="a4a150e2f7e2344a8a2f7e3d08ef6c39f"></a>
|
|
#define </td><td class="memItemRight" valign="bottom"><a class="el" href="component_2port_8h.html#a4a150e2f7e2344a8a2f7e3d08ef6c39f">PORT_PMUX_RESETVALUE</a>   <a class="el" href="same54p20a_8h.html#ab21106c87e6a98f4e2833499325b2867">_U_</a>(0x00)</td></tr>
|
|
<tr class="memdesc:a4a150e2f7e2344a8a2f7e3d08ef6c39f"><td class="mdescLeft"> </td><td class="mdescRight">(PORT_PMUX reset_value) Peripheral Multiplexing <br /></td></tr>
|
|
<tr class="separator:a4a150e2f7e2344a8a2f7e3d08ef6c39f"><td class="memSeparator" colspan="2"> </td></tr>
|
|
<tr class="memitem:a38a4c4871ecabeb4ad36398b73685bac"><td class="memItemLeft" align="right" valign="top"><a id="a38a4c4871ecabeb4ad36398b73685bac"></a>
|
|
#define </td><td class="memItemRight" valign="bottom"><a class="el" href="component_2port_8h.html#a38a4c4871ecabeb4ad36398b73685bac">PORT_PMUX_PMUXE_Pos</a>   0</td></tr>
|
|
<tr class="memdesc:a38a4c4871ecabeb4ad36398b73685bac"><td class="mdescLeft"> </td><td class="mdescRight">(PORT_PMUX) Peripheral Multiplexing for Even-Numbered Pin <br /></td></tr>
|
|
<tr class="separator:a38a4c4871ecabeb4ad36398b73685bac"><td class="memSeparator" colspan="2"> </td></tr>
|
|
<tr class="memitem:ae955cb77e730b16d702cd0fcdb156ec4"><td class="memItemLeft" align="right" valign="top"><a id="ae955cb77e730b16d702cd0fcdb156ec4"></a>
|
|
#define </td><td class="memItemRight" valign="bottom"><b>PORT_PMUX_PMUXE_Msk</b>   (<a class="el" href="same54p20a_8h.html#ab21106c87e6a98f4e2833499325b2867">_U_</a>(0xF) << <a class="el" href="component_2port_8h.html#a38a4c4871ecabeb4ad36398b73685bac">PORT_PMUX_PMUXE_Pos</a>)</td></tr>
|
|
<tr class="separator:ae955cb77e730b16d702cd0fcdb156ec4"><td class="memSeparator" colspan="2"> </td></tr>
|
|
<tr class="memitem:a1a0548ef99b601e76ee01c5de4b8f32b"><td class="memItemLeft" align="right" valign="top"><a id="a1a0548ef99b601e76ee01c5de4b8f32b"></a>
|
|
#define </td><td class="memItemRight" valign="bottom"><b>PORT_PMUX_PMUXE</b>(value)   (PORT_PMUX_PMUXE_Msk & ((value) << <a class="el" href="component_2port_8h.html#a38a4c4871ecabeb4ad36398b73685bac">PORT_PMUX_PMUXE_Pos</a>))</td></tr>
|
|
<tr class="separator:a1a0548ef99b601e76ee01c5de4b8f32b"><td class="memSeparator" colspan="2"> </td></tr>
|
|
<tr class="memitem:a80a28619ad2db553b64d4ce4545368d3"><td class="memItemLeft" align="right" valign="top"><a id="a80a28619ad2db553b64d4ce4545368d3"></a>
|
|
#define </td><td class="memItemRight" valign="bottom"><a class="el" href="component_2port_8h.html#a80a28619ad2db553b64d4ce4545368d3">PORT_PMUX_PMUXO_Pos</a>   4</td></tr>
|
|
<tr class="memdesc:a80a28619ad2db553b64d4ce4545368d3"><td class="mdescLeft"> </td><td class="mdescRight">(PORT_PMUX) Peripheral Multiplexing for Odd-Numbered Pin <br /></td></tr>
|
|
<tr class="separator:a80a28619ad2db553b64d4ce4545368d3"><td class="memSeparator" colspan="2"> </td></tr>
|
|
<tr class="memitem:afd360b4eecfb7fb93fde5c9e1c6da3a0"><td class="memItemLeft" align="right" valign="top"><a id="afd360b4eecfb7fb93fde5c9e1c6da3a0"></a>
|
|
#define </td><td class="memItemRight" valign="bottom"><b>PORT_PMUX_PMUXO_Msk</b>   (<a class="el" href="same54p20a_8h.html#ab21106c87e6a98f4e2833499325b2867">_U_</a>(0xF) << <a class="el" href="component_2port_8h.html#a80a28619ad2db553b64d4ce4545368d3">PORT_PMUX_PMUXO_Pos</a>)</td></tr>
|
|
<tr class="separator:afd360b4eecfb7fb93fde5c9e1c6da3a0"><td class="memSeparator" colspan="2"> </td></tr>
|
|
<tr class="memitem:a9e83be4ac2a68323e1910518c9290f21"><td class="memItemLeft" align="right" valign="top"><a id="a9e83be4ac2a68323e1910518c9290f21"></a>
|
|
#define </td><td class="memItemRight" valign="bottom"><b>PORT_PMUX_PMUXO</b>(value)   (PORT_PMUX_PMUXO_Msk & ((value) << <a class="el" href="component_2port_8h.html#a80a28619ad2db553b64d4ce4545368d3">PORT_PMUX_PMUXO_Pos</a>))</td></tr>
|
|
<tr class="separator:a9e83be4ac2a68323e1910518c9290f21"><td class="memSeparator" colspan="2"> </td></tr>
|
|
<tr class="memitem:a1b48850f8861140de4eb5b75544f05e7"><td class="memItemLeft" align="right" valign="top"><a id="a1b48850f8861140de4eb5b75544f05e7"></a>
|
|
#define </td><td class="memItemRight" valign="bottom"><a class="el" href="component_2port_8h.html#a1b48850f8861140de4eb5b75544f05e7">PORT_PMUX_MASK</a>   <a class="el" href="same54p20a_8h.html#ab21106c87e6a98f4e2833499325b2867">_U_</a>(0xFF)</td></tr>
|
|
<tr class="memdesc:a1b48850f8861140de4eb5b75544f05e7"><td class="mdescLeft"> </td><td class="mdescRight">(PORT_PMUX) MASK Register <br /></td></tr>
|
|
<tr class="separator:a1b48850f8861140de4eb5b75544f05e7"><td class="memSeparator" colspan="2"> </td></tr>
|
|
<tr class="memitem:a5329a91f7ccfbc23850b5be176724aec"><td class="memItemLeft" align="right" valign="top"><a id="a5329a91f7ccfbc23850b5be176724aec"></a>
|
|
#define </td><td class="memItemRight" valign="bottom"><a class="el" href="component_2port_8h.html#a5329a91f7ccfbc23850b5be176724aec">PORT_PINCFG_OFFSET</a>   0x40</td></tr>
|
|
<tr class="memdesc:a5329a91f7ccfbc23850b5be176724aec"><td class="mdescLeft"> </td><td class="mdescRight">(PORT_PINCFG offset) Pin Configuration <br /></td></tr>
|
|
<tr class="separator:a5329a91f7ccfbc23850b5be176724aec"><td class="memSeparator" colspan="2"> </td></tr>
|
|
<tr class="memitem:a4e8b3dae5451509a2d436e492ecc4f52"><td class="memItemLeft" align="right" valign="top"><a id="a4e8b3dae5451509a2d436e492ecc4f52"></a>
|
|
#define </td><td class="memItemRight" valign="bottom"><a class="el" href="component_2port_8h.html#a4e8b3dae5451509a2d436e492ecc4f52">PORT_PINCFG_RESETVALUE</a>   <a class="el" href="same54p20a_8h.html#ab21106c87e6a98f4e2833499325b2867">_U_</a>(0x00)</td></tr>
|
|
<tr class="memdesc:a4e8b3dae5451509a2d436e492ecc4f52"><td class="mdescLeft"> </td><td class="mdescRight">(PORT_PINCFG reset_value) Pin Configuration <br /></td></tr>
|
|
<tr class="separator:a4e8b3dae5451509a2d436e492ecc4f52"><td class="memSeparator" colspan="2"> </td></tr>
|
|
<tr class="memitem:a1b62eff2451a3e0cfe61e19024900c17"><td class="memItemLeft" align="right" valign="top"><a id="a1b62eff2451a3e0cfe61e19024900c17"></a>
|
|
#define </td><td class="memItemRight" valign="bottom"><a class="el" href="component_2port_8h.html#a1b62eff2451a3e0cfe61e19024900c17">PORT_PINCFG_PMUXEN_Pos</a>   0</td></tr>
|
|
<tr class="memdesc:a1b62eff2451a3e0cfe61e19024900c17"><td class="mdescLeft"> </td><td class="mdescRight">(PORT_PINCFG) Peripheral Multiplexer Enable <br /></td></tr>
|
|
<tr class="separator:a1b62eff2451a3e0cfe61e19024900c17"><td class="memSeparator" colspan="2"> </td></tr>
|
|
<tr class="memitem:a312407fd71d21257ff3770fe06a2b243"><td class="memItemLeft" align="right" valign="top"><a id="a312407fd71d21257ff3770fe06a2b243"></a>
|
|
#define </td><td class="memItemRight" valign="bottom"><b>PORT_PINCFG_PMUXEN</b>   (<a class="el" href="same54p20a_8h.html#ab21106c87e6a98f4e2833499325b2867">_U_</a>(0x1) << <a class="el" href="component_2port_8h.html#a1b62eff2451a3e0cfe61e19024900c17">PORT_PINCFG_PMUXEN_Pos</a>)</td></tr>
|
|
<tr class="separator:a312407fd71d21257ff3770fe06a2b243"><td class="memSeparator" colspan="2"> </td></tr>
|
|
<tr class="memitem:a485a99f4d0377f2ab8f26a2f79ef6604"><td class="memItemLeft" align="right" valign="top"><a id="a485a99f4d0377f2ab8f26a2f79ef6604"></a>
|
|
#define </td><td class="memItemRight" valign="bottom"><a class="el" href="component_2port_8h.html#a485a99f4d0377f2ab8f26a2f79ef6604">PORT_PINCFG_INEN_Pos</a>   1</td></tr>
|
|
<tr class="memdesc:a485a99f4d0377f2ab8f26a2f79ef6604"><td class="mdescLeft"> </td><td class="mdescRight">(PORT_PINCFG) Input Enable <br /></td></tr>
|
|
<tr class="separator:a485a99f4d0377f2ab8f26a2f79ef6604"><td class="memSeparator" colspan="2"> </td></tr>
|
|
<tr class="memitem:aee13569a0c6188a200494aa3ea1997a6"><td class="memItemLeft" align="right" valign="top"><a id="aee13569a0c6188a200494aa3ea1997a6"></a>
|
|
#define </td><td class="memItemRight" valign="bottom"><b>PORT_PINCFG_INEN</b>   (<a class="el" href="same54p20a_8h.html#ab21106c87e6a98f4e2833499325b2867">_U_</a>(0x1) << <a class="el" href="component_2port_8h.html#a485a99f4d0377f2ab8f26a2f79ef6604">PORT_PINCFG_INEN_Pos</a>)</td></tr>
|
|
<tr class="separator:aee13569a0c6188a200494aa3ea1997a6"><td class="memSeparator" colspan="2"> </td></tr>
|
|
<tr class="memitem:a686c2d965f888e1538721fee55c89fb5"><td class="memItemLeft" align="right" valign="top"><a id="a686c2d965f888e1538721fee55c89fb5"></a>
|
|
#define </td><td class="memItemRight" valign="bottom"><a class="el" href="component_2port_8h.html#a686c2d965f888e1538721fee55c89fb5">PORT_PINCFG_PULLEN_Pos</a>   2</td></tr>
|
|
<tr class="memdesc:a686c2d965f888e1538721fee55c89fb5"><td class="mdescLeft"> </td><td class="mdescRight">(PORT_PINCFG) Pull Enable <br /></td></tr>
|
|
<tr class="separator:a686c2d965f888e1538721fee55c89fb5"><td class="memSeparator" colspan="2"> </td></tr>
|
|
<tr class="memitem:a9b0b89d777ef1d50467b1db310d9f9ab"><td class="memItemLeft" align="right" valign="top"><a id="a9b0b89d777ef1d50467b1db310d9f9ab"></a>
|
|
#define </td><td class="memItemRight" valign="bottom"><b>PORT_PINCFG_PULLEN</b>   (<a class="el" href="same54p20a_8h.html#ab21106c87e6a98f4e2833499325b2867">_U_</a>(0x1) << <a class="el" href="component_2port_8h.html#a686c2d965f888e1538721fee55c89fb5">PORT_PINCFG_PULLEN_Pos</a>)</td></tr>
|
|
<tr class="separator:a9b0b89d777ef1d50467b1db310d9f9ab"><td class="memSeparator" colspan="2"> </td></tr>
|
|
<tr class="memitem:a42ef9392a67cfdc9f6d712f9d758f379"><td class="memItemLeft" align="right" valign="top"><a id="a42ef9392a67cfdc9f6d712f9d758f379"></a>
|
|
#define </td><td class="memItemRight" valign="bottom"><a class="el" href="component_2port_8h.html#a42ef9392a67cfdc9f6d712f9d758f379">PORT_PINCFG_DRVSTR_Pos</a>   6</td></tr>
|
|
<tr class="memdesc:a42ef9392a67cfdc9f6d712f9d758f379"><td class="mdescLeft"> </td><td class="mdescRight">(PORT_PINCFG) Output Driver Strength Selection <br /></td></tr>
|
|
<tr class="separator:a42ef9392a67cfdc9f6d712f9d758f379"><td class="memSeparator" colspan="2"> </td></tr>
|
|
<tr class="memitem:ac288754ea6b7640bc385b595c4c41849"><td class="memItemLeft" align="right" valign="top"><a id="ac288754ea6b7640bc385b595c4c41849"></a>
|
|
#define </td><td class="memItemRight" valign="bottom"><b>PORT_PINCFG_DRVSTR</b>   (<a class="el" href="same54p20a_8h.html#ab21106c87e6a98f4e2833499325b2867">_U_</a>(0x1) << <a class="el" href="component_2port_8h.html#a42ef9392a67cfdc9f6d712f9d758f379">PORT_PINCFG_DRVSTR_Pos</a>)</td></tr>
|
|
<tr class="separator:ac288754ea6b7640bc385b595c4c41849"><td class="memSeparator" colspan="2"> </td></tr>
|
|
<tr class="memitem:a6e82d11b9330c18aa786f4f4693fa55c"><td class="memItemLeft" align="right" valign="top"><a id="a6e82d11b9330c18aa786f4f4693fa55c"></a>
|
|
#define </td><td class="memItemRight" valign="bottom"><a class="el" href="component_2port_8h.html#a6e82d11b9330c18aa786f4f4693fa55c">PORT_PINCFG_MASK</a>   <a class="el" href="same54p20a_8h.html#ab21106c87e6a98f4e2833499325b2867">_U_</a>(0x47)</td></tr>
|
|
<tr class="memdesc:a6e82d11b9330c18aa786f4f4693fa55c"><td class="mdescLeft"> </td><td class="mdescRight">(PORT_PINCFG) MASK Register <br /></td></tr>
|
|
<tr class="separator:a6e82d11b9330c18aa786f4f4693fa55c"><td class="memSeparator" colspan="2"> </td></tr>
|
|
</table>
|
|
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
|
|
<div class="textblock"><p>Component description for PORT. </p>
|
|
<p>Copyright (c) 2019 Microchip Technology Inc.</p>
|
|
<p>\asf_license_start </p>
|
|
|
|
<p class="definition">Definition in file <a class="el" href="component_2port_8h_source.html">port.h</a>.</p>
|
|
</div></div><!-- contents -->
|
|
<!-- start footer part -->
|
|
<hr class="footer"/><address class="footer"><small>
|
|
Generated by <a href="http://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.8.20
|
|
</small></address>
|
|
</body>
|
|
</html>
|