You cannot select more than 25 topics
Topics must start with a letter or number, can include dashes ('-') and can be up to 35 characters long.
327 lines
62 KiB
HTML
327 lines
62 KiB
HTML
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
|
|
<html xmlns="http://www.w3.org/1999/xhtml">
|
|
<head>
|
|
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
|
|
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
|
|
<meta name="generator" content="Doxygen 1.8.20"/>
|
|
<meta name="viewport" content="width=device-width, initial-scale=1"/>
|
|
<title>SAME54P20A Test Project: /storage/Shared/Documents/Projects/ePenguin/ePenguin-Software-Framework/arch/arm/SAME54/SAME54A/mcu/inc/component/pcc.h Source File</title>
|
|
<link href="tabs.css" rel="stylesheet" type="text/css"/>
|
|
<script type="text/javascript" src="jquery.js"></script>
|
|
<script type="text/javascript" src="dynsections.js"></script>
|
|
<link href="search/search.css" rel="stylesheet" type="text/css"/>
|
|
<script type="text/javascript" src="search/searchdata.js"></script>
|
|
<script type="text/javascript" src="search/search.js"></script>
|
|
<link href="doxygen.css" rel="stylesheet" type="text/css" />
|
|
</head>
|
|
<body>
|
|
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
|
|
<div id="titlearea">
|
|
<table cellspacing="0" cellpadding="0">
|
|
<tbody>
|
|
<tr style="height: 56px;">
|
|
<td id="projectalign" style="padding-left: 0.5em;">
|
|
<div id="projectname">SAME54P20A Test Project
|
|
</div>
|
|
</td>
|
|
</tr>
|
|
</tbody>
|
|
</table>
|
|
</div>
|
|
<!-- end header part -->
|
|
<!-- Generated by Doxygen 1.8.20 -->
|
|
<script type="text/javascript">
|
|
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&dn=gpl-2.0.txt GPL-v2 */
|
|
var searchBox = new SearchBox("searchBox", "search",false,'Search');
|
|
/* @license-end */
|
|
</script>
|
|
<script type="text/javascript" src="menudata.js"></script>
|
|
<script type="text/javascript" src="menu.js"></script>
|
|
<script type="text/javascript">
|
|
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&dn=gpl-2.0.txt GPL-v2 */
|
|
$(function() {
|
|
initMenu('',true,false,'search.php','Search');
|
|
$(document).ready(function() { init_search(); });
|
|
});
|
|
/* @license-end */</script>
|
|
<div id="main-nav"></div>
|
|
<!-- window showing the filter options -->
|
|
<div id="MSearchSelectWindow"
|
|
onmouseover="return searchBox.OnSearchSelectShow()"
|
|
onmouseout="return searchBox.OnSearchSelectHide()"
|
|
onkeydown="return searchBox.OnSearchSelectKey(event)">
|
|
</div>
|
|
|
|
<!-- iframe showing the search results (closed by default) -->
|
|
<div id="MSearchResultsWindow">
|
|
<iframe src="javascript:void(0)" frameborder="0"
|
|
name="MSearchResults" id="MSearchResults">
|
|
</iframe>
|
|
</div>
|
|
|
|
<div id="nav-path" class="navpath">
|
|
<ul>
|
|
<li class="navelem"><a class="el" href="dir_ea9599923402ca8ab47fc3e495999dea.html">arch</a></li><li class="navelem"><a class="el" href="dir_9e929c73feaf15d3695ce4c76b483065.html">arm</a></li><li class="navelem"><a class="el" href="dir_58955c0f35a9c3d48181d2be53994c7b.html">SAME54</a></li><li class="navelem"><a class="el" href="dir_09e97e512ca7d4e6cd359f1c5497eeba.html">SAME54A</a></li><li class="navelem"><a class="el" href="dir_4b38d63e5c584a4d6c9001c789e1829f.html">mcu</a></li><li class="navelem"><a class="el" href="dir_d4fc57b996dc082ef023092a5b7d90fc.html">inc</a></li><li class="navelem"><a class="el" href="dir_2bb2e10400507f879251f0324a0a8c7c.html">component</a></li> </ul>
|
|
</div>
|
|
</div><!-- top -->
|
|
<div class="header">
|
|
<div class="headertitle">
|
|
<div class="title">pcc.h</div> </div>
|
|
</div><!--header-->
|
|
<div class="contents">
|
|
<a href="component_2pcc_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno"> 1</span>  </div>
|
|
<div class="line"><a name="l00030"></a><span class="lineno"> 30</span> <span class="preprocessor">#ifndef _SAME54_PCC_COMPONENT_</span></div>
|
|
<div class="line"><a name="l00031"></a><span class="lineno"> 31</span> <span class="preprocessor">#define _SAME54_PCC_COMPONENT_</span></div>
|
|
<div class="line"><a name="l00032"></a><span class="lineno"> 32</span>  </div>
|
|
<div class="line"><a name="l00033"></a><span class="lineno"> 33</span> <span class="comment">/* ========================================================================== */</span></div>
|
|
<div class="line"><a name="l00035"></a><span class="lineno"> 35</span> <span class="comment">/* ========================================================================== */</span></div>
|
|
<div class="line"><a name="l00038"></a><span class="lineno"> 38</span>  </div>
|
|
<div class="line"><a name="l00039"></a><span class="lineno"> 39</span> <span class="preprocessor">#define PCC_U2017</span></div>
|
|
<div class="line"><a name="l00040"></a><span class="lineno"> 40</span> <span class="preprocessor">#define REV_PCC 0x110</span></div>
|
|
<div class="line"><a name="l00041"></a><span class="lineno"> 41</span>  </div>
|
|
<div class="line"><a name="l00042"></a><span class="lineno"> 42</span> <span class="comment">/* -------- PCC_MR : (PCC Offset: 0x00) (R/W 32) Mode Register -------- */</span></div>
|
|
<div class="line"><a name="l00043"></a><span class="lineno"> 43</span> <span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span></div>
|
|
<div class="line"><a name="l00044"></a><span class="lineno"><a class="line" href="unionPCC__MR__Type.html"> 44</a></span> <span class="keyword">typedef</span> <span class="keyword">union </span>{</div>
|
|
<div class="line"><a name="l00045"></a><span class="lineno"> 45</span>  <span class="keyword">struct </span>{</div>
|
|
<div class="line"><a name="l00046"></a><span class="lineno"><a class="line" href="unionPCC__MR__Type.html#a7444dce128e917f5d86b55a8263b8e1a"> 46</a></span>  uint32_t <a class="code" href="unionPCC__MR__Type.html#a7444dce128e917f5d86b55a8263b8e1a">PCEN</a>:1; </div>
|
|
<div class="line"><a name="l00047"></a><span class="lineno"><a class="line" href="unionPCC__MR__Type.html#a352c4769717eaffd264c5e614467f31f"> 47</a></span>  uint32_t :3; </div>
|
|
<div class="line"><a name="l00048"></a><span class="lineno"><a class="line" href="unionPCC__MR__Type.html#a6c177b778df7c5de116ae78d8b24e66b"> 48</a></span>  uint32_t <a class="code" href="unionPCC__MR__Type.html#a6c177b778df7c5de116ae78d8b24e66b">DSIZE</a>:2; </div>
|
|
<div class="line"><a name="l00049"></a><span class="lineno"><a class="line" href="unionPCC__MR__Type.html#ae97703a462df0a1026aad291ccfad7e5"> 49</a></span>  uint32_t :2; </div>
|
|
<div class="line"><a name="l00050"></a><span class="lineno"><a class="line" href="unionPCC__MR__Type.html#a94c2cd67739551055c53e5f8ebf80d81"> 50</a></span>  uint32_t <a class="code" href="unionPCC__MR__Type.html#a94c2cd67739551055c53e5f8ebf80d81">SCALE</a>:1; </div>
|
|
<div class="line"><a name="l00051"></a><span class="lineno"><a class="line" href="unionPCC__MR__Type.html#ade19eca877bcb3b3d30fdb33f8b4f028"> 51</a></span>  uint32_t <a class="code" href="unionPCC__MR__Type.html#ade19eca877bcb3b3d30fdb33f8b4f028">ALWYS</a>:1; </div>
|
|
<div class="line"><a name="l00052"></a><span class="lineno"><a class="line" href="unionPCC__MR__Type.html#a31a45244b60213d85e1b9b102489e989"> 52</a></span>  uint32_t <a class="code" href="unionPCC__MR__Type.html#a31a45244b60213d85e1b9b102489e989">HALFS</a>:1; </div>
|
|
<div class="line"><a name="l00053"></a><span class="lineno"><a class="line" href="unionPCC__MR__Type.html#adcb7742f8decf8f9f701a5ceb96b1846"> 53</a></span>  uint32_t <a class="code" href="unionPCC__MR__Type.html#adcb7742f8decf8f9f701a5ceb96b1846">FRSTS</a>:1; </div>
|
|
<div class="line"><a name="l00054"></a><span class="lineno"><a class="line" href="unionPCC__MR__Type.html#a94421e4ad077ceada17648dbddf0bec6"> 54</a></span>  uint32_t :4; </div>
|
|
<div class="line"><a name="l00055"></a><span class="lineno"><a class="line" href="unionPCC__MR__Type.html#a72461a175cdb0e4605ccfedb93c1d39a"> 55</a></span>  uint32_t <a class="code" href="unionPCC__MR__Type.html#a72461a175cdb0e4605ccfedb93c1d39a">ISIZE</a>:3; </div>
|
|
<div class="line"><a name="l00056"></a><span class="lineno"><a class="line" href="unionPCC__MR__Type.html#a5c6fa927b2c8c24b4f923b6a315dbef4"> 56</a></span>  uint32_t :11; </div>
|
|
<div class="line"><a name="l00057"></a><span class="lineno"><a class="line" href="unionPCC__MR__Type.html#abe82184db0ed5b1de10605fc3e00961b"> 57</a></span>  uint32_t <a class="code" href="unionPCC__MR__Type.html#abe82184db0ed5b1de10605fc3e00961b">CID</a>:2; </div>
|
|
<div class="line"><a name="l00058"></a><span class="lineno"><a class="line" href="unionPCC__MR__Type.html#a1ed869ed8a29dfe1cc0ed0b502879101"> 58</a></span>  } bit; </div>
|
|
<div class="line"><a name="l00059"></a><span class="lineno"><a class="line" href="unionPCC__MR__Type.html#ab38bba74598aef0c2f1a43c959e9e99b"> 59</a></span>  uint32_t <a class="code" href="unionPCC__MR__Type.html#ab38bba74598aef0c2f1a43c959e9e99b">reg</a>; </div>
|
|
<div class="line"><a name="l00060"></a><span class="lineno"> 60</span> } <a class="code" href="unionPCC__MR__Type.html">PCC_MR_Type</a>;</div>
|
|
<div class="line"><a name="l00061"></a><span class="lineno"> 61</span> <span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span><span class="preprocessor"></span></div>
|
|
<div class="line"><a name="l00062"></a><span class="lineno"> 62</span>  </div>
|
|
<div class="line"><a name="l00063"></a><span class="lineno"><a class="line" href="component_2pcc_8h.html#abe16c7b5f0364b3c92b50af9ddcdace5"> 63</a></span> <span class="preprocessor">#define PCC_MR_OFFSET 0x00 </span></div>
|
|
<div class="line"><a name="l00064"></a><span class="lineno"><a class="line" href="component_2pcc_8h.html#ad8d7c7ba1405078359dc204d5ab172f7"> 64</a></span> <span class="preprocessor">#define PCC_MR_RESETVALUE _U_(0x00000000) </span></div>
|
|
<div class="line"><a name="l00066"></a><span class="lineno"><a class="line" href="component_2pcc_8h.html#aa2f688df32f65aee98dd6faa104a00e8"> 66</a></span> <span class="preprocessor">#define PCC_MR_PCEN_Pos 0 </span></div>
|
|
<div class="line"><a name="l00067"></a><span class="lineno"> 67</span> <span class="preprocessor">#define PCC_MR_PCEN (_U_(0x1) << PCC_MR_PCEN_Pos)</span></div>
|
|
<div class="line"><a name="l00068"></a><span class="lineno"><a class="line" href="component_2pcc_8h.html#a32db4f441363770b323326ba3447a8e4"> 68</a></span> <span class="preprocessor">#define PCC_MR_DSIZE_Pos 4 </span></div>
|
|
<div class="line"><a name="l00069"></a><span class="lineno"> 69</span> <span class="preprocessor">#define PCC_MR_DSIZE_Msk (_U_(0x3) << PCC_MR_DSIZE_Pos)</span></div>
|
|
<div class="line"><a name="l00070"></a><span class="lineno"> 70</span> <span class="preprocessor">#define PCC_MR_DSIZE(value) (PCC_MR_DSIZE_Msk & ((value) << PCC_MR_DSIZE_Pos))</span></div>
|
|
<div class="line"><a name="l00071"></a><span class="lineno"><a class="line" href="component_2pcc_8h.html#a44db3b3e5e54997723ffee9ac5a57c93"> 71</a></span> <span class="preprocessor">#define PCC_MR_SCALE_Pos 8 </span></div>
|
|
<div class="line"><a name="l00072"></a><span class="lineno"> 72</span> <span class="preprocessor">#define PCC_MR_SCALE (_U_(0x1) << PCC_MR_SCALE_Pos)</span></div>
|
|
<div class="line"><a name="l00073"></a><span class="lineno"><a class="line" href="component_2pcc_8h.html#ada2ec39d94e76b1bf98ec0cb906acd17"> 73</a></span> <span class="preprocessor">#define PCC_MR_ALWYS_Pos 9 </span></div>
|
|
<div class="line"><a name="l00074"></a><span class="lineno"> 74</span> <span class="preprocessor">#define PCC_MR_ALWYS (_U_(0x1) << PCC_MR_ALWYS_Pos)</span></div>
|
|
<div class="line"><a name="l00075"></a><span class="lineno"><a class="line" href="component_2pcc_8h.html#a6227f3ab181a9d3cb91508ae485141c4"> 75</a></span> <span class="preprocessor">#define PCC_MR_HALFS_Pos 10 </span></div>
|
|
<div class="line"><a name="l00076"></a><span class="lineno"> 76</span> <span class="preprocessor">#define PCC_MR_HALFS (_U_(0x1) << PCC_MR_HALFS_Pos)</span></div>
|
|
<div class="line"><a name="l00077"></a><span class="lineno"><a class="line" href="component_2pcc_8h.html#a339418d5c6f6fe8622bd94174d9af5cb"> 77</a></span> <span class="preprocessor">#define PCC_MR_FRSTS_Pos 11 </span></div>
|
|
<div class="line"><a name="l00078"></a><span class="lineno"> 78</span> <span class="preprocessor">#define PCC_MR_FRSTS (_U_(0x1) << PCC_MR_FRSTS_Pos)</span></div>
|
|
<div class="line"><a name="l00079"></a><span class="lineno"><a class="line" href="component_2pcc_8h.html#aaf4ad3c430637f8bbbd1acbe60f3dd85"> 79</a></span> <span class="preprocessor">#define PCC_MR_ISIZE_Pos 16 </span></div>
|
|
<div class="line"><a name="l00080"></a><span class="lineno"> 80</span> <span class="preprocessor">#define PCC_MR_ISIZE_Msk (_U_(0x7) << PCC_MR_ISIZE_Pos)</span></div>
|
|
<div class="line"><a name="l00081"></a><span class="lineno"> 81</span> <span class="preprocessor">#define PCC_MR_ISIZE(value) (PCC_MR_ISIZE_Msk & ((value) << PCC_MR_ISIZE_Pos))</span></div>
|
|
<div class="line"><a name="l00082"></a><span class="lineno"><a class="line" href="component_2pcc_8h.html#ad600b9b7c54609930d89c9f9a5d4dbc2"> 82</a></span> <span class="preprocessor">#define PCC_MR_CID_Pos 30 </span></div>
|
|
<div class="line"><a name="l00083"></a><span class="lineno"> 83</span> <span class="preprocessor">#define PCC_MR_CID_Msk (_U_(0x3) << PCC_MR_CID_Pos)</span></div>
|
|
<div class="line"><a name="l00084"></a><span class="lineno"> 84</span> <span class="preprocessor">#define PCC_MR_CID(value) (PCC_MR_CID_Msk & ((value) << PCC_MR_CID_Pos))</span></div>
|
|
<div class="line"><a name="l00085"></a><span class="lineno"><a class="line" href="component_2pcc_8h.html#ac13de15c80e7865e8cfccaad7b1a41cc"> 85</a></span> <span class="preprocessor">#define PCC_MR_MASK _U_(0xC0070F31) </span></div>
|
|
<div class="line"><a name="l00087"></a><span class="lineno"> 87</span> <span class="preprocessor"></span><span class="comment">/* -------- PCC_IER : (PCC Offset: 0x04) ( /W 32) Interrupt Enable Register -------- */</span><span class="preprocessor"></span></div>
|
|
<div class="line"><a name="l00088"></a><span class="lineno"> 88</span> <span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span></div>
|
|
<div class="line"><a name="l00089"></a><span class="lineno"><a class="line" href="unionPCC__IER__Type.html"> 89</a></span> <span class="keyword">typedef</span> <span class="keyword">union </span>{</div>
|
|
<div class="line"><a name="l00090"></a><span class="lineno"> 90</span>  <span class="keyword">struct </span>{</div>
|
|
<div class="line"><a name="l00091"></a><span class="lineno"><a class="line" href="unionPCC__IER__Type.html#aefa00063c8962e538bfa75808b3cf40a"> 91</a></span>  uint32_t <a class="code" href="unionPCC__IER__Type.html#aefa00063c8962e538bfa75808b3cf40a">DRDY</a>:1; </div>
|
|
<div class="line"><a name="l00092"></a><span class="lineno"><a class="line" href="unionPCC__IER__Type.html#a6f959e1608b95115dbd3bfc14fe1d098"> 92</a></span>  uint32_t <a class="code" href="unionPCC__IER__Type.html#a6f959e1608b95115dbd3bfc14fe1d098">OVRE</a>:1; </div>
|
|
<div class="line"><a name="l00093"></a><span class="lineno"><a class="line" href="unionPCC__IER__Type.html#a1ed537b96cde31cd61f616a0b8c5e7b9"> 93</a></span>  uint32_t :30; </div>
|
|
<div class="line"><a name="l00094"></a><span class="lineno"><a class="line" href="unionPCC__IER__Type.html#ab034b231fd75e3968b3a15410775f6d4"> 94</a></span>  } bit; </div>
|
|
<div class="line"><a name="l00095"></a><span class="lineno"><a class="line" href="unionPCC__IER__Type.html#afdcbecdda104ac998a212ba7f11bd27a"> 95</a></span>  uint32_t <a class="code" href="unionPCC__IER__Type.html#afdcbecdda104ac998a212ba7f11bd27a">reg</a>; </div>
|
|
<div class="line"><a name="l00096"></a><span class="lineno"> 96</span> } <a class="code" href="unionPCC__IER__Type.html">PCC_IER_Type</a>;</div>
|
|
<div class="line"><a name="l00097"></a><span class="lineno"> 97</span> <span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span><span class="preprocessor"></span></div>
|
|
<div class="line"><a name="l00098"></a><span class="lineno"> 98</span>  </div>
|
|
<div class="line"><a name="l00099"></a><span class="lineno"><a class="line" href="component_2pcc_8h.html#a04455cec5fbea18cff02cda1a99e0a4d"> 99</a></span> <span class="preprocessor">#define PCC_IER_OFFSET 0x04 </span></div>
|
|
<div class="line"><a name="l00100"></a><span class="lineno"><a class="line" href="component_2pcc_8h.html#ab8e7dc5a7151033a244edcc2330b0a56"> 100</a></span> <span class="preprocessor">#define PCC_IER_RESETVALUE _U_(0x00000000) </span></div>
|
|
<div class="line"><a name="l00102"></a><span class="lineno"><a class="line" href="component_2pcc_8h.html#a8e23f175cc1ec773591acc46cfe0bd0f"> 102</a></span> <span class="preprocessor">#define PCC_IER_DRDY_Pos 0 </span></div>
|
|
<div class="line"><a name="l00103"></a><span class="lineno"> 103</span> <span class="preprocessor">#define PCC_IER_DRDY (_U_(0x1) << PCC_IER_DRDY_Pos)</span></div>
|
|
<div class="line"><a name="l00104"></a><span class="lineno"><a class="line" href="component_2pcc_8h.html#ac6f2728ea8a412b211def673ecb65e78"> 104</a></span> <span class="preprocessor">#define PCC_IER_OVRE_Pos 1 </span></div>
|
|
<div class="line"><a name="l00105"></a><span class="lineno"> 105</span> <span class="preprocessor">#define PCC_IER_OVRE (_U_(0x1) << PCC_IER_OVRE_Pos)</span></div>
|
|
<div class="line"><a name="l00106"></a><span class="lineno"><a class="line" href="component_2pcc_8h.html#a72a1d200817a6f738f11e5d838e86f32"> 106</a></span> <span class="preprocessor">#define PCC_IER_MASK _U_(0x00000003) </span></div>
|
|
<div class="line"><a name="l00108"></a><span class="lineno"> 108</span> <span class="preprocessor"></span><span class="comment">/* -------- PCC_IDR : (PCC Offset: 0x08) ( /W 32) Interrupt Disable Register -------- */</span><span class="preprocessor"></span></div>
|
|
<div class="line"><a name="l00109"></a><span class="lineno"> 109</span> <span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span></div>
|
|
<div class="line"><a name="l00110"></a><span class="lineno"><a class="line" href="unionPCC__IDR__Type.html"> 110</a></span> <span class="keyword">typedef</span> <span class="keyword">union </span>{</div>
|
|
<div class="line"><a name="l00111"></a><span class="lineno"> 111</span>  <span class="keyword">struct </span>{</div>
|
|
<div class="line"><a name="l00112"></a><span class="lineno"><a class="line" href="unionPCC__IDR__Type.html#a12d51065b15771e660c5d08852334f54"> 112</a></span>  uint32_t <a class="code" href="unionPCC__IDR__Type.html#a12d51065b15771e660c5d08852334f54">DRDY</a>:1; </div>
|
|
<div class="line"><a name="l00113"></a><span class="lineno"><a class="line" href="unionPCC__IDR__Type.html#a0e37b38c257b7f8542081459f78e9ab0"> 113</a></span>  uint32_t <a class="code" href="unionPCC__IDR__Type.html#a0e37b38c257b7f8542081459f78e9ab0">OVRE</a>:1; </div>
|
|
<div class="line"><a name="l00114"></a><span class="lineno"><a class="line" href="unionPCC__IDR__Type.html#a4967cf965752bcecf6f7d9678afc4cb1"> 114</a></span>  uint32_t :30; </div>
|
|
<div class="line"><a name="l00115"></a><span class="lineno"><a class="line" href="unionPCC__IDR__Type.html#a146233a2a26066a997520f52eb9699f6"> 115</a></span>  } bit; </div>
|
|
<div class="line"><a name="l00116"></a><span class="lineno"><a class="line" href="unionPCC__IDR__Type.html#afcac0122e0be5b9fe85167a79b4e135e"> 116</a></span>  uint32_t <a class="code" href="unionPCC__IDR__Type.html#afcac0122e0be5b9fe85167a79b4e135e">reg</a>; </div>
|
|
<div class="line"><a name="l00117"></a><span class="lineno"> 117</span> } <a class="code" href="unionPCC__IDR__Type.html">PCC_IDR_Type</a>;</div>
|
|
<div class="line"><a name="l00118"></a><span class="lineno"> 118</span> <span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span><span class="preprocessor"></span></div>
|
|
<div class="line"><a name="l00119"></a><span class="lineno"> 119</span>  </div>
|
|
<div class="line"><a name="l00120"></a><span class="lineno"><a class="line" href="component_2pcc_8h.html#a46c605907efe863e46261c68f9e638ca"> 120</a></span> <span class="preprocessor">#define PCC_IDR_OFFSET 0x08 </span></div>
|
|
<div class="line"><a name="l00121"></a><span class="lineno"><a class="line" href="component_2pcc_8h.html#a2df4f3c107c1da36f799050997f0d22e"> 121</a></span> <span class="preprocessor">#define PCC_IDR_RESETVALUE _U_(0x00000000) </span></div>
|
|
<div class="line"><a name="l00123"></a><span class="lineno"><a class="line" href="component_2pcc_8h.html#af10dc873f13b918c69a05fb61bf4a34c"> 123</a></span> <span class="preprocessor">#define PCC_IDR_DRDY_Pos 0 </span></div>
|
|
<div class="line"><a name="l00124"></a><span class="lineno"> 124</span> <span class="preprocessor">#define PCC_IDR_DRDY (_U_(0x1) << PCC_IDR_DRDY_Pos)</span></div>
|
|
<div class="line"><a name="l00125"></a><span class="lineno"><a class="line" href="component_2pcc_8h.html#aecc0e350756dae83a40c32f9c2395cc7"> 125</a></span> <span class="preprocessor">#define PCC_IDR_OVRE_Pos 1 </span></div>
|
|
<div class="line"><a name="l00126"></a><span class="lineno"> 126</span> <span class="preprocessor">#define PCC_IDR_OVRE (_U_(0x1) << PCC_IDR_OVRE_Pos)</span></div>
|
|
<div class="line"><a name="l00127"></a><span class="lineno"><a class="line" href="component_2pcc_8h.html#af8f8036f039e5d26c2e529a8a838cb5c"> 127</a></span> <span class="preprocessor">#define PCC_IDR_MASK _U_(0x00000003) </span></div>
|
|
<div class="line"><a name="l00129"></a><span class="lineno"> 129</span> <span class="preprocessor"></span><span class="comment">/* -------- PCC_IMR : (PCC Offset: 0x0C) (R/ 32) Interrupt Mask Register -------- */</span><span class="preprocessor"></span></div>
|
|
<div class="line"><a name="l00130"></a><span class="lineno"> 130</span> <span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span></div>
|
|
<div class="line"><a name="l00131"></a><span class="lineno"><a class="line" href="unionPCC__IMR__Type.html"> 131</a></span> <span class="keyword">typedef</span> <span class="keyword">union </span>{</div>
|
|
<div class="line"><a name="l00132"></a><span class="lineno"> 132</span>  <span class="keyword">struct </span>{</div>
|
|
<div class="line"><a name="l00133"></a><span class="lineno"><a class="line" href="unionPCC__IMR__Type.html#a2152d12467e0ec051fab893125f6bbe6"> 133</a></span>  uint32_t <a class="code" href="unionPCC__IMR__Type.html#a2152d12467e0ec051fab893125f6bbe6">DRDY</a>:1; </div>
|
|
<div class="line"><a name="l00134"></a><span class="lineno"><a class="line" href="unionPCC__IMR__Type.html#a7e6628b541818e819edd5c3f62c12a95"> 134</a></span>  uint32_t <a class="code" href="unionPCC__IMR__Type.html#a7e6628b541818e819edd5c3f62c12a95">OVRE</a>:1; </div>
|
|
<div class="line"><a name="l00135"></a><span class="lineno"><a class="line" href="unionPCC__IMR__Type.html#a559e88a2e91ed703005fc34498792ec0"> 135</a></span>  uint32_t :30; </div>
|
|
<div class="line"><a name="l00136"></a><span class="lineno"><a class="line" href="unionPCC__IMR__Type.html#ac6a1c993c8c523bb1c1a8b724e128e0e"> 136</a></span>  } bit; </div>
|
|
<div class="line"><a name="l00137"></a><span class="lineno"><a class="line" href="unionPCC__IMR__Type.html#a7d45c9bf58c582e681abe2a8e4c12d48"> 137</a></span>  uint32_t <a class="code" href="unionPCC__IMR__Type.html#a7d45c9bf58c582e681abe2a8e4c12d48">reg</a>; </div>
|
|
<div class="line"><a name="l00138"></a><span class="lineno"> 138</span> } <a class="code" href="unionPCC__IMR__Type.html">PCC_IMR_Type</a>;</div>
|
|
<div class="line"><a name="l00139"></a><span class="lineno"> 139</span> <span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span><span class="preprocessor"></span></div>
|
|
<div class="line"><a name="l00140"></a><span class="lineno"> 140</span>  </div>
|
|
<div class="line"><a name="l00141"></a><span class="lineno"><a class="line" href="component_2pcc_8h.html#a70b6c9a36ef4245cdae57c55af4aaaad"> 141</a></span> <span class="preprocessor">#define PCC_IMR_OFFSET 0x0C </span></div>
|
|
<div class="line"><a name="l00142"></a><span class="lineno"><a class="line" href="component_2pcc_8h.html#a6862a1b82b634ed667aa69783d74ee8a"> 142</a></span> <span class="preprocessor">#define PCC_IMR_RESETVALUE _U_(0x00000000) </span></div>
|
|
<div class="line"><a name="l00144"></a><span class="lineno"><a class="line" href="component_2pcc_8h.html#a728fea4b29b9eae92b782315e5f313dd"> 144</a></span> <span class="preprocessor">#define PCC_IMR_DRDY_Pos 0 </span></div>
|
|
<div class="line"><a name="l00145"></a><span class="lineno"> 145</span> <span class="preprocessor">#define PCC_IMR_DRDY (_U_(0x1) << PCC_IMR_DRDY_Pos)</span></div>
|
|
<div class="line"><a name="l00146"></a><span class="lineno"><a class="line" href="component_2pcc_8h.html#a6410ef9d1ca48b9f676dafc28772f323"> 146</a></span> <span class="preprocessor">#define PCC_IMR_OVRE_Pos 1 </span></div>
|
|
<div class="line"><a name="l00147"></a><span class="lineno"> 147</span> <span class="preprocessor">#define PCC_IMR_OVRE (_U_(0x1) << PCC_IMR_OVRE_Pos)</span></div>
|
|
<div class="line"><a name="l00148"></a><span class="lineno"><a class="line" href="component_2pcc_8h.html#ac0c0568b06fcac79024c81d71a7c9a79"> 148</a></span> <span class="preprocessor">#define PCC_IMR_MASK _U_(0x00000003) </span></div>
|
|
<div class="line"><a name="l00150"></a><span class="lineno"> 150</span> <span class="preprocessor"></span><span class="comment">/* -------- PCC_ISR : (PCC Offset: 0x10) (R/ 32) Interrupt Status Register -------- */</span><span class="preprocessor"></span></div>
|
|
<div class="line"><a name="l00151"></a><span class="lineno"> 151</span> <span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span></div>
|
|
<div class="line"><a name="l00152"></a><span class="lineno"><a class="line" href="unionPCC__ISR__Type.html"> 152</a></span> <span class="keyword">typedef</span> <span class="keyword">union </span>{</div>
|
|
<div class="line"><a name="l00153"></a><span class="lineno"> 153</span>  <span class="keyword">struct </span>{</div>
|
|
<div class="line"><a name="l00154"></a><span class="lineno"><a class="line" href="unionPCC__ISR__Type.html#af0b2dd26e8eee879e12ffb8fc89d9b0f"> 154</a></span>  uint32_t <a class="code" href="unionPCC__ISR__Type.html#af0b2dd26e8eee879e12ffb8fc89d9b0f">DRDY</a>:1; </div>
|
|
<div class="line"><a name="l00155"></a><span class="lineno"><a class="line" href="unionPCC__ISR__Type.html#ab0cfe5c8be2527c456aad3447b358c07"> 155</a></span>  uint32_t <a class="code" href="unionPCC__ISR__Type.html#ab0cfe5c8be2527c456aad3447b358c07">OVRE</a>:1; </div>
|
|
<div class="line"><a name="l00156"></a><span class="lineno"><a class="line" href="unionPCC__ISR__Type.html#af45e8ff702f78f59832970e573ee27ab"> 156</a></span>  uint32_t :30; </div>
|
|
<div class="line"><a name="l00157"></a><span class="lineno"><a class="line" href="unionPCC__ISR__Type.html#a89936fe0b4c35b473eae72d85a1bc052"> 157</a></span>  } bit; </div>
|
|
<div class="line"><a name="l00158"></a><span class="lineno"><a class="line" href="unionPCC__ISR__Type.html#a0d35741335a99f34d25951fe20fe8b5e"> 158</a></span>  uint32_t <a class="code" href="unionPCC__ISR__Type.html#a0d35741335a99f34d25951fe20fe8b5e">reg</a>; </div>
|
|
<div class="line"><a name="l00159"></a><span class="lineno"> 159</span> } <a class="code" href="unionPCC__ISR__Type.html">PCC_ISR_Type</a>;</div>
|
|
<div class="line"><a name="l00160"></a><span class="lineno"> 160</span> <span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span><span class="preprocessor"></span></div>
|
|
<div class="line"><a name="l00161"></a><span class="lineno"> 161</span>  </div>
|
|
<div class="line"><a name="l00162"></a><span class="lineno"><a class="line" href="component_2pcc_8h.html#ae1efffb83b9583b99be0e5b62bece6f4"> 162</a></span> <span class="preprocessor">#define PCC_ISR_OFFSET 0x10 </span></div>
|
|
<div class="line"><a name="l00163"></a><span class="lineno"><a class="line" href="component_2pcc_8h.html#a5c496d2c30fa3c1e15b0add8ef7eb6f6"> 163</a></span> <span class="preprocessor">#define PCC_ISR_RESETVALUE _U_(0x00000000) </span></div>
|
|
<div class="line"><a name="l00165"></a><span class="lineno"><a class="line" href="component_2pcc_8h.html#ac0dd9b90a1744f753b1a4b0556f51901"> 165</a></span> <span class="preprocessor">#define PCC_ISR_DRDY_Pos 0 </span></div>
|
|
<div class="line"><a name="l00166"></a><span class="lineno"> 166</span> <span class="preprocessor">#define PCC_ISR_DRDY (_U_(0x1) << PCC_ISR_DRDY_Pos)</span></div>
|
|
<div class="line"><a name="l00167"></a><span class="lineno"><a class="line" href="component_2pcc_8h.html#aa0b359eb2325727f0763430233540c52"> 167</a></span> <span class="preprocessor">#define PCC_ISR_OVRE_Pos 1 </span></div>
|
|
<div class="line"><a name="l00168"></a><span class="lineno"> 168</span> <span class="preprocessor">#define PCC_ISR_OVRE (_U_(0x1) << PCC_ISR_OVRE_Pos)</span></div>
|
|
<div class="line"><a name="l00169"></a><span class="lineno"><a class="line" href="component_2pcc_8h.html#a2b75d8ba5be63620debdf4ef98098ca0"> 169</a></span> <span class="preprocessor">#define PCC_ISR_MASK _U_(0x00000003) </span></div>
|
|
<div class="line"><a name="l00171"></a><span class="lineno"> 171</span> <span class="preprocessor"></span><span class="comment">/* -------- PCC_RHR : (PCC Offset: 0x14) (R/ 32) Reception Holding Register -------- */</span><span class="preprocessor"></span></div>
|
|
<div class="line"><a name="l00172"></a><span class="lineno"> 172</span> <span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span></div>
|
|
<div class="line"><a name="l00173"></a><span class="lineno"><a class="line" href="unionPCC__RHR__Type.html"> 173</a></span> <span class="keyword">typedef</span> <span class="keyword">union </span>{</div>
|
|
<div class="line"><a name="l00174"></a><span class="lineno"> 174</span>  <span class="keyword">struct </span>{</div>
|
|
<div class="line"><a name="l00175"></a><span class="lineno"><a class="line" href="unionPCC__RHR__Type.html#adf3caf0705e4ef5dab6f7ff36f4bc351"> 175</a></span>  uint32_t <a class="code" href="unionPCC__RHR__Type.html#adf3caf0705e4ef5dab6f7ff36f4bc351">RDATA</a>:32; </div>
|
|
<div class="line"><a name="l00176"></a><span class="lineno"><a class="line" href="unionPCC__RHR__Type.html#aa162d4925d9a7a6c8b761b6ea3e188d6"> 176</a></span>  } bit; </div>
|
|
<div class="line"><a name="l00177"></a><span class="lineno"><a class="line" href="unionPCC__RHR__Type.html#aa83e51888fb082408955846474d3c101"> 177</a></span>  uint32_t <a class="code" href="unionPCC__RHR__Type.html#aa83e51888fb082408955846474d3c101">reg</a>; </div>
|
|
<div class="line"><a name="l00178"></a><span class="lineno"> 178</span> } <a class="code" href="unionPCC__RHR__Type.html">PCC_RHR_Type</a>;</div>
|
|
<div class="line"><a name="l00179"></a><span class="lineno"> 179</span> <span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span><span class="preprocessor"></span></div>
|
|
<div class="line"><a name="l00180"></a><span class="lineno"> 180</span>  </div>
|
|
<div class="line"><a name="l00181"></a><span class="lineno"><a class="line" href="component_2pcc_8h.html#a7769f078892febe675944a3acec20067"> 181</a></span> <span class="preprocessor">#define PCC_RHR_OFFSET 0x14 </span></div>
|
|
<div class="line"><a name="l00182"></a><span class="lineno"><a class="line" href="component_2pcc_8h.html#a36d1b49b7e277c4f39c636f6574c39db"> 182</a></span> <span class="preprocessor">#define PCC_RHR_RESETVALUE _U_(0x00000000) </span></div>
|
|
<div class="line"><a name="l00184"></a><span class="lineno"><a class="line" href="component_2pcc_8h.html#a90662ce7f86b63b830c1a883f9762f3c"> 184</a></span> <span class="preprocessor">#define PCC_RHR_RDATA_Pos 0 </span></div>
|
|
<div class="line"><a name="l00185"></a><span class="lineno"> 185</span> <span class="preprocessor">#define PCC_RHR_RDATA_Msk (_U_(0xFFFFFFFF) << PCC_RHR_RDATA_Pos)</span></div>
|
|
<div class="line"><a name="l00186"></a><span class="lineno"> 186</span> <span class="preprocessor">#define PCC_RHR_RDATA(value) (PCC_RHR_RDATA_Msk & ((value) << PCC_RHR_RDATA_Pos))</span></div>
|
|
<div class="line"><a name="l00187"></a><span class="lineno"><a class="line" href="component_2pcc_8h.html#a5234737701963b81b4a99c293a4ff0ce"> 187</a></span> <span class="preprocessor">#define PCC_RHR_MASK _U_(0xFFFFFFFF) </span></div>
|
|
<div class="line"><a name="l00189"></a><span class="lineno"> 189</span> <span class="preprocessor"></span><span class="comment">/* -------- PCC_WPMR : (PCC Offset: 0xE0) (R/W 32) Write Protection Mode Register -------- */</span><span class="preprocessor"></span></div>
|
|
<div class="line"><a name="l00190"></a><span class="lineno"> 190</span> <span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span></div>
|
|
<div class="line"><a name="l00191"></a><span class="lineno"><a class="line" href="unionPCC__WPMR__Type.html"> 191</a></span> <span class="keyword">typedef</span> <span class="keyword">union </span>{</div>
|
|
<div class="line"><a name="l00192"></a><span class="lineno"> 192</span>  <span class="keyword">struct </span>{</div>
|
|
<div class="line"><a name="l00193"></a><span class="lineno"><a class="line" href="unionPCC__WPMR__Type.html#a3f1c20e744960da1ff02379f711468df"> 193</a></span>  uint32_t <a class="code" href="unionPCC__WPMR__Type.html#a3f1c20e744960da1ff02379f711468df">WPEN</a>:1; </div>
|
|
<div class="line"><a name="l00194"></a><span class="lineno"><a class="line" href="unionPCC__WPMR__Type.html#a2ada69c7c53ab90247b22f68d4d46f21"> 194</a></span>  uint32_t :7; </div>
|
|
<div class="line"><a name="l00195"></a><span class="lineno"><a class="line" href="unionPCC__WPMR__Type.html#a209a7b4031fff6b268663581e66987c0"> 195</a></span>  uint32_t <a class="code" href="unionPCC__WPMR__Type.html#a209a7b4031fff6b268663581e66987c0">WPKEY</a>:24; </div>
|
|
<div class="line"><a name="l00196"></a><span class="lineno"><a class="line" href="unionPCC__WPMR__Type.html#affb77d027831bf63aca2024f397bdc6f"> 196</a></span>  } bit; </div>
|
|
<div class="line"><a name="l00197"></a><span class="lineno"><a class="line" href="unionPCC__WPMR__Type.html#add143cd46ff58fc0c60b0ce176ec1bcd"> 197</a></span>  uint32_t <a class="code" href="unionPCC__WPMR__Type.html#add143cd46ff58fc0c60b0ce176ec1bcd">reg</a>; </div>
|
|
<div class="line"><a name="l00198"></a><span class="lineno"> 198</span> } <a class="code" href="unionPCC__WPMR__Type.html">PCC_WPMR_Type</a>;</div>
|
|
<div class="line"><a name="l00199"></a><span class="lineno"> 199</span> <span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span><span class="preprocessor"></span></div>
|
|
<div class="line"><a name="l00200"></a><span class="lineno"> 200</span>  </div>
|
|
<div class="line"><a name="l00201"></a><span class="lineno"><a class="line" href="component_2pcc_8h.html#a1b38544917f4b7e3bfa9b60014b1c4d6"> 201</a></span> <span class="preprocessor">#define PCC_WPMR_OFFSET 0xE0 </span></div>
|
|
<div class="line"><a name="l00202"></a><span class="lineno"><a class="line" href="component_2pcc_8h.html#a159781cbe8254f1ca45799575ab17ca6"> 202</a></span> <span class="preprocessor">#define PCC_WPMR_RESETVALUE _U_(0x00000000) </span></div>
|
|
<div class="line"><a name="l00204"></a><span class="lineno"><a class="line" href="component_2pcc_8h.html#afe9e54d60083e19457da5b5c70a8b1c6"> 204</a></span> <span class="preprocessor">#define PCC_WPMR_WPEN_Pos 0 </span></div>
|
|
<div class="line"><a name="l00205"></a><span class="lineno"> 205</span> <span class="preprocessor">#define PCC_WPMR_WPEN (_U_(0x1) << PCC_WPMR_WPEN_Pos)</span></div>
|
|
<div class="line"><a name="l00206"></a><span class="lineno"><a class="line" href="component_2pcc_8h.html#ae607ff7b99d4271d80b2c057d2a4025f"> 206</a></span> <span class="preprocessor">#define PCC_WPMR_WPKEY_Pos 8 </span></div>
|
|
<div class="line"><a name="l00207"></a><span class="lineno"> 207</span> <span class="preprocessor">#define PCC_WPMR_WPKEY_Msk (_U_(0xFFFFFF) << PCC_WPMR_WPKEY_Pos)</span></div>
|
|
<div class="line"><a name="l00208"></a><span class="lineno"> 208</span> <span class="preprocessor">#define PCC_WPMR_WPKEY(value) (PCC_WPMR_WPKEY_Msk & ((value) << PCC_WPMR_WPKEY_Pos))</span></div>
|
|
<div class="line"><a name="l00209"></a><span class="lineno"><a class="line" href="component_2pcc_8h.html#a81169f2799b6df95807e3a521d309948"> 209</a></span> <span class="preprocessor">#define PCC_WPMR_MASK _U_(0xFFFFFF01) </span></div>
|
|
<div class="line"><a name="l00211"></a><span class="lineno"> 211</span> <span class="preprocessor"></span><span class="comment">/* -------- PCC_WPSR : (PCC Offset: 0xE4) (R/ 32) Write Protection Status Register -------- */</span><span class="preprocessor"></span></div>
|
|
<div class="line"><a name="l00212"></a><span class="lineno"> 212</span> <span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span></div>
|
|
<div class="line"><a name="l00213"></a><span class="lineno"><a class="line" href="unionPCC__WPSR__Type.html"> 213</a></span> <span class="keyword">typedef</span> <span class="keyword">union </span>{</div>
|
|
<div class="line"><a name="l00214"></a><span class="lineno"> 214</span>  <span class="keyword">struct </span>{</div>
|
|
<div class="line"><a name="l00215"></a><span class="lineno"><a class="line" href="unionPCC__WPSR__Type.html#a335670e5d0cd2e672c9b8ae4defee1db"> 215</a></span>  uint32_t <a class="code" href="unionPCC__WPSR__Type.html#a335670e5d0cd2e672c9b8ae4defee1db">WPVS</a>:1; </div>
|
|
<div class="line"><a name="l00216"></a><span class="lineno"><a class="line" href="unionPCC__WPSR__Type.html#ae85111b97f6ab6a21423fd3abd1d54c2"> 216</a></span>  uint32_t :7; </div>
|
|
<div class="line"><a name="l00217"></a><span class="lineno"><a class="line" href="unionPCC__WPSR__Type.html#ac7a1452b7a0d36d6e9ddafdc5b945cd3"> 217</a></span>  uint32_t <a class="code" href="unionPCC__WPSR__Type.html#ac7a1452b7a0d36d6e9ddafdc5b945cd3">WPVSRC</a>:16; </div>
|
|
<div class="line"><a name="l00218"></a><span class="lineno"><a class="line" href="unionPCC__WPSR__Type.html#a41bfa6f6fbcabb28fbe22035f3b91865"> 218</a></span>  uint32_t :8; </div>
|
|
<div class="line"><a name="l00219"></a><span class="lineno"><a class="line" href="unionPCC__WPSR__Type.html#adbca139c366087e56ddec29e9374cc23"> 219</a></span>  } bit; </div>
|
|
<div class="line"><a name="l00220"></a><span class="lineno"><a class="line" href="unionPCC__WPSR__Type.html#a9b694da3a208f453895f659298f31027"> 220</a></span>  uint32_t <a class="code" href="unionPCC__WPSR__Type.html#a9b694da3a208f453895f659298f31027">reg</a>; </div>
|
|
<div class="line"><a name="l00221"></a><span class="lineno"> 221</span> } <a class="code" href="unionPCC__WPSR__Type.html">PCC_WPSR_Type</a>;</div>
|
|
<div class="line"><a name="l00222"></a><span class="lineno"> 222</span> <span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span><span class="preprocessor"></span></div>
|
|
<div class="line"><a name="l00223"></a><span class="lineno"> 223</span>  </div>
|
|
<div class="line"><a name="l00224"></a><span class="lineno"><a class="line" href="component_2pcc_8h.html#a76a394c01142bde41e7ce1a4e7285043"> 224</a></span> <span class="preprocessor">#define PCC_WPSR_OFFSET 0xE4 </span></div>
|
|
<div class="line"><a name="l00225"></a><span class="lineno"><a class="line" href="component_2pcc_8h.html#a923c7a70b7e03ba5cc13a498ef90def3"> 225</a></span> <span class="preprocessor">#define PCC_WPSR_RESETVALUE _U_(0x00000000) </span></div>
|
|
<div class="line"><a name="l00227"></a><span class="lineno"><a class="line" href="component_2pcc_8h.html#aaefc795cdf28abca9a95827f69faf668"> 227</a></span> <span class="preprocessor">#define PCC_WPSR_WPVS_Pos 0 </span></div>
|
|
<div class="line"><a name="l00228"></a><span class="lineno"> 228</span> <span class="preprocessor">#define PCC_WPSR_WPVS (_U_(0x1) << PCC_WPSR_WPVS_Pos)</span></div>
|
|
<div class="line"><a name="l00229"></a><span class="lineno"><a class="line" href="component_2pcc_8h.html#a00c53e3b7428569d5d6a701b97c76ed1"> 229</a></span> <span class="preprocessor">#define PCC_WPSR_WPVSRC_Pos 8 </span></div>
|
|
<div class="line"><a name="l00230"></a><span class="lineno"> 230</span> <span class="preprocessor">#define PCC_WPSR_WPVSRC_Msk (_U_(0xFFFF) << PCC_WPSR_WPVSRC_Pos)</span></div>
|
|
<div class="line"><a name="l00231"></a><span class="lineno"> 231</span> <span class="preprocessor">#define PCC_WPSR_WPVSRC(value) (PCC_WPSR_WPVSRC_Msk & ((value) << PCC_WPSR_WPVSRC_Pos))</span></div>
|
|
<div class="line"><a name="l00232"></a><span class="lineno"><a class="line" href="component_2pcc_8h.html#a28ee2303726b788111a300f04de2fd1d"> 232</a></span> <span class="preprocessor">#define PCC_WPSR_MASK _U_(0x00FFFF01) </span></div>
|
|
<div class="line"><a name="l00235"></a><span class="lineno"> 235</span> <span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span></div>
|
|
<div class="line"><a name="l00236"></a><span class="lineno"><a class="line" href="structPcc.html"> 236</a></span> <span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
|
|
<div class="line"><a name="l00237"></a><span class="lineno"><a class="line" href="structPcc.html#ae240887b2bf7144186f620fe54b7b4ce"> 237</a></span>  __IO <a class="code" href="unionPCC__MR__Type.html">PCC_MR_Type</a> <a class="code" href="structPcc.html#ae240887b2bf7144186f620fe54b7b4ce">MR</a>; </div>
|
|
<div class="line"><a name="l00238"></a><span class="lineno"><a class="line" href="structPcc.html#a6c2954b3c6aa92058a24957870027bd6"> 238</a></span>  __O <a class="code" href="unionPCC__IER__Type.html">PCC_IER_Type</a> <a class="code" href="structPcc.html#a6c2954b3c6aa92058a24957870027bd6">IER</a>; </div>
|
|
<div class="line"><a name="l00239"></a><span class="lineno"><a class="line" href="structPcc.html#a68a7f18eb1d2a51b0db3d6ef49708e43"> 239</a></span>  __O <a class="code" href="unionPCC__IDR__Type.html">PCC_IDR_Type</a> <a class="code" href="structPcc.html#a68a7f18eb1d2a51b0db3d6ef49708e43">IDR</a>; </div>
|
|
<div class="line"><a name="l00240"></a><span class="lineno"><a class="line" href="structPcc.html#acb3566521ba318766a1a3ecbdbd8baae"> 240</a></span>  __I <a class="code" href="unionPCC__IMR__Type.html">PCC_IMR_Type</a> <a class="code" href="structPcc.html#acb3566521ba318766a1a3ecbdbd8baae">IMR</a>; </div>
|
|
<div class="line"><a name="l00241"></a><span class="lineno"><a class="line" href="structPcc.html#aacd3b5efe72afb0bea29042ebc85e35c"> 241</a></span>  __I <a class="code" href="unionPCC__ISR__Type.html">PCC_ISR_Type</a> <a class="code" href="structPcc.html#aacd3b5efe72afb0bea29042ebc85e35c">ISR</a>; </div>
|
|
<div class="line"><a name="l00242"></a><span class="lineno"><a class="line" href="structPcc.html#ad7af51ea47759671b95a4f2c961e5438"> 242</a></span>  __I <a class="code" href="unionPCC__RHR__Type.html">PCC_RHR_Type</a> <a class="code" href="structPcc.html#ad7af51ea47759671b95a4f2c961e5438">RHR</a>; </div>
|
|
<div class="line"><a name="l00243"></a><span class="lineno"> 243</span>  <a class="code" href="same54n19a_8h.html#a0d957f1433aaf5d70e4dc2b68288442d">RoReg8</a> Reserved1[0xC8];</div>
|
|
<div class="line"><a name="l00244"></a><span class="lineno"><a class="line" href="structPcc.html#a4773bc88915b9d5405d3de9de0b13f28"> 244</a></span>  __IO <a class="code" href="unionPCC__WPMR__Type.html">PCC_WPMR_Type</a> <a class="code" href="structPcc.html#a4773bc88915b9d5405d3de9de0b13f28">WPMR</a>; </div>
|
|
<div class="line"><a name="l00245"></a><span class="lineno"><a class="line" href="structPcc.html#aa2759a62fec64920b9d9886645cebf65"> 245</a></span>  __I <a class="code" href="unionPCC__WPSR__Type.html">PCC_WPSR_Type</a> <a class="code" href="structPcc.html#aa2759a62fec64920b9d9886645cebf65">WPSR</a>; </div>
|
|
<div class="line"><a name="l00246"></a><span class="lineno"> 246</span> } <a class="code" href="structPcc.html">Pcc</a>;</div>
|
|
<div class="line"><a name="l00247"></a><span class="lineno"> 247</span> <span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span><span class="preprocessor"></span></div>
|
|
<div class="line"><a name="l00248"></a><span class="lineno"> 248</span>  </div>
|
|
<div class="line"><a name="l00251"></a><span class="lineno"> 251</span> <span class="preprocessor">#endif </span><span class="comment">/* _SAME54_PCC_COMPONENT_ */</span><span class="preprocessor"></span></div>
|
|
</div><!-- fragment --></div><!-- contents -->
|
|
<div class="ttc" id="astructPcc_html_acb3566521ba318766a1a3ecbdbd8baae"><div class="ttname"><a href="structPcc.html#acb3566521ba318766a1a3ecbdbd8baae">Pcc::IMR</a></div><div class="ttdeci">__I PCC_IMR_Type IMR</div><div class="ttdoc">Offset: 0x0C (R/ 32) Interrupt Mask Register.</div><div class="ttdef"><b>Definition:</b> <a href="component_2pcc_8h_source.html#l00240">pcc.h:240</a></div></div>
|
|
<div class="ttc" id="aunionPCC__RHR__Type_html_adf3caf0705e4ef5dab6f7ff36f4bc351"><div class="ttname"><a href="unionPCC__RHR__Type.html#adf3caf0705e4ef5dab6f7ff36f4bc351">PCC_RHR_Type::RDATA</a></div><div class="ttdeci">uint32_t RDATA</div><div class="ttdef"><b>Definition:</b> <a href="component_2pcc_8h_source.html#l00175">pcc.h:175</a></div></div>
|
|
<div class="ttc" id="aunionPCC__MR__Type_html_ab38bba74598aef0c2f1a43c959e9e99b"><div class="ttname"><a href="unionPCC__MR__Type.html#ab38bba74598aef0c2f1a43c959e9e99b">PCC_MR_Type::reg</a></div><div class="ttdeci">uint32_t reg</div><div class="ttdef"><b>Definition:</b> <a href="component_2pcc_8h_source.html#l00059">pcc.h:59</a></div></div>
|
|
<div class="ttc" id="aunionPCC__WPMR__Type_html_add143cd46ff58fc0c60b0ce176ec1bcd"><div class="ttname"><a href="unionPCC__WPMR__Type.html#add143cd46ff58fc0c60b0ce176ec1bcd">PCC_WPMR_Type::reg</a></div><div class="ttdeci">uint32_t reg</div><div class="ttdef"><b>Definition:</b> <a href="component_2pcc_8h_source.html#l00197">pcc.h:197</a></div></div>
|
|
<div class="ttc" id="aunionPCC__IER__Type_html_afdcbecdda104ac998a212ba7f11bd27a"><div class="ttname"><a href="unionPCC__IER__Type.html#afdcbecdda104ac998a212ba7f11bd27a">PCC_IER_Type::reg</a></div><div class="ttdeci">uint32_t reg</div><div class="ttdef"><b>Definition:</b> <a href="component_2pcc_8h_source.html#l00095">pcc.h:95</a></div></div>
|
|
<div class="ttc" id="aunionPCC__MR__Type_html_a72461a175cdb0e4605ccfedb93c1d39a"><div class="ttname"><a href="unionPCC__MR__Type.html#a72461a175cdb0e4605ccfedb93c1d39a">PCC_MR_Type::ISIZE</a></div><div class="ttdeci">uint32_t ISIZE</div><div class="ttdef"><b>Definition:</b> <a href="component_2pcc_8h_source.html#l00055">pcc.h:55</a></div></div>
|
|
<div class="ttc" id="astructPcc_html_ae240887b2bf7144186f620fe54b7b4ce"><div class="ttname"><a href="structPcc.html#ae240887b2bf7144186f620fe54b7b4ce">Pcc::MR</a></div><div class="ttdeci">__IO PCC_MR_Type MR</div><div class="ttdoc">Offset: 0x00 (R/W 32) Mode Register.</div><div class="ttdef"><b>Definition:</b> <a href="component_2pcc_8h_source.html#l00237">pcc.h:237</a></div></div>
|
|
<div class="ttc" id="aunionPCC__IMR__Type_html"><div class="ttname"><a href="unionPCC__IMR__Type.html">PCC_IMR_Type</a></div><div class="ttdef"><b>Definition:</b> <a href="component_2pcc_8h_source.html#l00131">pcc.h:131</a></div></div>
|
|
<div class="ttc" id="aunionPCC__WPSR__Type_html_a335670e5d0cd2e672c9b8ae4defee1db"><div class="ttname"><a href="unionPCC__WPSR__Type.html#a335670e5d0cd2e672c9b8ae4defee1db">PCC_WPSR_Type::WPVS</a></div><div class="ttdeci">uint32_t WPVS</div><div class="ttdef"><b>Definition:</b> <a href="component_2pcc_8h_source.html#l00215">pcc.h:215</a></div></div>
|
|
<div class="ttc" id="astructPcc_html_ad7af51ea47759671b95a4f2c961e5438"><div class="ttname"><a href="structPcc.html#ad7af51ea47759671b95a4f2c961e5438">Pcc::RHR</a></div><div class="ttdeci">__I PCC_RHR_Type RHR</div><div class="ttdoc">Offset: 0x14 (R/ 32) Reception Holding Register.</div><div class="ttdef"><b>Definition:</b> <a href="component_2pcc_8h_source.html#l00242">pcc.h:242</a></div></div>
|
|
<div class="ttc" id="aunionPCC__WPSR__Type_html"><div class="ttname"><a href="unionPCC__WPSR__Type.html">PCC_WPSR_Type</a></div><div class="ttdef"><b>Definition:</b> <a href="component_2pcc_8h_source.html#l00213">pcc.h:213</a></div></div>
|
|
<div class="ttc" id="aunionPCC__IMR__Type_html_a2152d12467e0ec051fab893125f6bbe6"><div class="ttname"><a href="unionPCC__IMR__Type.html#a2152d12467e0ec051fab893125f6bbe6">PCC_IMR_Type::DRDY</a></div><div class="ttdeci">uint32_t DRDY</div><div class="ttdef"><b>Definition:</b> <a href="component_2pcc_8h_source.html#l00133">pcc.h:133</a></div></div>
|
|
<div class="ttc" id="aunionPCC__IMR__Type_html_a7d45c9bf58c582e681abe2a8e4c12d48"><div class="ttname"><a href="unionPCC__IMR__Type.html#a7d45c9bf58c582e681abe2a8e4c12d48">PCC_IMR_Type::reg</a></div><div class="ttdeci">uint32_t reg</div><div class="ttdef"><b>Definition:</b> <a href="component_2pcc_8h_source.html#l00137">pcc.h:137</a></div></div>
|
|
<div class="ttc" id="aunionPCC__MR__Type_html_a31a45244b60213d85e1b9b102489e989"><div class="ttname"><a href="unionPCC__MR__Type.html#a31a45244b60213d85e1b9b102489e989">PCC_MR_Type::HALFS</a></div><div class="ttdeci">uint32_t HALFS</div><div class="ttdef"><b>Definition:</b> <a href="component_2pcc_8h_source.html#l00052">pcc.h:52</a></div></div>
|
|
<div class="ttc" id="aunionPCC__WPMR__Type_html_a3f1c20e744960da1ff02379f711468df"><div class="ttname"><a href="unionPCC__WPMR__Type.html#a3f1c20e744960da1ff02379f711468df">PCC_WPMR_Type::WPEN</a></div><div class="ttdeci">uint32_t WPEN</div><div class="ttdef"><b>Definition:</b> <a href="component_2pcc_8h_source.html#l00193">pcc.h:193</a></div></div>
|
|
<div class="ttc" id="astructPcc_html_a6c2954b3c6aa92058a24957870027bd6"><div class="ttname"><a href="structPcc.html#a6c2954b3c6aa92058a24957870027bd6">Pcc::IER</a></div><div class="ttdeci">__O PCC_IER_Type IER</div><div class="ttdoc">Offset: 0x04 ( /W 32) Interrupt Enable Register.</div><div class="ttdef"><b>Definition:</b> <a href="component_2pcc_8h_source.html#l00238">pcc.h:238</a></div></div>
|
|
<div class="ttc" id="aunionPCC__IER__Type_html_a6f959e1608b95115dbd3bfc14fe1d098"><div class="ttname"><a href="unionPCC__IER__Type.html#a6f959e1608b95115dbd3bfc14fe1d098">PCC_IER_Type::OVRE</a></div><div class="ttdeci">uint32_t OVRE</div><div class="ttdef"><b>Definition:</b> <a href="component_2pcc_8h_source.html#l00092">pcc.h:92</a></div></div>
|
|
<div class="ttc" id="aunionPCC__IDR__Type_html"><div class="ttname"><a href="unionPCC__IDR__Type.html">PCC_IDR_Type</a></div><div class="ttdef"><b>Definition:</b> <a href="component_2pcc_8h_source.html#l00110">pcc.h:110</a></div></div>
|
|
<div class="ttc" id="aunionPCC__MR__Type_html_adcb7742f8decf8f9f701a5ceb96b1846"><div class="ttname"><a href="unionPCC__MR__Type.html#adcb7742f8decf8f9f701a5ceb96b1846">PCC_MR_Type::FRSTS</a></div><div class="ttdeci">uint32_t FRSTS</div><div class="ttdef"><b>Definition:</b> <a href="component_2pcc_8h_source.html#l00053">pcc.h:53</a></div></div>
|
|
<div class="ttc" id="astructPcc_html_a4773bc88915b9d5405d3de9de0b13f28"><div class="ttname"><a href="structPcc.html#a4773bc88915b9d5405d3de9de0b13f28">Pcc::WPMR</a></div><div class="ttdeci">__IO PCC_WPMR_Type WPMR</div><div class="ttdoc">Offset: 0xE0 (R/W 32) Write Protection Mode Register.</div><div class="ttdef"><b>Definition:</b> <a href="component_2pcc_8h_source.html#l00244">pcc.h:244</a></div></div>
|
|
<div class="ttc" id="aunionPCC__WPSR__Type_html_a9b694da3a208f453895f659298f31027"><div class="ttname"><a href="unionPCC__WPSR__Type.html#a9b694da3a208f453895f659298f31027">PCC_WPSR_Type::reg</a></div><div class="ttdeci">uint32_t reg</div><div class="ttdef"><b>Definition:</b> <a href="component_2pcc_8h_source.html#l00220">pcc.h:220</a></div></div>
|
|
<div class="ttc" id="aunionPCC__RHR__Type_html"><div class="ttname"><a href="unionPCC__RHR__Type.html">PCC_RHR_Type</a></div><div class="ttdef"><b>Definition:</b> <a href="component_2pcc_8h_source.html#l00173">pcc.h:173</a></div></div>
|
|
<div class="ttc" id="aunionPCC__IDR__Type_html_a12d51065b15771e660c5d08852334f54"><div class="ttname"><a href="unionPCC__IDR__Type.html#a12d51065b15771e660c5d08852334f54">PCC_IDR_Type::DRDY</a></div><div class="ttdeci">uint32_t DRDY</div><div class="ttdef"><b>Definition:</b> <a href="component_2pcc_8h_source.html#l00112">pcc.h:112</a></div></div>
|
|
<div class="ttc" id="aunionPCC__ISR__Type_html_a0d35741335a99f34d25951fe20fe8b5e"><div class="ttname"><a href="unionPCC__ISR__Type.html#a0d35741335a99f34d25951fe20fe8b5e">PCC_ISR_Type::reg</a></div><div class="ttdeci">uint32_t reg</div><div class="ttdef"><b>Definition:</b> <a href="component_2pcc_8h_source.html#l00158">pcc.h:158</a></div></div>
|
|
<div class="ttc" id="aunionPCC__IER__Type_html_aefa00063c8962e538bfa75808b3cf40a"><div class="ttname"><a href="unionPCC__IER__Type.html#aefa00063c8962e538bfa75808b3cf40a">PCC_IER_Type::DRDY</a></div><div class="ttdeci">uint32_t DRDY</div><div class="ttdef"><b>Definition:</b> <a href="component_2pcc_8h_source.html#l00091">pcc.h:91</a></div></div>
|
|
<div class="ttc" id="aunionPCC__IDR__Type_html_afcac0122e0be5b9fe85167a79b4e135e"><div class="ttname"><a href="unionPCC__IDR__Type.html#afcac0122e0be5b9fe85167a79b4e135e">PCC_IDR_Type::reg</a></div><div class="ttdeci">uint32_t reg</div><div class="ttdef"><b>Definition:</b> <a href="component_2pcc_8h_source.html#l00116">pcc.h:116</a></div></div>
|
|
<div class="ttc" id="aunionPCC__IDR__Type_html_a0e37b38c257b7f8542081459f78e9ab0"><div class="ttname"><a href="unionPCC__IDR__Type.html#a0e37b38c257b7f8542081459f78e9ab0">PCC_IDR_Type::OVRE</a></div><div class="ttdeci">uint32_t OVRE</div><div class="ttdef"><b>Definition:</b> <a href="component_2pcc_8h_source.html#l00113">pcc.h:113</a></div></div>
|
|
<div class="ttc" id="aunionPCC__ISR__Type_html_af0b2dd26e8eee879e12ffb8fc89d9b0f"><div class="ttname"><a href="unionPCC__ISR__Type.html#af0b2dd26e8eee879e12ffb8fc89d9b0f">PCC_ISR_Type::DRDY</a></div><div class="ttdeci">uint32_t DRDY</div><div class="ttdef"><b>Definition:</b> <a href="component_2pcc_8h_source.html#l00154">pcc.h:154</a></div></div>
|
|
<div class="ttc" id="aunionPCC__MR__Type_html_a94c2cd67739551055c53e5f8ebf80d81"><div class="ttname"><a href="unionPCC__MR__Type.html#a94c2cd67739551055c53e5f8ebf80d81">PCC_MR_Type::SCALE</a></div><div class="ttdeci">uint32_t SCALE</div><div class="ttdef"><b>Definition:</b> <a href="component_2pcc_8h_source.html#l00050">pcc.h:50</a></div></div>
|
|
<div class="ttc" id="astructPcc_html_aa2759a62fec64920b9d9886645cebf65"><div class="ttname"><a href="structPcc.html#aa2759a62fec64920b9d9886645cebf65">Pcc::WPSR</a></div><div class="ttdeci">__I PCC_WPSR_Type WPSR</div><div class="ttdoc">Offset: 0xE4 (R/ 32) Write Protection Status Register.</div><div class="ttdef"><b>Definition:</b> <a href="component_2pcc_8h_source.html#l00245">pcc.h:245</a></div></div>
|
|
<div class="ttc" id="aunionPCC__MR__Type_html_a7444dce128e917f5d86b55a8263b8e1a"><div class="ttname"><a href="unionPCC__MR__Type.html#a7444dce128e917f5d86b55a8263b8e1a">PCC_MR_Type::PCEN</a></div><div class="ttdeci">uint32_t PCEN</div><div class="ttdef"><b>Definition:</b> <a href="component_2pcc_8h_source.html#l00046">pcc.h:46</a></div></div>
|
|
<div class="ttc" id="aunionPCC__MR__Type_html"><div class="ttname"><a href="unionPCC__MR__Type.html">PCC_MR_Type</a></div><div class="ttdef"><b>Definition:</b> <a href="component_2pcc_8h_source.html#l00044">pcc.h:44</a></div></div>
|
|
<div class="ttc" id="aunionPCC__WPMR__Type_html"><div class="ttname"><a href="unionPCC__WPMR__Type.html">PCC_WPMR_Type</a></div><div class="ttdef"><b>Definition:</b> <a href="component_2pcc_8h_source.html#l00191">pcc.h:191</a></div></div>
|
|
<div class="ttc" id="aunionPCC__MR__Type_html_ade19eca877bcb3b3d30fdb33f8b4f028"><div class="ttname"><a href="unionPCC__MR__Type.html#ade19eca877bcb3b3d30fdb33f8b4f028">PCC_MR_Type::ALWYS</a></div><div class="ttdeci">uint32_t ALWYS</div><div class="ttdef"><b>Definition:</b> <a href="component_2pcc_8h_source.html#l00051">pcc.h:51</a></div></div>
|
|
<div class="ttc" id="aunionPCC__MR__Type_html_a6c177b778df7c5de116ae78d8b24e66b"><div class="ttname"><a href="unionPCC__MR__Type.html#a6c177b778df7c5de116ae78d8b24e66b">PCC_MR_Type::DSIZE</a></div><div class="ttdeci">uint32_t DSIZE</div><div class="ttdef"><b>Definition:</b> <a href="component_2pcc_8h_source.html#l00048">pcc.h:48</a></div></div>
|
|
<div class="ttc" id="asame54n19a_8h_html_a0d957f1433aaf5d70e4dc2b68288442d"><div class="ttname"><a href="same54n19a_8h.html#a0d957f1433aaf5d70e4dc2b68288442d">RoReg8</a></div><div class="ttdeci">volatile const uint8_t RoReg8</div><div class="ttdef"><b>Definition:</b> <a href="same54n19a_8h_source.html#l00053">same54n19a.h:53</a></div></div>
|
|
<div class="ttc" id="aunionPCC__ISR__Type_html_ab0cfe5c8be2527c456aad3447b358c07"><div class="ttname"><a href="unionPCC__ISR__Type.html#ab0cfe5c8be2527c456aad3447b358c07">PCC_ISR_Type::OVRE</a></div><div class="ttdeci">uint32_t OVRE</div><div class="ttdef"><b>Definition:</b> <a href="component_2pcc_8h_source.html#l00155">pcc.h:155</a></div></div>
|
|
<div class="ttc" id="aunionPCC__RHR__Type_html_aa83e51888fb082408955846474d3c101"><div class="ttname"><a href="unionPCC__RHR__Type.html#aa83e51888fb082408955846474d3c101">PCC_RHR_Type::reg</a></div><div class="ttdeci">uint32_t reg</div><div class="ttdef"><b>Definition:</b> <a href="component_2pcc_8h_source.html#l00177">pcc.h:177</a></div></div>
|
|
<div class="ttc" id="aunionPCC__IER__Type_html"><div class="ttname"><a href="unionPCC__IER__Type.html">PCC_IER_Type</a></div><div class="ttdef"><b>Definition:</b> <a href="component_2pcc_8h_source.html#l00089">pcc.h:89</a></div></div>
|
|
<div class="ttc" id="aunionPCC__WPMR__Type_html_a209a7b4031fff6b268663581e66987c0"><div class="ttname"><a href="unionPCC__WPMR__Type.html#a209a7b4031fff6b268663581e66987c0">PCC_WPMR_Type::WPKEY</a></div><div class="ttdeci">uint32_t WPKEY</div><div class="ttdef"><b>Definition:</b> <a href="component_2pcc_8h_source.html#l00195">pcc.h:195</a></div></div>
|
|
<div class="ttc" id="astructPcc_html"><div class="ttname"><a href="structPcc.html">Pcc</a></div><div class="ttdoc">PCC hardware registers.</div><div class="ttdef"><b>Definition:</b> <a href="component_2pcc_8h_source.html#l00236">pcc.h:236</a></div></div>
|
|
<div class="ttc" id="aunionPCC__WPSR__Type_html_ac7a1452b7a0d36d6e9ddafdc5b945cd3"><div class="ttname"><a href="unionPCC__WPSR__Type.html#ac7a1452b7a0d36d6e9ddafdc5b945cd3">PCC_WPSR_Type::WPVSRC</a></div><div class="ttdeci">uint32_t WPVSRC</div><div class="ttdef"><b>Definition:</b> <a href="component_2pcc_8h_source.html#l00217">pcc.h:217</a></div></div>
|
|
<div class="ttc" id="aunionPCC__IMR__Type_html_a7e6628b541818e819edd5c3f62c12a95"><div class="ttname"><a href="unionPCC__IMR__Type.html#a7e6628b541818e819edd5c3f62c12a95">PCC_IMR_Type::OVRE</a></div><div class="ttdeci">uint32_t OVRE</div><div class="ttdef"><b>Definition:</b> <a href="component_2pcc_8h_source.html#l00134">pcc.h:134</a></div></div>
|
|
<div class="ttc" id="aunionPCC__ISR__Type_html"><div class="ttname"><a href="unionPCC__ISR__Type.html">PCC_ISR_Type</a></div><div class="ttdef"><b>Definition:</b> <a href="component_2pcc_8h_source.html#l00152">pcc.h:152</a></div></div>
|
|
<div class="ttc" id="aunionPCC__MR__Type_html_abe82184db0ed5b1de10605fc3e00961b"><div class="ttname"><a href="unionPCC__MR__Type.html#abe82184db0ed5b1de10605fc3e00961b">PCC_MR_Type::CID</a></div><div class="ttdeci">uint32_t CID</div><div class="ttdef"><b>Definition:</b> <a href="component_2pcc_8h_source.html#l00057">pcc.h:57</a></div></div>
|
|
<div class="ttc" id="astructPcc_html_aacd3b5efe72afb0bea29042ebc85e35c"><div class="ttname"><a href="structPcc.html#aacd3b5efe72afb0bea29042ebc85e35c">Pcc::ISR</a></div><div class="ttdeci">__I PCC_ISR_Type ISR</div><div class="ttdoc">Offset: 0x10 (R/ 32) Interrupt Status Register.</div><div class="ttdef"><b>Definition:</b> <a href="component_2pcc_8h_source.html#l00241">pcc.h:241</a></div></div>
|
|
<div class="ttc" id="astructPcc_html_a68a7f18eb1d2a51b0db3d6ef49708e43"><div class="ttname"><a href="structPcc.html#a68a7f18eb1d2a51b0db3d6ef49708e43">Pcc::IDR</a></div><div class="ttdeci">__O PCC_IDR_Type IDR</div><div class="ttdoc">Offset: 0x08 ( /W 32) Interrupt Disable Register.</div><div class="ttdef"><b>Definition:</b> <a href="component_2pcc_8h_source.html#l00239">pcc.h:239</a></div></div>
|
|
<!-- start footer part -->
|
|
<hr class="footer"/><address class="footer"><small>
|
|
Generated by <a href="http://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.8.20
|
|
</small></address>
|
|
</body>
|
|
</html>
|