You cannot select more than 25 topics
Topics must start with a letter or number, can include dashes ('-') and can be up to 35 characters long.
622 lines
143 KiB
HTML
622 lines
143 KiB
HTML
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
|
|
<html xmlns="http://www.w3.org/1999/xhtml">
|
|
<head>
|
|
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
|
|
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
|
|
<meta name="generator" content="Doxygen 1.8.20"/>
|
|
<meta name="viewport" content="width=device-width, initial-scale=1"/>
|
|
<title>SAME54P20A Test Project: /storage/Shared/Documents/Projects/ePenguin/ePenguin-Software-Framework/arch/arm/SAME54/SAME54A/mcu/inc/component/mclk.h Source File</title>
|
|
<link href="tabs.css" rel="stylesheet" type="text/css"/>
|
|
<script type="text/javascript" src="jquery.js"></script>
|
|
<script type="text/javascript" src="dynsections.js"></script>
|
|
<link href="search/search.css" rel="stylesheet" type="text/css"/>
|
|
<script type="text/javascript" src="search/searchdata.js"></script>
|
|
<script type="text/javascript" src="search/search.js"></script>
|
|
<link href="doxygen.css" rel="stylesheet" type="text/css" />
|
|
</head>
|
|
<body>
|
|
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
|
|
<div id="titlearea">
|
|
<table cellspacing="0" cellpadding="0">
|
|
<tbody>
|
|
<tr style="height: 56px;">
|
|
<td id="projectalign" style="padding-left: 0.5em;">
|
|
<div id="projectname">SAME54P20A Test Project
|
|
</div>
|
|
</td>
|
|
</tr>
|
|
</tbody>
|
|
</table>
|
|
</div>
|
|
<!-- end header part -->
|
|
<!-- Generated by Doxygen 1.8.20 -->
|
|
<script type="text/javascript">
|
|
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&dn=gpl-2.0.txt GPL-v2 */
|
|
var searchBox = new SearchBox("searchBox", "search",false,'Search');
|
|
/* @license-end */
|
|
</script>
|
|
<script type="text/javascript" src="menudata.js"></script>
|
|
<script type="text/javascript" src="menu.js"></script>
|
|
<script type="text/javascript">
|
|
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&dn=gpl-2.0.txt GPL-v2 */
|
|
$(function() {
|
|
initMenu('',true,false,'search.php','Search');
|
|
$(document).ready(function() { init_search(); });
|
|
});
|
|
/* @license-end */</script>
|
|
<div id="main-nav"></div>
|
|
<!-- window showing the filter options -->
|
|
<div id="MSearchSelectWindow"
|
|
onmouseover="return searchBox.OnSearchSelectShow()"
|
|
onmouseout="return searchBox.OnSearchSelectHide()"
|
|
onkeydown="return searchBox.OnSearchSelectKey(event)">
|
|
</div>
|
|
|
|
<!-- iframe showing the search results (closed by default) -->
|
|
<div id="MSearchResultsWindow">
|
|
<iframe src="javascript:void(0)" frameborder="0"
|
|
name="MSearchResults" id="MSearchResults">
|
|
</iframe>
|
|
</div>
|
|
|
|
<div id="nav-path" class="navpath">
|
|
<ul>
|
|
<li class="navelem"><a class="el" href="dir_ea9599923402ca8ab47fc3e495999dea.html">arch</a></li><li class="navelem"><a class="el" href="dir_9e929c73feaf15d3695ce4c76b483065.html">arm</a></li><li class="navelem"><a class="el" href="dir_58955c0f35a9c3d48181d2be53994c7b.html">SAME54</a></li><li class="navelem"><a class="el" href="dir_09e97e512ca7d4e6cd359f1c5497eeba.html">SAME54A</a></li><li class="navelem"><a class="el" href="dir_4b38d63e5c584a4d6c9001c789e1829f.html">mcu</a></li><li class="navelem"><a class="el" href="dir_d4fc57b996dc082ef023092a5b7d90fc.html">inc</a></li><li class="navelem"><a class="el" href="dir_2bb2e10400507f879251f0324a0a8c7c.html">component</a></li> </ul>
|
|
</div>
|
|
</div><!-- top -->
|
|
<div class="header">
|
|
<div class="headertitle">
|
|
<div class="title">mclk.h</div> </div>
|
|
</div><!--header-->
|
|
<div class="contents">
|
|
<a href="component_2mclk_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno"> 1</span>  </div>
|
|
<div class="line"><a name="l00030"></a><span class="lineno"> 30</span> <span class="preprocessor">#ifndef _SAME54_MCLK_COMPONENT_</span></div>
|
|
<div class="line"><a name="l00031"></a><span class="lineno"> 31</span> <span class="preprocessor">#define _SAME54_MCLK_COMPONENT_</span></div>
|
|
<div class="line"><a name="l00032"></a><span class="lineno"> 32</span>  </div>
|
|
<div class="line"><a name="l00033"></a><span class="lineno"> 33</span> <span class="comment">/* ========================================================================== */</span></div>
|
|
<div class="line"><a name="l00035"></a><span class="lineno"> 35</span> <span class="comment">/* ========================================================================== */</span></div>
|
|
<div class="line"><a name="l00038"></a><span class="lineno"> 38</span>  </div>
|
|
<div class="line"><a name="l00039"></a><span class="lineno"> 39</span> <span class="preprocessor">#define MCLK_U2408</span></div>
|
|
<div class="line"><a name="l00040"></a><span class="lineno"> 40</span> <span class="preprocessor">#define REV_MCLK 0x100</span></div>
|
|
<div class="line"><a name="l00041"></a><span class="lineno"> 41</span>  </div>
|
|
<div class="line"><a name="l00042"></a><span class="lineno"> 42</span> <span class="comment">/* -------- MCLK_INTENCLR : (MCLK Offset: 0x01) (R/W 8) Interrupt Enable Clear -------- */</span></div>
|
|
<div class="line"><a name="l00043"></a><span class="lineno"> 43</span> <span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span></div>
|
|
<div class="line"><a name="l00044"></a><span class="lineno"><a class="line" href="unionMCLK__INTENCLR__Type.html"> 44</a></span> <span class="keyword">typedef</span> <span class="keyword">union </span>{</div>
|
|
<div class="line"><a name="l00045"></a><span class="lineno"> 45</span>  <span class="keyword">struct </span>{</div>
|
|
<div class="line"><a name="l00046"></a><span class="lineno"><a class="line" href="unionMCLK__INTENCLR__Type.html#abddaab7b9f92b5b1cb04b67cfe88fea0"> 46</a></span>  uint8_t <a class="code" href="unionMCLK__INTENCLR__Type.html#abddaab7b9f92b5b1cb04b67cfe88fea0">CKRDY</a>:1; </div>
|
|
<div class="line"><a name="l00047"></a><span class="lineno"><a class="line" href="unionMCLK__INTENCLR__Type.html#aa5227c5ed05b23c335942f741366e301"> 47</a></span>  uint8_t :7; </div>
|
|
<div class="line"><a name="l00048"></a><span class="lineno"><a class="line" href="unionMCLK__INTENCLR__Type.html#aab595b6e3a0df223143345c6e93f5201"> 48</a></span>  } bit; </div>
|
|
<div class="line"><a name="l00049"></a><span class="lineno"><a class="line" href="unionMCLK__INTENCLR__Type.html#a5939ed3bab4d09f57b6f038ccb1f5135"> 49</a></span>  uint8_t <a class="code" href="unionMCLK__INTENCLR__Type.html#a5939ed3bab4d09f57b6f038ccb1f5135">reg</a>; </div>
|
|
<div class="line"><a name="l00050"></a><span class="lineno"> 50</span> } <a class="code" href="unionMCLK__INTENCLR__Type.html">MCLK_INTENCLR_Type</a>;</div>
|
|
<div class="line"><a name="l00051"></a><span class="lineno"> 51</span> <span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span><span class="preprocessor"></span></div>
|
|
<div class="line"><a name="l00052"></a><span class="lineno"> 52</span>  </div>
|
|
<div class="line"><a name="l00053"></a><span class="lineno"><a class="line" href="component_2mclk_8h.html#a68637b3f1fed0ccd3ae371c53992e406"> 53</a></span> <span class="preprocessor">#define MCLK_INTENCLR_OFFSET 0x01 </span></div>
|
|
<div class="line"><a name="l00054"></a><span class="lineno"><a class="line" href="component_2mclk_8h.html#ad173bb9dba9e1522a644dbde879829d4"> 54</a></span> <span class="preprocessor">#define MCLK_INTENCLR_RESETVALUE _U_(0x00) </span></div>
|
|
<div class="line"><a name="l00056"></a><span class="lineno"><a class="line" href="component_2mclk_8h.html#aebdcc599e953e54697b2e40b5397496b"> 56</a></span> <span class="preprocessor">#define MCLK_INTENCLR_CKRDY_Pos 0 </span></div>
|
|
<div class="line"><a name="l00057"></a><span class="lineno"> 57</span> <span class="preprocessor">#define MCLK_INTENCLR_CKRDY (_U_(0x1) << MCLK_INTENCLR_CKRDY_Pos)</span></div>
|
|
<div class="line"><a name="l00058"></a><span class="lineno"><a class="line" href="component_2mclk_8h.html#a6389053110a48b3e28a1856e9379af38"> 58</a></span> <span class="preprocessor">#define MCLK_INTENCLR_MASK _U_(0x01) </span></div>
|
|
<div class="line"><a name="l00060"></a><span class="lineno"> 60</span> <span class="preprocessor"></span><span class="comment">/* -------- MCLK_INTENSET : (MCLK Offset: 0x02) (R/W 8) Interrupt Enable Set -------- */</span><span class="preprocessor"></span></div>
|
|
<div class="line"><a name="l00061"></a><span class="lineno"> 61</span> <span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span></div>
|
|
<div class="line"><a name="l00062"></a><span class="lineno"><a class="line" href="unionMCLK__INTENSET__Type.html"> 62</a></span> <span class="keyword">typedef</span> <span class="keyword">union </span>{</div>
|
|
<div class="line"><a name="l00063"></a><span class="lineno"> 63</span>  <span class="keyword">struct </span>{</div>
|
|
<div class="line"><a name="l00064"></a><span class="lineno"><a class="line" href="unionMCLK__INTENSET__Type.html#ae1113ea8aedf9cde553498987efdfee2"> 64</a></span>  uint8_t <a class="code" href="unionMCLK__INTENSET__Type.html#ae1113ea8aedf9cde553498987efdfee2">CKRDY</a>:1; </div>
|
|
<div class="line"><a name="l00065"></a><span class="lineno"><a class="line" href="unionMCLK__INTENSET__Type.html#a8f3429fd55d0112ebe8187ec804f11c9"> 65</a></span>  uint8_t :7; </div>
|
|
<div class="line"><a name="l00066"></a><span class="lineno"><a class="line" href="unionMCLK__INTENSET__Type.html#a2d6812c5897bfe187c302aefd7892d04"> 66</a></span>  } bit; </div>
|
|
<div class="line"><a name="l00067"></a><span class="lineno"><a class="line" href="unionMCLK__INTENSET__Type.html#ab61e3e21f4430faca14be73648d9dd5c"> 67</a></span>  uint8_t <a class="code" href="unionMCLK__INTENSET__Type.html#ab61e3e21f4430faca14be73648d9dd5c">reg</a>; </div>
|
|
<div class="line"><a name="l00068"></a><span class="lineno"> 68</span> } <a class="code" href="unionMCLK__INTENSET__Type.html">MCLK_INTENSET_Type</a>;</div>
|
|
<div class="line"><a name="l00069"></a><span class="lineno"> 69</span> <span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span><span class="preprocessor"></span></div>
|
|
<div class="line"><a name="l00070"></a><span class="lineno"> 70</span>  </div>
|
|
<div class="line"><a name="l00071"></a><span class="lineno"><a class="line" href="component_2mclk_8h.html#ab0258927c23f68d0f403a91f68fdc1a8"> 71</a></span> <span class="preprocessor">#define MCLK_INTENSET_OFFSET 0x02 </span></div>
|
|
<div class="line"><a name="l00072"></a><span class="lineno"><a class="line" href="component_2mclk_8h.html#a1a1d204e6b63e6fb14793fad6be480b3"> 72</a></span> <span class="preprocessor">#define MCLK_INTENSET_RESETVALUE _U_(0x00) </span></div>
|
|
<div class="line"><a name="l00074"></a><span class="lineno"><a class="line" href="component_2mclk_8h.html#ab9fefb6acd254d502c9ea81d010831ff"> 74</a></span> <span class="preprocessor">#define MCLK_INTENSET_CKRDY_Pos 0 </span></div>
|
|
<div class="line"><a name="l00075"></a><span class="lineno"> 75</span> <span class="preprocessor">#define MCLK_INTENSET_CKRDY (_U_(0x1) << MCLK_INTENSET_CKRDY_Pos)</span></div>
|
|
<div class="line"><a name="l00076"></a><span class="lineno"><a class="line" href="component_2mclk_8h.html#aa5b62ad35b9bc2c164fea2457115e2b8"> 76</a></span> <span class="preprocessor">#define MCLK_INTENSET_MASK _U_(0x01) </span></div>
|
|
<div class="line"><a name="l00078"></a><span class="lineno"> 78</span> <span class="preprocessor"></span><span class="comment">/* -------- MCLK_INTFLAG : (MCLK Offset: 0x03) (R/W 8) Interrupt Flag Status and Clear -------- */</span><span class="preprocessor"></span></div>
|
|
<div class="line"><a name="l00079"></a><span class="lineno"> 79</span> <span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span></div>
|
|
<div class="line"><a name="l00080"></a><span class="lineno"><a class="line" href="unionMCLK__INTFLAG__Type.html"> 80</a></span> <span class="keyword">typedef</span> <span class="keyword">union </span>{ <span class="comment">// __I to avoid read-modify-write on write-to-clear register</span></div>
|
|
<div class="line"><a name="l00081"></a><span class="lineno"> 81</span>  <span class="keyword">struct </span>{</div>
|
|
<div class="line"><a name="l00082"></a><span class="lineno"><a class="line" href="unionMCLK__INTFLAG__Type.html#a4f5c186d4989141c180e44f736a9ecaa"> 82</a></span>  __I uint8_t <a class="code" href="unionMCLK__INTFLAG__Type.html#a4f5c186d4989141c180e44f736a9ecaa">CKRDY</a>:1; </div>
|
|
<div class="line"><a name="l00083"></a><span class="lineno"><a class="line" href="unionMCLK__INTFLAG__Type.html#ac6a137413e02c3d01180d58f0ad909c6"> 83</a></span>  __I <a class="code" href="unionMCLK__INTFLAG__Type.html#ac6a137413e02c3d01180d58f0ad909c6">uint8_t</a> :7; </div>
|
|
<div class="line"><a name="l00084"></a><span class="lineno"><a class="line" href="unionMCLK__INTFLAG__Type.html#a420b4de84c22642c1349c28b3128c7a7"> 84</a></span>  } bit; </div>
|
|
<div class="line"><a name="l00085"></a><span class="lineno"><a class="line" href="unionMCLK__INTFLAG__Type.html#abe84f1da089ed59eabaccdc5b2605b32"> 85</a></span>  uint8_t <a class="code" href="unionMCLK__INTFLAG__Type.html#abe84f1da089ed59eabaccdc5b2605b32">reg</a>; </div>
|
|
<div class="line"><a name="l00086"></a><span class="lineno"> 86</span> } <a class="code" href="unionMCLK__INTFLAG__Type.html">MCLK_INTFLAG_Type</a>;</div>
|
|
<div class="line"><a name="l00087"></a><span class="lineno"> 87</span> <span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span><span class="preprocessor"></span></div>
|
|
<div class="line"><a name="l00088"></a><span class="lineno"> 88</span>  </div>
|
|
<div class="line"><a name="l00089"></a><span class="lineno"><a class="line" href="component_2mclk_8h.html#af56eeb6ada43fe94d261d6d04336635b"> 89</a></span> <span class="preprocessor">#define MCLK_INTFLAG_OFFSET 0x03 </span></div>
|
|
<div class="line"><a name="l00090"></a><span class="lineno"><a class="line" href="component_2mclk_8h.html#a8e5308a9ba8280b0e4f121e9d65a36a4"> 90</a></span> <span class="preprocessor">#define MCLK_INTFLAG_RESETVALUE _U_(0x01) </span></div>
|
|
<div class="line"><a name="l00092"></a><span class="lineno"><a class="line" href="component_2mclk_8h.html#abef328de34a9da476fa9a626643999e5"> 92</a></span> <span class="preprocessor">#define MCLK_INTFLAG_CKRDY_Pos 0 </span></div>
|
|
<div class="line"><a name="l00093"></a><span class="lineno"> 93</span> <span class="preprocessor">#define MCLK_INTFLAG_CKRDY (_U_(0x1) << MCLK_INTFLAG_CKRDY_Pos)</span></div>
|
|
<div class="line"><a name="l00094"></a><span class="lineno"><a class="line" href="component_2mclk_8h.html#a4d2f239e68ff5fba4b25397d91bed74a"> 94</a></span> <span class="preprocessor">#define MCLK_INTFLAG_MASK _U_(0x01) </span></div>
|
|
<div class="line"><a name="l00096"></a><span class="lineno"> 96</span> <span class="preprocessor"></span><span class="comment">/* -------- MCLK_HSDIV : (MCLK Offset: 0x04) (R/ 8) HS Clock Division -------- */</span><span class="preprocessor"></span></div>
|
|
<div class="line"><a name="l00097"></a><span class="lineno"> 97</span> <span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span></div>
|
|
<div class="line"><a name="l00098"></a><span class="lineno"><a class="line" href="unionMCLK__HSDIV__Type.html"> 98</a></span> <span class="keyword">typedef</span> <span class="keyword">union </span>{</div>
|
|
<div class="line"><a name="l00099"></a><span class="lineno"> 99</span>  <span class="keyword">struct </span>{</div>
|
|
<div class="line"><a name="l00100"></a><span class="lineno"><a class="line" href="unionMCLK__HSDIV__Type.html#aab2b23dd14e64b598716fd7cf7f59c20"> 100</a></span>  uint8_t <a class="code" href="unionMCLK__HSDIV__Type.html#aab2b23dd14e64b598716fd7cf7f59c20">DIV</a>:8; </div>
|
|
<div class="line"><a name="l00101"></a><span class="lineno"><a class="line" href="unionMCLK__HSDIV__Type.html#a8fe1d8291c72991ae60936c30492f5e8"> 101</a></span>  } bit; </div>
|
|
<div class="line"><a name="l00102"></a><span class="lineno"><a class="line" href="unionMCLK__HSDIV__Type.html#a53e0548fea18eab9caede9be0e531c6e"> 102</a></span>  uint8_t <a class="code" href="unionMCLK__HSDIV__Type.html#a53e0548fea18eab9caede9be0e531c6e">reg</a>; </div>
|
|
<div class="line"><a name="l00103"></a><span class="lineno"> 103</span> } <a class="code" href="unionMCLK__HSDIV__Type.html">MCLK_HSDIV_Type</a>;</div>
|
|
<div class="line"><a name="l00104"></a><span class="lineno"> 104</span> <span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span><span class="preprocessor"></span></div>
|
|
<div class="line"><a name="l00105"></a><span class="lineno"> 105</span>  </div>
|
|
<div class="line"><a name="l00106"></a><span class="lineno"><a class="line" href="component_2mclk_8h.html#ae0971c09918d1056399fd86900aa4890"> 106</a></span> <span class="preprocessor">#define MCLK_HSDIV_OFFSET 0x04 </span></div>
|
|
<div class="line"><a name="l00107"></a><span class="lineno"><a class="line" href="component_2mclk_8h.html#ae6d3e536fec3cc26aaa6cd78c17d497b"> 107</a></span> <span class="preprocessor">#define MCLK_HSDIV_RESETVALUE _U_(0x01) </span></div>
|
|
<div class="line"><a name="l00109"></a><span class="lineno"><a class="line" href="component_2mclk_8h.html#a95894d35a451f22d21907122d7459c7c"> 109</a></span> <span class="preprocessor">#define MCLK_HSDIV_DIV_Pos 0 </span></div>
|
|
<div class="line"><a name="l00110"></a><span class="lineno"> 110</span> <span class="preprocessor">#define MCLK_HSDIV_DIV_Msk (_U_(0xFF) << MCLK_HSDIV_DIV_Pos)</span></div>
|
|
<div class="line"><a name="l00111"></a><span class="lineno"> 111</span> <span class="preprocessor">#define MCLK_HSDIV_DIV(value) (MCLK_HSDIV_DIV_Msk & ((value) << MCLK_HSDIV_DIV_Pos))</span></div>
|
|
<div class="line"><a name="l00112"></a><span class="lineno"><a class="line" href="component_2mclk_8h.html#a119ab5a20e98782d805cdf5c4501e712"> 112</a></span> <span class="preprocessor">#define MCLK_HSDIV_DIV_DIV1_Val _U_(0x1) </span></div>
|
|
<div class="line"><a name="l00113"></a><span class="lineno"> 113</span> <span class="preprocessor">#define MCLK_HSDIV_DIV_DIV1 (MCLK_HSDIV_DIV_DIV1_Val << MCLK_HSDIV_DIV_Pos)</span></div>
|
|
<div class="line"><a name="l00114"></a><span class="lineno"><a class="line" href="component_2mclk_8h.html#aaacdcc773f6047747e0c5be7e2f8e617"> 114</a></span> <span class="preprocessor">#define MCLK_HSDIV_MASK _U_(0xFF) </span></div>
|
|
<div class="line"><a name="l00116"></a><span class="lineno"> 116</span> <span class="preprocessor"></span><span class="comment">/* -------- MCLK_CPUDIV : (MCLK Offset: 0x05) (R/W 8) CPU Clock Division -------- */</span><span class="preprocessor"></span></div>
|
|
<div class="line"><a name="l00117"></a><span class="lineno"> 117</span> <span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span></div>
|
|
<div class="line"><a name="l00118"></a><span class="lineno"><a class="line" href="unionMCLK__CPUDIV__Type.html"> 118</a></span> <span class="keyword">typedef</span> <span class="keyword">union </span>{</div>
|
|
<div class="line"><a name="l00119"></a><span class="lineno"> 119</span>  <span class="keyword">struct </span>{</div>
|
|
<div class="line"><a name="l00120"></a><span class="lineno"><a class="line" href="unionMCLK__CPUDIV__Type.html#a8dbfb27cee1d9e75f17a15cb2ae67dc5"> 120</a></span>  uint8_t <a class="code" href="unionMCLK__CPUDIV__Type.html#a8dbfb27cee1d9e75f17a15cb2ae67dc5">DIV</a>:8; </div>
|
|
<div class="line"><a name="l00121"></a><span class="lineno"><a class="line" href="unionMCLK__CPUDIV__Type.html#a2da81d3fd46e59527fa9b36bd39fef4c"> 121</a></span>  } bit; </div>
|
|
<div class="line"><a name="l00122"></a><span class="lineno"><a class="line" href="unionMCLK__CPUDIV__Type.html#a5cb57c381a27ef87725e4b0047be78c5"> 122</a></span>  uint8_t <a class="code" href="unionMCLK__CPUDIV__Type.html#a5cb57c381a27ef87725e4b0047be78c5">reg</a>; </div>
|
|
<div class="line"><a name="l00123"></a><span class="lineno"> 123</span> } <a class="code" href="unionMCLK__CPUDIV__Type.html">MCLK_CPUDIV_Type</a>;</div>
|
|
<div class="line"><a name="l00124"></a><span class="lineno"> 124</span> <span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span><span class="preprocessor"></span></div>
|
|
<div class="line"><a name="l00125"></a><span class="lineno"> 125</span>  </div>
|
|
<div class="line"><a name="l00126"></a><span class="lineno"><a class="line" href="component_2mclk_8h.html#a6b856556e549869e608b1c9d9ca335ff"> 126</a></span> <span class="preprocessor">#define MCLK_CPUDIV_OFFSET 0x05 </span></div>
|
|
<div class="line"><a name="l00127"></a><span class="lineno"><a class="line" href="component_2mclk_8h.html#ad5b446415ed860f94d2368945fa4b698"> 127</a></span> <span class="preprocessor">#define MCLK_CPUDIV_RESETVALUE _U_(0x01) </span></div>
|
|
<div class="line"><a name="l00129"></a><span class="lineno"><a class="line" href="component_2mclk_8h.html#a4e0248a576cb2763bf8271787d56e3d6"> 129</a></span> <span class="preprocessor">#define MCLK_CPUDIV_DIV_Pos 0 </span></div>
|
|
<div class="line"><a name="l00130"></a><span class="lineno"> 130</span> <span class="preprocessor">#define MCLK_CPUDIV_DIV_Msk (_U_(0xFF) << MCLK_CPUDIV_DIV_Pos)</span></div>
|
|
<div class="line"><a name="l00131"></a><span class="lineno"> 131</span> <span class="preprocessor">#define MCLK_CPUDIV_DIV(value) (MCLK_CPUDIV_DIV_Msk & ((value) << MCLK_CPUDIV_DIV_Pos))</span></div>
|
|
<div class="line"><a name="l00132"></a><span class="lineno"><a class="line" href="component_2mclk_8h.html#ae007ace127ccf52e63918793f78229b6"> 132</a></span> <span class="preprocessor">#define MCLK_CPUDIV_DIV_DIV1_Val _U_(0x1) </span></div>
|
|
<div class="line"><a name="l00133"></a><span class="lineno"><a class="line" href="component_2mclk_8h.html#a86452934ee34c2237b4cb0a296bc0734"> 133</a></span> <span class="preprocessor">#define MCLK_CPUDIV_DIV_DIV2_Val _U_(0x2) </span></div>
|
|
<div class="line"><a name="l00134"></a><span class="lineno"><a class="line" href="component_2mclk_8h.html#a0d458738f455dcb54c5aa2d0ffcfa616"> 134</a></span> <span class="preprocessor">#define MCLK_CPUDIV_DIV_DIV4_Val _U_(0x4) </span></div>
|
|
<div class="line"><a name="l00135"></a><span class="lineno"><a class="line" href="component_2mclk_8h.html#a67de4295c7d075c089f0c0280f95002b"> 135</a></span> <span class="preprocessor">#define MCLK_CPUDIV_DIV_DIV8_Val _U_(0x8) </span></div>
|
|
<div class="line"><a name="l00136"></a><span class="lineno"><a class="line" href="component_2mclk_8h.html#ae681abf45271d52e20032f75fde3e7a4"> 136</a></span> <span class="preprocessor">#define MCLK_CPUDIV_DIV_DIV16_Val _U_(0x10) </span></div>
|
|
<div class="line"><a name="l00137"></a><span class="lineno"><a class="line" href="component_2mclk_8h.html#a19e3476ae76abd38b0eac2f62dd7be46"> 137</a></span> <span class="preprocessor">#define MCLK_CPUDIV_DIV_DIV32_Val _U_(0x20) </span></div>
|
|
<div class="line"><a name="l00138"></a><span class="lineno"><a class="line" href="component_2mclk_8h.html#aa91c616d0c486e08497d547619896a98"> 138</a></span> <span class="preprocessor">#define MCLK_CPUDIV_DIV_DIV64_Val _U_(0x40) </span></div>
|
|
<div class="line"><a name="l00139"></a><span class="lineno"><a class="line" href="component_2mclk_8h.html#a4cfc1f32942c736f236075c22f1a4f81"> 139</a></span> <span class="preprocessor">#define MCLK_CPUDIV_DIV_DIV128_Val _U_(0x80) </span></div>
|
|
<div class="line"><a name="l00140"></a><span class="lineno"> 140</span> <span class="preprocessor">#define MCLK_CPUDIV_DIV_DIV1 (MCLK_CPUDIV_DIV_DIV1_Val << MCLK_CPUDIV_DIV_Pos)</span></div>
|
|
<div class="line"><a name="l00141"></a><span class="lineno"> 141</span> <span class="preprocessor">#define MCLK_CPUDIV_DIV_DIV2 (MCLK_CPUDIV_DIV_DIV2_Val << MCLK_CPUDIV_DIV_Pos)</span></div>
|
|
<div class="line"><a name="l00142"></a><span class="lineno"> 142</span> <span class="preprocessor">#define MCLK_CPUDIV_DIV_DIV4 (MCLK_CPUDIV_DIV_DIV4_Val << MCLK_CPUDIV_DIV_Pos)</span></div>
|
|
<div class="line"><a name="l00143"></a><span class="lineno"> 143</span> <span class="preprocessor">#define MCLK_CPUDIV_DIV_DIV8 (MCLK_CPUDIV_DIV_DIV8_Val << MCLK_CPUDIV_DIV_Pos)</span></div>
|
|
<div class="line"><a name="l00144"></a><span class="lineno"> 144</span> <span class="preprocessor">#define MCLK_CPUDIV_DIV_DIV16 (MCLK_CPUDIV_DIV_DIV16_Val << MCLK_CPUDIV_DIV_Pos)</span></div>
|
|
<div class="line"><a name="l00145"></a><span class="lineno"> 145</span> <span class="preprocessor">#define MCLK_CPUDIV_DIV_DIV32 (MCLK_CPUDIV_DIV_DIV32_Val << MCLK_CPUDIV_DIV_Pos)</span></div>
|
|
<div class="line"><a name="l00146"></a><span class="lineno"> 146</span> <span class="preprocessor">#define MCLK_CPUDIV_DIV_DIV64 (MCLK_CPUDIV_DIV_DIV64_Val << MCLK_CPUDIV_DIV_Pos)</span></div>
|
|
<div class="line"><a name="l00147"></a><span class="lineno"> 147</span> <span class="preprocessor">#define MCLK_CPUDIV_DIV_DIV128 (MCLK_CPUDIV_DIV_DIV128_Val << MCLK_CPUDIV_DIV_Pos)</span></div>
|
|
<div class="line"><a name="l00148"></a><span class="lineno"><a class="line" href="component_2mclk_8h.html#ab671f30e14e4976663447bcdf727ea01"> 148</a></span> <span class="preprocessor">#define MCLK_CPUDIV_MASK _U_(0xFF) </span></div>
|
|
<div class="line"><a name="l00150"></a><span class="lineno"> 150</span> <span class="preprocessor"></span><span class="comment">/* -------- MCLK_AHBMASK : (MCLK Offset: 0x10) (R/W 32) AHB Mask -------- */</span><span class="preprocessor"></span></div>
|
|
<div class="line"><a name="l00151"></a><span class="lineno"> 151</span> <span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span></div>
|
|
<div class="line"><a name="l00152"></a><span class="lineno"><a class="line" href="unionMCLK__AHBMASK__Type.html"> 152</a></span> <span class="keyword">typedef</span> <span class="keyword">union </span>{</div>
|
|
<div class="line"><a name="l00153"></a><span class="lineno"> 153</span>  <span class="keyword">struct </span>{</div>
|
|
<div class="line"><a name="l00154"></a><span class="lineno"><a class="line" href="unionMCLK__AHBMASK__Type.html#a87cc1023b4402c952c344faadaaa2ee0"> 154</a></span>  uint32_t <a class="code" href="unionMCLK__AHBMASK__Type.html#a87cc1023b4402c952c344faadaaa2ee0">HPB0_</a>:1; </div>
|
|
<div class="line"><a name="l00155"></a><span class="lineno"><a class="line" href="unionMCLK__AHBMASK__Type.html#a8ddd504fd2451971545bb3838c02e9b4"> 155</a></span>  uint32_t <a class="code" href="unionMCLK__AHBMASK__Type.html#a8ddd504fd2451971545bb3838c02e9b4">HPB1_</a>:1; </div>
|
|
<div class="line"><a name="l00156"></a><span class="lineno"><a class="line" href="unionMCLK__AHBMASK__Type.html#a6ba501218dba4d741bf7c74331231a4d"> 156</a></span>  uint32_t <a class="code" href="unionMCLK__AHBMASK__Type.html#a6ba501218dba4d741bf7c74331231a4d">HPB2_</a>:1; </div>
|
|
<div class="line"><a name="l00157"></a><span class="lineno"><a class="line" href="unionMCLK__AHBMASK__Type.html#aebab50a1fbc422411ef5481650532a4d"> 157</a></span>  uint32_t <a class="code" href="unionMCLK__AHBMASK__Type.html#aebab50a1fbc422411ef5481650532a4d">HPB3_</a>:1; </div>
|
|
<div class="line"><a name="l00158"></a><span class="lineno"><a class="line" href="unionMCLK__AHBMASK__Type.html#aabff4279a7844513c82cb20d79103733"> 158</a></span>  uint32_t <a class="code" href="unionMCLK__AHBMASK__Type.html#aabff4279a7844513c82cb20d79103733">DSU_</a>:1; </div>
|
|
<div class="line"><a name="l00159"></a><span class="lineno"><a class="line" href="unionMCLK__AHBMASK__Type.html#a9c6223daa319f557015aa138d58d1e7b"> 159</a></span>  uint32_t <a class="code" href="unionMCLK__AHBMASK__Type.html#a9c6223daa319f557015aa138d58d1e7b">HMATRIX_</a>:1; </div>
|
|
<div class="line"><a name="l00160"></a><span class="lineno"><a class="line" href="unionMCLK__AHBMASK__Type.html#a704c3ce3dd3205d0bb00c6c2884d7b21"> 160</a></span>  uint32_t <a class="code" href="unionMCLK__AHBMASK__Type.html#a704c3ce3dd3205d0bb00c6c2884d7b21">NVMCTRL_</a>:1; </div>
|
|
<div class="line"><a name="l00161"></a><span class="lineno"><a class="line" href="unionMCLK__AHBMASK__Type.html#a8f9758f1796cb4f7d549ccfe05a5feed"> 161</a></span>  uint32_t <a class="code" href="unionMCLK__AHBMASK__Type.html#a8f9758f1796cb4f7d549ccfe05a5feed">HSRAM_</a>:1; </div>
|
|
<div class="line"><a name="l00162"></a><span class="lineno"><a class="line" href="unionMCLK__AHBMASK__Type.html#a2ad0cb00d8d7da0e818772f43ceb8b2b"> 162</a></span>  uint32_t <a class="code" href="unionMCLK__AHBMASK__Type.html#a2ad0cb00d8d7da0e818772f43ceb8b2b">CMCC_</a>:1; </div>
|
|
<div class="line"><a name="l00163"></a><span class="lineno"><a class="line" href="unionMCLK__AHBMASK__Type.html#a8036cc13b7b2ed340e022fbb66c87055"> 163</a></span>  uint32_t <a class="code" href="unionMCLK__AHBMASK__Type.html#a8036cc13b7b2ed340e022fbb66c87055">DMAC_</a>:1; </div>
|
|
<div class="line"><a name="l00164"></a><span class="lineno"><a class="line" href="unionMCLK__AHBMASK__Type.html#a75fcdff02d0ae11b95acf2b5b64c65d3"> 164</a></span>  uint32_t <a class="code" href="unionMCLK__AHBMASK__Type.html#a75fcdff02d0ae11b95acf2b5b64c65d3">USB_</a>:1; </div>
|
|
<div class="line"><a name="l00165"></a><span class="lineno"><a class="line" href="unionMCLK__AHBMASK__Type.html#acc9217f9fcfecbca339dc1989e3b7f6c"> 165</a></span>  uint32_t <a class="code" href="unionMCLK__AHBMASK__Type.html#acc9217f9fcfecbca339dc1989e3b7f6c">BKUPRAM_</a>:1; </div>
|
|
<div class="line"><a name="l00166"></a><span class="lineno"><a class="line" href="unionMCLK__AHBMASK__Type.html#a758fc8a43015918366797a8be3e7d36d"> 166</a></span>  uint32_t <a class="code" href="unionMCLK__AHBMASK__Type.html#a758fc8a43015918366797a8be3e7d36d">PAC_</a>:1; </div>
|
|
<div class="line"><a name="l00167"></a><span class="lineno"><a class="line" href="unionMCLK__AHBMASK__Type.html#ac6a6b46eb3ac9aa05df86b656b9ed838"> 167</a></span>  uint32_t <a class="code" href="unionMCLK__AHBMASK__Type.html#ac6a6b46eb3ac9aa05df86b656b9ed838">QSPI_</a>:1; </div>
|
|
<div class="line"><a name="l00168"></a><span class="lineno"><a class="line" href="unionMCLK__AHBMASK__Type.html#a39b8f22370cc53f9ed7b32bbc8660681"> 168</a></span>  uint32_t <a class="code" href="unionMCLK__AHBMASK__Type.html#a39b8f22370cc53f9ed7b32bbc8660681">GMAC_</a>:1; </div>
|
|
<div class="line"><a name="l00169"></a><span class="lineno"><a class="line" href="unionMCLK__AHBMASK__Type.html#a2fed3a54166a0535e294263243ce076d"> 169</a></span>  uint32_t <a class="code" href="unionMCLK__AHBMASK__Type.html#a2fed3a54166a0535e294263243ce076d">SDHC0_</a>:1; </div>
|
|
<div class="line"><a name="l00170"></a><span class="lineno"><a class="line" href="unionMCLK__AHBMASK__Type.html#a4f745e7bf36d4af239ecbbe44e9cac8e"> 170</a></span>  uint32_t <a class="code" href="unionMCLK__AHBMASK__Type.html#a4f745e7bf36d4af239ecbbe44e9cac8e">SDHC1_</a>:1; </div>
|
|
<div class="line"><a name="l00171"></a><span class="lineno"><a class="line" href="unionMCLK__AHBMASK__Type.html#aa9661a9a60bd91a616c5367502bb4dee"> 171</a></span>  uint32_t <a class="code" href="unionMCLK__AHBMASK__Type.html#aa9661a9a60bd91a616c5367502bb4dee">CAN0_</a>:1; </div>
|
|
<div class="line"><a name="l00172"></a><span class="lineno"><a class="line" href="unionMCLK__AHBMASK__Type.html#a536c97e72d5448573a3d2289ca5d09d7"> 172</a></span>  uint32_t <a class="code" href="unionMCLK__AHBMASK__Type.html#a536c97e72d5448573a3d2289ca5d09d7">CAN1_</a>:1; </div>
|
|
<div class="line"><a name="l00173"></a><span class="lineno"><a class="line" href="unionMCLK__AHBMASK__Type.html#ac0e6385fd889b2c8a3ca8aee32e8e40f"> 173</a></span>  uint32_t <a class="code" href="unionMCLK__AHBMASK__Type.html#ac0e6385fd889b2c8a3ca8aee32e8e40f">ICM_</a>:1; </div>
|
|
<div class="line"><a name="l00174"></a><span class="lineno"><a class="line" href="unionMCLK__AHBMASK__Type.html#a527131ba77ed7958dad0837f7d9e662e"> 174</a></span>  uint32_t <a class="code" href="unionMCLK__AHBMASK__Type.html#a527131ba77ed7958dad0837f7d9e662e">PUKCC_</a>:1; </div>
|
|
<div class="line"><a name="l00175"></a><span class="lineno"><a class="line" href="unionMCLK__AHBMASK__Type.html#a54630d796a43eb434e78bc1d5580aa67"> 175</a></span>  uint32_t <a class="code" href="unionMCLK__AHBMASK__Type.html#a54630d796a43eb434e78bc1d5580aa67">QSPI_2X_</a>:1; </div>
|
|
<div class="line"><a name="l00176"></a><span class="lineno"><a class="line" href="unionMCLK__AHBMASK__Type.html#a1d45d805e1429b2852111c044d8e7853"> 176</a></span>  uint32_t <a class="code" href="unionMCLK__AHBMASK__Type.html#a1d45d805e1429b2852111c044d8e7853">NVMCTRL_SMEEPROM_</a>:1; </div>
|
|
<div class="line"><a name="l00177"></a><span class="lineno"><a class="line" href="unionMCLK__AHBMASK__Type.html#a5bd04ab7f81e23a37e7a32ace41bca67"> 177</a></span>  uint32_t <a class="code" href="unionMCLK__AHBMASK__Type.html#a5bd04ab7f81e23a37e7a32ace41bca67">NVMCTRL_CACHE_</a>:1; </div>
|
|
<div class="line"><a name="l00178"></a><span class="lineno"><a class="line" href="unionMCLK__AHBMASK__Type.html#ae1c9f67ceb1408d31351be5d741ab2df"> 178</a></span>  uint32_t :8; </div>
|
|
<div class="line"><a name="l00179"></a><span class="lineno"><a class="line" href="unionMCLK__AHBMASK__Type.html#ac8c472caeae88578b088afccc375cb2d"> 179</a></span>  } bit; </div>
|
|
<div class="line"><a name="l00180"></a><span class="lineno"><a class="line" href="unionMCLK__AHBMASK__Type.html#a39c4342be6e7152be6f1d04582e39e17"> 180</a></span>  uint32_t <a class="code" href="unionMCLK__AHBMASK__Type.html#a39c4342be6e7152be6f1d04582e39e17">reg</a>; </div>
|
|
<div class="line"><a name="l00181"></a><span class="lineno"> 181</span> } <a class="code" href="unionMCLK__AHBMASK__Type.html">MCLK_AHBMASK_Type</a>;</div>
|
|
<div class="line"><a name="l00182"></a><span class="lineno"> 182</span> <span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span><span class="preprocessor"></span></div>
|
|
<div class="line"><a name="l00183"></a><span class="lineno"> 183</span>  </div>
|
|
<div class="line"><a name="l00184"></a><span class="lineno"><a class="line" href="component_2mclk_8h.html#af60da772fd92f5ac2d24529a4edd5bcf"> 184</a></span> <span class="preprocessor">#define MCLK_AHBMASK_OFFSET 0x10 </span></div>
|
|
<div class="line"><a name="l00185"></a><span class="lineno"><a class="line" href="component_2mclk_8h.html#a7416e817fc3532e446cfae94a314c2c1"> 185</a></span> <span class="preprocessor">#define MCLK_AHBMASK_RESETVALUE _U_(0x00FFFFFF) </span></div>
|
|
<div class="line"><a name="l00187"></a><span class="lineno"><a class="line" href="component_2mclk_8h.html#aab73df1970914c738e069aa3f44343f7"> 187</a></span> <span class="preprocessor">#define MCLK_AHBMASK_HPB0_Pos 0 </span></div>
|
|
<div class="line"><a name="l00188"></a><span class="lineno"> 188</span> <span class="preprocessor">#define MCLK_AHBMASK_HPB0 (_U_(0x1) << MCLK_AHBMASK_HPB0_Pos)</span></div>
|
|
<div class="line"><a name="l00189"></a><span class="lineno"><a class="line" href="component_2mclk_8h.html#ad500245362fc27f25dbd1cd872403db5"> 189</a></span> <span class="preprocessor">#define MCLK_AHBMASK_HPB1_Pos 1 </span></div>
|
|
<div class="line"><a name="l00190"></a><span class="lineno"> 190</span> <span class="preprocessor">#define MCLK_AHBMASK_HPB1 (_U_(0x1) << MCLK_AHBMASK_HPB1_Pos)</span></div>
|
|
<div class="line"><a name="l00191"></a><span class="lineno"><a class="line" href="component_2mclk_8h.html#ad85e221b80ccea1b2fb40ccd57361831"> 191</a></span> <span class="preprocessor">#define MCLK_AHBMASK_HPB2_Pos 2 </span></div>
|
|
<div class="line"><a name="l00192"></a><span class="lineno"> 192</span> <span class="preprocessor">#define MCLK_AHBMASK_HPB2 (_U_(0x1) << MCLK_AHBMASK_HPB2_Pos)</span></div>
|
|
<div class="line"><a name="l00193"></a><span class="lineno"><a class="line" href="component_2mclk_8h.html#a0fde493e6b6f196f2f5097f561c77fa3"> 193</a></span> <span class="preprocessor">#define MCLK_AHBMASK_HPB3_Pos 3 </span></div>
|
|
<div class="line"><a name="l00194"></a><span class="lineno"> 194</span> <span class="preprocessor">#define MCLK_AHBMASK_HPB3 (_U_(0x1) << MCLK_AHBMASK_HPB3_Pos)</span></div>
|
|
<div class="line"><a name="l00195"></a><span class="lineno"><a class="line" href="component_2mclk_8h.html#af25c239a7914145d262614e4cea537b3"> 195</a></span> <span class="preprocessor">#define MCLK_AHBMASK_DSU_Pos 4 </span></div>
|
|
<div class="line"><a name="l00196"></a><span class="lineno"> 196</span> <span class="preprocessor">#define MCLK_AHBMASK_DSU (_U_(0x1) << MCLK_AHBMASK_DSU_Pos)</span></div>
|
|
<div class="line"><a name="l00197"></a><span class="lineno"><a class="line" href="component_2mclk_8h.html#a0c382b9b2b318a564cf9769941fa7373"> 197</a></span> <span class="preprocessor">#define MCLK_AHBMASK_HMATRIX_Pos 5 </span></div>
|
|
<div class="line"><a name="l00198"></a><span class="lineno"> 198</span> <span class="preprocessor">#define MCLK_AHBMASK_HMATRIX (_U_(0x1) << MCLK_AHBMASK_HMATRIX_Pos)</span></div>
|
|
<div class="line"><a name="l00199"></a><span class="lineno"><a class="line" href="component_2mclk_8h.html#a81becb828c915d5aac7686148213cb7a"> 199</a></span> <span class="preprocessor">#define MCLK_AHBMASK_NVMCTRL_Pos 6 </span></div>
|
|
<div class="line"><a name="l00200"></a><span class="lineno"> 200</span> <span class="preprocessor">#define MCLK_AHBMASK_NVMCTRL (_U_(0x1) << MCLK_AHBMASK_NVMCTRL_Pos)</span></div>
|
|
<div class="line"><a name="l00201"></a><span class="lineno"><a class="line" href="component_2mclk_8h.html#a3a610cdaf2a0676797625dee122829f3"> 201</a></span> <span class="preprocessor">#define MCLK_AHBMASK_HSRAM_Pos 7 </span></div>
|
|
<div class="line"><a name="l00202"></a><span class="lineno"> 202</span> <span class="preprocessor">#define MCLK_AHBMASK_HSRAM (_U_(0x1) << MCLK_AHBMASK_HSRAM_Pos)</span></div>
|
|
<div class="line"><a name="l00203"></a><span class="lineno"><a class="line" href="component_2mclk_8h.html#a5114ee4fb624a1109ca8a35533050c91"> 203</a></span> <span class="preprocessor">#define MCLK_AHBMASK_CMCC_Pos 8 </span></div>
|
|
<div class="line"><a name="l00204"></a><span class="lineno"> 204</span> <span class="preprocessor">#define MCLK_AHBMASK_CMCC (_U_(0x1) << MCLK_AHBMASK_CMCC_Pos)</span></div>
|
|
<div class="line"><a name="l00205"></a><span class="lineno"><a class="line" href="component_2mclk_8h.html#a9777b9f4e5c6f15597d5d0f3c284a638"> 205</a></span> <span class="preprocessor">#define MCLK_AHBMASK_DMAC_Pos 9 </span></div>
|
|
<div class="line"><a name="l00206"></a><span class="lineno"> 206</span> <span class="preprocessor">#define MCLK_AHBMASK_DMAC (_U_(0x1) << MCLK_AHBMASK_DMAC_Pos)</span></div>
|
|
<div class="line"><a name="l00207"></a><span class="lineno"><a class="line" href="component_2mclk_8h.html#a58c4b1c4ee77bdcf758d0e74ec5b5abc"> 207</a></span> <span class="preprocessor">#define MCLK_AHBMASK_USB_Pos 10 </span></div>
|
|
<div class="line"><a name="l00208"></a><span class="lineno"> 208</span> <span class="preprocessor">#define MCLK_AHBMASK_USB (_U_(0x1) << MCLK_AHBMASK_USB_Pos)</span></div>
|
|
<div class="line"><a name="l00209"></a><span class="lineno"><a class="line" href="component_2mclk_8h.html#a51f341be2cd16552a79406a3df9fad31"> 209</a></span> <span class="preprocessor">#define MCLK_AHBMASK_BKUPRAM_Pos 11 </span></div>
|
|
<div class="line"><a name="l00210"></a><span class="lineno"> 210</span> <span class="preprocessor">#define MCLK_AHBMASK_BKUPRAM (_U_(0x1) << MCLK_AHBMASK_BKUPRAM_Pos)</span></div>
|
|
<div class="line"><a name="l00211"></a><span class="lineno"><a class="line" href="component_2mclk_8h.html#a25f30a1fcd43fb869b5594496df8d1f1"> 211</a></span> <span class="preprocessor">#define MCLK_AHBMASK_PAC_Pos 12 </span></div>
|
|
<div class="line"><a name="l00212"></a><span class="lineno"> 212</span> <span class="preprocessor">#define MCLK_AHBMASK_PAC (_U_(0x1) << MCLK_AHBMASK_PAC_Pos)</span></div>
|
|
<div class="line"><a name="l00213"></a><span class="lineno"><a class="line" href="component_2mclk_8h.html#aadc7e0a4d4a8f204ff028e09185a6dbc"> 213</a></span> <span class="preprocessor">#define MCLK_AHBMASK_QSPI_Pos 13 </span></div>
|
|
<div class="line"><a name="l00214"></a><span class="lineno"> 214</span> <span class="preprocessor">#define MCLK_AHBMASK_QSPI (_U_(0x1) << MCLK_AHBMASK_QSPI_Pos)</span></div>
|
|
<div class="line"><a name="l00215"></a><span class="lineno"><a class="line" href="component_2mclk_8h.html#a90a6e6c304da25718d5535909d7765f9"> 215</a></span> <span class="preprocessor">#define MCLK_AHBMASK_GMAC_Pos 14 </span></div>
|
|
<div class="line"><a name="l00216"></a><span class="lineno"> 216</span> <span class="preprocessor">#define MCLK_AHBMASK_GMAC (_U_(0x1) << MCLK_AHBMASK_GMAC_Pos)</span></div>
|
|
<div class="line"><a name="l00217"></a><span class="lineno"><a class="line" href="component_2mclk_8h.html#a075eb14056d8b7fedd243795408bf542"> 217</a></span> <span class="preprocessor">#define MCLK_AHBMASK_SDHC0_Pos 15 </span></div>
|
|
<div class="line"><a name="l00218"></a><span class="lineno"> 218</span> <span class="preprocessor">#define MCLK_AHBMASK_SDHC0 (_U_(0x1) << MCLK_AHBMASK_SDHC0_Pos)</span></div>
|
|
<div class="line"><a name="l00219"></a><span class="lineno"><a class="line" href="component_2mclk_8h.html#a33f14b34d3d4622e115b84d46bb9207a"> 219</a></span> <span class="preprocessor">#define MCLK_AHBMASK_SDHC1_Pos 16 </span></div>
|
|
<div class="line"><a name="l00220"></a><span class="lineno"> 220</span> <span class="preprocessor">#define MCLK_AHBMASK_SDHC1 (_U_(0x1) << MCLK_AHBMASK_SDHC1_Pos)</span></div>
|
|
<div class="line"><a name="l00221"></a><span class="lineno"><a class="line" href="component_2mclk_8h.html#ad5d5cfafc70ebe598b651e3496fcd4a4"> 221</a></span> <span class="preprocessor">#define MCLK_AHBMASK_CAN0_Pos 17 </span></div>
|
|
<div class="line"><a name="l00222"></a><span class="lineno"> 222</span> <span class="preprocessor">#define MCLK_AHBMASK_CAN0 (_U_(0x1) << MCLK_AHBMASK_CAN0_Pos)</span></div>
|
|
<div class="line"><a name="l00223"></a><span class="lineno"><a class="line" href="component_2mclk_8h.html#a361fe28b52db9c858de0926bc72b5985"> 223</a></span> <span class="preprocessor">#define MCLK_AHBMASK_CAN1_Pos 18 </span></div>
|
|
<div class="line"><a name="l00224"></a><span class="lineno"> 224</span> <span class="preprocessor">#define MCLK_AHBMASK_CAN1 (_U_(0x1) << MCLK_AHBMASK_CAN1_Pos)</span></div>
|
|
<div class="line"><a name="l00225"></a><span class="lineno"><a class="line" href="component_2mclk_8h.html#a96dc631a8955ba6a803b4a7e0f45456e"> 225</a></span> <span class="preprocessor">#define MCLK_AHBMASK_ICM_Pos 19 </span></div>
|
|
<div class="line"><a name="l00226"></a><span class="lineno"> 226</span> <span class="preprocessor">#define MCLK_AHBMASK_ICM (_U_(0x1) << MCLK_AHBMASK_ICM_Pos)</span></div>
|
|
<div class="line"><a name="l00227"></a><span class="lineno"><a class="line" href="component_2mclk_8h.html#aced4a82f31a9b059bc0ce0372302cfc9"> 227</a></span> <span class="preprocessor">#define MCLK_AHBMASK_PUKCC_Pos 20 </span></div>
|
|
<div class="line"><a name="l00228"></a><span class="lineno"> 228</span> <span class="preprocessor">#define MCLK_AHBMASK_PUKCC (_U_(0x1) << MCLK_AHBMASK_PUKCC_Pos)</span></div>
|
|
<div class="line"><a name="l00229"></a><span class="lineno"><a class="line" href="component_2mclk_8h.html#addc4877eff69e76ab70162f511744c0b"> 229</a></span> <span class="preprocessor">#define MCLK_AHBMASK_QSPI_2X_Pos 21 </span></div>
|
|
<div class="line"><a name="l00230"></a><span class="lineno"> 230</span> <span class="preprocessor">#define MCLK_AHBMASK_QSPI_2X (_U_(0x1) << MCLK_AHBMASK_QSPI_2X_Pos)</span></div>
|
|
<div class="line"><a name="l00231"></a><span class="lineno"><a class="line" href="component_2mclk_8h.html#a893beae0d8a30df0cac8ac289280926a"> 231</a></span> <span class="preprocessor">#define MCLK_AHBMASK_NVMCTRL_SMEEPROM_Pos 22 </span></div>
|
|
<div class="line"><a name="l00232"></a><span class="lineno"> 232</span> <span class="preprocessor">#define MCLK_AHBMASK_NVMCTRL_SMEEPROM (_U_(0x1) << MCLK_AHBMASK_NVMCTRL_SMEEPROM_Pos)</span></div>
|
|
<div class="line"><a name="l00233"></a><span class="lineno"><a class="line" href="component_2mclk_8h.html#a433eb3bd2eac386d68dadbeb476c412b"> 233</a></span> <span class="preprocessor">#define MCLK_AHBMASK_NVMCTRL_CACHE_Pos 23 </span></div>
|
|
<div class="line"><a name="l00234"></a><span class="lineno"> 234</span> <span class="preprocessor">#define MCLK_AHBMASK_NVMCTRL_CACHE (_U_(0x1) << MCLK_AHBMASK_NVMCTRL_CACHE_Pos)</span></div>
|
|
<div class="line"><a name="l00235"></a><span class="lineno"><a class="line" href="component_2mclk_8h.html#a4ff9567101bdb1ceefebec27f64d817f"> 235</a></span> <span class="preprocessor">#define MCLK_AHBMASK_MASK _U_(0x00FFFFFF) </span></div>
|
|
<div class="line"><a name="l00237"></a><span class="lineno"> 237</span> <span class="preprocessor"></span><span class="comment">/* -------- MCLK_APBAMASK : (MCLK Offset: 0x14) (R/W 32) APBA Mask -------- */</span><span class="preprocessor"></span></div>
|
|
<div class="line"><a name="l00238"></a><span class="lineno"> 238</span> <span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span></div>
|
|
<div class="line"><a name="l00239"></a><span class="lineno"><a class="line" href="unionMCLK__APBAMASK__Type.html"> 239</a></span> <span class="keyword">typedef</span> <span class="keyword">union </span>{</div>
|
|
<div class="line"><a name="l00240"></a><span class="lineno"> 240</span>  <span class="keyword">struct </span>{</div>
|
|
<div class="line"><a name="l00241"></a><span class="lineno"><a class="line" href="unionMCLK__APBAMASK__Type.html#ab5fee2f33d14c0976b3602ec8021adda"> 241</a></span>  uint32_t <a class="code" href="unionMCLK__APBAMASK__Type.html#ab5fee2f33d14c0976b3602ec8021adda">PAC_</a>:1; </div>
|
|
<div class="line"><a name="l00242"></a><span class="lineno"><a class="line" href="unionMCLK__APBAMASK__Type.html#a1d56a3bc0bbd729249146a61d9a94be4"> 242</a></span>  uint32_t <a class="code" href="unionMCLK__APBAMASK__Type.html#a1d56a3bc0bbd729249146a61d9a94be4">PM_</a>:1; </div>
|
|
<div class="line"><a name="l00243"></a><span class="lineno"><a class="line" href="unionMCLK__APBAMASK__Type.html#ab1f2baed5b9ebd2303153ebcbe697d66"> 243</a></span>  uint32_t <a class="code" href="unionMCLK__APBAMASK__Type.html#ab1f2baed5b9ebd2303153ebcbe697d66">MCLK_</a>:1; </div>
|
|
<div class="line"><a name="l00244"></a><span class="lineno"><a class="line" href="unionMCLK__APBAMASK__Type.html#a685f946a60648f2d7bb697ed87d4015e"> 244</a></span>  uint32_t <a class="code" href="unionMCLK__APBAMASK__Type.html#a685f946a60648f2d7bb697ed87d4015e">RSTC_</a>:1; </div>
|
|
<div class="line"><a name="l00245"></a><span class="lineno"><a class="line" href="unionMCLK__APBAMASK__Type.html#a1ea98bb1063611d628335d460de03389"> 245</a></span>  uint32_t <a class="code" href="unionMCLK__APBAMASK__Type.html#a1ea98bb1063611d628335d460de03389">OSCCTRL_</a>:1; </div>
|
|
<div class="line"><a name="l00246"></a><span class="lineno"><a class="line" href="unionMCLK__APBAMASK__Type.html#acf8299f01ce6484506ad9b8da1c8766a"> 246</a></span>  uint32_t <a class="code" href="unionMCLK__APBAMASK__Type.html#acf8299f01ce6484506ad9b8da1c8766a">OSC32KCTRL_</a>:1; </div>
|
|
<div class="line"><a name="l00247"></a><span class="lineno"><a class="line" href="unionMCLK__APBAMASK__Type.html#a43fec58267a30eba4e10607ccd81a4e5"> 247</a></span>  uint32_t <a class="code" href="unionMCLK__APBAMASK__Type.html#a43fec58267a30eba4e10607ccd81a4e5">SUPC_</a>:1; </div>
|
|
<div class="line"><a name="l00248"></a><span class="lineno"><a class="line" href="unionMCLK__APBAMASK__Type.html#a7f548b39016b325d747201182b25e092"> 248</a></span>  uint32_t <a class="code" href="unionMCLK__APBAMASK__Type.html#a7f548b39016b325d747201182b25e092">GCLK_</a>:1; </div>
|
|
<div class="line"><a name="l00249"></a><span class="lineno"><a class="line" href="unionMCLK__APBAMASK__Type.html#a5e5c131efd3f523957200a120d22169e"> 249</a></span>  uint32_t <a class="code" href="unionMCLK__APBAMASK__Type.html#a5e5c131efd3f523957200a120d22169e">WDT_</a>:1; </div>
|
|
<div class="line"><a name="l00250"></a><span class="lineno"><a class="line" href="unionMCLK__APBAMASK__Type.html#a792b4cfa06ce0d249329e7e367b73fd7"> 250</a></span>  uint32_t <a class="code" href="unionMCLK__APBAMASK__Type.html#a792b4cfa06ce0d249329e7e367b73fd7">RTC_</a>:1; </div>
|
|
<div class="line"><a name="l00251"></a><span class="lineno"><a class="line" href="unionMCLK__APBAMASK__Type.html#aad44e3cddd50f944d023faf148ea13fb"> 251</a></span>  uint32_t <a class="code" href="unionMCLK__APBAMASK__Type.html#aad44e3cddd50f944d023faf148ea13fb">EIC_</a>:1; </div>
|
|
<div class="line"><a name="l00252"></a><span class="lineno"><a class="line" href="unionMCLK__APBAMASK__Type.html#afc2fdf74f23d7546f7c7001e8ef02e0e"> 252</a></span>  uint32_t <a class="code" href="unionMCLK__APBAMASK__Type.html#afc2fdf74f23d7546f7c7001e8ef02e0e">FREQM_</a>:1; </div>
|
|
<div class="line"><a name="l00253"></a><span class="lineno"><a class="line" href="unionMCLK__APBAMASK__Type.html#adfb207174d5176e76596e02d9a3ce2e7"> 253</a></span>  uint32_t <a class="code" href="unionMCLK__APBAMASK__Type.html#adfb207174d5176e76596e02d9a3ce2e7">SERCOM0_</a>:1; </div>
|
|
<div class="line"><a name="l00254"></a><span class="lineno"><a class="line" href="unionMCLK__APBAMASK__Type.html#af1d343fb9da07c36bb5158338ec7afa5"> 254</a></span>  uint32_t <a class="code" href="unionMCLK__APBAMASK__Type.html#af1d343fb9da07c36bb5158338ec7afa5">SERCOM1_</a>:1; </div>
|
|
<div class="line"><a name="l00255"></a><span class="lineno"><a class="line" href="unionMCLK__APBAMASK__Type.html#a794b0d179d846b74f07af2c74d41297e"> 255</a></span>  uint32_t <a class="code" href="unionMCLK__APBAMASK__Type.html#a794b0d179d846b74f07af2c74d41297e">TC0_</a>:1; </div>
|
|
<div class="line"><a name="l00256"></a><span class="lineno"><a class="line" href="unionMCLK__APBAMASK__Type.html#a956a0cfda2b3326913bb20fcc2a569cb"> 256</a></span>  uint32_t <a class="code" href="unionMCLK__APBAMASK__Type.html#a956a0cfda2b3326913bb20fcc2a569cb">TC1_</a>:1; </div>
|
|
<div class="line"><a name="l00257"></a><span class="lineno"><a class="line" href="unionMCLK__APBAMASK__Type.html#a4c83e8e51a4ef4a5f70070d6927acce9"> 257</a></span>  uint32_t :16; </div>
|
|
<div class="line"><a name="l00258"></a><span class="lineno"><a class="line" href="unionMCLK__APBAMASK__Type.html#a62d79e1b5cf5fcce80ff12e57ce95b70"> 258</a></span>  } bit; </div>
|
|
<div class="line"><a name="l00259"></a><span class="lineno"><a class="line" href="unionMCLK__APBAMASK__Type.html#ae53745b3c32791cde22bc2c7a2d2abbd"> 259</a></span>  uint32_t <a class="code" href="unionMCLK__APBAMASK__Type.html#ae53745b3c32791cde22bc2c7a2d2abbd">reg</a>; </div>
|
|
<div class="line"><a name="l00260"></a><span class="lineno"> 260</span> } <a class="code" href="unionMCLK__APBAMASK__Type.html">MCLK_APBAMASK_Type</a>;</div>
|
|
<div class="line"><a name="l00261"></a><span class="lineno"> 261</span> <span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span><span class="preprocessor"></span></div>
|
|
<div class="line"><a name="l00262"></a><span class="lineno"> 262</span>  </div>
|
|
<div class="line"><a name="l00263"></a><span class="lineno"><a class="line" href="component_2mclk_8h.html#a0c6c90fc226352932e5d81fb51efebc0"> 263</a></span> <span class="preprocessor">#define MCLK_APBAMASK_OFFSET 0x14 </span></div>
|
|
<div class="line"><a name="l00264"></a><span class="lineno"><a class="line" href="component_2mclk_8h.html#a3d96d2b490df3f3164791e72baeabe60"> 264</a></span> <span class="preprocessor">#define MCLK_APBAMASK_RESETVALUE _U_(0x000007FF) </span></div>
|
|
<div class="line"><a name="l00266"></a><span class="lineno"><a class="line" href="component_2mclk_8h.html#a961dc42788c4447477d905b3fa27c039"> 266</a></span> <span class="preprocessor">#define MCLK_APBAMASK_PAC_Pos 0 </span></div>
|
|
<div class="line"><a name="l00267"></a><span class="lineno"> 267</span> <span class="preprocessor">#define MCLK_APBAMASK_PAC (_U_(0x1) << MCLK_APBAMASK_PAC_Pos)</span></div>
|
|
<div class="line"><a name="l00268"></a><span class="lineno"><a class="line" href="component_2mclk_8h.html#a04293b17854c4a2862117cb1e92e90d9"> 268</a></span> <span class="preprocessor">#define MCLK_APBAMASK_PM_Pos 1 </span></div>
|
|
<div class="line"><a name="l00269"></a><span class="lineno"> 269</span> <span class="preprocessor">#define MCLK_APBAMASK_PM (_U_(0x1) << MCLK_APBAMASK_PM_Pos)</span></div>
|
|
<div class="line"><a name="l00270"></a><span class="lineno"><a class="line" href="component_2mclk_8h.html#a0db8d768734ebf5b9b0c4b32fff4ad02"> 270</a></span> <span class="preprocessor">#define MCLK_APBAMASK_MCLK_Pos 2 </span></div>
|
|
<div class="line"><a name="l00271"></a><span class="lineno"> 271</span> <span class="preprocessor">#define MCLK_APBAMASK_MCLK (_U_(0x1) << MCLK_APBAMASK_MCLK_Pos)</span></div>
|
|
<div class="line"><a name="l00272"></a><span class="lineno"><a class="line" href="component_2mclk_8h.html#a23015f90db0192052e8d0a971684fa6e"> 272</a></span> <span class="preprocessor">#define MCLK_APBAMASK_RSTC_Pos 3 </span></div>
|
|
<div class="line"><a name="l00273"></a><span class="lineno"> 273</span> <span class="preprocessor">#define MCLK_APBAMASK_RSTC (_U_(0x1) << MCLK_APBAMASK_RSTC_Pos)</span></div>
|
|
<div class="line"><a name="l00274"></a><span class="lineno"><a class="line" href="component_2mclk_8h.html#ac3c888b7b8de3be9e61afcf2aff6dff2"> 274</a></span> <span class="preprocessor">#define MCLK_APBAMASK_OSCCTRL_Pos 4 </span></div>
|
|
<div class="line"><a name="l00275"></a><span class="lineno"> 275</span> <span class="preprocessor">#define MCLK_APBAMASK_OSCCTRL (_U_(0x1) << MCLK_APBAMASK_OSCCTRL_Pos)</span></div>
|
|
<div class="line"><a name="l00276"></a><span class="lineno"><a class="line" href="component_2mclk_8h.html#ac13c0587fd456465accd0efc6e769413"> 276</a></span> <span class="preprocessor">#define MCLK_APBAMASK_OSC32KCTRL_Pos 5 </span></div>
|
|
<div class="line"><a name="l00277"></a><span class="lineno"> 277</span> <span class="preprocessor">#define MCLK_APBAMASK_OSC32KCTRL (_U_(0x1) << MCLK_APBAMASK_OSC32KCTRL_Pos)</span></div>
|
|
<div class="line"><a name="l00278"></a><span class="lineno"><a class="line" href="component_2mclk_8h.html#a9482e51359fc581f7c605977eb3685c5"> 278</a></span> <span class="preprocessor">#define MCLK_APBAMASK_SUPC_Pos 6 </span></div>
|
|
<div class="line"><a name="l00279"></a><span class="lineno"> 279</span> <span class="preprocessor">#define MCLK_APBAMASK_SUPC (_U_(0x1) << MCLK_APBAMASK_SUPC_Pos)</span></div>
|
|
<div class="line"><a name="l00280"></a><span class="lineno"><a class="line" href="component_2mclk_8h.html#a5fb09fb3c0885c6bf234d8021344b40b"> 280</a></span> <span class="preprocessor">#define MCLK_APBAMASK_GCLK_Pos 7 </span></div>
|
|
<div class="line"><a name="l00281"></a><span class="lineno"> 281</span> <span class="preprocessor">#define MCLK_APBAMASK_GCLK (_U_(0x1) << MCLK_APBAMASK_GCLK_Pos)</span></div>
|
|
<div class="line"><a name="l00282"></a><span class="lineno"><a class="line" href="component_2mclk_8h.html#a65b51937fbcdf1a5d7418bbfd0cb3a4e"> 282</a></span> <span class="preprocessor">#define MCLK_APBAMASK_WDT_Pos 8 </span></div>
|
|
<div class="line"><a name="l00283"></a><span class="lineno"> 283</span> <span class="preprocessor">#define MCLK_APBAMASK_WDT (_U_(0x1) << MCLK_APBAMASK_WDT_Pos)</span></div>
|
|
<div class="line"><a name="l00284"></a><span class="lineno"><a class="line" href="component_2mclk_8h.html#a29bcfd311e7858237139c52fa164728d"> 284</a></span> <span class="preprocessor">#define MCLK_APBAMASK_RTC_Pos 9 </span></div>
|
|
<div class="line"><a name="l00285"></a><span class="lineno"> 285</span> <span class="preprocessor">#define MCLK_APBAMASK_RTC (_U_(0x1) << MCLK_APBAMASK_RTC_Pos)</span></div>
|
|
<div class="line"><a name="l00286"></a><span class="lineno"><a class="line" href="component_2mclk_8h.html#a5071841327f5691fad5aaa64928723b4"> 286</a></span> <span class="preprocessor">#define MCLK_APBAMASK_EIC_Pos 10 </span></div>
|
|
<div class="line"><a name="l00287"></a><span class="lineno"> 287</span> <span class="preprocessor">#define MCLK_APBAMASK_EIC (_U_(0x1) << MCLK_APBAMASK_EIC_Pos)</span></div>
|
|
<div class="line"><a name="l00288"></a><span class="lineno"><a class="line" href="component_2mclk_8h.html#acf54f7ce88550526bfc9800583a180ae"> 288</a></span> <span class="preprocessor">#define MCLK_APBAMASK_FREQM_Pos 11 </span></div>
|
|
<div class="line"><a name="l00289"></a><span class="lineno"> 289</span> <span class="preprocessor">#define MCLK_APBAMASK_FREQM (_U_(0x1) << MCLK_APBAMASK_FREQM_Pos)</span></div>
|
|
<div class="line"><a name="l00290"></a><span class="lineno"><a class="line" href="component_2mclk_8h.html#a51a1701f5148614ae7068e73e4fa46df"> 290</a></span> <span class="preprocessor">#define MCLK_APBAMASK_SERCOM0_Pos 12 </span></div>
|
|
<div class="line"><a name="l00291"></a><span class="lineno"> 291</span> <span class="preprocessor">#define MCLK_APBAMASK_SERCOM0 (_U_(0x1) << MCLK_APBAMASK_SERCOM0_Pos)</span></div>
|
|
<div class="line"><a name="l00292"></a><span class="lineno"><a class="line" href="component_2mclk_8h.html#ad7c8b0f983278890160b98943182947b"> 292</a></span> <span class="preprocessor">#define MCLK_APBAMASK_SERCOM1_Pos 13 </span></div>
|
|
<div class="line"><a name="l00293"></a><span class="lineno"> 293</span> <span class="preprocessor">#define MCLK_APBAMASK_SERCOM1 (_U_(0x1) << MCLK_APBAMASK_SERCOM1_Pos)</span></div>
|
|
<div class="line"><a name="l00294"></a><span class="lineno"><a class="line" href="component_2mclk_8h.html#adafd8598fbe6998d741a4db76ae10819"> 294</a></span> <span class="preprocessor">#define MCLK_APBAMASK_TC0_Pos 14 </span></div>
|
|
<div class="line"><a name="l00295"></a><span class="lineno"> 295</span> <span class="preprocessor">#define MCLK_APBAMASK_TC0 (_U_(0x1) << MCLK_APBAMASK_TC0_Pos)</span></div>
|
|
<div class="line"><a name="l00296"></a><span class="lineno"><a class="line" href="component_2mclk_8h.html#aadeb489d48264708c10f7d267b8a5365"> 296</a></span> <span class="preprocessor">#define MCLK_APBAMASK_TC1_Pos 15 </span></div>
|
|
<div class="line"><a name="l00297"></a><span class="lineno"> 297</span> <span class="preprocessor">#define MCLK_APBAMASK_TC1 (_U_(0x1) << MCLK_APBAMASK_TC1_Pos)</span></div>
|
|
<div class="line"><a name="l00298"></a><span class="lineno"><a class="line" href="component_2mclk_8h.html#a85274982e658543846410257d8741368"> 298</a></span> <span class="preprocessor">#define MCLK_APBAMASK_MASK _U_(0x0000FFFF) </span></div>
|
|
<div class="line"><a name="l00300"></a><span class="lineno"> 300</span> <span class="preprocessor"></span><span class="comment">/* -------- MCLK_APBBMASK : (MCLK Offset: 0x18) (R/W 32) APBB Mask -------- */</span><span class="preprocessor"></span></div>
|
|
<div class="line"><a name="l00301"></a><span class="lineno"> 301</span> <span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span></div>
|
|
<div class="line"><a name="l00302"></a><span class="lineno"><a class="line" href="unionMCLK__APBBMASK__Type.html"> 302</a></span> <span class="keyword">typedef</span> <span class="keyword">union </span>{</div>
|
|
<div class="line"><a name="l00303"></a><span class="lineno"> 303</span>  <span class="keyword">struct </span>{</div>
|
|
<div class="line"><a name="l00304"></a><span class="lineno"><a class="line" href="unionMCLK__APBBMASK__Type.html#a83aa57c4c1e2e37082ab31ccecabd3c2"> 304</a></span>  uint32_t <a class="code" href="unionMCLK__APBBMASK__Type.html#a83aa57c4c1e2e37082ab31ccecabd3c2">USB_</a>:1; </div>
|
|
<div class="line"><a name="l00305"></a><span class="lineno"><a class="line" href="unionMCLK__APBBMASK__Type.html#af20279614f6b5e51d3de5b7f1e9e7687"> 305</a></span>  uint32_t <a class="code" href="unionMCLK__APBBMASK__Type.html#af20279614f6b5e51d3de5b7f1e9e7687">DSU_</a>:1; </div>
|
|
<div class="line"><a name="l00306"></a><span class="lineno"><a class="line" href="unionMCLK__APBBMASK__Type.html#adc7b386d0d0aa95498c70630a8eab6e9"> 306</a></span>  uint32_t <a class="code" href="unionMCLK__APBBMASK__Type.html#adc7b386d0d0aa95498c70630a8eab6e9">NVMCTRL_</a>:1; </div>
|
|
<div class="line"><a name="l00307"></a><span class="lineno"><a class="line" href="unionMCLK__APBBMASK__Type.html#a2f58aad94f7ec93ad0c29f60d8b11fab"> 307</a></span>  uint32_t :1; </div>
|
|
<div class="line"><a name="l00308"></a><span class="lineno"><a class="line" href="unionMCLK__APBBMASK__Type.html#a4f120aae88e921e10dbb8a48140413f6"> 308</a></span>  uint32_t <a class="code" href="unionMCLK__APBBMASK__Type.html#a4f120aae88e921e10dbb8a48140413f6">PORT_</a>:1; </div>
|
|
<div class="line"><a name="l00309"></a><span class="lineno"><a class="line" href="unionMCLK__APBBMASK__Type.html#abd0341718b7451375b988ee36905e63d"> 309</a></span>  uint32_t :1; </div>
|
|
<div class="line"><a name="l00310"></a><span class="lineno"><a class="line" href="unionMCLK__APBBMASK__Type.html#a4c6952cb131c60d2497141747bdcf841"> 310</a></span>  uint32_t <a class="code" href="unionMCLK__APBBMASK__Type.html#a4c6952cb131c60d2497141747bdcf841">HMATRIX_</a>:1; </div>
|
|
<div class="line"><a name="l00311"></a><span class="lineno"><a class="line" href="unionMCLK__APBBMASK__Type.html#ac199136fbb46ece9cb165550a52d48d3"> 311</a></span>  uint32_t <a class="code" href="unionMCLK__APBBMASK__Type.html#ac199136fbb46ece9cb165550a52d48d3">EVSYS_</a>:1; </div>
|
|
<div class="line"><a name="l00312"></a><span class="lineno"><a class="line" href="unionMCLK__APBBMASK__Type.html#a590ec882555b3667a4ef4018725f8066"> 312</a></span>  uint32_t :1; </div>
|
|
<div class="line"><a name="l00313"></a><span class="lineno"><a class="line" href="unionMCLK__APBBMASK__Type.html#a25cab3e37f85299c717f7c1313cd55b2"> 313</a></span>  uint32_t <a class="code" href="unionMCLK__APBBMASK__Type.html#a25cab3e37f85299c717f7c1313cd55b2">SERCOM2_</a>:1; </div>
|
|
<div class="line"><a name="l00314"></a><span class="lineno"><a class="line" href="unionMCLK__APBBMASK__Type.html#a1f430f1dfa2800830dc9a14249384175"> 314</a></span>  uint32_t <a class="code" href="unionMCLK__APBBMASK__Type.html#a1f430f1dfa2800830dc9a14249384175">SERCOM3_</a>:1; </div>
|
|
<div class="line"><a name="l00315"></a><span class="lineno"><a class="line" href="unionMCLK__APBBMASK__Type.html#af4ff4393f39a5e4a6eadc328c743f282"> 315</a></span>  uint32_t <a class="code" href="unionMCLK__APBBMASK__Type.html#af4ff4393f39a5e4a6eadc328c743f282">TCC0_</a>:1; </div>
|
|
<div class="line"><a name="l00316"></a><span class="lineno"><a class="line" href="unionMCLK__APBBMASK__Type.html#a2a95a82706980c46dbbd09307c723531"> 316</a></span>  uint32_t <a class="code" href="unionMCLK__APBBMASK__Type.html#a2a95a82706980c46dbbd09307c723531">TCC1_</a>:1; </div>
|
|
<div class="line"><a name="l00317"></a><span class="lineno"><a class="line" href="unionMCLK__APBBMASK__Type.html#a97af14f0c5106994bdaaae2836702640"> 317</a></span>  uint32_t <a class="code" href="unionMCLK__APBBMASK__Type.html#a97af14f0c5106994bdaaae2836702640">TC2_</a>:1; </div>
|
|
<div class="line"><a name="l00318"></a><span class="lineno"><a class="line" href="unionMCLK__APBBMASK__Type.html#a407996b7fe033e664c36d1ddbe3d984a"> 318</a></span>  uint32_t <a class="code" href="unionMCLK__APBBMASK__Type.html#a407996b7fe033e664c36d1ddbe3d984a">TC3_</a>:1; </div>
|
|
<div class="line"><a name="l00319"></a><span class="lineno"><a class="line" href="unionMCLK__APBBMASK__Type.html#a5934624065f3fcc13d971aa7fbad15e7"> 319</a></span>  uint32_t :1; </div>
|
|
<div class="line"><a name="l00320"></a><span class="lineno"><a class="line" href="unionMCLK__APBBMASK__Type.html#a440cddeea64abac388c786c634b1b4e7"> 320</a></span>  uint32_t <a class="code" href="unionMCLK__APBBMASK__Type.html#a440cddeea64abac388c786c634b1b4e7">RAMECC_</a>:1; </div>
|
|
<div class="line"><a name="l00321"></a><span class="lineno"><a class="line" href="unionMCLK__APBBMASK__Type.html#a528d1fccfa746c30e35301b3bbeef7cb"> 321</a></span>  uint32_t :15; </div>
|
|
<div class="line"><a name="l00322"></a><span class="lineno"><a class="line" href="unionMCLK__APBBMASK__Type.html#aca41bb03a0c374f77d9f5e6b206cd6f6"> 322</a></span>  } bit; </div>
|
|
<div class="line"><a name="l00323"></a><span class="lineno"><a class="line" href="unionMCLK__APBBMASK__Type.html#a7474d1ba1f17c6659ec3c0c431bda460"> 323</a></span>  uint32_t <a class="code" href="unionMCLK__APBBMASK__Type.html#a7474d1ba1f17c6659ec3c0c431bda460">reg</a>; </div>
|
|
<div class="line"><a name="l00324"></a><span class="lineno"> 324</span> } <a class="code" href="unionMCLK__APBBMASK__Type.html">MCLK_APBBMASK_Type</a>;</div>
|
|
<div class="line"><a name="l00325"></a><span class="lineno"> 325</span> <span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span><span class="preprocessor"></span></div>
|
|
<div class="line"><a name="l00326"></a><span class="lineno"> 326</span>  </div>
|
|
<div class="line"><a name="l00327"></a><span class="lineno"><a class="line" href="component_2mclk_8h.html#a8c35b6e1cf5ad6b7de3361646bc0510f"> 327</a></span> <span class="preprocessor">#define MCLK_APBBMASK_OFFSET 0x18 </span></div>
|
|
<div class="line"><a name="l00328"></a><span class="lineno"><a class="line" href="component_2mclk_8h.html#a7784f1cdd1314b91b3004070e1fc4b8b"> 328</a></span> <span class="preprocessor">#define MCLK_APBBMASK_RESETVALUE _U_(0x00018056) </span></div>
|
|
<div class="line"><a name="l00330"></a><span class="lineno"><a class="line" href="component_2mclk_8h.html#af21d2c3cd0e5edba8c2ad9db99d97a37"> 330</a></span> <span class="preprocessor">#define MCLK_APBBMASK_USB_Pos 0 </span></div>
|
|
<div class="line"><a name="l00331"></a><span class="lineno"> 331</span> <span class="preprocessor">#define MCLK_APBBMASK_USB (_U_(0x1) << MCLK_APBBMASK_USB_Pos)</span></div>
|
|
<div class="line"><a name="l00332"></a><span class="lineno"><a class="line" href="component_2mclk_8h.html#a04d6d13ad8ea21c5493c88e22b64900b"> 332</a></span> <span class="preprocessor">#define MCLK_APBBMASK_DSU_Pos 1 </span></div>
|
|
<div class="line"><a name="l00333"></a><span class="lineno"> 333</span> <span class="preprocessor">#define MCLK_APBBMASK_DSU (_U_(0x1) << MCLK_APBBMASK_DSU_Pos)</span></div>
|
|
<div class="line"><a name="l00334"></a><span class="lineno"><a class="line" href="component_2mclk_8h.html#a00e3c7c7c317a8a1a2e828ed35e38993"> 334</a></span> <span class="preprocessor">#define MCLK_APBBMASK_NVMCTRL_Pos 2 </span></div>
|
|
<div class="line"><a name="l00335"></a><span class="lineno"> 335</span> <span class="preprocessor">#define MCLK_APBBMASK_NVMCTRL (_U_(0x1) << MCLK_APBBMASK_NVMCTRL_Pos)</span></div>
|
|
<div class="line"><a name="l00336"></a><span class="lineno"><a class="line" href="component_2mclk_8h.html#ae3ed73b717df511384b9192f5ff8a411"> 336</a></span> <span class="preprocessor">#define MCLK_APBBMASK_PORT_Pos 4 </span></div>
|
|
<div class="line"><a name="l00337"></a><span class="lineno"> 337</span> <span class="preprocessor">#define MCLK_APBBMASK_PORT (_U_(0x1) << MCLK_APBBMASK_PORT_Pos)</span></div>
|
|
<div class="line"><a name="l00338"></a><span class="lineno"><a class="line" href="component_2mclk_8h.html#ac9b7b578f7a12e80c52cb5f536ffbfc6"> 338</a></span> <span class="preprocessor">#define MCLK_APBBMASK_HMATRIX_Pos 6 </span></div>
|
|
<div class="line"><a name="l00339"></a><span class="lineno"> 339</span> <span class="preprocessor">#define MCLK_APBBMASK_HMATRIX (_U_(0x1) << MCLK_APBBMASK_HMATRIX_Pos)</span></div>
|
|
<div class="line"><a name="l00340"></a><span class="lineno"><a class="line" href="component_2mclk_8h.html#acfef8c4d439e6c9c2474a3dba130a9ee"> 340</a></span> <span class="preprocessor">#define MCLK_APBBMASK_EVSYS_Pos 7 </span></div>
|
|
<div class="line"><a name="l00341"></a><span class="lineno"> 341</span> <span class="preprocessor">#define MCLK_APBBMASK_EVSYS (_U_(0x1) << MCLK_APBBMASK_EVSYS_Pos)</span></div>
|
|
<div class="line"><a name="l00342"></a><span class="lineno"><a class="line" href="component_2mclk_8h.html#ae601a75e252448b9b3ac8b7976bc06b4"> 342</a></span> <span class="preprocessor">#define MCLK_APBBMASK_SERCOM2_Pos 9 </span></div>
|
|
<div class="line"><a name="l00343"></a><span class="lineno"> 343</span> <span class="preprocessor">#define MCLK_APBBMASK_SERCOM2 (_U_(0x1) << MCLK_APBBMASK_SERCOM2_Pos)</span></div>
|
|
<div class="line"><a name="l00344"></a><span class="lineno"><a class="line" href="component_2mclk_8h.html#a79d8ab6fd56bcdd7e7b512b076b86846"> 344</a></span> <span class="preprocessor">#define MCLK_APBBMASK_SERCOM3_Pos 10 </span></div>
|
|
<div class="line"><a name="l00345"></a><span class="lineno"> 345</span> <span class="preprocessor">#define MCLK_APBBMASK_SERCOM3 (_U_(0x1) << MCLK_APBBMASK_SERCOM3_Pos)</span></div>
|
|
<div class="line"><a name="l00346"></a><span class="lineno"><a class="line" href="component_2mclk_8h.html#a49d92e93709a54e3d7d92f7c14a9cec1"> 346</a></span> <span class="preprocessor">#define MCLK_APBBMASK_TCC0_Pos 11 </span></div>
|
|
<div class="line"><a name="l00347"></a><span class="lineno"> 347</span> <span class="preprocessor">#define MCLK_APBBMASK_TCC0 (_U_(0x1) << MCLK_APBBMASK_TCC0_Pos)</span></div>
|
|
<div class="line"><a name="l00348"></a><span class="lineno"><a class="line" href="component_2mclk_8h.html#a481a03f2e4cace02a94025c9e0790da5"> 348</a></span> <span class="preprocessor">#define MCLK_APBBMASK_TCC1_Pos 12 </span></div>
|
|
<div class="line"><a name="l00349"></a><span class="lineno"> 349</span> <span class="preprocessor">#define MCLK_APBBMASK_TCC1 (_U_(0x1) << MCLK_APBBMASK_TCC1_Pos)</span></div>
|
|
<div class="line"><a name="l00350"></a><span class="lineno"><a class="line" href="component_2mclk_8h.html#acf6f153dbd6855a2250546f855a8c781"> 350</a></span> <span class="preprocessor">#define MCLK_APBBMASK_TC2_Pos 13 </span></div>
|
|
<div class="line"><a name="l00351"></a><span class="lineno"> 351</span> <span class="preprocessor">#define MCLK_APBBMASK_TC2 (_U_(0x1) << MCLK_APBBMASK_TC2_Pos)</span></div>
|
|
<div class="line"><a name="l00352"></a><span class="lineno"><a class="line" href="component_2mclk_8h.html#a7365f0e61af5bf7f97d074e8f3987d54"> 352</a></span> <span class="preprocessor">#define MCLK_APBBMASK_TC3_Pos 14 </span></div>
|
|
<div class="line"><a name="l00353"></a><span class="lineno"> 353</span> <span class="preprocessor">#define MCLK_APBBMASK_TC3 (_U_(0x1) << MCLK_APBBMASK_TC3_Pos)</span></div>
|
|
<div class="line"><a name="l00354"></a><span class="lineno"><a class="line" href="component_2mclk_8h.html#a7a77772f140e3aeb2d58634ec4b1b206"> 354</a></span> <span class="preprocessor">#define MCLK_APBBMASK_RAMECC_Pos 16 </span></div>
|
|
<div class="line"><a name="l00355"></a><span class="lineno"> 355</span> <span class="preprocessor">#define MCLK_APBBMASK_RAMECC (_U_(0x1) << MCLK_APBBMASK_RAMECC_Pos)</span></div>
|
|
<div class="line"><a name="l00356"></a><span class="lineno"><a class="line" href="component_2mclk_8h.html#a17175a488d06a4b52abab2d654660456"> 356</a></span> <span class="preprocessor">#define MCLK_APBBMASK_MASK _U_(0x00017ED7) </span></div>
|
|
<div class="line"><a name="l00358"></a><span class="lineno"> 358</span> <span class="preprocessor"></span><span class="comment">/* -------- MCLK_APBCMASK : (MCLK Offset: 0x1C) (R/W 32) APBC Mask -------- */</span><span class="preprocessor"></span></div>
|
|
<div class="line"><a name="l00359"></a><span class="lineno"> 359</span> <span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span></div>
|
|
<div class="line"><a name="l00360"></a><span class="lineno"><a class="line" href="unionMCLK__APBCMASK__Type.html"> 360</a></span> <span class="keyword">typedef</span> <span class="keyword">union </span>{</div>
|
|
<div class="line"><a name="l00361"></a><span class="lineno"> 361</span>  <span class="keyword">struct </span>{</div>
|
|
<div class="line"><a name="l00362"></a><span class="lineno"><a class="line" href="unionMCLK__APBCMASK__Type.html#a5009fb9110507b2565c02cbd119d6c1f"> 362</a></span>  uint32_t :2; </div>
|
|
<div class="line"><a name="l00363"></a><span class="lineno"><a class="line" href="unionMCLK__APBCMASK__Type.html#a956617346bc3e88219c8ea75b05df371"> 363</a></span>  uint32_t <a class="code" href="unionMCLK__APBCMASK__Type.html#a956617346bc3e88219c8ea75b05df371">GMAC_</a>:1; </div>
|
|
<div class="line"><a name="l00364"></a><span class="lineno"><a class="line" href="unionMCLK__APBCMASK__Type.html#a9e995c2a63bb196c9a4e83ef2a95e295"> 364</a></span>  uint32_t <a class="code" href="unionMCLK__APBCMASK__Type.html#a9e995c2a63bb196c9a4e83ef2a95e295">TCC2_</a>:1; </div>
|
|
<div class="line"><a name="l00365"></a><span class="lineno"><a class="line" href="unionMCLK__APBCMASK__Type.html#aa42b0246e49395906f9a17270c94d853"> 365</a></span>  uint32_t <a class="code" href="unionMCLK__APBCMASK__Type.html#aa42b0246e49395906f9a17270c94d853">TCC3_</a>:1; </div>
|
|
<div class="line"><a name="l00366"></a><span class="lineno"><a class="line" href="unionMCLK__APBCMASK__Type.html#a144c1f082fba4894ec954ad936976ee4"> 366</a></span>  uint32_t <a class="code" href="unionMCLK__APBCMASK__Type.html#a144c1f082fba4894ec954ad936976ee4">TC4_</a>:1; </div>
|
|
<div class="line"><a name="l00367"></a><span class="lineno"><a class="line" href="unionMCLK__APBCMASK__Type.html#a131255f3c140e0b1f3d2a32a61d68900"> 367</a></span>  uint32_t <a class="code" href="unionMCLK__APBCMASK__Type.html#a131255f3c140e0b1f3d2a32a61d68900">TC5_</a>:1; </div>
|
|
<div class="line"><a name="l00368"></a><span class="lineno"><a class="line" href="unionMCLK__APBCMASK__Type.html#ae6c1f2f813f0be390aa0f3df06b78f04"> 368</a></span>  uint32_t <a class="code" href="unionMCLK__APBCMASK__Type.html#ae6c1f2f813f0be390aa0f3df06b78f04">PDEC_</a>:1; </div>
|
|
<div class="line"><a name="l00369"></a><span class="lineno"><a class="line" href="unionMCLK__APBCMASK__Type.html#a48dbadbef4c560f1fa51f663578a6fa5"> 369</a></span>  uint32_t <a class="code" href="unionMCLK__APBCMASK__Type.html#a48dbadbef4c560f1fa51f663578a6fa5">AC_</a>:1; </div>
|
|
<div class="line"><a name="l00370"></a><span class="lineno"><a class="line" href="unionMCLK__APBCMASK__Type.html#a2d443c26b3b185f5019a7931426a1873"> 370</a></span>  uint32_t <a class="code" href="unionMCLK__APBCMASK__Type.html#a2d443c26b3b185f5019a7931426a1873">AES_</a>:1; </div>
|
|
<div class="line"><a name="l00371"></a><span class="lineno"><a class="line" href="unionMCLK__APBCMASK__Type.html#aa4a6ca6524bbc8d93834519c249b67a8"> 371</a></span>  uint32_t <a class="code" href="unionMCLK__APBCMASK__Type.html#aa4a6ca6524bbc8d93834519c249b67a8">TRNG_</a>:1; </div>
|
|
<div class="line"><a name="l00372"></a><span class="lineno"><a class="line" href="unionMCLK__APBCMASK__Type.html#a33091b2a25cc2491f2d1e0e6ed7e226c"> 372</a></span>  uint32_t <a class="code" href="unionMCLK__APBCMASK__Type.html#a33091b2a25cc2491f2d1e0e6ed7e226c">ICM_</a>:1; </div>
|
|
<div class="line"><a name="l00373"></a><span class="lineno"><a class="line" href="unionMCLK__APBCMASK__Type.html#a6eb540529df53444dca1a5d52cbde872"> 373</a></span>  uint32_t :1; </div>
|
|
<div class="line"><a name="l00374"></a><span class="lineno"><a class="line" href="unionMCLK__APBCMASK__Type.html#ad0579e7b477b2ea30f060bd6f1f8950b"> 374</a></span>  uint32_t <a class="code" href="unionMCLK__APBCMASK__Type.html#ad0579e7b477b2ea30f060bd6f1f8950b">QSPI_</a>:1; </div>
|
|
<div class="line"><a name="l00375"></a><span class="lineno"><a class="line" href="unionMCLK__APBCMASK__Type.html#a725be183a2a30512a955ef59acc401bd"> 375</a></span>  uint32_t <a class="code" href="unionMCLK__APBCMASK__Type.html#a725be183a2a30512a955ef59acc401bd">CCL_</a>:1; </div>
|
|
<div class="line"><a name="l00376"></a><span class="lineno"><a class="line" href="unionMCLK__APBCMASK__Type.html#a20aff633e25bee998794454d1a3dc336"> 376</a></span>  uint32_t :17; </div>
|
|
<div class="line"><a name="l00377"></a><span class="lineno"><a class="line" href="unionMCLK__APBCMASK__Type.html#a2a762390e8c3e4b2111335a2c1422e0c"> 377</a></span>  } bit; </div>
|
|
<div class="line"><a name="l00378"></a><span class="lineno"><a class="line" href="unionMCLK__APBCMASK__Type.html#a20de7cb4fa57054779ce79a1fa720da8"> 378</a></span>  uint32_t <a class="code" href="unionMCLK__APBCMASK__Type.html#a20de7cb4fa57054779ce79a1fa720da8">reg</a>; </div>
|
|
<div class="line"><a name="l00379"></a><span class="lineno"> 379</span> } <a class="code" href="unionMCLK__APBCMASK__Type.html">MCLK_APBCMASK_Type</a>;</div>
|
|
<div class="line"><a name="l00380"></a><span class="lineno"> 380</span> <span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span><span class="preprocessor"></span></div>
|
|
<div class="line"><a name="l00381"></a><span class="lineno"> 381</span>  </div>
|
|
<div class="line"><a name="l00382"></a><span class="lineno"><a class="line" href="component_2mclk_8h.html#a9adc77e1bade5beba117c02998b80574"> 382</a></span> <span class="preprocessor">#define MCLK_APBCMASK_OFFSET 0x1C </span></div>
|
|
<div class="line"><a name="l00383"></a><span class="lineno"><a class="line" href="component_2mclk_8h.html#ad844382addaec4552ab75518ff2d7e74"> 383</a></span> <span class="preprocessor">#define MCLK_APBCMASK_RESETVALUE _U_(0x00002000) </span></div>
|
|
<div class="line"><a name="l00385"></a><span class="lineno"><a class="line" href="component_2mclk_8h.html#aef22e33ee071b1ab1e044ebfec61ecc3"> 385</a></span> <span class="preprocessor">#define MCLK_APBCMASK_GMAC_Pos 2 </span></div>
|
|
<div class="line"><a name="l00386"></a><span class="lineno"> 386</span> <span class="preprocessor">#define MCLK_APBCMASK_GMAC (_U_(0x1) << MCLK_APBCMASK_GMAC_Pos)</span></div>
|
|
<div class="line"><a name="l00387"></a><span class="lineno"><a class="line" href="component_2mclk_8h.html#a4f871f80238ad9bbb73e2f8656a9e59d"> 387</a></span> <span class="preprocessor">#define MCLK_APBCMASK_TCC2_Pos 3 </span></div>
|
|
<div class="line"><a name="l00388"></a><span class="lineno"> 388</span> <span class="preprocessor">#define MCLK_APBCMASK_TCC2 (_U_(0x1) << MCLK_APBCMASK_TCC2_Pos)</span></div>
|
|
<div class="line"><a name="l00389"></a><span class="lineno"><a class="line" href="component_2mclk_8h.html#a6be7119f990531600e4f658bd3df0c0a"> 389</a></span> <span class="preprocessor">#define MCLK_APBCMASK_TCC3_Pos 4 </span></div>
|
|
<div class="line"><a name="l00390"></a><span class="lineno"> 390</span> <span class="preprocessor">#define MCLK_APBCMASK_TCC3 (_U_(0x1) << MCLK_APBCMASK_TCC3_Pos)</span></div>
|
|
<div class="line"><a name="l00391"></a><span class="lineno"><a class="line" href="component_2mclk_8h.html#a7c886e1ff64370722c150d44200b66df"> 391</a></span> <span class="preprocessor">#define MCLK_APBCMASK_TC4_Pos 5 </span></div>
|
|
<div class="line"><a name="l00392"></a><span class="lineno"> 392</span> <span class="preprocessor">#define MCLK_APBCMASK_TC4 (_U_(0x1) << MCLK_APBCMASK_TC4_Pos)</span></div>
|
|
<div class="line"><a name="l00393"></a><span class="lineno"><a class="line" href="component_2mclk_8h.html#a0da39e4b06b949c2cbb3e9b54637fb53"> 393</a></span> <span class="preprocessor">#define MCLK_APBCMASK_TC5_Pos 6 </span></div>
|
|
<div class="line"><a name="l00394"></a><span class="lineno"> 394</span> <span class="preprocessor">#define MCLK_APBCMASK_TC5 (_U_(0x1) << MCLK_APBCMASK_TC5_Pos)</span></div>
|
|
<div class="line"><a name="l00395"></a><span class="lineno"><a class="line" href="component_2mclk_8h.html#a18d7a4cb62e3d42e28bb3d1824cf8898"> 395</a></span> <span class="preprocessor">#define MCLK_APBCMASK_PDEC_Pos 7 </span></div>
|
|
<div class="line"><a name="l00396"></a><span class="lineno"> 396</span> <span class="preprocessor">#define MCLK_APBCMASK_PDEC (_U_(0x1) << MCLK_APBCMASK_PDEC_Pos)</span></div>
|
|
<div class="line"><a name="l00397"></a><span class="lineno"><a class="line" href="component_2mclk_8h.html#ae827c5e608f07904b393f4d5fcff1e48"> 397</a></span> <span class="preprocessor">#define MCLK_APBCMASK_AC_Pos 8 </span></div>
|
|
<div class="line"><a name="l00398"></a><span class="lineno"> 398</span> <span class="preprocessor">#define MCLK_APBCMASK_AC (_U_(0x1) << MCLK_APBCMASK_AC_Pos)</span></div>
|
|
<div class="line"><a name="l00399"></a><span class="lineno"><a class="line" href="component_2mclk_8h.html#afe03bc583599946038f7e2de91be340c"> 399</a></span> <span class="preprocessor">#define MCLK_APBCMASK_AES_Pos 9 </span></div>
|
|
<div class="line"><a name="l00400"></a><span class="lineno"> 400</span> <span class="preprocessor">#define MCLK_APBCMASK_AES (_U_(0x1) << MCLK_APBCMASK_AES_Pos)</span></div>
|
|
<div class="line"><a name="l00401"></a><span class="lineno"><a class="line" href="component_2mclk_8h.html#a398240eb1bf125624011e74222087b4f"> 401</a></span> <span class="preprocessor">#define MCLK_APBCMASK_TRNG_Pos 10 </span></div>
|
|
<div class="line"><a name="l00402"></a><span class="lineno"> 402</span> <span class="preprocessor">#define MCLK_APBCMASK_TRNG (_U_(0x1) << MCLK_APBCMASK_TRNG_Pos)</span></div>
|
|
<div class="line"><a name="l00403"></a><span class="lineno"><a class="line" href="component_2mclk_8h.html#ac1c36e384d318f08af381e7cf4e0b0f4"> 403</a></span> <span class="preprocessor">#define MCLK_APBCMASK_ICM_Pos 11 </span></div>
|
|
<div class="line"><a name="l00404"></a><span class="lineno"> 404</span> <span class="preprocessor">#define MCLK_APBCMASK_ICM (_U_(0x1) << MCLK_APBCMASK_ICM_Pos)</span></div>
|
|
<div class="line"><a name="l00405"></a><span class="lineno"><a class="line" href="component_2mclk_8h.html#ab7812fa73c364fea3539d9ac04cf0bf7"> 405</a></span> <span class="preprocessor">#define MCLK_APBCMASK_QSPI_Pos 13 </span></div>
|
|
<div class="line"><a name="l00406"></a><span class="lineno"> 406</span> <span class="preprocessor">#define MCLK_APBCMASK_QSPI (_U_(0x1) << MCLK_APBCMASK_QSPI_Pos)</span></div>
|
|
<div class="line"><a name="l00407"></a><span class="lineno"><a class="line" href="component_2mclk_8h.html#a4759ecc97b02d665427b2cb1a198e827"> 407</a></span> <span class="preprocessor">#define MCLK_APBCMASK_CCL_Pos 14 </span></div>
|
|
<div class="line"><a name="l00408"></a><span class="lineno"> 408</span> <span class="preprocessor">#define MCLK_APBCMASK_CCL (_U_(0x1) << MCLK_APBCMASK_CCL_Pos)</span></div>
|
|
<div class="line"><a name="l00409"></a><span class="lineno"><a class="line" href="component_2mclk_8h.html#aecd8f6d7a986889c2f43a65a506bd42e"> 409</a></span> <span class="preprocessor">#define MCLK_APBCMASK_MASK _U_(0x00006FFC) </span></div>
|
|
<div class="line"><a name="l00411"></a><span class="lineno"> 411</span> <span class="preprocessor"></span><span class="comment">/* -------- MCLK_APBDMASK : (MCLK Offset: 0x20) (R/W 32) APBD Mask -------- */</span><span class="preprocessor"></span></div>
|
|
<div class="line"><a name="l00412"></a><span class="lineno"> 412</span> <span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span></div>
|
|
<div class="line"><a name="l00413"></a><span class="lineno"><a class="line" href="unionMCLK__APBDMASK__Type.html"> 413</a></span> <span class="keyword">typedef</span> <span class="keyword">union </span>{</div>
|
|
<div class="line"><a name="l00414"></a><span class="lineno"> 414</span>  <span class="keyword">struct </span>{</div>
|
|
<div class="line"><a name="l00415"></a><span class="lineno"><a class="line" href="unionMCLK__APBDMASK__Type.html#aff123948ad72fdb0f09de59796d257b8"> 415</a></span>  uint32_t <a class="code" href="unionMCLK__APBDMASK__Type.html#aff123948ad72fdb0f09de59796d257b8">SERCOM4_</a>:1; </div>
|
|
<div class="line"><a name="l00416"></a><span class="lineno"><a class="line" href="unionMCLK__APBDMASK__Type.html#afa71768da07df0867a5e1528588ddf58"> 416</a></span>  uint32_t <a class="code" href="unionMCLK__APBDMASK__Type.html#afa71768da07df0867a5e1528588ddf58">SERCOM5_</a>:1; </div>
|
|
<div class="line"><a name="l00417"></a><span class="lineno"><a class="line" href="unionMCLK__APBDMASK__Type.html#a0d39a2af9ae488112bd3184112f1ba76"> 417</a></span>  uint32_t <a class="code" href="unionMCLK__APBDMASK__Type.html#a0d39a2af9ae488112bd3184112f1ba76">SERCOM6_</a>:1; </div>
|
|
<div class="line"><a name="l00418"></a><span class="lineno"><a class="line" href="unionMCLK__APBDMASK__Type.html#a3cceca614eaadc2d58f5a75de19c7ce8"> 418</a></span>  uint32_t <a class="code" href="unionMCLK__APBDMASK__Type.html#a3cceca614eaadc2d58f5a75de19c7ce8">SERCOM7_</a>:1; </div>
|
|
<div class="line"><a name="l00419"></a><span class="lineno"><a class="line" href="unionMCLK__APBDMASK__Type.html#af7d1d4d16357afd5ace9732a036c0eb4"> 419</a></span>  uint32_t <a class="code" href="unionMCLK__APBDMASK__Type.html#af7d1d4d16357afd5ace9732a036c0eb4">TCC4_</a>:1; </div>
|
|
<div class="line"><a name="l00420"></a><span class="lineno"><a class="line" href="unionMCLK__APBDMASK__Type.html#a25babee12c7260387374cc2167002e89"> 420</a></span>  uint32_t <a class="code" href="unionMCLK__APBDMASK__Type.html#a25babee12c7260387374cc2167002e89">TC6_</a>:1; </div>
|
|
<div class="line"><a name="l00421"></a><span class="lineno"><a class="line" href="unionMCLK__APBDMASK__Type.html#a3481fd3281cd9ef42f42056366236f1b"> 421</a></span>  uint32_t <a class="code" href="unionMCLK__APBDMASK__Type.html#a3481fd3281cd9ef42f42056366236f1b">TC7_</a>:1; </div>
|
|
<div class="line"><a name="l00422"></a><span class="lineno"><a class="line" href="unionMCLK__APBDMASK__Type.html#ae9d35575171183f80289c422db82d10e"> 422</a></span>  uint32_t <a class="code" href="unionMCLK__APBDMASK__Type.html#ae9d35575171183f80289c422db82d10e">ADC0_</a>:1; </div>
|
|
<div class="line"><a name="l00423"></a><span class="lineno"><a class="line" href="unionMCLK__APBDMASK__Type.html#a15935a848de92acb206337c0f8a2e836"> 423</a></span>  uint32_t <a class="code" href="unionMCLK__APBDMASK__Type.html#a15935a848de92acb206337c0f8a2e836">ADC1_</a>:1; </div>
|
|
<div class="line"><a name="l00424"></a><span class="lineno"><a class="line" href="unionMCLK__APBDMASK__Type.html#ab090bc5d743ecfd0d6b02e88631ad554"> 424</a></span>  uint32_t <a class="code" href="unionMCLK__APBDMASK__Type.html#ab090bc5d743ecfd0d6b02e88631ad554">DAC_</a>:1; </div>
|
|
<div class="line"><a name="l00425"></a><span class="lineno"><a class="line" href="unionMCLK__APBDMASK__Type.html#a5bb5b8d0679fb9f2defcee5c1a3ec5f3"> 425</a></span>  uint32_t <a class="code" href="unionMCLK__APBDMASK__Type.html#a5bb5b8d0679fb9f2defcee5c1a3ec5f3">I2S_</a>:1; </div>
|
|
<div class="line"><a name="l00426"></a><span class="lineno"><a class="line" href="unionMCLK__APBDMASK__Type.html#aeec7994ca6d1c37b090ca60afeb2a523"> 426</a></span>  uint32_t <a class="code" href="unionMCLK__APBDMASK__Type.html#aeec7994ca6d1c37b090ca60afeb2a523">PCC_</a>:1; </div>
|
|
<div class="line"><a name="l00427"></a><span class="lineno"><a class="line" href="unionMCLK__APBDMASK__Type.html#a1d4deb80a7cc8966d77d43fac93a3769"> 427</a></span>  uint32_t :20; </div>
|
|
<div class="line"><a name="l00428"></a><span class="lineno"><a class="line" href="unionMCLK__APBDMASK__Type.html#a4953f8d7bb56c65b58240564858f0d5b"> 428</a></span>  } bit; </div>
|
|
<div class="line"><a name="l00429"></a><span class="lineno"><a class="line" href="unionMCLK__APBDMASK__Type.html#ac40de06dce7dcc3ba927e44ec57e27fb"> 429</a></span>  uint32_t <a class="code" href="unionMCLK__APBDMASK__Type.html#ac40de06dce7dcc3ba927e44ec57e27fb">reg</a>; </div>
|
|
<div class="line"><a name="l00430"></a><span class="lineno"> 430</span> } <a class="code" href="unionMCLK__APBDMASK__Type.html">MCLK_APBDMASK_Type</a>;</div>
|
|
<div class="line"><a name="l00431"></a><span class="lineno"> 431</span> <span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span><span class="preprocessor"></span></div>
|
|
<div class="line"><a name="l00432"></a><span class="lineno"> 432</span>  </div>
|
|
<div class="line"><a name="l00433"></a><span class="lineno"><a class="line" href="component_2mclk_8h.html#a7a00f8f628fc059b0ffcc36d2343c212"> 433</a></span> <span class="preprocessor">#define MCLK_APBDMASK_OFFSET 0x20 </span></div>
|
|
<div class="line"><a name="l00434"></a><span class="lineno"><a class="line" href="component_2mclk_8h.html#affe228d4015871770d9c2ac2d3e23349"> 434</a></span> <span class="preprocessor">#define MCLK_APBDMASK_RESETVALUE _U_(0x00000000) </span></div>
|
|
<div class="line"><a name="l00436"></a><span class="lineno"><a class="line" href="component_2mclk_8h.html#ae97f2a7876a603ea76ee86f5e099c269"> 436</a></span> <span class="preprocessor">#define MCLK_APBDMASK_SERCOM4_Pos 0 </span></div>
|
|
<div class="line"><a name="l00437"></a><span class="lineno"> 437</span> <span class="preprocessor">#define MCLK_APBDMASK_SERCOM4 (_U_(0x1) << MCLK_APBDMASK_SERCOM4_Pos)</span></div>
|
|
<div class="line"><a name="l00438"></a><span class="lineno"><a class="line" href="component_2mclk_8h.html#a0860f3d77409f156d996a776493af3a9"> 438</a></span> <span class="preprocessor">#define MCLK_APBDMASK_SERCOM5_Pos 1 </span></div>
|
|
<div class="line"><a name="l00439"></a><span class="lineno"> 439</span> <span class="preprocessor">#define MCLK_APBDMASK_SERCOM5 (_U_(0x1) << MCLK_APBDMASK_SERCOM5_Pos)</span></div>
|
|
<div class="line"><a name="l00440"></a><span class="lineno"><a class="line" href="component_2mclk_8h.html#a1d520be70a0ed4fca667c58341d99620"> 440</a></span> <span class="preprocessor">#define MCLK_APBDMASK_SERCOM6_Pos 2 </span></div>
|
|
<div class="line"><a name="l00441"></a><span class="lineno"> 441</span> <span class="preprocessor">#define MCLK_APBDMASK_SERCOM6 (_U_(0x1) << MCLK_APBDMASK_SERCOM6_Pos)</span></div>
|
|
<div class="line"><a name="l00442"></a><span class="lineno"><a class="line" href="component_2mclk_8h.html#a7d21e2207d86f11b75eb201011fee80e"> 442</a></span> <span class="preprocessor">#define MCLK_APBDMASK_SERCOM7_Pos 3 </span></div>
|
|
<div class="line"><a name="l00443"></a><span class="lineno"> 443</span> <span class="preprocessor">#define MCLK_APBDMASK_SERCOM7 (_U_(0x1) << MCLK_APBDMASK_SERCOM7_Pos)</span></div>
|
|
<div class="line"><a name="l00444"></a><span class="lineno"><a class="line" href="component_2mclk_8h.html#a11586f55c55a915e5d5ed0f8986abf5d"> 444</a></span> <span class="preprocessor">#define MCLK_APBDMASK_TCC4_Pos 4 </span></div>
|
|
<div class="line"><a name="l00445"></a><span class="lineno"> 445</span> <span class="preprocessor">#define MCLK_APBDMASK_TCC4 (_U_(0x1) << MCLK_APBDMASK_TCC4_Pos)</span></div>
|
|
<div class="line"><a name="l00446"></a><span class="lineno"><a class="line" href="component_2mclk_8h.html#a5e5067b0ea3b8d950adeee60c7e201ef"> 446</a></span> <span class="preprocessor">#define MCLK_APBDMASK_TC6_Pos 5 </span></div>
|
|
<div class="line"><a name="l00447"></a><span class="lineno"> 447</span> <span class="preprocessor">#define MCLK_APBDMASK_TC6 (_U_(0x1) << MCLK_APBDMASK_TC6_Pos)</span></div>
|
|
<div class="line"><a name="l00448"></a><span class="lineno"><a class="line" href="component_2mclk_8h.html#a6ea8876f7f253392f0aa16da779c4d8b"> 448</a></span> <span class="preprocessor">#define MCLK_APBDMASK_TC7_Pos 6 </span></div>
|
|
<div class="line"><a name="l00449"></a><span class="lineno"> 449</span> <span class="preprocessor">#define MCLK_APBDMASK_TC7 (_U_(0x1) << MCLK_APBDMASK_TC7_Pos)</span></div>
|
|
<div class="line"><a name="l00450"></a><span class="lineno"><a class="line" href="component_2mclk_8h.html#aaa0f2c5eb74e0b65cc4338f29f2d69c4"> 450</a></span> <span class="preprocessor">#define MCLK_APBDMASK_ADC0_Pos 7 </span></div>
|
|
<div class="line"><a name="l00451"></a><span class="lineno"> 451</span> <span class="preprocessor">#define MCLK_APBDMASK_ADC0 (_U_(0x1) << MCLK_APBDMASK_ADC0_Pos)</span></div>
|
|
<div class="line"><a name="l00452"></a><span class="lineno"><a class="line" href="component_2mclk_8h.html#aebfa8b7e9a270d649771d8f420fbc2e2"> 452</a></span> <span class="preprocessor">#define MCLK_APBDMASK_ADC1_Pos 8 </span></div>
|
|
<div class="line"><a name="l00453"></a><span class="lineno"> 453</span> <span class="preprocessor">#define MCLK_APBDMASK_ADC1 (_U_(0x1) << MCLK_APBDMASK_ADC1_Pos)</span></div>
|
|
<div class="line"><a name="l00454"></a><span class="lineno"><a class="line" href="component_2mclk_8h.html#a2d480786af05fb2fd66e9c85a987f855"> 454</a></span> <span class="preprocessor">#define MCLK_APBDMASK_DAC_Pos 9 </span></div>
|
|
<div class="line"><a name="l00455"></a><span class="lineno"> 455</span> <span class="preprocessor">#define MCLK_APBDMASK_DAC (_U_(0x1) << MCLK_APBDMASK_DAC_Pos)</span></div>
|
|
<div class="line"><a name="l00456"></a><span class="lineno"><a class="line" href="component_2mclk_8h.html#a7675f312a66e9078d114360abaca0d69"> 456</a></span> <span class="preprocessor">#define MCLK_APBDMASK_I2S_Pos 10 </span></div>
|
|
<div class="line"><a name="l00457"></a><span class="lineno"> 457</span> <span class="preprocessor">#define MCLK_APBDMASK_I2S (_U_(0x1) << MCLK_APBDMASK_I2S_Pos)</span></div>
|
|
<div class="line"><a name="l00458"></a><span class="lineno"><a class="line" href="component_2mclk_8h.html#ad4290756f92692a42c7bb1cfaf487d0f"> 458</a></span> <span class="preprocessor">#define MCLK_APBDMASK_PCC_Pos 11 </span></div>
|
|
<div class="line"><a name="l00459"></a><span class="lineno"> 459</span> <span class="preprocessor">#define MCLK_APBDMASK_PCC (_U_(0x1) << MCLK_APBDMASK_PCC_Pos)</span></div>
|
|
<div class="line"><a name="l00460"></a><span class="lineno"><a class="line" href="component_2mclk_8h.html#ad7749cd8272a2d7fdb3faaeaa99e5268"> 460</a></span> <span class="preprocessor">#define MCLK_APBDMASK_MASK _U_(0x00000FFF) </span></div>
|
|
<div class="line"><a name="l00463"></a><span class="lineno"> 463</span> <span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span></div>
|
|
<div class="line"><a name="l00464"></a><span class="lineno"><a class="line" href="structMclk.html"> 464</a></span> <span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
|
|
<div class="line"><a name="l00465"></a><span class="lineno"> 465</span>  <a class="code" href="same54n19a_8h.html#a0d957f1433aaf5d70e4dc2b68288442d">RoReg8</a> Reserved1[0x1];</div>
|
|
<div class="line"><a name="l00466"></a><span class="lineno"><a class="line" href="structMclk.html#a1e40a8efebeb4c0f3369640d85f1c3b0"> 466</a></span>  __IO <a class="code" href="unionMCLK__INTENCLR__Type.html">MCLK_INTENCLR_Type</a> <a class="code" href="structMclk.html#a1e40a8efebeb4c0f3369640d85f1c3b0">INTENCLR</a>; </div>
|
|
<div class="line"><a name="l00467"></a><span class="lineno"><a class="line" href="structMclk.html#ad82c6c646b216ebc79ed5e6963d3dd47"> 467</a></span>  __IO <a class="code" href="unionMCLK__INTENSET__Type.html">MCLK_INTENSET_Type</a> <a class="code" href="structMclk.html#ad82c6c646b216ebc79ed5e6963d3dd47">INTENSET</a>; </div>
|
|
<div class="line"><a name="l00468"></a><span class="lineno"><a class="line" href="structMclk.html#a0f0cf763c2481c68676860e3a3d25eef"> 468</a></span>  __IO <a class="code" href="unionMCLK__INTFLAG__Type.html">MCLK_INTFLAG_Type</a> <a class="code" href="structMclk.html#a0f0cf763c2481c68676860e3a3d25eef">INTFLAG</a>; </div>
|
|
<div class="line"><a name="l00469"></a><span class="lineno"><a class="line" href="structMclk.html#ad4666527690ddf4e762c74371d897192"> 469</a></span>  __I <a class="code" href="unionMCLK__HSDIV__Type.html">MCLK_HSDIV_Type</a> <a class="code" href="structMclk.html#ad4666527690ddf4e762c74371d897192">HSDIV</a>; </div>
|
|
<div class="line"><a name="l00470"></a><span class="lineno"><a class="line" href="structMclk.html#a4a4de422fd7e853df9d7b167f0b1779e"> 470</a></span>  __IO <a class="code" href="unionMCLK__CPUDIV__Type.html">MCLK_CPUDIV_Type</a> <a class="code" href="structMclk.html#a4a4de422fd7e853df9d7b167f0b1779e">CPUDIV</a>; </div>
|
|
<div class="line"><a name="l00471"></a><span class="lineno"> 471</span>  <a class="code" href="same54n19a_8h.html#a0d957f1433aaf5d70e4dc2b68288442d">RoReg8</a> Reserved2[0xA];</div>
|
|
<div class="line"><a name="l00472"></a><span class="lineno"><a class="line" href="structMclk.html#a19047323742152d4d61d3c2c80ff7e4d"> 472</a></span>  __IO <a class="code" href="unionMCLK__AHBMASK__Type.html">MCLK_AHBMASK_Type</a> <a class="code" href="structMclk.html#a19047323742152d4d61d3c2c80ff7e4d">AHBMASK</a>; </div>
|
|
<div class="line"><a name="l00473"></a><span class="lineno"><a class="line" href="structMclk.html#ad8232a5e70531ff311723357b78d717a"> 473</a></span>  __IO <a class="code" href="unionMCLK__APBAMASK__Type.html">MCLK_APBAMASK_Type</a> <a class="code" href="structMclk.html#ad8232a5e70531ff311723357b78d717a">APBAMASK</a>; </div>
|
|
<div class="line"><a name="l00474"></a><span class="lineno"><a class="line" href="structMclk.html#aefa9f88794d425d01ad77fb0b6d77d7a"> 474</a></span>  __IO <a class="code" href="unionMCLK__APBBMASK__Type.html">MCLK_APBBMASK_Type</a> <a class="code" href="structMclk.html#aefa9f88794d425d01ad77fb0b6d77d7a">APBBMASK</a>; </div>
|
|
<div class="line"><a name="l00475"></a><span class="lineno"><a class="line" href="structMclk.html#a80a2bc0146a01cde098f8748564c0296"> 475</a></span>  __IO <a class="code" href="unionMCLK__APBCMASK__Type.html">MCLK_APBCMASK_Type</a> <a class="code" href="structMclk.html#a80a2bc0146a01cde098f8748564c0296">APBCMASK</a>; </div>
|
|
<div class="line"><a name="l00476"></a><span class="lineno"><a class="line" href="structMclk.html#a0098200cac621e1c03b4bb6e0cf91895"> 476</a></span>  __IO <a class="code" href="unionMCLK__APBDMASK__Type.html">MCLK_APBDMASK_Type</a> <a class="code" href="structMclk.html#a0098200cac621e1c03b4bb6e0cf91895">APBDMASK</a>; </div>
|
|
<div class="line"><a name="l00477"></a><span class="lineno"> 477</span> } <a class="code" href="structMclk.html">Mclk</a>;</div>
|
|
<div class="line"><a name="l00478"></a><span class="lineno"> 478</span> <span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span><span class="preprocessor"></span></div>
|
|
<div class="line"><a name="l00479"></a><span class="lineno"> 479</span>  </div>
|
|
<div class="line"><a name="l00482"></a><span class="lineno"> 482</span> <span class="preprocessor">#endif </span><span class="comment">/* _SAME54_MCLK_COMPONENT_ */</span><span class="preprocessor"></span></div>
|
|
</div><!-- fragment --></div><!-- contents -->
|
|
<div class="ttc" id="aunionMCLK__INTENCLR__Type_html_abddaab7b9f92b5b1cb04b67cfe88fea0"><div class="ttname"><a href="unionMCLK__INTENCLR__Type.html#abddaab7b9f92b5b1cb04b67cfe88fea0">MCLK_INTENCLR_Type::CKRDY</a></div><div class="ttdeci">uint8_t CKRDY</div><div class="ttdef"><b>Definition:</b> <a href="component_2mclk_8h_source.html#l00046">mclk.h:46</a></div></div>
|
|
<div class="ttc" id="aunionMCLK__APBDMASK__Type_html_a0d39a2af9ae488112bd3184112f1ba76"><div class="ttname"><a href="unionMCLK__APBDMASK__Type.html#a0d39a2af9ae488112bd3184112f1ba76">MCLK_APBDMASK_Type::SERCOM6_</a></div><div class="ttdeci">uint32_t SERCOM6_</div><div class="ttdef"><b>Definition:</b> <a href="component_2mclk_8h_source.html#l00417">mclk.h:417</a></div></div>
|
|
<div class="ttc" id="aunionMCLK__APBCMASK__Type_html_a48dbadbef4c560f1fa51f663578a6fa5"><div class="ttname"><a href="unionMCLK__APBCMASK__Type.html#a48dbadbef4c560f1fa51f663578a6fa5">MCLK_APBCMASK_Type::AC_</a></div><div class="ttdeci">uint32_t AC_</div><div class="ttdef"><b>Definition:</b> <a href="component_2mclk_8h_source.html#l00369">mclk.h:369</a></div></div>
|
|
<div class="ttc" id="aunionMCLK__APBCMASK__Type_html_a33091b2a25cc2491f2d1e0e6ed7e226c"><div class="ttname"><a href="unionMCLK__APBCMASK__Type.html#a33091b2a25cc2491f2d1e0e6ed7e226c">MCLK_APBCMASK_Type::ICM_</a></div><div class="ttdeci">uint32_t ICM_</div><div class="ttdef"><b>Definition:</b> <a href="component_2mclk_8h_source.html#l00372">mclk.h:372</a></div></div>
|
|
<div class="ttc" id="aunionMCLK__APBDMASK__Type_html_a25babee12c7260387374cc2167002e89"><div class="ttname"><a href="unionMCLK__APBDMASK__Type.html#a25babee12c7260387374cc2167002e89">MCLK_APBDMASK_Type::TC6_</a></div><div class="ttdeci">uint32_t TC6_</div><div class="ttdef"><b>Definition:</b> <a href="component_2mclk_8h_source.html#l00420">mclk.h:420</a></div></div>
|
|
<div class="ttc" id="astructMclk_html_a80a2bc0146a01cde098f8748564c0296"><div class="ttname"><a href="structMclk.html#a80a2bc0146a01cde098f8748564c0296">Mclk::APBCMASK</a></div><div class="ttdeci">__IO MCLK_APBCMASK_Type APBCMASK</div><div class="ttdoc">Offset: 0x1C (R/W 32) APBC Mask.</div><div class="ttdef"><b>Definition:</b> <a href="component_2mclk_8h_source.html#l00475">mclk.h:475</a></div></div>
|
|
<div class="ttc" id="aunionMCLK__AHBMASK__Type_html_a8036cc13b7b2ed340e022fbb66c87055"><div class="ttname"><a href="unionMCLK__AHBMASK__Type.html#a8036cc13b7b2ed340e022fbb66c87055">MCLK_AHBMASK_Type::DMAC_</a></div><div class="ttdeci">uint32_t DMAC_</div><div class="ttdef"><b>Definition:</b> <a href="component_2mclk_8h_source.html#l00163">mclk.h:163</a></div></div>
|
|
<div class="ttc" id="aunionMCLK__APBAMASK__Type_html_a956a0cfda2b3326913bb20fcc2a569cb"><div class="ttname"><a href="unionMCLK__APBAMASK__Type.html#a956a0cfda2b3326913bb20fcc2a569cb">MCLK_APBAMASK_Type::TC1_</a></div><div class="ttdeci">uint32_t TC1_</div><div class="ttdef"><b>Definition:</b> <a href="component_2mclk_8h_source.html#l00256">mclk.h:256</a></div></div>
|
|
<div class="ttc" id="astructMclk_html_ad4666527690ddf4e762c74371d897192"><div class="ttname"><a href="structMclk.html#ad4666527690ddf4e762c74371d897192">Mclk::HSDIV</a></div><div class="ttdeci">__I MCLK_HSDIV_Type HSDIV</div><div class="ttdoc">Offset: 0x04 (R/ 8) HS Clock Division.</div><div class="ttdef"><b>Definition:</b> <a href="component_2mclk_8h_source.html#l00469">mclk.h:469</a></div></div>
|
|
<div class="ttc" id="aunionMCLK__APBDMASK__Type_html_af7d1d4d16357afd5ace9732a036c0eb4"><div class="ttname"><a href="unionMCLK__APBDMASK__Type.html#af7d1d4d16357afd5ace9732a036c0eb4">MCLK_APBDMASK_Type::TCC4_</a></div><div class="ttdeci">uint32_t TCC4_</div><div class="ttdef"><b>Definition:</b> <a href="component_2mclk_8h_source.html#l00419">mclk.h:419</a></div></div>
|
|
<div class="ttc" id="aunionMCLK__APBAMASK__Type_html_af1d343fb9da07c36bb5158338ec7afa5"><div class="ttname"><a href="unionMCLK__APBAMASK__Type.html#af1d343fb9da07c36bb5158338ec7afa5">MCLK_APBAMASK_Type::SERCOM1_</a></div><div class="ttdeci">uint32_t SERCOM1_</div><div class="ttdef"><b>Definition:</b> <a href="component_2mclk_8h_source.html#l00254">mclk.h:254</a></div></div>
|
|
<div class="ttc" id="aunionMCLK__APBAMASK__Type_html"><div class="ttname"><a href="unionMCLK__APBAMASK__Type.html">MCLK_APBAMASK_Type</a></div><div class="ttdef"><b>Definition:</b> <a href="component_2mclk_8h_source.html#l00239">mclk.h:239</a></div></div>
|
|
<div class="ttc" id="aunionMCLK__APBBMASK__Type_html_a2a95a82706980c46dbbd09307c723531"><div class="ttname"><a href="unionMCLK__APBBMASK__Type.html#a2a95a82706980c46dbbd09307c723531">MCLK_APBBMASK_Type::TCC1_</a></div><div class="ttdeci">uint32_t TCC1_</div><div class="ttdef"><b>Definition:</b> <a href="component_2mclk_8h_source.html#l00316">mclk.h:316</a></div></div>
|
|
<div class="ttc" id="aunionMCLK__APBDMASK__Type_html_a15935a848de92acb206337c0f8a2e836"><div class="ttname"><a href="unionMCLK__APBDMASK__Type.html#a15935a848de92acb206337c0f8a2e836">MCLK_APBDMASK_Type::ADC1_</a></div><div class="ttdeci">uint32_t ADC1_</div><div class="ttdef"><b>Definition:</b> <a href="component_2mclk_8h_source.html#l00423">mclk.h:423</a></div></div>
|
|
<div class="ttc" id="aunionMCLK__HSDIV__Type_html_aab2b23dd14e64b598716fd7cf7f59c20"><div class="ttname"><a href="unionMCLK__HSDIV__Type.html#aab2b23dd14e64b598716fd7cf7f59c20">MCLK_HSDIV_Type::DIV</a></div><div class="ttdeci">uint8_t DIV</div><div class="ttdef"><b>Definition:</b> <a href="component_2mclk_8h_source.html#l00100">mclk.h:100</a></div></div>
|
|
<div class="ttc" id="aunionMCLK__APBDMASK__Type_html_aff123948ad72fdb0f09de59796d257b8"><div class="ttname"><a href="unionMCLK__APBDMASK__Type.html#aff123948ad72fdb0f09de59796d257b8">MCLK_APBDMASK_Type::SERCOM4_</a></div><div class="ttdeci">uint32_t SERCOM4_</div><div class="ttdef"><b>Definition:</b> <a href="component_2mclk_8h_source.html#l00415">mclk.h:415</a></div></div>
|
|
<div class="ttc" id="aunionMCLK__AHBMASK__Type_html_a9c6223daa319f557015aa138d58d1e7b"><div class="ttname"><a href="unionMCLK__AHBMASK__Type.html#a9c6223daa319f557015aa138d58d1e7b">MCLK_AHBMASK_Type::HMATRIX_</a></div><div class="ttdeci">uint32_t HMATRIX_</div><div class="ttdef"><b>Definition:</b> <a href="component_2mclk_8h_source.html#l00159">mclk.h:159</a></div></div>
|
|
<div class="ttc" id="aunionMCLK__CPUDIV__Type_html_a8dbfb27cee1d9e75f17a15cb2ae67dc5"><div class="ttname"><a href="unionMCLK__CPUDIV__Type.html#a8dbfb27cee1d9e75f17a15cb2ae67dc5">MCLK_CPUDIV_Type::DIV</a></div><div class="ttdeci">uint8_t DIV</div><div class="ttdef"><b>Definition:</b> <a href="component_2mclk_8h_source.html#l00120">mclk.h:120</a></div></div>
|
|
<div class="ttc" id="aunionMCLK__APBBMASK__Type_html_af20279614f6b5e51d3de5b7f1e9e7687"><div class="ttname"><a href="unionMCLK__APBBMASK__Type.html#af20279614f6b5e51d3de5b7f1e9e7687">MCLK_APBBMASK_Type::DSU_</a></div><div class="ttdeci">uint32_t DSU_</div><div class="ttdef"><b>Definition:</b> <a href="component_2mclk_8h_source.html#l00305">mclk.h:305</a></div></div>
|
|
<div class="ttc" id="aunionMCLK__AHBMASK__Type_html_a39c4342be6e7152be6f1d04582e39e17"><div class="ttname"><a href="unionMCLK__AHBMASK__Type.html#a39c4342be6e7152be6f1d04582e39e17">MCLK_AHBMASK_Type::reg</a></div><div class="ttdeci">uint32_t reg</div><div class="ttdef"><b>Definition:</b> <a href="component_2mclk_8h_source.html#l00180">mclk.h:180</a></div></div>
|
|
<div class="ttc" id="aunionMCLK__AHBMASK__Type_html_acc9217f9fcfecbca339dc1989e3b7f6c"><div class="ttname"><a href="unionMCLK__AHBMASK__Type.html#acc9217f9fcfecbca339dc1989e3b7f6c">MCLK_AHBMASK_Type::BKUPRAM_</a></div><div class="ttdeci">uint32_t BKUPRAM_</div><div class="ttdef"><b>Definition:</b> <a href="component_2mclk_8h_source.html#l00165">mclk.h:165</a></div></div>
|
|
<div class="ttc" id="aunionMCLK__APBDMASK__Type_html_afa71768da07df0867a5e1528588ddf58"><div class="ttname"><a href="unionMCLK__APBDMASK__Type.html#afa71768da07df0867a5e1528588ddf58">MCLK_APBDMASK_Type::SERCOM5_</a></div><div class="ttdeci">uint32_t SERCOM5_</div><div class="ttdef"><b>Definition:</b> <a href="component_2mclk_8h_source.html#l00416">mclk.h:416</a></div></div>
|
|
<div class="ttc" id="aunionMCLK__APBBMASK__Type_html_af4ff4393f39a5e4a6eadc328c743f282"><div class="ttname"><a href="unionMCLK__APBBMASK__Type.html#af4ff4393f39a5e4a6eadc328c743f282">MCLK_APBBMASK_Type::TCC0_</a></div><div class="ttdeci">uint32_t TCC0_</div><div class="ttdef"><b>Definition:</b> <a href="component_2mclk_8h_source.html#l00315">mclk.h:315</a></div></div>
|
|
<div class="ttc" id="aunionMCLK__INTENCLR__Type_html_a5939ed3bab4d09f57b6f038ccb1f5135"><div class="ttname"><a href="unionMCLK__INTENCLR__Type.html#a5939ed3bab4d09f57b6f038ccb1f5135">MCLK_INTENCLR_Type::reg</a></div><div class="ttdeci">uint8_t reg</div><div class="ttdef"><b>Definition:</b> <a href="component_2mclk_8h_source.html#l00049">mclk.h:49</a></div></div>
|
|
<div class="ttc" id="aunionMCLK__APBCMASK__Type_html_a725be183a2a30512a955ef59acc401bd"><div class="ttname"><a href="unionMCLK__APBCMASK__Type.html#a725be183a2a30512a955ef59acc401bd">MCLK_APBCMASK_Type::CCL_</a></div><div class="ttdeci">uint32_t CCL_</div><div class="ttdef"><b>Definition:</b> <a href="component_2mclk_8h_source.html#l00375">mclk.h:375</a></div></div>
|
|
<div class="ttc" id="aunionMCLK__APBBMASK__Type_html_a4c6952cb131c60d2497141747bdcf841"><div class="ttname"><a href="unionMCLK__APBBMASK__Type.html#a4c6952cb131c60d2497141747bdcf841">MCLK_APBBMASK_Type::HMATRIX_</a></div><div class="ttdeci">uint32_t HMATRIX_</div><div class="ttdef"><b>Definition:</b> <a href="component_2mclk_8h_source.html#l00310">mclk.h:310</a></div></div>
|
|
<div class="ttc" id="aunionMCLK__APBBMASK__Type_html_a83aa57c4c1e2e37082ab31ccecabd3c2"><div class="ttname"><a href="unionMCLK__APBBMASK__Type.html#a83aa57c4c1e2e37082ab31ccecabd3c2">MCLK_APBBMASK_Type::USB_</a></div><div class="ttdeci">uint32_t USB_</div><div class="ttdef"><b>Definition:</b> <a href="component_2mclk_8h_source.html#l00304">mclk.h:304</a></div></div>
|
|
<div class="ttc" id="aunionMCLK__AHBMASK__Type_html_a39b8f22370cc53f9ed7b32bbc8660681"><div class="ttname"><a href="unionMCLK__AHBMASK__Type.html#a39b8f22370cc53f9ed7b32bbc8660681">MCLK_AHBMASK_Type::GMAC_</a></div><div class="ttdeci">uint32_t GMAC_</div><div class="ttdef"><b>Definition:</b> <a href="component_2mclk_8h_source.html#l00168">mclk.h:168</a></div></div>
|
|
<div class="ttc" id="aunionMCLK__AHBMASK__Type_html_a758fc8a43015918366797a8be3e7d36d"><div class="ttname"><a href="unionMCLK__AHBMASK__Type.html#a758fc8a43015918366797a8be3e7d36d">MCLK_AHBMASK_Type::PAC_</a></div><div class="ttdeci">uint32_t PAC_</div><div class="ttdef"><b>Definition:</b> <a href="component_2mclk_8h_source.html#l00166">mclk.h:166</a></div></div>
|
|
<div class="ttc" id="aunionMCLK__APBAMASK__Type_html_ab5fee2f33d14c0976b3602ec8021adda"><div class="ttname"><a href="unionMCLK__APBAMASK__Type.html#ab5fee2f33d14c0976b3602ec8021adda">MCLK_APBAMASK_Type::PAC_</a></div><div class="ttdeci">uint32_t PAC_</div><div class="ttdef"><b>Definition:</b> <a href="component_2mclk_8h_source.html#l00241">mclk.h:241</a></div></div>
|
|
<div class="ttc" id="aunionMCLK__AHBMASK__Type_html_a8f9758f1796cb4f7d549ccfe05a5feed"><div class="ttname"><a href="unionMCLK__AHBMASK__Type.html#a8f9758f1796cb4f7d549ccfe05a5feed">MCLK_AHBMASK_Type::HSRAM_</a></div><div class="ttdeci">uint32_t HSRAM_</div><div class="ttdef"><b>Definition:</b> <a href="component_2mclk_8h_source.html#l00161">mclk.h:161</a></div></div>
|
|
<div class="ttc" id="aunionMCLK__APBCMASK__Type_html"><div class="ttname"><a href="unionMCLK__APBCMASK__Type.html">MCLK_APBCMASK_Type</a></div><div class="ttdef"><b>Definition:</b> <a href="component_2mclk_8h_source.html#l00360">mclk.h:360</a></div></div>
|
|
<div class="ttc" id="aunionMCLK__CPUDIV__Type_html_a5cb57c381a27ef87725e4b0047be78c5"><div class="ttname"><a href="unionMCLK__CPUDIV__Type.html#a5cb57c381a27ef87725e4b0047be78c5">MCLK_CPUDIV_Type::reg</a></div><div class="ttdeci">uint8_t reg</div><div class="ttdef"><b>Definition:</b> <a href="component_2mclk_8h_source.html#l00122">mclk.h:122</a></div></div>
|
|
<div class="ttc" id="astructMclk_html_ad82c6c646b216ebc79ed5e6963d3dd47"><div class="ttname"><a href="structMclk.html#ad82c6c646b216ebc79ed5e6963d3dd47">Mclk::INTENSET</a></div><div class="ttdeci">__IO MCLK_INTENSET_Type INTENSET</div><div class="ttdoc">Offset: 0x02 (R/W 8) Interrupt Enable Set.</div><div class="ttdef"><b>Definition:</b> <a href="component_2mclk_8h_source.html#l00467">mclk.h:467</a></div></div>
|
|
<div class="ttc" id="aunionMCLK__APBCMASK__Type_html_a144c1f082fba4894ec954ad936976ee4"><div class="ttname"><a href="unionMCLK__APBCMASK__Type.html#a144c1f082fba4894ec954ad936976ee4">MCLK_APBCMASK_Type::TC4_</a></div><div class="ttdeci">uint32_t TC4_</div><div class="ttdef"><b>Definition:</b> <a href="component_2mclk_8h_source.html#l00366">mclk.h:366</a></div></div>
|
|
<div class="ttc" id="aunionMCLK__APBAMASK__Type_html_a1d56a3bc0bbd729249146a61d9a94be4"><div class="ttname"><a href="unionMCLK__APBAMASK__Type.html#a1d56a3bc0bbd729249146a61d9a94be4">MCLK_APBAMASK_Type::PM_</a></div><div class="ttdeci">uint32_t PM_</div><div class="ttdef"><b>Definition:</b> <a href="component_2mclk_8h_source.html#l00242">mclk.h:242</a></div></div>
|
|
<div class="ttc" id="aunionMCLK__AHBMASK__Type_html_a527131ba77ed7958dad0837f7d9e662e"><div class="ttname"><a href="unionMCLK__AHBMASK__Type.html#a527131ba77ed7958dad0837f7d9e662e">MCLK_AHBMASK_Type::PUKCC_</a></div><div class="ttdeci">uint32_t PUKCC_</div><div class="ttdef"><b>Definition:</b> <a href="component_2mclk_8h_source.html#l00174">mclk.h:174</a></div></div>
|
|
<div class="ttc" id="aunionMCLK__AHBMASK__Type_html_a536c97e72d5448573a3d2289ca5d09d7"><div class="ttname"><a href="unionMCLK__AHBMASK__Type.html#a536c97e72d5448573a3d2289ca5d09d7">MCLK_AHBMASK_Type::CAN1_</a></div><div class="ttdeci">uint32_t CAN1_</div><div class="ttdef"><b>Definition:</b> <a href="component_2mclk_8h_source.html#l00172">mclk.h:172</a></div></div>
|
|
<div class="ttc" id="aunionMCLK__APBBMASK__Type_html_a440cddeea64abac388c786c634b1b4e7"><div class="ttname"><a href="unionMCLK__APBBMASK__Type.html#a440cddeea64abac388c786c634b1b4e7">MCLK_APBBMASK_Type::RAMECC_</a></div><div class="ttdeci">uint32_t RAMECC_</div><div class="ttdef"><b>Definition:</b> <a href="component_2mclk_8h_source.html#l00320">mclk.h:320</a></div></div>
|
|
<div class="ttc" id="aunionMCLK__APBAMASK__Type_html_ab1f2baed5b9ebd2303153ebcbe697d66"><div class="ttname"><a href="unionMCLK__APBAMASK__Type.html#ab1f2baed5b9ebd2303153ebcbe697d66">MCLK_APBAMASK_Type::MCLK_</a></div><div class="ttdeci">uint32_t MCLK_</div><div class="ttdef"><b>Definition:</b> <a href="component_2mclk_8h_source.html#l00243">mclk.h:243</a></div></div>
|
|
<div class="ttc" id="aunionMCLK__APBBMASK__Type_html_a7474d1ba1f17c6659ec3c0c431bda460"><div class="ttname"><a href="unionMCLK__APBBMASK__Type.html#a7474d1ba1f17c6659ec3c0c431bda460">MCLK_APBBMASK_Type::reg</a></div><div class="ttdeci">uint32_t reg</div><div class="ttdef"><b>Definition:</b> <a href="component_2mclk_8h_source.html#l00323">mclk.h:323</a></div></div>
|
|
<div class="ttc" id="aunionMCLK__AHBMASK__Type_html_aabff4279a7844513c82cb20d79103733"><div class="ttname"><a href="unionMCLK__AHBMASK__Type.html#aabff4279a7844513c82cb20d79103733">MCLK_AHBMASK_Type::DSU_</a></div><div class="ttdeci">uint32_t DSU_</div><div class="ttdef"><b>Definition:</b> <a href="component_2mclk_8h_source.html#l00158">mclk.h:158</a></div></div>
|
|
<div class="ttc" id="aunionMCLK__APBDMASK__Type_html_a5bb5b8d0679fb9f2defcee5c1a3ec5f3"><div class="ttname"><a href="unionMCLK__APBDMASK__Type.html#a5bb5b8d0679fb9f2defcee5c1a3ec5f3">MCLK_APBDMASK_Type::I2S_</a></div><div class="ttdeci">uint32_t I2S_</div><div class="ttdef"><b>Definition:</b> <a href="component_2mclk_8h_source.html#l00425">mclk.h:425</a></div></div>
|
|
<div class="ttc" id="aunionMCLK__INTFLAG__Type_html_abe84f1da089ed59eabaccdc5b2605b32"><div class="ttname"><a href="unionMCLK__INTFLAG__Type.html#abe84f1da089ed59eabaccdc5b2605b32">MCLK_INTFLAG_Type::reg</a></div><div class="ttdeci">uint8_t reg</div><div class="ttdef"><b>Definition:</b> <a href="component_2mclk_8h_source.html#l00085">mclk.h:85</a></div></div>
|
|
<div class="ttc" id="aunionMCLK__APBAMASK__Type_html_a1ea98bb1063611d628335d460de03389"><div class="ttname"><a href="unionMCLK__APBAMASK__Type.html#a1ea98bb1063611d628335d460de03389">MCLK_APBAMASK_Type::OSCCTRL_</a></div><div class="ttdeci">uint32_t OSCCTRL_</div><div class="ttdef"><b>Definition:</b> <a href="component_2mclk_8h_source.html#l00245">mclk.h:245</a></div></div>
|
|
<div class="ttc" id="astructMclk_html_aefa9f88794d425d01ad77fb0b6d77d7a"><div class="ttname"><a href="structMclk.html#aefa9f88794d425d01ad77fb0b6d77d7a">Mclk::APBBMASK</a></div><div class="ttdeci">__IO MCLK_APBBMASK_Type APBBMASK</div><div class="ttdoc">Offset: 0x18 (R/W 32) APBB Mask.</div><div class="ttdef"><b>Definition:</b> <a href="component_2mclk_8h_source.html#l00474">mclk.h:474</a></div></div>
|
|
<div class="ttc" id="aunionMCLK__APBAMASK__Type_html_ae53745b3c32791cde22bc2c7a2d2abbd"><div class="ttname"><a href="unionMCLK__APBAMASK__Type.html#ae53745b3c32791cde22bc2c7a2d2abbd">MCLK_APBAMASK_Type::reg</a></div><div class="ttdeci">uint32_t reg</div><div class="ttdef"><b>Definition:</b> <a href="component_2mclk_8h_source.html#l00259">mclk.h:259</a></div></div>
|
|
<div class="ttc" id="aunionMCLK__APBDMASK__Type_html_ac40de06dce7dcc3ba927e44ec57e27fb"><div class="ttname"><a href="unionMCLK__APBDMASK__Type.html#ac40de06dce7dcc3ba927e44ec57e27fb">MCLK_APBDMASK_Type::reg</a></div><div class="ttdeci">uint32_t reg</div><div class="ttdef"><b>Definition:</b> <a href="component_2mclk_8h_source.html#l00429">mclk.h:429</a></div></div>
|
|
<div class="ttc" id="aunionMCLK__APBBMASK__Type_html_adc7b386d0d0aa95498c70630a8eab6e9"><div class="ttname"><a href="unionMCLK__APBBMASK__Type.html#adc7b386d0d0aa95498c70630a8eab6e9">MCLK_APBBMASK_Type::NVMCTRL_</a></div><div class="ttdeci">uint32_t NVMCTRL_</div><div class="ttdef"><b>Definition:</b> <a href="component_2mclk_8h_source.html#l00306">mclk.h:306</a></div></div>
|
|
<div class="ttc" id="aunionMCLK__AHBMASK__Type_html_a87cc1023b4402c952c344faadaaa2ee0"><div class="ttname"><a href="unionMCLK__AHBMASK__Type.html#a87cc1023b4402c952c344faadaaa2ee0">MCLK_AHBMASK_Type::HPB0_</a></div><div class="ttdeci">uint32_t HPB0_</div><div class="ttdef"><b>Definition:</b> <a href="component_2mclk_8h_source.html#l00154">mclk.h:154</a></div></div>
|
|
<div class="ttc" id="astructMclk_html_a1e40a8efebeb4c0f3369640d85f1c3b0"><div class="ttname"><a href="structMclk.html#a1e40a8efebeb4c0f3369640d85f1c3b0">Mclk::INTENCLR</a></div><div class="ttdeci">__IO MCLK_INTENCLR_Type INTENCLR</div><div class="ttdoc">Offset: 0x01 (R/W 8) Interrupt Enable Clear.</div><div class="ttdef"><b>Definition:</b> <a href="component_2mclk_8h_source.html#l00466">mclk.h:466</a></div></div>
|
|
<div class="ttc" id="aunionMCLK__APBCMASK__Type_html_ad0579e7b477b2ea30f060bd6f1f8950b"><div class="ttname"><a href="unionMCLK__APBCMASK__Type.html#ad0579e7b477b2ea30f060bd6f1f8950b">MCLK_APBCMASK_Type::QSPI_</a></div><div class="ttdeci">uint32_t QSPI_</div><div class="ttdef"><b>Definition:</b> <a href="component_2mclk_8h_source.html#l00374">mclk.h:374</a></div></div>
|
|
<div class="ttc" id="astructMclk_html_a0098200cac621e1c03b4bb6e0cf91895"><div class="ttname"><a href="structMclk.html#a0098200cac621e1c03b4bb6e0cf91895">Mclk::APBDMASK</a></div><div class="ttdeci">__IO MCLK_APBDMASK_Type APBDMASK</div><div class="ttdoc">Offset: 0x20 (R/W 32) APBD Mask.</div><div class="ttdef"><b>Definition:</b> <a href="component_2mclk_8h_source.html#l00476">mclk.h:476</a></div></div>
|
|
<div class="ttc" id="aunionMCLK__AHBMASK__Type_html_a54630d796a43eb434e78bc1d5580aa67"><div class="ttname"><a href="unionMCLK__AHBMASK__Type.html#a54630d796a43eb434e78bc1d5580aa67">MCLK_AHBMASK_Type::QSPI_2X_</a></div><div class="ttdeci">uint32_t QSPI_2X_</div><div class="ttdef"><b>Definition:</b> <a href="component_2mclk_8h_source.html#l00175">mclk.h:175</a></div></div>
|
|
<div class="ttc" id="aunionMCLK__APBCMASK__Type_html_aa4a6ca6524bbc8d93834519c249b67a8"><div class="ttname"><a href="unionMCLK__APBCMASK__Type.html#aa4a6ca6524bbc8d93834519c249b67a8">MCLK_APBCMASK_Type::TRNG_</a></div><div class="ttdeci">uint32_t TRNG_</div><div class="ttdef"><b>Definition:</b> <a href="component_2mclk_8h_source.html#l00371">mclk.h:371</a></div></div>
|
|
<div class="ttc" id="aunionMCLK__INTENSET__Type_html_ae1113ea8aedf9cde553498987efdfee2"><div class="ttname"><a href="unionMCLK__INTENSET__Type.html#ae1113ea8aedf9cde553498987efdfee2">MCLK_INTENSET_Type::CKRDY</a></div><div class="ttdeci">uint8_t CKRDY</div><div class="ttdef"><b>Definition:</b> <a href="component_2mclk_8h_source.html#l00064">mclk.h:64</a></div></div>
|
|
<div class="ttc" id="aunionMCLK__APBAMASK__Type_html_a794b0d179d846b74f07af2c74d41297e"><div class="ttname"><a href="unionMCLK__APBAMASK__Type.html#a794b0d179d846b74f07af2c74d41297e">MCLK_APBAMASK_Type::TC0_</a></div><div class="ttdeci">uint32_t TC0_</div><div class="ttdef"><b>Definition:</b> <a href="component_2mclk_8h_source.html#l00255">mclk.h:255</a></div></div>
|
|
<div class="ttc" id="astructMclk_html_a19047323742152d4d61d3c2c80ff7e4d"><div class="ttname"><a href="structMclk.html#a19047323742152d4d61d3c2c80ff7e4d">Mclk::AHBMASK</a></div><div class="ttdeci">__IO MCLK_AHBMASK_Type AHBMASK</div><div class="ttdoc">Offset: 0x10 (R/W 32) AHB Mask.</div><div class="ttdef"><b>Definition:</b> <a href="component_2mclk_8h_source.html#l00472">mclk.h:472</a></div></div>
|
|
<div class="ttc" id="aunionMCLK__APBCMASK__Type_html_a20de7cb4fa57054779ce79a1fa720da8"><div class="ttname"><a href="unionMCLK__APBCMASK__Type.html#a20de7cb4fa57054779ce79a1fa720da8">MCLK_APBCMASK_Type::reg</a></div><div class="ttdeci">uint32_t reg</div><div class="ttdef"><b>Definition:</b> <a href="component_2mclk_8h_source.html#l00378">mclk.h:378</a></div></div>
|
|
<div class="ttc" id="aunionMCLK__AHBMASK__Type_html_a2fed3a54166a0535e294263243ce076d"><div class="ttname"><a href="unionMCLK__AHBMASK__Type.html#a2fed3a54166a0535e294263243ce076d">MCLK_AHBMASK_Type::SDHC0_</a></div><div class="ttdeci">uint32_t SDHC0_</div><div class="ttdef"><b>Definition:</b> <a href="component_2mclk_8h_source.html#l00169">mclk.h:169</a></div></div>
|
|
<div class="ttc" id="aunionMCLK__APBBMASK__Type_html_a97af14f0c5106994bdaaae2836702640"><div class="ttname"><a href="unionMCLK__APBBMASK__Type.html#a97af14f0c5106994bdaaae2836702640">MCLK_APBBMASK_Type::TC2_</a></div><div class="ttdeci">uint32_t TC2_</div><div class="ttdef"><b>Definition:</b> <a href="component_2mclk_8h_source.html#l00317">mclk.h:317</a></div></div>
|
|
<div class="ttc" id="aunionMCLK__INTFLAG__Type_html"><div class="ttname"><a href="unionMCLK__INTFLAG__Type.html">MCLK_INTFLAG_Type</a></div><div class="ttdef"><b>Definition:</b> <a href="component_2mclk_8h_source.html#l00080">mclk.h:80</a></div></div>
|
|
<div class="ttc" id="aunionMCLK__INTENSET__Type_html"><div class="ttname"><a href="unionMCLK__INTENSET__Type.html">MCLK_INTENSET_Type</a></div><div class="ttdef"><b>Definition:</b> <a href="component_2mclk_8h_source.html#l00062">mclk.h:62</a></div></div>
|
|
<div class="ttc" id="aunionMCLK__APBAMASK__Type_html_aad44e3cddd50f944d023faf148ea13fb"><div class="ttname"><a href="unionMCLK__APBAMASK__Type.html#aad44e3cddd50f944d023faf148ea13fb">MCLK_APBAMASK_Type::EIC_</a></div><div class="ttdeci">uint32_t EIC_</div><div class="ttdef"><b>Definition:</b> <a href="component_2mclk_8h_source.html#l00251">mclk.h:251</a></div></div>
|
|
<div class="ttc" id="aunionMCLK__INTFLAG__Type_html_ac6a137413e02c3d01180d58f0ad909c6"><div class="ttname"><a href="unionMCLK__INTFLAG__Type.html#ac6a137413e02c3d01180d58f0ad909c6">MCLK_INTFLAG_Type::uint8_t</a></div><div class="ttdeci">__I uint8_t</div><div class="ttdef"><b>Definition:</b> <a href="component_2mclk_8h_source.html#l00083">mclk.h:83</a></div></div>
|
|
<div class="ttc" id="aunionMCLK__APBBMASK__Type_html"><div class="ttname"><a href="unionMCLK__APBBMASK__Type.html">MCLK_APBBMASK_Type</a></div><div class="ttdef"><b>Definition:</b> <a href="component_2mclk_8h_source.html#l00302">mclk.h:302</a></div></div>
|
|
<div class="ttc" id="astructMclk_html_a0f0cf763c2481c68676860e3a3d25eef"><div class="ttname"><a href="structMclk.html#a0f0cf763c2481c68676860e3a3d25eef">Mclk::INTFLAG</a></div><div class="ttdeci">__IO MCLK_INTFLAG_Type INTFLAG</div><div class="ttdoc">Offset: 0x03 (R/W 8) Interrupt Flag Status and Clear.</div><div class="ttdef"><b>Definition:</b> <a href="component_2mclk_8h_source.html#l00468">mclk.h:468</a></div></div>
|
|
<div class="ttc" id="aunionMCLK__APBAMASK__Type_html_acf8299f01ce6484506ad9b8da1c8766a"><div class="ttname"><a href="unionMCLK__APBAMASK__Type.html#acf8299f01ce6484506ad9b8da1c8766a">MCLK_APBAMASK_Type::OSC32KCTRL_</a></div><div class="ttdeci">uint32_t OSC32KCTRL_</div><div class="ttdef"><b>Definition:</b> <a href="component_2mclk_8h_source.html#l00246">mclk.h:246</a></div></div>
|
|
<div class="ttc" id="aunionMCLK__APBAMASK__Type_html_a7f548b39016b325d747201182b25e092"><div class="ttname"><a href="unionMCLK__APBAMASK__Type.html#a7f548b39016b325d747201182b25e092">MCLK_APBAMASK_Type::GCLK_</a></div><div class="ttdeci">uint32_t GCLK_</div><div class="ttdef"><b>Definition:</b> <a href="component_2mclk_8h_source.html#l00248">mclk.h:248</a></div></div>
|
|
<div class="ttc" id="aunionMCLK__APBBMASK__Type_html_a4f120aae88e921e10dbb8a48140413f6"><div class="ttname"><a href="unionMCLK__APBBMASK__Type.html#a4f120aae88e921e10dbb8a48140413f6">MCLK_APBBMASK_Type::PORT_</a></div><div class="ttdeci">uint32_t PORT_</div><div class="ttdef"><b>Definition:</b> <a href="component_2mclk_8h_source.html#l00308">mclk.h:308</a></div></div>
|
|
<div class="ttc" id="astructMclk_html_a4a4de422fd7e853df9d7b167f0b1779e"><div class="ttname"><a href="structMclk.html#a4a4de422fd7e853df9d7b167f0b1779e">Mclk::CPUDIV</a></div><div class="ttdeci">__IO MCLK_CPUDIV_Type CPUDIV</div><div class="ttdoc">Offset: 0x05 (R/W 8) CPU Clock Division.</div><div class="ttdef"><b>Definition:</b> <a href="component_2mclk_8h_source.html#l00470">mclk.h:470</a></div></div>
|
|
<div class="ttc" id="aunionMCLK__AHBMASK__Type_html_a704c3ce3dd3205d0bb00c6c2884d7b21"><div class="ttname"><a href="unionMCLK__AHBMASK__Type.html#a704c3ce3dd3205d0bb00c6c2884d7b21">MCLK_AHBMASK_Type::NVMCTRL_</a></div><div class="ttdeci">uint32_t NVMCTRL_</div><div class="ttdef"><b>Definition:</b> <a href="component_2mclk_8h_source.html#l00160">mclk.h:160</a></div></div>
|
|
<div class="ttc" id="aunionMCLK__AHBMASK__Type_html_a75fcdff02d0ae11b95acf2b5b64c65d3"><div class="ttname"><a href="unionMCLK__AHBMASK__Type.html#a75fcdff02d0ae11b95acf2b5b64c65d3">MCLK_AHBMASK_Type::USB_</a></div><div class="ttdeci">uint32_t USB_</div><div class="ttdef"><b>Definition:</b> <a href="component_2mclk_8h_source.html#l00164">mclk.h:164</a></div></div>
|
|
<div class="ttc" id="aunionMCLK__INTFLAG__Type_html_a4f5c186d4989141c180e44f736a9ecaa"><div class="ttname"><a href="unionMCLK__INTFLAG__Type.html#a4f5c186d4989141c180e44f736a9ecaa">MCLK_INTFLAG_Type::CKRDY</a></div><div class="ttdeci">__I uint8_t CKRDY</div><div class="ttdef"><b>Definition:</b> <a href="component_2mclk_8h_source.html#l00082">mclk.h:82</a></div></div>
|
|
<div class="ttc" id="aunionMCLK__APBAMASK__Type_html_a43fec58267a30eba4e10607ccd81a4e5"><div class="ttname"><a href="unionMCLK__APBAMASK__Type.html#a43fec58267a30eba4e10607ccd81a4e5">MCLK_APBAMASK_Type::SUPC_</a></div><div class="ttdeci">uint32_t SUPC_</div><div class="ttdef"><b>Definition:</b> <a href="component_2mclk_8h_source.html#l00247">mclk.h:247</a></div></div>
|
|
<div class="ttc" id="aunionMCLK__INTENSET__Type_html_ab61e3e21f4430faca14be73648d9dd5c"><div class="ttname"><a href="unionMCLK__INTENSET__Type.html#ab61e3e21f4430faca14be73648d9dd5c">MCLK_INTENSET_Type::reg</a></div><div class="ttdeci">uint8_t reg</div><div class="ttdef"><b>Definition:</b> <a href="component_2mclk_8h_source.html#l00067">mclk.h:67</a></div></div>
|
|
<div class="ttc" id="aunionMCLK__APBAMASK__Type_html_afc2fdf74f23d7546f7c7001e8ef02e0e"><div class="ttname"><a href="unionMCLK__APBAMASK__Type.html#afc2fdf74f23d7546f7c7001e8ef02e0e">MCLK_APBAMASK_Type::FREQM_</a></div><div class="ttdeci">uint32_t FREQM_</div><div class="ttdef"><b>Definition:</b> <a href="component_2mclk_8h_source.html#l00252">mclk.h:252</a></div></div>
|
|
<div class="ttc" id="aunionMCLK__APBDMASK__Type_html_aeec7994ca6d1c37b090ca60afeb2a523"><div class="ttname"><a href="unionMCLK__APBDMASK__Type.html#aeec7994ca6d1c37b090ca60afeb2a523">MCLK_APBDMASK_Type::PCC_</a></div><div class="ttdeci">uint32_t PCC_</div><div class="ttdef"><b>Definition:</b> <a href="component_2mclk_8h_source.html#l00426">mclk.h:426</a></div></div>
|
|
<div class="ttc" id="astructMclk_html_ad8232a5e70531ff311723357b78d717a"><div class="ttname"><a href="structMclk.html#ad8232a5e70531ff311723357b78d717a">Mclk::APBAMASK</a></div><div class="ttdeci">__IO MCLK_APBAMASK_Type APBAMASK</div><div class="ttdoc">Offset: 0x14 (R/W 32) APBA Mask.</div><div class="ttdef"><b>Definition:</b> <a href="component_2mclk_8h_source.html#l00473">mclk.h:473</a></div></div>
|
|
<div class="ttc" id="aunionMCLK__APBBMASK__Type_html_a407996b7fe033e664c36d1ddbe3d984a"><div class="ttname"><a href="unionMCLK__APBBMASK__Type.html#a407996b7fe033e664c36d1ddbe3d984a">MCLK_APBBMASK_Type::TC3_</a></div><div class="ttdeci">uint32_t TC3_</div><div class="ttdef"><b>Definition:</b> <a href="component_2mclk_8h_source.html#l00318">mclk.h:318</a></div></div>
|
|
<div class="ttc" id="aunionMCLK__APBAMASK__Type_html_a792b4cfa06ce0d249329e7e367b73fd7"><div class="ttname"><a href="unionMCLK__APBAMASK__Type.html#a792b4cfa06ce0d249329e7e367b73fd7">MCLK_APBAMASK_Type::RTC_</a></div><div class="ttdeci">uint32_t RTC_</div><div class="ttdef"><b>Definition:</b> <a href="component_2mclk_8h_source.html#l00250">mclk.h:250</a></div></div>
|
|
<div class="ttc" id="aunionMCLK__APBDMASK__Type_html_a3cceca614eaadc2d58f5a75de19c7ce8"><div class="ttname"><a href="unionMCLK__APBDMASK__Type.html#a3cceca614eaadc2d58f5a75de19c7ce8">MCLK_APBDMASK_Type::SERCOM7_</a></div><div class="ttdeci">uint32_t SERCOM7_</div><div class="ttdef"><b>Definition:</b> <a href="component_2mclk_8h_source.html#l00418">mclk.h:418</a></div></div>
|
|
<div class="ttc" id="aunionMCLK__APBCMASK__Type_html_a956617346bc3e88219c8ea75b05df371"><div class="ttname"><a href="unionMCLK__APBCMASK__Type.html#a956617346bc3e88219c8ea75b05df371">MCLK_APBCMASK_Type::GMAC_</a></div><div class="ttdeci">uint32_t GMAC_</div><div class="ttdef"><b>Definition:</b> <a href="component_2mclk_8h_source.html#l00363">mclk.h:363</a></div></div>
|
|
<div class="ttc" id="aunionMCLK__AHBMASK__Type_html"><div class="ttname"><a href="unionMCLK__AHBMASK__Type.html">MCLK_AHBMASK_Type</a></div><div class="ttdef"><b>Definition:</b> <a href="component_2mclk_8h_source.html#l00152">mclk.h:152</a></div></div>
|
|
<div class="ttc" id="aunionMCLK__APBAMASK__Type_html_a685f946a60648f2d7bb697ed87d4015e"><div class="ttname"><a href="unionMCLK__APBAMASK__Type.html#a685f946a60648f2d7bb697ed87d4015e">MCLK_APBAMASK_Type::RSTC_</a></div><div class="ttdeci">uint32_t RSTC_</div><div class="ttdef"><b>Definition:</b> <a href="component_2mclk_8h_source.html#l00244">mclk.h:244</a></div></div>
|
|
<div class="ttc" id="aunionMCLK__AHBMASK__Type_html_a8ddd504fd2451971545bb3838c02e9b4"><div class="ttname"><a href="unionMCLK__AHBMASK__Type.html#a8ddd504fd2451971545bb3838c02e9b4">MCLK_AHBMASK_Type::HPB1_</a></div><div class="ttdeci">uint32_t HPB1_</div><div class="ttdef"><b>Definition:</b> <a href="component_2mclk_8h_source.html#l00155">mclk.h:155</a></div></div>
|
|
<div class="ttc" id="aunionMCLK__APBBMASK__Type_html_ac199136fbb46ece9cb165550a52d48d3"><div class="ttname"><a href="unionMCLK__APBBMASK__Type.html#ac199136fbb46ece9cb165550a52d48d3">MCLK_APBBMASK_Type::EVSYS_</a></div><div class="ttdeci">uint32_t EVSYS_</div><div class="ttdef"><b>Definition:</b> <a href="component_2mclk_8h_source.html#l00311">mclk.h:311</a></div></div>
|
|
<div class="ttc" id="astructMclk_html"><div class="ttname"><a href="structMclk.html">Mclk</a></div><div class="ttdoc">MCLK hardware registers.</div><div class="ttdef"><b>Definition:</b> <a href="component_2mclk_8h_source.html#l00464">mclk.h:464</a></div></div>
|
|
<div class="ttc" id="aunionMCLK__APBCMASK__Type_html_a9e995c2a63bb196c9a4e83ef2a95e295"><div class="ttname"><a href="unionMCLK__APBCMASK__Type.html#a9e995c2a63bb196c9a4e83ef2a95e295">MCLK_APBCMASK_Type::TCC2_</a></div><div class="ttdeci">uint32_t TCC2_</div><div class="ttdef"><b>Definition:</b> <a href="component_2mclk_8h_source.html#l00364">mclk.h:364</a></div></div>
|
|
<div class="ttc" id="aunionMCLK__INTENCLR__Type_html"><div class="ttname"><a href="unionMCLK__INTENCLR__Type.html">MCLK_INTENCLR_Type</a></div><div class="ttdef"><b>Definition:</b> <a href="component_2mclk_8h_source.html#l00044">mclk.h:44</a></div></div>
|
|
<div class="ttc" id="aunionMCLK__AHBMASK__Type_html_a5bd04ab7f81e23a37e7a32ace41bca67"><div class="ttname"><a href="unionMCLK__AHBMASK__Type.html#a5bd04ab7f81e23a37e7a32ace41bca67">MCLK_AHBMASK_Type::NVMCTRL_CACHE_</a></div><div class="ttdeci">uint32_t NVMCTRL_CACHE_</div><div class="ttdef"><b>Definition:</b> <a href="component_2mclk_8h_source.html#l00177">mclk.h:177</a></div></div>
|
|
<div class="ttc" id="aunionMCLK__APBDMASK__Type_html"><div class="ttname"><a href="unionMCLK__APBDMASK__Type.html">MCLK_APBDMASK_Type</a></div><div class="ttdef"><b>Definition:</b> <a href="component_2mclk_8h_source.html#l00413">mclk.h:413</a></div></div>
|
|
<div class="ttc" id="aunionMCLK__HSDIV__Type_html_a53e0548fea18eab9caede9be0e531c6e"><div class="ttname"><a href="unionMCLK__HSDIV__Type.html#a53e0548fea18eab9caede9be0e531c6e">MCLK_HSDIV_Type::reg</a></div><div class="ttdeci">uint8_t reg</div><div class="ttdef"><b>Definition:</b> <a href="component_2mclk_8h_source.html#l00102">mclk.h:102</a></div></div>
|
|
<div class="ttc" id="aunionMCLK__AHBMASK__Type_html_aebab50a1fbc422411ef5481650532a4d"><div class="ttname"><a href="unionMCLK__AHBMASK__Type.html#aebab50a1fbc422411ef5481650532a4d">MCLK_AHBMASK_Type::HPB3_</a></div><div class="ttdeci">uint32_t HPB3_</div><div class="ttdef"><b>Definition:</b> <a href="component_2mclk_8h_source.html#l00157">mclk.h:157</a></div></div>
|
|
<div class="ttc" id="aunionMCLK__HSDIV__Type_html"><div class="ttname"><a href="unionMCLK__HSDIV__Type.html">MCLK_HSDIV_Type</a></div><div class="ttdef"><b>Definition:</b> <a href="component_2mclk_8h_source.html#l00098">mclk.h:98</a></div></div>
|
|
<div class="ttc" id="asame54n19a_8h_html_a0d957f1433aaf5d70e4dc2b68288442d"><div class="ttname"><a href="same54n19a_8h.html#a0d957f1433aaf5d70e4dc2b68288442d">RoReg8</a></div><div class="ttdeci">volatile const uint8_t RoReg8</div><div class="ttdef"><b>Definition:</b> <a href="same54n19a_8h_source.html#l00053">same54n19a.h:53</a></div></div>
|
|
<div class="ttc" id="aunionMCLK__CPUDIV__Type_html"><div class="ttname"><a href="unionMCLK__CPUDIV__Type.html">MCLK_CPUDIV_Type</a></div><div class="ttdef"><b>Definition:</b> <a href="component_2mclk_8h_source.html#l00118">mclk.h:118</a></div></div>
|
|
<div class="ttc" id="aunionMCLK__AHBMASK__Type_html_a1d45d805e1429b2852111c044d8e7853"><div class="ttname"><a href="unionMCLK__AHBMASK__Type.html#a1d45d805e1429b2852111c044d8e7853">MCLK_AHBMASK_Type::NVMCTRL_SMEEPROM_</a></div><div class="ttdeci">uint32_t NVMCTRL_SMEEPROM_</div><div class="ttdef"><b>Definition:</b> <a href="component_2mclk_8h_source.html#l00176">mclk.h:176</a></div></div>
|
|
<div class="ttc" id="aunionMCLK__AHBMASK__Type_html_a4f745e7bf36d4af239ecbbe44e9cac8e"><div class="ttname"><a href="unionMCLK__AHBMASK__Type.html#a4f745e7bf36d4af239ecbbe44e9cac8e">MCLK_AHBMASK_Type::SDHC1_</a></div><div class="ttdeci">uint32_t SDHC1_</div><div class="ttdef"><b>Definition:</b> <a href="component_2mclk_8h_source.html#l00170">mclk.h:170</a></div></div>
|
|
<div class="ttc" id="aunionMCLK__APBDMASK__Type_html_a3481fd3281cd9ef42f42056366236f1b"><div class="ttname"><a href="unionMCLK__APBDMASK__Type.html#a3481fd3281cd9ef42f42056366236f1b">MCLK_APBDMASK_Type::TC7_</a></div><div class="ttdeci">uint32_t TC7_</div><div class="ttdef"><b>Definition:</b> <a href="component_2mclk_8h_source.html#l00421">mclk.h:421</a></div></div>
|
|
<div class="ttc" id="aunionMCLK__AHBMASK__Type_html_ac0e6385fd889b2c8a3ca8aee32e8e40f"><div class="ttname"><a href="unionMCLK__AHBMASK__Type.html#ac0e6385fd889b2c8a3ca8aee32e8e40f">MCLK_AHBMASK_Type::ICM_</a></div><div class="ttdeci">uint32_t ICM_</div><div class="ttdef"><b>Definition:</b> <a href="component_2mclk_8h_source.html#l00173">mclk.h:173</a></div></div>
|
|
<div class="ttc" id="aunionMCLK__APBCMASK__Type_html_a2d443c26b3b185f5019a7931426a1873"><div class="ttname"><a href="unionMCLK__APBCMASK__Type.html#a2d443c26b3b185f5019a7931426a1873">MCLK_APBCMASK_Type::AES_</a></div><div class="ttdeci">uint32_t AES_</div><div class="ttdef"><b>Definition:</b> <a href="component_2mclk_8h_source.html#l00370">mclk.h:370</a></div></div>
|
|
<div class="ttc" id="aunionMCLK__APBCMASK__Type_html_ae6c1f2f813f0be390aa0f3df06b78f04"><div class="ttname"><a href="unionMCLK__APBCMASK__Type.html#ae6c1f2f813f0be390aa0f3df06b78f04">MCLK_APBCMASK_Type::PDEC_</a></div><div class="ttdeci">uint32_t PDEC_</div><div class="ttdef"><b>Definition:</b> <a href="component_2mclk_8h_source.html#l00368">mclk.h:368</a></div></div>
|
|
<div class="ttc" id="aunionMCLK__AHBMASK__Type_html_aa9661a9a60bd91a616c5367502bb4dee"><div class="ttname"><a href="unionMCLK__AHBMASK__Type.html#aa9661a9a60bd91a616c5367502bb4dee">MCLK_AHBMASK_Type::CAN0_</a></div><div class="ttdeci">uint32_t CAN0_</div><div class="ttdef"><b>Definition:</b> <a href="component_2mclk_8h_source.html#l00171">mclk.h:171</a></div></div>
|
|
<div class="ttc" id="aunionMCLK__APBDMASK__Type_html_ab090bc5d743ecfd0d6b02e88631ad554"><div class="ttname"><a href="unionMCLK__APBDMASK__Type.html#ab090bc5d743ecfd0d6b02e88631ad554">MCLK_APBDMASK_Type::DAC_</a></div><div class="ttdeci">uint32_t DAC_</div><div class="ttdef"><b>Definition:</b> <a href="component_2mclk_8h_source.html#l00424">mclk.h:424</a></div></div>
|
|
<div class="ttc" id="aunionMCLK__AHBMASK__Type_html_a6ba501218dba4d741bf7c74331231a4d"><div class="ttname"><a href="unionMCLK__AHBMASK__Type.html#a6ba501218dba4d741bf7c74331231a4d">MCLK_AHBMASK_Type::HPB2_</a></div><div class="ttdeci">uint32_t HPB2_</div><div class="ttdef"><b>Definition:</b> <a href="component_2mclk_8h_source.html#l00156">mclk.h:156</a></div></div>
|
|
<div class="ttc" id="aunionMCLK__AHBMASK__Type_html_ac6a6b46eb3ac9aa05df86b656b9ed838"><div class="ttname"><a href="unionMCLK__AHBMASK__Type.html#ac6a6b46eb3ac9aa05df86b656b9ed838">MCLK_AHBMASK_Type::QSPI_</a></div><div class="ttdeci">uint32_t QSPI_</div><div class="ttdef"><b>Definition:</b> <a href="component_2mclk_8h_source.html#l00167">mclk.h:167</a></div></div>
|
|
<div class="ttc" id="aunionMCLK__APBBMASK__Type_html_a25cab3e37f85299c717f7c1313cd55b2"><div class="ttname"><a href="unionMCLK__APBBMASK__Type.html#a25cab3e37f85299c717f7c1313cd55b2">MCLK_APBBMASK_Type::SERCOM2_</a></div><div class="ttdeci">uint32_t SERCOM2_</div><div class="ttdef"><b>Definition:</b> <a href="component_2mclk_8h_source.html#l00313">mclk.h:313</a></div></div>
|
|
<div class="ttc" id="aunionMCLK__APBDMASK__Type_html_ae9d35575171183f80289c422db82d10e"><div class="ttname"><a href="unionMCLK__APBDMASK__Type.html#ae9d35575171183f80289c422db82d10e">MCLK_APBDMASK_Type::ADC0_</a></div><div class="ttdeci">uint32_t ADC0_</div><div class="ttdef"><b>Definition:</b> <a href="component_2mclk_8h_source.html#l00422">mclk.h:422</a></div></div>
|
|
<div class="ttc" id="aunionMCLK__APBAMASK__Type_html_adfb207174d5176e76596e02d9a3ce2e7"><div class="ttname"><a href="unionMCLK__APBAMASK__Type.html#adfb207174d5176e76596e02d9a3ce2e7">MCLK_APBAMASK_Type::SERCOM0_</a></div><div class="ttdeci">uint32_t SERCOM0_</div><div class="ttdef"><b>Definition:</b> <a href="component_2mclk_8h_source.html#l00253">mclk.h:253</a></div></div>
|
|
<div class="ttc" id="aunionMCLK__APBAMASK__Type_html_a5e5c131efd3f523957200a120d22169e"><div class="ttname"><a href="unionMCLK__APBAMASK__Type.html#a5e5c131efd3f523957200a120d22169e">MCLK_APBAMASK_Type::WDT_</a></div><div class="ttdeci">uint32_t WDT_</div><div class="ttdef"><b>Definition:</b> <a href="component_2mclk_8h_source.html#l00249">mclk.h:249</a></div></div>
|
|
<div class="ttc" id="aunionMCLK__APBCMASK__Type_html_a131255f3c140e0b1f3d2a32a61d68900"><div class="ttname"><a href="unionMCLK__APBCMASK__Type.html#a131255f3c140e0b1f3d2a32a61d68900">MCLK_APBCMASK_Type::TC5_</a></div><div class="ttdeci">uint32_t TC5_</div><div class="ttdef"><b>Definition:</b> <a href="component_2mclk_8h_source.html#l00367">mclk.h:367</a></div></div>
|
|
<div class="ttc" id="aunionMCLK__AHBMASK__Type_html_a2ad0cb00d8d7da0e818772f43ceb8b2b"><div class="ttname"><a href="unionMCLK__AHBMASK__Type.html#a2ad0cb00d8d7da0e818772f43ceb8b2b">MCLK_AHBMASK_Type::CMCC_</a></div><div class="ttdeci">uint32_t CMCC_</div><div class="ttdef"><b>Definition:</b> <a href="component_2mclk_8h_source.html#l00162">mclk.h:162</a></div></div>
|
|
<div class="ttc" id="aunionMCLK__APBBMASK__Type_html_a1f430f1dfa2800830dc9a14249384175"><div class="ttname"><a href="unionMCLK__APBBMASK__Type.html#a1f430f1dfa2800830dc9a14249384175">MCLK_APBBMASK_Type::SERCOM3_</a></div><div class="ttdeci">uint32_t SERCOM3_</div><div class="ttdef"><b>Definition:</b> <a href="component_2mclk_8h_source.html#l00314">mclk.h:314</a></div></div>
|
|
<div class="ttc" id="aunionMCLK__APBCMASK__Type_html_aa42b0246e49395906f9a17270c94d853"><div class="ttname"><a href="unionMCLK__APBCMASK__Type.html#aa42b0246e49395906f9a17270c94d853">MCLK_APBCMASK_Type::TCC3_</a></div><div class="ttdeci">uint32_t TCC3_</div><div class="ttdef"><b>Definition:</b> <a href="component_2mclk_8h_source.html#l00365">mclk.h:365</a></div></div>
|
|
<!-- start footer part -->
|
|
<hr class="footer"/><address class="footer"><small>
|
|
Generated by <a href="http://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.8.20
|
|
</small></address>
|
|
</body>
|
|
</html>
|