You cannot select more than 25 topics
Topics must start with a letter or number, can include dashes ('-') and can be up to 35 characters long.
201 lines
21 KiB
HTML
201 lines
21 KiB
HTML
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
|
|
<html xmlns="http://www.w3.org/1999/xhtml">
|
|
<head>
|
|
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
|
|
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
|
|
<meta name="generator" content="Doxygen 1.8.20"/>
|
|
<meta name="viewport" content="width=device-width, initial-scale=1"/>
|
|
<title>SAME54P20A Test Project: Adc Struct Reference</title>
|
|
<link href="tabs.css" rel="stylesheet" type="text/css"/>
|
|
<script type="text/javascript" src="jquery.js"></script>
|
|
<script type="text/javascript" src="dynsections.js"></script>
|
|
<link href="search/search.css" rel="stylesheet" type="text/css"/>
|
|
<script type="text/javascript" src="search/searchdata.js"></script>
|
|
<script type="text/javascript" src="search/search.js"></script>
|
|
<link href="doxygen.css" rel="stylesheet" type="text/css" />
|
|
</head>
|
|
<body>
|
|
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
|
|
<div id="titlearea">
|
|
<table cellspacing="0" cellpadding="0">
|
|
<tbody>
|
|
<tr style="height: 56px;">
|
|
<td id="projectalign" style="padding-left: 0.5em;">
|
|
<div id="projectname">SAME54P20A Test Project
|
|
</div>
|
|
</td>
|
|
</tr>
|
|
</tbody>
|
|
</table>
|
|
</div>
|
|
<!-- end header part -->
|
|
<!-- Generated by Doxygen 1.8.20 -->
|
|
<script type="text/javascript">
|
|
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&dn=gpl-2.0.txt GPL-v2 */
|
|
var searchBox = new SearchBox("searchBox", "search",false,'Search');
|
|
/* @license-end */
|
|
</script>
|
|
<script type="text/javascript" src="menudata.js"></script>
|
|
<script type="text/javascript" src="menu.js"></script>
|
|
<script type="text/javascript">
|
|
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&dn=gpl-2.0.txt GPL-v2 */
|
|
$(function() {
|
|
initMenu('',true,false,'search.php','Search');
|
|
$(document).ready(function() { init_search(); });
|
|
});
|
|
/* @license-end */</script>
|
|
<div id="main-nav"></div>
|
|
<!-- window showing the filter options -->
|
|
<div id="MSearchSelectWindow"
|
|
onmouseover="return searchBox.OnSearchSelectShow()"
|
|
onmouseout="return searchBox.OnSearchSelectHide()"
|
|
onkeydown="return searchBox.OnSearchSelectKey(event)">
|
|
</div>
|
|
|
|
<!-- iframe showing the search results (closed by default) -->
|
|
<div id="MSearchResultsWindow">
|
|
<iframe src="javascript:void(0)" frameborder="0"
|
|
name="MSearchResults" id="MSearchResults">
|
|
</iframe>
|
|
</div>
|
|
|
|
</div><!-- top -->
|
|
<div class="header">
|
|
<div class="summary">
|
|
<a href="#pub-attribs">Data Fields</a> </div>
|
|
<div class="headertitle">
|
|
<div class="title">Adc Struct Reference</div> </div>
|
|
</div><!--header-->
|
|
<div class="contents">
|
|
|
|
<p>ADC hardware registers.
|
|
<a href="structAdc.html#details">More...</a></p>
|
|
|
|
<p><code>#include <<a class="el" href="adc_8h_source.html">adc.h</a>></code></p>
|
|
<table class="memberdecls">
|
|
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
|
|
Data Fields</h2></td></tr>
|
|
<tr class="memitem:ab3df0d5e21bc31d52cd54efb82840a84"><td class="memItemLeft" align="right" valign="top"><a id="ab3df0d5e21bc31d52cd54efb82840a84"></a>
|
|
__IO <a class="el" href="unionADC__CTRLA__Type.html">ADC_CTRLA_Type</a> </td><td class="memItemRight" valign="bottom"><a class="el" href="structAdc.html#ab3df0d5e21bc31d52cd54efb82840a84">CTRLA</a></td></tr>
|
|
<tr class="memdesc:ab3df0d5e21bc31d52cd54efb82840a84"><td class="mdescLeft"> </td><td class="mdescRight">Offset: 0x00 (R/W 16) Control A. <br /></td></tr>
|
|
<tr class="separator:ab3df0d5e21bc31d52cd54efb82840a84"><td class="memSeparator" colspan="2"> </td></tr>
|
|
<tr class="memitem:a09f9dfbbadbc51a36cf4f8c0fcb41e35"><td class="memItemLeft" align="right" valign="top"><a id="a09f9dfbbadbc51a36cf4f8c0fcb41e35"></a>
|
|
__IO <a class="el" href="unionADC__EVCTRL__Type.html">ADC_EVCTRL_Type</a> </td><td class="memItemRight" valign="bottom"><a class="el" href="structAdc.html#a09f9dfbbadbc51a36cf4f8c0fcb41e35">EVCTRL</a></td></tr>
|
|
<tr class="memdesc:a09f9dfbbadbc51a36cf4f8c0fcb41e35"><td class="mdescLeft"> </td><td class="mdescRight">Offset: 0x02 (R/W 8) Event Control. <br /></td></tr>
|
|
<tr class="separator:a09f9dfbbadbc51a36cf4f8c0fcb41e35"><td class="memSeparator" colspan="2"> </td></tr>
|
|
<tr class="memitem:ae3f7609f4dc353ead03e7705d657a32b"><td class="memItemLeft" align="right" valign="top"><a id="ae3f7609f4dc353ead03e7705d657a32b"></a>
|
|
__IO <a class="el" href="unionADC__DBGCTRL__Type.html">ADC_DBGCTRL_Type</a> </td><td class="memItemRight" valign="bottom"><a class="el" href="structAdc.html#ae3f7609f4dc353ead03e7705d657a32b">DBGCTRL</a></td></tr>
|
|
<tr class="memdesc:ae3f7609f4dc353ead03e7705d657a32b"><td class="mdescLeft"> </td><td class="mdescRight">Offset: 0x03 (R/W 8) Debug Control. <br /></td></tr>
|
|
<tr class="separator:ae3f7609f4dc353ead03e7705d657a32b"><td class="memSeparator" colspan="2"> </td></tr>
|
|
<tr class="memitem:a1ad090f498e2ce3d2b6e7b86931a0c7a"><td class="memItemLeft" align="right" valign="top"><a id="a1ad090f498e2ce3d2b6e7b86931a0c7a"></a>
|
|
__IO <a class="el" href="unionADC__INPUTCTRL__Type.html">ADC_INPUTCTRL_Type</a> </td><td class="memItemRight" valign="bottom"><a class="el" href="structAdc.html#a1ad090f498e2ce3d2b6e7b86931a0c7a">INPUTCTRL</a></td></tr>
|
|
<tr class="memdesc:a1ad090f498e2ce3d2b6e7b86931a0c7a"><td class="mdescLeft"> </td><td class="mdescRight">Offset: 0x04 (R/W 16) Input Control. <br /></td></tr>
|
|
<tr class="separator:a1ad090f498e2ce3d2b6e7b86931a0c7a"><td class="memSeparator" colspan="2"> </td></tr>
|
|
<tr class="memitem:a8c7b4543b3b320cbe078bd58fb7df93c"><td class="memItemLeft" align="right" valign="top"><a id="a8c7b4543b3b320cbe078bd58fb7df93c"></a>
|
|
__IO <a class="el" href="unionADC__CTRLB__Type.html">ADC_CTRLB_Type</a> </td><td class="memItemRight" valign="bottom"><a class="el" href="structAdc.html#a8c7b4543b3b320cbe078bd58fb7df93c">CTRLB</a></td></tr>
|
|
<tr class="memdesc:a8c7b4543b3b320cbe078bd58fb7df93c"><td class="mdescLeft"> </td><td class="mdescRight">Offset: 0x06 (R/W 16) Control B. <br /></td></tr>
|
|
<tr class="separator:a8c7b4543b3b320cbe078bd58fb7df93c"><td class="memSeparator" colspan="2"> </td></tr>
|
|
<tr class="memitem:a2ad691325acf2f381dda3f3dd66096b5"><td class="memItemLeft" align="right" valign="top"><a id="a2ad691325acf2f381dda3f3dd66096b5"></a>
|
|
__IO <a class="el" href="unionADC__REFCTRL__Type.html">ADC_REFCTRL_Type</a> </td><td class="memItemRight" valign="bottom"><a class="el" href="structAdc.html#a2ad691325acf2f381dda3f3dd66096b5">REFCTRL</a></td></tr>
|
|
<tr class="memdesc:a2ad691325acf2f381dda3f3dd66096b5"><td class="mdescLeft"> </td><td class="mdescRight">Offset: 0x08 (R/W 8) Reference Control. <br /></td></tr>
|
|
<tr class="separator:a2ad691325acf2f381dda3f3dd66096b5"><td class="memSeparator" colspan="2"> </td></tr>
|
|
<tr class="memitem:a85c037d008568e6e63f810f70652737c"><td class="memItemLeft" align="right" valign="top"><a id="a85c037d008568e6e63f810f70652737c"></a>
|
|
<a class="el" href="same54n19a_8h.html#a0d957f1433aaf5d70e4dc2b68288442d">RoReg8</a> </td><td class="memItemRight" valign="bottom"><b>Reserved1</b> [0x1]</td></tr>
|
|
<tr class="separator:a85c037d008568e6e63f810f70652737c"><td class="memSeparator" colspan="2"> </td></tr>
|
|
<tr class="memitem:a39cd0bd31779c0c1c5d3c4e058105a57"><td class="memItemLeft" align="right" valign="top"><a id="a39cd0bd31779c0c1c5d3c4e058105a57"></a>
|
|
__IO <a class="el" href="unionADC__AVGCTRL__Type.html">ADC_AVGCTRL_Type</a> </td><td class="memItemRight" valign="bottom"><a class="el" href="structAdc.html#a39cd0bd31779c0c1c5d3c4e058105a57">AVGCTRL</a></td></tr>
|
|
<tr class="memdesc:a39cd0bd31779c0c1c5d3c4e058105a57"><td class="mdescLeft"> </td><td class="mdescRight">Offset: 0x0A (R/W 8) Average Control. <br /></td></tr>
|
|
<tr class="separator:a39cd0bd31779c0c1c5d3c4e058105a57"><td class="memSeparator" colspan="2"> </td></tr>
|
|
<tr class="memitem:a18d68f2b4bae9ac3eefb839029c1bc84"><td class="memItemLeft" align="right" valign="top"><a id="a18d68f2b4bae9ac3eefb839029c1bc84"></a>
|
|
__IO <a class="el" href="unionADC__SAMPCTRL__Type.html">ADC_SAMPCTRL_Type</a> </td><td class="memItemRight" valign="bottom"><a class="el" href="structAdc.html#a18d68f2b4bae9ac3eefb839029c1bc84">SAMPCTRL</a></td></tr>
|
|
<tr class="memdesc:a18d68f2b4bae9ac3eefb839029c1bc84"><td class="mdescLeft"> </td><td class="mdescRight">Offset: 0x0B (R/W 8) Sample Time Control. <br /></td></tr>
|
|
<tr class="separator:a18d68f2b4bae9ac3eefb839029c1bc84"><td class="memSeparator" colspan="2"> </td></tr>
|
|
<tr class="memitem:a8a6d9b6cf625bd8af5f6ad59ad484b73"><td class="memItemLeft" align="right" valign="top"><a id="a8a6d9b6cf625bd8af5f6ad59ad484b73"></a>
|
|
__IO <a class="el" href="unionADC__WINLT__Type.html">ADC_WINLT_Type</a> </td><td class="memItemRight" valign="bottom"><a class="el" href="structAdc.html#a8a6d9b6cf625bd8af5f6ad59ad484b73">WINLT</a></td></tr>
|
|
<tr class="memdesc:a8a6d9b6cf625bd8af5f6ad59ad484b73"><td class="mdescLeft"> </td><td class="mdescRight">Offset: 0x0C (R/W 16) Window Monitor Lower Threshold. <br /></td></tr>
|
|
<tr class="separator:a8a6d9b6cf625bd8af5f6ad59ad484b73"><td class="memSeparator" colspan="2"> </td></tr>
|
|
<tr class="memitem:a486eb898066a8e9203b368556372a92d"><td class="memItemLeft" align="right" valign="top"><a id="a486eb898066a8e9203b368556372a92d"></a>
|
|
__IO <a class="el" href="unionADC__WINUT__Type.html">ADC_WINUT_Type</a> </td><td class="memItemRight" valign="bottom"><a class="el" href="structAdc.html#a486eb898066a8e9203b368556372a92d">WINUT</a></td></tr>
|
|
<tr class="memdesc:a486eb898066a8e9203b368556372a92d"><td class="mdescLeft"> </td><td class="mdescRight">Offset: 0x0E (R/W 16) Window Monitor Upper Threshold. <br /></td></tr>
|
|
<tr class="separator:a486eb898066a8e9203b368556372a92d"><td class="memSeparator" colspan="2"> </td></tr>
|
|
<tr class="memitem:a25c34c42fd09b099541c05b244f4acc5"><td class="memItemLeft" align="right" valign="top"><a id="a25c34c42fd09b099541c05b244f4acc5"></a>
|
|
__IO <a class="el" href="unionADC__GAINCORR__Type.html">ADC_GAINCORR_Type</a> </td><td class="memItemRight" valign="bottom"><a class="el" href="structAdc.html#a25c34c42fd09b099541c05b244f4acc5">GAINCORR</a></td></tr>
|
|
<tr class="memdesc:a25c34c42fd09b099541c05b244f4acc5"><td class="mdescLeft"> </td><td class="mdescRight">Offset: 0x10 (R/W 16) Gain Correction. <br /></td></tr>
|
|
<tr class="separator:a25c34c42fd09b099541c05b244f4acc5"><td class="memSeparator" colspan="2"> </td></tr>
|
|
<tr class="memitem:a797f96e8f37446dace23eeafbf3cf3b5"><td class="memItemLeft" align="right" valign="top"><a id="a797f96e8f37446dace23eeafbf3cf3b5"></a>
|
|
__IO <a class="el" href="unionADC__OFFSETCORR__Type.html">ADC_OFFSETCORR_Type</a> </td><td class="memItemRight" valign="bottom"><a class="el" href="structAdc.html#a797f96e8f37446dace23eeafbf3cf3b5">OFFSETCORR</a></td></tr>
|
|
<tr class="memdesc:a797f96e8f37446dace23eeafbf3cf3b5"><td class="mdescLeft"> </td><td class="mdescRight">Offset: 0x12 (R/W 16) Offset Correction. <br /></td></tr>
|
|
<tr class="separator:a797f96e8f37446dace23eeafbf3cf3b5"><td class="memSeparator" colspan="2"> </td></tr>
|
|
<tr class="memitem:ad3f43aead8dc3b79cb34f4afb5ccdecc"><td class="memItemLeft" align="right" valign="top"><a id="ad3f43aead8dc3b79cb34f4afb5ccdecc"></a>
|
|
__IO <a class="el" href="unionADC__SWTRIG__Type.html">ADC_SWTRIG_Type</a> </td><td class="memItemRight" valign="bottom"><a class="el" href="structAdc.html#ad3f43aead8dc3b79cb34f4afb5ccdecc">SWTRIG</a></td></tr>
|
|
<tr class="memdesc:ad3f43aead8dc3b79cb34f4afb5ccdecc"><td class="mdescLeft"> </td><td class="mdescRight">Offset: 0x14 (R/W 8) Software Trigger. <br /></td></tr>
|
|
<tr class="separator:ad3f43aead8dc3b79cb34f4afb5ccdecc"><td class="memSeparator" colspan="2"> </td></tr>
|
|
<tr class="memitem:a7a8c0ccfb26b7e4312944d2c19b3e4ab"><td class="memItemLeft" align="right" valign="top"><a id="a7a8c0ccfb26b7e4312944d2c19b3e4ab"></a>
|
|
<a class="el" href="same54n19a_8h.html#a0d957f1433aaf5d70e4dc2b68288442d">RoReg8</a> </td><td class="memItemRight" valign="bottom"><b>Reserved2</b> [0x17]</td></tr>
|
|
<tr class="separator:a7a8c0ccfb26b7e4312944d2c19b3e4ab"><td class="memSeparator" colspan="2"> </td></tr>
|
|
<tr class="memitem:a81adb67cdacbd126e0a65f1b555f0221"><td class="memItemLeft" align="right" valign="top"><a id="a81adb67cdacbd126e0a65f1b555f0221"></a>
|
|
__IO <a class="el" href="unionADC__INTENCLR__Type.html">ADC_INTENCLR_Type</a> </td><td class="memItemRight" valign="bottom"><a class="el" href="structAdc.html#a81adb67cdacbd126e0a65f1b555f0221">INTENCLR</a></td></tr>
|
|
<tr class="memdesc:a81adb67cdacbd126e0a65f1b555f0221"><td class="mdescLeft"> </td><td class="mdescRight">Offset: 0x2C (R/W 8) Interrupt Enable Clear. <br /></td></tr>
|
|
<tr class="separator:a81adb67cdacbd126e0a65f1b555f0221"><td class="memSeparator" colspan="2"> </td></tr>
|
|
<tr class="memitem:a07ae3a5472859656c92b6aaeda6849de"><td class="memItemLeft" align="right" valign="top"><a id="a07ae3a5472859656c92b6aaeda6849de"></a>
|
|
__IO <a class="el" href="unionADC__INTENSET__Type.html">ADC_INTENSET_Type</a> </td><td class="memItemRight" valign="bottom"><a class="el" href="structAdc.html#a07ae3a5472859656c92b6aaeda6849de">INTENSET</a></td></tr>
|
|
<tr class="memdesc:a07ae3a5472859656c92b6aaeda6849de"><td class="mdescLeft"> </td><td class="mdescRight">Offset: 0x2D (R/W 8) Interrupt Enable Set. <br /></td></tr>
|
|
<tr class="separator:a07ae3a5472859656c92b6aaeda6849de"><td class="memSeparator" colspan="2"> </td></tr>
|
|
<tr class="memitem:a1b221db015a728adf157f6d130967476"><td class="memItemLeft" align="right" valign="top"><a id="a1b221db015a728adf157f6d130967476"></a>
|
|
__IO <a class="el" href="unionADC__INTFLAG__Type.html">ADC_INTFLAG_Type</a> </td><td class="memItemRight" valign="bottom"><a class="el" href="structAdc.html#a1b221db015a728adf157f6d130967476">INTFLAG</a></td></tr>
|
|
<tr class="memdesc:a1b221db015a728adf157f6d130967476"><td class="mdescLeft"> </td><td class="mdescRight">Offset: 0x2E (R/W 8) Interrupt Flag Status and Clear. <br /></td></tr>
|
|
<tr class="separator:a1b221db015a728adf157f6d130967476"><td class="memSeparator" colspan="2"> </td></tr>
|
|
<tr class="memitem:ac60094eae1e60edc4aa579c498c33018"><td class="memItemLeft" align="right" valign="top"><a id="ac60094eae1e60edc4aa579c498c33018"></a>
|
|
__I <a class="el" href="unionADC__STATUS__Type.html">ADC_STATUS_Type</a> </td><td class="memItemRight" valign="bottom"><a class="el" href="structAdc.html#ac60094eae1e60edc4aa579c498c33018">STATUS</a></td></tr>
|
|
<tr class="memdesc:ac60094eae1e60edc4aa579c498c33018"><td class="mdescLeft"> </td><td class="mdescRight">Offset: 0x2F (R/ 8) Status. <br /></td></tr>
|
|
<tr class="separator:ac60094eae1e60edc4aa579c498c33018"><td class="memSeparator" colspan="2"> </td></tr>
|
|
<tr class="memitem:ad098ce6ae8d280745ac9d61d46e8a71b"><td class="memItemLeft" align="right" valign="top"><a id="ad098ce6ae8d280745ac9d61d46e8a71b"></a>
|
|
__I <a class="el" href="unionADC__SYNCBUSY__Type.html">ADC_SYNCBUSY_Type</a> </td><td class="memItemRight" valign="bottom"><a class="el" href="structAdc.html#ad098ce6ae8d280745ac9d61d46e8a71b">SYNCBUSY</a></td></tr>
|
|
<tr class="memdesc:ad098ce6ae8d280745ac9d61d46e8a71b"><td class="mdescLeft"> </td><td class="mdescRight">Offset: 0x30 (R/ 32) Synchronization Busy. <br /></td></tr>
|
|
<tr class="separator:ad098ce6ae8d280745ac9d61d46e8a71b"><td class="memSeparator" colspan="2"> </td></tr>
|
|
<tr class="memitem:a68d33f8d08888fa6f2a403e0e99386f8"><td class="memItemLeft" align="right" valign="top"><a id="a68d33f8d08888fa6f2a403e0e99386f8"></a>
|
|
__O <a class="el" href="unionADC__DSEQDATA__Type.html">ADC_DSEQDATA_Type</a> </td><td class="memItemRight" valign="bottom"><a class="el" href="structAdc.html#a68d33f8d08888fa6f2a403e0e99386f8">DSEQDATA</a></td></tr>
|
|
<tr class="memdesc:a68d33f8d08888fa6f2a403e0e99386f8"><td class="mdescLeft"> </td><td class="mdescRight">Offset: 0x34 ( /W 32) DMA Sequencial Data. <br /></td></tr>
|
|
<tr class="separator:a68d33f8d08888fa6f2a403e0e99386f8"><td class="memSeparator" colspan="2"> </td></tr>
|
|
<tr class="memitem:aaedb7034710294b81241e0493184a587"><td class="memItemLeft" align="right" valign="top"><a id="aaedb7034710294b81241e0493184a587"></a>
|
|
__IO <a class="el" href="unionADC__DSEQCTRL__Type.html">ADC_DSEQCTRL_Type</a> </td><td class="memItemRight" valign="bottom"><a class="el" href="structAdc.html#aaedb7034710294b81241e0493184a587">DSEQCTRL</a></td></tr>
|
|
<tr class="memdesc:aaedb7034710294b81241e0493184a587"><td class="mdescLeft"> </td><td class="mdescRight">Offset: 0x38 (R/W 32) DMA Sequential Control. <br /></td></tr>
|
|
<tr class="separator:aaedb7034710294b81241e0493184a587"><td class="memSeparator" colspan="2"> </td></tr>
|
|
<tr class="memitem:aa7607ca01006c2c3774f455da1f53459"><td class="memItemLeft" align="right" valign="top"><a id="aa7607ca01006c2c3774f455da1f53459"></a>
|
|
__I <a class="el" href="unionADC__DSEQSTAT__Type.html">ADC_DSEQSTAT_Type</a> </td><td class="memItemRight" valign="bottom"><a class="el" href="structAdc.html#aa7607ca01006c2c3774f455da1f53459">DSEQSTAT</a></td></tr>
|
|
<tr class="memdesc:aa7607ca01006c2c3774f455da1f53459"><td class="mdescLeft"> </td><td class="mdescRight">Offset: 0x3C (R/ 32) DMA Sequencial Status. <br /></td></tr>
|
|
<tr class="separator:aa7607ca01006c2c3774f455da1f53459"><td class="memSeparator" colspan="2"> </td></tr>
|
|
<tr class="memitem:a04ab9cba3b770ef91a881a4b199b5da0"><td class="memItemLeft" align="right" valign="top"><a id="a04ab9cba3b770ef91a881a4b199b5da0"></a>
|
|
__I <a class="el" href="unionADC__RESULT__Type.html">ADC_RESULT_Type</a> </td><td class="memItemRight" valign="bottom"><a class="el" href="structAdc.html#a04ab9cba3b770ef91a881a4b199b5da0">RESULT</a></td></tr>
|
|
<tr class="memdesc:a04ab9cba3b770ef91a881a4b199b5da0"><td class="mdescLeft"> </td><td class="mdescRight">Offset: 0x40 (R/ 16) Result Conversion Value. <br /></td></tr>
|
|
<tr class="separator:a04ab9cba3b770ef91a881a4b199b5da0"><td class="memSeparator" colspan="2"> </td></tr>
|
|
<tr class="memitem:ae497d11fcf150bd96a913390e4ccf42d"><td class="memItemLeft" align="right" valign="top"><a id="ae497d11fcf150bd96a913390e4ccf42d"></a>
|
|
<a class="el" href="same54n19a_8h.html#a0d957f1433aaf5d70e4dc2b68288442d">RoReg8</a> </td><td class="memItemRight" valign="bottom"><b>Reserved3</b> [0x2]</td></tr>
|
|
<tr class="separator:ae497d11fcf150bd96a913390e4ccf42d"><td class="memSeparator" colspan="2"> </td></tr>
|
|
<tr class="memitem:a6cd66420808d57fe1a3cdb70751793ee"><td class="memItemLeft" align="right" valign="top"><a id="a6cd66420808d57fe1a3cdb70751793ee"></a>
|
|
__I <a class="el" href="unionADC__RESS__Type.html">ADC_RESS_Type</a> </td><td class="memItemRight" valign="bottom"><a class="el" href="structAdc.html#a6cd66420808d57fe1a3cdb70751793ee">RESS</a></td></tr>
|
|
<tr class="memdesc:a6cd66420808d57fe1a3cdb70751793ee"><td class="mdescLeft"> </td><td class="mdescRight">Offset: 0x44 (R/ 16) Last Sample Result. <br /></td></tr>
|
|
<tr class="separator:a6cd66420808d57fe1a3cdb70751793ee"><td class="memSeparator" colspan="2"> </td></tr>
|
|
<tr class="memitem:a8c63c2cebe7c8c18ed3d1c955c3f1e5c"><td class="memItemLeft" align="right" valign="top"><a id="a8c63c2cebe7c8c18ed3d1c955c3f1e5c"></a>
|
|
<a class="el" href="same54n19a_8h.html#a0d957f1433aaf5d70e4dc2b68288442d">RoReg8</a> </td><td class="memItemRight" valign="bottom"><b>Reserved4</b> [0x2]</td></tr>
|
|
<tr class="separator:a8c63c2cebe7c8c18ed3d1c955c3f1e5c"><td class="memSeparator" colspan="2"> </td></tr>
|
|
<tr class="memitem:a1b5d65ffe6930f10d52dce97958a8fd8"><td class="memItemLeft" align="right" valign="top"><a id="a1b5d65ffe6930f10d52dce97958a8fd8"></a>
|
|
__IO <a class="el" href="unionADC__CALIB__Type.html">ADC_CALIB_Type</a> </td><td class="memItemRight" valign="bottom"><a class="el" href="structAdc.html#a1b5d65ffe6930f10d52dce97958a8fd8">CALIB</a></td></tr>
|
|
<tr class="memdesc:a1b5d65ffe6930f10d52dce97958a8fd8"><td class="mdescLeft"> </td><td class="mdescRight">Offset: 0x48 (R/W 16) Calibration. <br /></td></tr>
|
|
<tr class="separator:a1b5d65ffe6930f10d52dce97958a8fd8"><td class="memSeparator" colspan="2"> </td></tr>
|
|
</table>
|
|
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
|
|
<div class="textblock"><p>ADC hardware registers. </p>
|
|
|
|
<p class="definition">Definition at line <a class="el" href="adc_8h_source.html#l00837">837</a> of file <a class="el" href="adc_8h_source.html">adc.h</a>.</p>
|
|
</div><hr/>The documentation for this struct was generated from the following file:<ul>
|
|
<li>/storage/Shared/Documents/Projects/ePenguin/ePenguin-Software-Framework/arch/arm/SAME54/SAME54A/mcu/inc/component/<a class="el" href="adc_8h_source.html">adc.h</a></li>
|
|
</ul>
|
|
</div><!-- contents -->
|
|
<!-- start footer part -->
|
|
<hr class="footer"/><address class="footer"><small>
|
|
Generated by <a href="http://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.8.20
|
|
</small></address>
|
|
</body>
|
|
</html>
|