SAME54P20A Test Project
Data Fields
SercomSpi Struct Reference

SERCOM_SPI hardware registers. More...

#include <sercom.h>

Data Fields

__IO SERCOM_SPI_CTRLA_Type CTRLA
 Offset: 0x00 (R/W 32) SPI Control A.
 
__IO SERCOM_SPI_CTRLB_Type CTRLB
 Offset: 0x04 (R/W 32) SPI Control B.
 
__IO SERCOM_SPI_CTRLC_Type CTRLC
 Offset: 0x08 (R/W 32) SPI Control C.
 
__IO SERCOM_SPI_BAUD_Type BAUD
 Offset: 0x0C (R/W 8) SPI Baud Rate.
 
RoReg8 Reserved1 [0x7]
 
__IO SERCOM_SPI_INTENCLR_Type INTENCLR
 Offset: 0x14 (R/W 8) SPI Interrupt Enable Clear.
 
RoReg8 Reserved2 [0x1]
 
__IO SERCOM_SPI_INTENSET_Type INTENSET
 Offset: 0x16 (R/W 8) SPI Interrupt Enable Set.
 
RoReg8 Reserved3 [0x1]
 
__IO SERCOM_SPI_INTFLAG_Type INTFLAG
 Offset: 0x18 (R/W 8) SPI Interrupt Flag Status and Clear.
 
RoReg8 Reserved4 [0x1]
 
__IO SERCOM_SPI_STATUS_Type STATUS
 Offset: 0x1A (R/W 16) SPI Status.
 
__I SERCOM_SPI_SYNCBUSY_Type SYNCBUSY
 Offset: 0x1C (R/ 32) SPI Synchronization Busy.
 
RoReg8 Reserved5 [0x2]
 
__IO SERCOM_SPI_LENGTH_Type LENGTH
 Offset: 0x22 (R/W 16) SPI Length.
 
__IO SERCOM_SPI_ADDR_Type ADDR
 Offset: 0x24 (R/W 32) SPI Address.
 
__IO SERCOM_SPI_DATA_Type DATA
 Offset: 0x28 (R/W 32) SPI Data.
 
RoReg8 Reserved6 [0x4]
 
__IO SERCOM_SPI_DBGCTRL_Type DBGCTRL
 Offset: 0x30 (R/W 8) SPI Debug Control.
 

Detailed Description

SERCOM_SPI hardware registers.

Definition at line 1619 of file sercom.h.


The documentation for this struct was generated from the following file: