You cannot select more than 25 topics
Topics must start with a letter or number, can include dashes ('-') and can be up to 35 characters long.
452 lines
22 KiB
HTML
452 lines
22 KiB
HTML
4 years ago
|
<!DOCTYPE html PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN" "http://www.w3.org/TR/html4/loose.dtd">
|
||
|
|
<html>
|
||
|
|
<!-- Copyright (C) 1988-2018 Free Software Foundation, Inc.
|
||
|
|
|
||
|
|
Permission is granted to copy, distribute and/or modify this document
|
||
|
|
under the terms of the GNU Free Documentation License, Version 1.3 or
|
||
|
|
any later version published by the Free Software Foundation; with the
|
||
|
|
Invariant Sections being "Funding Free Software", the Front-Cover
|
||
|
|
Texts being (a) (see below), and with the Back-Cover Texts being (b)
|
||
|
|
(see below). A copy of the license is included in the section entitled
|
||
|
|
"GNU Free Documentation License".
|
||
|
|
|
||
|
|
(a) The FSF's Front-Cover Text is:
|
||
|
|
|
||
|
|
A GNU Manual
|
||
|
|
|
||
|
|
(b) The FSF's Back-Cover Text is:
|
||
|
|
|
||
|
|
You have freedom to copy and modify this GNU Manual, like GNU
|
||
|
|
software. Copies published by the Free Software Foundation raise
|
||
|
|
funds for GNU development. -->
|
||
|
|
<!-- Created by GNU Texinfo 6.4, http://www.gnu.org/software/texinfo/ -->
|
||
|
|
<head>
|
||
|
|
<title>AArch64 Options (Using the GNU Compiler Collection (GCC))</title>
|
||
|
|
|
||
|
|
<meta name="description" content="AArch64 Options (Using the GNU Compiler Collection (GCC))">
|
||
|
|
<meta name="keywords" content="AArch64 Options (Using the GNU Compiler Collection (GCC))">
|
||
|
|
<meta name="resource-type" content="document">
|
||
|
|
<meta name="distribution" content="global">
|
||
|
|
<meta name="Generator" content="makeinfo">
|
||
|
|
<meta http-equiv="Content-Type" content="text/html; charset=utf-8">
|
||
|
|
<link href="index.html#Top" rel="start" title="Top">
|
||
|
|
<link href="Option-Index.html#Option-Index" rel="index" title="Option Index">
|
||
|
|
<link href="index.html#SEC_Contents" rel="contents" title="Table of Contents">
|
||
|
|
<link href="Submodel-Options.html#Submodel-Options" rel="up" title="Submodel Options">
|
||
|
|
<link href="Adapteva-Epiphany-Options.html#Adapteva-Epiphany-Options" rel="next" title="Adapteva Epiphany Options">
|
||
|
|
<link href="Submodel-Options.html#Submodel-Options" rel="prev" title="Submodel Options">
|
||
|
|
<style type="text/css">
|
||
|
|
<!--
|
||
|
|
a.summary-letter {text-decoration: none}
|
||
|
|
blockquote.indentedblock {margin-right: 0em}
|
||
|
|
blockquote.smallindentedblock {margin-right: 0em; font-size: smaller}
|
||
|
|
blockquote.smallquotation {font-size: smaller}
|
||
|
|
div.display {margin-left: 3.2em}
|
||
|
|
div.example {margin-left: 3.2em}
|
||
|
|
div.lisp {margin-left: 3.2em}
|
||
|
|
div.smalldisplay {margin-left: 3.2em}
|
||
|
|
div.smallexample {margin-left: 3.2em}
|
||
|
|
div.smalllisp {margin-left: 3.2em}
|
||
|
|
kbd {font-style: oblique}
|
||
|
|
pre.display {font-family: inherit}
|
||
|
|
pre.format {font-family: inherit}
|
||
|
|
pre.menu-comment {font-family: serif}
|
||
|
|
pre.menu-preformatted {font-family: serif}
|
||
|
|
pre.smalldisplay {font-family: inherit; font-size: smaller}
|
||
|
|
pre.smallexample {font-size: smaller}
|
||
|
|
pre.smallformat {font-family: inherit; font-size: smaller}
|
||
|
|
pre.smalllisp {font-size: smaller}
|
||
|
|
span.nolinebreak {white-space: nowrap}
|
||
|
|
span.roman {font-family: initial; font-weight: normal}
|
||
|
|
span.sansserif {font-family: sans-serif; font-weight: normal}
|
||
|
|
ul.no-bullet {list-style: none}
|
||
|
|
-->
|
||
|
|
</style>
|
||
|
|
|
||
|
|
|
||
|
|
</head>
|
||
|
|
|
||
|
|
<body lang="en">
|
||
|
|
<a name="AArch64-Options"></a>
|
||
|
|
<div class="header">
|
||
|
|
<p>
|
||
|
|
Next: <a href="Adapteva-Epiphany-Options.html#Adapteva-Epiphany-Options" accesskey="n" rel="next">Adapteva Epiphany Options</a>, Up: <a href="Submodel-Options.html#Submodel-Options" accesskey="u" rel="up">Submodel Options</a> [<a href="index.html#SEC_Contents" title="Table of contents" rel="contents">Contents</a>][<a href="Option-Index.html#Option-Index" title="Index" rel="index">Index</a>]</p>
|
||
|
|
</div>
|
||
|
|
<hr>
|
||
|
|
<a name="AArch64-Options-1"></a>
|
||
|
|
<h4 class="subsection">3.18.1 AArch64 Options</h4>
|
||
|
|
<a name="index-AArch64-Options"></a>
|
||
|
|
|
||
|
|
<p>These options are defined for AArch64 implementations:
|
||
|
|
</p>
|
||
|
|
<dl compact="compact">
|
||
|
|
<dt><code>-mabi=<var>name</var></code></dt>
|
||
|
|
<dd><a name="index-mabi"></a>
|
||
|
|
<p>Generate code for the specified data model. Permissible values
|
||
|
|
are ‘<samp>ilp32</samp>’ for SysV-like data model where int, long int and pointers
|
||
|
|
are 32 bits, and ‘<samp>lp64</samp>’ for SysV-like data model where int is 32 bits,
|
||
|
|
but long int and pointers are 64 bits.
|
||
|
|
</p>
|
||
|
|
<p>The default depends on the specific target configuration. Note that
|
||
|
|
the LP64 and ILP32 ABIs are not link-compatible; you must compile your
|
||
|
|
entire program with the same ABI, and link with a compatible set of libraries.
|
||
|
|
</p>
|
||
|
|
</dd>
|
||
|
|
<dt><code>-mbig-endian</code></dt>
|
||
|
|
<dd><a name="index-mbig_002dendian"></a>
|
||
|
|
<p>Generate big-endian code. This is the default when GCC is configured for an
|
||
|
|
‘<samp>aarch64_be-*-*</samp>’ target.
|
||
|
|
</p>
|
||
|
|
</dd>
|
||
|
|
<dt><code>-mgeneral-regs-only</code></dt>
|
||
|
|
<dd><a name="index-mgeneral_002dregs_002donly"></a>
|
||
|
|
<p>Generate code which uses only the general-purpose registers. This will prevent
|
||
|
|
the compiler from using floating-point and Advanced SIMD registers but will not
|
||
|
|
impose any restrictions on the assembler.
|
||
|
|
</p>
|
||
|
|
</dd>
|
||
|
|
<dt><code>-mlittle-endian</code></dt>
|
||
|
|
<dd><a name="index-mlittle_002dendian"></a>
|
||
|
|
<p>Generate little-endian code. This is the default when GCC is configured for an
|
||
|
|
‘<samp>aarch64-*-*</samp>’ but not an ‘<samp>aarch64_be-*-*</samp>’ target.
|
||
|
|
</p>
|
||
|
|
</dd>
|
||
|
|
<dt><code>-mcmodel=tiny</code></dt>
|
||
|
|
<dd><a name="index-mcmodel_003dtiny"></a>
|
||
|
|
<p>Generate code for the tiny code model. The program and its statically defined
|
||
|
|
symbols must be within 1MB of each other. Programs can be statically or
|
||
|
|
dynamically linked.
|
||
|
|
</p>
|
||
|
|
</dd>
|
||
|
|
<dt><code>-mcmodel=small</code></dt>
|
||
|
|
<dd><a name="index-mcmodel_003dsmall"></a>
|
||
|
|
<p>Generate code for the small code model. The program and its statically defined
|
||
|
|
symbols must be within 4GB of each other. Programs can be statically or
|
||
|
|
dynamically linked. This is the default code model.
|
||
|
|
</p>
|
||
|
|
</dd>
|
||
|
|
<dt><code>-mcmodel=large</code></dt>
|
||
|
|
<dd><a name="index-mcmodel_003dlarge"></a>
|
||
|
|
<p>Generate code for the large code model. This makes no assumptions about
|
||
|
|
addresses and sizes of sections. Programs can be statically linked only.
|
||
|
|
</p>
|
||
|
|
</dd>
|
||
|
|
<dt><code>-mstrict-align</code></dt>
|
||
|
|
<dd><a name="index-mstrict_002dalign"></a>
|
||
|
|
<p>Avoid generating memory accesses that may not be aligned on a natural object
|
||
|
|
boundary as described in the architecture specification.
|
||
|
|
</p>
|
||
|
|
</dd>
|
||
|
|
<dt><code>-momit-leaf-frame-pointer</code></dt>
|
||
|
|
<dt><code>-mno-omit-leaf-frame-pointer</code></dt>
|
||
|
|
<dd><a name="index-momit_002dleaf_002dframe_002dpointer"></a>
|
||
|
|
<a name="index-mno_002domit_002dleaf_002dframe_002dpointer"></a>
|
||
|
|
<p>Omit or keep the frame pointer in leaf functions. The former behavior is the
|
||
|
|
default.
|
||
|
|
</p>
|
||
|
|
</dd>
|
||
|
|
<dt><code>-mtls-dialect=desc</code></dt>
|
||
|
|
<dd><a name="index-mtls_002ddialect_003ddesc"></a>
|
||
|
|
<p>Use TLS descriptors as the thread-local storage mechanism for dynamic accesses
|
||
|
|
of TLS variables. This is the default.
|
||
|
|
</p>
|
||
|
|
</dd>
|
||
|
|
<dt><code>-mtls-dialect=traditional</code></dt>
|
||
|
|
<dd><a name="index-mtls_002ddialect_003dtraditional"></a>
|
||
|
|
<p>Use traditional TLS as the thread-local storage mechanism for dynamic accesses
|
||
|
|
of TLS variables.
|
||
|
|
</p>
|
||
|
|
</dd>
|
||
|
|
<dt><code>-mtls-size=<var>size</var></code></dt>
|
||
|
|
<dd><a name="index-mtls_002dsize"></a>
|
||
|
|
<p>Specify bit size of immediate TLS offsets. Valid values are 12, 24, 32, 48.
|
||
|
|
This option requires binutils 2.26 or newer.
|
||
|
|
</p>
|
||
|
|
</dd>
|
||
|
|
<dt><code>-mfix-cortex-a53-835769</code></dt>
|
||
|
|
<dt><code>-mno-fix-cortex-a53-835769</code></dt>
|
||
|
|
<dd><a name="index-mfix_002dcortex_002da53_002d835769"></a>
|
||
|
|
<a name="index-mno_002dfix_002dcortex_002da53_002d835769"></a>
|
||
|
|
<p>Enable or disable the workaround for the ARM Cortex-A53 erratum number 835769.
|
||
|
|
This involves inserting a NOP instruction between memory instructions and
|
||
|
|
64-bit integer multiply-accumulate instructions.
|
||
|
|
</p>
|
||
|
|
</dd>
|
||
|
|
<dt><code>-mfix-cortex-a53-843419</code></dt>
|
||
|
|
<dt><code>-mno-fix-cortex-a53-843419</code></dt>
|
||
|
|
<dd><a name="index-mfix_002dcortex_002da53_002d843419"></a>
|
||
|
|
<a name="index-mno_002dfix_002dcortex_002da53_002d843419"></a>
|
||
|
|
<p>Enable or disable the workaround for the ARM Cortex-A53 erratum number 843419.
|
||
|
|
This erratum workaround is made at link time and this will only pass the
|
||
|
|
corresponding flag to the linker.
|
||
|
|
</p>
|
||
|
|
</dd>
|
||
|
|
<dt><code>-mlow-precision-recip-sqrt</code></dt>
|
||
|
|
<dt><code>-mno-low-precision-recip-sqrt</code></dt>
|
||
|
|
<dd><a name="index-mlow_002dprecision_002drecip_002dsqrt"></a>
|
||
|
|
<a name="index-mno_002dlow_002dprecision_002drecip_002dsqrt"></a>
|
||
|
|
<p>Enable or disable the reciprocal square root approximation.
|
||
|
|
This option only has an effect if <samp>-ffast-math</samp> or
|
||
|
|
<samp>-funsafe-math-optimizations</samp> is used as well. Enabling this reduces
|
||
|
|
precision of reciprocal square root results to about 16 bits for
|
||
|
|
single precision and to 32 bits for double precision.
|
||
|
|
</p>
|
||
|
|
</dd>
|
||
|
|
<dt><code>-mlow-precision-sqrt</code></dt>
|
||
|
|
<dt><code>-mno-low-precision-sqrt</code></dt>
|
||
|
|
<dd><a name="index-_002dmlow_002dprecision_002dsqrt"></a>
|
||
|
|
<a name="index-_002dmno_002dlow_002dprecision_002dsqrt"></a>
|
||
|
|
<p>Enable or disable the square root approximation.
|
||
|
|
This option only has an effect if <samp>-ffast-math</samp> or
|
||
|
|
<samp>-funsafe-math-optimizations</samp> is used as well. Enabling this reduces
|
||
|
|
precision of square root results to about 16 bits for
|
||
|
|
single precision and to 32 bits for double precision.
|
||
|
|
If enabled, it implies <samp>-mlow-precision-recip-sqrt</samp>.
|
||
|
|
</p>
|
||
|
|
</dd>
|
||
|
|
<dt><code>-mlow-precision-div</code></dt>
|
||
|
|
<dt><code>-mno-low-precision-div</code></dt>
|
||
|
|
<dd><a name="index-_002dmlow_002dprecision_002ddiv"></a>
|
||
|
|
<a name="index-_002dmno_002dlow_002dprecision_002ddiv"></a>
|
||
|
|
<p>Enable or disable the division approximation.
|
||
|
|
This option only has an effect if <samp>-ffast-math</samp> or
|
||
|
|
<samp>-funsafe-math-optimizations</samp> is used as well. Enabling this reduces
|
||
|
|
precision of division results to about 16 bits for
|
||
|
|
single precision and to 32 bits for double precision.
|
||
|
|
</p>
|
||
|
|
</dd>
|
||
|
|
<dt><code>-march=<var>name</var></code></dt>
|
||
|
|
<dd><a name="index-march"></a>
|
||
|
|
<p>Specify the name of the target architecture and, optionally, one or
|
||
|
|
more feature modifiers. This option has the form
|
||
|
|
<samp>-march=<var>arch</var><span class="roman">{</span>+<span class="roman">[</span>no<span class="roman">]</span><var>feature</var><span class="roman">}*</span></samp>.
|
||
|
|
</p>
|
||
|
|
<p>The permissible values for <var>arch</var> are ‘<samp>armv8-a</samp>’,
|
||
|
|
‘<samp>armv8.1-a</samp>’, ‘<samp>armv8.2-a</samp>’, ‘<samp>armv8.3-a</samp>’ or ‘<samp>armv8.4-a</samp>’
|
||
|
|
or <var>native</var>.
|
||
|
|
</p>
|
||
|
|
<p>The value ‘<samp>armv8.4-a</samp>’ implies ‘<samp>armv8.3-a</samp>’ and enables compiler
|
||
|
|
support for the ARMv8.4-A architecture extensions.
|
||
|
|
</p>
|
||
|
|
<p>The value ‘<samp>armv8.3-a</samp>’ implies ‘<samp>armv8.2-a</samp>’ and enables compiler
|
||
|
|
support for the ARMv8.3-A architecture extensions.
|
||
|
|
</p>
|
||
|
|
<p>The value ‘<samp>armv8.2-a</samp>’ implies ‘<samp>armv8.1-a</samp>’ and enables compiler
|
||
|
|
support for the ARMv8.2-A architecture extensions.
|
||
|
|
</p>
|
||
|
|
<p>The value ‘<samp>armv8.1-a</samp>’ implies ‘<samp>armv8-a</samp>’ and enables compiler
|
||
|
|
support for the ARMv8.1-A architecture extension. In particular, it
|
||
|
|
enables the ‘<samp>+crc</samp>’, ‘<samp>+lse</samp>’, and ‘<samp>+rdma</samp>’ features.
|
||
|
|
</p>
|
||
|
|
<p>The value ‘<samp>native</samp>’ is available on native AArch64 GNU/Linux and
|
||
|
|
causes the compiler to pick the architecture of the host system. This
|
||
|
|
option has no effect if the compiler is unable to recognize the
|
||
|
|
architecture of the host system,
|
||
|
|
</p>
|
||
|
|
<p>The permissible values for <var>feature</var> are listed in the sub-section
|
||
|
|
on <a href="#aarch64_002dfeature_002dmodifiers"><samp>-march</samp> and <samp>-mcpu</samp>
|
||
|
|
Feature Modifiers</a>. Where conflicting feature modifiers are
|
||
|
|
specified, the right-most feature is used.
|
||
|
|
</p>
|
||
|
|
<p>GCC uses <var>name</var> to determine what kind of instructions it can emit
|
||
|
|
when generating assembly code. If <samp>-march</samp> is specified
|
||
|
|
without either of <samp>-mtune</samp> or <samp>-mcpu</samp> also being
|
||
|
|
specified, the code is tuned to perform well across a range of target
|
||
|
|
processors implementing the target architecture.
|
||
|
|
</p>
|
||
|
|
</dd>
|
||
|
|
<dt><code>-mtune=<var>name</var></code></dt>
|
||
|
|
<dd><a name="index-mtune"></a>
|
||
|
|
<p>Specify the name of the target processor for which GCC should tune the
|
||
|
|
performance of the code. Permissible values for this option are:
|
||
|
|
‘<samp>generic</samp>’, ‘<samp>cortex-a35</samp>’, ‘<samp>cortex-a53</samp>’, ‘<samp>cortex-a55</samp>’,
|
||
|
|
‘<samp>cortex-a57</samp>’, ‘<samp>cortex-a72</samp>’, ‘<samp>cortex-a73</samp>’, ‘<samp>cortex-a75</samp>’,
|
||
|
|
‘<samp>exynos-m1</samp>’, ‘<samp>falkor</samp>’, ‘<samp>qdf24xx</samp>’, ‘<samp>saphira</samp>’,
|
||
|
|
‘<samp>xgene1</samp>’, ‘<samp>vulcan</samp>’, ‘<samp>thunderx</samp>’,
|
||
|
|
‘<samp>thunderxt88</samp>’, ‘<samp>thunderxt88p1</samp>’, ‘<samp>thunderxt81</samp>’,
|
||
|
|
‘<samp>thunderxt83</samp>’, ‘<samp>thunderx2t99</samp>’, ‘<samp>cortex-a57.cortex-a53</samp>’,
|
||
|
|
‘<samp>cortex-a72.cortex-a53</samp>’, ‘<samp>cortex-a73.cortex-a35</samp>’,
|
||
|
|
‘<samp>cortex-a73.cortex-a53</samp>’, ‘<samp>cortex-a75.cortex-a55</samp>’,
|
||
|
|
‘<samp>native</samp>’.
|
||
|
|
</p>
|
||
|
|
<p>The values ‘<samp>cortex-a57.cortex-a53</samp>’, ‘<samp>cortex-a72.cortex-a53</samp>’,
|
||
|
|
‘<samp>cortex-a73.cortex-a35</samp>’, ‘<samp>cortex-a73.cortex-a53</samp>’,
|
||
|
|
‘<samp>cortex-a75.cortex-a55</samp>’ specify that GCC should tune for a
|
||
|
|
big.LITTLE system.
|
||
|
|
</p>
|
||
|
|
<p>Additionally on native AArch64 GNU/Linux systems the value
|
||
|
|
‘<samp>native</samp>’ tunes performance to the host system. This option has no effect
|
||
|
|
if the compiler is unable to recognize the processor of the host system.
|
||
|
|
</p>
|
||
|
|
<p>Where none of <samp>-mtune=</samp>, <samp>-mcpu=</samp> or <samp>-march=</samp>
|
||
|
|
are specified, the code is tuned to perform well across a range
|
||
|
|
of target processors.
|
||
|
|
</p>
|
||
|
|
<p>This option cannot be suffixed by feature modifiers.
|
||
|
|
</p>
|
||
|
|
</dd>
|
||
|
|
<dt><code>-mcpu=<var>name</var></code></dt>
|
||
|
|
<dd><a name="index-mcpu"></a>
|
||
|
|
<p>Specify the name of the target processor, optionally suffixed by one
|
||
|
|
or more feature modifiers. This option has the form
|
||
|
|
<samp>-mcpu=<var>cpu</var><span class="roman">{</span>+<span class="roman">[</span>no<span class="roman">]</span><var>feature</var><span class="roman">}*</span></samp>, where
|
||
|
|
the permissible values for <var>cpu</var> are the same as those available
|
||
|
|
for <samp>-mtune</samp>. The permissible values for <var>feature</var> are
|
||
|
|
documented in the sub-section on
|
||
|
|
<a href="#aarch64_002dfeature_002dmodifiers"><samp>-march</samp> and <samp>-mcpu</samp>
|
||
|
|
Feature Modifiers</a>. Where conflicting feature modifiers are
|
||
|
|
specified, the right-most feature is used.
|
||
|
|
</p>
|
||
|
|
<p>GCC uses <var>name</var> to determine what kind of instructions it can emit when
|
||
|
|
generating assembly code (as if by <samp>-march</samp>) and to determine
|
||
|
|
the target processor for which to tune for performance (as if
|
||
|
|
by <samp>-mtune</samp>). Where this option is used in conjunction
|
||
|
|
with <samp>-march</samp> or <samp>-mtune</samp>, those options take precedence
|
||
|
|
over the appropriate part of this option.
|
||
|
|
</p>
|
||
|
|
</dd>
|
||
|
|
<dt><code>-moverride=<var>string</var></code></dt>
|
||
|
|
<dd><a name="index-moverride"></a>
|
||
|
|
<p>Override tuning decisions made by the back-end in response to a
|
||
|
|
<samp>-mtune=</samp> switch. The syntax, semantics, and accepted values
|
||
|
|
for <var>string</var> in this option are not guaranteed to be consistent
|
||
|
|
across releases.
|
||
|
|
</p>
|
||
|
|
<p>This option is only intended to be useful when developing GCC.
|
||
|
|
</p>
|
||
|
|
</dd>
|
||
|
|
<dt><code>-mverbose-cost-dump</code></dt>
|
||
|
|
<dd><a name="index-mverbose_002dcost_002ddump"></a>
|
||
|
|
<p>Enable verbose cost model dumping in the debug dump files. This option is
|
||
|
|
provided for use in debugging the compiler.
|
||
|
|
</p>
|
||
|
|
</dd>
|
||
|
|
<dt><code>-mpc-relative-literal-loads</code></dt>
|
||
|
|
<dt><code>-mno-pc-relative-literal-loads</code></dt>
|
||
|
|
<dd><a name="index-mpc_002drelative_002dliteral_002dloads"></a>
|
||
|
|
<a name="index-mno_002dpc_002drelative_002dliteral_002dloads"></a>
|
||
|
|
<p>Enable or disable PC-relative literal loads. With this option literal pools are
|
||
|
|
accessed using a single instruction and emitted after each function. This
|
||
|
|
limits the maximum size of functions to 1MB. This is enabled by default for
|
||
|
|
<samp>-mcmodel=tiny</samp>.
|
||
|
|
</p>
|
||
|
|
</dd>
|
||
|
|
<dt><code>-msign-return-address=<var>scope</var></code></dt>
|
||
|
|
<dd><a name="index-msign_002dreturn_002daddress"></a>
|
||
|
|
<p>Select the function scope on which return address signing will be applied.
|
||
|
|
Permissible values are ‘<samp>none</samp>’, which disables return address signing,
|
||
|
|
‘<samp>non-leaf</samp>’, which enables pointer signing for functions which are not leaf
|
||
|
|
functions, and ‘<samp>all</samp>’, which enables pointer signing for all functions. The
|
||
|
|
default value is ‘<samp>none</samp>’.
|
||
|
|
</p>
|
||
|
|
</dd>
|
||
|
|
<dt><code>-msve-vector-bits=<var>bits</var></code></dt>
|
||
|
|
<dd><a name="index-msve_002dvector_002dbits"></a>
|
||
|
|
<p>Specify the number of bits in an SVE vector register. This option only has
|
||
|
|
an effect when SVE is enabled.
|
||
|
|
</p>
|
||
|
|
<p>GCC supports two forms of SVE code generation: “vector-length
|
||
|
|
agnostic” output that works with any size of vector register and
|
||
|
|
“vector-length specific” output that allows GCC to make assumptions
|
||
|
|
about the vector length when it is useful for optimization reasons.
|
||
|
|
The possible values of ‘<samp>bits</samp>’ are: ‘<samp>scalable</samp>’, ‘<samp>128</samp>’,
|
||
|
|
‘<samp>256</samp>’, ‘<samp>512</samp>’, ‘<samp>1024</samp>’ and ‘<samp>2048</samp>’.
|
||
|
|
Specifying ‘<samp>scalable</samp>’ selects vector-length agnostic
|
||
|
|
output. At present ‘<samp>-msve-vector-bits=128</samp>’ also generates vector-length
|
||
|
|
agnostic output. All other values generate vector-length specific code.
|
||
|
|
The behavior of these values may change in future releases and no value except
|
||
|
|
‘<samp>scalable</samp>’ should be relied on for producing code that is portable across
|
||
|
|
different hardware SVE vector lengths.
|
||
|
|
</p>
|
||
|
|
<p>The default is ‘<samp>-msve-vector-bits=scalable</samp>’, which produces
|
||
|
|
vector-length agnostic code.
|
||
|
|
</p></dd>
|
||
|
|
</dl>
|
||
|
|
|
||
|
|
<a name="g_t_002dmarch-and-_002dmcpu-Feature-Modifiers"></a>
|
||
|
|
<h4 class="subsubsection">3.18.1.1 <samp>-march</samp> and <samp>-mcpu</samp> Feature Modifiers</h4>
|
||
|
|
<a name="aarch64_002dfeature_002dmodifiers"></a><a name="index-_002dmarch-feature-modifiers"></a>
|
||
|
|
<a name="index-_002dmcpu-feature-modifiers"></a>
|
||
|
|
<p>Feature modifiers used with <samp>-march</samp> and <samp>-mcpu</samp> can be any of
|
||
|
|
the following and their inverses <samp>no<var>feature</var></samp>:
|
||
|
|
</p>
|
||
|
|
<dl compact="compact">
|
||
|
|
<dt>‘<samp>crc</samp>’</dt>
|
||
|
|
<dd><p>Enable CRC extension. This is on by default for
|
||
|
|
<samp>-march=armv8.1-a</samp>.
|
||
|
|
</p></dd>
|
||
|
|
<dt>‘<samp>crypto</samp>’</dt>
|
||
|
|
<dd><p>Enable Crypto extension. This also enables Advanced SIMD and floating-point
|
||
|
|
instructions.
|
||
|
|
</p></dd>
|
||
|
|
<dt>‘<samp>fp</samp>’</dt>
|
||
|
|
<dd><p>Enable floating-point instructions. This is on by default for all possible
|
||
|
|
values for options <samp>-march</samp> and <samp>-mcpu</samp>.
|
||
|
|
</p></dd>
|
||
|
|
<dt>‘<samp>simd</samp>’</dt>
|
||
|
|
<dd><p>Enable Advanced SIMD instructions. This also enables floating-point
|
||
|
|
instructions. This is on by default for all possible values for options
|
||
|
|
<samp>-march</samp> and <samp>-mcpu</samp>.
|
||
|
|
</p></dd>
|
||
|
|
<dt>‘<samp>sve</samp>’</dt>
|
||
|
|
<dd><p>Enable Scalable Vector Extension instructions. This also enables Advanced
|
||
|
|
SIMD and floating-point instructions.
|
||
|
|
</p></dd>
|
||
|
|
<dt>‘<samp>lse</samp>’</dt>
|
||
|
|
<dd><p>Enable Large System Extension instructions. This is on by default for
|
||
|
|
<samp>-march=armv8.1-a</samp>.
|
||
|
|
</p></dd>
|
||
|
|
<dt>‘<samp>rdma</samp>’</dt>
|
||
|
|
<dd><p>Enable Round Double Multiply Accumulate instructions. This is on by default
|
||
|
|
for <samp>-march=armv8.1-a</samp>.
|
||
|
|
</p></dd>
|
||
|
|
<dt>‘<samp>fp16</samp>’</dt>
|
||
|
|
<dd><p>Enable FP16 extension. This also enables floating-point instructions.
|
||
|
|
</p></dd>
|
||
|
|
<dt>‘<samp>fp16fml</samp>’</dt>
|
||
|
|
<dd><p>Enable FP16 fmla extension. This also enables FP16 extensions and
|
||
|
|
floating-point instructions. This option is enabled by default for <samp>-march=armv8.4-a</samp>. Use of this option with architectures prior to Armv8.2-A is not supported.
|
||
|
|
</p>
|
||
|
|
</dd>
|
||
|
|
<dt>‘<samp>rcpc</samp>’</dt>
|
||
|
|
<dd><p>Enable the RcPc extension. This does not change code generation from GCC,
|
||
|
|
but is passed on to the assembler, enabling inline asm statements to use
|
||
|
|
instructions from the RcPc extension.
|
||
|
|
</p></dd>
|
||
|
|
<dt>‘<samp>dotprod</samp>’</dt>
|
||
|
|
<dd><p>Enable the Dot Product extension. This also enables Advanced SIMD instructions.
|
||
|
|
</p></dd>
|
||
|
|
<dt>‘<samp>aes</samp>’</dt>
|
||
|
|
<dd><p>Enable the Armv8-a aes and pmull crypto extension. This also enables Advanced
|
||
|
|
SIMD instructions.
|
||
|
|
</p></dd>
|
||
|
|
<dt>‘<samp>sha2</samp>’</dt>
|
||
|
|
<dd><p>Enable the Armv8-a sha2 crypto extension. This also enables Advanced SIMD instructions.
|
||
|
|
</p></dd>
|
||
|
|
<dt>‘<samp>sha3</samp>’</dt>
|
||
|
|
<dd><p>Enable the sha512 and sha3 crypto extension. This also enables Advanced SIMD
|
||
|
|
instructions. Use of this option with architectures prior to Armv8.2-A is not supported.
|
||
|
|
</p></dd>
|
||
|
|
<dt>‘<samp>sm4</samp>’</dt>
|
||
|
|
<dd><p>Enable the sm3 and sm4 crypto extension. This also enables Advanced SIMD instructions.
|
||
|
|
Use of this option with architectures prior to Armv8.2-A is not supported.
|
||
|
|
</p>
|
||
|
|
</dd>
|
||
|
|
</dl>
|
||
|
|
|
||
|
|
<p>Feature <samp>crypto</samp> implies <samp>aes</samp>, <samp>sha2</samp>, and <samp>simd</samp>,
|
||
|
|
which implies <samp>fp</samp>.
|
||
|
|
Conversely, <samp>nofp</samp> implies <samp>nosimd</samp>, which implies
|
||
|
|
<samp>nocrypto</samp>, <samp>noaes</samp> and <samp>nosha2</samp>.
|
||
|
|
</p>
|
||
|
|
<hr>
|
||
|
|
<div class="header">
|
||
|
|
<p>
|
||
|
|
Next: <a href="Adapteva-Epiphany-Options.html#Adapteva-Epiphany-Options" accesskey="n" rel="next">Adapteva Epiphany Options</a>, Up: <a href="Submodel-Options.html#Submodel-Options" accesskey="u" rel="up">Submodel Options</a> [<a href="index.html#SEC_Contents" title="Table of contents" rel="contents">Contents</a>][<a href="Option-Index.html#Option-Index" title="Index" rel="index">Index</a>]</p>
|
||
|
|
</div>
|
||
|
|
|
||
|
|
|
||
|
|
|
||
|
|
</body>
|
||
|
|
</html>
|