From 66011ce043e370a5dfcbb4055f3442942da6d537 Mon Sep 17 00:00:00 2001 From: adragott Date: Tue, 15 Sep 2020 15:19:11 -0500 Subject: [PATCH] init --- README.md | 0 .../3102 Mini Joystick/3102 Mini Joystick.f3d | Bin 0 -> 254005 bytes .../3102 Mini Joystick.step | 3547 +++ .../CAD/BoatControllerShellv0/BOTTOM.stl | Bin 0 -> 87084 bytes .../CAD/BoatControllerShellv0/topv3.stl | Bin 0 -> 139284 bytes .../.vs/ePenguin-Boaty-Testbed/v14/.atsuo | Bin 0 -> 52736 bytes .../ePenguin-Boaty-Testbed.atsln | 22 + .../ePenguin-Boaty-Testbed/Debug/.gitignore | 1 + .../ePenguin-Boaty-Testbed/Debug/Makefile | 511 + .../Debug/ePenguin-Boaty-Testbed.bin | Bin 0 -> 42196 bytes .../Debug/ePenguin-Boaty-Testbed.eep | 0 .../Debug/ePenguin-Boaty-Testbed.elf | Bin 0 -> 1287944 bytes .../Debug/ePenguin-Boaty-Testbed.hex | 2641 +++ .../Debug/ePenguin-Boaty-Testbed.lss | 18931 ++++++++++++++++ .../Debug/ePenguin-Boaty-Testbed.map | 8520 +++++++ .../Debug/ePenguin-Boaty-Testbed.srec | 2641 +++ .../ePenguin-Boaty-Testbed/Debug/makedep.mk | 58 + .../ePenguin-Boaty-Testbed/Release/.gitignore | 1 + .../ePenguin-Boaty-Testbed/Release/Makefile | 499 + .../Release/ePenguin-Boaty-Testbed.bin | Bin 0 -> 3548 bytes .../Release/ePenguin-Boaty-Testbed.eep | 0 .../Release/ePenguin-Boaty-Testbed.elf | Bin 0 -> 138980 bytes .../Release/ePenguin-Boaty-Testbed.hex | 224 + .../Release/ePenguin-Boaty-Testbed.lss | 1658 ++ .../Release/ePenguin-Boaty-Testbed.map | 1287 ++ .../Release/ePenguin-Boaty-Testbed.srec | 224 + .../ePenguin-Boaty-Testbed/Release/makedep.mk | 56 + .../ePenguin-Boaty-Testbed.componentinfo.xml | 4 + .../ePenguin-Boaty-Testbed.cproj | 1394 ++ .../src/ASF/common/boards/board.h | 450 + .../src/ASF/common/utils/interrupt.h | 132 + .../utils/interrupt/interrupt_sam_nvic.c | 76 + .../utils/interrupt/interrupt_sam_nvic.h | 179 + .../src/ASF/common/utils/parts.h | 1754 ++ .../src/ASF/common2/services/delay/delay.h | 91 + .../services/delay/sam0/systick_counter.c | 86 + .../services/delay/sam0/systick_counter.h | 103 + .../boards/samd21_xplained_pro/board_init.c | 80 + .../samd21_xplained_pro/samd21_xplained_pro.h | 699 + .../src/ASF/sam0/drivers/adc/adc.h | 1147 + .../src/ASF/sam0/drivers/adc/adc_callback.h | 172 + .../ASF/sam0/drivers/adc/adc_sam_d_r_h/adc.c | 726 + .../drivers/adc/adc_sam_d_r_h/adc_callback.c | 247 + .../drivers/adc/adc_sam_d_r_h/adc_feature.h | 718 + .../src/ASF/sam0/drivers/extint/extint.h | 699 + .../ASF/sam0/drivers/extint/extint_callback.c | 222 + .../ASF/sam0/drivers/extint/extint_callback.h | 98 + .../drivers/extint/extint_sam_d_r_h/extint.c | 415 + .../src/ASF/sam0/drivers/port/port.c | 99 + .../src/ASF/sam0/drivers/port/port.h | 785 + .../drivers/port/quick_start/qs_port_basic.h | 98 + .../src/ASF/sam0/drivers/sercom/sercom.c | 280 + .../src/ASF/sam0/drivers/sercom/sercom.h | 108 + .../sam0/drivers/sercom/sercom_interrupt.c | 131 + .../sam0/drivers/sercom/sercom_interrupt.h | 62 + .../ASF/sam0/drivers/sercom/sercom_pinout.h | 612 + .../usart/quick_start/qs_usart_basic_use.h | 106 + .../quick_start_callback/qs_usart_callback.h | 120 + .../usart/quick_start_dma/qs_usart_dma_use.h | 208 + .../sercom/usart/quick_start_lin/qs_lin.h | 94 + .../src/ASF/sam0/drivers/sercom/usart/usart.c | 806 + .../src/ASF/sam0/drivers/sercom/usart/usart.h | 1589 ++ .../drivers/sercom/usart/usart_interrupt.c | 656 + .../drivers/sercom/usart/usart_interrupt.h | 167 + .../src/ASF/sam0/drivers/system/clock/clock.h | 43 + .../clock/clock_samd21_r21_da_ha1/clock.c | 1031 + .../clock_config_check.h | 444 + .../clock_samd21_r21_da_ha1/clock_feature.h | 1483 ++ .../clock/clock_samd21_r21_da_ha1/gclk.c | 512 + .../src/ASF/sam0/drivers/system/clock/gclk.h | 297 + .../system/interrupt/system_interrupt.c | 207 + .../system/interrupt/system_interrupt.h | 423 + .../system_interrupt_features.h | 185 + .../ASF/sam0/drivers/system/pinmux/pinmux.c | 301 + .../ASF/sam0/drivers/system/pinmux/pinmux.h | 669 + .../pinmux/quick_start/qs_pinmux_basic.h | 86 + .../system/power/power_sam_d_r_h/power.h | 239 + .../system/reset/reset_sam_d_r_h/reset.h | 109 + .../src/ASF/sam0/drivers/system/system.c | 101 + .../src/ASF/sam0/drivers/system/system.h | 721 + .../drivers/tcc/quick_start/qs_tcc_basic.h | 139 + .../quick_start_buffering/qs_tcc_buffering.h | 145 + .../quick_start_callback/qs_tcc_callback.h | 151 + .../drivers/tcc/quick_start_dma/qs_tcc_dma.h | 275 + .../tcc/quick_start_faultn/qs_tcc_faultn.h | 277 + .../tcc/quick_start_faultx/qs_tcc_faultx.h | 273 + .../tcc/quick_start_timer/qs_tcc_timer.h | 137 + .../src/ASF/sam0/drivers/tcc/tcc.c | 1598 ++ .../src/ASF/sam0/drivers/tcc/tcc.h | 2487 ++ .../src/ASF/sam0/drivers/tcc/tcc_callback.c | 235 + .../src/ASF/sam0/drivers/tcc/tcc_callback.h | 83 + .../utils/cmsis/samd21/include/component/ac.h | 549 + .../cmsis/samd21/include/component/adc.h | 689 + .../cmsis/samd21/include/component/dac.h | 276 + .../cmsis/samd21/include/component/dmac.h | 1077 + .../cmsis/samd21/include/component/dsu.h | 541 + .../cmsis/samd21/include/component/eic.h | 671 + .../cmsis/samd21/include/component/evsys.h | 594 + .../include/component/evsys_variant_d.h | 594 + .../cmsis/samd21/include/component/gclk.h | 300 + .../cmsis/samd21/include/component/hmatrixb.h | 108 + .../cmsis/samd21/include/component/i2s.h | 629 + .../cmsis/samd21/include/component/mtb.h | 386 + .../cmsis/samd21/include/component/nvmctrl.h | 617 + .../include/component/nvmctrl_variant_d.h | 540 + .../cmsis/samd21/include/component/pac.h | 94 + .../utils/cmsis/samd21/include/component/pm.h | 545 + .../samd21/include/component/pm_variant_d.h | 549 + .../cmsis/samd21/include/component/port.h | 384 + .../cmsis/samd21/include/component/rtc.h | 1058 + .../cmsis/samd21/include/component/sercom.h | 1498 ++ .../cmsis/samd21/include/component/sysctrl.h | 938 + .../utils/cmsis/samd21/include/component/tc.h | 674 + .../cmsis/samd21/include/component/tcc.h | 1828 ++ .../samd21/include/component/tcc_lighting.h | 1828 ++ .../samd21/include/component/tcc_variant_d.h | 1816 ++ .../cmsis/samd21/include/component/usb.h | 1795 ++ .../cmsis/samd21/include/component/wdt.h | 293 + .../utils/cmsis/samd21/include/instance/ac.h | 77 + .../utils/cmsis/samd21/include/instance/ac1.h | 77 + .../utils/cmsis/samd21/include/instance/adc.h | 89 + .../utils/cmsis/samd21/include/instance/dac.h | 64 + .../cmsis/samd21/include/instance/dmac.h | 99 + .../utils/cmsis/samd21/include/instance/dsu.h | 89 + .../utils/cmsis/samd21/include/instance/eic.h | 68 + .../cmsis/samd21/include/instance/evsys.h | 192 + .../samd21/include/instance/evsys_variant_d.h | 202 + .../cmsis/samd21/include/instance/gclk.h | 69 + .../utils/cmsis/samd21/include/instance/i2s.h | 84 + .../utils/cmsis/samd21/include/instance/mtb.h | 93 + .../cmsis/samd21/include/instance/nvmctrl.h | 82 + .../include/instance/nvmctrl_variant_d.h | 82 + .../cmsis/samd21/include/instance/pac0.h | 49 + .../cmsis/samd21/include/instance/pac1.h | 49 + .../cmsis/samd21/include/instance/pac2.h | 49 + .../utils/cmsis/samd21/include/instance/pm.h | 79 + .../cmsis/samd21/include/instance/port.h | 126 + .../samd21/include/instance/port_variant_d.h | 126 + .../utils/cmsis/samd21/include/instance/rtc.h | 107 + .../cmsis/samd21/include/instance/sbmatrix.h | 155 + .../cmsis/samd21/include/instance/sercom0.h | 133 + .../cmsis/samd21/include/instance/sercom1.h | 133 + .../cmsis/samd21/include/instance/sercom2.h | 133 + .../cmsis/samd21/include/instance/sercom3.h | 133 + .../cmsis/samd21/include/instance/sercom4.h | 133 + .../cmsis/samd21/include/instance/sercom5.h | 133 + .../cmsis/samd21/include/instance/sysctrl.h | 111 + .../utils/cmsis/samd21/include/instance/tc3.h | 101 + .../utils/cmsis/samd21/include/instance/tc4.h | 101 + .../utils/cmsis/samd21/include/instance/tc5.h | 101 + .../utils/cmsis/samd21/include/instance/tc6.h | 101 + .../utils/cmsis/samd21/include/instance/tc7.h | 101 + .../cmsis/samd21/include/instance/tcc0.h | 122 + .../cmsis/samd21/include/instance/tcc1.h | 110 + .../cmsis/samd21/include/instance/tcc2.h | 106 + .../cmsis/samd21/include/instance/tcc3.h | 122 + .../utils/cmsis/samd21/include/instance/usb.h | 334 + .../utils/cmsis/samd21/include/instance/wdt.h | 61 + .../cmsis/samd21/include/pio/samd21e15a.h | 634 + .../cmsis/samd21/include/pio/samd21e15b.h | 631 + .../cmsis/samd21/include/pio/samd21e15bu.h | 631 + .../cmsis/samd21/include/pio/samd21e15l.h | 610 + .../cmsis/samd21/include/pio/samd21e16a.h | 634 + .../cmsis/samd21/include/pio/samd21e16b.h | 631 + .../cmsis/samd21/include/pio/samd21e16bu.h | 631 + .../cmsis/samd21/include/pio/samd21e16l.h | 610 + .../cmsis/samd21/include/pio/samd21e17a.h | 634 + .../cmsis/samd21/include/pio/samd21e17d.h | 700 + .../cmsis/samd21/include/pio/samd21e17du.h | 700 + .../cmsis/samd21/include/pio/samd21e17l.h | 676 + .../cmsis/samd21/include/pio/samd21e18a.h | 634 + .../cmsis/samd21/include/pio/samd21g15a.h | 908 + .../cmsis/samd21/include/pio/samd21g15b.h | 905 + .../cmsis/samd21/include/pio/samd21g15l.h | 894 + .../cmsis/samd21/include/pio/samd21g16a.h | 908 + .../cmsis/samd21/include/pio/samd21g16b.h | 905 + .../cmsis/samd21/include/pio/samd21g16l.h | 894 + .../cmsis/samd21/include/pio/samd21g17a.h | 908 + .../cmsis/samd21/include/pio/samd21g17au.h | 856 + .../cmsis/samd21/include/pio/samd21g17d.h | 1010 + .../cmsis/samd21/include/pio/samd21g17l.h | 988 + .../cmsis/samd21/include/pio/samd21g18a.h | 908 + .../cmsis/samd21/include/pio/samd21g18au.h | 856 + .../cmsis/samd21/include/pio/samd21j15a.h | 1182 + .../cmsis/samd21/include/pio/samd21j15b.h | 1179 + .../cmsis/samd21/include/pio/samd21j16a.h | 1182 + .../cmsis/samd21/include/pio/samd21j16b.h | 1179 + .../cmsis/samd21/include/pio/samd21j17a.h | 1182 + .../cmsis/samd21/include/pio/samd21j17d.h | 1297 ++ .../cmsis/samd21/include/pio/samd21j18a.h | 1182 + .../sam0/utils/cmsis/samd21/include/samd21.h | 113 + .../utils/cmsis/samd21/include/samd21e15a.h | 547 + .../utils/cmsis/samd21/include/samd21e15b.h | 551 + .../utils/cmsis/samd21/include/samd21e15bu.h | 551 + .../utils/cmsis/samd21/include/samd21e15l.h | 530 + .../utils/cmsis/samd21/include/samd21e16a.h | 547 + .../utils/cmsis/samd21/include/samd21e16b.h | 551 + .../utils/cmsis/samd21/include/samd21e16bu.h | 551 + .../utils/cmsis/samd21/include/samd21e16l.h | 530 + .../utils/cmsis/samd21/include/samd21e17a.h | 547 + .../utils/cmsis/samd21/include/samd21e17d.h | 574 + .../utils/cmsis/samd21/include/samd21e17du.h | 574 + .../utils/cmsis/samd21/include/samd21e17l.h | 551 + .../utils/cmsis/samd21/include/samd21e18a.h | 547 + .../utils/cmsis/samd21/include/samd21g15a.h | 559 + .../utils/cmsis/samd21/include/samd21g15b.h | 563 + .../utils/cmsis/samd21/include/samd21g15l.h | 554 + .../utils/cmsis/samd21/include/samd21g16a.h | 559 + .../utils/cmsis/samd21/include/samd21g16b.h | 563 + .../utils/cmsis/samd21/include/samd21g16l.h | 554 + .../utils/cmsis/samd21/include/samd21g17a.h | 559 + .../utils/cmsis/samd21/include/samd21g17au.h | 571 + .../utils/cmsis/samd21/include/samd21g17d.h | 586 + .../utils/cmsis/samd21/include/samd21g17l.h | 575 + .../utils/cmsis/samd21/include/samd21g18a.h | 559 + .../utils/cmsis/samd21/include/samd21g18au.h | 571 + .../utils/cmsis/samd21/include/samd21j15a.h | 571 + .../utils/cmsis/samd21/include/samd21j15b.h | 575 + .../utils/cmsis/samd21/include/samd21j16a.h | 571 + .../utils/cmsis/samd21/include/samd21j16b.h | 575 + .../utils/cmsis/samd21/include/samd21j17a.h | 571 + .../utils/cmsis/samd21/include/samd21j17d.h | 598 + .../utils/cmsis/samd21/include/samd21j18a.h | 571 + .../cmsis/samd21/source/gcc/startup_samd21.c | 278 + .../utils/cmsis/samd21/source/system_samd21.c | 71 + .../utils/cmsis/samd21/source/system_samd21.h | 55 + .../src/ASF/sam0/utils/compiler.h | 1166 + .../src/ASF/sam0/utils/header_files/io.h | 115 + .../samd21/gcc/samd21j18a_flash.ld | 157 + .../src/ASF/sam0/utils/make/Makefile.sam.in | 492 + .../ASF/sam0/utils/preprocessor/mrecursion.h | 588 + .../src/ASF/sam0/utils/preprocessor/mrepeat.h | 328 + .../sam0/utils/preprocessor/preprocessor.h | 45 + .../src/ASF/sam0/utils/preprocessor/stringz.h | 74 + .../src/ASF/sam0/utils/preprocessor/tpaste.h | 93 + .../src/ASF/sam0/utils/status_codes.h | 148 + .../ASF/sam0/utils/syscalls/gcc/syscalls.c | 120 + .../ASF/thirdparty/CMSIS/ATMEL-disclaimer.txt | 20 + .../CMSIS_END_USER_LICENCE_AGREEMENT.pdf | Bin 0 -> 179946 bytes .../ASF/thirdparty/CMSIS/Include/arm_math.h | 7157 ++++++ .../thirdparty/CMSIS/Include/cmsis_compiler.h | 266 + .../ASF/thirdparty/CMSIS/Include/cmsis_gcc.h | 2085 ++ .../thirdparty/CMSIS/Include/cmsis_version.h | 39 + .../thirdparty/CMSIS/Include/core_cm0plus.h | 1083 + .../ASF/thirdparty/CMSIS/Include/mpu_armv7.h | 270 + .../CMSIS/Lib/GCC/libarm_cortexM0l_math.a | Bin 0 -> 2768324 bytes .../src/ASF/thirdparty/CMSIS/Lib/license.txt | 28 + .../src/ASF/thirdparty/CMSIS/README.txt | 42 + .../ePenguin-Boaty-Testbed/src/asf.h | 113 + .../ePenguin-Boaty-Testbed/src/boaty.h | 13 + .../src/config/conf_board.h | 101 + .../src/config/conf_boaty_testbed.h | 6 + .../src/config/conf_clocks.h | 188 + .../src/config/conf_extint.h | 55 + .../src/devices/motor.c | 181 + .../src/devices/motor.h | 22 + .../src/drivers/p_adc.c | 72 + .../src/drivers/p_adc.h | 20 + .../ePenguin-Boaty-Testbed/src/drivers/p_io.c | 91 + .../ePenguin-Boaty-Testbed/src/drivers/p_io.h | 25 + .../src/drivers/p_usart.c | 74 + .../src/drivers/p_usart.h | 23 + .../ePenguin-Boaty-Testbed/src/main.c | 76 + software/scripts/tcc_calc.py | 32 + 264 files changed, 155692 insertions(+) create mode 100644 README.md create mode 100644 mechanical/CAD/3102 Mini Joystick/3102 Mini Joystick.f3d create mode 100644 mechanical/CAD/3102 Mini Joystick/3102 Mini Joystick.step create mode 100644 mechanical/CAD/BoatControllerShellv0/BOTTOM.stl create mode 100644 mechanical/CAD/BoatControllerShellv0/topv3.stl create mode 100644 software/ASF_Edition_Firmware/.vs/ePenguin-Boaty-Testbed/v14/.atsuo create mode 100644 software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed.atsln create mode 100644 software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/Debug/.gitignore create mode 100644 software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/Debug/Makefile create mode 100644 software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/Debug/ePenguin-Boaty-Testbed.bin create mode 100644 software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/Debug/ePenguin-Boaty-Testbed.eep create mode 100644 software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/Debug/ePenguin-Boaty-Testbed.elf create mode 100644 software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/Debug/ePenguin-Boaty-Testbed.hex create mode 100644 software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/Debug/ePenguin-Boaty-Testbed.lss create mode 100644 software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/Debug/ePenguin-Boaty-Testbed.map create mode 100644 software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/Debug/ePenguin-Boaty-Testbed.srec create mode 100644 software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/Debug/makedep.mk create mode 100644 software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/Release/.gitignore create mode 100644 software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/Release/Makefile create mode 100644 software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/Release/ePenguin-Boaty-Testbed.bin create mode 100644 software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/Release/ePenguin-Boaty-Testbed.eep create mode 100644 software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/Release/ePenguin-Boaty-Testbed.elf create mode 100644 software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/Release/ePenguin-Boaty-Testbed.hex create mode 100644 software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/Release/ePenguin-Boaty-Testbed.lss create mode 100644 software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/Release/ePenguin-Boaty-Testbed.map create mode 100644 software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/Release/ePenguin-Boaty-Testbed.srec create mode 100644 software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/Release/makedep.mk create mode 100644 software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/ePenguin-Boaty-Testbed.componentinfo.xml create mode 100644 software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/ePenguin-Boaty-Testbed.cproj create mode 100644 software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/common/boards/board.h create mode 100644 software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/common/utils/interrupt.h create mode 100644 software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/common/utils/interrupt/interrupt_sam_nvic.c create mode 100644 software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/common/utils/interrupt/interrupt_sam_nvic.h create mode 100644 software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/common/utils/parts.h create mode 100644 software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/common2/services/delay/delay.h create mode 100644 software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/common2/services/delay/sam0/systick_counter.c create mode 100644 software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/common2/services/delay/sam0/systick_counter.h create mode 100644 software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/boards/samd21_xplained_pro/board_init.c create mode 100644 software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/boards/samd21_xplained_pro/samd21_xplained_pro.h create mode 100644 software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/drivers/adc/adc.h create mode 100644 software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/drivers/adc/adc_callback.h create mode 100644 software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc.c create mode 100644 software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc_callback.c create mode 100644 software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc_feature.h create mode 100644 software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/drivers/extint/extint.h create mode 100644 software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/drivers/extint/extint_callback.c create mode 100644 software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/drivers/extint/extint_callback.h create mode 100644 software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/drivers/extint/extint_sam_d_r_h/extint.c create mode 100644 software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/drivers/port/port.c create mode 100644 software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/drivers/port/port.h create mode 100644 software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/drivers/port/quick_start/qs_port_basic.h create mode 100644 software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/drivers/sercom/sercom.c create mode 100644 software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/drivers/sercom/sercom.h create mode 100644 software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/drivers/sercom/sercom_interrupt.c create mode 100644 software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/drivers/sercom/sercom_interrupt.h create mode 100644 software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/drivers/sercom/sercom_pinout.h create mode 100644 software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/drivers/sercom/usart/quick_start/qs_usart_basic_use.h create mode 100644 software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/drivers/sercom/usart/quick_start_callback/qs_usart_callback.h create mode 100644 software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/drivers/sercom/usart/quick_start_dma/qs_usart_dma_use.h create mode 100644 software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/drivers/sercom/usart/quick_start_lin/qs_lin.h create mode 100644 software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/drivers/sercom/usart/usart.c create mode 100644 software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/drivers/sercom/usart/usart.h create mode 100644 software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/drivers/sercom/usart/usart_interrupt.c create mode 100644 software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/drivers/sercom/usart/usart_interrupt.h create mode 100644 software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/drivers/system/clock/clock.h create mode 100644 software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/clock.c create mode 100644 software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/clock_config_check.h create mode 100644 software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/clock_feature.h create mode 100644 software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/gclk.c create mode 100644 software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/drivers/system/clock/gclk.h create mode 100644 software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/drivers/system/interrupt/system_interrupt.c create mode 100644 software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/drivers/system/interrupt/system_interrupt.h create mode 100644 software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/drivers/system/interrupt/system_interrupt_samd21/system_interrupt_features.h create mode 100644 software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/drivers/system/pinmux/pinmux.c create mode 100644 software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/drivers/system/pinmux/pinmux.h create mode 100644 software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/drivers/system/pinmux/quick_start/qs_pinmux_basic.h create mode 100644 software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/drivers/system/power/power_sam_d_r_h/power.h create mode 100644 software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/drivers/system/reset/reset_sam_d_r_h/reset.h create mode 100644 software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/drivers/system/system.c create mode 100644 software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/drivers/system/system.h create mode 100644 software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/drivers/tcc/quick_start/qs_tcc_basic.h create mode 100644 software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/drivers/tcc/quick_start_buffering/qs_tcc_buffering.h create mode 100644 software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/drivers/tcc/quick_start_callback/qs_tcc_callback.h create mode 100644 software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/drivers/tcc/quick_start_dma/qs_tcc_dma.h create mode 100644 software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/drivers/tcc/quick_start_faultn/qs_tcc_faultn.h create mode 100644 software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/drivers/tcc/quick_start_faultx/qs_tcc_faultx.h create mode 100644 software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/drivers/tcc/quick_start_timer/qs_tcc_timer.h create mode 100644 software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/drivers/tcc/tcc.c create mode 100644 software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/drivers/tcc/tcc.h create mode 100644 software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/drivers/tcc/tcc_callback.c create mode 100644 software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/drivers/tcc/tcc_callback.h create mode 100644 software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/utils/cmsis/samd21/include/component/ac.h create mode 100644 software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/utils/cmsis/samd21/include/component/adc.h create mode 100644 software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/utils/cmsis/samd21/include/component/dac.h create mode 100644 software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/utils/cmsis/samd21/include/component/dmac.h create mode 100644 software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/utils/cmsis/samd21/include/component/dsu.h create mode 100644 software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/utils/cmsis/samd21/include/component/eic.h create mode 100644 software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/utils/cmsis/samd21/include/component/evsys.h create mode 100644 software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/utils/cmsis/samd21/include/component/evsys_variant_d.h create mode 100644 software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/utils/cmsis/samd21/include/component/gclk.h create mode 100644 software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/utils/cmsis/samd21/include/component/hmatrixb.h create mode 100644 software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/utils/cmsis/samd21/include/component/i2s.h create mode 100644 software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/utils/cmsis/samd21/include/component/mtb.h create mode 100644 software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/utils/cmsis/samd21/include/component/nvmctrl.h create mode 100644 software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/utils/cmsis/samd21/include/component/nvmctrl_variant_d.h create mode 100644 software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/utils/cmsis/samd21/include/component/pac.h create mode 100644 software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/utils/cmsis/samd21/include/component/pm.h create mode 100644 software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/utils/cmsis/samd21/include/component/pm_variant_d.h create mode 100644 software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/utils/cmsis/samd21/include/component/port.h create mode 100644 software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/utils/cmsis/samd21/include/component/rtc.h create mode 100644 software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/utils/cmsis/samd21/include/component/sercom.h create mode 100644 software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/utils/cmsis/samd21/include/component/sysctrl.h create mode 100644 software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/utils/cmsis/samd21/include/component/tc.h create mode 100644 software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/utils/cmsis/samd21/include/component/tcc.h create mode 100644 software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/utils/cmsis/samd21/include/component/tcc_lighting.h create mode 100644 software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/utils/cmsis/samd21/include/component/tcc_variant_d.h create mode 100644 software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/utils/cmsis/samd21/include/component/usb.h create mode 100644 software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/utils/cmsis/samd21/include/component/wdt.h create mode 100644 software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/utils/cmsis/samd21/include/instance/ac.h create mode 100644 software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/utils/cmsis/samd21/include/instance/ac1.h create mode 100644 software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/utils/cmsis/samd21/include/instance/adc.h create mode 100644 software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/utils/cmsis/samd21/include/instance/dac.h create mode 100644 software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/utils/cmsis/samd21/include/instance/dmac.h create mode 100644 software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/utils/cmsis/samd21/include/instance/dsu.h create mode 100644 software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/utils/cmsis/samd21/include/instance/eic.h create mode 100644 software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/utils/cmsis/samd21/include/instance/evsys.h create mode 100644 software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/utils/cmsis/samd21/include/instance/evsys_variant_d.h create mode 100644 software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/utils/cmsis/samd21/include/instance/gclk.h create mode 100644 software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/utils/cmsis/samd21/include/instance/i2s.h create mode 100644 software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/utils/cmsis/samd21/include/instance/mtb.h create mode 100644 software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/utils/cmsis/samd21/include/instance/nvmctrl.h create mode 100644 software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/utils/cmsis/samd21/include/instance/nvmctrl_variant_d.h create mode 100644 software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/utils/cmsis/samd21/include/instance/pac0.h create mode 100644 software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/utils/cmsis/samd21/include/instance/pac1.h create mode 100644 software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/utils/cmsis/samd21/include/instance/pac2.h create mode 100644 software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/utils/cmsis/samd21/include/instance/pm.h create mode 100644 software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/utils/cmsis/samd21/include/instance/port.h create mode 100644 software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/utils/cmsis/samd21/include/instance/port_variant_d.h create mode 100644 software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/utils/cmsis/samd21/include/instance/rtc.h create mode 100644 software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/utils/cmsis/samd21/include/instance/sbmatrix.h create mode 100644 software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/utils/cmsis/samd21/include/instance/sercom0.h create mode 100644 software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/utils/cmsis/samd21/include/instance/sercom1.h create mode 100644 software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/utils/cmsis/samd21/include/instance/sercom2.h create mode 100644 software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/utils/cmsis/samd21/include/instance/sercom3.h create mode 100644 software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/utils/cmsis/samd21/include/instance/sercom4.h create mode 100644 software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/utils/cmsis/samd21/include/instance/sercom5.h create mode 100644 software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/utils/cmsis/samd21/include/instance/sysctrl.h create mode 100644 software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/utils/cmsis/samd21/include/instance/tc3.h create mode 100644 software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/utils/cmsis/samd21/include/instance/tc4.h create mode 100644 software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/utils/cmsis/samd21/include/instance/tc5.h create mode 100644 software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/utils/cmsis/samd21/include/instance/tc6.h create mode 100644 software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/utils/cmsis/samd21/include/instance/tc7.h create mode 100644 software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/utils/cmsis/samd21/include/instance/tcc0.h create mode 100644 software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/utils/cmsis/samd21/include/instance/tcc1.h create mode 100644 software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/utils/cmsis/samd21/include/instance/tcc2.h create mode 100644 software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/utils/cmsis/samd21/include/instance/tcc3.h create mode 100644 software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/utils/cmsis/samd21/include/instance/usb.h create mode 100644 software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/utils/cmsis/samd21/include/instance/wdt.h create mode 100644 software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/utils/cmsis/samd21/include/pio/samd21e15a.h create mode 100644 software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/utils/cmsis/samd21/include/pio/samd21e15b.h create mode 100644 software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/utils/cmsis/samd21/include/pio/samd21e15bu.h create mode 100644 software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/utils/cmsis/samd21/include/pio/samd21e15l.h create mode 100644 software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/utils/cmsis/samd21/include/pio/samd21e16a.h create mode 100644 software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/utils/cmsis/samd21/include/pio/samd21e16b.h create mode 100644 software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/utils/cmsis/samd21/include/pio/samd21e16bu.h create mode 100644 software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/utils/cmsis/samd21/include/pio/samd21e16l.h create mode 100644 software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/utils/cmsis/samd21/include/pio/samd21e17a.h create mode 100644 software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/utils/cmsis/samd21/include/pio/samd21e17d.h create mode 100644 software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/utils/cmsis/samd21/include/pio/samd21e17du.h create mode 100644 software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/utils/cmsis/samd21/include/pio/samd21e17l.h create mode 100644 software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/utils/cmsis/samd21/include/pio/samd21e18a.h create mode 100644 software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/utils/cmsis/samd21/include/pio/samd21g15a.h create mode 100644 software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/utils/cmsis/samd21/include/pio/samd21g15b.h create mode 100644 software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/utils/cmsis/samd21/include/pio/samd21g15l.h create mode 100644 software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/utils/cmsis/samd21/include/pio/samd21g16a.h create mode 100644 software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/utils/cmsis/samd21/include/pio/samd21g16b.h create mode 100644 software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/utils/cmsis/samd21/include/pio/samd21g16l.h create mode 100644 software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/utils/cmsis/samd21/include/pio/samd21g17a.h create mode 100644 software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/utils/cmsis/samd21/include/pio/samd21g17au.h create mode 100644 software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/utils/cmsis/samd21/include/pio/samd21g17d.h create mode 100644 software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/utils/cmsis/samd21/include/pio/samd21g17l.h create mode 100644 software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/utils/cmsis/samd21/include/pio/samd21g18a.h create mode 100644 software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/utils/cmsis/samd21/include/pio/samd21g18au.h create mode 100644 software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/utils/cmsis/samd21/include/pio/samd21j15a.h create mode 100644 software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/utils/cmsis/samd21/include/pio/samd21j15b.h create mode 100644 software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/utils/cmsis/samd21/include/pio/samd21j16a.h create mode 100644 software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/utils/cmsis/samd21/include/pio/samd21j16b.h create mode 100644 software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/utils/cmsis/samd21/include/pio/samd21j17a.h create mode 100644 software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/utils/cmsis/samd21/include/pio/samd21j17d.h create mode 100644 software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/utils/cmsis/samd21/include/pio/samd21j18a.h create mode 100644 software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/utils/cmsis/samd21/include/samd21.h create mode 100644 software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/utils/cmsis/samd21/include/samd21e15a.h create mode 100644 software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/utils/cmsis/samd21/include/samd21e15b.h create mode 100644 software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/utils/cmsis/samd21/include/samd21e15bu.h create mode 100644 software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/utils/cmsis/samd21/include/samd21e15l.h create mode 100644 software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/utils/cmsis/samd21/include/samd21e16a.h create mode 100644 software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/utils/cmsis/samd21/include/samd21e16b.h create mode 100644 software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/utils/cmsis/samd21/include/samd21e16bu.h create mode 100644 software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/utils/cmsis/samd21/include/samd21e16l.h create mode 100644 software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/utils/cmsis/samd21/include/samd21e17a.h create mode 100644 software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/utils/cmsis/samd21/include/samd21e17d.h create mode 100644 software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/utils/cmsis/samd21/include/samd21e17du.h create mode 100644 software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/utils/cmsis/samd21/include/samd21e17l.h create mode 100644 software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/utils/cmsis/samd21/include/samd21e18a.h create mode 100644 software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/utils/cmsis/samd21/include/samd21g15a.h create mode 100644 software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/utils/cmsis/samd21/include/samd21g15b.h create mode 100644 software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/utils/cmsis/samd21/include/samd21g15l.h create mode 100644 software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/utils/cmsis/samd21/include/samd21g16a.h create mode 100644 software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/utils/cmsis/samd21/include/samd21g16b.h create mode 100644 software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/utils/cmsis/samd21/include/samd21g16l.h create mode 100644 software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/utils/cmsis/samd21/include/samd21g17a.h create mode 100644 software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/utils/cmsis/samd21/include/samd21g17au.h create mode 100644 software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/utils/cmsis/samd21/include/samd21g17d.h create mode 100644 software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/utils/cmsis/samd21/include/samd21g17l.h create mode 100644 software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/utils/cmsis/samd21/include/samd21g18a.h create mode 100644 software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/utils/cmsis/samd21/include/samd21g18au.h create mode 100644 software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/utils/cmsis/samd21/include/samd21j15a.h create mode 100644 software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/utils/cmsis/samd21/include/samd21j15b.h create mode 100644 software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/utils/cmsis/samd21/include/samd21j16a.h create mode 100644 software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/utils/cmsis/samd21/include/samd21j16b.h create mode 100644 software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/utils/cmsis/samd21/include/samd21j17a.h create mode 100644 software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/utils/cmsis/samd21/include/samd21j17d.h create mode 100644 software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/utils/cmsis/samd21/include/samd21j18a.h create mode 100644 software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/utils/cmsis/samd21/source/gcc/startup_samd21.c create mode 100644 software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/utils/cmsis/samd21/source/system_samd21.c create mode 100644 software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/utils/cmsis/samd21/source/system_samd21.h create mode 100644 software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/utils/compiler.h create mode 100644 software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/utils/header_files/io.h create mode 100644 software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/utils/linker_scripts/samd21/gcc/samd21j18a_flash.ld create mode 100644 software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/utils/make/Makefile.sam.in create mode 100644 software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/utils/preprocessor/mrecursion.h create mode 100644 software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/utils/preprocessor/mrepeat.h create mode 100644 software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/utils/preprocessor/preprocessor.h create mode 100644 software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/utils/preprocessor/stringz.h create mode 100644 software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/utils/preprocessor/tpaste.h create mode 100644 software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/utils/status_codes.h create mode 100644 software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/utils/syscalls/gcc/syscalls.c create mode 100644 software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/thirdparty/CMSIS/ATMEL-disclaimer.txt create mode 100644 software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/thirdparty/CMSIS/CMSIS_END_USER_LICENCE_AGREEMENT.pdf create mode 100644 software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/thirdparty/CMSIS/Include/arm_math.h create mode 100644 software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/thirdparty/CMSIS/Include/cmsis_compiler.h create mode 100644 software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/thirdparty/CMSIS/Include/cmsis_gcc.h create mode 100644 software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/thirdparty/CMSIS/Include/cmsis_version.h create mode 100644 software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/thirdparty/CMSIS/Include/core_cm0plus.h create mode 100644 software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/thirdparty/CMSIS/Include/mpu_armv7.h create mode 100644 software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/thirdparty/CMSIS/Lib/GCC/libarm_cortexM0l_math.a create mode 100644 software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/thirdparty/CMSIS/Lib/license.txt create mode 100644 software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/thirdparty/CMSIS/README.txt create mode 100644 software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/asf.h create mode 100644 software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/boaty.h create mode 100644 software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/config/conf_board.h create mode 100644 software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/config/conf_boaty_testbed.h create mode 100644 software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/config/conf_clocks.h create mode 100644 software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/config/conf_extint.h create mode 100644 software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/devices/motor.c create mode 100644 software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/devices/motor.h create mode 100644 software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/drivers/p_adc.c create mode 100644 software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/drivers/p_adc.h create mode 100644 software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/drivers/p_io.c create mode 100644 software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/drivers/p_io.h create mode 100644 software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/drivers/p_usart.c create mode 100644 software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/drivers/p_usart.h create mode 100644 software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/main.c create mode 100644 software/scripts/tcc_calc.py diff --git a/README.md b/README.md new file mode 100644 index 0000000..e69de29 diff --git a/mechanical/CAD/3102 Mini Joystick/3102 Mini Joystick.f3d b/mechanical/CAD/3102 Mini Joystick/3102 Mini Joystick.f3d new file mode 100644 index 0000000000000000000000000000000000000000..dae43d8693979bdabf83c653e069219c77b487ba GIT binary patch literal 254005 zcma&NV|3j?`!2j=r?G9@joH|CcG%dqoyImAv#}cN*ftxpu}}K^KfLEXYn^AEe93&+ zbI;6m`TZ!}%Obx;k6g+le?ko4F_$+nVW$09~xy%=DR+ z{;#uW|H~|CTVo3|XC_e_dlMyNCl}}cB8KL_h!J%%bNGLg!t!6FC^^}?m|6YL+5X?8 zk^C2F;%3fP7Iv)v~i|7e5Ju+VI2Qw0is%!c`-re#tBxfui`nYm_MmU;Lt8 zV(CJz!rmxc{{2zyC5%a{45$0O645=}A8IX#pJ(^<=PxxRvrg9UU*-yLM;)z$G$s6H zq~r$oj)!^Q)vuzaQ}RU>#nCI8#h|n5gQeP#kPVmkdIl~-wAQ3ckBchDLanN_3{dR# zKltz8c-Czx$UmGv@_rW^uVcna)UiktDM>b?rtDlf*2%Ld^f|<^-vrg=z4#h`osRiF zL;t-4*;`}lp9%hdP=&(;I(2nyEb>@CwmY5P;$YmW0*l>gpi z4HRdV2TqKHX3Mjp{r~^?9;vpxym)^*PA&dM2QrbtYU69s`TFdAdu&JA#l2JxngnYe6eu( z)T5~A&U@Lhq~k5`UETGt(xH>&6|(QI9B?`%IrOs^8<8Pv)G~- ze^2P;POH}=wk6o*3)CKnNSA+aeKk~lPowJD@vu9vqjGUht+$SOto2%xmV# z8}RM8_RniIEkepoX1wW{`Vnxq*L>f&D^_8=J3br2)^^}e|4DTLE6=B)|B zdv@k~cC&qaL!RK^^CFz0OntYj+r=7rOyAs@G`8|qW__NUnPPh+9=Dm$IaBQ|)mfQ9 zx{+5@%DWuJ@8Xi_bmb!`AAFI5mUPj)Zy0>dR!hH+to_i}zAfwTY5Oe1za8+BD43$z z4*R|Gd(Rpc$3dT!K@^sg+wMJo4*uXT0fl@;y081s%7XXtg$Dficy#ufpjFb|IN%PH z^2H}gv7=2D%@u0CXlY6wd3x4rD`rszy(rt;|=<;<3+TsEf@(A_2ZQEh-dV=Z;mKp(&vDyO zC64D7vt^DPB`sspv%{t zGOt}oi4$tpr%(rSug_z$P}I;m`G&eE1AA&$U#GECIkjRhS{|Ab#DWVO9gSK8(zIT- z@BS9cV*3zPPwYRE>tp81Tzzt3CZvxbp={G2ByDDEs9S*^I_ZrQ>N=yAmfEGeqSyn* zZmNBH9fA#q&u}lEs-CXAJe=!8pJ+gOKPNBebx&Ph+_IwWC4n2tcsAlrc5i1Q^d?wc zRTGj(d=(O&SUox0@k4o;s&@VBied}<@k(B?$)%LV@kTGrnUSJfRIxk$%P|uu_fz}# zZeJVS1&Zpz1y<-yF0t{q6INQ*+il3xKm*T9k{XsfnoVTCG?V0x;{87JkHCFnA%Vf%Y%I>n-+o?_ z21C#<$J$Sz$g{G;eSGS=ym!Vep06**o=>2aWkqIj>ui%H>Q0hj8$Zm!nnpHwZ8m9HzEsY**hL=Ot%f>~ z_6+)8?a$r#MmIj2<5TWV*qhj6pR(aUj!)t!08DDezT)(WFRruX)xBdG$2#Y`t9c*D zRc_4xvS6~%H#f&{8aw@qx5yLkvnN;OXt4N*C(B}mKU4>L(%Q4G2I;@Jomz34cWMj! z8G*Um;TeX5GRhs-8wtJcj<58Z4(hBb6`|P5IjB9c#BZ`!ydI7hN^ewip7)1WYwT++ zzKZ__R{S+3vC;ep>H9&-#Y^1HGDE#%FS>r%p(!}$VP)bZy52jLE5y=x*cO0qrT@jM zV9(RZw5QMRVUy7N_5{Sb{FJZQ-SpAqmoW7%`zm}jh>6|DjHXJU-A>P)PahGZsjEqG z1`CWc3*&BQ75lDW?va#;n|Xi@`*9=QYaYfTG)CY$abLsTv*nA^RQXvJ}8q?@FRtxOssbD zJojwwpq#oNHrHmWfZQw&E1>y$Ny1Jgy;xM(r*xLW>U3>!nDBbx1F=i$3$IuYVVIrL zURBpu*P~VS3eMA>yM5$Y)5To^A?hU#0=)R;x`VaFs?zc{X~1YUVY1K-Gb{4%WSCvM>vj2*;q<&6vW9W!-s?w zkfCGHq=2`30&?r(VR_ug%RXY1x`Czo541sQ0weP*nLl=3{>)xqqU`X}#P_T*@zO;1 zUg2Y9i>_VgwM4DbADWUiKnNwFFh6q0+&c?7*zur>Xyq+Xej_?cB9fW8K>ui%28w*I zVvD%K{p)0aNH)1?3H}^B?27`qNcP?l{LRw^s#5S{qh>w6#>iKGOtu~|9o0Zb^tUX1 z{sSi1x_GR5XEJlJ#@{~KoPK7&i)Kw%6B}e;`FHNv%6v!C?+mQwm|@Vro0Qef#^E)K zutj$~a}mHgrW0r1OI~?0;N)3nVDlf+aZ^tOur#YTVcu}+Juk86-`o7VpVGQcd^vB4 z@M&wB(`gD2s`_=?f4=*Zd-sh-ZaKD9Em3+PX)T=3Yf&=Yq!eZ1Ir3V*ui0fzg5(}db%C>tROxO^qiBjMt3A{ZaE?Ip_$nPskLLZ5 zR-p$Xf|u3It{SSiQ(>Lu`CDQ{$z>ah;|me)_M(I0j&_}Pgin(NSZ9gOm1_5+Oi(~? z99@uR+D3}Fe>k`I3o6OFf9aSZd2u$A+tyL0R#ODn&`}GA|fcic(PZO zSi^&xQv=uIF?SPs6BF_<2LW7pg~>Q%8P;~iL5!PAZek=1-xJNhE=jcM2&bsyXc;GS z$jyX1HY@+SYyPnU-hi(=rt9IOjkdK^Nk;m6)$Z8qMzFbNKSp+(%(Y+G79HcEtNsEs+SsJ~zW+!-LC# zGnpkb^nDS?-QSoKz<%RBYjDU>1Yu$^~_F z6>}HMH|t&|1=WUx3j#WIGta?A)W}8j^e-s4QfiLiC*>UHTJiCglq}Z?W3A~pE&@S3 ztCC~nj;#uk9{Y`aL@Vef9szij9uz`)N4SLX7?e{7;hx2B&TRXu6 zNk;^$1-0Xj2OmW;{`~4iBnU6!%K{k)Brgf#Q>bqW@=DBFf%&e`_(hCAW3aJ$@dnOf zW8t|VK|?h$)o0Jxayc8*+>5_jc!dorVCDz$~@2Krb4_Q zwH_Ds>+0!1+|Kk~(WisCU6DH(szegrPq^3t!|x!L>i5iG!KI)KZ9PLmymul@$GRk2 zBTeVC$yUDQc&d3AH|T?ZVsUbbix0K2gYg**q>3C7LP5akR!Yw9_9{?4J#Z#i6Tt77 z;wC}K6f0JC1cxlH+5bS-|4ZM!0Z_WccK>Ul;%mI)oF8~Nf7 zTDkqK?YVtu<=r0VVtm=JeYPJvrxl_0X#Gq2B9o}5l(rqX3#n_8dL2Yo@pn7BUWB_| z!6UW}PZWW1o`+>yt#q3+9`HzQbnv;OID^O6-yb(kAE8kMpC;uYQuTDkI|tKoe}>xg z^*;n*b+_Pli|9O>v-kuv`oyK$+d0C$W}i-uG4}|Tvzfy!czA|iv#C|uU$Xi1H(hlN zU3GoVr0VBh?>nS&iw;mx4&TIQ8uLgu6O=Aiy|^nxCj9Zytug-;z#7$m zvv4(G{%A1M#~r@oopQyy*zP>@Ck8xM^zQ&0~$C z2h3kF8a*1cT=BN6JkA%(7C5lkSC>^@HzZuM4MH&^^fN1DrdWM%(b)L|1dVZEcUp#~ zD+)iWg8Ip1Y&Ne4XpUt926ZIcLRh25z)eHU-Z|2_@W;tgL{`^Kyo+^&1c7hq)ze>0 z`}p3zEoc-F%W4Z9SlyDR$Z?vI7(d=RDf)sw*w}pZl=3Yeqo+OE%pUnbrQ~W*P_^6O z4H#7c_LTiC*;mpuahv;=qgPdAgF6k70)sR12zeGxzl~shDA}Pk(Ss`mj1%naw8Rkk zxZc6_eBpY%Y=tFq4C@X2tahCBvyA$?@tCb~nNRhuO!Dm9_MGk+d%Tz)I8TQpvENvh zN=28ER6%;LN_%F6duGwz8Ip<7r_Ek_^W0U$YkIfjXJ!74@{`{?t1LRt9Da|@Bnx4$ zP#JO>aIqNNw{BB*j@%Kf?bBh>TIpI?*j=ijzS%exVbdNTMA-jIoRW`GUZ*VxvuE#j zS3=mr3cGY?^x0zd@weQ0$=&%X{z!os=0fx7Pfa$J&go~)}Qm;N{)XXaB2o;uG z7VdruRpSZ#a}vx;T{WN8wl?YUl;q)vF&=N(8GM_*Dw| zJKU)|$g&W@Sb`NYXIH9#*uTzie=%{4G>kbOtGgf3(4g<|=PkLVPx7UUvhe{9kScF5 zreC2&%@e9_-{MH2cNzUCXgI0P3m3W;i1Ps{Df*a(vqQ@vgtYAyc7-VBp%HUMkokeM z4IOsHFXkZ-7{`i6+hIju z*_dS6*(^B9!lST6`A#NjXqHlldMZvjDGt=1!HuVOd7^jxfrN%;m^4hg{#)ImKCQ6j zEF-iuCBTmwyfvwSUFBGQv&jiytQ^KdjY36Z=RP*rq%KEF@dr9}H>RJzYRq$xjba;* zq%)dy9LAa~WJ!jEV%si^r6*CP1|pmirw<&_ScIEka}32`3T1N}+E_a5O0tA$D}*V{ z1lC@`HardoLD>{SDbtuCF;k*!+5rI^OkdE#AFZibW4!_mZfUCp~Ahf;Y_t)dyhv`xmJ5&c}p$$1ltI=v^scN!}R~ z%XyI1NCcGXHl>M06T>vc82g$T1@sd(r7_E}W8jLs0Ck+cm*ki_eiZ1>K^v+DN~0EP z1RdB<5Q~Oe+Ory1DITJ#x{T~*Bf!536&;OW~2OgG%MU#oZ_1J~w3ie&` zi~4o(ftq-4YR8sEerDA#U;q5v4XY4nwDiCVIF!;5+3KMuF&;0;u2#mIign~JI|?9@ro+8K=a6xh)yi{Mo9x?zk1;0h6PI+oPuckBWpcgoRfoNC`^ph_vP?qe0uC7gQ|uvgxP2{yuoi%+uYhOvkW03Z%ShBo$XsmzG)u@O zdkAp^>Lhe7FGd|sUz=TFZ#V<|Kbso7j#n$}CCMoO61DT@?b3?12wQO&!iI?9_QmT{ zYUcrF$}kFWK@xUq4e8|r?-Z7doXpC~BeHRHPjWUvvNIEA00Z-*)DGnl_-$=CBMh{K&jc4!ySGLgjbHzW9yZgDH$14of2gVSu_two#$6a=sTVcZa$+%6PxgWf1KJM9_0uN z3_oLxpLsB3N(nr{b`1i#I6avW>zq;nY<^apWEU1xgB_Ah2uwru zHG_+IExuU%zT^cUdk>a~O>PPE+*Bllh*z_X*@b~TE7bWr<-!`7oZTzp?EMoIx(Ul& zB3;&89y!?@kDX9Uo#6mm(;xBpMXzaC@c|E?rTwc&YKFnkBz(i2%aI=kwbSLC{6qfqV7XjC|oxokXJ8}X3}EHgxu^p z3ot?rzI{24!=j+cHvtxcpym?QkCwX0|N5<{BoF5AM6JM?e_3*SkMwU>ig7p)_WM%o z^&TPzXpsy!PRRvYPw*iEyq^E;lmU4lq4-r5%$crj;p`lpxo$LL`%ie&_NT0l9Kzf>q{0&4=|$*uXMGkWQ;R>kzc% zN-8~Yr)XPbuQHO-o*VAG2`UWkBC+h_gYk4m9PE>EgH25UQeU~zgu&qhucta?+lu}O zQjvUXbKSk0b%|Q~5jBul=%KGgP#Z1$w*|0WOR#xDWv~U!-vXf}!?(bQR#ZO!Dltzs zqqhaGb*kG-FVs~Z16BF8b8M-ajg|I%D~YuH80m1^nYu{@BcPu?ZB|eZ5mxi(<5f^H z`I#c5dCBk&{_)x`eptc5-;Xk}+vt#<=N)epHV&ALzdJhXMB*>3Q-@=Y7*0^wyE|yv zbqIl%lztRHT9SoRMVX7{=u2667n}dNmtyv&8XNN8)LnccLt4&2pqSNL$Mtzs7lCM-KHQf;`tN17H?0Z zR~hOJZRb+UF-L1Z1fPSZ*IkdSpGhgn)Rt9dTSsHiB(&bT{S~JcS`9z#pA|n+k|DD+d+eN@Q9EKB0{_j;-Ly z)Uj?DtI^P{OPEsu*1IF%ZiW35E@bOSob|`0lP6f6|DRQN>%i+fzL=~$)2vIh{(GXQ z`VAv7=x00XAD4n8_ZzDTK7@c*@nD#ZM?3ur9Wa~e2Yt8{6JVWw2^;eufupjmohjUQ zKVOF6{fpPE2se}Fmy?xSL-)1`+#{!{D7~8QbCA8}NNG3o zWQ6((QrEg{O4n177+Y#pkLF5Ku(1tD#X(7cK5o?B=*TPhR$RUyxj zrSA8u>?#*=$Q8ts+Ad70Ow)oir9)1dfCF{thZbeCr`Id7vML;5<$9_@Anz>NQ#4tT z4K>&3JxdNU;4xBya0BO$YVRCeFIOxoZl2rU@Aprau)HJ!HE+xe<1I|yP6faS=%|u&ZvZeT9Y64Y*Dlna#^TCOgU zvgQeUpUU+918%~c3kB+&RA+W!LF&chn*<+!z$>5?%+7@m#lrwlr#qzBuUdBqF7I^9 z&nmE0F&Za@^jJ4#8ehvNpAwbkviCE1K!y-;h8k=;{0d3gX}&PdNe$`bH8 zFv==(!H)&&uQKgZ=QRsj+50k6*WvRtIkvGXDO+Mb-|BNcJv(>{_=u}{3O%^0seSUr zE%z*#>LFWv<(*eR&%}Tnib&`h=q;kTyCS9YDw^BCXcuUM3(k%yIW6I`eHw#qx z*nmA&!mMwUMf2#>@Ruy-^`%^esOm)+z`uj+fM|&Z68W#)V3L?{QEUsessQIUHBA|6H74CzAqYXhzdv3Ha{Xuey4mV&OA)^P}P=oNaGdK=?nE)tiI zB0$_GW;4f|9VGU%Pl z15YTzyF+FA0~MAu@s`&|ROsk3zs-xpm3@5!>< zkHEsp38@QT3^jyYP7+$ec4+b0Z~d|+G%z$ zARJm%Pap9~G)hLRRH7D6lP?1hT7@?{II=ibDQRev6lwuphZn03G%t4b2vAbhzlEQl z3M*tSR!eI-cYGZ@K03ad<>)vZZrvRO9}BZHgGm68pgOUQN<&JE$&tgb9GF69MMU;hUotO1H5D>Qb3o?d1ey{o ztTl~XE4JhwB?CD#nHv}1ZYscJ7YlxtlM*^ecaYIQfjVxotusZ8QC9j(GnSi3_54N7aLT?r-h#r%)O4NXeWKoio3!V&Roa__UE}Z!$OMc*4 z5oo=s)%I*O2}f_$JjzSm%5AIQKw(PgDI?XxEv69AG-al61$#BnT+;^wNBHUUpXz+Q!1F&I2SwF}if9BfdKCQO3{ zMBgFP*g;JZqVw16EsY8)}jTt2!ceZ7NTmSxioHT`M2g0^mKAeSwufxaF3A_*^UFH>;hK+GpD8 zAvplKVQNYIeXqax!|jQP(t8o5=EU1Ehwr^HQ%Kq&{_(yr?t2MNE$O zN&Y<$;cA7#O{v>5DTfLmb6z>C>(ZzjGX~a$Pae_xj}|=%`#X=L8~Fs|YnB2{;Yh%m z$TTm?Q*Okd6Qp@>wy^vaqcG(Ue=Y(QW-_x2`+}?$`6YH`N6@ zCqt!>AokYQ5dkjgj9|>*Qx0s)Ki)(7S#i@{VHHz-rO8e`aLIP5$KsSm`6R)2a6V7H z#aiRbo6Emf)cfehEhz9gVg}rw@ zO1E}-zYdlfH-#zFIqR#aM8%VSKAQ@@ zx2u3|pivamhCQYsev7m`7PH~M7>M{J-y#O?1SYK5t#%2$(Ep;*J0Mz?WNkV0fgDu#+@b!gyK_r)_2>Tf(3x;AQUq2a zdMQ@lD=7L|YNUTL0xMy$e*)^U*MLlH3$!$d#n|$cT*qThRk=aGU_G!P(hF3p1g?83 z*>rMYIhG&Rnr9XS<>O6k;c&K2sS0NtCm?;G`DJMfyY}K|CdP-`=#9VWQZ={#L79Nh zjM||-r3r0P7v@nNJn5dgd0%h4;hNhS`LcNCr?>>8FsFRfWVLxrbDO}Zx>rDiaZyf$~rWY7y1}2sC%|-erM-+Y~G4SKNRwx;n)la_hco+@h ziShDC9Jgb6@5m~SM+Q=T))L``r)-4S8wfr^U{@!m`@YG+tk@gOT!egz83B2;&xz4B zx750DW=1N`v}13Cuww8d@SxM!ulV*8>ejk6QvFZ0X9BNj z1BnARjYftvzeGEzoOa&BwT!~2tNQ_Q03Ml(WQO|kzv=1Fguh=&@zvv#z-q5eefJ>K zKN73$vmt5I!s7vZntWf4sM1dfn(vVAxWV4hqF*q01d#%|`NVb&P8BwcjTHs(Fc4Y=~GF5=W_ikaV9ucw#eT+G+J|*Vnxo<4pDfy@p zP!yivN5huc7&+gD9HkJG6)>1s!|R0LbT~e)7fG8<^TlAN3g0!!%z9#YMyCqnM!r`V zn9GfrzAy8cc}8OsVbxUneTz>PVE1yElpj@)vPVyV@-QJ4+WQK(G?J(7cxFL9bvhcSTNv@uBJ8T8%}9o2`fUh%Qs#V4P&}DG7*C<1bhyW$9T z5eUPFe-re5!ZR~|TrGB{F=l4HVs=86HbJRjX-5VB$x^$ndlE6ht5_PaBJqu91NaJF z@z}-%&?J)-<$&a3UB4B`e=naZdj3tyl(GIq-d6zp8wZuPiJV ztc1?`T#=6vTW4j!T3KdzxLlNdCA}GqH zOjroZ930F~7v(h1xu+J1Hg~n(+Z{xd^CQ;}C$U}OG+M##`sVj5J~+@ zm805Onhdj?mW#3-FYpsb#=qGi9h+wxnuU(|A}3>sTzf&LGSDSRfzLc`+! z5M~Pcd0I`wW)?t0gciMP{6CgsC?QbImoJF8x=@1Qk}~MYRm@2;G+f1Awwe&x`-%NV z#0-s!47Fn$F|e*aa`^LC_l;}W%q6f8%2Rep89mxK-D`b_h2=~o(~hAw-)m5YxTLO# zrABZvBXSC8894A8f0?UEOSB0DTk?~Yiu{bk@xA-`X=4IHRHf6|6M}-d_tF>ngAxe# zMY`Z>C(arwTtR*!wa(x)+8a{lJBK=I5+4&yiJcMEav0O zg3Ovx#|jyF>|pW*0+2DR&ifqUb+_VA}oeP zU~tzDT4i!XGQpsDmS$-QC3e#UFC;T!M$@<0GDLk zGCjUG1?v>6Lo-}~4PWTMg{Ti>0gCou%ML+3mn4Jxx8@IcgF+<|u|2bT73olNt#J5R zST+?4NZi4`2}>-yBd#)5)V|nJ2{ElmX!$8-%sObC_7U z?DlsRmeZ)BBv>Qm%|9K9QNHuyd|H2)URnG{q&|jygam8Ge;ihyiE~g_8AG~^fok^5 zrx?GuILC*Mpe#aiR)qNFHTisRV?XDUcSB@ql)c9 zmffQ;L(IyN7pn&MBq>Bvn~b#`208Sz+%DdevESRcfL^{)=(%0 zZM_I;_6bYi%Mm#>P}x{Yu{$ZQN#-PR|sGxY5P-g3FS+fUD|%oM-QMp7#L{Ieu#K%P>QquDQx= z+k+PYlfG(2(ci?`lao4&I&LBZH=vfmxC#RSh-s>ni#u>g5o5_687TSfGZs^`2iBJU zW;wAnqs3T^p!EryW+5M>PKAnLzNUDM_63WMt|gug17R4As~4^TIW1tm zl>kfk2z17LLpW2mvFp;pF&YN1SP3O{Pg{d#jg3vXX#qrNG2&GQ*PGxOXRT3`*5P7t znN8Z>WHn7;a5Qg^#O=vntP?n^P8UAqv;bX85OFGdu%mZjxHSI7y{~u8Ui49P$7(T> zd?+d&j+111gb9gR%K!2hLnd?J4tXcVg2rhG0J#|t z>&JV1liOq2_kjeUdWVEfOU8*EDYJ$G>*~sJMC12H;&DVH58&*FVs+lj)p$a3F`{=B z5BxrZ@M-2~Pba3tIb!xytP6ID3kfe&f0aCW?z2zL`@#=2$LtF)ih!Cx8wtnGxB)Fk z9UB=JW=b%MGIk97laukoTr_n*qQ{^l=|#yK@b6ajV>XW#tRl$eK#D%s&kc=Zb*%j)B{-uq(~ zK7;YysiA%BFKuW%>tbuJlGr=811=OX;_zZSHT2EwAo@`6P-P(3}8V{JS z(*!b)!vx;_uupE)V2FO*e&ho{0Wc_pd}oP;Y>N)c&O}Ar{qRB?PiI^m%+~{`xf59m zH=gN4{#7d~zvVfWho@V$|3z}r#ezT#d-$)QESfHwpd-;(``=0C9%%uVnB9y;3`I zytw-&7tk3vz8(1W2AXk~vh!}IjJ+=Cd#$R-21JpMj#&sd9JGk`OPC>?SRuV9T>hGuqqKeD zj6|Q-C1yBJyI}ffMwfPKx8uW9qfOoZPexCPQxlP{Y(+E+rK9s>^fB`5y@?JSiyAaU zCfI@r=%!QLy*yS#Tasmrv@TB@*kHzzgu*jhVaku9h@okrK#!IA%v9~*=pJUYc*fqf zWTi?elv-fsmje>hYuoG85a!1hI8w@x}G`qi}#<*2QfMWEiJR~CX4k+V~p}zZuqkPenTJSH= zm*)%q31Z{Gi%5~7vl-^&h;{lc$=7BC#InoWmKK|L7H=$X**SP}f#-hcC_l`Uo_CHH z#(%xPl-dZ%8VV@m4LIaXl)YiQ91F~7cK7;xUHoTgVi)G3R?~wZM$t{RV#e$cavExf zaaiExG)4K6b^dbovvh{Ivz&I_hn$xG(>N@kd(wJ{UZqw$j#Wz3d*duq%L>vp=@2o~&IONo4X!aC3p1Xvf0D zKZ}H-xqUYVvMgvvAg;&;@$ZiH*Vew>D^?tDr0y+d)2{vv*}rA-JLj|TK<>)=tWmUL zl;Z*@0lC!FL^a&G%*H>l*FM2uKAm|)#DT*B3)hk174s*gChB#9_7dfVKqWq^MvosI zrZhI5y$V{6gqfK}HUex379?{Zg7qoGD|Ax&oYTou9msjV(FvAQp-gB115 zzQOm9RWMh4gCUV<(gXM=c&E50_GcVuG1BjlJ4*{e4umu?7)K>0kcM z>qM8#6 z(N>v2|9eGc>33nv@k#=L9UoE)9Wu}$6GmDC&63$RidW*9&rAa~?a65byh*PwawkO0 z$rbu@E?ddepa}tfuL+T8QwzOZ=FyEYwoC8OiPgIVSp1PSc|Rn7SkZP2xrG(qEwc1G zqn=2SD}g2PuGHf{#$i+Jq!0#bF)2xe=dMR4EMawSoWz*I;u^dm%;gx|MV)!wTywZ7 z$XuCUpq24QLGY%J?)=O>CM(OOD#>VdgeR}xs5|9YxNBFrsw*yK-<27%3Aa6{KUIkB zInVFkHwMo66}LhY{TvGc_{9`3Syg+V$g(KY`mXpH8oj=tKMMW}ja$T&X~s1l2#xN$ zy8$gVAN83s7LAP<`;v%9gP-XmA|WUDD2~DNJB# zcO5@c@HTd#<gUx@fhRY}urj_D->_wGbP{Wu}OAZX3v=d`-O#Lv*-o z-2J^x;B5aNC|=L2z3t@`i{^}7lJJVu?@F;JqklEy;;jsnVlydeq>j|z_Ry3%kawK# zp`DTO0}fzy20l3&Ca%iJj`q0dS9+{LGcE)t2*O%q;ENEKcRmN778#a(+an15=X2q8BlwC@=z>9ROPF+Yf=YI$-sxW$)%}`U|jUm8~)h7 z%UNGsRk%bL3u#D00p)46f&Y4bGzE)~|H)<}0Vk+gUf99MTQ6NgkOLt&B>h5!?};A5pMC z{bNejAOwf^LRzTzo$NUylICH7oQ%*}DBt|T5In-TX9h7IW?49SDE=xv`TjcP%2H;v zCGbeI7HhFEVm;Ai+4^tPO{I1E(tj2s&ud}5H+oi>;KSb#IoMo!wsJWz9FdkkjE#Jf zH;+99B%60sN42h`YXLmq!5?$Ds77mj^x{DlE2Be5CjC|4(wxD5LT*dSFux~gJ+(^9 z6`_gg&wNrzJo^%kj?SIc)s9*dkHj;P5TOHwG~>GgZ_)``Tu~nQFma{Ub{CedEy9}H z(FC%UX+t&5@cTIUCiY$M^a*PNT)M$ba*$Wp92(IF&cs1l>r0=35bhB9 z*Zu=WW7^lQy0oj9o?p0q_w_1lTZvoj2FJ7XQ~dol%|G26Sq_WVWiDHar}S+T1&3_f zwVnrrGuXt;u}TF+4Sl%~RI_J`dtA+pFH8ysKc!|%S+?miHt885rYb21zm>`yS`D$F z+?C2?ytFiyygnyBQH4lojcGGg^2%xqGNzYSZ;%t&Upw!PKc5)Lq{;F!d8c5g(m;(B zf+pseLjEA@49I$Cg$4oBcH=bB-L){x1`0j0s{yI<^x5=6ob(t}*fHf-9)Hmq86ZuwQBt z0QKc$aY~%p%D3c{Kol}ZXA~5JY2nW=mgCT{dh(5lL>XK&HA(EO_Jac|BA_%dH{b!V z;6EkzJgYq1^Wz)`%iDYtHwB|?_(iMtX7n-{k#BlH%IHBRVp`YJ@#;Z;{?m%*46BQoz z-3^v1Vkrs=)7c42qA%Q*NQE#ZSV3{OiNK`laJbA70$dO!B=)qD5W zzv}wcRdu#dQ2$C&mU4Qa$cjJdR9L^_;?(cboBpVV%94E-b11ID9AZXiB``h)Px2Mk z%Izl4?r5Ei8yg`u8w*}NqS-DCV|i6g<)mwS2vCPnXO5iAzcN%LEpG|wIqysi+Gl^N z+BKnR-=bn^iyP6E4Ua{uOCJs=_QJ)Nb-Gi`k;zGNSFWf_HDQbwz;oHb=HUlCsY)F@ zmL~iyJ({ieGL}M{;>kPTnP@}kl>vM)TS@j`RC6i1l@1+N`4`n-1F)3vrC)C)vp?EU zaZx4enH`}zD;s~33pY$7?pQul!b(*n=#dK}tg~;)+i*!)1;iAIHxf7En*6TpipC@^ zzd|NElr%&uoC#9Gf`j4j!cT%NYp*lod5Kzi7~LC%lpN~%Yf+HV?NUbwoc=T|4JUmu zX#c@pB*SAhEOjK#nRj_t4CWBxOKrO~OTBSmScZDE z{x&vG;>SB;EVwQyrG*~!V?{@h5@PlkWxJc;{Rl4|nq$r3IW`>7gsKP7^nOnzTUb%Y zqx6B#mHR}1=jUM^Q+~Bq2FqF>VkXTL6h67(7qXBC<~W3SM72BG&u9oHh+fSxh^wa& zFPSo}Ypbq#4E^wiYLFJ_DP>bRvZw--f$v3y+g-V*8 z|C60LB)sY^JD5^!vQR2Y>tyGgXS5&pmg6eQdvU@nb8BtVq@GFoN82+?WBLyo+Z`@o zK{Z)JVp@mo;5PFjuo_d~$QL$z$DW}jRh+qXCFMl^7`>kRM&i4Kyy0;1DWW7Y1fzCq7VRS-H!v z9BItRkoYLzIvABxl#C0z!!$2nijo_0nXZ%{8}=mIM0?|%fW{hj$HsxA%|l#31_~rH zOrzdeMRe|l@hr_8!kE^kA-s`W684@MFf??$6~UWFaph^`Xl^D%S~waq&iagZY9}XM-nd>47mb1`S=dLz8l8?dOZQoEhf!UoPlbO-2CT=B#5g zE8LFJr1b^A!jtGR3^{DI>vy2X2<0qS6@03I)J3XwSg9oNDSML&%Varjd6io;hoKm} z9RN^ia(}< zpg?hDJcSOB9AZr7cFO%as}viL0h-Y-AXeMDM6GloERqE*22b~Rdp{cqN$K}z6UnnTyt!TBdIW!oZ^TBFGeoCx@h=lQ zKs&~pT^Gt(-2dL40kSBZ81e;V=8*lWV4hIQ4#gkr;J1Za!?7iL;k==r!|Ny&={SWK zAb9TN3(WOPej)a3#%_)}!%|_x(9G~Zd=rut{ogLbVvA~fvj@(utAgLgQ}y(R<~%aavjnNj&K`@+&}X!9kHQk3ybbG=0QNZkfi9Na*10<3fL ztBxG~@ou4Oo3ID`sv3l^>128UTrb68s@!(QdWfa0$MphSBj3ZAk>`(%Z?mVFwOQkF z?T_iGxnGeEk{~?2FAPea%N%1&7Zx{|X?_1;P0U5OZc^4486GR9Z3hJjcAXMwU?I#f zur`!vc^<2m-{pP(#NmgA9K3Ei4nt)bFeIEu*XW?7v4bo};<+r)pGIhwETVlo7;07| zw*jzp*Zi$@Mt;K@=b=j;XI?@+hu)rafXf2Qw4W z+c>75k{5VVNb^JsqIAdsyAk3D%+Xadrt(X~7e8deN>u0Pox`aQIC>(qw|6)CJ1}(N zusv^z_D?mYs|npXOlBt{{XA6=0SDoTUTl%!;@M%3V}4<|OIK*}TBX(XroR6{0o%E( zEa*!=wZ-;KywY<=vwOaOjsshSp4+ZkwC*2L`u7l%ciXkD4dh_U296pk*O@(32QfG< ze2m%&*PUZ4qjIT5C?@n?f7SbiF`U>{JbD}xkzN;1)8Z@IFJdF&Z|UDnB8-*jlO;JI zI|#)vBRhS6h;~0KKfbkAl>?YUKxjTe+@X*L&0XMq|Mg$~gN!N}SKt`=4@UqKiL1iS z5ovJA%MLJSccF{muru`A6_RDN-U`c$E0et+18>CmZ3-vgl(;{EdOl{aUJTliNgXc6 zFVJ5o_ZP(BXWzPkCL|c86dfqU)Am!LnWNnW_3LH@#=s&fI`7tdG5ECpUz8^QFG@dz zDMGOf<&gsRXE85&#c!8Uh>CIktXz@r6tPjT$2`3D|M{G^Dw;V}aW)*^qJr|}c6%)4 zVHQ18N0p2$< zZ*CC5FvqUM0yHf9YconQrH9M_BOqy&P$o^IVk($uBRE$j-e@r6u&ECj?BKzh8y5i+ z{?~5F^gdAcBX}GUWZp4xth$4t50aTU-@jZ>4(cLF^X0@h$QP=^$0k&SaI;@(gWOH; zgYnM<7Eu98NTO0W()v%7iFm~vaJRbd%oigxk#L9eINDDpPycfKFUi&T#;z!{CuQLw zJqMnokwo9R)CeQ*@?Z;9Y#?8?ki9W1|BFL(cJI^t)D~5ASW+PD0M_$LBJkcE6g6RX zz{`zq08+~!Mr!lSK8R-3P?3kx=)JcGY+u@~r>0`*%%8jj5c_;QZ!{{F_zl;$G4?S0 zSVITg*p-?dYw5{rS_wdB@Ot;rf+=4UO*->2FbSS* zy&A#)AWTJ-qoG)OHP&uDP~=k>6$PdwnE(ovKLB`pHxuxfo+}s6N}A8rpySHpG@i;8 zycVrJP>lM)1T39s;3h1Pb)CxHowWd-&$IX034vR4xW+ zRzW``>`OVfRh?0<}s}Q zYMOhX5QmA9tYH|nI2n34dT^1ZAM`ptreuSBV*rswtmd9c7ZMRC z+y87_$x>HfJQ5nnWu%FWRyQ61>S1743MCfHAVac@JsknQgt+My0|t>N$bD_&e-_nl zB_(aYeHI0L!o$US1bhP6Rf1mjf5_T^2wEp}81`SzejJ3QbSb*(jF^4liB!p&W9SMo zi&v#?9(N%K5*O?TPb>w1Ip%R1h?8cNOCe;7;u6aITIftsYQPG{ojyv%Qy!s8SW{Fk zKq0A})vQOA?KiAmBRXAl9KH=6cfiWGP%If`C5-$eF27}&Pb7QPwmPgy-1h(o@yd=3XBr5 zO_j)9m0&3?b_p|?1#w=GvFB-O(G&XZ}%22dF@hEK1jtFZbmuW~IbyNJ9Gb z1z6A3f|gGd>?&Aj#`~cbl5N*U^;9WL&&`6+DC5KCTYs(rFbz%>H6&QW#*jw8Vh?@y z2ovPH4(^vkK zFTe!nsONcP(oeCm+Wb*|Sd$)O7{>)a3tN9@G!@OcL|QdNKim?~_}v1a!8I0DsPiun zSj&wFlleHdpyQGBIJ3ct)wnrPzGqYWg67*3%mgi zjJRd);!+@nO@N#@XOqqD;~@6&N+n7R;D6Yd)Vf55HKsNZ0%W`?@wC^jcsqV5Dk~#= z|9Wd@H?A*%o*OgTc%>z^Oap@O!Wr-2tM$GTYPyo3G<)g-9-ZG7*8S|YJ{Fe`hflOI zLMR14NuIhuncDOL-M0D9oW+a7LBZ+jxSP2jCR1R)ZCHD!CTlQ+7w#d0XZ&CY zc{b~bOM5>i@w*1HIrSIv`d3fg!#LPZW!l9qW%w|(|L~pQViUKPJ>7JYE>+aTk;Wi^ z{b1Zzf*I!wa^ceckEFjHTvo*y@7hD%1rIk`f4xl3J+H0oeK zS9DB{5se(#yIHCLt0S%vOix`t8|2_77H@T!hrIoe?@zf65f_Xv=Wwz3Os%bHB!uul zw1g3Dr7R`XA;s;`P*ysNqsf}NEQm|%8J$B(KPE@AOJH233dwh2T!iVEo^sHhP-z0@h$qi^~y(kgl;nbryK}f6frI|IqZ<;>iML_F+t(d-x4IZ+Ht%~&Y!zuycjI5e7;&-+ToqtahiibIZ{-HC6?-EI1}s-H~c>q;}5mPbD3RZLIo#F$3^M=R#Dqcdx{tl6n@<=$mE%B6$4g{%*Wh;b%HYTTH!h`PB9#kAH`|n5w$& z<*AF_A6qEfzCiU8x_!0!>qQIAP|KH?2k30&^~a|E+kFHRy}gTeA_fb}9WNmF*^jqR*;R|&Gcy9_Xh5Md&* zf22IErqN_KzcE-7?YS<0{)pa*6zqCBRWRKbH(Nn!~ z!N{>8iqNz8a$nm@4I8^%TAQglIfZ+f*Hmk!1yF`~MD83bU*v^P`+2RRbY7n%cr21S z(NhM+zOCYdalH!o3}X1j2v&x+=-6FiHHBH3@)&xV*XeP?5b3=xB~d&lFp5u>68+wV z-;yLgy!)TJ#@}a&#;Uvh7Qa{?4_(tV4xe|dbHL#H*X3n!g^?Cm@2yIl7$y+>L|URn(_QILn`#Ugw$>i8T{o$`w;o`s4;XPg`MunHS>k>@8NbFw|<`)!(3+t7prKo!ZDcV?*L8xd_ zA|(9j74|_S9hSmVnocf^NJ}m}BhVtkW0#ktvwb@8Qh5yRAG1{6?p+v}k$Ugj0#I80 z88k5Zn{sY+&eeTZ=VMSFkECgp7jC2shRH2;1oY^9iNL0|ptma@Sdmzhnp&_a(V<%@ z&0RGu4K0|FKcl}2O>J{4tE+7LLz{=cd#YTE=e|x=m&AD>JDba@Y)O=sIEn)Ulba`z z6j72H0A0z0GH5^-f_3`TG*?rFCqt28p`<_$1qZePg2|__r{|MX+&jid5L~PYKrUp4 z2aA=m(EkhpY^8iEp~HaKlmPP^h^XSSoCUvJCB4NU*^-i@yG0~oUYVYhaupHc28?Vm zf-G60l;v`;A((QOk?srIb|!LZ%M4m%j@>W;Yb=z-+oF&?DcwKu7eZeIeTx{u7#Um< z{Uj&|miWB&K@HTrG{jsGwj`(7k!WLfM!L#QF_+M%m4X=oImq~l8yD>bkA-Q#QID7< z3}CchLdda9R8NebS()X_yyG6Sl{{Xl%A@G6H5)CTt>arn``pS+lJYKfLY>~#X`5g* zs!jo`9KZutnUeWw3C0H>Y;5U|lhqRG5q$Yu=~qBa?|gJiTGyV!8k_v&$yvGWcOcWB z$dFsU|5AuIl|Qos%m~kDDjuPi>i?P4y*+sq6%*`M?`=hGt@b2~2(~ZS(mUMhiw|2|RQ&b(@c{phlOQrfq zu*Mi5v|NqdIHJbyn<(gS1^~&;A2}=OBxW3zHmq0{*CeAlGFOKuR(@2+Co8)v#sSNO zr{FLEs5g__|2}+Pm@sQ!vDpJQY4itI>ZHRM5?u({-QCye)eJM?^GV+80XAC2+O4KC zs|eo%%|5J+H&Ti+QfG$lPdC$(5v9W|1gLO2cBLwHln{i%Yww{ljn^fvmIP*sj>x0^ z)$Y)GX>`5~%HgN@pT<9Clx8O&A3~+863hy~Qf%OeCjYX&!Fa0}w`4%uE<3(E8nyZ- zP9}Fn1Du{oQJNfji;nNNvS`koIB+MNN-h-p2nK(henU%N1=N!cKOtWgNnRqbPFPg# zAvoukCsM*_GH2y+dvX5wFs8`#Agn1H(W6}yWW+0S!?;{3{BrUnj7bP_Db*fQAg_;dAMUKnR}KhKE%Te z7DQ5cNjhX|)G{I7a|RF)r)k)q*oYal0N*5wK;Xt{CF1Cx?4i&2w0=IQ)QBU6xs=&d zPz=obF7#&@c1OnhY9Q@Ckb4kL@D-R8M}`HhAJM-+1UgScR<+5!(Sd_Y? z%FkZ}xa#?A$i%d;vm7j>d(O&4p z61FuHpLVxD4H+`C;EG!sIJ^E@CVs-UYF+5hg14fmw+tqQ)x)T(R~@#on@149BaIKE z*jL*$XHcy`A8v*GQ0Mk7F*S|bDRrZjd6%*_eW{OZ%0_mYU%G<%Nuyg?GMD-I1Vx9w z{tR(|WUY1866MsIXI#;#BWnmAIZq3))eegs<%#(uw-PkT%Wa4a?YS|;31UVX!NMHK zazo1H_&s_2D-Ea|ZE*BRy~_f!94JrP2>S(5$4U|3`(P6ekllt^Hr99^p z#9di=qgBnz>U5v;cB+#RWYJ$h&Ej-$OeR%^i&K~kAPcERF#7dCVtz2ZjcuBhY_^NU z>x8Yx>-Q>u?eo@X*z=Kg$fXK%rUyO?lpxcH7HI12_+GfiGC(1AIdvg^lLWK5y6ZMsz7I(G-(wNvf z+;)DQ$QGm(;D1Ln0reShZ3 zT=6%^r2MaTP`wrUx@l#Yqn{}|XmU4WYm|INLJbNqL)opNHR?)i2(tWZtf0@}B?w|6Y>Au<5^t>gH^7J>U6wY9W)lTC**pj-nd)d%7)lKP>Lf39^|l!BU;IFI$4Sp z4ILS3Zl)p9t2VfbmXT*`HVGF}$-ZOvc@^BR{-KBbl>C3a6NveC!*PzPBP3k(KY)oh zfXr-nXJ_i7b{LrZKFdkDZtO92PzHbbd((5>`xG3o*zq75sULqUpYrLwU#pVUzy3L6 zRBLg~sUi>OLG*GXrrPAklwh?`KgQRm82hc=pg^p3HI-nBXK~EnDhMB}HL<11{1wFo zk}Fo}4Dw z`y0o5J}c~*AXL(knVkZW$F(CEI%PRZH$2OAv`{~xwvc~w25>;o3`XeN)ETM zB&kdwK0ETb-5E(=8%1WCxMp#^5sYWv+yMorS+$4L2s(I%V2i3W+x`rry=um!Gh)P_ z=ruI=PE9PbLmRNX^H5kvb4(S<0EcqsXX=9Vlj^oczyXO-IX@v{kqk-0*O6dB;jlgK z``&0EJr$DzibN>!^t>)QeXk-}@#KTm*A8~O zx{(Z_D0@6Pevcb(j^=>!WDwtt7#Sgor?g%Zvw_j*btm#gW}Gh5Pw_NJaS!(F zM!)D4Lue|v`X>XUNplW&_o=sLMJ&+*m#Md4!ps&bhfl^|Pg>S~{O6yIZ^u=~nB#jq z4nCkJN>D=3^NOg^onJ*cuM2_8P}@^lj6wo1*gBATP|$_7gSbda|IOH=p@PaxEO6}l zSKt5v3bP`X27-x9KI=4b2So{(OonjJ64-wn8?KfFI`OeA@FZ0LG9eTD=S859JTpsJ zNaQJ9MV?-0LwXZCuG$V0?y6gaWds~5&+Mbnm)9IW#Sp$rOf^(5>9Fri3fDYV5KXh& z=lIah)|4SKO=}E?q9p{e?^R7 zS)b#)N%9jk>|)aS78PdFRjRe%3 z)X?3~RNy=EGy`_AM-)?R(##9wmjDFH>k6?{VEO3y|EqY2AtObI!B9<2sp7%Sxuxv! zh^2gz`e+ala=fqiIC0-cnq6!H<12JYOsW*xNG{{W%CNBhkr9#UfAzfesNxok4FOhg zZ%a{{S2piT*tK)4&;=1;=8`d0LUSFKEV_S=_y@$yu*1=!9Tup`OB6FEkCXdQrH{iS z8@8s7lT}nKHHO^FWgSydVfO`Gn($OkeaWtJVq7IWnM2;w+pLMLi&m{j^!l_Nw@WFm z%w4w7tEn)=i( z=4ka~XO67zu`PfcUxj4i)v2GAB-ZFVEvpI4I3rjdtpqiqtr@RsBgj$IgHMUhYgN~o ztvsZxt!g7-9k7ya#<|iB!Y7dPHc$Obe9~1NRHC0%f3m7yqMcnbbY@!w2)O_Y+vRBH zSqPE{brR?%)IbE?CeycNWy?o6ok|bkCUqqdqv`_WehI-AbtM(c>H>@esW8#gBYfvc z5^jpi>^c)}8&2zB>=ZU@bi^=IC0sl~I4w4?nedW(tCvP~rSTpyzvku$o`2fn49G&N zKdq=$-7p^lz`cUlHi<U9YnD%`&>+^^bfAy7gdYu9IX98LuK}G2 zD?e7N;b%8TsM8Hu^e)j544J5k*e}x%$S&K+7~%P3MF&N@nAPEh_NfX__+iosyji28 z#f&--1X4E>``Z;Xs?Yw?Qsn)o*y{gJv044_Ln0R)r|KaXXUz0U0E51hk$F$BMt{Wi zpZt)Wo4YC9KZIZG>?~HWMweUp2@dX5QJz7(!(Y&(P7Kf$X0*E$y1kshy1;zWDzdRB z)oL!LWgRO3KX>dYTvcp+GmO^{YxGHEq>RdHwI%~=^w`qrpCKojwnNP@@4F5^bJpIh z=!||!qA~Luz)v@lloTr?--C%`h7GDAvod$i(gc$Xx9pBJKnOL6$Qg?<*kBGl-O|6*?^8^aGiTO8|jNVKqKRVExxPXG?`JHe*2x!16cLK%&ipkA=VG ztMCUCIa~U&Em|~Wwj`hMp#q9{5{eRBBCxh1OEr<_5ero*?IY7l7ovJv?ZssMQzqQi zvDYS|)!F3C)*V6=Du_Z)J^7fv@n;x~{!_!D)bPZDC)Fy0aKFLRD@BNn(gZCsyTJ>~qzxI*ihOmGd zEwczO6p&d(>HFR9Y{`$fp+K{+89~y-`!(}52LDY=rSZtw%Y%#l`cEvYOhFjXR1Zci zhBt$*NKd%5$OT#;sQ$b313;ZZS7He`fJ-N9E;eDHKG^w7iDq=2#H=mjw)L?(?3byg z=N?ivA4l)qiX1f~7JiXIGxNtaTP8owYz!DQXugGv+bs*-A->b{vWr!c)`ZZOv6(#E z?}~J8aJ>l7g<3W-Ixs zw(!+iosoK+kUciruk2utr-Yx;Byn}J+VPK)4;Q8>>pc@r@3(C46$`9?s|?4yW@3OC zxMo@6mKWiQYV6;qdgIi3qhw=2C=3Xa9zyJZo&UGyfv9^wJhlkwEHCNW+-aO50AuLN z766(q>138gKq_A$@M|AX{D>|ld6n~LIkdDgTM!%`hM$cKW32@=Cr)wP$4}${e7O5+ z_MD^g8mL1=>`Iaz3oa#hw=@K)9lE(3Q08?dyWcz?B>$g+226?lMGQb$o68On+QY?rqb zIkKdNK8#8h-Q@o$^@RhPlg1s&fjxH(aX z!P&Jp?$nkBYbLQ*X_zk&#xNuj0~f2A$d$8Xu?o37awcubt>M3v=sn?xGE40ZAlE3| zB3AfPpiw7Zw<;b$*^?2Lc*Sgf0TLinCvxSxWro2nMcG~BBjN2Iz&-szVMml(5#B8s zZMloQVizj)Oc?R5g(DA(Mt6DeN+sk%08e8w2s?6Ntw3S{u^?Kl#DTW7WprrEQBiG6 z)_m*G#8oPJo5dG-;;mEi#q^gvXPqU!a|`htv$;Gsev>S4A91O(JX7h5qw*@id!J#e z&v0k+_F$Z%UL%>?|MP4N#+*Lg;s<%7y`JY)d+ekP$q^WtY-j*_m~>&+c<^A5CAV-jsu_U+yeAf8$?RTK1zPtJhEFn^RHx5a6^L!}QC+c;DHj zcZAQqIFbz{vX}p;af7xBLm^J<(AL8nu|~PF!LIAm+6HMtat27cAWXw~x_KON8fjHQ zj+_%m$^lKylMPt;hek1eWO6I7L(~HUmdxRwKqHb^J*T!o07p%fYF)fKzo~@}t|>}D zg$|JDBh;gDBOnxwD^sq#-B55$3bAokRwE`}^nlcXC%nawv1^;-f?W?i+u#lo{w46c zal;*4wi*^3ZM8*`&=hV}Gqo51_Q0Ja)pRQ2_ac`@8bGFl<>%!~>}STF;$$lB`HSec zxJv1Wfw6$*-LBBswIS-9`G0X~P5yu4l0WGB@0-Fo0kHMiaN_gmv{0BsQvmE{u%tl(K`78G&hXTdr>I za$^9U!{rQ8=2(IhEqizq5zdY4!+i~o8``v6=Zhq@8tR>?>ATR?3rNTNc#h8M`o@e? zXY0p{DNwbdnQ5C#8(gO$7N9j#XVw>cRRX;EqzqGMsHcJh3DW}_>(blE9C{zGxq7Fx zk?ugn%TDg0|5ssAw(Uu7uG-J9u1vu%yE}{;Yco;HujWL3!d#%EEkmB3|md3T<{VMy2rYIfHxzG z`og`OovQEWn}AM%z7`tduQ%p-X*+9Jjn0ZW{-ab;GId&djRSUIevht}ieZL44=aFG z6-#eK7UYs1$9#w_f_XvgUqAyf!r@UW%L`vJMazKNVF&t$kBi>2G|~JU7k&O~;>ddD zDDU2)RgwfZffu(|HBLGv(=i$KmmS3?_jA47M^sO=>Q-OzP(wL(&0_=h#uk z$8o{}XezcDLxgW7TObTD8VaKlRR_5=)jT$#Ne!w|(YI24fx|uQgSb@M?`+_0eN*m? zyJM0r5zzjh-F~$hwIeiId6jgtHfU_$6rho+DOg{b+EzEM$V5LF)>tSW8KMK^eYUJr zq^&BWGbib(YE>-BA1%+%GPMiBF7?6E*TO0gK|KD#iH3`d`8Q;aS#7Z{w6Y460h|U< zKxN|n7RhQwqpqHl#dG`ERy^OJw*f&s#>IF5*#XOnP3>MKP|;z zb(`8%lJXHuZtcI-n=(GW52nNepiDKLo<(`c-Q%B>T4U;Be|q^<(nIJx2%QoT_$XRN zOoM?LeA8rMpOx)MvA2e)WNpWBfe_XsWntR_vy}on2k0${W32;)v4Ykj+k-%h>t$C} zgX1PO5})nIsO>9ZDY+3mHp|0ls91K|tEhKrKE>rF@uyV>0f;zbyrvxrx8hh9#l%Gc zXigIesZGR?5t5@Zkpc_oX*`G0U;HKuiV9O({PYcY`u0r!L~y6pgX^T* zbnuub793?{ATC)9u!{xsj$mjP<8q&7b;Fk0!b86SX8_NMPv*`bIv~5mMLJzZtb1cwh9ighUEvc)JH~t&1;b%Vrc(Dg{6>K|Q+5U?O zJn1Y;XQtmSm&Frma5lsjJUE*hxx?s88Ysc`B@`jwMFW}TbGR&S5MCjiYN{oNh{r-& zKu1bQLdF`Y}r{R~eCKEOF{s~V%R%Um7D#B+I>Mrp0ZzjoZ8fUyFX%2GmkbYAl`HPyv6I`W z+{>KKMQgYJpe!v+B&=|~gY4nup2uKqBDv_WQWucf7^V8XL!;H+)zQ-2id`;FSd>)v z{OMIV{chEuRnYpYB8%%+C!+9~Z;DV#DVS5eXt75RfS-5AiVeajv-PtJi!p~tS1DIT z0nEjyNSJD!)zD^@Ujp@>$O?O&-j)$yNB{u|>;+4W1wIUm$oqt;Q zauSKjHR1oUJLc%g<^?iSPPxb^2s`r{c^Vy@8UH=;56bLewNg%NSd>f`a+3E>;-Ca z5IikO9((3ES}eKTrzJ1m_l{K!iYd;2PLJJ86b76A%COKl$8%NIw=umRR2R=jqQiyn zY;Fk2nXa%1?MGZ)`W^aH-R!$=4>6IooYK@F!;azbM<$}Z7qOf9H6u-B(;_twv}Qrc z++;U+47rVqby4vgIkmUFzmq^Dr|V8$$DB?XcrahPxowDlj(Dc56un;u3|S(Q#y=GQ zUHiuxvD0eotJU2%n9zNbw$IzmZ0~8Ucb}y->)NiTHNXJg zzZs%!dpUI-7;RGtyK6!iY^FBI$^*4Frm*UCtXc_sb@V7pXtX2G%D` zxH!Xg-*GxV^+|?)u^|cHVd|bneCU~cM+upB5Pfl)WO0j5r&B#ERjBa?>WiyAmZ_GS zpO!sZ``f{LpY=*r^Qtz0UfW`OK%VsN@4gayNP$(d{iU5F>oKSvpR8y-Jr&Ga$}}>G zs9^Lw&S{*&(`auCTlj^};cU9X)->yPeA=vUebnd$`i8V0_U9t|TKzql7Za6%kr<8Q zERy`tid0!2gc?@6D|E@<;U%Nq@La}?rg9DCy|c`wfFnC}?INMdTF&6^pgvOjLxBjk%X za--`9N_&Ujd#;=oVbP=(=cq&#%GOwLw8k|vN{c23J*4{#<29*hU}oJZX^F-cy`hTE zDIs{ ztsjH-S&x?65fV`ww3Ji3&NtUUDoqvf;xqKk>76HBBxJg95DT|U0G~m0JoX*teNnXXJfzG z)DPcfwPUpU>3z68P4mrliK%C5lH-gvJSl|!?i`DfpORehDRt*t>S~DktPphrb_5~^ zdCS`FuUn9CqHwx$1HOGY*N?ysj)s@wD-&Mzxn~=(DO{wLh4= zPWsy54f4$O6m(9-40cwPrqWRO;l0?9&!fe2McM3@=U)gqJA=ArC;+odnb;Mb-Os2u zz}c657hcwE6@F&kzwM1ZqzYgQ_^glVNZ#AETGdp@+A!2X`~HzY9O5v$-WtzhK51B< zrbk;eQEZZ;rvk@^VgK?aiH_y7w+`epJ`oM>`{R@QNy)+g*_CTsqs~B+x)3M4zQj=1 z+M_pR^&`|x7*zLxMu}vM-w5*Y(+g%%Q>mIHg(1sAU`IW{dTgg#k!lop1M#ens9Lsd zUISE8L88|dRJ^)B5LvLwy55j~#!OQM;fD*!UY?THxo-u2 zleLXhMiz8q87!FEOLpTIUZRDbQ6~lV)4MZRF7Eb8n{L_VF_rFzj{a8IOt`oDG5Gs1 zAE`$gL<12orCjIpO>VFg?Ah$K3#)K|v_$X08;l|(-h$7D1(QtDjvWTEJM@w&?;)qS zRUC&tQY9 zz3BAG;w-DZKHC!slN+aIhxkk$vHWkV}YNs zSBu7@S3`QJdHnJmSTX$uc@FudWR6rc6mXgNg6B?;3!p47WKkl0wij*Ufq3l>pYtg} zlWg;{9Fs0Bjd;W7^e0DgNDp)$Rv=n4&qGsZ3g^^#lSxmaCFo%P$LW5VCyE;2jUSyJi{7)D1qs!s&Z>q{BW(_- zo^+zQs}HBwaQxs=V=VGF-fzZ6Rd!j;JW`j8G*#3|&WOWcCC;`ZHRaAunw?0>NNSD~ z_SUtU;V@+wIu@Hrd56UfOu^u~cf;!?KlH@lGAE~csUbCSx`x}$rLK9> zmeZuEf4*tSaFWkYZ6)9f!#+ecCd=%gSgav)lxy&|O>=vaf4JK;J3Lfr&seRmFe0c4 z^rX?4?DAn$#N#x}l9{!T69`#4^?04yq{f{@<}cKcnC`rvwU9FS7?>KDP~by^H|mQ# zIQ0HIJnl}@$Y{pIxIKDv*LAQozC66xoq;X0PuVv$5#hUPr4MiHESFFbQJvuN%3$c^ zNL-U;$U?FYejrOhgrA-oYtc>OY|~`gHtiDVeIaXp)H*Zuvq0{%_qG_2i_A@oyJO$q zO&Xkg&Z%-|eu|#GWPqumyE59E_F9CZavBsEO*>M@r`AS!zK*4(UQ6eFR@gAUg{k594)>F3uOzVR*eRjA+TBFMpd|HuZfm&`~3ra&in3(nGqfS*O8C6Gi&Yv?Z8@ z)SRwZa*hFnVfm`%!`VstGJNzCn7B7DZ*-0aE6!lx@~AwnxpArPaLF!bTJ{ox+nPvzHJpQpX`g{LM9#W-_dQD*K4Ss|I=vcA<#H)7n=Q)qs?opX*htrr*^<)#z+@e_SZmfG-H~! zFxhj6X>3F&P@J_7TlhDTT&PVa*kd3VeV3Kis~j#R=ksvCTkn^qNC#d%mnfuYDuh;hBGvY|FQsze^ zq_(bRaVt*ybK!fz5n)yV2V=R{^@7ZvT>pVO8m8PhwQE^k%6bp0WAL9KsHscS;qbuQxrT6b`bC%!pUPk*wr zAu`e=yIu1%Ela)UU%T{YL4GV&%UZ1H=H5?h91&QO6ob5ac?HrD0=YqP3WHNlFPPXy z)2&vUAH*5k?WU))*fRDkGhoQC2Hnd+x1fr8u@KC!$bsGlbQ`!2XdECL1Lj+tjt&DA zrdyg!0aLRmlX7;uQ=>Zs6ubp+ZJg(QX>#kY7jeB9$`SE%_?&X`PzOY0?1b}0@Cl|h zaW1Ygeq^AQ)(LsfEG-dR6hFlve*-%^tQ2xS1`Y(YbB`5N>={{wL>j*|nq-|CbIN>_ zrQR+Rd64}&DR@=|f&WU(=@%{OE3NDGDtNu`xg^wZRWosTZW-TG9-R+V;(nnS%|U;!dW9TQ^5#s2F{ zK3dl>7GmYUj^2d*lnJG)qFZZyBsA1H=^_U|$L?&*f5QHVw)G1V1IVj6knlHwCW+pG zdh@hn@g&O|;ctg`#fyU9{R5GxG50_S!@rx%h|g`^6+GE+_qWt%XOk{wY^#0B z$bL1iuTA^^NlpgHvAMBqEc<;n8MPWDtqQ-`{5$yeBa4Zdqt6PLq=(~%Th)x8o$y^e zUPr#d$c|vcm2S5j4}*&qNU%?EIAUAo9Jd_zD=dDDvS4WTtdNZ}Tf3q=BwI)04l(_ zdN29aVVgqpSg#KFjn#}>ctSCaIU4;ve`LyPB(_sg`P2A7&R}|plT?AJ!}SA^F_39n zf=M|HNrIC!nX*qx#fC-U3p=jvQ=x3C6zdguMt=8J|2MR(#B_fx&P?Fh`AWI5KYxfq zKDLi7M^XE7Tsw5w3$WcXlHll0%*teJY%I4T;*ju!Tpixd3<5jzfkCUHiB)*s&MB|% zWWk9dm1;EK=p`FA9*I^d8clPynkfqQd2k=_{k+>Y=p!x zcXx;4?(Po7U5dL5?(SOLUCTG`y?1?oX03CQlPAgSBzr&E*&(e++nZih{e)Sc6G`hD z*pP9=#>YBY4OC0VBJIYs6{$QWX0`ZI0((K<%yTWpVBv~`ed}v>2Q!j(y{DBgCXqmD( zOA>KG*q-7n3LfOR>KQnTWsc&pEJ%mRGUhX-S<(EzR1Plxswa{kbzw=;^zf0-eXLe|FH} zrmk~3gy+Dm4Hy29!~QZ#?iSts-L-T0>%iPrZuFc@)A`p-zXYDaSaa+A5_OzJ0?FMG z@)AMLS(XrMxZlL-2xeVh49)OX?geqQ{yg0W5qsH_?c$0wGfC|KVz*LyKIM6}6x8dt zW`(zJF}~^Bj1T>TCq)RsZ4Lb@Rf69mPGa~k?t=rSU?qcasJ~J9p z=K7?MQkyAQ2<)}Q`>+2<-4lrZK@1|V?f{HJcySJAofv!18nv2;5V-8Oh1djVpHca* zB}b5At}yS5uEaN7F$idi91(11wv%HUI<%T6=>%xa{Ng_PU2vpT>P2>?8bu&k8Mzf;)33t+vDUqED zudT$3F|`33(b*Cj&W0Wt5!gvAmpQ;l{8vx9Xgfq`Kb3w3cp9CE>$JJ*1H@TSUFgF3_&$JKuMHTKG!%F6<2OM2>)2!*$ zwq3}*p~kqZhUhCxQUgQv?<(E8!x7jJ5CF%n0?yBYh6GJTP;8rFDL zCnIo7bV?f7_H*3}^)bou{E=d6Q=0R_jZ0nQucj5Y=Bh9VLa8RVsT-9jFbt`Jkzz{XUxKSvSVcgo8m4Y-$TiPBoCl+BWp#Vv@Rw?p1==?U z68MS)zngiUCe$z?n?7<4|HSN>h`>d-CDo}eOLv?ru%>ci z)w823zK2XTSB26%A3W8+im0T-ctDEE<0(#XvDXHTpLY?ou9CGMi&g}MgJ|ls+h?|x zwb8xx^Budkep*FIsT481dO=<6P6G4MZ%A-=XBX0=o?6ojf2XdBOK*-qGA}R;kxyoA zto{1iKt6|w+{rx4vi91gH9aR=*1$+`T)3P&SfXu{Ej!q;-M^z=ixtLhKbaOmV|Vba zck?R0o}P&3Cen{2YV4RPV(dDIlJkd~nRw4yaY!?I^9!pXCiPCN={$wQmycUP1WL}m zRq!41cLH_{6XJGE7^rH0pFHh7a(v(<=y{Gm?-!oGOsf8rAfQ~$pXk?Ec z_Y)ncqAPhjk_WO2^cTJYF<{n^Z8M0!K#Tp2!auJ!NonqfnIY)$^g73_7Nv{NTD zs7ke`y&f25t441j1%uH*&AZMgSP(28qoCuI+*lro#1Hn*5*ensrB(OqCoa!3KBf57 zFTEn&U^xnSXmjYlKrbtHX!g^@(uR*#tI_P!oac!?co~H%YLj$$P5fiZ>}mK491C0{ zFhtC_s;(>FmjQsC`5_H3h=!1ofAkO_LP@koR!pC?8s6@zFwRRYrWpF=Z1x`{z%jxi za}Y2jOU>em`No!oz+3Q_l!_?+B0?^FWnuJ{yeKT)J=?4ILQt&J98f;q`>XkmHc9hU zTlL-4jak_+w$(=;?UR_m8{@i(uDw*gc}MD|KN+)0P#JE{Da#^u94eqscr&Uv&Rgan zRRSleCD3X$wh^W>4!amv1l`VYY+a}S;wzeD#uje)Jl~dN z#QxncH2SJqw~s`OgE>&A zY`n-U&!0aJ=yDnI$#CcI2EPk(f8`KM5ee?DHhSS%w#NH5uT!(0^Ob~tK%3pjCmNs< zBcEgIRu7Zl%B0t%zH$UY7cZnxMabx1t2E7bU8z*KA?9+W+;m!>*1#Sl;<7Osr>bma zTk^oq$E)Ey&AHebq2!``^#-qZN?Pu$U$ocLgV_Ingc6nGN(r-`cmbB6mT+v zt^t5C4n8xNeT;-Ef~;4~1OW^@byJy|PX0N9GhX>6@02>VE8~P1_cQ#=pd+BOLnNZ} z^-ZfW;zOWne$9l4TXdg^hx=e}J6w$Hj7LtWyGGXT2W+T2OS<#cUm1j##Q4L;hTY9v z;q(%cfD38Vh!%lix@PmOKNSHs zE`|f%6;ZpBv1}F0%C$MvtC0>Km2KM5p-;AWnp}mm$T9Ag9;glYTX(DHn^B8FWSR3O z18+E-ou%Vu_Aw7ueBRbEdsI0Ls5&Beo zCjdP2{I$5BVp*A_o1f2@0$=HHszyohuQ#i>^qL@a)pkYd6XTA&|5qouiBbo#2kNNi zn6;PVmSpyoml!H+7p>Q!8ti2w{N*rGpvd;ZJl+`C9u+J?ZU=f5lh)lc3WU_Ai-7N9 zDHeB*)lNlmsmA1}-OXWtMAU7;WW;CE zEd%Gf&5{ALKv% z4aS>$>-%29a^3vdH~Ds~axHyQ9_XgJ^ZM^pgUC^+??pH&vNa6!`CVv1y$>Wh-I>zL zn#JzhS^QL=+s}`)INgOV{*GB$=9_XS?H01y#c7jEZ_HL}nPn)n^s4(=WG=#pGjRsg zhXCU{TiYlmiOe$mQ9EL9w$ZV}HbyV9>(|XJJgp2IIiWxxYYu$$1RLKHQmk_M)qUSe z6m9c2BWQT_Qbop-lqC#wAl8HxYiCe*bq(WHz?{Atr9ju53d!XCJ-tB4^vYqhS26eR zmp1LMKowYbRH)>;lkwIf_}+xqzl;dfz{-{h?0ZIJ5Cbn3i0ECTp}!9W4IJVI)sZ3l zzBymc2<0%S#l8TTrjQuV;Fcmk(WfWl7Mk7SAA*HGx!8~%1 zS9^+q`{}w}M$y!ypDgUDfDGA!LuN33dXNhvtAXvZPZbbbYzf*#A{T%tKCANJIz=!nj>#2VF1JOWt?Y zx&7`F-bH$JD3-ogOW|Acuuob@c3fM8JKsNUc~$z2vcxH2d}N`9!camYuf9a=AvX9O zLDEDnd8_PwIv#c1WHbP^<;kJB>xY+zzqnCRd89bCH%#(K&z%mEsP4>ZU7xlLu zH)ssNMrI;K`j{$p8bV1h3Sh-(lDRSXiz(%g>m?v#b=K!0MXtJyncxcG(TKc18IKJP zR7xSc5VD-&f+r*RSN21P3SGXwi}jTYR|jv3@sFA29->j5B#9WMPO(8r*Oh*G_3TxB z@N7i!fc0Rc^;@v$C4Rq5a@|Xc^nK8IQcT>T_fPnk;ZH+nf26E?gi20BV0TC4ph7i; z^h^benwZ4^4z@Z+9pxhC@a}r%c4aIwyew+a*cqLymyUXwQa4ETUVLdb1165ghJuhv zF(NP=Lz<^Si>Oql?bBR$s+7Au5HdhbNp*9ZMc=GcICHGdQ>sMxm$L;|7tBn6R;a3K zZnTNZYUSAy(QD;Z0 z!cP;r;CR+Ei@E1Kp)mP({555Q-ub|+L@M-aAw!N%pvS%_>8(@}`#ZmR@AP6O72o&yx*xtj*vxl_Lqz@aGnoOHcMM&8%%IV*i~U1nfI>#w9_GT9)xy)tE7mbs zz^hen%1boVt0;g;8A2(^D#33-1+SMX<5Vh<3Ud-<_qDAQ$xhFHQ7#dxHEt$Iq}bkz zRp5hWZXVrX-G8>S&R`JrOwUG>3mw_Il3zjrCHv8>21t1h0j3J*Or&BG1sb|GC=rX- z25^!)v76jm3G|5e`Db3Oo@l#Dc!F1zRlnl*lj5uk@=mXjZ8ZswDLy5bo(LjcR(HOP zyinTdWe9l8{b2mZL$8&IzDZ}n@Q55=&s?agD-Ic%qi2mmN7LWl43Bro*)tA@f315i z>iVyWl;>DUv-O=>^O~I_qbLHT|G<76K`9bl7E7LI@hhjj=Y;N>*VWG)5sse4JzBfb z`ge43=e`O9QGe~oXi($i^kcK;iOeUE7#UmM(55W-7*k~ymULc4s(qMxd*F>Oih!f=0fPaq5C@7jBh3P^kftKe zT(5|#Sx~P55`*mgcg31f1`6$uVRwwMgZfvxd+z4te6ZLd@|bL{Val2)!BukL$rZ?^ zmn)qcsX&u{fHI2`Rl1XW87gB8hKfyDnQoHN|0A|5uROX&n8LW3jHjA$Odf{PP@ltc zA-|rBL9$&zBOz1-%MB{J@X@A@?;KiE{U5cR{X1;W(@r5v)ytFlBPX!-qZVwOk zr6@gOQ@M~-c{Dz1BT+(i7aXrVWlGAY6Yrl2bExWBfK}2wo^AwCCW2qll_9j!MCm$^ z#8N88PkkgdGa466JwoPD<1<^)Io*r+8EG&|#OnV}J9hiSpgWY2KS}G;?%Nrk=!^2# zt_&dZCqbLDWxGegQS)pEDIseGv{-5OT;Of1S*H$y)KjAv@ZEQ7IkeUwcJ*zClKsA! zs-0@zmU1&k1`7#3P39PQhC1cQaif@9P8xCs?DsWDwPI*cEt0`|-hcll5Ym|8DY>65 zY8~!j-Ez0*g}*UiLO3mmb#z>iPxZ=RfR;TT?PfI6BTio%S$pdgqnct4wU2Y8ZYRzd zm}6H`*e`;v##sl6`WK`;Vt%ZCq>VX|{`e=CX8+B=V# z)Y<{*QU7PN*z@_?pxL{-(QV5;1sF5DL0BzmWPCY2fJ6Qj%RO=5s|8Fk_GKaxBS3Xb zEABh^-#Vs!9ras}`PSCF7;D62Cj~SNG|Ams6%8gB5f3k=ajV{p&t)4q$i_Bza!WJC z()Ne`mDtoE!(TAkC1N(V@deRa@6Bw#-cUw*pAtbI`h-@hU0TXBT29lWLWt|gfH_uD`-{DQ+0s;9oSHz`xhrN$yDiDCz)Dl#pNCgEDao= zw#Jb=r&Q&e@%OA7aP5*d}$KLjO18uDGJvMr^DZFNm6^I?C!D0kqyHz8(ae4fZa z&Dj_7(vME3{SaI;m5`v0Z8q2|Hz;H&IuxHhZ1$9@HI?I+2UC?lD4)zQs82CQe~{Eg z-#QM7TV?MeWFfu9xV`Q2esqG8^5^7^K8>_ECt!bdS-gp)t+0-E(QC_HE}C*S8R_$B zgm&F&T5N>y8)YJCJy(tY%`w3c9}ZN)$UWwzlioiF&RZUR)+)TEcU`ZjtSXw@5V--( zB2P4*o>H8lP4cx9?y-!H){RsUt-o)%Bi$D`zA;ImeYd# zLHe-iPW!!`P_^++<-s6>BLTUqxlKka_p$tVv+0OsRCm^o8OqT@> zwGc*{#hkY>?t!G8RwtT!(|`WC7?ag@a_9{iop~%Q$($wEDG#tI?LY~KmFo*Z{B4h) z_>_dJg+(8TYd`u{>v?7`f$9m z^+C*~j@_6r;3SV}q9uq8r{qb*L(|wyIsrYS-8ibvSL`VYt-Q}*lFxC+oP|%)G80Ac z^Gpij0a-?_D@FBGx1dTvD{z13^y2!Yh3bn&r`(|gLI6qmAdIdscobZ}Qx*JDN%?46e zVFY{=8b(4H;cDS)tenVcT2uLi7%}RpHcm<<>Sn$b!jxcpAe!!^tWA7>qUI@dXUa+d zW9O~opFn|UZ_I=nt2-z&(ak5qhjOM=5eEJb3&4dD=ju~S#<}Oe7GdYZ)nm1^U z>MN-gMB&qD(|Dfs>nvMuZLmjS|t*Sj8;^rEy@d3oYkpK5a{Y5!i2?9w{;w34y-mU)?&qXCo4V;X=}6`Tc(exL1%29ClwB zRaP6+iq{4D?0FeTyMRk_sMwYwzPw%@tWWoDg%=@P;-*OoyQAj>)%73J;B&rL1u>LA zq_4!_MC4?KrshBN=o4${c!>wD2BziB_lN(yPPEho7KXM@!1FZ{+`ZX`O5Ng)Q zlP&|tDAk$lg2sFzlkRZR9`ouazK<=&OPto+;9pmm4ljM&)f8{bx$jHVGVe=^bKX1~ zJW4%KW5C4tMC$Nj{RlIeHf*Z{+R6WhWu^516fqEQ`JY@5e+x`;+A}DI3@&6(He`-6 z+c;TdMWe(w`^q||Tk0sF^);TgbleT03hy7y5t93Xg+j<~Eb*jYLI5uMH33J$PnRZ3 z5x$>w!9nIU-?_uTJtD%8o0m^KGn(*A3!RPIlb5-fmyfHnmfTbqC#R>jJ0{$|mmR7h zT!jd|ICjm-yum%Op&n@7(&Pf7T<>qG@)%j^2wIvpc-#=-${? zARhGm{wy>~HDU8=*m6lP z91KjUXBa9Fc&pN$--W=(I#O-$-{TR$0&6#5@6(y{+(Vp5h^f+ExOLtO`NcYzYO|0@ zvLm)A26-&LMmd7dyQ8`Y>^i#Q4+_o0LwuE1Uxk7B=yjm7c?&SkbWleFfzlY8c;C6jrhSAH8vMEGPp|mq8%6Dx=E`gj`7qv; z4wnj*zt2mh%Qb5SAIKMXG?oK z5oc#p7X?FGQ*9Ar7fUx&U1m`yQwL`zQ5$jnR-3$OV4n0`l;10ga8hxtW}8jVu;)zocVH%nL%JaN}SJuuO!H|QIEy2J#$01_!RG!(U5cq9b092vE*$&t@djkQ&CskvL+CrR#6 zz%SwX z0k1eBpv}k*FX113fx*j;mNnOh9-NNmRpU5yZ+3zAvi&m~r{nlOdDIKRD$DV%%x0T5 z_b5*97K=rfCmhCgoLYQKP_Nt#wvYgi<WI3m1NmrydwAc+SDDE{7EDttx$3?1! zhP{*iid3!3a!&rg$@_tZiUEDUl;OqJ$&jp}9hu?w+(przZ~|N7y2w%^PBIkfWltK&&A`y0E~_py&L(=QU)Nz%v!{@p`L-<`y2F(K6sx8g__} z+%+H`Acq_%;0+y6MG8B^YllOUI>w7t1rik-bN@8pmK=7dirnQU9=L%N(;yyzr-yx) z283e9+?a)fkz7=O*}rRdP3l8cT#!mD@Y>Jtyx@=oT#>p0S*m_4Z}nbxDJ=_1942*d zVY*y~O$miheMlV5M^8b`yhzP@<{$Hq9P{Jl;6_Y|i60gC9_b`H@>)DUR(<+Ln*R>n zl^$3B{P-sG=EuKLdK!Ki^!7-?-w!ze7hp)0+k}HB2_}A^_9r1jXL&<`On6gR*4(ng zEK4v0t9Wq)R)XbJn@7-wnv~Q>qH;KhKssC_NI=fC*ioMN(VeqfHy|f1d1W3d_t!T zeYir;SNQLoZzqkbOx&eV+0!-p<`-mvuj?PldR=b|qRuzP&XSk!R!7KuHMu9f2|=Nu z<@5oB0mwyQHwXK{y33%jCwx|$c%lOKH>vR*ncLE)Q@;-(T8>W)zkGHFXPwj<{T|;U z*r6gXRKi(rmldNW2q_lPQ|fOehB;eMUmi($JKclU1f)<1vCX^1oRU5zO1i|A(r z3{(Asv~$%G?m8c2u)_TXaZL-(aM%EFCTPRG9)Zx$(c*PgJBL|7M{E@!MP%_+&nl?m zQ)R$x26&(Od@-A*aqXgMt8$M*9u{xjO7chk{*UzMm6x7W-i^Bv@CLt!RotoNSHUV1 zpWdCT#0WwajuHiqgN73#ZT7)d%<7%A&y_UO=*Rgc8-?tpi2+pNA33Ls6Y2o0<0Xq{ z|1C3(+WtLA++6xCm#cvNMX=Sci0SLDuJgz@&b+24vI=9^H3Z$UVlqwQfcU1U}Bn}LH` z%QJ*EbyePY@~^?amgKQFN$ZalmgL2r-W%*D4V5bO83fb4r)HMjGL!+;+ROiw7wdoW z3Q)HT+0Euuc|&d@_P0Y?ZF+4vgqUt7{a3@rOS;()%cx6}O}1k_xS+PV^)nKB|0Ryw zP=;@3xe`f&Ai~vf}b!b}F5B=(nj|y44)^30qlr!D8Grc8C zeXB>AE{gUZD{u|pNZWCPT|L*U%#8$oH55EiEhBzV8yEV0_ds6pKlr>r{5T7=Bh;F! z9?vMEoWDQ@{}Z1rF5W6Lw#KsU9DWrqpP(z!7(06i!ua=|;`MJLE%LYDTUr8;zb~=2 zueM5Lc@g_W31vk^%;n(tp|o>V@%`cezCK-W_4gl`e{}oJt$s4edsF*`Iv&W)C8uHa zJfGap$Neh#7oE6QuNe2@bvuJ?S&45?jq|RM4AaPm`(862SWjZViwz3=2m$F`9~$*t zNocWjIQLx*@75h5FtOpD`^klO?SPE>oQuAtZ?^5A?m4vXNh&tUgQKj~<93E+ zZ##a>_Mtk_RQ^}ao4C#RAj22dM!snJ-WfP==9zth+q?AbRjvn%ZIeEZEeF*`TO#j7 z1N^P_RMTZ-4#l(!M4c_MPllvt3B3%Iv45biG{*_fOBj_*-f_$S2rx>)t+P!Y);j%u3*=&hDr;bAi z9B$J|7IOM)N8w7rRg=v~){%%p7D@4y&2#~d53xAv^3pq6Bb9_=_QpRNuWB*z+A-40 zjMiu-OxE@mAw7lm{W|QUgJ-iO+}sZv<<&fA*h&KjwQkR)hLEq*>Ys+X52%|Sk5N1L zHJG4R=m6^wbRm&<^#PrnMVjyp$igAIp`TQCGLkw6SDtz%Yj45=IX?T}FqXNNSrsDZ zr!=DmV;25ICyhoj)Qr|JW-k<`8!=*V`7PrpP;Ak3jL;;_O6y4JjdN#IDeQ$l`~;1f z3}G*KgOja*3iUVG`m`6xI6;*IfDh@omvj${S=!T7x63iV|LprcbU!TRKwI|_iErOsB@J6tcg$Eb{*HxUU*lFG z@gU}uG?41M;(;gz71J%0>8*TXGoy8ctP@bWK{@`QACF3ems*IT6hMWZHf@x6peTaz zJJE?8K2h$aKnR8`qICf~iOLT?kxV2NQ97P?JPtU zov5De2Q3{xF%d%b-T6>T9^0QvnqjI3j6Hh@#$&dwHZ5}(j5E60X$89FJ%_Xf&b(cn=Y#@}5v`VKE8506`7k)k| zmIfe^s(OP1j5aa@Msqxt+WucO-aslYht8iq?N8@96%j!oh8EUOtR%Tb*k197_bj8@ zlO9>wRfsc#-Y-M`u0RC=K+>T9*MI(wvAPK(bV71aDyPsn(`FMz+DavY1oY6RXxtfA z0E32nIWdt_SKy8faK{U;6y1M$(Elt7f~(hGcF?~V&s+>(9}dBFn<>M+1HyB#PM~qY zjBcd!ZyEH@iomyvg>c7$;skMP13a{mR>YB7zrxzk!P-PRWX0Z19#kvdM|(md_V)|=te02=|O+KNC@|Sf89a<=jO!zr!Sw~FrQ``z#Tihx-h&t z7?35rK{uX*JJ5guiCYwDg<$_2!XN;zE(Xs*5y_(-uZ|J4irC9#)Y~=W|7OrjIOK1N zXRZ%G9P+;y^tVLf){`8g@{h@i%!F49mFyYrSq zX0y<*@{GRjdCqSef|iC7H(7w0O5cxGd<1ma9D7g;lEFJ%%*}BAE_vUxabNDf%hky< zZS+;7qXGbs$ZnkuQT;W!a zt(va27-D`YCmz)H=+@w0&TVRdv@i>u%c#)e!10gXsDH0~^Oiqa`2qV#(11ko)e3n~ zIy`Z7-lDdv8=F2xyIPd_&@p!2O?Y=1%7dV+F@N=2bH5KU(xb2y$f;?=8HSk!oDA{Tbs-MWdr-^Ykh*~GKrZl;<^fD7;+ui!qqaiTrw ziX`M_V79K&fd9RH;rj=Ykt!A_FTha}3Lve+zJ=+J54(S}zkaTqv>Rf^U--2`Y=3$I zPY4#d8hU@02BsXIn}L8ZK7{`Ig7Si5- zm$3Lg9%!~R{S|Pqdsh5|ThV|B7Fu5Y?ON=MTZ_p@RgHv(j-Y*kJERK#eoHym=FJnL zpIY+NZF(rj)MKj_@47`VDaf4O$o;l@(zfvWo|T=5+{259R*1x(|FgS4qEy33IGzea zG0)OzwvaN{6NsFfsvxiv_}Rd0ajH}EdVAv;xl`21U^Np_KDGdFaZHDJ5^%2pmCl^* z6@#f#JLI1)jfI(Wq9l0MUFk=rnCE?&q!#4$j^Dtgc-neeOPcGMhx? zZ&Xz=B%WrS-GhQm33F8Y#m^2vCWIsJviBZ?hsGZ9dx~V7O;OO{;KvsM!P>np%(QPj zHvQ9rXNH;Ex8H!%`kh~}pM##|B$72<(=Ad;xe9hM`sTAlUbF!tSFSC*H}{-KaEaVE zSS4#Lv(NP-=!AKtaL$!DnANNgZtNRW>0V!iECKP`a#t=!r@CN7N260rKAd7RH@$48 zytb2aeVkepQ^Xh75o&d#!}U zBoysf0v=_1*^WZFL8ILnTLtUEX@2(I+}9r({0t!dVe?-xkU-x!+Gsy$LfMettj+#(*WXVJ~L9n84rnn`oTPZc_?&aCwkAj|OrZK5{#w!&8 z4qS;K%$yLiFldv1zX??+3Sv28V1dcHvodbp8QGPo_SHM%c_~`xyMOr~gx_T%G|3c< z0FPH90_yPE`01eAd597J0$i}zNJOhZ}Z_f-RenT{!S2<4Br zBnOblT^dC)cmO8n3w%FmYW3JYZPRIQ_kiKu=8zTUG(JYhoLQVziGmL~VE8Elb(5s}9)O|2aDnh?gBIO-uG za>Dc%zYJt00LxRV;=%JTm*MC}3BgzACh821PPOGV+3$zEdMXvv0Q}8xXA6d{ zMG*H8pxH5Aj*3y&+Wn4Klh~NcmMRH75Bk(7+bem(_Kq@R5|JvyTLS)+KET8**ktL8 zsWQOi-ZY3dQ97R-*5;BdLr+OV;yk~`B{`o7VY!_wU1!NlQ=JlU2DQ=)C6g{iX1Kf7 zCftvGZ>xe`qdar^om_`7kd+W3-Y}n#4}O^%&*2D15)4WPuy%d3>wO#XZ4M?;W|`I zgir_r4}l;H;R`jONzuiCzExugsUN`bdNoGz}?Asm49@@0fp)Ex`N zlSx1-b)5Ut*s1%w{`UUKtdO5un)9{yXL~%(e)7 z==p3U(UVnOgEG>D6(y&a4(~`+<}d&}G{kP{GkEy<)z~}4*n4marSrd7P*DzhOQKKe z;gxdvi(#NmJ~^NFbz4v@5PhOPU0*MUhT%2{!VY5Yh`u>A3a|^!Efx#A*-z7wpZk#O z?3+?BDwPNU@cVs#V(k+6JHkR9?~&=4P03c#rUh|P&V5nt)Sjqo_718m>jPLx)O#bH z(Xc@8BNdyF6v&n!qe$*xauaih&Nh=^qkbv6gJ*Fdy?Onb985;^r@|cFXWxy>U< zmzVfMqtT0PFey6j7xa=^>C{Lc6f7!_vBNiF!DeAzqWe@%x%u6M{6n8W^`hQwHh>%} zT`s|e3v{plvvK(VaBHr?7<{*TFP>7N9oEAE3>>7nQFdcl?(mQb@s=7{Z(D4!ms?C& zkPT%o1B(3*flu7P0i|i0kdYk5h528JHwk%3RbIL28V}GM-w@F(5P39&{3&Lth25x+ ziKV-sm184%$kKgDpdWq#ZZSq+W-tj|yU_M^pz{eYqPuF*K2XAOwG`Q$Uo+7`il|T6 z+50!11C-c9csE8!0Z}5wvKF)ok><1>VIjT6y}(#*g@~}AN}AqEX3`nFE^GVfEet2m z3>L{laP!}tw((+)1wH=Y#Dr^Db`bc$JSa?h9AB>oszcWRivH$gG87%NKy2Zhh!Fq# zbToB^q^-|Ynyz$Vm|_rzt^si`E4g}sREYHs$a~xLWQn@=cgfb_uK!Krs!qpUEZ+H$ zJ1xUMu;-clI#{Nu%>B5n$o*$HeJSGk$IIf?6Kc?^fNV*;I}|FOE6UF4_OCt2|D!B# zXdvwIOkhGmWKw2yb(_N+t3|VMvpbQ=cH^|-8nPwOsAcwr)Swnlen@2NLKJ<12H#KDo$8Dob*hpg z_)6u}v{ZTrr2blPlw%OsdG3-nFX+k@=b-aQHz;LH_jogVNGiTn>hT%g(nPzI`GOE4Njsuq#Fkl=~3 zs2J#QgZ_SSRF+FYAV`2xlMARl#&#t3TdzDK5k1Jo{omGDnDSAX7 zI>|`>1Gu7F+UIrXn->)r4<6~F|KG9k$*lFz*(!Xx$~neZn2~ShEmFBG9JUNGf*5b# z>Z3U1kK0jpbf>4_e4gu^u>Q+!QCnO>F5^AbscVGW(^K|I(R{Y&3kzW{k<91U_WR)k z!rziL^Z!RMSAJs+{NRtSbZsxEf$)>-#YIHq@ChT8%Fnsl8}+7=9Fb5YBqGWj83}x{ zM6hv~Sj>>Y@g>7)f>^#O=xRHmQaz@`!*%O3IH_{DW6b?V1r)9Mx3;r0BQA;aOUl_e zXx}@h++-KkNJJZLIPUTAP_sZZD!5H6nnu^aF8r?4WO7o?lY{FYO-ZVVJ!wUk7NpZ7 z&frf3rf-zv@`qz>J8v`5)1-%+N&Y~#Ig z97LmxzY_O40T{}{G>(R8b9 zTuTx|KEq*b6^TCA2#bAh8TIjsDW)NxYjp;-2CQX9Xm#^6im?8T6>k~o4iBiEA&FFG z>Zu^y!MFPB6H-N*Bt-&u9-5?4Xei3wha>$o*R!@Nmx!qBu5;78QRnQ{%az4OtDt_4 z;4cqFpFz+$LfVFXOu%MtsTzc@I zF@YVd&z(|js7ugPlFgiaus-ERa&|6JDnK^SS!u&kj15H<&nBd{wzFf3Z;MdHvZhpW z&dy&18T3;FOk_gkb0#Lu@U9QJ4`FNdqAI$bc8CAH!BIIo>#`CWgR}t_kOs0=D~vBd zu9mipth?L8P4=NVt@;}LTpJ0a;NQ7*eSHNH(ce}w4?(cQoV+Td{kB7aj|J|HIbCh| z%&HdNhIX0zqX{frgKc6BhljD9nOQ`&Iu%{3=m(t=Xx20ihG6|cdYDP!(M$u$LyE|o zZGK#F5#O`Cj&s_(oMkhMVxS9nF=^Ls(cBxY4Y@)r%uuoN`+X&=W8-`h+q03Yy50px zWdllaEgp}2^!xvH%;WE_`o39pb9$}TG|d^`CNA&w^{n*}gbT`ZdHh@=C~vXsH)?Bp zYTU6c=oIT8wb3n5Jb9RdGC_#=09Je1H`>P%D9{O<0qaG~TgnZ)XxL=vxneQHzO@yE zo3>TPB*2gOg~5epj&V%G;;@0djuf<-C&T|W7lZ8r31aF2u-D2(f>QFEyw`>!?1s3w zu?wSz{NT2?;tN^U)ODT-v$d|krj&1d?Vz*{j0ah*4AH;X!qe-%{6igq?+0isKTG;} z*dtL$Lmg4RTnj_;zBjqPC>~7qeGa(d`4MY{br`tj6dtpvK%pB< zvbbe5e=nkcVS7h2xXs&dMJKha9Uz5ks+o{Y%>_Y6wGKmghCd`|1x;m*RAcRZdo~SgP6zqlZ zGCEpuqynR?xGv|sBA4 z**D9{+7xU*@190;3DVGwk<0(#-%1R;mid_JL47~|v+;aNK2Io2dU|}7`!v0Sa`6WI>FZn>iS@?8Zr`GvRlV^^w z?8g9a*B6v?As3G;*gxK}M4a@>Aa*m68%f66*Q_ih3s94$+w&si>TbSRBNRIyKf<0v zkHI6pQsXRu8au;}jXIK85OY5pW=Czi3lC_rGO`O)HfEohx4>p5X)*bGn{-qfWnc5^ zRI}yOq{L}fPSFdkZd`6tJH#eC(JbK~(K=PA#XGN8kcY-k!hp2~*4!L(8Bz1)kQCvO zj^L2M)mH3xhGNl7k8Xj^7}u2xr9)c%@$qg0-i4~=#MdgimC>Bd(xl$M=*&c#;54(U zy>mGV>^+BE?dF7Fz%N_vz60LihAij-5M9ZqpQ0vucvcCQPbJqR@Q#cCjk-4a2OE01 zquLovxh5;!&)C};gq7M@ez9$na5|8QIx>EC3j71369&-f?B^H+M~;u7&LwE^eY{H#0=ZSHfX6GV|;qdb0?%XxvJc|8y~pR{SGWXogxB;8YtGDe~V{eg48M z`;nK$`6SjUQnex>+~m`VpY|E)XO!E}f3I9<;LW2fyWv=%R{ksmd%i>@2n#lb12Nd5 zqF2SE64LYSD@;iLA5m`^7H8LUfeu>SwZ)<6;Kdz^yAST}?k+`&Q;NG3cXxLw6nA%b zKg08W=bRt&XRd4Rxs$!Kce0YKKon}XhW4S6es0llS5FQp4b}kv6>WhBB9kp_=sk3( z)kmE~p^_~JNAGn=?2qI43xshQ?+;boA?%+nm98#yJ6+w8adj$yxdOtKW+`mvMGQO9 zS2`fRynF|+gfB-au2I0R1Vil4B=$>g!TPPqZ#6Xku0!r@9D9@deTJRhH;(jzpwTy; z{7et9g|Yuam{WOW^smE#)$%z-?Q3-x<6aVZSDn)kySji&Yy04w3_i=lYvV`SokZ?9awp#gLzku4c%*=^?PQ|j3jqzEWhyzg#*fwQD^4pBMsay zFa_+gLN*OBcp=AP?x|f)_h0Zb*H@5YhL(uOFII}a5Y@y0FfruFnThH+cw6CW?K_ze zKTPU6U?tRyBVbbqT#OQb>G2wywy8n7v$@Gh6l3NO+*$p``5-xRQC23_iTm-WfgjmD%;QYQ^KDHRj-i0)4X!>8P3K_+dK`tF5BK@jr`|yOuRJzsS7^K zac18$5L&*q6YrmHq%P7Cu0&Q4f^>;SXl8)Oq7c)wM*1n=CqYU@@3liDXKvUsc_?(Q zQH2nnq@3rUKoM7$!z_demYcw{fX*-zRX{St##f@4LTBU{a&2T%?Z3L>p=q^}C+;^U zKtfh&wk-~W)YjO#1a?l&Z*g%jm9ZP_oVp(_VFjvjANLO}kzkp~XL!D6Vi{^4))}%W zT89beXD0cj%1;|?WydZ`w5Ds)mbYKnWR1_`lq#2%E&YUOQWCCYrz%!Tbx!uLz3JRe z<{=<^2O)cb0p0R{Xqo#IH*Z%}I8AH*Ew&seZxursUlJh5{yES(hm$dikR2RR?E-qQ zoPR%xE)L=?c008AN62pox_|R|j;gX}Gc|Eyv==u-fh8}sdjy`pf5ocApj3|f%KZgr zs2;9`DW?VJJb*_WkDC}MXpb9XVO$JO-@i>P-1t4=2fN^?yDfmrWLO zG@~=v2aF2%3F_Pn#V0L2auA;Ez^dpc+tftc_vV-ntXoIwQU}dLf)y04WqCUfRuH0O z@#G1OOI!9o!|F>va(3Unvsd;;tG}xHvG}&Q2uQwrYsNa@X-~8Stjt&U|F3RPu~HTO zHm;#3*Wjf^|FXNNzd-i=IZYUOQPeRsT;C-ZKv?X21c93F|N0^OxABsSOZS*!%m z_Oonlp)5L)Q~X_CWu^MZgk?isiweU}lChEa8zHRNQ$uu%lC2ya~@Wy2hw4|3TC=70%QBIMDjyMTtG=Yly2&vJ$FU zPv$&G_EJ1Ac2B*|&q6q2w(53^x?-96e`$;qFrk(_Z6CUaNhf3_O0}`o56hR&xs(8U z*jI5xzOrq$f+I+fg7KRy-yc1S#$0HqGr`85w;{+!0lp-4yfT!>F&G^Anv!NF`iG(1 zj*3zmU@3%uC}6Ij;w+hX-N=li*TrYeJLdMkjr7Ie;@a+45jyq_HQhV=kF8DS zx01p0L^V~n=h0^C%@NMDDgTw>@0im8)|00bmX?O=7hs_pA~rSkzlzZWq0RTa&~DwZ z8864q1Ataufbm0-0J-A1M+f?)rp1D*wq_h2!^30^OGbd!Og&ujoBsc7stWVNrZPU_ zDlaJfYTIFCR^jd-y5P)HGVRFI5G$ed)|O_Rd><`tPv;bg;^bYbKeL=Hw{bS2QZ|P2 z#dI(QsgY5{E?6&7Ste|nkBQUTk?@c~K>oj)`ud7dd=#Oav~7(an$VaQ`+qf&@PC>p z4F_xD3b_HRLui?LwHnUvsHy05Pg8#|?1pV;h(bHkr}Ww?>`3bb`Du;z#+n#T2_K-* zXsk!Io=XV3!Vzl6JW7YZm~Dw>c4idmT&5Ifp@Yi`Qu6{30-W>h{xS%3hz^W1>11-O z=VE@C3^(LLLWihC0WLTSUlNDa7x*mjh2Z&E<|`r(1b%hHRy2N2(=eg%BnnzbKYvdn z$;5Oo{d1QIJ*2&{C`t5BR)|&sIrUctl0#5s*G0NL_AhQeNT> z*klR_fN@5VpKCnWDePfB#&r2BnuQ@xND>*7Jrx|$aU0z=BDCOKmL8R|LLn4huh}&P!Nwn<@V-L`Y zTv$}gnw=rW?!5B4w#C$agI`oTmuG5!h6jxpuh`Vr+)PnGQW>V(sw_>Au5;PkxgyE> zhlHbK7YI-jp{Oa6bwNr$V-89R2l)_$mRF()yR!g!?DA7S9BF09I~}NA9?0He$RO}7 znNa05<@-w-T3 z%x&ERdk7p+52g0*DTa>M2;Ur^A8eviI7L~Y-Y^aX#iasN$~QqQtA0xrXi#@Cqh3mM zn3-ftSPm+OLt=h(4eIWr!huI;iDr9Ek6%w9ZrR;GfuVR%LQ4NHYGQUz-*nKbh2+8G zcBnhPK0I;l*ZA4RcjV9!xa4{@45&8Y(h8&eZgD+ED)fKE?PW>`-zJ z@~5z~-gy1KXRh{21}nL4fr&KLGj)=!J@k zy5f^voOuv8PE6OP=#*vD>Q{$TB@7U=?0@NMQp_N7_VbcGa0;8zV?`VWVRB3`5jvk48+(N9e<*H(Qncg7tWv5&$+rXTL4hvF2C?-{buACjJa zhA*KO>SGk^1Cy4mR}-myQnfv9wqC8>B^tkWDDIDbgwN`2)jU}fcdDrgmsavQOT2fJ zJCeVNU>!!7Oo^#(3yIU&l(u6S$8G2zfR+Vt=#IDTT86y3s=MR!Yw`PO8%qZmWT>FF7xjMDxP-n$>_ZBp9V-yCH2?}_R3Hk&{Ui?wo2sef+Q zh4^JJ`FiBy2t#^|5{H(7?chs_&l^`-OMHn!S`d&sZ58w7^MebSDsbv+1PxD8Us zQDynhSs~ND5M@PG71VLW@<-b~kHi+}Z;yKJ24wc?lO5AO?%dg%{?=V^2#*&Od_=MU+)%9c$K3)7mVQ!-w%B|x zD0GKm=(>Y5Q-q=IQ5dtvc`pOKM22X1E3J6R0kg>_AY)r7?;&fJu6$}%N(rO97$f^9 zsmnrsT5ai}Bf1ZpK)~h3bN~_}^7xxTg4ta~*;6YeP1c#iTG~tzdDZWN}pq_5dwP9jM>BED(1C zL}L`)89~9&HSUV(J1 zGTfyU!#OsVM6Lbe%17GlYJf7wQKuTjr0SY&H4&WJi%5_&{M+f(Ce( z4l(u8{BUUVD@28q5NbZyXMKjD?{?_mR7!d;mt zGjZZmL?Qy6w_(}V_i6-G#fk=zN!Y_VP_AQWA=2vNoarVQ&J#avc{1cfUYSmByp2Y z%#B}>pDep!ik51>_D=%`3RqWM!2rFr}K2*0StD{gtM1!rSKMd+`#wn%lrakbk`J?RP zhb_sO_4Q+mvC{pw#b{El)K0Jx_6j~%R>`yZ>dmTbb46?}N}!E1!%)E}E`@n2sF!K| z%623b0!}%9<6p5e98zhHsSQXYnqrwzu-8E@{$x;44or^utkH4b$dHny&z75Qgu%0k zb*;rX_mb(kF_eem>8;!EMa7`uxDcErvX3i1`lZ>TxycD^ftggunHO>vU^cye7Og1A zzS+C@@I-%VAK4F^9RS;G3qSk$sLMGPwglvevJId;W+x-5$J(DlZp|X@UHP%Mz16KH z=WNJ27{B%j8L{L<5{gL4lPY?}datl$fA7@X*$54aRoVtZp9+IKAL%zT3W}_;aX00P zm9@Qf3F|MQHKadCQ4XlITU@$Rfs{8eQ6?&Sp2*4Jw){)dD@oQ8Ny6rcbb9HH2sWFVMTW&1Okt9+q3)H)>&@k;r9TYR@;|b z;MP)~yv`mz##rP$a3j~~GUFKMJpeX4wXjlPP-6=Cuqd`!2CWrK8vO2vjDN82oLM@^ zu>CRq%)ZJaik#*TX|~McQ8aGAE*Q^gR&>}mA?G$lm_o>GG$(H;nMn>l(jqwe-kILk?;J}G8_IUi?+g#%GAG5SWFsV{c7 zS9)bp%~LF>n=07<1ywzH;*8mmw{`MuXJnYlcTTgLC8+J{_rEMrIy6`%Sxc|*td7c# zQc-MW$f0l1BGR1Ewkgj&Ez^b9&eV-A7Sn)_w%CbMH-w~FjUtm+FVCF4%(JM~XN&H9 zpX^l=fN@-#PxqHE_jQB=l9<_EN13$Egz;%9$l%0MzZrY_6S&@NH>uz3Vm?m!t63Fy z5}=NjAIgEM>&fd>Xh(%|tVI(m3thyG4IIgEgLCSZe$XJesxS8~DD^G`p_dO?v7^zU z#mS_ZU=%$gzY#0omoK^?$RkbG&`+rQRfjj3Ydy2XdtIYJw%yab;nXGP6f?s4Yr(MvVoMF!kW_g<8XGh!9jIEG$`!$28k1Pu0 z$_B;#L(WigG&m_TNAA!??%Bbwg;MJ$`z(QWJ5_?v@)2OAssJP0K(Styin8i57Z()4 zI0BcJV;cJxw^mfSO&QpT8WT|f>1>yrWP&g9GO!UjpOQJHlm?e0hkpypM57rx2BTpn zN%Kt0%E)11@|G|e#+UOqkkK#;G1q=-eZvc+<8@ty*C$H%Y*UIFgd}as{B&h zixRA!|%LX0#K>Yi!)t3Al7<+66^UHeDD%a`S&hsYV{3X^iPuEIC!PATeUrnE^s@*V7$fHYYi6Q| z{ifcpzg5#*L?8$G10!$q>yk6Ea|XqpHc<<+e^g0$)zw#oXdv=h_)o%oWC#3` za(4su5%l69UEYmg`Lkasm_N=CXV@)7_;#QasK6$r|GkAPkrXUL?%Mj`zlDX1N@)+UF2e_CLN zt1T7>3e3`jQUa};!*-|_W$nDlLxDxx~WjAdAY zrq8=h21|7LYICq5eZZ$&DV#aSFQ`oA&uZC>2Zl5AbhfH-^tLYKqXzv;O}5nk=9l;& zkvcSg9gz+7c#|UHDq{kMN>qM}aXFJQp+Kz(2AwPXqK!IIDU+IoB)0wHHT$P+9s5Bi z^{zy*037ih4yhJ1^sX>|Vj}9ouFJ#RUR12XzMj)I~i$zonO7)hCcFdMz=)tgetEsv18V8-~&+tt{5=AHOU8 zLmvIt4!u;rp1vZ`W!Tn5tKTO1n} zI%+k9%56p&q14GV09<6TXbey;vtRfkoZCVb5fh;CKx%X^cIexvf91o#Af>;#}3>j;{U9EOZ#g3xf;>cbzBGf_E=UjF@TMI>*CwZtJa z1XpwOEn|XXPbER6l_aTpP#}p~?D$Lplp=oTWfua>S}n97X|uOmd4RW=VX*1rWK`AG7a1vi%p5DpWUp(+!)s@pd(E=%KOl}poOVSm!+v#J#ukH zm=|Dad~K67miQJODQ?#0usZu^3xpvWVL==?2n}ii_$}{=@wf-=sn^Hv2e!(Bh0-4kh}N96fRFnw%JQDl-`b@J?I6tBt97DxIGQY+P1}*}_po1;3ie zFK0gFG9g3oAiIPto7F=b_XE60f@QMgLn%sXKIM*v*3o=u5w zr!a#-NAUa`Eq&Mhsx@jP6~nnDmIP-snd4$qBkwI)ZEs#$knj`n{-|x{0K%q4+t!Xn zn~_QZ=TzYztFu$3FLMPeO!q58yP>1~UT*$$EHW48dYchbkW9EpHmjv_6>#zJ`WA}u z2-*Mqd1oZ@jYHhTByvMD(Fd4aU3d%rpn$0!7bCVTHk1{%*dT<5?gT)k$kq4ONC5aE zkr~rLsYnz#Yzl)K**R5UhDY2Nz#niOkLh~D&_xt_ighM1SyG<7jMCr0Yy#Ic)FN~7 zk!{n0sr})2*z+^;DtICHNbf@%LN30o*)L6Hr&W3u4dhBa5=?fq<13gR{sAWxz92M% zQ00#n>tUaN!_m&>?&N-FZ_{PH?Oego_29+3g0Mb%)2Fbhf1Rilq@?pwr@CM2=J+ zdZg)y`e)ha=*MWNX2-w9^VO-;roTYjY$-mC^qrn9PSU2=X6;_AY%kQ9zMm6@OWjCQ z`gp-Du7%bwA?Jp>Fmu?Ohi-GGFAdntJB-;_CB&mkn;|TpLRfknnC>(Vl~J+Rxf$7*bAHpq+FcgUCy7`M z);6f($xXW2jjfec#JAx=$|f?3_y2EzNuRFQ%w^lh1QkW(frpt}wdu zhJBDeDrQ##pHncokTe@d5;^IWG0%<5)185>3)f6rn&g`aN@X8mxX;@<4@S7z5(??^ zrz*8i!rxF~r$SBXDDZ6vcg}E;OLbw>uWds_s>!M=y`-#bwxA$7dM-qp}){GOeL{ z*f+uwunu@gO1rBjWnYB+gei&%g4^KP;#^xhn?#4aYBvxA6F}e#;NGB4GY`q`5i=VV zdg)^Ax*Bm*xAZdvAQZ;(ZWRzs)jGKPSgyR;5qP^SrW%*7CXFmd`9g+fW&6j#KQVM4 z{XRly0#3X16}c@NRDN0Ov~Kw=SPRLOVDqHwyk4Jo$9p+)sC%~~(+>1gBT4KIrj7oUolYE1T4Q8m2@c(`&u zpYAZEX1w6KUMV?f`C*TdQ=`SgHHXd{@BS+fa(t{F#do-Sf^WM>N6(kR^!jf;&%fQQqOQJfcsyJ#pG*#Sg&GE2km`G{$VVh$;T z8dWy+b?lqZpt)>gt(+n&k0VFU?v{nf+Cc|pVS!S6aOi9JAHlK<|Pvk9#uy-thiPImxtKDWp zf(#m_b$q%m+f;(&Z_nZU{!w!!{>yrgS!8f^ROlwXi+D(v%dGpu3Z>w%Q?aVDxiTwY zp6g&o?Z8_IE5o=)2Xd^RC-lqi?IpVr<;vGC?KU%|bE>7|S1aN3MjTH&FrI(BL}|`i z5wR&7V4(G1*~{<7j8WH4zK22Hj`2L}`$o8@(+$HUGP7R{<8S?X-=weSirp65a*M?v zb*-4!(2Y6g?d{zH_XNn3p@a);VGb$NgcFy*j1JW{2yOyUb`9sMCM7yc{XGn;iX^RA ziH|Se#vd23G5s`Su?ZwjVV|UG8p0e8m{8mXG(WlvCsQVCPhLoMyz_MSt~r+v65AY` zl{&Ubh?U3P+ISXTn)RLNnDW>FDe#Ul)YgMIAke72{%lR(=@@4+=mBORDR+iKKJlhx-(b4K<2d+dypNu)RI)P^h&%r&PI_LzHn=Q3?_S;}Erit4jv1)1<1n4m4zo>P z?i6Z8?Jqu1ALAJ6a)%_dE7WAFp$lB=dZG{b0ottM2>uSEWwkqPfa6QBkfYc_O!57e z2{&eH%ngaI%$ES$u1Ys%WK&G&F`6DER&A(u(c4|aV62gBzq|wLpZe|!ZBJkk(yI#$ zJNiTI&8K;Bn@sUwxl@h8xxjj@zD>oiXVH>E^$MDLF`wqOhN}MWpE)-;*ARa2>4oQ5 z5#euBea1!jB-U>>W<;`-2RJ~<5X|i#vUuJO7{5h&9m0#_M(0WT z4aal3KXbm<*(SbNE!RV99w*UCquoDzx7KTFh+Tx|RB=)Im89a|!yC^fZIodBo<*+!1g?X{hMf_(%Jk@Ue?y z6ZbMS$<$Gw^w(8>R+5nB^OuZ)aSEyQS1_f$TYhuOaY*Ulm|Z^das2w990>_w%XeUS!!*b5r}BI-?a#}HRsjJLYWX!RX4R8ci$;(Y)I{JV_A zgCG@rpg;&4qEha` z1TMWH!Rm1EW^>%WQ=}6@wiq4Y2kCRb-&cGV!djOf2({|vE|`^HE}X3lOA!Oog~$3Zy44%Viu(W9 zUonp@QpMu*D)ndyHl#u=z<2#fyny@Ne~ybW(K@(@cm~GT<_Bpu`?ywQd)#m^_{oxj zJBhp{1uBBmdIzclEzIZ+EPHoV-R=pg!=IO!MX>HJjVaeZsd&Kn8g&1 z5!=*0LIPYRZ5&XeBN#DFqyPltsT=iVI%J1E)N!&s@Jlg_BFD}CYsG5Ro9H=mzh4<( zxEkPw(0u`S4Zqj86B~8lh%hpNv7@E_-fpWsXm_Yrt)=_gQ~4b|97hki+4HsA4(T`)jlnNDv7kJ>s{Ny}!&Z&oSSQ_E5%O55ERLvgp zicm)bElO3QKFA28L5yqMuX_KF(?_`pI8tbj0oz6Zbv7tVI?#T7GP!KxIT9Ta*W1Y8 zd)h8_KVg;ra4Mi<)y_`nxAkh{At`zJ)az#9wIhA~D&Nv@#*l!9rtb@x|CL%Ys*!`D z5;0nvbS&osE9zAG9M3uJr4W$ML4Ba)VnOMj8Uv@8(susrWupK>0 z7sfvd2p(;&E@-1swv)U9;z@QIrl}BZSI-O!#&00-=uMyeSCZHx9~k2ryM#B-&?0*N zK{^LcmzKT&O*JH z|A-Uk5G5pdwa;fHI~U{1Co!iH=$#k&Bl#AFoV@v<0uMz4xkyw>80~biQv96k^5>r| zG$zMtQDzFM;ve<(18&OeEA0sWkl&PJ`oDe?KjcUAj3BvrCAonDP{Iqx6dz)8Q!Nws zaiT)tCHEl;@OvCEzO2cqM-6GcP;&pPE0^^F)UmHO#Cq6e9Aalht+D#>eLF9)InSQwg7kA@9`@{DuqQ8 z8ZIc6W*bK0vZ$x5Qz8c1R7W>aI83ol))ZE(BYAo^mWJGB?Jt9EfDC?`R|+#2Jkugm z9?;b_{aN>$nVgVIc|bb(c@&@vaX~A35bsWeYnKrXwfp{qiZz_vlpO_S{2#H~)-b%} z=Em2)`M$urJ-L^b*XmOQ(mcBj*Efm13Gsmi22LeQw%7W8%wsn4I}s@?B(SNb4wK}N2|tW_4c2wDT5TDBZs70DZ) z6y?tNzq^IT`0i{Kq!oLP@f@$k_;tk%8bj9c%M@HOXL<{Fgzh^0=Py_j`OBBvFW4dX zU1(r+_|iT+c@T8a4hsyaze|UH(Yt1%niv=0XWz%so2v*R(1zMTtU8t+5gOxVlcDay zg8Ckc#Tdte_-~f=iAkWxdx2(8T>mYj^5q;+vFsG`ridlp^@lyS-g0GbCa9ldAf4{z zL~1Oi3rS!dwv5bE3Q}g~D>h``T!iP?u^>BByD}~={(_Q1Of!Xki%)TvjE|)D0VPyj z+}K%%N6t@ea+GaW3cG2}CgFg16oBuiU54--%Hz?2bvQDTM z&?8~?QR0_KnsudLW2OB`6%)WP`osDmN$Ym_2`1JN5OdUyCX&C#T6BY9Dhvwcq5cv| zVIof^Ct1G#qOby&(Ufy&7FH-_bhx>%5{wc2++#f&(vH0$N)DhKRDw9bZ8&nX+-@-P zio|q7^cY$*Htuyo|8U2;8cf~zqsAwxU|gGC(^=m`@-i|@PT+OO>}ZmjhUobwxsnQ1 z$3SBX)3{Lb1xDVtzBYI+6IW4azg!|h;~{h2u3F+Kilx`S*d!DSqb9H~>VESeQ#fO? zu7Nu%+?#a}cQCy!FVbD{u!Oa7@$E4}t9{)W9cps9YIK1(iD?i!3VEGhpsvOlhtqd3 z%zKhb?Z7KvBox_s=KBu^uFSe%wyzV|)2Rb-BcDnyGldmgzgju6(Yftq-Bv&gKX6^*H$$x^vb|GN2>K-=Sx-9)W2KzJnDvrkN+_Pk8ojX{s^t_ z{7cjG)A#d~I^m}?ka&kCIiGk@U7VRP$$cN-dCE`z6cPfERS?@3)orgm2d^m?LeYHWeQ7HS>1o#{E{*mA`JT zVVMKC*S3^hXkG=5rillq7-?g3P+KU9KR{Q|^>cJPPcRB}5{aPRkL zyd#!#ZkSnV5&lq=F1a4(Ip8j>7nKN5mNsnLxe(r1NvB2bdI*9$H1t?b1I$nPBQ$@r z=Bc4XVH6<7>eqfFv*(cM(cbG=^crY-!~F8IxoWI5lE|E4TjJ3UhDBURn8-NV@e*Bw zUFld@&{w)gc1$PP*W>!VA@%%p^*dtqKHH^LU&&lv(Y;sL!m{3ZKbw{IP_%EkyXxor z6eIYR5=&lggp#KW>5b0;bKcJO79;X)36QXoHo?rooy0>1y%%vha0< zw>;Xd&fn|r+2X}T9%7~_Y`nisq2*660wp_@sC>1^06Um!UJFKzcL4S)mpRSNw7lysYO1Id)y0^8Z{PsIM z!U-9*J~)j3t>!u|yFCvRy82&RiJmSZ)n~6p+L1XTV88-fA4GNxTPS+5smff5v#Q%SnWK}H+~J9SunfS{@zm$E;}VP{x6r- z7*~U1*1Jqo`2t`wTqCQ~7^<+E5hk<#rNZ})VSq$iM;q%|ALZy{E58sj8GO*#e{>H? zLQZjC;hcU>bZ(-TcZ0wrE6@&t+UB-Z5z;l!lbf30q-T55-8daH`W4nVt>FZ=XA`pBQF}J}AKkA~+ znnK0E;$7Hn>TBaF)zQYpO}}YW+aLY@k9y78cxXdgN^YTE3X$L$?v@X_E62s!e&PDp zAC$^AU&s)21ho?c<@hU>ZpoC%6bh;ZcsEyf*F!R8wu=b^@gWL^5 zfcyg%u9S3S*bBR|Ek>j$EA%vidVhPBX>KlN@FlcDJP;-O}Gz`cA)-PGAPT5F_40V(!pq+Sa)`*j^^v zQ4Z_;%q3D{mG4PNIL!G$n}3TUs8aNOaS;{0Nj^$c=^DefFH%uaA=S+dIg!P+FyH;f zXM4%ULveLh`{nUEL|yy&YTx3w>Jztl?l<2gRWwDIxWU%95X2}CRN+YHjw!;>3#v!# zxT}gUJ(+U*h)eBut7&Z`JnCI`-$c3e?Bj9ANX%fP1fIa3q(j z1QyY^>jx&6Ld^$|XFMjtaZF1LT}mwpz!(}rZJiMAy9jD?Hsk`XHJE!Dm!k|{ZIs1!XA6U~R!V0ho<#Vw5-r#+z{GV#VFKCHbYgPq zjwA#4&;SaD2waZ5?-|?ur#>6q$q%@SxkT>WKfBO=vL;$OiY2G+40JE6K)e4ffz^W^ z0GC^689=)ml!YC0uC8s2qmgmQcvF1`r9*!TjbtG!nxopc$dp1AFaEkCSoj*+SkNriI%qD?TjtYzUJns3JVMXaB$99ADD z<4WUd-i+(6w-|9(*on5d^=qj?yF-*R)NcX3!hKZHtjc1kz$Mh;z72^*pkfuo-F(;r zC6{IbpiKgW;H3h@IW3+f{AYgqBl6|oc_Ki56m zIXU$OC1lR?c|1Fx+oB%7Xejz~h{9c9413nSsV^#TuxTWyDRhC)LWfLZM&HWJzTfSWD!?VpfwS6xzir&JiTm%J+96^l&EjG`$igSLllW0U<+jWMWl%y zLis~eu%yxHs2@1atNg)cO#GIoYi()QRf!J!B4yC^U#)tuG4jJJO#DgqaVufH$j?&2 z@m84fio#k*{dmbs^V{Bve$IJ_ruBP+)pIBj(vkw-gV^5$#YDU76Tc7P8_ zCP$wYB{b)Jc;BTyUi1n>m&)JQ0SeuDGp|hq=Hnk4zzy_j|Fn1>yFYo6#)gRQGQbVf z-!M%{?N?4c#?y@KeiySmWWU=zwSgN+-ax^mcFo@0G~Yc)*wu%D*3sv69TNzLu~%i= z)?=T-0+gyf($?ehr?U}#Psp~d=?GW@&oCh-dFQ@phqMKq|8#vid{!a9@8Sl-W?jh% zg5y6MdZML4J9A$*w(46tk~>z-^%I4m4&%VQ294uwEF?)av5ztD;BLc1`5 z$60CTakN%4UMjw625-;}#!c&~D8y`k%b z*tI0M{=F#jB(=@g?4rQv?OJSQ<{vR8x6n6YKP9>fZ)J96OOFzdBWauhf1VX_89NIc z-j>a9VA%!Y7u9^8gy1+2oB|R`74q3l)^7D_5b`tWx0>$wFVxtM#ud< zCYFtq^sbsrPgV*iAkcs7M{|&epoQ(8zUEt?je+77(I8qP3)x@&W$kDM#Y5}?tEf@z z8%~BuS8N!8-3kWj8-*DO+@B8^teAk=OXJU*aFt5O5jF>Gn`hqSD}-C#I;&jkT?D>Z zln?lJx^*}Zln>)lJZ3i!CS^QH+;6e!E;lj!cW_e!*_w1#Lr*wEEudHz916%aTY$!T zMP03E%(oHuPBVSA5*ry3aXMBwrXm32yli3qkM^mi@1j2om$;R1? zjelEDu-%(up>#80SYJ5sI{YyA)BW%5ynHZ!n{6K~k9Z$^iP`F9oz|g1IqIczYx@4$ z4i(yo2%yt_WZ6gCB#rfS?~)zqAMM zD7+K?#A7`3$~C+2*GG{{oq>;}jvrQ?z`o(`;KBHVYp}2uVFh;htWSKO*+M#uiIn`4 zX^^sjm7|k}nzK5zdQ%lh5V_jlW7tQ0PC4Tlc?~jfdyd|4bM7BkGpfO!?;m%9%7Ozl_iJN8hp+Q?DvWs{;F^6}cqX1(PRS6(+~2sB)EfT;9i9^J|FgWH^W*d7!=!1|k!k9iBibZq=s7 z>D;;F;jW49=8rx)I}%pgJ4l%r9$6RS^hM;oq=qG8k+O>s!iEO>e-uza zO^M6|ZFTZa z9*Fr28E1^NNsAUJR4C*60B1pjvuXKJbcG+(9dWd@QMFIUTo%@&KGw5u71eU)J!>c; zqVy^@+MWKxeO8Lf*7PE1HC+aAS}=Wrr6Q%;7Kukc7Q)1ia7eTax-+>&`e;jn^z$dU zpnk@MD*R3KVw{hr^4XiP#1hqc*dOgU%yM<&So9@d>;ACU50TQ+CA^+1(f?|$l*FCy2Kn6`)j#Y_{WOx6R^qeE@9Yr$HGBs@u{wBFd zZLU{L!#eN2+ED`6d|!gs&9-5XrCuf^Gv)sw?7f4U>cX~P3y6S#3P?g#5D=sj2pv%g z3WkpK-a>Do7y-pX4NaO7`lfdf5uyQ+-ih=Ulp1<52n2x>pZA?_&YYPu-wgagW+!{G z*1E6zTECUO?mwunUjLp~u z?Q-_}rZe*|ac3CbOlikY+ip{3N}qYM(kkdvtmAJeIq>+(qw#ctDVTL+<)Hm0T$gL^#|Iy}Tc#;_3{N|3(ha6v@D51b^pD9fZ7;1ftqB<0?BsjAK(~ zSjOhh-^!(ueVv$4^A2N7keq4d@`LT(;As$O@G1yt0N}UuBU#VGPWy{W*qQSd8>vfH zzlp1?N$=*aTDjZt--49!((gfUT>96nl`n6HZHY9qTJ>3nEy+^icd9SgzL5=y4f@(M z>FdW)NKdVYX#fdG?_B|wl=nnp4!y4J-RM=hxmR*e(zLM=V&(19d%K?LZ(C0~_?MQy z`l$G*B;QJ26{5d?0Oe_C0Bn-N)+7bMDmflTOA2_67Hg=Wa*&*{&{g zs;FZ}j$^8ksP={MaaHG!IOoC`sAn+Yuvgq9dUHOB$d+2)zV>%V$X#f9m0R|8<>ds; z>EE9g)9-NqIeG=4`+2`L$_mE0wR*oVRWJQg?OyfKImbdYyNxp6 z9o6P1qh1k{%?fkom4gc@)tA{lFXP3^uUzPEfUnFel3kWdGyrf+j;-2QQuc0jC! z&(yS6ApX;akT46ke({8+lZdx>a~^}uZHEwY@QVqK*Vb?L0Smj$&<$4AFV|O8&SzT! zD-quy_D7J9bc@4OxOo0O8Mp9*7n`K}!B2G!rp&vpsrpGvpm|8+el=dI^zwN!t-`^W z`|^2t$&clu`REVJ^(KO6j@PPQ|NVOZrL~o8&XlK<&KBF-7EeKK+J6?>c?vqAw-wbS zzM(0=lYNb%Pga{%r&X&QXDW3+Q>C_d#^wE6Y3$B#CYjvZDqEfW{8_QLuZ-=Q^`+QB zq4HI*c$J0973X_)nK_qXiFX7$SLhQX1$(}5`!n4Qh?bXIZN3mQn_9?pwl~cr=5-ci zT3KFCj)*lvu8dc&xXmolWRz8Lf;rL{A(2+4C^PRi4}ywc(YUx?h23PpQAE)$#Et*3 zBmTKN7R8&gFmIIMH!~yjeYVM#AG~$<^0q>e++>eZqM2K*nfpz{<(=uw=@e#KI1az=9?TCri?TdK1_6pKjyVW*(-$ z1xf#u)9=JTzA}q%)614ri>n;}lXtB5__EGZALH=bd44gn@&+59`r9wWY1^H5qYFOR z?IkFPee-6e)K(gn{C0RceiKWFY>4+E|5=F5xE8pwV4~(;KI&7R)WyHi1=Sz+@yr)! zkX-pXY@hk^Hkrm=H99Z-{yjykN7Kb~EVMVj3k?|N;yRh7uFs(b0jUB|;0K=>y` z($@3~?^geCl8ed56TJx8^5Mp_oof%mV_kI13=Xc%azHlHPPT>0=0Z?`Jcea}#(AD^ zXx9oBYs1GPSr>Cl^j?!GrK~vdA^X*{8l*oo%snozt&feTXZ;5RmT(NJ=%dXacg7FkI3e5GsVz+--ML<=lpbV^WCE0`#9{3#FhhaJRw#+>*_Q*nU z|H2Ib8X}f{X|>_fI{X2tFc-ltYVr(AaC=XH%)IJ#B)?-L!U3eMxrSG12{d+ef88yF zee>b)<&bW^{X#v|Fc_im6w0`o?mCRm8%J=BgK(=)aH}FXmvRD9Hr;jgiM$QhCm}$( z0H+BtnB{g0*G^s>WWH_`cYcr!zOvddpfP-3vX!1>#kK}#TZOZ&!_$cH zv^Dqwsj!#wvtPK2Aj5SR=y2mHD2mjr3gcE?ajWd~HQhwsDI??G^hl0eV;eo3c39*Gj3e8fe;n_Tw+Bi2#Q{oB8DgrW_fNUm^&IyS-EU4ke zAD}2@(}oRktJiQY>2LeCx#ktteBa;ri(+Z0zbl2|1}^fYbANvSi;5(ye}3VL+E?PS z^JTf(N|OGate^4gD-TE1RLgI^)Hp3sKbOb8%tOujRO!4K!}X_2k2BFat8krl_#hEJ zxCS3wg%7U7ho4cZG!D?Cs@V1m>2NNW(iyMWoxLNhJK|PZajQm<{cG#wY=T=Mfs{@l zVF{%0x6$37U1USbp|~Pw#gEL0!F{Wum_n$iz*&^aPYIk$1HmvKnpsjs{~3BAU30&X zVZZQT-{r~=%qfd>aPO<|y>HH`gmn*`OFaRi;f2yr?LrxE?`IK6D(RPqi<=eDOo8;} zwFZ?TjLHZ`9kT*+&( zbFuq{qNKv3TkAhCnh%GS=*4=0dYyf%>{WR7I^3EFx6X4(){eb~8h(U_Sa~^S~%(QC}$J|G?kGWrdba|)pGXympRI`|e>X!G;S+^ep{ z#S~fr1!2Q7*;}MhA{f5VY!y%eTk#jZ^fXs3B~-_ za~8th6;(_PVFbfcs7Eo>BOmHf4)w@`dQkp!QY#im-an~u>#@m9IV0j=>u_fx97FtZ zoU0NWPth&Z@Ksz1P9-*$R7ja3Oh^mA{lY*}VOXAvpXE9Bb+~!XDuioXGt>HH-wGgE zy@)InAYb`Bf=OS4_mc`MhDNkj#*4_S3%y zQI+jc_@Ks^MOAw*flMJ>9+rCl~zlVl>y1>HF9n* zIHdc_T0_7vhD>ZQBjV!5X-B2rq+koCEVoBBy{7bes!IqXB8%%;r(0t>*1j)rC7)D| zzWARH%B3h=go=$qvXJqGEH-m0;O@Q_i--bT;l}PunKCJRiP5TUr3n~ zw6{VN2a=^i!V44(>W6$}@R+etnv6>N=_c|OjrH*2Ov2p?=xqMrjuUP*HKF(%m+^B- z7!n}bg4R!M2@}t6(4JpRATx3YbJHJ{nNCI3FJkZHK%7U zxW><;3_d4FQ>N--f}b|mco=F}4K*CD(7d(|nR&GRsfK{8R*4n36|r_JLX>=kg9x|x zm)`&knrc*HPqCZIa4+^8C|4fynl7#+u4!?Lj9m*4emsI<94_*S(k^~WnZ!63WS?O^bZ@(TxOT zG64xmkB)|X3u5r9Y7Uo%u?2oV*|Fqp<1t1tbn;Mt4d(%}Z*#^JmZ?`Q3?VBJ3f%DV z7y;}1$Z*d}1K*co#s|b>_pWP`PGrc`D%^!~U;K!XYOB0j(cdVP0Tj1-JLW;|M^bk@ z9@DV~pCuJa?-$}x!~Lk?Sk$m6YPbY73`Y$=#I5rFOVqakg!ZN8Cj9g6bM*#8>jrpa zso1&M{X%Y(few8XoqYTz0A(1*h+T!_NG>E;(v|+r2cygv|BTXXL=?i+t4Uy)H?m62*{NGY)J_LNm0IP0z};_ zy%f4XgxSJl1lHlV!tUI{Tf`ILlyrVZgsUs0yfLm0jp5(qmqqLF*ZYOGsA1ZFn&6T^Aidbkbbd)GllqcL zj7@k4> zP6>r*d?H#?BE5epy|q|QFo+Yd2ao!QZ0_;uhrs-UN~%H5t)9XLNQjm^VN1MEKLR`w z7wA|#0?x>pr7A{<@qPKFn`r+cXVwT*n*2WSWyW_cowtkkp`paAt44RA5u(c7@Jg!aP6Ks+@is^t-G{M0zQcngp3dXe; z;}+E9wHWM3bP+eqIU{I%W$P6QDt?^uU9_H#CE6mRAMh?4aoT|oJ<;0!52NC!VFSM$ zMf?Q-E%0m`5eEAN9<@bY1kAy+9mQh6G?@DFZAgON_d- zn(gVzVgiV+abZ>dN{<7-sIS3L)xbRc+u@u1S_yVQ7D*inPH^#G9$W-N()hc|(3OS5+pFT!}F$dUNXjq_VJ zNH#zbJZg`G0?$FC&d91(BVTB9EWRS{q7xU*b17^R-V(hgiN)ZR<2>{>^v$GdX$pm0 z`->TXdbFoavkxDD0gXD66oHetv?-w`R`is!j9lQluufx_5z z@N73idEKlR!3R{J>!nLO<-f-0allloD}~To%T(r)uKfs(^{MV+e!+&<1?2pjc|Bm=Mxvg}1D0kmiV$@DIS6mV%Hl3mi3=xvQom#7u=5H1~5YsaD4C0x6R=ehHz zB(Wblm&`#Y-CeuxOHW{qpv?9z&t}8A5BR6BY4Gg#*_o|;BZt5r!oC~%T!W#lDsE2~ zgU0?!0y?1Xu$oijKiW$vxbMEXOz%mPNy5pP)~A0+kHhR8t0aJQw3q{_UahvP1hEAS49<3N~82N{JU?w6Jt( zPcb{NhIW-u$i`F0RfurrbF~sFm3XBTvhcKMZ3pCa;2m1q$uJr(gw}RMvIE25%$8yZ zAPr8jMW(j0b4Fu46l~R<9PU?2xJf9y)^mY5O9{6UMLJFS(F3+fF`zc?!F^DQyMFHnKO&)MJ2Y?0v101Foav?2r(^9>mrA@8;49ExV^OKoTeg`Sp5l zF$-V-%IqORU`5gjtu-9k_%!qlDRMNP7iKMO)`y@4XbyKDDt3M$2t|%bl3(lb$2I-; zkI?~EXq5C?Z!r@Pith1_^uGc4finAv7BEL}X6JtrA}rA}sHT1%Mhz~I(zG{>#M`3j zq&1zBTkd=-j$HWZ2#b(b_+B%fNs+f`Y2g;)9gUFP1j|T0TUdnT|6X<($U`$aBdGwp zxQTE*9~eJ~tDT5|QA9Bn?}LtWMqU7zDYYAmZv#o-lXjvPOi0OL#XdP(?>wvoP51Av zT|Q(6;5+&U*inK`Lil@e@xsL$=r|igG~OBQB%R($^n>|<`|Tmw_zN%(Ii&mgA=N#) zyjb+99rC<}wG7y@jd&mCCCT1J^nkqv;TG<&MVPQjm9`UkJI5!$mVLzQurw(wTF*n{ zQJ-47Ji13pA&sJ=J@Nx~|D&HNAR{NkcAvI8fGfI`GF6DdFgCe?X$NHP12(26HVJHk z9=x;r1G>*XxB9fbE8{ckSTm>fPhZZQBdj2;-~EUAFO%g4R`1Ws{8as$5T9>ur{C&NTN{?6_}bg9Ju znU7{Y2r%FU3h7121FYyK`?_~}&l$NCB@{%d@vG^MOfek-c?>ePDw9 zWcGuDx99=C;MVb9tfr+I3qW+-CM?e1MZ5Y6;0MOF*v~;y)7ywLowQg^ew9`P?>aW3 ztTxSl8e?BP4|jC-lNFF&>z^dH7K;PW#wLQVl3yU?oY)>!YH6Fk5y;4KBtB*)8-EU_ z%vnR{ya0!J$;VYWlN45Vj61I_2}NF#M)588`#ODRVJ}6xWn6ibYw7o2Iw?hhe6JYk zNSgH%17R!GJaXf|HYvSE;sjQ}xGo|!Ok7g9#lB4s9p|$FwMU8o3m~pRA{9(fN+F6O zwsVqZ?FfEg6y4-p7mhcBt%E9@>%#C%Xj!SLHlhX$L&;NhDU_@+4G!tgZMTDIfkkcW z(0C}i$+0fue?Fia!TNvsfKhy&T=8)@{xdpN+N_1B2)hfeu&YbQAE3u1C_2ss?4xBR z$YFR`r#S%~>Ohg#AVwcS35r5r2fERP66rk%cHsCK0sjuqEEM@vYO0g?B(AAPf-*}? z(OC{87Qh*#+)p%xttz3ND8WIA%R4|Tn5(521n_}bogo-JCnY*U1`yo95&DJ%`PKhX z2Mtm?LK5Idr%IW15IJCTQf32)>r9hLV7MdXEgk~nkxn1D6NA43%a%y*M%(~&z#$z7 zSwJ4G;tWZ{E5Uw)MQupbfH+vxfy4@^$C2lA?EbG;p_`oQ-s7)RIuq9!HVJ~+gK>kD z9J~Mu=_2yMMCFiQ40{(I_cY3jQwI%HHr@1U?Cz`Td{j zfipXZNSL#Pa6j=0OjVNn0j~{H1f6_GumQ8^P{+CmycMijlG0^?uw(E^3sDF5LXwQp zqho410(sciW#R|Xp>}nzDer2Qm}*Br0c-H4ZCx7P3;jouoQV&Gy^tU$;jPi9PRZXN z1gOA{z^pdOJ;gTxQFOi3R0l#4$OfJCA!vY1bf|4z4BivgEH%}N5C`T!oA&=~0Q%I1 zBnZUIOJM##J^5*Vs740R7mC!jMG6Dkpb9&ZGSCTD?k2jZ2?hO{46}(#yS#bt4lf&4 zL;Le!$^AxocbZpQnbnF{2|xX!A?>*q*j^BWvmr*03wE9&U#K*^1dI=C*@A!ocfpqJ z#g~CzaI6g^8qYif(CpM_)Ly~~iS}&iKi5jIwp;I(T&Au!%@_3eWOPe^)RcKAsCmUC+b^su!d$B#O)A?wppyUd z636kITjF;qyzAn6TveWLE~e$b92+(oXv(CNth^%uYX!&d{QB|2(NFnXtTP7?@K5tO z0o$3q2tQ-?UnUMVmeXMPlJ>6HiuWDBHlwvAPFY{74l2}SbNefARZL!3~7m2I;ei8=$H7yapbMuW0;^M zDt`K}oaY3OLTZ=EI5&*PFM_LGp0l5Lap2eUxc0|Mtx+nj&(adp+w_w{Zcnt_mQ&Af zdeqW)=AK_zTj_#UxiONszWxxl$&fyPtp)YlkZ6GqXs4sU*Odg?V^o+S zgE^BbwLZ;>>3sT~?4-sV>P!9m(h8A=bXGwZMExx6?hGkdh#|wvlC1yvb!syO``WOv zFDlUz9gl>t;rL^8r6ZDyk|`^lNZddTxT>6&HVb*b+FT>w{_vo(8Sp(}?nG)RYfURahQCTS;SY z5brD>j=f7HfA2K>{QB{ZR@RyrNpkc=c)6rfUV(Qp%-`<$8w+BFF>6o1Ew@QX+Wxng ziHk4#|4D?31=&h={DBhetes-gilh|Y;^jKGO&gg%5niy+{^rFD_HNYdS6r zD+7lNA{c;ADk5hbm;)a%-&>w~I@N|0vm}vDocPu~d5HecQ;^$sxv5sXU)kFWucx;Z zzf@Zf9`RM<`;=86d-$k2qNIxFp{qKblS+1X2W;$96h8hH_mY#J0-$kast;Q)G1Y_M z05;K~d$vbOjTS{<(#P8-QtdGTm&qMDnJTrrk%?sWd~I1oTF%m?%|E&8dWo7X^g20? zac4}_X6=jjof{O6jNbbCndB5m3veJpmVnF5=;S;M7;cB8r!0XevMUDcq6MVVzY_ys z!=Tv~qBg7@G}}S(+a+jj=jMG4&aOsf^W4I%E*OL845107(r zru16JhwZ^h;&*)=-$w2Q@>(yJ8yU>^GSiO z`bG8MD4I+DH;VcH?@?TEi0=f+f4?5}mNzFBJtm1lV_F1Kr@q}$g^n1)%;nWIe%5^` zP;s&}MHea#*xFdS#IYTitTCsiugXn?G5?LiN6dJr`fdQrRL<3dHIga390o#D{n*sD z8K6Hf>Ao_y!2)roKri*5#YfdK_Sb7{ue@J#guSRvJ2pt*0?w|p*v_yxL~JMjTu#1h zZ>pje;N2(Q#m)8fUV>$bHmd_$A3a@d?}p2(jqj8b?g9$P5^4cnCbnt;F=p7CUur}j zB+T~ka|H8lFx<_zIA* z&DXq|jwoJ7<71=J@_`Ygc`8kIkY< zoK*)aHUqB@o0WfL-l9JzG1W=C^M}4IFD*B{$|%&nhUF$yI21>52>oOwn|FT=D?%JGNgpUPV(3f*Sdz|1W@*%{+bg ziG1MM_F`@zo&lA(pr6t+Pql4J(JwN3%h50cKZ`DuPH&;)^>DO`{Ya#qJ;j;J*g%r- zMQE5@fZGmtyfkIaXB|7|lHb#XIL=wEccxwIP$shtz<6LdP-ZvLNo;%xU1?(&j%SQm zGF_8NRmjBapke9tKJ|t@t%dpn*GR&GLFsBMYvsb!1t|8CT3-M6i3&PJ(it}LjF)@q zH6Q2F4}xq}2psHukPbyNG00y7N_0(ta%bn_uCe}5-n&I{zQvX`@U5Q{_F|O9d4aUB zyDoqC-vHGyns>cFpbH2wu3i7q z6H&>|oAQc{d)&F{gxfcy)>4^;)$Ln3#W_oi3qsYsLyWbqxwrYo-sGrBUU{Y3CFu=? zF-c;dA}N)~71RQ#zFG}wIX%Luu?aI^^@jK^&E7`D;EjxRh2nUz>{US@E4e=!YFVKb zqWSvl!Cb8f762co6AE&h;aytubPu|FQ2S@*oagUf636nq&Yd(epx9r$JcC5{${x#d zHz?3VS-uJP7pJ)BeU5qNVS%FQEJ*)}caQyrR#0qe{jS&fJMN$p{3#$9myD;)IQngH z6*s6)vA^BB*Ng^!#aJw!&YTbqeTWZg`@s)IK23I|Ntd?XNy1lf%3F8n8-e@h zshp+BXg&CtdnQH9$&!s7`MEB3?b0k?F`Zx#EkK7BvombX zA#>8s^yaExdT7mw@o@y+%55>EQ(`hRni(@XccUkQVNK-E~n(uHK#`70)6rxz=5*$aZuK#-zaLvZ7g|#V|{;74!nX z1NZLjM8;E9@F0kMnxEsA#0ENAGh$)9OOd=AwXn=k1&l}*YY2YnY4XsA5qdWx=U$d+Q0tcENpVyzWh1Po^+04b*7}r z@9_62EB3W-#e9G^y2-9ClEMuXq}RR|-vz3`qE1L&z!S~wFp~Mt6f?MP0e3f-sbYSE zd>{Y-O0hwz0;%Y9No>3xJ&c30LLprQ#-E{sV(|B1UWzK+Ed$ST5?yoMqy*57IzzX$ zy{}SMPy>HC7~S4eZKt{S!FTggU&YB5r{oMW=v($v7yNwde0Zm`HR7;H_kG2+hW|#C ziHn`HRl@+*59+raNng3?0s7=P^4|RPqR40*9-8sf7q%(i0uvbxE3o<*PQDJXf&CpU z=X@9yYew#tmlfI1mD`85VX+dZ4=49@U{w-pJy?QmV19hINP2%U$2v-4`SM5MFPCEl z`SmZqP5(EFe%IJBrfm2$`~4p(mrkrF1oj(c#GH`g6ay43fr>Kk@|y|I4h+_d@fWov z$wC|1}~p#dx?p<-r^|DQe%orUSRz$F4v;*BysK+ z=N~&#wL`1VE6X;Er(R zhdoV}`^7hp6}rJHNXO`Z-pvB_EMRr-CO^xD3up1auurQ@GF|_n=yQ#mq=&T>P*aCD zFjP5=B>w{-lI(p=B%{t>mW*wTza3#XxfUytQ4HQyY)=?A$38NqAzCG&UtwCB8BfKL zPQ}A4)Tw0mAYa2X_^=1|QHQP; z?+)d`rvK+DEv#7sLfF6bJm=1>e)>=FD|L*!IhhHv=qV{*&gY6zfhkWMA&Gi|p0UFw zu2KM3#!qpylh3QT*UvthxZXbgj7P)d37yWCU*scNOXNJH-R_f@e4EYXdk`;h{4%yXa{n)zIS1c)e&fo$kXQGmASeY8u|JRCnU41i{Mf z#Z)@8}`zo-;P_Q%WJWSBrn!9Z>2&1PLAtU#@(^r=8lWNX^Ldb6de=nu%{(^E#E-PaS z2K+bn-rew5iX+&421bC zx{i9OXWl7f?jDQu%-e7DnCUI%NGrPw3|z`w08+gmOA7G?J&FV2@3w~C^iOB>Pj@}C zY{QmHQMj}}x^mC9INLztw|}EYpACh9Ln!!7x!(g&HrAwpZ8kJW$TKdog z&0T+kee++uvE|aFDp)+EhaE`PK4)abb$kg&Nv`!5%hQa8n3ReGp>dnuO4*x(`WHdC z0U`s;+FO?3Q1ThX-~frlPsjB;p)X0ZeW^az$j&c<=w&aEQhu{@ZXshyVxR zkZ%Z1fC(JZ_CJ7JD!mQCeURKOBJ&n+NU`xDeFz0W1SSm%`Hm0(OwlTiBrq_EUX~zd z;4L&nrPBuyVXZAv|D;|6y0Y45Eb=K5KaRd3ZT1}@1USYqto$!C>eTl7{{=uW4Ctf_ zA^pE>p{pq=uWMJkCqR2g5T+_U)q)TNtU;T0br^gV`j5m^FA)kmrYguEdh4vIA60Z4 z3(J*G)Q3^73o@EQOnN~l-zY3*0bF52;XF@ZexPpgFgm5|(g7knj2dLwO(Ej7 z6b!8J3jYh;vl}Jp%V?SNv|m4ka*7^|LQmh~y)t4ygDty>ezGICQ`1}Z`%Tu2Q(b%XW4Tto zOH!iVH0#Ugl6!DJZD@zSb=g@0f{fnFgBJm+(a|;}KON*;Rf4kbyUt@fM z_rUIfW6g-0$iA``g^9=j#-`(lP+!R&pUbyY`9EwCh1?0hDZN6==tFX(w4t;gQ4bhP zl`c;-c49-FAv2PN)s;mJ=gS>RdO@?@lMQbQtd`xswjroKw`!S=7onXbOM8e4VtZ^N zGMNQ8sz=&IQo0cWf^yk=){?us zO^F+Lf0_5}oBp^2HXZNT$?Xe+H*|e5S@YCjly7Mi*=N&Y@KY*rMzR7v=*op>j;ydF zP^^=sk*V-oJd5^Dh{n*sop0FXYQxY}_FnzZ3TrXUO7VK~lvQEnNt}@g>_Eb7CFm&9 zPcDnOyhXnRt+Gf(Ut^eRKQ*B5@-I&@gDhK!zA!~DW^Y)(e2a2iyK4lSBji=YOAa{> zYu{JWCTo;UKuL1AzoQiPEwe?3ek@4T(XdxCY2Mvp?J(dLz+djh0k~xR{DiKwt&8>_ zbwVl%9&%|_*dRFs8!`%-93kj0ts0y$gkIXFUdlA+YX-%xxQ{HjUs+xA^+-N|LhNmjxP{esYE?%;7gX?dv5!^q$2csv$qDJMSOSMi zzKWFoN${gtd*2C60qW?Hcd`qvIfi0SUKR>)(1#FxIg8wxY_o`bE#x>MwAzE<+YK+7 zMeOE_$0-OZfjPrV*P4gcb2;nBx7%_UW{ZE6b{}0!LH$H!SoXh-9R~_8?RSQ}#4A!H zmUIKqL#x|tN`7S9f|mZC_RF6<)(DN>N`GxV4gIT7zf(W;QnVpYB){-Nygn(?IvkiMGI z?L*RSjb5W5#B^sX(FSJx`-jFe*owqdD^@^?JmT|?35e&yfH}>XP1hJB#5%!_7S;@$ z9QPYM{w|ulS#kOeEVxjACTzpkXT@h*n(}udZXUn;9>A0Ns7YpF>bZ5@z0I-Mm}Rfw zIz(8^x|Mm|5Uc1^AY!=EE%ClT2C_Dk2Vc)q7i&6N##DaIKP~t?f;%F+#pKHnhjJ}r z!f$;l^{B>+cdD}q`}oB?g;U--RO)fUxl4}4Kt`_=RalH1&FECgt^Kf5*T+CS$8LM4 zK?32A#m#8+rfM9;zdSn=dh7h&TIyoOt7fVxYH=w#*0l-p>6nMYXR+mGxj*v*HokA; zD*akN?JL%~4G~WTV){l7Q8e_OY^c2%IHn_Ph{vk|EKWD33R9AV9y644O3w7xr zHEN2b>sZU_r;w2D;NlG;_Z+q6Z2;nzD%Alp7dwO=`slo5q*bJQu03x|G96e?jBcq6w0EMJ zom}&1==^Y<`*0!Uu#x_D-ZjSpDwQ|;c^Fo)iKb^ssiGl|*W1@#5zJPF_#fwMr!VSd zjzsDT>a^(z&c%SIB26)E27)dyxe7guyYu{2FUP6ZPWL-{uWY8}LXRGvzKqj`Px&K$ zv==OB^PS!kF?F~19qYlgBR5wQYu_)3Hzh?PM_jTLN9@9A+L%pW)CfnO`rM zU-J#NZxeL?5>ogz#yFoJO?mQnZ1kgmGu0P-uB>;>i1)-@@bw`{ywn{2?&IA?JM%(W zs*m&Eur2=Gyd0J@Wwv()Y2;f};c-3?%2e2SD014sCpe+rHxs#+0#1;LXWB)48!XFR`{2muZya^$R7?rTCO{}}DY$uznR5`ctp!s8FpA2Aw zKEAJfZI&+r+b(+^K1=yFv1O|px6E?3)ki_Mds5`Jb8{gw#bcw!iZSc#9u{dMfjM`- zRC?N0-rcu(Jt#}7Vwb1&Z=z_ZuiCftaYu?NLJ%Q2$H<*g0oiW4mt*5)KLoDV9HmXl zW|tRk`s_5*xHpB4@2m%MpZfNHT*E2-9+#S~<(-<*C^NiBY=^DB)UPLf^Q(+wwu~q& zW-EPybf7}z=f*w!ia0*2F8=el20id(y7Sk=V{==ceNr<11Z^<`Xp^GaGAO$8cgdvo z5Zyg#KoBXU$?{j%#k(J7;CF&KS$7arzuajKuXo-sF9>{e$|v`Yt$=$3Xc9SbD))Jr zr#K|dz#PmEXBJ7HDu%BMsMCGgo)A-X6f4>_=0W{US@F_HeU;N34T0r6^H)DO0BEG zYeh=2*w5>ZpX`iwth`~4yB?E-7vw}q8j7)(@^E6_^SC40=3@9`9>52}DKm{5l=^5w zc?JQx)_D(d=aqLo6G#8A7EjtQ{AbsKC+;u@Y`=>-qv?o<+WJ;SE!m=MJLo>o^hJ=& z_~o@&r}0E)ia?+scR+j>P-!7=Y8x0Azg4255T7>0xzD1dIz#~bJ`9biY&8gqoUMj0 zRE9AXFm1}ht+)dw%iD%g5A|~DM!clVb=0b!{qB#OO;CpUj+~U&decqiL*mxi`m2ds zz43ilW^R29$FzY3R=PvWa*Xm+Ctpl{RCMBvzuwEp_<)J!(F^Qf!C{p&>Ja9Dl4p#>@ryo@LIs5_NhH^^_A`T|Wz=j0NHBOAl!e3?rlHNHr{o zlGO+P^g;Cb&4@71l*r%9Ll$?y)L7BxxeGXo(B2py+Aa(ah04@fyArn-$A*w|GK-=^ zg8DgLaE478E6=K3U-)7P(W`skcbtV}o)eaJq2E^|h4s&kf30Ip7JtYpoH25tpJe%f za3Ms1ddkMNIBfL+!xJ7?-jHHj-(y{axe!Ek(LKM0@MsLXu%~PBn~@=(?uy*WCbus0 zoJNbBXB|R)(%QNCEW~6=X7HP%W-p}PlblR-@NbdTEv1|${ygr0dfGls?wj~C1*|G* zNZ|cXUTyED{NFNy@AF09{2t9}RGco$${*c+Yj-VnCZDS2Nxin1`GlUDjw@nli_J98BB2%8~_9SQsyw5mNet?WFrq8X5l zs)?RmQHz(WWwz+2t?c_E`sS|hr|k&kIFao9fo7{GdCW3G_wNTBidAhSlvgBU@(;1< zJ6}xxPOvBbpwH~q(dYRnB*`P)9eH+D>&EzpjEY?+NlVNF3muknVGpeqZR`idl9@HX z!FyM%jAS2M8LnnGw?{oQdi(}g8mLqFx4p6YYe#)2r+L;lF;h>5j4rXG(*zoLKH$|= z7ME3i!loMKfwXQ3H$f$0ALAy(*bM4`D$R00M{-`#u6sTp>0<>&0n5PG*NM{=41Sct z+wcB9`grf==Sy)baiOo?OBKdhsWyDfdn%=Xswn2dH97M|{8hi49q@5(_@F=3(eI7& zmn#Ad5zK!LeoXe#hI_a^$^U)!PD46V^YPm8i%4~(I$Sd$0UWTD2oBytqFpb|Zen%B z0=SmVO~kWmzN=&ms{rQX*^Vu856nF?PW`ag&hDm)Y(eFxS16(-ThR8m$n}ul@ciV7 z;#-=)Mwx_onuDEL=F^j+4N~8vxe`?JOem`QjN}=V((HZq;nC;6((%}W!OW|A=5M#c zg>JGQJ9EzJ2mbyG*1{O4pmN203+s=92|9h9W1`OKVo8NDbt<(cLyP4vp)p{E$d1p_ zhHnZl9oRp40@HX8`o#BS-(4-S*}(7Fl?sM}rBzAV%F7AejKMUcEVahI1W*fu+kloMxyh`ABN|diszjz6^vI9TQY66 z5OqZi+%L{#(L%PL>sRj>p3|4-nSE3F9}WiH>(y=_lxp2lOg2#5)1NYuo0O(MQJi1s z2I|Y#>qctVMF2e@UhR?F199OV^@5-3*ns%k%_%|J+@qHHv4$prDUDl~w3sWu`ycom zzGSJ`O7A*mH{x&cvnx@o@WB-eu#JA&8d$>q27o-58;-b5K0e)6na%DoZ$9(=zpoGG zZe-bpc3)Zjdb4rbsCP+^9?f!H!!-=g-UpHY`|G~sqec^Uw5&9);gOiD%WI)*lh-9q zQ+Cu|K;LBtn1=+^=XK)*1Vr&Ww=&ZvE-}ycRXBt_;0WnY_yANv9(7*!xbf960t=eo z;`}i8(U9sQAMes|aSz1a1!OL>8>6<~kwdl~l*W%bYgblSQ! z{@(NF3BPpy@2McHTH$Jsr2lKPLJkWy9q2?BRt+IemP{~`z!Q(%bA-7=J4p@gqud_E2vC@6(oUP=y~|E z>cBJoi%BG$71wImG4pV)sGc}`cYCH;-0}5ceAn&Sp)x+@p*~h3IW*-S1IyGUp26c{ z@>KX~-ZlUmL?_>#r{`hv}dB2$uJ)Q5O&pUf`*_|WNcHmWpqw=7nC z%7XWIZ9UB5N^ugvWZf0p@ zeEWmqUDEyGXBK=%5zH7-C8u|xBV~LKrbWeLn%gSQXg`W<{Wll84+Xx(W3H&M4$gZ< zuT+^1zc`I{5*W$+`zGW^^B8yN@|@1Ws-*!-=dd|8T6DB~A0;f#2x`;Fe*vVDGN zDn5xXG4xmyV9t!*8WLxFM7^kk*pBzv*#v=(ikk9y2f!jO(q(LbD>$|#76*`1; zMe@Y>xXIprkX>59$8}H9VB21ocbbm!oq#UxdWt4fi21$vj2Dazb*J(=VKM>FZYsWI zD{KdSp-L*@pEn}0T%Y>{nV1g00B*6)i&Y#H3B9@NQ}m>|t#MO`k86p!+rWv5mwCy} zEeXDp!}f!g?+Wh$)iC@(+EUS=aARtr{Wh6eEP!pk;AB}K%S6kcD9#qsSUj&q2JzA? z;jgZKp8xpzE3|E-IsK*%9T$0Ni3)a8k7dohaqqju#KYYC&$74YI2(2)zDnwFYDLv- zGLkQ}NNkK&}FfqEC0hNM1+R=7H=RLwlC~6 zvEEr}RkX-~UvGpbSPViL?EMbu=_YC8eo<*?D%i`n)Z<%&R4;))Xs8JPNH?}$2j+JP z0Q$gFXqDgYgWfZT5084kT@zvUPxj!e(9H}>zL`3S9}9*}bkcRxy{I|N4jNubt9QLv8Q8eCb%`jbu(H zx!tR%Z_C}gFO$$T?tH8KB$E@$3zt))rrs!O-W?&@>T_~?2deOGv?{{cC^`NEsFK_J zsU5e(|HIce1!)#+OSf&?nzn7*wykN~)3$Bfwr$(i*PiA-=Rf!5zTC&!ReMK8WYn%& zSu1l*k@4+Rk?QftW)nEJ0|N4f_kl;Wz;o84+j;X%bx{Bwf`4K8v=|PaeI78&AXTg6 z;n?!7JCK2r$w z$eJ|@_Xd-MyOG%2+?6bH-F&FMh|i~ z>ew))g@xK?v~+~54_Sh#+<$O|aMS#IvK>=%+3^q8;!KTZcBh~#vK+bWeUpE9ULh1f zUMJ!qw(olMkCF9=(l&kn53v4(=zAp#L+_lthT4Ar0k%TAXPpEyY6a9@dK%Q8Ny_2n za(td3JsnaN{>m5-5ETQtO%MzT$4#gA89N0kO){bXIh)IKll)-E;#@|cZxc36Ac2V{ z7MM6->g+32km(#%{X^noa-A<0&P;x(+&nE*#nCmgz7^9z$Rdrx)Jg@Dooz8Hzo@+7 zWCBSijApXu=biC0R>h$(zC}2p-E%=XMITYK%d6j?g@1QBqv6@&MH>0t=7n1D+U)aB zWZGzB=I_&@TrZO4hQBrTOpx+<;CIjJxkPO@KM+>3h0J)CQ?c#i-=^-E*&wjc78g8W zS~G6&)`9-Z#D&31*?I3DeexVqyqEZR`{bZ?G1ucN7gI}W6Y7-LZ&SRx?fvbBx9K(K z3DU-+GzFeC(OIu~GW2nShogSiu^Hw>GOrg_jQGs?wg+0nXhHZmD{6-=OHrlP*Aey7 zjD@!f^O#TGEEPl)=_%1-2H{^N!p+6_T=NDkt;@Vz`3;Oq9~B0=)5@@j0$=t_@K4; z@&BP6)Az|>z?{S}+9bG$!l1iBriM;FUikD>LGg!0g6`4M-Jf5X_>!WNs$2d^<;G5z zAdgU`d?jxoyF0!N#+xuMfFeYfnUS>?`qsM}B3Dk-_|~aB-h0OICm~NLLPQwh5KGia zlz1p7OCYeKY$N-rm4NeXXzec6_!u_8x~s}z-ehm1jDt<3dlwoAdr%DVKZ&sRL&!>6 zssjm@je_E_rGGCf)i}W-;ESlt;@5ut(fm0R7U#@8QzgNFC%-l=xTYjwh_rILAR_8P z66~E9kuHNvJd!)XWxORu`V0>I5kh+) z{|`5X3GNTAi_$Hb$WRe~+a{<%zySWx@Yk%j9eU?;v8aFGMezV|y6`0Ox98^kxUufF6g z8#&}PSi0n=y{CS&+E(e7F4=H?cO{n*rPQ%+C}rE3TPMj5o= zNE*^p1=MksK2xpwdr}>OFDzSDdxDh5eQIIc4ueA_({+1*F^hbV2nk=>T9T)5*iClOVhrv z^|`k~LCTwjEXYL`z4*srjZK2tgn zo9M=^)H$bX(!Vg^edt;}6JuhBJZb0#X-SW7*mMCzC+l__)uR;BNP;hjD^{DAsLs?9 z|CxQ*6AxoOL~5Wj0RVMk8q+NPZFwwHeACJw(y)xa?6%cl)tlh9k}KE5%j*-zp30gC z#v>VIoEUPw`GN$YlW=|MEqOy_ZdoN#88=2|&D%5Y!hK~Gk zuqfRY9+8_w{;_}a-?>TB0`sGPa}Fogl&v{*No`99L_re*%mC_ul2$C#w73+%hjpP1 zBxu4khQM#?ue-s+6RQ%Qh(khMdPuaB>V2B!&~wBZxe>v#RF`@4NJs6r04D9;6EyEH z%BYZDT(r5jza`iL4Dx^+?4CDm3;EoL&mt6jS*C@+Z5)s6H~}A$@I|(4K9S6pytX2S zghEBO+hm-2F%+?%-ww{hD{!W?Fkg$ROOJbSy-DWzB0BY}ol-Slmez7lA%0dEHLG}9 z$YKS#xm!${BbO0=2=@*9H^d5hBysIeue zs4Vme=R?a7iAk5P<}pn8lp)?+)?P__cve({Wrh*&x%zw$%UZug+3!4N=tyFauri|{ z@}WMD^DYnYC)+hn>dGk9Wv<^)ZOO=G*%tn%@QpCN3s3eH{qqcG(kY`0U1CatM~k{Y z>lWY^ce7TIJ)DbIbl>H1y6e9j9~FnB&!@aRSy98ELXm3`p3Ih>P@|qKmRKXJqTu4e z43@$XuI!<GZ+A7b{>FYVLG*5{UY9B1dC5^#QD79ATmuj>75 zSMXenF!9gPowIp|WRddDJvY$b=c4I-O<{FlU6m1kEEGspG1mmWy50=L#Ui#Vx4?{L zfWWKc6N>BYtxw?aC$7Mu6ZqdVNSKCZ_k(ryCP+3Rzq(Ul;51ArnCi%(@Pv<$y8QM0 z-ElRMn4eCz%w6i}R~os@+VQ4IUur|+pQIx};z|iB8?DFBw$|yBil!IV+t#zQaPjkb zK3}Ysp*{e26YJ;VGni7T_7?kV-f{)GXXz|)Fq9r=R{o0c+k1oCfdGuq8AItjrHwgv+T>Mie=NWIcSELJqE|cwU z-@m{=^vvK6AW-n=w7Ar*Az@0f>@sW}W=um8yA9i6b}^#C>l7xin>yMVp7gmXntIe7 z!!~r{i^B9%|K??1po{B+DYM{uTi6tjZ4DQ8U>LlUnY6Uu5!2qf-5VN+ti| zn^&3=) zoMl-wa;lDOPA@%H5G^};U(tX5mg_*1wOE0zlChdX{?w7O^ophN!HCW6eNgz@II|RU zQu#-?9R3El9yY&m|CV>&!I#PJn`YI($6Xcsw`vdrTQOqAR=2!RwhGfFn6mfiBES0< z$ zHoCQ!pG?XjNISPI(K{Sx;-;rxQ`kMeU9L&hbvTQW3zf=afSx=YX)4}$MBAfCk(UQ| zH)Ov<3dS&B(OCh=%m55)8Q~)P`=1uFBS7>zb=LIw9Dy~Sd)|tnKBQ#MFNg4gx$jZ* zm*9$e^wL4qv(>lvYm_C6wv*Dj1*l68%-FWqF!AGZ&0Lz5&-Wgv6^x+(ixjEvC(mHu`#h5 znXs}LnX}P5{`X5Y-r%abI!zR}w2^j6H`OOVzYfTv;uStR9|mol*9ZJG*d(5e|;9lhiJu^E{=>&XbaBEMVL&?>`m;> ztW6E6F074f&dm)P^=%Dojqa>0PWek5P5Md)twQLc+Ti4bpfL#0j$&I5vxw~H7KQbw za1bDA>P>s1Dv}YFunA|2*jxvf#si&#hmiElGti}q6iy28p##VXkRzZH*jAQIp6~fH z(!R`>`^MY3i>rkCa{JM|pGJVkBD@ESto_OX1CeKore)W_(zN`r*x6_)ll$#%>ZHwFMRwlbISm? zr8u6mE-A-{-M@Ex%TOpwz`}G{`F*#HuB#~Pp~Y*DZmDLKo4uqD8o6H98;C+C!!VJN z&nrYuIleZOdL9c|AhE*e1*MIj6@xuH@@tgG5-fPgo^}ZH6IgoydIZSK&(UokL|P(_ zk*;>G;xA&UOs7*&0xbR<9rUL{O4Bh`O?c+H;AT4wDjC;^2dI3xO;vcMa`C4UsqyKX zwfNATVDVUK>`(y$rv<4MRpWBV`^~?Yo|IS|jEp{j_-&D7g>O9IjMN5Y;5YXrSj2tg z9W^SvtG7Ib`e!}9U?MGaJyxb+-09iG2pJY**w%l7Y47{0M7J7O0Ejt8A z%2+c;iGdxe#ym;2W^ZnoEHB7nWV)Zw zYUC+e5IwDDJPvd>MgMlZ%PFgIPUEc{ER^ywvu5uZWx3M>;_X+-b`oWml)xE}97Uik z%2P8(#w6&WQ^gT5GR z+6KlS?Y&k=_UZ`3!;SdibhB`53|eFN@+vG5E2(2f0-EcYaKQN1v1+$BKF3?~Pn>(; zYQGcc)yfGayU%AojDM$OzGtpYflE`_x%Tol}^>vcqB5ftBO(zViDP261tbK{!o~M4RC8 z1j|VZvVq@_q2hv+-BfDIbks`7>xw{AbNE(z8>GOtr>K!7=Iwen-`wAWpI^{nmbgU8 z_)+Gt85?qv@^qF=8WFKN?pTF;AYbg5q&)3+m%Hx91f3)Ep#pSmQc}&kaZQpJ>!Z3JRO`&ZJ57@1n0MUpAOS zkJa`mO}(#JdfQ1an0%I5s87cc6tNclJL40?ardi| zag)gLLKFq)J@v5DjT}2IX4c9 z_WE0mereV-zl7!LPJbh7)t>eSZ_oP@iYWw&L>`dHesvgUhk$lmr&|;{=e~fxJ{jRR z0tdEwvDX`6bSlU_fab*k=FW~x;wGXjj%Rt4vH+JS4K#JJr6QS7>=}l9y>ThdV}~7@ z?kqtnQegy+qr&Uiwv8wOw{9rc`+Ofhy_dC462CE(8!|7{vmcRcrgGWpZq#)f6U+oc zhEYU1PXtpTOQI|lUs)}e{9H)komy6e16(@K!Y%HQZfZg5Tpw@jk0a3dS#?cgd=$!xJ+9&za|IF6$73CcjgVGQ*KapCbXlT_KMEAILq1NIwOt-elB5msK@byf3+{#rK zxM9DQLAB9$%|$OpEYNCTydH(ahVX|bK~*B*X)4?_B*96X4yT?2>^=jYw4u;=K^r@` z9>w^tKr&Q>jmx(5~Dx5@7}(nlvpg zA3O60HpBM)1TUJO)r`9uzET@DiovhtL|&4L!WTs8!HU*8q`pgMSb7>eEV`mRDF_n< z?I*?Bq4<650(g{tSX+y1>q^)<)ZVCD@aclN4LaL`@~-y}cnk(~cMFJn(dc;@oS5Hs zwQAGJ6Mdyb9zi2^`XkOKp2`ZAAYTW3VNb^h&H4kabwbzoJe*L>C*z;ZS1|6~x)9)~ zVmUb8^HO^R(u4x^aT_$-orBYi+0BD?E`iFlUlImrLqn|DYL5!tx>Ub6aSygWV?k#$ zev|gouxO1H_?utp{h`n?d&y_b-Lv+8QA?Hk2oI}6ZaGS%@ldT9q&YC3P>Z45*B;8S<=8Bmxwcl8r3VdwK8Ety3>TmD8wxG!6kN=TK9 z6LM4#^y$KPS?9Yh@B&H3#^h=F#XDgp%C$=Q$m!Zg6*gU%KnSwws>oK{h~U7!p?yHo zUR$9WXwF9mD=b|H)Q^rKv=@%sAGCy>D``+-G@V;V>26}in?`7&4HA(qRhD3;KZb=Y z*{y5lYggKIxV!fVYXjax=-}ghNW|$^X|(H4kKOwK4V=+jT2=JEPP5gK>kfKbPhR2E znhf|yezO-TushCNyPp6&9a>bEMxE&BES27}leb{h5v$C;;#Yvg_z0^4^A;nj6*Fy$ z$7W#1=j#To!1nLs-$D97;h80R)4~*T+}ma*1>dVWtfc1oY1I$UXQjjXAc*&3;`Hti z6$ScVUY-3kig|iMKz~I~<^Z;}11?|!V^Of;RMiBsp)uBP&Zw=&d6Y$H4=yYKa zi@qhO{+#I#2m>n@tF~Fe20iblTNga(ElzJLph1JH=oYl*3Ufpel|(34G$$=&=?sWp zC4rLhAXKOxb(W^S7vV80x5DHD`RnC}Nj)4ny+FM6~G~9Rve&i_p5)8!>fq6vZ3!|IG(136bd?oCa!c66UWOB zByK)ne0DH-x_BN6mmJ_1!Au(}Tc}Gs^T(t`=Qmx51ahnL>Vw5PaT85Q^59$O&ytr8{B zJuu1c;7zU7Ua^Bm+<&X-%+vg;*`DjFE3M>R?#3~kYOwPmi&79?0F$dC3OySgAFub%+v9{Fc3j#8Jd%xq#=`$n{hJ+K3Cvd zMoH#%@NpENmiK7bHJ31<$P@3Q@$^+XV$aSqyPe)}1sSLqlz6`;ybE6Yrep_lJJ{Vq zEtd+95_bp4;GGuT&zH_GU*%H%&_c}cspoZK5bx>r^i)AD1GbPEZo&5CjNi{NkHJC{ zqohK6_7UEB1lhp{Grk9#2E+a3*PfroTJ$V)7TW?ny283`YZ~vwwF1|2i6Nu#EG$+H ztqeWSGuuEr+?zb`OIir3tb7dstt{Z&Gg$!sTO*E*ZrY#PwNPX)DF<5c_Uc1j1B;Vb z-jo&cWJ2$sLPPJS>I!56ebva|154x%(J%e!)#{OLXsWQnIlypR&&uyoTrzt%J@;|b zztKTIKl9>q#QA~MEV9JS_*h`LK=#*-ij^{xzIiy?feq&etbtXZe09qnY5ASuqU0H7 zm`@Cs*hJ)Br%UI-g5EOCe4Z52v|1VI6I~2{=sPZ1`TgipqgU)dIUDbSv|j{ph5wDL z)^Jqb6^1mlsz145Ayq&jwUt3(VRnoEG>TK7kzIk;2&Y5z$*|@1t<{YGcE|me2N-xS ziT$4gB9KFC^l+s>t{uw7qN6EXQ+s_5^?wsf(uD_Ae7GoKeBX^5Xvmw|h(YEa8y_zl zbFFewj)FzE8BY_@uzrS-3>H8>R7L+S%+`*&piX7jx>ym%u&1bgmb)LUCcP4TAy#yB z43tb;5}h-=_Ev~=^3ZzUXSaor$X+g6EvMd3MqI%xR8(i_uQ)FyaLvr|^A1hQniB#( z6A|(d?Ho`L7bIMGyfAWUk^4G)ITkE|z3YZ)zxN9dD9Q=}tokP$XMwvO+j(1i#mLj+ z8DsJVeF>JgE0G)BH#PhS<=L#4v<^ZR(1Q6@uij)Jup|`9F5dX_yKpc_m*AWA<;!ZD z)jw|`0NQxu;Lq2sHB@?o7{fCgmHv?3o(DwVv1v_waiI9XC>OpH&p8=yCxjzm8f;H| zl&I71irVg-s&SaPkcKO+;JVN;=jg$>O{1|kAre(K9m`QHv~ElJkqBtMQR z+Zab!-r_OM1wtcE?J`MRo;i8AKj*)&ML*myYZnykZn7lB@oEI3>_25UMgP^yD;KEi z8%^`7$sLnabze5Q)^_X!?G1)dK;3cSpfKAB?ocWUzecT{Dk%*cT1Xaesw@jE0hbqD zrscC%z6@7ME{Z`dUyw_mXio!ro0eQ-zLI|T3o(Z*1cR;F9wgKFXQidxQo4u;4D$d` z`ukvJPM%cJP>rot)7ak7rlVTZ+H-l8jBlb-z9*AII`S+>j~6F&X95^AxU{b(YXi@Y zyTswl^p483_w!s@U*oOO8~omw!i5rH@#_`)-Rhu}J#X;h&%qRfi(v-9!OM-rOnt|$}#aLrOUCqyJE+z(f6NGF`Dr=@9vXaRR zW9)_S7#yD8+p1FLEh!c3PADxGF!wS~OTSuEVtq8P3~zZEQ8aq_E+sC5Wgpta^C*KF9d%x_f{9jaKo5epib9L$D=f|xDTk@Jop zj*$gGqpi4`L@sL&#r!CVfOI=ry8rj0PICaiSF*N3K2irx3(1wywG9rQ*$%Y`y-c$! zF=eQ{%?VHAH}E7D80=-4Xwm#|0ZpATT-~l*x7h{QR*DkevI|{Y_+|7-B~>_l{T=l% z042Qz%`cWnYM{9EXH@g9`C5*n`|#@ebfFHM@+lIgC7G?e)Xwn(-gKZdd;_qs|1wzx zF$)R_HknW!6swkOoYmuS0(5u#_1F!Mq?}iJx zK1vSYXyfuCl^p0hVQ&COeWoCEOW$(Lw$;`QGfuegn>Cmar)+{i>iz?)vpk867 zn5C2m7<6C+=PWEtK*$u7Yz(7jq{L7?aJy9^-29XRZEh{=jwSyh{FXz)n$u?l9iI*8 z7e7I){o(`Wp8u1F{FUsVDeR6`;U;+WXWj?BC3eQR$wm?@A!Bj4egsM6ASWq4=q}F= zPY4`p6mQ2R4n5HhITge^3T-b~i*4;va#ZBiYPo|qmWx4^2kR}AC+h4NW$?w)72`kj zRO6gb>aHegMNI`6{d%kSL|&p29MeNjiG`gtmFd)3Jh@0gL= zKSt!_q&6a?A8m5ibeTVMsnm+!whJQxryc6hC#fY(#Zj8MQSo#2hVL~fW}6@yAZp6L zj#jP;B!}oV-R%|*s(+0O(K{@bx}y;9YF3o}z7a&6cA(-5X|J;nJR4g*<|2;;=hY&p zh$P0aqcy&f$mO5hM`XFsggH19)G33jki7SLS1nO4m}W!y93O(Xpw5IkR~$U(=FRt7 zM>CeWEm}v$3~asEOb(H=oRfs`JXI)Dn#r$QBJ}`!2*!=w)+4`0n#-2w|jp z)6EU~k|dM%D4d_o&rvrHns{>FdoQMsXqA)8Zz?%*z$w{c2{*xZ;4{L*79-hl1=DF? z;oeosGl2Yi?BzPq$A9FVpx>mw&UkDJX%K>*AY_p|C`mjk92;X~VX*u4q`AHAQVqGit(F1s7+ zqaG9+;#(3Z@3U{DaPEl(1y6O|4w9w4Hfs>biq){Qca-cAw!r831KtbUha}dX@mJc2T>?S(RkA#nP%ui zQB2Rt){4V3Tz6}@+4ZBQ5Gb__-z@l;6vw8hGO4hf=Wu_HwC8E<6oMLM|km`ra1}4~Vp$45rGkXh)<7BTxZ3FfdZ#Fq3FgPXb$yh%u|{ z&pM$<2`ZjP{csQ_5B@W37B1UjrC#DUR!V|KS%o3{{%#ligiNq4lbB*xhmJD^cMvj= zSH_9(wq6-Ffb*?|D8ph&*{@V?eRyvyG(m)N#%8kqX6b5Qm54<|czHQBbNPNf*bCtm zxJiOmX1fs{463|%@&(+O4qRxobjj(RG0bXZVt`hzZPc8y;CvaY@3NP@wV=Oo-fdS= zy|?m6#h_%luJoq_pFU^$jHJWo_{NAzrnfiAe2syjKrygU%9!VYWTC zvirB^xSM9OGOxErwO_zeZbqh)9;JYEQSl#lX5qzaD|<3mBVcQh~GumlD zxPNJ~^-v81jUzOSM-U(xe!wQ2aONY(k{~!0tW7buW~TA}N}!L> z(Ej+TrB?WLjn+|Jcg3j7 zWs$bCQ|GZK&!0)7c@+G2y1YO-=OnwnU}@X%=Cyk%xeGUN2nt-Z&uyeINB262v4c@> z6X;lPQyQp3w6`9If_P+&8`O^m9oRzQA+KwL*S8JCsb8IV?69zgWlshh^V(h|bt~+H zp_Ok!U(?sGf8AQK-xQI6%*}IgX%RK};NEX%G;bhnL=H;_FFi^N~hecFZ-;)w<#PmurAt!P}IHtJJj)+QS$I#mlSjgKs}pnf(I! zeX62>5`~v~ZM@AXvelCA98{a_6&oV}q4`_p8Qv7gWAe8?Co%DQ9k61Xu?WM1>X0C=^%tVAKqq zFwpi(I5^@~9TRRyH05YnoBY5Y+m>r9p8_|=N#T>FKx)eO_jdrz)4T*~NH#SSuX#rZ zbX;PhLeGG#+~kP0GNBNMhdW=)%tREy&Lz!@<;)7|C#?m{;mC4em=BDSek2yvMVRS| zjBZ9u_=BB+xu0L)Z%mE0Ft~F?$_T_dUaDM=Aj@oiTf3j?ozk2UxLooATY6P;7}9k; zzKB#$X5bl+=~L_Pm=c;WS_Y}H`{CaD^^+O@(iSaQ1Tt9XBwk~SYQIg4ip8_EXbweW zoy1qiv!TWG()7s=A=D~zaxVUb_m;P*+j@w2f8(TDs5NavYcHW5*w>(*CxzaCX41SO z5a)fp?2+*Rs&JR7Q!z!8jYb#yg(Lc01|`)PkMEH?@OO(UOc!|(e;<>=U=9kDzg6lQ zOl*y9?{%!n1@C#5<>F+o^;z;t>wII?`DFVz*dK6IfG9)nf5M`UTr6_pf&n6ky<%tP zyO?(6O;hrCOZ5pO-`s0e^bqzI_PM_y2zSr-4-N2jF`0R&i#F#LFFs10*B6F|hExV( zl;~Q0SZ29S-EPZBuk^(At?Ny$+Y<7t^baHUSU9GXO3OkgL;0FoY!UL8=0m>>mEqW` zHqBNt$n$<{E#Cr*+ilNgXS-^>R0XR(7xHb;T_?w(6T=L{62XudcHl%c@J6pgP2d6L)GR#A{MYi4%Sibu>W;?=#cw!!S_Y$r*_<3A&&xUER}{Q#`C#|4|UK=@0szN z?uh(v;5NcK{Uu4XSqR@z1IFQ`iSR8!oGOyK1xli&OZWxEOL{QGH9F4TgQO{ncY&h` z3)hx#wp@JGSayt)8wXDU^4nvZ!ib^6m~ zWCAp?M8Y5H%PPwJsBvLGXav2fM93+d-iN4W%`Qv1^b{LCL`rPD9@K>mXYN~z zah2gM*I}AZc9nkAdv?RTj2uq-Rr)J!1Fcyn_%8mPtkoTg_tq%f=kED-cXIDcrxvQ% zhYy^-7fz-kJ|-5qqJt5n-MFSxG405ep0w%?_vNE?eALtT(~z5aLBT=)CFm48+L>>a z>28oW+ord=r?SfoSiK5S=|7qydoX57x(N@DD5XZUw$JQ^OzsQMb4|UF!q?D++7%Zv zc|daj*xheGuGhRH>4j>|Ay-C7`{fNo>c0@^5u%MWS!RnV3Kq9uX8YH~R10P{RtY{0 z)#ajgi})y}rZ{JKT7N0^+3{IvyM%C*PoDQz_hy*jqKvPr`a|>tWLxwfbN-B0IvG9m zN>ev=EXYZb3!d67>Ei=5jiMcb+ych9q-IOy-PG>xl`w;DfbFcNx30 zh*(3a3GIB^!5hv+Imu+5^=aFVWL8aXS(7r%U5lTYD-v!424bzD72-ij86dRd1}n6V zE;w0_?w>WdU0+Jz4RV)83TLP?;=~j}BRS&fQ7%>4(AKAS3(lZcgoVge z`H@CVCUA~qAq{>(&!a(Sb(oU(CMI;tz1A(ivA)lkEWXl%V%WwtoB4u`l%^?k&#CQM zG*_G-@CG-=h?zTcY2}Q7kU=;$*fE1~1h;uqp7qfbqU!nCze}}a8Hv3~A{4O}=CVn6 zZeV*L903c7FnT5OIY+}A!;VxHi@bIC2Piy8rk0uq?c9}|JjI8wJ=L0;Ug=kIS$Al7 zLf)Kl!&euK3Q{}p{^ctM72f54B=u0ZOtsj=(NV;)sH_d= zvlwBcBCx#h1E}Tfp_a0XdTT8s3I6=UdFS3W*=J7e^`0vJFgnP-8Y{jU`(v#Mh+b$o zrx3lmF(2{@VrABxs(s2rn7r}!AN*aKF&34dCk`oEzgnB#Qecz7!QQw-|9G%EhjVk1+iffCmQ7qLcbzwbkRnao44Qo>rVK3$r zikM19*U4}1?xS}QJ=u7F7CnPEk^e>ibObXXeRtyI$&I5YE!#|O;?L;9$kVfs;efQp zC^)FlJ&Rm#x9BtLGR03He@j%^`YdnWkHc)?BYZ+#tmi8UF2^RU0SPXEwSJ&3hD)2f z0MRzcch`<9!}%Pa^qQ~F-2h!hrchiQOWOHA$h`>z`D=^j=sj9{&!zj;?2!sb2N8g$H))oh~)0G zn9Pt$Q{dva@f`!7Hs7CE9IW7pj{ZecT=^I=WZ=%Pcre?veY&mrDmfWW9{+)xx+>X% z9I+D?*Ag<#jJ$22_n4{pJE|J6e74?GMM#w`xar)-B}0#egtTQ~&>q-wML5iXGe@;I z6Y%t`Hpv*$;FqcSr;>1|4oFQHe712g5G7ztPXzIK@G2XodXW@O6EHJk#(SkTn;0k4 zq{i7^N3KTBk3jatK1ff6ZqJ{fJ;6+9?HYxj#r(yXRV_u42O9mO-LZ}dH1|@mUE8;g z{&>{64Na%;wL^_8;qeWYuR&L9NvER)?nlU>>60K_!j8$A*3S?Ru8rZ838oMbE*3J| z5_?%tI=v~@VxP7%c!imQBUt%vuQtm^kL)8C)|zk^!ivF;tP5SMQhJOXw!S6wP>aaT zq%Q?VZ)!QpG4-f8utWh8-#x1tp-V1O9bX`$A0uAmv)2J#-9T>ABWMnMbU_U+lzj6M zFZ{^eEw|_R{4bpM7_VN4_dxV_xXV5x=a9-M_1BWoF^Sf&vO(@Dt(qfd=cr}A#y*}q z6};@O{3`k_jE?~oeo|*I{bLj@Y6XiV-dtBFBKe_WUz+^PhXUEL97JAHrb1fzZSQE0 z(syeb=UaJ(8XvQP&k0(~oZ52E+*5)s;8LzOJ=lOF)=xFgYN?e0*BqT08tUX0sYM1) zb&LjX7={y(J(p3tgJxJi6H-xNlf!FQN=}_p$nf_R^Wxpg5q3}ChB}99ko#(RPIgss zuqvnjW9!|nfVYqWl+Zj1$GSm*=E1lrmJq!Y-NK3xAyMOaw00>iO8pl8uY9cw2adDv zuYW|BikJv@sDMfga74!6Xy1*3$^g?0U^!2^6Q^s;tLz4X-DogJVNa&8N+SM$)O4w# zqye;NJJ9u@7p*B}%dxMzp~gnov&VR-gCX|>*XUzsW1;^FR^S&f*>080oQ_EBJ>S^Y zST{>QHsD(3=u3g_h;b*!F^Nf+`i5Llt$hUVOx~e`rFfSbAV0gG!N=s0u=m(I%aoO({}y;`MiR{4GR z2I%cX)jCqnF8rHwZ~fbd7af(dd4R|^k{=j~`bX>JZ3=wJ_PBmhq?_>C;6aQ)xSpv- zrU^l&iOLm|P3Qiil+aH9r~9d-ER3_Rjr^(B+G}&WTh1Dyr=F(1yyzuSU6@J@GVD}`nxK~J;z%Q%w4}TQ+0#dW^7rXZ z*`FocX#oZR=zX};0im{UmxbcqF56F!$whhl1`e0cw@C-|LXba|QnS+}vJzSoA}quU zgs@JV>;`MUEe`PDC`Bo63)9!ZGp4_^vv?m7BIri$aeZ}XaoxdV`C(g5?z`uORBIN# zZD{;akWUc+5lXpuNk?&Htv`9$`D+|cX=SpX)I*nAhCC`+hnOkms(8?rW4@U=-$>&^ zfX?7cOb5p$McBKtd-s8 zgUj9l^wsX1i)#}Lhf8z5wkIIx8ODSB34IVi;S!z-OWUUf%}*(; zSR~lETISW7^oOmz{bFZM-6?a_HHCxdHsy@0b8&u`>xcG5(c;#q9f;~Syrk+|^l3t& z;80s0Dei{6rhaB4mquX}3phzY2h{JtAjZviOlgBg$lBc@O4?_M>tk=7+4lOU<-QJP zX!RRTa_+o^{`=lf1r$&9uL0P}*7DV#sR2hqG>2MRqKeC2GwvoQmNrKNfwh{@iM!@i zT+m+^D#N6p(|tq4u0?xP#U?y6;FtA^{TI_9Mk3)xnYLW8E+ytu;bLTXAZ$BI&`3EL zChj4`t9qj^5+*%B)h(%a&Lzq6p2KkF^hGl&sdZ`<#8cI=B(7%h%vs2$b+JJzHQtd> zFVo%A7X?w%C|*OvoBFg&C-jX{m5zt^97M)1>wk`MIyl@|fPMvwg}e0i&PUe*d&BuH z{?@D0`#h~_5qr5rX~0q(FFScaSGJ|5fZbd>i< zQO-<2#L!ckKb2f?Z#~l$>iIwk2ZjhWN7#l?Oy*)FrFdjU9}jF*=x20$C=%S%ZW391 z8+?Dwlyh^_F;Y!Lyo%=Zj1Zz8+WPZ^lijJFNpA?@cg7-LTETtD5=%JZ_j}ynm%zw- zG03unEM@Fy4#zxFiJ&w#Vth@)cK3K2sJ3FwUs+V;LBh4N(T}oRKqZdf#6;Q)p+p9) z!@na!p8Qv9a(n8{z<0S8K41K_{_JvB#Gj=? zo0TpFf=AR9&6jnWCR>8AiLDgsuf0K|Tfoh%vWh;s?cR-?X7i<3P1XiWRGaUC7`7$B zjJb9^S`i8>ABlf{LO)NY-_i0sZs}~$P(jzWnBr-(AZ2H;k-cmrTRvs7;V-G6}aoOa(sAZa89rcv>*zJ@T}mj&`a&sO2%1SbpDbH$>TRC?1Y)Q5$ND4 z?iwz+WZ%G2F!RL+!4yXDFg}q6hNZyM)~Y*ec)0k z{tU_Qy%z4iW`2hvP5(4MKJ`?;(&_aP$G!>J-Fq=y`I^i)%ol#5+OglA^xTcV!HYEe z=L;P5w7=GX_W=h35ZQ3LG5>yJeR5DR{S1fzUXAw%E51fqZUx->U-ZvESd#X_M}NxX z6?dn63>to7{soeyen0w$9}m|K{eGVkku7)Ny$o4jqwE&~>Z0BZPrf_n9LwWB1=Ne) z33oL7eSxw7_bY)rvu*~HPjU8>JsRuow0r)VZ+P#^zEsn`zK4(MR}M?7Zv}+U@4Vf! zf<7jpNBtp?We*4 z(f=RW{-S2iRu=Y548pFqHYzSoW=3}OrbaH;J;gfk7mZu=@EVFpsGXIR25&Su)5|XYeR&$smn&87ZavtUrCgyk2QB!YqNJptMKTcL5|Cl) z(P(ixQTLCa2V=}J{W8oV3fGMDIr>c+h)K&!pbQ+sQw@Xtp--KYWFNKI{6<5*=C7m@ zyPpgK?XTmvdI;<<|4PjoNpYmU(#3e$X|K2ZS=#&jBHMHL8sivwb~(wK8`SFGjqr#4 zf)F~UFyFtjKMnM=W0?;gZ*}E~B-xuBVvUiLY<5iwxEZspgkK%$Z-I zTY`QUap<^P|6WE(7H(Vmb>f@)*{uCR$Vi`sAEu6E+MAnURmxMEbXkC0)|r7Ng+tz( z7x6hgA41$&QtK9)H)0be0SOUS%twETeW}G%->O(Dx$?(9_0+1=yk9_NiB0FR13*I%}QvClAR##awrfN$PdK+w`6~ZHbXIAKHVDLTbYe-!1==a0RyBT zWPC5e9#+6zJF@_>BI@x~paXY&7lB}B{9+~yVujq;wepl$c(akw71hde<2Ix6+=?@c zWP#a#Sv^_qqws`@W3KLgS$g;2<`-Tmju}0?y`i%o#2E72_7VP@Zdp$ z`z{b%g61FYy|4ay?^SJeecSVOPoI|4=k#>X#NnE%=_W~v&prr@9u9fQy+Y$`0_oAU z?ooX>DDz)8i915m!ju)py%gXNtKAXReulga#$ohM0iH+@e8b{z2vkjCV41cVz2qO# zI{b?vZC)i^HQDlls@^IfqgLE14=!UJVTaMV5fGir1llesV<(*a@MqT?!}MO+CnMmy z|MpAI*{b>T6n5n~4ar75(7zMx+YU)Zpp0sB>{p`O5#cS5IjT5XI75yk=?l)1h)Uu zu{78eYsCc93D;TkAOo*rr!eXk@kZeuRi9U>X!)7ajN?0XCJ!s;HhDoM2NJ?xFIB{c7(n36R7t%f- z)~YuH;mJ=o>vf?{s8!YzN+HsJ)^IBzBC2rdIscjpbTtc6O^eBkqd%V~`g*1OoI4 zg$9x!nV*&k>v9_*uu{9O;oLas4V09PUoO!x7}1JK8Z=k5)0Wze0K1>(`!bZTt&~23uteR9>-Es1*9fjo_ zt@4#2C}TsvQoEzZrAhu4F+A_7CXGF2B!ZN1uHbvYg&FBXOJ--!k=i=r>~^gf#RQ4!YUF!y9q;UbrgS@ta_aEn!mW@-dv?AAdNu35Ea6}L@0R>s z2g}|2CN&9cxa0ZfTT*xhT5NV=8U!z$e`?QE{>o9N2-4%Mm8I{Yb~`uJetGCN>);v4 z)K(SbGGQY0yTN+V^3{EpGz2G!>baS?hydS0i=$16T>3Mu+!mO zj9!p<^4NbyrpBgmGVyIC<*8(Xlj}Seu1fFE{Pu_b#+*_|svZ!rjw^Gqu+JG9)oV&%1pr$t zx=UBEh%zf0uxi#TqCu!AhM1^Wmpqy_@SWWC{ysWvemRY*$Vsl7&f1D*_@fd=;Dm~V zmq9;fNroXrF;WGS|oBYt@n`^+Z+dRS%OemCyTjn$ZWsz zFBNnn1g_Ujz!QamM6*CfYB3yTa^uBvw+NU%WQY}fW-r!%@Ip>jZ2LWANDwj?sVcKQ^!(;sMwHx}4kHrVwi4T(hYS%zhGu{pWa71k zfwJ2fC_Q&-Y=@{2FySfsw`Fotsxg5dKsP90&sX3xEby6&*metK2x!OYl_A)dYeu3UTm5_p z)-p-&Gfn@oNX~mL1`it!`#4SiPa$S3Pczz8J;t<-d&LqC1B%%)Lq9)5FFZ|8TP!D~ z783~M0eTXu-$FXNBNgN)4E9_NwjCNo!1AwIPE@|4RHWgejPJyDtgNCP4WHPVT>+%lFauKW0~C`dN*h2~04Nhr6mNji0#L@EC`SM#;EB=> zP}Tto0XIMaK5aBH_>@bh7B+$6$J{4E2S9)W1kERcKR}p&%EKJU;|j>5{fY7&pqxCF z#&eq!8aXwO&Is)kqO-cVMD~m0+_1i?wcr<>xwLk7sD?rt!ue0K=|vL? z@t_+MY9uBd<^%8uk`D0Cbv4d-qw@6MUz=5^CKW}_vF*m)#<6OU5_oW+H#HtjQF*~C zFTaga;$?K;6J3R`B6H*Y+O4`Eu}-k0gi?OiaV3(B*f7McLmhVp&WD8Zf6nJEcN-W{ z!v=|rqMChj8>s*F%`Yc!V*<)6Vq@f#*D^@ykS0X-ZkMTj63m;yFe+h^Cs;R)-i$6@?UhC+2h4o&3{G${wOlCg#fBMEiEKO$+|eBlzx43-JoL2b0qXJTRo}7;(NvSNbz}$avMM8x1Got7 zF7M`HS{^)}<7YGta!_xaZNYjskflN?tP{~-%L8f=O}*KA7sFrqs=z0KpH}a8>#&gn zw_gHQ2vp|CcU*3K`N4N$ZDY(M?Hy4bjF(B2t7FtikJ5(-!vVRNLnxtPLgvJr0d?=g zJ2IU?g%;7#XJtP8q6x=a9jN2?|9p$G^YlACQtL$cFUlg&rVvzb2mEsL6rw!7^<^J% zQ(+`Em`jW=?N(_)`{c$O??sk(s@|l17s_oA_sH|)7taAO{ zCKr!PZ8~UVc8qy+*Jb?FbfuMYsHN2_`I+yqvRwBSEB!+(ntI+A4-K+TR<0vGMx&JD z$GdG_ssf2vIp7qEQZ&3%M|^oHVry%Fv2=q;^=m+ckYH9Ngr)n%||qx^|xqZbvga-+w#2M-_5a6E5Xh zP%3=fARm1ETi)y?e>m#7jEo zIMFYq-|Zf0*C+GELyU%n>AHPTm-4?8^&fk~mnmF-jgpg&j!;_YS>LU2b4jiFh7{Fe za?WJ6o*QUYKopH}-M+Dzxp9 z`nR>V!(15l&2qbRtzP*T)#4A5-1@nX3c@^1 zsoV~Gq-<9Tkq`OH&=K+sQ3I#_*n78f^61pD20s25e;u&?!0+3|vicAI_?qp(t&+PV zgyK~Q>9pV9o38Z-24$1Kfi#~<`RI(! zl??Gg*z3$NbJ)1?f5b@`lT+5;;qlq_aI{%2CDR)oNk_ZB%ES}(e#^HVD7M|TmrPGE zL*G>-cX(r~EFD8F7lX$|Cl~!6dj^G1UcQ_xXs(glXtBZnru%nbp#x;)cNibi`^CdQ zFS=4eRnIBFu`ze^nIAK?{SyT0aTVul4rm=!OAd*TIlEE`YQp8~A4&gMurqiZvvoB) z{_VKpPV3km=Fa;Tcr(=PxH==uGkx{FMnyIOb6)L7r80awtaGZMi1fhVvdV0kUrg+) zx8vDZzQnuLlg}@sa@e~XwwJ@EI@5O?>|m?;I}R22wUR!kp9_kxCw=HRH>q8=6yRc3 zG=pJ9gECkO@TF{;R_uGbw#xiyk0aa7tcn|){zjd?*k{OfC@a`0NQ$^xk73CoP87yY zhjBJFyDtfSpS7D?B8oV}_r&5vlo&KGy6f?UmGg!&l=8ua(w39SSz*NcJi&1gmg{Gd zd?=a(( z7I7JRUHpb%Z21@etL8+WbN(4J*mu%ce0w*0nr(#w?3BgLybjjs9~(5u>DzTXEXB!M zbkT@18I;Ye55xx_{upoeb5Rgu`fV@Cy;O_QC=ddOSj?i4wY|3Y=6LH@CucXjtNWv z-PAba%fOXdHx7*4!v)`De;IVbi7xp20aFMxz=;PRWy{o~KF@gLzkj2}1^Tv3_tg#D z=^V#Th{{d0H~$cA&ef$m`s2K68Fi_?s(Usc%NFMkNqq*3-}CHf2fOf5TEx!TH_EyIx4mv-C7ZbN7;ojd~gVg=UT8J!D3w#+W48wdkrI#6pF2*hkStW-^FKVplvP7~8 zqA006EBija9)FYtN|+*52gM z>$B1C0&IPXfnQQ29jSH&G-c6cR346@#7M--Q9aA0(#2zqk(!fRZx-Ghh9{OaqcSM) z*a;(Bg?cE}qtWC~PB^`TDdtPA^ut~p+%QQ85i^3UQ9 zUl-3SrT-v%AyMx6pUitZW{@F#$dEc@2$NKKrLzoWIA~r|a%Pru1~c(TXIV@f>iAg1 zoxm`)iEEnU1B9wRg;s}7aA_oo?O15`uy46Y+POL1=kr^w*@M17RY{3&1u0!hG56sh zzevzc6G|n*D!ACQa?i@1bu>Z{-#!DS(&^p{4*LUmaB$cP9QGX!yMYWnLWX1@LspQX zWJs(+jPL&E_dj{-Q7RW1|5S27<}YmS4yDIOANTL*FYgy*o*G^vjcXwR5TtIwXn!u$ ze}_*krm9SC4ydP9&nRFtwA|CJSh|;Gjt;^x&avBimS2+}g4%lSQ_Rznrsfo2MP=5tel(jVjhV5 zyT&xr7-?sS`(=oP5gxt)#+cMU1f-`%YxVCZBa2nQ&sUG>hyt}5gw5vZm{fG0=)6_= z!w=~>Dv~=YlRGMr>y)2gsD>m;s*xXRi*56YZTmomXyMQAkj-o|4;9H=uO)|qUAciF z#4=IgwWt|3dtn1~235G9A7#F({KRM_gv(*_+*2rjRP>?)a{PKXg%y^=d3FFdtI+wF8(2=5 z$0^A#i9g1|V(`)+Fg>8;N^e^xcAvU)^z1G&*xBS1g&aA?s9CY(w8n}ZDK z1cS~tAY4j-;#r+8c33NuLwQn61X``L{EvAxbz5+u=GcM$pgW3{@fB6?39Wfw3TFJY& zz&{W$c1nC%B)NUQAjj^%CpiXsQ4pj@s@A#6T6%U7*d1<&FSBzwapNab0%oFax=D-fM@=3XHPME_hz@0+F7GgQqAzJ1j1CS`{Lc)>_YA}1Fm->z=;YF2YUj12Jl(1 z*fyEiwvgDi%|-D&^>@~;LTTr=gaDFQ;+rtiP~!0-`#3s=a*$~3#c~qge1z*_vv0!r z8azBGifcg_Zc3wdu2UN?sjzp3_x+;%ibc+TivEA9hD2FiHCT4)jXI`D^j9KSzc+_C zKQ){Ut(z$t*$B31nd?py73V||?UJs&p2uge<-t4c3y{-u;MzkqA!gi z0G=p&R)-f39h%(>hzZ}1h5SX)V#LC+L};-@z=wQZx)U-4qS$N+F-+6%(H$Fga(yxIYzrT6AbwfvhyH9c9ySQ$k+IYj_aD?NpW z|G|fS@#Fm-wrF;? zk->**)Pr3Wg-~c#T7KNtLN;LplujC|C6|wF`&U*^mTf!gQ=}di!y9`C6iRPqHhPAB zItG}PL-8}d;ws)^1#jjn`mG?x0h9UsxUUP@@8X~fF;J|8i6sE>WB_qPv9#T>I+NKV zAE2>P&~GyN*eJ8v06LKX?voz}@59QS%?9qs`3su3^xrTa+i^A7cB|mZ^1yK-%N5p@_$DRlz-WRt#n;8EMA0jZ3_toTS z6+ab?qy2vo(7uF)Atyjld^P@Cv=B|1P%+}E7@~q0A~ZOyL@@zF0Wkv*x=*g@5*Cub zxYeTPmcJ;HeYzXH7{x{vg-j?#QS^Vqf)D zFUkY}{yu?80AM8oUfPhc7Vtm+Y)_VWDCc>J|8YcR^kV#WF*;zmZ}<{2!ZS&}FN zSiKCE7optzR3u0YZBH4m0f`)Sj&TrjTOv;!mJ(nlfX-0;!zIzUQeSIMIBa0=J!XK!HcoxfxLO%81?uxEp zWE-?mA|C$}S|_FpOF#A9R*I>6U!IqY46;R`yu~Cq6q1h`#1-AKri_-*Z?Zt*>e4!> zi+w}~Z&c}*(x0scM}Af!1$LuNOT$WFDJ!lUH* zI~#d|t)5a9IKxIOJ~V+SRIQt$X#9CMd_XYOfyqQr3!8x}7ig9SYzhXcC(wvZA$e$! z%KY)@q!iaWl6d9~4^dP+v7SaZMc58d_oe_q-bI7b@M_EnD`JTtmki3d@VzO@try@@ zR2Jz;BqGz;^0J9+b3wAnGoZ7)pmSFb#9sMk>%kvBN{H^cx_LN1Yl79h*B**D9jDil^! z=uo0I?QV*VC(v6bvr54d2gs62rJJheK89lHX*2$vPqz5na_kr8E?V8T;wz2PxIUY_ z&o3;YsrqP8k2V!lddiqFEDFgB$J7t>--A*)K@6pz2f~Ltc*Cb~C>ZFfLwR3}0d3)I zpBgXM^32E`ic}m<#Sr^xV3XPNM_ehpCDgGEWgzww06sl|DgeNrz*hjUwgaH?iSq=$ zJ#pIcT~mmZ+QMG)xAM9mrBXF)^0e|EPyrx^4~P*?rJ8vO!~_9S%%JnO@=B5eV1u`H z%0^GvsLZaPkR0flZ-IVzLk9HBw?LQGJKjvsJ&c|Xs5QgK2_@nxFmzXsw2l1m7Rjc+ zd9SAcmAxp&>Mfr@G49J4MaYEyA$8&4*>2Caau(5qMK=ZS15kOT7TxfvmE1;TDEtm6 zX(G2J^zUB)By(F{^kL=9y88?MaR&N*1ex#7oV@Zt5iZa)y7azZDeV z9=x$a0$e`;Uc3|Jdpp*`$gOV~sUXV?Z8gid$=E*dL+_59S~JVs84x+q@1_7w0*CUB zpOW(I(#Q>jHKPm!%0=G=Sh9G+W&GL5aJ`TE~WBXcn zgxSxC?@^e!6EoY@U_q|7m#SO0&nCVF7O23NOFe?34c)I#EU(WjuTL$xx13Tscgo{D zrqqp|&(r!2yl2y7g1AqAquEVgDv?;QkytqP{o3G{V=Dv>c*!Fhl7ek>q;Dg3{y;)e zB;FS}B^NRD`{%_7_Xa5v@ac}Er;fFpbtJf%PDMPx;a>hxBEoPP@+Nh&yhS7hXx;oi zc41~fMU4%S#Gx=iBeQwzSK)h&LWuE62Y)-CXb;=!^#PG)gDtNT+8^xi@ZO~U{^`2| zrr-tTxLGqnb%W5M9=kO_y{wS(+&cYG&-erX)%YchnUaO~9H%f22Gz}`>ZTY}JhzvQPufCjC-Wg#K7=L6%OUq(A?{>7x?frn9~$?1a?o6@pU-bdq*GURW1%`SLl-%wt8Eog)8BMl z{oLu%L2usKBY|@%i$&#C3@b>a^R$AM+{L!@P{0F+nLN1Cy;<#pM;rRO%+SsQ%^W^2 z-Ahyn`fT7;n7-L9e*07FCig4v+qjdPmh>YT1$yr$Cv3>SqT@idkklwQ>Sq}benG!TV~>4du+pg|8G*N~l8f+4=Fo4+?k_6|zB|oXhU(co<%Z@X zqf1U5&Lfe$YeXgF*9Q3Uxs}5WzL##41aqSiW`*6&fu;OUw+)c2MXFh^j2u_LO6Ptt zkF>}SbiS!p-W3<#U*lVf-0s)`CQ5E8=BTCW=7SBx*Qc&2Qv6S`rcIsELm#Uo1y7oM>3Xis%z zs^6S^D22#CCVu@Y{D$zeF@8-(hcmM?x^Th1)!Pc4r(d)(K1+<{Mo zZuJPAS+4E&1ouQ#FD0Sd%4!qbt7KRiij3HTC~fFeS}&tYwLI?Jr4i zWd)3i7L=JKBt-gJ)x`-`&OJq~&5%UuiFScHpOug*qIpR-7W?Gey`GxA9{25@ z)rp9e-iVcfh$-Aq#26FQ++F?KR6;wpa9g^-hN5r{^D;a&D)3*bYBAe-n3$5W`Pr%mU}f1&#%Shc4omSYPX znukjIuTu*|SD5W4?q8ZCA2xPbGez>iZQVUT-tc!w8O}d)EO5}cf(V)=2^0;7y(Yb9 zaMwi%Q_Pnq!eEdse^6v;?wJ=IW9J`MtGGXJyzNEWKBBL;S`SV|j74jdYyJoQNQ+XZkFM%fT*FB!G zWje3I(NG@$h16pFtRHNlQ`JVxa7+(XiU*Eo*fv+`2$_CH=;LZ}B(DW#Q5Pzw)!4iY z9MuuKgrE?3iXCeI!6T~=6T2h^lFZ}ZNP=w>omGelJjLF1@fy2cgPRaDK|3#j=jL}n zLv{{+{q%Ml|NReXXh)ZPFFb%JXH1hX!1p4V$E&ywZV6MmQSfl#P@kS~P4U8M0hC9( zkyKeXmUvYbPq|9xr*14=BJe?WmvVP-1(|epQ8GtMg)fhPjQKeF<@>sCX2Q8RsX2k< z1m36w-oyk~NE6>WzjR|Q#dZGDc2|2dI8Z+3>-$XcRm)rE+MJP&2kkIz^Y`?9ZN52a z%a6s~SjXDDR%-OLhL({CN5B-n{w+TQ*4M4EXcrf%WWd<3UhELEG^Bw_kuy?#o@e8y zxXftYCKJ9bf<04A+J0$;c@lr81&p;3%=c-)gqi0kk(?=PPw@7&QfvOAwtEnG$J<@0 zH4&1wlq)upDEdp|)k_0^JAW!Ij(@B?vfQzt1LwjNFrb+#x+8g`mS2Zyi&03>Biww5 z=@IIk)Y3D9L3F9-xwK{GqmiOA{%%guu z%o~(r-k(;q*ztOwxiF-D%+`E#~Q=d}(q-F~M*@4Oz;vP0@zR;+3^?gt6QMSY>6!H;g{y%E=%T0Bh*rdNj_sr#18hGd+xUBt~d!z@dE8^8R&e zV7ke}^RHT*N4G1K%vCm2`&s22R^%r*q2}&C?in>xA#cbvQ&X0{00zy(51x#(+!e9 z#}-fai4_jK?mc?wQFsoPA5ksBa`(^l2hRXArB<^ip%%`AKDI(+Xsa5L>C~Uwwc#5f z)8p$Vl`u}>GsM3TPp}am&BgX>$N55goc?l~MSSGXj6|-j=bfukEANDRSyw-uTZ+^# zuGT*_Sg%h;#>fS-63Eo(_W(`p!GA8)zcrBOS8Ni;;ePvt>j%9Q4%E}&j3Yy3myM?v zZ@?S8GY~1cW}%((BdDM^QEM$rmM<~k<@OI8s3lW=kP`Hu>b{_PY0GkM~y3)n?D`x#iut zCFZGR%&Dc)8DN<-Pk{8YAignYmcXp%b7m=g<~;x?cit_phw#0VV4$Dc3MHt~XIH-j+zujpPn+fyz+Yni zIGnhs3ph>QJiw&%@Qhj5-X|J}!nFpX3V^5}E@olPFrwc_AEGEzdd?7ka$P-Wv@(>j zwvK)TG+16RcYP|yf$|)c1DXJxuJ!wyFrwx%9zYWi=vYQR?dKU)(;SdkRe~W>$`V-O8ZgVE?$IXL`J+n3JD6o3Q}#%*asnGmmf=k% zV(9)~6&4}XV=iK=eJ)}&droJR1%|<&fg#OfkE9jC#r}3|e8!N(J<@q3Z?3eKQ;5j( zINylJUYXp#u$o!6GY!*5QLF^h#P!8C(1z!3p8g!A%(CX=5xf>(D`F&_UTpKWf3>{8 zuc|My?sV!Q;nTNlCB5N_tqdq&_YVB~fo7?wTFD@7N27pAgRt(L*=q2!-&92%@MCOp1~xmU)RT;D(s)>8^BrIn_)=})1B&mxQtS7! z|LCG0&Y6OtG+)f-kZ#$J)t$Q?e0Q#x%#oL8wB4`0)0O}&IS~2&Z~@r}6~4q}hhO-% z-BkzmsbXn;(N7$eS|#VS-MbEe>V^7+4=}aYoec!iI{1{~7k0Fcj#BZL;_43FNKiBk zS6~vkyeOTB;Qh|WUk=h8$~?6ki;k!HQ5^@XII~o<=*4sHCpmMafdXp|Ru?%~i{Dvr z2k@NblP>4wm2dgNO_?i>>D=r80N?aXJ=~aTccwxY-tFnGJ5c6J8YnT%U`t{rBQv(y$ZUQSs?S;&;!MTPWV&04e zRmd08!_&;!Q&eyk1S#(Pwk|Vci^U1f`aBNwj0~7Dc&)(VBFRR}&%7Dmo3HUry<-rOV1~Zjp2HCi|7eTz+DAq`(zGzg^WpbO9kEiG$CM^@`cXP% z=c9B1b9P1L^in9ZEX{ZX;7_clBS5urFtUlXY(FnRlVb;Temr6S;xx|gUJg^MkS5mw z@sXcaMP|25oCpjrUn;F7tjG_&1#F+6Cl`ikIasf2Me1#oUp+UOYf13EGe6$`Q~x~) zb4e+TNC3eG=&qSH0!Kl@v+fVOiJjtYaWJJ%LPl#FyyxC}O07mu%{vwJI$=-MR`9!Y z7!k^n+xp@*?Vh%kjuP>&h*S1@F_TqCtX6vmR5jv zbd&++MS+*CLFSw-x5Rg96uLtJeocT@UGWkmI&1H^9hlwzC^qtkt*n!1Jjl{B;Jia) zH}NRk)E(71AO%Y1$n`Go#AvCROcYUh)c@^9ozIWVmS*T=!yE6Yv0y!izYK50uy zr0$W;xx;@Pz(1*0&`G}#{KtO?l~psul+tRi9-1s!{;)o$7Bt#oGssFn9%#Iw$Wya; zK4^vJpmCk55VVCYDo2!}8i1o7*--_Q^&tiDF;=pfmsbHlq_7){ zn06lM*$I6lXW-8-=dVY`I?UDp1AwBzdnUitwDE8FW;!&-~&P&R0W$=fNEG2!j_^V_{E;fBtj4~FfCB45Bl!4M!iTLT;~3H05%PipjCJrTTeYLjxOK=ex*=&G(GpK&Sf zOBZ1;*zooMbuO?P7t;t#i^)8xOB#T3Fx*`%UAS?GqPd#?T|?ICz&@kqI#|!&H}$}Q zr2QYC0|WDLS34^!+UlD@c0toyrhNCmqQ(064@80GTMwD1k3-FOB`1%7?EB>thxZ^|m9CNL?{(a4RE%DlJXdUZVvLosA(YHhMBv^2@!Z(C? z)xq~4Q^&;Vqs7VNn~t^jU&1@7kK5lZyfa;TU_S|lxTK*TuZgu6j-EW0_)d<9`dZN7 zt;~3@C0y@lX9fZPaA%UPcYp+EQh`3EmOpaY<+ zsq@dHYzOyR)(r~~8hitiOLmiIUSeL8noWC$I8|zPtc70h6eNxQKH?s{^ZewEzM9$4 zWVjh5>KPKW^gwmed5G6ZbUb?WTi@=XC!mM9+kt*MlTPwELN%Et;=)duJfn^MfMeS5 zg(MNex|D@pk`nQ(R5iIE{6ep^f?g7gpj5Vqx=<^1pqHdVd`afwb|Xg|jI{Ngf1GSE zDr~Y?ZtQ*6pYXqYo(J zt<)o}Yg>x9QEq#a*;Qu7wuZRkO33Z3{Wf_$_@QHVOak|JxdhT~bJ?Ia3Brk*^1pkU zvf>Z^)T#$JUFqsTbZ36{P6DUIBBdbvF@?|O=hPXRBu2x$g+}OpBuF*xqq4XOX2=(L zU5A$6N~v^96?Z#p1O*xa57N=^qsPl!S+Pw=n$xBxuF(Ahw@ladj7Z^88YRJUP2 zD{856kk~AaQt_*l;yRDw7@K0%GeuYAfiG)NVK2(se%@7j zYu8nW!)p7g6rL*`o{Uur;tr^h@oi+(Ar3}QSdM?e2NFM1J%&ssYWvIWc@ihyT}rAn>Sn??ttFVbEEHQp5U35CqAQbp~gh zEA6GonNlV->djJQqx?t|9#rC`M*XBQe5+bSl9$r_yS=ZYrK8$=29^jK;p=R@>WbK8 zY0UY?5@pS^F{ERZhm%PGONzbN@wd){uW8c9XUm=;!wsgNW`n55{2}LO`a>e?D6G$Gy=RE%lM7$bD5m~k zV4EaK9DQ$nC5%`2`aA$1EFaA*#i!2dF(ms!sHP(gB&sOr#yuLi!~>a#@TlRR+}gJ~ z%5HnR3yXFtGa^LYwu21Gik0Sq;^43>&}%p>4Kxgg<$**qKz_h$)TzN|IAYtrV%un9 zjCyp*h?^Q0-?rR%7>bm1IBU}do#qN7E|@zJI$iYF?mZXR#teB8v8c=~44lS-8?VH< zfoWja$t@X zni0i$nfm>XR%B%w&H89W1kA*8e;>Vy#tfYLW(qU+wVvLOCHBp~@CDSDC!0q$j-fC~ ziqKve(!CH4F$DMuZ*36W`+}%00gCh0V3^xRmc-Ts3$g0hPn-jD^j>`DgLPqxub*Bl zPzyvdxnN-2?$n#SObO)6=BY3Ku=q2!`OP%bOmWk<7t76WUQ~c;jWN+b<-9+2WNR=- zH+FWOd##Z6XHti}7ED1&R3>alR30dju279!LX#X3rjL)N!j9sWWb`v;z86WEQ{={$ zO*>keeJ{dYUglI`n63CQw3vfND#X%Ffdsh5;wuHWA$dIgF~n{?_JhM-4%Nl5s`ia4 za5on}d`BBF$xmri?GM$lFX~zLUF+Td7*l99d28ABIOvkX-i5f7B7}(cc1S(snSbc~ zOL_lY#Bx=e$ng-Nhu(yBF{36vsNYYtND{mk`Th%LOtcb)()?(2aMh3J0TNB@hsnW; zBK-vz*58X?%*}nObaedj**P&qvz(2GegMbFR9yfPsE|g!p=re)bilp}h}k4v{4LTx z=UW#s8_J&qg=Sx*z|l#^iTE&;pB!j>*PH+*<#AR>eKedg_6m7G4gpxlI&8n-X5z? z%0R()(w7x)4@D7g64=XTDw-_R2Mb-bZ`rNYCMeQ4$D|dqc5Sqp=|jD<6-kh%@|YZn5qgnu2Q+jI8bXW2sk0x8VPDm`_DN^#h8u{AS(j= zQDa@x8A$<>#05H$0x379J#^GG4>N@U1QkVmh7m+Mx-`I)^DdqtP&EI%@hU+=fCR?` zB#V!0@sn)(KAvzptO(|xJ|~Xmjlzd;{0V zNK~RDIzw4&w6<$RCBCJA{JsMNXej^{e5NS2%_g?(3>>tC4CNx8j#>hn zv}=mwYRcqR6=O`5V!kSo*j2v-22L@>0o}~nD@DrMsv(gehInjAhnmRogQlx5i*Ld? zhp5z;=SJzRI3a%w45AHl%8%& z5szoSX^)O0gzr=+it+W^5Rd!9gC%{#o`PcsUp^*Os5TK7Rl203BvjotXWDD09at*9 zQ0vM?c&z8PSuJRj++{dKZEAh;VS~}dnodR&Ft3LR{+8uUcI$h`9UsU}Fe4x|n09_N z&gu~Uj2W;S<##$NZcT*}eh(KG7>1`9mrdqtP2z*Kwc48`zJ$A1Ns;4-8HsC%8w9j! zX}yH7kX)=j$JuYU{~L*aoxPGo?RVaFzrM=QzC_wM+B5KI_+9u=v8}G-qoYg{=|$(h z*T%9r=&C_^w9(+@8JS@cI7e8&pRjuU8Qd%(!!5BHN&b0cxlh@04I})Mf!XTgMgCmx znF9x2skfDw-DAjU;);;-Z<^$LPlX^8)wz=2VvgpRMPZ!17z2e5bC|PZi;A`i231tr zX!y$e3jS&G%zjPhwZx#B_XQJl|*fEZ+3A=ptHP^aFHuN7*T@wC66w=RJLTHUdGX53e zto_T?)|x_hT}dE_dM4S&dpLXgp24F((9#v|k%QibxG8c#E8mmPh$a8^Le5+x1~_Zp z5e^b90EvcyjO1hTWMVER=_4RRE(q9{Awph}|3lVWN7eCzU86{GmxB~{cUs)-;OYXhWFZYX6R59waOR~?pFVQ@%YCE42_@KnViUxk_Q zv05}ou$OiS!ehlwC$vh)loU~=TQzp}pq55k?bS^uh=iPb_?H)ep`!6O@Lx^0=ciUt zZ^lr1<-X)Gu~YCu^*W=Xs~C`~bjeH8H6}C0u^V#vEi4cTvE8pG6mk6>?SpK~`P!M8 z(iegH+(Tb)6rI==PdsFNNH7xVZAr6>zC_FFOVgmYzO#hdFM-1d5(CFdj4u+yp-<$D zVw`~skrlx5wkksTr86^rPm5AGiX&{ngtgT6|6MD}T*mSVq%p6afNkyljJPi}7hw1z znDI)iv=ne{sq|STp*h8IZBf7(jz{mV9}Xa-5lgxDxe>CugKlX;p02!?S?{k_#Zvh; zr{@1x#^Ydi?#1FuH2yf%5o+v1E#sb6yHL{m8ycN2Ank3XdH}C#xmg!jSdNNrz*h_3fJfg=>k$r#0bxi7!T8ubHD!e97 zG3l%1zviYr1Kfv|k@9fx*?c$(0Vz%~vdq>Mf z0w3wdd!w+%3vH!MEM2a`Hbg0m<0K*r?`*vMqa6EWN&FkHht7&Nhrd6Gn1~f6-O`)k z?Ee|r4Gtgg;S8Jmf|6sOsNn1k)#j_cnx3PW*iHX`J~*ayY+r*F>ClB9F!?ZEZDP?K zv;M~|X@LGWlqd0@I=&CPl8XX^+xmw9oksqZF8!pTxZm6!dBW|4SYNeR6z^Fh&Mg#d zJIW5soW`&|U|#+F|I~BCOK{&({pobxj_}nN%W-TKtiv`uKWa;PG5%M;-DM)l92@7$ zrgl>_b4cUPhD^VdE=@^Y*q1+SAA<&P9f|qpRlpu%cBBH#__fW=Q7+(g5A9qZNp?j%m z-76!xmC`AXF-m00Xi3Rip`%2 z)C#O3=tu^Y&Qx{s&NA!emY*i7jm_@l$o|>GSeAAcNVXM8DZox~rxp_*R92Q7L79-# zMCIKqhB_@^XRwZ|zvebsUUqE*4xg>mv%3zx%Ax-39#&cxIOKa+Uue4A?zbNtgdIMg zMC+Z#wFr;)$WrLt&j9UO1xrjJW2rrozuajPUJy!o(<(5u#SVq`VLaV5ES4YnORCl{ zTco+3wj!EMz1mV0$xOL~bTg2M2JL`G1nd%Q6s%K!#_JTQ4%PBh&SkTju&uRbNu%&8 zet<@f=v9CZcYtrxgZj#XKaUvB!(Or0TVI#++ij=*{9F>SSz#eK-=Z6IRJFpg+J0G z$i#7&H&Ui&@l5k0l6QI9^58SRMXS~U5*TDv=bO&?@6QRd2jn=d{DP3CY5-^UUtuNj zB-*gTB~)^CB>InWc-3Vd{jO*t@&X-NNG zD&yA2Sgeou{Rx$=%D0cis?|5>j{MRh@;sq{KkX3Y+oaQX#7gcFjr!AZAz4r!0tWDF zt%>y8GqD66sw;y&iwCs8q`1&POkwpGoh1&2J7=X9f}95}T=y#Z85HX9iR#(H=L7f6 z9UD{~vycT)#y|O5xUt}tKCqG$>0Qajzk5cmpU*mAU&mRC(9_Eh>(~K#<2ff=znI_V zxB6UGR4kib{K^bbKWGy{-k8xrN>KfxSg@jXB(OyY2bkQ{gZ`Bh#$IhUhvApuq~R$# zZNw7kMY;%_Jbg%Qg!C35`CI2e{?bfk2v;-qiP)0OFvKsubv73EAc98j@iiD`Wt^cd zBm8)ikaeUD-~!HX#wzqq-VrNX$Cpb!~EdR8OET zSxyNC>nCw+g1TK~O{1vIEV@92ygwVe$<|x`jGv>Z*nWVle415pn)migTX4NaF^3H8 zq|H-0lAnJvjZxPnv7s0oU3rjdA(tukzm>D z))dibS}g>`SXkm`1`H@~lJCcZft{kr!D^XwJPu#?-a935}@Blr#jt@0K^i>WqE zX7ePKGn~p3wFR`li-<+-q7QTmE7*V38OIxXaM1d)k_t6Zls-SPzD*@(!*H8!g+bG&1ETnE32Lf4i7KvUy)@h=u+NXPK6io0!|XKW_2?7JPq z1^a)OMD$rs^3$O7@W;IkFksz=6j)=aER4{2S6Mjykdj!S&Xb_i@E!cD5=<+t&B}(` z>?J;)zn|2{gU+soadwC(xgQiVyqse_*g|W(6+4GG86_eK+MqE8TYUo%Z1vOH7Zdc8 z3O(VbeJn+pm&QLzb+78v2+}4Kp;G2hCR(0c&24Q{T<1a@^EPA!EPpYAbA?y9lIivm zjaZ(u;$6o6+HK3unz5_>vZ~NG^}!@Oj@vkG6x)p`fvx^u{sT<-k3gkbjV%EVguM*&xfB} zTHAp68f>Ij!#u=Yso!RGnp5RyD$hovu#W4JsJixI`s)5uz>8sp?n~pdQu9@{{GG;& zofGU$#&bPi0*|cLL#*Ayjz3^%T$12vE*cJ{Eh&)P%EX1;`k`xdMWErZy5ewBckw8K zMoBmu(kCd@Ub7Vx6tu;9-2C3=LCS#3oG=^h7|rf#R+*W`{##_Ukr7fXJsHM>&Xgfs zQS^DmHDhO|b;1!Jc}K(g?7(A)D_#1cCJAy>TrNC=*6O%vpvNh0yb8z_Y)liXkF))> zq`rLmsXTv<@cNqW<5zZ>RcxB!!yF4jmc6=7Ul-UBc5o=*#*lFj4X8^ebv(ZJ@xCXv zfylKiI64ujN6Y6tXWM}6c#PXZfQr>8w;||%p32%p?Cp$nB){UKZ-Kzha{jb1)>+8( z{dXH>g;7UWKJ9hGU3QJsgWKES*%8p-t61&L^16w(qiI&YjcQlX7-T6r+=ofKu*!-e zfPIygMLrP;6DM(Yf`i|53l=`u`cL>EnJnW%IQ(~(Y&fM)3K>}UOcAVm@F^C-FB(Dk ztpM5SI580wUkj{&6po5tCMG$Ke(s@j;Jn7||HnIuDZcr~jAbQ$(&$!dC1sn*TGr07 zKh6LijXR;hn5}BU20tR!0xR+g{kAp=F_<9ZbK*^$6SXG){_}*p{+1qOK`H<^u>xk0 z3&5O=1Hq?t|9dp&hcYh$Vn}?T5WqU&0m3Cdkm^Ud;?Exd4dYtSPS$`kqJLssiRNz; zKA^I1tpOB;hmI#)iUn5fB|uL z9>9PESFHI@iI)K2XXG6k5ZqQLP=Lq_4M>sP5Ag&G_!)iY04xxB;he{L8D$22ozDVV zkZmHKAcI&$c?nLIfk&j9uqSQ6cCjvjd7{K=i7u@9&BV)Cut10p`6l3m8TcsK1vkH$ zbQ$JKJnxq{E!D*`4+DG@>k8=f4ZTALu}FGD%>PPCpOl9qTS_7hzf%H9kqTg*C<9SI z)GA1oaf>3SWPS)LB$Y9Dcp$QQh!ar|i-b4ld{|`be32r@uCAN0d7a$(Ssa>U%Ww@ z*Cxq$XW^tC;JhCS85Fb-xDQ0208caC}U+xiYUWbh65w zn(!sTbo@Z z*$d0&POPq4^~tN_)#Q7&g1DzJyjpZ?I@CY7GUs0_-+?EHWpe&jmMr&N-CD96YHg30 zp(UwQF9h}s#!&lG-cQSl{_7jZY_pZ9os;OwJd#a}@mO!3wsv6cUru`rT*It=Nmia3hqpJc9Z;2>+plz8KV0M3f15VZGL)7pFfd!ij| zzm3?N$dW@UrG}~S9_0DYE%C~11(1}Ii2$0MkizFD_7_ktdeVhT?Ry8NWB?j)G1j@< zu(48;@4edMqVw)}5be!Cx}l9^6%=@Ce_EPD{59Gd+jpi>+NNJ;gXq(wTkgaz_q9~o zX5os#xspr54)L?FHNYfXW3$#YjpP{7pk|Kw>V!b6&ArgUacZE+pPxs%1s>0JKjBZa z;VIJ38KY6Jn`)KnW2)c*inP;J%Hyc(fdGAs8UCUQ-2jc!O5OGkP+*(qriyHVAvoJ= zsMY=i0EsN<7-+SB=q1Va(pd-Irm;)H1#mX}j!c`PLx_0&^ksdV&~A`TjD zI(;z%Aei#;9!0DlC0yuX52aLbx*_c%fU6^ks+0BC2^E1GvvM-*G`iAIw{Z58*|4C6 z$ghb!!#jlNcX`XilDFi}+vCE|ROo*t*bE7At2kJ{y^UkIFp5l|OTJ9bG0{YCaJtCN zV3b(ppkALOmYgJpxdKHaENebm{~;}X+_y&P`~ATeGSGPn>#tfWt~2!1fwXh#FI-0G z17~gevmfi9nM-?SS>9Uzd+7U_MazRjBwAO?)Ls1~+W7<8P%GTq9cn$nDao7Q?YPgMOJq6Z7c%Rh+CgsOjkK()_f>bl+Exu z5+55XSGHU012S}^mb(6YWK{+7x-GTkt^qa|4UV<7$q#9xYkFrn1eq)RDv<p4%!f_^+2RL9=<43Uio z=4r~e^hV))v{5*l$S*G)L+l)*+OSgMxCu-&A$Ywm;5b)SGCKFg9??l;f`+JCGO0Xt?l(QmM zdy7);6Zh483;%B|??md#na!gzQT$yEt*WJGdNh}6JQhEVH~(~|sEz^L8ut_~I2+B< zTT|>KtMVpeNE#RL83tk5D!``7&7zubc~A#o734GloJN zpY089q@CJdV;F~xHoe(Ow2L`JOG#LXWVldskApJ5X$*C+7lrYtEc=@8D|poW`^pJq z$*&SAwy=KGH{a%v-k%OB`>96t7v+Saes!;fg~gUg?)y?B(40|K0F+YZJ=>Cb`V%Wg zy^dm5H+oQwVCeF01hFnCiW4 zu3@Ac%RO8^s>&3(S#b)#k+Cr8?nuSJSZeweiH4z0FI8#EK3nyJi*(=Rva@3knh13Oa2``yCJt`V zL>vO_iMq6pbF1uMb%Zv&{(01kM+-an;YrA)4SZMg(lscpR|+V?lnlaZK^F7~HeQ_S zWp57WQLQ#GUhekj2zXD`^uIPXB zQQYd~JjnbprS-p6dBLv55?|d$a0#bcgH1d&SoO#aMp}b~a0P!Dt+Aum1Wug_aeavX{aMp96ZT-(oxCr#f14ZEavvA1!UV=A<@YyPL4c9Q*R zAGd0TrVnTIA5!k_`k)yG7eh>vxmn}$;VIiWWAM(-gf?%4l|lQYSYQgTAU0-Rz zZriaSg(nGJ{XwGHyDytzz~E`;dbeFM_g(-`X%8MG3%n}=&o;Ar@jra+IG8tMg z4Rr%^OAQbha#lRa#Z3l+C=)V|jOytTP&*cU zjU%tLEbui;K+)Ph&$^1y8}>j$*#?YVTY5>l*d+^t!qUwn((<$19@+Ng`#!eZm4Gyh;<=lfW-1< z0{Q10cju>{loLs1-2jI;$xVG6dt8`twJ{tk5rn1gzq#bK!YOXWJypbyDV z9oJ-}a!$)90@n3!fvhcmF!*qOWQYxT_L*16&TJRez5CsJTi5^FYP%4sBBlK2^@Lr( z9Y&|=c#iF2{L4tf;nhdU8bQoL?a2Gi$J3jloeQSw^UU|r?ne0;m#zZ4&95wuJ%i;e zE6lS7P_XP-(1O?!XMMiMyE%r}@oX61&jK_45wex=WJU#r|%KQ7mth~RJbha_(wJ2ia$ zcHi9xv&MaG=h|g3f@q8+UzoFlk2NxRM=d>=nPtOkP}Y3V-Z@=OO;@-jdWA5bOG8;6C*n2Pap(ti!jtgQOIX{O)zV96)o zChK*j_h?JE?`hGHrZ2~zdhNvJ9pGL;ANIQ8UNNmEVdP$69!qomcW_yIA9d+GS*Tjf z&7Fo%4g5RfQ?qF8)U2I_{DmHNQ6HM0>}iGQA+i|2*V}8Oo^NpdBc;7&I{$x1%}ZI{NG>=3*CO4ZLcNnS<&6>Dt?)bS5O$(7Tk{Whd-jU%;*h>g}R^dwzV z4#n5uW1YEsb`5mh8k;4KqV|Ce&7t3V3w3}zrU1dUlf3Y{G{R4I>$Hxx7Vs~;@BX8H z`gwH*JZbK+yx;g-eRR#Yo?6RRnEpH0uYN^+SMy%Y)p#_D`Sdyog0o$!rEPoK96i%v z(#Z9S#&s69-5)7GyJQgE-OKQ;EK{SbQS`yw1)eA>^q zMoIYvJ~5Os5#1i%{rnZ(wf)Ev72ylKv&?GNraUJWAA01#En=4Q*(n8hZi) zVo0wjZ4JJ5u=ZTXlRGArqvNaGGIMH%=e_&3hm(%uw=YO_f&;WTA|VWiwGiF#!;_(K znla?QiMzPa!PR6t%Q3K;F%&NtsCCOK6TzBCWi-N$RLmLS zU^RD#Md^Vd)sFyly`(m}YgkRdSG_z$q&kS?(x2+$ojF_`ylECNczWLmgb4MR0H}4VM6C^f zPh0F^H8GrmLaIyI9_ho_At2Z^9nGkM8ET702!AeFjsFR|!K~lf&AF6Cs!RVFT}=_nX5!N4nf33lwO1&b${V7vW2;=peeutw=t%$2kZKpYg9h7~*#Fn7@d{wDKzMvW zFl2CbV6xyeB}T()G9ba%0UhvusB@!miRvB%451yJ|657u>)YA-lhFTaOoFQyrs--6 z@kNts@$=u%eRXNvx}V*iiwjEt2fkiyFpMU|`21h`;*BW+z1m%ENLWpi9PPrt)~$|? z-;&bM5bLIo%^d+4xZE8&L@xCzw9pXfE-;$zL*8O|`87L+!)6S6(t2YGcsq&nts z7|kQLXxYM_>g9{n;5K3r>*-_egkT5Ik#=-x{m;vlV!Xq{X`ay@nD>2B=t*rXjP_Z6 z(cE>mqBUL(uAaoa9@Olt`4Y_Ve})f=ek{29lb*DLyw@mDJ&MK&JbYHaHW&N_Puw~c zdq+Q)j|@I+IQl&$YarY|;T{H_;uly8y-#yWu5|q8p89ST5Vjuj2vjw+{orwwAVJd5 zRgt1x4#M|j`G6n7-|8w;#{F(0!l0|{w4MtCPboH$E68`D;M7RsJJsk?At54_K`E&M zh0d6eX>&>@@!%T&XE4o5{QXRB=-qDNl3;V*Ix{A9&$(B9D9$G~7}BTLR5%-v01KzU z&R3)4?$?2h&6V`-W{~B?z~;O3B{77{qp-;D$8w*on2_73TrPG)= z8W`G))7*T&be=HO9Z?jVWyr16!Dff$(7u5rHge?C=_>Z2T%Z9LNyQT?r0U~oM^DXC znZNpX9H1*hx8TOEVD>qpy3qXq??)y4M0W^BfWpV`y%YST+i6PiW_Ow*GhW9h?46QC z{iB~*Dp`xhK6eg+H#JX)F$*BCisYj5VSf+0PBRr;Jd&V;fq&n617oMSS(S?uL0@?*s>{`lR)3l$#;ac|hNL zZ@j@lz^z?l)k@DxV4YUDs?3wjkvCe~uZB@{ zjbS)U#kfqx!w}M);;x050w>3+FzThD{?}vOVC&BSY9{7X4PZ>^w|)G#A<;VzKqr22 zykKqe*3W~Wsb9r#9$eptp??UI!z?^`3~pt~PdYeuT|B~`in;5n+M=AfkF{a1D7lr| zqv5}A{ixO8I=dsB9B92-eZ!Fm!4)ty3OtV(xZcW+d`X&d#g41W3 zCjacfKoS4zpSA@5t%2UU(UtpgqtY6#`CKidwQdLVi9Y>Cn41zlZ`T~VBtZbrQh?KG z4PJgw&BpN2dB*j{M!Jg1H$Ygk|L~$7$yz1-K?i zC)Y3q+|hb^nPnO&YjD#UTxlRLw=Mxd1X_Mv%zZ)i@W}huB#Pl#PjP3_cfFJVyhJ<Oj5h4=S|AXY|a7%-C5Bp^KMA@a@Y4X-oqS>G4T*~ zGX&A*IywLZ`33Yl`I-4NbY6c1_2G(B^^C6U;(9g087HH)HsV$InyyRhu}(F9)4DN; z*235ql5FcUbvTV}BJSkaM+yZD3pu^w4wF!n3rp;}-JN(|#H9|q02DRb;e*@@QHflR zwkB1?RsPA>9w+Ix1KGmQO3Z9B2xIsD$58qT^{umP7!lq!;5MitW zl+*?tA*BFAN@$u9qe;mM*RCEq>K#pHaF<1EU9CR%mx5! zRnCcQsE_%I*8*pre4~E{Qm`LeQ1Tt3mwG!i>gK9WzaZ{(JPt_#w&mEe_2fWOTd{vW zHU8;}#`t=>jBb)oYX2MJSh+BkW$29tlqr;C8P701q??CT2GUtrCaM|F!P_xNFJ4jE z3E+JdIXJ#{Jy#0wYd9EIi|@7*Wgc&-d>rp3xZ*O@%g!g)psK@=;ZER?>c!*+Y%2k_ zYsd?tNh_X2Bvk1Q@P`A<@$WB=39Vc9!Y{1y{9}2KY!=(7MQm-l?f)#dg{>~T*V-c4 zlk)tLO0Te!x3+YDVRHKhRI;JJ%QUghXROL$|V4++g zB59&tw+_zH^lu*9!_e39p&IcwLsuW3$;>lPQ4!$a;cMx3lu31k3M@#~zBJwwiAl(X z(;AQ3(;G*K+WL)Zv@zGkBP>+Z#;pHrvZ}l|-hXJT>r^e?m|SSvfVg!;J)mke{p<9t z)b{T;c-jVK8BbwZF2C(6HTkLU+5raq14H2$NUR0T_Ai@U=d-Nt!FVH!_FqR*MUhRc z8Gemn{1~*09u)|_Rj@;WhRIyO`~Z9o;OLaXW}d@Qd_XHKQ2J7x;!ncD!r`<<3!6pN zVg%gEYhe15d2qq#>h>H-f$#AR@9eZi=jOR>>d~ zHSNRIU3`I`vDM>V&WhWYhh(FGK@aUE)DP$=|IKENUYSvQu|X``)@QQ|>DAUyU^bAu ziIIu$=5~&Wg31^Tkqk$s!2jflJ`%78lL!+UZhwi9B!7r;gT@vuKt{12i7-dz>>sMv zBliUVoG(oQD2NXF{WR+~>mzX&A_QL>^1)iV@%yaMqt}8fOkpN@Q45ZV8J9lF^~?2H zp%Fb7vfUL($OwnO>RDYDVGM_)(Nwp~8$v4i!roijJuJq`!4(vbd%60XGe;;Pu^vFp z;&~HBXpEo~*ue_P3mqvXm_Tuzs9zYksAM}jB4Vm8F-`q1)tYXWsN^(N{TI}UQeP&8 z2(>Z3`lO~(Y`k7}*y*n3CZ;u!`U0ogx+{}mvilW6n10%HvW6@}DTmUmP$uvA0uBFo zv#ugun}eRq?_$31`GnyYy@?I)`v0Vfw~zug0emHULdpRK50Zassq8bcyVU! zbZ3Xji3n^azQFthPZ70a4GdAu3t)~sW;)~m%U>q!j_^1=lk9emlF(!uOpwcPG)Y+Hw&xJb zb^+N9{4izle!`$Hq>=}Zj?l_$=Dg$4A)j2&H)!CXjSXzxG$1x`AW3uqQX%mq88o>H zHB^VNAfJ3fO9=7rM;Fpk1VbgQIS=wgcAhjW$@`WeX8jBj=3Xmqk-vWAC3o)zI=UU& z${<>BQ(ta9?7E-#MRtq>rNT%^SQ$+tOQTgpHKJ=!$cWHP=`;Z9UyNq1QTn~8JAKim zPBVN*#pKgfoEUhkn!trsB(3cCty>|0R3CHSxGTg24jF;?!L7VW|OxQk&uhByPo6qaXi+Hu1g4sUd1Det&Fmjq-dw=y~6iZV@(H- z3IOV)Rbe#9>96rqA4OfKi`Osi_5F2P@IaZ*LJd_|>yVJKg~de?teFx+Mui(`BTPz^ z9R%uK^D$G>{D)sDA<(8Uy}#_Nz80qVFt06zaq(K3x-6h)q1O}zK${Y%nWzgm;N29x z{k1Gpzb_)&>Cq^3h8>)0y6FysgFQ$Yl2*VWo*?RMYrMkSIi10$(DMs~@%NW98mZe- z&SZ0_a-@Tk12Dtq1Brgo3Jt0a&9z$Qb zkCI)=0xTNs?~&;>?+qQRhBuDEez0c0%Q-F4t@A6m} z-zhOtI@B+`mZA#+=n4$9i%p!RDF2*|LB|USMNI%vt@j}@VYL1vVUT-4j@Fh}rK@W& z4YS+zOcD+Qs0g{frbU;Z`AabQIFzO}j9v$+tg%;{^%t*tCXUspeH&IsVb`nFAd|EsDy`?RuS-Mx}~ynIO781rxX#bARa_sd`= z3d?R-hSfSHMwaI*B%T5(pNnFz^X_}V_2AYKCh)eSBWH?&#o(!JTs0Y0%-1vw6Rdv2 zc=YGH*L7xpLjE@U$Pat^-PE^eVJDdYaSTcp{EGNmls{;=?IGVJt>Kz+oX+@D zT-Qwn%+JJpLtD)3a`=P9ItSXuak+m8x69jaoNh;KHvdLLF+n%RgWlwf^(G5vOEkuN zVt5ubD9%df)c0JO_R1&)a6QZsC-bSZ4l4D|`Tf$q{ zMXOBoTs6iV!Pw2P#_wwTM4!wxJhiLQG0sMf=uyEFu1ay=)JjF<+vtJg;0_wu#R>|= z!MhMW9HTv<)oM&cOm1bb>JG=n$vVKkVo9>07^3h|+1J6#dMd^hrS2PJ0`cXPOnxuD zZF!jx@@IW6?+rv0P2YvYfrL~-Jnn_`-lnwsBOGx#6AzXr{mv4-fAYLE(29+1ME0E? zQq*Uho-Y3AOnpHj&J!It4@iAey-Vww0&eZ>vb{t1hzP@>2hOGw*y3S)cXkYt9>zsh z(XNpn6ZIui0y4(uD$8rv#7#ntNf2v$o_SI~nG4z?b8OagV3Yw><~?S%_tu(cUZk#) zA9?GEg`O)%GN)cYjxGy?9)BPA;TnAYd&sEuti0|$zHQ;n@zxbUmv#00!iBH1r!y#U z#MI?J@2;}lV}f&+>#6ACg z2~_VRoxlCvG-HR!K%&y(YsBTF1}2#vJM|MoDbOR8?@~fNs)?wXlG2L|+yf?c-R_1) z*F)Mm0*jI?Tu^cWzB5z;gA^k|r!}h|DmGgzv2ZuW@cXV&sXuAGP1MM z9ubJW&^cjCmmQx_6g*rM=j$mxHJl78Q?kB6K}sAcRNOv8oD7)682+Yzf`c63CbS39 zCASpm`kDL5;prYhQwH z#75Yb|2klMo41s3`BWb8Ks9_72S_-F6O0CoD*JA=TBQmRQ42i{` z6c$|6?RJZUkio|UHxA!~NF>5O!~D>_2Ub$aIYpJWf1AM2D+RGI9&kC84bB8&AAKg( z*S-M$|2h`Eo;&z_iQLRx$QQ2VJE!lbIFcKP1_$Ju{aUB`^dW6PH1N-lL5{j_Hw^pP z3XFAgB{0^X`9R&G+`gI`uzZSdv$tTNLv@7O#>0eO1**&MS|VonzsH1KX^P7Qwm7c9 zM_g$t-^|SY-_9)e41pLy*bAIJ9DIZ)U}gTgze{jZ$takY81}Thl&D3>qxbZ2(!m(0 zx1SW|0hsy1>bs3o2JG>Xe%Wk0V(~ZMyzOl_bieq1)z`<9EqJEMa`8NMR@!G_pMCSP z$?{(EAB@>sySFsZhEynhJ**&ZWAsN09!KFm+C2)Wdi%9q$I5JX_z}JFUmeaSN_kVC|YXeIdEIe`U|AcC3XZhqW|G(X-2aag*-IojbqE-2t zWbmge-QLgNrt&?M`#z&il-g+Kml({{zkdGqTgb^W-)M>-ci;6IZ$VC_QrQc382&;l ztd|LqCj!zv1U3<6^++lHNg5YW+uDExs$F1pdYhg_?1*KJ4{l;TWchr4+@6Ga>wRBi zS=@{K!qwKVA>MqzT9K#+pK7?*>-`XtA`e|&@Gw!*L2niVpl-e)lb9?SmVl>?L=+%r zcC2BIo(!XQ#>?o~G|na17ymP6+dH;1&P#4KF^NGHtFRmuEYqQa_IaPd0wT=cP=!#V zKndiR#H&&TFW9S0x)GN0MGJYUD>WFQg?*B4|C#mxK-%C{`Dj~krDvFdTu7x!LQE>e zP=zlqE(s!GKL6$1iPXoXkVNBe&$z_M(mF2(_l^d;A1Wc>LYG9>XrFUsKkWFU$^Cu_)LnxC(7YubDid zZcqs;R}sc;X0hi~w87TSs^YRllR%3LN}W?~$*y&U;!^uzAX*l)&Z(yiFIlm{x8mM^ zd@kLg69>|{Izy<@`Pe~HzPRc=GfXa@l$UD>7M}6-VMRWC;z&5S-|^W}^O?7wO)}r+?iRkz)x4Feu zgz{Z4VFApHa)l0DW-9pTkH#_KYB!E#B^4RA{~oAY9cw;bt^m(8SWp2vf1-K0dbv`%<2gS3~^#JyGV^FVOfg(3jc?qPV{J z(>Jv|L~y4E>TavdM-Tc&AK^etG5~Ow8rxkJ4 zUu(=jCXuW3WHMNOZ`yrg-YA5=u(Zz=##(jLn3+Cg{GQSeI;<_!)OIHDIp1G zrp>joRi{O^Hm2u;l)Bz_&V)_!?N<+2_}$07l0zKg=`483{8?zT>b-|caIP@-zs@T3 z|G@&<4Y&aM^(d&Q%lz&3+;p2h*~|A(*sG!;ICD`rb3Xzp^~i5DqvBofDub(3MEgDW z_2<5B2&KT{l3OvRFDF|3!$O+dR;OI8D^aWlc{qB7mKkwTNg^u~LJhHGjqHoZ{>&}n z4_mP5=TahRI?Fb;(W)0~3oF)D*F1eloV!91EJwjZ!=luM?9|0GygU9nIrhTYc?fA?~>8D>20XoG$ek&6kzanmgK?v9r7b zt!Kmp7;-(2a6PXG%0vh`{54oH^g1BBN){{9QN<6=-^}BGNzRr4= zj|_QR;#oabxU^`zzTH0AE}Z~d3OWndLeD>&V%)ubM^M1X!z8~&j~7dXdbnXfi|}eK zeCo06*Wua6v(;6vY67Yho%>GHIKNCIhZH5Z?X(y?_u&ug7f#|xCY9z0u%H;)#mYZS zj_NWUN#i=5@AK(#U7U3nm1B-mRePze$yFHy+KH7__pivr>i$&xMvk!JMhn9L*dJL{ zo;v=3vvdK0B4hkhr)6f}nF!T*gxsGQiQi?KT@aB>slSiX#&xLG;vOp@_3T2_x9)4} z(C6-Cc6eB^*pKFCVS7-*eY=5((z5*(jlTKseamCB@u+}n18BI1FEht+{GEy<5_EXQ zxo42={24}8#Y6@@Yt$pdJQ)c&8x_&l^xO<^kWOHw1 zq@mI2JU~p9|Hr>5fcY2wEsRivNr)eccn43C`~utj?Q5AwACuvPSdj)z21TGD2KO!5 zS6>#MpyP)&TC!|d592G|Z{&kB_akUBcK3QQB&(w4kyok0(}|dMyVUZxxfQ*a*$V|H ze5#=OxPLPGqOxHli6eT3nhu+X*_d7$i>%3nj)E4(zb~Z@SC@~ zER&Lezx~3k(mAe|m?mACtA7I255i};dzBr8 z@Z>jbcHu?ieCkUtJFti{so`l64<4jl^Y=VPr7#}w5Fgs?peh84S}({17EEsN{;V(M zqYMr}9+Nwo3n)+~oRIFFwK*}45=t=Wk$WbM7eD5I5lhL2{mT;?_i~v&4Lexm+v0hJ zl;H~HK%28?@V&|T6<%<4%$5`Q#N@eqH~oh7G3e1VyIPg0qnf}3z7XY(mv zNbkO}fCyL8{gyOo)9Bw8BbuvcuDjOY!wni@bbIT%U9nR(_gj9x@GpQ<;Q1>b7}Q4T zmLQIV409cji>Jy)65-+)^iZkx9}EogXWIC6rt|pPFul-%v-nzhkDAX{znnq3a0;?; z9+KGu%m@ti7mTpXn>TD#YW+IGO}J|u)9cU;5dT|}GSS-4irf-%fJMkJ*SEdnP_;kh zQ+P&Y<&i;=NNJeM+>;Y-0(e4R9>_yYIIas#@yy^9q=lnIgmN3$?#ifq%UxFMg%|HH z8tS86cU|OG#^7$6i3*WK7PQ(#A@~rZc@(a^1o6fA-d^-P^bMUu?tZ8unNlfH4&jr4 z)6q+C2BNp}W(6&;+1a@w@=+AqNremGWb7{irlaYK;gd6v)kb?+=AKkGP*XEh_a+~2 zepA`$yC}vxvpn7!m``>YAMv6dKxv)>-?BOW0{B$?5~R6$cSFOS5QkWC+!t6Cn89fo z9xMWj%SK9y$us;0p;wAXx}%J4&OA}QkcyK#go=rd%&z@B+y0^0zRMe2Zdp-4>wyI$ z0Un_i_o88fUTa9eQT?ou<{4OvdV9ft?~F~x+V29@KV5B3-6o2DLM+#}S-<-iY=nux zAK(_Y?7fE8#N1~D-x{G9T$1m84E@e zPQY86MvdHkmG~i!Z_VetLAx4$LmhTIAGLe*B86~4>i0@aP~y%(o^-efDZm^2!7ai3 zNJu8EY3kTGq?~emv^`P5ycM}J^(Tm=aSMb52Vo`H0cTAm*uc*|0V6}BzLrqi7}*?$ z7x)aDwrA>|ASf-j?mH^Z=ye~w;B;f`WZ0iV?o_&+6(pTP zDtVvImk5{gP-A^aj5B9pk4w(@5jIDmcjq0{tO*MUG+5FQg>S%t3sVT+D z8wRMbzmp}-iC^~!cTb=Aa(b~IP40zCN9Gtj50m!@!~MKNeKx48?%15elQz^^d%R-^ zp^SndV=Zi{uA}e<-bxgb(AHTv1J%)?wbtaJxqHDWeh~UXr|hyD%Fa@+8Vzr9mzY}} z#neLz$}x^exafCTZy*OI5|E(0{dlA{)Ys2soRq=OfLMa& z2&1Wdg=V#-P9GnZ8klk2t&aWdmA-QZIbVd);Si@0T(L(m2z|g^8koD??ehK0zD*ax zO*10ob2fG&Rzki>k}B$JV9L!usRt)_-Pc*WN9d^Ny&*~V%LC%?$QDd2Huz=Vne9%~ zW}?LHv>(JTM*rjX3)bZ=>!#4;e<{sKTfXg(yk?>0D_`wJ*C%io_f%U_RfStnZsn1o=Tr;y$e#=j}R z3_m3QGD5Xq__AcTQ|WRK@$2?Y;~#eYm{fY%;B7F}Uum7!>bjv5-QJt9!G9YCX=uSm zaNP(qNQgm4VbZO}_z;o+wxE$Kvf*|8__8CTFfO|PhpcywuOn*Lztc2nY}>YN?$|aP z+iq;zw(Z7l+&F1$+wX4AbI#|S-}~3>Ju_?Wd)5SNeb;qggBz_kEw>_I$*Pj_HIKj= zT;aOn%teb@kbxQ`kCR4gjmB#~GWg32yBa@aUaB)n9tIldOk|?v5Hm=WVWU%mLvCOo z)rGl)VTYhr)aGKb@>tEM>QOJJ!4z<^2l9}h=8smp8iM+>0DiJK9@)RT`^{!1eC#wj zlJC<=dVqe;PpCsO)di(0^#FoK>DUx1d3>AA=jxYt%oT&geAa-)fj@&m%2={l$^G$1 zq`K(p<{m=x+`_@i8A;4q^RC%Jw#6vX1upCe>;3jahT~bRD67~vT>fD+J$fR{1Acj_&bxaK||8NuSa@=kL6S=44P9u&DDNz_1cgI4caF$s>C0<)6(Q z64nM^cikcqyArp&l5DmCxmSt=j=>~Q&Rg|yX=rOLSG-s!+DWhr8P6U1aFcmj;?bDI zTwx4k^WQ7xP%7>yi|(KIAos4)_DstUO?=`LRa=tr-QOWKkL&*|e3bWg(ZZ50iGYq- z4Soe2?0c{Tg$6HO4dWgpzY-=@dW5O7;Ss=wt;2RFZW6A05t)Eg4w$$_rjpYu zF@JTrZ5*ZlF+*JwtTB}OWrM~+ue_m0B@EApYba*){ANcsi0d*r7KsPhjvBt}F(cX} zz1uy}0fq$4jvL>wXh(K*bGQ6Hq7}v|r=+;w=bK%@=vA$a)l*50Z*b^1WtuBgb(`5* z$%QCn-5)WXdQvtuh3j~yWa?mDdBjoK`%xT^P3o9~WHtgj1R+CE%l3F0#<391E#+%^ zPaJ}zJ3fbm%g98KAEFNC-|G0txd!TO{{+Zt!8pKYWVD4}`kP~Ot7)vn8SUeAuIPx0 zg4@#D?m2EN#~l11#L$gmoN;&`PJjNtM9)57w9K z15p3v&6_ArEuh!b#xJ*A49 zAexhCX>;wy1+E`CbQL$<*2Hzun@>FU&lA}h^IX(yEvnQFg9B#lu9d6 zg1ndAro+C)CcdLH$^z75d{uAcOt3D?TtlH|5d7Vcv`*d4?Xuv8K!0dm*yFB(6>D)1 zH>F#DfHM-htKE6)GS1!8j02pMolKCxoOD|IP{+!H()jZyGNUb_SEd_Q@QAq+OJYF4 zlD+YNACVkSsVshqtJKV|C>2rRlhs+gL5&$!&yGO*9%IyLsuQOv1kH}f|8=d}v*vPD zZ3bjS?ipyd>2INE|EJ3&kGm#Iy7YEv_P)ifIA&H>-d*kEi-?o?U>;v0jmN}_hUA@t zPU|lzCS(HPl!y?|D`2ff+nIv;N*4g3W@%8O&d_ zdc{GC4$g548VTK2gUTkyw{_x(Downdndpo(z2JHL(=|{qgv=nUZ+uGD0QQ)b7~)h; z1|i+My$-e7u;As!#J5mnq}rds81k>8JH7%Fn{-1Ge>x7*ME27?);4g7$NKC= zGg?}_AWF?HHOM&isvYs( z3$3!)id59fo%V{u*N|h6?GSEAg~7zO8SVYMHzx?2w|7JN2j9C?nBrIjzV)sk`Wz&h zyws;i{kVJu4rWwrv-^R~34ofL)8oqQeceRR8dceGuv9aN6k4cw*MYq^)-UE9G^J_} z9krF%+~WGhiS8T6ZNfC0Z7|g6Fg1`L1{!$R=`z7!eG??US)_R121!=|{WM%x27UrB zMsf7I*|I%-xz{DD_AHqE_vF~*yF}n6EY_vJo*|hV|yoHHVYd3+BdDC zJ-Ziy(z1KLw@}7nSn(7Nq!p)JzIohIY=V9HU=w_Pj}OcgJw z$sPb<#$XEx@b_lw=NiQu@&S}LJ=kEOJFE#d70EF*Hv6cy)7?r2Md06gb`B-Iupn@r zjS_*_(ZP19H4tP9Ql}AR&$0zRnNq}-lv*g1kyfQlNp>y8cbgs9%s`Q;itVt zH#_#nhWrOC$1YoC+xw3E^9?v01Wl6VuQ!v&19Q11pT>BY+gO{7q!$_jAuzjNIo_l;f2a z9zpEl^G>LFz_Ve5N{5edv2!fy`s<$HSHk}1J0fQpb>5tp#rX2CjXYPxfVIIMW194R zObCq7J~D~JntxOD%ym7p7(Oy$7G@pRXd2$NU%D+Z@|)=-_tHJP`7ILVZD@FXq9XW{ z!WvYk6^5#8aGIs_jyxVgbR9OHS_Sks&NaOCHuLj^@X=mF%x&@!C30&ea2sn}(EK}= zq@gmqyMEl3rl@o3>;U}{QsqZ>PxVAzNBK5lxOlGto4cNnRd|SCcI+{tUjYt`({{#N zcfTCc(>uDQh0WSLWsYEm&*|$Y@;Ge1zjwso@X$0EMMsv2v>K%c=+-0ExtyuVED*Z) z)ExPaIop_UpyLM-lgq5iX0mouYko7#JL7E#%LmfZS^F_S*I!y{ityjGw0{IhOQ#V3 zH!XFP_G%*}{=Xtp&8UE_-A|cv8O!?apjbD3z>j&LhSUV*itu?oR?9E=>O|^Bqh@YD zVn1oTq*BAOxhf6b7DQ2B3rfnh_=LyPK<(`c(4|L`lpjD{oOl*8bLiW_Tokhxt{&31 z=M~HwS)0x=BY@UTAiPx;rj;``5>}yid-Ap8N5>DBy_7DYq3R`Bu_dd(z(BU?YMdrR z?U0wuX3U#o$ci*j?e8q-JLn|^L4D< zjAy87?SsaI={?64@6(i__P8Z`QmiGq+<|x#n9IeSy$;h4>@VbFFl||laFjjS@RYV$ z4pV`4Ra``8o!Qe%R90Iyc)-63d7~sSJ+{xV__<(eAU@=#)HQT!ECVXjQCFgI^zfKc zPlAf4DWA;`gP9m-s1+}?VHH~pHI^Q15+qHW=aX-L1a*HsO7sQXCIp#PWhY-%y?qTis0kPHqEo*?Z?S#$UG6ZwhN^=fD$jO2CDcD6+6RbhEd70Ea3i*B^9ixT(^P*^^zO(@!#x?9t%-X@LK{ zLpMqSEZ>{GhFbaKcau8I0iN_6MEZ8=7-Qe)>^#!n7AMdbZ*q3ztMyOnQ#k|}Y%ZM@ z<1@8j()8pI4Z%?!&f2SW^e{gStZYK~s81#E@`!daTW0Evsa5^`bW4L9Z$OX*!Tn}C zGvVO`rG9QB)Rs^FW}t|7E!(Lpu$zOG-y;A&`#3UqPv@6Z2!%UQzMN5VgbiA*=@^$X zK@N>*bJwm^lkp8_P8_Y1S3p>S_PQQYSW=G}k>YT@+iAHXa@Ta0FG&TLBh)W7A!64& z7cNO<{hb>|**H9wB7@@Z@J0X$t@VwnW{=K#&p=>#v=0V10S1e!4b*5X_pF4>uK-c{ z!z6+XC46&aKh0+EPk(2b;m>T4STC?cnpNy?5y}E++x&EL%_|5}m7JauxYrJK! zZg=hZgsi`v7CC!!+Gx71ga&?w3(OuEuu3V*_UlQ^_RBBK<`_2Egm(3Hnf%q;w!iwk zCLWeu8@l|=_O}5{{jF6<->+>SLtum2OOr$Wv+sw|0U7ajhatCQ|2+yzyMA>9j>6Kf zjU(}e#3q(p=Rtdtwm@M;-W~fv!(c%M`opn$!;c8`a@mp`TOGU~rfH2HE>}%-g^$D3 z4@}?pYD*_Se8`6M_p;wnAbvJhnjPTrO#JuH)RK$6{ewEm4*8Fs02&?Z2l*aATGK51 z7O~9gvYulmqXhz4v<*WzWT2e-W?WpJccH!WU`8Si4?Bfjwjm*DW@bV|I~HwbCeQdm z^}LICLpvE&rgmRLdvl@nCiey$Y33U61U%ZzHQ)(!s0HaKwXHGg626|NCDyzWjf!?Z z{|YEWCskBYFTUj{(Sdgut7JD=vQCQjptHIx53nG*>Kycbo;2cTW6R-vgzS<#jqFp! zP+BdsmxmS#$yA!EC@eNyyU3Q2x!54w{~R}4bQsqHEKb02{E9@}bnu}557V@oo*_~5 zn~FD!Bv0YZ^c*~~b3Z^n2l{x*Qy7@ckJ#gq35+l`>^om+s_titb5ufHRIh1o`TlHv z4axIE2YoT`fO;u~`SQ*Jwfu)xr{Q>%umOQB+J#&2aSkp{Hb_I>on#Ji#Uk|HCSF#W zdiD_HrC6W)+QJfI`-^j}L#Vka&KGxAwy8gd%A9Xz9U7gA?CahhC?X{{*4j9tbn{M7 zhA}A_(ej*kCF0#S%Wn%Q2vyse1aEv+#4;Q0w#4#R>RPON45R{_@qw|H72-qAsLj>| zG1=R&XMVLF`dXL_O)PuH0>hs zL{RjCN)I6D&9>%*I;#NP31)U+78)h~MfAuqZmu?Uw} zihimzSoHYj&6ORqUCfHm^6yEthmNDJS|x9Ez`1N#;yQ_3gHYC<7cQXq?6gIBNcw?w zLB+i+fO5sm|1G^zOI2MpnmT0YaR}f`DCbzqIfgI36=j#2guFLK|GjWpm|d?+cOL4E8QUo-EYaw6v^#`dx+ zMo{>FgqF(K5GOyVHrxc`a?Y_p+>um z(mN|s?;3W(l3({vgFW+%JIM&t33M{(gfq|y0955TufY9Fh3_J5c}mIJVgiJ556|k) zSuFOZLLl;TJ??1IkmAx8>I(BcHc> zlWeyVBXB;z0c8J+j8L$D=McxK*XFe4Q*Ewlu%t?{*d?Ke^P}5Vu8x)(ns-^yrtz|i zC;B#Lu+hhXX*yAr@*ZKdoAX1n+%h7P8|le}w)sRO<50s{2d=PdWo^Lq?azB{%&OJo z)~1;Ci&>cL7OCw#2&Q83mPQyx8`TgDVtE7ygmgMzKfnW)WTLG-(3G=Pv@LhwJ?ux5 zHj1iMyjHL@Qc}2j1oGw((gD_kF7IucN8+z1W60?>qN}dz%&V?uME6a0*sGvcR$4{( z%}w;2kn)Xqv;a;r2KBHWcE8kp9*vVHNMb*m_8 zEjMxPU_0nm=*gR&mDL;C$C~d{%%|`^Rz`QHQ5!_$+Rtlo7l@_l{4X6$qS>y!e6ufUVApxF;>kU;+H zBGCX;XY(`69hkw;H4)UZt;jr(&<$aXxO)ZD{Z9X?*dE&`Up}e_F5Iu4w^IVPVSWhd z3y5~2003(4F(Fy+PsC8?>v!)COyw|o_F+9^3nl%RN1ZU(G&*GUE&J0Qh-YV}7EIlu z&e0#6b>yP=KU2HcWI1&{G<^dS7uGwTSo^pme7 z9izCi@&>baUw3AkvdREjmMF53sZg;c1Zk8*C#b~=>E#oRiViJpm%R%3ca<6hF{vi?WKb685wA? zN-7n9YCYCF8V)s3^Crx27{H2yJ~Nl~Jlmkgp&9r?D;e@-Afg+T0Si&hkkRvg0Iw|v zDediorl6saIZi_>2tE+pv}xQ`x4e2KuD5bwGUAK4>Jfb3ShQr3dbJbU<2J3Ii@7wC zR+352u7~}aQzEL){Kn~P{A3~g_6&U6jN_lI5|?h~oG$!?UkRH5#PD6oUoUwi*U_op zcP^xjs-mS#TFO(oG=EYPfacfG;*_A|x`GMsEXTqiZ(=ZJ<&v(7U6*^)%bp|>93D=w z;L+Pt{uS`ODaU+YPNfkY1n1ZJ<3Nv*0VHe7Ls-9y_D91c`z63||4R7)fl7V{+FRMf zQ}v^s+as`VteTYya#z7_w2DiwqF-t-^v}NG4S;h(y*-)cf38Z#c3&9FG+uts$^m-^woGctw}O)}+>>BfotJim(2@kEl%`t!bsnU&0dEBV-jyrw#;LyEH3~t-ZCCf%l`2x~OxMW4D!_X;Bk_tRVvjn5xHmO9(ajqWE zB=V0-uy+=d^KOs}FieKM@x+j>Wp^gL71%SKkC26HZVHsATMQ>&K^?Q>GNeDSG>Tg4 ztoOh*=n&+AI2eLDe~Z6}~Dc)kY4{No5^J;0(cS~ch$p!phqI8 zDvrVxhTF0}i1jojv5G`;SaL6&7@LBJiDfjp00csAh~`-nISn+JCI)?x6hKxxEp#-x2{a{W#`xsyFs6N8ucJ*XTFRK!wg8m`pG?Fo$Y!7EG`K574JF7c zYGJb9`q1n!l&Ywe_(9`#aroVccl3h+UYN&QK>(oq%MUWKfo|^R6t`Ue1`mNPNouJ2 z2yzMAu^k=MO;a7Nvch6Cn=^l8Bph#Dw3?rI6X0gJMm;&_){z5^s zWQS{+*rsu3RcOdfr!$}OkwFn*vU_LL+`0;e(&_W*avAu}u730rMcdDey$8R(^$$C3 z+Y!?}SK1L9`J}a8vi5hLw6)&W{T2$6)?H595z+Q{iG;PKpX)upQ`VTU+RwM!@FpCr zjy6vf1*EiOQLEDK7ILsx5TmEhXUSr1qwz^I({yj}bN5kl`t}P(*F~nw!$9pS*)xjg z)xUl+T@%23*2`~K4h))i;d9U{w|*ugQkC<)8}+qqkhMfdR71%E#b#6IXqwZ*eWZqg z7Juh7Eq)r4;1|^GjvkA@7}Yx(eKXN^n7^IVUCJ zX)heJLyY!)7p}2Mb6*v8DiQT`0r(TD9Xj<{N-NH2($y(w^L_c*#?Mj;4K%7-vtLmN z2%>VU;y>01sp0M1-NIC^)x1J&lb1&SC{$lp3jOk}jAz+C3Dd-QAHcZ=*5L9HsMdPi zf6=XnEsep}u~Tq3by1$ZU;XpPV9MzVsL%r$S<8)D9aM?(MhL%W9pFFLopL)EW44#h`S$E(B32)T2tyC0d0Vh~L z-r#UAN}u-b&p8gx?gy{0_e7mFR4pO*+$P#(Yk4P98~DsG-F;fsw!e=b@;N*ZBLAoM z7Qe-IEkavF*XV!O-i90IGrV-2V}571k;J#tD}~OYeR)D>>sq(?%5NC~Vx` zVMJTC9lhy&N?X2yHQA<*nYx0v{eSrhKdwHK$2axd2E!9^RW`KJlY*-TlZ*&$Hr9n; zNblOJ@(Rmi>w;f#9uBN2!V`sULM|xxe1F#~U`K?39-<34*Z;j<;WEVA!Tp7c)Ei?I zWWtm+b;7LO&`lc?<3=NfbQiA#Wf0JUMzJE4Wm3U82J4WZxkK6+nRrGg$1IU$Qo|We zFK2XntClX#9hFn3j+yt{h6<}v8;>WQw5k6qki|?@A359Z*K~I&$Gq>E_qQjzT>)1% zqV^p`e>l-}(fo+XTzx4E^P}J)9>fz=D%n{zVq=kUaSoz5yZW3SfJ}VL4Mif&kG@iV ztNWhA(;&aHpKN~a7b3E5OxTkzvCc8dEU{ZDHw4WpQNO`VKUzf?Yd{!^zHGbbI;mTu7re$)<}$6dAvS?0d0U0 z*w)N?y&_A(h!dF|mpUz?+bg77ZCLTkVuiM_uKRogTBDK!>XK+*D&DfG{Jm81)gLus z>aK|L0lWxpA>O+-ThF8VVD}>jDtzoV@q8wlZ*CX77f4yHmR6V@yV0@s4D$rbqbyiH zW&(AF<`01@ClJ+(2%bR6i)if~78%>6w!s#lev33F#?RLI?D@%QR9Pm>Bf_RdNB;T< z@){L|D97m3)-wVs*gc{;v`_h`F;_}iY1;Cbvi1C|a#NF6=OThyB>}P=L@6;Z_$AS* z2e615J;!J*t#sLU;vQ81A9w-eL1pVDS^0V!;O9=mE7YqR9O(sRnUg)Lmdhh5tyLdl z;Ui3IQg0YJ4_>j#Ez*nD*(SL+C#A^4xYA{!1F911_MDwDq#Y`95#FJgjXP8x)Ez2U z+;8$<2+9q^JtM}ld54l>atew!TJKQlUTL681Lq-cQI(Bzj9yYsseIXmd52iTN|(zs zbBrv3Ih6j*Awcu*jr<-{mie2*1HV>B+=U0w6b<2vJQK+Qm6z?iwAe`D%$dqkw;@rg-y+F>a-;r^6-LeIK!k7x`1!xumrz&lh0>;Rj;9e@W6 z$Udliwkj*nREa2Gf6C|%{nSJQ?10IOJu25guZR@*{8uLe@R;ux__wHDHo&+PB)|qx z*Qj33^U7y>z|4&?dBMGt!GVp=R>qXi7XNj<1ICS77}Z0JN5uQz$F&T6T(7`8Cg8`M`9VBZ|_iz~ie%~59q&l78{EwpAU?;2JD;z zbYOe_zimu1fNd7!a)eL+Jy~h_>y#L(yR_1}zbOs^QzRc$#sp^QNtDx%2~2Q{s1KN+ z8HK#z-~4#6fGKvgiZ?FWAwRAiEx)?%Vufrk^HM_Y?mQ8XvD&`~)t-rZ%cdlLMX*ak zpwx2hv=DLi#bJhB1S})Qe=&fe*|e?#I3ay&C!xPil_2`$A*74{6{ki9-|UPtKJK8E zmsur3iFPgJ{dBq2&0sj0a$f9?ZB*Xrzzc&vNM7?KD=^iKK@%$J$cP(XQr%q`Xw`%e z7Usq5dxBVF-)QoE^fM(XPe;h6vY5m^DVn;$nvU{0z=}txIlcbP)^JX|l3zY8>6!N# z(r^x6+_Q+$Vt22tFc^SCF@i@TGcFgC7>h=3iWKGD#dz#4?peTi3?}}fXE;}lbu4VC zCRhWLXgeVZ5e!&CTE8I%9!SsX5>0dV68EfNq_X1Ln-2oGnG{U~11OZ| zsP2+mCXf!%d`k%uuH0|(``-!CIq|WtV=Mx8{pQ#ONjKamioGy3IznBNF8t29jglP_q{Tc0v>VUmbEa*Ske!@{pE=ERt3gSa|a+O<@Rj+R+0 z#>%R_bJ{P)2DUn=cFZF01S?E7G|x7h%(~n<$}}B zy%JRguypPdx6L}ia~S-KIvJ@plz-0gfp4zH7JgyhSuszsENT;UtZ_>^*<#F&Z?fj!hADO5!1c2X>q&C%W&8FsW)Ne$rf>owkG0S^GQ*W-Q zslZmPItv_<=2GcO0?K8W<-3vwh5#{$=4X-)357#gJZfD@yB=Yc8TlC<{d_1aBVD#-3V0xMrJsx+D0hZ9UIZJf-}HDq>CO_#ZqEU|_-zSy2* zHB>%{mshBaSJ?1msMb8GYQbapnn*wW=Dd>+Nu~l8dCSbV$_|M8)2YJVK?Ke&dXrtr zEXXXYa?H?J>t^%Nm0S2{!WkCI#X{nI5>+1py3owDuE}{4MFIWHL;Hl6zv4N`I<1pj ztO;_W*H-?yhM)!8y)Dq>7;3Vvu19isPBk@AD@B(OeP!X3Ru}evAtPnnQ?ID$Q=7qX z)kL->-%rQI(6n1Yti9aC1q{=qKcM_|2-y%qzko9+b!c*?4v#sdG&6^}bnm+CXG%QB zC&*&C#ymB9)P0+E3weAxo0O(M-3-9;_9AwTMX+nS$_8OU_7x?^cpU3=;DWB1Mnf={ zf2QC$6U5w$ou=!Sk{mL8I&uQiLQedqEpv7xB?pa~4cpAE15^}gBIKrQlnb64f8)yp z6~}*Se+yJrH#4Ah$W*1-#H#Nd&i2I7Kmg44xx{kWvXN=W`}g+&^|vz)Kls|$6|@~; zv+zztkUL5RGxQy2vtmv>WQV*p|`2&*7uez=a{N{JoiWsEkb z_pQq{)QtTc#K!f)OtW?`BC~dh2u;w%K3GzTz+cGC)qHEKDceV0Vm8uhPn&UV8QQWwGQ_Z%H1?@ju8w3NEK$hdy*hCJR&y;jOv{_Eb3p;fLkS6 zSC(&6_5yv#Y!B~i*gVh~TPfdJt`K&M*@akM`-}-J*AXCBR_r4|li$X-R#FQf8k_w-ZqWW0v2+$9+Fev97w&{qP zjxGfr`jMWn%7)0ub-}hu%{u9nh@EsN!b&8_&6|w+?wSInROUs;NlgSb6{4#M3FUqA z9Hy%clWNeTF^p81AE^k4$Oxk)_VPc1smv_XnANb`4WZ>`#4<>#r?4z~;)o{!#FOA8lffiaWIBT)Dqre$ z7G(Y5+~UB$EZcv{0X_34{Rt2D^-PfSXT#(7Rc>mgs+|QJ2==TmWt2T3D3_@E-2m_V zfa^tw5sbXY?31#=x`=sgCF&I z;QGKta;^)6hjFk~S@0o5;g*{<*JFx)xNFCgjG%VCgh97^ESWd1n`s9fAcZY{>&Y?M z)IH1rku-vu=0x;h%}AseV7GM2i$51PIBZ%_8vElw9xYYs}%h1i3`wMnTg zo+hRFcys9=D8(@xa0+W;PR!mnnDDII_ImvIUDs>OIeJ3Rv&D}OI&52E>Nf)Q%8Q;%_?wnNk-wCmrzDKMc zNp#7y`NmL-3+&*ilr!*f=Q6DExEjSAqiey7XyHVL5%IoQx2;G2?JM&^V~Kz)N>~|2#yW(+#c$* z@p=1N9EkuM%BP2P-M?en-+ko(V4&@3#BT@?SOBW%_!+wF_!-s#fZ4$=+k)G!m^qG~ z+!7V^uAa3!et#Y82uyZ!FX4VakX2o%B4^4&8Q4ODzovpgrs)*qK|{czKxdM&WpM?i zNoqYG9XGlmj{5{7RbKUb?=40?23{B_qyM(%>$}Xwe*LWR>S?{ZrZ|AFdC_jvAxQy> z&(w!+l||+>=Xi=%<`_n`m}MP{+D%Tq-M`I207~TV=reaiUtuQ_}{#rL~7P>wd@WY7@luE%_yXBfWF)|MzU41z{TFXR7< zaLy-*MCju;b45yR8QE740+?i=?M_0$NreUW=ze=jY|aT3f^&I+xD{K&FP6A-IQ9$2 z9W-Bd^+4;=C``U>+ftX_=ff#^T|XK3@lk9b5$??Xh5T4CDM3%&FTp*50yj^L|23VR zE*|xz>Ckf@tsidQTaCZy`?Is)0I41#+RKeFb_p8b&?gD3LE|jmCcHBX*$(HnxVY$A zQxv;M74qZ#NExqBU=#Hiu6h4^gq+1gu0rLlImoOo=squBy~7y0DVJthyK65J5#|hh^*>yM`INJLx(LPe+FZj(y(RG z|1j!q{4?Hhwt<$xdyV?Xh2G7J zpin1|g_m>j%EPmQ>|mb?Nm1jA`E19Nesj_G5@1LOn=WML0UGa+)@()33qQu7eI+~+ z3H`4Bi=q*?czCe8q`M98^$h5}gE`Oj23coFBtom2gxsKHVgq^XKA&Qwie!uUfV*{- z3FEi#@*nQ2`H%Y=Vmtbx|Iqvo_pQr5c<>(PYVL*9-gZ0S3hx*_blg8qwp?V4=YjNw zaQjZHe2r_3)1v8c4pP3+jC1cg9sMGFfi_{VrGXKp-;FE3tLw0Fw@%Pa{l=2zZc8UEppwn>={ zegPsD9X{93tABopf0SB&Go8EOE&0&{g>E9sBC#g_Ep&^QSx9l`XO`(T>0ocbfr(W| zI;A-L{s)CYB_aC{wxN-1!{xDUn4u2)!%DNu@cW-wOQy zf1w+X;-U8c61t6Hm$Rolff&saGq);)hy*Ey;tKzu;geh*o^wNr+}-6^J!q5>lmx z!K)Nd{N=QkN&m%Z(Se+HC|HvCe|aQAp`DtbUf}8ALvuY3{l&C}oUmb~OwlmNbSB1y zL%~_LuiXJJak@*W+5;VU4RolPE0{a=j{Qpwf(fq$uRxDd%3;I7)wkqARCMImx7h4|D z`XdA3wNdx^Dv5K2!#~ zlmPvofP-nfT>qJ3r}zyx`=S_>eol9%62PE%4(2rOMWuL7<}{X%OuebPnzT>Fg?>s2 zvzp6L+z!-PS$G}Jdfsa%Gvd=vJd=7t_(=uag6Kz^_bYOh3r6Lcb9pd5_bB8^xHa>3FO2JWy@}q zUD30W(|8B@9KPX7?e2*VNt>)nJfWAE*DunE9Dlb*UE-W=82-?%HW)U;4~yS#0*B5U z@@)c2AmK9w^4k8P1?M=eigVPBFD6Ht41PdXKd(4q;JV_q1==ngF?4^*+;8VO%g87k zo>)KAek&dV_mu`fCh@O?gGOlMv_SM`iC8&DdmPYJBzv?{t=Vk5gRqQQB^J|Y_DZp?eXTOQ)>10izPgI?Z7%Z6}o_^EU$ zJ!LOFxb$BW41M4H=bqbJq}3g6@M9{YxE<{LAY)GHUoO&v!#>|)se6$#_Tdm4-^4kl zZcc;K_BoU$k;~xC2)VGGfp&o#GrwD4C3=}GwQsV$?I>UAkaoC1f>!bmM`-AC5Qtnc zz>K!e$OmmF5ts&4?4&pa1!Dt|<-k{7o_W6l#MVI-2d6ev24#bnU#6<9b#?IO1*C0s z*WvkJRu)|EQvOaLTE*K_FPDjpl^d$eXhUzJQki5BDOS|7OduSPp-@?K8OVN^S-j4x zPkC@PEw2%wduemfJ^U7?eP}_AB%9qmXeT3<=z?=&qE!@d@X{6t*g5Axo`U-b=rtfl zvTG#Jc_4D2H9a+URJOS4{Y_eKuCt?mm(u&a9HO>`ztqi1pSkZdl7MH0gbj_tX$#?S zHr3D?Y4I^)+a?GWeIsdC7i_O~J}FOsf%uq2+Es)H`BSJ;A}xG{N4I z##UqyS~)wiC>Q90h+z%gD5^oJ8E#Ao%8Hu0|9SRAzJzQCN9F?<>jo- zx7(0|R|Dy4u)hpDyucca6f8GoXJFcFg@Go85q%QGY9e6J8XvShCYTK=nH6`6X;P2o z)b9>*$-=gXNDL@7a|9R#O4s|xam^3;Qi~(R)I+o|c*l?I6|3Hd+Y~ZD_cfx~>n5sv zzfrxf4m5;hF8rj}-v~_f1On1i`zKGYyAHtr1#9!*%VA~ssRn=TgB2%BzR=~HG2L~5 zZlw2Y=k&$80jU*eM8ue}gu;01$-`1har=!Fv{QFH>(Jgid4beVlb+gvZy}_?9|Am zJe@RIIvBAX=w`d8+XMF@sY^s)Z0$geTZDlh z0z9}sr!ZK@wRVX7@pa}xim+IO%iIVPoCaMR+|oTCJQmn zs#1xkNR!7Gxrk>Q6LJeW4PBn{RNyAZQu{dG8$Eer#zp!3{ofc;3@Gftc#r@JJ1C!9 z;1F?na3IG1(S)1jeDg zSGuG4@n;?+f~~2?Vh>u?S2GmL#m|g7OFXEVn45=PQ|HO z;_zI-)K4OO{cfNHxqIo*W!p$8bcBR0`O<&mwDFuYCUwfU7D4dKPCwWYEb&HX(B*x- z=iJ5p3cuKPAy>624+iuWmT1!BP;a*T&v=R8L*eM1hOsUI)q^mw>EKnBpit+J`0pv~ z*O(ydr?(kE!87bXwT!%A7buS57A z+H<|!B^VHk!Q+WfD~y z%AC?D*XQLk>{Qf#aUWiX=4&1!yC8-?l1$-RJKZMPy}PDxrhy@I@G+#!X>k}GyMyk; zDjL(*I@Zp+4G#Boh98+V8aTbCIF`;&Zz1D6XXrTU7r1wW?oAvQdDILBF>I8hPflR$ ztz%YVD=#?;t8Rz;4(eGeuZZ^A>*dq1b;=S{go8h`m+$tzhaW6NI`oCwDN&_Y98B46 z9i#wB*CMDu9E{v7hW%qEUwZ1v~V7t}hJkN6oA8Uj-dc1D0nRdqZwpfLp>G=FadQPu9;VDFWc1C~~iNppVrgd*FvPl&sQ9yC_S9!SQy4QG8?#FYVk zn~Uu_WrtPn7MPVy^c!5{UsHi0dvhpiOuNt06ClpHim<#WdxIbn(L?~5lzDTOwKRJ? z_RD|6t?{8M} zamMY7?;Q@|wbKgV)IZZ68i$Y<31r&S z-#Eqh1dg_=O^b;UlT9~UW^pFJ>r|#lls3N!*`+U;32@Q*s-V4&blJTfQN|~ZU%3^G zXbr_S?0gPQNb;Cf;t4E_=f?UQt!fXB2cQR^eFnEY5D@gWGyC2Jyde*M_`x)PZjqmV ziq*aMLbiUU44*Z<2wB|+`qT84XC6#vs?U~=3QhU7ts}90rV^*6eW)?{r3n$;`f)A3 z@xc9Ims^YTLty&c5}NvS1Kj$7TYuF4oa!xRYUTaG(HxI)OUfBddV0CAjBfKja2#EB z|H%&;j%9~-8oGkg@FCFD{NaA(XZp6l?}0M-q93gFSqV7(Bw2p>glzQ<@b9)EVK@NT zpSYe0=+r;hr}^Q#iB9<`gQ4*Bs!kG^DTM5QP`SwbRG=VhHP50{Og7B%za^s?gPkYl z)@Lq8;59eNj2xt$_S#~>Zdpw+bOq!>f1ugl(mA#rW zKd;PbDtXw;lj=3yR+4prN@swbHg93WrJLMuL6Ke)?a0li^%It{lqIM+mwdi?-D{X_ z-}&(Smrj4K4Ka-pi>#cDjQR9gP_qE8?8TJ%WU4IJIsV-Y#}2C|{}lr{a~N$E3c2YB z#}4f#|Bb$^3wqjl*7MwZe|stS`u%9;#7$~5`%!kE4zY3_W;)VtDhR-%bh9Bumy zlrg%+AKCsm@y+|ft(UO|wXTwWBBDMJO(shuDLjBK8A>@6yXsA9R?TsOBun-b7nSuz zF8LI;=BfpeIPmcvv;jVP0$huvjg#66~@I-w(I1Dbb$U)zODb?0K8ue^ygPe-Gl3 zidgj~F>1b_CN;g)th44{Q)GV#OM?51O`JMRXn5w;V9&jz%p4Z{6_y|iv#yhvH04=m z{o5@`)|mFRnlQ5#NZk1}*q4Aic6&0B7;r>5dhz4oKA7g?BSPydd;(F5X0T5E2-&== zANB84BgnX3;sulxfi<^c z5;PvFa4HIK3m*gBrv@gEqJqC}DMy;?$CO09KUHF6cEr;FxW8m}$jbmx6m}mgI5j_C zN=K;*fsj>pr=$q54$ByhlTYs8#GlAXoC|PPLROZ00%e49XjcHh76R5mS;C(uNo|8O z2DgMq8uLqon}9=o;K(zvjm-kN^^437dKq9nWtuc*(i}NEX)p<;2Si3#hh7DF;5%~b zfXoi18M2$8><_>*-1ScYkR}7x<5|ObzK}ccERbFR+ejR;gv&`8jYH{!kQ4p25Z`8j zddz$l?IFw^9a6H27x*g;^*M_S86BCBZI6PD&pi3XbEAn&li5s?nmWo}DB@~|e6VWP z^l@kY0-u9@@h5G}A<+Y3gdSJ%Hy&;x*E!_*pFd*%A6M@j9a*rwfli!GGO=yjwmGpq zv2EKnCllMYGqG*k*6VxkZ>_i9`{Q(-)xEk`SDjsZ@2cUIETHA4iQm(>t`LdKca$^U-l79fWF&5|GtJh^B_T(t3O zp%fj0HT`SOa6D*mWHsb-fPz*zJXJ;PalF=loXAH7{b`0}FcT z2Ac1aw@`=__!JN#_?}ahPgfnw(j)!HC%^VN$I*wnaeHy>{Yl(V1siD#W7;-T@w!7@ zXv=Mkf^t~N0yCqDxwhU9CzwbD4;>QJ z`h28j3$uE)CT#tjt=3Fa9n0goNoK9L1jE6=Vs@Qq+Hu@$rw8}m2_C(|*50u@jbR`C zI}3)cy^V+rqf183=xA7kVt)3PD&KG04Z&wQ<2^WEfB^K(WfT0C%eHC4VL3jOE>rLFYm*+on?CI5BC@%9Y`anY~cg% zuTg~Y-v%5+euhNAmPUY~I@ac?@TT(@@bsq^GiqK2%j;vd&ppa$dK{!p=%~uEXlD|1 z)P)%LxAmr-N`wgnB2Oyt0-!8Q0R{%>tc;eBGu(*!aFUU!;(wpc&3D5y-VaCAku{b% zBFB0$abaQ{OeU^)`39a2@Sr~b&+ybMc{k){Xz_k>EKzw#Syp14cP;}GC^%@wROn&w z1lcLjtZY%=gPx8OuNpHmSG#i4#?d#dQ(HT?lH!Vr?(*ttdGG>?7T|I8Ued?~H-TA6 zoB}qfp$|TRNcbk>a5t-l7{%#o44`461re>34G}LjIe4xP!t4bI90!EQZla6y3E%+i z1C`L$`Vl1+os6@m#7lojE(WQVjWp?@W4wb-jRKILj(V9h2=0TI9e7v{Sx7yE;u|}T zyNQ^dgFj0gkt=QZlzd5*Utbb}rX6*bD?7yVGl~^9#4sU54-17@&K5mUvD>Ydu${~n zamLS*$4P8AnK?YP`)x=II_Y+cbc0w8Cm9Du%dJvis$7SN7Gt61PQZmGZ>?O5uGqDN zHG^ML?X!Z3jhaXncNy5IZ2>K*lJ^i+IP`qf6=WBw8RO7PAGcChi{&bJ>RmS%daVyF zT7CJv7o`72(gN>l(f&QBz1-0*+v}_^dQUTrp;*xau3eIXl>)BLU56^f3+W~3#}s2Z z5U~cqvr?KVDRzIc9nv1+vwT`qM%J*4@qzLAd{(_pkm5%pE64|ub+5#dgSC_tZw+ea zQ|@O8=quSbRng|olrG?{FUzi%qL?p|(3Ps=#*}Kg!Od5x21+gnZfZW^w{3bb8}|D1 zAMKM&>%JDb=PhwVo;1mW@=-&aG^q)ORTzIYq)nO}Ly93=Y{KzT%#cjF;1wV)lhikW z?s-nss*piFRynvjjXT(9`FhS!F1iS%dgC1FXv(|q@b1m2<4-R z1xOWEst0`|+f6Oh{jG%Ot4!d}l=Do3kH{?;o%dcRA+GLN6hxp#v&C~L_P8-3%u^UC z(~l79=7T&~cR@Z_PX)cZLZxQvOJ zP_*pxS8w?bNJ(5fc64Iw7d96I zEaInTGt-}{2E{}`2t*Y+DdpsL#hGX&EKu^m3SkZ6kre;H{=)%dA?q+ub{Sto>?{2< zv-2MzRBaa(c})SUfE?CDYwq}V9*IwGCiovoovc3J2&iG)I$iRUUj__3Zon=VloM|1Ev+fr>j-Nstt(%fne>fuo5~ zCPQ)TVsBi;dhZ;(Rf)_aW2Vqa4@qX9AY?VTi(CZhwm&y0)0svDss2j4ulk1Ome^`s zjylEEpCkvjT+%<@5>qwHXd|e`w(j5kvm_KlTnkP`BL}ezQwibz5>w;d(0&IWw|C0v z0DR)QWCkfxUD)R_Qw(1eTC~C{x0*wOkGoYKac)_ z&%)@0Aw!S#3cOKy{nn&_AHeV`$W%Of!BD3bC(tPO{4UW)4>P~?SQ z%0LKShW>;3@laCr1E%I5*y<0yE^z-jiQBcWYHdC+xS1}oS4#ifRVn{mJs81h$qJXi zz{ri$mBi|3V*n?hm~}oO`1I-@>YaMt9hj@*KI>f#RxMDR8sdkSDNS#G#giwbfz80D zW&!wbs~UW$DUSMxfbA@g%?fQ?g0MR?W8v2ZZopC=8WfG3(j~AF8#$GUC(8d~B@3{N9CVEkTX&liq-R zjm$q1#WL+<%?f7KKLzg8l~)b@>~B8zpF?P3CFyy6I4Oo$Hb}3W)}z*)re(sj0B@jW zHy@gMYP}}NWoU1qiU@dVFGsc?x6ly7&l52cF56rLr|>RY-)^h~V?j_g7)?)IH)Y(eJ;gVle7#dH!&!T!siA#JnS(2>>UR}nsfwqu$kIgwY zc>{hLbEEVXJ6dL^EHA&QP3m|CJxTbmjWlUM2&Nv`4#8UjFAKx2A~UL|qiL>}^FvE|-=+m7uy8=W{OMMW8iDu* z-`x(f`67nhwHOJ%Y6Gn@D=H|Z^dU7_+Cv_XU;xcrAJ)Aa6jSs;5;R_a$5Y>sjd4bf%Bhw8xsgKV<(v`m^e0=JcqLj6#JUIN#n*Zjt2 z*wIzDW83}Y`+TeVbxL0bLkT~EEV1L+Gl$3+d$xr3(Sm-!GnamFQYV-~d^bG9A)Tna z&$grE*|zTg-vTK9YXRIy*~;6sR3*7}oVuTgzOb9fU- zx2VK5{LqRG(Gzc3RfI4#6W=Bx4^_y7nG=-^KSUZ8lH&qT)^mbSw2K6tg|w=Y&{RJ3 zgiU=A>(#K@9$U19(DmBT^yNgB*f-pe$q3iIAJa-V-ZpYk?7lrY+2BvN2ZA52U6HG= zQNw`#se>xzZiAaYk!EHX{l*7^G5jQs-w8_LssDWi1%FKTshfg^n5N~+H?%nNXlZw6 z-OG13k|YuC`-|d#UI$?f=ye2S|KoLxy=`@MUE)#GwF!EUm!27DT5=H~r>p$36Z78y z+$~>H!fVI(>IvH49tFSO8=S}T{x&SNoASY-mF!mae&%-0jDposQ+I`~aDY(F{wmV+iW#Y@zXR0GR>#^Z%DJ|Y&PZ1BOx3e58>@kA8<&@8(8`WHHEdESIva_ z0gO$I=sfR_i4lBUZ@v2q|h1{@2TgbIu#y5kzQH}}7uJeM(Yyo|#odx$YB7o*j_-4*zJ!Q%%|u3XlBe4d5Nr0nvWJBCVdQLQ$TiWRN?W(J~imI;7 zi^1az1*P@J4g24z4{^A+CZ>G-illt~2Gp6Fl)#@>fe{N9j+y`Xmz*zPbc>UuCh(N_ zW*6bWD#r@minUr+HCzSOn;RuOd_DJY2jY6)@7VGETZC5Sp|_T8tt5*vqNSyNwK*wr)*wQf9LK}@Vx_!nnu><}-76slHy?^28@F|ZFA&=5{4wZ+==d04K zr4Zo|L6L^WYTa7TdzHQ!3sK`zKz?&5_wrza#!SwwPC$ zC)P`Ny`P-hurR-BY~CQdWK;k0*1-llGe!2|xPr&?;vx~zm7UX%*GpQUoNnOHalI|Kh+LwNy7&4;F>p_`=&&LHtMDfUIBd)KHk%lys8<<*iUrE8)9N|> zL_8sJ-bfSgui{K6&%^${HS&SJ(@KIp>M-mkt}r+}ov2r+=qtLAcHQ+6NXn}nRX-Eu zcloId=^N#DyHC}?x*u{;^lBNoLr@qYAG&};)m?-+^Q_f`ZSR6hhhDL>+&0=v9G)}N zy=WgDA%*!!*PYXU|L+Wyzwxt)L#NXg?oJPG)QcN%7g6NjN%8+3EIY5bt2dvB$S4tS zvE_@6!O1DXGmEp|&L#HD`MXl!DSlyIoH{@)_@qk_P1DY5D z>64=?%rjV0xI9qfc&jr`pF}n43_A#7C1teEQeM(}i`aI6s3@4NM;O#|vzczQ$%n!k z5kJ^+YaqB%$w`m~nWK$QpAzZt(fcMn!HZur*nJv<9JMdEhgp_Ub_;=IebRCqru zdbNHhdkq*O#5h64-qE`DM!LJWx-x*6#LJh5*rCC^Y}(?DzAyIUL5DUXYbg3p1{QdR zg542cQvTvRi>A80D_w&=b|~GM>>`G*s1#cuTt>t5j)oflgf&A!|$V zb`SyaP}dVqy_A)_LoU_H>W%>P&|H~7jZNl)mAB~cPWZq*GNY6QLvwnp+JtV{wS983j$>583wwL16dzk~i1JY=L& z>1Y?2lJ4-a+c4Po+V@k8V?(s&4b?K740!z0N}#G4CmMrF6}T2$*7L97-! z;b?&8xh&T}_?~pgcY(wj%S4dJTA|7HF5cE)c(8&4>n*qN} zDoVu2Gejtk`-Y%s{D(u8@TI2Ek2xHX!y1hu%@mEo0{8c%bXZz95i>k!u0qt6ZG?>5 zIpY3d)BmK{a+$ZrQpGumalf-y>h_3|-d35SsflVHR$ji%^eqJX{X~JV8&M>75BBdO z#@+nzJ;F(;#CPG?=UwRt#)l>T4N6T_chYw%m(3L|tGEj7H7XX_g&yb53Yy)Ht51uk zW&i7err9>bf0xHgQh&LNf`1LpDac`=0XBZsfj5zgBrGk@Guo@~MN=eD;3u{%=g$99 z4PbjHDY8Nw2iFVvyTx-kw1Dk7@@Wye|0m_wh%_%42Wn8o=g4&o^;$Xxq7+Cd%A9k| ze3-r46&96SNp6ayv}0d4tf=5C_B=(Cgx zYG(EYNJg|bz9MaAyE;WFx!!^su0&Kg6+}~hH541w^`OhssbdgAcxCUM^ZasovApLq zTbh9~hcjLNG~34vQ65TSo{Y)S`1C9flq92h9brRSaA;R$!&M^UoMFJ5Yt{Kg+^<~%4ui_0G?)G~DvW0yb58e{n}u6&6m4kocL=K#sv`4`mW}5M znWj91mnK7GbF+Tg@t0ct~D-!Z(A^Hlq zM8qChqpO*v%2AT1!X$G}XFL&>0?*BI_0L+pvZ&y22ix)xRpzHrO9#62q~~t0quC0p zE5v7)5iD)Rq)c0nZn?(2nfwINSWzJRZlN;r>J;+zTAf4>WuBj5HvQLhvQ=0&okzgg zYvO{_^-M{5JHvoQPku!v72DVg6^I`vvNN$GdOxha9QB7p=2#tcVMY2S0pwUb5y)EXCXTW>^{sq z&3Ewv7oIOQ6eC#E8R>&l5HAPK*77f`lMqy}$2cY!Cv<&aO}eQ#cy1m$;kve2_xh%~ z_?*R|Wt}RV&Gg*qZ-%DB`-wzwOs%Yn4hgLB9lOOZMg^h@PCx#$cS~nh=Jj<* zl~ByUHT8vTe04!%7;hhA-(R8#mZ%%)&D2l{C+lk%C7*eCSd@Oqz&wFm z25(3Rp=ILWu-;x!WuuwZ!8EtB%#?-*1L*39|FfU5))}@2bN2vP;~kP^V9=qr&m@ z6c=v$8`hMmUkBjEO>1Y0dytdFn6LWZo^CU!h!4K}9dY)7DrZC>OlF*-lF&W($TX+p z>GdG`J5Th`S922jdzKRIQwtXQc)GhG2{M#xr z*5SB|<&jzX1B=cZRZt!+77W)IGj89vUVVg_W^vVT4fg4%O!=b!)&Z-oLudI3d-<<@c^``t`G`OW+<2)>*XhKz)N&?d7nDkmvsj)@og z-H{|ex<}Y*q)0BbSo^Doh$`817!9crYaZU}8Jii`I4FnF$&a{(s}+ndAX$fPDgBuQ zTZ*e10zp&tat2rWWB)`NSQEY0WzAu}^I#kMjkF}!+PZt`LtKP>e@EAbY$|CL`#6Cb zK8))$+%_XO+}id{43o%~-nNHMw=;z6hhfvDnCtcDJn(f*TrUe=20vAiVK#e8qZfwYS}Fp%gy9XE~}3- zqZi=Uo(w|4V07BvRqK^jLQ|E}zjOG<`GR=gj%TK~+28r4In#MWI036izSa4a!Ok!^ z2l~PdGEo3!tLKKwQgeHluHK-x|2#fzqh^i!-kHKIGEsogDpsF}Uf{7A!BX=peOXs* z5*8`GcYH8wS=ZwJY%~*l!jb^^bqtmoX{w{eIh!eKL(^L}&KQJ-HGpkGWnqY!-dm?p zdui(5C{vt{S~2iGU0rFj^bj}uN4np-E6+PRx}-XrUH0lF)ESEw=ys+isyZ3&>TY)Z zi*aO1IFtJBmpv=#shw8e2!I~VhvW#u4;ML z=6`I|SSet<`JhF{;X%dz2o7qXeFTy;E+)z2d5l}_f8AI+8~@Gp#IL;@WCv}AfP&hFHmzjG3jCrni*Bx|fHoDvbt6lHw= z>pQS|1Niv)Gsk?m5PB3rS^P3f+z21Gp{(x}XGJJF$B=>R!ThCD2ObkP?}TtL=-#mt zCjNHjw?qD2E?V#&fU)GFP_Y;T!`Cq|ORXq6xk*wm>rvAq!qV1;O~!CMkH>LaEZ?n(Zp*Nj9~ahFS11MbtEs{x>~D$e+Ch7 zD{+ObJN1#&=myT{q~u>yE#^1nR@s-AyV{4YIv$5vCbyH1>5g+Oz92XJVC_Eav9?y; z70LnL8sb{jfc=X|uNJo{Mg1Qf0ZC%7=>>}zNOFXoKtSR)mKmP;N2FF~R zoGrk4&bL(7WOC#8(t{icM_yYeoX^Mb1B`QH5uBxRnm~ys)Y7O<_ggmARB&RI>(2ooGUJt~m1z||d zc1<)ofo>bb(ry(J)?fM-5Gw8|&7+{@$K9EfAQ4KBIWACRcQ)L;i68F@=R6;&y8Do) zF0w%nS`q^R{*)rVs&M$7s(3ksp-|&SB5lU z?`UB@9QmxSG07oizLaK%j+fYNa2pv|N;1EQxa29|G>(ZjWqzq*l_T zT+ie>uzLR}-Kn7M|F{W$Fw*dj^^8kTy|?ePF2n4Hwb%5*hkvKp3$=}Wo*8XilT4t7 z1@aK~kE;m8OA7A$5)`q;Fg9Yczl~Vrlhgf&m%SxIK+{hyrOO zhu%0piO)I;MH5*rnFrKFdepeuGTj?ZJCQ~% zXc!370(jKC-?UX_gD4Nvna0-RHv$UCW#zQnL#AmNtu>(X;)8tthKW~oJcLtx&VzS( znso%fe!HbFBX|dln)m)03App1%H5BGo9+{TVNWK@tQg@I(e5xe!)Kb?pAm922v?s6&<6cifnBy^)Q1ZvAL+4&@K1= z+8=rug!sk;@!syqwOuxfs2Lg3h{hG!h$K>EqW+Og86I&KYA2ZBkM$>JMt}yA3}3VG z=VQ%Cqz3li@FMQAa59;?$0Ds&ZeTse@_+M~k)?5Ki8Ncg^UxmIL@$@uAr5vQePOPh z7cqBh>7Re8*mGPi&KLxCheGRchZ$2Z3k_+NBMoV@3^8dXX%Mrj>jw!fx;H_ut7EBg zm-gs1o7s&-$A6+N(dS_;MRIv%7*@R$IAE_d&jsCEuTiA-wyX&YcAEN7urOAhO27}} zWO2T{!JLL#6_Rdyze`6D`4?}w?XBX5(wO$f*Qpau20TwgFq1}jwhc>P)*WP$D07rn z_;+>uIHD#4Luro_%OGr&^?D4pc8ue)rWwXviU$X1sg?E8drW}nk^4><#xy4MOKdU* zd3jgOW&%F_m$7YH%q!VEKa)8G-gdn1=dEJ?$C`M>lRq3JUFy#meCj7%3e5^GKVS-H zAF#h+z9p}7T_fEQ8B9+ww?+ONnK1|-6)LrY-eoJ71+GK?Q;ao~=`b)dD;Oy{RTO^& z?#4k~JgO4c)IB8$egG}1j8NaVMP6EC4=*awk*??OF7x*ZyNFN)?4w?%H} zMIB~sXZ937Rj zR?%kCX&4T;^qpS8o$2d;TAt63a2hsrd_3D9gzc4aIq`2<4O2bmW4WBq?P%oB?PMEX zu=<^PfbNy0Wd(N{Qxf}9hyFN4V?G(O#=bc$fh_mK39APjeT2i#%y0&m0}4E+1CvHzFOb7O*slsftW_dGth4V#X?e+%uE~G|PBmHdRtQnB zx+%GWRs1{k-bT^K1H?&iQ4aJ!1<5`K@BDY&Olm041QP#b=o}Yaic+Gc4g0g|t!)QY zx@VX0h`yoKvsJC{_ola<;%I@Rl5vlB(=7ZH0CW!6`ma7XyO< zsmgTWp-lOc+!lgasYZfXO_oACXDf3%;UOdO4bifLmY3Ry1Gs6y2}Drd3Hz$V4b@`Y zbSuQV3-R8CSZo5&KL={oVpV-~_${5H5C%VI%J zk8;3ITa^UcJ!s<5(^Xt`>r`i@7RO066dk!?lmDlM4a3Q(^ zAm#J`k7$y*tEXB+j)Ce{JrZ%FlDZ!900TM9;+kb7t(0qSs5#?S}8$W)L+nI5-gC3NhHIaw@9|Za`q# z&Ml~2vK_W*Q)~i00fzu`v8OFb-mL2`q+(1Zn)+}dFFO^biKyjDL^XJatQz+pE0J>> zvw4}g@+i@ss)20CEGldrSI7&YxfL1BwpgBm7xX(KHFK6;Pswj-e1j~w!1>U1ae80X zum!j%3aoa&Q_T@gR@Nlp%jvRfU(oFfBIYMRRm{a|ST0t$Kxxt29&Xg@*ntu&*t1Cx z`j z`7opFNui;&ex%_=ydkC-Ml=RA)&F+awymv{i!mN<0Nv(|d;_8MVKOS)8SgC3g~NB+mb@VL#nyHXP!)IQi1MN4o=3Jt-r zX37+yoQ8EEkH|c$@`z@nCJ3_PoKeT8t#au`Y0%$TPISDbs_2C#*UE$@8P3DNID71t zZ`Y}{?$Q$`g2GW0o?>s~_cyh56zgQY1qFvduBD{-aoQxQHyZ{_xugpoYX#Tn)$S4gq*V2gbI_Ob zo@v73hc1h4soB~xzB%WO1BZ%ATncSyiAZ;`ygk9Ug*cv>Wl zN5?kL>-Y>xQ+VZtJpG9oueU7~KSd8wxZDDIiiWKJirlF_y+=5-uRTl%a{BXf9dEgd z383WOH~FaK-*A5B`fkM1Wh6 zHr(-4x{5e}Y1k{&lIcpW|0F=HaOg&Jj$+n`m$FW+bm-UD>q(Ipd=yI7v$3G3K828{ z9k2wV22FDLM++v3K=-4~Qd9r`{`#j#6D9(w5DY_W+t3Q;ywPtYlP1h_A?;|j4Y)^x zTaUfI&LQ{wvLQyk&%R*P=RK7u&-S!9nl}V8ru;}PzU&w8>+fLHUZ{1m= zsyax(*PLJAUa65PBYf9)(I6Xaay|?!#-rdAb9F$cnyw_s-Hav)TiA5-lFB40*lw#GpD6#&Q!1WV%djZ8Q7zY5b?aeSSix$H zc%N?g?Gzmh-y*yia?z+V+klUKI4+LY?J#W*-B=`=$#zD{Sf>Zocq2cBsekcyL&rAy zhVee=0^N9kNDI#IFX{6cxzbqFs!C~7pBy}iwjminudSU+GnDD2>SsDV_4v8+?x=&PxVK;MCsdwm{25Yk`Sste~p+N&zYRk$eAL z_~+GaRh=2s;uHRp2v|HJ)!<-&sPxpTf}$z4Mj6Ulg;O3~)9d)t3d+c))rYG0$F1Jb zGWEy2sH0X>FC*Wt_yPl9_$fA}Vr-hT%qh-i&L*q8bScE%#rV?#O5G`~j++LeGVKB+ zOXQSsqvI+!*uUI)9P{5@@Hhy}4g?PX(bzLoC@RIWEa2*`BvJtZ{e%MDJRO#E9P~yk znh*R8Uh_{6kSBrn##5d5hpIW(p|a3x=fRTmg&q&zNk4xNLfR%#b4JfJw?j#=y+Vz2t`^x7#NxVfG)^|qD(FQn%)i6(ELE8WZV#oi@31$}$+jKP{8GPjrJ}oV zTaOoz3K6H!u6W8uGeTiTpT%&LHkqFYPHc151Cz{!dWha;d??hMLi4i4f^S%%@zldcg5{N`I`1|!Xq3C_p~ zErm&4zXeb#Y(Yx-u)*f>ZA2lL{%EWE#HU>gBbxl*+-(aL5uO0s^h3+L9p(KFkv!>)oZXjLn%DOq{{tNB@ z$(_wCT<)9_d!=Hd@AROh+Q7GV;VECbNMox4%hzBlVd!lpP*E>}&(=F{?o80fpPJn; zrq6fLfd57HY3+|Hjxi}~#DjRI^JGanQq;bR^B~8}HgfkCt_}0X)>AXRB-_x^)6>Io z^G?gqJjstP7Nh8yIWz5M6Gl}Rf{s^=LGovaJHavJRM53#O;+52~bfx)dSrUQM`ONSao3pOl#4v3gUQ*TV)y_?;OakO?p{CL4 zfd8UT@1M#7`5*J8pF1ZCie5;SY|9La>TeAw8tKs&Bg_o?Z?sIJWUc{m3Ih%$UkL67 zU?75UUppGYg0AD$m6}EszX@;O=Nj%Ok^i#HV3y}@zCPp;)LQW>{}zy)GlbziCEUom zNWWC95ar!Eu z?E!I<+veo}M(gW}Yg(2xHW}+Q(rDMDNtaozf6S^zRWr18<8~Wv_c;qIPi{m059>fb zOb#FgNO7Eh76CD}^PE~CF=#|qL=@Y3PVsiRkTp9QfrRejOXd2NL z6uo1{=FOm6@e*-kY2)V3T}f(?^9xiXsbP>Dm}rYA^21c}<$#|DEA?_SRV|62sx(LJ z0mp`^2G}vaDg&6BnMjG>{f#Z)>Evb+j{%0BwS;1Q&Po)9YuYff?{k))34#CYQyFC@ z(kz1^&kFyOo1ebX=6l-u6@VAAsB-j9A{)!RZ^gVvBr)yY2vP{G>EjlP7J&h2XqrYZ z4+a6gMggI1{tdK0^aoc4zJ2)`6nHh&M3-pmsIW4rxnGyBy$1q)-6^VdHAmftdGDr(rk9^DpN|BllQsZneR)tZFcj@F>WNV zuHl8+y&EkAW44Vq8ywuLR-Me8RI)nGj_EJnv2(1?m+>k^|GYcD|LVlqsar>Ur02fw z|8G`v%f&|AP5OvD;~qp39(S)6JDGcyD)8asN;>@;=+zD7WTv)hR>O#eeU!96)6W5+ z2pD&v;U6fI=G8;EH3OR<`1iL}*r7yndWvJfLWY09;v;N6)#Laq*FAM$EFJz{>IS~y zM;)BN2VBVjGNI{LD+%^t?KURcV2;DXWS|xO_l+yr(jXG19B!G6iYF7=1%>?+{-Lj_u0w1vD9as|gWz_01yycxj`{TOP z%#5xzk^@hZm{@|0%2v;ZJs$4rY7PyyUI(R{D&jCs`7_FBxzEBRc9-8&?2k!sSw_fo zwYi9PvCLP1>^PvvbTI~Q&JMqob0-rteQH5b=%gPhU+d^9$>jDJ?=d!j;{!|1)pujh z>UhAx6+Z7mAUKC0s_x#H+v1o-8rW*BdIUr>c3+}mwA>qq)!*;mt-t=My7-t88=9iK zcGoP5R^;SfL5ma9->%C2fuEB@{$EbOiWDqocPoTOs;}@r&}0Id(rWZeZtOc!(0193 z*a3LTc_&#SXlzRwMrJRgcJ?~&oy82_yRSTxY!El4&=G^2BhUc_duW|{yhi`wUrri3jclf3pPD2k_ktO8-KsxYSExmn4lvjpou!|#}Sjq7MyQ`&{oWZwl%3IToeNY2q$F)`+A>^%#tYYQ@ziypT#kCATuz>$vTOlF>hjK{ z;xJ#p{q#CEWJE2!r2RH~zonjDl9roD4FgvIXT#VOgP!;02Ov9VfJ2+0e~O`h=ad_GDeMscOA+o&DcCE z+5z8lR^$h|&w6>SUa}#&-ued_W%PX9^89u!BM&H-j8WDCDSX0Yb;1~T&35^^Q+>?<38%*%THTsWZF zz5HUiti7~HsN|n-(sm!iT>x&vq}_b|E1nj6k9IV+!1_bAtjh7%Zjfx*ccM1h=2F$@ z6Kj_xiU6icc!W5cK8p@=^eKM?Ktze>(S>si$3Br`m(;FL3cXiqD-=kUrtrX!cf4B* zBJDnfWXmJetx@5fe6r-WsEvSf>CaTHNc^Si=8dgf`IG+8k#me;hg7{+$`?TKik2RX zwHj1!tHZsY-e_EWwI~%OX~ewkfJ+xy3K`grzaY6@*bPOYIGCDtfnl^it%)qv%~!Nn zT_V#@#(lbGOasc={6M@FxMG^KuD29(X)MFUdbgiQ(2i9n?7BE8=seg5Zt7FskvRi}R|SzDEqPg7g&e5!YHo_m=UD;DVW z$nQ>t&?_TkaIMH`95*198=S=ZlfnaC{th?$V7tEVztjT2EP{?X-} z%$jqxnD)f)Ue#C7&SZ?;qE7IdFB<#A4YD zDG{GVi59?SGLjd0@T>_OjV##{frlIh~1O67dM=;#oPJWWH5CA;u({! zeZ#dGq@6yWx!^p0Z$oSpb_8dG9AS}?Z)>S0_Us(=@m!Ih5oPl&R1J_Znj1=mlFMW4 zGP|=psJTQ)_r39jl3lN{EBQL*>mYFb^-c7S$GF+lGX$$rlgL|rm?^rUI!91FpPi=u z*fdkV&{$gDQEkS#NLhL7h%A-Fi=nG7=lh@1!4%{Oo3Lt|HgM^bQQ{s-S#OesvjDk3 zotC5JNlDVFkBYfW@!%*X>j%w&<;7sEc_A1|y_;}aZ z3a|FV;N~mNp!-842(HD96g4aIcyF772lz5c!r zLGX*|5J5EsukDusAxN%Dxy*u)aPFcT@+voR6}5)CJDjm z)1P|L!~ot5C}TJ(bvh0XLCJk3hqL|$zZFUnDEae0YRq)gi%g&Jr@?v;`Ddz*{uP>#@iVp69#X23E0I>{+VcFe) z;fYC>pSLw4m`3(;1$#z?(kZ@LQ?GVS8B7go(>?TLa}Q*0e%*ugs!u75lC9#LyTzra z13)HB5xhwozHw>;k45Toicx9<%l|Q8`l0{Bfa(4Z1I9ySu6aTGp!@ephN5Vr>6{`v zPb4uNkO7m{_W0`jF%R*W_a}xJ@OWpR=f=>)8@Y%O)V}1-(HDck4HeDXj4}BRd|yz z7+c)Qni^|ZC)#l0w9xRQ3w0np>HqK{bPaSJ!pb4-dTX1(@S|on3FM`%?7Oo`lv*Vq zGSrV~2cL!?%{BP<^`1AWey}p8GD33z)uKPMW;@Zg^(y|pu8kZa(gQ}W>w2((3(juR zpUAjMP!IAt54O-5`Oz_Eea(1`?OJj(e+%$*1)A=b3O5nL#KOn`O*fyL7B6>2RFpFm zKgX9&MAk1U0@^HAvwTE($>1Rg0D?o3r@26Is07l`lyKFOxg$HZr<%CjvUwd z#`pah*Lx-Sle}qmo?b_R#-YIC(+3Kl(L%D`^z>Lc@g%&2`+#LHEe$8Hrdq7SkJ&Zm z7P`$|s#Hn_1Hy%a-9@}SJAKfHGwG$7G2%UeoT;!e%aS$=yi>MQY9o&w@WRVJ;ml== zjDX4#p^Nb|sZ}yNVxT5esu!r~6ikgujG?kY8oi^RIJ%z>vI~xe`zt;>%6EiOr!F0a z*^uigh{`a+jaIt;EWv6~%3tNLPb&ZRtnhlJxjgENCt_$S9(ZIuWTKVkJuEB`X%g`3 zSm(#Q@Awv^N=dX%-2E_U4U6cW)bI?|4f{`+3w?A_fk>$<@l{RrWT<5Ui(z_;ms&ArH)FCyLy_M@b z)IP{1bJx%*{Hni-Hlb7c#|JAO${MA4>i57JszWOtEV8A0XjI;06;p_D8Gw&UI!~&i zk%Y#P@jSOxI&Y}#!7o_)*jSaCKKQ@C%q{RoNsU)r;6}_;M__vQp&@K$`d;iY=%xS& z8@_q)R}sk4KBt#$zJ0|eEjxT0`rF69n=H9WIIe@sw-v`Ng z%FLhNsPjX5hlRIV{|{sD9A9bB?R&;HJ007$JL=fB*|BY>V;ddYwrzAewr$T&_j%8~ z=g!P$=8yekSEaI^{gig4zU#LNODg_UB#y)>+w7$Og+sjd)^)s8u^&c*10}EuUlod zs_pYr*7Q`F+S{vl0sVc(^L>9;EI)n;ybdXlY9v7o=tBiaX%k`xmPoaWho!K7iQE#$WWaJdGE@x(-F=r(3&lzB z9}`L>ET1$QZ?0aa0ah2&FA>wfigcbC?u9+6NT}YNGB65tl*Af7mfDVj{UHE7EC>S| zQ65;0G(eQWgt@pvsoxV}YINBM8(E%6qEDD6#Z$XZ+0(7Bf-!&YTIkHxgZp(H~S*kj%+5Reu;hor?r&|Z-SYFbh=w&c|MEQ=@66| z!ECw&q~yo+yAZ;;AikKa-l{&kZO@sqo4eDNMKet-&?pmn+7h5#)0H zY(7_p4&-uV;b5csvj|^v^y}TIKb}Xat6Hl(+75l~6i+S$P_zJj3p%0C=&7HU-e5}b zvCu08{!5Dl;!sJwXz?vny~Kl(4F6deX4^(O>rJh!%`;e@f@`X4BA$G>#1^)&0o(Ad zc|9>I6?oB%dqlyEM(VL{W&3gCWol8|2U-^!Uzh3FFG#wM*MW1ls}sFpzuyFC*5FLP zF$QD0Wo`Et$j46r>%7RS@sx*^I-R4=t>B@q-(3%ep>6;Vxb!7?=o^CpLrd_^3F@V( z8ICt8l;>2xg(+Qj`J^_lwxu@H)y~0wQ&CT_nZJF#^^eC�oW! zW{)6klgz8zvWsst=m57kg=k3+1t|jPjpVeG1J?|1GT65a--W4DYL_*ukh1JUZ`%v@ zjn~Cg8=+fJdeo|H)Y+_h;x-4vd-#K_+kS&AM+rt*u7ovcuR(g)R+}Ba-M&}lRa--9 z+3?@~xHVI}TF-);k-7@TV=2(i3XBcss!|mdAow%%kJK0Bp;H(8@H-vS76X0w|qv2wN*h5k3=KM^|1 zXbccnejjwq(%Ntc(w9mxx@kzQqSwI={G8IC?I2<&@Hg7p4w4Nm3mmPi+oCc7&g9$$ zXZ#)hW&B*MvRG)ylYmFDUH6wm_~~8@C|(~J#=;!Q;tjm>t6D0r4GaIo~&!`$y?T3_KK&sDIs@vxxmI7=wGUUznh0K7_@A~~wz|90x{2v1rWZfEr4 zC++^6yPTmoOn@29Ei;*cUWI2+Wpn7|lK5Zca@i?mN#xSxw?+*eXniV9bKnLoK&F`&BWNs4 zB_W*YZG z3T@I=o3QVMx64&mFuZp{^X@{`arRc7MP$!PDtNe^*-M(2OMc&+X1Ey$E@p+{V1$VQ~y7Ux@?0B~kC%BAffR8mRLs)Z)R{Fa+=ZD36k*zKi zW}J;8__MT8jseCgs-*h2V&5EOVijo|7_SCl>AHo zkQ+!v+Zi#*d@9svE2@ljCMUIf-ie1dh669ieTt?UX4r&fZKf0?#b0|b8p@?lo#hg& z{IZEy6YjPcpcVNGp1KY}{Ra~ddvT@XhwGfAt)`PN_oHqbd~RQ?RD7sS(hFh+ER*W5 zdr4#qP!z04EA}A|Vg<{>4@%?~y`aB8jE#J=nS6P6SZ61V7EWKtR@JVc0vJ^(sLe_) zQh+XLj8nn;USlyqyUk=vuzvROSMg?CWFHon_#u612H($xyL;w0HZLEnZZL)$cO{_hFcU>9XpN2+1 z5*eNmd<`QN*~z6{q$Y7GfqOHpn>MMg9EfU%R`$5*X4Q7igLc=9}-QcHCe4a(M}$oJP^0PLfq2=IX#P-SSj(b5!C zTjkOik+_RC?n5xZIW^-$O&nInh@*jkf%O*#lJ<9n7!yfKQfE2)bx|lfs+Y47!*#x^&3U)Y zY5UGom1q3sfNWex2HTVrr?%GN)+W|A$0x!F;^2OtrKu^WrK5nhX~H}~W%Zocu1z&= zMRRU-J$V1Vv2m5nG)%*;t*HNOUEKO3cK_ZPP#$o~Drdob_(}(f^@F(m%M?qK3&6xL zfC;w=mDP8-ZD)(P6>flup#A&G#?}3i#JR2_@m0K(-TQNvrkm;2$sc1@4hkLUO^T$} zK7iaTmZpcimX0RcCbvOMBezle{nhp4{d;df_UFC&mcm!O!&WH8t?|ViUg%kxJ}dx# z|6YyW^di1`PuAkaFmWbiW{v-uo74cXN@D#Izsi@fe~--46kQLn5Vjh=q7%0AMq*9N z>`EjLv{Rk@>VTH~$~;{5%WRZnK*5r&X;9@EE!*=~O^;FhYDp|N+;wI4>RgfQZst_y ziB$px)9+xJ4Y%85Ss!rz*c0MiQ&Ns?Exy!!CV~R@-6mOYh+)Lc2j=eJ5mpuVSM_g? zNBRM~5L;E*@YyfB@xHIq0yiYdw+ne)md|6kU8|O4+2eZGB`on=lu1!-hz!7KQkL;4 z#Rl>aQoaefc-L7le@L^x{+#hH^yO=u@sLP>c(JP8z<9ATWqwv-{?&NImnlf$4dDQtL>DF5~ z@K2u?(iv`dcZaszIz`hPVA|g$upgcPX!!2~!}YbJxlaauu>2R7@$)b30K(@I@fVu% zC2tnZL#QcdC(UE2`-xbt6p4fTmwy!y5CNzftNVu8USocjRH6<0kD<#iB^)a@Sk9Fm zHSRBXiq=s#Ry?teO$!#`K`09?ISpB|$V`#<3*^$+)BX-FDHq!+3#Rnxn;%QVis;ZN zFGYxV>i&YO*CS1HqjSFm{WQw{i}Ca*eZSh8=**#Cs#TZyC(_TJ0Jk1DD#rKlQ+P z^l~~RKc5UJ{Em%Xn5@YzRkiuGP*u_@#Y|P;em)OYpbg{pW*l#hx&@nTeCJISQ>PE? zAcRG#s^Dwk?6qa-vjQY`;nJvCO8XM(wrhfHRZe6)m;L-Ev-W>b1!Nkol4AwRg6D*7 zNB4qPUxN^pubpkuxM!#=-iY*GPj6t6`4#x;8N|;Tnz=R9DG=NfUUs-^~`RSX< zsMT30uQ)gkk(1c;NxDJGT+?Oj@^Xy4*v27tlaynriI6#z6hJyn%y)2^#}d!NaYX$R zL0S^@Kvi4n%ar5*@6CySlxrFGr{MJ|O&5 z?YBtMc*pxx89rt=sQIZv7f71Y=%Uw^!cRm2A6C?Q7SyO&L>(;cKNBN!PZC*UqD0e$ z$K|KVT+y@4z56GHZ%g_JnzPAHO&=}Ah%}7kpc0I_Px6VY9S!V$(U-XqBf|(S!w8pS zM2%y_-8K%MBrapc!3s)s@B5_!TX6C8A{_0t0e#$)G$ozo@s6*{D|{;Sv)eZp3=O2J!oHPDzz9p zcPo=z??l%rd~Ov6`O|qWdMimC9tipeXCwJT0GJ85(P=_ra&~}Hb29>sbH|x zOpn%tJ@xjZ|zi(^PK%t-MWVj!KnYKZe{bU z7E}@}@7UKQGFSZ5DRTuITfB?{AdUAgffJ!WdAqiP9I-KUY~7a;xCjqr-<5< zl0gCQ%fwmXfS*23qf^O7`L@K(FRvq#j0(++o)@YaXjM3NSH|8KBt-C70-mWGZRTdA zSvlm^p-rvV8c5`}pF`U@NZpVn4Q-SIhGREL~#G^d6Z;>U%5O@Q)P3qo4lo7&{{ z-XDnAq`3tobDUZ))1pKKH)Fp@#d*om0UYp}h zp5!S_p6r6vi53Xq^1po{q_ft{u5X|nW9FCslk|u5;Je_|Pog~5_^8@tc{FoB)40z3 z0#sI%%&!m|>BzaD!kGR7mV;fgo%2Awv(P z?Ru>fD)5P!k*Ez`heWg5t|e=TI=g>AA7s|wO-a<;O=*7WS5~wJt#GX&Rkf3rqr7L< z7vXgoD6O&R7&}r13Ni%j4amhi)N+lzD!0 z!Lnx6y{cOj2x1>P9dOKB8xeQ(0r;^;WQt$;1CA13~^2#*F1#%O!(*xB!nEOG1#Hh2F`gWdIo! zeKSkFhk;(+#Z%xChNG;YfM)s#^DWJj!D>6ra#5059c?_k(-`a9e-jKk%t@xMzzzlDnYZjl9hMP5R^7XFqJCoIadK$wl()xPRTwD~F5+=`Q9CWjv@ zy4zBckuosO5Pwxm>0gTZAGpJl)(Yj)%`)Z4ewCzCXPg8HTh2c2G9efwvauOE|-11HzZnpZacU)W@lv@)#)Gi`C$mauGslbTA$VVD{y%y+M> zof?F3GE85Nh=o4|jtkt&9|f3{NXk=siU6CeL8u;4WJp9KQQ>O;H{x(~)F{AJzw%R8?Ne?=kSP#_NsOW_RS4Yq zt4B`xF8V%mn;mPoeLcf*kD)B?n zf8I9xZtl6K-u@EZtH%2l9_1OhC@P9BiR&vB!J5`GVRN)p2BFAlN3W@$tve82672$HL{!|E45g9OIE7FRgf>FM3 zqgiO4hTmT`s6_ZDmMPIL(j4vTt&ZuM*RvJL-~%RuXTUKxP@-$~NKj|=8xl1#WP`m; z({Vr%EH34!s5B-F7pFD_A>FMbp{{%QG!a7Rgqo@9JEf4yU;<%R?kI?2u)ia`Vd_@X z7!syz&MIkg48Na!o>{+tCmT#$25XBqUNL`we4WqF-bE0!eC^w* zI@E?AVjVEC>Jd+dge(eG2V~i-n+H`<_I-cE+Qmeg+j0@R7l=G1VE0wxf>Na55}t?= z+vu9*PX~0O|C|{)rsS^%riC9>|AS=M{D)+;Z7=n(d^HG=YepZ|)BGX?@~}02f~K$Y zU^wx^(|E9bBkNA$0iK=bec-(VU+AB({#-T%lNt}OscNOu;*HmRbfA=*?W2Epvm~9c zXT5QLcaGIm#dx)hj4$vHA@~&hLm86||4>H2!0LuM;3emrJb&ST?$Nx`Ry6YVR4s$E5m)#jrN9RD)2S(yxZfz%>@$AI#4DDDY9Y~%F8Ol&4~}8egutk@I2WP z@hYMEyeeNkfr4XuxL2h}LZbrxVO7vG*!3JQwT+QIeh)g|OEk4_L3I=}4eXjT+NqA; zqSe8Lh(Cm{`a;Etpwg^LYLO~AXTqy8!m4E;xE%p72D2aDAoIWrE0^r34g%*Uqm-V! z*H@n3SE%xA7S%f?G6NU zSMm^ZnJjvtj#6|qhT}f9zLv9v896aBrg}2s2tXl4&Z!+X4E&@Q6E?>Fk5;<_18tU5 zBc!_*wQo|6%USd(Z5aW>+5ph(vYaLRA9xW$@fTjavC9;gLMOf#>Bap(AQ}N+?W)<2 zggk{uKkXFIG1s`0pg@Tp+=n_zar*+PMDmtaO_G*YMRB@*KPy}6n4U(4I4%0^@e>?< z9eQ*r`w0P(mQCaBiIajrx0-FnMi74I=#vBE4DU(wXSagQ*Er75C(^%Mn)K`)DFm^1 z>ah-MQ1KlLi;(sNYlBN*s_0>)!OXV!gw$~P2m8H%MTY>u~At;2%}|G8EGoNxjxDoze2 z>dDWB%}Y`ov|7l$%2LQXauVF&Y0v0NHs;%dgAXh@t8$q|x9RK|OFDB>G)$A2H0jYF zFPGgNG{zUx`fxzc?qLrRpkuh%f<4A89?c@83$}}nozP8&&%&C5w^vT`mZjyDbvU0P+5T-9NXoV^69# z{6Q~*&BgQdBq#>-QOXX2(p73;g9!2tYB$tr*2j%jN0n#Xga}f$dIXnC(ozQEL3o=k z#Z20qYMgV6TM!|%WQayN*#*W~Vmg4{ z31(%Dby3p4;DBW?;7|k8JqYCM3u0e|Rb$^>Xn4``*<3kAYRkM+Q$_C0v|uYYTqtlwAdh41g?2U zWxj}mQV-ahS6qrlI4D&QFB)IWkq$f zF&gp+v%puWnuZsao1CUOA^ZL$a%id1i&o zl)u=EE1TRNW*l>o9e54xx7&Qj`yQgu<*HVP_Fv$`n3w*)AO_D*6UG?Khn9RQW_J@A zr_79-&N+v57YzWaIHuPq**`E=E^S#2RI0CIc{L3Tu=t zY1X#wof_|@3TN>xfll*T(TGn`rlcd_RKieLUg=h9^eBoU%3?ms35BCk4ipKA6%5*{ z>24dUl{7P^l}fX(M-uljE?y*y`L40-RJFs=ayot`Gm`lyXp+!6B~w+kN#X#0@jU@( zLD;o`4m$W44iF*vSRpg;I8-60)kvdah`Lw{O4{P^=;?JVCVLH<1JQu_X=Q4Q9Wu2W z)T!jJc3@o{>)YLGLHre$On?RW>Xu@eZ5)(TFIOz;hu1ah$AeDBks8Kam{wtYVYQ>3 zB0;x0*)P-)mLOSGG}|cf&G2D~sAr10lUB=@%Ca50WJ2bo8+>Z>o-nu~46s6zd62xZ zVc7a?@M!~=e>_}ju%0ebGClP2Ew!+r7PT}rEZZw1=Y4F}O zNf-_{h{StZ-rUnx0I>)}8v$GVytCmehNRY}BrV#c6KADn)~Z$j9B^HL-XtoyiWk4@ z+`!UQ_Nzs^1Ar+gOI21UW14x{M$W#PTQ3Paw3%pHr=wO^H1le1JDbFVS4A`WfV0Hcbr0HfO5_q!xbCj~9q_!DQ(RxMVOnvL7{Qei7|ajVub`_4ivP1v8$ zu(BM!5>IL^D{J2-pSBV?vueGXw6d>dLv1Y^-^{DHy~q?WfdbyYW-OxWJ`z0!kpe10 zd;wCB-Tq5xqGLCEAUMqfEgPQoA>L*Oi;b5C_%P-Ia+p0&IJSq)@pm9-i?`v@$mh%`J_(3;BY_O$aS^Adb>w{Pu%Bm}Z=5bQ5 zhC}-Fcl$$n_H=RDfDt=&soB^E-`5jTp9d5+oZem_{08>nF7H7S<0WIM`#L*!E(=-e zqPm%P0$PcHH@0P)h_}W%EZn8>Vyo74@-GGRMAfTaBThT>MNF;?!iy(x=FeKGG04U@ zN+E_zYr~{os_}(fr*by|F}EFk;b(36KTfBy!pj4u3c2JW=S06+c6mml>DNeqqKjPr zPQ+oauP;&F8md&g7p*9<_|I9SB~V_GudpM`yp5=#BApH??i7{(O)lE}|B{P9WF}?E z-3zKRaP$+p(Hs!-i554;J2i&RmtM zW_jA%@mAcRfJEoid9U8$F;d=cDyzC>BCl}@GDZ?}xKrS=gsHepwsdKxoZ{Aug2jpT z9Gkcj&ZMQHWs~WuCoiu?leCVvx3>p88~^cHQULiw8`&EH3M#CU#{;XV+ zBXO5sa0nYE!TB>;dI}r9E2d_Z0<2t{Txm8(g^LFWYP`dy!&{hZmIa8Vx~{aa$fKtWF( z_KqoSrXT(rUJQvTmyQp;m{blmQ8x;EOHI|Iye9m4EIr;BpB?N%d-q^nR;ed!vTOz+Lh&8Sh>7HfVO;>-nGzclXCq@Oe&ba7RK3ImVR}t*8kJ`GkAoXgD?v7X�PTpYJ+^8bZe_}0e; z{|Ir!j62&T;qDc8_KU}XCg((!v1iKIMd27pw2j;76MqLIZ$Xy1X6G1@wvFrR6F>Kh zUxg)aL6ouQ&)8Mx81V!ggl!vlutfqH2_FB7BxBEzVe~a6a8g|%I#GC2l~*dZ`z^}T?KBI{{FZ=UvZP9s84*-KRyGJJQbR}1w`ih2ge8in1I^G`Sghw zMuW#wgq=~(5Q^( z6`X?68=JaPhV)8u;^>UZZWiEx(u2>0W`WV~l{sTd_?x+Wz(I~L*v9?XBw6YKX2zDW z=gruK;D9D-Zb7H3@#z+S2Rt#V&Rg3iiA$e2fQld?@Alb-@xqY1;mBN*v_H%Ch-U@I z^MH~I1RjAJ_MoJLkU#Nd7#*wG-aUlG;{cI!BFXq4!iKSax5Vkc&9ES?XQjRtI}nX7 z)i~q|HW9vSRjzv0?@%~s@mWeqB9C5cr`B7f^K(12U#$u+X{#q=UAy*7A0Epc>$RG- zo1^;QLVNxiqN7}0;-K*{@rhnBfurOd4^0|qXdtReiboN zVy(t&qCS$V#PRK;;Q{y38ExUCjXwG-2q6g?dYmr|MZ^m1S%)U^>o=j9E^zp&0w_u{ z!WcO?-2A3MDhfX&%46AY5(I?bpgM%P#L(q7$=`*MO^QMer+Y6wx53~)EtFm*ye8oK4?AYaH|kv6NwRxgU$A_Lo1<*rs(3(UyaHy<*8le)!s-_N)$~Y?qX#v zr;27dIDfHMQ^vFNc5G?E1r+6J0mWa-0+h%>bdQGTq=^=8`gjemF6AMbNbPJBDIF!A zJFaW(E4_xg>lmYhD;p(VfPcwCDdk_aSIhPA$H9v54T9xyv0gn7!f@OIK~d!%iVwH4>s~*wdu?7|_wHg3aG%{N2n|(RZkI8 z-LsJm5JW*DmZm;Fg`@qrZYPtK2 zU8QbnjdogOuzJSckFljui8rP0JcuoByV$Vc{Zn}n-!BdvG-5mk8-aO*HL24^RN%zY5Q`tOj;NM$MAqOF+ zbOCWKYPk`;oqlccyX&h{fSnh(9M++}`3xn2kY5oNIIcoIrcrOaA$kB?J8f=OsV*RE zjR*V$i9K`GXi4ZZhuxU*RDEEjR;7Xj=TD|5r-_MnT2zmO`r{@@2yn0z$WN4LEBU3R z6VR;zztkBO8nPXb1Iza&xSeTViSx*D7XSj?PRPw9omEt;*Hn4HN!WH@;#&6G2axQk6 z7`rc?t8dc0rJJgiF70VQg2MoNM3r*a-kR>4-0q5q7HQQJI2ts%6}jo3MjOrVsp|2p z3Wu#dsip7Itc|;e)WnZ2;e2>v$Zqi5s?*mgCj~%$?WqrI3NtESvft#9`Pid}d+@GR z&;}hE(NYD0tk8zGyJ>eNIp?O~s`81oD0XAt-LeW-3UFp2S70wsa(V~-E53`a^pdj~ zoEb1yqlOe~g*4;e|4Qc;XdJhVn~cfipOr}|u{ttWZm&oE{s)@d9VEHp>f$Iw_T=m& zlcA=p$fkF^GmDb>ne5hi;=K33j;JKl8*pH?e^=RUU1VF77rr3>uO%vpkMEH}hj*6M zLe2b*)FUy&obMjoF4Aqi>NtR?6VPurh7x&2*S9je^nXMX?lo>nu41mj4z`|eUm%dv z+_J7&Zdkq_P4xx!V!J&);S;!HQvfX?~IVp;(Iz}DknQc2@2R>j9N)`2b?J}(K zE|=d*9*P$K^FrleJcC((aGX-H&15o@p`a<;tg0{%SB84x_#~CDqRE7HQQzsCYtW?P z)UpuIJ6~oyeHBg!&lrIXxYC@`^9UwgG>{VDW3D6db)KN}Cbgpu4 zE5a9ofjk_z2=9q%3dDgte0iE@UcYxpqiV5ESq_Xna2g_D@J%=A?!IJSNUvS|9zUKc z3FIm{{B3Pj{B7k2qb}`M0?Hh@%1B5w-vg&TfwjyIe#-RMLWZo69ve4N%X0E~pyjW~?h{4cQ7ZE6c5KG52Nfzo0 z!O=E$jey}Plu~8|DDj2L1f6j4DP^Yz zyS@w}A^H-+jGKad-lnmqHAs(Hr2S1V^g%P&b;F-XM{RO-$IY!j{sJ}1bpr({dKeN& z_qwg-TVqnL+U?nM^`Xn1zI+;a8z+xU&3^5l8BDz&xNeVmX^Sj0U-A2ho;JaX9py%c zrc33tLqv5&d#evkf<+wmYQ!SLcuSOeh@SYi)L7V~M0~BXc3l+xEx(D>nCW<_IZAq| zp(U~4JM7OM)UCGwTXvHo>gE@b8O+Qu(txNnf!vsU`)3t0hio9vP*3d^GFW6taEGYT zXtUKS+T6!_kr$a?9sOSo)!5O1&_Ma?#lEsRp+!WMAx2pL7*~j4Y0*JxX~S86PwTEO zw#TVOE#w(1E@Xv_uw>@Q8p444}~#q zKk}e&Rj+k^{>=-hoQ@5h?ruuEQMvEb4RbreZ-cI#kG8- zect8uFi)RE$7W^Gcn~PbsR`EhCV~=>4{daf!^D6rebFSx?Sghh}Sxz^yVF)WoxY@xgh>e;gLn z>3JyB3kvooA3{@ER}V?tvohf;gE>udzfg1~8}YbU!DfsPO+MD)edi%Cir0P`fi!lR zGeIf3J_d_?LsNT&%=d(=_yci*QQACgAiI+a4(D`fOSq0vXqSK5x@B^J&m?p7^E<(* z>*L9K_@HW-np!b22FB$g%un+zLELl$cH%v)xwhwL`0R4z<8ee%f-ZAe?4J=a(+R;` z{-fn-mB#SKbjARr?B;MTJRGP=IE@F(UC^r#N>@+uDaCTXW*ZVLAM;C(sV%Y8I#K=6yLt zw-q+M^_``8GjHr2qW_8m1d8>P1=MO5E@XkC{=bj3xhUhS*+kUKwRxYx(j0WbKMWJJ z;(!g*WN6E}*{k&1pWFB&Ah?|Cy0dF&5vq1)rl3U`!?O*W|0WuNyEP#hx@u98x}KnU zATPTZr{pyFv8N1}_-OLP<#}U?j5iJ5d5=BJG5{Kw2neR_00HkeZxwJgcOYh)dne0j zR{t|(&p9|KblU+dnDbP0z??b5-#%nneL~V*xdipQg8<%n%cH4QQ2(J9qMOdU7O&M4 zv2phMvi^xCzR%^DO+N-?&CU$?PvxWmytm1B8yBswL55`Q8b4mlOF-Iw=FiEz2p-70 zln+C+U1Og%_5=bU0|l+YLL#2hnE{afIAx8)F4w=p2d@P{1H zAvv#s{l3EnZo@3-q4V7Mp+a%0vkLTkO~>!x7NDB*A3A3ViYV}Z%^7t%kZVslg1=Slo5E? z?g4F0W&v^x(`U#nOO^;Yrv!YMLmjr591n4!Zx6E^ESU&%Yt1t;aq#XPV2AL}6_^Me z$pr%RuN}bU(;iXDL+6~MT?b+F;J%I zO-JHTbyp8;tfo4@N;->17m=!dU*kA0a3kjbX=>biEg@O~?`I~irgJwp6*Z}QGrnP% zuXHDOZPRTA%7h;y@(b@+HDE|cdjSZsfsfwWDYia@EAkHUT22))Kcuyk5YIv$r)Ns( z+rNJ0sfctV?c8itsc>*zS~lm2`Z~Z;F4x>q2y7cs6=->w(|ry3cwN9EZa>kRCEDru z@}tJc<S^s43a=c74dE^X>c3gi>4TkHs7|f*asv zW|*cWIJ{=o9qYGGo7=*)>U zYkef7)3u|_`XZ#`QXSI%o_?Z!Oi0fn;D#!9aF+?n&DCUv0UF_(XXa_vO?1qqtJF`^23sdYm2s-5$ z3Xm|>2Dw&#Q@;omJ^plXCp)M}>4yMP$!#Bw3+uN0xagdPq9&!>SP%b8ytw}Auv69<}vAo=GUi=c0A3FX`Tg(L9k6$uDX zN2^%aAOr}OfoOjd=zzqz`QHTKXl)3R^sYSL7{C4`hAMSCx)&VB7k;{ri)4d``@Eq! zkbrqjml;T{+Km-M>U+BmyQ)EPDJeD=1?b@}Q#^MY#BSF#OAIBGGqUvLAvifc! z%HPa6=h9?wWHQ$YndGC^bB*{QSQp5R|MMcf1J-TK*E9R_wXee;45}6Q{=)|;#-~~I zD{_h0ML^gs9@%W-bOH*hxl#hwzjmPBAxcb+en$G1{~#dZ&M%e!z!Y2QAD*zb3K6Q* zDcdZjI`FrlG`Y?p!wwrzb^2ag7r{`Snn8dkvt;tZX_>>Jb&ni zDfHeJI6I0e;=+MfZhaY{+|&Daav9s?eX z3Z*8{*@4E;z}0YiJQFA|RCUgEfwF^u#tCQyEU=v#9Fs2L7WpY8ABX(LQD9C%Orcdj z8wWwkrAJ+mm{8J;oe1!|$KQh1BZ$^_>TBZay+wLYA&_eCTjpj-wyzbg>hEj#UMj%KffPX|{`S3AI+C9Hjt$QF)D7=9Sf$Zb> z0mJ{TRW9A-{*D=1$wzxjYfAhOLGiwqOc5^;e=(j~lF5>hwdtKK|GPA;_}oz#=q#P=GjKGMyu%qM9QC2Qmv(inOJ zXP73po6a`ra!QN3J_B}68xV=?ortXM+S$LgHqd5p2*X~|+jgVvv{x-@x^WzL=yGEF z;}Yr5Z~6sX;+5EE_{wngVNT9pa`P|(zItuG@323$)E(Np5#d<0HU>3Ii-A>#8p2KV zjzuP@(WQ17VHzAA&-PWVS?&TayeEoF<^BeNXeu&08`` zewg&wTTTg-e%XW@WO<^h+bzSP)DA+|5{iDEWAcu8SL~%h^KCm`YN3K+!Y$j~W#P3U z1hSJD)=qwHFHCQ>(u8X8B!`^ET-YtmIk_<&x@VnZ8x^A-6UnC&W|ZA85#Y7){c?z1Cn1No$DA2oNMe6qU+4Qq$=f zO-9b(w&8ay_uxV6D#v|Ri$tR9#s5w`jmgc z`)Fqj>ISjQqxFq&Wzl6@BR80)ioJe&wI<^pZA^#J^oW9rhVVO)dxKVsnb|6XDJ_*;1CXg&dnp~1y9oV&g}Xo z@3P0W7!j3BpJrT9yc0!>7P31{I6?6gIuNW|jr)vOjKnTIAo$^)Xl+!<=LQV1?m0-j zp>@lN>~$h|P;Ij`jZSubLH3M?mmXSqJ%fKwi}#F~bMaHJcaoTsl$HR!R)SPGQHP1a zoO7ZnoI-|b7g>ll@GKZpCo?Di-Q~85cA2Q&D-zqrgmf*aY~GP{4;)N&R=ZinOmlkE zeLa0CSOR9rMh7xBj)_po2)CtsEwKw|){fiii%aBA?Z6e5X0g$#jpxW2^il)mb|9ip z7q@+8DM^!y)1bG_n5{Nx@*qS56*00T6M}{M;Qee03(55h*KiKrm{>nN7Gy(hPr!5J zc+T(o&Dfv9uXH;(aiPknm2ITdHMwhU?Q1jDJJ_p)8tQy8`REZ^1E=~!YJRT_?jO5{ zuxvimaNKZNY2~4n4vA?|hdi)bfOr3@eBJHUHIkt9m1cWPHc;7(Rv>gTP);6Y3xtK3 z`3V+nVT%jFk)@6PFlzs|HLzW7AlZWo;dHqHBg2H2JUv*@UOF@{e4yint! zvmByVeg)p`6bbEZ-Y*Q!{g}?nbOfH;Wl0MN^g810;j8Uw2Y?Uvbp4QXOd485*8YlF z+;-BMps#;9PeYV2Y4+5>BHM!r*fOCXN_gT4UtU!P-t8XhxFodPM2BOIW`@0$QpPKajbaODkwaO2TUGWb2}Qj zdpzI?zq?`Ouc#Fqja6^iA(p+fnJ6v6OtT$E^-1bDp}qP(@PlOxzxIwjGiO+fcsdzz zq!Q$TGnD(#hL*KjVbMf@s$in{PQ_>Sl!%U~a%yyrGR`Us3VXlJr+?fDgbuek(2V>X zZnH}SM0Rh7+X`*RUV^crZXbe@Ri8(8p3mL#9nWtR+P+N;^?bU?PX4K zklso?I3LjcwmAHMk@c2AaRy7cFzy=M2^t(ia1HLhxQ5^!+}%C6yDhM|`;vqN5}W|R zcG2LAJKW7Vr|N#Uz8_n)#lG~+yffX?{XE?>wag&TkFnqL&*iyN)o}B0bQVju$==mO zU7|UJ=d^u#$`J4_^jh%I_jcO{IyWDLDjV4F2y5MBfW`$6^@q63yk+&hL-&DHEkJY? zgSA}1Q;OF@S;N6g2B;Ua{yumgIBK{+2md7#aJ&iJJs07TKFia;O#FV0g?4_12kwig zGtv0Ln^qv**+o(R2QE*z{tu&>x2JxGK`%SDb!TbG{1XNm4XD)f(_@Qap3?aE(tQ%F znAgan4CtRSC_`Hoga|d%^3r~Hx|hy*{strj2ba@Geo-Osem9K;RBmy)AAc+eZ+$aF z|BgxSF2#aaqg+_(XpQ@9Z1hnpuVR=pTO~VrGwjpkXcrd^$^`ATGsx_6hLd^k&NUio zh|>og%wqFx>8$fRUpB>7n=$8uLY*z|xb~Ae@5075RlU})H;KCoze_)7G9>PzXMl7? zxFM%qi4`9(rji}$V71p!s>B}*`L)(#bFB%f9(qm0b+(hy6#*8!3lHbXUu!2n!z+iZ zcc+9Mhfu4pO@gfX94mS*-Z{GM)eaa}X7^~N{5i999J_!&n!HY^RBVHRHdVa`Zp=dJ%-dev-UyJ)LIghKs=aasI$8vx9*9A9q{a_d+rb__l zlA=^pBC`muhlG&zbJ{NSCFs#2O|4RzfVnkC>Ra3qLt%3qH6O)5oYcT}N}~GrV}@6! z6;Zy7o4lcBUeWJQ8ZXOxHL6}-t8J3rZGae@!t>qN`c_!A;tI%>hv?czuB}qc_Cpys z_dO+r7VRrl+6EnBCR!$3XBG-0;`vQ|G%g|w>+*W~kNc`xp^$}XCT6)4y`GO1>P4_c z25jr*Nz%+#9R?Kwf`NBG)_`HuTpa$F0}aG8bkFL$3bi4aPZMQ=5|`Lr02aqr>tpO0 z*8cM!5TBaL4w1aP!z*jgZo)Xfv!!W6en9Rgg9<_AH4LK*WW=&eg&+Bi}7A+m-TUI1&Ve^=Z!P14*@L8>RPsMGO~KM zDTBVET)uF6;mFQ9U%Ci^aFbWHy&psrk^ttnP$cBUc=h&=k2M;bOn*o&uhqN)aefIj z%dz&R?3(n}U3C*Rf=ZkE`o>N$SM*pt7u4ouyA~H3z4L;HGloPydtx28Uw@(fMU=@sI47*s8LT zaNyfqR<=-%<}{ZFVbo}T0VVA7-ZH1~B91>XC9*z14)0ZdD0+EFIF;r|t9pIqO1{B4 z&9BLo&fOeN*$I&yQ!Uq{{yoF2&dDaAo#Z73tyT-jH8bSTH8#0vEwmwaadyWPJenLr;X%Hki8X8i%5KDw$! z2|gY=jIl5HC?~nq*hj;_eUZ?)w7F1YMgF&1?1`DoFOA28g_T+{hN4Ki6DBAXKy zjq&PNBRJrL;~DwSembB@Nc)-R*!bSzHRpX{ehSoZ=SF5+c zF>{Wu_=iBghvuv3KgX79w~Knd*AC=y}$*!u(N0 zUu0V4?rm$-XM<@jbbyG);JETRKqI4xp~>_>#55~ur4r$%=6WUqX@L_ynR`wqW4dl} z9km86@gLC<+B5bQS5HeH#JUWA(!g{8jJ);8Q*S_m=*DklNBlY$eJSMkW%8GD_aG$%leebU<&-wlN>w5MkA-8P@ zfd7+!t91Q%-{&B{Gd7xP0W4h&DAL5IR45O}ar*748s8Snq5(B;` zQF*}Zg{ID$L zl=wD(t`gA#5?^bkiYvs0!wsMd8eUYxoY~WqtOCH7cFg(pF|Am_R+?%sa;E@_Kcyp z?R-5K-zeS$<^RAE&|+B{_xp<755akkc!x|=7FSgr{zr6z`nn7IJI-uEh0ot6!$pPe zQ@Z<|Wc?&8z_W8o{!jK$Qn*C+sWt-8x!r$fTA1aNB0=@`5P|}b;Tt@SK25W9C)m@Zo$xm%56d1`*?XU}& z$@`xT11?QLB!Bd4%O5(fx^i8pR&69KumHrMwSIVxyp2rlchOJbfs&z!f1hI+)=_(}y9L`|iNrTr$b?#$HhPB)&-`}!Ohn`C zh_AfOG&|W<9RK3bpyn(wPn^1#$(wS;4Z({RPw$e~0UsM=d)2}Z2xvPN@)JCyo9*Zg zgNJ7QgiEOFZZH`TiAGS^Lz*8U-n!GYcDHXmgeLypmy+`{K)fxTDlaDD=U~)LogWEw zp=E`hNVXjTP2lcO=$JC_uyv=!1XKwq1t$1;5E@7o0ERk^U;S5K2a*;ZCJEJX5$?)D_FidQBy<*VU421n9T|wyS~P2 zGZF=V$1N7fw9C05(<)9k*|Zj6Q#z4kYeFjkl^(@x6oMk{ya}kSgiM4pz^+pR5kvGz z*Pu<&oYn4gN|0mc@y#CxfPzSeRCog{H<%jjIM4o(*bqkkWdAjQd*toV` z9wJpQSX*w^63>6Lu7F91_48$}EbFqMvg>B1El-a@Lx!Ta#4B7>rmUEf%!3X0s3#*< zOx>fe)I_a2Udx?K@Qcb%J94FdH=FdOcpv8~wOJL^q#m=bD+nHuOwTWz7e?6Tn8^iA zdJ4?_=90xH;6^2FY+^r&6Z0`|3vVrK|Ae+UZfr!a|^#KPz&$SMm`- z!AJC|R_F<9UxZ(N9u*9`I|q=C8}#T6j+2}NK%bjh4F|`)O|zUscs6J?tj6tAK9OTS z*c$jW>@3`l@WF2nHd)Vg!rv;R*r2%wd7SuLiC-cts_pvOlNcy}@@I5Qg#EQ8S;XR> z2#^q{ND?Mk;}Esk7Bn3S6R{#AG$P$}T)t8bFS#(QX?RoLNlkOF=6@Kt>v7<^L$bZY za{{#h(2X=`Y5ww}|Hw22IH;rB=Ar*nEBV9Qb&m^qKggVeECFOI#`38PwLYpkSwW

Y}l4TsJIQK+)LG(*-^j?cU__ zL%*~$L=r+0>oW!FmpVg2Y3dpnreyq9pGe_RvnpzW_0~WaE+a&!2e=%uhuY50@h%B& zSpI9XLZLib^S(VP=nLTJKw*+bCn%VNilbCr>w(Um>6sEk{>yJ8$aEog?vW40;{P6_enn` z=$Eg5db~n8*f-JUoHMczrd_Xp#$WkvBLYU%J24`qrRx+2AyRo{Oe7Ih0I8IwlpMU; z5H(%M*POq1Fq5r0ziEvsHniAZJRBz~kCkH>8h_U=MtOx&XZPw5GIYrvaEZg+`kEL! z{0|8q^`g9iz5Nza@*{VA+a$Tyw_xN*^o0WCANqYaBD5@l7;YR zE>9+QrWGeb~v^ku>vCA%mv zwD1|UQI<@#5+98JCrWNX89^3-S;rn{x~{f@9-|qR7_k#lhf8S5M2@I{C7Y9vqV(ms zgJu9FAM!RAp|rR(&;>y{Mj1i(Z*zk)2|`$2=FY82f_`ah;g~-748R3O7X&uyDs&{f zKZfg5l9WHIB34BEHC`5l$h*T zLrif}`1Vf|<`|tz%S?!bfBOhG*h3$j<{F%T?H{X-v=>Wvs<@6#`}9jDyo+P3>%aIC z6){5y@+$_%X##C3DrS{65^9DM_ExRJ1|kFrC=s zSHTT}m|bNNCQ<-gU%nk3?yRD}IPq zS;-2~(cU$&QLWyYr=r56>5g2*qv<=c>8Z<~A+9`D!kS%ilE~hOM$(E2ihqeyq*fS$ zEGx#VlGu5uLqS;z(X~AAW;Z^}lc641*fSr%4@G`s$%2MgcwEF62tEQS-)1QWY8FU% zj<*}>23#K&ta(qbQUu3p<_WHJ(A6B*W(Xs9nDU=yVPRNK+(P}DAWkA27PAScYu*y0 zY{Z_-#_HPt$l3)sS$k+GcfLPWrB=+2I;4U5RM#xIkhgMW&~jYpWWpVh7BnOClGnNW zprFBl?lUsK_Sxc_+xqKS??>ebFU)S*Z{8N1+iHs(P&+V=VjJ?r?{kpZ?@#g;zAA$t z6XwTBNZl-e*qgzi#*$RUp1#=DFD6mZ!QP+8&AvD1#%oO|Awa}}aQ`EmaG%9K-s!i^fe`^D1}k=)`I|((4lhQUPPRr$Yy0R(f0zECn!DH_obzGPtc&hx)`=wS zgEW~$F)4W^s+(8i9~YWBvbg9$3zDX5zD#$6u|=)_FsIIm0EOE>%FOP)-0>FmI_>_(oNwyyVHllo_Nf++-RGQA0z@MYc@8fU z&uOBKg3T<+{Ct0izzHJGuzhYf?n>wI=W9Uqo4HKMD%HGr4QR4f&3{vPsMe`Th7Q0C zj#F-N2}FKsao$J#{&GRiue-L z$E@{|Lt61{AAUasH#1`x^Fwq0bW~X22QBBKxY-v%@q+Y?2o8OOKo5X@#}z+H{&!lV zlGA2Z6Zw!>3CeP}E@al{0CUvCjpJkAubt3rOuMuBk85wCYSQ0d4`oo{icHo@ZA-h} z{meDd2b3aN%)J+?$uQWS5QWEO(Zv}RfE|*D6@O!Z`G_y)H1IrOFb0riaBCsnZZ=SW z*ZPV*-Gh`T+Zs!cbt!%N3{t|9ko*JbjoZ|0WW;mtXDljt~ z_C9H}e53*$Pg9gXuG~>xsFUj=r4 z3>fi8x&pqkXj~8tWM;4zmO{eC{%vNzq((`p)Dg3C7fm2GWJ!Pg_!zTvhpOJ}>8A(A z>bSsmTE2?_`fy9Sir(Hl$z>1ne%Q}x=*yN2N;ACwN}xJqPtO%>CCm9#&SEGU^lAjF z<1*37=$`q?@V<0ql+@_Hict0CYp>IO!6^92!TP?wvC;kI6Na#d~TL3SA0$`Xbw zu0D)~8av?>KFR}(Kz?>A;wmJ3XG$0zW6{_*&0FqW2F)R`@BTzz22F^O9?en@L-V6d zBf-KQYCy#uijW;GT^XT%KMEkU@3viwj^VPLcHho@c67p~1i>FK508qer$oX{%tye5 zy_4b~rUZddaToQX(cXI4SK&V5hI*h-hYXxVj0#3F`8T6{*k8n}tm1KvtFkDt+?V4x zY`zpV|ARSHHim^7&)gxsxmZU(lGGYO$m&6^-D5|K%l_ep#@*ptHEROHrrc#y1XZ># zO%p?umcI*QRV&h20HS|ugLFf`Jnd{pz^JtGy!Vw!rp^B17^jL+995!sAjNR zIwgL81lZNj?RFUVSI>Lj5Z&T}x)|7*6SBFk?96*teR{O^aO`e1x0beK*(3g$&vY{y z|0}b}5SJ|rg2Qw|#rwmrfBccaX@|=KBcs?|Sjz$EQH@>5)L$A+X~g#Ks+%5+MJ(h- z6~Y-KC?#sL226i=5U$h9HDPRa-lK*?u6*7TRC1BLN#SvpwJ2kEOR#gzxP3b(=C}F5 zBg3Xg)!K1;b^?a!y(}ssU?mIa+RR3X+@s)68L07#pkaS9Bd8kkq|XX*kj;Fa%>4sl zY3}#>;{EeMYu2zDDz@OlFlWwCgYaavZz8vDcp!KtXE-kT`Gt^fx~nYOGbeRLn9U|X ztY5HTupXGQNIv>2M~LquyDy;QJ@FZ5B436C^975C9Pfbar6$CG7ec$o+{W0C5>fM`;^iN^F1c8s^++nIqn0x$RBFmUCgp z-Z`pxWpKs0D4k{c>xPEc)sN}|CCV{&md&6y7m^G#B|&2z8sv+&N+F278j1qVgNEY|^{01Y9%)uy7n>}t z)-<8qE~R))$U+wDU()KtwUA#T(XD@eoWXr?71>2gFr1aiR>AxFn=YX*PSL-H<$`j1 zDAH6;gFep?UKIX#zgbY1=!f!w3m?C-LwugV$={Fw#o=F=@nd&hUi=H-*DgaRO?qu{ zsvbadf|rhD;V&j=tK)+5Beg&u%H{ypNL10Or;71nVwy#$|Ln-~t(G!f?3;aS_&ycw97)it>|+jH#Ubb|o8_tqs_cE4Mf&?L-PR^{<8~s|a`jYA*)A5A=MgD~fQZBW7ptR=j(jFqO z$bG+2UcLnf6&<;PGkfj*N&4;x;akFDjgUz~_mJ z%3XfpL{er~yzI?Td`6mkpOJiuf1HXc@Uct~kRccDb~jlNP%j-4W!RaAVY*2*N`}-VYVtWQ?6OOyn)E zQ5Xfum68mHUX!|<6@skNEWfy8 zC^!qIk+(R=@_uL=i6(??({m6r#w>#4e%1f4nXx8J!fc_4MYK=m<}FH?bYsS|Wv;Ko z)UsLkxGkS#d-WCZD$kN?H~ctNHyCWi$K|`<--&77(w2da5(sn-_C?wlK%&LPR1|db z-^uQ*OfRR%&Rc5ssD1U2zC+&6w_O{XU&eYRfo=q4XgKR4EyD{yEjGCJo?U+=1GLss zD#TU}6O2X=$oGLHv4aC%fctipogW;IAaLAY#=MoUOQk8Hx8c7s$i=RoXgz4NhQ*n3ekj+|lLIK1IJJIZ7 zSYt2C#uZpTq_rDyk1s!3r+I>AJ(RDyaA&*RzipsUWbb5cnK*rol%(lXXPv?PbFmmz zEXAa9>!J97aQWz6ws!+A&Uq>b5p3Htiz;3=lydT!Qc@L2UumqWdIl+X#@^l~hws!l ze$p!TAZ!61lq#X#y^=Ul#cAf@bG-jNF2l+7YswM#oO#AG>x}KkU{ujwP&^yXUIpol zT`4!cdKVgLn;u#DzM$URad)+trMj=9V}Q*MMGpI34xBxU#`1k$GwJ*jTxZkL6SNsG zI^ceY=^S!%HM)Snz&W)W2i&ZK-6dT~)MNLNW-r&!1+VpQBJA&JwbVBlLHmIb0>M-H z`Q|+@>sa}NIlP6M#`1GkyYJ>QmUGckO_8G}YKjbJ$n*0kOBs7PS84IoBH3eHL>Q1nN980t4iWm#+-xRN?(; zy|d)74=^I195VUWilxYNcV^IEq3ErW4h*`b+G`Dp1xfIkK;t`hxu-z}_Kq%sDLW4gR-3X96vquK<4?4D0b} z8`dnSHU1a+Ql~j1K8Lf}d#AYvDJ8;UlMlq$D(*qK$8L?((Y$5Z=chw{@<1LIoqkiw=Taki=Xao zeQDnLDr`V?tAF_%+r5!@{y??i%akDH>pPR2wd-0s^_qq{ZeJURRb@_mD2hoNM z><8LT=J8tZX4aYU?`h=Dn#gN7|2TCwcF?z&x^x&2s4r@gRsq)J(iJK4Y9c~ZrTF7` zQ+846SAsPlnuWD_h~T$1Q-be?`V5|+ z059$7CQ(l@nIR4%QI9a5$-Hl{f8EIDAdmevF`j2%|6}@jYB$M`i>eX|Ir17@EDlj( zTX`N{4pC<=!*qD=B8MoatGq6vzSo=igzDdR@;TG_pY^>wZ28WrvU%=RR};4HW~Xo% zl2DyC60|;wnN5GjHDPMC@i<7z?Ek76y+zfrRBKzcU2I$P(FVUs)S}6JcJI(3U$eJ( z)G2hGd&T}!EvkH1l5NagA?bEoPF{u>873P)`u?onu z&VIm}z51b5BrF0VstNPnB({QZ)_xEj`M^IupsVY(83etZhM!M@t>d)`X4#Yr>Qv}8 zM_7nQ^(ZpL_#Gb&9$xm!+D9q4(m659EGII+920WjD>D4|6?@DMBn~S|z7}_8dvGBN zv{-9_jxaVhnO~^-1clrZPNlaUa;I#^WfcGHwzX`#IC!O$?a%jaqF)#^v>4G=x0nFd z1+J>L&$iZ)l1YGeoDW`E36C0o`5e|8=6t%ycDCxxCg>jwn21|fBvcjEFz9iss$8gB zS3Euh&ix533P7IMTqWpgqZ$d>{3iD;wE`=E=SjWlrhr(=qt894jdaFU5Gbaj(4i+R z*)Ok9wT`(^FD5U!`n7}TZ|@edm!hY0SC~ad4BVz`{4WoT^;qkhzi+(g!tW`UFAFx{ zAHPhZ>nF-g&A2~Zx$+vEYV5GjLP^*}gHqjtmENpzwNH2 zS;lxSzWi5{>EIb-hy9r^Gt6^(WsMmR+7A0Iz=}i|TiuR|YAUk53hf#Zz=o9;#NEfr z{L!GOdg0YOfZKj50Db{-Vb;fG2>_r($9OZ;z&L=iG*6jJWTZ_-m9xB1+~@C&!H(uS zV`15#?$$D={{7Tk0Kl$xiuD80R>YELRqWqWa(Rk?YYU~3d$Q;)MicDAryQNMD^2hj z!Ntp*2jNqaqgk#Ad1wDnnZaxRhnzC_$KP?3VvGZl_r$@V`ZxY6D+=@Rb$VX#&igsn z6BOH?^pI~FqLDAF?L_96DBP`gk%ITj8vB+#2-#9`yF`DDL(hNg5tN4>r(d|N?hynG z7Cq4ZQiNC^GG9(jGS7_e3B|aFCYQz<-_=LxBsmgtpc@mnzAU~vE(zhbz7AEMKQYpN z!D)F}EW3UQSbg3=Sb3r1eb5wwBf|4@ljLg zgi|nqG`Dlp@gDOqO3ur~wG@J9*bPe6QZL|$&Q?2n>qS#V@Y;3Z73x4=LPsc0xW<|&3WC@%4!b#5|@Vl;3^5Xf#;pO5iRw{(qs%U(O zzW7MCmh~Zx&g}0GNu`5U64qEqRtS`U(mI566Cjup! zSR^)B)-G;MJQk<)*H%7MPG2nj1}lbUN(W0FxUo@h48rxz*$hC%?na`*xo;Tgj<&K= z?KqW4IWWbvctJ*QU0kwi{c>vZc4?igVAhi~=}BjymqqI+1Wm6q#^CGpvX`wPxP^C(#zHS(%(p6QfP+xUSc_3Q2oKEHzI+i6 zgt!=U2&Q#6>1L!xD1h?%@ru)M_og-Dnv!-#(pV~zj}$kPt&(3yuZ$Ey=!H>EP*bDr zMkXL&Y|mhKk0mtFs__ygi@R>_$htdKH}Wd(31R^R!;fAZB_%>}#2VrOlk!S;zrj`J6SP~W~3ds4cY^v^^*!BkVK-3)`ix%3qHOIK^}^f z8s?*k;%H<#Lg@notZ;;)3Wjk`a2`h2p!B&QPEJS*48@OK9M>F$C)xn)1eNn63Ze)> zl8S7DlEH*-$(+};yM;|(abp`qI}LYO;ddimTA>hizh1?0#q5e%8SaAyyNd?l`Rp?t z;Vp(ajb4=@2a|*U%>|eS%I)qejDZ&}3pICtC;o~SSu>0k>O0FN^$IBbe@PDc;~NR+P7~XQ9yI*OUQqwBl(Un14l-o+U}gCUmxyXC-N*h(pbq;VlY(X>D z3fOm%p0(|7m6dn+(cf~#hU8$w)by#(=pxSQ7b8BkcY_8axEFsi!sYKFH?H*((RBpX zDAoziO;{k95GJ>jFL`*-EJTgaRq58nV;U>DdUY9m5}N^)g%REoo5o8@BXV@39^rO{ zuZ);MvS3EH)Io%UNE=~p;2U*1TYqRH%*T(cKS@$f^Uo%>eE}_eQDndzgpr?-45}Od z;<#1229ZkQTg1MEyN&ol0%6FvY=x+b+N`vAsS(!jW#Q*XDvn-^&l5#9Isq|oH#(T! zu~J;3@Cjdo0NuU2xsMP_!l%G{&_o!?t>_~{2#Ote3bF@N_2c#K)TE&T7rR^Mj$pZB zK7h4hZ~VmiiPmvzz^o8m7y$k_{%S_AlUp|rwG2%M*=iGL(y>xwCN#&c<+R4gzGu+P z@Oipg?#WEY$ef&6o|e^$Q2$(*zEXM%DAi4By6H$+DxjAr5?;Bf41*1fzte^X`~S3(5NA>lqHAbkE>Et zvI-y5SDn!u!z5O$-Gr+suDD&XVxuF?6eqYjmb;e9OX+{Q`PHoO9)?|@Deef=7_q}o z(DyJcVaj48&B!gNfV+)x^rSnWTb%Kp1Y(s0!H*pqZlfqG`Olg>gNfd9Gv4Au)Z5=? zK#E|Vx6Gzd=@*;sY)hmd1cQhoE1_;tQ>yDQ!AmPm{@I$VeJq1mxE4Xs;4NU8BeQ}F zpe`^CKb{7@&*m5!k#kV?_D^d+<0z`(?-WOzwirdo3Z)4Cnh_sHJ;|4g(di;nM^B-t z?luaw|726DS@LwV{e)|xK{qfGNoH}pVhqjLEr<<_-H)c9b{$75)&jg?mHa!D zup7k`t25dO>|KiL@^3*Fj5b0#|6^9*OQmnt$&dtuxfo8U2KntS)=hMTeiIcq`d0)mi@3O1b-;I1Vl1 z*symWCf8qSI#&##2*u$FXbapFvx^fIBlAS(j5@${g{g|)yKOrANm8TpMENesT`HyV=vSytGuM&UV&5766q^of8~Xy#Bm|-WRD@*dSKlKU8Gp6X z>qu%q5|~w)6>lrlx>9+h$7o9T(0D@CeBmw%oUru8n|6cgGW8ze!4z- zvkG|1k+<*Zn=Qwy+A+?^KJYUxFL1DOjqVx|gOJW2nT$xfJ9Trd(w<=W#ymkl?g*>M zcoFLGwS##R^8mJTkILhyW{!izxDyFeNFvpMYar3*M*pNqjZNVT8zvUGqlf-s%e-%E|3L2~{3nN_?(eFdaX#hI!mF6{3}dNBiR` z@!Xk?-`?%s5f4ne?c;{vhek<_GO}SOe%@Q*Vs*whh~gO4a3@(J@rjk)-!VnvfiF^= zTl7b4A0zE0kDhv$Efc#CA3+&?g|Z;!#Y zUW00lOB|mTzSw|{>$4|(jek$;IZ%JhYgBC=?+BsD%y#Ucp5Q1Po~&qXw)TB)ga{rC z{iF|-#NUXf8_|UB!JKYi-CdA$)7^Pmotrtq?FJ<``pPH?biBE3KWF&F9k-i%6+v`5 zQWD1!NhqcOjI-Mu7CSNnbN53LpEbqz|G;Jco-C%Bb(P$<8E$5{tlZ#wgm{ATFd_kW z%@D*%i?N$x7Dpfc>mW$tZA6@orb6vt*tY_Yq#@{`F+(F#KlvLLqG&8DMEu_CCqA9N z1$38@31_*W#=Dt>Km+vidx5-rKwHiECaZbOLxQtn7CyDfb3liXBQ3mp@B`hA<-aD8RzYs z=a+U-z>e5^!g>pLEHl=co~*ARw=88!c~{a{8z_$ww&Y8g3j=8k@18QS)FuECIL=QP}8HuMA=eS|T7zlE1R zMkFYXT%#_r&Lp#H&#nqkl@4M=wz#?V6hMF_3O6LYOBhwK7JbQ=NsZrNiJ^s`5f+3b ziCPjfXXQ|=m0mN&D9_ES>H58GBmJ$^a0xs*cyqq{Vfz;e`HD{%$4E*u{}EE(2mo5V zy`u`<`R5Ql68-k$-pJxR3%GpG)lG7Qd=vhV$H#B86_~3nD9C(z>Smk&;~^DX2g8JW z*_0Zw{E!Qn{6AyMtvP9o`2R>fa98gZZ0N-liZubRH}kBbxuW}qiH(?9hIUi+qruOi z(!-6@U1@U`^75jpGa;7hnEk>5)&iUx&A3x6E_<#Qh8ErPY^a2FNI}cDj|jNs@hmWX zA`1%g%!T8qhghjG4a%;~v1#8Q2P27>7za`JM*F`l zVsW$&66uZ=M6D4?r^Ej%stsxY6SuAY=RTjgGf+>cjWYArxGa%?WRhD6S8Ji}i);qHHsX!0c?Zgelo|j9A`_M)Cq3EiOFP8g7Hg!*t*~8UAU6F63QXZ$`e8 zmF=ILD2~}7syTId#DZCj#yXq>;eZL;q6HBR;*!-Ev=BRE8-yK>CPPGENPc|%)aIy7 zkwWn3XB6hJlpq-L&l!P_xDR~dE&v}Yi#ua3_?0WNZ)D$SJWS%2@R2wKFBEu~vF)%; z8Vz(_GhF;BU-peJ{m`(}E>M|NFK^2)`Fi5YZF1l35Fin%EZvb+XLJ)4S*OjVvb_dV z_;mYrdsXp=QR6RTz9Os;Vo@8?eSckV=5!OIw=UaugS~%+KYi$%(biEl?6^x-{yc`r@tZlsNkzXxgWD7bAgBZl(T2WanEvS1C zs-N#^<3K2)d{UXcRVgYb0G@a|v~yAwUnCq&W}B2C;UB$ZUyJ~V^2jb|I)qpYk_m@myl(15`|8>sOa&2 z5T$+HgB|nxJVW{YTAYIzN3W9Si`xcsvXVCm^>3Tz$yqtC+I30mO>~y@A-l?!dp*64 z*zG6*&+?b6_klZp!18g=tP7e2kA_!M2>=G8o)R&iZD3(O=XB=xRS%OYZYG|EM0{BT z00*F9bGHY0udI88U02lWpVg!NJf+*BYo-*i$qc76&)H1?UjF%Y`IR~(hME38Ito== zPl>|bjo577;5QgY(^yyrJN5QjrM+v>z-}PJclf@a`$Lbe?WSxWzmUX(Az4<3JbiIGEj~cO;h-I^{x>kQ< zvLf)u?p?K5q&I;1i}$}W2at7ck#;t&RCD?O%;P-)n+#bT)?zn_Odg4x&fQoAH}Jck zu-Ptyd1~j~f21$~KF7pFHons#iFPDxWxsBl_k9d4=4iaXOq!$joxh2AtLJg9$MveF z*se~+$eS5h`R483#!lA7q09u01e4xzKbajcupBKNxB_L>*URc8y68?7dHOO9g{U6GDS6_YA22tgHVKbAs zT}ZCiFc;I@e9Q49p789?QF?I{{l%9Wj&bOh*iG;@PrTC+VKevz+N$-!fZy64aL$g4 zOtQRPQqyfwvRPMuU<*L?0|A{L84S+eR46Toh8xJ)=+%a-P#&DlzTuji)}`q&T*C** z3j={#YV1tSk$?pA18A-k4FMPdF z{h<|-sJVaC8||C7k$ix^t`hh#c+Ew_kdJ~ zwQnKY%6TaA&C()Pm^~5?spRY8L6vwe%e~}vsvsH7tKFc51mlo$SGNXA=_j9XAUE>V zM1Ls7pHEjk;!}mSae7o_e!WAbF~&yeS=r_+I=v}QWJZ^#GA6x}?M#bBAHBQYW}QAN ztznt*n3(H`4i=!N16L`3?OnK;kkw)Tno1bv0O)t|YgT>KLen<};-qSc8;I(VAAb6hy2i+0U^ zJcWpTGkJf|)}6DjXNycyokK_;aVBd`AT!^yx+((;$$YZ?vkP+A*UU6Y?pL*CW5N1H zT=k}`wYw?M&{IR?4d;DnmZm@ca3_eP5C?v zj-nprG2YLQx^?Mpf`0@%^W8AsllKDtGG!lr1JVA_YP1TKKO6$W*^&Vcj4(Mhv zB?IA`@h_;M_Tu&9t-Dr#$U9#}rPW;SN6`oi1q)`*a6ybSXNsVN?l|IfDUoml5^|I2 z!mlTm@ivINpTHccDa>FL6Q)$MgZ0x412Oc*_N=heX@9clIb@%K>U47+>8aOK1Oh=7!6N3)- zwX8mlIEar0Qc5D%jM~9tChFDjhGxbi{Ee8?+-2WeaicP9BZ$1~&K}(BWq!m8!5s?U z0H6LeNBtOm22=4P>8CVDHlUwqz!wS=^eV-c_&bUKNBp8UMoyvlFvV^*M%XX7Ta7D@ zRE(e*kuyRCNp^n~grE_F4~~VjxuXT){d4C}M{c0#?x6|a5n;wkuExQqz)cTqO2x~_c9+LKY)+bX=8Xs44_Uht_zfe{%1J4 zsS!)}*;gv2OFQ)taEUbI+^I$iINQDC=)=mGE`}Rd=xh)M4X2 z`v|t*?!(0=e>R}+IdCDZqg)V4uNcGZq1;i-t3Z3oqm1~fVP#-cLFlSm;G2;E30hZaXa~M&LC9}8tmj}jqCp=- zE{SPSX}Q-N^$&9S4TrkNGwYk-!dk`lW?k!6Y)u0opB{&bp??+DZ$KH=goH8YPY=j@W z42L`s;dn~4MSirSUf9G)799D)I>PE3U4V$%9$~;8Zm8#f8pa*Omx?MG)`Y?VZR#IP zO^Wj5!zivOx`tpbOFBPt@mK3;r(wP$V~{PF@-0>n?jT~U4&o{5O}P4H#!b}2@1ZE$ znkveSd;QJBJx6&$qZT?6eZy$~53EMjX!Ts7dtV&N(46&&1L{Ji3l7t>X{P~M2hv~U zPtfm$_KF-9@~(ny@g-wQMtCgU+E7h}pyj6i|Iu(sS)A(sYD^F<95#sJ8Oeciz`;E{ zI1Gtow@_n>%r>jzqzF1jXOHF(c+>I7tDP)YNty9(qJsC@dg{eOHCbIL`7z=r^m)#J zNlhv1*st^SUcXTO-a)H8M3v{o>yv;|!s8OI_|VL**^6zkYJ2g0&=8Y_i?VT?4TRgB zeii!!Uo*lfH(g{kHQU(VKU}6axa%8v#U$FZf+Z9{`>y^+vBmvd7StA@!omA&NHRbUfy$A`r~DHInA+KI^_m7 z_wT*8dj20&ITibzMEmyS7=1Aobuy|tu@3q(b)Nk6^ci}9o>-%}0Qp2Xe(y~q-Nc`zoI3_dH{&quwVqmz$E?7C~O zQLT}X2utEm^{LCM117d*>b1%$>)2S`wrTVJQTpxw??w@Sy4{+=x>$pM)%dEVie-g3 z>yg-4cksnoGqbkytXqhE1X+ss@^em0#p`y-5c5#d1=bnA9~FK@3#OsHWh@`=*%y5` zbbAk~x9**)_@7Z#+CY@Q4-HC@>rRz#ubXOScE_lWFkk1i9GCc5+Pw_H1!(uKk0ZPrX*eI?iD9 z;Z{}aSc9=8O(;ql7APBi@_tg z{|+50soQrt*xKTkZqf4$CRIg!*<76WClJ}C1nmzr?o#>}^d=%t+wSH+`^lM(@(fK_ z=M=73erqsOzCp>b0{S;&fj3K4*z~hZJsR(p<@@kDF6t<*-~R2> zivo9=%}`(O=;=48i@OrX1-FzHMID7%+P2#(oq*~tnGf|;h1!Pyw{TH(buHMo%<5n& zvgW7yg;n&>s}g#YED0-n}tH z+}}E*ZhhV*2!;m>IO z?+8kq_{{8Q-diiB4He$Of#;LoGjxu418XENhEEFrh-(yBp}Y|S9lZGn`bn|9zX0c+ zEA?I1M2hHGmDQF+#=Q77BZCk&7V+An8~;CwAjwtXeGl{-w?-%vB$TZV5q`da&EKxP zVR75CyLNpp|J0Wrk5MctztiRTC#>`7s%()`j1&A)L@?#~kME$}$*{X1TcOb*IT!3- zZS~M~v{ci@%ZaZH;5__`nBt$sOJQT_Q77jH^&L_jOeB^p{wazB;x!#C0Pmf!=A}r? zR`{LOwXC5>n#flUqe)x!^2Ym=1L~Um#eGcYm^$YKj-|IWK_G(iCtodsu+ELMZb}s* znh1Hpb~gL72g=&PAtDBcu|mKnAUg~G6C&pP0}x$U;IdOf?Xy+oP(+IJ43Bf&J&iJF zpF(FIyoUuHb4S@p&5tHR!_E?4@r>*6E*dFl_^l+?%i-u=7ux zrITmB8_M;Dygz2b;}7Ac=s^cV2TTPrup{6hE@wWEiqC#8`GA#rt)HF6uzuXXR= zZrh=^PR^Wyt4iK}X&SJbia+FScj4oM`@g4dy)SfpeE;aJD*r|oM}rZC*B1fGN03MzuO6;iPZ!*AkB8YVLVk4SZRRepS6_KCbg|q2S{} z)yD;gkAddN%7JQ==H2Nu{~sq$UlaIGGiAsC%kdj3Bh~-?R3OXXt)J?Tu;b_U zJD`X1OBAFo8ur6wE=BfVo5fV8BCCG78&mgq4043cVujsf$$t7r?jLp@g%~*eyeT|> zrDo;3GT8yaJNfg+%zKSjs2VQ{9bivA7+-R!s-b%|9*;Zy09$N_{Qh}6#eM9l`&gDc zN4|c^05&;9{+8_i_#iUfef@m?0Z*9o{^-^wylFe_DeK2K_pzJLZ+Au|DFBX1ZT+H! zyws8DPt*S$oLue~!TNDBR(P}jDJTM~zxUz_2^~J~G>mnA3UsencEa5#Kdg_lFH9J6 zZCCFSv&1TDasQfuzJtP+>pqE7^IUl65Giho|GlM5D!$n#()N=qU9Yp~1G2K%iGMry zs03^Ku`4KvdF#sUDBmTsr%D~E6=%05Zl8>)RnIWtJ94ld56w*N3^Qaq8z>NWUGivf z<~`@5*-3NJan)bGWZYpBf6GPVi%)R$k>RZa~1(WhfL`?l3+rrQz1qs6$8a+PjX zb=GQMwyfMPAG=e25wkZL6e#SkYWjo-AK{_t|3Pq4%N!VmaEB|8hLn z^8*bS&0{Cj28-^8Z-> zZ~3Kt+wHM*HVcW+7HDz%3!YcD@3sJG1z%*(;?H>q>xfRYP19DsD0v*JIASD-wb1kU zv}8jvJ#LzY`@OGzB(o5wVZ|G&_0VPEhJH>)SN^>Ha7oS<1RJybuXa2{axM+*S1LLA zT%p9$rDz9#*z4vtTa!R4_y4pA{s>FFwP}z02HFaW1`UbMIcnNC>vnb%Zq1UuJZie3 z8NP#A2av)&DpbV_+Ts%1--LuQET^KA-KLWerS8}FTudqE-vzzn>}sY>g1HYUz}T>>z$0QPrgLCEaxgjqFdgr=Lg)Ms#ow#N3mDyO%CKSu7zt;lCM`b0Qpf`pN6N zq?E_7Ae%?~MnCsf-y*W}N(SytWo;Q|Y)$Qto3rrCg2szpU}23uzSB7sekX}p`k`#g zVUDw|Ih0g*gH}-){E+V35GdnX0=`zEetW?pOC6nvf;ReUNtAx@`ULYf!rI^?y~+;H z?+chR<8LyzcH^afn_|m!zAev0seiq>{#$S7f<-O~M!T^U&UkZOXSnBc;7*aX8}4Lv z*(>+;Hmxr6p);EKJ)$XpjNkt?FkP?5J%v7qyftn1m{z(Jknf`1xK!prFY(g}X*#tQ zW@P)}&Ggu6x}z!;*6?;079i9G$iI-j4nB&L`4?AH)wBO0BFnUanFTu*oeD-^qP0tS>iGHtY1QBp}?`))3I!Frg8%(>uE8HS}HgVwA{?c=z*{ ze{dJKqplAB48JwwhfDa_8D=j#?)4IPPn=ILG=AFx%IwLcb^E#5>=;;{_Pjlw;p}2l z1Wdu*f!Y5xy_W%;>vbf##*by;^w&c0)9nB94CnY|kPRnyna(>?*O#cuT7TWQE^yFF zH8*p&iAOVyf^x~ZrU8-XHfgps7oYPaFbNJ*34RE``Pu9C8XjUgUPHq`Bdv zTZX^jG!KoG*IQYTth&f)H=BPSeeDrf-0BGX%XGCB&fk0eKy3}uw?1-w=k1$1Fa43n zQ-2Se*jr!!G<3l_#X)~6a$(N1QV)a!4DwK_RQH!RYF#20=LX_z-sfE)COg?W%6jcc zq3)72IQT0^aqtMs#doNacAGji7S8e|x34clmWr@hB3?x}nXwJR-6h^9AI50h$ah^W zJKZU?qK*6;->LCAzvodV4^~fvkCpwXavB5M8;)pOM0Wly@lc%S%sBhoehM7+wzWM` z@<;cD2S__+lo!7mU;U{%HF2afL>hnA>W*;OtrjVl5Iwvhd7mI;>RA*0l0dsx62uJb ziFj_*`j)Qq1-Jl+5Kzv&ArW|yz-QOI^%M^a0xMdZ=-?129;hgsAkd!B0-vaa@;*RZ zLaV)inJFsoO@D6IS||tyJEAE1zql&FcwxyP1d&`=aY3Y0TMccTrTF_kjK`TgHCE-L z|NG16O_055$QQj^5C>P2*e})6V-cCZ0}!CB$VTKhpNUL^^`}At9qjiv1ONAqhH>I2 zeqzpFj}5Z)d_I@+F|F{j>D-6V*@A4RAO)%0y1(UNVj``rA*YOwDvP97HqLcylo_~a z2S|!+A)up!=BimvcXG3E(#!_u+c$5!dVSQmuW4I$)yzKJ9O(&&n?rly7y8(dszisv{5=-DD4-OnD2n<+J7ZsX`qJLo2$CGPV0 z`-h>gIvzVuST}s7CCj;p{!?ZBR0c*)AUb>WPqpq z%iOXHAjjR|_d2u-2M_BHrIZ^ag%1oXwEqp#4_n{Xh=+gtRv|i6RtBgSqvu>xgOrMb z&g8$dl4?r7^C8*$y`H5+2?ghge?MRL>dOrGId&*N|{gT*E}y2Xr}FZ&{0K z5q?ruLl{W9lK3I0vRGzc1H**fa zDGn$Uf6@7P19fF-1`?Bc)p;!Ko8Eh@`lI!v6B^}hF8a}Lers%2pV2*zO7&ZE8vc3o zhKG1ja+7%TFO-d<^yrZpxKrt2@MxLnzNQ~%l0REaH(JzU;adJ%7cUr%J;Z7nBxxF? zNEEjO&sUt#R&u2xGy@{{y)3P|;qdkPIrEjTX zuX#viRL}l1qQXoMB{kqqsramWK#X^_aFqUG)mq=(xy0PqNi0ih)KoMtX7uh6m_w~o z=JEmSDj)Ugtb#?kjJb%Zs64$NUBRW>@@3wKn-0|XB*JCt`)-ap<1c?{FP%t#qTZTG z-()@ecIjQlyW@*H^Hd%%z14W#700RIoU`&}E`JP>*0gd`D8qSXE4@*0)8y1A&fi!v zP1031rc#L5IGfGwY>$rTA(1h(Xc2+dGpa$06!Z85Zi2GtY!h_VgUHIq@hO}F<2 zt@H1F7fR@^jIyH%z8>c3KT?KNLZl{DzmHJ=RXBbCI=_B+G{-42r!3E>yCJyF>rjZ8 zeZe7jcuoBijQz(-)kA+W_h+|<9lNq~Kke^1%xlSYp?PJai=j!PBeMC+;@2Z(Cen@v zT(3ZtgU{Fn6?)yoRTtr?PW=+j+C~BT)hi)OqcY#v|18DF#nVpa+9b%g&ze_c_xBE; za=kfltar65lm3tOe{qGC&&FC4=%TD^2Gy|j8`DMh@BYYY9ub;MNpT|D%c^LG4_B{f z>f>Mclw{1htk!9e4u@TJ@Ex#r@^5p9EqH?}t&9@FiE|Wpwr+lcg-YoEQ7Gw`b{Gn> zx%sKMQ>T<7^53-lDC$$xdSSLkc=GpDLSJ^3rK(9mB=f6_=gp@I2O{5Wy>Y$1^|N3O zTNI^4oIB{`mDQyI05$iHQ1!~hU%2Lf)RRu|dif9bh5u#_An%g@DaqGJ!{V{CpS>Nw zEa}OoxqYIq&ZXB}*RQhqSl~Y=Z#mgfe-#?8M$ld!@m z?w6_t!YOv`0NK2G5YlcTH^X2hCqi;Tf;T{%{Ve1S3z_sx;XXeVlP0%^K#N z%=0X4=XQ6lJM8-H9DGpqEyPL6&vy>D@Xi&to!c|)cD!_>Uw8PHKEAronyT=$S;U{qe7Ruuf2}}DQ z-kR~ROD^;>&MAvJ9c~h?9vcq`&1qB{J!u$TTDo;3L(A;vHj;}=c<7rnCx#;cOI5s$ z;FO`x&4(RR3D}^9It{LNg0#Q+ZwG&M-0qyq6|9!N?M>1D<8?P74Gu#2ZFMT1ayw@n zlv2sRq)%sM#@|`;i~J^#G!tDo+>))(-EBuNpS;paKA@-bWo4f!3I(+7jXw}qUw$KQXx&|m?}T0<8s1xy)j1@H2k9Hzb1M>5ak zf;TSN?XXS_UpqM}={g#e)j5D)eB*FNCGKSS{A|SA2U)oMA^;w@hG~v;z~z4cq=g!*Yc^Sp zI-nMVcfVd#h0|OzdT!z@g2v5F912tZ(BO zk>;~rV*sc1sj^F?n$d$*$rqx!r zy*%drou8}<{P$#zd4pjQUhFh_Y%4DLxFYH=E?TZ1wJP}H{P8LC1}^(l?=+cgZtOh$Ix0avJhfsp z^hE4KIVtz`CdWY#=31Zms&I4R?#428xS{A^;jQ{9T)A`9vR;g`h2rc3+>InJ1_)`5 z)^*KQn6;^px`?~bWNZiAW*TmN94PN|PQSE*yNeog!o83c=8>vy>7)P`4n-Fs??S{%eJe!vWlRXKQo2?FooBRnxh+!oi1kMk730 zLVe3aYBaB;%qd2FRHkdSsQ{0IM|H7RZr*H)v&Mh4`&bUWv3Xq~miN&X27eum3}4XIKuzXgh|4eTcQx{bT&q_%KMR{m#N=Z)HDN_oGj4 zQvPao{im0DhHWyHec;1xphoeWRZYb_i{U2a6ikg#U$0BiHG;4YJnT>BeX_A`q%f%X z%4Gl5@YS_?dC}~?!aBW>)t4KdWUcjy^aD0C@8{lVJ-VQc?76BI7C$zwrG7ppwg30e z$$Yg-HCg0_T`Y4%D`FtOPhV;|p4yO(kL4gq5{na!TN*7(ZW6KRv7UP&HW3lok1Pzw_^&f!9A% z;EpaJ0~d06hW%7h^ey-Ka)EcM-qrMNU{zeWnP5W z41^qqee*Or7vM+(GK;pWAQ+k4@I(mR&xCQSj-@v*m2G56F1J-o$Al+K>f!vF7=?JZ zdb~-3S8nZ{nvfcefOb(*|6KVv-fbDNV#@HFWFBUA^lx=(!fV7sJ^jl1qP};9)aZns z!06?!XVk!JY*r4|>0F#YE#GKGF2@)Pf#%g+{nW#rpfVsgW?^g?QytEmV< z^Frmo5|9}Sc+JD0o?3?A`XB6A5@tQu(pCca4Eh|io)=&x1Dd}S+}gj@-(MjQnm2&7 z^+ydzf)X*|Z)+7u{aXW$g2#kyVmkVx275zlmTJ2C8GbvnLU=ckZriTs_wyUAbX zxxj0Fg=CmB{G6%o5s8@57@sALK86kdzIV!j|m4e zICNr+D(rC%nCA`;3mMF&CSk$21D06I_L8UdQ^0mSHL6x^np6@=-PQ>gW z1v7>6(Kc8U_IQqRFPg32=fhL#=vOWhVfvXZyBQ@{rc#NS_{h|%)d9vlqj*`RSsC11 zfB+y5!|1(B8qHuB(=U0`n%q7{u_iCff)4}OkDlNSrTr9@G22y*ctg#ZWRs3)1^^%f z^8fB(bdw;@=X%4#>iSZx84Aq7Ba)y5%gJ9_F!9_!_if=}zem0{b@ab?G+I)Hi5Enn zq42PSqhIbYW~?yK_!L)e&vptXmJ-jHX{iqbNPt9$CW17mhI^J$Vmtb;gk;`G#t6|V z;9F$HBV#jm@YNrX%U0xtxb3d{@ESedQ?tb26po1lSxYYGImYBs`f7#FD&ljIh+e@Dte)1d0ZCrW-@a`Mzs9&FcKI z1B{t_$%VQyAQ5g%bOwI>2X3Ck@T+7<>&k+RIJ>A^?l~SLI|ZZnI?D4Tcpo*0fH#z6 zYLgWe@$1eEKh@8w6>^~HQ|L#Z@rLK$QTMZBtx=dWumRZdgo67$+v|*(Q)yGe@Gx(> zH7FS)Mxfx$dBkWvss_wP1Apfg_aE21J_+JCXNkl$G*6I#Aapw9De)QP!JkZ{j)Dt| zVqmd?WJs!RL@`&7>y5mO(uBPU8eRHeLV`ADZ^#h&;6IK?_VxqYPwuxG4}t>TsTm7o zgl?F>0uPJ-^%Ia(-&u*s*^u8=gvu>nTA%i;&=?8k#Yl$l`I zZQSbGX+%6lk%WjXKLm&FYUM0RkIHYLKKVLjF4bvE>~j2S#1w1qe!Bg!*nY^#_U(fVA9B0`QVHq|wvz zf(vHk1>FWp<<|o4W8yH10i_$!f_C5SbZ8^hc^Jq82wRW;VW%UQw4J*)ZElBl1jB32 zQudSc-*V1@_n_;u@P@}8q{rR9#*T4M!FX0r=x7Lb$<^m@y^TFQ$oX*uJ@9^FQ!1jS zfpVIZkhh(>oRscmfz(CHHG}wnhZr-o2>^Um&T7J!6j^TH7-R^q3H`Rc!tgs#J8DDL z%CmBj0Qv9BAHPD*e>t4T0U=)4MT>w$UxPf|cnIVzGx+M`fiP|omtU5M$s#Y)XBud; zo*n&n2MQXKF*S#`DgSl*D#Ovg1QX_rR#P+H(Ek2{FvF^S>~RgL|JhPPNYQvejS@V}%L3?1&hLN8 zdXr*U`d3c;f%ox`m)@wR^c@oi(r2z0qD)A+!lj>U-s8vBW}J|49>XKf$4FeF5g%oD9G{=AVtg63e>JlW`GkP?8a|ELaoxy|Y#dG*O(|+23of z9;^=R8$VvQa0b|C?l`+}3Mhpvcsm_C{><-k^I2>SQM%h@zT?vFDfiFvSf=~38t||* znp}RKCO$1(|6NKqSo1~mj;8&mSIqK=lkWf1 zr6_*w>%(3pbzq{4U{(1iolW<69Aus5#H!!L_?p)-bL>W-FWH!AA zzQ6^{eImTLC!x?P(#RT|Qv)kv&P>&>9oY;y(%g}|(wd)CqYJZ1j9%8-{O@7_C|_G3 zXhX}lsscfWcI9gVZ7y<{#+%+=T>>p6uXbJcCE$A5bgGn=QV-ZZK!_c=2J!YM0ro>=h|N)#yO0?nRCWNSCAZxD<(RL!t@DJ++<{uL18a zB?D&SzPYo?*u$G4V$Isi?YUzN@u}GHFF|EVD|9*J%DSM1f5)bU1)cUd`WUg_W7%3z z!vhI~s3LaaM3@RKW&b02aK@9qar2;q-}4m_7xzx4EZ_VuJ!d=BwpCt@X2$*uuaVt4 zjURvY=-R$Z#Vy7OmCu*2wrDaTG$pn;Cn=&0fcTG~*W7oH?aUGj3A-^;fHyqJewWbE zNT;+jCI#=|%m$bzjd5n(k3eb**5QE>aLV)BA_Z$XctgWctOo3o7jX+NSYk)p zY?CmVN&t*nGla4$Acael_sIE4;iE_3VJcI}gDJXkgPr~3ZZTdGAayhF)(37i_kgZo zmhe%X+3g&ZDKe6m=qjKJf`Ca{rkCn2O_!#byG*phAvmHey;XPfDpCu445GZu{=_}RJwqncHEg;vW@L)5 z5kH~2x?*g1(gt}~c#23iuymPSR8YFyzpn>cvdmuM9^j5~X|}Z)2ys3b{P`_cgbUD2L?=ePdw+fzC*IYsHi;Rsv+A&It?UYZ zM?a_VdiOasvC_OfL>i?j*51!u#T$zFN*+&kXDgRwHghlXE+OS$bzF}?u_1YMeEhTx zQunxA*qdM7+)0G`@w{l(NxWen{U{HNR762gK(S#VuIxptOm@PUG+KfvNY8eS%Y4Ia z=cdl5K<+YXo^oY)m)v>wNL5$f`Ajb?*9qD69}mvkvEv;=-qPZq;#;clUynaQU1LAs z+VLLn$X<*=T6*9qu+r{bAGSZ+9FsWMLZvwI3<=h1FfZ}6Pdm6ds$Izuu z1Pa))Mza#g-!*OAf}Bt0T?=N9Sw#(JoSUWIjv@8uW-rzW=oYx(YZF(U+ah3}<2mV! zU6W%`>g+)){-hf@aJvx%R@fcXVH9B27S#C%nyt`mUG`FAGCIzmThEz>hxogM9i^MhfFIKni+<%JgQF*i`mumb18I zaBL;Ig!_uyUD%O*q4-jo9P~K#2vnFl9m4iy8>Ptvrv!(+=7w_ja#y&&3kB0C7^vF3 z4;)pFh~`NVgiym(3{6JL+Y`-FD6!@Xd;^Lkdi^@v1|OD;@J9+aALh$aNQ58oJcKK9 zOizFS5auL1YfuI%3*~6BM_J54NvINZ-Gi;qQiMuV>Bj6@mbL8Q-&w6 zB&B1lor=Fj5J7!E&5%Q#YzBkb4s0^;GW%gdg?lvi+OPv-?5d*9Z{ysBh6#t(22o` zyKA+Ay$akLNNMEkatDZ1*&4>906Ro^>p+qvZ=|3@Gfbv+kb$8$?y5957|zgL=gewS zhn7duxv^Xqt{mC{!ie5A-MPOa9ej6#q+TaQ{qvF9#+aZPeU+oip^s6;cTtk;MRrC? z^0K$r7Y`4l8Ts~Aq(1>79neTC%)K?Au$#>3N;qHTC+gd*wKQ8X~$PHc{yEo@cQ`PA|!1_YrDLVdu4``b5kLy;QRGF!)B%)PeK~4HYBdk z_EA|p$2)?Q;mb(}6tW>K)&89Y9h3}T2rOLbA`6-bZHmJPWvPEY3rpJzMrjKct_3qL zdj?gh4cn-@{8+#YOU9xU64OCrvCyRYh>rfJezEK_>llSZXlz7!N2UJ1bZCNLD6~MW zI@B4UH5sBZS{P*Zti0+y*Sd%ocnYQ0{I`=aa|>G=64tY|X5FEl%X^bdjYp?YVRMyM zJaJ@|1JA~B*O?KKE9ff)$hUf~$;{16FoVNLSeGq$k=_pMfV2Wz(bOBr;N;CY1vDfd}VMDgw3(uId8=i%7i4Opzrsr9)ySeSdbD)M88;$e#uoY0xO&aOBW!& z;Kz}ldrvY7=*x;~U{NaSD>u-Q2-M;0qty6%DArE~F=r#_1-EjBuc*q$H0=72&>&(& zITy%P?n=V=WE9cR^rb__iRZd<3(g3F_mXv=QzKt-+qjzC58Rwgl6-psDZ8aHUju-NPrVd$}TbPAEoc`uvIPCc^X8~4VmJWr$` zlhKE54L+EEn!gwI578sSKgO5j&pN*btnQSZ1C3QrWdk;;HFm@ui`!@K);kMFL_!NYP`ZhcunH>}KF`6a~N?T+% z*C$1^=nC{sbf;_E@C3=Vv$D;IQNy-DEE{zgF=v@&Gzi0!WxXV`oSfd(NH3sIvbC3` zpt2BosKTx?RD?JMV~4XBl-cWj%gov8z2Dt9$ps0-RA?ggQ32OfVD&l8b>yT#lk3s{ z@ecD;k;Y3_as}R(PDI)vRVX4v$z|S4t~H`EffU@S&a9^?SV_|HtIO|z9f5?-Nn*l zA{4u=gM0DC<3$Z24mS>4{gYq_oY8E?O+lvErn=kYCHp?|H zh%*A1jr4hjI&+?0$uMEnK9;FxWpK9y)8RRXYHr*KA?NbEhoa?IVv}^6Px7PCY%jH# z$I{e;P$BA3h$wYGG%|v{J3Q)X=3Kksu4rbTb~hsBaNU!;V^t)WiL!K~;4|S9;Vu6- zW$)2EL(md zz3FzZbBL~om~Q(hThv1+`=RRC*X{HGItDMf^wWhef(}v#b*}#D-TgC5vSyW~g*rAu z-cI}B_ruc07;?Xh%g9m*j6FQ5`nI!C-#;&|GA|k2v28HXNi(9c@zRtyBX{q6x(%Wg zDUE-2x+Vj`jOzVXX^Z`cFZou@IqsBiXF?7rCTlVlk@odc72WdTn#?7 z^G5p4rQOHhMM4a~FA5{N%|hstD{v3(o8YHL%UQMztL-UA{2I#eD3Mgm{t>%!j4<^Q zDK`ezDrm1y`+kz!Wp5}GY@(Jxmr|cv<*u1;?n8xIG$&4o^k%bCheHh>8)=%+ew|$L zMQS@WKjXxAXBbRIZc4)Bbs(J})hTtvs_*7m8>DGkr;p0CKc4Qq*|3A+?VJ6kL+m&m z{JkB0H2Pf=+*UJ)b46;r}VJl zTM^YpI!V&BP2kjX1k=n=QoJ>Z{l+#_D*s4&PJO(dujon*_bcX zc=}}+Bi}%NDgWj`(4cBnzQ{5u5?*&I6ihf5@K$r1gb9SV-?3 z-)WzQD*_r+V2PUJ+XZC3ivDyB!u3Z&^b98@;j(uI&=Bo~xY@0mW}20=8tXUsI=>z~f5_|SllA=^*!QSs zl{6Ln5JYh8s?RTJp0IpZ73K@p+t#DgE4`O-#M(_a#5J%stqN0xqLpd8L0Cn5egPIJ z$?HP8ZTf-8uYUXq?!OjZJvQE^4^5CAYn6w4Dvrc$rq4%Y%`=Z=2?6&nUMshOUX&O7zZww?vywjhCYDQD=`V~euVX?M= zHxrDwYg3Q8MzHk8Bbi3Oc}I03I!bSRe;ZPf5$f+D8&NyPgdt|nG>C||n!xjZh6a-* z-QWHVCd-?>$lj)}OHc8C2YoQ!GuY)){O$28{SuneT;xF>lq=JJGD8`M%A@zpxPHgbAJ3T|UI!sY7*GMiRGGB~t3K zr(RK=9`xV?ClF%-h;@)4z1-Ot z^2#m}gi7Yn5O-F*6qXS{uZSy@;CZ&`=9AQ5q(m1W8$chIT)DFl?FN1}Pb<8ntUB$( z{qDSJ(41gPlOCJOyhN<%Ee<3$o-C-{Q7&i~f*;)=o-L@~46$tX<^Z4_)=S^B1DhH& z6DFe4R72{|Y*sH4In$b#z{))t_+g(-ToX}!MSr4_9gbWoMG65@-vl#G4^Fw`H^MeA zEwQgQ$JR8xUjBnboTk=nJ}V4_M5$7{R#`%X+0Q%)d6YV&t&7^59)#wdfmCg>+)xka zsq%)${kdw8_7rxQdu4O4Zb&z9#S%GF%2B%|Y?+~A1AgYO%K?&36WbN;_AbLe zmhtv>rD>u&TDj62FVxX>+mcZJU1q(w z1JDKTo{~gpDktfl$~L3hpPl-NhigP0QO>!ooI+&44T5e*8jF*pS-7>8>(S_A)8+=g zE|C|Mv#qgr*JlwLlJ=3P7w(Q8#lXC1Q@d4RpXQ{Y4LDxFUyBOraA2%{tQCv*i9*tOnX!Nh_hzV|6G>an~Dj^mn-?jGgWepM6*nFL>^~@)@Ow5` zJAtub&^MzF4qk0cMeeO{lV=}7cF&l(8!B=-B)R9BU+C3mR?>6~hOp|*$-}kT!Hia} z+`!P4=G0iW61k}mDK9^-L2Xa^)@_g1Y!03`K|PUPdkJK)C@ZRjige!ZB{X#N5H_KJ zp}#YA-+foOdoU!obtQ~&g!qLGzK(h@&$Qc=)j4mDN@ZHTp?X)IU8u*)qY^|Vr`9M- z>aEs5))Ag$L0iEWkyh&hwmgqCqk6@L8WPM?5)s_e{_EPad=#UZo1H2zC`_Pkyc`BL z7RXIqr{CL?76*`;l2L%3_}(o`Y=wvHZ?%ELBcHt`heQc};O6;zY&(+Jko}O;twIM; z7Rf}~J-lA4Z8v*LEcEa~v%O7H!hxRB5Sp5ye%duVr{l(n?@GRI@DCwgEcBo&`7Q~U(gOJAt8G|unfK)z`e^*4{83vKsT{yxSY zPFN8m(L? z0uq{~7Z}%>?eM)Sr2chips`XTWA@*)0p9n9p^i?D`Q!H0{|Bu=QorzD*xf^phi~Kf z`0p&TJ5H5NPJnZH$_a5*oCq)Qk`v>7I2mr8OHPir;S@M&ZaF1xj#J?yI5kd?M^1yg z;=o_Hko!sl^z z?Bgrvz(a6Od!9HK&YfS*hbLoioWFqVgCnso9_}aS#}$jn1#r5evL7CZ3*vaihzH;+ZRLS@Q%89a4#R_StWNR}n{Qp@p*R>1!%y&V?Alcxf&IJ7 zBk?0V3dijskGA=X$KWVD7XQM@C}2<3llhE0^kzQeT{tE7>BD@+7jbI*s4w#w7wE@$ z!o7wtp75-pj3*p8jPZm+hBKbvRnbrnIc!h9@FH?xXg6fAHT;{@bH;(RlI4ITn&fLmaE(So+H=5 zJ?F_a@zVKnEqr)^T-*NsLb(q9`5)um?&o60JFdEf@os+~55*IgF~0Gh<&19}xq|U) ze}5(87pGj!_{9-x8Nb+ny*v(Q-5`(0WAFrAd80hheqNwF3IEw7PqzEBRi1+Vw#!p- z!X5H7+#OHH`F6`QY&`9eXW}72@+^D@&&I3w%X4trgYsM(FL)kqa7dny(;t-=;2Fo{ zg}Bpk`9B*^c#-}6Q}SXQ=d`@U#v5L0_xFsv3imlHueSLgDzCxo!sNAhZr9}9c-nP&4=#H{4#EL9 z<-It?EqNbaep}v;^WK#Y;Jx?cgSf(d`4Dz{ARor(@DV)qp?nnAek32miJr>G@#tvz z1a9$6K8cUvQ#k6m9Bk{|3;DF|7cb>Axcw{nEFS+_K8K6Hkwb9sTRGI8=X*KK=F129 zyp88i@&%iJpXG}-KJX>H^NSpg`+b!oaKRt)WxV01duc; zixbL^@V`mq$F`p)m7m!DolMS|MNXJp&V@&%mUCnGv~nK29_PhpaX!2)z3h!^WRQJu zH|&eQW|s5Y@6RF^z?rkkez*)Sh}(P0g|MraTo`-dBDfqbii5Jt#qiV|a&i0`m$3Jn zOD>5My>LKHxi>zF z`{3HO^GOG9}u?$=Zvf)_NGhvLUA4|xXOj%VUv5iu@&-H_pT!Nv%IEN^adHSgi6ij53G!w90AIm7Cd!fcH@=E5PLi+TjFaW-_!Yi^ zOH7e(;`meLTeuOvjk8aa@8I6}39c|*eu~3p$kDjdO!*m}jGyBkv*i~!;T-uT_QtMR z<>NRG9x+#ri%ZXw-Ec$v7j~U5$HR4SeB6Ga?2a4#Cnvyh7Rd>5U7QGaTp}mNjhD(v zu-h^@DXx!`;m#}M_I&or?d^W;lRMxJ`{j-}{Q@ugB%BE z$SB9frLY@Lm`VN%ckqzo;WAm|_&5N&W8bWD0zBDMPKaB3$%*h7oEX>7E+@fTbIM8a z_*`-_ydEdV{d3DH@QXZhO1vYloC>GNC#S}(yyY}_G|r4W`p6!556*(e`N~;w1kQ$6 z<(ED28=M^lKvq;4qvQS1u&y!^f~UE>T$avGIj{and4ke*792 zz$J^ye%QU3To8Z9h4A&_a$%gkgj@uF#6|I=l5#P8qLf@5Cn+tLz;|&;eBp1o6y97$ zE{(t8zwz0!av8j@oLm;qFE5wF4{>?Cvw~c~o_9sLA|6>uu7uCy%6Lg-*&k2!m#g44 zxT?*kDsnYE7}vnXs>(I-XIu*>t|r&UFL51Qyt-T$$EzXNv+;uK+jyxdH^8}YL;M6c z!oP82e5jWEFD_DBZersDH?{dyM{b5a>dMV+yy6zPXg#?lcB?N3*!{t6?EW;6+hU)F zaywg}a0lGrAGss$+gR>o?;m%;i<-z?@qwmtH=Cc$u{6y@_L(J9pnwR{^N}{9y-c_xMC-H z6K;k#+w;O(?0$BZx8hfL8&2OvK7jr3LHrgUviaLpK5X+BAHn6i$wzSud<@s>E+5AW z@Ckc9_@q4_dMdWg z{T7Gg(>TJ`w?6V^8xQ!3%_kgb>kqza8&MBj?e*j3H@4s6w|F6bhZ{|h-{bE11I{;5{)nIBPdN4@`LnGT z_zU))EPu79;nX-9r^V~$$mwvFxpI2E2xq`4=gArI zbesvtn=fa^qp^qmJe&pZ#My8N&KvuGpS=sOQ3Se0rnyw_t3Nq%>k^3hpL8xGyXci( z_<29s8`mBt`{1qE7uOmt=f^v60i1e-?1zWog7_9Lge#4di{Y!I<+<4XoV*%GUy|40 zKauiAeC&z585evmZ^5}<$~*9x*YY9!_OpB#2Y!`LMv4#&@9x&GguSMZcL z@(p}2fqW0YNhm+Y&C|$FaWYT&1)Vo!>wz`De>64vM2slPtJkYG?a5=|HiTpKGRe#jJ=!7wQ%pja&4S% zs9XIQr3u8R}?lpEUp z_${}@A#vmU-=6`v{$Fw%+|^y~VDCSnJQycRE)T&Q@KC%vh0HSM5+}7h3Li-$PrzZB z_K-yz(ME+FM?XOZm#*@Q1=O%a}{Y zqB6^vONtWmUpT0g%rfSZt(=@3Z!a&ithubLCMVS&E_rI|A}vl-TNm6Wm-cmaQ3PLW zpbOrXON~alD1(3ftBZ+)$2;|V92OO7c;(=$l|Jd)G z9Gm~HYIZ@Uiq<9kqD~8PCPD$ zd(T z++L1_b9a$l@qiw(8&20xcE=S4$%%2dVRCZooF7F8IX*s)PI3HV5*^{zp+21sa9n0K zo!-`gKA(Nw``rUi|B~8PT2Z%z*;A4B06BL^VOG*SL=LT zL&vLix>lvb)jC^Wj+3o(wQGz{)fIH8S|@5MI#8_>b^aXLI#KJ;fodJ6d+9W_4%23I zmRd*YzjTsXN8|)LA+00QhYm>Vh>VQU5jk|9v$HVsd1oi#@r%yR!OG#z&cP)S&Q8HH zk{|jdaUdz|cj=PHQ zoSk!hKRG+zVt;dXysi4>?08Ee$z~mF@7-kUSX)k~nsuZlpySLs z%o@>IW*ugqQ_|6ZyUqM$d2a*zV(UA9h~o^;??C(fBZvUT2c=0D7= z(`Igr&YHzBI%@XONn;%};iF{hl*vJdjCH~^jnVn?cCu_8E(7Uov5uBWF*;gy(#c|- zD^=-Ou}+oEbf{RTN?|%wtTW~5D%mg>?)2zPd9%#Cn%WR#9{ zc3?cX=IpS@8Ka{j#~o+q#NbEHPKhZoIwf{TJ3At(zjSs$Y<=zQfGGOb+3`^4gR`?C z{%2p1YF)4)0myyz^jPJ(uH5LoAcdyGzj88JEq!c)oC z88DoV0P6(sqyxY*{a2IWZ<+nuVr2A(dCHc-|2T(inflqt(6>zdrZF<_FZhzdiu;gZ zZ<+OhWYk+`y-SQt`n6=xTju<2GUhEqJ|mg&mLb2E%y`R)uSO=kWx$Uj^W8GwuT|mx z(KgWNL5*OM`Bnd85@%a$pgn#^#^2+v0*xMhIf7$955_ee6mEyFuIncbGb z9YyB0WoSPqGutw-TatNg8Q5NAURwrs)HK;Lt_zWAZJE^>$)vUn>da(LTZZ%^GNLU5 zx*eI%mI0lW%xBAZ?nkDxWi~e_quDZ;TavkK8Ory`OtuWWdsIyCqoIhAk)t>`o6@-=sPfyOe6f7fB3LWz3nkF^={0S zEhDcdnRu3gcbR_(u?)OsOY9#`^hZB3?JTp-XO%MpZqOEI23)~y&P=ck;m%C3)|Z_b zSG8kgSiOHOTZU3IGLtMr>2XroGLj~fiDVf_*T_7w45V~q9$CiGsm!uv7+uUNTLw`r zGKMSzCnFg*mVt9TMg~r2GH)!yCY%f#%b@8@=8R>?xRM!T88Rnp$(9K-oeUVue0dck z^W{NjGA=9whKv@=SjpPknQ`I2)|qh;YrQj*!f&fHlj7wzXXeDpUCzvjrhA;35^484 zGbJJpI5Q(=9C2nwR6XX*goty>nF( zpj5Q;O#X)N&NKO~IfHL!(k~>|KkV6=^og87w=?G@Ib&{T&QGP`j1KO^8FD)_{+Ki3 zc4oXJXT z&fq@b46dD_9l@DdI|G}RGp}}rbq8lw?F_3gXIAYDYhBK)+8Na^0rDukkTa%shO{_m zM(s@K%`Tkjz~{SjW&`)+%%+{uT*jG9JEIxZk24o|3TH0ujAee#RN5KI?VO3UGmxoc zoOw*l8OIPjiZhFLCU87w0PW0QZqE4GnZB)aoM&!)&pFTBJPUE2X=!%Zd1l4^y7LUm z`&-U4CAaT6&xm|`=sfe0GTM2D!}q20Oh&r5&NCKWJ~+=vxPEn>k(m0;c?Mz>XCCa# zLJH0(*qMdSoKdhd2`xE;U}p@bai+k|5cqLsz|IKljd4ccWfH#AV`n^)^PL@hGqr5r z;s2Fhw(sO;qwd9bSpEl4O9KQH000OG z0K!;vOkqek4&Y<}0Ow`^04e|g07i9lX>V>pb8}^MPGN0jTR~%VX?A5@FHmx2c4=jI zb1!pkVQg$JaBgSpnpIF8UD%}$2X}XZySux)g%Ek%jkTtv{#%2Iq=E|qjSKdBewcUdKxcs^@d()Y0| zXlnW*DK6ee@!fBMhm?%$YJm(sFfBf)zxM2{3hr71Xo>Mz4O%%6T^TgH8s`L%nYK|_ZST76AziOg3Nh= z3(-Gac0&uydp$igEu}(B&j{Dvy))aWA4rd+1ns7zm3q&zQ`h+(`?Aj_4ZFs&9=TO^ z<$UHltkq)bxW5R%Oizq$X_>-xX}~bRPXfhqtm9iIpm4 zjek~o%MHv=taQ%9FhHe*z>{%3%JSTUMKxjnF(Ru_Z-CTZJV&DG_4SE}i_UH1SI|yk zfWSS`fGK-}^NRRwHSS7_56fDMZAnK}?A`$H`Nu}c>9SwX8J8rf5L49WGG{sl!6zzT z`Y0AiInWS9nF?{gZL_MnHs4==;SFKmlXJp4?dswI8JB*yl|S|F*dFW6;j`EB-uwb` zijjnOM286SmiAWrS9yZY*djp#U&DZj1uhu`AU6zpkG^4G7(ewJyi0j&C(SW{M6td# z*^;TeKU@9%OTg@vo4XSQgBRQX8FreQoqK3yrk`>2n?lH>akqDOcIG z-Znu76(6{@6V@Qpsi|#Ejt~}HJOKZ7caf^gxLC2rNz_{#L4QMdJd-19Q|QfNRwnB2 zrr)r(@?myS@pw~vt)P!^g8zpw+L?b4t6=D3pF+(|5s5EuoVJqF=+QcI)CWqjTA)*) za@lTx|2rnQN&A<;t?%Quv?jBG=P{&=5vjoRz4h=pB;z;Uh>;OlV-xY^jysO`rwg~Q z?z;Cgc}&rt)k&g41MyS*crYc6C51xFuWY9$^!@vGD9lN% zHk07X@FoSAT}+fZy-0QB`0S*tp%Rvb1^LsbPecOlNnDj*fjjgk5I@D={3#UTr;X}) z6a_9g+JpE0>eYZI_5D6x`PS}iZ|{Ht4jil~N}a6s<%@*0G(UY)^lc*+6hwVGF?BX|#zzQC`ckR6wYwWv zQ^T^cp$`YvV$uwsqQcTs(y#w;3gSfKMd9`0N5!*#rJxPc31vHHCXa5m7geZycgZ%` zIRW&BIEM9gKa!jjC4k8bv!MF16~$>vYp z^?mc|3otP@L_&+evVC#K zMz7L6iZBcq{#|5XNX77_IfuFOHFo517PfcgK9BF~NZl??hL8<^iP@KQmn;kej$+At zCvh1a*rn>W_`8c5nF^m*MowBNyNjI`1%!>ukC4`hZExyHau8T zG87YoD3)0(LcKz=Xa*>pQeJQ1M(+AoP0ilX+i=82+cl08vWQS#-X)6<(^+o_xAF9Gwu7k<_46`);HaD;+CMAzzZT z`b_;JOJ~~Ct3b1I+LDtLF0xS8Q;Sx*=sPsxf$=Gix~{ss$5$EwkF&!ol7NKh-#15h z)#I5tgCy^_9{*Hd9mz0zdS;{dFW1t|_6td&2K~2ILln)*)R2e-H60z5#i~r&RQcK2 zInV7u+)Oq<7(W0Gh_QB;sLK4%=L@#ynpC6zFGW)ha^q>c(3>8 z;}SComK7xt%J6^cBkV_yh&yRAe6RNi3ze9{8Z;TN?0gL~41yx3=z~Lnmo94<26b>g zK0i)duuiZ32dm~f1hQ}U;u@86A`;3C88jx-Dx;!f%l*vf^>2Ad0ioV%QF%wj{hP(- zb3nAD-=6g2$IaeBE)_X@a7Ko#;@cbE%ZnN<_WT0R%pYI$Cg~9Q67eE6Kmq*x{04@U zdTiMnEN6V5U*fQ^vFFwoq84n;S5u-iG**m34HgrW7m5%U9Un7a-)5+OqW!DNny_E` zN0rXh9$oU&Tvsuf0M#yZ~H?GdD&w2^4nBHQ*&;4K3I{OGxoIg1-4t%#~kuG~xc351Sq|y}e?L+D>EtcSa}><<*skfM4`a zZ6>4)@G@uDlyubpcn+s7EFwpT>P>@1!-!Qbld7mkhJ1d0o?cp#v8g0h!=htgINTd0 zI&XDDzH(yA=1q-QpvS<%>*?U*fWLg8(ke5%lK&safZFQL{{35C9x>je9#PcAh2yYt zDmmFB?J^Q>$GC`%00|Gt57@~TNTMa00wy3haJVpJT^(D-gn61NOX23UikKLg(7K-1 z1a+x$W@JqQs<5!IGDM`@4{1wF+J6vwXOh^eND1-CQcyqJOyFQ|&x|VkNIDwjBqG zJxC7k9WfDV%SP72gJ)u5!ah!jQZhoB@TmSH`00i{)vcZ>kfF#wx$KwbyFpODU7Lf5bO2n>z0z9;z_IG)WLw;LD*yLn9 zIBt`Yp7WZzp}xNUa_0aGdED4E&1+L*kmqLwb zmBR@s4GW1QHk2F^0D~1h24o>|!ag%Zv+9^n?~o6=z4*iIbsmft?Y$-R)5|k3(Eq58 z6gWV5(V$+Qa;PX6Uvi0I1hQlnNTcc&%p`;c_8ZEud-UqVTkaW)7Qqi5Vnfcn&rw4$ z)Z^A#98v@KF$M~mR9;o}iV^F7io|1QlxW)8Z{HK2D#lERE|W@Tr%K9jYMkit`v70? zeSn3E>=ENTLa=Wy&U`Kp^(N)W1LdGmyQ)v0Q5exxT*sbvGD80w_EEjTwPIkXs6qqQ?Y0i@!+1 z;=;E}h8cBsed_FbyZ(96*Av}8`E@4{kGBIX2lrEWmUZiku_MVx4CixU5&{6#$wFra|-#%N1wvmmF z0H4=W$IW>JB_*Y9n2oHgSPw&SdwbR=0r$&uofgac)e;*dWh4ufW8B(1g#76?F5;jS*gyO7X9(0VzaLZC#W5)u+VgPLvEBoq|~ zYNxi)pd#>0&5MIbRaI4ErK>6V>0jvu8z9(dnX3~!f*3>*!2ZfaVqHQ4!fn<=2D<9K zV;|mxVd{eyxxQeuN6%ez?H`1egcyLrgp-1AgU;rddoKzC3L9cdX2nmzSHq#0!C-teS4`@x7i592$HsjI>z< z0(l*K8&f2mRfr9r>Ic;WFWG_GOo^G9QK`J%&Qw}IzMv4994C2AE_yBHLQ=qDtXGZe z=xU4E=}}bv{3fTNK?w++tNSuFVU?V=0@4oILhtymBlvm^2u~E*4IjOqM*RHnL9}0T(D;J;W{x`qj=q)6(1uCu;SL zitCW2)_Fm`*?vt4P+rZLRIAT4;AYWvOSomErcG0Gb#s_t(!@LiSzp`vFX)RqNeJh^ z9t8e4$7ocUG6G|Sfr;I`g6`~)IXEI29vpN$S^eT$?}ln-_Qm8cE-LZ6PQw8K4zqUP zsI63qI@wp+NCfzui;qVheF7H1YP0(T(|WS7zcFMl@M^Za z)%^>%4{EM>wHhW70ZMSsC|{`Z5sh9>T9vu&S0;usE4awR*j!7>-y_kZ+?EE>0zMree6ZosK>ury!Vx#K7Hl zv$rCdkCJL=#RANqyL2fU(p8;<%5A%?^RO-@BZGT5iH(7Y?LD{=NC`HPzz9_Pr?_o2 zGCyvF?}wX#jjR3{<6E;SijKQ)_@FIu!*-2!=0rAMgKD`(#&aCrvo|`FrNc#jQA5^$ ze-Vj9{F87$UTqo+)Hu0#X4h=CLQr{THx`wprRgEw-+>L1J_Z{HUOs_nMGx$kiJx6q z2^usuTHWLH_3N0if;>JtJ^0%F!l0&x9tw4Gd2=_kv;+$Q0RUxQH%SFP=FG|3^6Mxy zBTmdZ16*yuuWfNvpg+c>ghW18Ogi2dVRg$Z+IE(KsiaF|1fn}Ozg9#QEk7S6{QTlz zv)=Wv?xR|f((!nGl5TtVDg0x1m{_u6HeZAG==fZ`A_bEGqwflnuj<1Sv7z2PF*`|8 z!xV}?CoLaD;@WGZ+v=FRAq?5+2lMxYkk9=Tst`^}YH(mc5*;5sh&1_oTG|c<6eA0u zWa{dg+Cx{nWm+AUWZT;XlA*_}_%G9z^N&x@XarUJzJ7>bxZE0BJb<_(ZSom25)Gqp zaB2xx#DD~dyYK$~#Y#UEWn^gb>|aA8FB8ewQntlweKyJL+pL)GlqQG-oE0&GSn%XP zfBrrDx;BgX*5w*x*I%w;xyO@`Gh#B~HpZ7_ASq^aTy9`4W9ax)FJ-E%DAA~0r#%k9 z4Ltl}-PK&q>GB&sPgPfVRTX~uy!DDI~NaAVcCY(b}_?9XMH!dxb@ zv4)~>M0G)Vua8E`2YW8huFMs3m_KQmNuzp3WWif7Im*NRs2hk#>=#pH;Ob}h-wcyC zaqWw<^RvINFx!fnp8-!H9g$T~8nCX*SF4PQgexkn5C8i^n^BViNKtgj95X;#obfDD zujKXl36k`D$$5~IkKK((5RBBV$Zs$6NCainYM+IPLG^YK=YyNHq%C zj?Rw7u%uq!Akm?MN=u~yr${s!TvL!x%@+|1f)IRptxQ4v{fvl!REx|(P6{_YGc(#2 zOb#p)UDVa%vo}ThD0~zg4JBiC9ElyJBrb1XWV8}ev;u>yY^23=Bi-xa#Di>X3;~{V zM{KY(%g2eG6&(l9NWl9|p2*Xe&4HyTWI}E z|GHTJySmu$!4nA(Ny0P%%v3Q0Z7ejy@%~gm{AN(Isxb9--c(#7s zzAwIBA_-umx(&u`@Kc#nar+&Aw z<+cYjA)(H6&UdPq!=!9H1zA}*%(>4MKihg9h~Es5U?7hx7m1@UN36= zrv}rciGO_%&#Ggb6=8BirjJ2&bo$wj3I~sCUfWbHC!d(!hmute1`irbV@YLMj+g;) z%6SUw7g4jI5Aj@?spEE^m+*Q$X7Z?{wKEY2P-I4J&bu6dpCb#q%%nM}T9cH=kVr2j{`_*VHN#p=P%+Wj!M zFKskwBwTQyII|3M@{A4ZzrQvD#yY7D(ypG!F~}84NJ}&KzsnMVK>LLMw?onWUi=jd z=KHJ)E|hh8=L3Yq#$IdU+%H0=qq8vu>iz!O=GNT}$cGmtt*-g+K{0O$Vn{%=8U6j6 zzzY^t@-KL~qN-}IP2?jNo=weuvpWS2D_tXBz2frW!Q?O(QZb7k-GL=;&F|9?i2zwN zpts{g!v41d4&PkXov8;T`4zlm!XxVace!7E{aVcjjf34*gHBR4Yu|V600Q&$dAXc$ zSXYoVrR)_G1G2g?yAEp>Q;|Ca7J?3%Ds!??ofd1BA}yA@20b#MWxx0ZSP5U$==VH* zY^JS4$^|!j{t_-GrhV@P1f7nViH5a@gyqEoc@dh;<(ZPc(wf(wJOaS#ISW?O^ieoO zL^ES){$Z8_JKO^7=kE5~WI+N3%O8YpVd-u{yT}=e_M2nNLj` z55-zFHZ@LftcuI{FtE4%Ifp=MJhI1c)NA~@i*DLn6FRs7UCTsI54bej4@FKc&Lp2} zs8lMcaRb%}fs3}R`v0`uF9c52KhZK#1zCM&f83j6!b5`T=;+K|$`kE4340Sbl>1M-Lj$o`ed7I>Gb4|Wb9#R|?gd_h4O?H9}`tLR_2oOf&+yQ z4rU7I5sqg`A5*Q=ARWm};ro6aO(4AfD+_?tadVDTvyyCH-$)1l7agdGFw~Q|vJz_N zx{|P*b`c4*>dBK0=P_;JKeg~IEG$0=2r^p?gnzC{7?9AQkWlhbWpeRUIWd5%tE;m`0)kqP47IhH!H%1L9&<|$1IwEU>Su#@ zOVxNYh@j=V6ONr7v_$h`SZ(qg%F5DhU4XnlR1l4daArwNP?gxUTAqd}UI zo6?!A4@C1~z-o#jdA|e@L&+I66f7fABrUD2$*HNMucNJJBN|_Q?mwA3n-hGdwn)rK z83-*`z4v#I{qOIM;PcyyXlVD_u3K=EnBe8v+P5}aG9{(B$;C~h*K`7O*OaF;cy>uO z0C>owHFZ7=@U-mh|IfPsWMyS7sA1}2fq5)tF4vwXIj9hii+&!vBxpUEuf~#g<6h~&9nY`{hw~^-om0dZ-p<2Nq0BJA^-uz)u%;W!lkQVcL zJ!&yBKEAcJjXBA8hXP>9_)b_uR6-0H7gZ)}HOc17_J>SBceQ&@3`=+KgiXzMo5edx zoRX4ntr3TGGQ5OCx?Nv_uJ8z?BQi|%Rv|)RrviYbnlovldyje*s%Qj-yQ|oUY`27w zF$oqcNzk{h9yiZ~7ob|hcirFrF;8zg?D?8OLqG&6{z&1g;!;si+S?|15AGIu(9!p? z`@}SXo5^QFf3nya(;WbkPyJ!Gaw8K5jfItpMqKLlMChwuSkz}_Z{JmAGK>inTfqI) zaHvtSEDkq4ftL4vllBJJ@yF!H1_iQOOAO8v_ zZH)y1;ZnXNn7%!tLC{Bdjy<`&%`xZ+@$hDBn53YnGwySlOC|?ROlgew>)Ts}kU{^c zmy4PWC$|alJc#8RZ5T2mDb=d8lmSwLs=#cB53)|&~iqM7>CoQGo zfjic4*p7s)Uv4)rHbyu|3gLKVbZTPK9~{_B9gqlu8!_WnDQquW+J8^8m@1?FAWG$O z6TDx3h=N;iI$f5-Va^^FG4R6-2ngU8;Lqf6IA={4=A!zZAiNUZk{;Z;jJM%^;%7dY zJ?RqgM#wH^_2i)jJ^f6KYZFAxzgn%h_fLwoEOcHq}@>@ z;m)#cfP?N`e15nm;N6`5+pMy=Jl*s3*ShOriwAxIy54LIrR%NQ=ZNFhge_CGf{SrX zU)0GeOo5k~jxBBIfZPAI9~Q*xMjuhKg2;MDnDam%k1>C7c2-hSlDYaU{cKHP-kKALf)0wV0TnCb<}JiWdGJ{k7bk zAN?%&@f!1b-=d3J9TphnA8rPu!B zHQ2bYuut!P;$IKeLqnYeA0HnV6%~cFY_5&CEismK*F*rIPG8B=%J$x`n42OkuTDgx zob774T?@#tsnG*! zn)!No*K&1tRRHL3rf$4^3BkQ!Aw~bn$BNMpLPB^Hm?= zsk#=KuB~h;nNdC7yzu)KxR)F%b&yHGwH?dv4jR? zeL?_a0i|*TTE=7gM z!%5df!zY$E_GJXt?e%Kq5D1d@q50_b5U?xVc4ufl7>O&f3&so&B^s;h;gw@!mp3;p zW~a!ZO!H<9e+L2!#;Ax-_(Ek3 zge@Cv%;3&FK7Sa<_6`O1?5n0)oMt7}w8~&!ZUD4NfQZK*FGO!Y#A7SEf5-vvbOqq* z^gQRQz96<7s8;IuE2BTjUawc);RF(kuufH3 zR}J1_rKmWC{K9&e68UX+-=9^51gY|Iq&=lf?W(kUoZL-Y zhbKyI6VQ@suJF8n*H$a4?F=_M7y&b!f%fEZyOulp!egU3 ze72t6|GB~7dTsMHCHFExb$Y2HKXFdOjufE2=G#@!U$xf%CNnv2;Ub z>KG31oa(+a6{c~arIizt#`kQz2t{TWW_b4-B^ygCD=M2sMjyex)PpolAgN&p7=f*+ zd~bU5zIU2J*j3~5`EYNV(W1e)fncg%n4-yp6~iMVM{UJH2r*+bFcEdOqrTDdzvUF= zrK!`CGtgw@Do$9}lfoMK94~3l&b;02*M{~gxFNpK?Q1cbw@m3{Nik}+-j$wA^YGL< z?>ieCliR&Ls3kr9X0X1zo?V_z!@opIW6GSe<1rXM{?j0MQ-=FAnh-Gg{s!xL5t2a5 z!qRVg>S3;>|6WMBi)iJfiVNksDw@Wk({pWxsJrQW6NZF5qo$=b{^zNgKfv4XMbuFa z&oveV6B3khBs;l}i`qC4Y^Rw!x_sfhQC{u{1b$O?{G}RgaVaUPFe+@tAM9a6r8tE} z;SWY-Dp{fF+C#%x?pG~`{$npEJWfk`9@jMi-C|-!bR6c26eGu6t(r$}jK7(ZSCRs+ zuP0~c)}v?S(Xy|1+qQeAZQGc(ZQHgvZQHip)3$Bfw)@R}H|~jdPP}vC zy{dnzDk{Io%9T5IR93F_Gfg>0`+Oj@cW&I>F{QV&dxL(fi;&MBxJfKE|)o5I0OMpN%IYgfuOJs;O(Ugsxf zE4*x91}7|3i~y`UjcMS}1*%3J1%v~8oy#y+G(Rn6NGrIoVkW{g$L2h-!2BjnVC8LaUP%pHNZ)|53Y zxwzQX&A>B6TA_W-nA#l+v}a^p$2*}D zZ@(~rb#uDQbBj#Lsm_H;A-6k4x&~wuIO1QmPQTs;=}Jm3zRr(6Fx*IvZr-}G=mUL~ zm?m9RCDQ}_ffw~-n*Ow& z_@MWUX*Bhn;aUFp_6L_(3;t??8T~WItNrG#kctq}=$Hj6l`@F9a2I;F!A$Fps<}pT z;1c2JJCTiD?fK>B=VDl|=v=!j=;WBr)Ja|$W01@^M=mc^(eze)aZLtGTQnL}?Ic(w zV_Zl?ofDqxGu<(2%4eoTb+^vSe8DgKk849%n>jWY^+tNIz`gm{?Zi4wUk zmx~gCRt$jI>x8}N(_E2Y@Fby%>yL4gW-$e1Z0z!$TmK5gXUg?%}-4>4g=$( zX}a#gj9u(!M}|q{%baoRO>urYFya(D0fa8qbMpugznwN&&3nt z;i^4U)!8>ViTK>Knb-Oi&JyZK*d9}CPP2wU%mV_RPgr%}T^B*36LpOBfnB1J)ZWD9`S7rN!_njM zZ{X)-dGMBHfB55=N+j>qHp>uWlI zyoclO2ekYT65;l(?O~>%pKiQ1rH&4~t0e@~&CJ0)x9Ws`X5uT~^(Jzg{mzZ^E{fcv z#L;7AP@e7#r4T6Hl<#(T)Vzb^Hph}3<%vH_4Ra4dXrYNs+au=eWSqDFeW z?S+m{(I{>n#`3eOS=(db@HYop{n|x6HVdI}d?9+;eE7mO&;w)$eCJF*V6EGcyLJt3iA-? zqso^KEFv2mET<)luXno3?d(0`9^O^A@m$HH9ZBafQPRdhwU_Jkk0fYd+XM`Yis%8p znwpuH?y<7z^z_bt41(VVd_^!OmO1^)9Z%4>d#4s)!%&ud*)bTwUma2}T2slEJh+fj zyaL&hM|7^Qv{Ts%c&8_|dsIAqf(84IpcF`Vxfnn9@dzPQ5ZpKqz>HU0ia$U7)v5&$ z;KBQea>dX}m)>w0xwvFWi+4r=Hu5v;RuW2=UC&!`L3swpqIEHo#ugfxiHU`+YQZ%u z(fgZI(;?puM(%Yi$VCx|_nH-3b?T-VsuC*V;_+BajI=V~uCnHPqg=eEh2{dSL=O@G z2;GtMG^EWFjQ*Ielrq1ox+d&A$Wx0`i>8p{Mwr_DH{a$9+_P*5YoIfW^!nG05=?YZ z@a!l;Im3HhUbe4?%0bHh_jxo8xBvpaMgmt3;7Ew`{<*X-9#qlS0k)TQ5y#^_18V7_ z;LYjw#{26;qBkc=MF)qsg;NP3BjAtfYQ7F7&yw!6Id5018e2%s#+2Wf0FDkT=Tp7;<_HG-0pukI6iPDE&suqni)2Si`#Ha|U* zc!c_;It6MOE^WUz%-JoFs~j2vmH9D=OH+(0E>;&;Z@%L*a+lMk)~Zg7n@4#cIt4#p zR4rZ#s~s^aAGdjzqhru7{`x_IH3n}aaQF!_A$u~VAhd~|adJ!$kpoU_e78thMJwZ~ zrl!*%V$v(W;j=bLO(x zO4FZ?s5MZ`BUI?yU4eOI{^`#I!CGt6B32fn7zSuq2k5bo1Z9;&?7RCVE&hU?L%V`Q z`j{PzV!=l-_BlU(#m$t9Aj!>PwcPx)xZGGs-kA4We4lP7S?6#8vuCC}Ih(bSrif;v zmUL|BwQLeEt>J4#I%p(re>?nhnco~a7tH8Kt}^h(l|^OC!AsW5oV6sdVncIee+AFj z;Z{%>D);-OSZ-RcEUi*9pSEXj)DbHpd)Ai;* zd28-VPU-7NlMVMAwi5d{9KM4lz(qEeug4If#2(I$AJ(OC%`+|&-<)h z{2KS><#VJbA!mDG`u$R5d6C!Lj5~r{bb*i4ZcGTU$s`b6IY7$~#p<2(*k#CLI_v5RBh0Y;BH$4yOoZXrcXyY@y}>1C6g=rJAng z#u>bH8=IlZJtPyTehr~v5+nx^SX6u6V$<1;-Et zn5EY&4r+A@0u(iHZ`L|R5|GC=_JN^WJuO@&OV5iK5p22%ZCUcRt-(ZufqmZUj-9%- zJ=;6mYQgY@n%g$yRO)D)0}2STvf~wR1rE%H4xAGn&@q!-UHH8)EPU<0EW?pUZXw4t z!veGlJkMxYsb3O93g#QT-e5t3Tw`TeDF}2I`0I!(IdiFbG1>q^eT=}|$ZS2J;sHaUk{RRXrg zj`dBaJGN%`=mJiTX9`3xTLGd0=cl$=1OTFe5z`yB9XmDh6l)E1S%$#UgaUf=MD2Eo zep{SDSefA&LW@p9Z(-24fE?_uqQ5$;sx^3@JkEpgA`nNbftIRl-+2WYM7@KDHM)#+`IZJO&m~#^5>x%HAw91=^a)qhr6IIvb6cmYq%0#0y(tSYD ziim!EB5Ns(KgPX_6ouF@XVY{Te4lB7pS7MA(Ndp9lN+fgGt8}PhWu>G=MYW1>$*Q@>@czNS2+lqatE#b*?pQy1v~v+iK>~p z{9e^|UsGia={PAbl*S!RBPpaMbTYF@g3Z|Lzc|wZ5fX}X6`GFf_~IxsW=^sgp5a@( zx&3EYK@s*N@uO-rDbo7rog2Y4YkclKadrQIUN#2?5t#yvL+JLn6h=u@N%To5SJ?C30R%n$ zN(>wu7(kKNV+d;PT=do*TIBn_vUD1H#$c13osFM6df!A!Oh(y;IFzBT3O~!I`xsW) zUA)b}YR;3PjbhQ?%%Z@6hJ14p)Y-A`FFJ_BAmgcI8 zwCx8n)>HJ=6zAF}M{;>nZ~mwmt!Sj zC1+&jJ@+F49P(uHSH-Iw2W-!kCFjn)N1u>K#Tk9cnusW$_Lan!RKZVr$oMZVD?96~ zFQ}N`(GP#CZ1;F-z0L0gCfU4ng^)YJbTFQttJck*_&A1Pbbw9_43+_-Rm-%~Typt8 zgrH}PepCWrSnPv=x$Cs|eu&3vTqcXLmqkXm0n3!&T zq5V8ZJ-*$pG`P5Q>Dch%9TKZgHY2=m)s|s?X!b2HB~c5xu!wT%diS!ee>3Ldy5GRB z7Zo0ck?q)PtZ64~k#vaAF{?JiS~pI-FQ60+Pc$EAT}fwmK|2#r#oO}nAVZdFw@f!| zJTCN3hD?vPz>8jyld&k0U<_VPSzguel@~7R&H=Q|7Byu^J$huoZyI6&_C&4X)J7nl zYWuYq_X-%m*PM~5_>nQX{=o^Xou_&pofv~wepCglBq>r+{{9TSiozhF?16hw>On1Q z`yt28VO4&bmR_*nm@6%-{sUIN`g&&Mx(#<3({Ly>$qny=79-&#f0wCqM?Rt@XXIV8 zx1Tr8tW?I^tP9Mp#+JB?O=>)bSe{$DvXQDON_+UZ@0;{p<&-)*u-W#gWfF3j7lr-416S3Jp`BFu{)_ zg*7>$*N4R>%52*siyx)Ex??bzK7u}Xnl^De`)2%>{UZu-%2n$?#^AiCW|fVBQ$=O* z*3f4Q6$WVSY~}3sbu?8vltodV=&(Xxd+0=XUN}P3=o`JiMna@lWD6RaOanezR)5c7 zXei)88q_*#DXg6jZW#)XFdb`fW*OHtMcVF;mJ&hqMsxEys*FYg?BTXAG+}Zk)oShu}n*6vyXRxYha< zr=hyq+66D@jeBRc_v{BZ2X{u4QicMU>c=H)^N}(NPEW367zJ&$WTb@pc zs{}f9@R48yK-zh+?wY zZ=$&{W9eTa4Bd4Me@2T#4#qGFtwW1rr#4JCm9FccfFKJqwK@hJ3pV84&h5INEoKoZ z7nZSrnF962>vs`Gz}YEspzM2Kv>e|bMrOMEDz8i0twn3Q((@l=PhmV7y*6L@u7L|h zW1XnmIJ}?KEF9eGGKG**?39(1P95MNQ+;0FtdBbH=8%C0gy8f2{15e1Tk17iv6$Sx z^>1!*0q4=rZ~iJdQ)Zm)Al^=IXE>`TX{;M9h5S6aPb+&( zoV+Fr7GNaPBO2rLHBIan(`AhlGITLy;%#E%SM5j+&KibAHD8??vp(L)UYmOyoipB~ zrsYpd&#dncwO7dd3cQETK`r|kmiO79!16mq$oVnkLrKhbMq+i42;kHz^Yrzi+gnpO zSPKxlD^}vb6TPK$Vsoo#!^C#q>eIIS08Iwd>1LxBI!1**K+}PGV=~AAZryGf@45ES z{zA%mSsB^bOAOOA5P@(&?<#gn7`kcEmKP`d!K2yV6OEXYVW0S5=@5tIFkH`JyUTsW zwRPkowKA$XqajZGjkLOBm^Al7BHZYm}xu;3LXFmrh3t$SJ-c?0|*>n?fK7Jo+GSa zzgR@f<+aEAZqx4Rd^zjAgnOq^+5RN5Y|(38-#d{lgwUW1Y_f}e$87NA`blwe2#Z3D`15<)3P|Km%VUJ_$tJu)V`NpL*$Wb zH{9WT5;VQ->j_;FFxnO9%~L+J4-1hV3yk}M<|Z~e%2Y14k!SOCk`8XokTr2oE985X zUOZ?;boHX=>+ZnS&Ls4~nM+!Tgbi_ksYR*RM^wquI-B{S(q#IoZNhag@dV<9b}I%J zPOaqz-`R@&VG*ke{xq?Lo0Ysg8O2KklEAWRWEDln*P3I8l$u*hvT-jPZIthxGoA;vU0g};Mrfer=b~QgzEgFE>mVZ z*fzoJjz0&dAQq-5Dd+!$_80{^lBew7>Fgu|BZqx7gB)RHJdm~u7whnDe1ALamwVM% zBV+U_U%^96Ia;~$XnEZ1+^#z8JffG&5qZ0}lc^jwDMz9kD=M$^xHY?VSINg@U{@ri z=X|!#+eoB2%#^nv3}cm56gf_x*v#4np@n_Ja0}FY>AY_kYGcujT)VpH>pN)#b2Z6V z^Flw??9IHDawZYv6X`B#PR3M(h{8>ioxQpAz>DrN1Stkm+q+%5-<<-Dx4Cx0ZRsK; z7!?!B!ERc}({{WMMNOFBDBvWZC^q|mQI>wBeL{&V!DJ_v7Cbiv{?c&^gaS(*YLU=7 zV@^1!s?N_#ce)|I0CjjxrGa2NY-N}|wLO$CvlmH`Zg57!ND=6Zk)tKXElKQqVUp~D zs9+y505|Tp?d)YG>5PL?OY!DN(3UMsG`$dOEzm(ROR&auC1bF-SlOhl{>kY#IM03XBPRv6Y~Swpxi>;5 zK*^9iZ}pA@1SqlDq+$uoOEV${fr|jicCK*sZgkRiN)tj^sTzT;JSiy&x%wE@Z#(dhU^Wr%+L{DX06U2U z&;Xt6LGI+N;FH?U%sDG@a2c-KwHboZjyM>!w`Lde1FNtweBhNrMY!_Zu4bp(!XE<_ z7zC^K_1yGU)7f8E2;y#XT__CrYxh5GD00I$wM45EEuC)ly!yW+joRVr9s6wwlU4SY ze7RN=0~1u>W1nR>Zdx|5b?tyO^8C5oW>^kJLJale)*auPdMZKF26t7S1Gtn%f16|L zp)~r#?1+_@m#%2=H)0TS+MINJBy3>HU$k^u6e zKyJrmflR3tcR;DH)?`o}{!up|^D-GG*X&ZppJ`_#_Xy|tg&!FjfuIC<7gI7vpN2Db zce!H2R>^5J&mg5Gu}%B(N2n)g5T6Bverdz|gDxcj;o;$lR*2Ba%dK)}gt5JG%1aF5 z6fIoK;7AqaA6>NY{VXI+cz-O89T70AwL+cul!epWtzF32UXE{J1j+@$kWZCU32vb2 z0`VarsI_&b0p*+6Yp+0%-P`4-1_E~v`F=WmbBpN=8N4|f_R|(WII>XGc%bl{ZmC?& zIE3NVBfsxftTs7LpUfkUc&=kz+AhL{x0afbUuD0gb9IN!q!fnlNfBT@WBKDmeu4x`KRXyuRu@$P2 znj9fF?3&i~6AJL`eKOp|8%g};j){Ipi^|b}Vbba=3TParM80T^uCzFtG6!D!xB|F{ zqm-4EF+&f@-jI8%QPr{~+V+q#l$6n8v5Ut*K;VtiA>K)D@=BH+5wc~DBoI{*D+*_SeNfOVGyIhW>w z_i9qA2PD*IhLE#JQ^Ua)GnTpyWOy=wcSVIisP#*|`xb zPfJz9dU)KHTn2fVvFS)swQ7N@j`FU`1MRGk0=gDa!H3syngim8{_C&QR^uS5bGGtO zv>kyl-?ljH5{0PXhpml0ZH;gUDfh|-F%LZTB`yo>Keo?+SR?~saMW;U`<40b?icB? z);6{olfs97*)CgzW>ETq_ezC2tbA8D`G#MX8Ad0GJ3W8S4O5;>DPXD7a(!0axX~rS zaM>g|fJckOB>QAH+-{;vAKYidHr5xaXo3$=?>;+;B!#b!qr+p(ejW)U(e)i=1E!$z zvD8>7hIb@L^RnI#cAsx2xsIQA2PbbKoECEU_Mu=Rx@I*2PM>y3kp3DeEPG@j{0+ad zHHsC+Q#yVhlJGfF;kxi#D{5;{rokwYc4w8ezL=;2r|T zB3h;){937*Z#};5^uEQt`+YBU<%91LZ7hC#%J~hW8krZsBDbWfwFjaSZR&#Awh!~x zOl7ZwkoG8?8SM64bQnTSi#^eZFHI(=FX_H8H&%xc4-JutfReHlivnAS8*?9^4^now zbk-46TlsplS4X``-4o-N?aqfograQ*B?sk<;Cdo|2jM{n^x>5rtLpe#T%7eKcvgUslM*ml{0>an`Ste|x#`U5 zC;51V-wndAM1or&qmX_hN+4;GW36aY|53?*Exs)ThO>&$ficgMPK^(#J)aTEvLJGW1&`O~wAa z86at3V-qAkxzqLO;nfQQ-+2Kiooy1SHJNLjKNH`M%%wUOm_;weA6#HJ)g@zS^?c+Q zE)|K?T5>9aRP;6wmVRS0pQ8C8=ST zeQ(z&y70pX+VVw5j$1)x8g!#1)`Plp>!(E@eYOCjQp3k#B29aLopgp~#k+n1*|Qhn z?sH8;%Na9R_}Y;bnR%~}dx1dt)KqNpaE5=irkLRr2gr=6B5yxSFdYIS`aS>mF6Xu0AF}>D zjV@&o##|xT3M(GUf7}yj8cVTOsE$?m+-w{?V~$4Z-V{B4UPv-aA9doSr8j|v0;4EN z#ra)Zy8834!#SkFQg^*F)-gQ#VDM&-RE$0yNuZ%++nMR!olW!&?GkoqyF6$YbYGx?DZjS)F= zaVT|42__A>Xz&N^(-9~5!U{Zaa;q#wduV`l4mm=-Fx2}YQW3|;RU4E2=~&K?;J1@KMcZW7DfC zw8VL>9^bI#w4GJ*HrDu=Da-G&!yUh}^5@>5g!=m0T-LEM=1nZ%w3lJoG)Lm(%rfXC zCEYK)7IqT2sC#oZZ@-i&GU>25ANM7vrypre8 zxsO=vKGybBW%W;$(qd9HLmdv1(f-3_)D#Y+7WM1v?iOdfVt5|wmhIF%GAGwyvn(0( z%!|rK9W{;NVZPOLm0>`6VWeS@($VWTBkNU^zf(uMLA?-AT#^-#W-0vN%n4IMW( z4_P{D;VEpn@rZ`60_9u?BMF`R+jAIHD>CjOvg;hp4Onyc!BPDkU+z<5XYH>$lfA!z_^Bw@>d(eBI5T`}@r2SL^5@vV`~M z7xV(qZDzC0Mqd5w>Mg_AWfAO>Bk{}^u-ieT>Bad#I=%AsDmyk3_N zNZ+M5vON!$dLGSjLd-8F-MwXi{PwbQ8J&hu{o9G2}Q_r8~ zVJGCNehIh@*(jLsA3dI}K`r)-Kru3V+%ymHyEz+B&j>?uPo`LPR@r~41QsVI+uFZu zU}g8ZW~VWH*&!ax2&+DSRu`^?A_rTOVCX>tBiY#noFng$;x4L}mX#WkrP3v(blTIStE>+r-u zn)Q6uG|2L;2=x$h{~0v8{H2ktG5l+2p^=$YbNAU_^+;A^;3r~-Ch+BCm^%gb*B5&$ z=7Cn-pO!=xiZFV@3*N0RxUJ@v?i^vB`Vt7}5NCanPgKLb*u(>_?iVG&1=lsHx$(1x z=X8E&HRYU0DMHK45V_I)U}o*6VxT}ldj%hzr-<5bi_|Zp3^BDtBwYx!S1?J@;V`P3 z_#@e4zH_Iqi(cDCTdHIY6hc3*%)O z8AlJPsZy}g+f0uA2@CxbpW;bXM-M$Dp4u%Ke|qAXm$|x`=k(O_%#-#03KT8)Lj(rl zfOH7u9^4#qvkr;H@Fll#U6mZf`iQa$^v=X1!`CMo0olN#oy&3j0M_p>VIPnd8kz@| zx$YiEfgfUWkgS=rre0bFioqHu(Hhne3qPtq#E1~_z3}C1Y)XJNjA_!mjtwF-4$;78 zQ~%znrW)TO0keuj5$;;(8j9DvZoET(dyBBR-wlAxg1kfr5o$KqS4;@$Md>=e3c8U9 z)fmfqN0?)zR(@vMCYHhUbH6UN%#fyaeRl=am9IzgP`Y>#9ZE}^lMvob=gb3HHNAcO zo&SyRlNzYeW)%9X<7vj=~AkgEo3U+G#Bv9e-7+hLc3?nsCM224y)TWsW^iK@@dHDuKV#B3K zPmzo?p$!|%OxxE{M4(S>$*RY0;;Uw_(p}#KP|nrIC!a}@8&`ETaH-!W{Dlrv;gctl zePWgE)@xpc?&pb(JQ~=+tSownaY<`bb8`J7n2i#-n`OQbSD%JP!jMAJ!>NKZ>)^J2Sm5{_Ts zkcfip5eV@V^zn`uG`fN0#6|M_yaZR;tJ7zB8+NGEaWHe+xadqU>(J)_qe>ORS~VI= z=?f9{ILJc}DMA;)X~4t*M%rQ+x(I;k0d-VT0##ttUxIlJkst|i4r#!Ybb72HV-fb= zCWmT*^kG?vRby@~vzYN+s63_75(^0Q_JPOwwZn{p z8_tm?eSX&YcutpfyIE}T63ugesjXW&k<)CrO0At2GfN~}aK>eX2Tl%1(iz4maBKY@ z$yT9KWQL@VYxV;)=~TEjLBw1@DdchUJgRJ!fR!@szwW|;PBh#P*8nvxANwynbaGI? z9V&fH#yQzseOWdghm0ecDL#LH}rTnmL zahE?$@)JJ4j_3c#$0)4={|x-?d)XScUU02I*1$a2XjBsvsvK&FMY1p1?1T-M;}DF( z2J3n#xeaq*_F=^XsR%*H8;p5Y=iA-yw9svO#~3e=vwhu~O(-u@bjiRo;5a5r_7|pxBOshJ}T<-=aJ= zX@k?-$CB~RK3WP+U*wk8JRYJPerq>fpckVQUvuKh1!$M)h?UY0Kt(J%Js^CQ{~oN+ z(H_;_RNADW_E~Y@BN?0y2IJ4;-$@m_5;8Bo+k=CfbjbfbYep-L9$GL#UZ54G_0z{d z$X(P)aBoPsW}=reU7NT4n{x&;Kfl_>y-u;S>CeWSYuQ6a-E7bzn31cO!1SXUUBS|B zdYFG|d$+FAt~52OkmsljKicM*jye+2DScK4$?0A#7qg)h;b)fWF#{OK^t=E=jsQcW z@=tRl%|2gFgku!zw=|cN?fLyZedLmD?v}|6PFaJRFAg$=bFOoU_;5V@hGr|2VrJ@+ z#-=9e;A`891Hu>H%Gz+2c2AUG)Xm@&Zo%xsG8$V{&9#m1qz-DZjc>Gj#FA%@we2k4 z2e*|RSXwGh-&f&A?|SC_Q;c;-@HDO*PxSe$)F1*afY=+;eq5RY%il&?M401w?(YZR zwgs@>Q`?p8J3$L-p2XVDkA(Of#Ie*UR7h^a*??@rvI}qtoc(<~W$MS4gJ5um&KgSRuZn60jKZ8^G9$ahi4Ani8+sK&^t zH@%m*#BMvl3f4aC-@A8j78dTw+Jehx!xmf9942bIsG*CB?zXKd;`SH$VbR93qYUu zjtDPdVcqOc9EzX9dS zF^%(+Mlj-vNtP`l&(rOvZMx;jubKx7aHo4t?ShU;3n%^%{#i-8d!)greWK>hi}v`F z*Bg74BmD-Kv|&)eckkH57`)H6sNBO|lqw&1BjDmFf@C#TNcZG-L#vtBqTupEb_ti$ znilYym)d%&77j|wr$Dzxa5HcjRdn^FFywH>QAIseDh*fHP8#@Gx<3R#!74^>SsZVK zdkpJ{5I_`vOwX)oq zL3WN*!(yYB^|0lTH`q(?bQJ4a7Z+6T5vPw<<6t02%x4CwteWdMXV4 z?kZpJDCb#}y6b+@a3V_XIA`L{`LgTmtZ2=EwhOo1JR~hS&y^t12QfWy{{kOb)2)g5 zzD5^4&J2|YzbYW1(HlPcpg zU7znn{C$MyW`pbrn^Rq91R86 z^m=5@&>xT)Ts`a{jl<7hWS>qEwZ@!fW|x^R3J6VFw3j6H*WT`ylVVn!ua1s8)7f4w zc}Eb^6{-x5k(}lWBxlHA06W*#H~*N%G8if**m1g7rM?d?iA_>IO-Ao#wQ-g5?)(Yh zxuh$TDKQD97T9>ZOU%!L5Yn?+syDq4?^*jsP8`Z8aWEiqTzC>zFp98Hwf;VxpyqFMoLJ`yHK7AASlKCI18E9qY^2`4%zlc60ap_oBKc z;F>VTkVBhQ`?5(a_L88TS_>}LcG~9-N)dFMggIOY)3PWm z?C?VEN)vCb*on*>yNsx6irAxxz_hsQ5+8CZ_zUXVLG6vE39XLpZ`x3`x^_Y$!`jIN zosEWgq=8$Y9!Kv`0sDjnF!%wlQRyC!SUiPL*G~qB6Y)Zx1c1QLzATXI&z5F1X-xj$ zEK7s;z+vC!yDBlrlt}XKj-kNW+%nG#m*R&EdC9M-DKAoGi(ke?9BUTQjrj^}?N_UK z^g`yGS$_~e5R$YP8VmP=C)16Nri^hZQMBJAj+2sPvwwq8DyfnfpD1_Bi==(F_)R{W zO5iQ8%?~+hfIAuehy}Hne=ej?d&bjz$%>H{OiI!z5TSU!;CzsW;4@S@?d55QOy<>R zNDi-EZOdELOPDcV@i@2fkwEc#Zn-x&>fe|z)s z^p#XCQZ?jBw+UxpIZo4UN5r(bcM}p5Ph(A{nLF=5h(n_y-w9C)AzRboq2{A@`hnrf zBRoYwl;R#41fz2Su8tL&SZ=)VuD#0DwD|?sEOe&iCzBUmx zd!EO>_vMR)UCE>;9kL#x8{d~N1|(m(rWYemy$y3Q%6pA&+cJs##yu&3`xZ>xi(yeH zfQUCHN_>QSLW*8>G<`W0yzFKDJNCv~sVWK`>F}w*B*usE=rvP|khF{`K~5gsEi}<9G@RiD%@f(E(_eLwo=Rb)CmW zo)}z$8s5xMikAXRHX4AG>s1{k9a-}`A~?tn(e@3=Y!zNkLP92o{Ygi@>&?*$Yr3%X zt#g)0y*R^_8zQm<}ZPygig;JK?WxaH3_>l=k-`O_}g->T)01mLr!X%Y=v0v8QA zFc1(Q-^dI@Iv28Rt`8EeL@)yGnQv4O2wV&SG}QLyOSCc5>0&uND3;!Ch+^6(3K-&< zI>{jBJG!%u^Va^FQ!7dId7;QJY!oNYpQSrbFE!zCH=R+E5B)^0u!}2C2Za-6iP0qn zU&Q|KukD_~76rrm`VHN^gSrJPP}p0VxZrKWa!#G4;xmExwkjgCI#)ZNo!9o6Vu$88 z!avlPX;ZZ|U#&ReN2SIS;$6Ns6OigMG&AwVl~VOcfnc<&OG2XO@oYlH`$`3D8@JMp z!#-_p8t6{!QMD-4McWjlTq|r|eIUx8o?vxRLGy*xBTr8u2M`)cF4A9^0&g1&ZJ;8Y ziRG_^9ob8eAfg&Cogvyud2v`SpDkDF$xBI|ht8vH;WKvkORL5_cys>Luu`UD zL#8WtGMPFNK*dT*$z1Dn`k)4Kg@KI_OO-3aE}q zuU%A4q!g$1ys4q+ia5oC4LGnvHk<6bwq303Kvsi`IR4$FCz1H0 zeM1dtvl(Ow%y4{)MK?WzZ%d1<5;5sM+Vx^G#Y?pRf9Fz0i`4!Wtn%(ZcN1zLoeewWxMjyJP z*q-0NQ1-jN6o58H#n^EGD#yE8=nh=zCe8VRjqt{x@iG6+6M6dvqxpeR|GoW#d_r3- zv3fC85(nU2N@+pql@c2Ki6AEl1WXG84FEs_0DWqXQh&u!{;^^H;|LLODezw>BF>KH zwl)Hej>b+h`qsvp0)|fJF2>q)|A|8JPZZYwKoPgrH#K&o6|}N7kkfZ?a{P~2@_)j5 z{|Bs~gR$NJE0zAAsQv$eD(7J9WNiN5vG{+b6aEt&3FzMkRM^w5M<-e%eW!o5 z42AG_==^KJ^7lUCf3j@*%ldbD@}G!q$<`bkIRL;z8W=$NpNOp>|DO1-gDa@;OOBR_ z!-&<`(7=$!fYsQ9hMAF>kw)K;L!X9&frE)zpNY+c(b$02(c0i&A4-8C@LR440N6bN z1E~Cy3q}S1pDvit8ye}ev$D`IGBC5yFdH&3(de@>u>Cz{W8mOmV=y#iXa6r3%>LDf zlV@)!Q#t@ZmInYZ|0f^F)q(zPVE=74{vTON%gAEDU~Iz7O!GGuMl{Su?DRAS#tbYp z92_hRtonw`O!_7)w08e(@vm+H1!(#3y8{7sl3@X~|Kt{W*uQt{f6`dc*~(JU$-!9P z`u~h-2pVxh4920Q??n+O=q75Q?>U^P&mmrjDEb^21rbq{E1(E^q#Nj# zZV&_mN=%#XCe9#v>Wh(kP?3l-d>ReT#90#J@UB6lKJw~ctJYq>I;U=5-u*tb`mFWa z|Ej&KRt>xAoWoxD7lRcCzwlWrp8lj&PkPFe_S=8;ek=a`kiR(O1#32M-u&My{=ffj z+Igz{4SPzgT6NLju&14N@YK}izNgPPboc($)CJw=^K*t6K}(Ae-4P=rFBm-Tl{*cj zAzEp9iT2McVn|Di=ro3rv$(G3kQyCfz|^qk8nTQNx+6~HQfD0}{9dsfQ&T78@~Iqt zpX~0s#c9u#KEL^ZD`k$VAeyT)76l zUUJu_!LMIDMkH+5qlLtt_q%AY;po>iG)U0vtZ!}_y!*o^)IC%M6POgcpK?{kqUVP!; z%01?5VyId|f?kiB-8eY#%(0SZ4O&R7yXk_#QOCWpp+SOPAG`Ma!Hq|cl{{6S#34&gSoxf@D`;VPg6S?Hnpx5gC&L6DY=aibr8nlr3)@>UH-`#q8O=Jxc z^g87|?-=~ktt|~&NZhjL#=#|TdQ(G#1icRV{f5C6hmAe+Tn<`D-1LI;2Y>mvH`f{y z1ijX;d&l6?YsQFNa%#})%P-n6`297lT+u?}`l~k#_TS@-I#*eP1igOu;q`;7?rdq$ zLgJ8bt{=?3prt{AUQ<)+Q;x=Jd%jn+j1$Kn-_jtVw0ot?^*x&ruaDf=n<#m5$RmO7TJ$>QUSIFE?=CGQ?!4t)y@@B7HAv9w`I|n}Yu6H5 zNbLNXHNApZ3`38Cu@+P*PCy;WwssRXd&^}AAII$B8p}W67>4emK|r?v7HtYyL@Ehs2$r$ z(CY^){(dykk~Bp!0kgRh$yk!1}M^xE;K zFC4W;eYB7`e4jtLZenDaHAv9w{R=0J+M`!mNX#7jnCm7+$XSB~y}q#TTSo0sI4vZ8 zIz4mU#7IADkf2wJ$!Sj7o=t>>#PP@Peckc|y-Y(r1?C?)SG16@^gScYOF2~Uuzd}B z>5izUm?UT+p*yYKVfzHV^kmgjOcJz^P>oUVuziAFs-cSelLRd!RP)uJY@eW)TAJei zBtZ)awP5up+b8Iyh@rSYNzg(610#|L{)#XeS%(!;QDWppoN5b z2K7MOC+MXzD94ioEhKb({d@Zay;N%Da{C0m^z`(sCJ9{^yl*r)1a5lecHLw ztZ0(ZEUYT|FiUjvC?n{lSzr6^(n3PB$?6Gq8YJkY*=xI&&_Y79;;JTg8YJkYS$MmB z&_Y79`*!;vK`*T!RIRql6$yH2#iAV4UofZ;WnQF&&67p;gstB-3e-pqEy0+oL5~NN9Dq8j*DxB#GrRr$K^VdOOe_h0{VpZylH>C^wO28H$RnzTSzGFpU=--@rl)=cU*e%n)Ls@-yO7eaM!=Ta&syE1g~Us~w03a%g+~>QD}MHn(Y|}#x^U{752y%w-FW)C!Husyx|HK( zH}5q1-b?OU*s$;F9xWu!efYY;GroUh(fF&!|M!Cad&PSXs0e!f_>=1f7ysg@qH)yP z+ZR54=>tYjf9UESEhH9Gu5LTTHLm~mEenT#@*$(wfAWBepx4yYIfMN+xW=A;{?UbV zcV98OZ3oqou#kArzpfkXeftrm98dY5mo4n`vX!Gxed&OTpw|x%J!kOQHLmfl(@$DB zZ`Bh|7Q#T_D4?|J?$F@R0O^L`0vgcT=)Rjc;OAdxOUwY zt46>6#i|}HByPR_oWWnb#x>q|&|9uO?u=EV-+u3ailEoj)Vb+dxQ3#_=N|s2qtpLm zRVsN{NbG;$xwXa`*C0W!J6>{bU5+(g4q8b3=Bjh+do}C#iUhqLnTYCn%=+`7g~Tr( zeO~>{XZ@Lzpx4yYd3C*-jd~Rp61%NGudchZUUzvddOhMf=hf|F*4qayB+mHpd376{ z^)^U?UQbQAs@i$a+c_;HK5)SLI+pZ2mXM&=3IBLr9j|&GuV|@=)6)AW#>Ae-L=q>! zYsL4^tK)9Z<1Q^E?%KA#j_o~O;sRy`*Pdg-noc*Jp~6P#7gNec-*&AN!c!%WBW@MI-f`s)@7eIcXuGTDjr%uPPd;=TvQQqQR<+OwWB2zn{H_CDttspnLr?y2Xb zg@mH^KfcyAQqQU0pr@Xb1ijQtyy2Iwk$O(`I6d{8w2)Bm^S>@}jns3hSL>)?rPMR>n^WFFO46o_MwqwZXdLe z&?vKNgBrc&Hb{bA8V6VHTqES%&S@c`(Q*|_Gz!nLgao~8JnyljjP!H7qNO6zY@&*Z znoZ=GNJ4W1_tLziio2Szz2u z!tRebC2NrIw7fjdn+6G5T7+qwdH&-To_O||S%ZY9<>mdAX^^0$MVN-T^6q1bgs0`@ z{jNNHS6F^qGNh$Nbmf>W<){d!<>liC(@5p$2wGZ%X{5V5Tb{>|gs0`@;~>)@K}(A; zjZ{l!OT8MB@U*;qJZBmtXlW6qk!pLdw2vVPPs_{4rKUlGmKI?esnzyMJ0Ftpw7h(L zZ5kwKX%VK8qED~Ht04(b%gg5pra^+17GWAGiuOv}9g^_0ynMc68YF0G5vGxPgI?)B zh9o>KFQ2!W1_@ePglVL{wwL-^^@Bqao|c!-KTU%KEiIzb$o)A9PkTAEB3x-?Lf3Um zi!hB+^0f0{YKnxX<)yoz6=BmLK}(A;jq(Ju1_@8gOHWg)AErTqmKI?er6!KVlkl{> zR4cV2Y#JnJX%VJTT2$5`;c0oPb!kP|G@O_}`;%AF(jrWwM269W{_blP;k3LICA1=J z8cyh6w6qA*C=o7~gM_E$rD&%WVbdT%ON%g#5~;HW2~W#QQClm*ra^+17GWBt$H^Kb zJS{KvK3Wkr4HC4p2-6T}y9K7ENO)Ra>P16?1T8J1D~HAmxf~=sEia7*;$D?8Lndfx z5vGyuuEstSgwyiUs3x8{30hi&X{1`BFEk`UNK}(A;jTC(}H^>?!JS{Jc`XeTipru8aMv9`E z?LA530hi&X{6pjbG58N!qf8NT(q03WrCI#VH#y#o9CP{qg(9enevL+ zq*jDU&=NEW%xl$i4oO5h%3-U{MI#elj`|HR32ES74M{{go`-3Wi2GwDxA(v#q=6?m zBoXPTSEfNCp7UZ?Gjw<3b7`O^4#Tooc}1;U93yB6I$D%HbF`=-iAYB~w{nn(cDLBI zR9!bdS2++FhGAK(ydp}d93*H7IwG8v0}*aWBGM6etsEpG4lZ_)Q`e2pRSrbzVOSO` zuZY?z2MJn&jvmL#fgWc_BGSLJtsEp`p1BkOjohD;h;+=)D~(JjC;pDM zP2gV5DngKmwB6lU(=Ycb6S_ZcX%o^YPjG?=I@U|993)gT{Cz~5kVdJAJ(Yt*q^-8c zI~EeE;cjUY(kLw|YmkVvwc2=B6bIeXCZtg!b=Dve=~x%Fa*$9D;BP0}gfvPYl{H92I@Whh zgM@lAf6Lk?q@la&Yse%bZN0N!sV3CFx}{B&a%f(g%RwU2vEJU5qa!r3@O#xJ%Jb;f z^hre8Moa!=yRlEsmBu@6X%o^&wWNDDK_b%e{=>>aLL)t|yKO=mskV3TSV%70O7C*krByB4pHvgEpQ+OjSP|SO#kb3u=rm{{!Tn6N1_^rcEqSd$3kmLLsx?T^ zi*NgD4O&QWKU1wif?nLUP;1aag8P|j4HER??u%N3782agRBMo+7k81=8no0z>}RSq zNN@)gcf-^gw2{1>OFyTrC+hc8ewyc4%wj94MyP+htiNBTyPZxr$6^G%)K(UMu)1iBpJQV=)T} zje}19%`Qb_@*Im1^io^7=sSB9jq!6VZXu!Z+&Pc?L;B9Z#WXI_{(1f9=UAMem)go> z{%g0QF@BE4EhIE9{p#=TC>rDESe&4j+RA<3wM)?$KgZ%05*lBB>PO!$8sq0!oS>K5 z%0s@hL(v#N$Kn>P^`^iqs*?fJQ~t2m#>p@oFzpVhsp&awEl=%rZc_i%o$ z?2gXoifAFBd35#6t8*-VEqW>DdtI2HE4#eQ`KYjv(0V{scdK(Oel2>b@A5jGW{|d9 zedN2<-9kd^8dV#t&apT_FZIFRHs|NcuKRpmjTRDGpQ&O=b&kcaMK2pmtSEK2oF2&M z?r5oqw60af#IbWMb}g+&xtB&b9xLbP$|;C^evlRtS}&_&dv%V*uSGA7)I8?rbCA_J z7PpYlx?j~tRp(fopqI^%`sH3to?|f!30uFkKCyL<#Rz(d_CC0EjwLkQOC`VmBcE4t zHGYo8ExfMo!q*=5is(73b1Y8KOV8;8KYUTq7(d7277}`z58HNP^qkc>7ANRs_3fy- zCgL26SxBf>UbM^U(Q}TSV=;nWYBwjZe09+nKgZ%05^7zy|L3r1X#c$Lq35;erO0sm z&Tl9h7e=`Z!1ILBfZ66!@Ojj?kqM$k(m0N2hvXLXLnEhID=sP0vDj>QRjX(Z$KF!!9* zITp8&(5R+*=G8eCC+MXSnb(Efb5`eA+(JU5v#Rb^=UAMemqwOer*qF)onvte35_zV zHdviwae`hNA$x1iJ!f@}#VsT>TCQSAb&kaedf7`jq7%r_8FbprKj~~)Mu0WyxZ@S-&)erBJ7=T(a3KUNqAabp2JEb6STAl)8HC1 z2~W$*@0)2j@%iVko2I2jn1-)~Kjy99s0gR!<$j2cw7k4MnuZhU9ppAzT7+r%JC^hgvLc+8m&X;;05L;L zi!cp;^YiJu@2m)?<>m3wG@Q`CXlW6qk=`hF@4QHOT3#OKO@jn2Ey6U)?w$OWjD)A< z<^7dukf5bSn1(oeFEKSm!qf8depjBp4j1QG)CljR({MtOftD6w8omQU@rs0} z<>m7P({SPy$3A2mEiJ+{d?!bWyIVp5)AI89r)iL&rA1U4xpyYvX)lLn+m%KpbX~W!2-7GfUl32i)AG_? z(5iuaVsDh+UAMFd(Tyl z30hi&X_OW<@)qUSa#~($U0RJY4JRJ3@<+MVx}`;!Mu`lg*Zge9e2&ElzplI#CA6w$ z8bPef(Z?+ZA zGq0iD4xwBVX=xFrk!pKB$MTw=t;^#?zn0VT(kRp0O}F1?^yCMBI*(r6(jrVFwc31+ zW%`=GsR+NWyfj+&_TTLg%8`MV7GWAG`s8ygidQ5&EiaAwBPKebzLu62VHzol=5s9S zYe{%oUYfml1n>6yVOeEy6T>&Y9-5 zTVqDI*v&KL6|+gbiE~1AmzJPOXirfg)N>9=L^{f0Z~I7i3F|k!B&6Z@N*W|09nZrw zoJe$XMwSnMK>?p1s) z4UdVbudN7rMYPksazeF)mNp>`MCytNI{FVQhZAqS{jFOgp4-V6dnZUj8qwpdtB9bZ zA2baoRF3GE7Q3EI_bNV@M)H(%)eq`g^om|o_XHc`r$b)?VJSiy>F(xpEV{cSA|2x^(;yM!oyBg1qG)wxVa+e z6{BU9!wE$OTH1s(Fw(Dxpkw}Fo9M(!h*mCM=7USIk~i4ky$*(-L&d zyzF`STur?JiAdYL)_MkMIH7hD^RvZnMyKn>=PF0))%5)g)eKVigkCY5lm-b}+5|M# zC|4vR9rJU09z`P)x~{L1w+U&KlIMNMBqAN_45s0P-(6qrZxhlePjJ?spc8r?mbO~r zZyhRPTF==nZ9*EQCic>(FV`z4f}ZczeX6?KQ}3)A?r&e(gfvQv>UoQDBIsDZG7Trv zYE*8u{uZfCNTWmsonxs8wOXTN9nLgBq6XkhyYx*Q29q$dg=g|=wA^9_J z6Vgbvq&mmqM9}g6!!(>wP1Lx}>u#HnMj2VEeN;ryHhT4zM&gBeyz7=WA&t~(^EsCJ zv;VXrG~V?#sPVP8{~#0@XlWDDD071xeMm$)-mBTYazYVK^8t@=Z9*Dl#-g}8O(N1Z zEAn_;5qTcvmNp@c)EngQ(({>@6PibPY>(OGB8W7vt!AlhLK@Zv;~b0cjpClG`VFs| ztWka{rQc8gKDZ`yj>SIjG?G(IaL-l!rdqD)zw~FPYy7=4iF$98c~27bs^7Tl;zkYg zH`n|7a}xF5DD&3;)&#xkoda@}zX)1L)O(}Mdy=46y#qoQH)@!_x!(6Pkl=o%`g!nL z^s0AqP=gi{_1-AUk^VRR0x@=l(5v2&LJeAKf_tN=L4rG|>YX(tXdzMWjbg4y(5v1d zM1mF)_1-AviUhqTcRCq0%->J#t(H6ORmXfcW&O-)AyMz4XRb)l%j(#Qe)3JH2T0ID zqTWNl6hSZ5G2h)u>?UcmBCwDx0@>e9t$lbPC5HudRmRPQ3lVkkf4{I zMYLL;W1)q_Z;tyx&v#?b&+!}!33^#=@m9-oEVPi=>D~XQXX}?5W$+ve33{n*M62aF z7FtN$c<2s&y%({2#d9nq=%wpN8%(=#wc9Z7)2D^R3+~>nueUX(!E-Dm=ruL9qVKJ% z+cjCv8-#_#gYW%_es!inJ2T7gu>?UcJ@06PJjX%{iO1gS@%`#-hIW{a^sVwF=%soa zZII_!Xd&^n%b(WwwahdY#qY6@pjT;ssU3Q65a(F>`ZQZeJmL8NQET8FOAz$ZNU$nL z_j@d~koe}^FRJfVcaDVwy)+W6o=5k4EVPjL`Tsq(e&*dd783MIzgtt+EBqcySV(;A zUT>)DF3zz8K`)I2tM;K^UC8Z&77|ar>dd+gcIQ|~&`UdXt9IV~9t$lb-uBY9{VJAp z=U7P4%XS(gUUk36LJNtrk3X+p#l-F$3kiB@$8;5UyWeA>g~Th5d`G{E?cF&R67{oqMcaDVwz0!C)wX)oH>^vuak0mT5ZoX+_CM+hFlP~4>Sc0IJ zXzzo^&#?qSFXh(faNP->ybqZc61odM-<_Z1@3D}em+rdH;kuJZ`F8#imLTY*$WxW0JI6u`35^D-d)1v|Awe%i(CT?~=U8YVp;1ls%)4_e zBlib(;z`hi!hB;OS*F`Bs?uIAJ3Tv30hi& zY4{uW#1Bb$T3$XbH4P^Y{_(wLXlW6q;X4Pu^tmgiNqAabKE5^$CzLB%T7+q&=+pfk z3kgrl%jXHEL4uYRVH&>oL%Aa1X?gj4$23UL(jrX5cce&zgs0`@^ET5UK}(A;4eYEL zlJK;=eEw+~Bxq?7mBzK=NqE}Jq1kq&kqKSbEiJ+{O3Cv%780J8m+pe^PwsXIWrCI# zVH)KLP7qGZOHVWQY?Gj+MVLmZi6h+y5}uZqYGv#_CqYY#FpbipvIYrH%S)}xcglA= zghpxSz*bsXglUw>kbaNlg%#nnyc8vT|9-baDCdfn7GWAC!c7oP%S+KN&NMjjvV(`y zw6qA*D3N-ko|A;9<)x?{XEU786Qrd@m`3SwaydwNT3+gX;*1FiT3Uo@C^spLWDOFY zmX~_b&>%rei|ERs{XSWPgs0`D(Lmg*GG@pGEiJ+{(%seAXM%8AUK-WJGbceyi!hB; zOSIo7Ymo4?yfiwCx=VtV7GWA?WSKQccv@Z>Wkwq$K}(A;jWR;c8YDa|FO8NXmXM&O zMVLm4KHcxJknps;H0qC-NP?CYVHzolcE86$!qf87>?LA530hi&X_T2)j_o8oEicW& zyeH~*2xWqn7GWBkbHT)GO0);(h;l?``p%7rUCFyBnWN z!)xMqr$$@DvRHXVty~15a?lcVv?zP#Xi*grbhL9ThZB$4;bD1}>hERSgv#NO;lED1 zydv0YBTA?oPN*ETv8|R=D(>cat-r~oSM;JPM+OQ( zOPi2JYXqSD1|8#)t{nLsi?m{#uoNMUba!XHuO$)b7+;x&6FT`4!>0#mXy2XS!ETs2sEe9V1J7=Bc)KzsEu%(lOq(ayW71b$70e@#kVUV%2ry zbCn~tT75sm=nMBcJkM*r)zT|Q%PNNxDhDlXLK>}+zVaJ%%s;FgBw{|W6d{ciMZ4c) zAra}AN0|nRnAa?JGa=op_*@#CtA%B;@`_oQ?iC4Ig0`8k_a(U>?9Q=}h;+6d$z3EdyJv`lwtE5|NJeUDF_;p3L8}wh3t{H>sP=8YChe>(r(} zLj9|2w24xV?i>q=NXL46SB{R*$inYcn<&qtThk{IX&Wv1bLz%Ex#Sw}xTQ@U6NXL5|(;%Vor?A;JAjwFU`#arZ^7K?@1)XR0+w(5v2&qKB;~u4hh5O~ihtT7v|4P;oa* zT@G4Ea6eP6L4sb~)l+NGLW295Y7G+fvR0<{;yaymr*yB_?%0A=$CTsbG>780t{ z%My>mG!l|R+? z*oRybE3ntu{jGfjp_*@{pE_7|Om{o^jy-c)Na%SlPtZ%XQnhAMgBB91)5{a|Dt$`P z7(d72zdvTHoUa^coRD&p{wdun=UB`_Lj9xtp7dhs2Pe<57(p+U;mLEy4w6>7 zyZk*CT1cp;)-R3QNM`&Ti(iXgdKU4UNaN>N+(JU*2mNBYX^fv^ae`h}TaGE^m^{Z~ z77`i<>6hP4WAYq}5%f~qh~GpSKgZ%05*p9x7wk=A{2YrD^io@i-$Y8gajSDIZXuy@ z>1~I&#`rlFC+MZN;=gt@d5*;`Bs9L>`}QMBIqKhIiEGhIZRN9Tjw;V%{2Ys0NNAq$ z%!^%vzsJIB(Mzo>eiLc@9E)2>XujjWEuF@qW9L|$pjT>wsSSELQY*plv4n+$=53Y6 z*f|!v7QGZ>T)X}~7FtMX{#o6t>Kuz-i(ZPAe%I^YW1)qF=F!zNug@BikE+hG__gSjMhB@4q8}VP$6^)|wti{7==krk#I@)p z+WX+vIhN3HFO}~rANO4G_gHA*b#)i~7fUD4vG}#+)a1ojk|l*P@r&|LY$3s#1;;8G28D=;|IVBorn57kwwsvG}#Rn` z6z%+%i6_soI6*JPUg}rg@JrViKgZ%066$^Ym!fme zS)F5Xf?n2ho=~1g={a$Z#VjP$i&h$A=U9xOmqq}tUH={nEhID=sP0vDj>WG5bnZE; zb1ZHlp;2bl2CH){PS8suWN(}G@3GKALZjs>mQ?3h{95#~k-o>0$#X1bA)!%!6%)tK zu^2%w%~(8E*1yL>3kl6$s@PtgWASUzOY zdQRV2qqgWXI;Qnz)Mu0WyxP4pMT^rUlau3RZ ziI>CfkF8Vdd6S5C7GWB` zroZ=PM^}VjS6*I^O~Z-3j{CwkT3Uo@_?w1ry!oRQ;k3NGJ(`9Smwx<`8CqI|Y4{tH z*FW=372&kJJg%6A6FT`qON%fKfAgcAvLrk$FOQF=;l!@T^taK{B1|K_QOxhWp4Qu; zBAk|&$9dCm!q2g&XOX2vm`2&X)16~+!mleY@2^b53H^(f7GWClv=z0Qa9Up8@5<9x zYxBF0AuTPUD~ERPr1m{k5l+j?#}B4~cd0{KT7+rf4R1v_EiWGjnT8W-zt3Z7X%VK8 zYDqrFlJ@&lgwyi!@tkQm@v?)bW@u> zzplJ|{%IN{XlW6ZhW6H`{#E;Zysx#imqWAdN+T1xu3MZYVH&063*t$5T3)&fS~V~Y zC;aZZrA3%Vd4db-Ie9Hl%S%sFs~@Hjgw+zavz z@(AbGa#~)Bc3K@YjUenCi(6WRX_QFaonvvruPZM_ZLM;eh7r{$$ljX$Suzt6}=OKxcqrjcq%KF8uCGAI1H^3v$c>sz-&DAhz8^|_@* zm`1AY+V7Lvhm9!9YVRsp`}HbMw!=EGf2I0^Vy`lVm7Ha zqav9E+lz$`PMS!()4j)D=Omh}tTL6Ml}x-!--gX?Tz0=UAMG>qb9l<#0l^J^Cd( z$6_=IX(UfM=U$COq@zDK4G?*j>hERSL@9^nwN-zvYq58Z(SYt1#|*Tz32C%OGSUb- z##dGjC(^H_T^Zw@r3h*Gh%9~Mdqo5t<3!VNB8~dC#kg&;8|kTD#plw%$g(2n6{Aeu zt01=JQ`qV`rQRl_5hLUqDk82M<8~_th?y8iFLonul_Nfv21fc7L9ZC~s~jX~X%o`G zjAe#Iq+=dsOe2W9axL+<7HvWrr6%^$ytX1#uZ)g$AJZVA`s#0A+JrPpi_+RsZXZqr z9qU)75yZ2$sipc`q&6Xq5*f5cRuMs4^oe&~Bosf~(k7%)B3#cSoD)IEdZLvh2s_8( zZ}r-QG)koI&apV5xNGTH7c~th)CSc9_}j@gA&t`G^u~#xV|~{&NT^@(x2$bK8oGAs zYqJK4NXI(0X^>F=>KbjLlp~)?(U^fmq+`9kD@P`zrICf-t2R-dM|F&AN=D@PDB zdGzXSuuVuKwc31+CCzIqLZers<9(EAIN_skj|^=>8Y%i{Ufc7Lz7ra^TRPsWnFa~X z2RtUW32CG#s(I~fn%Cy}hZ8~DtjObW5I!q%OPi2JnR(6n%*zSQqbzOnLGOuzP~DAr zrp==!32DeP{SDO)xf_=|tCGDRd!x)d{jas$&QcS@?(pX`3tt;<0R3DxQ433{oH`7YgBgBB91)5{a|s&_8)nbT4evG2Xk6$$RNR~_?R z(=|a03DxQ433_qAc&$MT3Ds%eFTONEFRSg`5uc*M=u3OQcUr&5b^P&rUpFIZx*GF#b{d9Wfx|-POkPBDR z(jr99&wb}j_g{F&`DcxGdFkQPBs?vzJ8yYcZ|2y?6b&bi{nRyEX=xFrvBN1RF05Jg z=FzF&-mfB@me)k+ecme-2a zADw;3IS(!xPJHS58@JNZB242mx7@Pu^CzD;y5nV6R)o{?I{T!#YY*CRpQ7Q!Yk&0* zTWM(#rt$RY|62Ip+m0Na@#xDd!fAOO{jJ*;u6XaSNA}Ev*mD~#Ey6Uu_>l*Wc3pMY z=*f5g$5s-ame*f@@R_3{Z~uDHaN_Ile$G}}T7+qwe*VhQgBPDMx^wv%gq>KN6mnm#(jW+r4t)n^lpOtO%#&rTe5@nuZf^J@Ok{XlW6qp=Y5x{LGEds|cs%rRS}?Z5mFT{DwWZ($XSK zLv>0u?S79wWTuZfOx# zj&gVNx+t&ZX?f{RZ#eojMS}z_Ey6TPEy)@rJS{KPm%mKI?erM71c5}uZq zYW`*0URN|o(9$AIqqN$rLBiAWQVV|Xs@E3{6121k(K!o|c#T!0&E7y=ai2 zrA3%V87*ZE5}uZq`oK%x^roUgf|eFx8fDa%HAr|`Ug`t?@^No28YF0G5vEZ_uUUhH zr{$$S@X~8sg9I%t!ZgY#JZq5fw7k>@?!U(wr5q$^X%VJTW)oS1gs0`DK5*^@u0ev9 z7GWA?9+fpncv@bmr$~LFYmlI&MVLnN8m9l!-*EKUeJ&cvQ@z(sFF1doD5vzQRTriH z(EHl#od0K7SxD%Nzg(`?&Bmu3kf|vulaSoV*A+heiseAF0tm<1T7?<_sw?> zq&b-@67<^Vl6MZ;^@^6~9`w$E*Ck$Q>0FU`-B&LhwCfeGMX$47eBq#7uV`6!(**;s zOT5z3xgv4({ud0|^@`V`*J0;x8no*bE#JCr9>&az8oU<0)HY%sMS>Q!Kc5NlN=xU8 zgxYw_aj3y-(Mxe8W-KIVQLOSg2d}hru1F{z#%zKbycWF_b7O8mf)>SfAKmjxOXrG& zkCwaIUS#T;NH0aD7=<%ev?vn!IQpLDiiBcJjF1yQwEu=9MFY1e`hPy|Z#(lva7px@VX?bz%J3kl1Zqu~12-8Tb zgFUSr?DObDuB6K0<&pT}kEiJ+{(&}JODfZmp zg_ag!8fkT~rzZdoOtQNXI9eEB1|K#4)(Mn^`h0^t_Y{)#qs?7 zoD+Zl>@Q5y(jrVFtq%6Ivi9FQ++Gn*%ZsD_RCfz8mHudH5vGw=2YXr}94DNX7v~A{ zb0lbK5vGyK(9=q%G)Q<_UYupj&yk>|MVLl<7Co)lN`r)_<;A(k{2U2dT7+q&IyI}6 zXK9e|w7lv$4hdRXglVL4HX^`-=yf|B$pL62vKi{;KmKI?esg2L-O~9A`{%V?*7GWAG=FaNP%uhdfc||xa zFV2wi4v0eRIYUc}FpboAtkIjY6aMhrcK0e1w6qA*C{J*La9Un^nlZ8@K}(A;jZzb{ z1_@8gOSRHRoL$|`1T8JXG)jw_Ae@$$T9=PxyEd2!T3Uo@l*lkaI4v(li5Tyapru8a zMu~7)gM_E$rDzu;WD>Nr2-7H$I%|;dw7e9xeSF=;_Ds;yB21(7I1_}^@>1^;qi_%X0w7fV&>gG6^pru8a zhV@N$RwkwMI-D%*ar|?xm(+wTHNhF=iVq#P<|miEZIu2$^_)}b+Hcf5H2w80y}5tN zy}sVN>dyK6`TU#{pS)&nnwB=9J&@O(yYKA%jyZGm(IX!|Ln6|f`_JF>q2BMWaSal* zvhk&(9vQ_N39F zix*c!(3|^zxMBa^KizstxmQkXnz`aiTH1s(?)9PH%x>N7sL?;qZ>Wf%H}~Is(=D?r z_i+s;R$qR}3@vR!8aJ=py?6N+4;{Vp`j1yc(3|@o+Op&9jYq$sl*5U|e>?k1TH1s( zuDxzaGJMI188Cu$e zG}80#rKh-X|Jxo>5kaT^{8y_+KU)3TqCtX|HX)5vZ+odWF6?vR%nXT0Z|?8-(-)53 zch_r*h7&(NV9hiwZ9*EU{q<6-T3GnJ%W?tfw5w~T)MV*AFtAQaMQX%o^&@vxVoT;A75BGQ{vY}87weS2C>(9$NP zkuozhPn&;utWBS%YbypzV}1I6i^sk$n%BXTQ&?)kX?^2KiR-x>Q&ShDYgv9Hy}AFA zyEYBtUXh@sO_b*`((_2Um?9DBG=}@;ra?S&^#o4P(k7&#xUPC74HA(~bAu0V8bsYC zK}(yEhT^)~hcrk;dUOAWui7+-Hb{b&HX#kgb+vP8kcjl={>8g*8bmB1K}(yEhT^*7 zl{831dUOBBS8p6dOe8@|n~;X$y5g=hNJM&b|539W2NByz(9$NPq3es128l>-?tkps z^9RvKk)WkbNTbB{tU)5uoBONxJAV*;EeTrMgf#TL^%PYO5|K{htM|NP5Mu@sw6qCn zsNSkJN`pkC)0)ihHw=|ryomUo@%5MeU_ENa(b*eq~VX(geM9 zhFiaVSP?_ziWZ$F*RL?j>z?I`gwp;EZA<5hUZ&ywxv6I5^u(g4C!yT>H?*}h>{|5F zUGVQ)s|j9LX)n2dFOqUn6SRyI`i0Ex6QbSAze#D5pk3pw-QW)2um(uNA(LzGsYvE<8HAv7)Y5&f{`U%oPLf_Bf z&!*NOK`*8KI}d9OT1e=7M!b&I8YJkYbh|~-LPFn{QnmA8ejMqUlc1N-Fah+AWHfaiVIqodyY|-E02?&+XE6ZRay!EqTe8)(+Zz z6fGq5eL~9<^tx=r+JX0?b*^Y3q3=ano}kx#U%GZM(VwULmA+>J783e?r{xKH{qCT( zgZ3zc77|CN@5Nf4px3HZYX?3Ks_zvoB<%aPY~-{wK`-Uj$6Yl+3km5hPtZ$u{RuzY ztFJ0sYtTYM_icHCUaCEJy!4?B4O&R(`7ck+64qxh=begldnz$4y>!u6Qka#XE#?f)*00iLt&bCHouZh~^d&YH9u(Ds`@S zEqcWpn(vN2P*l?Q_{q1<6$yI9`>%0=783DRZk(WnM7%2;CukuN zZ!il{3P0@8LPEWSz8P_{7_LXztgn_^Uk}VxsUfNH9-pr&0dx#=%qQF_i(iaEhIDx zTb`ho%|)%>tu<&N;ol0a=e#sQFXh%p1~owo3F$3Q&`WpSe;uRNpoN6)+wugxR2SkG zLsWkI8}?`+q36FmK`+(g_Ubt;B-GNDC+MY`zx?VT2}OxEp>cw%Yb4{PO)+5PZ{q9c zK?@0u;o8rG1id)o%o;;~9$Z!9N}AH`l{;EU{N}22yLG=>g9N>lZm&SnLgJT?KCfH9 ztTjl`OX>DXDlH^-TYp}+4qI!GpqJ9^6=7OP*!~Iip5r3`67-547vr&n*FEFM=XLAf zq;om!k>_4bdp}H_#0L&ozr?yIuSKsDPFugkDkm*>ZCl^1Q}Rkn=ZeJ6pI^Vk3M8*Z zubXdD-_`G{z_kV~B7A+1SE>nGNGOLs7hRg5m+pwqsWUND{xky69rZN;?MU(2_5@)- zB4{C@Ju~fjEeU$De08o=Gkm>7`%8Rfg1N0rP74X`fN8G*kf0aKROd>y-Pe|Woc68w zDh_j7=ZY2*+RxHnFCjrMmZ{E_B7?7NY0rdadwN*RZJjGxNN87wW`3fVCg`QTCYr}} z#84^KE5$@#)8nctb6acBLPC2RGT?}mkh`YxyI zTruzT(wio~BQ-&b-g)`cIBdI6hadeC}jK zy?0R0Msu7P>66eMS!%8p1if^peQsFiiWWUV_o8-9&_Y7BXZc*wOLf}sLZ>lQ$<+pZ zE)zSQrly)izE`x6h&@cL_TlREiXBNHa;_A8d`_l#cf{vZOB3|cll2){eXnRy zt@Ih)JrW<*MCB(L#bF zr%of~HtpWQuG`p?YGWUdt~J4UMS>BvCKxSapXEJ`)Fjxi)Ecy;g7tm%i|cclNOx9$ z!ye!2X(Z|6HmyLn?=CGQG`99JW38dNfRCdzviDJ#)_Q%6QkR1k5-H35lvr$j3sSC8f6Fe1QE3D3-?G=6O1@*LK3e&u3C^9`gfz;|{;WYF(ste;W?m#1ciV(C$_a(6K_b$2Zo;E>O)xsQ z32Bs*7FmNtr0x8N&!cOCQNK+{qnsGY8YCiZ=U8I4O@cG*HX)62@+I$XAQ5RhkK?Np zHNlyCn~+91!IL#eMB2_3#aadlu3xkXX_S*lS%XBR?R=E40o4T8McRZk%89D1K_b$2 z&MQ`mNN{ziO-Q4h4Abf5e9p_S6}0yy9@|MotR+oC8tKwQ^|R7Qe|_tLhd=AoypzS>Ks*TsLf58?Kk+$yxh_R0ok6roJY1MSMv(&4t_wCkJ`Xc@x1R&dp literal 0 HcmV?d00001 diff --git a/mechanical/CAD/BoatControllerShellv0/topv3.stl b/mechanical/CAD/BoatControllerShellv0/topv3.stl new file mode 100644 index 0000000000000000000000000000000000000000..b8a3cea8b53e23447c540a0f598384903ac5b09f GIT binary patch literal 139284 zcmb513AklfRp%d=;DFdF$Rxo_Qk4NAj6x%%?!aJ_NdaXF2$2M60%+()5~fQgGEgy0 zNIDo09;C66CUpS`iU}Z5Mxncf03z^pE2E&$`@h#-XZ`lM>%GGIzQF$8+Q0ih zXP-T+waz*FJp2(4T1@7Tc);Xd$KLJOJ0E+OyWagSllwmOK@WY{ar^e|`@!Tt{O|w# z#0LH?R~s7_E*}1$pFO|r%?_KZeDsqJU8sDwyS;Sy`?DSr$Z|!?m~h&O<Lx%lcjY(%Mmps2Xm`2tO*dk^eIdKM&Fy8&6r}gj-z0 zTiX6UspnBOmZoxH`5pb%q`MxXi+!fQ>&*M3a?4o5uk6l**9r~09+}3zas+*k5$$JQ zj-wsf^KS8j*|q=esr5Ym_tl@6d)fc~>Wl9+x`MQj@Uj!$r#3c>*j+W8R{QwhJ7TG0 zqh+0V>cR=ttvX9nr-qgN?`y;cEv}ay)zGi}3{}hND92GnFL6TZ>%{K`KSN#F$*vI z-@SG9>oyK)A>m~w;(Ca<=B_P?(Y8??Ay zdQ`*p@H6zbq6UvD#)lJ9cRkW}RR8)*FPz@~t^2Op{Pc;t-}=sXOdq^)QkhGZ(SKC-=FmmCv^U_K*?%ogUh@iJ-7oYvX z>78!*#C9G*T(_T=oRG%82Rvr_`|mq+di|mA>xiJYX7~8@Pf!2#K2K;GP8@ahpYEn5 zC#3Q1KV3|Jd2!_QJx~6ljtF{dcHEu*@AUN3e!FQn@$El--zF_NAr1Y$QI~Z@&|9;M zKJp{8Gp>7l({SPzAAI>HEjb|#wUf^Nh1Wd2BZA(Veff-^nceY0t`Wr7_S2FR($MwR zRs8fZZ|R7jw`LD{>}2-WUw&LW4-&NGgf!G|)f@lpd5_pnBFbB{+kfv)v#YOg4JS0B zXvqm_lress#^IO!G>T08R+P79A3x;RaUPm^oS-EqT3a1Z zTNQx~5>eioy?y_0<9d{~szhnsU9{wcG|Ck`(5`t$1idx8#q*zmeg$GbEjb~L(i2zK zcfZyVL2u1|_s-A5_;BJ*uY1KNEjb~LGNM)*gOB^4@9c=6w`O;_`&qLX=T2OD#b-BZ z$q8wc-(P9uZhqhfmyw9_*6iy~J8u^Al@p)&u{-XjB`2g&+G(Ycd;Ot{jtF{d_UcRa z&SKsLu}Mo#NTXcul}4`Sb`nwEnr*%9qFJmTL0q>;p*W-cTHGgGjs{?PipS7-AazYyI3Lf~}z3mD*q1Lss^{bD5>Et%I2VuR$Ejb~L z))QBy@78|hgnEgUZG8ObUp%>KfT+FQEjb~LHlkKOqMT4~x3Z1%bIwsry_^Q&qt-1s zA&oXOtbAs0LZjBoHebEqj*73O;e^jVZpjI0v>9&YGn^BeeXMNr?%!VN8cw|M8kg`&W z+>#U0Xe(!p4@gAW*7K83b`26*U)_=uO+!9I)gTdN^Gp0_2QQ-%@)O*W6RoY}`>YW` zn}6kPICx8H-Rdp5B`2hzd0it{*IXWw6Hzul(fdMA$ZvB?PDn%RlSZz3B8e!Qzw3RP zgn6%S$q8v_oz+-(57`NMuRcEHE&JFE;+GfZg}Wsuq)~ofu|e@0%+q%we%Im;pJRgX zXu>TyA&t^big8vRu{fbqkVzniD~E(RNNqL*B90^AZVfMr1mfN15@t@}f>?E{S+~ zI|3SQJ@;6DQu5zkw)ouEU}z|7P>;$jIWcalXcIdsqj^1~!M2L_*^ZD#T=R$RCJ|+e z&#f;=BZ%vE#dV&{b3z*4cS}#~h@d$>q~S#A?VHhGC-a<;hL6EAqBp6)i(@&HJh+W~gP3Acv4XsaYJ@1I1>F-LziQ>KP4*zp9&k1SRI=fgE54j_Prr$0N zCyE!oJN)R$JSU_fe?e67^p7MFWyT-UaH2#Ln-LF8<~bn^wUf?XF%F3+Gmer5h}{v_ zOy)Tu4P9?t#S)))M9_=}r4ht+yCXiE%yU8->bJI@f3_onW?U-`Cp4lW&YaA1LK+%> z^2EnP(2UQeK_cSi$vh{Zaa_?re6ID}<9_BDpiv3^u4N#$BhXfRq(LIe%$K08N`~HA z*D@(~9;Qb^8tn>}oQz#TC)B!DX5L2{L0B)bjF4TAbwV1gC)V7OdWI8GX8uYVAZl;7 z%$D^lqe)1kji{-QC@0k0t;{@}G@S5JYZ*ElAM1oP+RQNZnZXH-S}QZ3C=Dlk_OVR7 zjq`Ov8f}J~`V8lUW*;jvFDeZuN>o&5QOm^Je6>zUqs`RHw|9hQQKOmPl?I5qepn{n z=G}Ed8XDteO+!9I)gTdN-Zy9(10g@b&m$*VTgmsS8YH63`yZ{XD&gLew{A{Iqg+A1$5Q<( zC*&=8>&iRx-qRDb7p{KosOMevv9I4`^P10pe9v|7JhA2tqr5fy(6!f=b<*#jJE56@mYje_U7blp zd21&6*kAEnc+)t}kIF4MA&trY=dM0>^nLbx^V%EN^Kc@5cWZXZ4ZgYOr1Lx%9>fK^ zX~_v`-0&OETK(NUUbE*9Ui{*Y2zqOF<)dyoz52bL3wPoRpM2CNEjb~LV_*7|)fd12 zu|5Cq&mYneL2u2Dx%ii+7k$NZ;ZB_RGjF+!mYk5r$KLSh)#Cj(nx62S|I-mcZ_Vz1 z)f1-oyP@Y^o%rg<|9LkpIU$X|{k>mV-RuRE=~rI;*^UT$Yxd!vI)8fE4W8EW)K2Vu z^o@?9B`2iu@n5>@>ZTvO=kx{t@8>%r=&jk4PkY1k6JKx*C)9Uo$q8xP_W`$F{r#^! zsIDI*qP#VGz#aZ-dg7Z-Y3Jd@eIM}ZO`fhrH}B5B&ano;JPVPafJ4L2u3e^V@%H_ER5m4JXuAwB&>|E)Fn6Wh@iJ- zXKmhjcH_soMi3VqK}$|Z<16?7w|9T#|GaQ|B}aD7qi5GYz%@wFk`vN+z|TB(&;R_{)2jxFC~wVPbKcWu z@856@Ck}nr`!1y=C#3Pz+h4xtWvBk$bl2h*`$g5)%3HHredXfWTUw(c1Z~u7H=~v!$uZ{?MYxXbizHIjL)BHZC z6T0TKEFNkd-AV3BIx47{lt~CFJ9_C90^)-LK@|#)o=B0Ng~Ro zaqAO)XIP^KVnemuk`p+Ot0XcejJCG=;LXiP9nQQGI(D}NO#;`WK9@lv%682^|H&t` z^Jv%OfL}qk$~@QgFl}bg!M$X06C*9s=A15?3SlQ;p z*PnYryB44f4Q^wD-!b6-I5d1XwgK~AQ5GYao)M*8crPYvR|nYi(7I+ z8s)+%jw%|TnyU*=Tctr1(oRCJ#8mv5P;DjQ2 zD_bt(cW>tFpc85<vmf z;0ks`(Ck;zaH8~*-Eo~K^PG?ddSXWe&G8`(C;tAQ4m&dX>tvo2((n=Wwa5HMM+D7r zE)6HjsNIZlH<{;zG%z!CM9`eCq~XNzH+$Y?F@H?vIUx<7;a+*>D>@=*&b!iZLOn6& z!O1))q=A{bBZB7oAq^+WYOp)z^T|9Xq*0E>*QkyNn(Lr6oG7`z-LWoB<~bn^UpY&z zuOouydM*to)K;;+PUblw4R`<@5j6c0X*f}GeY?U>n9OrR8t%!ITwg~7P5(+7L0oWY z_&a5s4}K5{X}CvLa(%BS5oP*`(r`j;6@J@fo)gl@J~2&&o3sL)=C}8hHdcnFr0dRvJ!}D0MU9%;%I3EarAClazYx2=sO~4<{6~ngjzS^{xSxKBOxIT&rFPopqVd`h7%?Gu^IV` z$vh{dfecGW1kJpUG=liM&B(({<~bn^WQsZ>XlA3N;e^gS@=23eb*;>Zb zG}Z}R59N?+>pBrM^Sihn%GTB^XqjJYE2BwBqxF)KL$+Sxgsz~KnWvUU5Ra%m(K6U} z&DRNOwBEkQd%F|riB@L5T^b}bCM*+geRrLZMjN#?r%xivHka6a18IP$GlN@lLKV#%EEAu{%G@MW`(d=w@cqa3l zkVab#G)6iiXx@*Kh7%>%w_j_9-Kny<-SkLEqpfPwlI!b;pm|?S8X$IQ?Xx>>wnmvA z32C&|x!k+^qmBrg_Xnlngw9-RxZOFlwbt}VNTYcfwXH}*nfE!R;Y7*x?UyfNcRYmv+U}oAgM@rsx8#I0nipO*NJN>>0Z4;{e06(5zSd8X#8PXu3*vX#Quo!2ZkVcE{rXJln z5j3AKk%klMSBe4c$rFp!j3yzC7NypEy8jCqikAyT@v|TkwM48X~ zNW+Pe>#GsHJqcv7v+0qLM#~yZJ!{~EB6=(Hxg}{hp|(p6)i z^Z6@jI8kzaHN#?0W?3%7^hijfWpVa+7RL!?Sgg$F$fV&!$@SGtkv(B%Ihl1r8hG-o zBa|sJx{UMTc{phVVHq!by3KM+>x48)qb}95<^NXkuHAAPIkM$6-geWweX6SZB4{BI zIk`p{Fd|qh&SOmQcX@=7FB=oIkcg)ncOqCT@?~R!783E4=1v4_MZRoI&_W`fHrYmi{A$bO9pT1dpZ z2Rjk06}hZ2K?{kR6Tw=MnHm$ckcd3fn4pD3yvMW?!CH!O{rQ=Ge9%H7-p3kikYKIIGmQya zNW^<(I}xlEd8RQz3yH`xHDYN~!*WFniFl)KtU-dcB5O3(poK)d893G;!CLxzJP%jS zVK@(3NJ!6j@#(KQ3D$}{)A&4SA)$8jT^M=|608+@rm+SsBqD1xZYx?ysE_&n6ZNQu zwj#k=kpmiQ&_Y6E#rM(ZHAt{lWR1oew2;u4KWErOh}WD1Yef!d+`6=oh#b)PsAwUf z`O$Ym>Cc=5Yef!dtU(J2&GWtoOs_$LwIT;J)}V!i)+^tcrq>|BT9E@9YtTYM>#py~ z(`%4mt;hj2jiK+-LLxFcII2P|SG16jkK(%#)uSq1OaFR;wIV+=)}V!ie68-xO`>R! zV6DjLK%*WNEhOYKc2}^TgwBHmYehz9tU(J2`MzCG95hIo*Gh+=}NGNXWX3;@|1Zzcp1{zDXE-fS? z+XABKELXIUP>kEHAHz|RV6Diuj5TN>p;&!w<*esHg0&*sGS;AlMC|(mqH2&}t(~(U z{*EFEW?uRkj(dc2UuW)5-V?Nth}?j3OS%~LZ@D7DT9F$V6TXYNc4p>&;XK-2gBB9L zkGOv6V8rh7>~X*6c2D@;(Q#Bp_&(z68a-kAkgL|KFFtp1*-hR!TPJAY@9OXNEcf_4 zNU+u~AAa8Ab|<|)(V%5a*fZ&44H7DQt+!ut-s0=;dQGB1%b2jINh3_Md+2 z=1fP$qwO_lA)#yY&SPI!>Fo*D()B;~Ca>Ct7=IZ?M@2ul*I-*|Cfa++o9pk=hhHaL zgM?wlU68fd1_x@s{ zL4vguUtRvxTlBf4GI5?BA?b62O{;A2U@qJ@N_*MHvoxq}d_ z^(O~TSv`2~hnNGNVQ`+uwsLa^4>Ki_TjZy&g8LeN4&v*@p0 z^SXl&to7dGe`0mowI43eZj5^gEhH|xe(S*HmmZQ3w2;u8fB5~+Opb~KYklO|-?>Wv ztsfOFBy>djwRM6P5?Z^Sf0TBX7@s)_)>1pERn`ewNa*V6TCEebkkA_Zr90jsIVuvY zrCz8$x2{183H5aK>ve(_67nU^zRyo4M@53QG-5SA*EMJ%u~FwL%~|8?K?@1_L>FK3 zm82(~Oo8PE7ot;Js&&sU0H?RZIOrvCfApXoKq&-iR?1Z!!Y zKm3v(^h7->TC{$=>c&4`ufY#@R3zkU|IN#$$ra>pv6lS#fBpC=2O(ICt9IX3w2)Ag zarc|OG|?czTJ%wR4f-F7+m5~PCNuRVuG&383kk)EFFoaUmEN9UEybd*dG9YJ1T89` zwCC6U14l(dde40M;}Z>@2W#n^uKT@H6M~i+v3}r;|G-g^kO%n6YcB|mR)d9YT@;_GXa&+qo6tpBb& zz_U(xaiYQBVl8>Hzj2%AB?K+6VN%(^7bQNwD4$xzqI{Pk+|#AUbM(#1O66k zJ@>sYT6BK2fQd#@x|%W@9pee_2~3kl^Ma$l4L zYrX9LXDxC+k(PUW{;Y-jZTzL}kBY<{&OUpw=EJF@toU23^@F3&S-3yfYtVAnYtLD@ z-^O3+30g=z_>>nf)_l0NqhhV^zUkaW?jh4c;&V4Tci|pje^ew`>zdy@Z;^ZYw2*k{ z_s(17(F83dbpI>&EJ?7|sjohNkw-oEb=Io781J0mixOTSnCU0FInW#HZ3GxcC)>UJff$Cgzn>crm*iylut_*VS7mvLcPkvC?FYe<}Tn+q0s#KPZVtt;+)!6J`XXi?cC7XDIy z9<-2}uid*_ilBvr zdVU_`XpZtYL$j#okhN;(u>mb4v@+y5WD=~U^(xOH)1o!eBNqNr-@3Gr(7KyPEF@S< zYkMBC&?5iABNqPB_D4lRK1v?3@V8itcO7~S-cgVT=$^iQDZj@;3ki9dd2B#}wdBcm zu|esD`nO!sB5&Da1O8Hf9<-2P1ke-oeTwMJ#>`Ilajb^TS5|(?!gDftZ)dDVLQ$CQ zO@=vfsT%U3zVS%Aucipe-wY%@J`as`I}#F#ko+yd?FrUW9Odu)^#p&HN2o~8->B>f zT1d!$`@=VBS74lZz2+oXOa9v>-_l;iI}xm<*7Y|-`=g?Tg#5Sb@2-8F#~LJ9OOdy~ z6WeRhLP8$jlTXwh*kcV6tR?^Lgy%l!CG3WeNTm+;P3JX<#G6q6+J-<2}PFq z6(qr0iWBo*LV~sAMfqMG{ZY|ELXl3JJkzg%FdcI3Ze^j)PP-L0U3?x`f zabiCEkYFuEdcNCAe^j)PP-L0Uq9j;LabiAGlVB}*$iB}^e^j)PP@I^rI3!q09=Y$Z z(`(Q|LXl;@a*|*z#fkaqOoFu(i`ZU2<5i6o5{eVu!|Bh11Zyc;@*R(Qf))}M`wv?zAAJpg{#qaq;> zz@JskuDKl*Ysr7Geci`LMT`6g+hP8PJt`7f=WP#sXsop^YiSMco+>Wwq<_m5eH@*+ z@9*@(`Bx;=>b`SR-&XuB*3#ANe9>h+sB%=asF%1O&0p#@)Dt}h(48NTQaCnyf)*0$ z`FZ3;g0(bm@_3LIjX{rP`Agd$6$y=bkJYy)SW9zE7oQKUOAF`6wWAscM((jMj=n%0 zxq<$uXd$6r%4bm$tfdS>K8w<#41&+1{H5)WiiC0l`7FxcVy!g8Qo8SQrDr4D+tw2h z9uE}b%;S>rQH6zso@erSXM2LR^ejal%o%?!(; zTK@5kT<(&leibcJzr8$dUu)jbTZVdTxzN)n>ub$dmgk~o_3u4FOHOE~DSg4UXlP%~ zC5b58S1R?Uv9x) z8#WCRwB&>|{L7@$AQ5Hz`l;Rsh_Zb{+K;yXBD7{6x8y`?tNLZ@(pL35)lLL$U(fbd@4sxVog&VWp8P4H8kdZ^dhbnFa~%z2cUfkVa{zl}4^KNJP2pjazo0(FijQ613!m zG|Ei9(#Vwti70Q)wBwCNm}!upB`2g&#`sDjR~jUuyfxEaKN?}CL4uZ?kVYBftG3o| zkchI@^Ou+3$9g^xwB!Ud$~zGo8ziD^=i$D@a8#Ah@46)?&{hYeK_bd_Jv73)wyK2M z$1OP_jdlgsh@h=sX@qsxyb`+3ZpjI0w4S)qd60;*jSr15(;%V#>Xw|4MjKI8gG7{V zoNI)c1_}MuEjb~LHZxQW5>dAKO21$lByD{2}f)Ti8%6VfPSTx(R-AQ5F-2h}r8gM`M0TXI4gWsGaBtr{ev?CZJ4 zdRxy2!q!)_Yn4 z-A8jzXf1b3PDrEt{!}AZ8YH4@@rOp3^(zwcN!*eX(kSgT)yS0wi6~nfr4eQtB;;GU zB`2g&uJ=?UR~jUuZ1JE*m}!uZkLZ@1kVfgZQ;l3{kchIywHjfjK|-FZTXI4g^4Wbo z7h%4^WFBS4=gL`ZbwKXA5oKe&>ZK|AQ9tkJ3<=R^`w=6Ws-60yEc<~h+c+yhvWh%)_>rZEuVCn$%ge1QB1 z60NP=_gRvNGX1O8Rs#|K&Sahw($KtKMy}dwNg~Sh6Qw~S{I&TS(Dl|;lm>|?Gai%%3HgY+*3!rcX=seM^?XSp%8YBJ zK|;Q+`m8i^LK^a?<-6-VNJN?Oxim;bygZrb1T>B-8i>!eI(yvDJOeZ;q2JXUqVvcJ zwACJIkccw#C1|TksC_gSN+Tzv(XQYc5j68Y(jcMhtU2AUhv|`!M(c@Fod=01Gk+xw z66&v7o1~Ew(r6>9YLJLB^KjB2p>d}*RvI}WjW#n>4H8jiK2aJZG{)s!NFyht(Pp@+ zK_be`i%Nrp#<;vBY2<`7+Du(FNJQDz5BYTZrJm3jcS}x4Lt|XtrLH-NC^Jtj4H6pT z@>->y6VlKamnSX_5>fW`T>iE+NZ9&nmYirBiqESCi74~FLDLurjd4GZoM>$&-=}Jj zh_d-t-s*$zQwfbZx8#I0$~9MfzD5Mi`#9~I4}`|J_p6+cM(K%)&#MNBDD!@lG)QQS z`}oKSX_OJA_`GV6h%)c1NrQyOxR3LkkcNI=l=>BkDD(cHG)U+i^xNujIUx|adxd^?HQ^J+T+8g+Fh5oP-tl)WvlT%UiH z{i}yR;Rqd-TXI4g{{5%}v!iyAh_Zdv%HHOYh7&q-JuTvvoREfp2Ww0OZQt6m_ll%J zLeG@AB`2ie-}90Ni74Aw#_Vk;X*hACC;r$jJ%!?yoREfpm+axkUvxVXQMPZN+51@1 za6(6=r(4{T6VmYStBr}E?Hg{k&xACb*!!(RHe+vz{+s$=7coH-%<463fjKzXzwUW z!-?|6^!>4`%5s_$((vy=mM^AvM9}ulNqcir8bMreMC|WU=Br_U7ZTF&?^>2GrXNls z%J%I{d$&^>PN=P7*O}!sC!~SzbJlOH`)>tZ*4kmGLTNa0hwmI!zX59RpDw34A&vOX z==(Y%e%HQbYVW>EgM^+Pb4yN0!@rkWzL>tBM3n8DtoC-UG=i{ivbrTFr18;vUccv* zV@}eSV(V92orpbzN>nuLIwTDc_1m)cp73&-6Ve!ezt)NPUHhu8?S&)_C(0#X#{Ngk zX--H3-{I|upzZ6xwp)`lNW`v8%V|zX!@no2qaqRIG6sizqohHCmYk4=e-~LAB%*9z zYqod8rQyW;Py3PGv4d3^gTs-KkcNNX`J{(_Vi$=hw=brD;EY*0jH2O$jw<%mT26C9 z8vdQ?F%h(V3)|kKmj;R0`D;1N32C(NpUa0^l8CZ>1>D~5mj;R0gKRm?32C(NpUb~m zl8CZ>o80yvkOqm^8ErYu32CT}%kS&ol0=kE!*)WD28jB_bhqRL&ZGLGszt)e)>gJZ z1J0uoI(D}NO#;{BfKG%&lqQzQG)K85C#2D4(W*fr$~L##E;rI3p}E#AIU$X<8dMDuQMNV8_V7fx|h)gTdNi`8tmH))Vi z?Btf5kVcE{ss@QDTg+*D&`E=YVnDa#gfv=|S~W;S*vMA>o~wu_)NNGP}9mYk4A%YM{#kVKR%Cu92@N`r)Q zByPzGX|ya()gTdN%PrZCi_##WT#s9FLK-a_RW(RNxr}q<=X!#coREfR)ilFJmTNMP zGIM>(S(1p{+jayre(r}{W`u0bEoy>DW8a|>*uJ2DsM497U8cyg6 z#<-izb3z)J89E|p&R5cK;`no)y({Jq+waxp6%x|$8Sa!9-mD{n=DaHnCv+Y$4^HMe zAq~vb9T7Cw4{4By`Ft|Z32Bt0@il5mBFbC`rQyW;e(M&yVqKcdb3z)va{lTUmmLu_ z*K=t&p|*)RE6g1y^k{sReVxF=I`eH{@r{VQn%alxhG z@04*q_(3G3;T~DZ^}U`%l<6l*!wI!j_-*!$BJ<}+NF(`fc?3C`2hF%v8YCjl+>Ve& z9tlt8L6;FVMB&mPK}$|ZBai6Ih#G#Ec?M}XaoIht-XC%Qc7!xMGx3t={z*p!&3uV8 zoY3`%{KaIR6Vk{tER%WA%=<`#MC4(%Bc#zXch!d@5oKnhq(LI`Nt1a_NTX%$Mj5Zk zJZR?Oq(LI`V%rhYC==VXH0)BXOCrk5CrYCc0xIDDcafz*Lf)kB<(m`I zXx?kpAQ5HrkYkTu67q4~k`vNsUU=0Y5oJCHpz|Oh@80(g&IxI>XrgM6h%%pNkOm3G z9KOSFPDrC%xZ#-z5>e)J8PXu3*vY@5k`vNs(Oo?c5>e*!CDI_F7|_4Lk`vNsQEJs7 z5oJCnBMlOYW&KMnIU$V}ZC4EvQReeL(jcKI-gjos32C&fLDe7;Wj?ng4HC*N`2Ni~ zA&r*(sOun!DD(L%X^>Ek#CLqo32C$}PSqe0Wj;qH4HC-r_Fvw%U-`FO#gl-1N^d!h_v4haR8`d%K}%%Smea_|HNt=q!CG;&V}ifS zBaD36n4pD3Jl(hx!CJaDp7*V1KAZqB;q;S@llarEzLxJm!sF9g+x3rJk}t=TAES)ZcVR23yFB{d8|Q# zwX`z$U8i1y77|*o{9ag3&_W`f_#Ph>3D(lO>-Y3}4O&RVlj~y*609Zv!S7A>8nlpz zC-BD_Bv?y+kl$nNHE1CbZxW0(NU&C9zs3YDBqB34CTJlM?@;VSu$H`KzZ2h|IV~jO zU68Q`3D%O=?@tu;8nlpzcUs08Bv?z)i$59BYtTaCF2lP(V+|6lr6|mw@aQ#YArYCW zu?8(9;;p2e2-b=`)0m)zM7&+K6Tw=F)%`i3{>*715$~0aHAt{lnQKw}MBNNB8RrdZb? z!CH|68f(x(LStV4t!t2At;hk5TbC9RkeEhH4Tb+hQ8L4vg++X9WHT9+0QkvjoVbe1bxNGQhb){o(+NU&Dq zPR1IvkWj3?wsO|?)60Egz_QT(5B*Dzf;Pq7v)q3#8 zNejK{shPmbM%b4N24X|kgO;AqTy-$Qd>^YN?JIw9V%6?7XdxlJgA=T!mVU>fnFcK+ zG*=y*U@i5SJKge$$$8L1LUYx@3D#22|JVCGA<>|Pgl3+D6Rf2%fBI>^ooLWPLNm|7 z3D(lwb;fm%Pc&#Dp_%941Z!yyzT<;34O&QO9yvI{T3UVn`pb_?&Vv>bnnw;!u$ETQ ztFOp3Xd$6_c=1b z(#g@fOGCL z77`k19WiK-U@i6hdp|7GpoN4+T1N~TBv?x$>g1DMLpzbQosBj=|M4>xw!SW>QP$JZ zXOteIHBlY_30iVOcV!x(r(Vj_(eYbR-kOQFl@l73pd}}yfjuCWB%-`E`@%QQSlG%b z4HC5Egfy_1#gasn%T78+p1H7eioUG?rW7q)Urg9I%(Ar0)2vLq4Zt=aQ$d)C5MPHB*!B`2hTy|u*=PoM3lE?e}BWX7q)Ur!->z``?||$$q8v_w-fcoH{9>D9TD`_>{Bm1 zdtoc5G@Q_gq9rG!QO3CMA=D8;YiFZ#7Pi((g9I%((KLqLlSo8)Yj)J~9GnMtPogC! zT3ZdfK#_>@*6hfCKL^*tcY#vt(vlO>C|6KB6;5>pNkqBqZ1k)bqhC3p$(NR#kVff= z!FLK@}whc5|`i1OBK z^@rzTz9K`f<$4ca5+D)ft=Z4t_&ls1BxuPA zX_PTOd`W;rl(%Mw9djPmK@zm&gfz-pJA4;_M3l8t;d%XfJ`l9z1T?NvZzmCDI}i6I zhNG&4e%CEIfwnpz4H8kd>tTMo=Bw6Ll~DV*B`2iOuHYIGwDl|V+oeH5*V!#OA&u4( zS2_<8QMU16e!DbCsK2@;C#2CvRMj96WgF+_w@ZVB#+_SoLKSg$q8w+ z6=(H^`#r8Bg0^+g{B~(Lpu^B@srThGnYmj(%~uWreSrXio9YLJMs z`6Yg|gU?V2`3Y{xiPl!~eb$Je&A;+iAAFzMy7G72k`vM>S5W&7u5<-SMA`gA?>#~2 zddP2cOHN3m^u*yy0wkhr{;rRLo{<0PmYk4A8BxQR1V}{L{B|GBJt05ZEjb~LGBXTc z5+D&}i$8o;>IuaIZpjI0lo@XLk^qS)TO8%HYfmVyaZ64}qg?OdO9CXKZ1JG45i)>D%tXvqm^)YX|plzAS| zs6?EH-d^_Tp2WDVNJN>}LmGMOPUblw4PNtT(aAi@>{rqt5!ZP;LK^J5B%;jmAq^7I zU&{{TLq8@V4URz)QRX<828kGVlX*@^gL4UqD09A&28ozICi9$-2IoW)QRciW4H7XA zPUblw4WHZlnYy&@Fl%%DkcJawH8?8f^X&*}v}ju^PDcdIbx;~k=%`{{n#^-T8ZFu$ zt%H+!&|J@@K_b@I?TDtK_*@!G5>cjK(liDl`~-bT!2Jgjt*sQFR}B(TrhnDisuF75 z@OLKjoR9`QvW^Ivexfv-(3ywdHks#yG~iiwM9}nir9mS6&+>(e!7n8t4S2{)5>ck# zE)5dlN0+y-2mhLcG~nqkNkp0Phcrk;JTRH(gftMbEJ;L}ag;PjL|ikO=Y%xmzv(LK z3X+I2<3VYVi1=(W&k1R$-^vr028k#$u9XIfh%+bioREgbpFDACkccwlb7_!>czH6< z31}QwG!UQby8s^dGtU5xO6Ygp%g70|)gEb(h%)mfXsb%7ef%DFPDrC&!8Iai=6$3= zLf6^vVdsQ2T2GwnJV->D`73FVP=ED%*f}AMHlnHqi6}DC!_En5w3)hUkccw#yV7u?WNVMqeD3$K zb3z&|+E%{3BZ6k0S{hEMmuOw`d)PT4jTUX!^B@sr=G&z~LhGyF_0EZ=q4>ONkccwx z8#Il9kZ0lNkrS=06rWcO5>e*;kJeU|Q0vOy@#~Qj(kNH3eiuMjkVKTtPxRgsgsz7? zJ-6h9G)hk#z9c{*%Df+?^B^Jr)5k|nNTZCX;Y$J}qRjhh(jXx}+Q)fLNTbXQ!`e0J>##Wilp32Bs>diat6i74}at*Ee)wB&>|_^u_1C~wVf_|4_wr1SLDi!?~kk`vP4JEJ6`T)q-> zG(nT!REHIUx<~EwUsL<*nK0ZglSAx|e&uB0)<|NaLgJ zO9DC%5>eL9E$1%YaRb*NK}$|Z1ADzJNkn;T_REK#x7hz6ALk@!$q8v-&zdEPD3|r) zlJgdi|9zjYNYIiK(!kz3OA=8ovGYyNU;M(^KDU#gB`2hTJ%pAdqP#Wx$kWbWy!yy8P=$Q*ibFEkWDrKpG^}m)w#Q(rCTCYLJMsjlrj% zqv!OcK|*7~Ejb~LHfmRDD-uz*x#S;C*YoWd=atadc1uo3qs=~RM9?-TzW&@3ng$8Y zQEtfzX|!3iYLJMs&Fv>#`PimGLUXNKazYwyHK-aSqHJr_1Hb>6ra?k$hFfw%8f{gp z8YH4@YwfY8xP}wu8$6e3?Q=^`NTaRJt6hsf>WHAtXSmM~9^KBv3H1`K;cm$ZX*4gR zo(G92o9}a*KX(l$4t>|+Nckde$q8vRZ>fAq;0?P;MA>|}&%W9}C|hjsFL(BS zMMA#1TXI4gEt;qrB%*9F&O5hUgM?xZx8#I0%7yb?nm0&9*@JaP)zQYoRCJ#8dMDuQMO#h@7~PUK@!R>xFsi~(Xtlp}FV zPDrC=ajFK1C|hpnHP6;NidqLrDA(hboRCJ#MpX?GQMMeJ=jVDtIV-p1gf#N3+GNg* zS7g|fPb5K0PC!E*S$S8+^M-n|#>+epXjCH3V>@EhR!b65=Jk*UT6Y=kV`pydMnW36 zf*lbw`;|0E#C4v`b3z*EiAxeu=J=2XiRiE8i_k+qCLs-ss3nOgbDT?qM2x%1JSU`q znPEvH%ABvHK_cdl$vh{dff;T|BFdb1r9mR*!O1))q=A`wNg~QzKcqn-=JUxsC!~QD zXGtQ;TnD8=BG#qJJSU`qm2*iV%3RN-K_b@I$vh{d0S{nFBFgkjq(LJ5gvmT7qybN6 zNg~ShucSdD{GIYe=)n&nAq{wBOA=A0pC}Cy;kQlZIU$YQvz*L>roSr<65)StM@Yjx z@z;9rxFM(*iP=0P+5kOql}2eu=m;Sr0@gG7`WM@fT3#5I$7 zPDmqM8s#?5z@#b$jLlt#hQ0eiwj5l$nQ<28qavP3Acv4f(KT_$@UCNkp0XL}@faKqV~G zIGN`J&f~a@Fq(N$oJS>e?3OV#jdcRoV~;dQM495-5IGW0dq=S0xFZy*g48ryb9 z!N#D`B&5-1AN8#b5>d7}(e8gpgM?-^x8#I0+ALZ%NJN?Uail>)v$Ngdu{qK7NJyit z233PZlzBf&8YHyJ*qthy+f9#zG}@|GHAqC6_tm7~M9K9XskP7UxY-(IdL*RLR_AHS z^>swhygw)nCv*k1>f4<|TWd{^gfyC$QO|=!l+E|C`<&8nqU8E6lP}_yoRCKImdcj| z-mpm`%Di7I4JULS^1|#+uK7NuM?xCS>#OHMBFen)EDaL!4egG!`EaI3LK@9`tr{ev z%=_okAR!;u?yQ?HYI-E3(Y)}gK_be04nP_t!QbT(M!syUK?{j^x^X9hwRCMf?_1A&I1gG# z#8aAM4HB%SKIZxBUV|1A@wDk!g9K}7tau*2*Pw+&WWUB5w2+ABYf)*0- zyzov0Yen{JOwd9io_pSjV6Di0jR{&vL@sMg&_W`f_}+_o6u{ffWET9IcOYtTYM?dJP7^co~sEAmWZ z4O&P<)@a;Tw2)9A^BpVdQ4QCe1ZzdsXskgC35^xsd85}L!CH|68f(x(LSx={5a~5Y zuvTP^#;r>WiO2zskBSx&njd}dl>VqluvX-N#u~Jc&^+&Z!1Nj%VmkT1ecb?38|Rg0*x+I^uN=T1aSj^MeztrIuC8 zuWQgkLc5zEoM0{W5cQyS4O&QOck_c2tfii=k+7~o3ki+hgA=T!5o=?8JO(u;d^XT; zdRhHgn!`~oH|jt8l7L%C=&b$k{W#}uv6lL=+HPHg781I89bpGm)(;Y_rGBhFu&zN1 z3H8E`7&J(*min>&Ti2k4gho?G3>qX@OGhOAbq!ibXry(-ph1GQ)Us;Fbq!ibXry(- zph1GQ)I-!C)-`A$p^?@Rg9ZuKQXf{oUe}<7ghpCN3>qX@%SM#eLX9ZxMACLPsyh|h zD6%gJSlPcMpp{eWISE_0&7$>uozPvGM(7!q_9X!$g0>wUbd;S&CG@*)$q8v-4~Y6D z0VjgCohj6Irs2eSk9*yI`8#gO32FFV7Qgel8*Y+_vhA>;K42P7eEOKT?3dr>mYk4= z@8a>oYrfVILEBCt>dU6##Ooe)*G>7KZpjI0_}(IyUh%k&2-WH9i=N4NzrQyU)ANZ)ZATzm zIi=x5*{x@nVp+H3gfz++uX_k>e)@AA5wz`WWNWQ7oY*McOfk7za-wNy-@)P!=wA>~ zwjG-MXk+)J%}<}Wsoa8Fa-y}B_8ly{Ks~M_g0`KeywzhDsONuu_olKcZpjI0_})~y z<|LwQJ7#(B=?P_r+>#U0C_S-$NkBc3M3imkFCPU#sJAQ2<(8a~Mj27{O9C2EB%*9P znE7Z9LZepMI=AG6G|J3Sza*fUfkc#TCpMpzg3#=vJf&N5LK?nzn`Sr?QMMiBe0B{& zv#9c|ZpjI0l$pAINkB6-i74C7c)m&mq18ZnW4GjlG)lj%UlP!YLn6xM*};-;_q8hs zjVD@iLKIRTBUbW|jwZ0F&=#BfxV(C@k>C(u?0{LGyQ z+OCKB?V7Jz>mKmdbxTf2qh0d@eg&OS>ss0RmHF+`aKd|uTXI4gt?#b9Cpw{CVr3g2 z=C@133GeN0$q8w+F}U&(<%D{>m2I4x-!2U&Zt=mF*HP=1oRCJFOIDxxu`4=4qt7;W>e`R&qhLcK)upj&c68f|W0jftRb{V=~> z8YDEIyCo;2(e@pz8YH4@>!A7V(s068HMiu1G}^v{D_=RC(5hx-U(fwpzfS1PZGAOM zPBabq4D~!nMA`fj*B*QZ9o26632w=W)>iU;v`ceG1a1D6xBB4wh^XF@TXI4g%_Gy7 z1Uf?AlF{ZTdhh88`E72=328LXQhm4jiB1G<{;rRLj;P+NTXI4g%|k9@@QxiJ@72eL zyk#HFB(A7lxLa~U8qL#RX=dPWMcLvHpJRgXXu>TyA&nNXtUO|ILeYfJSBhSIt_;GX zBDds(G+N|!z#}gw;&&|`^f^BWkM7)(6Vi|$s*&pvq!WtneEo>1SmWFYjX+v*LK=vj zD`CEY?Wb>L#^;FW6+3T4yu2L&jk-FMh_c1!wgy9^5^)~>B?0*lB-mCuDiTrV^^k_Q zRcYN_(LQz_b|fUE;n%!e!QCXHZ1K7E1!*`@ddaT1&h{k%zk>01X?Wi)J+UKLD|)3g zoG870H!V3K4IhJLM0G^a7N6T_mWC5$)b5UPXI~QV5fy)zM$9EwbOdX~EFp~`?zl-y zPDq1uB8ez--jxQ3-7yc^mjrx*YmL0cLCPdb7?rC5f$s}c0|)qe6IC;Ng~ShOPWR{w4R5bU|$lj z`(7kkTPZ%TZABu=^sic5RYFG<{*HY~z|TDXE)95O9l=`Rok@cPEjb|#c$W1`0=Ayp zcLA(Se^(k#$O8!fb2~yB@Q^zqX!`Ba2;z#};YZt-1blqN-=zUhzav;Hynbmoq1lI) zoR9`0mW~LTag;Qi&@38pjeSYL=d1X;G!S`p1ZzbUCJiUF8qksx(onx`>-jDcQD$5# z4JXuhBhIuh3HbUEf0ss!&$V)P1Zzc9EDaL08OV;%d}TEAqSA1pWI1DRkVcEP zr@nGJ5wyqWS5ECtoD*ecDE~ZrZtI}YB$|fe^TPK;(7bP;^JqRpIjYa?mzUv3l@qP4 z6rWGaoraDGn)g3iTUDam&Dbpu$*)IFNTXcA`XzyXdh=^LB52;nY1h0FhgGl7`&CXz zqx8i3B?0wBd3sJnnfIfl;e>j-JXRkcIU$WQqUx6fG@?jEnfKMC;en zJo0iPewX)abskQ5bmyxi==o&F-xQ(8A zQNF~9PksBm{d%I&Ejb|#fA{sv_dL)MLE9U-XPxlkrU7D?p3HPhPDsPw;l1XS|Fxe~ zG)U-u1GnUaG_aRN{gQwaLE8=+hu_oB!wKIn!!0=>jq#owPUsy9E8D&wx4n@(GtE~{ zl*>`S3*eTVkOuY^=?J~qVYKaEviFiVHw_Yc$HXl;A&rlYz9is8(6$fDWjA?a(;%UD zW!#bz(!gFX^-BUy1a14t-0q~;Hw`B~vvu62-uZD$PDsP|thwOBcj$dTz-HY4~>m4msq1T}mR#wqw>aU;g-}5ya#7>-|BuZe_dX$6k1ors2E2`4x0aPDrEm zk^`k*)n4L+uAr5z@80%H-zaUWwsPXYr~gy!iEhaWX|&#c;5jGVrz6x8jkYm(`G@|d zX*hAxLmyekpj&c68g10B-hbMe9ib6rw9O^AI^nHN!->o8arG{ZZMWovG}`R5I^`Q* z=!l?gPQ3fgUfMLAxa7eX@7EmVmYk4An?+X_eE7{B5wy+i|N8M$nuZg{-td$AHP^Z& zC#2C#G_hqHMnC`KMpk zG)TxdbW2W1qj|4YgG7|gr@r`-uQUxOZg~DrZpz1XOHN3mdEu)YT=Qcc5wyhyXW!>1 zr*_Sqa8KVYIU$V}O{_eca6+EGl`Y2k(jD*6G@SVE?GM|nn8PhOA&t^G>X!t5`9nAD zh@dT2d;U?s*)*I`zf$bvmYk4Ai|*?6AQ5GYIS;@8nN5R)VnDa#gfv=|S~W;S*<$Bk zz22c>g)Om0NI2PDrC=KMs8H`@h){L0eAdt)KVz4V>@{i(7I+ z8ZC=+z_U0`D8pi9%Pn30)LYDKd^q8mBDds(G+H+5fM=teP^QSrmLv20ToCHJ%2~N3 zC#1pe0z{U}_S3fv8#8yxCz6QV+jayrw>iQ)Co2hM&Mk{mukOqmE&$lC_QI6lg zc2mD3U@MO8HECt8gVG=o>(X|FG<@Y$Takz|*K=t&QC8>OvA)_ao3`$fkOn+}jtH85 zi8P!jUdHb56KuCo_WWlm?0L+idq%^XEuN zBlj$APg(Oa>F-Lz3I7h3`McW@(r^#izqREAz1Q%TrQt;J!gte>6ViaE-w{DG{*ZX(N#R(*&;StN$3*O%mj3y#_k%klHns3mO6VmX=YfJ>qcu*Qnl<00( z#Amikv&C&Bq=5*sBZ6jJD-9<~l)5Y8OxtbR;!hINKqTA|K{Gy=h7%>)-XHO@?V4?I zGzn=SqVI^HnP-rO6Uq)o+;3kJuzUasX+&n?6T3)6nfVfFI8m}6n~}e;UCcc*5r3Bk zGAtdzT9Iv$h7%==vx}CTkOneEN05jzvr*Cr;_Y2MGXl7DzJ@%AbUu|6{;&++f#q}t}|EgEe^1If$Mw5_6>m_@~N?@{JXz0Zj#Gv6)^5OoY%zP)_~qw0~6MjN%$lI!aT zjX|S%-#{8c{K%$e1G}SOV{o02Mw@-6sdgCh} zxSK?jd0$N$PWYDu>@JzDQKm;i8f|qRz9is;R!%GP{-89RQ0r>dw>y0HC4qH98qLe7 z*Mmfq&G)hUkkF_guF?+i@Y5njpn^p4H8l2{c~xMkdJG3!_5~pJrdGrUU=0Y5oJCHAPpx9Dvc5%dn@D zq(MTN3Af~gG+Op!&zJAHr{*%82-^IB7VczRS#APDrCvT&i~YzxpKsdlHb(_4$_s zl#{djwL!$2b7MkZ5&%&Zq(LGwg+}|+d-bRWBC>V1TaO=Mh+nAt*L_BS}6Tw=MVH*>)kcfQQn4pD3JZHNT!CH}R8xypU zi06fOB3LW3ZDWEK67k&gP6TU3zHCg;LL#zXV}ceE@x=E|1ZzbuYfR8WBA#5|iD0eB zevJuQNW>HPI}xlExwA1r3yFC5U?+mLB9}ELXdxjl)9+yS^A#;5;;oCZ1_{=R%+#2m zg+#nPvJ=5tk;@trw2+9mV0I!{D{@(5f)*0-HqTB3Yeg<=Owd9iGE-xM783Cu(@q3y zMP_PD&_W{K$J&Wtt;jQt30g?RTVgvAtQDE5F+mH7$Qm_bY0I;HNx+|`A`x%YjWzgN ztQC2tu?8(9;yu5y1_{=RtWl=n&%=?Bp6}w*&kX!6)`~pSSc4W4YB%47q1Pb6T9IcO zYtTX>vPR>!qJ@O|nD0MPk7~H)Bv>o5Mq>?HNNBA1J{r9S3D$}n&{%^O5*qV&sk?=a z+lmBhMb>Cc&_W_|K;xsLg@oou-#ev0a}ul-IiRryEhIG0`;IQX1_{=R9MD*U77|*o zd@q|`g9K|uMrW)+3kj{ez9&zwL4vg+2h=o%zDo;<$nM~%3T0ms@aObNn2+N76xn>J z|LqCZij2-!gBB98nlp*@7wjn zL4yQqMMei2OC1$0BqBcpqMkV|BorrfV{kYs608;ZnXv{fBoyy-v(KPGg0&()GuEJm zgyObt79BK5uvTPSps`fz(n2C~Cm@QBeM!LIJ|m$Rw_87kqvCI|R%Bbo8nlp5tiHB# z*7G32T9G>$YtTX>_WA))HAt{l>^law=YW@ucv8vBC{v{B z_Rn)NW|5cSgn2awBUnq?SN`C{M1vL*(mOc8T59Qc9GYp+LP9>u!3ow0_S=aDEhOY|9GqY+&0S|)_xMDE783F} z4otF)P6=`#Z@Bs9`GVwg)vu$KC;=Ct5EzzKb#PdJ3ckzdB`Y%BY8YEcjfuFi)@zX#4 z^dN@wpoPST|8(!-l5gRt1`QIdb<8U+TD)rW8HolhBtHM-y^HJbj-whhNU+wg-RGjk zYwq^Di3TksUUsv+izlCmqZ%|wu+}rK`-8lNWA5$3l<-IBF=o! zAi-K&cfD}&qZj|T&=?3>NId+4y^HU?<=H{liI<3l77};A%LR)gjyW}mL4yQqefkqG zS$uZ??*}nx&_d$WSD(N5%a3FlBv|Xiw|dFq70-E2qCpFZhkoz8#UDQ$*L*k+60CLY z!!B6-#?hyR#z4?Q;@q>!6Jl=%F`PLqB(C|*^A_KGdv;VLSnK^;=PmAf^V8#~1`S$B zeD_V~F5ddpOoIe#J+yc-4|!OoK?{kEjdRNpp|=lhMS`_dKKbO4MxmA~T6$t*mTUAx z)GAFg+fE}as^!0X_?tgC&Ci?`5~tqaW7Dp6i&0MxELS90>#HAr`82{L(}AbaVTlL4vh@ z?9DG(b#wbb&_d#KlPg#GibD&Dk39Q3S9Pn}ph1GQe*1raY?ZH^w2-*$`mF=q>O5$W zV68uX%{NxL2S5vn_a6TftIo?9G)S=4ea`#Q_vD@oEhM)7`EIMuTN*S-u+~k_{@M5B z9vLkp4*Aj}R-M;3Xpms7-#X^!-;;Zmw2=6d1E;Jy?{&~1!CJe2=XUSOJ!D!)T>XpB zU3Fggph1GQzO-xidvZ^o7815nApRIMNU+w)Cm;D9k23n~AT8^JR)>A|9GNuAzvapZ zvyiaz4@X!n9j#W1bq!khyJ`ik4m%U9rB>HUu};uJLRV9(!_EY2srP85SSM&9pAp;=r1?M$$iRtc>}>jW(%bPm$onP4sbzJ6_;poN6aTIaY<&_Y62Pp!Q( z!CJa{x>oB1EhN+n)oXSpSWCT7eQuqgg@i_vdjHM@YiTrT?5q>CkkA;{h+ZdXA)$Fh z<9=s?wKP|0W?Cm`A))zD^ViM~rLM){lx7i=*s!6_Mpk&c3Ma%6PB+yw2)ASEnn40u$D4<`N~NP31teko~(~S60D`nWbOgbLP8nO z+{+-rTFS8Io(wG{l)25lB@(QqOmXg!(LzEQXsr(GZAF5$l=03zOIk=Mlb(C8Bv?zC z``kmOg@o=1X~_v`T=D(?Ha+pGy$23lbH9!Vdf!ZIhsEd8aN@(S zdij1@azYwy-}3{f{Nvt^2zuX4D}m)1q~XLdf3SO#mYk5r{-1in^ahuI`@l^;ahr|^ zdf!Ydf#pl2L4uZ?kjBM-_3P6Q9dWbOp-2AgCW$ETn`tGmypJ@TDF44nOHN4RDWBUj z-FoHiSLOdZBItcH&FhxGl7|%I{ALwYvPk^E)EweKXDLmbsIL6Azd_ z{zzJKLK>x=rsb?xU;n2wIwI(OGtKLkfs}?5ul=7d*`y^Wq*1Q-o^lmeU;34&bwtqn zW}4S6lPV1-{`Oht9Z5@0NTYq(VYPSnA9qC1`(~QgEr%=(C+@fU<4sy}LKLK>x3`KLLy{+sz74D;LVPE4`1 zze}UmTO%}6E1Gb^%k8MH(s>ke8MS&M?gEVoT7up;i@&$)aX{BY8ey5tqr7hxceA9S zmB0yFazYxK*VV72K_bfgX7b3R?~k~Btc6~NTbc`Rf9y7_s!zYxXyzFEjb|# z&Fi9c9wef?Zx(m>r9pz0oREgvNoOw&5>ehaizgMNL4uZ?kcO_euA($ZM0wvVp16<( z30iVO8pX@d7t^Z-i74-z#gik_AVEt`NJHaKqe|yNBFg(_@dS)CNYIiK($K8X{KO@R zDDRualRVNOK}$|ZL-S$tcb6ohyl-aSvV31@kf0?epmAJjtMX4zO>NBdTT!<2(CW}> zR6@V&mYhIa?U4eBDBJbWDrXw4ttz4RaZ64}qg}x@B53PZTCGikgs!t&azYxdCsqv- zQMU0RufsG*sK2@;C#2CvRMj96WgF-6o=k&;#+_SoLK#U0Xfs^ZAQ5Gocje8R1_{lBZpjI0w3)hUkchIaAM(mggM{XDx8#I0+KN*(NJQDz zK}8p)K|<@2TXI4gZRM;QB%*BVxuPV~AfffuEjb~L<^fa<5>Yn4MA4pUkdU9?mYk4A z^JJ<9i71cbB`2hzIk(KDRf9y7HSfxM zl~1gBmjo?2A&tV;-`5zl-_g9Q-;G>G{9PK2SeEMLU-iakQeP*0H7G}=*uZs4Z9CqA zx3a|_-XcS6Fg^X+A3s9#x?6IhU5`Cwww`|J?>^KKL0cU4{~J5Mn7N8FjFUhuXh3Z$ zwNZ-lZEKSdPEdsHIh!U}B z_i&@uDxird|AH6B5~G$V3BhQ@dFDOO&Tn?7eEkw&*ysJ7XU^`Kd1vOF+4Uzoo#PDm zzVEaJ_3KvJggnw!qPf~I&DAQR&@mtM6X$Rl0t`L_Yjzvb+TD0Iwg z-O>uN?)|@ARKISeO~@m)TFsq@pMB4T`$&{>%+K9p6yn}{uNv?Lg;XrA^2~?~~rI+b%y;5rvNRE4>rZ&Q1L8rbov5EUdH% zdFb=j=l-2Tk1vuaT%x~8nO33;SZM*daAg%uAjk|^a^PxJ_<5I?#4 z9eH)oN}G^}+Mn9tleerKs5O}=NUae6Ir_q)+PIZAArJKyzpuSqvY-1 zyYzYFisAdO-nNN^_DwBKFiQKF{41Qb2Ne?9H?=guDD7kNuZh+kR7hyw)Y1f_w2#TZ ziduV6A)$R!OB0OJJ|_PjZ0$jXg!WA>O)yIPnEbo8wFeav+BdZ{!6@xx@~`dI9#lwZ z-_+6sqqL97zcXBWP$8jxQ%e(!($1#`9)76r+to7SZ`4sCp?yV(LMHQM!)f8w6%OsE|-gtB9!w2}bEUj&DMk^`JsREv+J^9wZp0>o~pxV%CES z3AMC}n0k<4l&<6WE{jDq`wEf>FBi<2yNKJ*bdSORI>f2MI=%?*NgFEdU<_HfH*Wdf{0+kjK9(x|z zH@WY?*5N7NefNNb%Zk!d9NNth9wzjmP-zk2aqzLnCdbabCcjrCTvn8xM$!I{@E}2@ zMTE!t!M`UD-?JrqkZ@U1da6eIKf;3ql@<{mhxfmsJMFxWWe*ZAD@soXY5zxfn0Vur z4=hk=5#jNrT?^fc7e6?>_QGFOglR?TDJSj!2oDqbJgBsY@Obf*^Sks$@(jvkmwec>s+zr2e%WV~5T2XppQaeV%!-US9N{a}O)K_(>2g>I`!evG2 z$xrPV2@ey8m#T|o)lWuta{?!#>T2Xp}RXaw)!-UR*N{a}OlsmeVL-HLH z5-uys`$EFQ#MS@ZJEqbi!b79IRH4z4b$3mPa$L#T10sCSNr4}k8G$2(~8oSuM89(CbsQ-X@N?M2#>ziPR`l?)&U8Z6{Qxe z3=|$F{(8mt$5dKGc=Wx`5wS4-?N$&Kgi@5#iBiweG2FuBZsp ziqi4*|KVX`!wa{(j!KINk3KthJN~(KfrQJ7(z~HrhKGs2Z#$Al09IN=c=V%;?upwk z8Sq#xD@vcY-tF)(aqj>AF`&{S!lNH8bzeDq^;!}xD@xa`uA1;L@zFm&HK5WW!lNJc zbwAqknzbZcR+QSGuKw^aar)DL+ef8EghxMm?NU2mAmOs2)Q_kYheshMc}#7kMTAE` z3hxdcy*`hrP58KqQh%u4C_GGD_sn|-R9ZxM^s|ZX(?5N%B1|hv{knS9@Gx=e=F7)a zT10sC^QdmwrF#}hxU8tu@8?_?9wsh1x<9SG7NtdmM~X^+qfU7+6{dS)w5l3eXVxPF zGlbl0BIs$YE>eb89(2?!;oT}VAulSXRd>H0=buBYDJ|*gonn6%51ZQX+?Q|OL&l=(jvk`V_ju7d5~~fQQqGY z9ws#2rP3n8Lu2-w*>>%$2-Ax4{+94Cp;}RC5#gb^hceqNVOmk%-x3}qsI-Xi&>Tvc zO&%m%R+M+dgolac2R=Wh(jvk`b3tXclm{!qw4%HtCOiu9%$Q1x2#<6QLuIx!udN8v zit>(_@G$Z5AFjNIN{a}O^jQp**&e<5 zhzSo9xBungF_jh(9;vSyDzmLU|K^G?ttjt^2@ey$fBO@QR9ZxMq&|13%=WpvM-^dO zQQi>~9wtuR{D(y24^4QGpwc43Bjv!M+PMBi_3LY;ab0eo`7Gfx zFZ+u6cQ?<^<5+QqE{o7RUDg0dP-ziStNtpziW)BiBD@rZ6tSynC(jvm6?|rfd36~Y6o~W#mk)YBd!lUm+vj+*6 z6{Q}vto4zg(jvm6&jz_2l5km3$_!=Ak_43&5gvV3%N`_LR+KVaS$icxrA35CpPjP@ z36~Y6OkLKHNlr7`o}lC zwDB`n{dkk2{`B)dZu0B)5HlK5A@TGtH(zY}_ynUaxa>_AfBo|C&cw7IVgAfXFv_`oO61elne%M z?ysnjh+YY;HXUDox$m8}HAc01Y7?cWCK0_7JhDT0kWg5%2E0ex161qw<;8L|M~iKVN%L z;c+z!)3r6IhC%`d4dWF&5+a*<_Rh!G~ZEcnhWEX&`ZK3OLL>5W&x;;ZNN9Xr?qHFi zLPDeEazBa$6%rcz`i@Y29#lwZBwOwk(Sr&JjZ4d&9}*n<#26)3aoC#cT2Ue4`}Omm zISEGj?)yB!ksjMTTXS72_K99$(Q)Hl@VK34PKAWmPUdSxf>B-xnJ1`tE#t&%MZ&8T z^B$}fqrB!YPf+oy!HL(3gx3S+Jy>A3NT^2btj1$8 zO7B3G)uy$gqIc7oj7K_ttw`w8YiBhci&45-s;oAx6%}1y&SX5&@oPoGPZ3N%kCWmr RX7nC&GAilQap|^?{2$lFXS4tS literal 0 HcmV?d00001 diff --git a/software/ASF_Edition_Firmware/.vs/ePenguin-Boaty-Testbed/v14/.atsuo b/software/ASF_Edition_Firmware/.vs/ePenguin-Boaty-Testbed/v14/.atsuo new file mode 100644 index 0000000000000000000000000000000000000000..7f8140bd9929997a8af19371605db810ceaa3c30 GIT binary patch literal 52736 zcmeHw37jlPdEY!Cba4p~0?7nFWDv4O`=;mY86koCn)~j#wPNY%?&;~ddS<$NE=fUL zHpXClU=R+c4Kb$^C71+*!{u^b|SxBK2| zYxh6ZU0vN@onKXb^;OkZzWns>zURJczh~QGUSfNK?V*P+w_UQ}ei2+FrshhU4gRP1 z4?XCvuK^qR zfyE29*8i*F*>S1=&zZ;h+PRJCu$wtw>i;VttgiyR8t@vxYXQFk_*KB`0KW!!J>b^? zZveaz@Ed@y1AY_mTY%pNVE(=t?B4~v1@P9n+uOkYJ;1*L{A<8F0Ph663-E3LzW4iJ z{{i5=fcF9ZI{@9^5B3KD9|U}8?)DL|{|NAJ0RMLG_V2*{_kfQA{&?>8AHe>PfR6+I zWbXD!u>TbBp8%hlyL|@i&jLO-zyHr*e;)7!z!&Fk{{`$n2mA%#zs}vh4E9$5Uj=+^ z?uKFh23+3{_$J_63-0*rd^A@73;SJN=!t01ACm!_y&#Ch9tQg#i}BjS>m!fW;OfoK znBDHx|6-vJ)PLlyoiDKebsapi!mzWiWmg(*e})|&Ff_zigPvC#`d)poSB>}VZRB?s zojL_K*hj%ISnhk-6g<3P?jZ+sb)XxExa!dB<8Ae69vILc#Ga|X*N5O4#vgg`LE?WK z_`eK*=A{0g)PEd*oz(xcuKzZy|IY_pi1mLj{)=V8k4$0@gZ#(hJ*&q5J@CCGCK{Oi z=;QcpFN5@vmm)h~mHr=s-zTp~-#Hy+?jC~cfj;KF{Q&eo41TX%nLdticQ;5Mh!PN@@tJ24@`1SMnTm26i+B*YA;4-v$Do8;((_YAw#GXH= zf&R0=#}fdn(*H~F`}Fx&3qUV7?E|!IRj^0U0%QMY0HF}!YCm%w(8n>+Qvj>d_kv$+ zv(e;$P8XyJNE2g@eE=C^kF+s01|Z=erlo7J@Af zP?vxc&*md$?a_Xtug&;RGk?YWKM4K(=0mLZ|7__m$2SMDH>YioH6PQTj*P9@i0!#R z%-f%{rH^e~6=*8cnUB7$2swdc-#WPOpZYj&aM7uM0l_*5edHBa&7-oFJ`E`#Ll~OS zDr-<8u|Dh-jvJu-KMlV1OY<gR|L<4+F?`qu*{vP8X`cUA9Dx2}`42-HOVhg7fu2_j(mM$0-kQ2#k7z%G{V$9+ z%8*x${~~=F@)~E}kpF2=4m&_OKIaGQv@8mH2H|Y#AM$FeSI4i%#e}+#eNn6d>)SZvIy}REE6$mk z)0(n2m8N0+9oyERXNxu1fZ9F#CIvKtwhfRpNZ{Lw?*_P`l&=k(e@6eH-__x55yB?{ z9jn)l;cY`43_u^|3q>2lKJd|>ny-1`8@~6UXMOnEyQgABEHA%t(Q%3YEPdA@%>{@% zF-?&^r0oFG1#8kexJ%QNn%Nt0Elgz>IDW(N6V?j^_GfWCjXdIV0M_j%0kDo)e$d7; zgf{Y@X9AF?TF;*i*T|Eu0pQr=7XUanguMEBfL{ch20R~d9RT?!jv-$N!2XQ&okja5 za7Wqk832xVv1g9;$OUi%kVjemvEPJa7nC2|Ja@kZ>{|gZ0lakXX8C8}o&|7#ARq(? z10sMZAO?s75`ZKi1xN!jfGmIq5UAHXsi+AoZ*|wgGvFy$A#H19>W@Z1jJr-phQW7d`OYTQ7>J-@!&; zOUnNIuO9f?Yp@V(aew$>99`~g9xeagjawg#w_7}Te;y=5sYKq7tqOAb%{xq^TRwXQ zD{s8z(;vO=j_3UNcdwZazN}Jb*~{s0&%FEE8YgF_-1J~6axmYkryur>v9+7om}d8j_jx|>`hSXs>i=8*LFf(t zgz00Ym1Qrd+2Y-P<8S1tdzrHtf4vDl_|Nl??nnP*{J&S~&*uNIy+n3`xxKgV*;8cd z*7*N?>c1`bR=U7ZXFU}x<;?qjet-Dh@wcygb>`kLe(wLi7h__T?nT=L+FvyE5(sGh zz0mr5;4T1KUM$=Ppf2AHwK+Sj=g6OR+mGk{-{ZkQBxr3Gdwlz+;rWyQI0KLE0`}Gu z?|sK#lec{0#`iq+gU|TopF9l*tUKoR!w)~&_V4_O|6X|~+CC<}`}<#fN%56x_*>EY zUh&Z1?4Ba~^MGsNW$e47*^mEXzj`l&^2d|;p9^>Xrz%V9dS6@@wN6b{rq)JP6O8eO zA?pS_J%ghV+atBC;75l$= zUGD4aX}P1AYG<9*M6)e-41Jw4+H&hOZ%F-oDhKHT1rY`i29m=SANCA-tswnI0ZOzd7I|QQv!QkscA4=wCSx)!0hAcv% z-lecod~k!4R72G|8$q?-9>V*(`ThE_k>4%0{~w{g@rPfGG-_{lzVy0#->#ghG_LKh{xAF7tb4YdD-~Q;gzi{(6FT3`- zcgb)1eEF~6iaD`0{m^Ycb1!(f>eS5F506;>uyy`bC3GQCyP zXt6y`LvI6h;w@dF<(7B$1=K%8SvK}TR!x5#)4cANX7BGs-wncC)~Hp5eGV)3%XF5rkeg)1^p>t%NX^rv)@Hk#diZa!H||E=^BQ1(%C z4EI4ppJ^Ui1|AFa04c@bQ(Oc>7)DPB|Lb4eTyz&73tH6FPVAc5JdKD}$Xda9D zkMyUBe^%+gtZBHI=Bw6!)K5DIebj#%pduQW$D;l}3BGfb^&jJoJP>V+(|+bA@bL9{ z{l|As%;Pr&_Ur#Ur@QIwUZO1iZ>8YwJ~y9y2`+D#k3aXPzjqH9=@an1s{t5>O)9%z z{Wo}I$-j2@wfYk)?yJ&Y{mZNQd^Gg;Pyf9o5NDJBAA@K;b>;kb@0kclANkoCz^dv0 z3Gn-zmFe$20zRAge;Vjd6|ceCKmGUCfJ6Ey6TvoU)%gDz_`P->|F0ae{PD5TKV6(V zyizS+{)7K_&5vK#ec+A0%Rhh$*wd8Rxt5?DZk`mj8?N{us#hP(;LG@F>myIbhE<%Z zE1a3BE1cow{&bf3Or>{h9z1#y6cVfGPq^@ZJi#4ET4`X~t|BW?#OwBb!EFXx(%= zZB|>V7?a02ttoeIm0UiL)9DKM0zQvV6ayC{#gCri$GRc6&oEl61#`;qMg2@j?#O*r zJQG)SwcpOap$$9Z!IeU$UV>xb-J)=;}ni zYy&kjAn-6WzG>$m>=fMF@4&>q?6S-8gO<5;dShkB#W$}0Is6#bqr)^-I3Eqoc~@@f z69;j_wvzxk0I}t7HcFU1S^D@6H%JfVmdtcD(M)!LYpPIYetJQwa2j^L!CfVMps~6R zdYP8iHLgI~N$Yw5BTy22BA;l%w`x;K>C4X{B@sex!1q@(D9d>?2J`>Tfb(w^(rjJ; z$Ep~{oyw`@j%o12^D+)+r-d(p3}E+_WV3ZR5Z$R{f&v@Y6j{bf6YG928~qOdIrK^T zV}BC;(5LQs#^)aV%3IJsx?AQT{(It!Hyb-u8kg zJxJN#_?hs1-~Qm2pZUHb6jR>juU+-ohd%qf_I zvIRU_owgykiWFNC+*M_^mLKzV)t*k1NPxW5hyCNIQ=T9(@7qPX(Hjg7@A{>QP(BP&*$3!-=6e;05W z+#bKJOGtix%=2?=d>5CKuG@b4IE%ftH1ylYD&8XWbns{ZoDf~Nedk!kZEN{GZn0Y) zMtyOfceusvg}v2?B{aS8V`8--7SA|7G1_ePEfwYC7`Lq)tF@iY z<9Q38S?VlrL301GDFe%G|F@1!ytWD$k5kN+Hz4@#RIV@+E&c3*&%c9+M{pa1?py$c zGA~PFaN)N?i<7PSndrzC-a2=LJ8;bY_P(-wSvGvnHeFc0_ge17wa8*i6Px;(`l_qW zUw;vMGXZ~hvJB^ANY1^+aW3DQhb04RewUA4BmCZghYnDzKS17n*Di~6cXmD_c42Yv zU5B&ycrg*Stl3{REk1luY3JhJDKhLRM!{|>3DCZ%fk+w!(ztUc4boT%@^Mq@`eL}- zTMl{9aBS*Lt{Mi^5~Lt}C@01}@fZj*?y`oGSJYtM{zVM+W*krtL~743E1!v<0=Z`VJI7KOT{mmbM{SdH;>UJjbn#C${WIF}<~(-F??Byw);N z!{jBq@I+ubgopN1wBNNxc}drrC&&fY0$zq&^SWFvkH?a~f;^VK# zEyaH2#`lAV()gZJF0*ILf7hL~izNI6$*i${26`0%j$ZR~GzUL^*6Z{6+$80^`!2%g z1w}BSwpR1Y-ZeMjg}#T=Ut4p!MQ>Gdk+M*evG07!_G{O*zJB*BnzubJ`SYbV+RNu| zc00XJ!tM10u-hhxPTA)b#Wl%C_}4ssl3WXjguGU*i5^iBC9k_C-_0HoZ@YTu(t$m~ zqbrn0N&LM}v|5n8T9?Dz@`$2HmJ+2wFO-4Zkb(m~pQQ_IJ>4xtNPd{4xio3U>rySm z@J6s+7W#>-5M>=yvCj}3KOyKqt5T#IcDfnV3k5n65hBHio(YG{M5EzIn^M!nUg=+uG{qF&SKW}_a2 z2(-jrk?}V2nL&o@8Eq+*;41Y@zF~)$jv9n7P%-_{ydHLinYPj>*oR)FWGdaUI7#sG zsAGgRGV5yfQWQt3LNh;UsDVMTsghnb0+lP(N|*BOOuZ5wIP0W`_p^nN%tgpTQpoyT z13qT>^?WF#uo?s_TqzW3l@b)4lGBr6VmR&ydVW%iw+dd0OUFruW9bZ~3vHzo3Ci&% zN9#JF@n%07OEO%C$!Th3I8f3eNrgIXXVo|2Jz3UXb7ku6Fzk#(w4isOWxf4;iU>KA z#Hf(cqrHwd(j-QDBRmSGhm4&{8|_xVLk2Q(1^2q%ZZ+Ws9i$)rFh>0sL9s#fA=x7o_6<8s}Q__omu^)x1;sZGfsc|wU% zirl5kX|6i#GD%-krnx~sBL!Kf&+m+wk?>&X6)0~^^%rBKY&_U;_4%m63(ip1Q88-n zXd@swWY(A@$b{@j1xV7F&4ktRSg6zPoLI@Tr83m?j0Oj`qAs z!pr1qWv4$~8+V)4tS2aFVmj1nQ2{~86eRO(f@`&^F|p1Q z$;w0<`bv|ooAMcsNg+ z)(w^)Pda)mKFY++w8I_>xumc^)rdtZLw`6?%afs6lb>{np4RQ=D^AgstMF9FS??TpG)MrC(Ds4BsMNytS) zV5=#no=Xmg;bgI_hyk@pgrW+;RBMTN*`f3tUbZ&W3$1XWDvj)RC7&Z42`yh_q)>%{ zo>>OA8x)$9EP2W;e_~uxBEFm+Z%2V$PuzUjEjiS5uh|zk+AaHHL`-8;e?m9uMrq<1 zDe0EM)LPE4+?=pwmgfRFf3cg-BzjEOti~!-q!A5v+wM#;&?tob)og|0N2J1Ljd9(P z9SXy7a%eb5@vIi9X4!%vG|ExkNo9J4JV*QNgG8g%8kb0=o*%2Zezq7Z1}CvGv?2v| z7)x}#i8wnRxN12^%4=^(6}J=(W#f%rHRou%Ww)7526EkCCLeBkqmEEQZe)ZuX^>UD zLrj{Koieg!hp+poVlV`oDZ;Ld(QMw!^_x*eQEpw-B%QV^&#~b?sqb27V_pi^&jK8q zrekSDxUvx9((cA|{CqfUd^wCqLGz^PIB7agnvRpEtx}~=08k@sbY#6V{w5E_z!xcuZ7mXal zWk-ohxTiE+k``&U%7n(GJyZy!2g!!uQyG6gJPNZyog0O`3FojvG*ck*^SEo~ge3`O zl6H%tClHtnYGyG-$wA(5DW!B9WuM#+=?evi4oS{%d?pG&daA5Shxq>T@5>uJ(DAKNg zMAD3B?1YDrbUT~zcgn?jX;>WPBPp*COKO!!GUiGMnztCBy<<^yIJmKBG{mM);rz5y ztK@jX;mB4Ryk8hmwP3fVq|#No$^;#$bjZc|=xER6#qxk0705}z=(dZTnrxDT(1>Y! z#kOAv_NvKHuaL{Tlon5`Q6W1L{Uz5(@s`ARdZZanR`ip#G#iR^-DgB3(fsfc@DIzU%l;A35V;UVQP^`wQbVZcaVSpOwxsfs~mc4u?=B=|eqQWWVJXiF( zg_AlS;#+&AL=KM^c^0 z_C96Tlbo+LS&lghJn3pL>BD;(lfYWa??BjAi;F8(&?m6F9eRC%H5J~;n z`Oe;h7JIK3k`f=xf>6m9i>J*jlN#1FKBB4&NRt$~QBpy?Ovj35rs3tN3{MskSw$@{ zO2%)b2N^b9E3zXq8mkwxAbi()0V89kvpGFt28%tHvsX1uQ?fhKlejzAmQBLv@>FXz zQTBF+UWp{VlkV6X8)qq*Een!dC^Ndp8ww>ALnBI*KWq|-1X<;KPC8dm=d$@PLSi`ZJL?HGp$-Uo1Y}xq%V{hNlZ*5{7NM& zF#S$hD(A<+kyA?g3TiGU>K%v1^#Ykl4kSpU082vpsBTY-^Q0yt%B6UvLbj!Fa=q*C zR=YYqVwAo>k|b>xDTQX;tS8^em+ZclGRz3RNoEiy;EO?u;lu`4V}x)9!d8>ysu%-l zMOgE--K;vMJ$jt(E0tO|4|0wU2(47E2@<-hS4!qHJw4_fv$b*3$nj>kRkcqFbY>V= z-9vvl*(&(NalM|WXf7v=yA7ok%2nenmMQmqk)-LA>|&9OH7fP=ARTe%)J&Rn()N)_ zHp@Q2!xVaaFrA5t!DJ^9klm~^nIw5nq0n`@nZ9G>H0>#K=0*RS+t)QiHiBXPy-_LZyqX-&Ogx)fQ1(<4zWun)FwI}ImbqTZ7e zbe!;aYL*X^ePrVY)V#X!f>#V(T9ORQl=fFzx6WYQNrBsXw*3sr*^V6dpNG3e97Hu1 z(`U9seNmNkwkP-xk4@aRE>~DQi%o=5kGqh6Z64bTdl~U^E~2vYMe`bcVaLlVrTZ^M zv6fzLp2|7n>{mXHIhzRW!Pe7-XXi>Er#im8#Buq|an!2Co$h9P`#fIi!tx^Q#XCI5 z)7q8B+Up6q#j^pwdg?GV2jFC_b)9ytpRW}emo8=?Snxq{f-;Rvrb1ndwFikm9% z??C>L&Z*mDEdk`t$@zbe&7p(m-`t;d{@3P!0}n^smgVHYv;OX>vFTvdA&5C1~5ias)F| z+e^r=9989&M+R&yx<0dZXxk3!kj`bLk8PQBSix9UTih0mLu%=lIQ{n8a|9)Jdm!F? zw7o&-B5p_<{f+vxZ&;HB+?e-#DZkrOYkc?&4|=O7=l|lF(o1!Ed)A!u*`r6htbDqO zB&<`-P0#!>;KUU??QR`@mp6i3*m80Q-&6Dl_-x*fzUzyHA34)QMg-JIydyQO2!4~G*j6`<{H_bbnF+x_TI5MNe2KT!cW zQ2{wo0XerSAUJ3C3;_G!p{!m%gkk@3pLEsDD=z77fUu%|B>mAb6A6 zVA#{6yPO%~HD9cj=`gJ3skBnDLXy%=ScocxqnUhM3x%^Iu0Vtco-v9&Eh2>@k!-%4 z@$gJ@MCDt0vsa1c5~Kd0)34d>c`xZUbIC+Wr97Y@IB5AN4X0aC!i>+E3;E;CDzCO8 zF+Lawy8@+-;jGGo$*|i=1sO)mxH}V1bs#g5Qit&LiGWz^jnk!C*VRdtxHePk4O508 zr9)-jO~xac44)X)vcC2xT(Jk_a4Bl$IDHt*x`$-F8EhvK-g?^I&V^&SY|tGM64_v@ zmWveZ;gsK~v;&4-9EXx*O(;}L#g?N6%NEH%(>16z+x(!|EjvT5M4L(l0z#3K?Ji|t zN|92QnbR*Mi zWQ?XMO3A2VPiURcP#N=ryV!J^=5Satxq%W6WlgrHYNjXb4*FACU-PEPA*_m@xHO&a zdqX5|k9e72JfF+agD#m&n+`4%qAQA>&QY1FClSl2T|&}RQq5geh_OB6$o9ELSju)r zJwf#pRdE>V*%^u^0>w$WSSiNqlaNl=SRQo6 zjKIe-$w0AH?DXwnXEIF^!T8Wj$Q@5JnrnI;iHw;Y_eOkV++veOEg2u?1ua?)W`ayh zXVOH+6HiKkBy5||YYA*=Tvzl!foYjhN3%Rm`k|1urGmrLQc1PiPRE=|qgEbpkwB9o z^aSJZC+dR7E>mq^iBH+X(Wa{SX=whpkuTO0o# z5A6gzFL)-=LR|y#?_T?zr~Shx{dX$gxcGtceXqiFUzQg={O~^%mE9s;#%8Wt@p=NJ#rC49-IQ;_`!3Gr86Sq^6FCVEF zi6BXI!-HHiTcCZV>d3>zVeNmfNR;(_ugH$0WS+|gdXcfAbk&yVGdndxOu@Dh?P7-a zyM(bBaH{@{RB!et(WbqYY>%3CE!-aIYPD;Q^g7KpIv!}63w}q3REPdS*umBtv4jF= zCi?n)f$?>!iccCiYr$MAkgKS$@XN)xLbXCUEL8e}yFthD`7xa+SI3iZK~I|LZZBh$ zg05k?mI;l`y3tKKQ@MOQ)~-cGap-c5geoj?O2qx5TAB!CJ75nM0zH?fKkDUUCJ}XJ zdLDaCapdb{!I0!QQ7IPPY$0CumFd)=(dl~}={;FB_{cz6c#ABbqnqjdHb=mr5qtj1lNWsfv)xnYC)AIL;A5dE|G&y0(1R zkQ=0jYRXE`U>fyyrWDE(*^yIoFidKYicWG;e55!;MQ!EHR!lFbVxm`6XjqUD7YCE( zSe~?1eNy3lxm>;KV+(x0AdKyuMtTq_dm9p~NvVi87b;b$aW0;53XooE2R7v>*7yXK z&JQ!$EIEMHS(3MxEcC>n8@h4Bs57cXlMPp>6o#Xgjr0sZB}rObD_{Yi_mVXrqEWZ0ulTFU)OaAM5#_uv*P<*;AVhnYD{N$0Dt z{^kcRr~JQ=f5&&$J=cE;Q|xS0a*fu6Eo)B}TXPs%8{-W_)(ub;TYZb=tE_SP;>+iH zD$7!3+avtvK@d)4xF>74&!aWm|2XRWa$&+n9)iwXG "ePenguin-Boaty-Testbed.lss" + "C:\Program Files (x86)\Atmel\Studio\7.0\toolchain\arm\arm-gnu-toolchain\bin\arm-none-eabi-objcopy.exe" -O srec -R .eeprom -R .fuse -R .lock -R .signature "ePenguin-Boaty-Testbed.elf" "ePenguin-Boaty-Testbed.srec" + "C:\Program Files (x86)\Atmel\Studio\7.0\toolchain\arm\arm-gnu-toolchain\bin\arm-none-eabi-size.exe" "ePenguin-Boaty-Testbed.elf" + + + + + + + +# Other Targets +clean: + -$(RM) $(OBJS_AS_ARGS) $(EXECUTABLES) + -$(RM) $(C_DEPS_AS_ARGS) + rm -rf "ePenguin-Boaty-Testbed.elf" "ePenguin-Boaty-Testbed.a" "ePenguin-Boaty-Testbed.hex" "ePenguin-Boaty-Testbed.bin" "ePenguin-Boaty-Testbed.lss" "ePenguin-Boaty-Testbed.eep" "ePenguin-Boaty-Testbed.map" "ePenguin-Boaty-Testbed.srec" + \ No newline at end of file diff --git a/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/Debug/ePenguin-Boaty-Testbed.bin b/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/Debug/ePenguin-Boaty-Testbed.bin new file mode 100644 index 0000000000000000000000000000000000000000..e49b6543947718697b407fec60e560a2d36fa570 GIT binary patch literal 42196 zcmdSBdwdhunK%B-NU~&Ewq(oLvSe&YBZF-jVr(D;=Q7rq!M1>KOBXO{1SW}qc2|Kw zOh~{1vW1Xt!6Jz*K`u+uCOAonQ`+3vl1ney^di}i0=83`i>GOttsBysyMEs@vI*HY zyTA9}SD(+(oH^I$Jm)#j^PJ~AXO2uD=bPh*4vhr*Uw*92=x?M{;I9fy#6Ah z&k?R5WFmho!UXmlgD1i*2%}}Me?F@FKhs(NmP2W?gckDZ<2pZi`Ixqz67+LU5JHy2 zZ={oxl_`u88T^(*k1Oy4qOV$ou^fS(D(VeBL#CMt;ofsSv9-p0Uk!Ki$B; z7@KLW_}lU4iSJA-;$9-bANnY?GsIPAgpPDQg|<&CU+$Re-h+~Dc(YbmPpo}7O1)h^ zK=Jy+z1*4>tHjYTEXJsUG~I%4^=;8@#H1a@Xon%5(YfUl?5zT;%UUw ziDw#~geRZi)pF@v$ZZs@l1~nY&OMy(yba@VC_SO+!3CR|xE5=fL1i!NyJVyQut9FYvtPtNvf#iC(sT^>8BhliPCqj$jj)a03^j zrEy-cfy)VYXBnmLF16i9$@$PAX-OmliR~tG-dREv_Yi$wBwDnG=nn9mZDFFMnaC4p zB_{$^P;9fpuw`c0a;0;R%ggJ^8}glxq2GnT(DJ%*4J*}WStZvpwU7K3hsMgIHG+e7|8mVg- zEK%~Ey1^qd8%t7ykR%Eny1_p-=ndL8^*x*`p3>(XZPpu(X@&Bjb^T|XqI&*VC;oj$ z_al`bNo`V7oAfnDLx(xHeSP^g+FQADXW{B)3wB1kGFrVmxteH~cPn|bW2-llw>$P# zIqOEAahA1TrM$0jXg$2nyIJQw94Ep1z-OC!^>3i}Uj3nCrPLX0pZS_nN}u8RhT>gW zN^G4Sk=dMu!8{A*aza?N)7DK^Y3usXOv@n+pwM~9%f*~zIjlju7h^g>^8mlKcA2(@ z5B98+He+RZ{~F`3!9NPuS1IKAqoQrJwy5xi7PO?+SZF5MKr@H79?WSBuM{zs@G{1k zGD1418LM39%));b>TztG*Xm{X3rL(qZteRWzRPio+u*kc3@E8NNQaNej1EWXkF~!S zW1|5|yp#sPAZP+ofOGR}d~3F@;j7>~yd`)^voK8k5vaA{TX>n;K=RP2YC25)F z;Lu^;N>1nmw~>|&1J`UVFt~;eeIoypJV%}(Ck}n@V5_X%oktL%BE8Vn-%=_5YA+XkvAq;z|8VYF+z@4^XDNLGA# zJhzpEzdmQTzDGl8}Y8ARw2rX?snhrk8d!aCyH>< zXJ`JIw%EJ7=4;BOUS(w&(VKdv8*DkKr7XXL=^rsF)5SCVO)Xn}me^RQDZ#yD3R#_c z%zWx!>t7ne>I{*SKM0M$c}Y16U1OBKM1Q+)Qp|YbHaus?*#DB)t@yt&M$XX8TM#qF zZpQy`oGZ&mUw6j%vN16Y0y+On;mTP5^N^-Pnht4al&bnu2nmEw5c&{KA{-wnd)swo zf2T~S{|&-_BK&$Jf6{gN|DlxDzk~1=!W$#`!gcwtDnk9s2nP^e9LXPZUH;QbQT<+o z2tqr;lZwWOB@Hy49Bv`XP_joWoZ=Gt4k z*gPKwt&r#bhO!BunHvzVESy19@4GOG(RAlQ#~kkENnk5>)YA#4*A)1h1H2%tx7Cx& zhP1>o&fPAYTDYfX|K0oVC1L-X+}UoLM5Sa!Zh4S*g@Xm)T~@@v*#gEnG`^B_z;x5aR|E zvmC}w#HD4>UvI&}tY6N}`R$?5%s#}~9>a{c)+%#@xt@){1W85S%drgq;=&}z z!@j-M##it3U5p<|Z|zd)Zq}e{hwj;#deEH(^UB&uAj}0^cS1g$0Q_t$!Pm1y%b~{) z24zNJ*vW)f$qQPoYmW#`T+bsUSnuP61)L#F@(9RQ^Ad2OQv%>|Y-lSVX?_hs-nv{6rf}(Mg`)zBFHW%f}tJ(fPxzSY_`m$`=m!hI?qD zCD!Vm&%Y%KtL<2Et?nGnTjKs8ix=MbbGl_731<|PpwUzdQqL6J9RSx*-UW>$KsSF< zd50EU=yr8J1n94`8@DW49@xL;^crDp^BQ5z>1D$5=H>gB3+tNK?O%6#ov^-ny>Nf? z{rm4feSd{}|3a?n|D8|^SQ+PHFrU8rwE7h8u}|MW*MXGgd-4&pu`>7MA~uGVx+fd4 z9K?isvk)`0a`$E+#<@&Y xg9A@}rxV&EX*?o}PWx{M4=zZXpNs9OC`BhKTySEQ7 zo-Xmr-N8ai;ueB94KAI zoGCLZ>|Nk z<#2pQw#4r)e{f#WW3_FR*0$n{;hc+y|CoU(>T;pu)9sDciZ-KTx{S zxa&_3X6%~a+#(;SBd7MMtXK6<9vL^4drjUZKP#8g9ddeji##QfhPKmoA6MG=+vVw^ zQ7YK5Q`Wfdl5avhPg=5JJ{NEq#VV;|LppzC+)pV>%#%)T$k8NRA96;-Crg@0uH=-K z%leMFbG7B=vB*QZ4(zFpPa0VKpmB;;h{}C+463q$^t2(tp(_x*G_hr>Ht8g7niy

%!>^2_E#8fHKr!%pz7KLFNtU-Opc4sthcpQ{Z#>wanJ zis_Fm%zWvPvN7t=WJGd!tHeiOr3h%xpL=J(PJaLQ~TQtvQ$Uu zv~5X%o3!2cw?1-CfPKS@P=+ubp#(uda3K^Uj2$GW1J8m%5wgA&gCouWd2zGw{!$K_ zkLB>+!5@YW{Zghwt{5TMo~9;wv3uzzErmU^#Ss9p0;p@u@n~Q+1~O|JLEWTIjC2Mr()#25adz)EPST zJ9(zudg#%EkI38Qd`Lf2=hznRWv5CnewhnPa&ut(n!zMiI*(8qQvR;IPz!ZFgPhrT-sB^C!2#Q~li6)b8(W25ofXo4K_KbM zeuP}%H9c!MkH?w2kgH_Ds)q1#-AHV~GV7L}_1WvQADFk^Dumb1d%)(mHrxCQnmM7# z7jEuphJ9Gm6BvM%*t*<0$J$V-YW-7!rNl;5EZD?tVz$39P!;T134Jl{4f4>!yaB^3 zZn_DY85`B;Gj#Y2a01O3D<)snU)dh3)<*OSZ1GG-%SQaQLZYQlz~%=0h7P68E^q1X z(#=XkTWtIcGmHvChfkp`rUNe;Df=PneO(qaOGqA-1q}2SYVafknT`9uOJ5<#tlVE7 z?P@Trda95U-WD}d#&YvZ6ULvrGb5B+)zig?ZS*p0p}iCTLwAzv0G{U_Tz#JhHptHV zO7Q>LedjiL*Hmv_y~YcBw~d}giQGzZX9;O9JuWxb*;}g~`|*6(UQ6)I!Sl5Tzj!cPDv+vo zB+>gL3Fw{Le7vXZx|;ZMf3zj4=Z>|)zEnO!9g@5_@KwAxkk#4B>=EuIp_8FVsCu z8?eh{xzjrL!a_QYV9%JzEbJ+4r%GqV(xMdBM^OrMw!H4ORh6qI-~Pr-u%OtP!G$9& zO;B69R`SJdYJ24<_h;oC@J{iE70k1?SlXaCsRX6<3GPPi4VkeEU2jwSVk$islM4SH z%X-NWBGZvBCU5^sA>p%tciHM?oy$I3=3U;oeD!j2fA(nSqm|Wv#tF_>p)|<2p_Z~6 zvhjSLvi)c0lJki{Mk9=F{xbM?><^i&9hIq*u+PS#soelO_F4ncK7@yn#$@dYteN|; z_8!7IdT&FaK;>MV?N{FWep^?54V9md^TF&#d6#ulhVOEWgdv5ku@vuSmPT$jHn-*4 zxaJy9{%nJ;lDz+jRRp=|VVvU7IBvWXvMxKZ7FIPbvir_e8@TfP*p99upq1?i!R=uc z?vSM!)|jxV#`ouVuHU_Bx^FPfc?)nlK(Kuz6n^SYQM+fUgD;RyDFQ6enMaL&-sRq8 z^chjoI8u_FZzws=pDN`12|^d*2eIE`cI}73C(j?!!ZMRb`XIB(?*D!i=Oda}CgM8h z`NKba)QH&K%XRK5*gGcHyuD6PEu>E2?RBt)I?4MNSWDkt_o)JAL^}|eo%wy+;y|S< zWowp}!ZNy$*_zqzIwh-@0mtW|11$IdVo^o#w8|xgO+S3NNURh-TRO@8u>-5Duw=|Dd};a04P04PEZWtp>&+A%{p|Y;PoF(XUK38&gmql?{&o7qyq0u6 zL*lCrEdLDla$();;BTvNCZ=C+FDog9nk zvya&^+CML>tZCl5Q9l=U_0=oeXU4)C67N>^eG=YJ zDJRo($9(F$8}BC-r`zuPL(EmhTFyaAToJy{Msc!hI^LY>Ta7;B zXtiE@%%Hx#on|rWThxh7Y=03nRfg8+L*^@95} znElnV?OQ23K3kKPLp)BN$jPXJwZq<_@4Z3I*WMi~wO@O0TB*DCp3hdV zYHip_X^qiEjIy`-bg{9*m&y*>K3846!hb333;|`!Qf0|qTuR6JMo!o&_CRy^QepP| z5bQw~jGY8aLve{^PUb9QBD2Ae5L&qE-Yy|z_F9gUtJwSHiBhtOoO_FCSZVS7HD+8E zrRZYv{u!s)e^Nq+_W;kVJ=Q1MbTaKmM}}D!T{{StBfl-6Zzx3!R;z%{orbfI(BT;# zqIsp@S>Rft&&)JyrzJs&O4w}*gRrWUw7MF2ZkoP_DlWwq2A&95gN!@Ac$J0jiXHG58YA*k2Xy*0h+1UX1GFNhUh{pdYR1$L0t8*cr61CP*Eu$e$m4U{VC85TaNa(Salc54)yn|5=T+Qla00 z^J#KcB^-X+${P}PzhhNY7d02u9~Vm#dHzK!OA@&%g+=wwW7YZ&ifE_t9sxB1`UyN z9whosAJ61S=#Z%)W0kh$(H60Vb6dn#P8|2Tq>;+SZm!k2Rf2}$c8fW@re1@yqKxGs zw8h#;UQQ-cqbX5Glkcoc2#wZNs^xe&Id4fgaeBty!pq1xHBs1TeN4^ULe3i!1&v|# zEsQsexFJK;H8TQMe`H$$WmTodYiZma%<`XDK0g?N3}rc%ksPe`V6;o$7~X~%PUsry z+&h=@PK~s4Aw~$igl0aA@iI8sm@Bb6c@L+=c7G&bZ(I;8f}Lm|B z&g3SSR9uK_UL;Rlh%0$Cqzy5-oaSWzsZh9P>6*Q3`qpqytd^IC($xC7YZk6qiMeF* zCiSm_Z9j!0V7ivc?w4FdXAw#Szyx{TfG3Bwkp>JIQs;{*Jz|gD!uGwPnW&F)P#&O{46P6Tga3yayO@yaS}CJ{Z_vYg zOiVX`Eho-Z=ufb{D1!-l4{RW3#Zpq~dSnc&|1p@a(XlWd#>T^TEoo>wt#QHjR@kio zd+R9dZ0tPhu`!H}pJ^s$lm}+FJ9IYlg6&xi8RCN01=};#XEuSWaQ^LV&eIwiw`=&c zdLFCH-^zNj9KOEIla`7fMR|9;NmF<%+`@T_VztZi6D0gWIpR5k z7W$RUS%UaSr8Z#FdQ8t^mn%qHmzzv6!I8#d3=&OzfqGuVpQt?i$g=awBY}%bGI=R! zIb@`F({a{Xrj1MKy_~Lr?Z=8ePLXpxBHAF`N9YLr_!Y+6pchyUsg?%hT>rEj{=OS$ z8W{hh;LGo(rJh$6rr(t}mir^V?3kU(@XYKkYt&Rn?NI{<-OK2iTV|=cov8P2-(kbyC zLFx(hw3x=fEg8mDBaV}$jg{_QlGAOG+Shh$d{devb*znSJRrHH$Xd`4Rv}w0s`mlL zb5$AfD|0g6G$vcw^9YmEpMwXoUkGw(EGloxai@jcKPZvnT0J=X2g-alR)fC!N1L#&QdK zD3NY_A2F`yBh3-}{MxN*e5V?h)VN=bv(j8oh8lk#t)o1zmRI9D)wra_{c4;+fbwem zx83gpD%9ZA8ftu}8kf|#UyU=!QA3TtkFlUUspZx9PBqTP$o2Tuc&(kfIeC7qMGnnO zDjak!8cI9QGd@{199yr1W->XE+QW^(YMe-|hxFQ9(`}{>S!3EH-6`EGHA|ZdCY#O_ z?3G{eX-+VH+b(}l=a=V6k~CF2)l_2gXz#9jzF@Jfp#T=15o?^;9|O1R@THxQbXv%m z4~%Dc2UjQ=h#R`&BEhqThT_RIoQOM-GV5X$)j$D%<1#n2>0%7eT1 ze!X#{v5tOW9tI({!;0$3DyLqetPjoa$lv$f8*|&Kocdl!Q0eqI-9YhhVqOuIQS6-r z=jnAU;pAgc?&%`MteYm}n)CEOcFm*{^N|HM#E$qK+bk>anyUel|omYVn` zW76|`#Rb+ezn@Ac#gY|2i?up$r6bxj=_j(IjQS5GoZ|xWuf_Z9_sIVSccD2&uhnu= zlWj5AGXm%L5}doG!7er#G9U|{QkX~Dj}ov(#D1EnDOw(p^irY#E3t7nt0K=!iixHu@v%JE(`qQ`$y1OgcmTtnHp*qF}j4=VsQv45t412}LE@52p!4#Cg9c*=rfYRdoF`#?} zP_kCu8)W19`5-4esId0l8f?W({X;W^)_*csT|}`{gXDH$Z+}>|VxFZ=p-(?;7En z682!MGS(@%KBr#oSZVXLnesII?Xp?=IlU=Y!|UjKw=WPI<+m1b;iqJ(m=iakjbWSz zU8(tcODE$rVO$)RZx^feAZqz!i@i}cN^SJkqOpY9(F%&lJLM*s_fEnIP0~f4X$h*x zk89B;3GFiEr2JzAr*acA;=Jo5cI@2H~Jq6?vOdGfJYKIdqDzRXcaFL`7eS4ly^?a?zy?~92JkPB#e%NIdpHLhQ`#8?^oNFKxk0{&|?<#OgbABY&+8-B}6+K>CD19AQyPRU6w$JHL=gAwS?TCtCTp^wzjYq^y-(Fft#7VD~_+L zhoz0}e{b-qbeL9?92b#KDz!3SUK-PsQ~Y-c4!ry2M79V4R{i(XsnK6wZ@$o6u6PG7UoMXUX;Bq~d2p z64v{s+SwTPsq~hvLh%%+m4;qOUPrC&eM+m7JV!K1_gl&>G+*w-zYEVFDK)0Oayia` zyrx_V$al-PX>T(5nDH%jA8QCrgX)`-;IE8kt`(N2fPn^O?xmKN==z0K5?^>Be* zdW9P!c{wd+>)Y}w!&q?){2ez}QF%%KYL%+IDXN;{1yxniczBCnw#_$}}~ebblK-*l%}ub^XADo1EXm+4M({1WxBk z@qPO~(Mxw0b=Ll$k`qvQI2CudpoJ*6$jIv7i2gX>Bh`~hOu8q6pVf`fPc3-Zd*%l4 zFLG}3X7=y%n)-l0EhjzUHTFH}eBXXTtoK3Q#|_ZWHU60GlJaCthxlcRCvJvqskAco ze*OoxrQ$ElPRzz9SDzLf_9wlWeNVc(?R&&>Vk@?{YX#p64$!T)L5hbCcX$i>I*?E0 zW&L|ZH^B=@oX0TeGNv?v$;&zGQMT54yUGc?oq4o+`V^hpMLG7k_@>(S@}fOh*C!R7 zznluiXN2cDhn>~_lq z&uN?)kSC$M30S)AyG0{04-K6w-ToUf7e1m||Mjr^2C)1=h2{JqwoaM+FliEp=Fo@c z?Q$k9GuD|+(yypM!`3BMo^hTzLt39HW)@I49mlECtBEOgnm~R3fW~ExTP2G3CRP_Q z4dcdvx9m^(eqOu6zS(!i!HvrYSikf?4KGqy8ngw{v1N1#{7FNh7|^fRt>E>NCu4mk zxjY&n!<6}hMvtyg$`z}1g49Hx>zfQ-X&Ssduje)^WGyh2eM(FB${Y2+jL(n*`lLZG zoiRKN3{}QFn)N!?=24~E4({!3Q8mEz_5bR76*?eW0Sn}5Uh4ZaVU*bXlB>JmEx?*y z@Q^Q`Oa%hpb8Phpw9^MT=Ss}_MuT1~mJ)isw8F3xJii7Id^Etk#d0N&#*^{1GLbeb z@K!+jPZEpRK}_tE#9QDy(b^TZCf^xbK5^p&{)fl-amTs5^vbI z$=~y})}FPCz6thHo{sKF{K4^-udTMwG2i!s{kUAF%zzxC@vD>>v;JYP5F5bzN~b+4 z()fugH?>@GR*qFh$D@ZM6+ zAv$L`UV?v73Y&K6SA#ThZp=RCpzohzt>aevI^?O^$&#O8z5n9`qoXMU&T)UYkE2)N zV}2`rBEBq7p>N3(rMu-Hi>#+U`1YhQU;+l7x2Mr@dH>)F`CfRjQ|#XdsRY{h_%x-6 zK45n(^h{=M23s(<7JHlfoZxN-Y8Us)Tjd3^g&3rZWSi71N5ln1k=g|^FP#uI$~d}J zN{f9aL0|IzDz*pkz8p8<9G&&nKDf&tnUN9OA}fPzHlI$wmmRbFDYWf;BTf!Iq0Nm5>1T9sk8}tOfJg5 zIMQ;{Aj}|`>!$|iVpTh*y^mGBKxVV?L_!qi$_{(S2(IB%7!Un9{ z(x_!{y!24fk1+E$Dznh$RLp0SZ>lyTPnLeKq%fixWb}LQj8|$C_V4;chYlmH82pNU zp9lT^?QE)SvvS^WFIG{j^9)?JwLU|v-@v40w_&k9TQXydbzI(PK0}34k}BtXd^R;3 z-Dk-=EtbNn@4vO6#6B`;d}q)?gW5tNeWK8K@*F!$uGI?YWc<0abL0|o-uidZFHa<= zcS1}o`P}}pcx`0Thl9{nOFSAY{H*)Vj;3$GjwzqA=7d!!cAfne{KuTPo*S8ste7Z# zOO87Bj5}a&n1q-EUCyLwm*?OT%lB|&unqdy`pn-# zr&}HSE_l}z?0K4GpV_1B1w|A}?^A~y^zWDVLL;Z~_tf$5;VINCfi#&bdot!{LQ{{g zPuvB|*LNWoYRwL9hP1Td3~oEIy5wA5S1bS2wo+VE$nD-E>m~CIbmCy*j>ex;_u{9p zbI>r#k9{ve@af~L4deOn?-ZZRweh9*#x(HZ%Q^-A6k9&Pq$0UHWUhk~f7?Z_98E@M zPKHB=lUeX{zWp_Y-~ta0j0Ja@ zP8=!D9Y$SUzPq589{~7IRoS+k6 zfUDMyr*V9EmZA|JkxjtHOzeVDz9dJ}A?s#sQIrs1m45p3}&0E zcbQu=5pR?mGkN zpj0c*t$Rc^nCk2PMcOh0_9eBA+v_;f4*4c(sN>O!S*z{14Xu#&NI@&;Lc4phY&NB< zEiXnZH_<$4hg>T+O7rA&(@uG#)NNZ*hx-AlwJIu~07R_xV<@vsdPuUGa%JXo+OCvCBm+R`Z&uBW{kZbF9%3Ei&*4FyA!`suKy+KQ++iZ(u zzQbbMA@2gmxxMZ!c|IgXSbncAUiVSm55PI!o3W#|V@9+#JfjVoM1yaFX}-@aHTkTt zrX_7n^34UknYzddzEF~QtHgBYCGwF>jl?``PI2El#yOW5*lF1*y%kb!NqwM>N@w>k zVOol6m(s=TVxb6tw?V=e))vlq&}6<~Htv=5u)*7-G4;w76T!(d1;zz%5^C);|w6$#(T!oE03@&_cPiW-sXO%|RNv z`GT|Zhe#`}VLP9~mN@AZdl7Yt zFNz9ip;@#dGefhyaE7_bIA7>$tzBFa;>DdgozQDYR%l|(8hNJc40N(8lsTf&sP;+R-J<-e+}>7q(Rk+j^>at@ z4d%Yw#y#?ix^j9!oJjk{bw#h%UKFcw_Dkaqf@2+1c-WqvblB+&(Ro99EWLgkO79oF zD(%xatF#X|8AfL6ktM}ssNaOjTR6W)$erWsL zM&@CO@H5HjB>@>dkKMdT|pVHF>&iA@-`lLa=R?VjhUF^fI!h!<$wCwd=0$jNm|1T8_ zU@D1eaN_2PX-MM&L@iWqkKy(`a9j|~YBbM!%=Vb%2B*C! zyM@Xw#VvNrVVnK3q9N>Mo#&Z+x_b3$D}I%Sq6cZWcDJG7yE4C9x0`cq@ih28edKxE ziF^4G8k%t)k}hHmIdEzYMS3$kzr?LOoJ$$WMakhmCM}0?1mx7H-(28hd_4{6&Rdv& z2yO7OH4butY=y07NVsG<9Kt=H^jT-@&s)-QZ|4QuEA+X|8{}?=r`;`t^L^dWYuOmkdnfi8rW&JraVMl%HilX0i80(}g?^HE zpyvS&>#qu|c4E0~2()4)MtG`y>hKGzcHkuy4kQR;ZXiDRbaYMg5Z)}&o zW@F{t87;eHuk%C2512Aq%2hl#F4}SLwQ~AnfFZs7o#X5tm!fwlvWq zn~N3{R^DW%^s+Bc%!h8W1^TT8ni#W=GT5F`c0$(YgqdFxH&lGlf>d*4KOmu@?N?8$ z&(ifAXNJvftjxb&HFac043yW|yBQ~`(91Ys9&keOWTMsO zr0tSn7wk{5%Zd3i^RuF%ip%WwG!1F5aL%eurh^x?J{bW-0&f)!dZ^TE(ZxoUlw7Yq@*xLaoLJl?md@0K=-%|4Y8)kpT)p*!}? zJavD=TfvRN?Xsn!xPKB^N@Q7+u-t5zWT_a_Z>i#{vjVdNZ-IvN-gEt3^)EZnr4ZV1ojoUD_UCudmJsuyppm&?2`sy(5 zuI!Qb;--&Gwg~W$nEj z88z&b_ovaZjRPrK*mOBX3lCm4NA259ZSV!FHlwf1HdBOLc`v^E0Mq?2|FPsCvpY^X zZP)|bMEvY&9@dKGr}OukozKZXk*hij$P~$pYH7BdD^}cDq#u*c-84}$g$mOJnoL#L z9S+4!ZJFV!&L(^I?tA2{@ZSf24gEXR&iKe*H&@_!J%rgK5KbC_aKd#EX11BbrU(a# zdHpQyI{$`0Kg>qgnMjRJKT=oo-|C*$)6tg_jMCZu)J{Bn1}XlpN~N<1-pKVOL0K%I zmO`mM^pM&^YBg;=zh7NHpI%9|9vxXnPhD9lo1^L9w+FS=`nK#=b9nz*KX!8&EyvI1 zgv~gQ7(3Px%zMdB*}&{a4>0dy8oG3K0d_AeHtj0bk}JENAIi84`asIUWOnp@yPdMa zy;5(!U1XG@Z^O<}Fh7x^g1ZLIk({tKSo(@Sj2l3kcgkLPDdxTO(F0aW&7ffqJ55Sa zPWBUwa{Pm%*rNECXY)FbKk&D+%_^MR&StcH2V4m2|BA((D?M~}v?N>Ee@Zr|@OpHC z@=fcYDahs(I6ZcUlHwi~iHGUr6ZB{9sB~upO^l+#e08Bz)M*dZS1k!;s8G)K=d|Tx zCVAo4IQe53yX`FK5ZKCqbfA+yz-4Zmf`7J#C!OWo&dOc#1VER==K1L7gWn8KHdY6- z>zQ_EwsC-@1CXR@Z2iBe0n;b7Uc(i`z~*F5lv#-~&X&HS;u%uJuxF0)PLOdib1d&b zvB2&YRKqWBEt5i%x#|>Gq5jtg3{zoe@S0*poz($e&F8Pn|1t6{(N?tX9AG?hAFRta z_Zu2F26xMr2^IYo*tOf_^u1L$7M?AqCvL_%nTybhV7b*$Wto`QKUcO);;P34<_6wW zdD#~#_k;7|(Bt4k6#Lm3%dKxR?svd4@lSm($v9P}JZh9z6mZp5fpsGskoxBV7DKdG zN5_7e$c|PAvLHj*cvjSXHJ*J5R;Ec`dyH}B6to`z+FgKloC@vk5opu)fjg@Z=J&r- zZ<%BX)Po{NVf-6lWVcxOq3J4&cV7pi(l-TKW*+%e2tB_{;nFa|)A=EnT4UCkcY=VS z1K+ecnL)+~c&8F_>)VyQD#kj6(iy%kIv9L;QdTaQ2!rK8KxFQ z7#?hqcA07NYp&tr6XboxsV`q-xO{#fdmmby!qrR(tPPy8al&3XQ76fx^Su-Jabc$I zD()n-cMW%a%SJQ@e&~qG^^?P&U3w>2_3F2joao)&1N~q1^-I=Q{8Zv!{NDugJ*N#* zi=(*_+^jtL`~YSQYwy_sw4{vA3H2QxTsA^OCF-o~QfFljlbE-FY9{3Oiz?OReFN3p zHv-+>OO{(k=w^b__ZsNto2X_Ju=E_(uOVW^JsrQoC?*>ic~}Wba`@Yq411ZR**3s?%i@MT&{I98aOR$0oJmP`eyC`q zody+$|2{aHo->kui<&N8OHUg~pQNVO4Sv<8sXeo!Nv=Ae5ATMZl@ia%jru*X8{I80 zE&8QFFZ`!rij)lzp%E*qg%G?SrO)H0U75S}9p9FB%7%_cIeX8Cn1fpesyZExENHsh zFEP3Hoso4~jQf_<_v9&SB)7v#yJS#o|8|-24pV=2v<`ejQrFp6RQWT^uq5~53s1fI zR?!;iVJG~c;?e<&m+PY;or?u|ikhkaEv3*R);CNQ(NS|(DTb|A$Qa<9!U zTW@I{rC4uUn3RbnhhMpvn%lEVrpn#^Ghy1Bxv#48HMt1uvW$$-Q8Yt8zQEmDSyct; zl1kGI{qO?&en%!{NT0>4sH!t+&wkRhC-aFpkm7O}Imdj|LVJHS86`Yl2gJR~M!_acE_XESOY;UNDrkF$@oJ>%k6TuvF` za_w>+`Q>$i>cEPEvO&m}U~>4Gjedd4pmMBfTl2W%r;Z#hgPe_qwsDz8~TQ|#rU&kWCq5Jtgdh3$?siC;s5gsDf|yA|0754t3P}8tSOp~uYy%7 zhP~t6rfBI)mDM{Ja@fi20lxnky0u{s!}aYKE185kRVnb(tsyomS>f!qnaC0tBuUuQ~3@bkoVyytrSJo>-jr)mU0 zcV5F!L4eXI&hsnBEt!GE6FMT9u@`X{3V?E2{r(V!k zMI`L&rCt2d5Z1#>+zicerQh;9H`V7 z7oyS(eRrixl$R6=Z3Q7A+U~n>JUbG#=Z3Se8=?3=5==f(-?&pLXucdMj#|UHQEQ}t z*q7Um4lwPn;ZzT_RbWcISJ1a*?S?kbMicveBDJ$2AtEP-H5begV}~_Z5J+jN$>GfN zqZphrg2BM~s#pK*%qQO<`yRy3o=Wv`SRe2uMke{Vqsif)Vdb)QTTsAc&zsj|`xgUM zWT*n(PyS{gyPd1H1ajLq2I_2cA(xo!zwwNrDi3y&r!JX0jFF6>JMg_Zwt;s7>+*~{vi${{p(*Ft?4B&-dm}TbHv_r}Uy~EA za9gAGt~-nJI-|B#@_c;Vp!f;gjGDkSkO?j?T9|LMhSIV6XAR^Xs8RLdi2R!Tto$uV z)Nw$F(ZvtRSMM*XoaACM6mN^K=qSB(s87Jx4i4g^4ZgQjS$(`qlKC222)!Tw$$(FG zL}8=1bAo zJttWlWjU*^ahH=LIXbn*KV3`z-AMX{tGUtQ$UDKPoz+?(>%(bY?nD}Hsp_NVC)m!u z9abJ|*yCrM{OWK^GQ}J0HCb&DoWlO^w6hv#X$$JIceUf&9A^ecXY%TBZxWskX?x_n zXoox|+FYj(PY^8OKb*Bia)AqLq`3|~!*lp|2|J~BnQYbOggrQ$XL?H|!U_aN3!t#R zW2(i6Vr_|2SnEGXu$^VrAY0kyC)#l~eZ7t1>aYbn*c3H`f5bjG%lN~;4GPigxyna_ ztnKc>I-jMIdSi)yuD6WC_r;h5z1dPRtv|J=`PRsuX4Im?!%~u(q1jhc@>99CI>wCT zh*yi-Q+YIKi&(GC{bR~RSLFz$dMWP!Y$erg)}wyqs``6RZ)(P5bP52P#y^zBQNyF57OG3K{K|v0Gj&Umf0eg>eNgep;_NW{WN=)X>}TVk}YEp8x9bcarRx9L_y&64E2q zKxPeF0WV+4J1|jQwM#LptlXnlQ_ub@sqzn>*VR8Fe|Myn4N10kBJu~YS2I~U8DSd2 z&>{ByL*`kPI5c(k)`MwO3LW1JUG?hlri(u!xrLIxl?pi1>pZfv62(?>&1n=LwsYA>O?u2LV9=TCoCT9n> z!E+id&E+S)9p_$$7K%pF<(=rY03Ek>{skJ z1Yfe&5pOad^A}i|v+~h{8N}}<=N`z%U5Q+Lp{Tj81HExK@28J#xo%%wSdP|J2glIj z!Y0`ki}Y*w{_w5PwfD+5K#$No(JX6!&u%N+Ddm`!NUs!l zP2Dz4aDuh~XT0eJd8P?C-)(T<8;ho>-IyD-rE3dw({Z9*An`}uobktQO_cFi*wljy zK_6MLpmPyzO~j||NlR#JxSJ#R`eQ+meMtvC3(NQpQRaqbVApg*@9oS!9_98ycM0R$ z7QeT{bJJoo;(v=BJ(ytA%WbmdXl=Rd3y)UG@QeTO{kfa#*bl!3@Lk-O$&71jjJOx^ z&3#e3?rU?+&J$8!(qz80+;=(-Zjr}g_gPF-mX0s0_`VYs8v{E7+|Z{NK?AaN#T)R6 zy|I^s5>T{H{@8C9BR(5$ypq7ayvGlXg${TFYI=}Aj_D=w@>9R9w*|Oq1z+p=Lq97) z6EotHY||Lx}I?$`X9p{(-<8(;HZ z8Gi3->iOy=Tw{b!qGo9IrB@qYMb06}YKCtt$5YecdI4jKTl4FZl>4qzM$O$%sIEz@3Kf!ncw~MQr$VR!9 z*~C>n>O0@PKwi9p;qo^Z7Ra_0l5E_Sh5gX70p?Hg?E%Y^*-vSnrirYzk}FkYcHQka ziro~oP0cP0-Wfcno^|}^<$ym+w6AJfWogfb?(4avfz&nZO5aTrvtx^I=Y(osdTg&e z9Xkhx-$dP&;j32|hSysRH`2uaio40sp5EaF2GcIF+dC#;C>``AVm29lol`Y48hY=F z2upvPdavioa33uF5@zn#7k!Nx#CQPfGaZtj@n;&Edszb+sE_7^Ge%OzUV*LAxumGt z&&FU6HU+0N@I$}3Xo#do`Ju~KS^b-+5;I?MQH%dOFEW})!SMN29j-JOBbAfq6)Ii1 zyYoZUD%9nG?`I?MUAFa{_DWb(#L*z+ocW9%(d3_ z-1cjfdsZ!5C=wmH3?_bC3X(Sg$*!xZ@y#89;{Geo$#pXrhN>?!_{e<_SeycEzUpTf zD5XhQ0~4-ff;(yeyB`0?FO04Zekgd=FIV1}>{?n_9AYgqyufaV)<1|@qnhwynNie7 zI6oCany3fXs!^`+;_1SGu^sktj5a^&uPdam|Fq2s4QSKAB--65%KvVQ!>>Vv-%`71 zk**A{N;Vh4)-LRvZ4NgS*ajb~hacMrMYCQ)=Na8HX~}dXzM9;yZVSd;LYq6BudcJs zgeHP(UHw0TuOXZDr9nqf8`kX+)Z8DP((cvms{||as+9K23!0&c7g|AOcU@p4suF47 zUfuR4csl`uIPchSR)Z7Zr_V#mgI}=wIDbjPGsQQzRugsDHQ`&J=|%1AYc$&MKf%9- ztr570idFD;$w7ei{wmY6*}6!J&XNr%369i}QIyrM1=Jb+unz-U_7FcNzl z?}jkLaT>;=`~TYe66h$ZwC!76ouspo&Z2a8Lg;jd5W-@Uum`nL)wvK7SrQnLfL0)2 zMGzvm;4%^cm2EK4s7X423*(^hjR?eVR8U5A6h-Z3(GE$R4kq2`pk_o(NFe#1+g*X+ z_|2U2f9F5{cg{aK=gHf(-MU-d<$d4#+@{;8DG-;v9cw5&PjDtrJ@aA*eEV2>UE92Y zQfs`gIhg*JyrAsHojK~An^9I0g}n(jfazz$Y9ng6iPm7d>p&YXgdz7r9Z^o^+j%?P zN~>t7(*|GlYRr3+y5QqjY0Dady2#4?!;Uki%^ms`-hO6xv&ETo<=pel0dLBt)n~zGjM-B7BXg5t(J~ccMZt!% zBjJS+VPRpxUW4y50xWOiNG`55dr8~s?i?C&<&KBDU%*)NMSqg{A9Gaa(5iW>b7pJ{bj9k{hS(zzy(qL0q@V|m-?IUDAPaL$8IY}igG4fSFa zideCGbI`Bkfv>WseM4t4wb=}_xKW41?;7^dP!d*))HaSi8{s5_YhmrcTLRA<>&e5& zhieA@Ro$UaM{utPws>7H2k)G**yF~Q6lg7-ptQNsBif~Vc`KwG;#rcp^gKX z-A6hCZD^w#KJr!2momNYhh2ekYAR|auK)0|wuM;spq&ft%!ZwsYa50#s7B2o>9br` zXGCp-#5;oVJAk&8#qX~zuluLKPlLtjr*8PG!y3yh$geloOesLi5sKNhZYz2L#IxM@ zil4MScliaBVFmpFadJ|uWekjrG(%r?k<=pigwDkXhqM)=o$T9FppV!V={S!s4c7L? z$9*i`b?!VG63F5EFXM}ak34BxfqCi6O(U%l@CD+XXz{an$L~?%sQvgg(i&er75-(B zNc)Y@Pt8?Z-A7sks%g8io3*T$+n>BhEQ|9mwXf)2e9cIOSW49q&fA^39pO9K-E3UM zwQa`CfVlR1E6gNxEqqZ+?2*VnHhSXPmf+g0@aJOrIM*Lh)ze($$OxH?M zqa8Q3>T6=1x~<{RUsmD!n*hr}a2&|;;`F6pUPM%eIjrb6d)mXg*q4ods%AH=G_$~W zzlFYu^3bE@-~wOIQ{Al2k+#1v`(Wd(&Ev7Y*wP%iW8|19=Onr$X+(JyJ?10ny!!$e z+3I|3Euv|qEu+)*wl5C-y?#gR&e1L0pq}=Foq-Xs`;?cB7w3vG*0d>Bp@EzXjL0sx zw{@h(vYv{KLGzkf{0H8GnSEdknV~FJSZ~J0kc}Peu2Q{jG#U1tyQjSc;o1hXQn6Ww zmhWx3O<`%h%w^vLl9s;@KZAfz!Lqdf7JWY8d-34lCzI z@6P?&Z4Zp76X4fEEK5TA0i`SbsgDMM4R}^Jqt?b2nzBvrvxX zN8I9ya&lvO%ju_95pDAUT+!~R#{9REx?4jrR&knGPdT`SOMSm}jP?4O0*YR?Mz=K? z1R1RSSWOz)8ElC+`}zf1r#O5I@Ep&Mci70Jd^XO|qg(`NB{-X=?a-y*7ZBP(EFxn4 z!=;=)UqIZpaMV3p=XjJ?uohKed^O(sd}~4tv_Ixi7`=|X7))mfvqZTY`qV45Hl4qg z)-RYheA8>b{l54bSdF$uID6W6VTMXvFZ(WFWb=~mIkXWuG}!(=*458hftt=Wg*l!G zv<3qk`#HlL6@lNz#ysd&4);Vj(K46!!>A7&iLJqJYVXB(XF@GnedhqQ-YdF-M?LMU zI@$A|x1xV`-`p}0{qq+sM<}aDY>dLj=Dl@Go1du6Ud;4fZ8k7nOzwidhxrs1z#X~o z8VT3~N3X&9i0iSp#!hdTb-P4Pzvq1!d%gS_eb|?s9o8QBg%ZzGXW^Xae#@&(C-w82 z$KlJ_9bRD{Z~HSjG4&pUZv1iOdC}IC6G6X)EkB6P+!^s~?i)VdDX@Q$NUH)tEOnnonwK@Ki0vI?%++oHLf-ihCBuL5c9v zB<>~6u&&^1zRgfXjdB>QAy{ASPHonutf#Z`u#(gMv5C}-BU9|LA>q-*CL{dZNL$=x zDT%m6JbMHdf!THg)&*i8BfF8XQ1a;kdA58|jEDXTY4Du$N;J$OD^b}FDRhEH2r-+a z`SMxVe=23R(~_lmB3Qv-!KydP6R!N~&5fc&j8*E7d2wgsU%VW~Wbsn0w9r_BvZ|98 zBcC6>$VzL9KOz00`kAQDZ+e%aW~4_}*q5O`KjWJdq0LxPp8#J{mp7Ko%`6^yg6J?0 ztfl)6tQV|NSWVi7+Oh{Roxy5sE;;$McdN23_h&FYoKaRNCG;$6+ab(b!&OrRDp`*SBVUrM#e=lxvXk?hcmnPkhCQ ze}#Q6QajLB6CR7*8pa`woBRh6(j5P^Yia>3gK`hv$owUMh2=^-!k$lW^$*3G$|TPti1+TO3j1$y=ew;S zGc(dWm?uTXl4Y4ok%}Sy#1P_o$;UzSxnGg&yi_FneBCLJT2}?WpO?@lb7m(!>`Niz zh;AflYsQ$xsGRZ@L(glHxA|U4$s-%YP=tC0p{~q)0HJpKBC!({J697GOMaXA2+sZJ z>$W_avX!*?Rw$49hmvzTT~-L}Fs#gGV(4F9_sRY>VWR>b@QLs_-@{r+i`L6cOgPDo z;#{0fj~!|FVf{P=Oxo<6&ZRYKyzCb|rfqBClTOU#hkGoMp@~tkf>Dap>ZTecUJ09$ zFVq-nq)ZX>w~1OCkG*~x!Hwc!dVTycUvzLZPQKh8aZwN7@7>V>&PE(-uN;@d@BGLT z5DukBxb}bv)SzH(G+j50gbLS6Yv4LQ1mX}}_6BRG~i0(`4jF$JccXcEP!ty21X5Es0QO0?ZBup&_X+nx+9y!ZyU)CI@cbhR*X1f9pEHr#YWvB4=VxFbbzs^ zuiY{Qw$h`ZHZhBq{asK_@R6QXDcS;l-Z2c`U+daL@f1T+EX=Q=2IGrQ^(7C ztm8Lop<5Y(u%h&tJt;;Jp=BmU7{d@+W@30Xq$bm;W6u@qIJeo-;^#7Xx!GTg=Q&Fg z;-jy_URNnS?b)!&*h}~lR!)8O=Lu!~V2@z?YrG_C&tzeRWEw{BNhHfyMc+~$RH|}G z6F0J_J+UXj!Utx{PRyd6gte<02VaS~t7T&@e?n6o*q_UjVBG~TorJMgatJ#cybk*# zdG?^4bJXNcgSIwNVI^XA!Eb*s*`7jl$F-kS!?G5Sm31p5Odg^V4IX2B)D*e`b_}OM z!+w@7#O7;^@@1TvyED1#;w9RKf?O7qTE+K62?*enlw&rHnU2EyG8iy zXtSBs1G_a&U|heIly{1FpQ+@RHi?e9N%T|7TPx}+Fm_BJ@xlc6F8xiI1q?!uvwaB} zp6$Ysl^a}52a93uQoYfYj&C8+6+#A!?XC=HEd@3{?I9x)T_QcPWQDQ~`OGXNrTR=c zSq?>5t!~?ux|xAykUe35FG9M^%OT{9Ka`yCM@|6?E~%MKtUc|^v1AMOJ@{{64%Ho! zA3~%O=>JP3T2+egPpyiNf@aYJ~Ki)l0L{~w#1pX zqP9$?QOa6jI>m}uS$j;I^{()g_@f8y0oDxUQqAZEl)G_2$qGfLHKbVmzF7MEat7eJ zqfd!n*9T?0r^O#p#+TW!9;wO{>)uKdMkkEiV_0wCp#2L!q0QEgPf{Y3ZOG?sSeFkz zPRWMv;405U0*QoO&Re&RZa10SD8H0V6rqgWWq->s->&iQ#Qq)Ss0-Q&$x5uUS^U{W zPTqsQ=_c|V*03iLZcwO~48N;k5={dgWy075c<9{*f3gZ_1sppwJ=o)xG3?|x7ClUuV2D;fYa#`@LsA-t(q^tVXvZ_p z8148-^sWRu`{h$Z$z<9$UkO@@w9Bl95UiP%O1}3mqSgMv(2zfeZ#rQN+LA$A{B3ny zN)lPKPq*Vb%pCe%w(_MUj3h>uMuR!iQpm?ku(A#}x)e&D?rE>YeBb6K&WB4l=UXL= z(Q01OjU{AQg3Fj+OGjHv?WqQXDcm_qHpoUVx4WnPfy>^TE^e8w4zXDmi=j&>#;*77%E1Vi6#dvFB3_e!4YV9GM~osBa=H2n_=8oL zj}RW*NU&T%<57N5n>^DshmI_})IRspf%O?v;)M!Jyma6(iJHkAI;!MPbRwB;Us2*T z+2jMTTIOMdd*I>$B`GmWIVel;3pHR|>s0=lSVVWqR@X8GEDoc|4V|t;rneccQR<&H3unC&xr4#uiAl6FFB#`Rd66rT}YPf~PQoSY*kW`xy0CjVJZ zg^iadT!|qor-WEc@*Ip5&Dcwjq+DuGzH|}m+w@sK_&d;7g`!5C?lMn%3-&o4GsWcm zVTnw4m>M}CpPQJ<*NS0iZEU#9)bo~7Y^)NsE_QUZ3+v+!mx%0lbdQu2?cywNDZ>-5 zljg}W&{CO{gv2Ddr~TC~&ioBn9@u>syWdpSm|}*0*@PY96u}gdr^C#SaY3H;vvKnG zP~xzCKiOD|jh6%5=*bh|*|oN72+@rPKdcpADQVlKDPRIDnO3A6klx0wM89z@!Zun}!?KDf`5Qu1}S}$opi@{JG(NB~;9E&B{;59PgGH+r>D~x4NF}SM)vE z4&fo?Tg)dOmcKW?rF;fU_8W3Na;v9(MpwsSB|@7%-LpGfL&n?2Wga2p47zb^6h5s= zEO5;Kk}J=LKc5JlGsC0#lrJLEC>!S{addDlOm z{>`AlTEqxty=k4|G<>AIi&+q7F-cS85mVlf;}nPZ_Q~P-W@1E}Hmv7QV2bz*ErZJ- zC^qqCccn7Vcv3kkSIG5&?;%(fKwZ}Yzbe~d~o#B&bkR@xrGxefk)Siv3Q*&U@JzqLJrGmrVZ z&5v3t$Z!3@w_YbNLH)ckzd`v;R_8cuoVXi6Gd2A%DXX5ePB#elI2Cp?ea^?4%vq_uwP;g>`t}@Hud+CesmsI zndTaK?7j@WmAcOK`0Vpo1ABn2fld2QY2tuz<8Wi9@PYe?KZLyJw~!-<-_^eQ@j&Zz z9ef{%dxv){S{L2TJ?*19AHvs@Kx(C-Br@v_di~Hz9({`5x{l`NQctazcjkEBIO9gT zUeQ#p!))$dFPE}`3JOQ~%IWkmX%klRZ^XV(CFu7#uoUTW&kJ5?Z{Zyn*AtRF9^Mif z@*s2$)zT`kqAC1SRJ0%&HkUinCJ}y zt7{c~{WNP^$e?&R&O4e&^ecRigD?Z)EP1q8i5IM>PX+b`3Y(p?mh-cV>Ezn67oWmc zZKCU>6vIYZEv7VRYDSZj%2tdE*?jagwDFvo(n2MVYOqh%RB#vY(sG2EFE3DZBMp)q z2sgI-Gk+}UZhsN>j8FVCXe{QIPxwn<^?wtimO^ENRAE>{U$i@O)9?lsJ`24FGvirw ztJ0w8MziB!9z5fX&sbhxL`N#s@;ypDT0v63%bSTdPM4{8gCT+s!jh+Kks{Fdvrx&I zY5p(#yjfGd7J2@dB*5EDZ_`vhCeA){0v>XLU%nET)sm)ahJoL*PV_eZdJHxr2E?<@ zdu<%nsd4CAE;C@=6_F>^GVkQ7YM?n`Uwt7`94}xGX$cl78UA1wCG0H1%PSNKsTqz| z9$q6zO*CetteodU!!kp0(_mRA!Uo$3K8G4vqQ?-TQJMk2aIPvCB3pTLzGE~o`A4EA zX}5RJrEYrJhw-L-0j)`D2KG)x==v;uX1%XS;VllS#W0$j_Z89C6l2NX zmD@^EGooCX#DF^v`LoJ0317mKd&&%1hRmFjcW_^3*$i4!l1a+T%sBU9$;*NGK8iQ9 zH%4}^f{*Oguy{2r#v<~|Crj0~1sut)o(!#rGe=-IBVxYf-+*y6^ZRP|^E6UgbqZb` z{~t5z&hvg0LtJ?xuO}x3u}C16TFMxDhX=TY<4#_(tmnWd43^)hlk2&yu^UC5Dz%Uk zTw7y_cYXNL0H^QA0Z!jFf!`Ygzoo$M{J?J(D)%pVf9p^DBlGV9aQ_zT^^`;WV6i)$ zCzelIK#K$MWo*Em?LA$Z!_3p|dT;@+rTV1#bQ3iuEx>5~2pw2Q+FF?|{}f62P#lQe zkzu^QB#6+m1b%I3$Zq~Mw zbd8Io9FufOVFxvnHO~tMO(l=;XZ@k4hd-!Lu1HM=iLKc#|vVVXP0Sv4rfj^-kn2IxSLW9x8#r!p{_mRcl9`8 zXGe6vSCNHIjAe+MrC}(>&nJZp_>G?xk}!ir-#Bzw17pg{B57n2eOt&R6{hMOQps)k zBlwZb@Wm*kXM`MZ?MdTU<=~2uO@5(1>@T|e?h<6O-6C<5;G5HoeQQ&`j`gYg+DGsp+^9MJnum~}6 zT8$JTInWom$y{jQiDiL(98m=9Wm(x`x?YMILFx~BZ_R%lJCE#yhKjvoiJL&r36`id z9xPEG!^X(haL;No7P>j-lmhl7iyD>1ux$8vP*O)7}8z6Z0!! zY)_ko_`tozbfds#xDyLVS}MFT0jL z66RCQ8u+H@CTtO~HafunR4+v0OeENdoOFwjmQO5+rl(-D27@x)h_HFfIvl~vDodLN z!WqY%uvxrDc}G;*d_QA7oqHCnIp8H|X^s~H=}KiOBVfIXkBo?p3o%L7khlVYT2RLG zX)!qgmcn@Hm%E@7YXw@eIKGPV1z@?fa@be5iZ%o|!I*#Bz8XRpR}|x`sfP_|d^2&6 zY9>~S9ouW**;`B_`ausUMQZv-@eZc%8jn5*)>KDl`;G8UgLQW$#9q6PjPfx`(l_DKkBJuKg=$%Kv5>Pr&ShP)rv&__9gTc=$(E zBaEtxS=w;CCsL};4X>B%cO^rYS8r;DUft8bS#zTVZ)fms(>QI0#8*40J}M##>vOep zz!x_DL7DRgv0}QATN<7+#-a zU!1%SF$`m9!0jw{#-X zpKfp(oe=;=As39sS`tAjRRkIZU(oeKDg zH8oWQCV{|n9`()gJ~*b}E6K-;5vcp|m~RDHrS@Wf$IS(=`(R%PuuL7I8wy_a@o2@; zvup757Ce2ck9{Q}m&`T+R|L|Slv|xo60Jr?-0svBOU0k%EioM`>fm_ z>LrSA&~&}uNk8&kNBq7y^q8(NEJ7*{sibqG@!eZB)rA_P5Er?L{>I0?=4F0rpOU;U zcSwCKLB6>b`gyhz*;V474=rS#$eG^-A65!Vz-I%+rP5!MIODP=Fzu? z;ihMN8zWRUFRw{I8! zax#{H%VUtoUtuXmjWJ1_lQDADqNeZ#&$s@PkE^Y28dmszPUn&%bp!c^m>SwYzaM`K zw6m6 zi>ah{M>oVA!Y;UjrX3cC!>b|2ZIi-a4PGg(%)y?Z!~47MpcAA7H@p_j1pCv4LWinx zgGEl_T-ETMJtHZxnY-!}r zOipIco%P?I+vEv#5%cZ2jVCzkbNl_j7h4-c8r~Mq zdQbw^x5bku&}UjX?5qAMQt*X`Sl`S2>EwqPV=z9pwmMe&)4*1Ir0$cLsVY`! z*y8`1Sb{KiNXGvi(ztw&#ayHy(7a3RagwylXSmrl#mf`?caer_XpABQozE1@?iCwAw6n~Jl z_>DfS#XG@T{HV%W{1I4-*W%s8<@Xla3t8D2Ppxtr*aH*( z<|@naPVC@Ti+cM0H7V$2IbK9{{+ zbzUEa^*fwhe1g>h1EE-;4UMd-CRUST-is4^UX<4Y$0;Tt$qZZr?>FvXy)d{SV1#$l37 zgY4e*LVxKeUmD&JDuuYdmB{duu1dt^aDd5}h59?+rpas2elMW)KCH2IJ>w1XRG;-S ze%mVg_|!-6whHLDH=~YBr#yIxiEFo)_0L~=gJ1Sy-?eoD%DhvTeGlX>qDjI$-yl2{ zf~P*it`*bpUdCqpoErL6-y)PO8T`0!AZ#e+n>&OsVn)cDy#iR8dzp+$N`Gl9d~p-p z!IaDglQ9`O*ZpK4HsVF}N%(M>C42I7IV4r~--=XD4di$+%W?P_tqL$5Zv@jZ%kiI0 z|A}w?YL16Vjlw&I&;8NlI>b+du>P@b{tjpRmP!@Zi9 z-v#)KBd4x!P3{c|{f_`P=-MkGg-PuG$>5lD0T*Y%qk%_s3}2ae&9d0^)( zj(!a`6kQ%MLl*;ESct@7kC9HdHgM)=cYs{Ok+iAzgtSd9{R0m;PA+%sL4l7XM~v|(_JK>d$%19&p&SH^y>=F3A^AURwHQ8 z8y=xBB9j5|SG~&j*|X|f*qDB~UqNU46W#su4JzBHq3Qa6$~LOM!ZsS@oHt@0x?kfQ z1*_s9^t_l6eu=pJl6Mrkn<2cr6FN$>P2<%ibwWqUbUJB>^K#e}{!h{GfB1az|M2|u@xpa{1Tar%8rRxC6>P*!@cGQm8kl-*7U2e1g>rCN=Kn6MxP z6KNF)N{jjN)msAZLb$<536K@QFYcJMtZeC>=0(evKTxu~G$n!rkLQ;xSj{40T>1d z!2N(88Po>J@CbfufMnoD91nwB0vsGc$XehTz%x83AL?_=t}(E4?7FuPYSnA(`fOn0 z4MEB7?LF@MJiFfadALiH78}-NtH^}>T*Yz7-edNgooC05eXwLCA@^qE`3XVTAPaEJ za1+pb%zm?T?06<*FJ|9}JVMFo^N>arKTf{-yZ2nLyo76CO2O+@kmuCjqwL66`mfO& z&cBiq5gx|G!8rBGK5?9iclCw=)`}~?d(Sc1(dT@|q+h?M@BO{MQ<28mEDzXwRovBk zPL0EIb{)SrA>2a94{`ji`i_rOX;$xL_pQeDJVd%|=^`>UXDV4*vXt0HW@e2VJ!b5< z@j0So&qZueK3C3_%wJHta1lF~zVyB&ONQVYew%;sXZyup-qJNykNS+S~V+I9D_`|*|B9F(a-P~H}l z!c#%H?r2cn)e(>tYe(b|{JG*51mxN;o(;%_pM1ik`Htr_BILRICy!Bfs0AFTn zt?dQK%H;PBeGWM)?We_2Qg1xTbDqa<9d*A%KAd{z-GAOAksG(jEwh^?VN>180k2+X zpZ@*X&s$9S_N}LH3H_|C!v6D=<_|Q(>+A=&*FPw&{Kg)F7a4)y0;rl~`n00F*^u}g z`($1^`};*s;&7e*+CS};KlOZ0;1ATz|L_;QK@9w9e&vr{H?uhWKmObGI3Z5}0&x4< zpj_GKm|bIF=h*e%^ueJgnO_?Gv<~SG?V#n8W}x(%keTqoE_pIU|VXz4F4eU2- zV;~5Ynwm?YqB#z*dYrhHWZpAsKe5*bB*UP{koghWAt)hh#XVq7jmzMa6kYh96a2 zf@ILbtj!RmA_0;iNku9o!!Q-2AQ>jAutPEwsF(@KFjqw>B*PLF_d+r}qGBy1!zLBm zAQ@^^?1E(2tKuLe!yy&#K{6ayaSD>5QAGw7m)h z;)DboAh!_OTd+uCOOQuN+60o6IHk>tTk_~5H+@Jpq=4;I=3zC>&8-{Knzz26GqMTk zH~0R2fBn|_ture+O2m_H zGC4?tXSrl$&x5%Uj&dWU1OxK1pdAUR+EV{Wq9WvDLC0=TI`xESHx8EmdOFeJ2}Efu zW#p+6RsU23R0LE6R0LE6R0LE6R0LE6R0LE6R0LE6R0LE6R0LE6R0LE6R0LE6R0LE6 zR0LE6R0LE6R0LE6R0LE6R0LE6R0LE6R0LE6R0LE6R0LE6R0LE6R0LE6R0LE6R0LE6 zR0LE6R0LE6R0LE6R0LE6R0LE6R0LE6R0LE6R0LE6R0LE6R0LE6R0LE6R0LE6R0LE6 zR0LE6R0LE6R0LE6R0LE6R0LE6R0LE6R0LE6R0LE6R0LE6R0LE6R0LE6R0LE6R0LE6 zR0LE6R0LE6R0LE6R0LE6R0LE6R0LE6R0LE6R0LE6R0LE6R0LE6R0LE6R0LE6R0LE6 zR0LE6R0LE6R0LE6R0LE6R0LE6R0LE6R0LE6R0LE6R0LE6R0LE6R0LE6R0LE6R0LE6 zR0LE6R0LE6R0LE6R0LE6R0LE6R0LE6R0LE6R0LE6R0LE6R0LE6R0LE6R0LE6R0LE6 zR0LE6R0LE6R0LE6R0LE6R0LE6R0LE6R0LE6R0LE6R0LE6R0LE6R0LE6R0LE6R0LE6 zR0LE6R0LE6R0LE6R0LE6R0LE6R0LE6R0LE6R0LE6R0LE6R0LE6R0LE6R0LE6R0LE6 zR0LE6R0LE6R0LE6R0LE6R0LE6R0LE6R0LE6R0LE6R0LE6R0LE6R0RG%L*VcPa=bB) z=-^2B-x_9lMt`IE|M|MDTv@=(lj zC=KN0{fwqiv&LC4U*H_#@(w~$1i(#=_bEs&0+U)?)^tJ_eu9{ zzVE&JG;1r|n%kwdo7bk@sJZ>!E&QYJtn~=*+{V?sbDQN5(a^z<%gQ#Pnb%0xWf`qHN3ULYH19ys+dJe=`G@k*p^Vo2s)+vYN7l5~-b)^B?5!s2 zx3ta-$-10`xBM6VwM*YxcX3_q=GyxY`bzv2!r3L{(Zy;W1`08*X8rwKoP_oF*9JP| zn%0%FHMl}9cD&^4m|5)DkN-;H^CeVqTa>H)`;waVpW1r6Vzv*uwtJo3^9y>qI_15- zu&jx5Q$FjOJtIGAc2|lu>rdO}x}Iv}Ux?1MR{rhSbHwkDFXUb%!5926xIM_#WCRa) zJ&C$cCBE1;*R=~d+i_>Dv>spcaD;lhyrAN>hkLoztyYQMEeO^;Fxf-L*AGPKv8JAd zPs?9l=O)zBpP0OUu4^Oed|0V-%yHJndfY#t-2d)>pl1!9{vz@9^?nP_dJ|f~;^v+9 z_`MI+JY;d_#nW)lIdkF$T*;XQ6svGG;_ARP4OhaIkMl~tbS~&JidM-hhk|Dx&Uf5` z{uCy9g3|*FHZ*sEvwF`yw0f&ma=W^gbdy!8ez+a~T@TI2zraeh)odV-BWkIn*zq_W z>xerL`&qoIGB5V|LsVgme!iluI^U73pyPiXtX|nx&0>EU%y)dg0FWy!y-bU)zpWHh+0v^F2J@QkmixjDK%ezQYWv4-a}=uP#BnoQ}UaI4$5E zsqOP^RqJ`_K!BIhbw;UB%lc|v%J|K?)+~h9j;UdsmlHkvJ$qBWBjlyykwLV$rTY7A zLLt{<8`Bs8U(xX$gOYq=OOCHF(9FeMz(TY%%?mVgIf3phqtxA{)cYto9vUPqiDV$L z!$gidN{M1_qVJ1D3wIIS4!N@>M3giWx&3YAK%h#BZcH$=%nU7OI`=(!S$#!gzT+{p zdm9j1RzI$h#pevVLF3<6?DSH9!{DTq>{>s#^qR8Uh?OlGDLYjuYg5Wr4dz`fTQO30 z+@N$#*>s+j%^E3dQ_32ZvN?l>t7T0iWetO+iF}7{@UYDKlGGq1iGl~O^NkI70`?7k z59f*}^?65H^oFBap(0>i_vwa+o^VLKdeTwVr3D1f$V)N{<%*HGP;aM=36GEb$HgB*>o7V+r zS`KPJh0aYLF6to5Ar0!i5Y-8q`}xgvOSQFppl7YL5i`s4*C>CL{!zNVOdbym5IUw8A0K}?LkND7}QCQk_mLo+Mst;i0zbkaPNZ*3xiN1eQJo%d$!IM z=5bGmuS!pf)5$1>m$u+}T1;BOx%P=6Nm{BoFm%Yff)n;b+DJ=>fi;^8jIN=BAItwD z&yi=y@q^zz&?akl<`GmX^cFd{%eS~Whm+_D?#U&xW>>we+hvVA+{^7cIwQUy=f-I_ zw8)0(pb_xb*p@{ z_)}T?)J$Bv@29s+}$1+$)+$Cl@E=*tgf^m|zUJ1=UQ2YW!xZOUGzF~=Jw`tDuk|enVs-|}!5@G{;JBDL0$XF0 zzeHb$cT&`N{1#kiN7?`4=*{@QK1z<@%$pE1MQ_CaaEvR@M_YG9`SLMQ4FWm-JHeH+ z_U9o@hcq41PA94xP9nq+K1S$6IDv3%B=0TP_!M9bRayD&^UG_#x}Gg>_GT;gztf$ z$wFT6vzLkxauEy&Ch}@XM;b~)&?9gN#Rw$`=?F%I41{ci90V&uCPEg186h9RhERZ@ zMKBG)5dmEQQwOeNrs+i_UtI@-F}I3EJ9ko&&I@(JLX>kzLhnnBdy zJwJ)@^!@{dbGVl#L9EzOPA8mNUEpi+^MbI>)<8}h(&9@wSBG%&wq3P*@7jA0342%P z&UVoxDkCeNRs?uwC{O^|Wkn2<&2OAT)4xVjj#CVC*383h0~n z(uw+DQ%?Z%_d%{5v=E&DKYoP3`Zg6@&DCg%vPQ*oBd&F+0R zJGX-imp7I-uqRx{JNf0f9+vY!`Jn_WV{2r1u#l=PAF=#KhC*H=i7R0o~6Ve)3 z>Oj7O@^C$o;A(kL{w(uV{=0_Zrgq>5tT}8?5J&9 zy{>|2JOsyKjDJxkIbwM!{C2Xk&%9NSwTRCaWYU15mP1&HIJJx#^k6u_+8o83wad9U zpFJ3y*@rk=W0-N*R&8!HH?SU*g&55BWtTv8`Ze!KKs=iX|u?cj&f`UoZ7&-tkS7< zCUC6#jqJSxai%lBok`RPx-18wW3Sd=T~XrPE?Jk3+R8j?vK(S%A3%P~!E0Mf z<+a}cF8?3$gAPbZ_OFi`nn>8;<)StU&g5(OI459TDD-yygUK1p0azMdOd{{OgJv27 zd7=%Z_$1F~Uy?7p>E({u=-i<;%(8bE<_r70!#y<75^ZzM=id~CRd&p{Hdl`3O>u94 z#fz^01>H1{gwqM+pwUzdQcoA$<%iTryaOJIgKz$<$PO)}(5=dN2(VvgH*H$D%)fW_ zsnx=omes=QQ%i+qEz9;U6V|q@-MjYGT47zwI^n*S`}W><>b^?X-rKn9|Nn$K(8?qi zqxsZbr*8_RQdE@ER?uDi1l%Rx-ICkrt%%Xd!(Vw}@d{jAb^ z%OQp*!}40&XXgQKhY6!;p!a|+(-iME@GGC9cWxbCG+pACxdKIwc758>?624$t^hYa zU;HBWMnm<&e8R7${rGu0J0LDA$7nFDTd720C23yE3%?5*ytgy z>|E@r264#_FP-?ofM4Dr@=v8n{1cxg_Ehh~+FT26%i;LWY>D4l@!-7T$LiWCt$pQ# zT!kyTqp5pIHtE`@xb`iix6A3FP4bj@8tP8lc`VV+-zrZRjZ(n_+hvXOPWcAJ^Q6TO%;)@0 zqgX9v;*%v!I9GB=%Vd4$+_~C{ifH&DT_@I5$0iLd zdeAsUD@5eJdPY_GKziDcP^c>qJv6a(sy68$ZJHQpZF6G|#0*q*Cq4gl2c!k+s3Wq56I8S zMdXvs@idHpK8ls-u|%Aom>d0u{DgSD#8q>X_$ot%C7Olj|D`-X8kd!4ti&g=&l2BM z?mkI$$^tEyS8mARs+`$k*#^Cf7qcaDVHEi+N{wPh^hI0x!&H7Qs`R<wm`e;*#alAGs~_#eEMNgT+lBEvcen z@N5;0#lKG`&yD>PY2nn4nhyDedQRw+_rtn>MmFpQpH0?IeaTx96`&!`MNRvgplm%+FW(^> zBZZoba1L*k_%OT_eyuAd<&uJM?`V9LT)3g--mJ(ezd0f-{qfSVO?v}Y^mKuIs>L#r z-xFwQv5lm!3JA+}9aQG(FPcKm+&R_s*of@Z{w{+oH4!>xTkPj1ZT0@Gj~o-=-|!%m zBaBBVMGz322qg$(2gy;0Yr&uhUEhYz5odtDxKVg-2?xu^a_H}n4?_okCDXw+Sm?iA zSR43w7e7eYW8nAH0$v%ZHNIQbT@+K z;I(CVk1oom%1lp{nfCu!hVy7)yXu;(K^7RTWnWWf=-}_=nR45~M-MzAZCAqFoT1e{t2wvZk$W3g#e!7{ zp=G*}*n*|jO+D+f*Ja;7Z=F>Lt($kh&1Y?~`4+TrLbEs2($fO}u%^d9057q1nRSk} zu}ZP}rv%D~^{7O!iCe^MUy;8$(6a*eV$2iZVTF18hFRQn6D%{g5aT(sEgUa z3rF&PfO22e#mp0uN9BG4y@?V$2?6Hg{%7qg1ellmiz8i)hLukial%`oM#@-besRM1 zvv*_!bE|v0_>hfWVl{N^$N$hBxK_<|GlO7|McFo8$7FPHm+Ljfxp{E zPa#Kc6}hs6v=_f8x76F)svqOqF+N<_OR;d=eEcxte3;$+dmMgB9|pHd4r!NDJgW%XugI8~4l9>6A=fn3}ifaz8uRi$sgV|DnRI@FK)*p$(?$qYvKIPZd#FqIY ztr0zUvj{$nmWO5>@XQ1pRB&B_uw+y(Cj{4!atwEer`A)Q9>XUt?C z_7vKw+*#4I2!-?!@jI*{xdLZGTQsmahx$CvpWk%0;y+s|1sO)T1D*Agg>qSG5OozLezWwh637`5s zOII!3zx30ko@M)&ty)H|Paoa?XjRQ$u!HkuC<`!YsHN=2Y+RqCY~Pu=)I9({_8J4x9)yRH#&qp*%$a*J_a4GLdiQ}MfhxEdTd%zP z{r0Z>TB+sX$Lon4$IlYv z_$fjc;s>zaVt(z1At%or)WS29NBRKs$?pAr1p6bJXeQ!1$GJm4den&6UCVT?YWO=Q z*1ok?P&}j#;jOjsg*wRdU+|W`wf2()gb{5+V1DNJY>WI=&XliNS_04LZOqrqR@W(A zy%ZRqgAK6E_sfNqfm4c<6gK?m;bO5$_;kr6*H4y|h-dY#qn|3&6h-%~w8E1yujs{P zD<0s=v!ao%UR`gd@aU)CXE=TOD0xiST@%)FHG9|U_4Xrc^miTIuhe~Kv}Jp5mtCKG%k~o2Tt8zaH_a_r4(sW0?%DoHsClU^q z-TTL=vzpbMgOpf8_&)2!iLMnZjlq>G=M}9`dS{95S9-M{y~=^qVRTOf-EZkLK#2#G z=;MXP1;JG-xtdkW{*0Y6VeQ#8?NJM^!n%uTSw~*OokO{+)n^>3(QA(yl)Jam3`fo# zLN8Fqe_@wkKdygGcviAqg3l9--{G+bFB=ux$P`PzHGPh8Hn~5Zx40nJudT7cLkr(J z^NA4eduQ&@AvgRqWeDFMnJ>)OpDwU{O|E7ELI|M;0sf4d1@~$&`m1EyH&T9lHYY6y zdF(uqgK-6`hut>^xUbwt0{mC*djp!U+!wCUe&xP-h3@KoKAXLYw_!V_HANOO&fe_R zMaK$XB(~AkxytMn{yV|;5RkV#m6u#4Wps>h;)Km&4=jf-63m|;gg?lFzLQ{SEGf0j z$(&`3XEqw*LMvC(+a(0e9?LOumUzB6UPd;Nb8Qk0D=gl>MvY4&6j?-`zhF1}&xzon zUBH>u$J#`l4rblx$S~`Ia~r{PS~+0FzFCPry4mlGntL#@@wW&swnC1kbb! zew?7b$r`};_=7W7|LhlM@B9IFU69IEvr!&Oh@i0^!GJoLhlrbQ_p@5kV`(GyGpFQd zC71myIP=>4Y;S;ji7UM;NaKGTEDbv8W=Gnb12fxP-8!8wymWl zzQUCeUBq0_a7-+V=lK?{D2?YT92U_#j#?Wnt`C`KCi}nlXE{zGDF{-sT{l*}M^B~c;`go>Cf(K2F z87sA|kG6`foXaA%apJhwB#l%dc5`ix%@QmOmrKmyH4Pf<6=f_7qApfP@=`LH>P@NA zn|w!oTxhbcR6NJa$Z=ELf!#B97g|b=sqvyF>to8ZP2{*PUeFX$?n1ajj~g=-TQkFN z^@X<-P*!!Szm}$*fh^zgW%C1J=uq~=GV%m-JrL>AH-)xfgyXu#de`b}+7cDu7?8_D) zR{`qCyP9I16AT>I9?oLEW*t^BMZtA}fAIe>V-*uLUCm|m?GCtkw~5&X@a4p~O8s%R z7G*TS?tu^Fj95krUyt;GwLb>qHQE;@!&raVswE9|r!_6u+6KQBXm1;(o%NkZIo5~K z{xi$OjQl`$YoX3&Ua&Q*F+*I?wqR?fa?K`470$Pnjd@yQ(^d_i*1%(y`Px`ZmP6Op znH)+clfOtNQ+1nK-Mm&}9`5J5c;AvX%OMVY#@hZ0oxUYo-8#3Kt+G;Ut*_R}>S8jw z>R=BzYf8-8+U6;b7N)him-B*jTPt7sl9U$P)k>9)SeyGfq}BOvYvpd_DvOS1YA2YU zai7*zN=4F^Wtpa^+ntt*A3=UstXWfZG}Ov@ilcQ)^W!A^F>%;^8a4DMGG__mpAvO` zlh$o|2CG~_+PutUiVB5kEXF9<&~Mf~xqLys&ymw3c~A(2d8Oj-^a>78`!wU%pR zQhG0^Yh>%O61PL-oR5e$X!j95f;@hi$u`&pmV=6?0Z*>IS`K~Rg*^@Q|53>0chXYV zD+y-bRWw!j!rtttoyu{|>@IK8)I{tN0|&nnxr7E+Uw##yoW)jOo~>q;srqyA<+YzF~*ZOodIcxrI$Vt(wyP67LqIo?uU_Y5ZG~ zVO$O3*jZX%<=P=RTo$QgP3QVIq)Afen(+F4l1mD&0S{pove}}XK0tr2Bu37aIoR1W zrd!$dFw@hYK?bs45PE4YLIVP1(F_rN9S>gzBu`F&d4;u2mcV;9rbqckt|{C9kAxrc zlAYZP9#r7Li zL(O6P{JPCbe7h2tl(`DfyN7b|udG$o2S?c%7ZPIeC7aMGnqPCOFt!G?aFZ zXL7Q9IJzzooXPY=Y7I9AvvDG|9n@=cO}CgjWsPZrbcb}0)FN#xm~1*-uv>oKt2xf( zZHN4Ry-%JeNzzp9R8y(Rt-Y)Mxq?Nu#sYYFM!a!mUlh`=)0=i&(rKY%-Z!4+3%Mf6 zK-|#n7YHX?XegFU!;ZKEDYGtAQ!Nbe*DrBH8!kjaUowe-rJ*|JGo8cFkiW@ow~B!TmAAx} z7X7A+E1T1wEN_gq)Hg%zElDIR>Y_$^Ai=pJ_AQ`cY&2Qsinh5=Yv+3fi6Qh@ya?`@ zBjP@LNL*YTsuQqxqop3SQknoN(Q(+TBKM046HQ5wXLht(qKeN@OFY&hC*7G;kw})C zqa3Zl)1}d*n~l69(dMd?yEWNfKAH!AS}i5rc?mod+@RqvG4d>ovV5jQOZ{Swj@*!# z*kr=#KW&0@EtYtP94GbpBij+P!qK|PPOR+x=GW1H0UPQlQgDEP1H`wM9L8Zm}6HxgwsARRg zJIMO=i$P9!Fv043bFd8~^$*PuYX9kAO)*7J4wB1>wf!N*kCA*B8vWwXL3Y~eW97V6 zJulI(%s87=wA@&j)g>>8COzY^b9b7$wYkzp*L?2|xuc%2gAs+4o%WY?rCwV%#UeN zCkY)g^rZZg1a{>nWW;#q39Q(;p-bnal0D)&c%p4~a{eTtalV{jvSSG8yOs1pJ0yeB zvz-YOu4h5rB~bTRLIXeC^YPnd4m049IQHJrqDNfLf1vXld-Vp%CTYI12aA0`;j|{{ z{4Bv}`wQ@1WG^hgyPpfgQ-YL%1e>iz-f7XX-g(g?X*s{#SVKwY(L@XPEpD&3w!3f~ z_8+Ekr6trz%|zF6y}Pl8UszZ!aW~V%v#}y-Dc)UYk~rEpiOPT9-@+u0AYfevi8EQ? zG)FnA^tDYY60ekJ_HzOkPCC)H`?*xhS6kc-+PLs@+;ZawT~_h&L}8(Q9OryDL6Plp zSSI(ZL<@iBD3xN?X)2Xc6iGTCNpO$9lfa=g$A@B_{d?ll;_uZJNnfR*h0`5nb#qF) zfvfE>1eRVy1slIbiTANq(muh?j3$TADf~DC92q}2lb30$ywNx{>wPm#oEc3{bVn~z z+xR3rqHL_f^2VDb`3`;|^(vg$Axq%I+UTd$R!XkV6i%FKTT@gAe)Y*qA(J z_&axqt{bCpou-yh!yDi^-bE9B8P&MnOVES@#>cMzNO10?%Y>SG6VsrSex6)6PAYj? zBw?L*s-5*=kHT;13KdU+TWRR|3TD96U~?RM0w`gxMJtTRddDlzhO%Yqt_U4Gz-7Vi$@77L-#hX(Q;+7Qet-Hn4p7n5n zU3!@tBY8M2M(dmMO2b%j49+`ltfq?6{#6QBc~V?8#RIOYrt!YE>apULid}u2`vp!k zc6XV?e+7MqHF}&=(Rp>TGD+k`W4)YowIrq~@ucgUz+kVv(4*@I4lZ(h1AEgSLK8R~ zC&c&cdqfZ2QM|wI|JIzK%FQX*-Gmw<+(IKOe?8jcfJdq&lbCc(ggmPs;h#Fluy@Uk zkYD83;K}UY<1zICKP@Lc?lJZ~;dsw}Tx{?{-^UEF&o#cN?PB7I+D`F{luX6xyHgWcEGb>bCC^D~Qe5-mc|*FC;*>-UclmJk;qa=ZmL8mcg2~1wbS&y)}*4tGRwj73-kI! zLg%ZXBJpYAIj+#oO8h3_qN7-YBrjrpRXjdQL!l9>&?lwjwKRbu(33wx&v=C%>(|he zGeXZP>=}?do_GVablZ1|Mq(#4bk219Z^c}k5!L#xrRBGv<&O$2=MJ)Y%Jhdx6F)eI zJ}_^UGij-@-fWV7O$8b@FER6s^UN92x=b;%fV$}zc9mXiY*QE_2K(QLHz< zs+d_A*AKjDf71Jly5;tb-qVHLxO|ZHE8kN%MG8-Ywm_OTf%^3WID6bbZNTA>3d3>+ z&6PKcowAi0MnYHwZXqVo!FGYRN)#Ve;{uT=SvZKrSyNqZ%_NO?TX+xKB zhO)NAL;c-xhwDc4evf!Wd|E7(o`Q|{e*CGzHAU>{-|%!AOu}yaF>$B(q*zIu)LQ)A zx;~M{nWgpmbjaUY%oJU;cI;cAAJi9=;DB1?(IW{*AT`rx`euVinub%J*Gik^vKB~XpVZPl@_PNRVl!mF zK55WPrwtDSp{l4`vrfnAJd&ufLwb8!6$@}(!@qf7fepxJzyf)ihx$H=8znZrzyM-k=vtq_|!$EjMh3%&!Fn9}ck7V!4uA@nlquV`(BPu#R)o!#T1&rS2i{>3H^LS zK6;c!&cwuqNAWxqA4}1}aw@s`Z=wVG{`+y!)dOC*PI|cbCw1gDOEj)N;lXOrQF~0( z;7|wl=HjAbM&XM%Uz9@AF8z9tCeDr8=N$04YDRzqfaF9x2 zeUDE|6w~|cT?;+anHwP%%xxu}mOclhn}IsS-STF6fovg0=|b5iwa8&{L2LOimiB(OI*29W8N}xD{ex`$N3j+#s-MRn@?n==OrsTp4w@#>#8`~V znqkM}BL52`H8&5!4T7R77@*3)6sAH`r7Xy{2#r4Hc0~Ln)FKkbO z@0Qzux-E@b2ggef75^9`e|=&W>YR%4Z1zsohULl99}+1~8V~KT4UT;24MN*Qg z=6rM}H5%P#$TKaPLe=|EH6)@R8Z_S1sG(7*p@=?C(0FnmJwwh_3Gm7IvuEbWrR2Ez z@1jqhNDj}0s95@${Uz~g&!i6qVXKz9HCCLn?mIJ@{s2}?`II#$q)@Tr%r|g;%yIMC zkoA zoiRTXmU?Vm{7!hjz74%lXD-xcNJ|<|<83EamK@9K>*Sx=R*0*MxShLXy=18o#pur_XuHY?{Twhb(lY3R)hINM)a z1S#;~z*tC^>BP|z`Gjb=;d`Q$ejo}`M1BK3o`BJqYUe{+5({KOs)&)BcRZoQ9Z@h! z>|X|$RT8>dTjRi3=ZE%rGEc|F1+roKE-@sUq{5~gJ2@UqaHU)%ch*?go2)0hF;4K! zJHCVZG!F0y5a4RG<7pfpnw8K9kH{vVF%zp`!ohn;(ELvpm?hy@^MhaazBPVOQnY- zt0_n8tDj&0to)dKBh|^@l4hgiY?wR`7rZz^!&bSzUi-AB^L4qde!IMRMq6E-cPmbN z8noAG$#jctq0Dz$Y}@1=kT|#2zbVg$rU=RJ*2n5Utp5Qd=esku)pgE@)P-iW!;)z9 zPB6{)nx$s172dR@ty#XYpf^(&Ud|Uu5^t55?Yvk%oT-u637eDLH;!_S#Rj%pc2aMJ zmRsE5ucxxv{fn8EqWGnBQTy01G&IxCRyqmmzs)hP=`iJr{`$F1J7D>o8stiQ4a@X) ztopdfPT7@FuUnouR(uGahedJ@{3C{Ft~V{_l5#XT88h&fuQcmBgUzyCxff>z1~qh> zTvodqeD}s64c&O&QS~FFmDRG9&s)g<7*Z!8^}fNM$}fXUE9}!M()zgwxkq_b9xSPF z_Bl!&^s>E}_KPowABn85RakK!5hcau(kM0;-iaC8G14D_cOGRt&t0v@HCR&Wq;Gr6 z?C*%s-xXt{cTU*{J6@33I!IrtkwP99qjuI`&tOhylr`*?D@-pVFk2mOkPICpap2=3mnMOs=A=e|po8Y*!{0 z_R++f``b8P@h5)Uj5olbv%l)G#Ga7WE-sF8Qz0q1TYC)I^y#@^sf}*ksknb6BHM{F8Whi}I^; zd)r*afwO+_Tob-q`V;kLiYH zUN+1zeC@N~p-W++(V)eq&Co#|nJcb4jyJoch<-ATBeM6kEH_U{=cY{HW)zGMl=$xn z-0A;u;Awv%V43_Uzoll6_iW58JSADCK3cG?z$$7y_T$A^QvB4wO@5C4u<);QwKaRO z1Eg{PNU9m@5E$6uqsODsGAXzKbVK zDId2JcjL641x0y5kM~?mQ(195=`xCA_%Tw2c8p}M%soDy>}0v+=5%iARPL#QG5*_e zM&hX7QvC$-n_W*zmg{>9az#yL=5afXFZmAxH}z-qRDt8&F6=&O@La1rr%GM)gRY{2 z0-R~t?Y#)Pa?$@^B`lz+G^)Xln>(r@jT02LQiVN=x9@>*K_IKiJnJ#rW0DJ!Mq5)5 zFgB&`&S7tiy_uwma@ESFW_-S9LIQfOcwk8XCVX z^E-7rIp-#KqxX|Xp2ItFFFis-GtNQNg{{Ft?3%-n-pKYZ@zx#orHtgHX??9P9$!3SZBVaM5xoi1&QbXPve`XGzC1hjbz<2@GGnbR4{dOCjay#tw)wlkN^q4XX6(8m`w z0UH&BlEZf;Z9DdFE5s=&&kB8rov`GFTFzDPFU6U?y>jVK-tw>a=Z5k^V?x!hlG7 z?@`W`7sJQ4SKds8w%pccT4;09f}*M$?37;q#qs&DO*X;4wZIZ%-cd%|(~0fS^*JGS zu8A8exnM!6IlLE?(9qT^r<7~k<(4$=2n{`SnVbv0X$onpd-F3x=606n->#TCGs6bT z+uyqpJE^eCIAI}Y@NPS7$G({-?`wQBus*O=wp5n%Pa;dHENkMH8x4~zm1FuX)m%-M zf42Wk@Q~hfwtsXiGB8FIotm)R$jVl~XsP_9?|_^I>*qc{SM!{0lK*X`1lLbPFI-~% zHcai1b5351J$Q#15OC5;<$onvjI<;YAAqvh9E zYJJ(EHet8)FwXpDVTKrXg=K4K8N6>*wPPUL@D}ba1AvLhd#R{E)4H5;3m_FIRZTZg zdc_yVGj=VM^}C-OG$@?WKA00?+^}8Vn?^_152Scu!=)52Jb1|*v2QiC<1AQ>8Es{@ zo5JMGd*Pk?neB)1k0uA1-*L(*!!GzHVrNeA@K!84mA~8Ucvk+YT)n@5OySIkmS)Sj zV&xsh`Z4L;4HG3(uqa)i$yANi;ZV%fo*Am%-)zs`dAFPu`upH-V1EZYm>l`*#!6hT zr7(Mh!bu|(PPm4`%yx6g6y~5YuN|cw=U(^ahgk3S$5Xx2kCfH?Q`u8`I`U$iaXMR{ z+KI=RL5lrbqRLT>)5r~_0a+}d)*`7P_>j^>~_iu^-8_@c9C(0z8xz^!TflN3+@~=hjT*KK-tUs5Z(aV zxLx+(lw#hCAKq`J)Cd}OvE8H;=VU+5IL9|QiWbGbIFq;k*!_Py)1uJ16{pVy$3fChG5??nDngeWHf$7oP6DjFok$AXHK1O@y&MH?%z{EHz z#Mcx_#ry5ShU&$^428+f-ZCW6#TO}Jn0PQ za#Zb*CxE&fHqJ*r8~l2DvN1cDU(d8Nvz-GaouDLDV)Ort5^#M|+f}R>0vnS#5#}Yz zI8*krf-|&;Vb`3*+W{uU%+b7kB?5c5pa$pS)-WwJnX5@j73zO&z%Uhl29GIPyuZfJ zE6@3Bp8o{TEs-|V?igS)au2-AH})Hv)(3XVmI;;p7WlQ><@DXv*cP5Gr^j!^JeiBo zhG4nbP;Hr**FRUbOyX+B_~-iHP-NNXiuA+b#i8#(4pH>yr!6 znewPfUS7b}RQuPCNI>eJ2U-k~UL76%Sv)&ZQ~nLlfxfh%#AQ_ z>MQ6GH+gh~-iGXFdV>1@bkZ=jAk1*Eg*#+s$*;bO$H#c~rKG-efnoXFK=vNgIEAa7 z;$P!GZR3R9a=c!WN5^|R@Nr_K?Fx1h>br_v-_jAwfgd`oNd4sSrx)K2RKN0#L{8)` z&%XXI+xiu2D|RyeufDIN`R-GOsU?xzFy5>@@!SAL40G?90o0Tj9TVz1Hn?Z+7*abV)Z3<=X`sL}AX6J{BN9t)*F#O@*XnM{_`b|o@cr`t3Bz=;SUO)I{ou-b= z&StrKpFXq`epZSvzP!EbbzyrlS72EFi~hAC1uRD?#Xsu6-X{V07FGwsOSsqg%z zyj?bQHp$t$KEN2#q&1w|X{8-9IJSSQ%w&hD zKRZ$nxgja@>`SivIYwBLd+~**-h8WQ4fn7eesFQwfW^c0(NN;jADXbfmMyOJ0Z4~E z)iev=G}Fd0vNu~MQlEApB@=S5jxL*TX`N-5Z=0Bwi6)0%zK|N*Gl@(^y8UO|v^#T8 z_5N4oV$92OGQvjD4E^LhcXL&BHMC1AO*8bP^X&T_nUo=Y8mp%2{SkZi6Q*66kI#Wl zPY!2XBq0l0J{xh}#nCZo7-@6O1*XeVqwYVG8@Z#H?WNs4xZBqW`BC0)5vp-QVj@;A z68LpCs4&-HR#w zKRchoe=zYsO60zVGiT12BI)=lSXIKXd%VjODSNT1X8Ua%Rx-PQ_jh1h8+I|QZ@o~( zG}Or|fuC*-vQfzjWw$4Xr3(k-XMutV^1j;dg?Epu`BK8|Mz2zmWLB>s+^ugsk{h;m z_Som!cgT3_uD?U}!p=AMTRXGE>|HQc!)pJ70n}3cw*NuD9%q^U4Rv_sqta*jW5hcO z*?9i<>9P@g9=}HRT#L`6{|i3VBlz5L6`z7Ilg_)8mLX5Cwp@jle{@xLDNME?*^ zt!zjL%gJHQd2`sTBi^q;GK<=;<#{587oL9FblOdo^y0bgQd znvXk@9R4|GE}ORn1x)w6aaFf}K2S}DYT$n2w*%Q7T#dz_+p*qXZ<`Cf#B~4lrw!G4 z@RK}w(cEbaX9Vp2?)=66lx=!t_?;x)$(zKi(ksJXB;UenEIEAr)zSVF)|G6ujpx{C z|Lu(EOz+@^@G@4!=C>_nTI|-7qL3C|u=L9CzbA$Lg&}Rou|G9l;DL}vz$k^%JMCy^Z~Y_0O-MN1+b_3o=Y{+!b4mEk`mOFCG)t=J1;7=Jv- z)r93H{)la*JRe^-D0v)jMonNA$ONYc zHO#kJgXx(4vj+0^)hhOISbkN0M*apg>No&mbn-*;mHUdTCOMf7#oeOII!Z4a>J#v_ zg9F%U!`WM^syWsr$$YIXh}Mt&bigYYM&P5jbAohNEzMqI z=*sYffkRQ?a&oKG$?}I|*TB-8kAgjB3u-o_SGjkkhdyviNU9tA^^7%^UC!G#QJJ+%FsdxyqgPVb{>!QS z51-RDJR*O4q?QMgZ0>~R_u;Q*x^yzaG=!mp?E8o8WL5m&)Y+R4q){1cd^2p-E5n~$ zs=>R9&q3G47gE{$s1zviSo;zCOd0-q zzK<_L?UWzE{daHZ6mtUGaWZ$8+$1lRv;A9eavC+w{jcGy z?d+;#RebJ`6O68HmpHtS`D$XCmK^WHf5m=7I7`+xa+=J`&I_!_S@GzB4B~f^V;A(} zj(9GkZ;`csU~enjA?27BOD`9AOx-q3V1l*)d%Wodd8P^2-)$_!Hx^A1 zyD>LnOV<|VrejCDK;jR-G2>6&nh2Az@TmuG1Ak<}gU*GuwPCNeCoQh6yHHi z_9Y#hSy;+I-0J)3zWin&hS|i?z`1-b}L-&=jX8Q@LFKM!~wA{Bk4{Vah zV)a=&7jfdG2)>P04}YucRi9=k>)e5+SACa<-@TH$zH$+-G2%?3W@y#LSDIeI zlY`LNI9&vL^78Q0c*>rYUnG}iM{0G(4;@f^6tAA-1kG+!D6i6T?AgXs^nnd_P@pkT z3mjfkJPTt_3B=WEFi%V&A8h=vo$%!ZE7G(fI{NHM4MXU}mXo_>e0@UDhCAhKT3WB& z=~C7rKN#TLIuGAZZf&hAmEgjjgeccx|(7J{l={sp+c68CLoKWLUkM5SIW97i`jn`iuzH*r%yv|~{o+kcx z%teNd^iB^DOuNY5-Z258bnusm(PaE}RCpU4KGV?LOB(1veIzH8F_JR&GJK7W#lANuVDLpVLc4_&&# z%HKd$82QQzTKwN}f$>C&hR?3(@JfR*Ts3)KQKBn%XMV6op}GR}{d|PJE0-$>?6p&yStPoRBHp{@0jF`T1}SO6M77580!R<57H5URPv=p)wwpg09+zT#sDl+h&2feDv0AsscKU621`=SOD; zKNPs)ldG;zb}cC?39_0QF7O+o_V=UKh$gg1W*qe)_D_YNCgO&-YE&w`aH_~}?0|n9 zz0HsK>We7kJ7sgg0@^SziFP)L@(*n>oNEwqZmC1GNSB9KCR>W(YZtc9HisGuY=e(A z;2hfsN3&Lf=NR8IZOLpTzJ^@zZVSd8Lc1%JugtUkaZMPnb@l%kXARk?F9{R|v?1Lt zL3#S)liJ<7Jyj589);6>bzUJBZ~;4xPpMnrUC)Y0*Z|77d#w2x;6#T*IE<=hVGPz?pZx&+~i#c;Dyu>wccMe=RmD+9>1b3*>rV=x1PINeBEuWZ@uRV)1 z$iJORPNFu*jvfBSQm&u{TFQ8;ezs>>YbqO#onYEcHWl-8!;!D7DhqnAgYF5q?F0$p zyyKoTGERV>K95lz{RO?p`JoOsQ~blTd5cqcIha#r+y;Be){!%ffw^ zI2i2SU!{3AwF^smfu;ZxJyNMHCFZ0FT-#1!clYF@)t0h@Zp&Ki&A1itb;xZ(f6X%7 zA?hz!#oOow9VfH3G%?z|a(=wV*&@_!h8NFfMzx%s8&|gt?bn^eLN8SFRDy)-qRSrw zl@=#)UMOO&J)Z^$M=c*-&C>I=q$0fAW%)Vdf;czEdL+s1z%BAjyihCgJzPVh#y6+a zaI1)7tgMd4SsZKsO@*nnrH96QmyhnrQ!KpdIdR~dWUtF@!LHg;NYqlS7_L?DE5#&Z z3-V$K=~;^H<#f067HzFoqFKr_aaX+*>)zx`xZ}7wvuiul zMJo6G=kqiZ&LDcBY)_ou8zhObP)apNI6wC$xXeQsPK~cl(9)nuO0E#RRam}3>c_TJ zrZVe`0bhdZv+hQLy4v7u>>#N+Vi0uR;5af|j>lEEi$b zRqWj2tJ#{l0pq@_&tb0ld^p+j?-EstO@?eu#iPS{+Boz+)2PK9p8~DlxZ8jcpLTVr z4vf8OD_d_zM%ScjRhw>&=L(P;9h9)POR>2#i9>AQGq-1CD<>eec%0; zL^+)tb%upruA;t$rENn$XSvuH=hXaM2b4i6Y6fdNCgd%T+HhQzi*^2XqHiVszCQhW zcrfm15Kq5f#eH?0#?lG$>(yn03(#{|u)0>(ViW+Mb85DR*||+uo~H zikXp=@k)rLkHVeMiJ0NAa}&@{UOQ4?j96zY{sAowr|l;mt|7j6SLA7CA>q5OpvB^j zJUcfJ>(ZA_cJW5xE|6S~9>1$x`~pfGwI8l7-uO8~alg!ly!Xfc)I_7#z5ldNlg{ExAYv)~^aotRXrA;+vIPYFmo^J9CVbi>bpL-lD0~UI%YLSOomf|jI zVU7**quCQbHxprFai5FiI58YmQde7W@svBd{8`+KroC2{9$h@(jH4{JTv^)$`Orpw9zI7Dq1YvWQx3E%svEtgE$NqLz(us%#5RX~sa`{Tl5pl!pU72N$j9iK|rS z*tzfNeDK8B>fU%?oK|gnx=Rmx`9N)Ea;G^Z+DA34tz7XdG_vikp|^s{Hvm__B7~bwxLqV^k&T2e)^^$<#p0!6}NUw zEUC!er7U?Zvu9qZRWEa#{8DK8Rr~5v%qU2f_Aok$g}8m?qq~#PTmB!h^;R|u)G@ptpbz`NL*?n?OL2~q* z)ffqqLNxD!B8as6&^8vFZ^|r)`^#nM^gidklG&}1#%mWk%;DX)bMG4~O(bJalEm)C`K{@vBG$dp%=RNAn>Gv~! z^vydFVtTq1>)+K{#Tg6cD&=k(DchXp=^vcw;dPc3Xc%S7l(i{PkU`}~HL1%*y(fOW zCPws5acB#;Io>zEIFk*`r+J10<>JGx1kaSt?YXSC0Lyun<_FimT+Y6x1;njug1VP^ zu{X*~uSF%8U-kArdnTa_yFZ?8n7wwnpy$&}Cs7s0uc=q)Z7%+&ynacy;ZMF=^IA=O z8BUGXMwQpqZpI3gge$kz1!_n}KM<%>|$`AKW>BceBGc_OCVTD(ZO z6Hnw}Z{?l3sB-kob7C;-gO0>AdYjsQA-+6e1A6`P7U;d_UDADZwF@s&{4dU6e6G0R zbU%#GU!HzXqk2Sh6q=jY*DX_iQgGZ1+V?t_2~8J+E@8ii?i3c_I`Xw|Byb+seF@%2 zIPq*XI9!@jzB-dl%zp{(+WQ@EU1@phG|Ejv27x))l`mL`jG zdT0KF9UOXxOX+FWVa$E3;QhbZqkh3J@$KU($X;CyXOF3!`c zanrX?siUsX3bgAxg5`-(YH4t8;G4j+fekpDI1s>XOUD{tssHv$8(zD}&@Ph4Oqn+S zC2&`w(L0YWwJF+(;O1N_-Zl`I)2mOz$0~+n=enNHUrut*BCRmdtWFDT3Z4ln zJw6C*3HY?11Fr@g>Y%`9fyV>A*s0;{+{lX_revm8Ioh?Zr1^mVqNA0|D|uE9{nh1W z6N7jmf&6ts{&e}A3O*bBIIt$b)4p-t6zqkQ>G1(}uCt(W{q7kwyL$QtehV*3y}|4A zEXQc5g?-x8aK2WBw-dX9L~pgW)h{0!m4vSloqVLq%ha6P2lL|F^NX=#6c_y7#j{vN zuzDu$J427AElFm@tdzJMh?j^Mi@FwuIKJAzj@DI8&1Yq0h_wN89qhyhczG;CNW~b; zgOYGdlU2;D#_0-L^G&W%T4KP8(-6F`u1K#|QkQFE^6-)~=My(8>%|7=#G0E#PjDyV zo*O$CcSTKR6@J8h4<`cSa$I;9i0>HXBr>9suk8$s3+(d8WB&?ys61PxYSy$s(B8LL zwe*pEW{+E)95{vZpVa~S(o$M=KWGKR3D(iXK%WLzy);H8VXkuYqbgvY_-7TzoGf0A zRi`BuqO5iYW-DM$KqzTahqH|&$Yd(B0oU|EoA(mK?ZZQyhS)!1BiXnob%;JVyDpy}aQa9*%bJB1p# zE^r|5I_3_6#1^PSa|$yH-w!MfxN)`}rTW27HR?_`!Htae*$;b@b)2yrw9$3YNz>GU zy?odT>{YO#oZT}o_&9C`V*Schz zQ7I4dUZuG#v=n)l{l8Sq3$9e>1@f>*$d2x=L2Ipetp=~@Kxt4-eallJgTdM;7YHOn1R-<7_(!FbS~tc?w4;7w(6 z<^AA$i+xef1HgR$j03xxr8T45x30uG$rj6Q&zg-~vB7cnMtPr3F^O)BfflrHRCHRddd!NWBZu+QrbtgG3Yn#Wf7EueY~R2O93 z4XRgbZ1@rt!OHBh?18NN0sF1yYTARTYuUM)dBF$68SJd0bT#7~hRSR-rv7twfBM=I zYd3KNJ_&cuw^0w7W~$=-5)P3sF2pk(_#%zmA*PZ+lQzMWkSS5BA{TBKsQPy?d#)5chRAvanP08 zs0$9<{oWESbT-0oYVgm&z4P~GLg7%`sL(cO0(AxPHX2`#atCmOq;M~^8K$P0QavcM z!zY`iy&b$KSdz<5@-B6?Np%TnvREybV-;P_s9%+e<<(fb zrmf7C4@#xt`&^X?-p#nBlhD)4_Tb9~ujBlYJ+&)`7nkJ@!)|R-kV?c8!oB@AY-1`@ z4wybI#mQPcUe?W1v3Rg2xhfOm?Sr*>IL9b=Nn}uF`pJPUus!#5ep9X?N+X@{L#}k{_C%9VLP2INo&sMI} zyaCd!!plF#`?OKHuT-j-N5!0!%1wRgRH8|RA9r?4ed*K#Uu*0`x_(z{a=9PrxeNb% zCUJiEK9m9s7ph^YS*OS{uK$VyYuC)D~?a zDP(4C{I#L>*tPW0{IrgBN(%Y4gEQv^*Fny7LNe8n6-WtKKdzkxN>Rdc?XsfF18FI2UXsc3(J-Qm@x z&5_SD-Sw(}ir;wkPX$f5%zRwe}JJPmQ$deZ5UW?i?NV5l*`i5(G5gRal zWa|39?+O2JmFN%fW*}FSx=+z~{}zSwf&s0JO)%OQ<^Nip0f@Kv3IDf8b-T9mbU3O= zF3QAvq!M>*#afooJ)z4s*K!xf?q8FGroN`$$-$`LI>>n)-sM9dr<#d&(5UAjf!S~_ zSG9YYw$bgbK>4Mv(m=A5@(lXIl1XYl=wIj9S!J}JT2;N$*3LhR5T7@G#LO?bne z%y=tH73+B0@qt=vsH05inSdL5H{m|nBJ2u0qG4-}#bY=Lm zU%uul9Hd<KptoJi3SowX0y!`D#(r9&aa{ofs zAt98Qzd`Hnotl&Ga=Dw7cMG@ziB)_{UG3dhc)2GN_+H+sFEGEWZ~)VhAISOMRn9KC zG6Um^>S_mHnZYTZ3nM=1j76NZMCcr$mxX(MtQ6lhQ131L0Da)6m+I<1gP}J`%nQw* z1<HVXwJE}Oi1YfL)!D%tem=k&|7$59_ z^RgC9t6H75b2+|{2@Mrpiu~?kZBCJ&#koRF7rRC}R^xTf@Z|Rr{hBYAA6+ox$X!uEAXa75742nAesEzfKyZJrnSTZVy6>LwDBsVkjxN3G3#+ z`2TvaAN!kD9p)vNJRrS_3cjIB5skFvINkRKeBhsZC{66Fczyojz^H&+CH7f7a9wxu zX@}0E_`n&+av|jC*gZl;xr1ghoqhHlkGX1@YU-2T-ifzK@$I9JvQ(uj4`c_D+FOr4 z6!=FV9cR2UI3cmbZwirb?@Grl^BFT@3XZgZZ3l^yAV zJQAjP@=w^rq3?duT#M$*LN|I!KiuqEdZ`^#dP6^~7q?PcZ&U|E6JX)6QNf++yZ9>6 zjiKq7hgzU@eE{l;(xZvHqib1khksh=v*14iI|AJEh3l@M#oskFCciD#ctb{P^v6~H zsMPh{>Zt2m?7KJkBi0l51%66=JNP+Hvfm6Gg|zBwM_fApPB6;Uc6jBMCKBtN*(>Wk z*2|^zS`w67m-q`p;0Jr%Y!Aj|Fk#wNnlx^6w|LE#Fv^coa?++aewpEV> ziUU3J^>n|ed_O!{``#ttEn-w~xqDf#-1TwreXN3bnp+(l=rs7vKwPlc|L&oV`5u;t zKCMID-=HbtbMy=$moJ#?#}w>4L`wMp#u%-O(S7v75d7_0r}%Cmqi$h;e{72z1X z;5Juou}kcM%=-a(D16oPVA>+~Kv++;SzspWXT$mi5X-QI z;uqKgjsgY-rzEO5?6ke9fp^qoNKbrTw zbdX-2Hf^s|vi29SgW32Z^_Q^z2DW2GGyM&0|IST#&l~uMiLHYvf$70p0xt%i4%FZc z>{oaL`wYE-O@BdkbkD;p)7(TEUth+)mGRE>z_=gq26iXCfo=VU+OI{E#Eywsz7H$j z3!B-#a2k6L{56i%4~yQZ8SXx?il?i3qIXelsH^RE@m{o^1hzrVV79JrYR-&-m5x-0 zcbS%(t5t6B=N&tc*DGt1LeGV-} z4&Xdjh22}+4vecar}V~c35nf_tA+(~Yl-&y5$ao5tN1`%Rd=Rp-=ICV!U~9|D(lV;1=nI;NbAuf*p25NO&b}^ z(rBy z0}Z?^R;7{=E_ux|f7OZq%)#T}fK@K5x}Jw+1`pSk%LttA`XQ6jfLzW?%CK`nt$rkO z9Ph(7q*a_q1#lnif{HJT$bor56}jn%ULLnbkeg_%NU5ABVuxi!utL+zItgd67opFg zETC#1fnuUM0{6msiB6GT-u!UBJ9CG-peE#9{kev|lv!7sb9JItpjlJSxhdJ*&Ri$ zuCA=?!oLGAt7wE)R+z=+6nOyKU-**X_d%pgDcY_s#2wj2TCzclw21sU=2W9^fsW)* zU3*g{_e9}qM$B_LyaMxRy7yHZmNlEY@Gx$5{Qp>^?#)#nH)WwbzwBU#eEv~BmbO77 z4ZR(OZsE8?m(!MW=o5yPU;Clud~NJXzhc-X*nL84V_DVmCVPcW-%o^2-zCDmQn*#& z&KGW?%Krzwzef-LyXN01(EU5X;m|nv!-?IIJpY`5Q?v$NZ(P zPTm#N_-+aFJj;1r{4~$lSt=ip?i!NKI$1*7{Qo)%A3-~v$6ZCD&Jv5jTiWpq%%2bW+T-5% zDPJ;HkQf^?IvgiWSzTFcHc)%lm&F#jOS9Q(zUHsckL1B!jFH+gUp92@4c1opnzNSb zVgufuX{FO^<`bvkI-LS zdj?X#V&q46EWy2k7C7tefwj`-P>(e%bbI~=(i7$NL)+6InDup4OSQdNA>NkHTH|I7 zR!4GihMZ(8*JiLEp(hIZ-`3v}nmoAJKML!I3brWC*EG%~sZnY%#-a)~5j*fKZAwlr z7WCm;ma9*@oodrg?C7qlvH7p#%OlTVhlaKiL7bVyyQEoq?nM74ywDN3I;KD><< z`k#*aY=GFHji_8(<7=JI(vsXy;LI8tl(m(hEvGGm54Wtknp#8QO!2Kavv^gLi|wr^ zhe_+{#8c3k1HA;NtK)qlU+I)H2CY}|wy5Yhvs?9=;|hFQ8p?RGHh~?4mcn@T&tE}j z-bLui;^Y!dE`XLxFUNOvOSI!cCm7vt+fl|C>53wKHAiuV)VrEhbgO1w4PR_8!_D3a zT2u`70acsS+%6Z>ephddK{!n*dNj1p#!4E;>E9=dQs!dQ*RJsROro9iX zhS02WsB2h$`X*>&IF<7nH2cl+=VC8~_b$Qft`eN7EJXhHpzKy^EyE?bSb1z5ll#k2 zRYMzeJHzGL$2HAZxMsZekuuU6rA{!f)+R=y-Fv0dky4^B&bCUsv4&dn?O`ovaLSI{ zc1L3wy6jDBOl0zTMFX0yKVojNr9NyvYT{#;&D1E|Gai4I@_We#!-)(2(v{GM*FF&O; zdxCb@cgRP2oZReMO{L8cR{Mk8ox#aavgj-_9x7R&RtMtjxz1244^W3a0cCYufQwOK4 z$xc+Q=s#^f(w|DU!b}x6{wLn zZuI~2P%MKkk5-l8MQIaIW85k)CyiViP*dcBXV3guAJ@6v!|=lQ3vD8MZ+A=ic+)bi zd47yM1iP~|(#(qfsOcK*28=k|vk_-M(77FY!EXyCi!+Yr@CDT=T35BUV!QwMiazSE z72NZ#|6IlX+<#S!$hC%8$M103n4)GfEoDbG&R;yIM4w0R8gw1GRY~^=s*g zjB;|kX{pv;NbjSjl#^M}E49@^dK>+oP&!8IG{__lIZ^#;_VL$PhnCn;uwyTk_>xuE zHM(uVZwF`SlicQL?>G5z<4pYtD-X%b@jCiw7&pVcv1(1lm*GC@NsPvLlNb69?wX2l z_yzx&6XxUZ`cGA&1ibJ14;{pq>E-yY`e(?&mzB)BFZcID`!UBLeQf7;Q|S+bw&M48 zf7*1Yp{e*EY#j4NFNHq8rYun&4&BjQ{pX;&qPJ+rn;v9K(Jxn4agXZThSmFvRRK-c zU2LvqZ5qYIB^$f1Oka8k@6qjm7Nn2UYbti~p!~ z_;`cP;;3rUS$xplj*-6NHNHyUy(v#+pYY*3it2yUS={Q#BZd~>SE?S)=dF@`sx}## zhNnt*nVSo(#Vvfy&|CcA|3YtZW1Hcv^w`azr?`c04y4heK~wQ@>`49Urcq)Y!AKkF%r_=VNomLb6Q~bNr;MxX+QB4KDMmdD;Y_tGGFI z6`!(_X5S}toy4K^aB5iBTKwiUT8p27*5U^Zt;HWhYw=Q~%|hX-kvSu&>|7{2LvOJa zdW$~~PbKZU6+5dt2+hmT*%O`ud9;LHKvkn$6+^S}f{OXcv&^%iIbLu6QZ-y#-FYqG#ocqU#Y3r?Mm}E=n@R=9J(tv7us=qm}dFA z3H{t#sz^U~%W6;SHf*?dSJE4(-&S?Fw!=p~;}5=GYP}Rl!|`;C+AAA09IrGq9Di4n z!d|XvnGrbQX>;D)6n*8RKGJ7wRRfx?-TSDox%zueYouUN&7mJv*6~niHF$YPXfh_M zkJYRiv;_V46zymY-q?notkU&VpQ}#7TQup9p78zM^+hp);Mq-7cdH4xC}o zNPHGrjC+T4dFF)QyG{>swa{YxRfSF`nH@!G+#$3Ve|x4AB6|kZq8@e*`C89U+U{$V zLNE11&7ua~#fQ#Nh?S8>c9#BkS3qbmeoW{uwhdi=CZ(Pd#vdQFL2qcFWK{`&5Ohq2 zV16~m3DT)OXLrodXgOJ?FK~3UgshN9##5B6ek7G_pCzACfLQxLEth z)#mvwL))n9r1QUO8+9~j8`X8rC*nJF|4HX4v?{j3$cq)>SK#H(dPlK$(@w6qh&@VA zrc|XQU&J0I?dh}z&vS96@c-7t{BOoj`QME1MEp)Le@J*=0vk`g@KS{_I5A+*Q3AtN z491W}><&Q}28;(L6($YF3zH7h3Z^wo8yE$q2@F2t%J8W%0{C$h;%5#Re8U_IKtHaP z_=nG*Id7Wh?xLx82K#tgO(k^3I1Dj>L`{;!+<1_Jg|uNn%7pcCBZ^21bakeDuouDn z31i^xMYC`9Ouv2Z-Gy_frbaQ{Ke=$q3h`_Y_$iDG!6>}y8neL&qwsMs{W|M5;nw@FjZfj%#>aJOb~+Pp zvJI03`wPPyfL-q=H^Iq&;u*k=uQw;ae-`=3oco&U-12YQ$j>pa!l*YG$LY1Pw! z)`|vqJ&f%0*TCBk{LeVo;@7*=k;ic)14`F0x7EW89_CUw+^ax$B<%h0zi*`Rv0-}* zT*6z7@H{YGG8E6SCT)`Zu+QE#s3+Oat;6>V&@#_#$b1g=>XdzZzJT4W_3tz6YCWH9Q{}^B zyWOR-{X=h^^^a{T>%S&&dR(>YTeW*Zi&vWE4FBoW7pL9%Ictv$v3!1RQO+NOt3Q-F z?#|h@@#sD3g70$7NGK8J0T@(GHhkEqym7G69Ip{xTl)P;lJG8bT>mpQ{0w-u_(65^ zzx{LszxYZ2;YZ;f;^F`BZ}Y>9Jp$u{xn-$tFSy1}VPptK;Wu7m_B=}W(r`~}kFw`! zZO*_ED7}-&&$Y1K@Vmlw3;F-yd`6OwNFXAChy)@Mh)5tJfrtbm5{O73B7ukmA`*y5 zAR>W?1R@fMNFXAChy)@Mh)5tJfrtbm5{O73B7ukmA`*y5AR>W?1R@fMNFXAChy)@M zh)5tJfrtbm5{O73B7ukmA`*y5AR>W?1R@fMNFXAChy)@Mh)5tJfrtbm5{O73B7ukm zA`*y5AR>W?1R@fMNFXAChy)@Mh)5tJfrtbm5{O73B7ukmA`*y5AR>W?1R@fMNFXAC zhy)@Mh)5tJfrtbm5{O73B7ukmA`*y5AR>W?1R@fMNFXAC|NA9?kFtyJU(xqY=sQZp z@nwm5rs6ZS2Vltmf8($I`z$eCKi$?XZdT0?Uzzpqg#F*hY=ozX1pYrJfs*LPzM-Fq zdC24#rT{jX(T14_o6JCbQWv+hLR0Wtcs%$?P-C z0oY^?8|DOTGN%pm18g$C8Rjx3B-&M+Hbli6&T?Xb!0GRz*>WcC^60Bkac4RZoE znbU^(0XCW6409Pa8IwgfcGzSR43i9-OuAt@z$VkpF#TYY$uUd;Y%-$_GZ8kKsfL*e zo6MbtxgR!}rG{Aro6I`HY=BK>vthQwCbP>hdtj5ygH0yKFa@y5j5f?f*kq;}W+rShcN*q?*kqO( zW)*BQ>kP92Hkr+a*$$h`F2n4BO=h2A4!|aJ*f1wxlR0geA7GRD%`lf?lQH1~ykzW# zNq|iz*)Zv_$#gJGH`rwGZOuA-nNobO?!R?&^gX-(_WQp*{Go-6^}bKf!S+(dw!nne z{m+Kv)A*w=i)N2f^YBr{|K;z03TG_44I&p#E1X=!cndhqJw|mL!Yp>{kS09Nl)#(u z=CX^s`9M|e<7u0H=d5WnJ(K4b&79iD(>=3SJ5P^JT|0I0WMy{gnb{*N)6;hDw3*Wi z=S^$pnUFnlNaty@CQq9>b=uU9JvvUFTR3}4&@*@1T}AVXZlCSR>ejnk*Pb^s{{Sj- z`kDCF)(W!^$uYAY+{_jT;Pro!$y_x1P9~eIZ@hu;!g9+Utxe2y%Uu$)WDEhS%$4Hv zW@h?mqlH;|P9lh89*|*SrrpP7X6b#0fLLGu#mY>@ab{*2vVcV&bn3=xxXL%2QrcaQn)iWAS^T*_W z18G{*>C=^#W8`0t6s;X7U#31t%9^Qe7lUTO${T37RD{l={z_Nw1W%}JOvnIViKt7w8P_n1T$t>zleD*Z96A6TK z8%O=fg0aVliegTKWg&q06Tu_ugORmt3L(IM`V-g->#?oOd^;f$Aeu*Y`2cpzO{XLl zl|{wMxmEJAnC$c>EUK#xun=I>9$<9S0cHSLQy!Ih8gU(yi|%AmJ(iPm?zCH3R8K-; zrn2pb(2J;B2n|W)wUm)mpSL)R8Y~EzOhkF}!xk1*pi^cB0J^Y@Kq!Sg>+C5wj2) zC_ni=?3e{Fm|4_Qf{;Zr2(7QC*dp_#TgWL0mFa|rtOhIP6xTv%(Nfe)0TT!%oJ9g# zsbxsKDP_Jq(Zr&*>3|plq&XE9wOt296CidlqP(mF>;#w`MwGt_fD}c5BljYkI|M-1 zi$;ptvJlDX+`aa519v+KiJ9ij0Lfj%kcH5Y%`-0%clV=FMb+r?sxRZy`x^+IeS(}K zo8Ri$Jbee`@*Tys5LzsclDNgpSlst}z@y9sDN&)~9(w@!G8qu6Q7oQEao!f#2||b# zUI`Kjg1lAWv1Xrc0vSb+v=C;jDXKZ&ND2H>23B4Ccgl`A3FP8V%tWT#1|*&!S*?&{ zvJNqk=;D@t4xAPSL?K8Vdjne@j&93fD^=jJX46Z+R+?bMLYT<+ z<2(%=Rb0W1Aos+z`Ck7SYQpMk@*TJKWiIzD(g7Q zk5*JG1ENcUN4>;9YG7gqA46_YK(7is)+~M;IDbtfYavW9@d58(t!Lt&2DwHiJ~SYW zOzbxxjZA!GK+hl3`iprrwvFw6JPT~4NTPVN#qui2pdd1Jp{#ZRwQd7OfYeY)Amr@*Ka_u zSByM~4i2Szk*6U{&(l?o*`-0Q&L9_a1%kyS0Z3-Tv~tP~Y3jfNv`aeHJrMiOn_ zq0^M2?9yEb(`h!9dXZbO=n#0U*&jAA5-SLp3DdF|f1ue?+5$&hiUT?D{E23Y^fA#9 zEi_eHMQ%Ye&7ir#f)?c!1T2IJa$TfaB6mvy?$f=SBM_lq6B$T6*v+IQ-Mfs&*13678` zWHI(n;GUgfZJ41)) zy>h%16_i}~zP&EZSp>%5l zxg}CNa*OOQ6?m-K#zE*L9~J~Ggc;i*YK^4W8FSwCIy!{4(oYy#(e|BLm(Uv&OL-V5 zBrkW~(j0x(I_Y`gm7D`N!Mk4iL3m~70~Gg3X$5*~$!l_YsuB8>)B1vNM^G6y zO2g6MC2xXrG$r)3)KefgbAH(dGn8kfBO=u4ygv=zO%mo_KyL1w;Dz^D38f6L%Xv=* zyw6EpQQ;(SqEj@V=cPx5*XK`(q&r1ux>MAvm!!SI+uFJFV<2yp(jk1w+t&G)0+ix5X`b-5XJTUJ0wFQW zV7tt014PA>#JG*v{Z3MB>J)6g&E%wNXUoH5!CIU(K0q>@_tQgvPW+h)(FH9~%gb*9oos04YzPxE4YKq2O>L^!{2T zP$UQ$^Br!x_4WorGkTCya5PgVbRVjLZ5G9~5E=-rEQKA@-i`!TT~BDm-zc`o+T#n! zDF{8G6MD>yo$}Qb*FtC@^w(3cV;(6sG21KG6MC7))DwDje*>Y{bVB!bLdrWSu7%J* zs3HS)%&->7+QI7yg$6eeIvh(*!O;<&(7^zN`USbwp}Ccx+W0Jxw7Xo?lH?--(7)B$b+bbJZ& zxTFIT0bor{wqGw0k3xV~#*GNArFYAay3!%lDY%ad0Df+kLpCheAeI6zl zb`2jgiP?<#94C(B9_^_xTatl8EXS?s4u~wHz0!b@F=9E8jyO{`|{b~LuWmg z?`vRP6L_rI_ZeV)pkUTQm|#7?o5g|k7rp?wLW3MtlemQs0W#Tu2-cq}MctlaKm_X_ zZUkhi0THaf@Ejo142WQT#fyMUHz0!bd$s~{s{tX_io?3YHi`E{spti{fG?y%6?O0)fybI9)Pm)EMbTLZGnU(4w@ft)_2XU)_t$o76gz(SZHcZ5sv_1t}N%`}|2JIvD&rf0U2*EEnjYH;_|M36fs z2v`Uccg)B@|^*pS-mTF+-PR|!GO@R%QZF! zkRJ^QExY2fmOzaEG9Y5d0F2h~Pa7CL$GekTi1BBE$C}wYqf~woteFYZauk2D{cMU9 z)eKXuVV)+;)yQ@T&^oGxZw zw&v1W5!y}6ylgJ1T6nvQnU^h5%7hRkZx1nRv$>^yf{mWeImeK0lJu1b?WNCA+{mq% z0hySYL}npC^Wn45wM*XsG1_GB($k4S?e1<8vuFL@IH=v*-^%P=b$}Su?jt}q9Uum^ zN3nZk@2&&HpmtD^nZ1V&5QExijDz-`I)FN=n3Fi$viH&f)KA46CO~f;K;2Z#ClYA% z(E-#;#Z0~k8hv#Dby6`adRmyhpAMitD&|4V{OtX80CiC@S6>0f4LX4Oniw+yd^$jE z4aK;yGn}mhsHef;YR|k8au9>7UG3b=7+mc+gv3mLNe7>~BqUH?J4l?K&Yb z7Z75bqXQbnc83mV6x&=K&?vTfI-pT(cj|yfvCY>3jbgh?2Q-T9ZXM7lwgoz%QEd0< zfJU+1s{VSH&&3X)S(8acBI!TZku>B!IVy5ZOq3{-yq%4F6 zv2A<7RWG*fX4YvN9ndJY9Xg;Yvl9ndJYw{<|h*tYJ29CWe0vymhy#P+T( zwma_O%>H+hl!eeBwzDS^>&5o1F8{{b_MHxB6x;VYpiyi;=zvDC{ip*P#r7{9&?vT_ zbU>rn&gpp@ljcUT8I$IEv4t-|4!YPb z9wrG2v59FiGtGVxJ=A5Al$p>h7B>b9$=-^Wz!68=?)ElZ?CWr%7gvb`5qnz$BBmF# z6K`*CK$;NFtx1TLVL%$THSHaAh*%@V{e%q!dq)F@_D|yO=n76c=@1k8YRnlVdpds$ ze27um-kCedEx6AVc&u5Ax6oI25zJZ$6Rh9J?@p>`eVma%BkMOA5W)J+Ca5#x4TzW- zZR!qs6AXx$869QlTqhb3ni<834Bu=(8Z&&00TCG%nVF`fJTteMsp>`W6GvJhsh$-ac=B-dx}VPnEZ)i_RM<`Dxz^*Bys=1~Je z6Xz!B3|+DEWIp+l@B0!$a}i}`eLre|gi z-%1%1Wwln|v1X@nughL6*tZa7EVu9AFHmL#Ieib8o5dEiNOGq!^U*5?}$MzWZ>wGn(QC&IY?EPLVW2MH6UUpJGljL6aymmr|-jYtG$T5jf&jj|RD^ z#s+GA1uvAgG?1Gn-9~PagXzWw>f*MjH@6A`7Q#dh?vzG(>g&y2I(Pc+#IXgyz1x6@ z?%=g=0a>6!BpSx_?%-YnM>GOa+wM0YG)%eF+@Z|=fB_N3ar-Q=zEFplgtU%Sqw8Lz zLoCMX(LPU_56*PiESBDE$jlOf$C{1)8IhI>_AP{oMzCMnMVZmtrct3pRlWKVitc~` z(NCl#`-jpO4GDZEJwk3Ft4wA<3|jCv!9!>sgVAg)mXx7o{>vQjDaRjq(;1 zO62mY0ing6-WS&ykor1tLE6)hB$LOJTjY|u7aGA z%$^{NhGeJtL)`N2z;)^naRNzsij!NU)#u42f7*~hqQGO#zMy8~79=f%i3Bp_*WrlU zcM-Ympp%n?7;nL;sJ){O;Uq@a*fAPLbps;Cp!r#76P=A%Gv@7!a{$7fj4GAjV0YeU^MPDC%|MPWjsgCguw~)~x3n zsD^imWX*(WDZ*duX!|lbwH4OmbZ%f@E*D}MfP9M8t9^xBg6S=tX3)8TeWm<4rfrf} zaW+pz(_1CmFj1iMiu-;?E*_KrDZCD`TDLzgcM$91IA=i}LZ6Udz(7n(Y&!a|ua>)r zP^WVUg|3n3VsN4piNr#PYOQ=oc$38v+g>aOBnoZeyu|`G*2(vy8>a>MQ`qOUua_61 zzmvS_Vohy-Qtm4#w{~t=iMI5V{EG-}>#V|EMSF=n4IO~w?cfYtK|-bSF5%4-ha2`X z8Jk}S?c$_;5_`G)5L%Yx?IsR4>>K1lLAjUn9WS!KQ9dO?`#I<0=)?ZB+(U#8aQ=-# zpOMF)21{O_GYxlX?3?8M!kgo)!lr@!S$UdBDA#%SG%)#`+z!Phc?UT=5c2c#Y2ht! z#DOLI*oUOyQwMW#fO2Pba%+gVz!JY=l*OHi+PEl%r*pn>){ex4>F5Z zVxE5s-sHbckyy+N9TAH9k^IwJh_Q7#0#H4eY3OKpw^1})6M*xTj^yljpNTn~>k*~J zsIbIbj?R5rgVNjI0o;Y0pp-Ic26JTTWKGEzFgvaHDajLpKs3Va$pfZ0`Wz{f7BELw zpP-Qd2^>dywh;b?17zF|YT+3pv2;hzAUvl!~JAs+4`#h}W zGZ$p0aL3?ukW2mx_V66}Fr1^2y#sJo)%PAcCQk6?moO_!&rJgzm+r6?VZG z>jqqr$Cj*R*`rUPP`q=P<8=c&Wzt;cc*8(WnRGXE{7v^L$;&H2=gmo?cG;85JA(7KbYD!$q{-8n zv9I&7aI1pXn)N!Uvu|*Lm&*AD9m5>Gey##{oVMbrkV@$+ft2 z<2c-3_|%k1GePA`ok~u!t8)|PIHt!dNIr!#BFFI@lqwo>@|WL(%2(NtkK`SlJe2r6 z^??W*mz+EV)#x-eImtUQxesn2JI?4-rm|E{E{c~X{wUvRTam#ufCfzl@;w41X>Da4#-g!XdQbb&WtIw?Z?IX9u}a1537 zp1|kq>?RtRRafjr!)egWh$BC`;wGZ#(8 zu|O&o$m5*UNF4V|)G%c4e#zMhC;W~FB&zeW_kiTwc_%XQkn}syW$y{IlVPlIJR;o$ z`N-ZXv(q#T_>W4w6Zvt^J<+rSQpFY11-Nu-CU>HVYP()O)$m_aKEeyig!G0$eINg+ zd>D$Ds^c}N1WGede-udMp<3FA1S)X=h<=)Co@lG+7={3INWC9j{!61!5-s_DF{wKzR~c>SDi*K=m*pTBUDG8Z#wi|@>CP*|g z5t;kfgX@V#Ihvd^zd`8D0+Z$)-{V@K;}(hfcpC8MKLyq&8FgTg^K}|m0@7avso~DP zol!#yrA0U%byl6L{KQ7=axL8k??Q8`enG5qo89AiaOZ$i!cSV|&@kA4WT61dYqUxdwRluESqQ>5uQ%kF_=$8ciTm0Lo zmc^oxiPR<5W+ZN2JFZI9p>f_u!dbJUP8ukDQFqLjS=!M|)Wjb9|;X16K&OWfc7 zD4^)Ks1y2r0eq$3EtoYZ7Dp4@qRwh##VzW$un8e6v*0!<58~gfJb{0UvI+lIZuxM3!i%Owmy(0|6<2y;7J@72RoEcpLns$D0Yb?Mn(^=GfznXuOaxP*A<0dc zNtXFmggYzVv@%)0QA!mf^rXV%DDFlO-E}Ilo0uHUDKR>LYmb7F<2i{G2XM^VyU463 zX72YPB{uOfTx?QGa8C=@b%?y}1pdf~q9g%_;V}~=eGD$Dc(72r54#fWgLgA2Ra)Gg z2s39;Ovk0q5JH{NCNL$nmL3zKigRu*z-^`b1Q!X;CkL3B)Lx>Jqou=EY~@NF#IjZL zx}721nvyyh-X!NNTo9BpCAtnzM|l&i5|gqdJwq*6)GvjI-0c9^f7)&IZ zO7Y*CzkvU=QwU|&`?hdB>yk=rD)t!|gq0t$VBpHI)1ar~`L6o@qL3L$=m zxg%3DHlR`|?H-^@_(S#rQAzn6)rVPYOTmHYFK6U-0pe=9hLv%{KTvIX#v&^`QpSh7 z!M>dFSrUAvjQd7|pgChlZ?I*_Shxz9sCMt*Vv?Th(npBSZOf?EKD!xBRvGsxXC5VG zFvETP4=_pVq7-7wBuiPJ&RJLGaTjOZnDvoY>NEJ``*un^M&{NxTl;Q<7G zrVftzsPR~pFzZ^(Gjzs3PQ}_>sdN+L^9EoOUKtdkcM;YFm+SL(biY7ZODK1wBMoIa z{w3vE{L9Ll_%|s<%N4Z9UC5h7Y10Z^DmUO?QO4rGiE>*O?&~SR-Z&jr&cJO~uHrvh zX^z`)F-j)>n<{zucPLsP3*JP$0C$}7F8X06PmO7-X zKcYe^cQ3;jLZ4>3!cDQ56+C7OWm`-yH-%T_Vx*$!ZS1olL)A27U_u^kx2K`Dj zi?0yP6?o2NQPj`yaD}D!e-Nu*=?Q)gv7IYWcce9(>I60Cd$z(`%)cX^(VTA#qt>rC zyb4Qi^DAE2NZWY^YL0Vn9B^MXx)|nsO0WrfJSIwlzmPop{vf*v!{J9^* zC>ed1(>Wy*xsNhBy5`PX??9+sqQazJaV5zyMxxT8DO0OQkU@t;ja2fsch(Mq9Vbx% zNZt%|cRp-lm`PB!Wst!}IE=BlBY*i5^juF%oL=fogjp(DFlzKIeHiO>YYkk_NYqDC zf7BWMI^QJv^*Qi%+J!R={;Wi(Tj9?{C(3rfSbH$m1rN^tA^5LG5X<^Uf5v7b3^P&2 zw@aOX()DY=65;Q92#(Hhu&l*!Jq;I;;_pZWg!TkrDus3%)0eTsa1odMh}3-^{QSo5 zw~{rsM}0`oh47CBTF;emyg-hp;E>Rz_k13XiE#9K1rB-5vV}e0hNC@t+1}U&V^S~R z><0ujk@Y+b$Ajdkg5yOv`uqzHTAx9Tj0bp8Pq23hu%2{fO@Bg*{{8xB_ry zC*Ti;83^QFDI$2)!mM&+3RgT>KN#MDcPC0O0hWo@&-x7l)G>gu{(OYIX4OJK+5?gz zAj63~0?hKbb%ZfeQidbW0OAdEIEK<^d@2`wjR3X21h}5B+X2p84BV$-zWz79mH~=K zJ;c|i^?dCRd~E>qdcJVu@W1n=3vCn70>s#K{xoDPn5!V>2zWhnKM`|SkFq~t?g#Sq zLaPGwEDV^tjVKABQLXKV>o0#|ZYv=FRcKixv>m{r^!TlO0IInzI8f|SA8qPO(6 z08{%Hzb-&9D#bdzrPqg`QnW;%s1y@u)`afhno6;bS~@`*Dn-eEXzBE-*M+H*pNnpr zQyun;u3F{PRr^K1oWrL=D(YBVMdg|pH&q(>_(1+U5>Q=_KsbZMNT$-4Zj2#cXoC?*3&d+!KYHvE03XAj-2`?tpA)bBboe zL&*)yItBQP{Qy-rJdX(Jf{Pqgu$sYXaf9Ir(?Lc!Vt9&YW}-5Pzw`@O#c7N2yB~7n zol(v6M4s=aEc4-mX_mql(ByUl5C+pMh2L`oaXx}Kk7gs(dO`KAdHLq3l0}iYH;IbKQbSTkFsQrJqd+#tSifwJYt9Ezq znoaMS*|Ue)vw?vjii(mI6eTAG1p!4A3>ZMf0D_ovjsz28#6(g=FruiaC}NIBkC?#h z(PKDz@TlMWuBz@maPD`1=efVX?#J`Yrs}O#tJYdoU0vO^R&^sJ!H(l8AUsm3Z+}aB z{7ZFL`zbYerS|xTf?4CW$G>WhK=tg8%Hv^ zvsh+B*Z+GIIhN!gc2VRFL&yD|N3lRl=y=0;aerT2k_^NIa1^N--C6!abT`W5;AIOsbZz62)z-w^aowIt{}-SZA=JP}=` zFhzOkQFuY-m9@n~`?RvxM;UK=*_8;^Jgw{~q|Yq-8-C9+7Xm?4JJQNb!>=~o@tZPx z;@3AV@Ee%lK@*x0NTPZIqdhfn?0pNH;PMARU?aP?|LdB3*7K0Ix8MkghbZ z0?(NjkghV#falF=NLQO#kgc()LAu6tz;D3}!Edb@jNhVp62DE%PoQsV=7U2sMESai z_C_ZSfM4Lw>|#aNBiw|cYj!?O^jE;7C_K(a|}l@yI^b1%W=cn>`EdVqi%YTdq^@g zHS`QN#Ta$7moSnT^$NzQn_-qS9w2agQf9~kkXp{evDNE1?_)VLM&0a7W+BPIdGb5> zzk)I9=9mVYvqz(ArwCwU)WLbuKgdpGo{HO(<9wXu%oufZJeh?g1Lte&F$YvIM%`Q| zjBJcL7+nKrbI0h0kV#Q~zGcK1b#o)@h9oQ3X3-P)zk)I9W-%{R8>3#q7@bqi&W9U}Lr_wYld5iX>{T*q2F>?g0|n z7NbBBl*M73{f6hg(ESoMmF zX)9Jsp~LHN#HgEAB1lL|=zXO+8;Lw))Xh~5^=6E^xw?VgdB&)lIS!$NV4gARX0AiT zBM7#+LfxJSagExUX|c_mM%`Q|&4#3e5Q|lSHAJ2<>Sl>!N6)uBW7N%3htT+W z#;BWR4q;#C8KZ9Qb%?cuGK&;mKRZh-R}UmY+%I%q4P(^J3TZYZC4_iZAwuhSrgdwHkJTL* zC3ar3miWXWB_Td_NJ)rI4vB^MP;~}JJ5)bYk0(NW?u1~By7@wy4M_FQ|AZ5t#@G5PxdIb`B2HBc&E!VvD8LUR| zv3?U}R>TU8x89CtrO+EO*VJ#rv$<}MGRw22{wm?w z%JF23x@j#8LQ;ZVXFZ1O7}{&PY{RaTJ~?66Rrh3C)b8fkF-F~V7X~3I!LGl)gX|a! zYzA0%Hbxy9_tVcM>;~zJ6Ly0gJI1J+A;KUeCD`q+e8knlvF)ivJ=Ne#) zx;b80hNQ$GI$JMf1B_8O=jhUe%IWhg{cOVSJbh8Z?tG#1Y8az#E)WJGDXTh|*_x5c z1;(hGIeIv5a=7*jj8Qjp_1%(H1;(hGd0Jt*#|z8?W7N$xdN0YQ3XD-V*Xl1M>lYZK zZmx3yOksgB>gIag8IvY9TMKm5GB@ZCusYDK%L$O7MxIkYsbBl(fJxXf|j8QkY>W3v;DA3o; z+@=v5h|<~uW7N&dlgEQjn2vJXBzQ7oDvqZlp*&Xca zj6vhFI>SR#5=Abd{P9xp5GF!Q8Wfs2z zI=siW?pm28tS0VSnftC~lI~hj4Ig5xyH?b3Avw`sAnME{#v9$WqOIJu;+%EYigVUo zE6$0#R@8No@SwZa0HmUx_<00>Zs}{?wW3`Il%r9)YeieRYeieRYen4rhCtR`E85Ck zE85CkE85CkE85CkE85CkE85mwE86P{%0hRoXm2KA0CCrfhA~Ia0CCrf_Ms}sT6e8z zq|L$yCE{buO`sJW6L+m>{3bFM%T8dDjOnfwZRM^N9rl%!S$D1Ia9YN>YmsNP1wZ_A z%&{J=@VwYvE1Iz*a^kKP&18~o&|NF~FWt4GRhL!bWfI)Aq6Zx{-L;~I?po2qvC-+S z6+JRqy1=??MUUE?b=Qg>)6$}K*NV1s*NWECD6zX%^laNI=B&F`v~Gmtth-jUeum_% zyH@n#)snOBTG7k41?#RAy<%my?po1S?po0s*GfI>t`)s`m*lLwR`ibLV%@c(t=zSu z_m|1_V%@c(jf-KQ*j+37WM}j^+)Bh|>k z3xn=j1-fg&_n%{)?pg)9Yenbi3E)k4tpeS(q6_uYFdf~s3Ut?sF4D(HxwvZ;S>)Wc zm@fJp?bcmuFXS8ak7Ql{)C=j3_-&~k#$e!ZY(PpV?#lgzi1j#1OGIeuGypPBbL7dj z3h{=6^1(QdDWC3IQ47@>myLDTidw7RQC^TqqOGKH1sCY96(#Ok1-fe?GR_VSx@*x0 zMW39lyH?a&4Zyf5&|NF)BWbdsyH?cKWy1p9wW5CNCwsz7%w_<69oRO{8M zKzFU^SeJiB73i)NHE`F8IL0WA*sthGp3+DjZLxf1oG*A)-$&E*Uy(1+T`QU)X?7Fc zwW68&8x+x9E8;B2jPR*L7!fq$Rpav2-$w_?r7rGT(Q%r6DDGMa!C`y0<(+Y1NR5)a z7NK^ESGo*c458hSF8T|hay!Ks?Su2pdvDPwo7MIyyY{BG^86`2|= zneivmP|`dy0g=Sx=x$`Tw;o5s3pA-$a2`inP{O&@c^r+EQd4jqN1M<-XHVyG#KyTa zbsk6aB-^CmJdSL(X~B6M@m(yJrq1JtY9f>YMP+fKcP-&W=L z*~;UHV*W=SN83Yz{|}F&9p1p(Nj03pAFF5%GlPH`fft*;`5f;ZG^Du{b6mjEXeHX7 zgoNwu^rX0YWskF1JBNDka-oe?yC8LagkycxXC(T9Z~WySw&v8&Al^y#W4>hPs1ZAz zK%%e6TaDa#WYd@!*}r$3f-Kkm9S=d`P9!?T#hn>n`!L(YUZy${t*h4+-zdlb*jUF} zY`I8dZ?LfqAh*rEX`A!9sWohUnbbTO&nx%f?^lqiUd6cTz3hitJSKFVIS>W+ZA7OH zVD?RVscb5OgdM*DR)r^wPH{o!UxBm*f}KTH zm=EHcSs|Yi;vOW9K_T8-h(X^$osaj{>WZ!U>jbp2)2uPTucRH&UweFv%vBtrY9#7B zilL%TQbW)N4M?*;kkpys>MSMEOpYNnva2vSnG6nL(>>Lbb#SUYT%C`HOR_l|sA>h- zcjFIVAKnTwbwtOG$li*=-I?#a8*)z~*Lffk8}wn2=+)_OHUFlX^GB$z}j|N>dwCqmcIcrCG2RRcK&aWo?5h&orpA-c`AYRRUCD zAKEIRRI!{JS+argW+vy+l#pQ~lfnoYHZny3FTW!OB6ex;SZmLce&}Gk3-~=%a{s1d zl-|Aff42*m{x5a`|BJ1^^u8y7<^O%_&)BWMOF$Iz_8?n*rqg63gPRF1;tx}$O~0~U zpCkVtZ~B!DpO35df5E1o?Du7Q-auuO{l3hobMb8S|JZ(Cqxw{%A*uu3%tady#75&@ zs+WCf7u|XYvU{r`lJ%p9#vwaQO1XTEcEnh1G+c^Pt4K%~fSv$C9n zk`<+_xhMHaalW^$OHNV_S5uZ%K0tv-D?HVCIqr5=?MyaGm2-^JJI=KfT#Ix_KuVsB zOWoFxRRRMh!r{GaDWXVit)klPTDz}T)9aNAN*r)s?0ly}}y_w}eHFKMG)NQ8G? zcqflDjmVi~;5=wg{4cNhqal_N7H8bwiUy8P7!7U1B;WQ%ds#*o!JyIJtQ(LlM4TeI zjlBu~=li2KqXUJTygkmJitdTVS@v#EB02!OY);ODr!gt)$6NMY$YBDRg(L&#Q$NH1 zHTw)7>P4qnMsk`NLO2Z7O9tQ(T7%8xGJnYV@)a07_0V4v7C zeDZG)xY7cQpw53l;3^9+fI5E(x-`1l0*s%|e@=?o7GM;A{_h0lSb*`=`QHf4wE&~~ z^8pqS(L4+AWQ%+Sfom+lDF1wsz_k`&kbiy)f$J>5LqPJwXq)RTz+m$HCicY*7LdKe z?+DDd0FSiGAHXU%T7W0o<+qSxfdzPQ01a~s*B$vC4n@hWQc@`;)qZr@G?Z8i-`tqS zo_XX%#O%_Lw$~Pt-t$M|s*Ua-n~*iY^Yt6?N;}_uf8cM})_C$yeh&g~T0o3Fkic6O z5MzIf_w>=*77$~%d<4Kd77$~9&YpeO0%Gjp<^~_c;5nI?D3@d zs|Cc^_s#+Efd$0azdZwBqXop+8t%i@VU(k@&*k6*~^RF9=x?hn^$QlJds#QE0xmK)Q zRJJ{uyH?EI#38hIt=PM%L*#e>F?chF(BidX@j8dl^FuA<_w3NVC`>(g}@7v&13N35|&?b%=CA z3nI%LBAu{3k$W8?ov;ADjW}P)UcJ%@cN1Ce5b1;!MDBNpbi(6ARyagD;dvqtI7B+( z4I(QY5_iHwsy8il9q$JZ+p?q+7OJTzvz_pu`X@U?u7pR$y0#M@lR92yEf*H6g;~g2 z=!CD-J$Q9i`!w%gUt88GF>sDE<~L3dG4PM1`PR{h@rtDRo1+oqy+E4p9E}*JC278Q zG-8-nN%MC{BT8>injahum9BkfX?}GyT;|k%Lz;g&8lEguJCrnA9F45BFy(xy*27ZP(7&lOX>^%p z{v~u?;9bn?ZU>xf&@(Y5+`TzYsP9?9`1*Xf@y2(Y^y z&Ek#odVLB+#aqE>)8CQ3L0<-u@K(?(e;YzFBa2)FpHbGP11DqAFkioqGFj^`jR|l9 z`2wUv0@W(pX+8dzTV1yEC336d3FO%>50ZvuRVus3PxwF26UeiBl1AAR$Wgmj9xsUH z_L=R&EpwErIXKhG1$vj+$xarmMbV-8Lj9oU*lc1cziv7XNp z$g>BrZb&jPnsg!l&+`QG>||l&{3cZP=sQ`P_mk|DW0@32$6ASa0(o{S>xLu)qsv~w z|9PH3p1pi)MwkALwT01@tC$oxLu)qkC)d-Z{?`$g}rt&1l)KD6x$0 z|07|v!ZP9s=KG@dWbh>svE=_3VVvn}eAYiQck|cmjF$ZPpD*R^?}Z zs?32APax0!Tw0#wc>;O%9~O|+AWtCA{$c^n7$n*}(dz%x4gV@I@a_5S_pMBG0}WKST^{z(Z#k`?@Hty+gfEl(iNHe63N z;|b*1t=3aKfjqm_dWt8IXSZ5UeX=j!9B;Lr;tAy0t=3aKfjrxAJ%#tr*@F5Ka>(?M zZK--QEq1mmD6f(ykY`(qupucSdM|Y@_8Dq<0(o{1H`~Y!P%OEpL*xc1rtIwynV)$A zdA5&3WPTRw_H~Hd0L8rh93nSBo|hZ# zBqc;YRP9|2(Rl)S_AtjzMCS?Q*~1+oqVoju>_mr%=sbZudxS$o^gC|{a->54Jq2MO*`pmIw;!HBo}J_nx&812^6X@X$i15DU58{-M&*%KThw=teTo;}eaJaM!c zPaw}ua|qpWYk2~BcDh64R>u>_vsgrl?sBW+3FKM3l=2l%EUe`T!9Zw+7z9$SqQi9#*>SH9D@dWbh7Y(GV zwikNEaC~|*$UkclPpdk zk9Y!kwo=pMK(}rb(XTF>)3}Es8$~>UJX@uA!|cGt1WzE(=Jn5#t&MmBdA3?F$B@G& zV#E{3vyJsB=wrCdM0CQ-*6901g*LK?$rkkUQrb-xG1*#OfMIm&?y`u<7WGk*-6f(= zUbcx|B4X?s@dWa0Q(X-c>DE2$8f65ul|>A~{Asd~KvSGRo^7U!AQY#z@>VARt@CH% zw|VIdvWgCe^D?7TTg5acE9ul$X`R}t{ffID2Ym~kK~{0k946`1R*>^15j(Zj^9-_z#W$lMacZkr!fN8wR&n2vOwy?>S91~=wv;o-avi5( zU#^~B6}iq#qVHS5sVx^fwbkS)8kEg)_)t)6F)t6r(4c<^~Zu%bZp_Zwr7y##&g%tT6O}HWK5^FT>bt^cvv;xQ?%AIhh1R;ho@bEd*0rc(u1!79 zAj_>EAi4JSJcBIv;vtgj(28e}#x6UK>@2HI<@5zr?!Yr zZMnfZRnO9H5uMs{iBnrdr?%YQy0Mh@is;mq+eh1(pie}nwp`-W7SX9KH^P+;iRjdp z8>yR0-C+@(+H#3gTSTX}+!#?7CXMLSmYbzt6d}h(yhw7VYhD<1YK!R9mODdp%+skY zqElP$9K92G)2S_@Q(NvrJsb9+Q(Hu*w%kR!r4*3Ul8Xp<$TL6&Q+HlRF`>9?(#g$5!G=z4xjvF68#=Y+`nqfw(Wx!hPaOoIaHI9gnP`n_PTIn&xdZhm^iD*lwp`-W z7SX9Kcd+Y6KcZ7xZoE+P)c~E^auYP?cwEvEo!WAVQ(Hu*w%nomTxoMeM5nggVftN2 z4rkGbPHnlvwY{(=MRaP*O?254B09C@j&Rvo5uMs{N9u`?P<93B)RsF+PnZ0~Dxyuy*N)^$mEjPvGSF4ClZMkDz{uvd~sV&#Q zsjZx2jM9kxik{>tjpT8bD9g`_^98T)eQugwf_y}$w%iO!vzzGDmYb;`Ly?A4TRCSr zW`s|jSKbZA<5lDG#qV7>$TP@te`roD;l@?z$!R z^#5n)j*n>D;m4&B>(u@6H_y zKD(SG|9g( zjCXe09FBC#9ESJTzPTMVfoX@=f}!~oZ=%y?5$YN<7wIz74|v8Lj^9S+T)sLqXQFP_ z+>Ug)=>y6NGakQ{=2ZOVOf@8_GDWnKH=U5KHpB4S*i6E2jadu4V4equTJt>KHW$q@ zyq#=fM&h@r7tk>2d5}lk@xsqPhi>L3Xyuvq=TrKHBK?v0O_?c>&o?iiX5j6#n#yt7 z#hC?-(6#1i$frze@Y3e@v%tY?-;J;9!)i4h<JOJAW(hSQC-8vvJfWhB597ha`xk$ zNXWI-!fQVl45M&&^#_SXGW)tFk<7lC;XOel>zha>q6|nR6H$gZQ8He@Mk;?{>mwBx zlkJ;9);{6EszV#J^f)XS9x7=OD+RC@{zR+_Z|8v^R=ZXJ!Dk>Az>l$``Vf+;is z<=^{oyi%`&qSM)Lq2vmfky-8zdC;wlnU5p`LFn46CyCc50I|&uf~KO{D5Rfbr#3cktK1bgNZt) zZ7l9lTZwzDh&y+y<{_?q1;ZGKZN#;2VqR)kKymG>mTv&_UpMtB29MfFsn0DSzm2kx zV@o^ux^>0AmD*WCCU*tcU5>0kG$Y+HL=-J2adJ+}tr>J=6Gtqr& zfEed|koK6oL#YMTQ=l=vi=y3j2l5#k-s8LN;{xdXWT}n^#z}6s2)Pg)C;#^3??xc& z!Kyb-vYCCXC)hW@J`ik#>TaPefWA+lKCC&2qSpDmngSZRuUbb_eW&`Q;VFy1CTK`) zhKc*#_c98;pT|nT>@hHZ{~9GnBiliYzs1`A2y6S4wf$uFLm;-l8I-m!Ldm~@e1G=E z5VSM`f9kh+U?^SjHOg#POhCa=EKI34S<0?xg!d+0;sWUkzJ=*>gd>f+VgN~K9kI+2 zRFzX&K!paXu2l6c`P?+L!uaTZFQ&q*p^!C)VAoq9+qT5X72w~z3e z8oC$8{_2|{FHThbl+){N>YfmeruZY%$3fmf$QP0v-=?kg`rI`-9Qqxe&cyTr-eWhlhC;T#I`udfPtbxc=m6K`IH)2R;V3{nr8a#)(edrMFM=_M~Wim|B zo}+m(j;{B){2IxVadb<65h{6uc`{B4C*!;Us{P0>^~+x@JN9!xcueVJoS?fxZaLNp z{KJ8+$i>IuqOil3j-_=uN&cGff&4%!UFNC8&g;yrgz5^v$+dj zBWY?X4@-H?Ow%_on#`O#L$A46wqx3BVMgIZ{!ZpTyoT;!#Zi17loUGGm=Z~N!PS#;B{RUmL@8AcD ze~te_0{_DwVK^-17~&y@F0&y4DZzuGZ3-V7-=8G}{(~Q>yfCheW%OLuBOoP@$0ax$ z3a5{FApt4jSvR5^o|x9Lgh06;c7D*uEr8y#VHcXhdSJ=1Kw(!4aR0D^-&hK}36SE} zpqvvF?qVsp>sQfl5-56DfSYU;`d9$F31H8!IflUQmV%xl6_o^fS%8ir70r$Su!pU} z4WNp(Qvmd~6m%1*IO`YyeJlkxdn#5=1kl$~$X-vSA9lhEalAT#8$sCrW9TV|;)DZ8 z5wh=xBO4&F~%fLps2-{PJSJ}m%FjsUd4d~p0|K>YH%2U7c3B~{K#VHU_152b<|!|-asPHpU6&q ziCTsvgUWyKgcz&xpOz6-mQPyY>DMCExk^U1vWO@xpYjS*j)q!SiPpYDsCLy=9POd2 z#a-sAv#DmJrw+RR_~FQyfC4fvO$Y?^7*;lZsO@Fp$LLdPRiez(Lg!UqNeiqM@k3HVnGe;QRAwQ&{v*rI z$TiuFL+N9O$Q5`SX+Cj?TwP5_^QlAdl1ePPQT-zkVw2*LE!Lu&h0d$a&;p-Hvmq%P ztMGT#8t-SU5P!&#qzdazvQy!|)IgM3o&Hp5rscZxK{3lnoA=g zxxsD&^g&2ez07VMDE27Xt-n4aX>yRJYprEB*xBuT+HHt12uTTc`|Axz)C}+Eh4|12 z%x3*iYDNJV>j2(EtEx^$-Ej_yJ8F#PAvjjYgY=b2g9p0?2lJvGFHMA`M1#lak$5{( zbq<#$$2VxPY6{252@RXPfY;WE4xy`x6=J$WVj-sL>ELLEI7$DR2r)zGyy^*@^kz!4 zAt@omCHe~_Y6k2#&=@8fGkPp8%*z}?y=(R(a=Ak&M9rvC!!TPpgv$vl)>RIP z#kyE$@Y2PKb+zV;GTRxmh0d#fk9|8w1PMtAvF_Fjk+5Rjh=}zjFV&?E;efAtm(%JphsbSDy7fMX#G>D&pG`zxuA4F~*Wdj@=T+asSz(0; z8;gDGCPc&bE8k?)XLtl#y1Xv2yXq&6gCg+k|5 zzsTz*ouVKiDIr#~)Ypkvb&g$0tmY0WiPgd(rEyg6kkUA6>5$SmYUPm9IBMgNSoEf; zEZnH9=xtLIsfJjzozQvJ(>aN4C&GrLgy?-z2O}ZlsBh}ot>>eD4k(SI0S<{9?43F@ zX>eewIn&bMAlKj)E*1w%6Co+l;Mmm1NZ4_7V1pLzI2zZmNf}26Iixg>#&09U0jX3~ zto4M{Rf!OXI3X_N)OV;f8NPKpmXL>9Aeu|FPm2p6+eXLFc5Y7u$HtZKwN=VOkB5874R(Ojz?A}ga= zyw5!D5SpoKI;Z$293rFkGtMDv96~dBSShSbb%U%{y{A$~QB~=gr-ja|K7q5}T2Uw@ zCDi*k^En_q9W05DdW`=o<&b%6*i|HI9}0TWTN`73IDYIIZg4D~E`! zq{-F|nyl$R8alOch}dfAs6k%X)*)gnv3Wa(h|4lMwS`{>4^7*t?fnxILAMt=uli?d zw}Xflk`n9kzWz8Qs^ra4Ki@u2m!7cuJ4Bwa?_xI(a0q?R`CQY-KRs!3kl%!9vCUwi z^QvFxupT0f1f&cv#t+&((0>vM+wM5Wv()ZE4q>}&Wvu@RIm^@2cz+Jl(#iza%KN-9 z4iT0CDZ{_v2dy0E_kd@UZRPlXYvqIntyJ-t%y9i_f;>+JPxwD1Lag)8WLn0<^FrrUuc0n4NV6d+A;d<%GkgN9X+E^< z>;tGY@UcTU$xzD={86B`T7K%Mn3e`Mxd#5=CBIo%hNQ%e>mUBvY+wRj_J_attGJ9v z9xi|OZ%^3$>K~D?`=`)()l+yo*dh!bZQ*i-bW)N~qr?Xx=1d*EEppyo@gjsBAIlgEFgZU7(p3Wt$6~S3Q_r&_Wo5q{RHT zQ!q7Qw{sxVWf^ZjytQ-)u1eT-3PvXEIt!gwJ%{62xkRw!ba8<<-N%%fyNU(+!~7vCkRgsPLR^dA_E!2 z(}FE{425fKkr4vn>DUuvwsDbhjo}$VKdj<$@@|na0O6Sdz0h>)LXlyP;aS0@STZ7z zvB<-8!?S~olopE&uME!#`rsCd?<*F0Hgx*(ZpC6op z3l3hAMY$3#2=2uI#MhUL{9-yzg?|*f>(<*BdA4qNQScQyK)3E>cQ;m{Om;UyPizzt zke}*Pctu|vTtO3d2(Jj1!eh^x@XFw6yhct;cvX4c(R|ofqbjBKKc5oIRifJS< z;hdmCN}ZAB2J4)W#Dwz#oVpHTXQXR_3akQYBr)N&!LCy3jC5U4hx=_}r0atposq<% zHw32&u`|;A;E#qzx-t0O8p*5nIhq#)uR?JQmD_?>o5ykKSM$DeIR=7K;!Q*Z+RPG77NL^=zMZp9-H6=r3aj=t=Ix8#*>{+UA zs4NZIOR2NMvf$W;R=78qf*V9KRPGDT7h-3H<-sAMwi_z<2g77AxS_HlxI~CM*rD=3 z&=Y;np;A4A6UfToVGIG-=#k(jxP02N@M!QCysJ)Z^jL64hFNzxtq!gfj?PAp2fN7y z6BXsf))T=ck}bDGV@&{uP1LQhCVMh?t)a=D3R+94GuhKYQLZ0%b*&AWOQ|#2Gr?h4 zUnf`Bvq4cxoyndH8p}v=SJ%4W(}pH{J{T#)_4aalA-J)jjn)TGOX&{QMlS{z$2OYH zakL@$D~3;@Tli|QTRq+d?#riz*Mes-7HUT`{kmL7`B5W=df^)~)@qk<{(Dnw>Q&#u z`_fy1hsqN7lWsK<$tL~*_-$H>`!OB3(Jyg7W*U>#jQc5z53@FR-3jQcV7OlOjD zKV}h89C?eMdy$e0pNCnSg>N8R$G9JJXFrspKkFFxV-}x<0(7T6%-SqrHHrH%_YGo_ zaX*=w*{IT7;(jt6N3{eeI-X}bGYL*D5ciYmV%hq2jQfdmrjBtxaW1N3+)tdVY=O9+ zOxFX2M>Q<)6WWWu#1Fkz-EMPpiTlay`V$*v+)t)wEI#9YGP}jCGVUj{yUm$8#{Fb^ z*<4h|xSz}(Hdk54xS!0PHdkH8xSvdKo2#v3+)t*D%{8lI+)t*j&DDDnXJb@muRU5p z7RLQ#_GXf%WZX|?7;|(nuVdU#W*@4;xSu-4{bWYkEP@##dJYT+t?1aotG97Knep?0 zS<6mfl8hPmlR2ax%#S{*W86>Xu=!GE>KONvIh>Y}xSu9Ic}9!z!#~HoiN73~ma4hL z{bXjmk6az&eljzeWE+h8$(-EJwt;@&=xHu-Kbcj#w?Rl5;(js@I_egP`^h}yh+81; zC-bn)m^#M&WF9$4_(XM#`^h|NbLA}<_mg?dy0})>G43a`+SaSBW86<>?OU4CG^=CW zPv+UT+A>#P$GD%&IJkkso_$GD%&oBK{3vKbiN(*He}e zb&UJTY#aysAV{T-aX*<)HcHvpI>!BEHt~`}+)o|jelnXamm|DZiYeA>EkD$|^;)Rg znmEjVB#HtSwXtzOnVy=(MaKPPcGs4VS7h8zrjLF=1ow-K`$@8<$he;*8x8^*^MvSCMf) znSHdK3HlTn_mkPz5f3Ob?k6+Cl@2K~?k6)+|4Zr)D>CjUGujc4C^GIRGe(q!NsEm8 z$;{GAg?Ma{7fI%HJ+Bpq`}4ZUxSz}!nq!`EKSjpypvbtN%!PUy?8CU9 zBIABC7wINaj<}yD{tFyq?l5bnG4f$`+do^_A*KG2tm~gwh4g*=wo;SO#T{bYKppU8%BKbby~CL6~6Wcs>nSY+H! zrk|P$p&0iQG2vq>b<#F|HFKcuhTbVM?kAJP{S+DZlR4P+qhDm)PiDMOa@ozepUec! zIi4$8#{FatabsXek#RqnL-kJ5=7=KWelmyYM<6WXeu|9y$sDfjg*BX?c=8uT;1+VenVEV4iWv73ah797__)KYdDXal;rq-1 za;evHKFJ)X*@v}^`^lWF*`95AV_c)wYbtR+O?*P_6t8p{x)?%VA>G91#okWwN{a`2 zHPTIdjo*l)YzHKyb$6I`<`2zl$sJ~$`BNV%IXTQan#kGB9cG=q;Am7;N-I65tB=>~ z$OZh76RoqCeh+DFtWSFe|70&CxdocY3%Ot}0PXwZ&W1mw@w4xQo{armC5 zY=YFAWnTUEYT%JTjFRnl9@(G zh-8A7bA|c{HaZg&?91Ki!JgG4{``hN>CnL2S*?Za>PMkIy$q-LX21sy-Q9OY#KbR$ zqUwbaKs76oz)X8eN@p+v=eHw_QP1ls}-y&T0X`e+61iQXuJ+m ztB*x?S3D_q*$1?f@Yh~kwV(PGI9#>6js^5IW{cavp&PuM`*)+a|4Cl=2`FHsuYhR3 zvw9EqRi{bg3(zwZU?MoH=R2Ua7g>1v*C4zKSjRqF7 z)3nS}XK@T1#Ow^(_iXn0y~ytJAX%OFGwQy_Y=)h8KC?UHnPitES$YApmm}ML5wjPr zLe`w%&G5RmX?DvlSUN67Akr*dz%Z)l@lidry$f=wNW z0(CQ**&Uy(?ZuKgKz7G~k<6pW^un;*^DUHo!pw=D>P@mHc*5;9&1EJdv&+S_qLi&d z*4u-w-{o-qW_<#8l2tT}E1!o5ol-Q}oTa`rCAw@;@W1{-^QFoKgbM+4B>YeI& z3JdJ#P@R8wK>zO4zH=-qeh$_7cL((EPEF>V7SO5NuN{MAxCB4`gZyDCcnEC$Hpeml zEc5i~_B&mKWJsI(AMuB&fR5dMuUnC{-rR>0?6p0V{g1r4g?#v5N&dgUo11C{KjVX( zVb8~?vAA^agH$-`1^xfDOLzIs>}|Moe+&~~`Rrw1#19nz5dZlE{(t`n>%H&-MOfqQ zJbYuqc^}J}-(gMfOJ+XFzxWmeKSkqTE z)SKU7O<&zWZ}|>udX7Wr$syliP0w`*JvnHbE7Z>5C`aCq zmbhQ&>~~nxE2LSUln~-sRfBbgd;&H7oMTrKVx2=uLOkz~k`OOABo^Ws)dL)@C02(G&akeh?PQTzr&i&34@T7{;~K0 z&lY+P67n6^bp19wo9mV2Bhy?^kXG zCT7=FKbx@Y=GgH&tm*E;z$Ycx_1B${kngaj2UvFTcUaT?^nMAuLAsi0k#4YK$M3MF zhX@0olwh~NK8x)5z0C9h+prs>Z%f!6s3#`u#yNKU4r}@#Vc?Sz>?Z4v$d2D(O&?>~ zmA=E8o??;sJFMwRnj4?inp5?Pq=DmH1N;ta`gmdKlM;jIY~2wF`3`IP99^1FIYpeM zxjAOpou~6mi~8pao&64L`T}9#ld`Hqdba)nn?v#)*7O|x7u;HL?aOyq({nW*{*krc zVNK7|S4h@=hc$hTep|BkJFMwzH6j8*Y`?>rz78XkS^FK<^!562DYf5WP2ZsRm4@th zSkv=$b4;3eyCvUYP2Z?TOR4=1YkGmU+k^Hytm&KdZn)s_!c@M)n!Z{8gcTEZgXKG{ z>09&~DYf5WP2Z{q;7YDx6v)Pqv{9oF zzr&ioQ%9na{SIsTE?t4%!pm{_4r}^uos&}g9oF1C3&-(gKJ*5xoh zwvOdHtm!3sykzkmRxSxO7|FT~?iTDDpTK|rBj09CFV%;GkMI~2^T7Ig7gi_mAN)w= z^Ww^l5Mjc41f=AqxTFG3IxHa|B@e|V*!#YlB?P48wYUT?lAdA-fpXt;UXC|&vd%PJ zk!%}FZL;SNNk|r zdA73LbxfsN2`k85$K-^}t6^ZDsZunHPs%Fa3{^W+;U>nwKC`#uCfYHu&kS=2qq~X> z>@)jV#A?TQIfR~DONuLNwQq)~Vc=+m7^&W+K+;Y72_3#R!%Cy1S)Y^;;%N0oBE)3J zPK01!pE<@M6e7>SJ~PE3^ykYnu+L1jh(yO(L636?AKmgI=<%*rEa*|{=S0vG)p({w z&}l;F)iAKnOc&97QbN$n)#-Q_n`dC3xx%uOc)2_S`^;6Y0mjSa8Q5oLJ48fhV4s=m z5IRU&(dSu2M9(v@&s^(hC^{Z`%w_6kv}!GSy$YEYL2nQ`_*rs7nJ=RGq=cXksG)dK zYXx0t*;zpu*k>Me4Tzu&>@yELM6AxhKJ$n}r0W^jXC8HkSe=1=X0<~^83y*5Cmh0= z&nmOVA+a(m)D%c&m3d0tmnieJ(0Mfs>@#ace4mt1=0o)|m08HH|H!fvzsfuV`^?7< zkt>jaedZH~$koNbKJ%$VaH|)KZdBhVLTpl}Gc6X~EOcHC1N+Qp(yUL)DrJ6GbiT4e z{9zv%us=a|%KS_9Mw!*=Pojs`sAd^ zLAoc?VzxVP z=?;m7n5w6Oqc!wN`kxd?guqFLyph!~u+PktW_?mZh)eV*NE8{^XD)T@_~c$>V4u0n zA=JCbz&>-iLnuU%fqmu*hj2NO7qPB#NG#UH+Q+Vf73*q!CPfsnW(%EH!@xc>M+EUn z39;_hHz8rgy2r6AiM7ZfC9xJeM8slXpIPD%5sQI+W~oEu^$P?0%rb|_ZBInM&mpns zcj+~W=*x9urbYDoh0d#CV4qnb!uq6y=r8JWY>mh`+Tgf}^|}*k zTU))V>3VJ(e9bk;z&`W3G~tsH4SuTUB4NkTrUotAakRN%lQNDzb4Y0%ec_N;>rXUy zcdQU!>b^{i)?W#oSHr+Q^R+bVlM+Jwp?839pY5vv5bODk58dM*(w6gsblfqf>Oq98sgAy%{0=0vPI$F3w+bBC0~YT=O5II4F@ zX&kk5NNF6ka!6?$wQ)!+dec<8X)Jo%)Oe~P7HubVUJV2L%yuHIPfCd1C$&EkGLHJD zN^i4dKI-Ry(l{F6khsC#saZ*b15>q3OM`=4gAD95gQW?dlxT2l>U|{aI6AOFi*_81 zYuKcWqk|k$8b{-|5#oTaT{Niir`0^XJDUsP~rsbHbkC*edZyD$YPd(edb|@a50-_V4r!^ zBJzxxXP}#T%+c^cJI}yAv)UoDGGbt#dE6m1Q=Xx3<_U+$sAXWES>q6z$*b08Wol>0 zYSnuxbtqMpo_Sj6yc!1fnYE&jPfDowaq7!Ny-yrFStByY%zWyQl6spQLiLIa>@%Ak z!i|<90{hHo4q&XB)%OdBl=S`5A)>En_q9W05FkLweB*#vxsOtfTExozE!CTfigMox zomcZImHS@Q@kt5gvVIRF@{F=G6|%Rim3_$2Ci2H6>~elHriERV(0Mfs>@#^`Ae3NN z?|)2o4D2&49XqiV1N%%Xhls7D$<_^;EHbdqv~h^oih+HmtwY3EV)J$mk-$E5Y70MA zAM4%TpOOf=z0i3z4D2&Ih-gBIb$MTZG^)r4R82qsE!;cYXFuf$yT3!^37dg^W`IK^ z^bOB7ef*h8lY{(fro}dch0d#CV4oQxjfAB1&&3bgJAjB-btj`^*e!BqXJOD1OlHh5q8C-HZOM-HZRN-AlG<_X2-I((YycF-(iT zm%DZu*k`VgMnY2h@8SpT-s}%-1$`M|V{WlLC9p5gz&>-EYlV+`MP4_zJAi?GdB)V4 zg%06^SdoE!<_?S4z&>=vP5#kn!kXkR|C2pEb>gmYsb7l?Fa`2qzg1xDWi{NLVdD^?y$q*yI{uV4vA6EQJy`u7CKavH^xO znP0?PMI{eOKl=+3cE9=)m=<~eDRf>91N+PtVIY)XXMz_Jc4dJq>JoP8;Om54CRmoR zYb11D4Fmg3Bn*5~Lj5K|ZJSuSrh#1NHn0!M7K7bTW|gfA{*|z6E_7ZE1N%%1Vc?Sz z^V?3r(Fwbq1KB9Efqj^TIs}&_>^cQ|GcC$?7CNtnfqkZnFz`tUW%~pVk{tv4Okb<4 z4eY~%dGFxegkAq&e!^~mQI-r?pC3%e)dDx@f?Np~1ovP( zad(D+edfYoC3Ht%pKR8ci-Jw)0152lX3c#llg*kCamh&g1mvfNfqmxU;3Ar^gSjHO zYrEKlR|c!`8aXlHRe{3$sKkU<2NydNGWyZX4o<;CF^wc9oD&#P)EQ}R@RT!>m~dW@ zl~QMdxB04t*|HIb!s4Nb4Y-oig!L7~;qS(@)T|+A@3yx}Ng?ob|af3*P z%6-8R4Xv;|I8fAfL*@QpkPHSlR8|C&g}8$qDh~u*(f1rGH4N-CD}xmn0; zfqmw6xsDn$u+O|9W334T`^=kSQ?G`BedeuT3k+QDmv#1cbbB#n+io(JHQZ!;7akgA z-Q^ym`Fgs7E>vZ^3XtNPXK{BcbDNC(_+Ld~4XX6CRk%E%oafN*|aIQXUgUXU{8IkRAraHwPP&T+_6mZ{!%uN zL|(AVVsN;I?fWEyFi-UF5DT-0G!2D$(gG!6p0Yqmn5PA3Ak10;5@8-c9Nevup4q%( zEX=bc@`8IWfiTapeV=5o_ILDSm)*Ov?`=OM8_-dm zYn2s`(&|51Ku)ARf!6)m0{qNoMdcCz|F8f@UDFW*(ILNBfZKmf`}gnUmHlb~Zju1# z?3Mk~0^B13(8Vj;VgU|R0A0PZ-z*>lbqEdqy9M|_SMep@QJ4K;0Y1-F?D7-tt1!@{Pq_K?XNU>97l~QJRBfXlvPeo(p!aQUxzde4? z-az#|5_nWcgM(~?TAl@es7C(`aq`NCXZOAUEQUHnTn2mJ4rDJ^OSY*lI|E3(Ln%A5 zZ$Ayh?NDmjVY~KPAj4fPDwlufRUmH9G9`~Ho96);VQH*CP~W9MMq0#P(baz009Dm7 zw!kRWh1QU3XSC3HHJbCo7*WwDB@|wwK1RYSywnL%QutnrsFK3>Ii#fUa#yRQ@coXa zr0@zyQ&RW=hm;hKcl=5UyB)s<3O{6PB?>QAsZO!NkEqsEUKF;weqK!_?f;ml=#vr( z=kx+3@@KC?NtKpiY&Tl^=FA%_zWe}GLq{>cB^7bspHi&%RJ}E@1s6XQzIawRp$mpC!`YA=1n1i41TEC!+i-L00MD}&>Co;kzGNKlo31p;0CH@Hk`=*4v}|Nqlp~g5SiQ#A~Mz?@~UsZ3qTHZh`j0>&k25k|+iGPKY?(aQ1KHmzJH#QPVVmPo|4@gxC;hTM8dJP|9xOXp|B?)@!)4Ui z!8K9pcr{}YRbF<4H0ZNdl`6YepNoVz5SGPTTJj$D=9Qqen^*QwMQk#cEz@@-jXj`8 zGc6bBO1Is!@Oe~PB`keXV)Qauk}UUP_j`$?MD9U>!Y!-YWJaEOek*|f@A4iV#CN91jX$V={Rd7n`Bo?gW+mC5N-={MWGo1_lj%RC1Ln?(elwII;msrkEL`0l&^AYACFx3G+| z?_Z0f_Zy50-65Quiv9N)jSJl&oScdS_rnTjUx#pVDvlX63YWD**qOxvMD}xtOc)_Y z<|v0q_jcrxWwb-Y9BCqB93tJ@l*s-Lp@E9Sxtuz{A?#itSWk_02)h>u7E}j1gxw1S zE2?o0VfWGs<5R0>h2dCc9Ab;a;+*{VN_~nVYu|%Y^Jr_a?_pv%Yv04Aj#tx{i^Pe- z%V#Zcz9O|{*Vw*Sx>mUcwf4QrAtn1>?U0gvXFH^1-?|2pO7^|RAtn1>>yVOt zuX9MrzSldXWZxScQnK%Shm`DlqeDveUEq+|zPF?r_i*;T%@!s0y*$+)Mb^GIr+%WX z#l8#0aMr$eNFA?c18+We3NN3vVBc3#<9f#SeKoatoALXaLrV62-619WzTuFPecy6O z$-Zwpq-5WB98$9HyACPY_b(19+4nt%lf4V#3LD!;+} zFm%9JuPpBnv9DbF)eaH+%C+CvA+mT`^91%^whob7O^dsLZ08WU)wChf-XU_U z*`CPu4v|~U&O~-_NPMf=$zQ;pyNu6q9c`Hm3b;0o@bE50`Z8I%SNiKgZHGw*eE z43n~t7V0QveW#0uej_CTb7T@&h|Sd zW#`(ms<`X|fA6I1LR(fFubO7~vr*RM=Zhf8ss8(DyGd_80G=gsG#SYB`O>ac>0)We zs$n;~yqaIRV7OEo5pGqwY_Y##4~UxQb+E*3Zc1;~5?SgH>CHMK%N!!T*^0=$4w2s6 zj>vruk)>z{BFh~jOVLGC;eLn6QnWK^Ryc$T=ST3l=>dnxs2D?Jr9)&?j3ctjAu=is zA@ZO@I4bf-5P8TU;*2nv$iog1XN2R3JmL`g1m_1J*sAPNhuCGWE?ezyfu)Kg24mU# zxGj^XDQVv z*&E$5i7WCS?MSd|(A8X#|7;O_FBZbya50cyETUwp_>e2JUmYS-#pgu+=@6MJz9X{5 zAu?4ACGwj?WU46848J=>2E|Pm0{O!sGAM2*@~1;&P~1(#vm0JY2E`06WVA!1Gn;cI zopOkD=6b%5@*N_bxdUkehs2k-31-tSbJ=AXTV~(KjM#UWhi{_VOI%t#b`5CC9TKk{ z|L(6reS3wZgP!anx#%kc+S_(ZPU?6ye{eRfk_M#~y5->D4>tb+S&w(DPZ$!riv-SOi#~#CEDUQlz(2#W5nAHNI;L>3Gp4a%&Jb}J1vlCeot^bh~eQ*-)TyrS>V{K< zZW`mp!A*Is+=cy^t$&$~Wwh)k=S*s&ivMApdTDf5v-WQ{z9 z$j1(mHS#PXTO1;5-lGzrca=b=7jy+A%!*awd8n6YgcSd zK7q#8$@qn|w|2{)C6CwYY(A#?Qq%{`h4EM$&L4xqKI7`yUdbqQjXe5lARQFZHS%3< zx#|_sHS%rVggQAy*2s^DbasfWk$)!A#UZjr&ShEKI7HUSL%B2P<`7vU=Mm}d5E&H5 z66xU(85AcHX>f=Pim`l>(90pxnG=chc8GN5G$MT*BAq#%NTWjvYh?fM9=1zIZqT;X zG+867)^KGW#Yr>C^U%RDWIGtT2YvfRAZ|#<0k_X2qE`WmJQeePb z=$1uc#~o07a0yb*b*g12ERX5WQ>3^~To_I&N-x$l{rp{|FH)qqP%I5kE=n)cG+8LB zM0&X*#g*dHa3!TB?J`X(E*0m5?;}l@iVMQOz;smi&<)#AB2->jd=s7+<@$k4B^h^KO+UzYk# zqSf(Z)Z8L95f6m;=9k9}%F?Mi(cDg6*Oo=8J0-PNPHdEAQn>_$+sEtA4zO8BU4(}n z{3ezs7s|4!ukqWQ=PG!fqpTt|5kDn)u7b?WWtFKr@RPx>Z;%rkWx3Sr*plOAc`UyO zs!~^B%jehkkL9gdb*ewM8h-sCIml4fGSybB+Afw?XsuGu;vVhS4{awKgE;jR?p%KT zh<3dFx!QT_Tca!{nKb?SP_IyIK}Vr^3RZ~>_Y$;ptiwy9Q4sB1Nc{M|@zO^z*owrn(ZOaXge!vd&4YIK zy!IrXP2ZAXki@g;RYbk$09?i*6`i^72~Ro#Ixzut&xDECth;b zsfganY{?d_5WM4kSd=93Y^K#xWa%KpvzgvsQWKdEGmQ*FQ%4ZbX8NkyppL||g_x}) z@oXU$)sc9%5Uc12;@M2U??p#7T3|6k(HXcT#yQhbs1VO)1}+9vN8;Jc;DY&wSV(PG zD3!#snIRgpbtIn64AodvN8;JcFpX8zk$5&UTw~RBB%aM|ud#d`iDxq-G}f+;#Iu=^ z8msf_N%U$>X51UJg~YR&T^M9jl6W>Vo-uM9){%HNv#V4E#ItoIp3O|wDA+V3@*8c1 ztaML%uU?5~Gt+zRQfS%z7^Gqn&t~>l6M{Mt&t?wnFKJeYa5FR5GD19C6HsR~2C4jW z%4>pgh;%X?gm^YHe?DS$B%aM2%OJ}j@oeTeR|fjw0Cu(z&t~pqtDC`EY@ZGY-WT%VIm6&ViM05 zqc$e-Y%v%^K9lXx~W(?#dSB%aM2f-B6Oyb$hVJ^PG#3Y{09PZ+qOibe0%n?pMiDx;+ zXpOWVh-Vq6H4+E$EaSfx;<1+Ts<+{Kl9}tX58IG=lR~v*MweGFBfeaA2AiG z`uL=ZpQ6}WaY*WudbU8H)c zg|`^3d(~)~X`{n%H?v>fg%+_BKZZK{=KYv{Ug{v!McT1yPgc*qfK8ZZdw>Df*ls6< z5S*|Pg0}X>loz0+?%0J#XF@VNwK$Yy-_*VkPkL#CM;g_=DPc^*?8~6*02tNsb2A5! zJrk$g;EDmS&5doug9zW=gvY1}d&*VT3+$37t(Uazj)fNpui<0tfHdzJ{$!s|2cr_2c2fX?>UaQtOTCe3ni5nqW6RgIyn^})*mkqc8c?|!B1iJom zuJ!u2oR@fbckSJlM@x{s`%#-RujTv%M={sz&tXE#;}W!-zv@o91<~UZ+9hGU4u=_9 zE_BgUJRZNBTb}HqHXe2!qNlrPnGBSc=Os3wO#bGp!b6Le7bJQ~L7n2yHX?eli*}8> zZbEcvLdQ)*d>($3wp{L_z2Y3+HnqG&J|E;SvwQGBx8-Fn+87_d648|j9Y%fQPw*_H z<&`el5ADDMyb;^;RhS}UKj}4GiD4{l?YBwvpN2M_jOSpU-4RdKjGc#?fLs+lm#{yh zcLUoIeU`L;dz3vzq^_G z_koPD5nc!Q_VmZ8`D?rnOxhjr;~IT@7c_ef`>=aChWw`!i9sQEsGeXn7+6$P1=!RwT{YCdHaV)Wp9<9Q6F6x|;Tu;e)cxHmH1u+why=y%ry{<2xfF|?d8EY@xyL0Gy{|NcAhO@pL zmGI}esEHSxgy_*po#uXA%i%xYMHBHZsJ(x@iw5!Qzae^xRGLe~u`t>{O=?D(wPk31 z|I8%2#jj7rUD3q;*-7>TcU`}K0ntTCHnxw4FI_vMCw+f$^6a9GONus@F>RSN1i0V4 zuH&$>R`_ouf1zv!%a;F^JnCnC2BD$+cU&}xeT*poeP^+aH)EXopC&oTQEI%I75E}K zL{_2}@wb=<{+CHk6F47_r!nuhNzN>8H@m)q`5E{>C)@0eVykJ>-zAJ8&t2jLk-;V@)I+PFVvwO=MlTxq|<0^z4au03p-Co#bNOvvd@8xKSW`xW6b z$%{=dmk>r=LD6ei9d2lfcdbQ-Hu(AQU10Gkk0Eng3A5mZjMj!{KE-&~n&YiE*6$YX3@pC;aVYB{VHTBPclUJBx_Av! zd%L1Wz|{?`-m6Jfbvu7pcn;!idSgoX+lTDhHfvr(cx1?CZL>y#U>zx?GH~NFa z&sp%N*p2x^LJk}h+>=`QDDf{?Km46THVq%?t>IJ{AJTko+znTqJww(=_S% z&up$J#PJmEFs$XR8YzLV6{caalJz4_KMTa}k7W*@;G=DgeGrSU?=cwg*i6!v9Bd{h6OS(Upld18 zrIy>RMCe`o4H%4a#-W@6V-T3mz(fR2Vqk9smN9TJ0;?F9hrlBYEJWZ_1RAe~j)Ao9 zMh0%-Wi2oF@$xV)n|OH&mqD-MLhF9||Fmwf*$plQyhik!+UO107Qr#dAXQ<1qAI2j z`)Dw3JZ7eum&Qng(BEN-VSn^EZ8Z{Radsz`Y&v=97qD|Jgf`*NoN^2#hW!kvYddsZ z0UwY=5hH-W#8V-+8={LLiBe$@iu8|#S<8{K2w4X)+W`={*NMz`A_e<5JHf`cUBDZ@ z5lf-z$$@I9V*5e3j7W224(thV#Hs}d4(iX~bJ&9zc_KSv1@Fu9ICjMK+%m|s*b&z- zI7(#C!<0986pw7%<2G$}Uetx4S;5)^fN zi8^nTS;%ra8AcmWCpP*NG?)4C0M8pe?>MA=jigfm^{B=E+H|2w7{demLvrADxQrQr z3mS9G82x|XSp4tpa2gG5Y0QqV;6CDS4oxD5hTUoQClG!q%p*LOE1v&mcFoGH_n*b-n1V7d}|Twv(S3{^KS|ftGm;B z{PV$D{cUFB-dEV7su$dnIoVr_h)1YYg@15=8GUEukTSy)<_ZTk`r0%^JBh83! zg@C>l!X6VKn^4~h!P8ga!`OisC|<%(4(}0q0o^QwgO3y>wf;N&-dmOfY3PJAhy=+$ zJ%sYa%dR;M_XU+d?YOMozBACAaC)#y`Hm?BQYgp&LE&@1^p2)+Hq!_BXr4j#Eorov9=}%Te#5hGJ{qdxtqEBN6rJA2n$P4HUBK-l8AQ5`LwIUC?%Nqfwo^n-ImhR|2$>p( z@Pt^LV-0E@BFB63LAsUM31z5Rb>^|6Ssg^qtC)2e%<3qHgp@?R7n{{IYy32*yQs9@ zbOw>WxTN0k(%TYVdZ|Nrm@NLN8o8D^gonx4HW!-bibkw3donC-bBV}#6)#)|BQBL< zLrTJk)uuOomc)xTp@3VRIv$jYf0)ccr*Crz=W`r>iIWDmJ49Q;q*oc_ zbS-hG`BTw|yF|{bsM-^jua#m$O2UZ8&AOryPdIf=Mm*_|CL^A5NRtsyJEUO5Ci8mH zh-b|VhNUH*6FIM9eQ&HN&r7i(C1J$-W^h@dB|b2`DeAhWE%Bj4nvD3!Ax%bn?2v*H z@0op|QOCq5W^2)itFf6`g&(}{xW>>%zIRA)!0lg=R0^`ao8Bus1+ zZwWD-L8SZsle#|QZb8-c6L$-$uD?@9XAtQDq9D9Z)xmu#0&%+~C}@nTQ)dvU@hJbB zqIElpa|KnmlT$}$5b3d^AfzO$o95SGUmnvLM0$^ZQn$OmJ<`;=y?n#4479zSIy!?$ z?;{FANfBFXAtQ_Rh=B?jCaQine<_b=wb?c=lIta3pm1`R4ibwD}c@*(!Udx zAtf=0PW7K>0UPnUCw-c~x;T=#M4aM(T~v35e^*i6nIh*^Ts0Pp3uE&C~)ISb4K+OH9@87W+Ec0KIsEPKAv1Tpzd*BA)*Za{<*CM*Yd4EVmWBbh!oIR6f9A{qHNI)@JJB67&2Z}L}5 zjcOwq$TvIx4t3ESrvBc)LsC0NGA?iN|AEnkx80G9t5yCkXl=i~OLX@$5MJ%Ck!aWG z_v6uvxB7pVXm{P6T?<9B%QIe*eG?LBy0jU2&`hk|c*lr49gmYm9iN3jTXC|`uE~#i zrr`|U3wfL@a}_2v8a~E$+E*VR#D62 zWZB^wtFGm7vh4O6%h&QaS$2fR+ST$nS$3qx>bwqmoGd%;UfROrWZ7L9WK;4uS#~^Q z{AE(h<7C-gSrtV6S{^6MPSz;S$dvO(+>?-%I=1&Z=y9^_^zw>A%kIY@74tY*c7HV? zsO538?19yiW@~9rb_QEUj+3tmD?EQRlfY$-F zJWiH;}!3ujO&F>_#>U-fh?NI9c}biB*i%)$%x5_Q?|@ z)~S}q$+FK}BeAZvJWiH<_5q1C)bTi3_604W4`Q(SMYVYlVlaBMmN&GP$H}s2R-o5#tDQ5*3%Suq+#JWiG!cUJWiG!?T>B6 zywwqplVx{wseK|IC(G{S?q;;p;&HO< zL?=8Z;&HOo}sLMZAc z0J2VVC(Cw`fyJ@F z<7C-wj1CQp!q^CH18VLf$H}tWo4HiO<7C+p5~dm+C(Dj>(JbRl zMmA?{tIgTHe0uJUc$_R-^kW|JI9YaI*N;KO<7CS{RCW$0oE9fWY(fRnwep;v^$Kwm8QiMWb*Qs>b;y3s%ps0m=BBh!+ybr6=2D-eYb&QKKnoo zyad}L5Dx6gxF+pIxZ+F&t|@yLt~gsE=gFw1`qi_k=HHzs6Om6=QRH9GlcmnYwpQGj zx14Zl9#3%pjQCMyr%koq(PdZTvF5_EC-=18$z_vvx85oCJ0PA7a5eUaX?zbb1L1@{ z5Dz>9dp%^5w#z;|{_zo>Ag1gpvJUWtXw6}$|d@r1@nvvcvdbkWIT*$8|;Q_SF<0kovuKtJ1fV2O^l|Q|C_UN zBDm*z3jXJ_a;cv#$GdbcrisITrTE3?pu2l){}_G>uzi(eO21;^1G(qmDP*(B`9u2Pkap<`AcnQVaf3sMcF2;vK1db16lR?1VDxxw!iF zI$RU>ep~~42oCHe?K)H|wA*w>yV&hwm4ifhKk{Wu%? z;F`5N<62>N+%CjyxC!B$eHhm&d-DATqkh8SNsRg-_&w3a?mE}^+S(lU`t7_V&F^_L zHl*5>)#gna``S)0w#S#enjXoq_|NZA!~YUJ2JpY2#{~YD>~S#v3wxZz|581wPzx{L zno!Nw#NYZ!PPbw4M%S$ z{_3Jt(X0W8{>??JBOb*`{KG|CM&AxaGx~0QYZcAxgW9)ni(wqiJ`$;s&+g*Nc|O~* z+-L7_^VJ#e^Ai<5XEXR+qo2mY3=nUl75(}iSQ6J|FjU!4<@6eJ0s`)?EP-o}<(8AZ94PVU<`qEyg_FHK<+LgD=G!Ft;U4ineA=|9oV67FGlC1L|9|SN zr8LP^(CC_|k_V1jH?j<47jCt<>w0Gr+D2T;W5b;8-OGe@8e`p_r(Ot zb(e#O#C5&<;O)K{DwDwE>#(vPJ^u(CvDgAdjeQQ8dl1f8^h6k^eyS+h*OX&eFUa5| zJN|x;E;noIkn5-ear~h_i|_XpN;?6GH{;LrzY?ka3(*0;A?-lZOw$Di4z3m`H74hV?(8(Bm_K+Jy!h?svUvK)>-nEzA3{I4ipNDzxc zOeSak2@pP!8Jzj8k<`Bcig2R{!~C-$CgzVcw{lG3R)y}M`C}krPDP`4zn%#(*H3@R z*nWM`J^|AE;Lp?r5EwQJ&^(q=zz6IKWDyXtKZK;kpFh#Rm-S}zUqSIgf|ztS5M($T ziRBP(#SCCyWQJwHo?x2Y?;uFgZAd2L~g(Q5?n)8AQcTL8N%DDw#L} znvl#hU8C2t)w1SrK%8gDVrb5o1=ymSEO(J+lDEU>kV@`t63-xMMSgS=d{ex^~5-^s_pC@l1x1e$HE&yrMhf-l;~Jv|Edk)3_H%_P`iBAOW2 zB$}A0qB~5%50BsYDJObnSm%MDeF;6W`di?WWH;CN^^ZDn$ zWFYtewh#PEj`Y48kCycMLW4Wibl_&|ZHt%q-}q4K{`J@uTlQoA)2Sxxv>@wFHI*J^ z3I@+&f-gszO3yC^6Hj46@bAtqCH4H$atMXj;39{XlAZQpkcX6#eU3pexsK_N@WN2j zaiwtRFNpsiA6E(|+=*WLzu>r%oK#8;zLAwJo>WRr!P60ti(qefRN2c@_&awox_4pO zEQC)k`wG`n?Abs(dnLlg9)+uK2jH5p!*LC4dt8(D7s!Nm62d9F5MgWAVmy`E4}i3= z7bBducOx9xw~?B$dm&tI_XD1_s}QcRn}Ju_rxDKCcEGFbLWHaB0@&8lwnDg-ZNN3Q zV{y&fop5b!AH}te{R`yV+Lh4I&TA34!#-)A)hX}A-Zds-FFlO9W>(7ZOx}+FLIQG; zf8|D!t|yL(<+P|b_D*fd=6V!JDf7c=i71*xrg%SWLDfBjllamr)Z=q8t^<6jbh%A zVo)?~J^rtJ@nU$O*+Uem6BQ`h{WazmMSESzpjfoGDmwphl)Mk~h7^OMIltlm%0FO9 zvxkTxeXR;bvulHbqQkZn6&J%V{dib2u&WAT4w_Xq`C&|J}Zvx|xr_hL{i zx=0mWn8a_SiU=AW5c6utT=gJRKZs_5kd(5SC7Z%DCu#O!o zq|%k|O#|?w0;FZE+;?vPKPf;~#>y-3OVa*T0aDRazPJg%&kB%}v2qjM0ocDOK+>(s zo~zIve^-Evj2=8=e}49&$e+0Ev`CeAm(yghtTAzB?Ex8bBNIAd^iyW)Hpcbb0GD=>YSQz!nT zq$P(tL`;{a+}RX4p3bq6|iV)`kk0h!?tG5ylZF}7zqL`;A3 zDj)|rL`=WwdLRcoL`*;LW+1a1BBmd|8pv#i2z}?0+kwn+h;Z_)Z$P6Q;t=7RItjl` z;iX&0h44*{=?~;EhX~))b^D=*4|j<0P2EeIk8p_4caEP0nYj)T`p%aR1@b$G2z}?0 zwa7KkAwu7|^&6CRq(jJCRXuVvM&(fsk<)tjo{APb+97gWZ|-@>b&Nygyk6g77^m|c zlIF-gnuF$8hmg$7!x-G(e1cxlj$B}Ru~VfZj~6+7Acdvgo*-QpQW8F(?lM(4&`>q_ z2dG#ByX!U+G&A-qXdZN=xw_H&2uNLTd^drpN%Mu+gsUG*Mg zfPCo?A#m$^2Ac6Jhlt~QG~*}cM3kz{_>K9vXy~^h=fzQP^vZW)T9T6CB3yDqaR%sq z9P-Fdtb>22GJjXxeNbq=aeEB17Cv5KA!_oU(Rnu{*%SrToT2 zp(^L!EveP{B~^%4`MBpJHJ=}SG%8;0cf*jw1MvKo3^cd&zr&Eh8}+<+ooeNG79%_5 z#bZ_Mk3>u0qpQ65@yh!bOLRb<$8O-v`#p(nn-`x{ZTyX5#=!i%w^43e|3Wkoh@Nyu z^E7HJTOkk>vB^RLttTCUrQKf&LHG=5ydGy?D)&NV%KA3lBPw}BxvZZ8a#K?mKLUu0 zpGtM{BY?R0spKK%vO$`KYel8H_|Ys}7%J7pk4kV|s8km}3h)?XrMmc0fTOKaUHmA( z!B(j*eiV@7gQ&x(4XlH@_>mMP*@ZirKA#{(Zkc5x-$mWC!X&pN>nwNAvYjaJ1?u95 zYC`6K6P^pF;x}X)b@8*jIK3*>#g77Fpt|@`KnzqDKLUtXoi^&?M*#d1tmihb?1H1A zUF}--W6_x96!HRf@x$^%iouwNKPVdWh!!QSCB{6eK$9_#DbQrh9|R~dW}^T_V;=JG z!&;5mbO!C>;#2lGg}gvr{IGl+c#;wG^#ORxuOsH0brjKUkc^mb6_635E`Ah{ZIHV7 zQ9!mq>f%QM*#@bL9|dF^q%M9G;GM0Fy7*CmH?}tF;zt4A*8tGPj{>}{0icT?1$b8j zKo>s>$Us#WKML?(R4MFbvat#bZ$*{cK8Bw;zo~@WiJXfcMdVK8T>K~^cOvKFM-idb zbS{1rA+07k`$BUe8nl{ZYgTVtLYD{tBxx-iBElHZUp)X>Sux?_rve?)N=9^K*eP^_`}AI&9u4d>!V zWn{16T>Pkv>@1v%A4Oyz;avO((#*w=AWGWlT>J>4GrA>R{M^Ym?A%S3O);B`wVvu~ z?Ogn@iXkOY;aklqc*Cs~UZd?;l-|dj5 z3a?Y7q{8bJDXH+iiWDon+FS?gwZiwC$5?rppAU!}zKT5wL-RqYVn|6;xYFM)hpmfq z@gtRK=Hf@IC%ZuB;ztoN-MRQtM0SDB#g8IV8Rz0h5H;Po_)$bwIoQ$8pGG^Jiyujo zp^Y6GT>PAgG_6)!e=VyhBe_m&*D7}Kna7KriytZrnG32%`bSqowR7K~^+id6JM-ka(I~PBS$Tr)#_)$dYVV#Q~MP!@pT>K~^ zi<@)tqlheS&c%-+vbZ@HKZ?lW=3M+JBAmg_#g8Jw8SGsA2qGiA%DMPaq%d%%`*&Ak z#yS^2k|r*GfQXA9MWlw##g8H^gM({?{{iyr;M&(;!GR`&Yle&(9b7Zr;Bqd0SYXIp z;^LPwqRM5=Dk0LVaoQoepnz{H9q?wB!MP!V%dJv1kGg8CA$QW}jepE(AlymW; zh>R%b;ztn~QO?DWBGTT@#g8H~qMVB#MPx*6x(21c>`Ipr!#0sET$wFq^Qg7zJkI1Nc| zekS^|t)+brl!nvxogsO=*tz(ju8_H)`NG6ycu%A4yVzMTPqw6eFLFpz`(EsjruJRp zkf!!s=8&fLUG9*k_FdtSruMzWAx-UjsY9CD_cDhxweRH)X=>k<4ryxND;(0)zE?V= z(7x9s?q(~neXrA`V*6f@_y9@TzE>xfvaO|kZ;*!5_PtT^c(HTwLtP8NV+%q^W&hc1TnEzT%Lk_I=GEP3`--Lz>$64Tm(f@0$*3YTvgU($v0h zJEW<7-*HG&`~J}(P3`+9hcvbCyACO|?*|FG_?7nkNRx`~`$A$QlC*u_PkhI=miFBu z4X5qK~^?dx3pC?f6aT>K~^n-}NeM-kb) zI2S*P$Zf>A_)$bQFV4k}BC>gLE`Ah|&5LvKqlnyCoQoetPD`;~)jJuv)i@VFDkHZV=i)~Zxz#uqKZ?k$rqj*P z)79ybTa9z^qcU=L0fxQ$c*4 zKk0uRCjG?h^`fUB$GMv?4{K_EUrBi)p88T9KCh ztl+a^+S!_>wCq@w=Lfy%jnKZ=NSOS<@Z0@B(Q4+bO9*gCo%3E1A+EsqAwO3x6b`oVs+bMYh6#f4#3@~=hd*(xm_ z98`LaBE_ZRuw->djz&7wK3vm^OT|9Py^*F%#R18=(5g$t!D78G6^Dv#+7NT4WUc(~ zM3)yk7e6c{q&8Ik^5kU*XysRGk>b8W9*$k1K(X#uCm$~gU!!S4Rv^OHDp0KY4ax6{ z!Z&J~R-KRCZc?CF^IMV`Y+*&uDorX@{IcW}Bx%L3N*)HCTJh_}a;^C9#W1b-tx~R5 ze2wVxV&~$AWrWlwE`AnwLdBhnA6*sXj^|wbC?eCrx%g2;rh{|wqlgSl=i)~ZStFf` zA4O!1bS{1rku}n}_)$dGNax~55t&xb#g8H~t(=P=MPypt1S&ST_)$dGNax~5kx~~w zij=zeQKZzxk0OON^3&u7wv==6BWd~s%DMPaq_9T5mi!#j+7(-q2cfZbGJcU{duzA+ zSuFKp=i-OzL*~MGtPQKWpfKm+M@|ci#4s8iyz5fTqu@??Y1fCUZ&E` zT>OZ1aizF497Jg;_cE0(E*0m5CnHUliVMP}utArKC1SlU6_XTmRv($8vIVUdLNbBYuz|6YoYR+ zHLb8pLi!~|ij{vg8~|y3Pw|?j6)V3fT!=KS{L|q@YzWy)z980X(%;o{S-I@$)R+9PrJrbMdnQ&(--d*SYw)4bP+TX+Yk&__-KQ5b^0#-nsbsvYOGn zya?BJVU=i=u={5Hqoe|gml z7eAzzgo__})e9Ft6Y!J4uW!i9o3mW%80@M+B%OCIeuiMn$JfNp#m~#wYT(VUycdRx zA0t+6mv=6H4#7RT#Kq4n+`0Usi=REwsBrO-t$B zJ3l{nGN^ujh4{VfF6ZZG1LQEal$arXE3*kPL;8+0 z7*sz$ryxtg&(FowB#tH;8H6VF^P_4DettAo@bjawf}bCaIX^#_hz|PsX+$XMg3HbL z6Vp+s^Yhc#fI`*JkLLF3NX(Ea5Hr-NpPxdh>gT6Ws`~kHr8+-98mo4Gel%9_^P{nX zpC66YHTn5Dfwrih9|qZ!>gR_sego|M{IDt{W^jIfG>WgyBc54353*9n5CS%&)gab=(% zCa|-epPvQ23Vwc^wEFpR!s_QoBLzP{Q)P4&{QPLF;OFOSn1aQ}`T5a&1wTJ*6r3Ze zBQZnf@mwFq3VwcuNvz=KXNJVO)~TPLlO$H~^P?pc{QRiR1wTJpUct}L8IrHy=VzJ3 z3Vwc6OTo{N<}3L5St;|S;OFO3v=3MWoS&bz=y7~N?)?04$~F1K2nl$hH{Cw6|+BEO{{BUBBm?7`{{BX>Zm?7`{{OkhV zBxcAvKR7levn8VFDy?D8#YkJ3l|Q&`|XA^EuM3S%SG1k_yg^V8S}HO|iu!&Kw^{Ae`HJ3l|OL@OxI85jvs zXRY}8ITF2-cYc0&XQCSC=STZ7$U8qjl;pO=`T5}*&+UQp^P{GZ%{xCo7mBJ$dFSWn zN2%wYdFSUxC)S+2^Yf$8d3opON23e!&d<+jD3^<7*o7jH>FKb-1qou41}VO!_t zhvjL>Z6P5!n*96_>Sj38W$0oEZG&)4a50*wo8e3=4D`u@Z;xxlQ8pU^(beSVhYMPh zpP#EF=KTC{pcMW5+=#4A#0*y%Ym_&|%ZJ_|&=b%6*}t?jN94ti1YfC>}lJHM9YXs(izYpU|hWh}~O- zxE_Y9v8Uk*PF3b>;(bWGdJEUNue=XkC$uZWd-jBBIRK;OrTg(oRZ0$; zar6#RF-Vnn88@DOGGov#>?=@I-! zng5=z7|}2~s2K0y{~!4@FlSTaH{QdoFsV%&rB} z!d?RzXc)pCk$Sxvv>$}LlOclv#V?udAmsAxC$I-IL44YX^1tfSM)I~yKF_@W*{6+2)+c|WQBa)5D4uc{2pMBbhB!- zZE}YsKSO$+K5cSGB$s1`apj>;o7_AXHF^59$sH}LIaeO~w8_nP(L|m;ZF0xEXppB* zo7^cvh6Wcb5|ufJ6N9?7#O*0oQWn+w=KEr3ia{2 zzK3z<=T;?8WY!%p&T?y#9Hh*82GVkO7P5L>PsF%wnY%AZhlcrMFf?-yNSLziY5oSW zfORdy0L?v`%t4Zs>wuiOP05ZDZIOQ%12^}iiXjOh+=6%sc ztG$Q~LcQ*e8SySa#ijASg?Pd_{K>tMTm>vohd;TuF_7_zAMVg zO(^$ik}DOuBu_q!+!sl`UAD-R03-Khl4~8mLZHK++_y5z96wk#d~1783EULBy3Ndyc71arOF>%ZC>M%hT&muC0VwI=%knYQt+pVYLpQ z4&faVh1Va>Fs2n6pEHVy636b4o%2XjT)qC}x`lrOmZ#UBTn`DeD0=op?JiY$p zdb^@Vcw%*nVMWy~+vSFZgAi{^uRpo%L-uc5di}|b3|Z~A^!k(ALBh`KPi}B{1#;x+ z^(QwZ8FoRC4MD!A-2AXn zqCuXne{#pkLs&juyb!K`a>u*qAT{eGF@vsuk}RPn;Dfp(^+nerJ`w@x5xD;0FZaoX zI0#$G#8K5q34E`6JpP;8l$hKP;hNxNDmxm%UOQl+F?&%0OdY6@7hQwPwIw+&rq~oL z9A;m_5c?P_YxD@jo-7f&mtt+OgqZyaL+n+E_1elC-3*tJ`g=XV8}GrTNCOr$Gsorn zl(}Ai9>`%%=6xdFsClkK{sN@8d5KV$(ELKR?%x1BqBXZ{4=x9i3Ycv|_R{VE`*g=m z)pQNHkvkUgM!GFAy~76BdMV>?^48lJLbG=d;`}`VLUb@LfIeY9!oAHBj6{&XH!JTI zh?@L}LV3QF_dP%@FCpbs*A>cZA>|EVT*`~2yeWwPOL_gxd)SJY2a?8f|Bi&1Iduel z`$*j$OtNlfQlB#@w;}lm#Fjv$vE|!{|3Q|(wTv%kJ8hKsONeiKh-Wq>dqVmjh@oD; zatQ33)YI-j_^&MvcI+Yr;3UQELjbgdx5AO08rIlC~BuM&h^wR4pw13y%2HjoD~5(=XS=W zb1n@y#hzpQNp{BN!8*j>L;PPlqqo_@NqInYdq~3 z|5!j%w0r2z$n2taKU(d1oAH0&V{Dduy=rTeUOUkAKn((cPj z_l;s)y022Y?*PW7`|{F#d=J|zGSxX)-B~L|a z<8rQ$Q>A9J5#M&^95@b>=n05oLF4a$Bo+5IKk+WU%5PTZ3n67*E0(+3XSufl)N*h2 zOUqsBvpZfu>UL7@{c=R#Op#LSq|`sN)ZXH_%Y100sC5;d$61iZuEV^$bD@eK85T7L z;1G~ynvV^2bDPs=9e%)>E#_m0X7ON%_mHjfx?%%j+SXsogQY9*)P1PjaekGO8u#Lo zZN#d-AgwXOdt0r=^zg>pCvWL${Vc?J&b|SV4FQcAaebn(g^W{z;Us?(5L#P?P z7=c`GlsRnnE}pkx$q? zxb7P zc^Z<3#|WIvKpKJP5g0+Sk-ZW78nKas5onG69JvDmLl~Hhz;Xm&>NNDkWzhU4HBa}? zr>O@4dxgmZU#QR(>>9v&1Mmi(4(Vqhalga3%1_1s@CGhI%3DZzzL?_meI3|VU?PJS zt_k?_B*{T9KX+I&*|&p`s|yF$TAd<^{b1v0Sw-$P*T9z1G6&Yl92mVF=lDH_PnE~a z#X2T)Vdytp{qL7~Ff_+;{D7gBq5PF(Ht3>T6YvM^3w#74f&LJ&kU`a89N{Sh5K0#9rmB~ItRC}X*t^}3N z(se}@xe^ssB`T`L(xI|`v?^MZSBrKOFNJ1};SHCoTNh|)6v8ztNqp23Abs`Q>jon6 zdm!Uy%s<-m>w;4uGTQqFPm(&w2Em(f_n+}i`i~~@D5Q2}Eh~R|0zs(bikKuk(U=9( zeUE>Yo`-5hmG3F**~JOybpNj07e`DM z{wLP6#J^)bOZ+?5v&8>~^(^3a+)FOUrHS<{XktAJ`W(abbxh}OKz_A1v7ROWYpiF< z|EpNf!hd2t3;$naJ%fM7)K~*=lFS>`HL;Mc{uxt~3hC;fF*Ui6uKpQQyNRbr=okNtsVQbLN=Fn_5l>_E z(X{LyxL_dC!E2q}URI zlq%9)*b;)2DiWmF0jx?O1SwS{NU;M25Q3B{5~SD?f|M!}q}ailMZSt6L5kf@03#no zks!qmRX~pHk|4znQ$SAak|4znS3nNzk|4!yuYfzRYe#Km9Y~O3$4H8@3seWTPh}Dx zF$*`>$TA4ELiXBTeA#;E-=)zO*e=8EC*u~3HYxjvXIZ3RLx~V6^ zDiWmFi&a7lBteQ@B7ks`v?4)@T`GWbl2jXe!PP~(mUUoI2$7akNC{Hx3YH&I48}Yh zg#}|u2vVxVm`Am2X)Q74F$J28`GWu@#%vUzXv{-!yz3fi)9poL9;c8e1S$3jmLF0K zBj#(I&2l5AgdjynObJ0s6$w)8ck8Ic@YB939`m%{D} zA5V7{$mjT3Un_pDQ6Qh=SADHWkWwI@<0*6ijYaY~9zqAuw@5z6Gw1;N70Ku12s#gf z+F#TTIf2fzpSFY`MNUB55`vVN1S!}dXda#fk4cbXjYIfRLQH}b>pO%WCB!61vHBA_ zFv59~4{T`eLxZ-)mm0Q|AO*lE5I$-4K!h=%zuE%XHZq`-W(Yc@jg08Xuv6N|C~^cT z6(mTp<)S>vT;aF4pu8Q-{TAhsAjK-vTOjlq@pskepRvwfc2G=$6uYxS*h4W1Qs5|B z>MiR)Oo9}Y;H-A0_HC5D}HVp&p^+EtxHEOXG=_i6cBbPB7H@I6x+%n zoG&p6Qf%xH={*vpfT~M!XZ`ib>oqrnbAVG@N#{hv6q@Y?A{vAluYPI$M z#45^2t`pm}ijE+qf&?kHqbLiR3#v!@S4U7yf)qQ-nZ|F7QtSkWNCT4~#qR15eq$VyAjM8}2=Asb2~zANhwye9lOV-Tb_l;Q zj!BSWcXJ4rwwMGdc8WvzaZOBu6g$-+{J172L5khoA+orUAjM8|h%9a-NU?i3L>4y^ zq}V+j!u2X9L5khWA^hShCP9kbTM?PkF$q%aJ`O1ioaz3%=-t*NNU{5Anh>M_ndaI3 z9U?U(L5e-VAwrOX!8O8 zX4*UCah2ZvV-lp;yBxwBtk)K2k9^W}>qx%auVGjws3ShU?4JSTX@|%dBSDHSB}j=$ zkYb;6GBTn_kYb;Ah>R!_q}Uf6A|r|fDfUH&NPCkY#cpqmwv-?x zCP9jQ#mUHsB0-9M%^}?T#Ux0vuRDa>nV1AA_6>)yx#O?66us#X+5Vw5-|=htTb=|d z_D`B71SxTni`%;n5$j2iV&79lzHE<4kYYb@h-k$4+31glM(xtKeSUbO58?UI;@#}chckYdLtbZzD0)S3hyc7j8=IJG80irv*AT%1~yAjM8} z2p6Z;BuTK79l`~pHAxceZVr(Jg9IsdibJG(Nswao(R5&>dr6RD_33mV`|p?pDYld# zr8Nms>>f@JyB7%dQ+qmu-3tU8s=XY-1p^3nRC_yw-OE;(o;aDU00Ix&j35Q=J1(&X zN!q^qCZ@BkWquwg4X5qv2vRCYkYZI;OxG_`LjK}sy`TS|};OZ%1*q-gt=5~QFt(7vSvDL~M^r35KJ(7vSv zDL~M^%?MJ^3fCmwWh=0Kn-Qd-eJ@BvxkCG1op^|CE$w@QG@Q1tBS@(rL5jUebcM_X z%`YbE@g!BpZz(~Fwr?pxineblL5j9-DM5<1Zz(~Fwr?pxN-X2Ilpsahx0E17+qaY; zMccQOAO)>~_AMny0fP1|B}f5+_AMny0fP2zMv#J5_#iQyt-$teMv#K`eIao;l63sO zpQvG5OZ#q-hSTW*SIAt@Tp0{(i3Mx?9HiuelJ$WEDYnWXvOdV%uXc#6 z4>I>#Iz%=vBuKHX93q<+5~SGJA#xibL5kJag@KXH3kgzeYbPU{7ZRk{HV%=^3kgyz zT=U3pIJvQqAjP(Gh-_X+kYe?mb?ICwB}mb}EG0Y{DVZnIuTDfkUJ-NswZb z4k=7=o7|i2vW#8ULeu0&Yikmu*vKJLDhX0-xkCz*{@Y*?@@u!Gl77C>Efq<&w|0vo zNU0z}ip@!ZA#Zi}kux94fYH zL(G+uwepT2rGf-0cAgXxQX7iAJh`!GU@1Y0JRECAkOJYWliw7DO9@g$_*yl%SoIr{ zHEj!3FC|D3;bsIW(0ogB5QHVE89@pvep&KlBx%L3N?yW7kTvppv0N+udofHaeyfzL z6<;GZc@-o`vA0PXA+=$Rd_8$T-p0iwNU=Ctjr*-zBT0~A-*kvf2NI;%w;UqVfdnb` zZHLIfBteRO$04#tk|4$Y(IK)%k|4$Y$sw{vk|4#t>kwHZNswaSbBIhU5~SGo9U{|; z1S$3dhsd-dL5ls*A+ko2AjN*<5LqKnA@Z?9WQ{zF$QFml8hJjEPaINMBR@@UWlNDD z#eSw~`UHvuDfV-R6xPVsk}YcrlW}YEA~d$HkzYuAYqvOplnN50*e^wW$Xpl*wc+qu z6h?v++g@HaDv@b?^wmH*D57iRyWDcsE23-U+q?;Na)_*vBuKHH9U^Na2~unqhsYX9 zf)u-rLu8F4L5l6>5ZMNiAjNifhztr6q}Uz~kwHO%6x-ks85AT)vArB3ok@Ze+uI@1 znIuTDeH~;<*tdTY08syg* z(l6}7E|QJWP-$=N7Dtd$L4p)JTndz2=$1v{7c8CxDfV2aT6V%DX|T-*QXqX{*t&f| zx|AR#7U_#Le{rE$8tzn-E+t4&>E$Y|93jwsX*iS8qNy1{3YLm1G5ekbW^7Q)n%0aU1(n|v-i$P@{L|qBYzSE=Ul8lH z@~?<(TKPAmWUag-NU0z}ihWB85pDTXtw|l-5$}dckYfE*JG`vIW-1~m;!~Q41SvL5{fIXQ_~0WVL5fYKw&J-uzB7qPkYa7> zO+1grCkzn@Qfyi3K|DdEZ)g&v*cPcg9thFHsd&mrr?!aZb`c3uY?L})Qfnh|evwH% zCaLWs5~SGj)Sh_Q0ZxNRd|_l$_u;oWy`zdRjEYnqKP5qs5{WO2%G3hU#L5gjgdPfw` zisU6(yVQLc*na(-NajFIipTdskOIXRjkPJB1NZCadFAI}?PW3Y4jKe0?8ox87$cM@ zfQt~WAwi05pSl-m!i`eaaUI~=-~n9QPiO--(!!0>qTvV+5T{t%gq+$b$>Wj5hPX>rFYqzE@k)an#u={N;$)$&pA_0+_V^P@%vp{aiV!@Q`k zstr2)yd_zT*$(^6fuKu^It-uH6sxG;A0Kx2+aNls(E@uQR6ZV;=kO<{qfp^Si3aY` z35AjyB^q2X{}7DnsKAZVf!rw35KXfk$c+*W)mYSl+$hm7ja78`ay`B@8m_VG4l_?p zc+vJ6%XdhvKnWu>)~>^hV<0(FV|8AqYkp4P6=*c>TG~QxlxPTgsR_fT^>qOdzi%m5BCn}bf-H$;kCO1m7znTzq zIO1JY^1xpt&32$Y(G0eXaHG@))LEYCj8lO4bINOjDnvS)j^oeZ^qoH(u@3+E7GD02 zWsqf%8znlWCMajVx z5L6Tcief+!42Xzgz?>COL`HEhsb3}AL$H@NP)i+s=XR-K+cdiUP@ z{qFte`}qB)se0?JH&s=iPS0Bp-`K^$@FD}yBbK|?tpx?ZsSaZ@XHI^?h;o$!e^qA}|D?(4ApNz<>c<6m~hV69_NkQ=2VbEAaM z5AMcVQ^(V=Ai@`CNUd|nw@*O=iI*>wTDOkOjS_BLDYc%R4w-kD6TW6N^hFIeziw>B^+V%szf1kql6neZ8gh|@3l$dzbEAaJjS`-&IOmxgC4BHCII&2b0Cwg^37H!u zJYT(o&@nek$lNI51?qHZM{blxuP2*qZWNXqJT(d|Jk6OWYZWJk3E=UiZJl(4I7rbZ6R7=%WTlDi-N3G{?R-Tf$rxlzJlQl=Q@ zMhS=8svj~pN;twj5=IfDT4aGR0BddC8{z)ynjR3t+$iCJioZ-0!`vw0L3SLykhxL9 zX~M}X66Qt;4^}+K^U8p^QNly)92gfeH%d5NT_&O?h0Ki-9;({OB%c~GH%fSzG7D>F z$lNI53|l=uWNwu3a9cekWNwu32z5Iwk!LwpL{59B$Z_DR zvGs;;!u@2ax8wOFoTE5~?U)-SoUf?QXdYhfQRj5{WpmbX8$FVGxLoNnbuon|pxo$j zvG;Jf(#jKkzR-`rvB+6=8499ZIot2G4a5I~;t9jboTQ1ASZNZb7-28wSp*+%z1c+^INL z=W1X{>s&pwlyZGhuE~wZu}y9!j=h zton4H^N4uoM(+lko{MySKBlk~)Cco_xo7WDvHQ61|wiyftU?iK=4gjq`zO4T> zecuO_0Y_8LZy!Q+Cabdb`Fjkpp*L^a_&gZfhkUWGT+y&Z7-ZOnB1?C^H6ejPI2}n=UQ5N zSAsA5nw(p}*-vb~o5NWggev!Cckkgu-5J##ze4BoKlkBh(P8jbkajB5cFw^L@O6{_ z4Ap)3UGfbgiHq7fh^4;nm=7QtTPNFp2SUDk6oeTQ7Sn{&5)+otgxh~&!nLE&;XgJ3 zuT_(O?zPj%H>uKuA?^V*VO|B|jVOwhi4`Z)ikA{A=F^JLQFVs6YZ$=;e$tl_G9Dbr zzQK;b72P!%tOs$<0-`4ookl_1qs`gvLfSCW<;lUVgMmYH6g-NPXxNEt8$)WQDynvh zn3)bkYfsI?d!b$BakiziBe>nX3S6Etosry#UST78279QqY?X#lu3$%qAE{pCJC9>T zlryCXH;M*o(Fy~;@QIxBn+&Abf5#t%*q`;EK`qq3gIcJ62enZD1=J$*BdCR7;boWk zjNmQ&dtjVwHJ=gCh5t0_El>;Z{|;*5{l5aW@VCoMs?Dl%c^QT9oYgES8=H)HSmZfqf;==%Kx zJwc3u-=9m=e2rH{jDkPF5cu@EiUR;+gkS^nH+EKEQoxF2Ki)zn;#!W>lW?_$|ojXT_Xt?5CdrN}Fk8qcqFPk|0&R+IbZ#H^0O=hPm#9A-6( zAwD_b_vP+;G;9365O+n|@2g+KOt>=TcWDVGw7yr~k+~H2gllRhv>!ILID~>OtO5fr~+`r3G82nPZ8t~k0 zDIDvP{|CUO?y(dT3D;lao(+j668E`9mc@wsh0m!iO@-wTh+3bVFyeWafCyv63szi< z5oTX#}AH^L!2;%zxNL*j_W+HBYx+)Pj(2C0sL#G`?fKN_{8>zNY zT)V|kG|Gqz&7dfMgz6ZSJszVrC*sChaeFgN<3xZ@PKeuAO+=ye?fZzuem@d7MIE1r z+h6r(S)4tv~TSLUTDH^JUnhGNdjHOil?Q#BRJ?w_MRqG+-AT;X$S zZy1L`K2HSrJ0Bpow)x$aW+`06n-d>q%S@=#yRUMb&yn5 zJoe|PUafAGY9=Q3%wMKP;Rg=7@PaVrTRr~-msE|=EYm@oPKpQ{pPz3LRle97nEtd>i)F6K)<{}%O?RO@3|J}cEQOc>Rv zZ7ef?mAXQz?P9*E^KVt}iARmGOyt|tCTVSo`KHdlU40;}&9ThO)v6bQk0*+;%&RqO zp;WuX555fMJJj!`+AZc=O#e>R6Jwz|^>F0E?3WNE*KI(Va%_AOS`Kx?51)Z^x9W#J z!tb`S{J4zfE*3rs|BZum-mTmjPY-&t9|_VjwcMf|J&r9TNXv=k7G#S(j4dP-y==e9 zMO-uR$}!tteurhFN4av$4lo3MW?QxW5qNSnPzV`*K`WP%*+GVbAIDaWm?{OxiE|7IyBH3BPg508V;T>s?NkuLUx$p z;E!z8Lo+}aZaB>4p_lD@Je-p2rtHXt@KY{#vZKi4cqMu=nr{1KLkvzCP*sk>0wai6 z1QUZ(4WT6lrwJhygVPO1OAO95gq9dA5`u|=xO|S`XmR;m!_ngM`G!MW77s5pgtCY8 z_kzjB!;8gx)c*ziC zQ1zi8Y%qkf%a4tQ560zXOnV8RQ#+BJ_7=51Ibp<6?n(Hj!x(Y26(>dnoE67d3XLco#L&#L z6n+d=>cMfJZ77PvU<{pODV&fcG4wdwt8D0z?lNdK(K^BXAu;qs;d5&5;)!RjnC6oc zhF_A(>RYzDT8OW+EtfY5O_X-nam&p5NzQp(Oe;D$A2 zXP$K@(J^u6IpK3^FJ}bSiTOS`;mrH)aVV5la_B!W;sohfYR9Scp{2+QyqP>7S&FQ# zw&dAtDfqRPh;DKhCq`^>+p{c2d@OuUZNLb8B5Hkdwsx~y-KP^HelRxyc(_S%ZuVd9 z2Z^|C?k$Np$6mknC964(n)h-J8U1q^hees~n@= zrFt2Lu{Lh!GH&BUfKN_{+gBZhLj8mhPIf;dO|GKr_Xc6ACCKey>-p$=fTffNYKpoj zQFx&0&ax;x$SNGmMLSJY_~eAbIqEAEN{e_|a$HJdX%^?m@oAOkac!MoDRKuYM$EO8 zvJtaY5nrL1K%b;mBu2~=KBx9zp7c%@wLUpv#6{{H6zWF->zlpUisQ{g{XSE%FfXwb z`dz;lDVJIbji}#y@9{WWSqd*FN@CU(mQptBLUn6m)|ILQ%MzQ#!spb!%duS|hWO-! zS+}d*@aeuWYqb^EV%8cz0*>}thc#T@3Iv6+4~Jot9M(9{OpP8 z_gYHX^xM>Q*kK}ipL!%Q{eIzdYFG2D@PHWWlM|+IRQJ+!&ZAeXG_joX=v7N-nMbex zNa4%smx;nR)Cnw0tbS<~KFS61rl|1A35A>0KzvA^3ne*|fr7^3$71v@` zqouUWqYjqRGLM=prDYy4)NCm&^Qg0>lud8QtcD%N^zAY~B&K%}KBsmrPhwrg zSf89QeOTr@n$CGNJhMu|m&~IPme4YfMp;T(;m}MyKKV2XM`s?Ra*5R#tMGeXERGcw zJ~^RqYGxq{W*+UI(rD(<0cn*oj}EkymU%SoM@H{;$L7S$4$xs@b86<^#H`b- zS$(*u7m6W1Ibqh~%xj5RORTt-d9>70TISJJmeMkhuC|nxd9=(@TISI;meMkhuCNOjA6ap7 zjktjhZ?=>c_qJFH-K%GUDSSX~g2GoP$jgJvGfNKx9HuV0P zh^zJpa4@lIEqqSxLp&RnM1W6Dh->oB#`oc+BRCixtvHF*pE(%KmLjndm7P*5>qqVb zpE_HL#A^4w$2i&TEJcDPG4En2yeZ|NcJNj~tMMD3i?S?(+FkgZ+HdJy4>8RrC$7tf zd*9Mfd2%$udm3}rlSfD94tu1f$Q|}=9OhA$LWnl+Ylh*WV_D@Gj~~Swm1Bj^seO~v zdYmZHA;$-YgVKCAK_c706Q@vGZ9&3B*n@Vx8rYyTRog+UG5g zS>RswY45Vch!?$jmL)zf37=EDmcDEdwLUpv#3t_*8X+p*H{#3t|m#5HJH z=XpLTptJS*J&KT7-d^9pvWROGKBsmphoFN9@X3kuTQ8mKTz0m%meXaPKR-MR_0&Dk zX2kW?UnS!D37=EDg!7=k2=K`XXNPHm7fQSHWHH=0TYj;U9jX^3;zsISSQhI>S!a*p z9ouLT;FA;L_R_Z{;`aWLxXJpZMBEg8aUyPCEABa-viB1KJ~<)oaQ$r}?uZ|Wo1x?F z%FZ68f18M#X~nJL`Tl4T;FGiU!0bFdtc!i^lRa6VR^LyDQ?si7Ci|M zgA+ej>OJt>E%9@eZfpINsdB6SDm_(h(+5b{TbZeHyT0E>LHt~;x22=7M*qV`LHxW! zf1i%Roq9N~c9W@sUB9H&M&WLq#U(&8RqoL~ejt*ma3KV`*alU*Po`R$^*Ky zF!wZ5jiqo?#c zcv{8fBoDTp)}3Yj6wTCFtLF=Il?mB1`dC>%c6B|gze$G-`{3ZdFIipd^q1+7t=Iob zhwOO`LQDT zDCXCYYPJF19VJ=#Kmp|PE9aovNQh#-3{h+(L@|FyTQp$GJKn^7P`#7g1frO~_d}Y< z?b{0iQS2ZP#X_I2DTx@FLO&L^36w9@+kr2glEouTpu`uAT zBBKToxB{i{TpYaZt?2-53PiE6;}sw^5~5frLlhhFOwuXr+zbA~{6<0)3;c2ywOk`1 ziiI*nv5^qPLK&jiNQh!#H^W)eNQh#g3{h+(M6pnYC^izJSV$m>0tw8yg`fR~wh*FN z*n>p`ppg*8!g$t*hG`^3u`rRYpsE@PQ7lY0RpPGrG3aODmEq~&bTkmf!n8g;%aJ{p zMG7WFu~3F6HWH#(ICKYT%QX_BSU8N45r|@gN15ShwDQjiZ}9d&rP=Ku5XHj0lTm9V zM6qx(i_}4gVj+PjHh2>d#0~;cEIj-x#Hk4o#lj<&y9p4*LK&ji1c+jx3{h+(M6pnY zC^izJSSUjjn+Q=XJTXBuMva6h7RnICMnV(|>lhTA)fx#=EIfaFAJ&>02~jM(c%9Tb zHxi;)c=;Krb!#LSR)~d zg}47CwUJGPC>DNgq>O4LM6vL$nJVKO2~jM(_jjxc)oD^AA&P}f-=YzCx<*123m+|z zxjeOz5XHh4E;&FH8wpV?BoM_;0#RhY&T^pNoezfk&eVft;Pl2fQEb}IKoko*DK^K1 zC>9ckVoZo)VVIiOmrA^t5XGdLiwRLos$oosVj+Pj#)K#qMyjLxvu{mIh+-juD8_^+ z7RIVGrFCFTh+-juD8_^+7WPowcN(CNm=MLnL}ktd!(u`d3kgIqCPc9?$+nJ*2~jLe zR@X@1@i8Hag#@A)6QWp{BF-YDF(HbDQ`A^to*HwJ6c#Ej3_=uRLKF+9E6#aB6k|dZ z3yahmuoI#f6QWo+UvaZ_LKI^{6bl!qhov15#Rl(iM70c2WVylPY&YX`H3y_+e57i} zXO^&@jAJJ^gCXX0OtF$w9?F}AiTyZBTbQ8g1rTJrcFsImt2i-C04H{;GIeC_CPcB& z!CeTSy9h+F(8(Q#_E=88+esNKI3`4~kU$h;LKF*KT{ATRZ;~D78$3$xA`r#GQ1=Ro zAw;n-Ov)5Ph+<*5t@<$`iiH-4qHN!OQ`tJ@w0@(ozk0nN#1NubNFa(aA&P~A>^OQc zA&P}*!pX~SLKF)JE1u(dMN5ccA%Q5ygeVpgh+<5LV&PD=53~ZN8WW;eI82#^H8Une zu`t6{kBD;k^}F1d5XHhVw*HVC6QWp{W$RD6F(HbDV{LuC8-K&~nt~{XoMW^`MjP9=vrcQI z4)7rB+sbur-(EOTb;Wdz2~jM}lQM^i5XHjDYDZZZK>715$BM|Y+qZMo*m})3h5cly zx8?byFh_9=+Y+K!n6IeMXkJk6QRlQ1h+>0BQdgHNU8XK3(s?L1cwFpVU9Pn9M88+) zH{cj@mOYPxXje`*LKF)>D6S>f?M8@VVVnA=)MWeiRx@~Zv)i{9&r<_f!RPEt2H@+s ze?m}qLKKTBh+=m_6pNRT(?Ap(yvO9sxdz7{!49(7y;Qeo|GJA}12QS-AJ5disM|dM}$Lpx}lvh!_@_z$g4o1CgwIQAjxMkE=aeD{e z2pp7EPSjs9SgKQdr|{=P(Rm=9ab547L$gk_%Oq%R@b<;At9uxZoo_;`lRa%UQeyC| z6OE*qIY4f4{KNg&d_K457KqFJ1{UG2?r`{G7^l*`+-taqLe`+`fq}|(KOJB4<|eEI zW3KV_EOuRQ@IDTCDFV(n@Mot&_A1~#MM(9hdIxmB0d63d;<*&Ea$h{z$sK`XCN~TC zC@;4G$V}~Q|0E!rrjz4#XRqgg|8#SmAWP-8o(Ty~mw|wjhSfFhVzkF={|fk2t$eY- zQJ4)e)#gij{!VTJ5UaYaOZ_|>UC-7g*Mu$~Yv`};Y^y<>hurEeE`7kh!cOgXP+dLQ z<>i&8uI!)>t#PdfKStZueL#EU0&fHA;y4zoi}X;XKICxS?T^Aoo8nN-7jEl8=yWb# z$zvb)hv`)rgFGlrjTg}UgsJS>Z2ReDnSUMlAmuC8iqR#Q>>rlPYR=dUB)}y*4V-`ry_+ljZ zskzEld&jMjxwB@Oyhp;lTKq6@t2N7QwO_no1*$7DX1(-}KS5rpn(J+K0OG(qxsdTZ z1E$zP+de@9w`rT%1p5Cn8hHBz2;Al{Z}4Eq|K9=v%k&!uiFVz|zQVQrr~_b?J<3xy z4o{)hD^W*!H&Sz_;HdDGB>s!5r=Zm*OV8y<%2rq8WB~-X9gw=+KgB$EgLBZRGam*Z zbYlO4IVFDpLNE7KQl`2Tu)Y@O0sIla*~@*B4HIRJ-3KBY+0gqK(nq-j+@6KM@d&xw zc_$!%_eJg0T?k8^WYqU{C+p1kt1*S0-utuH&MtdAgui3i>j3t;_&@A5*z~%Yz52QA z@frRuWv?sQ>*@cnS2yX^&%KLoZ|@F)$>Z^N7rSjhxBmJgHe3aRUIDGoC^TLm7Ek8S zVL$gVc5Lsm6Mg;zJKno9V91A~#sYUzhkx$Q@XhVpmmA6U<({N{8JeAO^mOK7*yap4 z+4dM~d+hQb_1MMqSR_3zv^^Hs9z*`49z#rz3DVDv^yC*)Q2T<1jSd0Nxnpb^qu)?CjXOJF05&J_CFxy$bq9nz^D*LbTd~b_?p$ zENvd5Jee(hI-})2L(MGqe3IFSz!To>*4>Ob&%Y3rKfz-DwcZQc*bTt16aT93;-+>l zqQt-IdtESo1yA|cdYI!3hgHr5Jbtt2-8q;eMDI3vaK`>Se;xqZ7yM`FUGLwacfEgy z-u3vp#^ zN|JWqcGxDnrRDZ<2~d{Z(pp>Wa*^0&X56!yG_HajpM?L(L8Qi5@*)-3WrA{j667Gw zK$4YB)Lqy@LTfkQZz2AdH{SUac3D0n$fvN&@>PC5ja{yB^L?*FUwL7eA2f_bzTnHJ zu*>> zK8;<5psSa&x0rbCAuNiZ6m~g(9sBxZYpwEYVjqHtUCyVl%Ozr$^C|3diP+_Q3cFk) zb~&HIE|-X1&Zn@;veR8Yja{x$`PIxWX{>u-bz)r#yPSWB2Ki)zn;%c7b;K^`)7WLW zx#i46&}U;<6gN}Y<@^`y>yxb(dxp7Bp%4?hoKItyV`7){71-rE7nv*G2Y0;$(RZ(4 zS;SlHazyNMJ|`l5a@KnJ*xd(rg)yXqP6T6(R zz%JK$`C9j6=rCqAx!)vaS?qE|>~g+Y4Drbczb|)xOS6bw&Zn`Ab~&HM zF2}?!=PR(wh|OiPd6+TcYWD&fB(bsB<%rnj{57K1=Qd+7;tuyXqP6E>VrW0zxMm-7|aWf-x>Jqr?z5%;+v%VLDZE=R;J=N}NYJ~?5;^X}%vh%|QD z7?H*<8za)#Wn)AIb{R&jcXhsO#71{Y@_myHn>*ku^;zI$k@GmyBra_oOcujXma`=<4~*etyCd^OoA`-71-rEl@A3$X$GrG{V|bgvC9#$ z%lT>%poz8gcftWOJE%h_lL*dy1$G%S8wFu&WOh^|!DrmI*yV`W<$Na*;BzxIi0h~B zp*TW5^A*@-i0iA~pa@y;1Jsg4oW(9j#4hJ|5CJ|pA#SAFN^!)9<}0wv5H~_~D3ryG zQMgI8)>-UwMC@{YoCxsA3321ZTR_A$jC+P za(*c;99VTjVwdw*sRN{{LSmQmSF4p$&4k1*=a;GBI4$B?jifKmU!&fJSf(!~b~(RX zT`a9RNkN>yR<#pF`Hk!IgkA+gK(>($vfn=!dDvCH`zR2B;! zPcJ2JaQ;U10xp*Dd5k0|&flaimDXBGP@Mm{s>ZCxmmiX#IDfNRCe=DgP@KO-eIeEQ zP?pb1wHqc3o_vNf^H-_Mq}ooh4CilEzZH)fLz&38sozO!lVlmr->x=EYjY^`a<$qX z!Dlu^Vwdx4)TvVK5)!+dzeBwz)ozl3Ie(|>fw3TVSuV_8hakCb19q8X z77|)}LBBn#aLvFkP=ge9S*{#|6n0qeh8UdEFDl0%gM3ncG-BC#xBFd`TQKoczE#{be5;MAcb8HE~QgG+2G;hovX_p zrm)M#!xVPec$mU28xK?1WkK-4Nnef~ogdq_NBK4C+c_ zmtzS}8oL}5yBt(tml2??N5W(I9SI_LZ$v?U_X3Muj)+|jTDuI3PtIB|*xlWLLQL#( zkj5^@#4ZPE>~aIK%Rw5u91{{8RA86uykMOBWn#o+cRtH9OcuKw5xX4hEoyyo!ib~X z6H8?y(%9vg*ySLNU5<%e4$|1=m;m4)ja@c|rm@S$&~c)(a*)O@$HXoNY3y=L>~fICE*sO+*yWhm<)8w) z3_~w*cZF7C=yLZ~8Z8mE*yV`W~fICF2}?! z2Wjkb1F_3N8oL}5yBwsk%Q3ObK^nVkoTggK2}7Ul}!71(9OZKSG= z%PPmH-+<4Ev)JW`*yUiH2=K`Xar>$xP-vJi!U@vYzO z@Icj-Wf^yiU5BPy`VFk-d} z>&jlAq?RW}SnP5{>~e6jsP)MSBQ8>lP-q}_IY?ud8;D&F(%9t&VwZz7cDaGr9m8w0<5*v$Mj)+|jmWUxfIbqiAYDj(AtTcAnn3cvZ8?(~bWl;8Z zf;4tHCU!YUW0zxMmxDBR*_d8|U54qmse@sMnY#C>hZ55*b~z$;Ie0*f^~nj-H>$g7 zI_FUuyDal4ja@bhE3nH@__BIEQTT>Bj%A6J#V$w0E(dRl3ZI-%xLNgYTb@U0?6R3h zY3#C@M``S`F`@#y3?n{L`#_@c`g8R`VuZymN5n1%Uy53voG{`CwE+b)kJ8v>Ghk`# zvKg>6cG=9MGx1j`Z|i(QV0T@JDt8sd`^X0^+l+fX(uja@co zrLoJ#tTcAn%%e1R+03IfcG=9MGGmp~PWn)AIb{R(Om$^PM;^0g-mc9>4mWW#H zax|TnO4p0AJ~{Er{BY*ZMhq*l%Rw5u922`7q_N8}vCBakyBrg{9HgB%RvQp8CMDqWnP7?W@MhtY)jm;*yV`W~cixa!?WhJ~<(-$vdkF;)q=i(%9vg*ySLNT{bGy*yRRdmxDBRxq;Z_AdOu% zF|WWb!_W@iEzoNG?&bw7i=h^~91*)5^bpg0a^kvtxc3(tDo>8m*kyBvoyIQ5#4ZOF z*kxRW5A)h|EUO&jJ(#Gp*yV`W-WKX5h%iWFmt$g=gEV$o)=e6_91}Jiq_N8l#4ZOF*kzb@ zgXecDhvYVIQDU0KE=R;J2dl*npPaC2t#>pEF|o@*8oO-lOk~cixaJdykk~GXR^t>k|bQ zyBra_9DFPyeRAT5>u+9tXDA?IGpN8Wz3g*^`3-ox37WXZ7IU;sB2t|NTbS~U)s~=6oRbZFlY`tJ^jkxyux@vG;wrGq5I0%BkcgY2FHFQ) z>~cixaZ@zw!m2jRO ziwVGODv4bV&KJZfu*>rLCAdJJgNPAqDQ`C>A};cF1K4H8$R|M#5wXj`g}Mtv*fY3H zkM33u;pO^3JVs7Jc!mBs9eV(hJ)lU85htPk$1m<@!<^Bx09?Yjr6dq!s#_bdavo%S@1* zh}h-edVMq;$5gplAKks|=Pi079tJ0VuGG8Zxm)7rDqUy&l&Ny7{vth9ZqrjCkgxS5 z3b$(}{Ys|FYP~fbg*BR~oRX<>hyHsy3U}(ExL8c4%3b;|(rTk{x7N4>NTP6$_V5Fd zOqF|e`*alU(|=D#;eP#bda692n}xZjnJN$JH|&GsqCv>eu!Mqp^p445_F?veBg{M_qPQ)$;PwQq`KSeV&*6Mk}TxCM`j6O!zk6m5Q z>aWuwdrm)q`@SS(>-6X8kgeC>r$hF<-jWX43;LdP$X?V7(;<6F@8VH%lUYt1^gxM% zT~06S1I5T5CPo`|N30Jnr-<0);1xX&)2D7=@P>X1F=|Kba_~z%4RfI#vCF}mvX1JB zT@K!oxz>)@<=}0JsS^>q9K55iMQ87!p8?p=?F$s!FPZ8(UbVn>8*lnJ=NKp_@CV*i zXbF42PyQD!@tju8ZMO%u)N8`AsRip?Y{5DgTef4ZDsRVHyzMCPcO=%ixOxbS#5xz( zkZQK|;|^(ZqR3zeu;R+=QEevHxmdeQHMBpjt zD?Wfje~`p<#8I%$(T-11DY4E`8SC7PXP8b@#yU3>>l~G_&dtO+M`f&YGqKK58SC6k ztaG$mFT@F}yO~($sEl=PCe}GBW1X9cb&e9Ov)zt0`k9Zu&BQuKd$5QAG!yF_jc1MD zgEkZE98IJvsH$dSoukR7%I#P=7iz&PJ|^3-M$@KIutfG?7Acrm=ctTzZYI__I&_A# z<(i3gjt*mF1nbl~fTB6Se!93@!i4uW-V zFIea3VXqG$oxnOrk63PQ#~PKf&fJbQDr23SiFJ<3Sm$P9oue|=S+--1o;Xc3M$N=J zM`f&YGqKK58SC6ktaJ4IjeTibQ!}y7(Tf|T*14Hj=ji3HrPi&PSm$VCz8^WwcC68B zMuXXoHG19HY_?;K%2?-SVx6P6s-)krW@4SAw>wD9Y{we?+DIAIOssQM#yU3>>m0q; z1)~bAb2G8d(WXv_4}iJN#5zYG-7alYn~8Ofws6S->)cGNbCh764J4KQy2^o*q3fk^ z$!u-d!Rw7C&8BV!>m2Q**eu(zMhVtgwquQksfA*=*^V`-n(bJVs@aY;O0dqd9cwgF zT{D0Nn(bJl1nVr@u|{Ln-O_5dV~rB5vuwv2?V;96tJ#h}A#~KZFpQ0FIougq=rWj(K zqv5vd%XX|$3)We-V|^9fthKdoMEk3){UL@}=P1EC%XX~ML3SL?cC67f;pAmHvCh%K zisyJ<0Tb&SC0J+Kjx|cK&axeAbf`KTTDc`JvCh$9$}B9i9cwhhR*#qMSfj&j)ojNa z9idvufa4>5Vx6NSReP!1?O3B0tg~##8qJjM$#$&K(Y9{4V~vinb-NvFG|SfQcC68{ zwr;m$jZ#?WBIg*bk@#UdR@P~a)bTscdarUlc51(gPE=D+m+e@ic~a&u5$hbCtd2mF zY{$y894jKnZpX@1W9xO_MEl87m+e@iIf`Q_+p$LT74;d-x0id=IZc9f?%f9AL`njLun9bdfBM_tsWV-h4_b8^- z!%&qQg=-@>HyBqCNWJs{Ai<)k_LCpT@>9rkHrXdOp772NI4AsnvQI4CEq(!q_$R~8 zN%Ac!nw0JW2d`^X7Y)Mv2OPYvqblskxr^P8aX(nsN&OBjyiFqrV42^>5m9K0@pgNKBJ*ClZ9kZ|z2{)+R7aPVrv!RrRT3-c@- zyl$79VFczpjy>E5aqRjHT2pZFx{);VzX1oYn@aco3pjWOZ*wbzZ5c#%1h-u+a%tGF zT-Q!DQPTB&$lLeah+m>D}`q z@-#cWAEYj)uhV<%87%a3dS4{H@GI2o5_FRVsOGCvsk*fo)(JSbjK=eZQ1(;@$gDC{$mIcUATdfcO#On9uv z_1!CcgGLUq%zeY(u{z3D2Zo=qI^I?Xhx^cleQb4z6EQ)6Iy`efhNOe{D2_ecbvSn2 zfCDJ6;Xh46cS#VSj?Zk|#hlpG+{_y&a_pEOK+VhWH%i8iqccClX^8{@Arl0s1=e^! zWP$*7nyqF-CJ0bx*lI3hf&g{4t>)z%sV>g^N)&}569lMBGt)#-=a2~k)Rnf{Eo6cK zl_UrVnIJ$V2?9bU2vA9afRG6SRFWVdWP$*dBnSwZAV9Sw2+#~e2anH8ik!Tkz#ch? z>C~R#ZQEwX48b~>{1VndZVVvvZti%xlhgQYDU`}JIpzOvWeJee?|qPHPsg$^cSAqwaNWLy z{I@I8ZwvV^UWEzqewlrn)At2TXt&ktWY?L_1*fU!bj&R`;)RLMe1seT{RBh}a6YmB zLt@7niSvZ}$*y?l@$SoD-I){XG|&djJ?TVNac!g)pEPg>9}CMJat{POfYzSRJncK~ zNJ$v9`0zoSAng2MK>9<@j_#z);)8r=5Wh#e2E_9W5lHSGiKBN0IZ%5G8g5HBu+NU} zUTX1lXOIsDihDd^a0W%7JqX&{mUa@QL8dd9j|87Z3l#@=9_8%xE8051jp}fY#NQ`$ zal~$L@kyMu-2q%jKK=$ZqftTL_Gm+IK+qvmXQp25Kx_{*zGlRl1}bxQ{tRaYx7l?M zMW3GQu#nx(Jk{#V7DN|W1xDgD;kI!ZTI%o0(ON$gJ9*Q9-9X)hKeuj3xwz||pqt*i zxll*?*<{)72{a6?0*P4#oZTp7H5y)KWAEvx4Sf@bL(n*+Odqxhl=+|xpN)R^f%9?v zsd-+O?5BcuF=Y+!iV|C%W9tHMB3ei60NThAw&7_uWW1sKpnd~2kekF|(?NNdLJ%S< zcn@{Pj=^yT(U8wTIUf>9Jy{|eIyKG+46Y5*pkIOOZ{S*8!Ih~-yuju5a|Uk$2S=tw zM&=-n3jU4iz_aJko}2j+-A8l(b#;vQCzQtwCPoMSQP#kp~ zhDRaoR;JxBbbja-)Y^H?D1%GJk@Qhjm_TZ4#?6dC&8YYxLlw^01`7BrUyd{8P_)<6UsV+}67>fpa_T z={VS&NMCHTP~|2(PWD>O--zp9Lh_~D4YkakwA-CNejS!w3Y=GN-KV@K>;7llJ?55= zP)>F3#gjB1Z10Iz$)()M>y=ZJyAp`6Ho0pic}{JPZ|CCN71w2)x?FY_*J+!(?P}#T z+gXL#<*)t)mV z_xM;$3CE{fvX^;&r&aJc?^(=!aMCDT!S-epkh5zoxW2((_zDh~_aERtpM?MMK}7F? z=Y=8~x2n6K?2{k|X+Eah47k++Y$4&lacJcR{WgQOXaG|DWwYCYkK7Ai+NO~7#ovF9 zU*sJO2RFZ{8i~(!2bnszzQ9h|L0^?YNaUlC!Ph{nY`+)mL?*}k3^P91nc94^LG^^= z@qclD3Kr13QC&QkgguR9B8G}@kTA&*n54b9raj(RPBsMEQk2h$_A-RBG2^dDjM=9( zi}G@O3Yi@5;jbWaU+VYC24iONRbO#Fp6>?78bM4sUhGZ6Y(o%Zz9d1A_^vC){E39) z42J|}+$2Qicta3lAbl?L926afV4k!nvNC4J;0=zA*@-v7gzA%zn1T1*w8mI`3i%!H z682p{F`7O6@i?^dg2l(<|DwELUb>Eajl2@Y>(b!LE6`#F50~9@qdS3`Wx4|gRAmKwHXqk9z z8OM)Im$IAh=5Pu$Zf-s`v2F{Q9Irc-eoTWj+58d?Ky$h7G!#mMC||iEPjL1w-C7UhV{b}rtLS()vv%*}MAQ3PmmO7a89?CEM;50;*woxO}q@x_76 z?Oi-tvoia*pC>Z=TAAlCp8Z6CCZ|6D2guybokf|uv3aPG>9xa%l=_o0%u=`yC$;SA zUY2MX;qJ<^L}R4Y@*piAB_cIB{cCZ6mMQL96iSoXyswcdQ-w13aX+LSiN;iSCCegn ze=GA@x_f{K(Bx#M0?M4}Zik<^(%rQ4Xltif-ozm}#!||bALZgl$7(s&{Vvfm+iGc` zX>&xRCa1qQ4$yL@>?~ed#pbh&OtYQiCp2r3p}3+~rv2GJ(tC!xHqm>oi>oH<-Fa4T zfnv@VC7PW6Mx*yyH2JatJ%!BqB9A z{eC#WyZhYzsAUC>xZlW3#^qjjK_c@(mm8g%ae2tftY@c(MSv!!e;y8yxz2qGh0^;R zh4t1>v3x3xc-~UV%G5ONeG#C^=?}#LGXLNnL7Dea=GQ-x`IUP?BJ&$}ca~+A z{>jShOgsN90yH`Or8wZ(f3VFJl>VMg_+@oes|+qzv5(9399I|516XzIPh)STCga?# zI;nbY2p(kAx46ntoig?EBjl+S((2XAPl;BWrJAdk9|T|Z#F-DzrrM4giR+83>K(Eg zwH>uPPCz+ThZ6$6psAN{kn(DGX>C{k10xZr8K~mbdQ)3DT@}<8aN{L-Q@wnY6sj|% z{nDoTzmdO{8jR(Gw}eCMhp=8$H%k4Dq4n~aQk7aR{BIAf@5c5>{aM;S7+T+p^=dU0 z6ExFl%h3A%thZKgNd2>+^*gd&QiCvLnND8~tslfN)hK4v$aMNL=%`<^w+NcGoJA2N zSBH*w8geKUX0xwPHVC@ppZLGnBZPuWD+OKL79S%SL6?7+2)e>pbQuyn6|Q7opKK6x z&nWy~Jbx*&DBoKt=A|n1fAL&njd6epKK8H%ggY8aZg+h6yB^9^u}H6 zEv~&imqiiujuG_cbOiNR?CX=Ql~?%dkSYkeaxY{`{&pQNW8??D`2M~i{LK(}ZBjf4 zHy?%X41wER6|Y+gQGYiCo?VNtuLt2DhQK}Ii|g@yMd5oxXiGw`HHgPQ4T1X)<65@x zmjj{Sn7j4K#M~dq5U0@AQsipt zf*tXQ(O&tuG`X~R2TBP5S`mR=-Y-c5r+|5$NbP1)s z7&4}x&a~F{V#xg1OLT|ZUShh0cZ8*g>7VWmUFOorbIYdh;=YlXKHBA`>BjUi(i6F} zwuk9s#aN%5Fnzk<;Y+vv3gQm63dHm?7lCq^rHJX*T#LCq!%`&bFWvyk;g%v%zx5VS zj<6Il{bFQ-DI94jV)}wRKsm}%WV7nU_kc3fQeyJhlS6HALEJo5fR{%6XMpnZAxWv>whHfId@02 z8S7qf|B;9@8MvHywask zy9VFy72XvAJ~<)oQ@2$O?tmukxtCM;EM;A3$QsP>&n-nVmwbvmh=ngKg+CHCqo?lU z6uz<)-s{)wHwu(LSc;NyItO9=+EOHg3k?0l?E|gG?{C~|5<~wad`=wp!KnOMOw;7_ zcfq0ckU~x!+Xi3N^D?b~GmHM5u=ISS$2N4rf)>DPO-0$qEZqYK~Nc`Vr?~I3x9_R10!lR;X5!@DK+V zarNttfvDE%NSwd$MzMZz3DuJ7h&jfKxRG<=c#ZmyLjI zdK=U*gh+K7Y_3rj!dtn}K|Uac%qKw(?Iz8}`CW|$cPlUKHw!OJmu_5g*yvDa^n=4A1K_#aBvIK zB9rBWLkxkN0~VPdDBRU_k*7`TW`Qu&aL5A(<_8Lg84gabBJ%@Bjfa-OLfPfV4uKEG<&6vJJ5~mE|8Qu1+2w6Uko*?Q#CGg&g!~rE%ytb$oR*|WVfmSp{Dz9xp6w;S zq0A2y`nH$+t}#DQXr4ED5{VM?1BH3RW3odrKTsH0itM>7!6_JuM5i=^5e^N-Wq2fg zQrOB;`GLZU%M|7Z3hhOS;xHIP?L|q-(DFq|+0Y~1 z`w~M>aO+qWL(OG~6EiG4xvDb7JNP3Rj3} zJ~?6NgRa-EY^Zq*ZDZWmZ)oO#wghK@otW>F6VANvUPNbB za_B!W;^YZZiTQ!T4=qJjAoBx-A6bg5F6IXcH(LsR93`Tg+&dE^wzxa8EJl1Rd``^# zK;b8%)+c9cH{9y}CNZKSKTsPt{FnQEB5s@eWFpSy2a1^=D0CGC_~dM@!Yb9Zec7jq z{6J`Ht@cUU()odEkRK?l$PWbOTD2%)PUi;_=8F74U~a2!NSG_~1GQ0MQEf(>85krV zMY%om1BGqG()P>`6xNGn?U^4aY$u9M+-!cJnE8RiMp5EZ8saueMU8NjFsiU3KM>+J zQuRlhQ8`BamFi^}Y<{4a`GLZ5BETmn#O?Pz~|}h3Wi2CFTbTEAj(D z;S{wpQFx#l$+9T4`GI2Q2MVW&3ZI-%I7j&%U_bK%h3Wi2CFTbT)A@l)%nuZ%^8*

HI*(tcv_VFzZ6KHZki;wG+z{8=D^}W`3Y>i5TLO6K376rZ$z$O6LbM zW~K838MD&)fk4^Y3Dfz3O3V)wrt<@pm>(!i=La&TSL6qR>9?s+GbekV2 zW`3aX0WsDmCrsa{Hqdm=qjY{CnMdjTKt^Fjejq4(S$&x(d_!Hrvc$^f2a1^=D11{? z_~eAb&1z!D@;plC2Qu?0ogc`|qjY{CV?;%MAQ5?sxvvg(=O_bQ!{6I1D z1BKZP4e`kdv)W~Tj)E~Oogc`UmCg@j%u446GV>^%AIQw3bbcT+kJ9;pjOi8mfna(= z=DEc5?J{*Ni|IB$P&}6>v94mQPfnOVEK`l26q!fq{6I2~()odm!ixMrP&hO*0KLr+ zj?TQ5D75*3V&(@5$BGJ{oKQG5vkV1uK1$~YGV>^%AIQw3bbcUXL`8le7_ndG7l{!E zXGXCsUfcXYG4lh3(?zXMP8cya)2nlNz|#4F%z&ly1DOF!=La(LD4ie3m{pM<2xgs_ z*%LZUY);K=NX)YNfnw$d3KxnYJ~?65;>>4>S?T;h#;kOHAY)cKKaiP6>HI)u9;NdG znR%4X4`fWQ$PWb5ugnD7l}%rfnNBw(qBcKJJe`+H*Nd?}Iq}Q(!i=Lae=KTw#?4^(1)pfH^usKoq0VLCrhiTQ!Tbbg=`^8mVp3O9{EbiI-Kr!-!_2BKW%ttgflAB|6sGe78TZop zfohl^C`{)EszH9BFr6RB_?ylTWc*F%2QuEJ^8?i&KTuea9|+EUka+=?nrZiS=KI7s zn;$6NOy|B4cYJcfxmMm^=p6F{g%$aMATIRUbS;ak_I^##5-Xb@C}w`3up|O}azb2_ zcRdOve$W%9^8=NbA1F-c2Qn(t`GIPfA1F-c2dZIypfH^u$i%!NKM)M<;60rf+Rf|2 zvKVUf1I5e_6!s9)d~)Kte7IND4Tkc=sc?k1&MChXk)*@nNK27BY~}|FM_CG=cJsbw znAZ>eO{m9suO}+U3ZD}*KTtSMlxTALyW#-7`+M^ey$Ae6?|~`3)H2n(Cebp@8_Tjd zcCgjL{6OI$B2tsnUx@>>%<=w!g7NOSpJ+KgrKQCD9N`I;Quc1PSJl1j-CXbPMDIyf zFY^P1^F)azr{91B^q%h>fr8O{!B6yF_!GSs{YdY5-UW%?OT6t^7Jo0bdYK<6yiAm6 za{5bgfZiKDrw8=%6?S-&k%?!Oc=o{jK;g|+3vcyg-P~dc@`#`Lfx?xRBKP3T4-~F4 zlpJrwI21Q{%}`+m{5J1~#I)Om&xx5ID8z?{VDiZctJZqw(JJN#3ZJnG$yd-?sGLpV*5VbxzVZyHv~Q}n7toXrmuGe1zcp9t{D32}$(s$OO5D)IwC z+zj0hZN}N7^j{KjHa}3z{6OK+BETnS>w)1seL!!#{NT0_;mP`HJod#n)XVv2zAoX( z5I{HbQA&7kVDM;K;eaY1Vh*}yi6b3ryRn| z^?W==PC|Hveli`xEA&Ww%Z^r)eCV)!yriruhOM-kgnG2 zZIJlkO}I=CN(bp0{U$C9k{~VDt8I`ZqSxv((m`6GA4~`7I?enV2$B;sKTvqRJ`av# zs@$y4>s$8o7JUpJ1}A>5)JNdCTQXHv>2pMZohr9#A5UVEsdAe>2?CKH$VB0Gz0pQN z{9LX3NnaaL`FQ1|I#rpFJ)_T; z^d`sq9d*%lU-OjbD81Z3tVzivKUY)vML z{oEl`uQnU+=VhV#wb^(-Ukeq-`>`d&@qVn$YsC9$v+;iZA@{Yn*?2#>^;upV@5gEx z-&Pavr_ILuDWX*o@2Bmhj~MT#emzp#w%K?;XG-3THXHAUj~wFtw5=`P5AW+M7uLJ) z5*TA+XLJp^AS+~6HQo=iD_?X(e^285RC)|W+>~~Io){if&b}VFs+csDuMkEkA@h~X z88#}3_fy#tJL?ed=hzKtU}I(46VRN*`>90RBg)Jc{&|u+qO#t309hsRek$({1v$yT zUUElQF2Sn<@qX-^puMtwcNCPw`>Blj48qe~?u3e70paOBk<@H;29PabMV7#Box}PEY2%mkP@qQ||9f(RC;}b8- zcs~_y6)ZWy?+gDh-cKdi3i2oVPfI@H{d5g@ka-;Mhv}{Xd%F#ra}(%P`v{5O0SX;2 zqDyh@qgv6#?2ai>vf`$^M}&AEdude&THXLd-qY-P@~q;;z$dRcrV-rJ#rru2bxh*@ z%tn4iUcbE+(|Cd_1F*%g8tR4)K1NW;3~XKhuR=f*r!>9wbChtCs`m@u_iiiSd5;sJAkH7~=h~4O@py zhV=*gEYFsFW_(B4>n8Djx&~woP<+y*>!J(sWb>{8ANBz@27-Gg2;uH3u@Q3YWv_#j z(yQ@)_(D@jyq}U#(f*4OjBpP=@JdDN^w3_z@huyXh~xc~KuNrxhErC;&@h9GC-Ht7 zPNk$}bPayTOrB}pH8=}Nj3wlHF|I!s0H|@JJ0Snx3;@*Q;m;B3r||-YcWC?m(!guH zXaSOF9dDg3@4LW1ei#2M7O@@BtDe~hS7nYNlGO`&Up0tO_#z$Z06+0nfVohaj3m(_l)cW7Py7sva9d!G9-KO%VCxc<;}~stL;e90>e;teT*ge=-FAb*!3T zLqFIA#r$80RTCWS_h8X$k5v;K>u=56|1?%jaE^Zh<^SKrstK;~@8&)KVXT_qb$?1b zdftg|A#}%^KAV<3kFjckx23iCJW7PyBGWG?sPKB{*g3(TRNQJR#g7JyGXvHHb278gE?t8;xDHSYaqW8$F5n!7|3Wfsz?xuT zX31F3>w-vJ!2y{gkYocgU`?<%!IgJxo(94Yl0+TO@#q#f+S!~g#l}V^D~Sl;P)I>VZfT;0!I$_Lb{=Az>oNlmCkJq z`dlR3>uZP_`ypO=pZbb0|M=gZ@XMxl+!Udv80bQM=F_JEY#;i<2cTE`Q<2_?^xl9H zsLy@=GVKp~7=vLbKeH?DRof50fzm;Sxz`|fL^(u=mxhnQEM{2Vm%Qa^d}62u5%QPK z9XSLtV{!X>^F0+wlNa!A_3-P7Z-sG){~;k$)<+nYWgM#EN04=+u|p(gg*w&N<%(v{ z+pWd(_TihEH`=(}w+x z zi(Pm|f#-cbKJK61sBgjR1)lWOX>ixZ-+^P`p>EWRcE3Xu41w#tO&*&7@4G zs?8xX=3VekL++TDk+@I9ZiKlHLu>}c&QU*Yj@-w=dzNDNBk>&)BbeL%JgAt@4#$_H1k*!&OZ}d6H+6h_DNR}|ySKEZkZa?ZQwLTt|aM{gBd7EG3bd9>--QYB= zO&B%147FSh!@pNwoa?H)(eN1yl@8XOd3d+9UywMkdw-*eVYI)(ZOK1UKd)s=W zuR!KvWbT>H^hVzR_OW0u5jMkKZQc(Zj(!+51c{|cIQ@8Wazqo-^||FRf?Z2~6f)ix zr|@Z5R~|*h=A9rv1B3Zym>`es5I(gN4axS$`;g7;Z4xrRj;Xd4)_0%+u?gzHIfW(%pULl&H+3OiwVA-TqFe4i9cO#@ z!&ljTyouEe`>W+vJ>ME3`I8^L8}W&{1>&2`m*8wQd+`CD-#y?*&?Ij)Vjr~yPr)W{ z+HD_Wm(({ZlZV&EZH<2`A_;5xP72AM4&1?P|FY?LoY}xAFK_+8J_7X8Iog8a)KHQjdJ8JpMHXyz73fDe|wh zHHh(eiSe&#J#RcF`+e_Td?~r;Ob>rzqca^HvL^Q5i%aoLqwD)YIDf%`a9rJ8cfrL< z@81XW>az~=5%!-`JD6-b^IJrh^}|gDB9ze`uVlR7=b|$O|0X(9SVrga!n1JE7xThY za2HgDYm3elN^~a8{!|Ujq(}P-FW&z&Fq58g2gUz?5SWS8lE6%LYYEKMAr8#Mf#FB^ z%dfx%zI+A$X)^wsmmC$2_MJj>RW9I z&W&*nAomwChYZPC5$E8m|1Rc`(IGHHugW<5k69DgX4V9@nGx(VK^5|3)&#bhHGyqr zO<3dhBW&G_dlvQV z#QhOwJcTT<&1}YMYl^`KOHK-6AFK&%Giw6d%wg1$_Q4UtPzkWj9Ay~^u+1DJj4H6r z9BU=G8Ah;t<~S=+t?~(0A_2CUG_VadJosvuY-@PR3z@ivDPWs9jg`_ALk<6M7~W6< zY%}**%?Ys0tO;y0_lZQRl^?LTB)~SaCa}${32ZYD%PqFb#BP~Kg;52znKglJW=&w5 zNdwzZ<-5;E9c-1Kyowpj> zu+5}_Z3P0`Od8l$BCyTa&k76MD-hU*5PQ~>f){HF%mlS5G+HC3tEXs?7~z0z4FtBC zZKPODNf@!0dOR^A4QwkA*k;newgQ1|CJk&W5FKXHz&2~>0&A84+pM9#Si{h{>Z8Qa z{S}Th0)cHN4QwkA*k;ne zHfwqs*j6AG%+vte;L%gnSt!+d^j!6QVyFYQH4xZl&KJ`(C1L1oYD_jZG!1Mk5ZGqY zz_tQ`Z6*zDD-hUb(!jP7fo&!YY%37hX41g60)cHN4Q#WOsR6d3GPkPTVVSMWL+VOa zOuB~ywl$ni4=fk+H6>A**VV(U%;jwQG_b8eV4Fz;+X@7>nKZDiKwz7x0k*-2*VMa- z5v$Z9ro{*cY-=E}&AcncYDzXL^Mh)LVk2sRZB5F2uSO!z*6Anpw?v%-wlxsgW|U6_ znv#vasrP3m>S};($SeA1Bzb9ITM586Qv+;+aFc&;BAf=ciEs_D4Z>agza+vnz_upe zbo9IC;z|_!%^}yBz&2A7OFI+TW-4M?X9C+yixh1A=74Pt1h$#3Qi!HD_-(vD35f#t z|CkzJ8~irT-!Cb0bAK??(hLsR)<9sJnIH-@C82J6|6U|YQ#SQX8rW6>u+5}_Z3P0` zObxIN1#aiRmK32z+glFwKTC{oz_tbg+sr{ytlk4BZ6*zDvu4!*+hEp7{&y(DnzhtFkZEZQ2W)E~u+98h4AGQ?SyxNs2y0dv z*k;X21KX@wXT+ju4oY%37hX41g60)cHN4Q#Wf*8tmK`c?iN9b(gO_H#^&=?>V| zKwz7>RgBe?gy~QEK}Xk*(!e(9M`>W2EwBdIh611P``~Wtt7rU2lL8&Et>G>{AkRq= znvy8+ZU1B>Y(Gi^+iX8d1KVsrN(0-h5jDUz81a^WePYB1{wSuU)(+U#Kwz7}x(PBg zC1J#me)sygAEkk9w!zZCHrrrnV4LknX<(Z*s|MHxvwrY5MH$vNVTLi7tXU4&)<9sJ zsmst1O-Y#5l6fUDD-CS3W~G5`)~qzJ&Gw@-u+8?PG_cL~qcpJ1nqC8JgXztg9}?4h zXSQKlJnDdL4FtBCzGAGVBusD5Oz!0RQ5x7L{U{A=vjx@w+fd+`%mUnPeYIJpBhyl# z1GY5~*k-nnA~YpY;Ec?(NZ5Xq2DaILlm@ohev}5bStDwIZ7^bo%$JD~voc2|MmS(w z1A%R3Hz`(A5=I=5nOBJWQ5x808!QcMvkjI8w%LA^2DVwVYJhDpYfL+r)GSY-`w!L!}GESWQX%GT)K$8_=u-wwW}rtw3O#NdwyoFR(q* zz_tQ`Z6*zDD-hUb(!jO?fo&!YY%37hX41g60)cHN4QwkA*k)>gZ5S!sp6LZ!ZS@|? zY|pAnuXVt-1_Im6a;cD}B&zpj=Jlj{X<%D{z&4Wxw%O{Xfo&xM+e{kRRsyiiq=9X= zzG+~at#2CGW^0!Qwv_;EGc~|ARPK$8YK$xQX=WrVDwT7Cz&04#E%aB{41^8*GXF+XVvK zOd8l`zp&H5wgQ1|rUuxCQFwd6cuTe)Z5~8Si*FpTt%1NcGeHWmk(ri21m*4++? z+@yhR1!Brf8rW7Mu+7u}+hE#-!AulkU2;|Mm&7y&Y-=E}&0HgPXiCDW2Z9G_6@hK$ zL1%-^;)tCOS&jhPtPyEoTYW+dx+uInQRjed4FtBC zyeQC=MD@Fb9kCc^t*ZgHp|X{52=Z)YTf;9Bbq?6pKwz8cCJHnq@qSw;oSCSr0k+{S zG$=eOQ8y$U%d}M10oxh~Y%{||fuKw4GfxtGigDB9Hgt|H5mPlCZYJhD} zw@0{dqHeEnU8be74%pT}V4ImQ3N$4fN0`Oo*;t({6WC@B3ZKbfHL9mqmiN!W;Z)2F zVRKHI(U#4UaA!<=V|P_q=1mR>zreHv_D_|G$})$ByGd@RGQ;Va!@>{o8H)W=WuleL z;UUkX0Q9EJ=z8Xea2Q7MfZmje$}&fWHjZ=WGK1}zqryWmCvhWx9?4^^$g};u`f7VH7hBowJlXc-)G5XIs z>Fn?)=Ol6AIWeTmI_WndBTFVuIyZdVIY~TvUdS^#u;HP51w3B`teqx>EH4xZl zE(jk)#nDwR4IgZc>v>stB_@NDdR`u0f_b;3o>#;eNZVDe498;fC+R9zg*QPVfNj6*0+f{B0`=jmIRT>CvGq;D=pbNl9cZaLG z#yKVj?9nikp5mUa72(RX%N`5I zx{f1{)8pZ(X&*fi-YU5RtdE`ym&86Iu+97_{1duQ(+KlSIG`Km0tsw0&xW_7FLWlb z%{(X1QIWtlvr_t6X9C;I^WsylfxtHNLbw_Z7GPVp$5`m81Y6+Rr3!3|st4Iea*%xk zfo%xqI|7Sr^+9yi>5y+Gur0b~4<-q0i>@Wt0wgX%N*;Uy+oH>tgKQzNEs77aZy~TP zy6zXqK$o|`w&;4^Ccw7nruCR4uq~fD$UZ-KTz6<9vLZi}N%V}aILJO9A7tM`U|UR? z76RL1D&In2TTFH8y6X~z2%RW88sULeC@=S4xaK zw&jz9?7I<2W>kL5b=qJHfo=IoOu_*z1h(ZTlOl$qg}}D_R8|F~-$Gzpe!3+IY=oagcpJKFGd>z_xsRkbMh*ZTa{h`>wmro{NYwmr048S_o{*#|PQB5ZIPq zPN(3l)%KV?f8 z0tz-iZEap36pW4!vTq@#qAk%S%?v_!a`&^6^3TEd;jZ zUzvhd1+cA!z_$ErTf#p;VYN)9oo_uQc{5rFY|F3WBL`qx3xRF<>$Y1h(am@qdIkfo)|1+wv#)v*8~C+sXvCDuQ(5q%QZHZ=oH%qZ$yaqv6ohb zP!!`H36PCFPo7l=Y}-Dju{)T+wtP4BEb7?n#+~4-d{1>D^2_r2?Ja3M!DRy5^2tH= zWdhsseUN0_C`89xTU*R@q zZR0cf9sOQ#cbUMpd~%R|nZUOEF0LJeGJ$P~ibzS083}C5&+_?>=ZKcTwtRAseVM?v zd;)AM6WEsD-M<#4vJVj0mY?n02WwuLz_$Dzj$BwKuq{8wkxR-1w&nNqM@WY_T9pZG z%g^=43w@F*6WEro0^7<2w&mx^?F6=!32e*Hck~T7`x3ym{N9efU6l!J%kSgpdsUgh zw*0=1epr~#@fTO}Z?x8jp7T^C*GWuz+sANJmgPg>m313Xog;0tha>}6d*O6k7WXKMrlLF7Qb z(3I-KgY5G^`O}0FU|YvM_`o}0TmA7n;MOXzZ5pV)PyYl&|0z$w&@h9G*LU(?GhY3v zl(dYB1-2atMn!;a6#=&435RqouuXn@?}nh5=g?Q3244$~QvH&X!ZRN#zdttd{paYb ze#uGMnPdH7y!T(DkNQpj1e83nO%^9#~0V$Y5}f2 z4#WkVL-1cnMlU%`IkPZx&;S5cut7d^K;|$c*-wZ~$t=#$PyD7Kd?<5phV=qArA%x} z=8z0M?Dy1VVpB4QIkK)yY)a-xN18IRDVbk7GFv7#C38yV7%3=UCN?E=TILK<)vHWw zN@l4e`<01J$t2j6GO;O{1e;POHYJl_Q_94qWD;yjnb?%f`5A7g1U98iY)a+=M*^Ed zH&g;vp-07F+Z!mfbNl?*9q`}unGPM92_Lzj<-bF zHpukWc^Ns~Vb8YA73j)%fqpDQ?z%-}40iC2Ax{kUytnW{_CEg93+iIrF!V3r-2};D zt6kL0?^>6t|Mb|A+@+bftmfs7n?5>}%xC zep}++_0>O^KOd8Q?jIGM3Pqzt(cYp+O|xqDiPebr7m4>brNCh54Q!?^%ZZh;=4gI6V z8DG+=1Hl_D_J4I8%%2Q$!)G9yGIy|=4yDrv%lX9KM(X{KVfu45uGx>8zf3f*q~>2y zvl#yT+0eX#n&}8@C(kkf_EjEP5BI1|eEhb}Vuf?XwP= zNllmYW^vFgw(rX%#r?bTVJ}PthC;f}UVL_kfo$)Ehh}eRTYx_`{~Z`MmdSO%_S&0q zJqXmH%-qjMS!0>pkeQn@^Jq}VF>~=){wEo*_FFoANR88{p)kb<+*&)7)-D9kI(-8iCh3q_5+InJzFn`BOqyR5b22$IMU zB=HXJ7|*uM{FwO&X}oFqBNLLp89@>mfF$_ykzv)XZ^1Wn|5p;6!FA(m8V*(s}bTayytEk?v?_fnRT~ zMY@xD2K<6~9O&UQItF^^y%@{ZbB$OJqbuxz zaP{1Tt%q9%_h8p^54Ij54B2;H&n?(`JuAU|=k+``N3U-g+*x1m?+eC;!jNs|^*lC5 zZ)7EiE~w`jGJ3RSaI1YikIm5=+grHRzMjYC=rLA;TkY$4Y>sZX5PquC%2TLzEKspkfI{irYmT~NBpfi7wFE-Ni7iMWPFE#=K}2PZWtR&{@Z!D~d!H=*V%{{6%q2 z&T_;%MWPFI-g4yFoT9j=gX7RYMe$EZ$B7;E1J7=5Ai6+zQV+rl4dS7KhK6-oQ$9gItO}!ngNa0 zi0O*wx>_T)7CEnx=mNcs6ssu-Blc3SCq~S7>cj}53-sQOLnDer7wCN)htYD2L>K7& zEJx0sv4$>i93IzF6hnXE?ureas}z2`7~O*wMgW=MxqP!0b-h_Bn&-GorFY@ z=mPyKt4>a%DH2_v&u|40T~H*tKreF~F`eiFeWv4ZmxeX{EXxtoi$oXbbDWHvGy{*G zs;)~6Jy#W(7DLYyIYcq$JM?@pO;Zwv-ln$8#)jT*)mcM{F3@+n0>n_F3-s?DN4!pS zfxg>ur0Iz+(0_0o@jB53`d-J8$`DYk)Be-t^d zk>~=wT+G*$L}gxAFS9aSCD(6QbrQ9>NOXaI({bbpB)UMqK5Zy1*JygD!v(`}sV=+4hzL{g7#?wL=#)5?!DVl49ks zXBcs^|0%?ph%V4+bU_o*1v-r`Xd=2mr_lvXL>K5Zy1<%shO3NyCX_zO@6;hSYpH)q zVwOV}G!k8)e=UY+O2VwG{cDl1W~I>u)~qzTz?zjt7l5-3cD*|zILav!U7*wGf+Eoc zfXAMN#{+X5l#yn=X${k_@}Ephzu9kNT0H8|1&u@(=v&2DO-Y#kq|XDIr5~ly1=5ew z=mJ~d(`yv?gg+X0+a`QQj^DHeI&?wfU3@^ElOi-FQQ+JD#YotGltvfWew0QR*nX5o z7g!@|&;{s6Z}|@;MttB;VOnbK&;^aB(0Lz8v6_-F;zxhI`nbW;=mOhdm<$z1a|~)5 zER8O({V0ttux8bu3t-j{{tT31eG_J$OU!cUf<~eXbX|sqXiCDYmdxjgS!r~EH7kuS zux6#v1-2h`ccxeSQ5s!f`%xNQU`?+<7r^x9Ohc#G^xm2ItcG~hp$i&`F3^3&SWQWo z-kzC_g!H2{xJ zpm8@2l`artH6`(ze@CXwjqF4h=sPnq9#ArfBDz4|~=wTB@TdiOO{d#v@TAxIy+WrbS&*K5Djw8O3B73HaY$Ccq_i`NZ710H{x8sPj#OHk+haaUh zv|CV*jcT@0`vnIlhV~aZuaW2iJwQy;l*G7vY_J;=MVUF;G`O7~;i~$DJGHTU>S_U+hwo6EpqdqJBt_JY$0-9BhdwVf)o-G6`)VIsFop0F?sXbR529*x_Ccc7(L8<=a7)X(?cpD}d+%{f?;Al*A9$ zH^B)kfSW*d4Y~k7CSM2FBIM`=gL>K7qM1iIx)S2*wL|qNK0P5<(za{FT z@a{yNLl-m>U7+)#KvNRc?-KUHwp43fb12WbJvIlGt%RE+&sMfIG)zlnyNaCGNOXbj zCJHnq@qSw;JRniGZYV!>S^oU+Ei@=RJ5e_z+#yjnROGxyq6_peQJ^V_%C?7pq&lJt z^w{t$8Nph07+-}9sAjDj7haX98!vKRBhdwVGf|)^33XeC1?;l5>T1vh@ZI!qIP$Ez z?ZU4Ubq-z7NOXbTK@@08LfxEjw?thHx&Z3-2!ENV+bbN;wD``U3mSw3VSE;fJ~li|gzZ@<`nd2YJa7y$E>FVo z;qB;v@v%Aj1lczqADg333>k!uTgGK|;~w}$R&IbUppP^ea%m*GK%W$zNf!>%zY1@~ zf~a-j>EUCTMowIKM%V%KQHcwehQAZ*?6Em|S$Mp2lDP2KVM%hGlg0_h~83-meR#**ut^qa6Jes2>eog4n$If>{3eO`F92sAY}rxM$i6w}e|;FUSc?`quCa5w^$X=-a|EXnS^*MxqP! z?cx3C0`Sq@;dj_TVtw?7@O8{pCqB9-JQfpwNnf}(JWDh>AKe$WV|s{>lT2*gAD$tk zJvK)_5MnV6x%Su`{b2Y~+GP)g{Uz7A?2lnLd4BA%IeK~6OLCpd9uD`y_&RyI9tpci zu5;O=VYBoUdnlD&5q^+%*<;}jB5aS%(T|6hrhW88_?YC{V{`PAA&;&X9}!)k{}jH3 z?$ddMekN?kuBI~41^U_W3G{_B(FOWBd5#*0F3>Bbua$`|(9ercy+)!7^a~*mofdRK zU5_1*>=MkxwYiEeFjaJc5p+Q#(FIwHF6b1PtFC~23(*DUnnRc*y1-mZu9u&J%k4+` zCT?$yhBAqs(GBQ=C`K2w5?v5erj_V|n98>jT@X{9x&d7f4c}FCG{OVlp}hQOxcmYv zx7yrQj?IZieaAwHE{I}uK`YS(QH(BVCAuJr(FLtU7eq0-pq1!?C`K2w5?v6*=z>6YY{Y3>}@2C`DeZeDkbE{J9l6kt6&i%BXbx*&?t1+7FEM7t9%fFH0{+7r#D zX9Qi)C7{my&A9N-Den^838GDPm1A?F#czUYCAuIwh)I?~bU~D$3%UrppsO646WuWu z25$5L@~Oc8_)$&j4o&;x*&?t1+7FEL@~Oc8_@;PJ-?R{JGByB5XI<% zR-y}{<#Y<(YOO>UM321Ei&Xbkq6?xGx;Lp_twa|@PYe{QUn|iC(UTSzFsK{R1<_Ns zgdw0{^V8Pm^+Cbt7+ugxbV0OovS?{xpnqStnVf3Ow4mFR-#E#hOa3%Zr)f@l>VIiL$#i7to|bU_b67x2EGa$&uD zK91`4T*t$|F2O#?3Ypc*q6?x8d}hnBIZ=WxkYjVAcK>cM+#Z{gkoMS|gtW)zLLU(d(PIQ951pXnqK#t9cPV~D=KF|eSf~Vot7+t`0mw>(9wvUI~Qtcz8 zYo8ZI^i5oQs0CYCz>ge z9Cj035Y6)Wj^~J$=z=Ig7s##fYgYh%0!?d##=d{jd&hKVue3T^!J&-M!HMDpZz|HPg>m32`A_h7+mx0WkZmV(tWQl(FM_uK3`}` z^(DF>`pKUwRF22y)YE|?3dAJGLJPI&-^S};LBq6<2lN=eJ8 z1rXF7H`DFW>o|qm&$AzcUX(osyWtMVUbGYU=&hK+J$loybMh$j1vrS0i7O%&Y|lM< zvysl2-FM+0y~`jInm#*Y%x2!+k$d#6#l6OyiFDR%3Vvi}}9nT%`6%)_>m>vflW?oIHfM`E>hp)r81AzsYj=2?e;8sXx zr@=!*=%It=fb^Fw94yBT98TX4K<1FAaOZy^3+3BA7^isRz5}M^=N8cbe;6&QBumI{4FV^F0S)&$-R_Bzz3U|F*pr z$4FfKueSMS*0RkvCkYg2144D)~TUtdY;`OB`@!pVPdLk~+HiHKp z=f~j8O}cE55)^k?_||;rJ8o`0C=oZzsojEiu##W{V-~nMP-^|(0nLEg4a)- zf{*UQtRk7~grY+Lr*w*rU_^1N=t!&RS-hzAQM^}EEQhUZ^#M$L96uKNSM;x4y2-C3 z<8;g5%1!=NGS09JE^Xvb#xH_iY8fqLyhn*;meEYc=VbiaGP;oQ4>HcQ4DLD0hxoP8 zXITb!SLW-!zvtM5X#w(T~&Ynq$zgmVk z`**(v<5kNLXaD12FkZ6^akhT~7_VD~IQvKT?Kdn#oW1`2V7zG=;_OQf2jeZvh@Jh; zIdsezI{RJ8Nu2#Gx35}fuiAqi7H7XtM_OlpKzT3t4F(+gL#oldqf?;E>N~u<3*zmH zvgOg;1#x#5$DzLq;_qh1p~DN}@D|6R#|z@|R>z^s3*z#wjzgap#OK`{hfXhu)4Mwk zyb{oUJ$qUa2)!*Ab#)ZICOkL9N)`v==p+pzPIDh^#yT#AIG8Z3*!5}jzi}c z#QFUkN4yVD4OC5a@RYcJkj=CHF9y1^8jn1?)-gam1J^c43#=>NwF?!4p0a$*w1mQjj+IR;zrnC{g$4R zMp$I?l17-R9!H*SgoSE5Hi$IBf#O};2#Z}KRQM1bB+4}JLL*$Ef(WYL<|A^YYkPST zJ|X8S$B{<(8#z}yjx@q*HtIEwBaNW==D*f)q!GTO%yo_|H$93kF09hid`u1jrp-NL>&AjWj=8-;=BrFK6NtUyvHf?nUfL6v{7cY zlM%-}Lz&N=j8wWmWxjAStaRZe%6#c$xLc(#lrmpA8EzdZyhfR?oeX!?6gHsDH%^8N z-i3E4^EW5MQBGkjWxjPX9Oe{0rp(`+46zD@iIn-y$;e0xubdCm_3)H+^gqCO`Zj79ue_>IBxK#9@T^x6KCc;R6dr^N7T`W$~69zCq~lo(G<|Hgj- zodAocr6v5~JlEd|reZ~`vb$ zy2wdjSAx@VO+{TYgJ$!k`OO;$IJk((^tuR+&baCY$V=2EbIo;3+I10fu^kbYcaV~T zGx%sXmq#7&#aXj1B2kyjb$3E8wJyTj+`7mSOxkr3ezvr_b&*r3$*zkq35PT4QoPy` zNYtg6vQd{}%0^v^DT%ri4PPoc7mm|$DOnehs7uMZNK4JSh(ujV)*=6wQ2+ip8_Dn55#GbrFfW6z%@3 zVq@ylHcP#2;qb@~v zI%!5-O4dafbtzdFk*G__x`;$wO4dar>QZ#i2QYwPtdh%eQY}BRbDO-Y#x)eQaZMIRDl64V@x)iNELhiFsm!ju? zC6tZ26uo4%*r-d%x`;$wie5QOo);T+DSB-g{DVn+iMkZMRYHqn{#K$cMXUJ8#Zi~4 z>moL)5AW+C7uLJScUTvXBbZ!(tdLnQ>JrvPm|bGjrRus!iBXrZ^6{Y<9+Vh$DIraX zQI`@jUt-jy>bgjYQJ1hTVnfq4mKb%Zx-L>;)FrHo*rnwWB}QGUu8WiybqVVt>&U|M z=n|tYVO_+&3EE4Hx>Q{kDKY92)mr*$H`hfG;EsdbSOqb^}xgtv2Dq{OI8SQoMM4XVVbOIR1N^zEv|s7qKEvGl#F z#HdSH7qRris>G;E>2;AN_Ay!`{;POG(;A`cEdASXmaSy*kuRk|*^ zP#e;f;1sy1kK&UScl1fZ-vHMp_OjiP5M9-E5x&r>>mt7qN}?|1_h3hHQI|R#e-Uo2 zu8aHzlv@}19Sp5m7op@@*G1m&GM;PkRes7_v+Sr6Z6b`R_oWF1h!fJ2F8P4 zNRenWC{hFKkW{Mw6ig?xn71x>a1L(7r90U8H(ZTl9iC7!k0>mZhl%wO z>JVn!qTX^${>O~vsLaTlous>e8Aqh_F@)~K^+)X9laXFH=7 zLGWn&S)(sPok>p6IGL`YBg1@ z-w#Il%2yfowhbuk`+{xTFl0{Pv*H_mk98D3^v}Z`-bS66v05oUiW#<(z3p>}LS=9J zQdMuWACTTgN8mZ|_gB&#GRuEyB4!4QXNLG!1dp(#Z(tII)#5xO&Iy*_~{zHtj@&Ec-Q1sz}q<2 z)RIAd`>~U~@UM(VGJlRkPXK5Bbxhyv<^ zc3eAEH{8_?+5s~1VOh6`$qw9bXY7W%LQr?riI6XH!(H7qyD-TQ%ergH^%_`He#|yL zjzk74x^u7PHr{a8#0_`Zc*9*2H{5084R=l4aF>lY+%<8-T{hlu*TfBX z*?7ZU6F)4o@rJu5Zn(?F8}6F8;VwIN9n>9rzr2dwaF^Y(PX@N|!!kRGNjRX18}71` zNpTF*#0_`ZsjLb=EStFDE<4?l7%exj3$6!Qsbe>R9H6yX-x`l@dEO@xwA3Z@6pXhP&)?It3q=O;?->S3Yt-e=mD>Z{mi#?1~SB z>ea*zciAU8)-kVN6F1ytpX@KxpfWeyWuLMo3;_k3pSCuy4+=)d8}6F8;V!#!u-w<) z#0_`Z=f?;&uFMU0*_W)A@lD)tmyI{vHF3jT_La@is@QPX#0_`Z*T%^N)V59BaF=~+ zh2+g>;)c8IDn4@fux#RnyKJ)Iu351|@xB(htN_(=11i`;J|2Uq$O@U&YB$_vH}ILA zIQRhh?_izd#HRa{RDNNR#7-WkTk2{IJX>8}4%au*{D0@5<7^#vDH^v&n|L z96v0xTljyL+z~l`SZ0$AcR7AoW+(ZtOYZ0#KP z&pyu&%N#!}v&Z;36y)Um5~3&0y?2S zpysZ!;VwHyy-GFwu*|kgnrirAnH}p$o#TgPc2h<$L@&vE4NQE3+nlx0Gua*eR=7LI z56f(_;V#Dy%j_<$9fKS{EVDC35+9a1epqH_`FzLY!!pMY%WSgYF2@hc>~8+SQs%TA zKPDO|q;mYQ%vLwt<@jNlohP^R!!pMY%j|qd-=K2*u*~l5=-X9}AC}pD9DT3K@xwB^ zucIGUIeu7XQycCY*vDv%_^;v#O>2a%v-Fgh?(9XYvy1%2pmY4N%r2HRn~5Km*@OJ! zk;M&n4SdUy5IwD4!w5K!PmQCytm(cQ z>I1Uc6rXhIy68eHk**K;u(!$atZ_&GLHHlx+Q44M16rkY-|N8*ciA6(K1)jV;D)>G zPyR%qI&#BZZV$fQl58tyD{Q&zpe10o$O^_o1)%0_;7a;FjR@*$czj z9?1R+4cxZxfgl%ykMB@bp~|s%)a}31sGvXcsbEtoxFJ?Rfd{Ezb5Zb;Q!twfhAVzt z(uz;1faUe$rtKq<*dBlVu{&&tH{er#NgU`6_}2dK4g3>o=x?YplpD0b^EWz~rL3dW ze<6c^9h;S>km-B<)=viGhoMLg#yg>f;(tA`=jr0>{=XQEzrKZrYfx@}G|Keq{`NJT zQuo4RwCBJc${SMm!;PNTUN>?p&%^P&@!p~=2h7>@fH~~(8t#vRRk-G=17=+vFl!kw z=Q&`mvjb*q3%P0_-_;y2>uWqFIbhb;lIzveu8olD^Z*hWY>m{H?*_8S0ke(=%ta2E z^>ukinkY%`QeJi?6_Fq?S5T;zZ`rc99o z=9tPCIbe>dPK_8ao8j+@jz)Ok7^LbC!sQ$MiRpOsWWa1j9fN1I$N{s72h2qdm`yxj zE^@$Z;sJA!17ij0dtW9W|ItjMX_f#JtG6=D4@>zQOM<=IItVsx-p0*)gS|A zvv?k;A_vUoASPJ`2h1iJFh??AZjb@9x#KasU>Y%CHg`JdMhuuuJYa6bfZ4ONDX~+L17>rtZJu(G17@?FPQie=$N{r?WHz2A448`?Fq;*> z5~^2`17`CCe|RupE^@$Zp8T^=gBm$tHc#0ShJb?2Pg|SU2L+?!0dtW9X0wu^==`4T zMGlzF^BfWRJ;yb2z-(T!TE-VSU^el9xyS*tdF4Z~b6SxDX7k#6@DE0JMGlzFTl=8J z@xxx^fZ43#BZmQVkppIv446C1fSLD|<-&TGIek{9KhR!ZAgjWxE_T3dHt?C<%mK4W z2F%SIFq?M29dAE8zReskC!}fSfH@)a%^WbBWWe0a0W(h7-Wfk|7%(?;z-*EMb2A6b zW($9R$sN(m0kcU4%*`Ayn@PUKDUNRDfZ0s-?VF&znFD5%449iaU^dfS?u2Fzn9X$m zWYIjinFD5%449iaV8&70tSnsG%mK4m;%^|rGnzSIHi!FsFgRdt=78B8;j_sJ13fS9i`k=M$$+_;17_1#*{*>-^Z}g^1=QRk17TsrxTW)7ImY)q2#-g(U& zFq=Ibxv-f7W;4f;OPV=gHhcQdqFla|n>k=MbA8Nef<8$#bHHq>1LkH9n9V%7odf1( z4w%h+N8g~DIbb$>JNkCj%mK66$IL*3c>=%C80XCI?A(%KbE z(;A`cER7elr8|4AtIZ<6g6`VP0kc^wX*LrF%s2?XzdRUAyn4RnNQjaSv-!#YM5rtW%+Vfv;4wxHf}M``u`xa9 z@DjdkIDF0>?_&^~44=b)Ky42WpL3_2470;bJCG7RIDF2XO35%Y9*mx!LQD+`GpHKI z#*D13#;B9Jd*1Ky$0_UuknR0AE?0nY4gS=`-v0o}whbp?k_=v@d3YQ>PV$H!p`un zftTWS>K`o(Z_s|sK22o?J<7x}D&uiU)%W(;Fc}2D@P+XXzsGp}(5CUfx<@_l{+oVg z5FE_Hj{pDjzyW<0N>8B&^hKbnn1PO?Uj_Yd=BXtTc(}oNkgQHw+r9YIhQ0Vy(h;36 z{~;2HVErTh(_~;kJaicT?0|Ao_N=|#1QE~vw6%__S1sYKBwR?%fF z`BL7Cpnjt0CJalw!f+OFbFHG^O-mHr(wRwVwOg&C4SB#o`sZ7=a&1RN7Z@0^P_W}zRe{jMmIjiQA^$aqf}61c6f4~u%=G8n9@&_;<5EJHS2 zjwRzG%aGlbpVIlC2txuv7d|HAQ!Bv;u!Y-r%WBJzjg(iil+P_Ae#%ze1q*G3zW64o z(3ceQg1OZ273-iWR#dt{eT_uJW7O2BPKJ<@(i@&4r{p-Iyip;1bZ1Pll*IW>3ZqD` zB>w6wa$eIU-c%Nqnvy7BqB<0b2Jz6AR-Gbhr9oUY$#DqWX%HXb2oxHjxSO;=oHW&O zB+fOAn4m65jF_hSF)c<+7dfw~7yY)i6pMf;Fyd%ENBssrZk^?=v?mViz}p+^OY&}+ ztFUMYGAPR%VlVZnkfv;(b2SQ`8y~No~a>5N0=Q$0n1naD2wc z%t$>T)L<=25+YrqeD zJHcT|zz^Q$Hnz4hS>4zg2mBa-VTud*!6YjAKMMFUM07CV$CD^8_aH9qV2QghU+y-x zKFLD=mjwK1%)%DCv6V?UzyiP2uq3__bMK>#dO_Cpvn1dLhp#T+ z2a{A>v$53${IK7-alj9HMy6A`1k{;31{eN0m*vbck(@%O0)8;Sw;U%LwJWBn z#%*l1q?Y4EQyW`z+}QdGM4h!oZfwoLopPLLbz`d>CyI@&wjJ$pqS)9fRD8(VYiW3)#6hvP&^(;A_1oG9syV!E@34XKO#JwVHGqS)BVG@Hq7Y&}3o94E@R z90}3mjuYimv{9qgQaT{A%o-O%~_>OA853>3yKIzhR(S;sDx=X;v zxv%1r7I*ZIg#TZ-=Ge9Q)g-9~58PB4piB7~9I`Q~%lDLdJ{)jpLojT_s^C8>^7j1{ zxlu$qiO8Nv`(Ez}_%GwPslOw?{0z1u`aRVWq}dGT<}vfpM^QVtWgZ^s4^lMN@9866 z!&A6d4ON`OS&hGr+oEC&?AQNQOvJ0#XW%zr-HZH3@ux;?0%}lzNs|pB?hT~; zGsyT0GdDP#nUCVK6EX+=0f_}jtP=~Y`y4ofU&G~C-s}xw#zoL|4p>8RNTu0isG5$2 zOmEm*E(csS#xcF&XR^|t!}}lMh7k|YOJB%F#1U6B=SwvXHjn(4b30$F&ml8%v*xUa znNj&>>Jo6M8}i=a_ri((HPBQ*@gr`(4Aix%Gt%fitawQNde^grjg{gpnT;qZWo{y6 zdh30OLhGlx>?7ms`mH2;gDbY{srRwm^;vu4JM_iBn^mSNn{ z_cE;)yCPh)rj1}+I6oaA*Kf(WNpRvm0%i1cscx9rfX2y#5YKlS8P2B6X_8F_~ z5=FPPFew(*%vkYWO))5X=t%s())^}-mpFr#@5!X-shP3jts%uUX9=Ke<)85X+Gngj zLXNH83%4>U+G=L3c(0}y6uomHCKmp8&sg0H3vGqI_(xKqni(tBK~qd-tiD6yKcBH` z!9+$pWA!K8xz-sgs??N}8LOj^_&+;ib!lS6G=&BEwa-|wSVZo1GgcSiXD6Pq;w(3R zoZXBS=c-dPR-AF>7}U*J*-ewljFk=Vo6J~o4wqj?ZpMl;v8fp=PN?E@)y-IOLKLh2 z@r)Ix6FInbGgh4bOU+nuN*`aW@r)H`nNl-WoL};LCNoz2P4#>3=H)njM^Sk(W5$ZL z&T;OEHwY6mR=1G(7T(;P=yJ^PQKU5)@r>22xXaBw{SE9&@B^;@3RJ!3+!Lc$I8b$k zNjvvMuKlLj7Af}w!nvnIK&};3-5VLHxhLM{=AJ%=MX9-`7*zdtYT{aQG?YoS^#2G{ z{gdb*sQP@Qa%bRDk71&ij%gA%_jEp3|64%SZ_^e#_rxR|;6T-+IQQg0)vOBVo*by! zlAL?`1Z{*7QrtPZ*}d=4%nk7o;Xu_)QgO}PlLJ+^OI{4Bre|dCsS;3UZW?m==Xzcx z*d9dp1XRswDF>=%l4aD+J=KD$-^BW2S8U~p?sU@sBT)4WDRJ$fYB~iEa|^ffM2{SX z?-4xAEjHNfRYJv}>L-PYLDlaH6@#j62{EYJ+Prp9^~Z8w463&CSuv>EYFRs|IwSox z2333bh{8mP163aM(kKE6Js(D`zxv<_n=EImC>mY^4Acri(62ymHGWW#npP75w zu>%W9=AJB>%spB1=jNUc#JA$l&pn+Yxj#4ebb;h1b5Hh7@N;udHaD4jx=ilA9!dA)cOlD#JhNxu*vuUqIErKtb``6VsJ|z1@PUIS-I( zA0b`)93-O0;M%6R@15N-B}!J@l$=4e`q)dWLMV!}Su*#;o+r<$Z|OV?b}zqp?uoO< z38;D-1FI! z`I)&V+m6ZH6D3n~PkhJ!$8%4+ih;@8lYOv~xhG2|b5E8`=AJ%8xqK;?9jN*{p?`kv ziMOZco-AFRd$M$O?#a^CxhG4nZSIMEjMj+%F!w~7)(DNcC(;qRr_gThX&C5u?ultO zlbd_mR7lJ{@hwL}?sIcbd}6tmxbIve_8P6ffAxX|ba!^rnP!W+UD2S*C zh=@7ooU@{WIS0(woC5|7*Nj=OUUOD>zu(@~GaS+X``-7y^}Y4h`k%F?Pwid1cI~~Z zy1Kh+@2a??-y`^|am}!oy?}(&UJ0t^fK~~r4g|7uPwXh=xu+~$?+^^p9%XPhT}+`HH2TXa~tE+G^z12&ZFdvM@R{AP1*U?Fm?0;SWX3T&?u zxh9Du-4?+rZU^)_PE&Q4nX=8ySx7@Na!e54! zyf(BvYjvcPl36S6#uWcO`MTrmbBvGF#o{)9uB z@weNwCQ2iapPsWHY3Mkvybu8DF27v1r6=A4B)x)^JLa*XqK!oI=#We@F*w@S< z;%_ffglEhMv!s(~AT<$^GcL|Cj-0p?5b?JcDRNj`1TDId)I>t62l90>OmgyEiWxrIN%d3Y~DxZFK2w;K_A zD}ug9xp^rRS*S(iXhNKIL1I6Wns8YTC@M8K-X;oL8$fQ)YLaQoK~Sg6*EM7`8^C zGaJ6jVz{Ya;ouA~S&QL$kWHqHaKfBL$Zo>5ZkRL|qSB_Eiw$dx&$LLH7dodHkZ%)_ zEFfjx4?7x!TsZ|E%olbt(gB*v>5{d6xS9F9%&v>MzRa$x&^g6LWYaYcH;_lfK z=zw`ylN!7b|8vh?kBG@3(&=5>HB*B)pCVl|HH`jK%4oPU>VwdU)CiUhNCrmR;SJ8o ztv(HbnA-~@@#~`)+rG}y>^`X-E@hIvCpBFeo%k4P-jQVkl7Z1Y7hf*9htEI-y9*=P zFq@2a+Y~v2)IEIWmVq!maQe#FZ%r7%Kr3aHD(W%Pl zX(cwS@ zZZdJ)Kb%yZ#ZcnHvHcJ&UT-lJxo~u=(`FbqKkEhTa1V<<{e=%BKjv&P}fL{5sO3gfuSy zMD!=H$dcOCVnpSog)dCKl~^D9|PzqmvF3yODhpk5^m0#btA zBW6yS-J^eE_pmv(%gC72w#qc3j_~aH~KDQY0 z5Z_|jRGfWdG4zsevi&GvzO)#ZrFtF-Gycb7#ETq)eryg!t!l=v%_n6+b!#i9Sk(=! z@~w!LAZ2hOF8M*J(7g{+F(o>2r&8`DJd{vHsmD-svb4+f7ETv@j^}?W<9;BZD=!+U zD)&Vc#PmgJ;B?p^>vqP-&gr{xi$NT@`wEyUt%pN?D(7MYedMM~BaTFKR^zjRU`F0M zQZ;UWd3UHPJu)Ax^6o0hEtF1g0z)p>M{(3(}sM(!O6a(UICZ)~O5Q-@5B zR=EQPW4)r6BIKcVAQ8P4ArG}}LqH^nQ z0>w~8aIDECh!~~_4mG)`gh5m~DwtRLr)oA}VHE zs)&l&_ESW~Y|9i;G28x%sF>{lMO4gokRmE(J6I7FvmK&{*lc?Zg&ovvhjBtq&2~76 z5bAO{8t({NDj*rmcHQ<(VzXWU6iGHP+YO4SnC(VIRLpjhA}VIPSrHYp-J*z!*=|)t z#ca1JqGGn&6;UzU9g3)!ZIvP_X1h}n6|>!~h>F?nQAEXT_bMVb+qFw!2Q}OM6KFv` zKGOeGvn|>m`?WqmO9do@**-m`5S#5YwSVO%{ag_hv;A8U6|;Szh>F?1R7AyW|4~H6 zY+os&Vz#dpQ8C*$il~_FTSZjN_MIXsX8T?d6|>ow=8Dub;7o{0gscg<+wC#mMW$ zl>5+MJ6a6qkP5rO3o+fvVz}LYA-@R2O=rc(H&WrN)xdPIG~8~#u&5U#>8coba$0Vqs7RZ(Z8@fke*>Nd^0MD!aG?^Md6tiBMOT$dV+|n3O|5dP11T^ z2sW~`>TPSd$)&2di#eF8O5^AWAx?424iIOKC=`$~@28J6KbF-y+P<){8y7^GV=RXK zxFE_LYccX-ETSK8G3=+>Rwq~tJF2$BiHh;q4+|pt$(BZ5U%8`W`c%cpyrEO;r;jkD zVyw*RW(E}#WzG;fr}*JJu)vujen85+N#AU?N1`C?ZqfIg1Z|^L-e%u?v@@9WO=kac z1-F~cn3f9S7s!jgfVEZ$%Yc-y*5k&(cB9%Ep0pZ>wZsxnTTI0g&sdCD;$$p$q@Puc z%uuSJ&nu=%dhHcm@Q{1K(x{+*`Z3cQwQ94zXig{#`jXH&MH~-_BW^{sfRyO9e;6K! zu7a+&JxO|Pr#TP;?z$NFT_e5r+O_Dl#$u$`-n1NwyB4GG^P9oep2bvpt#2`vUYoEO z>9u2cbY);MoKq|8-Wj)h(qiOIc6M{ngcid$*}{QSQG3c_aeL7m z(pFVM=M-<)9d^sQR5~Cf+N!I&lqTr*B67O9ck@A)=D=9!c_W1Au9$%1USU-m+>|{O zW2e{rbQkwLl-DYIx_z0JDtif?Q~a_e826S+0#c&N(e7tRG#R(;Snd^nH>;HS;X>g~ zXt|AIU=dV#Zc_*`MlqP!=kVksDkp>E$F<6_?lt8q$Jr{k?hez8mr4RsqRY>A`y){} zZ7SI9Dx26EECZ39L1e}BGP^l$Gp0p@xkBd@kLZAYvzssoNC^#=xY()0_M4?Doskay z2DZAv38JEtk>TLh&wyE`7?+PR9mx)`G;$M2Z#&3h_?T)ka*OfYuwMB{bL_nrL_bt9 zzBI=xYcX^mrkKEfJ*M|@+e0$7%@OV%Wo3>OI;S}G8x%T9#1BY`o8U=zE|t-H({?E7 zs_ULY(>-f3{4{dV#h!4FD_8Km+n;H%)@s|uc0e?B`UPPbkP_B<*ZmhOII%C-t+hId zwXWM7!n|)WVl5eyK2%JG{haOnj{94=%8%Xi%T<12bxLG$vwkX-1f)cJ|LTry7B|rE zw!Ni8iI(duh97r27O($PpZLXHfbwca$E#vmv^3sX=&nxjp04PruE$COQbNln-VI1J z89QpSlP-ADa#ehPC>-Ahv`rP`bL5~-d2cnD%1eC7JCtduU=yKpim&pvsS}m~DN#Wu zZ(eig^ysh9wzINx#f&rI6`Ag$80mCPw%>M3Jk>2mo0km^~Du zPn;|!aMHbODL!$UjM{oTd^jnl+#DUf6Cj6*-p_llEP8*TbBbFp#Yj0ogbhfE=2+l; zNzpkQo!(nas1p>0%#IL!p~Xl8$;;0oi;-`35n{2$=tyVMdwIDQu@FnV3n`G;Z(pHv ziv8|HH(V;!CP*37X=@Yzd@OsO+d``fpPxKDQ zYa73~i_LKBo#fq*_aM&YABffZ^vT{byf-kkyA>wj)2Dbd{-6@<8XX=VU1&holq80QE0 zxtQlnpY8R)c*hTLE(@g3@%9kncBPBxwRf(!LUKEl-orjh>GQlI1^{~5?)(QTI^UZs zV0T$GNMGQ!kg`2WoF_?N==H+A!*BU{`}T*h^SAn~fsd+`y%An~fjOcog= zp4C0~s{N`f`?Z3{CHLH`y1I%WV!9N|1Qf$}S*5|7gxV z_o}WfA*1Z5TXh|aiKA}SP47Y?any~P9*QCwBp!A90u&O;9Q9xloERh?^;EWgbMCnp zLt%67xferK&AI1Z3{|(po_kTRZ-obg#7{;la|FRnt>|%(c+~G?pd?5<8W4-mJ@=w` z&%Nf{b1#bb+-uG~_o6{cS=F3-?nUvQd(FA$UKH=S*PMIqMe&|{&AI1Z6z{p$oO|v? z!<9=brPG=@o09APy3b z_FV!PGw7=0iJ-b6|Jbb1%AM4F+}wiASp}HG{;XJ1ucb?70`+r9jx6 zd+tSd;|&g6tD1Aqz33i=qL$oqFS>V()Tlw?(S2I3)SP?nMUT)ZagccQ*n+l%G)O#p z;(UQLNIZJ_p8{!+c=XJ_1kxb!=y|O{gT$lNDzgTONAaF}&AI1Z^zyq>PJ_gwHD3v& zLE_PC%0+|3qj=A~=G=2Hdh*Sw^v-v%PaGs3y}utjZ-WMjM<4Df(2VBXb1(Wx zwcXVQA+ubAT&Q=$3{)QnT&_b_f>}05JR0CKTO4(x@}7GVBpwZO$F^gY>Zn@=)ls($ zs-tdH-g8fa#G{e!ZulgO9d)Dfo_i7`9&P0wEV=5a8Zyyu<-iANJ{t~%;QliahVtUBsOybwK4nMU=venQ$%mtEoj)5^jU9EFuJhU3HAwtSHb|v? z1Y`?>Xm=r9f@^DIpfPEvY7)X$KG{Ve<__(35S27Y8qnMR8|3b8b`y7T=any~0%0JqZ$zc6LveIwwkycr?qMj9PJDmAL0#G~3;?6+v~>jdro1 zI_gHdT2LKzqdD%|kg)8i8_jjU6xcfIMwLDHBuG4(C&kN-y3y_ywvM{dd<$Dg-DnRB zTSwh!PYYW|-Drb7_cH8blt%0aM_s~{MqoJV688KkmcH5%6ilc6{ucX;bbkvQO zx_#uvfTJ!)IRe7RI_mPSu`rHd+FovT2@;PMxNJiS5|8$CS)bOtUtFRRBu-R&!#iEN zF1pZ>NZ0va!2azG@3gq1-yrx4am}!oJ%WVPZiB?5buRBE8zdgBcYhH`9CfRA;pk=^ zb!(1xHY4B}_l#cH5%?D{lKAkN6P|~l>X$3=;Wa0c@-H2ApV}E7o#R064Lk@m;UJuv z>4ZTwJWRu$?crG&-h+t;FWd`hKRg82M0hH$LAV^(WOxg%q0{0&@J6fhj#~{D&9{V4 zl6L~XlK8;fDFSp7Wy3mG^ZxKo@J`{U5ys)>=YIm$r)gf;d@LN*yfYL^IV~Rj2F}9X zMW2)9@0a4!P4p2DG%`|wA<8l?g)ABNT+b!|3~N&j=|LpSNmWVo{pDoKYT2U zLsPuR@&bWHv%b@qe&v8wJ!5`SND4d*3 zLGL4w8-|^J!h&viFE+eMhbO@VneY_6u~&r`!^tKa4u{`E6z&eUvYgZL7&y9Vjnm9~ ztnq8mfCUUOzgE3s*PnkE<6Zimc20LhXj)8iZ@$s)jZu|BeM{ zs%)+{dy~yBusinZg{h3wv5SdwZ#QQ$cLq!Xw?WkHhj*c9E2rb9)J_`eDRT>H)^Km2 za2JSK?R4A>R@K~B%xdNaXd)+^LZ3FLId#`44lOqe-1k%OD`D-yJGx_SYuc z8QDL;N=~QqO322x15cslmG|#vTV`*Ah6%!#(O~dp#P^#M_6JEKjDCi3!yA$I!lHEh z!_drbxD8}PK3R9H`!se{uX7I}vu!acg*`-ZHR0j7!uxbO@NK6-xGJ}U`)>fH(>?{C zj_xGL&XH&__37-gzjDR*LNuP+)z$9qmR`X(y{mI=d_&=#;r6t-Vd+4a)9quy6e0)E z6{_9A?qOZxdWJTxXSnjrHg5&NfwNpws)a3dF~GGy%g%FTame=%brfYzJ8~(^^SGfP1!!b(r(AQ?DuX%P#TDy?4Ibdi@OcU(xEi+ z$ugltGa7U{_f+>98THboX>d1mPq(>MrL!o;nKm~nZI8a`o^3(gB=4eQXh)v!{|d3g zz0paXup=}v*x>WFNe#dUey#Y5NykyZ!{BR^{Phc-?*!!=tU{z^H-W%8WYA`rQQljfcGq)jM zdIH+IH;OUbh9;$-S@ve1O^Ww(r^Ol2w90Hg1QIu22}VX1<@{Zk-yF9@$!z;1 z^Iv46Y)3Irck>(+Han0pzxN(OBbymygZZQ8Yniu`LIr2DCt*3W>ygMzc%!i|ZfCO^ zBcl1uH7DWar41f{uWpMWaAGgSQG7}TPxm+uxTo*gwYCR#KKU3*n9Dsr&YiC9H^L0q z2s36Q%uX9&_TC6{_(qsBH^Qv^Gp74nP~lhn(wL3xB9bP2O6s1zbB_`IaLOU_zQE5U z{C82f=LF!~?Vw4o?}42Q=og@SV;7etxK6_EzD^(V+Xp#{MVQFreI4gKATK8)*Xw|~ zdaePkmW+DPaLl=jxe0Fpa{I<`znRF~3}pT1BLSiM+zP70%FJz*;L;vAa(I|r&hSoR z9escsEp=2O^%8PkW$y3Zwal#pZl2_>?W;MjGk2Z$B6HURcMx)WerFR-50a7O4U(<* zevZjbi^*0Xp=2bX>5SvIgy6#Mu9)mulJ$BL+4X&qKt3&X`kqd&=YjhO@Ro`*eVqZ6 z`V>g&Y~CJEMzh8>W5Mnmufwxq*G~aMy5Li2u0j@+uS?^a7v5 zN4R_hzXve}OJvhg!p3Yb#dl+O--gEw#)V;c6sKHTe2f&IsN^T{&8?v1AL6@+_XNpD z_KwMGg?tgnhg=7J`+{H|ex{>4^nSpbBRz`nnF3BlawfqG9A}v6iLu$dWf}={1~{23 z%Ix2k_laA99CQ!g7v3?qL+}>U0RNi<=)2}pz$XA6emkm*|ID|>>1?j!oqP^fp6uU` zATuc}eh-ouuX9Zf>83ltP;2?>bb%~fP9yvP-bc)ZvNC%X;aM2w%texa72pwMC>MNl za7<5-YiF|$N3l7T3SR)N8G@{lQsG=P3Td3JROj>An_y07a}=c&#BIEoSu91%h3^siANszX)$zT(7Q&VBnVJ6r-TV|6tFCje|NM%zHpMxcU z!RAP^A?+x$1KukPx17BhGn-94Ss2gWDnrB6j^@b3io7y;K3J>1Svo2cyMG*ka8>YEL;03v3LPI$ZN)~;KNR~ zh4k~Q+073EPI}fhAef4ud8p5P{JXH9+;=!g#~J+vUM|cj#v9#}JdZ`s z*}Mg8=AMeJ$~jDF)@e5DOT4DLZIQ*{c58{WYv<7b&e+kY+k3!xJ0fQsbG!#obfCK$79C)eQ*Z_CJf7Ox-tc`J~$__NUA&ud|vM=+i5 zI)g@G#$5N8no*~bdYGUu|MmF@QHAgZbp6Ec3zjgv?#??o1r;o6hfP|!8T$XPk$M{j z>G6IKc-b&M?`OdO3-Ni^p$)^P34VuM^rXRS*Twvd2!~u3;Fay1lkhS9IJUQB95AdiB~+Q7@m5e=aj-EjsvO- zuRPmz>ci?;p3^L>e;My2;TbCfr$u-}r=-&|oN{Es=^ow$-_jo8^UadjZuY0MTxWRr z@2h=hM0n3up)=9>+xWbwD-D47JSy@QepPqj!h06~0wN^m$2bSylnmMnh(P>Pk2)92 z3_HA!$d#V#+}2w;XTt6SkRzM>guT&Abho0g4~ZOqIXX(%mt_Nzfzila@IQL@PRv4V zp^W&t<$%$MBUqZttKpVgGs)G#a4Tihgp5YBY=UIL$+#dmZ`%*>zh-O1=52Qk>T_jL zy=E&c#fQ@bAzNKXhhbm~rwam)iUud5r%t$|BD8)N=c9OW{WH!5TdjX55+MMB9A>h% zfMf`md+sv)m#Uw?ofJM7ZEL1X9*F~R1d-r+Y}Ai}za$9VIDG3-pmW0gaKcv<=Gt?#mUX|X2s*7qToDgnQ-pXCU|;2DA1q7%uRN1ty*EhY_}fs3 zHz{yHGDLHw%^yfKq2)62JXHB*`5572!n>NjE>6KmSQ?hLb&DlLlD&X}vc*zZEp$%P z5frdSI0mH5SB0CJqmd}mi8^d;M!|02Rg^%e26Kjhrg#&@YGblsh)=enL$IxRMnJ## zDY>>Yoxq1L{7ru&+}?BtEL{~-OxlSNuz5Pt0TDTbNIii6qJHBLsq09?JVfmb{tW-4 zjY6bQdQh0Ky&yGgb(zudv&4=XBE_-+$-rnkEMYm(Mj=vQwC$uaqa8|2vOyY$NU>}{ zGBBEVApS=ig-C(XZWpjL?~BwPvzQb{jY6bYHXs=oo%ksJM;nDmfzb&cu(U8bBDxKcQjCahL!=ZVqT3KD#fa!OL`pFt zx($(1Of339b3Wuy(YG*Pl||puif%)sC~QDV36UC>hUhj#O4*6%HbhD>BDxKcQjCah zL!=ZVqOa5tDaDBBHbhD>BDxKcQVc~e*$^qk&_}XlL!=Z#hq00kkx~pD#!5CsN-^{( zE!hw$#n3gWWJ9DB!zWD1hDa%fAyOq9BBdCHNR@1elw#dilIw%93rI{KAB23 zL`pGyG?i?Klw$aBD%lVz#qjA=vLRB6k;fDI;6Kc4w2C(5GIK2(RqpluZA01+DK=d| z$~;4)PGv)G93oX~N*jepiR;h*a)?xE;}9tb`my<$!pS4yYqK-cBB%|KYHCBIC|ZJ)fnNn_86wpu zYoG22k$M`>Lo|HRhDbHR69E(EMH?bDLqNAkrz?a=ZG(ackt*5{sg;r&7Hx>se*{bw zZHN@2aX_3d+7PM31k4oap@k5s-|%XR$+@Bpk?Mxg0TYTv8zS|&fTf}hky?o^$9)fN zh!jtzavNF|ZHN@29s#x~+7PMxCAW8xLEi|Gs)FinL!Tm@%n%~Aqkw&jbmu~d)LIdv zU(tq0rC=fnk>ZQ?7SL8+v=JgjlLbWB5UB`+;v|)BJqOr2e-B(YaFWVYoTM`1Bqh5U zR;iOz&d*$VE9k{ZDswgC_QXjla}BY&`2H|bQaPQZGFLDHPMoANjhv)1*J=cqJxL>T z9gB&RROY7XO!6d+>;_I!*>1Z<;KbbwvptwZ+tW!Z+sH{OhSW(ahSW(ahQvuK+iNf3 zK_{sYsmvd!^k5|H2a2Agk?j{EY)YJ@vW=XivW=XivW=XivW=XivW=XivW=XivW=Xi zvctN-hV<8=lT`N4PEy%zCQ%kTNoB_{2?L0eRCX+(vXfMHJXI+>No6M~NGGXP=o_;@ zD>{~)q_R74Hz>92OeV>gPEy%MPEy%fH%gv5No8l#GS*3oJTw2qg+I$2?ic`KC#med zUjY&)sq9iFSqGh@vVZ9$mAzv^jXFtXS6OO0No6;5lFBx6lFBx6lFBx6lFHuuxYVdl zQrY{|%<3eSeS}7dousmleU>MrPEy$?3QY*9lT`NU0RpL$RQ8#v0;!W!_Ia&Aousm> zRc3XP$~JP6%Dy~Z%Bho7cFlZ&)JZD)nsQMmsca)BsqCAJ(5kVMRQ8<(uutqHm3{wP z$x|n(?1#MN;*&J8e{zyyxdypV?}pc)ZtQTdKe7_cvQARj0WPzPJeV|Fc9JUcVAAX` z_X!c)FY;j0G8h(lFliaAD)L~`Y}rYw$b(6p*$v)hWYFlmtolV+E>4~iJmirn%udyvZ;gHBRK9!#1&*kzxmlT?uh zlV%ThTZ1>9q>4P4G<%H8P%b)26?rge_E@*86w`)UHz=lpz z*H^bAD!bTS4!FpJNwfP(n$1Kfsq9ksW@NbyaFXIEM?lJ1Cn?@F7A}09 z-Ck~Wagxd|aM_09B$eIIWqn%nw{eMzlN3?y4exa6y68gdfT{C&v$r?A)8dZa0qHuw zDXtmzvLQ%F?bb;uyUyi+W}T$6>)j;+iIY@r7mjY$Nvitj15vc%B((&PI7wBX@F)b` zz)7n5L{k3OPEs`ke*(?_mXlP?aoZH}z@(E@O(Q3%nv*D7>?Bol%Iy#@c9N<&P4m=A zs^$!ZVkfDZi{_9eouq0mxmlRNX=OtXm>ZD)|I!1dk@L%ol+HIjj}?w@WpV6&AiI2z`8V^uENFF|j}?J~Kz$f~=10>F^xc@g z1bCW9B~OO1K!D+2#Xv&DM$Qg-ZzpXGB~}=6l(KeWv#2_9Ms2HIMw?hsc$Hd zjq7;C)Pv^l>Ud_uIy#wSSO-oM*-)>YSgHf)UMtrzMe3LiWM^4roNC@i-hqI7ccY%uMbC=> zcbkXOYyb>byt5Nz(#iabJ9yUVy)X*(QkQ#J$6W}b>Fi+^$ka<6Z;!a7@hQ)O~%U4mce$nQjQ@QKcMF z>Hr{nO9ym?_(H&qJHBrUDD!t6KeJ&c>~HR*Io`o*t^TcIl?=5TAa;D0>+P=sw>eD{ z|CzM|IjY2e=A)w;)z_Hzvq6pS?e8|YwfoBwr+LUYFacZgC)VBx0ZUr@!>qkH&(`jP zAjHo+Dz!&Q<_SLOqCht$rCFr*rhw|0`K;958OiPhU+%_#+EM$#<*!TZ^8dlP&f;E=nLj<p8XS`B7~> z2Pobd#}OP4Pz|~qHLt+WTrMhIi{y<2uY83nF&-se)kj~blF{h!+*bA}$0*^@=7Lt$tJ^2kb zoPGjz+YM!PHQUwIY;GiIy3xVjsQSZc2+wPDus4}B z!Hp?9P5<{XNq#W*zmG}6Zi-l4`|o3tbbbE+;KAPieM}Ngroh48|9wo7^S^sck{;|G z;I$z>*qdq09XOfy0?aD`kVin}VDB%0wudWqL2jLoZH6{njtD!?#sU;d zBf^_nGr94>-rex{*5jvpFbPh2u(z_+nC)~=g>*S0hIBb1hGaP+-K&rA;Bo}r+cJ;g zvIS6LF8Gbw!U?{T#B8TuZY|~FgS~qS6d&xZT;hYhwcJ>V*-pPX0IeD?N2K5BD~pry!QS^s zUVN}OZ@G9mBK?taVazsDEY~2HF99`N3I!X8hxvyiE5R(g9D#$qnH?Xlq zS9sc?iP;@DASEhp%J+qc<=9IrL@1vGLdI$KJh@jfFmwUsh#0oZ5$TrZe(0#n5$OhV zJo4kim6*mI93QTvhV2*Q*`U@S)v9u~v)aHV;G? z0>TH&5o`zEH5Qh`m3XVmas&?cW*f!_d$T^Rndc)(iOO;WQSA-ybm_Y2LR_b<^LabB zH@ws0j{dda-@!G*UdD5UgqK~8NUw7_pj8g`9wd-GT!|gUE=OdK=GoDVFVUFoL4fR; z-Zw(f1U{XB&@;VBsR-Biryu6xbKlRt7C1>cT&W8P-8FKiclHjX|Ke~ZA^BL&^xpVz zrDQLjA|xa~yos8^Z!i^v!wxWqf#XkDsBL`wQb(+<{LS%8dI)&=_$56AynOr;wS#kx zlXwq_j}mvWyXyW^z~HlV2 zn2AqFuy-0A+PQWNz8iGPZz&|?l;1*(81Y}{-_R(}{Y~Ub@xx9kvgG| zAR12Lr8tEbb|njAvetHbh(zi(G;K+t)6Amke@v6#s!?yD83%UIS= zT-gczKjOYxiK{VcI1#_m64wyxhUPrMUcvpNNi1ZDOoOV>lmQJl6fScTDQ#^vyvNM?^V}7G0W0$e~URa1p&T21tVV?3NXVWtBjh6Pw zGuIEf{D}cu!mNVh|8U4YA2GIkj&;2SL&yNuV}y8*kvrweYKKrelBuO%)j<;aCzqw*asgJ`SFzV{XNj)aBayq8;5T6A#XW+ zqvg4;Rgh6;EW3==(`76<(%mt|vW0rOj3vu1WA$_yOK#;Z zlHA_)bQw#QUB>F^GL{_U9x1tl>gh6;9PjE#Fsz;~W6841SUp|Fk`rz2=z6-0B`3MZ zOWCpYbQw#QUB>F^GM3y{l!Zy_=`xmF<_-|zY4yBGk_WlGG5C#EPnWUe!7lqeztQUH zGL}5ty%6O5MysdGSn?QmJxs@Mw0gRXC69Hll6-ulrG3VuSeLO)m`?lb?b<%a0^Xo~ z1hnn5laS8CwP=1oi?KUyKuT2HlxGSN%dwYMh)~sCK*%`Fo+tMz1_s`F-^DP7e7cM! zTbc#Xx!DcV1E(t4U^YjC*URwRR?@hG>*+FKIo-Sj_ zvddUKztNI2Y&-h(bQw$TB$W6@tLHaba;D2M9^Yv7bQw#QUB>F^GM3!g-B0SASWlO+ zEzSu=`xm_?dpv+ubwVr$z3eCu%0es$z3hDte!4o$vN(ekdT9NJzd6i6a?qT8kOg&x3l6zYC zQBzNsvE&9WV>$LQN+Yeki6bzj5jd$Z24;nePV=vmi(O9p)zf7xxv!+zO#DVmE|u8{ z7cOHtj&hu;5I)VF9N%Sm*I2m4*U9bWR&UAiB)Pz48@B8|7SiwMvOcYOkGMq1$-LM) z>6o-nR4cKZO-8399}Nq0Ij)ZgKIJ^ewE9d@*8sIDEakQHK+dN^MlV9R0vxG-`43Bm@4Mnb9ced-w z9uG2g2TWr|qa|jKOU&+sMa=liCFVx!)*cs}y%O8Fa;&MxV@%XR5A1GI>m=lykd(&_3ux;r(r}#mb>fqML=Ew*+*ALVkER?BgG) zP#E^?2pNAU{^0@4J58ZMVUtY(ovF~U za1rY}OQBKWiHHyJ&sJ!3_%^wmqtMv!3sRn|(8TZx+T}cjriM*mKmUA%riB55Wc>>i zni0+-&kGgWIcy;1MGEa2u4oJBVuj{~7qQ$W3hf!bMq6L1(8BO?>abj)C1H2!aG65O z!X~uKgggD@ZcarG}1&=b}sty2GDtMd;|Bb%vU#Z|pCS1=Jy-LB;O!zwu zaJ7PGneayTjB6A;&xH50+G`cO$b|2)Rj*TUxe04o@AV32_S8_8Z`#S#Z7*j*F zF-QkQ{Ov`GoDvtohua~fCgN`|Qskky2tEz*NOA%qB11ft{FKI%gLr z7)E&u43Z0mliu-eM7It`kWIi6;5l<(0G^Lgg?|W7S5#O>#LkLf=wyC51)MF2K=$fK ztvlg`&DOf>`f^osw5s=6U@o}_B&+d*E!3&4hn8K3w7y65%~e+e4`@RI&eY?uHze;a=!WZGUr=J$Va;zyBz5FH_^}u}_tPw_XK5G6K5=!j3 zaoIicud~0rsubEjCV1)Ba#gSM;8V56zqG2c)cOr_4@j2wgTTNM&8htgV|tL3F+$Iz zs{M(W&|(;jT)P(wr!0oS$hG?tleQQJBi9~GOvYjuj9fdKOkL=cvdKp68|)h+tstV%W~3QqX((Fl_Y{9iOT&og+8(6Y%F^%#to?&DTU#1#c2RpF zRouqXuoKh<>;z*ijoe&NY^d?@W~hpdGh0zfQD(f*;W$`!r3oT_K+3cmEHD=$QQCTx z6YOoSK@WH3V2RpIS>qzb$Us*6A|B+yVvFIuQu`X4bRUc1P*(fx&Ty33*J9W=YY)c* zFj#6a+~cJ7Ic`U@pT(%;Zm^eOY^zGX%oLaw$@dpJC)bN3;Q=CRKuR>jS?1;pn&CZ; z8E0EVFrdEn6JpM>80o|RA?93*kv=?={pvi6kv{wbY0kG8>BGMhbAiQ3ANJT8F0>fw z!)anJvKVRd8e%TC80o_$VlJ^5>BAvwztm!+4_6bj++yNBe1&Sd%htD*> zB2Nu=xp|%jlRkWG(H1XSj974QVqUTsvEY8hylgRI!9$5zV=-dEV~KgiV#I={67#CXhy~9j<~55E z3tmdh>lPyx9LiDhUlt=498Js{786_WZ4+go;rYCw-qF0W1)np6kf#=W%T&V>YQgu! zDr&*CQpU+GX#)oD3$p}E1*36+1w*$tK8$PovXiG=c|gh8ezil0Nn4Cqa7$t`79$oM zPfV4?hy}MJCTlTb!JF9cBa0CW&Lj;^>BOz-8?j&?TBq7##Da54Q)4k=!3D(REk-QZ zhn=E{#fSxur3DKX6I-z8PNaqntfQoPWeXpP{y&*ijaMd zY7e90+gK7AZ%e$@#wbS5o`M+T+PhmONk~6vjj^8i*Nz|h3>iJ|2fCdMao}aiNJqv_wF+P#qNPj%hgnwhE_ZBPwWnNL#!>TxJS89m)RX{*}cG<;TT~MkTPw8v)tZDi1E(WuMB*)h(S@&PHq?JDd5`D$gSPmtj>&NUVzZ(FF~ zO83rk1=qQ|l`FX3R`4(%GB*gzfRxbwK6fIP=4w~5A@5i1J?Rf`u!4Uo#>gGjnYMet zVt7ZD#%?#(2_968EBDX$9RD6x4DJy;LGHk}XYi<{;RCodavUCzk6Db0?g#g}iy?#6xyl`EmCy2h zXu4FAAZ4%(F6oJZ@oNxyn&F0Gf$RT@Pb0KuW-LL^pM$Rl>>!qr4HJTt5PaTwL%Lzs~VK#hMYMn9YamFaj8Ui9+*Qj9KcL-&k~Yfb#e1nixW zajD=Ja7SRvkqkE^32OZ_rJ_NZi2645XG`wT%q<)fi~b`54$I6WamhbVh=*sUQszzk zL(uKqhEW+FC>7NC?O=1aVRYsd>Ra!BBe`QU2XL%t=I@Hua~sBGcHr>X+-DT8+b}*e zi3+yxC!pcnh6y^0uqhbHoClms*pLAcl}m0J?c364kbDztUcD`H<`lbz%?@*r;oiKO)Chgq6mCdo0! zGs%9R9IK34V8Ba`W7&XYHDPl4Pxv2p#fYBVac3mKCAL)JV2TKjJ0Le@nJ56%VF$%i%BIVo*1w0LL<(&K39*|h= zP$xl#0TEfsvMA2UDdpi6IKjMti0pHqBuC+q!wKg|dvBrfu!MnRjT`oO75_Kks2l41 zi=0xLACXOEDztvM z+Y#Wd!Ysy44_26cNaT307!+8-`U8?dm`k3=|NM_Nz+WnikPMu^dkgXOpCWmY`3FVBGJpFU*@-oNx`j#M{IhaiO9THx zW&z34ZWx-w5NcbRIC-3dZ6xKpS7!KXpZFT~NLvh>xi-Oe&sYpwqqZ{}zRF_ci~ZmX zFjQ47R1rFfCH%h0e(Zn02WQbO&)5^`P3(-XrXDxJOpL%Km` z7$T142^bDFF4H32Fe_ah*$o#40V&gM!f~ccJsy5bSApGlq%1a~tB zGk2mnS#tf%EC*~RnV$s=Gu+uKoNOkeS@`hd;1fFk zvZEObz2K>Vn70N0pQk7J;w%m$}6*kv})_t{jhN)OL-1JqP+MexNU&*NBA zeH8)57$UF_=t?k?o|@`6fJs_8)n9w+8+hKN2C%w-WT<=Md-$()Pf|wgPFnY5Mc8{F zHDNv3@g7J`y@N^NysdIxiSNDCc4U?yS&&8;GuY1=ivRhyV9C^6;ii+0oMTMwrU;pn zhTyx-1gWy$ok7>ie!jAwfrngb4>Ai#R^z5l+O#=1--CyJ>g37|mhX;-Sn3o-$S|75 z(<^nVAY7S$UWzV}I!!5fFXacZ$mxn;=g$u(;tWObeA)a~cnqh`R0QAG^B)j#mLkMn zv+eMTq?O7umJeC_=>DhPAw+21ED;R5K}@*J<0YB!~567LY7$QaN)T615}PlGU>PfRQiC+AY{k@`_RBO-(8? z_kdbPo>UXVXnPrXQU#&IDm>m0Q?*ncq>l0O5>b01F-IvTBa^e2lf^NLv8~~z4mYDwUR&c>^KrS}&rN4eG_SFm<81v0Te?Gm~jC)@8PqA*|(cVHuDT z#=6bC$qM#jr@CE@r7wXn)~)7`GP^s>17&urtg*(kh3^yw2~q~BO-1O(%!^3WK8-o) z)Z;3mz6Wf|JMsyO;cZ=-GGR+6^`ynfd%%`#wx=vc-UF6xhyM7q#c=GZ?Ms?xEQU9K ztqg$AS`6?0+Qk&^Ig63`{%2YH^A^Jap>_@LvDFqM13rxSsQC`kYg4^wnlLR!d`ak> z++2d$Iej7x4p9LYX@ER18nr zdiAc3h1@f?R$8x_#Z+3axy4jkuZ6`_6mDrTmDX!zF%^Y3wU~;+tu3a~dJPs+X}vZU z6Dz!ldkdsjh1J(t0@M z-oZPLsVFnfVk*jvx0p)nO|Y0s>rJ$nSeY%|Lm-(dGueHZib?BD5jrRLHd}A1h#!y= z%IxiqYa6%TLOIDrSJ}1o7FkTC^%h%9rSb8U{uUD}yujTX(yPJ;x~EckQTQOM@S*JE2aAdUDWUL1Ze6>$^)9jODy?^^#Z;78 zZZVbCyUb!L%3N+S6=kllm`dxdu$W5gt+bd}nG4-PkW7`i$~}yVi85DPWlnAnWv&tN z15!enN8L}TOka*vj|rJ=y}`shZZT}V+EFr=T8y;b7-F8Z7*TjKF;7{HD7*tPPg{&A zyfZP+Sd1vV8!^vX3>Btit6i@>Bs+>d?gh;YB@ZL!BW@4msiM!j4H~HmdZ? zQpU->+Xf8Q2(tuB1%q(`|8L#3PN5Vk(;dU@;ZVf3%p2=090XMf0C6 zrlR>T7E{suSBr@?|3i)zRn6CFURm>R+)f>0&3|{dq7_7Q$D=l?x$!tSIJr*kp}Fh* zfs6!81^sYI`>9smPDs=~&98+`y?=t#Z>8^8eyXK+XqkU&Z#dJ^g&Ks;$?d{IZG=HU zN*J=I_X64F`Bdp8Rl5l>K!%t;7Q?sQ+AhTOQw$ESK|`Z4dwAcLs~q5+R<3e$t41>p zpaZ3nfRuQLnBa}v3|0QdN76){0`{bW#iX5VF|tm54>3~|Q+`z)@6ADZ?LSjJk7?0T zCzzewk^Gq1PAUmVi7I#Z?qHSu`DHg>*~vFnX~Y5@ zbR-46$YR9y$FKulY%$WqAjhTNo0MY`JJMyE=f+k#%S&~N)w;y%M-`=aUm>z<8?BHs zPVP`vw^En|ECtpNd50iT+pHaO9=6rWXekOkYB8eFM2hyf#fU;8{*x9{5&tQRi9bRf z^p=-JeA=sHTDs0NLg(bJAme96kbsmBYppk+b8PwdEjtlQEdPPUR4o6Y#Z)Z+vBgv@ z|B1y^EdQy+R7C&GVq(kx+v9;$YWXiUuWb4EJRY&79qMzBCs(TFzY^J1#jmA|liPx~ z)HlK`U@54W^?xR7v3%s~M`y+I)fQ8+eBNRzmM>ULMf_Tei7j8{*L8_SZ0esyamDgQ zp>uLuvmcj4kbsmBtBZdd658jxT6Pu7ce9v^<-1!<#qvEZregVC7E`f&Z;Ppj-p68M z%lGqFQx56#12nH}`Of|yWwrYH-1bW?KTu>>6$eQfCwCuj%)!De!BRo0tLV9dzaJ86 z{^_>viuq?)OvU^&Ev91roh_!K!z_!5%|FdQA9ZLCne8`WTFk$T&^fu59E^7rK@y}4 zR^oy-*x&Eh4YKXQ7pVjM6?od%Rm6{2;6RI!Hn@vp!a)`z()Q)JbFjsT$JBis*$%N7 zk^dGB1czFTw8~w?9A+`ph;kh1??*WnaBw(E^JD<8y^3>6M_Y{4v4k|oT8xy(2)@i; ziSnxd5&lioU&f~6ML)I03Dy=a8Js8;1}uf@Z}2;JkIitS6-}B*%y5&%h#5qnn=MAn zFlSGEkltc3BH}CT3Ab8|m_dZT&0=IgMXjs+(X3UJzEkr=Y0gYs?=MB3Ds+dxipq&X zcZ;N|&^=b6quCDk3bTNv!1@(G*CSTwRoho83cY4Am3DpIVk+(WFN>+P>l+qRY1cO` zrqZr&Sxnrn@A?xchp70T=55ffYb~bIt{+%T+^%cET+<~ zy)CBFu6-<~(yo0irqZtcET+<~{VgVL*MW)lyNsfi52eo+q)5T#r?Q%wNDxS4& zLn8AeXK>F9B8+`F<~s8c-viDHZo$ZbW3DrkIG&#!9FGo%pt{Tj%snTV1v%Y@lq?CQ z&JEs%3^;Q|mz7@!AdAPfPJ+S(M93xgGhd_53;F>8*)I;x>;u_bQua%N4>pwj(x6>} zEKTNN4!X;Oo_K3?8@xtt0g^+0f7 zTjn;)yaz9p)Pq4*a$96x;*_Mu=lA z%RdoZiVnusdp7v0f82V{HEzAO;1|iYjrndc8WSz$#(XdMUUFMxUS{j94F*a3*v5Q6 z_)2nZV}8)MF+XhFm>&g$&>(EgG;gJkr3th#dEc)`gGghdwH_tGC&5mjZ;sabE$BMH zaa!!iF7bQ7W^J*A()c*(B>^fnEeUTOd!Mivq2NLmIO`Hgv%DGq^a|nr;Wl^8=zyx|7U)wHpsvg940t_Er9#S~{ zyCP$p=U%~NiH46hjv4*SK+zph@c%)eXu|g%KM~GMtxp7f;Gd3bQnnZIx~vlY=GMo*cH8zs8lvG3Hl*u+=;l6NiZPRgd3Rzo5!_sBa>jDLSe*>OoBlQRYly$ zBp9qvb;ONKf*}eOB5q_73{|KUaU+vpm_p4WZe$V+SE!X!qZ^q7+u$MMMBK0?3=3Y-AGbdnllY8<_-4 znPeT@$Rya$)`50lf6B>5Ccz!=VuY+l{lO|rU5$-Qf;%m7H8wH{?ouF(xRFV4H~T*x z>Jc|G3GPuSs^&%}!M)o_jnxr1G70X}a;1nHnFNo}C>XdSZe$WXwtqmVRm6=K5S$XaU+x9BjvIy{BoFLxq@7%cVRbFUmzalPvOZ~%dDo{c%XxibEBCp zXI}*aUFGA**;m0Z_kXbWC2&?0*ZSRkZ};uX%$)&doPhy`0ftq;VHFht5fK$}W?00H zxDZ!F1XNTEZXs%n%Azs2j4{LzMMI1lV~incj2dGMF+QL23^B%Md?wFlG#cab|Grao zy6fHMu9<4NGLQ+2kL3(alp0rhT3~YIwps@Hc2=F44 zsJG9P(%s}Dlc=B1m$&8HS5be#(SqgMSJ415EZPDuGKmKI#x!81avfNdrQ~jMkqM6P zT}v^%$OMNBiBk+OGQl}R<2B#DiYEJ$p%fZ4t`P*X0jyTr?oUOB1!(f-+gH&M_Vy7^ zzI_!PY3tE^`zkt0II%L2Z(l|80`~EkILo)MqEA^Hm?q!8ijEFWk~Ev;+gH&s!BL{1 z`Sw+GY+xFe`Sw+Gob{S-Uq$n+*L?db`gHILG-RhN-@b~D58e^K{q|LKf~1_mWs~yl ztLQ|Do_zZ%I?4L&x38j;t>1q8Dmumb?YFO@1=erBeHEQ*MDP0~+o z#E;7+>5pNa;;;3(zaA|Pn&6jjUqxpK&T8UCCefL}Bm@Qg_7!_MdL$k$o8+8EIl0Ir%97O6XG<5;g&|!5Jj$}M_w?D) z)X?u0`YrfhMk{*~h@>8Py?BvH^g+P3KCbn6U5HFQ?}^wr<}qV_IM6WYzb*`rD9J{>Jk_@%_q` zsE+ZSdR$$GF?0&>PQ8XAfMaMs$nI2MBfg+w7Siw3`(W{9D?Wtgof_tfFRrM7#+~}? zF1}6`%OSo~-^t=DulOp%`WcxO71uMYv5$mxt{B7gM!t%YMVDRi2E#@%16T@Ge4b&W zO<2#0(emj64}iZTKyKp^qY*Qw|_fg;?qXbT_P5LTt77U6QHKg#%q2g zmX~{8pG7Cl2VJ5!_gQk%3F>LVb-oLsB0eTl6lpXf^*f!Pc{<)i@*4d=p~(GX+9i4} zSo>d(sfd3JSr=kW(r3}q#n$V$^qGHB;%SALgQ)wF?Zj+I#2iU6S3(S!FJ^vbw`2ZQ z!aSSIo0#U3rQl?M-+~6T4kg~`bN=Etw~Jm~P?eh*{bwev4AVNO9W$>H9&p+Ml;1(L z+&7rk!cU)Ny+~}J--jhQ-Y-L%T(xb6W6AgbywI6M)k4o3)XW4XurCQSN0)mIgAXEM zA_)f~-1APt0yXezT9b9zF|hgN-;H_cX!6@w>3dUuiFKK|eFxV!e*4>Kdd^p4vb!D( z?&3=&v%KUdyT|biFqiyfobSkF4_UzgbIDJ}d`BkZd`Bki#*s;O6{9v_(OUe=@@}87 zkqejT4*GemPuR4Sel9?BauX$0iN?Q=|2z4vOfI|(U*8h;gK^)A7uWEZRDAuTzURj` z)ZqI!@r2tVFB@NTIj$UuAL7aLc<>t;uXB9u*`7JYJZ%O`&me@Nte?0Kd-)AcMgDcrpG5@fiHi#1rs8 z8~4WlFn%9AQQQnX7oQ6}j_*Vo`S@3$bc(M6UKW1~czOIBLJRR>z$@Z;pjTpUgAWwN zPl4VgehhfmxF_gU@wvdO<7Loom$(LaO*|C;YvXD7-!0xB|GUSV@xLy96Z}2mb&${# zuZ-B6Ld$r4OohEZru=SH)kDZ@p$-3FBi{muNce01iPY|B7a|qaod+I~Apazo(^Lt@ zZ8C!xB5ON89`PA?DtTZvcHZx=+`KMw@MJ7*qVl@% z*=D>ut=-G6+lUC`C_N%ug&!aAEMVoH_xbpaB6-Yv(Ut2z8+q|`A((efAbHx`6ep4o zzMZH@o?#?^doCm&LSYfvAo-+`7|bh=yA^bKC*MjgoB)G4MI@USXCV2+7O)!0r{;)? zvL^qg-BP+=y&l{W$Qy52Wh9@ZFp^ zV_sC2CqPwSI1l;CS_+>4dDVXG`@aJBE>eh*zlyks&zV=3YkqPQ#Ka;pB4^iZTNR8YuMY*kwqAX9agQbo#0EGFWfh9Wn6R9%WiPTb2<_~uwuSLUGJQuxrx ztIozX{xYOt)N1hGNYv^hd|u7*IH4K$6-6R)BHvf|&r_}Gb0F?YH{Vx32}`)j$#>Oi z7<9baQutJ>>etnXwZ>B9sTRuS3;z3w5?A||5|^^MM)Xrj!z-0-eOm{(Nb9WRXwZ0bGxOmuB)Qow|6Tw2MBE4d4T-o9t+0UBg$$r=}beS-ZcU$WiT%Dg^8i|Qu=qKk~U5y2*k zn>QBXMwW$wUEO)=uiO{E0!qOlCR@_V$(=-tfkrU$P1T%nCz4c3!#i1qQW(SKBafbyXiA!b=x8hd3fJjG( zfQXzBhi^Yn98TwA=rQ8twbQEEZP51=LovNFYUsq^XGsF51{Wj=EVKz+x)2GRCL$wp z!idffK41d8V=KPExlw{fv?6H00?1_lqTt0u+{Nbph?*Owp_BZq2#Cnpb!faQ_yOkp zwQ_86b+93Wfd~uuk$*;SuqFsFP~f3(?Yvs_S!;tM#T(S_e-pe{2VWI$rdAF$UK8w# zZjpOC4cKIkzZmfACwRVHd-f`1;o9JG35{#zP~(?^dPyi>%R8y!b;0i>w7izb@Z;<7 z;F)m?wVhaI*9RA)H^YO~+Iv>Q7;XsiXz<(=lrxSu29IL06!hDrR!&d01y@LDO|2Z4 zyeX(cGYR_D*2?+FF9+9(w_B|oh`c%A&0j&k?zPfT1RE*9TX^ez4(N%VYTQ zSA*vzNA@DZ{aHO_}1V* z#5<^#_Z!5w1w&;GJH(TT+0P(ICT6(Ik98A~kpAno&-~-icLyW5)aC4vpOO)NtS0`4 ztR#Gde-e3uMlSQh;fzOugv`|tEJ}F8Peg)*EY=X*GJh;XNT|r>N3>L6&cK;tek2z# z<{CAbIp#+h0`IP=l!Kt7g^=M$EmO(-Si`~d=9QCA#2kH`A@FVT%7CwK?I{E^#W|UT zy$lE60k7;#!gxdAKwc@w;pEnVti1eD`Oqogm}ofIUsSHZkdU8bgmRFryz4j+_Awmt z0!-&@zG)FMCG)2IzRQtMneODLkjcwd@kr}_%yvXJl)il4Z%^C5E6mJgXHdn;c$t zJ~PWME^lrj%pP<+a(Fp26_E`&yl+5f&Ea>Apfrc~8$z1H?+L-l;r9)PliD~XN5d$2r{!hmg+nr1UW-ldBLe5{K&}Q)T#0?5*{@KsnqZo z5FRrG&GL8lLmo_)e|#)+FIj$qOkValR_aff%ZO~q@(25O(JX&x1To81a^%@FQ$?S7 zt`f`k4Mj3tC8wY>mWR2nl3Zskh1ssUlGYyCSiF|0>U?I?-bE-SQFY7-pxB!SrS_{X zWh{I1U?5XhDI9zApp;J4aV%lIc~EASQapO|Aj_vp%13V=)B<|{MC4e;5gb{ajZ%S5|OiO7RN(>45X@odLHEF?wf37dO06&+mf3s^5z=8tjXQ}K`>BQ!uo{e_3oV6JDQB@YYjzI zubN37z4wo*vqV4dPeiIl(QEy$QE4erbJL$!GmU-dI#DemClvjb|7xP>T_ype=w&p4 zd#nU@7eROlH1s zDVmu({qkzf%n$r#W=t~kpzwJ$SFi*g67?f;A~V1APXki*6;}N=BQBOU*^{PZ?zhXv z(gMFso);~Tw5~ex{Mu45v`dM;;IB%Qc**ZYT$K2YRiYD1;AKfRB4<}W|Gxh~qQnPg z5nv9aRQvh&{B4Q25B-}Hah{#OHPJ-=?_nLL?!ePHJQ2t_e;^m}^U!yOl841s5gEJxrLcI`S34V+b==)+P8Ks9AUU zn9$4bBAV7cu@HIaE}GTt!OHI`37c~3C9=GlKhT!2)PSIf(ok+wfMlHidx!Ts52kCG%Jaw5Tn!D~ROF5oHs)0`BmPN9t~ za+CZl+t%rpA}df)Vu_`w5~l_gwVLat!Ma3=Glb8pna57=Oi4B(CzQA}xClu1DXsf? z`OB<0uEo30nu~_{c}rowySI{ZxusBv?lWgjM{i{*oK94UT31?%s&z^5)kLkUg5JcX zY*q=MSMwa}cC{!HkrQftEtt?v)pBpiGitfFr4IGwnZ)z55#-(~~ZB1uH#M1sE#Mt4^`ddW%A*wJs? zB*l(iwv^P4Ua=I-^^3tANHn?rZSZ2E#H+&R)m+BH`!7j0A}5siAowv5V@Draaj6}7 z=2#TAM%9jdOG)i0u$0t}vX-K1y&wE8Q7g=xKwQcu5AsU3AK7=R@SLn zy{x!Yt$IsI)#`02qL$cEgQbXCVn=-}CAFizmXg|0qot_oJu(}hhbhtinGX`x2MC{6 zvxJ@4Kv6a#Csd!5d7G-!j`p!P048=c*%DGanqn!M;KWS#9-82OneQ-hDXXbA!FM@X z++UK2$cY5!W|jjn{n24gipGu(cas!5I>J&?J36XFi9<6tCQ8i93?VK`e99`Zl3m}? zl59jyD6u3{g_pIB9W8Z~Fb)3=wxM^{@)YDd>tN@_=6w3O72zGNw? z`c;|N6V=ycrV^JDH77>Bnxi>Yx?Yrx$cbV6?#%6Y!M&=M7IshO4lHQQgN3U5*(rY8 zQe-mw3)aWImcq$w)%i4&`wYdbGRin|e%JDFp$joRN$C>Y03X7>~3A^|Q zEJdvLW%eQ8w-gqWR~_W<%KQ|%nwt4R#wRY>drh^5YP1w7s{>}@&X@j{B84SoKEP7AK4+!&&aOwQCf|dy<-|qN!NTX&yv5uN z5!E7cVqU&a_AM$ZJ4ch{0Ws-*u3fs9v`hEWl5{_tJr(gyx}VRM5tno?x9P5D*YE{NBqV2aHvS>M zH)dZ3QpHQ<@@+JZUWG_lo`?uI1su;4_CLp^wqUR3`rIY9>N<3tF zWHop#tM-SM$29P4{(||(g|B?NDlEAOCa#fKe@RCj712*~Jh{%YX7`XnJ?SZ&e^Y9W!{%vzaGg&0P zmE9X*ras@ven`{7xdSNBDq;&9*!@3YgjM;qw$BR^BVTfw+jP7e23Me^xU52d@zbNFE|G&CH7Fe9!hd@T_-LioIz)wF|=A|N6sGCL_el;RFxXR(jT ztSkxfU?o2>JUbD$Z@3q6(Qb-4DOhs?S8V%3(z4X?&Bln-b4BqzT-{7FFXF7h-ce_r?>SX>1CYUI&P{xjhg2{jLA@+-prn495c zL3!SiKR^683GFV=YVsF^&tnM1ZI!ih=rX<8>>;*~oj)Z?HUm$$u{VEJ_SFH=Cy$%?OjnDLCE2GKxr$e>G>b zMPCvQVi69_e<3s%$M9I;72#3XMoxhqq+Ct*fulzMQ48%}dNM8)^#n7J=(zW3gwvhM) zEB~c%7q^hsgALV*Q%JbxpVoYRcnUHOQ~7du${;nBo5N;o1}FLaN_Y_V-I9E+ z59@3`#Zz2Yd!~b+m<<78Cn1>ou`BwO} zHIEc`%y4KOF3q(f7h%V7H3RNjA0~ z2pgsSR2b9vet4EJSDGT*94?UdV_Vk`!q?p*doa8U>%OFQJrw?zTVxN1@3}?x!w{bf z1+y)(N5V~Rk^LzAj9X-nhI@;ZHJIk~SU6Tn!8WJI!=psWA*PIe9QH%|U~{TjMLT*T zJPYPiJv#qX_zRR#-632p{4D$wY@u!z@h#GhcA43H08Vs@t<~Me{_kliQ?I6tkwJKtKF&ZYe0Ks-@yN#>36luhMvj+g$LBi789-E0kv}TUG2`v=M*OuwsL&y#6ox7Hy5Chui=GOg@3Mw9Pq zmwn?`RFTKg3NhJq*XM^j&UJ&&WQ zuX6*AqZLNIDKe^20#^bnzZn0ryIR$es2oQt?0zLk^*oMN(C=#3^Eg^TzpGu(<7fr_ zu68|-qZRbK+Vwn+R@i$O@_@(g^*oMN(C=#3^Eg^zq6zC(&*NwX{jPRBkE0cm?`rok z$I%K0K1*GA9IbE=Q4~NukE0c))5nt!^*oMNn8B>T8`SeSTA{^waU89jFN3}UUa6km zULSKDt#H(CL$ze*5v5=rM=N~FsF$thakRoQVsakPSdSG%6a(FzZ- zP|&N@^Eg`Jhl_Tjuc4mD(F#AhPJE5^JdRd)e6#ol)$?`k!jGR9-_QmgM=LyOQfPt? zI{(z@JPtl6t>4wI=W(>c&wnNHCe`yeTH)#c5#PQIJdRfQHzQ?AJ&&Um^t;;iJdRd) z{vEUm97n6?akRnSNWQBr$I%K01*;^~97ik62ux34 zj-wTl?`q3&v_i8DHOJ8kEx{Kht~riYNWQBr$I%M2C9`@Qt*|WEUzp8tw8HX$4I?>@ zRyZ%9%_qmv3Ks-l2YYfHt*|mEpnQ_!Xob%OcS|^qqxHznN2%KHYKO#oWNGcDey(PP zr1c|STR*1=>zVl9&(ENWX^svnNm`X(7AD4{m8MKc>Jbp6pQhzWTSdokFgS4_+xXGt z^Eg_ex4#^D9w5ij3jKWE-6O}*3jGB~3zp+(g#lt%v;`hVD-86FY2cOZEDNDWmXZg^ zakRoj|4NGCakRoD!6}Bv(F*%muQ`rZnCu@9rFa~zoJbp@S#7&MRX8m8=?IA7ceM-2 zceUj>TH#1rkLEa9;V9wcw42}6F3bzq$Ln#lLh@a0IgVC1I{1R5X^x{6jtOQVReZ0$ zmfzJb92=O1Wsaj2j6>36l|I9lOE ziJlxsE1YEg_BdMMWb3!b(F&(nzdeptSYZA3I9kE^u68+XjM_-~b@#+iZN#55{twk( z>ves-us9e9bCu(0g);tt}hd?Ctz#GKlXoU{~wk6*m#N%j%4}(98uZ-W-t~`#t8xDf;yV{*U8;qg{ud}Zn zg|m@=hM>Xxu6F0k9)qIhwuHg_u6F0olhY7-WWR&J9@($sfAKfAbFco~o+9b;G%v@A z3wMJjo`Ok@ACJS(kB_Bn!x4TtXwv27OUW|j#1Q{GkIjK)H_m3g@-Kl-CwXE@>){DW z88CZwY+G}$$4G(YDTI(vUBi%pnoj>H?|?v%bmLc$7$H>blsO~ z#^tAAG>U)sO_WG{$V(6xKZ~NpM`PwAFNSe0vll;!NfbU?aXk;K3_g#iaSnb6jB))> zabp5f`b{~fBH(-q&YFVEd$y@R^ve8i;rz*N_;^$8 zWsBimYrVs3yRL@UToUfSM%KQ38obwA?? zyG-10HRa!aBjsOu8|B}GvdG1&ze)N2Bb5I-veYU58se6jY4@if(VAn~DT{E}X#~^o z{h`-F|Jn-HJnm%aS@0Ti2mQ(_(yjc<)Z;4ny?86B@iP1myrK7e28W|6*cl*FGb7DG z;-Y5F$2@!xb<5_c*A}!1==l zz_;6D`1cgNPs0UI@Ah+eiIO9D+G~0Qa4Tp{jP@##=YYITkm?;nc*x}M|V+4tqx zqpK~0=e8fm9$oixc)qhO_UO8Gg=dfJVvnwlo&_sokFKs7p3Sfjy1FWOCjMva(e;`J z&;6)5x^6Y_`~(PHw_4Bd;`gtpD$7*#sF;m!5V!iBqc2U4P{NH~S=ofLOpM;mqS#%` z)_9qUJ_(#Q={W8Y3W=^)nS^2w<=edOQfcJ-4N41R$4(z$wY>B5Pjms2k5ynI$tXmo@mD`>9qnNrXXw01Tup)$tMx|v&dA+Kn zoHUp9Rw7s#+FL?H4Q<%P8wh!QcJT+6o3iQ~N@@2?_#`)tiBR$Ow@Hf50~ncwGSF54 zsHOr2r8N>D?ZHkBikKl*H$hx*NQ<80l>)gW=)cC#W?7S~wvid-)?o(%iDcM2k_OH$p^=c0)W5FQb7Dy~Y|@ zm<*1#oS2lDpgqd`*%1@jlW|+&QK_)e+0bMBr5F0pWCU3Dz6>Y!gHEd^L*xXP-SZ|Y z7e!5SGhLMBeTJiIX(}v?25AJ7(^BxfebWl?yeYU?%G=MzC>vOA_@~-p63f{?tsl>u zmLv=2qGS)SX&?@Z<3PuY93GSkVZl##3Q;sX*d^dbpES1T9g=3qsMl=O6T@m5?$M4u zH>twp8a<^$!NC0Y=v%}T3+P=;CsUT@*4TKtb}|L+WGdWFrZR1uX@lg z?PRLbR+h%Cb~_nt)T?P@RqJ*#wP{>7ExgT`GXBf-Cu#1P$04QN%dVrn{bjVE)edcE z-koemg8ek@Kgl?}*j~}EnBKwmDAJ!8%1BqF?VVI8I+a8yTE*xNShXV?<0i-sV61jL zyE`G$RgH5Ap0|f9wW!Iu-4VvU;?9U^6m>?X_dz#Q+FMLYbK!aWq^9qAlS^AJj&+$< z%7JQ%WtC>EeUR<7{z2^)4U40m6k~aD<0ur{QH8eXN^Q}d-ImoQEe6vAXq%PZPTMT{ z%JywmIJC`556roMonfTxwQeWC8G-cquE6eYCxC}(Y1{7MHgwJm?8ui&@1?VedYw(+ zL6_PpHludt8SE;6)ho%M3b~>!IxergnCzg|Ax1@Q%^op8CQ);Ya42`21`g=R@4l{VDl|o<%LJlCi1u)tN!Y16%W(hFzGIrrv)K6o zoQxc3i&H2ErTkJgDt3CxMBNT%NpO-sBNa!w&K!_6oeDLlU6PVo(ptgfAywG(W~R($ z<}nMQwyr&IwlmLQr|}W`EG%Ah9fKv!U$&0_v zY1~@3S91C-yt$hu#crccyPzK01vzUNtY9p+?PThc-aL8|0DbgNHTQZyVXs4eTqXC$16t}G1O%JkWGISniaP}tXq!MKi zvS-?SOV(v*Es2`YdVFzv-aCzF+8wrMRW2tWr8EAW&hbmyo!Ki0t>H>f6Pay<9qb?c zo!gz;kaWIK)R6ubbNsX&rwx=d1v}1}Jp^k`DTgy-U_<=`&J}ceFvMCd3eHRqw7H?q zrMZ<(4~7*m6=9}!Fi$8QD0QAdnXu&%X>%Ca3*(Yq?_+ct#UWI^($>mSTm+3L+pU!A$FkK`3%x#JUBHL(~PxU+h*Lso?vOi z?x;PRAtjv~HX#|CBQ#^S1T5ZDrlQ4xv}IDTl_ztG(b^c(mYlY3*%NeHGDb?b9h*jk z6}Z!y#_ymJrfu43?J`A~=n~Mjjli8u^ud($FZ-rBE}CZG3K|`O*>UP}9erWCWoV}% z=`w28wzUcVhsx!^yVou_=x-fuwv71--)HjCW8Br0+VmE^DvPJIu)}3wP?4` zXLFNw97)%JX+k>LD9Vq{7ud<86xfH@=0vadA~qELNGhgeoAn@DoR$^WBx&hl>mcp# zOjlL%=;328HU1AxL(={&?KV1|j<^#RXF8Hb(=JGQn;veLri*?F>E(7?^*Vd$t+N+r zTM`qJw3B6z*EgAHNEh5MRi2^g!e2uBo7syj_{|f~foAq%HYJnU%iu()^xA*bwq*Jg zVmI3yVXtP7vdJ~>qBb(Z8J5}c6k9sCCha)GCNtXfBY0@(bV_5jb3s4jOdg~daDS() z>UC-(TaU>!g+U$7Qnb&(EG0=DMVzcZ(g_zj6y+#dhx7!y^BB`KOx=$ZLvW@kCUnX_ z%@o0%2z(+R{B<`S8~Ny_?N~D!A4i4^ z@)(CW^108$P$*NkQ|YNl+dhKV z{=j)kUECj}J!H{-ndv$XO0&p~vUa;^cs8y@j_2cci{5rUctUP_WHD2HHlA$imAqSr zmhQe=_Yt3Yf6}@ccZ;t0-Ca8lqb$-6i0|+wn-^7R;mJNpwL7`c_jQWm*0_@kXZnFR z?b4)VH%=!ApPYAhbwWKLH6Jsf*7tYqgnCfv44Uuh*aBnLhPa(W(P+JEYPjqgbmndQ zf?;WM9B!H^W*|dz^qm(Ni(OdDi?>A!3T@f#m)rl)NwsUdy2wVpQfn-@V;fJd zBsp}RMWyWeOiGqD`b?^51ncUKU^}q&v}v%4m)dpP(KY56 z%C78u-8Vmm>S%>=j&oi-p5~$wc5DVQ8Q%0E3%r z)kIbWCxW)HWg;k{$x9S<<}pN%^d*X(<}rjhzLo5_r7u59Q||4yT74!W6(&cxm~LO2 zV^B@M-7hTynsQ@%Q?>^o`omhR#_VbbxR#A~xYe!)X&21Y20Oj_5Hlr_H->giw@{6B zp;@SKp6mLXK72DT{YB1vRcat7vj|LCVzZZ#PYc47jGXCVMVF~9l)JXmuFthwV=y8$ zjLvEpdOA=Nc8rKsUsY@vdNR2rM9ES#Qp^0VM^(k-`#MJg{DD9N}BfLD~ zR;;sJ?chk5(@mBxRADMfuk#6fK|Ag8(G{t^>XbC;>q?&qZMUzJVcWGyci1MqgMr)a z_eMDVp8HNnYPzP|8*N8mFfE{TNRmY`>ZI${fV)eql=d zs81l$xH2c;>YZcmAi*tbPCeJnSL{k<-|lEJ3>>_EYh7m**}w=4xRPrP9GFy8^n{yBscK7 z&m-|fX=3pdsp!nVUF~VH?BlQ^=47KD_W9DGg>y4Jrc9TGqL>QM=asf|(Ct3!#WRXD zUP;o}{gXVPyWzx4F9MLNz-xIXf9ax-4=ij;Ngr59TrL$3w)!Gnd0fFcxSs8Y@I(ID zIvKkfNSptTCwA?|%61dG_MOZ}pV--U!~VpX*rmD^zZI87qmyGv%yeU+L!Q6ANvf?-EnmKlG0}pZpuZi4-Y5YbjK98X1)}Ggz!uv z5zu~1G<`r(I_~S9jcv<&I>OPUie8dn6D&GHly*@z_5^)8i+cdlE}^K8!-W9$-HEhk z;G4lbSya?jI1eH8&0#)CCQ7rRALX^K<@BWT^**2 zx*k1jE1jX4!01y(X?OaJQ9L_sU^{x+|NnR3cm|Ix?0PPHB-EK3RUeQ+4gC@I-Vxn=nxMB(Db!_h5<4$($br-Edw^J+Keb~-vdolaA+uLkS zJ4?NaP4sg%TyYg!I@3tm+r7?_j8nRckJ?Sy^=(o#;FO4s*>o3I-zo)%HHvg|truo> z$xfRd#FQr3+g%AZxVdKU)F-J|wC7}0#)kiPO~Tpv$G(3mkKIZCbcQoPr-K8FM_r7= zJM9!W>Tb_w%&vQ+(sR1W9=nyBw{u*nsZOaSeVpt2Sj3gZHtD?n!%$d^yUE_wY_eCS zo9xwQlYJMnXI7K2%gWMu!H2@SB}qwWch}JC+$p=WIggG(H!XYFia?bcbFNQo#t?cZ zHJ#1{O&e}#SJ%4w>|J?cD=|#}V1~V-jeO@(BU$-O$WB&hHMq}5 zpW@Iv&{fBY>3O;{Yt?c0Wf5`9NrymB5~;GHM%c!O6Ho@np}!i%xk$$00zgDB?5h>PKTubJRtK@TOk z0xs+Q!EbIO#)!Ums2dG=1gV8Ud0T{cy$K*-Gzw{Hb7L+NhE@WT;2bx>RwuzZ8Vy%o zdmG^buc?jj4#7vX5z1A_-pDpWCK!05lH?YGhKu!~#H8_!?Wh4_X$m)ji>UpnZ;9VVWPr$;sjTlHx7Cux z*);%%8}vee8x5+AAAqrwkY*Beg)8&UEMM!#AJ(1W^-b!Cd@%weZ?U%obmEKyx6fhIo$-qCPbuhWMgwh@~m49x`l!^PezZ>iTeUWBhNnID

cvnk1Ct3Ye$EG;7G_LbzasgfLe^as4!!FgUwei(XQ zS3H5JD8W(%D}EtaoVnR2r6@wftSkw!>h2f|#oYIJ2a zaLhE};Ra7~rE=WSRB1aA-2q#%T{!WN#C(4q9MvG)VDLl@hMx?FCDR`5B4XN^m|L3b7lZN=a+>oP;BtfGEvTQ%P=Z zT!yIE!#P$%(&a)*T31R+Y>Sa@Eap;@D}NeTW(iv>0rSfeNOk8RyAqD|K*$KdJ8NB% z_Mn6}wLJ_tNy5`sdzlS~Rco+g;HzzDgi#Dbsz_i8>eo~r2j3HLPE;kK#VMEfI#?#@5qSYVp#Ke`x?{IYU zCbg|WmtFjGyGK_6<#NNFPO9VJWOkGW|5NCdm?Fw98ILp%PV*}6YEp)zyLSed;$A>` zORZAr8E@5sq#N&`oSpfNMhRi?WBMnNlPcrO!DD*^d)Xpg(sjcjaF_Jp9yECkmj za1rJ~Z1hT>1{xDban5fe(hTPm=RA0i7g91nDk(&wPI0mezEc`yQybytk_JlugF-t` z;KK&b5)MTQDAL5LNb3Yz`&PIOA+JizrZz$oGwtFT^GP_Y1k=@=65X06(^JB@YH1sh zr{SE8qfEU>)Eb=>)|=Q-{39G|pYR=nmlF=f#sTPqv|!0w4;pHppf8-MePRPl00H9_ zn?)9sayV*BXr#oz0Af#>0D>(^ z0I{b{0Kqd!0I_FH0Ks!f0I{tmfZ&BBfY>$@K=5J`KwB{&d8P@e=4YcK%>eUkuUjV6F# zKoUS~oCzSqOJ(NHbYH1_Jn9jnQ(QXmmRss`kjvKAj ziI%J))4a@d^Dk_(vp;n zGTly6_=e2PZ7HGAzYQ+(n%87o)?}#!Wx4TGC`;|*$n5OBISf%)ny4CYSWn5~$CXa) zTy3b~fSqW_5rw&BT;hxqBMx!G8aNmk0o8G)()WXtCRXL0?!CR&+rt)lZ;yU^Sbf~^ z_OQk_20Z8lE_MSyKtKp#k=ME=J9ABzcuzQvp@d9GOIb^FG2$$RBM%|I(MKHr&5z;d z!$DVq3*n4S6C*PMT;4N<)Iz{e@}^tpOaR}olR{wpi{Y?2OK_Q>vk36fJyHow0?9@e z<2wmZlt~~}CYkMWCU>7qD$W!5u)(VdA2E0%Av1{Goz0pFnF2nC04*uvWQx2$WMD!` zTVMkC9(q#R#1paP(5OkHqPhZhSWWJ%RA{x)NJVuYemh+BS zlU+4^O_oBAcM0@RiyT`MId&#)2$bl~z~JCCKZZ|-gG~|4fHTHM3?DpX0KsfHJaWZU zsDUWO7(NvgV-Kqn91|ieH+W3QL_kkQr)JP*!#Re0IJ`&0RbYFmYy8!k>S2TM8PBSu z>KVQk4x4e)vmH^N4?Ch>=@(I%!tml0*wWt|mi5m6(Z2PBUjKc2i2u?leG%p*@mE_7 z9Hnmr=__y!X#>1>z-=!d41WO*`S_1iV~4sRm!#-WoqRlw*iXSBQG%Zf+DbsV&Pr-) zLQ1-eMVMhPmRa_B0+$-RnlJ`CTP6E#`P~WP!*G$8fvAQ=t-CDU*+Akne>fZ~pRmc` zF(K1*E1$fh;Iy$5Cy#0DdnL&%gVCI03`gLz22U(^9sKLzoWj2fFM+IvqZ)*p4W2|H z?M|VMNs>_-atS+6b9s&Bb#h74wQwD=lJ2nH3h%}aSe5Ru&IjA^a8#O*nE;+BP1=P* zOSiz3R;tO#me&za(gL`SSV?zS&w+P&2dqkWSXmj*nFfMQN?M-#pU4yq;iwYJDO=|NoJBULc^UX#W_eBcA|Dk z3Og#Uou*J?YU!fH2}l)7ACvrTY^GprW@KaLm5!{YB%?cSGKsks=h?A~zrN%hgDJL> zw1|>+?-U?;)7=6mAdS|MMQyIesuqsLK=_ow6N_T_V{ph90fUS4o-(w!3~42&46QCh z+8exyq4$q6{9?Zu@We_{C#eaBd!Vss0T^7Y0vR&G&_bXLsR}7WD;YWq?`(puaHf=r zF{aZN87&afOahggmhuN+s1Sx(j6TPpTHslDO=vSit0gq410{8Wd2Y`(|E9*2fq^8c ztBxNbg~ZtK%F{8)D3SG+oS&|#R9s18`YU^lEm?@ zF#6)3BeB>Nm94|}my~46m2`GWDk;IgB;_RkPN}5gJDfS)g_^ntj;RxFHh4ARg9dLT zWLw7C@D&y3G2-KJC=h~eaCpXc{R$#vE-oE%{{#;634&Jyokj3RI8)2S-swV~Sp=KA z5}ix%u%NRDhE$PyB*A(?XA#6m5WEC82|9~lgP=zeY%){=RW3EFRJqnvx!JCAt!-59 zRZ(s>!RvxH6Bw0e6Wk?w9!_wRC^wtHD0c+GiK51Af(39H?~M6vL@tM8A+)v;Gs@0( zl}-E1&Pb;l9A}P%4T6toBOE07$Tq?z!AG?bP7r)_8{r%{)Y)8sc?P`%I^F_DiG&;A z@_3YduGcgEV$U{uBWR_hYkRgG4KLMZ3{@XBOWm)sWWu$Ak7y&jR`8K+gx3o`s%;}6 zGwDu(pF%l54F?qojG?r!^sf+&)S_vqo z6E=Ib16Hw}@T#TKRDL<-M@nTv%mGGg0w(4P(!`4+sTS*yEbXVecZPZ4bA00&W%B0d zxW+!KZdwubX;bs+?k!T5MI|h1b~}(l-D!v2y>nE`IVDmUJPVb(11Zc5YiS28Ea*Go zdeeOSX=)gk;zHqw3)AbGp~(Os~&Uug|LWXsL_5K1J$K z2e&Iz%SBCAU4WWZlU2WFR{2n!%Hq_lhN7VFU!mdR(fI38wvWOwZ9=vZ7?|=pwnol! z2|bLULeQB6CeC4LoWpi3J!yYVo72{b{PkmgwOOiPC6ezi9UfJtQ$U)ml!=BH6;J~b zKJwB5SR`xX;F89@g6v2d|Dfk`{B^M2p&*6 zkhpe_@J zW=)?P^v}RSKEbnaMkp~Z!w}%|J^~W!k?;w@N3;<>E%?YbM%!v}!fk?&Xd`@4@N^pd z6pC>R9P>{2jKQl3d+s9iWGPDCXW^g@0fUP({|czD!?`^GY31N_)&yG!SH?IkOKk+7ncDkGvFwIu-V`-;UeAk3a6pffe8&gi_l!m;8BCmB4c zY=+mvK@|c97uOVZm;fiH2gnG(69Ejn5DrhuUh3pLINbo+Q$55O z&&fQa-3y1JAs`28eD|!3%=@3oRP8P zaAb6**H_jtZKV7G4kbZx1K>0QaiesL%49xbII2h36)veudaB_Z1E7~;6P~H?9Ox2M zG7}mJN6CcaT_$=az&VoXrLaUYrOtq(078~V5~!&tbj-W72`9#09H22H7*0_AOKBX+F`AYe4SXPPug zjmKP&^%@CZq+(?NnQVp#k8rxds|jZqypfP{infwD^2~)pC2qVEqw-LsIk7*-h#RlHkq!5;)z*oZIHp9h1V;j*+;4q;j zxGW9PTrmR4?pEc)@Y9N5mTE*m)rNp-`WxIq^ItTyP40P78!s*?2Alr-8l5kg8G6`R05OF z!_+diB5ySiK~)Ir1s~By$U4MU)mh_OQ^VM`&``OmK}Q6Vg&)#sm*oGT~-JCSV~@pq9e3NMIYB zGjKfz@7DIDmq6lC-j@N5T4$&bk72JBM3;(brQO^{o zUY#d!K|Qrd*GvrG3Wr=1FxZU9s@toe{vJ*yOc+Io&j441u9l-pGjPUIzs7qf;WH;T zQ@-L8ob!7jKAcX-h%bYK*{%k-#t9;RlL^`Yu*snJ0&F(uqX1hB`W(PkgQ`Z`tVXCR zRmQ2c7n9IgX=pNe=mb$Ua9Rq)yBYB#0meBz`bBxQKtFr;b}RSg`nr=d*w6}S>* zUMeOjw=-@PSJcN3=s=_+Bn?e8b(D5cW#k%Af54M1ETuWJKcePo%w#3QnCS)*<_^kJ z9H7)4EW?wfI%B5mbB+10k()0%DBkY)_@pTGD8<-DoXsX|!avmqu%4Gzu*?`jbI1 zIvkotPbS)`G&7?=H#16e8n`njEw(2oAdQyPl9Scq0(Sz^Xgg`a&a+Dg9oid@Ti}=( z!tn-AdaIuB*V}MH@`E=CFNeRvh7*$C4Sx@v`v-88Pe^_@{58;iZ^H@6?}l%M{{h`ZHUivfP*vqVc<&cdQqvtp4l#Ge zMGh*!dR53~2zanqZc0kzDz{_8#kq0v@!Cg-S_{(2s$3Qm|}85Fcr?|M~p?{C{EtVLTVvU-j+6EhnoO` zqv4F=#Eg(6N2!ojS4gV}IZ%YO5-=Ktq}_DS1~hg!8av@MgX5r_`7wM595f~v4u{uN zR~h!Ra?WIf-zR40Sf|8>6258hEFr$rSyam8Edvee z5-_+}T{6VN&_bXLX-lNkKf;MNMBasSw7DGTVy=LrHiTChyqvJHpU@G({I-Jj8l3MP zrKD@&y&2A3yl#Mhqoonv3+L1}z4yUEqXlh59+dE8=VlAM&%n7N>3_C_M*nl$rHx36 zo;=jtm6y^+CVZNuotlO#$lXs1a5I()ae185cFD@R-Sl2Ug}y3v+f2ZkDz1E$z`D~P z@Wk+yw%ru|h5>0>Es9dv)DXAZpgw+pCh+l>VIMz+rd3kL$&_2eouYJB+{N|PF;52) zaCE}G1~OSG=P(f%-G4;-bTy6J!JH%6W^fvxqk_gQ$yqz=DG5)eY@j!)426#Pl4@;E znuhZ3>)pV2Dn>Mp8qjtFpAaj|f0&T+AEfB}Df*s8*Z3-I`d=@MmxZ<6knwK7g?#om zl~ND;3zh3Y-ozcqYnEj49pthDLE}mV9f{Z8*o?1wiErggcw+_`|U?FB%FmeS7SkL)0RAoa8JxWhY$ zoAGuYZ%7C6vc(14uArnoiVF(XpHy5s{vI8qkuNQMt%dFN8yfEP72EA5m3I&mPWuYf z^%Ae6rjm9DqdsDcCEk9G2lp>&_hLXFAvq^9%PM)#%NxPeTa8tAtm$^6itT*FsBAWF zvO{;8>}(WWX{`Po$D+w~#9r^Pvq@}^PwK41xH8g+wija{C2u!I2bySNh zZGNnJEiEfG$n6<7=-Bis{%zOLm92^SPSw(pP>3B`dD7KMi7g6H3#^Hc5J8gKd4!}3 z*hO{p22=cYVitAZX_UUDQQGxlDQ`RR?Raf(RF!BX2F5|p=6&Zeq$$ z4SWf|xnG85j0a)%w~I?>coyMnlDg^BQLtFIooA$(-+<};t#Gs|LeBhwCyQ-{-vtLt zB4BWFmw5*$o8Ztv^I1~IMni@>;TpHkwA34gIZ)u;P$Qg7td`u1d}M7loWsDtd*N!x zz-lN7XV?R9bqr_mbRa{EvYK+>SOA2~Fz{q9%J80WC;$Qm7Z<>?{@CY&qX5E<22TVq zd<7f?5HPq{fNDYk`g1i<+D;quKTrTN70@9Ighv`YDFYAw92~Mhz~JICs0O75j(eTc z(<_0W!Zd#i9OV*Hj$1Sg|2H_uC17x|T&6V7L=wo#a0M{@1ULvFU~qc@hM~n}NEers zKHo?nI9bqS{WAqxO@(6y2&pjeqPzfjj z!qjF~!@E&Pvk2~h%XmxE6`t}@KmEDoqclfkv3|Vo+z~J@*ZWo3Yf*0V((9%YX?9Nhi z21v8uAdKJ{L1(9ov$d$m=%jjuFwP=aD`+dhRzqdMaOzMfDEd%L%IBxS0 zUIK?L2gZNVk~RI5b)>^OGi6OTrnn6^T%wOlsx_shFO8_^lB#wW?CrKK+zlybpGrkJ zC2NX&rvb{a10@=iN1TuQo9CwGK zCWIFoJn2Olz7US)YJ-c-l?;aqLkq!Kg0>P+RI#cjgF-2tyb+7MLwH=Yu}!6xc_T1t zTB0gF7tD<06q%CBu{reiu>ARN59{GvKd7N4PkT53-T}v45>jd4$pZw^?vwDQHo^zt zuI44%R~O3|tQ5#iYF(`?S%M742qL0CW|hO>KnT;1WK18sH#<58`~g; z@pE`Ji?8Oj^@V3RTpCuVXl{P)>#!s`bLZ_)ri0L=p}<1Nm%5y`?i z+mo7(Q_;m{_DNu1rfwCzn+Y}wI+I`%oY9xqW(i2fL-LaBI7=TA3q}UFd#qep&cV3KQ}U+4ESlH z8crI+0&n`^Du?&_vo1FSE&$|>`{bVlxD1fLMFx1PpF)z2UdMe_<;fkmpz{t_WZmQS z&1(U95irx{z1qu=H(u{O4u1WO1`>Fazol|`OD1LWX3T2=c{}Gg#N$<}Zu;XT-ZxQ< zrd)V2D_A|=o_RDNFKWCTke4zt9&eXy0@U9|Ac6O}Jv2T~+KqHq=z)Se4CR}YnRK|oyA|JDGlk4!3H;t3-@6`Q z`A!C05C8qvf31ZClpT1}@R>bZN$^u9-|=Y%0g z!)M!!d_K%)nes<_;zRoedhlzI|EBye0iE@vKT{9&Z>k(V7N2AT8P>BQl}mCXT;SdI zq4M)_{v^;Y0c3vk$1(}LO`S4UKR!+$r-6V*&QZNIoX>el<4+;+rEq~))uen}D6a*L zD`b`W~g&~!N;rCyxOi+p&d zkP*LT1El=9Jh&Wwu8^cWFdQEVKbL?#9X_I3UMy#>2}j#-g7I*HckxP1pYs{&&3TN* zQ~qj3z;CJn@*l|~{#olZzM18ro)Dku>Cf=Jx?cIrFpoTf?3F3*$6=1abR2`} zI0n=SV>BJdXgbED<5;Xe;vAFdI409^Os3L6ZU!;5nC$IEzo-oe#&8WIQLPKRx=z6E{4hqNi#! zyenuL#shEqbLr24z75U|e;V_UXW+KNy$Qz-ZV;TF2v#}D$8a7UE)8d#$#7F_SS#Ss zaQZ8)hwagoPs3R@oIBCo45#6oKT*E=m0$e~<6Mc3FL*0mA!(cosegNrJe(8hkN843 z&W|`ZqT}3%?ltQ;H=^U*h>mk3I?j#gI0w?-YT(zvT@QB?+(x+j;q=GwwQz3uojVBE zcud2*M``j%oO7zue3G^mPJgB0O7GiXUX|o~kQ3na$GDt(X*}Z7;PglQ66-j((jW2H z;q*tGb0(FebkaD7qT`&%N5IE%jKeuoX&llxSJEH10lCwt`+iC%59d;JGLgV!f^(-* zd8BbJMaPYII?ko&IA<#5S3kozXVM>W&YkEu7gD}bsQlzv3CH;o=S2D=eh(byN1Oxc zkGRtY;Eq}F-&ALyT{?+c{6ifX4h_+eD|=^^T!5WraTIx<{99R>%y8r%Xy(lkKC`& zeP(kRbe`GVW&EEh^vpdkNJTF9I68}Ljt2v?VPOk|WOG&MC$gDwy}|)^-w&aK>T~^s zGPrl{OM(n(2nVdp$6ltXS2p(zA??~HcNxqho6YReHyrfjEl_MoWi~UkU+&l@N*mo6 z4tV<>P^aZ{7lV@dPrrZIaN(X1GI2oeVe;g*k-lVLSa7U-M);N1K%B);W$%Kc_9Vt@39X~f?5N92Ai*a!Z|+@s4#`_Lbid+8iv=Le&66E7xq zK~R>vL9h#hF}dvLNxLW*oBP%k#4ZkY&kehd*k^-Q&O*9H6KHoZ&i`e17A#6J_eA=p0`zenuG zU|MdoU~RzxxvhfT6dag)N3bsk2j!~YC*RG%^xQRqeI+ zjEUVI9GY97Cw50LH@C7Av2O&2TA+@)2(a*yGE=8M@+<)+rsd+iwfht2MNbl78`I<&Z6$ApDt`1pFJ^4MHB zmT@~D7Y5U|z#g;n!}0gyHS=ulC z9JuTua11&=_sE_gg}W_16fdif?;Msr|0}eH!ZF!Q1=>kvMOfVhC7tPZLKr=RhuGOn z_d@O&M#&A|3j*5w%G|*~vbn3||0e#=?0sTx_q`E10V4K2DGWBxg6h%9x&1-R=8oh4 z%#>5Y!sF;yGTj%118*#;EGclQ&}W58))zb-+9NN-8hZ~_JFhyR)X z_7{a!o6lps*ZtG8(VPC=SBA*RzCV8g`W~`4*K;CyNAiDWQr9p(brl45nxD;mZxW(+ zwndVuUJ?d}_obMcrMaIYD4YAO{O`IC*dFrF2>YX{dYR!>;edtM%gGF?K^72(9^lIa znd>uWhW)3V3h9H+3eo42r#kF^!b{;zEJqalVN?C8U9M`^u zBVzoYcMIiQA$a~BhIYQ4|I4~E?k^4|&)i|ekN+N1>5G+Y=$+r2v5q*FoCog76!$|7 zg z1w>E;q&KMoVgVGffqqON zW_D*gM^^Cp9*rXz+Ku(+ZevZaPi!;d7oYEqV+)J_u+0{$ z*w@(sd<@3Os8w+p$2!SP*^5JGzCU%Jv*d~+>(dpszs`vzhOPK~zAGP}g)??5K3=WL zY7CEBm2Thpe90hgO$+AMr~TPxbQ3=MJMpn+rTz5QeCFs5RgT;=c!K zRq9(Xw*3o^+3*XWSJY&kn-~qXD%}g%egJxRt;&r3Y@zojZf!Z3&l`+kFM&@PYZ}V( z!pifdb@;qpO^(o^A0Mk!o_Al%nr4gHyM`|VHrunE7eD#DaW|HCzrudMZDNnhPx5i- zCHA8IU3u+q`IvQ=HLa3ZKFOc;^_y6-XbHFO*~Ic*f$ZzIseH`T_;|PS4p(*K^Zquh zKd^+)O|tkXdT}I0?bup}c6`2n4cqzDh-0v-!4aM~!^f;B#;Ud4dOd+9dv@`;^Le)8 zVZ)O2>Kw`R%6DT$9-sF=&Nk0R^3l_eHJ52Dw_C^9*vc3tj^ihCtUb$<1#4b>%GQQQ za8%`s`TS>9K6V?&l6O}a>yp672NPIgj{iQaRf+$T?HAYO^SAg{d$1Y9$Jb9d^2o|B z!ea!V2fOjr&Hj(|7oBHG&s?_e70ovPXu~mdt+Wtt!xlQfXPu7jd^|Ldb>=K&o&D&u z@pX4&kF(#iwV--@EvY?Nr#z}Ms-ArQ81*9PKV-?JJofI^nXxAn>-(E9Ht-P3FI%#{ z&Wht{)`wd|*Yf$d%I~y(HR>>`X+J)9vSZEOby?Cchb8}x;`6YRj4jS%)Ui0WIXai+ z4hQ&H=EX7es=PnzKk#|SBbAa*Y;9l=9~*CB&6$;7^q~zLZC8}oF_N`l%eCWK=Sn1_ ztm?5B^U6Cpv$AJ6TR8^pFK2mC<+u?2m9ZVSb0p1**>V7|TKZ_21zz5*la z67+1kDr1`Ka7;YH$Ija&j-$N^$L#y8vwJY>4E@3d>ab12;Yt32W{rLZvbkwo@T4nDYbB(dfJF(8XAACL=XJQJ6^!^%f zQ8d9C{-UX&CoV3Arf`oMOI^9!y+$J%03Jsz+`z?C(K6UfpaLd|lzbh4BpT2jpLa6F zGk2XFQeZQM9B;#BD%EA1Y4o=vgqgJ68@Ko!{e@YB<{+x1bJXG{j}!aF#!e7AiRFec z<}8MBr*J@Ij0QO<>fAy|E}|BbL*g{Q!iU9{>y^RjlMVj|xlXj)`?_%uVd7 z3x8gs7jhomBN2|IM|V&*8?j(_%OiW}9t!DYDWzvew8 zgAbeIQpWQVh&IJ{DC9HizJZR3Z++a8bv<`LzQvM1b2Hk)5!%v}D`;^hpERhQpvYKo z9&~>+R4$Tw1N|$cAByO&((gB+5=Qe@Ko~>AW+9kFYNUfOogOp;;5IGtg!@eDlYzE- z{Qs=>oMio(i-R!VCOz?IRM+fcC(pACSs6$aPAIg4?>!`LCA z=lgnET+Bt=Ing2=!pou@>kL|`NKAv*O+)y_CVr9hip4W?gf zE9@css6{ELeAQmILJ$>N_hlevI>SQ1t#x(K@n{aZiw*!B(fybWxTkKwDEJH1MPbsf zMeBNe06a~1z6Fdu(iJ^|=5yVY0U)1scU>X;t_#O9mu9c`;M~GhpS>2ilX{nb;pl?i zZ6=KQ>GL@257uA*indt&m`xBS>8A|-*~U!S zh`s>MtZG^$ygOI@%t`REszz54l6Tc9Q$Q|NZB_wXc-2kA;PzV8cF&=5y=w9{a9LHK zVaZi{ShX(-L|T4Ty*aqIRU`j^>5{4eu@L^O8qC9qrD3(rXmc_g!s(fd;X@u%T@Amt zMB6dLs<%N-8qV4VfQRAt@wl)vhW{J|=VjOh9gKF-u!Aey`WY^r4|ss#fSOPVHC*%_ zQO6qIHvv4s@Q+B?yl(ie3sh1Kzsv{VreWT8+=&ds>rrUSGW>(n+WUs31l%LTSTlHd zV%Uh^rF_G>?a=nzusj^(g`vkG;9eVMTu0k`!!Cy4J{s0q0It+9GzP}X49$7QR&F?j zd-z|5=8M2tRO|2toI|zNn8$0*)j|rv9jcby7VzWM#1jzrYSSYS+1Y9ZJgE9q8@&&j zA=PfwgJx8}$g65roB+SC zX0-%XK38kaxBOeR0?tg#jZ*u7*cwf4hpTlmI=vq7!$y{U;r6(Z!BXHnjN(xj(tM4s zu7EJWsAqGKP@}eQ0Ejl4HW1+^82$YaR#J^>k3!o$qbB@jHF!^Rm^Va(OI zH{U@w<3609oHQ=11Mal3g$n>@j2C`^@T_smkMMrZSmc27HXhjza3AA-oPhco7t}$U zzwri6)UOyfO#>HTT-qOPSB;O>1t8S;3nw=b#%r7)j5O}R<8_R20G5=sSmV6SxRiKf zyG9Tu7%zDR@5#o$8iKoSyl^vcX~v(o0heK1{ip7K3|rInk)wT(W$th$Hf-T`7Vm~oMuFbj8^Dc zc)+5tLQoh zj)%O`u9A3 z=yQrW&seJBfL(W|2w`ur!`i#Hcc&vR$BLX=qTv8}qDqhd4r7-Ah0}ER7RW`)3xqI; z%+R&!f~hjx5UPwflqv%bqsoZGsWRjU;%IfT#GzN-Kf^4}hil*d4afTRYvb53itk_Z zNjwO)wvWNRYEz5vWk(+#n7SJOhhz6VzOQ|M{E60qzw>h%{Fv|Yh{tbnK6bVfqMEe( z0Cc7mBTuXJR5yrkf8#8^`z<%~&2RgOQ^%fz+;Kw&FL?#uW1nHj(5Ce@1>TgrB0$XO zP$}$~lj~swag6q%@T|bB_&RS@C$9a3iwyD@P@x{)PSeK)?!Uy=%{E` z2;4EThNszH;snpnyv3plv|SM1Lx2krWt{*B6?xdvsD+7|m*F8<{LWW&U3_l{@3+Me zu5#WN!#;sL5vMpo%oS-|A}J6zF#AEKc7T(z*W%`SSotDKe*-ab`s>gESL{rfXrVC(}A*N5`=Lw<1BFTaw^`+%E#L) zED6^8jy3teOxn)`sQ&HjaU8InC&mN!xB@b$Pbn^baG)=aLu!?vb?9tQL^3Qh3g(Ar zje+LmCdkLNDW-ozKK18m*qzqlH+cOgXaLTqJNp7Pmaa_0YB_dfL)O(1F}qw4wRSA+#mmYzXb>!ZcX4r=oJ;9B2quSQ!K4^- z+;j6_(}|ovAV_C&ONYM$Pk_zC6c!Em5t@GtLRZ>#1S&@< z!2-f#^rbHzj2oRB4ES-1;M&m%n%@PQC&{${!c(*!yDT+#%HkL0G_`MwHV@j<4nj}* zi=WULisSz4EVW(@;W-NH3%BQKaci`BQPu?ry=fm89WK!H6bOANaX5m%NJC~L7GKKe zB9kAP1Xbs{ZzQ=UBcv!YX#juGeLJa4aQ#K-)FS zdj??~EhvLZJe|RJjk*8FEf6NshOw}cMCUa4OQwVo@OPaSy@fD^PE3a|mAVdrFpb`1 zfV)B4lEI~u??-SqX*E{8G4^)d07tj!*Fm)1p%ktlWl)>yAenT7Yrt95hYLG*>CRZ( zkb9KLGmvb$Sr0+nr!hSdQVs>Wf_p$mc`4^1_2dlw5lx;0M~}&36ih!Mlda%#$?rP2 zJj&pj$WxNsz2uYl4?z^r)c?R060#TMi4;!|J|`b8*%gsTM+EVLs_~%ll5$YSz^uDk zEVx%R@Gtm#P5b*Ih&N<17eTzGraW@Jqw7ZS_nrjz&>!e2*C;;H!f4<=QGgq`5?Z_) zjy@wD0x6|+8xX`7Drf?mU&-+>xNlUStIuWR+6gwl(ySx*oTnJMKhkJTZox_mn=oy8i>qFcyY37EnIBD*@$~%0k;(g zIcK#K`diSn7nZ2ap<2_eF+4a5lPHk=V)6xOI*A!|;K*5=M`nb4Eq5dU2gSy7;9NvX zD!4vt8?ctk%c?sKW>m{?r}*X|}>vGBNXZw>B*pnY(AQed4C z-=7#jaO*B^@oK_pF>EI|50Rb?;wh{`LC%O~oCls2_q!vcb0T&mf;cZ+IFIrYOOnBP zixIEDT@VNQ!lsYtw;I=eQRHwU;VbmsAbz6tSF~Lc&G@spEEyKUndK=&^DVYG+Hg`=K+tl!HvAClhTZDFvF(LqT1y4Q!fetp&<-u|C65X*py zwU7*~mI%q9v29>yaBwmtLw<5LICRcVNQQN)2Rp;F??5u*dl}A0E{(_esPm}hYNNOC zH#f$br@>>laYjF`#&lR7ANC58390;AO&r-5s7d?w1NHX?o=r{u-~h>#I1?PF4(3}t zZ6V*He`;~G)9pFkn{lfXEYD0{0}Hb{-GR;76FJ&Blj9+o>%sZwyy;1h{A=(Bu=AJh zfMmgd2C!*zpF8`7KfdC8(J4M(y!Ik&F6qJ3nWaWY;APq7GDw#1oQBpF+lnDsIet7W zue!z);MJ{p-n`}r*BI8eGJ%(Mor54*Z_Z!xfA(RJY)Is?(#8*KAlcN~7``@Fn*qs| zzc_u|+N1|;ZgazaXl;AMK=|Ep-3F4K>)t@JtM_PF-u>nYBzt0bFm@0Vu zJwoFK;2K=X)EdI06!;3lW3-bOliXKl}c<`bA zd?^=c2`}RM(ntlkAHCxl`XvfA1pG4nJrhEI8p^YnD^!hB-2h4-jB5y_-+7Teh)!C< z!&UO)&nTE~j6f_QH0J??p_JVpj>2dbm(s&&B#-G4)YT5cNGfdxW4J|pDbcipS5{*v z^FIh<>Ayq>uTkNjz{Sy@Nf5@EvbtM>lE74+wA32=2UYQ+xqz-l1bl!DZ0R9%##?P_A)g zk*6Wt-lZD0fZwB*HK3VIr~gKP_i4{4M3zIIm!R^1OnV`Shm^|`yhqgU6oii{k}H5u z=n#+8xip%)@jUWlw@+yf2a!)Vd0no6c2$FBAq_|e?imdo3n2#3G~kM8K2Kv_kl_Gu zFDZlzG{w~IGgMyD(*J;aO$|Ro&>I`zM6&=!hSL?`dNr2tQE!LWKK~tS7+3 zC;G&BZ3!hU2l-6-JX)1f2KRtp$mknXzS0j%2)|L;FbK=Ymy7z}$%v;$QQ@MSuQ*<7-B7J~aC6g>Dd zJSf`m(u<3*=hyp?=wT1d!$Qvs*GEKSp1!&Y<5J*`ihF#S$3)6DMCK-vxpZ(`oaF_& z6T+tlB0DMk0)RUu>hUn_E~Zz9vD0D~PjWm&D_(5z6esyI&xjM;v78lC$3f+ssKMjY zd2w|&a9+abCse$JfjK-}5J{UL^bxDOL-V5eeI7J@MLqsH{Dc*!JeNf7I{+?=hdd|o z7l}N>y&@JJ1Ry}vPJ}Q}tl~=v5%ae~m@L|PgG&)MLt!jc9BB(cnwb9(R&I#Aolr>^ z-x`D56oLHZ+!ABB*SIZi@pAbcF{eIo8DilA1d%Dy|AetDVPFQ8yTaudZqGf@W;?iS zk^2VReR1I~RC2@~&T$_I=fB|Zp~&FA?vXfj4cuel#jAHu#9wY8xndOO)Oq6JL2ysS zO@5Ko2O+SeKocVkdwYlf}B$_`!TZx!xfZ#t1 zOCBRj1-5SSB;R@%;9o`BKWO_VeszZ1G7&TZ+;`EZ3rM**!98t-XmkN>KZH#k0DcOm zAK-q8lfQv8mFr8unaS;o!I{fWf8#PO6W| z`2&?g&0W@-i?-7;XE8Vr`3vi|nx_onm6tQ}WFL^TvdTS>b27RZZRcehp8b2tvAuxv z#nb5-6y3qY{^Z7ghtNXctLp|USF>}p}sX)aX4<-=A0M9B1D zv_;A&o_I#dW`6+?E#K^dhZs4LYiY4^;1d9@$-Y=WN0G*gJEVBo`!s|JQhFn#M7dsq zOOkD>0gxigD$ZC6WD66t z70S2w(e_LR^5WWa+20NxisV^Sa4%#zSLI$x6P^VX%bme!dnLEN0Q|MwIS?vu9O{hsrORu^hxyU1$ur znYv*G59X>%BdA!Y<}cvEQpMQArj`0x2xHc2+h7Q7)cTV!W~+MgJlRf#c7Te#YR<`! zgKF{va7VQlKN-~as~fA}!AaHSeBW8Euz`mIYO)pl9aM+EfOAnF1OSIrX$9bi)siXz z98r6_!k?>}#f7+|YJD&O$J7SyRNd4iu1FqNS?K_rP)+Xxeo_s|0pOInl?%AL`mF~5 zr`5nR06f$uUZ?O>+7N_$M$HgVIjgK^BBXO_D_1?vtAapqUg{w)ym_nsH37JwtRKRI zk7}|P{w}H?58%O9?RpBhpIW^N!b@t^X#g&(gq{%kt9kzda79i10C<4P2?Zcf#Y}`S zNM(hLKSnlDpLLAL_SKjK8iS_ zRUt3D#i;7dAdFSC7#^-E@0w_fQ^O(vh*uS1P)Sf-c!OP{y2bBck}BN*f61z1C;-=$ zIcEtes$FmNRy<#9yq&8k&G&Z)q(yNBjxA$&eDBd5Lr$ee%h^v5+sJ3U=sfDCGXi`} z4LSkzgnDy;xs=O=-aMq>u=kXj@=KIY^}p-?hi`U_i+e4Xu;W&#oU61xwHvP4`>>Pd zus!@nXGllPx`Ol3f|va!+#FKne;N(i^U_qS(*hURcB~89I#?Cs*g1z&sBY8{R(kg3 zsdArO{`C4E9}3B!%lthI9eo9;5zFu4d_o0QBD8;+yo9xRnMdJi$)Bwe_L?WY&{=rfQZ9~+Ml2Zoc^l?W(Q7!! zFJXBF#7w@J2)Mc2d>q6|HqV43YkBbqh^-ve0ysNaIuTYJWNpr~9p!uu$w}_J38Axe zp9I`Nd6esME;4)@goou1o<|&!Vf=9(l`~)BYLChDozZq&)~*figdESSW2dAm=fv(Z zikI@vNPA8p&Prn*RK4XOo|9gX7JHy_Q6}@J<13RlLwHHCGeDD>2Tug;0r*ttZ1#q>SePF^s;3W{hll0-AAh-#R#oms@z! zl_(>2K{H7n;#43-9`T1ts`TQtIbV7kf)vOCt`|R($FrgGTu$eH^o6u6f#yqD|0CSK zk_UJ_?6vgZb%1v=y)*p1m-jD0^OIcoH%N)x!-bJAvb_y1<*Tg9`ya|=s~X_G%PohY zQX#vwfz2Os<}TPQQ6nAzP_DlDg4k*UexS`x%l-&Q_FByn2pzPGWw5ee>&x?M?0ex% z!dV;V1Y^P4eO@pN!PE-EP_55$;KH=eyrdDXwfYMx5n5+17)EOS=7U6O1~XtKMvLPD zSFBc=2hD5Ro?)<(s$ClnM`@bHC8*rgjtoLuhPM15Y-Va#x#p6kmFYlov31N4JeL=VzKt_ix(b1o$xqO83zeVAG&;A)Q0PM-hyQX5_=@uP&g5MHJ` z+}Zfk(!Ic4As-$F1E>yurh~3-t25w1v~m$}SIM*h!eH9I9b5>R{sal7=RR;7My;=c z3#UIgvx*=;Kae|gohMBhrm@~HEJa=3i7bNn$s)1!6O+(v7%+A31iuT+s z#fS!+d&i0?oP5QJ)kSEF7ycVT62!PhFr6p{_eNWiSUv%OWRbN4 zrFO7#MSAnc6(H+!DKJpplkgBEt#{xWFiMm_7%aQq0X#%{o&zpa?%{cOn5; zU;PMKkq0hPW^pYyO2$|tmS}mxA8j!*$^l%ge92$VHRe@<zSg!Q(f-p~JbNS|}yqE^fe3`*Z ze+ANb4XhN(p`Q@^Gl?|}9t;--K&42I90%bG`DP1*FXf75;ELr?e(PSzS#j|2T852= z={NFPB*)|1OaYoxpvTp}ZnjDyN6Q z!xy=uJKDa=u*2~1O|D-Bp_Td&1fjLs!u^D;x?}*(PL1LO!d^wZM4S#P1+A%TdK;zT+a2w@U!I1iFcXPUt6b;=nAl@!{-h3QoKcO=@<=tN80)*Ccz0dVP5 zcNyAllIcQd-lEyO74|mOnhWj@P2=t$gXS~^$)u0RAdsY+Qpz`k<`-(z9>%^>G;iAY zMzK$E3(CkO3*0&8fi!(cczrKEjD}iHpMXIRL(5Xd*)L6OZ_nx+Ln| zhWE?DgU3vN{0aanSA=~-s00XSE^P#g30!ar5_)5(TouE4lnfRvzJY{@7M&ps7590; zEKK+vzzqo(1)OI@2uofViWCEHfr}C&SD-CgjA{s6jHuu`Laf-+0K#in*9VCcX?Nf@ zUaTC8wgfSDDsYLSF89?*Vum|NviNZVZi&!^aC=+)z7cJA#Pi1xW{5pOxY|r{+XmN{C9+N-h`VA9uS4DwCQkv# z7B2i%-4`QgA*38}_zK7aQPLIUp@=Gm+ec#P82}!O^S{B$6EU23V&#fM^P!R_V*Y@Y zry^h$Oy`Sa?wt!nHV>tkid=E&GSl0^o?1dP53szo==a(TY7Qf{J z{z`}h#PV8%bAjZIXwj74NU^yQ$UCu+ldJdQWE%wW0lPXuK8nUIKt73Edw?quDcqla z76)oVSSnJuD*HvOYmXqliXXg__M0Fs6_tsNQBe6V4EU*(i{m9A6(aB*G=GTJE1>dI zOy}2iIUJb6!AbC2Q`0rnNj{g=@Ew%Xk`N zE8E_J6+1b*2gq@`XAi8Lka6z-KP9i$262}L+;N_k<@M0!A;(!j(^JlR37co+%jQry zD;@8`<~eC%2$l1)Ef>jyWn-Q@gvi0A;KJl8PIANLutabX(se9wk@B|=P{D88xnvS8 z|KLTV7@4;QT&#>~2JV_X^9OKuWH;_VGvuk>5N63vT(!I_+wvBUd-4X)-Lhpor!V=kQ3{*bL+VjDcN+({(_#zdT#VwQ-F9lgDrxpmpT9vK_&PJJjgr==J zRBw2S8p)UfO>Bn>A*>yL-!kpkF9OpW}gJj;k zDzNbHwePStzY5nS7fgEweUq%)HH>!ma!2CF9(bPHAX1 zqbROAA0V9u;X#V$>F*)B$+`7m%Ipo{5t?@c#FcimgP)^xy(VzSsGL{d+~{c_xC@lS z-;ocU=1HwDRpZRikA@Qfmnb|4@XIuI7=rbu>bytq3T1J35kMbL0Dg_ExTqILVf`UY zpk6%2B~taxz$H;WuS6tMwiSfeN#iw(6q@4*Tq-$o(wR+0CcxdN`P}P2pafo4M5UXv z%16|F5x5sLizibrDK{MOSJZd}$ZJ~c3*j4D<_MLy)QNl3GK%6?<2%{zhrbFM%(wLi zZBh{aq}AP_@{7h;{@?pj?-mTT-_Qle4i!gXW@OCoz>ONtHG(nAd0}Sk(=ot~`x%4t z@rgB{Gojsg1Um7@aC{w;oVa58cf&kbnA{-(=BK!H!}-+uonc|x5boFhdHXxgr<-vn zHKT2B*qOQ15<0V<#X&NAEBBHsT@s+P>J@KdSR*-}wfj#(bKO2m9M@mr0>OXQJ)pl~ z>nogZ+!TWtHf@~<$>!%g#!CFS8T=By zr1ku97n2w7CVNGTJHX#-GU1IzZ|K8aaBs=G4%*(4Q(Jg=Pb-(B?E?+xI6u-XE+&4W z_58Dd5}JP+!q4>EJP1o^c75EsFBHlf9lp|CJ&b)L`zJ6~Mqc%x@|_m)44|Ak;SX`+ z9X3A%?gu^O4ctE|_6@G@7Zpdsrl~j@2rFh{Bu_n0i96hGu%UTr2VvFK0pJ zjCj=yR?Z6dJy1C(w(}1wvBQDa`MgBwO2ECvhl6OlAol+P@e#p0(RLA47Z6|J{}Vz# zF^6BBOJc4ggqKBjJ{+s}m`znDd$i5}14g)sSswwL0{VVEu!+7P(?A;u?x{1m;r zKxitD{|#a$Zx4m0xvawb2rOiE-g|5*^}oS`l{EbW#;oP~_Gq(_&A41wx0}4zVpmJ4)%m)dUGd7_uL~h{$B2@mn3%D@ZkazWj%g&z> zM1<_y2r7}%Cl-JxY2*nj(Q;=zgfX%zX9Tg*oNxIxnNfrw;^bLg)r^;OIpIx^Gg=^s zM482Zry)t+=BJV@?;L{gy1c?;R*Lj71D7ft_+CGkQ^P@uA^cKU&}!}km4)gMC7gf6%V)XB>&wgq-5Ry1pI^ab_z)yvk!rvt|hriUz zYG?<*{Z&2Asjes+e%S+5@N57A)rBPh1gRR?;I67x4?u#|TwZPuQ6@b34OO?}5MY?f z^aB^J)^X7^LgfWP7^&uPha07aya0(-rEeg-r|$8)l&!iPg=UW0!&%}3l`{@157p`g z@bE}YtO{d~)c~GxJW=1{5LvEDY6N(ma;t#KQ)TIZAo5k=ZEyvuh}WSD)qM`|nL6kT z+;i27ueM0_;X>>SHK8`(FV)kI;EGi+?=g6#^0=z|S~cXG{8csL)Z?4#5f9;aWjYY> za+SsN&I&cV6@)+38~$$Xw8dNtv)9u5fpgSm^G=if+LB;sI%%_B!@IL~qc7kmwdeT| zp3)+@m~dKic7)JF^WzGGr?$E}+RkXcoL*khBG^%Yw)+Td25Iv+MY^i(<4!eLD{cu7 zA)4nTxDD0X2yp3I-Q#GxiJl3@ZfibE5#SxI|96lKZEY6XGBx+9FqWlF=e7I0+GZ}h z-P6wTI%~Gp(i!BwHo6R&IohQ#_Pw0+Xr z*F=CNTABeIeb#mzKwGI+g{Qk;wDbbBebwr7(dwIakIR5%S{)uRziT<^5SD9}+n`yY z-Q`lv4{aOQCVy%!GobQIGaUoYR9BtrH)gs*{@%@Xx3+^==)V4qkSujp1EFc9YcK$& zt#z)vqyLER2`?SG>M)B&qO3bN0wKBSs;_{RE?0C^trCy3uqSUUU8Y@yDnoE z+RAkqJl*}F3)zddpSl)YKtorfgB4S~Blk;Y`g_*^H`ib0p4~!U#Lw1J@5ZwyD}C3G zfLrTt&4JKHe;^V7TYc?K2-i;EY%zrP`td$6=Ae(@9ZimU*N!0j_2ru&bke`#T*Fy! zSOMGt{i)p`2lbnH@!UoKd^Wg4`W>9w9@f`Q#_c(xKQ$IYSG~r$%~5>-cdEzqmYi0& z>HB%&!j9`r?t?p_H{>z=r2aeCwNB~pw*hh2KidzL)B1i{zt+4CD!5F4{b@fqx}vZ36~X}hje{^2sGrYMn;`xA$skwt7CX@vtpD8% znj!i-Trv;UzvkgHOuzR7+QRiC_d=MY?_3O(>-x7{U^+z~#eH(B{@6Tdrs?x|fjnDZ z^$Y+x`caJlc%Z)?g|>(KiRIuP>8FOE?S;O8=OV@WWS$hf(og5E^0j{YMsRQRHk=E8 z(^NNKH zwI2+hw$z!I6zyo#@33M|Eu*37K!r!ZIg&kR?QV3K>#)bEa3laHsU|NCo}y8l*t^pv z9mr`iWk-HAdmR9ms3F&q{i!?GcCXOue_;#@*>xcdq*0un#L&vuuo+8zIb({W$2_XW zlTSOul0Zk((3VI=g}6a?@GEEtGw23q6j?OW2W@xBdm^}dbnGT@+2nK#reD%mF3P{6 zpKYP?nvU|_c|*5(xOq!;xVrL=9-jdBp1$)^&j%X8sVBaAJ%ac|@w_pkgpAg}-)H=! z5nL&KnGWs?b>=bQE0yw$UVY7k~-hy)wTlk%D6qxU! zZxE|Xpy@1PHIM`1J#UFQC^n>^%|*1~y5S+Qa~uGNMd|>+kBAWq(B>&-aAo9-SpOHu zIbm&tYd9~K+5zAt()io)78CduTovbdK{Hrn^AFEM#Rvm%VZx{>Y$7!cfbhETB?Oov z{@e#HO}yC)l^Y_pAym>u46l*j6eGDjdP{8i1H#+l#VwFKqRv79o(O*)?{h^qXV_0g z+;Ln(zNpEUQXrZ!yihERg62nYvoGTOBzkgv<+B*}AB3gCbt{|5qorAirG!n}=m6Z&y4cgLseaS&8ifxOFnI2Q!95JyEj8bp#PDlliZP#K@s#;L_y|S9rK7 z7ngwCmTPtben)oZo-jjhEda@sor59Fl1&cd4&Id=d4#wpd#0hSKu)*~D~0k0Pc@&* zQ{~Vsl685geIaM@hxbyx;R#Qv+}If07iqxDOW&k5mrl#%Yd3J;<(Fk3zwv0DI{Q41)28$VcHxkY&|LJUBP=XQxd{2v+g$rtw&WDfm;Yx7ofTd) zfn90w8j@8W_OQ14WC@OI42M8-?To`XUw7vlqFUcdgXF)QNzmVL_jlObXj>1cO_p3u z-#pn5@oZVfDUmrX;}_6^24#a-(Ffj1Z;hV^L&Juq@@l6y{rxArUm$Nz&o0t*e&Ky7 zqcz}u)QwA4m*~elxVlUaxLfe28(cHHLRG_HGk|*dBA7rrS_EMbS@OEmRSGNz2_~@y zrbFn;P{2cJ`E&rn==fz=38(hl=|<2Z9>yX`@MT2NWS&|?(`>G|#n5d|N@6KaK;;^l zbORTMS|zN+lYSvgCs6C=2r!XeeSwE0>cKNT{9LyeRIZcr1mIF=c0AfrX-s{<)2NXf zOy8gdjlrc;#s$QAlWzQi@GX_zhOu`vrUTkO(1LA<^CN|LK;;va+rV@Q&B_P)Ohekk zLn*Ctfyx(}xCnr+G>bpQZ`6g~hceo12H|)5kKc%LI(il!Drg&zD|8QoK zDGu>~lO^B|-HABd9Kw5Id20x>#o2uj-WMNuc{@kks0Duy#I(9lDHHlrQ28!8aq?6l zqM{-EA!_mL;Tv=Ti*w9k}poeinBE5?NkS3 zjups3IsXB0F0wyw!#X7YR9ai(_CcQJxwI zK$6rqg-Wt~bro@5mufPMrO5hyppq&LczjHgv0OR6AwO}Fo{nGDz{*YeradCNB|Y~+ z<+hCFTE`t3z8#twGK0I(Oj%M34?IgY<1YHHwBrH%p0wa)&TKjOKM3zj$=P|1JjyB1 z1N^Q9%Po$o!FuBsZ3b;IZhL_i#%9Q5-GXiA^C!52st$X1QJ!~k zdk(2gex(kp-q+yoi0ZZUf?WF3% z9oZ?RI}Mxe3bScEV%5S0&&WfW=mGFltq5+Ef9aTd==WRsFXPX z1gP3?p%SRh)rOTI<(CX{Rc&7gm0;z|No0r`!*h{P_2Dx#!&EeX{o(578N?Ey>ZQR- zq?)t}Bue$GeiZ<$cJg-=tM+k*cunPO13XT3=lX2CYBw0d1ofCVh9oKn9x0R5 zOUXM0l%Sk{euA0QF?;rO;ya}^DX7b>uR@^ zi3hklDySd03>Cz=R;Kbl3X-KZ_66XsGG&!}>H_cm$yOKJ!PtFe!2ME=%Dx2L1NC(} zxQFWFE4Y26j%)yVta{&sl_$!$J^;C@Ln5r?DVGBPJVo&i*O#xJaEDZ&0(s9+p_=*# zn$Ofu8wj7Pj?-YJNTqQ3<%OzV6KyZmk{rN`)kLmRyi!FxroLA1r@+x0_24MDw@POW z@=i7M0^q$`F$TsysF`s9d{paf(e_EjPl2#RUE<$eeO77|+DesA<&;2G=Ux$ivG8An z^iApbyDd}cT)FzL&T>fQs&gl_Rj6KJaQj1T*a_~ZnlTvUmm0`Flr+^2^Os|$eYA&Z zb1l0c99d|`%mKI5eoeu(TWNc_Drv1Pcn=jDZBPn?wpz1=P_fenbFs-@+u{H#4q7X8 zWdF?y%<;lP@ZENZqIbOPjS5A=ea zbzZzra=isFEdDpe0`d*3??7{7lSV*oTHpe`WcQI&e1li0-h>#}r)%?g_2>4w6eT zsUUeY)fC2_(m(vp<Y!ne)LtqixNg`JC=?23FPmsExC zSuvUMV#h0LRR+!1M4Sn~A){ibyrsYQLggJD=nG@-sULq@AL#92Xnv%FyiMv8jo1#Z zgl+|)?K9OI4O}Um;dQq!q_qS0m9BFCj6c~m3~`pxs9(T+r;&5OmD9&Os9X@S%izIB zoN5kDU$K#|$WN62faWDJZWAutc?Us+_{up~q{uu8VU#H5LQS+-7lpPM5poZ> zSh1Lsm}_DMK^P}qa~>WqlKH1!2_n!3!bEYJ*Qk?32A3w1MGap7u8T7MFjK@~Cvd6a z!UBYpCQgk4pnAyOclji&Y&dYbF0q~M9X{tN@wnflCRLb3VXk zkgV$sz*Sj?C#%6Sg{LVYa@ZV@P+2qxro-eyzLDWlcL6pdN#8KdO)T##t_ z?+3&ZBYOlxGggLi!gx(S@&-IkPMippcsVB+BtaVTTsKk9oeYvBr;o)gNS2%ZVEVc| z8xMGjY}^4PRq7*PB~3c>)Zm6p{Rqu;IR~Q$lGiBi9B;`#c~H15{du-|NA78g3(Ju2 z>VwOadOP=L%z*OC-2F^_FdkfA&B@ct9r84AH-Acvt{L5N(=h?K4dd*wsY*j@G z!nIQuIqkGpK5PuzxSs;xs1EX4<$e{;voR+%p8u|vvoelDEC-ZBZx}nMx^X(-qS}9j z${{t9YXFCpeJ7|KQC_wnuF8fN^pC3lyy5nk+IRq(Zp!v9{2f;o#ekns{Wx7csf@cq z^OWil02O!DV?BhY)dwz!d#Hq|;5=34Y1llY!g_-{s}@~F@aI&Y#^BB?eHRcf<$e{! zTlE+PazR;K1KdY-;llPsHD@?3%vXK#fDq|pF^pYO+jw#8vYNUToWJ_ag@`LEcpZWW zP^)?a5U8A2qb*1U@r}Hy4)Y5Zto*H@5`yF$ZK3Ks@3sh2B?`iDMf{`Q2(`Ql0*q7> z{y&<&J0OeW`8%__cMlMgs4w*qx9=vt_xIWhd!y$Jf}Jt9#=*t7Fz(XF zcWQ$eCQRa+e&M4j&|j3uRjDOE+e5PS`T^KnW^xyw%Nrkpe8rtwU{^+Lgk+U5pOe*} z=E3rsj(;GMf37FsbL~I5&{-GCv*-1_Okrn3);VZyJj3f-oBrfk{N~@eU)nNzH}wB) z#fi<57KH>J6}NM}Yn zBY@sVad)6#PT%r9WI;Dd&}K>3Vt}>68}8t8KaJuN^8xzEzp^!z@YL-fyqe@j3wyw(JE<6GdQhLE(DbBE*8umTn-u_flha3N`cOJA zBKy+)?*aFt@qB~$Q{dMi0aU}uMna_Kgh=Gwq?2-zJ5E|fZiKo~}iivSO& zfF{5lr_Nu)bOc$aK^RFbcv=uettWzurk*^HkD=wGfr}-32@i2({0)r7Qw*19PtXhQ z0~08Lvz0{ZybL%zx;7pv$<*?D2vg|$SOk$u`)9-7Ny;CNwltD~z@^h2USQ6kN?z2> zB!9lRvZ&jixDHRz>%s7Fnig5W${Cu%MWnOj(+-;F$cz_?&(k-p0k}Xd`0_2Fg;5}d zv~exkifPqaxGkZrJbfvp?|jkrkb3bkJfc}kAbd>kj9|Kq;%6d=Cv80N@qfS%t{(ZXB+2 zzoF=E0KBCTJ_YZ{_c}-o*{^`gdwS0W+YfZ)25=wgLLtZ}GF}a1wbYUivyOh>0bxB2 zXb*s?Si`5)OuT4|v$Rhf;)<@h2wekB3t`j`ZIkmRN<)>E=suurp5IL-aGB zMnkft&)2ZmpyT>&IYR^+1GWH(kNq{Lu zaDHk=pLmsgA6*^^xH+i+XjqWt?@+g-Vy;12QNN2Yv7eR{gB+mKfoQX)MK95IkRm-` zzdH!Moq$D%$@4*g7cs;L!s$O?|3u07scNJ@utEY zgyciLdjRfB^ZEepNB8TY=}+@-0vCYk5Htg+$6;s&(GT1)1=A6}E<(tSm)t`s{RD(z z)Ne90!)f9&SUFBVHU<|#Gls%SBy9@;7eyr{;G$_<9k>`;VFfOhW*h||jy~baMCUV& z*KtqKk6bWHAk;s&^Jza6B#ENl0GCX+I)LPpD=(zoqfdn3A5an(VhZrGFK~rqxQ@0W z`ZN@zm>OgPUP1$S3w$ZP{|avLE-fDMAJGS%(mf{sU4WO-Ku%$w(BLM}ET<%%em|u@ zH-l7=Jttt#=r?{_W+kmDhLtM1;RO%Xr2ho+oN`V8{(=fR$$IdE=b^Lh|>v5+U{ot!|dBxM=+wtQ;2?{{a^va&>4%if>j!7$uH!wIEuwtpJG;oj93~6`#KYJWk~1K^QMa z^0jnAtho+cf|$rt)|G8=C1PP!M z0luf=eickth_J@6`Ait^fJ&u!$Mec6v5&9vYEgX!D$hk07nWZLhrMWfDZGcm!z&Sg z4gOw>1;2rNBa%a4^Q{=fgX%kR%oqn&BYG|Y?!CA<1E!s14$mE(rA-=euF{Wpbh*i6 z4I;sQ&Ake z7>klOxauD*$8kOxBj@u5pIF(HQ>44H>({{LOWT#uyf4>srTu}-H33&3SMs_cUK7M8 zxk%b*&@7hr5+Rky%VPmAmHqgRdnnuRZs$j`f~Rzk<%0WADU-{;1$iQ4!T~Rrw>ckv zDwhb@tdO0Cf_okL`y?}=!>h%n?9aUCb%(YP-oK4%R#xBsbQ-(_*_Udy^ zPLHXR9Ik^p%u{PeHGez+PU<}u$eh)}Q3%jQt>(#*tD1crLN^r|4^4N~_66EJ)D>^E zd8)8N5HDr41;kqoo{k`VRMc2-zUtK*9D|?gcLe}{wfzA|fEvtcWuW?=3z9*qgqMJV z)eoGihNw-v%`#L)b50zl?sC08T%F*(ZO7GF9{(bg?S)Dh%@n#JAWMb&~AIxneVoH}N!-&4_+r!G3d*d1lUYmE7-UrYGAr=I+Z zw)<+*KKOf}wt1k=iR?;iS-B6;4htI~wvM?xv+wP`3#R*agL`bGTUlzlC@0MMD!2WB!6!y2N zr}(~oD8HI+$A~)E**Px~@?9xB!0mp?1>QYrT-n)M%Qf}`WU7O)CJ#>T>?xxc!aGLy zn}YM8&_AK#Nmn`P3ZklpFceJ5oHs|)?S&vQ6mbu2DYS$a?^4Ox0m3u%ej^SWD^05) zyh>^atX!imT|w@Uo&vyKisO5&ghuXy%~I;deb+Nu+6KZ(+WrEuEHHOMloRYV2699n?%{KVKaYd?!kyEud*Uk;wf=W) znDf@-4sZFw>-beSgxz~IXYGB;c~tASj;mMwqrV2|??qYA8Sr=ltPcE=GoL{{BVcoI z+!&yS-2VmoLkIi}$uMJn24}d*AxK6X90+S8EqJCg%9Z!vj2;_~?_)}{ff^gnsnfUv z3!yoF2B%6BBKSS+6Fc38WYVFTz)t>oFlrc8oPghd|tC5(4YS$m#7x(aK`7trUPJk(FRY*7Z>yOv$f|q zd~S>V625jku>or5gZ8kqtC1aacHde6`JO5sUH4WcLDQ7FEP}|4TGxQ!86wVZ%<0+_ zXjstZ3_vX@Fb|v+4d#R2Pu^?c^8gh;gV37F(f~jOU<-^LqG{9M5lMI$G>=dLcWg(g zA9q4Fl+qY&w)BQ?H9LCk3l)2sx(im0(HA^4I8Y%cu#ObN9h(y^eg?QRm2HQn3qAb{ za98?~vo~Z8UT6!Y4?JFk(~vzN$0?tmu8N@PT#}2Vo+Z$XqTKU{ESkFUm>xstFN2Gv zjUga$be6k`crx&YlM~dDR~i!NDQ6Uk^cP>XNz}m{DtM<%6L2ZC-wHNUX;u@coTL+c zC#TVd%Ydg-&3FhiXofLJCJEkOokbz}IFwWL8Q+Je>FXmPXQ%;>PuJ-QlQM4CgK1rQ)0KA$%n4dcZ@OuO&CL3R4NqI`OOtNWIut1Y#;DP6uwE zd_E1{&1LO)5DU3tEc{u@@-E=^%SpX)3Jyrw9RO?T%C)S65(RMF7Se{xWJhE!7o3ht z6TW3^lI5F`XiJeZc>Z}(M(~K8Cfo5US-K1~hf0R58U$RHe9rIq zJSA7~?{HcgkA{^qvT{1&JSTf|ZgpOE<3#j=JhC1k;oW9m0iG?3{Xj0ub-X?KioDt! z#;(e(-@XUZ8PyP6h5W#!sb|uGs}R+48~;YnWjg;xFXY4pATQ$WjFqfK1jvC(MS0+kGr4bH=L^AU7h?J)yp>g8=0!@?l5Mi zMqUJGt{!s-f$V!70G6us1x#D1kXjIH70AEQLDh_ZqeJTM0N@TQTP_10RZsXgvQZ28 zH?mbtOJK!LWz7XSrn>TP^joj21wGg_ibNvvY zry9j~j+gq_4UW83=XKEZQR`ZP_^JJT=lH9OeCGtHw!CZ+s9cS}1*>6v=Y*(teCLEJ z?`bd=uG;gRb6hp#J10W*iG!mk)r{|)XcfwLPK+AGD-^M+-OfBzOIGu$0Z38ZxPX(Y#@YjSQXTh!FkPi@gfK%@a=9u~U0ww%St^Jh89lB3 z@&R{7JtqLps$mB}&MD)o(7d2tJ%*!;%BVlMOX?68O)jfK-nex|b-EASRb|QRBRMMM z8^n^Udd35OU0qoK%^OOMfyymq_Y2x?t6h^}B~KZe;k?{YpY!xQU&Yh|a8DWdn!m3u z@bXxJYQY-=3RQ>u5EiM1e?nNIdK7^xRjE9mf2gwF!^0zWuPt)!|I+SOY`w!5t`K+Z z%{qT=&ByoNtxmyK-@60Q+RwKJ^8Q3|eeVb>F0_lUZCBdLS*RP`eF>ZHl$47$ z58Bxf#FM^ChR}=FM*{9mEBTQqAF6Xfn=du81kR5pa-!%@C7sX~K!22@Eszo)0uV&* z(eMyV+7xJpP&@9rL#gf|gb8%S7s5pHIsjoZIVAy*LT##HES1(*pzS2Rb%o6|YRUa% zI$2tRWYE`~{$!3S3MiIO@9%|$a_m$MYEH=$`IcDO*e zUkp7Cg8zBD765Cp;afO5D86q8%|oKk-{205Sp(5_L~L0H&7l7AIb%z-GKKY6A}_PL2Q|LG+jm%|y|gca~og zVc&sd3)KZGSA;vKuvf)^(dbK-VG%;DeRrWnQ9@hvgv zXOP>XA8$v?6KP+8yCVvhgS#uvvfF&o&IKOs30p4D*NT%otEm&U{4<)$Yt5lzCOgG} z?2|!k%v^3;1Ai9ME*Oq14;1{0`91s&=ST_p7{gbZDq475ZcMZd_mhwR~~SV$%VXM$U#<*!zpl-c9Gzm zQILk;Lq+R4x-bn2#9p8bt$?Ps5?sATRF%P-%YjB=2k1q``IfZ8_-ZFYTO#8^V z6F3H6S;JK=Ke?ROq5b6@{%0Wp^66c)1$VI)N`9O+q;I=^iF&12r^r=Fe#WJ)#0xXeFxPkh z$1knMvm*;ti3O|w4Pp&eK&!(5E@5@FYKB0285!a8uOz}+VoKkmlWyP>&h!crX2<_#_JX^Q`u1%Mf?<3$p4dd4G) z1wG?I$&#jahZ!rH*8q0xDPcAYVd<(DG#&9)4jii!t$hH_nTAdRaiK5Q5F!N2h$qf3>QKs-JudnGp8VgFiQO%TmqRc1xcjIoG>TTcCMYKkmChJmP!s>O*%;< zc+KMiZRPdTi&Rks582eg2h^N*4HwWE z9)t@iyA9fks3Y5aN6Ws!fz?oJ52$>gGM?{#B!?7eexlAi!qw8{rXY1RiMIvTlXEBF zOvQJ+DrP2r;9A>0G2a%Pxmd#8k%jm@4Vso>VJw7JV&_a4+b<&P!5t8>yAZXt7~uz% zgJRt@aEC-gE@>PV{~SXQN5o$|cpeoa0wHu4z+MG{}a4@5x@+6u&u7;uFmu>z)xgnICQ<-BqIVWERdH-yo#mMZ}L?|cN{ z?=Dz_&<1wlWu8GF)<9=)Uxp6x;C^uE9o`r)Z1He>4iEkT$2DT?FOZKMw+yaF)oq1j z^d5hFj``RS7RH8p<8xdf@7)^z&pp_gaEfopiM=_vNuM8rWODzxh+)cO9zdr4!b?`u zE*7G7dIL_|W;Ejm6K1-ehy7V^y5JU=y?}40IfuDeGS`kR%q!-y#{Ao_p|had3V2^= z-W8gQlFcDs-1~dzEIBq6ewQwqh1O-CGj@47cP=ab2!Ukf#XxB8a99jqJD<#io!y&w z^>R-LU$A@k9EXl6jpqyrFPJg~ZXf;4rDAiuRtb6*)Hwnwmh_m9#fs)TgWFGS-hv#U zgQo$oraKzAgVc|Er$cnJAuJ!JI9?k%LcveK9i_%xK(e7zykcNW57&d((ZZi#)1F4& z0PYxBCL(qRGI|MsBMokgAe`tNFVs6zNe(n!=&OEEai!^7(dI@+=R@dDk#2x{Q1}D1 zdD8t4fP2wu-U8%JcX_4AhxB}?_)?oE0Qk|ypCR<86R|kx1lm3tTq0$2jX0V9JqIp@ z%65RH(rE5ePSOAez|&~m0@zHaLw}$xgThVVD3fk+RU(UYUh_OfQ*T1^H0APa{|q_( zh{HTf6&FCxQ5jDK&y&dw1aX0EA4BsZsRuZeOEi2S;Mo+i55mjTb3KGtXr~p(RT|wD zfNQjT9!L)5@(eVWthfYloyJar@CFsUN1QjQoUhee)WHVA+Z4G5#`0+CP6+SNlqUe( zrSMT8`Sfx!g!ibt2grST#_7ldTId5n0c{!%VIg(r*>Dlr^I}Ueo#rQjO6biVXqM6l z?tNZTA?H%B$eoj#H`I*pm$!r+THGry<&A+g^!HY1asP3D5_V(bdmUL0=QzK`+$@PS1zHJiqmrt1ojGZ2LDKewE^z2$QcB# zOe_h5%_rh0r^MwVhS#;8ipWA3s}SYpPw63e*IRV`kO2017XH-U#k z@>kAAkI2h>fgP12c=wEry!|y!tF4^DdvNUJ+aTDqmm!;=a!kJ91qTOtq8Zv8<;h1l zb|<-c2OK%eFBD9>$iKN8ca`7%4HZ0w_69h2`3-A&$Y07J^ppdKKZSD=glnos^9eCi^*kEv zQ}IWkX|7xcfS^3bnTVyLMZj694m}~A#S1A3}GVZJb)ScBJfofR@4lGEizOb31zD|KKRsF!XeVXdS zD+K9kVLNacYFRHtovD0z%AKVyzK8IXs%irGX_asR+!^&b*ZR(?kK5q=oEo?n!t*NY zJE&Yxzx@o{J(Zq>sPC($KS5ZaUfqJ*LiGjT;YDg2-+#rbvKYb=)q)FTrOG)M!iTCb z9o!=|a5*#|tAEYlp-dHU`Tv6&%mIE>KC57}R+VwlyH0H=2B2OI{t+ss+7FytnQ6bj zhRQyzfiXC9ZIL;wSZEg`p<=0Bv<0!!{w;++H|;H#@!hpj^cZ-h(Av(h>81U|YgXP` z`dn!GXhA$t@zut6g%v-o$y7w`ukGlMSOPT9Vc-I_;c*~A+RC4x60DheqAf%_I|?LK zJKPagPHI6fp^~n3;M*xfvuX-qruL5yNS1b+C#a{i6fWwY);zh7Jfk%T26t8y+3&7Lp^V&_GE#1`mBq7{enm?D8^R&3$uyRNHvOE0U)!O_5?y)v)Gf0_c>jcemEtp69 zr<&(UkP2;hHZ*IrrDtICy|(5oG(T#Ce+BnRYshO>wc56q2&qnM#=UpF_Tm))ruwGW z;126=zJTTt-MI;j+31HY;lWma!R1^#eNHqq?ezhC%Dwc7Jg@TB{SLx|uYQxeN26m*lJ$W+JxI}a#sZM4Ta19pNxcf5E z-eNS2UC@8H3&2Hv%nZOU=|w&u+4}x%AeZ$yMu1<@Z*Y+I44t1q#l^6Z7l>R9 zIego@8Txfbo4a9pdvG2G4}KcX(=a|4Dqeoy`%frh#L+nK0&Ks5uM%x8LUONCT8qya+<&xo28HCw}nmDLjHdxFD zcg67OznQ9GK40wD43=1V{$HWs5HG-Xc);mi$8erOj_Ad;nUURwLUHu*l>m?FF&*-; z>uVty_c0sa$4|&b6cg<2;C5muZ*!Y8ZXN7Q-oa`3l;YKBomvx(@6&#$fwk!~x#ls$ z&kCP2FZ~0XvsUp;cD5H!yyi?X!S}hVxUxKN$yK1{_uvj?!G{qzf`tP*gAXcu-?r3o>>rXF19 z^P%ls!1>Y)3vhn4l50r*^g+OG}{;?gwFCll295I1V>@? zGv`a;wEG}JI!*_yVJw0cxZ$`W$(w6yQS^;5tVC1dVF+U=bqlyydc%7K;%JO3f{&*t z9s^ELQW{ipXdaK+xwP#p+HO$%DsVR`?lrhu)F%p>x2bn5xI8>l0b_T_W;e)PsyT$V zd^)=VR_@VgPRQ@mx4aAc0c9H_mI8Xp$#Ws?I1NA%ZR0v-F`b_Vu7q6qDd$p(O2834 zq|Oq;M^rK!++(ui?Gk0Qlkc1-V2Pdmf=aWNqt;YJAK(IAn++ZiNEEKdUAY#PccM!&kx#r;F zL;`Pqix)-i@P0ysG>4T0v2+lGiK5F_AW33WFf^0JFMMI9h}PGjk}4ka1$I)*bB6ac zk2AeLmnUx8@h2S{R*4wNdBI!p z8!tG$6EPg;d%OY_@DF0O0kM1(%easHBsTXzTdhdvT4$Z;$kUH{;mMVCQ`wz^Hr{5d3Exo<>;7@A$smFURo%$DY!Z%W+rx#(tB5KSOP9zCURd|E{_#}Je8hVz&(=>xguF9x9x|pN(L2ytCnUwjy;z%4uZUp z~4OX`8DuN$}^wK^Y~!RotH;KGz8 zSJJ|jTM0}bS3lkZE<&B-LP(_Avm0$uDx(U3Xk~Z?l{oeHZjgADmJgK^>P-eng4#a} zxJ30US1Xg$O5UlEtWr4TKdFdUCezgD!3Z~9ed3jo47Hti2V|>+w`jYp$~e2fswS;O zoY&NE-N5Cjetg;Fst)0>S)}fN0eG<*z@?;8WyLK`X%2cap zs60`EPgc45hHzTntG53@^Mi^S1MZV*&DVUbI`RsnPNj3FQ?E|(TAiu(isvL|TG{7_ zWuJD0lRa~7Tw`cjXd^nnrlS_W5dbIc+DZiBqCMm**;V^}FAl{`yWb7OU0e0v|Gd_Q z^R?uuefJzzytFV*{k*lGECKM*wp;?-S8F>MLO)IZ4(^0DauwPVw5z-ZkfiDMz$I(z z$Ae4J{_%iHswV6Z;7P5F@0>JkXENH-wZB6UV1`!21%^y*!w)#xEUoKP2v2F9vLHOI z?f(&{=ZseH1n{%k*>pHMrwxsOm0Q}u7a+Ga`+uQ%N6UW=n|C!-l5mx4A*IGan+TLiU zg>d^;D~W>2I}O{)c{0-SI@;cAKJP&e>dR-N?U0`R4&;d5JrTmA`Uo3vHhTHbAh!B> zi2&{NzC|!*uRrI}>6rfSVicv3l79*o@QN-x>p(C-e#zcu3Iim_Rd8 zpZVWbLcJAd3CVg2|NJR>c0X{b`Wt?C!6iLt9)#I?_;A>~qMz6aM^|-cBfzie_Ip5b z^ew#IB3CzQ29@i&=Lk5up%?K4pj5wi1pXfCb|YZ(vA&tF>oR@DA5eLs&lnGta=nDh z22b_bTve&i-!6vmnO@8@+Dg3_rw&zm^yk3U>%F~!Gc^os0dAk6fUih%Lnfyj7KU3SmA|1yI&cAonZY1|hAq5s8)P_OgtlPAkDtLkfsHu!M$^^zgp z0bI7hmPfW87847E=Uq&9I6muQ`So-i?=Qc=#7QTsJ6NM0Ue4bR|68 zH2m})Dz^;LLlD_*!wW9U=NZg-Fuh~A$@lbK!&D0Z@(n*^0dUXIlJDaCh6wJ&Um0$4 zrS!GoqBYvy8W!@b=gqnt%(+h??VCy2RGc`<^pFgnevM3zQ1T>!8$%I0d?extcu zsX1Wu8Lu@t8C@6;fU{9&zSv!j2Jy_>&FB(OUfqqXF7UZF8pn@GMH=sPCK}~+h1(>fU6&wCHu^3HfE1&f zTntDxddZ7nCyfePgUdGB$d$dzMr*j^ylQlgZ?0=b*^OX2$EYulK)FVluVC!D(WV<9 zH;k6>-G9@l@*6lRG0JO)s7sA3s{nsw6x$c%u~BjzY?c{KA>AG_WcO%wsAD?N69m8!>{tYW89_?ZFh}R_}YD9{FpaNmmBxy zQKrJ!LILp1c-I+lmB!}0JGIIM)ZXOB)gZ@An(_taU}EM66-SfM z&9LHU;$Q-yzexn&{edQncs3Yh(rhc*f=w1*1un$If@c~hOrrSaN-$~mBaSG^q=g4a zvPl>I=T9jnhpz*dYBGE(G%uJm_zc`dlUfNY*(RBJ`1voJoae0Mipe^D)~j7Vd9%DKKoxq z!Y>JNbolcx81K0JOPCq)Die~CMw|nWp2u^7F*X?hjs3X|42_FfgwOHQH$gt3l*jjp z-`D~>Y0G6C>tuJ%wWho;19oc0b?8ise*?+%;u}ECm{^X_nR~{dbymGSP_y3};rpEG zf1opW_A*2`FYP6C<{vu=?1Hsl;vg6PX$H%SUJil&;;u^|Uvh*WJy^=VyM{CwsuglqmVKjsXg^ouyTx?|AdMI-Q=#&kzCBdInkf5L7b^i7kF@? z+^*1cCEGxlcB3cWFzrtEH4u7GT`7c~^bhw*UNjz$U!yiry&cAUsL~p3zVz212>q!3 z25kD%dftu`K->9r2T~ZP6hU-}@0wHep2wThv}_=Zou&DofjdWY-+-K_u{;1@pmD2# zyGVbHg76Zp;B~BQ`jKaem#HH!3|*n={5xDFn{6B&5( z+@QCPAUEj<*JW-|T#YtU(P0a?eIoum+RVkw z6bLPZ8PCWq#f&2e*Gd>KM%#WoR0=Bx#OM6rueE6272H9wYzN{zB>vQ)a#+mv068KI zeE~lzCUKH$BVu^!Xe<1AMZr$YJqZu?Vh0y>kBJwq@ZcZ@b0ynREHj`D|HJ$;0M25= zbiiH2NuDUXig+H5-9$ks0PbQKCwd;Dkb8Acaq0)CV5yP^C~xr-PrH2Z)GMsS3pakP zE*@Fn;UiHr;1{qY2^Zc=kt|yL0hJU{R|G4m;t5ZfP6`*^l#(Vs7$8g+sRzJih~eA= zXNqozAj}duk8pgaL{==|r$xtsz?~5bODE{E| z=90K|37XmB5a(u>#rRA_eMMOF13y>AzH#8LiPDGgkRyKLv?y2H;X(b0h$#S|T(r)F zu?jJQ3-8awa2~EI#fBCTR*A{p2(Vh@a^Ch_q;n$sLS*yM@=^@u3Fs?vBoO4ac*XC& zdn3A^gyvf@@)L0H#3|mOStBY>K=@wV9s$h{B6A&L`6#w=Vdaz9o`+cQFYovUsuM$< zL7e0_P7pfF7e65uS6SK`LN_^@hcb6LXd{Fka$7b$c*-rD5_-v+<2V#=xtW(#ePmC5 zX)*qT-8rcE$*;JE=`Y)Mhh~5@uZERCx#l|vgXBn_&IHTvj>1ET-1`K=P}z{XwlMjE zlYwx#ZY6?GmcJW=q{xGXuyRuF<}oZy4l;pCy4>^wNQQLa2~(yVWrMaX`H=Tq+?H;m z(UvF2K7;AIa`_9u^W`({4DZQXGXTJI1zhiVAd`OwS0E>}1)xxtwFJCK{?4bhSYCRI zwh}pxZ}d`Wd;(EFl$$pr&PQ@JuP8j0;mg z*?1<~^YT)q+#cUx7=`)uu0i^kAAraT(MpM!cd4VsQ>b0ct0DykzKIjiGb z_jOUGaUia0vIhWe>gp~KcfeuALoK7$IeR^Y2R7~E_75QOnBd9 ziW;^U#!}VtZLo4u&0YvcX=>c>0HiCs?I0OyKikYy5nLtBQce;!PpPeM(S~_~54{pEKv>xPuws00`|g2Yy(@UYpN}&@oNtP?fO~4?d_j9@Px!L& z*7n>6z(>354HeWhdZ5iu`<2UN{@UxG!3Ah9&qFg%OXoW-NSiwgR)V#!$AN@sV|T!N zs1_B4wlJ;Q7sn8;C18rK9oI@Z-;2-=aIGLx>l2B#C~Ywhbip+VIsH;t+5~6W@>S>VJu5~a}Bst+WZQroW_4QM%xW7hbLh-wE=hG;kNeM zXK2gQ=5fvRjy8E6+U{y8KOnMvEr1JZ720+#r99JI=R&he8#4!{F&K3R_gve-eaH)~ z*LmPxYVSV5!z-<)2JW@CoS*Q2qxpOeO-p@*35b=xkynfk=!f<|(^}75402E(*%57r z^ewz|NGEjkX~D&tKu;q&{9in5GZsO|BVw9ABoHdeU&TW$DJL&^)EToD1)#_2)dW zpV7Al0dQ7d;E7ny>1R3I^LooY;4bKeJd3)h`z1kmN%!MUHCtb|5@+eMKATrCuIP2V z-QlVp&z<-+eNX^w=IDO;z~$-%Isn)8CJmr+Ltk$Jw>R}KIzV_!f9(jHxAocr1em8^ z;kAxCy5iF5UH!?gu#&G|90R~Ty`Hb+`?@oa;ScmpJa`xA-%kKns1F~E!z|MGuLrJJ z??=!q(F?dJU#ffXsP<6ra2Vu~zNj05c&vZLqkWmatPRK$eaa@ZmFq1B!peJn<4cea zdLvViPx^LOc&OE@xD-~W-|hep_4>d`Af|=`JWn$-WHYzVV7VBaxuM5Q04xkeILZH; zN!$y9p$;#2y5CW5#Q7Q6{!e@#w3X{yL%cZaA8Nw)#ITJ$VQ9F=K71c>kJG%7z4*o( z^_eM5j$SqwpJTfHH|GfB3us)kTktqOJOXwm9N^up6FY_gHA(UGda~zov`%@!<+`c2 z2cvb`q>ZpY-8>baGd{lnoteQ;VSm=>+t8Way%(@^Quuw4b9?gaZJzmO_?&;T2s#VK z{saAmPkFIs(XSoxxp?k)v@YqM1=P~nRyeL@d;IWyc~J(wuPEVZ=gRgsVR=<&9^qFn z>x3BA^jr&_f4<}7ckSM9pt(*ogM5ARPq4P3Azx`5Q);2VsmXHq-Q1Cr^er{KV)$=( zJzBT+{}+;Nmg6DWJ}ebFJ1nNcjx`mH0CSM+UZedmHU9+)N2v8y9PLqB&LgZ14dC51 zw&eCVT;iQXe9_udSMD*7k;a+0KM8)~CV*UdL=Pe_p6LeD&1$HGP|Lkg2_=7CUJ9eu zx4?zd54hg2(z%P*)FS9%a|k2JCLV61$WVy3XgcPBkYcFl2-;$49RC<`l*@&<(-g)f z`ZILp0W|R+K-a?Gc^cCY@C%gBJ@iFN-v!M}^bIc)W#eCvL*+7Ut)UFFOUs4^X=dY;gYQ*`P9C+&WhEh2feoIeyedrzi-VIz0HL3v)TNbO}?*lpT zvdu>_?gZ|D_(g+?wXk!7@Q?^;2;5;YqA7$&#E5L*g2lVn@DL&v1_2NzjJcu`F6Pe# z!T*7pXDsz`@|-F*b0%<7yyY1~nyBGfeY&U^4U!=)HHBuT zX#5-6vcwziR8I+$5#UaXGVa#Shz?6Z&I*?)@NiD-;_2!GvBDlU3xwSt&@2*DIYliN z=7&H^g#UWjEEQV`Di6h|c>p{TB|bP5ysb1Jq)hBS4)R3o^NEN3V6Ic%=PyZaz!k-1ev%BZHe;d zWLQa(bzF{3mM*;Pog$xe511+|{Xw$j2d>9lmVHM8cU3lWgYcTHS%^4u?SC|3^Q zn(%cQ-y7tH{B!{1rd*MXkcwm~mqUsr_ET_Le~J^3hcfmXSa~E}xl;dFMwx-Ultbo2 z^Oc-;9q>2u0~a*j%G|by?49gC4S*W?{5n)D)DPUrTPja8*xauiZh;(7d3-xrtL5jR zc~H&G1aVTfYXEmv(|LGtRki;>=%(UxVcK176x;Q?mX7M}6%Hr|cTJ#BeQ<=)c8_-=}STLM)xiWv!RA5~n1DRa8OIgkatZwk(m z+FXIY6^$~6Is9vx|L$6vUxZ*>Xj@09xKdaothm#xbLBN-TiTk3x7$h(E1c17QHAm4geUQG9;~(UVm$7EC`M1qq=rUMLBrPrbl} z(f53Bgi{8mfyb%wS+qrv^G>uyQjQgbQFLh~&TBN;E5sRtS52ZVmMr^&#E};#P4QIu zEv%d%>*Ww8kZCHcB+~Y)2qKBz+CSdw5 z)fWMtPm}oHu->ERoGIO>2af@NKs|UwEug_$04St&oc9z_D?SFid~X9(N@y3~cBN!L z4%|bMO~E~)y}Xm*F~xF8t&FN4f;^#J{5s)sn!~B=Q=0P%R_sKc2Z+50;A_G`oQel= z6!q-SNqoB&#+-%CuZY@3tl|=atEkxuxSPnWLYuqDyNWgsG5Q^dr)bE_Ehw9X!MnE@ z$alMs7|b;5Hur2){pQICGH#GHd=g*IX#Bple}COE7o@gJWiA! zfw6euyBdHKqW5|T6T}uv2ouHg-@zq`YM$XGi$MN=UMV8HKe$x!JKxkNMJU(H(nPZa zkaV$V9sn7lV?9Ww2(p3OJ0i9ZjNKKxKLB@6wC2r|_r;Dh9OeU&fbB{cbn|!wC={DB zVWmjSwgp!#04i@q!C{bhVk#FKYDC5a9N2pi`x8_?h?h2q<)c{I9^{hcjy7T)nX6-_KO8%!DH|Nu18@le2FCZZ1Fd2eFW^`Mg-lh^7d_N)F(DX}{d(0`7op z$t5*wIgRt%gYu_-5FV0EY+>`TbV`Eoh+NBK#Zh@G8=5w<>9-)Z(u_wxJ2}Y=oW1<* z7y!rQs9OloL4La#RvcyUU4-N$4eQ{~S$4by;v!ABM|G9E+CbAycDVx&?$X8pD<1MS z=Omuez*7n@dA$s6-m=AhwE4(NE|}ouD#d8?lf!r&-e3BD4?uwYlT)EUxrnpYAi3@i zJfzFww*X|w2R_iul3n?QEvICcpP+JD?s7ug8F}0WnrG$Lyr^<8^~8vSc#2t1_z+D%a#NUP#H2W?V(dl?Qpb`np{H z02~T9obBF}gNFlfOFrj^Wp7It&JFYApi5A>BdxxN&AT#*YvB2EJ@@7JCg`3v23;l zHp^s8Z>T(x);>@vmr=Y<_Ec`~jaVw=I)0??nGEM*bfrug0AZD!w+(=5Iq^7z&*k)0 z0KAYx@1yOdeC`A*ujFqz;9kocwm1cElDF8_$Wy%X_g*e*0>B5k z@-~DYWpEpq#^c78(5#g?%K)#FF`RqU%Z)vtVyc{ehtNz_=pg&lRnE@L)$U{jVWED0 z0=T7`_zrL@HE1N-_N&i0H$0$*aJOx(J|72iQ009Nn}^iOa^McD<*DETl@YHZ1gWNO z;6l_nF3E(dMttLisSzn4;p)p|gnL~1Is+G>F4sXNQeCt~Ta+T61V*dzOW`3#)r6rf zRyjXHNO9@~Pafk{qBn#mR8#KK6Vz%>{}a`zwlJ2YV)&{{RvqsFo}$_e0w7g6m;-)N zb^j5XWom~lG@qyiCLm8$JlE1HRIB!|`AqF*%}N#42*N5Q7Q#xk^5DpxE6GrKU%Y))ORofQu8g-@*gzwb_E~S1@TR6A>sJ`WU z`jesyP^ndycfwem%6tW3y$a(xsi~Gd8Jw9mfD?&*+IW9xnrrC+uwtRTj-1 z?}fD0tQVrqPJ8?n+U<oy#G#h2jLLA%lpoTJv5H&{F2{DO1V5;%i!(b`o2;HnMh z9L!A%&H?AH{lveKhqj%c2=&ym&L9>q?bnA8dTamk!iEnx81vQMa0%T{+s+djf9)&o zR0A}xbhr)F9Js>`(gJ)T4AyiWLPE4AJ^+Mj+dqfRB&{tk7ba`1c}r`m7Q~s=NzIef ziZsn+B1pQ{t}}2Mni*%=PqYhswU%qWdBv?lOSA#^Oxw&IZl(5sQ>rTM-%a4EwMP6) zKiB@f4eo^&xdDKe+JzZVd8K(I!{2Mo;WSj#KqxJf;ulQh#LP|HdUN54~$N;GX*GJqXE5H}DduC!RS&Uw{1Xg18!$ZKu=^Y8i;`O_2 z!JW`szJ+Fjp27WDqFyu@T#~+?pN&b@Tb=@!qOV*9x2bxL4Xm8hbGw72=^HkJr0eCk z5KD&s4Ub%z`oF({%hJ#10C!5i{yoTPedT7fozeUAde~WgQ~}62{W>p?Jl1`A1S->g zet`FK{S8l=p6VCRGznGu`ekVyV=xPXM4w#~v44pZdEbv_038XF&6XzG@Pz zywsyVfP1A!^R(@?e$WTPH~I^{ncwQ2R|EG>-|!o_8a-ht$b0?WF$h2CRXo@Hs5|j+ z_DQcB1%I{r9NrgJr!Or)WcB)rLI6w+eY$`%Gvo~ghbk?f9&^KXPJ%5A4qTtJG;Fp9 zXJvSB8{B@wF7Dk97{28GEW~h{CnMMeR|^tu_*4O7#|@IZ<_N}_u$d(luC5jX>qLfNyk3vFZWXp<#-|Kb1zx&Voyw5)G^*rY}=lN7QZc2&QU&&BU z(EImCoM-f@wP89@59W$5Nq1&5@2p;529~TJ^JUmf z*E>xFF+(q^2Jg@Hx4c;|^u?9Id!7xxvk$J}jqbu8;#<8tn|THLjysTir(5~} zd#|4!4TTSS89w)q`tfV<{z*@}1*}lt-2_2=)+<>d`9<$h2{w!Li>y(9)vFW%6zjjR zj{8k7%O2Es{XGYrA9@U{ZeB*`#{i3sI0?qQjk_1&*2i%B0-L@@3dcx4Bf}fm5@Q@k zo2AA(E`F97hiU=%8+L!f*m9#B+c*J6(nw${jO`TxjvF%#5KkCQxj{M3XdH@IP8rU8 zLrxpxD#KsAVRHvqf>DN<{~2Q?GnPc7LK*OqjH;Yh&KfgV%uF`Mb0SJH{{9Y|sm2i# zqCRH~{RawZMkQCMryB7 zxUzX{g!0vRVq`_Y=2K%Qhu?hT$QoeJj5bek4bP3Q6@k4luE|h%X_Wr~W3P--)quS= z_T&S+F&0=M`PTTf0FnhpyLWKA(qwW17HCSm1>PD{Z%$`xO)a~?!#dNdov^arLhoncxyAK<(x<2EEO znEJ4}ebF?eKfoo^&MVNnY)V}N?^jH%LjbOt25{YY&6LHO-*wZ4#t^w-iuA{YWtz4} z0A!iUvW|Gubn_DwZkeWV-FVxS90XprsmUG?@0fh~q34+D+93G5rg`kC+%qK?!sdO` z&skD`zBDzT0b{RBe>4YigL!W)U>nV$tbT4XUm6UN&E^+u*ljVF zWLaygc{+3UZDtV+5NwWRnS8ss{zvHTFpsMZ4MRIuO}!?%ovlCBl4<+d3o7;rwn7n0xbe zJ7|8*Br(by6At1b^Skc2%xLq9WMDDo&==4Pi(vxft)SaZ-3h#WIV zaJD~g-t`&agxQ~C=Jlxnr_DWkKrh~0{v#w4%+Xwuo-u!62AF7e z-Va`qxe}`!XU!6GhGg?k{5evJ`NJuwr<#9l1n=j}!TrEXGnZucn{Ix}86m@b-WxaM zy!mtnco)pa(0#@Z$F#w~E}5%yhP`agI02C>=6DvXu9_oj!t^zB9rl^7o4?e7ha2W? z?0{vOhaW@`S>~FX;NhmZ@o&K1o6#1*cx~P|9SVi!6jxxM%?-Hl`(ob0{%Mi~yZT+_VGnkYz}H5Th-BaYx$`3r0gcM$68<2qM-}fn}{@mXA#Vj$2mqwK-wgk_?fP zmhuA-(rHTx=KArLKj<&Pk`@NZGnQ7II}$DL1|XIs%N-A3XDtVJ0i;^yaH(+4awZRv zrCA;`BTKg=UIoaooSX%4-ZC`?#x7W1O@ibl%QqR=Wy`4+P`F}waTzwRT5^U$@~s6m z1`K(Y#O=7E_m&k)Ao9WTt}24~Xjy#`>YprEI{_=SB({b3&z6ltfqk*KpMlLHOG}QJ zUo9=(02EuM@S%RQ44w#M-z}Mkf&H-T;^^&VeRvhvV(Y_S;KAGK@*0?r)swTKuQkXY zz|ZQ(X2}w3ZDtost;_k{F0;;ZhorxCMFOzp)+xN#0oK$UU@NTiN&{PI4gU%((7Kgr z=ql@(KM?0?Yb0mNHP+cJfUUJojR&^QnmYj4dTXm)z&2RN%mTL28q9@5koD_4#JS08 zGzPZW>h=q+J<(c+({7Tr5eM;PYe9SHrC4`0gkGxkg%0eTwHd#oG;8zz0O{6lEQ@4V zH62#YTbCq*c){9hH{!f#wPl^*k~P}~yvtV0CV(r}bdXe=P3uqp?iH~Xe8YXYZOzU?5ZTta9H`&1KK2I4v3BKqcGvnl zTO9YS*NP!>-}+}iV7b;3Y?(ci?53O&xr76!kI|8O3S@8o?49(U%Lm>IYx`X+| zQ)`|EV!pNBGDtqNc5woDZjCP^3wUHezrO4Wu zAJA88CAP4Nt;N3q`(~Z82nye=F-#ZF6}GfRD|)czD=h zGm@+M5Ss}vp|{)SI#;H9Y=Zv=FVtrGEPybZ6C0qg*XDLb7z?*K+!6lv+1z7+J<_Ht zFXe#EZ0@)`X!EBB)T3mLLtv)e*i=t*(|C6?6FPON!*DiHnCR_*)y9rXQ21oCb}YG zd0|sB8rVylKYxb8D;sB~;ID0}`NQ8Eo6p}M^3G=DU%=kmq#ptH!DbBy@sBoHLGbs< z=5;iPg*I(Cf_=8>`W+sMY!-0&_|?XNz3O5c4>tty&E^}1SX7ovsMQ)d;8-_+1)O?i zZ-Ci$1mDkg_1}TsA$K#*J5J8Ud8cp(1m5`x>o~SST#(uAO@o%bQ4hy1c}%vt_DO?` z!!z#V?H2zYlHHqf4|tF4rZ^wmk!u5&yUb|a?CEhxrRg}jPq+=;q325>LXYShpiFwh zcEIFRR>7tw3`11Y(zx+tdRhK5Z^n40K{KPmK$-QoH;%K%a>YDnCOao{bKKx-UKFbk z^X+0mSrEbJu<)Y`Wd4cgcAQ1){(+X4ILQ4Ji^UDrio8XWQ*h@aYOxOJD{?l$fS)M7 z3*r(H#kTxX@reUSu-MfYBHP8ZO3(`tTev53r$~MSgDG8Y0f@jTOP6O7xnpX2_i%!=lDpmk3E(HqS-xwgJSw}h(w8B z=0M?)n6??}(IV#%h%w@37>I{OF1t8KgzZ9rqvG&dfLP(lRPC4u;=6WSwBk?cPl$2r z08R>@Jun?7eqj;il&Izi$SjkSzh2Jh$@Y64QE9Ct-un+bY==kVt8v1&x(FK za4Go1ur+|C2+v9gB2~>D)j3RGjUJSn@@O^}wEqF>z3TF5*@Kdm-}PLhq#r;h>9uf5FH2TFfsA zg*W2;S6F!~K90pT6o`dApzu!IO#=2_1a5)k2a&|J>POLbF)(lG6FX5p(ln-Oeo`sc z8kR_T@z7f;1z&^BWzw`RaO5u)*unI2X(w~7O;VJK3)?JJW&IGHHqPj?^U-R-Q?2)j)hMB~6FqOUaSn*(+%wmtU`?`ezZ@8>uD>C2ysn zKLHd-ZT|u9os`F-+k0umc@RHHwOye8Q5wwh)h8+JXAlde*Arm+v()4gcweN9O;9M3 z`m-teRm$s+0E?wwTz7rL|2T%t74iyJyI0Ehw!-ZyS$2fvYI*EP5ZB1Zqk*lJ2OR-# zo!o~R)OvZ{XJ8v-wL=chkm{JfqASd!>9h6V-i#sV-`xV4Exrop2v|K3|#CZ814q*v$G=Cs?M!xm zSM)-*xeD-7Zphs3mHe7%oVQYqdyjmS>uo{wQ(nl>TcX770k%|`a~&R*DO-j?(qEa% zHSTi7%yBzai5L&JYn2zRA+k>C z!!4uhm7SbABbpyaeUSMc6!}e4hfzL?vkt)RUC>E+F1ijyWRSTgqXMirI=h3fLWN(Scr$ zlENAIt`g60<(^VK2mbCW{kW>lRrawV^+5T;y6Qt^qy~_uq%Ht>q+FQ6=chQyP=BH< z?}u2PDzhp>Az!J|2fSxWUMeJ?D}S)~;-x-jIbyNu$|=-GE$$3|zUmeJmuNpV^BQhV?c)ouTvfWmN`QKW>(Le1{|zfERga-i2vo!GgSSfEkO+UP z)vKKN)~F$@!K_vF_Q2Mu<5@^puU_zl>ORL9OR7KxpfxRe9x+0Iai zQZqTd98v?hE{RruISCM>E~y5|!>Tu{3rAF2D@2Z}u&=K?%Xe{fsjL-kL-OL^+DUts!?TKgy@ zAFCO~5P723`x(Ti>MDM|`Rai@T*EWf{t$@I)xIq9y-@2Phr&y>MK8qpN=@hE@YB{8 zgSSL0#YNmQ?GAU6`D;r!8!p#E3m_7pmEh`ag*Njq*j%YiEDwKy+Ta}ktF&Gtz*~(b z3DnnU-?oFeRH>oo-7Zq~dqps+;~ zT)=MCLf*sXUd_Vb!!?Z``hKkiBa6@$Oa>OIeVqkxK>HR7g?Oz?ICu%#(StCZsEuLe zC`sGKvFEIIX&xk#wW{2Nm!chDewwNc<67XH<}wftn5Fcrg z1rT|!`Q3oR2kmQ9nEs?K83>U=EuR_7XKiyO=zY;v@k1}t7NW+1?t!urSh048Yq@V) zGmg;TwWj^yeYx&A9J~O1B45mv`ZA_)f%>pq@K)*81Q1v2<^7=$uIKW%s{8b}Oh_a2 zS|Q*?>Mf=MJD_)N28DxqY#2b49>NV0hx9r84R5r5$rc`B^zpCY{jgp*2jL#kXLIa1 zs(Z6a5UWS@063=KWUDh?n)3-QoR;esvLS zUelX$)W5F#y@Qn-dIjzr&D57Q0x?TpbOj>#)qEqU-_n2k3~*atJs*7Udy$^|1jMg;3oh)7^}S38zUgE6 ztBUWsv<8wt^e(mF*2{Qi0dcW0%oD)dxX*9J$Eed0JYQo%S*ZINi$_6WiE-ivM3x%Q z2LUWIEUbHMH9m7`w#|5C2g&WmubjYk7!`P5LX18v#q2bu^K0B?^qmR4-Nx^0fbB8- z{J{$~sxr9@GnzXA>^0i4P#JFIHHG9EqX+9AiN@^_xRGa#2h7Wp4Vguv6vLTrQ;quH zft@pAX5sqMj6;0A(~ahP!OJlIY7V{gM%{l)#Kz>h5V?ph1FT#!KF0yOY?K_uXJowP z8sVx@o%8KA<4#*(*NuhcA#%f5r^47%g9qcj=|Ek$=YO zl~Fht#Mee?{sioe;nWJ)Tf>!Gp$m+6z2WGc;mCC4y|Ig>pAW{{(NGUGReB7Yt4y}c zG1r*RKLA*3%32G(b*6tdEd$tM z`h7EqTTKU8#oA`twj7RvO>XS0Z#Q`!2XBX|5w}2vn0{eWy3;hL7p``fX;~n^Zd3YI z5cilQU#N$gf_6hP%ryECz+Tga60j0(s-6Jv@uubvppal1(;7AtO~YjHl1!Z%K=Q09 zza2obDfu(3q?j_fa!WPYc816~(*X;JX{PjEaFlK;=5Uc=dOZ)ppErGEk^O?H#dw&$ zXnHjZ*d>!46Zy-gM%>AE#dMFgo9Ct*yw@*GcC2@yF0R4!Ym+;7|GhCeCWH9aRCNv< z6_}LzAigt&g#x@c1#oNM2h$O*K0liN5&C{Zw=VR{s7Qom1 zM+XGB#XNr%B)6LH=D~Zgx!W^f+s%tA1KVLPX45IeJc(@mllhe)XTPcAgW%s(;ez2*lVPzX1dXZ>lPIeQquesdd^p(4zAXQ3BqPU-?jsb)(S zc<0P>xs@>8{KXAehPf|mKIhF%91-UQ^Tcv6cG2AAH(-~{*YALL*)07ID_6{=xc0qj z{>Uv}sBgPM}0W{=%Qz-7;663d!5%9k#HNZMK#J z?~eKWA%Gn7gQFncH9w62cF(*%5614B2d#iYu6YZ0Q+_i4#KE!9tn;CMF;`}BqsZ*W z0phDUbPGVSIcO3beKSAd>g>Dux9`Ayn0*7F=VjTM44aEBi!-6;Z4vyAd@MUT7yDW& zvoYakN#xhD#IlIn;+9&HJ3w-oC3qz+bG^ldwYQCyYn}i>maimkvb^HDf3u~=Cs+x! zw0s2OUd!aVP!G4HqyX%*{8SNE_FJM>1DvpY;Qx?{v)twQdCC&_Cy1vluYQ7+c*`Lj zyadY=u8+=G{5hQ^S|+i?Zd`xm@~zo!F#XKh+zZ%q zYgc=Sys$=d|Kv++`U?@wK(yE9kwkM%%)}TkB3{NCnokword({laYKv&~bq zhyPbU%&ZSWUHefGs<)Lt;c7c&0x0dG4BVX#*2&Q7IO7s1o#y`n>z$)UfMPqW4!Cws zT;khr;n&;u9+UHaD`r4uz)C+{qVvWWa0hTt1$A`#L2$?PY5}oyO^IoGU-2@i#spstNI2>rM1!qjl0EwrM9Hb^&Ed=vl~2t#=s5X%VYoVR{$l zs54eHgUrlp$)L}Qa)Gtko=mdljN1oabB9$1ecp$$ur|K|=i3F@9EcV=u^;izd!`7B z*0Ia&CF<%hw^#&M0L@!$WWL~o|9k|CzQSogl>CHeTWBp2X?H+eDvr*E?1^$i)IcW28hu8AZ`*ZSf1G|40f8fitXHCx=lPf0}w2h@}E*~7io{c+abnXMW7*K z0bk~wqCz!T*(Fjq6z&#PSlQYmGz}g?Mb+QI3lj%8_w5yp#==;*Smpused4JPqTVm& zbB|zzcw+-zq{vwU$pfN-0lkAF_!meOc$^7^7eX(BhnJ%6bSQig0jx$83EN))iiP_G zIQk~`^IP~X9QcfuOAF5f1V{(@X0Mb+*8~dYo$%d z8vpkVU0Du#^I5f^*&;L%iY;?bfYRy#du^=)HY1=mHCXOzYr|X9?lZTEwf7&6^A00f zv+r1kSzjj~eiNNzc^$Sz<)GVDE&-bk74l)TTl-0n>As*F&U={c(Z2n+{+~Vo(rta2 zjJF%gq`&=T{*Iu7KUXLn7kERuQyPbr&YO8BZC`B1x!vYlkg?y&8KujqM)dSM-+6~X zW+B}!PQE;G;?1x6p6ecnEZwz2XelJecoki(W@SZ+V?RO>MQ~G4Iog zKG1FNfYj!Hw!GFtr$bzIUfEC%;+@L!yX@S9GqLRr?rXQZrofi{pe8u)a=$*#yIP;a zmcz}?pmfVD1^MoUY#jD5pT>F5-&f-L950NAg##(*GQP@iw437mS0$Vj%D0#^lb`hm{q#eoVE7oT&0jqx`9y4Atp?Zb7`p`a?kx6q3BC-Ot^Z%nuV=*v$oFnXN}qp5fZJDhhP8f9 zuRtGI32nFk#bn{U-DKr0MBTJ)B}g~B(-Hd3H}dJWNUQ|Smd)>i(&~Z@&Re@>;n*hf zFIZ`tTMxe5J>$~6)32NZJ5Rs%-wcz%a#q6<4Z-_c<(7~}wl>gdoIW1MCI>2j+jLS_ z_-?lMB&@Vr=>&S~pKIXQCdh(l+V)$Fc-tMoJEgWyI0H(Dw42cCsIf5KXz>IZ{OPy+%8Yqlj!QmuMgX$K<}2)5tQzwTfkKztWZ02OI3NCnzdISxYC3F=99amNQ4Va`k3P<2&6qKq zQ9T>~4EeG1yFh;2JwA!?>$m}DLJ;eL6SuoVe$s-+keM7ZACxJ3+r#734uPOdi{URJ zreE=b%#5Y=L76#j3S?&We2C+0r%9mCdG!hOxv$#6^1NTif--;o@1QK0HW)GsXK)(( zCyf2!MKTk4FX3DSuvpl(1K(SWU>H8)a57@@6$1pE`-y=wfh`fWSc_dM_B@8|Wx{9& zqQ9uie$H}HRK5-?tHj;DAg&gTwt~1u)ZPx_S}~kS z{yO2@2gLQFFbLQNA^5Fs6jgu0N(VQN;r9;UbzVlzrkn zD{cElXj!O7h+#WnEK&q8^*bPTO#yaL*tA5PQDQfzuPQ;vNt=I|YCIj1eSt{k(k%!w zUCkW(9R{YuZntkeLGPZ=22qc<%=mkr;>ywS5OdL9t+|!gY32yX^zJnXls>1wL$~kb zvpDbf+d3Tk@B10P22?%(E$0wd90w-xQ4dOE-ZJmLsu@nJ2sqv^G=UB z`*hAagmc^ST$$U|;&yTSWrtw7i)RZQyH?7DjKhczIPX?s5M;VH<_p(jFlWi0wfDoC z9hD6JQ=XjmVxyWrjpNoVxDZhc+b_<8q zcG;6bZ(lBhSAOFWBs*4&#Ie(Tj<20dxPWWBek&+;q5P!nC;o-2?RIkmEO$@m=Aj;&N~uA3y!?s=RxG*ZC@k4cm^)@9Y+H1hseg6Z&1Ma7#ef>+?W&h**p`x*cHS zy8EpL@YLfHtHwPybOYVdg|)6;j!!{x+Q(0~_udzf>2s_A{`&SF0GWQ@nThoO*aDOR zFKiUrRxH#mTMPVNCaW8ZL!7i&Wx;2IG@>(?TT5$dcfN3Cubl(=O9)z>fC643-kJp zh0J^hu8kKwJ@nt5UCX@Jt^+F>_Sw^M-en7G6-9F^^X}a^o$~N5%51 z9$n`FER1Qwm5pauI_P6>A)Wc(H#|*+*S=S>q2F)q0UY}~&Se}PTM?OaejMZ25DfaD z-p_G9c>`)Vule)2@Ir$Q| z_D<=%1Ts@?HBhG2GGJl)8@@p^O0Z@(^L+SyB395`gdmeX~1)i z7tWQOa2!}-8k7b(9fR$`1*dTCQiAJ3*DmWJ?>71(ybbxrG1I-vWY`(H@Eo`vS8C%p zY)B}yhI?=W)ri6ZoR5qg2FXz?`$KZ{Zf95xqP{swbW<6fB!t#V? z(V$O^=30BwyDY>uc>#ZiJLM;5SeyEpiRiTD#jrO0bT;H?^bUsn%za#U%-YPA>TDAy z@i}(2aGX118D!?w9R~XRM3&?h<=zLyOT_W9E*ACJ=I|Cd6XD25bo0bZ!1th9zt52B zd%Fh6{f<_FcK-)G5yb%W@1Qt$SO&_#&82ZZNZt)YgHJDnmdk3EU|c;^aNYb};eUw3 z6UewbH^Fh}(iCt#ZvTbjFdL?A!%N(Ry=+=zCOFfbwm@da zPi-JSvmDz`vo`Uooo)LN$2qY_;CF7(T*%LxQ5om+UoXdTk;H595_T-2FBWUB1H+2p zG>rI&JQS?{cb^*8hP}S_T!-{KVvl40%X}LK#PTURFE4}Rz*c_H9h9>H$H9Z65UI;x z72aHXH-NmGdtG=NlE>Dwdk%}S;c7 zM>paOIwmp;UOfMN1o^QIIM0t;#9cn)zi6tI17^8%~kIDZ-!4U616 z!-AJ+(-CTTpW=Xdiyre~&_~p{`rn*el?iI!RvEC-uNlX;{*4>L#()9rT046(9UnNL z9FBvWSlb&shZR$o1m-cW`QfnXwlNCFA-}R#>K^R{J43JC0N3LgM}lF;QW5EJKi2m~ zl;?OhG9(sPGb-r`xT9m6LU+vi3efeuF%6Wlw`RfqxRuu-IsR)6P$v920lE{fOu_l2 z%w{;B+_@Rfr^NjO$*Bn!p*t;}6@ck}tDrSw>kn{eioKAW)&CdRpFN7-@|>y|YSg*! zHsXAqg%#QPmqHQAqF$U+yo4zOV6oVF5;nZWiKYvTIpwcXyJ0ES2k)9frE)&*{N!E5%!*-j4U4qo1;J~4My$uQ`@*cWeZ$!}b~t?($BymBK&Mmd12}fRF%T5n(tkkTZc!M{ z?V|!g@AC6BP`d7B=h)$WS$OIeFapQ!uR4L!+Hd~YhdANSQs?yD~^M=)`PA~Ja@Xg#gy^Bq$!Oc;APe<9IOqFRm&^l*I`Dzbg!2MXTMc4&b$~kp+t#!Y)F;<7rkXJC#|? zEA(RiYFnM%8@pEAP-Oo*GrcYynCW#bJq|Js5qn{wTY>}V-AnSh^+@4&-Lo0h+S>|%QPxp1hw6S zT99ZT?TcfFM<1ZmvHEt{?bP;f`0l)gMK0T(GoWcVJ`C3FD|%@P0l|mpbfVxo*gUq+3WZxI?zY!Ls}O)v!6V@G>YK)0==Y>=Ab%4xi6a ze?%#>`u}gKFLSweE%=n$U*bxs!+U33Nk?aHrRY?)A}F0lkAjZv!kX}B=eq!0`)_7& zyIdFrt*)6hL2;-T4Vi9s!HA}NGxofCoUP3(T*vpv@oN)E_WGOokW)KmPQ4GAVY$y0 zZp|6stAOqt$+>Kxu@~}#Qs3fyaEt|#E_wWVU1K?xxP5lvGrW_Bqx(VD&4>CkTk`0@ z|FAqPijCvptN0C%C|CKvXPA$*wQ7IA4&=HF-3?n^gI+?yp`|DEyUl(KdiThmaO`o0 zIYZA$(Xir}%ymSsP-e_dweEx7JA~`DK3%!K>Z=Fhyk8tQS@i$G{?32|Cs3T78sj+d zcV-}iLbx6ue1u(Pm#{K8x(K&3(0Q>Iq9dI04pIvZ|${i8auv^WcHOiwh z-3(ZSLX`8 zpxD}$gB82|e}H0Nj{AbTEWC-aW4D;wh@*S&@^}~v`mpqOI1cYwgyRU`6_6k4V}j(UiCu9V?UfJtF&()R&eON= ze^)-=6Vzj(#chZm7tJ`=oDe6uG(IVU*Mb)(^4Xp{C4L(O-f3}@30u6V?f@?dVs>L( z%o$;X0813tuOOHtVVMufvtkpQoyp?vQFu=gtzH956&b99of8#U$V?L_xq3_&!TdXi z8REBgP(LpsnW$V4Mtz7}6xJE=eo36~0ODmanhC%aaf!cwx+**)fL#;KBfz^ZMzP3x zL!`Qcm?GMz|9X#4Ubc4@FD>hF1PYJDpRBb!7WXzn;fcuU36ZB_0f+H? zkqFs_I57phLh*o&mCxciHw&Rn&!t_F@Zp-}EB-+z6pF>z z(s1-mlwrF1U5sJn^@mW-gXblct_tE}=@^$|-cpx|(DRYbl!X;vspcod=_h4A18<2m z<{>1PO0zhKEt6cUK;2(@TMv(8xfJgU$pER;LYQ75Rl+NV9RM~1AsHw==7_mUni~S* zYH4vR=&g}bS?OOZMHNDCo%D4h^wvuYd?2zxy1`=PM(H5$M37W>GOTQpr0D>grJbC_ zw@8JoDsPo)MnP|z^kyrF!P1zWAa0kIo&dH(+VU6*AyNi!>rScqN)UHR6YD`_xAcWA z@;%bJBOr!K{oaBYCcW4I&XzYbLjm(sSmG2c-Lf zARd%{ZVbIBX@N7sJtW2Qn~j!kTm~;jdd%+MVaY!o*b&L+JHkCG`F{a1R=UMH<}qpX zN8HxqlKmR!oseew!~03eYXL;!q~iO~J0)!{36ay%>~aVxUiv*9dI?f*F1^l3SN1|L zQL2W~48L&ta~<@~N~=CYFIj5F(KSWd%eH&E^wa~y4Cz5C)Xz&>nL}QX@=+f8-$3}? z9rV8+jK#50nQTPSc=`_*YvQs4ewx;05vW-f3xv(ZC8)OeX)Yw&#G&x>uYSCga|VJ5 z(wT~oJR>dTIyX`BWFnU&)j0*0N15gCd70@+O+~AnbJ)YjAcpd{h)VK zYRPQ`x1?%AAbDHr2u1vitFQzd-I4Yzg=CI2D;4T@rRn^s$UP}G6~z0}@ZRvAD}B2K z^#{^^E+ijHo9aV7PjY5q>5(**yD}b2d%fWHsnp8~5G)s5gWK(LZfWT4kmC+Pa;IF% z8@yfell#DS%RAmeBviiD3nF3ieM;_?J01gXpL}u{z<$}^1F=NNOZR|xK)&@8u!C~6 zJ3y2?fPK4Yx$Or?#>j&j06Q$#U|smAd@}(evGR;GV8`T&{ULHf-rEfRPReaLWyZ-B zN8(aW%Y8cFQsUtjSc0rH2bL&Do&c64S6>ToRz92y^%VI8r=wIkXam&G$s^W)m@b#( zPW}uza2>Go@`KL6F31lXLFA%5-Uh@=@=caZFU#HP!Soe*MjS%I|0|sd)7Rt%EJELq zeK=QU%Hvo_$ddE82EQpUn-7s&@=D&2Y&oS6;Evp#mzg7nUjVo#pJEmBzKoSPo{=m# zD?gAG4l8-`g#PgNNWRK~-(xwF`)r=d0aYQHFE8R-_e^fE1=tJuZx4W%a-s&wSMvVy zxOK1P#w%gvja>N$B;U%Nn8p{#yZnH?lmBL~@q>Jk9sZB6Z}sE>Gq{z)M;13>UUoIq3wRx1vdK^-omkAPJ0;tdr1t=8{?k}+hXx%0-NUOM>T6jR>cYyaMiw7{)VGJi_^`vy5l{45j6Lm}cXyt#s3F1%jDe1Pc8D#8k3sNk&>^V!)66leIDR*7tO z2iAxJ9f7ZfB)~c$Gc#E)p0bLwL8xriZWQl1q6dj^8DNvh8(N76!9LmKVSs5f=uL9AVxDV|PXCK9Ia8ewz>Mz6kvUo4KOSZbbG#G~ly+DBOQS zWO*X_7(^ZkWgiqCi%ZD>PehpqPgdG^qPZ-G?IfBuqFDAbor6Dq-GfE4-$ zk}IUcP5>*V3;gpQfzrdfz*b40`Qy0N(#teRu90>h0CBB!fy3)M$)2Oadg8ApKU@48e61Gc4EF|xc zDt3oLh!nXU#&$|yPQu?VDVcNBZYg&fusu?V((n)}9p@krCLQN<*eiuy1PGTdb8)** z`i<+Z{gTE+KSG+{8j_LHq%!~qq%R*pJSgRPK_p6g#A?GK$>B1vXeol#tQhH@}T{&Q*azqGV$IC`s}Og2-8EALp)QsrP6&N|EMugOyY%jQi8h zNwLXLNR!qu(MgxGHsFS2NR|iSotJ*9j36#ZRg$1^QTmO$lrBkOY&l$(MzA?`MVh@1 zysMHcmnYYxj1>UaCHudienWb}a#W_&haqK2T|XhDn^L<)0Jo&U-NCypS-9-ZmU=R~ zyCbdVJdh(9j{xpUiM)gNq>3zm-IoUOKYr#);{sspfwb`?)E`QhIicrCi{Ar#B;9Ar z`LPtv8T^TKv;<;#ihpkiWBJn8<+zk*l4k*k&!ue~bY4hZS+Rd9ZQlp)ucQGi2)ve_ zJ%z#>DQO~jZ>4t4;I=^8z;x-Ibg(3__tL0BhO?ikcky~?*JY<9Zh}$@wgm29SSGpmwcB_%2l~)iIWd8&Qo&A7l709 z&%rR3ATPWQ?`Pyx8xRxaCdt5(f-W^$D%AO-1XQF#o z{)55alc#os$bEU`DiCw!>wN1T$m{uWJ(Sz90iP#7%ES$MB(LEl^;m9j61*pJ&vj6E zD%V&I^?W%a2gGOcPOdti%Wq0R;f3sa5x3x#ylfGOujSxbPfp zA^A>jaS+7!@)V}mALMI4fPIv6o5SBHc_!biLb)M}S)b){tZ06bBUl9~lHX5;m9KIp z$IoK<%p-tra%WE7-{n#Lfc=n1C=l^dN}qbv8j{m6Eg-V72m@ zj@Bp_n60f<8uW$2Iwh19()Ef@Lx^lpa=jq3QIXz2JxFO$1d&b3)-ND#Rw{8Fy+x_c zq{TG03O7&sz7pyc+0k&P4-Uz05C@b@!9-_SAR;-=M>|S^^b}0`h0^6yFV%r?tRhlrPK~4l9CDA5mU@1@EX*k*$hY<=qVsk12n+!pd=_Bqy5_ z%7Xy#PAb{lF%hRIOb<>epFe?jS}8paamFjdtALoGbYlK_MyV12n~BQB<^V~`kShRZ zmE>bkNLK!0mXM;jazkROvbQ_HIb{|-q$&H@2~Ai0>wuV{+&lrj^NP&^@GdA7yFmS- za`+>7mlRJgfXm7sTz6bi8nefKRarC_;F^-c#r1V1;~ms*D2>ZNGE*sLg(geM7zgZ@ zvgREw^R}|31#D(3SuBU#Q6AQT_Z;OF7l(J1TjvnxJ*Dr@5V^1PWIrfZxpoP>2g(Xg ztq&ECG7!mAUY`PZqzqsi{;?wQqMs-uQ-D2HuH^#cE1gEd^fRS9)t@V=Y%9J{x^dm{ zQgQhe>aUc67a;jsnZP0FjgsCD*juG0Z)<__tT%}7l#o+Uf3M8Bfb099l-v(TAC*GZ zM?WdeE&~)Qe>ca4eO7*~gZdX`Ggn|mN{`9leN`gc!)>urv{|d0;s}AG_K|eK>Y4#GeR7LQXs)Gi>ioaTeQ^9g| z7+13as^twltWb-&dReJ@c)|nz;U;spRca>dF00jWUl7-*X10UYstcEZw@zI*9lZ7G zOU|hq)R$d=ZB$p61qf36vb45IwL1#Q&FT<7zb$Gov%Ib9?jXdnO-&d94E;h*Zrjxv z6JdIXI(`~L3PDo>#GR@;@7XTZ)epSgY71uRd(<1uO+!@|HZ{UjKM!Dg)xViwg{$FA zboZ%a4#4|CgslGV)~Af~AL1z@Ra z&z8W>shw{@Bu%x{g?fg%r3r}V)ynljyr3@R2Xs;0num}ssX-rsT~^)rd%i2`>j}8N ztLn|t;9XM}HGtdeYNCYs_W`){maq0;)!~`ywgKR|>c`sO3-xX$Bwwo4n!x5OHJ4Si*XsF1 z@ZP9FUhwx;-O&P|K)wDEBJb34CSdQ?KZAgMP!|@%!$eJCD@U0As(y*V6&0&xk|6m_eY*{k-_^JsQ2(I@B*U$j)|DF#7i%Y8ATn?5 z4;Joyv=>}{_-X^sdj+gmuW{?OZC^3tFW?Mo6e$NfR@2}=?cxM zER3zx8nHebsBLlqSf#C;0`=8e<1$cKquFwo_FAnX3-{}^_ut@Qy*8AC@dm8|lbVg% zwn4yxv}-YNv`M?10zTeYRk3$|&$*T6*wYwoOFY}XEBvjhHG|88~& zLbS9=5ZS3Y+(!_*v?py~bGMe!4I+EAq?h1@Y96d?g=s6=!pdGPU?q6rn!`-+_Gx|c zK-{mL;uja8b-xK-q~@CiV+XX)tiB!8PO?22rM3SC;vwzS1c*dykxX9?Yhx=w?}+xE zspe5_#YT9K)jsZm-Z5E_af&Ijp3e)x6nJO4ce!5J}OJ*CF^+?YFzoJEvVbyEv31a?b%`S0&=wH7ShXKUk+gLp@CiHFS` zt%V7(+|};o!rwiu&!M(K6W5 zd#Vj#=9sV5=g9s{d-CrWr%hw3@<#*P^jq~tUhbYH3a`ftGNa0MOwXi zQ244nXOsDxR`1_DQVTo}V?VUwim>9PCqD;RtQT>Ck;ba)^m? z-lFF}0&%N8GYsn6^wNCKg7tPx+P3S@&qHK~zKH$E5PfYLz)t-VKbc*6SQ_Hot*;IT z*rQjau~7ZxImEeF|Kln=gzIIQAn((!j|R4154Qq~(Cct+jMVE6hTZ`^r8kTn)W`8d zh|;T9063)IVkQu+uNx1A7~P-sg2Vce5>Pmzzu;Q!sNR6xwOIXVFu*ZAn?I^Jt`EEh z-U&U5FW*T$oVDjTJ)B!vPwAQU;P$j0!75d}?)Va>&*=W8p^&J@@y$xo{hon$R<9Wg zkgS*IMxqpbGg##S&*?q6=O9flX3m$cXUXu8p>JV%@x1QV4#W%k@0?dI>M0Ka zF6lY!DP7h(@YlLm^=iXm<(eMEJmk9W(GVgx^k4adw@ke-(hZT-X-s zDQzM0S#OgFw_o&Yta%jajb{UV)yJ@vRjj}E1NKcHlnU@&f6iO*L*JsqikI;R6Q#w5 zC)W?&#=S34@G*+c!I7`w#O*kKMgbQ;ON{V+ATBj()P}+`V4Ojk3Ws9+>IlxxK(;1T6j8CH>8Enku-ly%x5Pr8i zjLnM>Qi#!O2-J5P@;?B(jE{B@*=+`8vVXtwRD~)iY3s=|s z4ErR2{l<<@;6)g{S+0#V`YuNB2aH;WfgLm^(R-AkABO2e#>sxT%xGgJ_majKZrrAJ z*r>uq%n{>35fqLZ`!>Nttg)5@*)ikV4wyb}Obi3@gwdF{^`x;=2Qkk0I270^BeOcN z(}pD+>Ip{Qy&#@3DzL+wXbj*Gn`C%y1UPGaXEiO^z;0uFYKCbHL{g2#4H4iu<099o zX~x;^2r%79+X$N(Ml8!B=MA+16fPJYnCV(HNfBoL`y$5CI%klKWBRYxmua(eyX&X7}RUx9)rr z4CmeR33GktK17Pr_wH#maH9+E&g97c!F^j_6#nQQM_u~KJ-r8NUUc8P1LuBrC-y_` z7xxjeCH(3>*d5)ylfQ0G%;Olzff(5~=W~1=t;9uTCm4(6MI^f)*;Is|6!{XozZ85$j!NZ24 zm8HSk`XN~sT!z9hmj|CFd+Unemq=G!8N7$k^{U|30eTe%-wnhJ<6T>Ph^t5 zM<4V)YTm2AKu(MM^=hPl@6sRn09AJDQvmR+o4KDQhFj@AdeBu%Rl~{X-P>?olgg2} zL5m*E(S_DY^od7&M^x`P!bx;9{kbSLqmwZp2I=J*&})iMVy_ zZC~QnO_t@Oq-kH`WzEja1KoV!1(dfaP0`XV*ATF2wVa}qT37i4U1~q&N6;PWlt2p| zBSwJk^g3a@E}xN=sp|*TQQqylp6FPQU*81XD{>C#jIH!;&wQHD%Utn2=}Y+K+wXl9IpiWo~GUtT1t8Mq#wN>oHqH%pKqT%guoz)&W?Fw?Ok~NUP?p$Lp&TWzvDYsQ- zx6gPW zC*!L8F~mbAURaIe^dE{kUqbNQgkPSk$JsZMoP-z-NUxv=+%~F^ANm zbzSO(JU<&fP9T2tqs{&P3tzJtBwr$6hg( z?6(h!&%)5}eWKGIBnQNKQUV_m`D<|ZgCd)l`!^z$;%F|3lTC2lZ{j{;n!k%m-y-=# zWZsEZW@!ruQ_a@aeTwVmXwO(EQCoKx3KwfHHb=5Wt9=xmxLXVU6v-Z~1=$K7(w3b< z?ltWcX^rQ!7s-0{qqd16-7jgkQh?BJS|Z7tdGa`gJuH?_ktuAYyz~kRSIK4L(DW^` zFaqcBTcN~=x5$ck1>gku9_SzT_mFeQos~Zlu6SFf5b*g(7LZHlWBDZMkmqEG<*1RV z6wmjaJozdLFUgCvU{~ua$r!a(&)SXLdi^x{9yaJXN$C7W{X6>AzwP=u0tP$vc#3G) zrEhxz=ddqvYfR66J*^b3dq|&35mTr21&eX+9ewhnX!8So`1fe+6a5Im^w0I!Gf2MD zLq129^ZGF|(f^?T(iFYEq!+fr1;6P-v7BKaOa2r!|InYf8C7N(>nW&rozba08e4B{ z--cwTakMNhxZgNV{;vm&>Xnh~HKvuv1qY1g6bpUO*iM-7QKR<}6do~l%|kzr8ei=} z?rGz@WZdDHQK}2795?n2LUO{GzX)xfG|JJ~Up9Vz1q=iKT;WS-ZPp7r@4Tnl#0XT6 z*uMnTqV&l));rP)%{6Gg1?4gAH{%#PlLizwm+(iEBP4H|g{NcITa;XjnyuuwIJUi+ z#-0$0NF3`v(^tAtd!@Jo#xU1v@ew%zZx%arlR| zi)5yIMC-K#rw(a1yo+ld)fSR<;;^=@FU~!tMd~mIg1H+L37nbl@r=* zGEHC57ZQtFY-|`qJ;MHPxaV=ha|yZUj9+O1JP*?&k{6603A3IsrczAUi_kTYd&$^w z*m_EfX-9xp40AS;SBij7n_*SSjbC^9^Nth@ev24HNG~z~ zl-t}6^~#^Q6&20W(BUPza$bh8cZh?=LvfpCGpz{LL}VOAIEkTx1+q{ zAdJ`&P?W9F)V@#wqX}#r!htZn?GG~${4(OyDH(#F~i zgt^1IzRL)bL|xxmg>y+KX@T~A_9fIv{*6KyhCNCyrjcvUg~s3@^`dmw31#&g~ZW z5s>**Z<&M(KGXjgjNB3XxZB+^eCceX+mSglVW_puRm18RO@{75k=-x*P4YyZip zL_Fsr_8~>nzZ#Fx>wd}DxXM|#r7T6P^r@DpTSlp4hPwby)m5q^d6vt5b;w!stws&Q z#qkZ^LW2njAA(NoPg-fGv7~?Q5IG+?i@B?L3>WrZ^*e5ve7iu0M=vmd(Dp&G<`>jHDt3%?dfEG@r*WUb+it`qIjg=xrq)9NqjAZ7b1z&m86pV0O_vgyO9vQJhCLGG}8>MVNtjI0-m+)MHmD4uYp?~O(BfvoWz+Wb{Y za+Th#|45kbl%BX2$@}^rXVCO#dd12(_pN?rA#$^fs$`E}WGt19V+1)wUNBA(Abr#L^bX`cFmed6{L2`BKQ8#q_`Cyh^ITuk_p|d|PtvC( zH@k)sI9}*FOiOu@t0S3Y7Q6P$L|>M=@<^dv=Gu4>RhGM!j76I(T<7TWRjxN1A-CFf z|3Wmq#`OlN!E0T6NpWBAdOZ}EZ*b*=qUJ5GHdWE3jjpj-$nAAC+m3UGT^nCS&1YTJ zd*QlQT`LaZw(q!-=^=gT$|M`(Mb~Z;Za=%$ka+pUbzLZuUtJSvmM*!TnU3Ul*P(N$ z`G+fn&+QEm)qhp1bAx)9{!0hn|TKUj?<3l7L znKzchbswAOXqkRu_CJi|Q}gE!aKSkYp}Tx2a*N!-52ESC?!gUFWr@4> ze%yVjJ7N?HSGY&jM4PMK`)PfyaX&zM;#zk@GIwuqKfDvkE$(AmP-UZg)@EF{$$gLt zH@lyq!rR?5sc@@%A6>r9y_+uI?ruPr?{I%tfV9mFk{YHvYvunS^{ z89yr;Y{nd)5GCRHqu$#tf$p_M`4EDJ>Am}1qwN6vZ(1^3BXBXD+?Yz#F7C$!{JK|v-Q6G1Xa$jGur-QTWv2gxSV zsQVZYlDtipGwOZ^F(R9nFtbYI64|1>dAbY{EnPPRGuGhRG$iygp7+YHO!^1 zn+GY8pNmpP-PzN0kQYRxnGPjYmp=%%`AJ)%eiTvWt(}SbNz^r;?@H7~QO|5JfT*8g zBKRShs9!{V^Q%!r{VE!mRmT%`3488lgOTX+HxXmLU{Sw|M&|KJRQ896H9ww0)GWuSDjQCqZb=0%Izs&zLj{zmn-X+6yK7PVbVGQa(u%I?&9nkNwL zrOO>!FY`i>0Cktv+pMV(b+^{X>@11esr5CpbfWIjt~1vfMBS_PGY`9nx=*{_d>@7! zUEZ(tH=lG9wM!dd-U&Xe%iY=y=7JES9?%AwV@nXVM;l}&l_YAfmTXRe4_}uLYJ<&L zrHR_74Kb&bA!@%i6doK<=5sj84f-&%YZc1g0->d2%_a;tYILZMH?GzQqtv8@SoCF5 zOnmQ!Ys-!_wC=BBJ?g1O{9%dZXAY+m=4$I03yC8mMj7?vJK*w0CCtt!(9Owol#wNL zqu!*aPy;_jdaMnK3{L?xMj2nyC~+3<3R!A|E=%J*DHCE;EQgtvRnraEn_y$QtQKs( zNtc+hZPCCTqJ-HSgl?|1j(g}R6Ee(}Fq_GCXrj|-LpwSEU3ZN!yP;4w)95HWk2Oj? z4+bNvWg7K%m6Rx|KF&N~ovSh4h&TX_DC=e!5#=-&F8aZ`)M!Tybiq-6BeIPON2k+u z--;aFbwL~e{Lzh0ubn`D`%W-xCQ{udbd>E&8}4j?0U462n~$}}6fdg!%L~fG#MpXA~v>shx zL}=;3jhwQL^DA^B#+cnQTP$fs%}qo26z%?P`K&(0Gaw zH4O@_oGU`{%8IGxX3Hg+Eyprj_ApzHW47Fw*>V$R z%T1XrH)FP3irI2=X3H&@Ew^O0+=|(9Yi7%Bm@T(uwj9rFIf2=7J7&v?%$D0TTkgPY zxg)dXPRy1&Gh6P$Y`H75X>2%e|N__hz=-huLypX3N(xTkgkf z`Fdu{{h2KfV77b%v*m%zmIpCgPG+_|nA!3WX3ImFEe~V1Je=9`2xiME{%m<c(9 z*m9=BmeE9~af&UE_h-vliY;d|Th38zd4gigxmRGzH+tD}UJ%epSJOFyvY z$8<31t|Q&Vx$8|e(@~}yiNi;r0Dpsws6~UIb1&A+WF$+qnFEo$t~I;CvDrq=qtmg~ z=xnoSTtzJXC?toMr9;?M90esb8p^k=X$LEoUQV%eU9t4?GPr_b>6&8c6%|XbR2)mM ztXR6d0!xQDu{G_giltXmEWNs7>6mp#)2_iRy{2O6!C>jN6ibJIur+N%vGh8MrHA^l z^f1NJ!vk4*2`@{JV3r=qEd8IPX}g%EH)WRIj9GefX6Y@MrMG03-ildzYi8+fn5DO6 zmLAV6J%L$zJ7(#L%+lL4OYguey(6>qPR!CfGfVHnEWInU^lr@3yE9Ag!7M$AS$a=q z>Ajex_hy#fhgo`GX6e^4OYg@l{d#8U{h6f?V3vLZv-E+?(g!h1PiB@rm|6M|f0jNp zkfje(EPc3Q=_3?NPf;v=*l zdT?6mHXrfbwV(Fv(S^5~o(#JAO&r~dZoMP!vxi70}XL(tAb`h4I0(sPSr={G8t4nS>d+GPV+dVMJ4wxSJ<+g7woGjA_o-d?D9`$VN^LliiQ zcEd@`+v^Z-pR9O$%oMZkAnut!yG5YDTIGz>@vK51``!St8sE48i z-+wGjMe>M#S2~hI`sUF{p3*DOMNjLQVB`3Xu@|-qNR0?vx%vxzqZ5YV(X9Nv*u2zfE_4S3gU4 ze@|aWcYj|$f-06sYFdxVTYZjJN!sjz?SiF^yNcmXgW*wzR5#qSrV~-aXjJ7X5Upym z&8L=Oi7~f;v`Xol0^CyBvGW2L{Ul-)m4(Ho{~h7 zEQz9764h6ds3as&10{(XDoNy0k|;(=qDFp_C{{@#PoN|!?Uh7vEQw5(M2#6-G+}Vj zl)*(a1{cj4T(n?t(UQSMD+U*>8CktI=kmPElU zi8`<(>d2C)6HB7bEQz|XBdi>N5wWj@c)MZ}*X{=Ly>m4{H{F zXd|l8F|g+r3xs+52$EWd=qNkgEEGanh&m2L>AXG5S-QUKD=Tp9b`WDTx}Tu? z^w@h4$E3Tcr04K^aP0M34vxJGAtsGJv+l;R?-FYNx|vk7U-elyUcdKN9Q)t51jhkY zcH?+M(s~>Rp2VaZgVs#KF?l$RW^jdxI1YJ-`ZhG`SsaIjLJ}LpZ>BmUhONReC5_IG z9Q7QIskwOm#;D*8IHo;EEvLUqBg)8FgX8EOc{q+awid^+ZRqZqpU}*WyOT=Bm!>{s z)qfDj?4Hwb%qd)ne3>d(~ug*Z+tPwh{yOzq6jXjW(Lyb;G)VlZ`mw&+H+=7>%-z_~)w z?9UU`sj>N@Cyfz{dp44r#fL|cEEL;zAz38;*ob7YShgL>5|ISO1+gK^==RHmpm|*` zo;iYKh4>X~4bfRu=nkvI%`}$PqBBk98nI>@lC|QAJxJDxQ8SUO7iaH6vH@|2NNy1m zX(~60_4KrF6_;olZxeA;xJh)Sfo>LeQq9{%pL>zO7EZY>BH}QTyTmdY(cL1R7RXM~ zU=fmgL<~*+y<#9;exJyq2YtUdLmk{Dj#16sBA-V4fM`L>ZjTs2gWfB)(j$0Kyn%jN z`dq_Y8fnaD^voMQK+VLSrYZ20r*6hQLTjq==!bD^F>?WqEpMi`qt%pL99y@e=g=mH zCZcTxdYuBJG-gPE)!@rx<5~=smHst-jkNo zr1eavwa^Q(^mr#4?8C9odk1j5{t;?n;6b{3a(9}8A%hpT9LLn8H8u7PS`(QSsph!(%Wxcj z6umLBe_D)V&eQaEOc+7WIQKW|!;QaEzw`cOy%9T>gPw7g?mP2-nu}SYA3fIDB9xxd z9MNSzlDT35jcT5Fjc&VKbb0~F3bAVzl9eL%Ad*$$EKSO4aSx4cjTl5#){4_K-gV+0 zddM3^2jUI4iz&|`xkGfIncE^-5i{E=RuQk;CM4ZxyGTEb79D6UJSMX9kQ@>3&`drqw%mc_sCb4} z;}hZ|dO%N#WO@~ji;?sKKPO^nw9kv?w4h!P-xIexAndX^uH zGxPvH5eKN1Plb!v;yH0Q&F5!g4n2;q#qY!oz7Yp$dcGA;5xY7sM$m+OCw9@;FN%j~ zA^j}gpfUU+TGCSeRjizVb#SvbrvS#DWZmmAucBhs~lXZ`Fu@K3<+Cf?<_i4vTT;8w!L|xjY^`cgGYXhif4`|=ep!aC+ zPD8R+dz@C!gW3%%knGcf=h~BZe@?GlnBH5OjUMvgeAz30rXy%v7FnYwx7QYV@w`lOGb7+AnL;)E$sN)7>AE*HiAGjG%@2u)L30$s@8U z_2rQKWDAm`@^M<2PsoIINS>5G(EXm0AJMcvEq~g9d&5y{K)EIo%;&; zhNkX2S$7+f?`4A-NG`|%8qp8(7V687ax>lbC;9vxNG{4j^Z1Rgl$ORE{gs_a=IZYqMlw&ofo?QkpGyyCf!>cMa;e^A0g`3<(yd6A>(|j8R_McN zu2A|hiFHxHt^p_~PMQ=#&!$!S751L0kD$)q zq37*DvPG{(Z`@XWIdy59o_#Np?Rq`B(VhCsG!r}YCm%#|pZ-}6lKb^Zv|4xRyJ=WlA+3pb^>wsb@gXOjdtdKH zH~L(Urx))Fz0pJ@U+OJM%KS@TNj>{Y|BzPe*ZO{1pWo=4=?>rO4Ty1`*Po>ezSED> zOnk3DNAJoH`rGtuf7DOWdihB&Pu;z!x1(A5S#M4&`B!}z&C(_P1A1j<8zYDp%r{=6 z<+jM^Ne^y?aW{2hopI-WBwLO5sp)%-Tc;!0XEeRb(fOiI(Yvr;JWs3YkO;>@u(aK} zFVMSnt2UoHhR@n)a&OnB??SRg+ee+=rmfqDdGxdveGqk3X-+1J84b6=;}ZV?xYJ} zmExJXGO6Zku2M9nH(clFmT$QhKZ4|}%cQ6Ko@)y&)DK)|=#hWqdVrG8TyM`o@-J75 z)kwZ}O;DqEe@^SM!eYz;*=Wxu1_iN=)`V%6kTRKO9UE;;Wuw)K+GtA`vC+DVv(dW# zO&hKGpS01IF4jgHtZcL)%0?UGXQOSTY_zd~Hd+{OR9v2iZL}rWMjOXA+Qw|7ZNfI% zrfj2a#x~mKY@=<#HrkeKqiw}D+SaCu%WK0n+O}+?jb|He0^4ZYUC~C{fo-%M*+$!m zZM2=)M%#sLv|ZUo+l_6s-PuOlgKe})Y@_YTHrifnqwUQ$+CFTf?aMaW>)1xyk8QNq zvyHYt+h_-{jrIn%(GFxA?I5<%CbNxpFxzN{u#I*o+h~Wejdr;Cz7v->f^D=ZY@;2? zHriCS(T-vpZ5rEX)7eIw!8Y2_{x;e%fi~K)%0`>1Y_#K)jdr}U(PmxVMw_i{w59!R zw58cbo8xbzEu(C-nXu8~Jtj|rveCjcYscl?bOjsjB(IHjauFNt6n`6SIc1~GQZ`y=N@T^UY@?l4oQ)RtS352b zabB0R(ZV!qy9;M38!hauPFx-gvMMmIqB7FXW+N?`V>vVr@gsIi&$uvu!VLhTWDdm^>Jg$ z0f-H>EwnK3!a`d`S!iL?bu6@1$U<9HS!k;%3vE@)LTd#7{(^0M)f)Ek5l2y&brPQP z69WM_c7zK11uH4PAjg7Nmcdn&Uyx(Lt17=>wc`AO)sgyK_Q+~m44el#)4h17(hnU$7p_oM@Ig^;zaL zV42g9WljvsoJK5jVp-;RSmwmB%xTOrrwPlPrYv*ZEOVN%%xTUtrv=NLmh2a7Rg7N{ zF(^(fcpH{EZCU2Tv&>0gnbVGCP9n>k_AGNcu*~VmGN%*EoX#wBy0FaY$}*=L%be~k zb9%7MNn)APlVwgXmN~sy=Ja8i)0bt=bu4rGvCO%iWln#VIRjYc+`uwtAj_OVEOU}s z<_u<;gSc-e7JMkn90VddvEak~WzL8|nUkVq&PXM5QkBdZrDRUpBD z=CEHdP01Yg3+A!R$uCakAiUd_IqVm#sQbr)e`+A|J1EEs6K7GwQHP%y(iS!5>?!cX zT{IBI=s5i%NTA&0`25UUaaxzr6>Mg#8?g_)0%Xu6_f;I5A9xYRR#k{@eg1VE+q59M z?Or;@*E@}4`=3tX*g5w#9J|${YrA)+@*W@2wMpCG#j)qfmvHQTC)MebM)Y+p-@>t9 zKWg*(PpE$XTi?WSKqET)v>1ZRT*t-F)ZPo?i#L!vDfT15ru3P()OAX9pxjx}^bB(6 zM2mNj`$B}^rq~VRB=zsSSc!%atzSqj|0tfJ>wXnOP}7c`EDnuXVC}yik!hQT`HMWq zd5N!|9NAYv$v*xLs-lv891~MX23J!Yl6_%H_Hj&%sbpWcpX`fJvM(}F_W67V6~(fzF3Y}p zEc>Ea_SI+E*MMbTLzaCpEc+U~k~TYQ?gzHOsy>Ec+0S?|cUp&$2IpWnVj%eTgjl+OzEIz_PC+%f3!5`#Q7i>%y|H zE6cuaEc?2%?CZg@FNtMePnLbXSoZa1+1H0NA?Y2**BDB-!OmKH#|`GjZm^LMajOAO7^8H**EI)vM)`^zRP|G zmF_S5_&cZ+$UeL$-tV9?SoU4bcTl4p*@q@NjZw01tiS97gtWhd8ppD4ypnxcO7=kr zUN$;2$1D3L6p?+o{<4q1gBqn|AAbi0Jm`D}l~d0udJW!(~V~F??E!OT#BR7#u9%|iPw=KDWT<#@nOs+!WSR>fJ|f6lxeKG zGK~QsIG?N{kkN)IA<8sXOR;JWq^~W5>nK*uf%Kt@RfiSFs>2nlzEU84gksf^id9D` zR$W)I>Ii1l^_W#hD^?A-8B<@e>IRBcb0B>~#j3B?G*+@W)0m4{^*_lpW-_a8$E-S$ zS#^76)z`uo@5Se&>XX&~`QeKp{-&`IHjM>@FP2cIF$!PAdr~G?nZ~@~i*A3@SV(cE zF%`auCjJ@Wi=~uljKde5DY^RaMOY(j(^$;_R$W~9B5Y(uO=D&L#57h`na0TA<*@UH z#Li*%^80R8wnosRwT}Se7s>Kv$1lR<W(O})7^5A$ zxTJ__Y$=<@mZ6p%ytq8TGzMFsZ5mrMM!VKuM&AN+QK5iBz8@QX`f~u}UJ9fkg5si4>7^SR!?0@X(FHLw5!bJs3PBF?i_7;Gq|T2bircz#WLN z-98K+`Z9R9j=@7e1`pRWc<9gIVE}`N8yGwcWbiPE!9y~GhrtXUhA?;-%HUxbgNNY^ z9!4;DNMZ0Wk|k0qgNIQJ9?}>*q%(NPVDK=S!NV8^4`UfTWHNXd=MNsn2ZD!^3OwM` zRy&|RTY-lh1s*0`9z5hK@KDBIB9&o@RKg!TlvNTb3la(MNtx10BHhT~p_IQwDpQ<9 z%5%U2n&_0Tz(avQcqmlhVIqTvn-qAMq`<@ED}aY7Uhpur2zZ$04<7hy-3bajI8!1k zPG|5iqd4#Y*)0p;cm;G{@_%sjOrYV&t8T6c8Klb=Oo? zG6{YgMr(s#g)Pq{_?&RBncyxB;61HSXSdt~-wS6n@#x_A}JE8yW`&L|55(eyB!IF^nt?-kC z-hC^sMiQ!hD@YRlBlfK*udo^KTfq$WYWJ;x>%hilf%{g>*D5)Pr9K3hEfIMu3w&_p zfHZb0HMr7N77e|-3DqSTsCE;QG1L6w1Qux=C;)V0*1(?L*xCXy7W5UDZhL0_=I}f1 z&6PgVAPQg4*?c0!ZXtsiVX~Xc2%Ero_VkLhp+Ai{s`DkXkT6YRLfUns?=1 z2n}VjyXIYyRj+whc$c~I0RU;fR-nWJLJVxNfbanuCqX_qVqp?TwM|wqX^KKgQyC;R z^g3U{NGwcqpplH39v~KA;IoZn1xhSf(m*@9*@t;YmQl437-8>Q#5;uYzD2x4D0{|z zcL-&7%T?|WdL?(uU)~{<_AM&9L#VDIkwX>lzSU4tMu1b>$~7}+ z-dK(qwC~1p9J+Ls8_QiObm>2|v0R=19tQ1V27PS{=WAOy2YMg=t}UFeF=%CT`5PE? z;Kp)i!B4Htna#>OU@m`5heF$RBw0Re)5m4D^3*!)^I@)0xXAWugUixJHL@NvS+{cW zGLtQ(zQ_B=GFdoHirKxBnXI9-;7~uq_T_i)4DlMa|LMDTUfU=C|K>jVZhsfAn_avC zT5zy(@sbvd_oR%eT)bW_*yZoybr{@a`%X~2ZC%z>Y__yA6qi(Nwu}res|>}g z%a&7y;_}5AiYq8X@s)I0c(m;>{7TADTv-{4q2}6#VtggyY?54+4aL=zp%~GxG1Zl! z81bt1CdoCGE?Y~n+1h?=wvO^2YJvX4U@w~uWn)7a8ymve*bu?ShDbIxM6oVgmyHee z*w_%w#)kTAY-qs7hK6ixh+$(xBQ`d~va!L##)dfdA2wz~aT7KaH)TU{GmfNb&XF`N zIFbfGR^o)=x8g{e)*MOGh9ha(awJVWN75v4BuzVxq)FsRn)Vz?(}5#tI&vgUCyu1) z%#k!*IFhC-N78iTNE&R8>HHi?500cs;z*jF>_68T;nj>k(s7RWzDv~Di3XwG9ypc5Hi$v07`A5=(C^kDnMbbD^A}eNdBu!3nku(!j zBuxp}W3AsGaXvt!uz2&BFMDL=vnawZt+?VpR{10o?EitS<6X=Z8#7mI!d&s%*70}a z=bBVh#kH;D?H_4k6YRCE<4xyBn*Mz2__}#&Z-smnKMsGI9X?(du=Q;;@H=fpBsU2s z{@n~e0QJ;XOapf(()OP8;kx7sv#!1EN*2~@{1@RRKZyVSpYFKEfA7T4aX-&%wPVfz7+JVttU~kbnR2G&>W!ud zm$FTnfgjaJ7xUwFQTgU?k5hndU4#=@aRm*o@RLVIgLDxbWHj6)gM;KgW0Fz#`;x)< zp@l=n_VOry!FcBnJ5(UZsQ0xSB@I4tQT?E*IL4It13rHy95fA(seI^s6D7lrQ9Hx&Aqh5{&!*N=;!1%Y`OvSRQ-7rUrkAJI zGR9H+qnl9uF-@p^Y!cPa+)Xn%ehu|1t8ZBxvxm^VCXA&~JL=c!VyQFMg!iSs<$6sodMOk-Xz&eJq(6jkWC z+$w6(1Gr7Jp(nga#M0e2iyHJ?w}?7)hpoaz9o!~TD7RfaPv`Cw=V;(}i*|IQo#HV% zcaNA!t1=U7kR zjpwd5#1J-pTTciG4~H(GysP#3%bmD!hCoqee_ zlrNRM1~rv06}zAX{NQYDg}&d?)n)WmkI`2& zqp$kRRU0t+YRKp-hS66eMqjb)OZ71N@>;Fp*lW<3(N_~jUrpJU+Khdv&DodQf_avWc3YxbqKVP9%n_NB(NFExREsqNU8n#jJ?_UudTz`oRu>`U#$zSPd_OYOqG z)UNDH?Z&>;?(9p&Cf1HGHHm$xJ=vGqi@gTD*_YafeW`ufmwKJ4e5w7|mwG+>Qv0(n zbpZQPZ(v{QK=!2$Vqa=9`%(w{`%;Gl`cj7~U+OUBOC7F!sUwsxHRbZY)RBs-UN$Z; z)!&!OUV~xas(4SlKR7#zeW_OyxSi$`xQ!n>w}0j@!{3)WTKQ7PurGD2@}0z(yHU7B+_Wuh(WKFnB`@hIPUH;Z97hA6a_@}9?SHwT@o|G|^^~%dXb${!X zt2pbG;-6@u(?5cL1}p0o^G|0=WW}rHpNQ;r0`dI$r;LVU)(-i@FLyg%DCYAQiUsNm z#X|LkB0gxeciksftJcO4-XA~-hc0HTbGi{R_#HDyHZLiIODQ#!*=T8{hL$N#4K1tG z&|=x>nl}*qeNJ#>b2&dXvAj|fD+IDRpUCEl%;qXFo2$%h&c$r53bVPY%;u^wo2$-j z&SW-MgV|h7W^-O6eJy5lwVBP;VKx`aYGN3xiQ%j!MzER~$!cOStBFypCe~#&u^y|5 z(X1xcXEm__tBDO+O^jhRu@S3@v8*O~SWS#$HL)?PiA`8dY|3h4GgcFuvzpj~)x?&p zCbnWVu{E=~HmoMLWi>IL)x-o=6Wg(xn8<2kdsY)Wu$tJB)x=J$CU#~uu?wq-U0F@+ z#%f}Be>Jg(znX}*02a}YOBk?-zPJMF$J?TMEOy&@N3=|Ui44C~I8n#142i`pQ15+F zrzR?XAgcXhS{lms506n zX?3Na*0_RxTGOka)+(Z(*7nm+>sD|!V~P$jv;j?EgAWciA9)8;SJtpakE~F~Jc$C` ze2)-i!E9Q z1-WL4Z)%|WY_Ybg5#*XLmR!OO7KpJskh@v*48~0tiUsRskn1+Fc`9zZNmQtetG^Sk z{(|c+ihg^Mo27~FR8#9S6jfGgJ#Ry9t=8>1^zc@#uojYgwT924=|kEp7=krC*L8hR zxy;BDD6ZZXOV|jD9gW63k7CnbBca@jXutovjWGq;XZPdmQt@DKTyU3oH5j?WBHzFW zUlQjVTHDOOoZ^h}QSr@DR68ts!FY@xA+50$?H>{SUPD8Vi^jL2)uWrSc*UK7vwIJ6fSrIvFw4VJ(P#(7|A6GUW@*SFKc6t{|T0WbFKD26+ zk7Ju(uE*K7Lo1?l@#Wj$Y{IyDC~tp$B0AsU{1MO{_u)r6j9$?+FMZE+K%E;tj)O6M z*rA^2@9@>zP$%<59NHN-tpx6p)2I-wO&Iwl=-kJXac%yXOQ0uSSdHWKABUp;jF1&5 zpZVVXxN5FQh(NMf)ZU6aEEoHdarp{y2ph$~=`iPBT(nLsz7zG=i}z!2@doh?Ez^yn zUrVgMTScYT=*K3JwG8KO7a_1Rz%y_r3YYH@In$8r6=QG0xd+8(Vd(un{0K9W1LFMC zxcniJzXo?dD6+$m`$nWTN7I+Y$tJk&H*wzzB)^MF-y-=#WZsEZW@!s@kj&QBeTwVm zXwMwM{pM@y?n2>W?ZxIuwrI7FqVR4l_){c%v=%KehKICe2ud(s(@xP+J*T}`377w< zZEA+(l6Gqa-2FE#aUgQ@v}C%GtcW#e z+$Fz%9lbszL(U<0R{j`_b8pL(caZx?7A(f)AIm3eA$LxOG{n=~D{J+v-N>!iPk)KKZ_sm+(D{w}chzyhc75GUOx;dBJ_@;A`nD%=`6q=^>w^%6a`5 zy|h2*zcfX!FX@G?aKUf-P^@O-cRl%2)ciw#;$~EtWvq|GZPyu{%A>LM#`bMUb{a>^ z;)45)<71I~z^Gms$zJ?KI4(F~H1CZI4jS7Rpzu+n_Yo8xF?P*EKaUz;?LqEo}!j+)_#@od%Hm= z=yL7Fnz&$@mPZ14xi%&QgIJ+;+)9^guXIDQN~`=5?zdViPstkXj(aeqwc6zRG(Xy+ zNK{#`WfIHTpv|M)Em{sWwo#i}1+3#Pt;H8$#b>ogz$}X8Ao%^%>{gmRYWLh&yzZr~ z4fo188}0=eTFFKzH47SpW7FJJdy;BZf2*OB-zM&)g73xGC^0UGNa7h6#SN7FDptoJ znXS1gw?KOqO<9d}JA>wo?#t-P9y^In%AhJef1~=nHqtG7AEaZSxm0ppBdT-#TU65D z<-u{lA}Sf!pUw{YjOgSTq6asFfHa2fqdLPkQu&B|beEJ`barGs9a9VF?5MBln6{JJ z%rmKGerLM2Af4#K_EbKxIvsB+puSBSLG>rc)7dFUsATF-be#4fwLkrL8vZP?mWpPJ z5GtD^4$$r9i*wY<0x_79o5ewDVWDV4%`Fl^bkD_NCFPcgzPJuEq}`A2DfpKg!)vRp zf9vqpzt|7THnOwpGE5oSIm9Vk21h7#!y!(Q3f)ARA5_M@Oj(7Fi|Hs!)m7-`N+C}5 zl#xAJ8QJSABRh7Mw~g%e*vQ_HjqEYX$WE@yM#{(@t56w-IC+$jJNCM)nEH$bMPZWv)M(Vb|sOK-Z;r>))$!U8=2r$#waU*!q`UmpRJF z&aTU=-TIeZm!SbhqD``f+8%}W0JiN#vt ztse;H?SLbz+P{yY%P9On3jK&MwsyqN38&o$N)H-Pie~%_lvz#uTDnw_z@MO?Ap94x zv7Y?AG*5^AT|N1!*>Rrqyv&IidHJ5y^fdaPg2I&al)RL&L6@tUKRLf3BioaknUh^O z>CbAVWlcyM@3D^5bb6D z%*x0Qjh@u1Mg3u^1=$%{!}1FX(=#UwYZ)6itYE@~thBMInK{E!^RnrGqcJ&!jr>X* zggIT=C!*}Gs4iwwT7AT#SSrJl6x{LFlMV3Ryu8BP0^b^bZ-ukgt@V4^N_cI2&-vcMx7=#jzHx3|29|JIMt=T; zyvtM>n~|EHk(XkvaNjBgV>9#8b5rvQCVM*d?%$)or-!|8ee3w#sknuMapxDL=3v?b zUvay4#a@$}IiW~(#XIa-`jgY1yo~&e0{iImHV1aWzs;+EMEop0c5hO+z~MVVL3mEF zX~YDH&yCJVEhx;(h#gA>HZKDW;AQhF?`fE@EDnUTKwBy48KYARvkFoQCg*14qs%~A zenC3!h71fqnAw8D{FJl_>DFmj3GBCaT;o=$sDbE5>c&_Ejt1ps+bKGnR*;uvXNX^d zLQ8xLtJQSe80BE;c^P<*?JCYt?K_~T1l>O!uO{e{K|y{~kdiYolWq*rFeWXF?g8tg z-Ip>LH5de#X&#EvWm;b}xUyDz_SkS|9w*v%CWvZLUvn~U!fjJXlw?lGK_RNpBgikz zwQKk;d6bk33M$A=g&?u%{DQp9oH0}EOg7#QJRQ!Y6{<#YRptbgm$&*d3Je|@>X^kC zL1TK;Cgf$Lq-DqDW))KBDxidzr%%_o$Y;=82A*bLmFhgDbS5Aga0(ADJ-^TQnV9W;?zyV*+zEL!bX<{F;M^}iBM)7* z3sqTx)lbwa%y*i*Dc!lwYN?`nxFGBy5Md92C~F8H>>&{03<0Dw1W@^->@ncp$k{^x zVGjX>cL>N}2yu2rP>q>t;!rdIs%4K4ls!HW_V}D@?TmA|opD;QGfnMg>`XJ?Omip0 zuM?UsNOS5Jq&am9(wuq)X)Wvv3es9CLJa`3>+}GWb9;ND(WX7o)NgCqId66)9h$sqcg{V#ygXlk&!W)-VU&kG`!ukJnUCJHIJ%bT{8UjF2m4qz` zP34r(b|Y({%Ev)-s7i0^dBwyMJ;0));)xy>+9A=?v{|i$II3LED$5U*A@N~#T1V6g ztAXYcoAmP3Y2S2R^UVBOE##Lo+$&}6_=G`q=@#Q7YRT~{eKM7NGka#P#MdA~RKfDr zf_}i8`5(Ylki~zSc1~!=tCe5FHvb+n{9lW0u0fLktA{OmZ2QEY;TKDI{ePP>uF6_c zyuss7AksepSEZyu0~nPG=u$kuvT+9Fa1s0jc;&@U09XO|iBt|>Eem>w-4;-a1Cn!3Gw;}JeCS0==$t}I5DcUm zS-=c8W*SZVASLQ*5u`+V9wQ~x2tZ1}YmAgYdyx_{UZiAayhsUoOBIEtg}yjQi8`i` z5+*VLDG>?`KuTQXgOs?;MoP$9cmvPFh8aZIFoP%yW`M9^1`!U-0O`OCP(DZrIU8nx zuwe!WFU&y3MoL5wqM+196rgNG0m4QH_GvtM2WH`f1)r>xv|kXmRu96~>Ook;f#Pbf zGZ6N;h_J^+lr=68_PB^}#s$(D7bqY2gq%Gt5car0c*li|1D|Y)(1%SC`XGu1OQ}6r zQ1)O!*n=hb#2M#u`;60qogp~H)d&)ChF}q8c)F0W;gdx;b#3@$l@NTg2!c-*VZkSx za(dvvCzRO}4Z@yi5PmN(?2pJDIB>cMW}pH zBtdb1e^Pv6TtcD@Ns__%7q96yMCuL>C4UMMRTIbf!MGJr!+Q@_MZ>7p9wDOQYRj?~ zT9Y?gNu8!1d>|)RxCmVRFgZT5CUVc~v6t@;>OD9$UekOar~{!?y>%%lUkKS}E2y z^PlnO*pAmC?$;|%%9Xu5w)}>&WN|(lD+J0ffCNXlk-W6Ec4kPBZxEd<-yn>frff@Q zpmPS=oEKbJYPp|thA@CHxUe(~Kkot9xvk-WyIUFK9hi4(x#DtzZWg2fz+n zAGZZRRA(NTFYF-IC}7-5zLW8jG$mi9z>7yP9)(As7?7@E;SuzRY24EXkI)#3;1N{u z;t|yFUAVS>!FYsh;Ox0U#*0Vnj2Dj}Z|QcnmE6H2)G>ueXzl~h2PWSx@e zEp;7_#a7or*y=hFwz^J~rLKceS~^H)k%96-AIRBSItW`!2jSJyk+IPS5w;=@%2vcd zFzO(h)o5fa)M2HBIzZUUFbG>224M{YN}4?k5cV*Lu!ljEH4G5;nk2$O9Uz_Yfbu~d z$l2ooVUGudcRa{AsKcg6X}2lD3`7y?pwu2LD0{FVyr_dS&gEXz!Dk3{aE6csX9#sr zhNlY|8+BNOQ`bfvRtcdFiy+it5fOh%2(ID)J2I2R{llQ?v9klEn)B%!F z2WUneco`UVfVC*pL9e+&9az$gI#5Na{;0x0gP4+UhEWG9c~J*tyr=^?AJn1FIjDoO z0jPuOJE#M&=;hSiB6>Nhc=dAB@O_6Ms-bzXUT$gpDxwM*uU>9vym~qEMg0WS zF{PJdKL1uf0iKDi;)1YMTq0~0mncic1!1eWL^vugNN1u!`Kav3*(xpwTg3(8RdJEA zRdymso2As&W4Zzg9HU@Su8gNtxqT{z!l(sr29XN`IYfvch4{x{4oVbX|iyRXG^a~ zdvCDfX;38(Oje!>67|AkWaU_yA6q9ZMux=JZW5*}@tdf|EFombXc+mc#>(vYxG{r! z%98P6GA&k?3-zoT?5Wduut#&?06zE&g1bSq!wrQi$t6q0UI(v$Cn3=jM@7-~Rn2Ks z^9La+yc7mRFm^$M1r1O^x=44|W9ewp!5tgxvd)yS&XiQyGFG;%%2u$l6;-y1m8}{Z zt97%%!3D?)xkwXnfA|xQzlLCn{hI5qxD$#zMrXmXbS(1h0#+thyeu~H>7KnP zns^}VEMDwM&&W!h?0bviYgpge`Bw8=w6?j-_q4P4Momb~OE1ds?PBLsu#`!;S@^&$ zBRvJ56R9>FCyP(d{ccFgFEr%|1rzdY2Mk09BsQrzf$kI1R2ZRHAq#%)6M|a4(2LY! z>)RH>4+?{Uwr>E!(M-@1D_vHre`mm!gAt$UGp$<`f`=9>!B_ z<4yDlS3+0t0faPVMF1hHcmW}51OP&)bqokCw~GRV$an#vo$&%f>&_g4}mCa2q5es5aA2~q_a#x`FLxPv!N^q8_I(4LRn-SZ;efnv%{vyTSFA# zTS{$w3(Cf~Anf%{F=Cu?F1OD(E!Y|I)^IiQz;K4VHI(65LdJ%F7U9&jy){+|d21|! zyfqeKd24LS>4D>|L76?#Anb_-;m2U$cc6FWT8x-4+ad;{;2&HrmWak&g8>G@zZ$eM z@I^JwVw)QU`LH{YeLe9K`*T=Ss9m&FF;MbB*RhtqZ)7YOoFxx&GSt2{6Jcp-6AGzO z6oz5>+g|^%LE(z_Z2*OqY(w1$G++r9Klz3ek;FyeV^S5Py!nF3DFqq%1*0<3Q4i(L zJ5U!*DNzIlZ_{3!s(8NN*unh?yv6`Q%ShpQKEk7wwGmt{6@3&WnvU~$Ji`+_;c-B; z@01)J-WSfK?fFS_2Wyq=nr_U$oG*k&uAG@XuCDwcD1NNmfKOtY6v%&Lm=vV4M z5hV#c>q_UYRu{L{oDWj?&weluuKGXlv;4oqS3wf=T9nuSca)dK1TVYZ9l&sP&K2g5 zSA!P(bZ(pNT)r2@0M{a~Em?SMo!++{2P{~a)VJKa{a;3^KCS#02A&leM*wR32cl5> zG5jyVhPf8HQ6KU^oRaa`4?vM+x~Q2L5QM7v#Do+FDuI2xpc0TVz@G=@+Lry^4HE+V zPq5kAYB%tYgDBAqBTB1D2T?*?EB781+g-Ms$FRt7uI%fOr~G>Ry7wS$9aSBw0wc<+ zh|nvFFM$OWRD`l*gJLLeAbh6`CHDMVKvMxqpfVd!g7ASD4u5r88B)EGyC_6GbRi{X z_~SAgHPXW;a|NEg4Y`Q0As0~=O_?FSZ!0RayEFrW`6^uvHCcNT9H zno<}LOxUKq7*O$LKMV*CO&Bl>GbGE13JEH9ZxR(W5wb*R!r%pMn#h9CRSF!QqEi(` z;{=Z<4F7=)ck9X6EM3=XBWQ8YbovzPeJv@DK7YzeBIH<+zD+tjH68(qPXvty-62Ue zmJY!qqbM%&EWTjEmsHc~%cTdk(2i}9du}>?ZS|-|*Ke8}AEy~MXk1BG#n4r+2V6BM z;HvGD<2}|@*%qF3fe~HK^>_tMwCFZ+wv4sElKzX|N?!w%|NhQi*TCYnP)28qgTJ(w zn~z=Ra(*P|O=tOWSx{`Lx)z!Ulp=r!tWuM&DbW7}K;eZ7kXr#zfux$R|B19=Qd^)| z+S)Y;2OyB>^_Ppd7pg*?Q~-h64*&>YiYzuE-+8FM00AJvQNY0d?b`~A@Re&Q@zL7R zZ>6<^`I3ybw087`Y23|6Yp329(b`Gjz=ie(Yp4;RwL@sL)(+aMwIk!z+U<;2Ye(MF z+6myW)=nK$T07=A0FJ@!6{yE^k}GB3tnVVJp5w*orSvmf{P-R(y$Y z6km|eyo2&l=#jG(Ul6w93&N}TB4aD`MA*75C|kD$!FmGGteGNXDe_2dwGxD_R)VmG z!G1mv_ArRBhe4Dz3=sA(h;W7h(isLQAN?IUdl(?>VSw-s0~tquw<%J8ZHlySqUc4S z)E*-!dyF9LF_Qky8Rv5QjMIXhA^n}JkxtGT(%&h=vxJPTzgvV;*Vf;y64Ku-g7kNb zu=IDEa(dwC?KCFqV#uq<(2-9 zMa~=oReYEQtL(&%d^4=S)BDNW1yIJTza!_PzpHbO{!ZBd{hjJN`a5o?hKN#-w*HP{ z*55HkW=fa|a1*7ogBdy8%(nvjioCk6uU7}g1yXvCk`{R}NK~3CCx^B`klGLxtapLV zEOd+O!V^7p@b$k;kB#uuY0?z&Y@%%k>)5_?eM(*NuEbs{%#NCs%Y#M7@OG#!E5^#) zP^#2qXf!4DdxvYLt-y{21CqOih)ay?6&4nbu))xNeZnGT*(5Exn){2NwYrrOY`qoz z+z&1#KaoNP-`<zg4tsetxcJ2gE%0fqN#@q<0`_;mLnk9iIe9d;Mw7qJh?T2m%%Lx; znoCctJc+4VIz86!x!q@ox)GSh**G_MW@to$N0wbF3u9%O*o1cY>ycRno^X$>6pGkP zrzDL^?7t|dd&`|OY1##Lbg=S?GBw_=5f>g8PJ_{+2me3z-Udpp-gmR?yag< z?{6AQVwYM9D-lz#s`|ZG^{Q@t-@UhP;nzdC!I%DzXU?O|v?yKajYd>qovCv+FcFJkYnk77P~_x_q^b7uwaE^R?~u>buT|sfPUe zS67}|cl6U?b zspibP9x~x{Qtpu#Y=IZ-BRk}m7#7|)NdeS;5h29g04?Q79?|k2;XfJ>=*=5WLZC^m zH4oLcr$P2e!xHu-%(DOs71^dpLW#MAj|u*o=J1#yL!d`l>Pgg?hIBdV$tQhr)HB;I zAI&{59|gL6ZG4nXI-HN9#v8*&!KJh8lN41VNqFqjNuLdi-WoP}aiI2H;?V_7I?e-R5s6;EzB;z=3hUpN-ZS?O3PFA^4tE02ZR zGQ&c7nPH)Q()t-Gv?b1HVm9( zAq?C%4qvcV4$1oAN~Kf%^v7sa`P&r|zrXgegBKT4fEzrrQ~gh*%4em@Pk!v5?DNYBAan4mGSl9#j`Us7L^%M>^_u7 zMvX^Cjn{M_kq?-BSoq)?`YFzBSTP>Z>lAC@vhAD60QVIo(tc+BB9JzwGUAK$;;(!KnAw`j_>2r+fg!|U1E|s++x1Ol zQ2Dq8ADU~tgrzG$0I;Ju-w>>$nod}p#JAA5O?21z85UmaR0q|uaxbWbQw&h{b4mZ1 z&0F>tFw0p7J0LrCuwz0nG_ajVAkc}HBN@|!^fo%h^*oyG+3eVjIgUgl1G+|ScBqlz zNI)dcW`}fQv%^JVv(t;jW`}FBg8-4>T})^_zL>Sy;e%&rDja>XtjT40jdpp;ns6zs z31das1ry3Hm=bn@gt7}J47)(mpg^QNQys39T_B_v zK!033XygufC+b&5LfgWGwuLEa3liEECQMt9G;Kl3V@kNvwjiNxK_Y1jE(}xB6p4nW z$ds631Nm1Qh?F)EiG(S+3-j}YDY+6dC3ivg<1WaQc;T25E|e)r!qio!BspYCk|0x( zgfJydnKv*@33oy^PJ%~~I}XsPlq4cYk%oh!wcWut(Tp*>pUabz zuj?i*$UN)77wEgC9r%vC?*4g@=SIq7snA#=R>Y^|K7>6@l>^eSpP#85Ss$#Nw#K4A z!_04$yfZfMrWq`lKysxYLw*xrr9a+C*vrj?JRX_=xV%!Cv5?1(^AAl8ls$apa4yMWSJOwlB5c2rI zBaWHpm=6QUb7g$vcVfM+Uo%G#3cSY55v|@BHGo&^I;fYsmm9?%*_c*o3R%sL^#?Jg zq-GRW{Rd>bDuznm7b~A%rd^WV0OW^$@M~vZ$uILe*Uy*VJlfIa9a(J#gE*o;)G*~# zOB8?5+y}8^Jg*xu-|_Wkh00}w7+P8bKB!%jS}{pTzH|r643VJ!o3JH-I-M|pGE7^A zwz^PSKdmX=n5b+iCOFHf%XhEeI5>Iz)@iQwrbUu{<&0hN?(0>ow5CUTOfAmEsMS{g@zvdPCv-4UP7 zvQYpNx7|zo7svtw${x{6CS(Fi5@=iQZ#r9;Df+}?qv*~&8$}hqK$!2ETaZk6fyX_OuWdm>+k!;W7F-zasVUALO_6&t z#Rl@PHV`RoAQC$8=_~3k%+IyN+(9qMJzX{ONq0f+$qUzAxKQpX2~$_Or{s`(N`l-| z62d(-W!?b&Y#y&2jY92cBy_ZyEu^4KmT+RozeWd9rwj9JVwg?N0*CCx97k1~J%X20 z&Y9zQk(lFf<(cDb+3VyKN&#U>Cbn%^k_m~JHOOHnm)+Ebom_TPS3cASWRb@boz@QI zFt4?H{TU-|uqvJ%V`P>bOM$_IFMc1(&h8DKG>!{bfNm#){2V#kw^r6y+TXV@{6zKM zjtL@p3jJ1nH@8y#`L_k@2={Rm+z%d$jU&h48h7m25qK5C>iD@=f`x^ZBP*v-@#o*R z^CTQMfAGUJO8(2Y?i@pG%IY6Tu=<~V<@}4)>*r^`S()e8K}uHZl_Q^67k+w-6mjO= zc)K$5Va`yZO@1(DDBt;u+>BKUcyvtJ*nY1oN%=O&#y4T`4-c@*>SkiLfv8`(arf#T z5$2bHPI@%1>;(_rwL<4OZ2<8&yc?8QBq>?O}ekn7O{G{w>b-N=ReZs!Q1ErFG;rIh8CH#RG34g$q#~*Cj!wL$4 zHadBPo`3}LID;h!K+TpQID(PVW&q(Dq33R9bt=@dP(6@A?T}%4r3i#NQTnq4%>VN& zw|YHQeb4!$@5dRm^VR?QV+Tjy53KzeIg9o0d}O}*rx_RFr{waNaJhHB`o7@O$}n0v z6IFlg)%l2uo5gG>eRgK`NAW7}VBOE63%jQByMomy#P%Nf|0oJ;QP>FW&;A=e;xD|l z@;y&f!};p=&XFhTPi?#p0r-c@&FYO)+?({B*cCOPALVlOosxllTF81{vYOQw=d0g5 zzh=ED#$|0QM%5sz&;wQaB6S^B znUST)nfG{o>`gMiGEZ_6snpDwTQLvW?d0*K95h@Zy#ULC5A=2$JE_ARitRVjFTy2vrg$gc=zp z1XZeILP#e}2p0(x(u;%%;aZR;37s>P@Wm`gL?>sM5TRJ+j9i!HHQMDV6T+o1A$%yM z6G$kXU_$8xQ$i<@P&&bcp%X|NI)RjDL&25O2_%$GAd%1sT&N9&2{H%%Rpx+{G6y6Q ztd9$^p~znvdyr7Xj)Wq1B&02%k=hm{v@J|%TbPozAfatx!n6fR(-x#WYJ@9o3liEE zB$Bq^!cZekky&Vp#D*z0kbkv-NNEF+(2+}O4Y}=0*E3-mT$BN*i_dkq^XK9G7%Irq2gIZ7Wk&qSboffE8h`r_<+uMMe*6BQ`XYb(8ToA&Kdr4ao_gx)!E9^Pk^aaKQa%pkcxfqPs@w`#cbu9 zj#l4&zIr=|!l$BI>dF6Awero?uSVdHc`%mhD}f6h@vD4=pRZQt+TeMgd`qCr?pMBN z{>Z|&FAPqHE!clfzZ6#Qo;rpzwT7HvJ$SG z30Iyyy;A+!Q)f<}?p{YQhU#~p537%#uZQ8WMf1OU^*aLoJ?cViVST)SfL$6^D37|ZWjX4CDhYK#4S#as@jx(+x(GqCK3=#;sEb}C z)CJcn>e-+syrN|zMgu3A3LAM@}j)}`86519f zv@J|YTaeJUFk#w)q-hIM9(BQ$wgm}o3ld3NaABy6rpP@sMdHB}8_2)fK%}&RNa)Zc zb#WKw=UQU!pckYrt{SO}yC8Mpg|q75LajQIFm=_cBRRC{NP<=!Nr+WPQ|1kfRR?*> z5s^@ih(tJuTdbukU@m5iSq@{3Huw#=jH4^0F6Jz$2Qmez z(8#(zzv^brGGP1S@?y> zg#!FF=6$?UaRD2?kj?m`Y{om_*p~Xq`?47)QW?LC!81GaufSU$7?T^P@YmIm=1t@r z^$2KxX+T>ipN}M8Uo;IVYNL%!BVG?9U z<4MzCA+>LKo3f4QSREWJ6!2+bAubYFs22$=#I?Xe0g@IL^2IDHBwq9}JFXupOvL9> zXoZAAD<%|LF(uFn35%$ZG^-s_9y-L8A}S;lQ6Z5aDqJW!WP;#{e-%6-rQit(hwGVk z&<7WS6y-0K+(;;ZK|%ox5`uaGWF8^KFB4Ma1TjbvNvGsS+9|mqH=L3i0>vu1MVwq! zB{v4YBb%t=@lL1LrYQ0+oRS;&NtE2YNR-^T@|4`R%qY2enF;5``X-zg9%sQYa*p}F2)edj!srZ3c>i(Lrq9%<3i{%a`~Ep7X~3+pys z*Gv5Ak5nq}K{#pXaG^N<=ZGcz;h+Z1@+UtUbW->DDZk$THfoWWZ4$Aab_)e|(e=|C^O-e35@QGe5u!{DvH*@>8>P z=KsZ4gF#I+(Z4QWZ=e5G{_WSk6P`AR88$<WXL z_s-3ex15hfbG|+w6?s~e;gdh6{_Dkh>1ldEg?QO9_Qw(gmVJ->h6isBP5aRoiwd)k zDC*}@KM^tI`CB%fTZNw~+PkUPGJ|k{-=;uHEdPf8wYQ%ecclNK}zJ+CsD#>hASeK{TMqEBb+~wg(0J-TJI=mz5O;yHe zwFFP%H-abSFYzQ2d4<>`rwOx97s^1@JW9eiSg7Vva;SNf1T~M65Y3~ejN69MJR(m! z8VLpNNTi0LZgP;J%Xwk&B$5tKBK=zMB*y%k4^N_vPD-IuAzZAs5wa-j5&^X%(dMra z&|!n*`isx6*nm3%F+V#~IR*@OfBwkPw^SmeaP9z;&snhfzJO3rYkjBGf`c{ceV5jQ zH-OaqEy&2(nNRTFsQ_=`kez9-J0?nFA+waefl9wW;n*&LCyyYPnFmF>K)BA{_NI9P zMg%zN!mEoc`EGV+9x1B>83{l_%1JwDOi-iD- z+^dyiA--zP_DY%Wlx(PxvAsh2IV^;9;x>wl1Pkd!f`xD`3yLcLOteQI3lY5eN;b;d z^oBZo0{tQhI&xWFCr~FqKmqinYA7UBtHy+C)tC~k8WO59Wx^ONku;zaDGv_eO5qR^ zs$N4PQLo`b)oV;py~e+)UPDUNYe+ct8q-d_h6{m1^4Gk*uF}ZSRT>Ft7qpMsE+n*F zOlZ59l6E1X?P9{T3rW*1q&!0`uC!f9XuFU|+Jy^ah}9I)gr;alWr~gEUu`T>+E^sC zu{6ZG3-fa=F?Y}l8e&~FLL7HNLo6>`ci}?ekR(i9g+r1dFnM=_ON_NGjIs4o_-AD&;a z0q(z__0LrP^ad1LJZz0M|GURdRet~*&MMV&Y6txrxcThN9sYX=$dM&Z!&I3N1*s#K z{dG^OS|-h5`pDn#FbmlugXe2Bcs`Jd?2R^qmO}ijib-igAv}5rS}aurE~MkhDS0$e zSphb#A83qlvxGbd*h-0LNL2Gvz$l}q5&@VxlQQQqhbmbZ1_%W?t$Hd5Ajbd`XlMcw zq%5yMHO?3+z{Q0;V~J5uVF7oL4ARu4@fc4%#n;Y3GE_MXl5t&od3XPSv4XgIxtIpH zNFbSBB#;c(0?BlJd!PW^P|{=}n9K4Yn9Eb_j7vc-_%@1MkWl2pgd!KF1i2ug$c2fA z?+&NX1ow70jA;ifaPgoHanPD*Ymm^^FrlqsN?L=2wuTAQ8YB%4L(0QpxKbR3gyJwH z5*&sLgTpjsv^vNmieesd82>5`LrNQqM1sTIh531c!(7RmU@s5n!xV=&%%f>IjA+gp z7~eEF%oj@d-ViDxT9JefN`+zy2cbYbF>YOpZACc5Q2_J$;KT93-u}Vmy{o8)d}6x4 zONZ9b_{BhjVp-X`1upBIT zQ(`Jz$wYn?Au8&OtoPW%MN|;04p9ki`{E6Ld@*bA15V8-wF*prF3UqyE>95^F24d1 z6>;LDEe1xjh0Zv*Ld}*W%vOYhD__Pf27f{j6@&^=(7z-KY7hneVTHP>zwpsh3kzX- zd+#sLu>Aj&^1tPkU&lRWXTAYC@2Lu`4Du1XVyS;e7DyER_$ynrRk8>dDKB0_)kj$B z!Lig=E^0Ef%jl*KpKH0nm6?ipWnYQ}S)TLojv_S932L{b2F%+41^i?b4i5wZr^e7p zbP~WeqIDp~aXJ)SOi{ssFIrcz0u>xMrBlJtYc0)oi?IRRu zFrV3&`bMHaj(ek5L(;i>A?@6~9smVmOuzZ`YG|XAG#HvO z@oMfaH9JbNxzq;0!RAtR5z~H)ue`K(<-2efh+=}vZ#V*Q`Qw$!k?P57)$RE+h&tIu z^vm{q^&iaa-1yK+zq#^6ts0-Ieqes~Yc*cxkMk#=$4{ao$KJM(3MKOgmCE{=@W_!P zM`xdY+@2iA2UUM~wsK@}dh6KW^l8L$LCBb|364bJ?9s=oF9%^b`we<)sfsA2cTXSP zIYW?<><;YPt;EjPQLF0h(;QPPh4#btG5FFO+E5ItyUVx+LsoN zEu1{r#)gHtlTSPyEv!HD-py}$;r)Z^M}q1*gNtGHaxnXK-qU}xioOW0Jyrepf+J6e zZFv5%+9#^-yH?!`o_eDCqp!|ae{XiD`t?6ly^ZTy_3b}Yy&u?}wV!9#{K#7>k5`Xg ztA5A)rKtME4jyo<`re)DHT?O;9fapRR{h=Y-9eC1T&+jdz4_|5>{S2D>P~eZadfU# z4}z!WY%CvX@IS`wUaB73IZ{Q4o1)uYs(w8K^gOA*p0n>FKmPbzEAPHh4d$ya%^&%| z(I;1`dk4+x6Tw|{hkeMOKZvBwESmut3&JX}ryYr4}IBmJe=;1A~nz{g*L z4W1}lbgW3cR!%UD38Zj0B zX60GLU}SmsvH8csC!T099;5sKaWOSq{qN$OuIjVcQ&Rn*kIn0?5B+SVQvH8Fn!3w>SmCJwmrvncpPH}!-|51?R0$Ys z^71v59+|f;o`QgX6Su;)W&eeKTyE9ltr)@o7t^Jm#=R~{^;2)DK346r+TWjGausOZ_33#15iFd|saa10Um^v5C6+BkAHV zRD#w1nea^Y&!zMKuo66r2mR4UiP3+cqD`8AY~iKa+mye2j?epl|%@n^vgqeB%%F&H~W_cJpT0!Ty!Y7OY+>?fX%ILN2>`i74MWPr&<4 zwa`gaN(0+~oegeB9bc=5->N??wANOc&)a0SH30xRWj^GA;~Bm(Uljf+e_ByEI{c0+ ztJ8;zO$!i4QHV#fMgT zh4G=~i&>riTc|osoeKtXkj3vVi!=NBjlDZ~AD5>dAGj1ijqjnz7YW7hOsGzuDbeX8 zp*npgj7}d(LynO0kUXwbr;mi{^pQxAJT6qh&x8pYr0RWSIQ2f$&i;c7!SV8!x_%^7 z*N=qi`jL><(2qsf2ol;FCbTt7No$bM)-YjOgQRH-w1;k}!1@$4d@9 zJ|w}tOp=hjOqw!pVD>U0Pdge3?Pw%Y6C31_bB0HSaXuJbKax(@kF?YEW0p7{TAJA~ z;fZEB&Fx+$jCCg!P{nhnb=#LHY5WVfmx0-d-kK_WFhj`qWbZH;aH; zr#H5iyHM<&U+llP`i`Lgdzv8{NvCSpFi`|;xo*C=E>^2PHk29gX&k$ACvIs zz-yDIagV=Tp8d4l!-qm}jOzC7%!Ar)t5e&e;PeZOM#wGRs<{s{};^ZJ4xPvJVv zDd%BqP)eZi1He-o(B~oSYLaFanNxDg=b}nqtb^AZ?^U93PB&*wg^*K#BB0PAKoO7t zi;8Z%!lF_L6a`GCfFf2a^NMDhgTqfKv7k}#rBV9gB^+qPW2S*dE^m01vVfD2!45Pc zoq$GMB%o0*63~e2{9bszm<5f*pOQ9k9M>5TN!3#(F1gF{K%~o45Q$5HT?CT?yO2=W z#e~8xrUZ5&p|Fby1G|tkunQ>SXv00ych_y`vQC*?2U zBog@@+mGO+i4-Kb(7;bs3rmiHo$5d=IS(05a;6wKiKK&*NWT_1iCOUGgOg~Z6IU3Y z5I0sW42`^*FG#6Fh>0612~O3?dY}M+uT)8sI>c6yV6N@_0|p@>Y45r>i_JWi`Z0>MDf$a zM?$p|NXVN45b2vDp>N8B;t{6gosrOYX2QHPlIER}^3*`M(iR}0EkGjqj<_&tAWcz= zqA99@m|`3GSKEk`wh@U$4dgD&&l5F}E8#lqE~wgZ7hI2d;d%)dss@sTsjF%r$)OrZ z5?r?>A!;B^nKv+MAmr&VMM66oiPZRq8kGynPd|-?1U`cH9E-op>)%4m;18_-e5}6h|BI&RrvvX>EWR?NSv}`TXR%YO3$^hc4 zC?8B;`EWFpybJmOTGIRI>D?Q=KqEOn|LO-YA5T@D9EK5HM~%UmWz~N?13Xw&tE^-o zc4Ru^S7s`YpP8NYs{9(O_!+;I&G>EnCRO7LtWojq@%#2MzXUQlJM$m&-(tj>Th=q0 z5C@t4ilqSTVa>Qg)ba+#r7Xmyeh)xS9~PVGHB^1HtL?#ewMnmM2Iv%R8xYF^{wIda ztMQ%qrQD}+_mfkkrW7y8nc$_Bu(aDUb6a=0cklX@y?uMx9c-&bd*j=;z?M`gi>~0^rAW>EMRSYn^h|eR-tRco14;?B z(ig4beRx{}r?kb%-%`)vvKyH5!MtMgvC~1m+(^{y!-Dkbik=$-w)Y9c0pxeD-%^yK z9i4SrR$inWh!(@F#{(CCN5!zhWUo+?A#pkLzRRYqlPa&@a%6!!)*{Wq!V2{ zE)re5UL?ABTuUdsN8ZagaNry2P{3_53^J+$jIAsycUfMektgI9Lq<6*6Uu3s5>AVR za#|(~r$y3mTBJNp1g@0RBB7iXiGL6{59O@o>(#71}Y_P8oWr{G;rmSAX{eKG3(h?%f z9maRmru_=Yv=P;g+3%MPz4oMjCKr0`spL8pdJXwzEJFq3RvUg&ODs1eA%V#pKSSm?S2?l(N0gsHe3EMQZ@kq;+5ObVf`x^J+R?cWR^NGQp?c%g z>FPTUR^GcX`_15alTIh@jxKa2qd~ke>NVo6+xtOdrr(XX+MQa^Y|M;$XX9~i)Y%+1 z;_Y#JG>ONP_GEh;%zbcf^vY=O#i;qg;-e-{pjwE;MA!gSH>S5pV{hf z;Pt}gcHHZC;@-{#&sq+a2Q!oYuy>(7h$ovdljE&kXYSzMiG%&)!PVQr_XKlDojiST zFW%p~60G3zp1XV|DZG^_z02zl22mJ>&jhaque=18J-p=c8MH|{uDdlD==%@&*m!w} z-Z`W&zOXCJE2|=n=g8R@_o8^zALF|g=iA=Mmr6ejN4>3HdlJ=}b6A1y+&*!2 z_h9#U;IbD@cA)uEXD+HOp3sb$3EyRVV-hv>Z#?RadlQV3?OqVx$2Se{-jH_oYvZ`v zp0p#^Fl`qG_F`CXpk3@rX+CZc4?8s(!cl8x+#U{U5gHgEh3-V3_HnP?T7RS0oin9T zt9?B9-tRrM%HrzOD$VItmZn!}p~~?Y^kHXvH12P1v}`ZB&b0-Nxj?%;==M7CoRlBe zEV(!lv>M(_SQ`vD0XNsy&`0RsT8p!FxV?jJsfS%7Nig}_-5Q3e&g5JHhHcbDR|LgB zlsD&~s5KfzgQC``7Yzzz+d+{CwJ`42I>WfTdX_WTeR?yd@$JJ_J@mglhJM`Hn0Qjk z4GUAGLW;Q*uBquOBPKNBuyd}xvC$jEz3$mD{;Y0J&N1DC@KAYKTER^j5v!SMDe2)p zL?h(qW~VLHiu!CRav$2CNWoHM`)uRFP^8`3_P95WN1L0&c+wkg#r)nJ8+dNen&B+s za=`@!5`_)JpGe+V+u$U*6m-2n(O9=T})D4h4{U6b%A7= z#8_iCNAm0?c{U&1jyvnU4P9aCGHWlkFZ5R9PQTOXZLDJ8MOL6x-of2F zxAxO++3zOjv+@WyPRau1u1Hn#}t<7ladwL#~T;$p5wiPtvlCm-?@J9 z;j?#c-v!ioac&1I%DvmyuO3G#-(lL5%QFz2y^TqHu`}5mt_lq3&AohZ2fvj+Cr^{a z&7=2t(s2CBm4n+iFN1>b9_$^*!w+u8H?QBaqcB=78ii4-coar0I|?C9FDzm0(ZA=7 zL`Bv{l6)>no?lJU8(#XkReUrBC0)Q8uCt0m;#yE+4@8;)AT;d6gYjw*ExYx8bKKb; zY}IS)iJXf%Gx65uxW5ylgEzNFonC6V>ZpXY+uYXg6g3U-8Fgf;4BO*%h|Bs~xR#9c z@m4=(>1sS2VwB8wDcK$NfcCn1-`_V!>xu>nM;D==5#6J9!abw;HO z?%aoX+1MVg;uA%2yW1TFb5;_yw|DBnhk|B{!)y1(E4v@w2Ts0m{Z_%8O%=SRY_~6rTDf(*J-L5#@5SAEtI?^;vV2&r+G6toYDLSn2dPzSJwUDIgS=KDcG9H&_96rRj5_o^Hz24j2^6p$xqhM(2 zJjo$6jt@)=53kq-K8IIoPJoo+mD+LgoAK(fJsI_Pg8Fg}ur>v-dTW+L>cBU{Z7gZy zNpH)7>;&rjr3FyD@GjB|9KdVs@uU@4`BRO0MWr&c4NT$f%(EhphZ**KEu_TcmtPwX zjYKl3Uc9+s`nHDJ#A2j?o5L->SONTQG$O)pRz&N1irX++X{a}W=KihdTqI?&>Shzk=mYY;S=>1=XOtAK5^y5)f3=hHY?aY z5nMhIT)|g35n#DXhH5R$5f_84YvJP5!HPP^XWCt&i>>X6d^iYFtTbHOgSoO2`{fGD z<J^yaxSQSHEdb9-yqz_nyqj@Uyz3TxpHU}N`}$eS}<2$ zW;>yzhIB(p!vJw`w%q}>1Bu4!hVhb9Lf9(u<3wT(Wu0!vY5L0=5$7v1cFSo24jPc0vP+-aMozbOdUeYMHXwj$rCmXlzM@nG{}o^eaI?UyX! zUesX@RN3BIT_ptPU%+re@s>A^1$buIN44dt!ya`KPSAx| zm451Nv{wh(Q_+kC0U`^4OxxWdyD|OkN-D|MGju2lm$EM^`UW>`Q-U@Mn^w?r27ubg zn>m^lHsrH26Qkkc$iVW@X;Qj9VDMht+vsj>;!DOoRj7csd-^fth=Fy^92 z-YvyA-J3Yk8a6_TU^8802=W=3m6`$;@ON#pwiU-gJlOLKwN z;_l|f4L7Y_=YS@FBS5m6xy{cli+nunZy-=!%(t*P?H%;k$sjV?Gk&CGP=&IlDI|95 zb{Y$l!vG6I7h~VQhM}<8S&uLE+9N01iwX;*dto*9K*A2KP$Rks*H%FVW>lLK)>nbk zJ8`?e5e1M51^ibvXEl-Qc0zC-2z;E3I$IN^oZzfVIftv`(PZ-?h(DpkVXX7!<^4Mc zw_mxkZ;2;}Vxuz@!ic|HEyD+y2J%sb953p%VD7D^sNM*e(}aRHp#7LmCb`>&o1g+}HMo z^yURDi%y4bKV`at-Wsq=p;^ZpY;8AfSM9uAjl1K{s6Xj z`^hdNIs?ybP7=)*r!bxtU=1z?Tm6kCGXgk8hU0V5+}&n_I+M9=45tqse_F1Ozfk*j zA2vpfD7!4#^|KL9Uq2f#Pl!g}u25t=Lgyo3;}LY#hn3pC&DN1_C02)c5(Uu6O;q-$ zRXp@Yr8)@~X`fmdx>}EV3hOU!Vlo(vn99uHL%%FR33htG7K7>G&w%U%GBxxyuwFr; zVDznRLTS_A7(izqWHf#$-NEtW0aaSpuLP=Uu(TwC5>DB%EI+ql8FQ;=ts!<10#RSw z(KdpiB=XLTzr(8N3mb8&hBPsKIpU&9NWVmXBC>_N9b!lS*q;=X=ufQFs3j|9ey!(# z*P+nuudQ)m_2f>z(7X)DVRI>HHdX0Fg;;;MHRuhYTI_X2CDdJ2$U>D+C+yUD1(gu{ zMh#J&brG)ZZ5aBVA8hf)L7fWDi_nFS;t7^g9sR0`i=DzQsH0MM73>${c>o$3W5iv( zefRQ>z2mj{S}klenqgzP27^yjkM>SR&4DpDu0{dAzvFEqtPsP&??Hjk){B12{$O-MJOO`(*zhxNmjB9GAvs#=nI1 z-V+QlE~uo>a5EXtS0UJi!UmW)^^P*v(>3(xiEuKCE)134rd`5IO7*8CZG1c8>+xW7 z((RAIy99w173q&Ca?O*}w$s~;tP!cOOn+wAoeP}MgWd%Y>LCmXHQR?y8?Uf;2l^b> ze$#`wD&~c(<$|1w?d4o)!1|`MszYQ2PHrsJus5OszCpfe$E{J|=gVc_<^atG8iI8j zJyu#|=XY@hdT-e8gAt3jb|fci*nUZCpmPR3L%G++7yDgUOwY9kSnPc=?w8otDJqvX zW}Dt{R4G?dz?1TIcvDqanU&rRVDMsoJ$(N-zJ}9V>3ftH*|tPX6t=4@l{*K^lH3Dm z(-^>DEG%;=fKlvxw0x*D0ISqOaR!LvZM^CbJhU@+<#=!zyz#Oqn(%w zFPh-@C+Cr@$823FFxZNQjBJBs&7LxONcJBwAc=1Pkg8E z;l^`DRzdSB0*-?QmC>kp2Isqnmc^tDbK>N&NUl=GlDffGNx1MG`41Q zqcFC;vPq2kJMl=dQO+-MMD(e zhJ@E`yZ24p=jyGH<_ooy-@YY-sAwny2NaLg{>Gy1v*HRI%AU<8KRZ>kTdNW3HWca( zplQXx>0aO81xoIZo`cNF(FiKwmFO3y z@r|=Ue4GfA&QgM3>FwrP={RV;BgQcq%!U@N(Qy%|!RmeufA5?lNlZL6IsZH#Q7cZe z*(yp3I+2<-BZ5jw^{3t}T7$(ufd(+^3G$|Qo|v93d{LT6-L@ENfWDI|PDn_HrRSXM z6#94J%Nw{|k9@c-syV%L9co$eG2Y+3w`bLyA=WzffvUo`HlY!rB!Oo~9B+=gz&2am zEh_r^u;0W%y@5qr7t)Oh6@B<<;JqH^%NJ_D*!j>7TWk0cTvIM?0)86jxm0F)Mx=gV zTe%w6tSSfwAF<0>hfmN#any^JYz>$Q+FjA&+Aa!3S;JT0I56D%!>emK#6%{yP3MRb>3w?+eH>@W(yBx#Z~=IydZ$+Cz{^SvkY|5aejI9afQuQ-E>5 z&mt&~DWuz-&Ne&>pwy0m=%5D~$BP&!09&x{wj%pQqSUff4{A_A@LS<)CNi=y@K++V zM~H>GW60Q4S5H+HW3U@Kz@>P?sE7P?Jua<9+tn%J8E~$~U*!90i4)2$2O1e;g zbmir{@%2039beToc+PmU$2Nn7bH|^-!rUFMGVx-vT>yJLxNcvCyZg1>8~b}{4|Y!t z)GARoHe({)&Q^IMjXjre zPb0^}rZdt(v>G|yRM_MVU^@JF*3JTP7Wn$N6|JJlWQ~(cs2m43Zr^%Q|G{1!BfY{! zSu{cjz$k!_8uiv-mT;}5SVn6d@wRO;`31B)TZ64u%Ow3R;;pm2rc7f{7{T(M3u9Xh zz;*#J`j4_&(wlZgYDbYQzib9{O=kH`Wv17n)DM)0ECX#3(HiArWZWFp>lwNntHsoH zN%f$vP~OJ8Dj@C9XdBnYW}2J3Rp@Rv&Cu z8p+n1uqAruL2qr+?w$az&3R<6I+Ob(|O$p$K^po8 zZ*Eb4VVQO($$1O2q6N?_tde3ghNJKpN+y0ww>S@hdojj>Xvty3cCGF{14NXWk*Ung zjP%P?V94heV5r&vZv^o1*<$n79&q4q$J^sA?}t9Fu*LerWKP0&2t(RPBT=0Uh$*#0 z=@x0AxC84A1?zOOQsCzn5P|VEx>|^E@AgMrKg=H^QPNDQpq@@&yHzJ@S-go(_qXcg z3Njs>Ef*6}@(mSRiisn})CK$n0j6>qW;+b02~7T2RyoQ+Y!h$-cAc43#=zE^?n>5z zCz-F>rx%6Ul%i^5eiOk4Nr9Dg1;3Mi!n<#51DlLscX$q_wVS&qZeBkQ{N-gcGeEA_ zj3_KKwnbsxfuT}EVOUqnpl&^>sR;LTMXVP`tF)O}(2;z0N6=(M$DMZPTo1|xZ`4`_ zm#(1W77`pEQLuy)>`;k_Floa$d&Nm{eF6fT*R?r=2?5N&2 zzq50QX@V6ZZbB^I5Ghp--^wUexFJ#vE&_Rt4omi`qJK9g4pur?o2ydLtA|w9u9d+C zUlHuFdaw;G*h5siICmFLV*#vyktTK0uC~W;U&X9-2|NSZrJ{9H*FYI#R+(meGz!*u z4EU%KQn%^agDG3!X6H>ZTMmUry8{DxVv{VdWQ0T(O__HUKSy}slO@D-{JfU_4@M^G zO~5MJVs#!x;FN>@WCDL*RiOoO>e5Fh*f{`ZH%vBU*q#Auv1J9{xTuzXTw7AJ+6mCh z-lpXg8FlIQcmy9$EYJ96uwmM5C3ADgv-xSvvzjTk>w`!~{IiKIfeEbR;@}xi@esqTolbfY z`YF5>oSAy@;H7k;-kqy zC2n&ec-c*+jFiv{2r@s7WP3 z3`$}ctZr^jwnp#(AovO_{}DICj1Vv;QGJCPxE6g1TJ<1msg@$;yTD*4M&eU7Y{7(4 zp%m;=Dykt}}WI~fzJeMc#dBcc>YN5x34a%UZ?>d4 za}TbOR!{5`s%RkgG3!Yr_5{N>eS2C2OPKK`l^Yvnmbtk<7=3>ZHxt^9#jHN5l-hG|+51vPLPH z<9xE{i|Y#`ufUFr!eVJ5b)ab5<^Um`;4IyOUd|fL441zk_Ax)ahfEDf;fCE}s}r0} z#-auFvT3F>5w2UlY-GlnaCXKR}-oY;TLh)*IQ!IDH* z4W&Eha~O|CV(kX5af73{f{qc_jpDB}lz;IST%RC0jQOe$w?ar&Sz}%34lKM4-L7aq z9DTl#rcS(RZOdF( zptK%wwUjQ}o&l~Q7;sA}ow#U%X>VYIFjiFKkf?kSATp#gB3B3f{@8GIxW}b#Ss;ce zj{5-CQUov}wQEDj6_rW{%b37UdGX;*47cg*0K#fQYy1`@}K)GOIiWFws zIhrk$esl8$-&UjO<#&HMXBrJZk?e-`lz6n~V}4-|cgNpyrCaaVX;-sB-_t* zFsp^%8|@O!uT9mVL06f00M_;=2-l6tl+h6rFDq2l=qPuU(OqkKFtgSg6o&n&*>!hL zB?^YW7ZeBzq1@_RTu+CaVj2N-5Do}aH=sn1F35)iM!@&xi13WX%EE#A30nPa6pQh> z{@HUyQ5KkQM?(HrI)^|ZK(&HesQaMhyMqGB1m9lWf~-b8qXqV#x}+nzC8B_PT=`9v zH>RANnrj_0Q8&C-<8>^ro@CFI=s+=Ri!WN#2{)FZ}c|+s3aRJjxrZ?~5^7OVM3%ayFQ&nygZfq167YvS)iaI)oUTeV2 zHEbv3G-p$(RUHDmVPT*eIBhlb3hW2Z{Z78OUFXmG@kRt z`Sw-vrSdMcPIWQBIFowgqzhBoMO~M!pj`$HmN+rSYoG^obj`-*5Dd398pd=C*xW$n z-Wct6@*e$*&BVlh*-EwLqM(p!%*51SJzZ3#l;kf?H8U)ly&4U&N6`Q|T}B4QL3fY; zAgR^jKIpH*^$epKh-7mEOc+ZR&@M%LLi({ePVB=_mQZ2hNWLhmj3;5Lh8taG%{1eS z8^oFH(NoG>QuD>O%MPm~4@oec?xLZ@Nj8W$!vNST=}6M0@O~(9iH@xHsutK?33D`NnbE*vlXv!0NsytYbr(zfg*BJ#t`QCmiR#m50IjSab8~HtBSIES z@yYT-Ma!}qTH?tCUB;FAKf>w2Dvm7gEUjV3vA67dcajn8Nd-V|Ogtw!b0q~5Ghas~ zWuli5@uXr;-Ufk%G5f6=jUg=<#z$$Fr|9=(zIX(5+rU*hqjp&}T^)3t#1j@7MAe(j z61qv&^3l$CqNLT^z>q{Ww)-rMIWbp|u_tEBJq*`2yXGKlMgZ6BI6<qT#47z50@Oc|WcshwN$ zt>jI#tEpmnNq@mdj83{j0~@3FOaPzVRRsqr?yEupptV(IljwTP+ulcM zL@L}1@Sz*p4#5=HD;Vg9-&lql2(kS_YAPhnhPq}0igq*fx$sdYsNM*kqeJL#E_nDn zU#KHFJ0Pf&U`GI(o4M@=_=jKdS~`?ac_qDnG9PJs%dOdXZ3y{6tp_@hyHWodujt z$7eJUE#ps?nertNZPe@{Y!Do#N^JQWt+w_6m70wQs08~uYk~hOQ3K}E3i-8(PBk@B#5 z{<`TYi_KbKwqbZ{t5-)RkI3*;cr*lThUii)i1$P23cbLJT%BP6E70sWmJD!86g_=k z`QT?~hYWWR*k#NF2~D7i6v{jEtpr+ZW#Sci1GTh{J`{5S?Hy9Y>Ss0}?p$tAkeNNr1OH`FY zSg6xLtyZ{wvz^UPW1nm>q>tNCvV|MN84zZnY?c+g*#c={ygCMYV9;`!sgwRrx3cPklax;OALB|6+>mUYfK*~-0a z-fxPE^@oOfV+)6#5y3ctGuxf|0IChHSI}8xx!rcB*%%-`gIUoEYhVqURt28#QpM@1 zrLE>Yym$B8Yv0nF0W}xyf3y==Q>rTJ#2R3fn9y26)Mg`SH|$QpWkMV^^eK`W?O;Qx z{3D;wtzH^O!!j0lhOR|RogRLjr~)Kx0m5t1HN^@rrwWL|8hr%qGUqv!!P5xlEcG|! znC1=b^5E`cR#oUwpyoFW5|R12s|9Qa2Oc1JcSB8s1BRh6^6)#Wdwr z63;aKl81P@YAb979at7p;+PhrH_g07s?U^_8<&x6YlW1{SuSX%(=2&0g%M;x_w}%~ zu$O{$Y;0oonclRP0XI8jU_ejfOr;dCnNn>95uuG?X~iprtI-ZLtsj3nrkVLRNC3iHj$3`Co4`ZzgtTH%Gw&1V@N+fA+q>NT&InXf{;P!T^i^5-JSHdPnEk85J+xzj#MoAX5&~YGqW!FW%?~wPF$*4!k(yH}`H{x%qN@<@VLR+MV5-fnJlzb`I@gmPU(*(gmqXaM;ah^Rsk4VL;v@Lc>p+$Xg%)o? z`Hi>=L?Su8j#(ko=YgmrjBW_^1f@e^ZX}znqa5Q_D?`6z#0J|0YRfX}8dMxP3Z3B^!%nvD zJ5`*Iy**G~;9lT^axIoeWShH~)&68mNI1O0(h(aAr=W)1+T#G7_SR&3)WdYhh8Rj@ zxad_={Jx;9KztR|;`3FNnQ*I3ozyiVu0^BJqF#>37AJ^&NQ0re;i4xHDsqSX6J~cY z>$K2V1TvD9+_^QusR?Ps{M2Zj#@bU{N4km9O4c?|fc6lcv8(E4AkNLIxGbt7zcs5e z_HkoP#=rKV;(u;^2enB5m0zuGZ@}U`83jCsEBK(V;6sE%cm+JCvQZJD*<^$rsH(8>yX$K}TW$_M6K5U9%J-y1u8co|c-X)GVtnoHtt*tl-3aTq{_Pld zQDk+;UV7-IF*3w^ptHG!LyWLjm2)*}&RyL1ckZ5>NKsD!JA@3E5toGjBO=7FSH{NR9SH!FqN{oi)CQm!BkWmdE0335tf zHu0yzj<#ejo9`!x&f2U?O0^w{77Cm9hB&o?`;^%@+ydh)bu{9t14v~R3gk>_Rrb87 zF3oC}(ndgTSjd;jPj?k|`1(o=v$dC7iOfC>H}jGpelV?bPZ@?}1KW)b(Iui7Lyrp9 z)F7}2%&dX|1aqZDcElA{kYShfeXW)|@zHFbuho(b6Ja@gWC`o`MV+!`x>P~2u?n$M zs@Om&BmAqXzEH7&8qjS_tAg1wtqNj=aR?dsZB4i!W^zuS>yVQ2f{rPxsU2h%JxC+7 zF1pn%wJ3V!G8U~0z{cpO>ytSa#i$u_=Vr9b;LjJNhJLnK9_Kh5#bH`yjPGpoV@N z<|c6(FDM{y`F)TJU1=s9&T5)A-|C3*=eQ?dSa)ktZAna1RAklwiB=LVI=mbOON=S% zA0|r^D`zAPl4(D27fw))wz1>L5=`Sm#|Oa@pz2=)J+#b*N=Ld)m@P=~c=0tq_%0?k zaA>|FH9Q>Q@DV`g!NR_QlL8!kOGbFATt-|ubTY4s<+8vC(WDWA%HDQ=1Qtwf?|Kgr z!wgIXVl)BDa#h?@b-o&9p*5t-!xHXC%@>0G;8|=PJka5@zBW|PXgEuWI=vlX#+ilj8)m4~((dJH~1xKfa*6fxQSm!aGp_O?YcZ7^l;F!v~l=94SP zEYaC=`NjsQkht{vwmXfb216iSEL~|daZ%o-O8j(McBxAH>9pKQRJIRrBxxu^m@baG z!|TDdn7sFL6cGu5wP(U zUbP8VQkul6no$$saUMNn1$Y`V@`6m{^y!Bz(Rs`PVJ3(0u5?7j`dW`GBP&4+Ar=T| zwj1(JZCz{Cvw=^H8D_Ktzff#QaJp2p4*7A;w2r=w_E*^OM@@sV@?L&C> z=#^yik!;66;9MU-M>w;+*#9$HdVsOIguzPXzC9rd-rL>YpnWMGAYMR8f$iwRV(Dv7 zfnfWiw`q?-tUHTU;(eyUAQd$wVKRzcn2fofuF&NS3}MvCz-YS}ogIrlg)=Fud|)(Y zs0SC9gGE3G`ncdodN*V1K?56*1@0CY6CgqP@$~!F8DHFO3v@y+@mzr`sC+mAA%v_` zB?}{RM(gLE4Btdm6bnvm2j6{QJngb3>Lko6YUR!jwj{09n2PkG z7PfisUb%Aj=G_}Oy4_9z+elUE!Z5rEhEyo7Wf03^#Y#FA`~iclZ1BKlNCX3P?4doy zm1I~IyVyB?Q(P?fPb24&ihKsef-q%QMYmOQxS9(kV@>z0VVj= z!T}3k{g0DB?9zT5@4(Aa3cU<$CWs9q)|e92gI%IqP%@{E4B$z@7~DAiAb)0nE3>n@ z_}A3Au|%Xe%)?lPsHelR*}hGkrQUeR78OhNW=4;nQzl`@IL_J;fw?@xFvthD;~RU} zbBw*4_+Js8*K?6Q3$MZX$an3`mlnt_bNsU>yo{7UJapQU>WRMEupjXSR#aiVlPtJS z0#$k;uIeJq2{0FPl3a2VDW0+bFSr4Ob}5NFs!BzpA8oVtX~(l{(n z=4cQt&cqis5sAEyKoIwCWA0zSv4=TvB?}!mHW6_TfnD`0>v2O?7@{Yk?)Bjt!;yk8^>*wPLDtAVkIPL-Bk-H6z?=AH131oMYQ+9ni z=~h;uK)#h$Wvg@^>#MBlwruwd&hS)8!Oin^^sdS#7&nE1JSFM@P+w85oq+{q((MK* zLdxL(k%JEiTw8C`Hx>yY<#8X!V)WLq4W~=ci$d|Kl*x(Z)yHs4*vE(El>`^IcrqRH z$BjajojMi^>d8wL;527~5?=3X2?eM%X@W9SKg=k8EXk(&l4l}3uT#P})|)JOuHFEF zlhvNkYcRihZHD?@A#-k=~8n+iBoPTwT1-`DXxob>vjS#Yk0$bJA!5ZM;MU@ahh2&n^_CB|qhu8=ihnD;?QJDn-Nudxtgi^k2M7tbI>IkV6|q<(hYp$n zs$;eQC5p=lej2%@6RJAIKauD?(t{k4Vq#?%VyGKQ?#hUgDWAQCwX}|Ye!i)PboJvv z##lh2G;4HGcR*k}OQ+sGRF&PHuBe8YWSXM79U4WoUE$%RBcXot5Jq7JHW6w32Intg z1SQlWj3xmy$oFK<#GuT5ty^V1?+sa{1aTlvr}C!8ksL*mPbGI`IcfgO7Sk>*x(dW?y9N zwzdA*_}oQGXU=@=nC9@qix-4)^^|8~XUBHywGq7%;cyAN{oKiLesM6;e?0|U$rfQ~ z;OIEYK5|kf?ci$G(Imh<6d{PQ#b3yV{EQMxgq%zs=^sQWBpK#0Ob&)7OgQX_3d6=k z!9?!E7k#~FV4)4`Vo&TyiskcJ(dUBy;UmH|L%T5bef0B-P7ALCOH2}4oyu0W#TrWb z8yAvu7p(V8zJj~}eBqyq`?|{=;McmkN1@f)(rSRCJglxSSCAd~nID!q7UpA(D1dUu zy%k0qNxq6vQRv`z-z70xLqoy6HAV@(WR=}1T(FebWK(2hY02UOEaDtfaO^~ELY@Nx z@-W6gH!Nbg*k$J@*#+V@Q-PmGQGp!(@6F=e2&(TM_0#srWAt4fBpAKTjvYdUC&8(kZn(zdY@~UK0@&x|HIaoT8^N zec)k)e4)NB=bM`GpSc_P07qu z`#&svG6Wu8pu!7bi#cQgo1# z@`wJ+kU{a}r8|4OSGgw-+qrS1s9ZXMSYUEcqh8kJ(4gizja$mZp6znuf1h%qR(HcL z7K0ceKZ&=n_G6{U+zT)6i)$V|RZxYK8=<>#=*032ItdOoCYD=rk=>puV-woy#0G4q zfu�yTMc9*yM4HXaG#mHV-2{!27h(@$nO5Y-!XM> zZW0w07R;o=Y8XRU`7-_PoL|6JFMxFgb5knV#ig_wACn@Gy7PV;wA81SHrL)SUnV!A z5~-byze#JjYN!i~>@ACbE4Niuqz0EYK+zLz1*M*B(=7oxV$VsRf{E}-aKWk41$r|x zI*f&62P%Y#T~kBP0#K{v&D&5S^tRD!gBq1mR+Rx(#ZrWEwbaXpn?uct3}rB zLmH3MDv|xXG>TgFilC)HzrX_^30J8XdZKDtdnkvjKCkWZb@SK~k(&&vwdZCDc~t?n z@P-!mXosOg9BAQquWlgIjd5ndHuAK%j@&mT&)vwIKwsZ?zE$QfhgOxF#eioBdPv*@ zjf(Ac<5jp?uhTH4LjecMrw^Rv&AsJUhMlTJ8NrZ(g@$O=;z>|IY=2p6%LkTa!>V&@ zHRs5d9GqB7IkraiT)1^>;j7oD&hMxWvrx7x6tVF*acQ2OC2j?*dd#J4KH{7u9$(o{ z1Jy^jeQtA*MC~lCQ81;;>+<^~YY`&yBuLF0dUlOTmFobEaU3lUQrjZf7-NxToGpB0 zUAYCY7~AQgQ&wVUc|p01 zN@ZoMA;_e0po0OOYk`qLiC3O8mlu?3FW52dX3C*q0*w_ zk^aaVZswg62@rNnP)<5&;Obf(4cI-4yR(FM!%o^rR|LLJ%x*(My~~&hps2sJSDfBD|m8J8ol^o3$e|bdyyf zTTjN3{kT?b!*c+VlUYkjwP#3$1(}$04V`>&TiqJ1Iw>l}UY29=7ElG?;I&B4U1Q3e zyOsmU5@|DtG{BpDE7NJZ=7^5^1HGm(b00q3A+tZW~30O_!6^hOXUu2Dw7E)kj4`UX=;P+d)>=akIT87$3MG5EE)IkekFCNY zE4ev?vlZmSSqsZxvrUIB`Quh>sxws4reeXxu?Nt?Xwf@TMl%A&sK*^?XBjiGw8*|r zwnAz+W9wuaF&a}laP6ShGO2DBBX*t`#JmrhElNHlzYwG$7yYqTgm-0ZI!bXrOwr{7E(VmO$Ad2@gyEx zX_9Ip_J{Wwe@2?>+u~$^xDoEmiDAbaGlw;adgRU=w!dBpjvWhl9wXKQ9LE^>&NMjA zxnWLzGLzj8o#sJE9g*&=Zh&~NFbSFo`3gFdmPChClzwF66mE-KOrj}ppRv*C*m=vF zCF%t#69MuI%sui0D(o7ecr{wm9;G~Y@GRr~mCa9oF&tu<>NP@5SVTL+G5nS;^hR>{ z#t@4wtV2}dCMc`6XgzP7;mzuW7N@)I))v7!vUWfU2*Yw2T}T8y_7Z6X3@;dGJyCJy z>qyTVn?*Ah-kBzg=AwgvDcfK(<1-{Q7A`|>{Uh+VnL3?ql*I9twT?&TkP@yDJQv*G zk<6iHof5*ekfK(sWANp7cDp9+b{sf5xFmkO8wYOOENVn0JrD$%TrvDZTYdKywwp7! z79tX){2jO2T*n=w^MwGQvy^bN~H= ztGDkS#COCY7XO?)4Z9Sxs3Wv1r$o#wq;E;irT(nu9#lnY{ zRg*D}uBL~YwSGbd!d*}yvIH|jyl;dwlkGKC0`Az>W1! zNw(eR+}2>$yu_2BJw_~uDK#usDXu5OfUPt>I;ssQ?_;xiEt%0(UQuq$!Dp7vNe7N6 znZ++xEI&%0bjt(9b5emJ2;UqUF$R zTuXa6EIZE+>mkv|S<1vi!kuQF{(ZyqkT|=sEe>m)bA#Rm_}Rti<=q=JhtKU_{|JU? zj8j;z-#EZQkbbtTBUZ$TW1Jr}lQT43sB+N|AKyCw;t|Z=k*0i+on{5Um1)LJZc0WZ zA|oT1g7-oizz5Bqv{Fl{MX3bWhf+;pmF70rJ}+A)57V_>t*1aQ>NX5?l8NbqEpq5a zD>>{klG24VIo1|S###+yEvH~UI!6wJT!x;g_nv2>2s(Q`arqJ$0^$00MH z?E(XDpmA3{43}NIF&kPqrn&sc_H+duB06E)(UP06nB8W=@~rzTa+hsP1)26UW{c!A z0&a>wgjpr%gD1F^iH8@SmDqx<$OSozKL=B2FTCuzUfz9>|Mo$`eLaYv$(V97Cjh? z4Q7xP1J;kTVqKiR~_rGUhX zLiVQhP(?N5k;c1>0iP}aC_53A$uAI0*%~U2tjU%GTK#2^4+`ZA<;1$>AFHc$LS{V} z0AdbC3hkTA@L6kNUD)Vdq&GFDd9vh*lQOb$F8C5xB27?WPpj0OWF}LyWwM#ShR(roJ zuAo1b1vaICwz~O(68#C;fdTRA0cJO-!d9(b1kh9S1W$1wu&kM~hWbpPG{?1kl>v*q zSHcNq!slH7;E+HrWvGUu;!R(Q5+l)e(pK7%bG-`9KDr~75mFO|Wbfn{rRp~+3RR7Q zAn<1SG_LL3PG_ZitzmR3IGDv~GQF(y$Y>`eiBf$H8$$D%m?pNXIzlh1Dje3Dj*bLb zqQT>k;7m^M@uu+bYv|OoqG@}ub%9+8V_&ByMlS#spqe~i=l8(eG$)D!3alYeE&iw3 ziQX=%l^wAV)tXK*Mj~Ex#scaX{j_`+iR4572Mq+_x+mF0flxkFRLcj#LBD!D?Akbz zNCNKLB$E_th5b5yX7>AdW!5k=kuk_fbP_*5t*X@tlBvS3PD2?)m$0t2-cDD!u_!BY zY6Ofuqh?TFZJlKFV^rOVsvy#3I&-j9nMY7uzv{<1;q32iO~kI>!YV`@GP&Zk;B`dj z*&f(4Slab%EUYCvjpclmW&?F>P&Q1d%<|fv=us`T)&o^ru02RKsFtLf4iiWXIV&+c zGQ=7eMi?1(q+5J$l+LnQte#zJOb9G=Z)Od$1$Id;D(2U=b~<;KeH(7jLt_JMr5<+< z`ZZ7f`FCWIenl%@5RD`8ineQypO+rMesy#KB7@c-YxVDWg9eawHc9r(FqiWVLCgi}*1@?m;3AtU_6Gs>q6#{eF0SD(XTU@U|njL;)=`)~OLzrt}p?h3rB22b6a}ZP``8N%U|BRa{b!%J>z`7 zhgiPXZVPeMV?xaaDt9Eh(lYb#{&-Cuoj^$&Gmu+hCnk1|#&b5CgjNUbjrDj9$_}z^ zw|6MXwj(%KDAFn!zZO2gtYw?8OJzbF;XNllJ!w&BR@8hoc>pC)LGVE6$a~}Mp*_?q zlAYNSa3qr8^mRFEsR8zpqXX%UZTL1*YS<1asV8sA$(Z(RFl{s(HDB%;m)&{`gyS9P zgU|2epO`WgF?kUwAW9zp`EYjR2TQKaQD4s!7w!s+}6*rUJQUDDA zC$gDIu()MnD^c^bSa<7r%Fwk~w-d=jn{tMc9%Q8U;U&9`ps>ZYI5oV&DLBE@*HyWOLBiVYHG)~VB<^Fd&%qKh6TUKI3ieha!hh#L{N|luOh?bkS z)qHKM!j&DBpbO5$C0!sAOXwhfBcb@MwMJ%LK4b@+@?>|vruL zps5U0hj?cT;K~9DzPg{S@0ZpqC6vq_dv1a?Zmua=Jj&bY`u0u za6V9DW{r48oz)Y+EpZPuTZ)WUhXy~RB{vZ?wg+$>_uz+Wf$5t}-0g>9*&fiYOTejXdci>%B1JW)Ru+9fi@1)!n$KGHrc-~5UV#71d2 zGU(}=iu9Vf^~F}w9<$ndD;dHp_g@Zxt$F6;AzLqRG#k56+h0>H zo)u)c#ud9wiCj2lW$zvROW6LK;TBto0ulCMD?Sa4|aR+B> zsNpW5(eww?PgiqcgmDfz6#ues5iU8Ya76HH;PfzRH3d9)YiRru-KZr4Zobox05L@r z;y3>sh&VL#9YFLqD0k8k22({= zpcnjBWCjc-PCBKcCi~e1b0YmaGZzvTpEp$*=NlNS0)+xW8HZm+D8-b5ipL6&ewmH? zR;y*RZ4-09u?>_>vo`Ff?x3Xzfj$pnMNc-zALHRId*@0D?2~fE@+5XK$D1q=gH6Qb z8#|^_P*%{XMYVWq!m!Kxuk5~zSZy(awI$XzFV`{E#60aDZ^vy?RPgkIO8Ri=SUd0_ zX?0TZoM^-}F%D5Y9nIb#2}g;*KfvUzA$+yu9Ax@I8-0ZOsmQiI#!40+7S%@hB}OD_ zu*XHCA=~nmGpkV@b4Fw;_73pu9ZPR>1sRT;El;mE)&&@U$CJ%1z6eH)|ApW`#mF&G zc=df5!76t0kBADb{f}GEK>57AXXc8u9#Lau;NUM${6^U0)lCNdEiJNRv8aL!$9Us5 z4imk5=N5*`RqS4Ne$^6uNt;7cwfcGp`-~xJ0Byq%9&G%cx>9AC7{aR?1g;kH(rWS= zKB!I>#sb2im|BjFQdgu4Ti9KJi_242m}qesFN3kq z9k0-%AiQ|NFiDTHHP=~==pB!HgS#M5G+sD_MUYpjptl)wm@7|3XAtY_E2e&8#qGqM5V z2=NI>2QXIe>|MQnSNZ@I=Z4AT)(+@XaDZyxr2KzpSX+v-MfdjT)mCG zmUB#=JbiGFc6j=Jp-OUnGMGbkcm0f4{cg6tWcWW|#xue7Ygi)PL!{CvbXWG#Cr{>X z{-G6kKFWX31h3-%UU>;YO##$%{+Td;x`CT91=-`((pIK|N;+&k<&NuV34!hLgVH+M z*VHmXSV3?!ys(W%_Mc&27)=t{hA5pV~bXfZ68$BO02CVQorzuV4R|N7Vca9qS4sPSso;je7r=okKgaGQ}H8YXRxk(ALp>Y9L4I*9dLuf3Eg#Dnh~&_(gcn|3*1CydKg@e4!ClRG z27oiS4x=i$d{A76clQrppsNkO*e@YeBepF$sE(janycY~bhO%GiRLsm4x!piGlQLZ zE;Z7lP&)SxxGt>gc1xcG{A$}1C;{nP1ye+q+H!eva()hrKy5v`EO-#B-0sn9%_!|% zc1hm&jI2G0*qMOi@Im4p%&LdwGrX6r3cP}FDHtF?I_=OcJn5AbkgHu-LPdOS(z!v! z6Cw1BrUtUA2>=BdJeka>7`y%?=`;XBBYXr0^FY`cO$O-$BmcO4OoPFqC9WE2wmc=h zx_SgI7mAaQ>Tc69IGqfpslkb`RE9I$-L}_5hM~!&MG?go=pL8zrB&@^eM%vMbfx-RCsV;5Nx8FEi<24B1Y(eL(Oo3LSeAw`(HkPc_7 z{m=$_BMoJsKZiG!@RMvNv!>w>^F%Lj?&7lUFI_;?>IIY3E)OSg20P9q&7gX%U*FI^ zCzC1JiL&~6cc8Ga4V{Z_xI#2$-ZMjGq4u!kuPN>cev=x~B%`RiPT&keo4aO=(TDQ! z8ElDZJ{=UeicUMIk#}Z(oNjtTc`kKMpt<=mfy@DDk79>)<-fWA`~Ab+$L-H=KKyO_ z=9k+~+n?_q(4PI%JG2Ex(Es-9hll&Z>q+4$0Jf2b+PI`{X5)R)SfC1BP)U#iHMMnP zextqibtk=gR4A{|-YjGS{(#@m4f6*lnI~o?4gt1{&4T(;ol+_f(*s%}q&>O_t3sA2 zsDPL?_uYf9_?rZlz@`WV8#CGOIjw|ECx=yjrU#Sod+~m3>Fwkn51DKMK<}1`Vo@v6 z36<5fm@}OxOrrp|ooCPo!}qR!lsWf4C<{)V0pBmq`St6|b)58ipmET9Q}mo?B#9Id ztzT{Gi#Td?O-QpqbdEev`}F*Z5G8z+23J9ta)yeQOvC2@e{Q#Ova$(s3acsZ&1}%V{H(}ofg}_bl zo90$%e`o(4;wue+Ny1AgOFqSlW64bgA0Fkk0az$lm0mb^^QVqIi6aTzHuWsE?ZB+8 zDt?f3Yp_Aq&1p*7W&O3~j~BCZ*c7w%8r2mU_Xb3o3?rVPiu6(g>h{MlH&CfpR3+&L zBmdY5@it%euxy$wP?tB`^3`Em#oM=U;9Y#!{{H^c+t0smVNjqmnYk%sxu|Q2`3hz8 zFkzm<1S;gMQz&qEON-8h|1YPlcQJ z_k&z`{sP5c`_!^iT+XRZsc=XX10@TVsHSIz#DIRlO%EyKC1ViPv1HBB#=^Dd+46b9 zp@sP1>H*z_8?P(6`*g{b*Bhu@2=%xtO1++sPI5pOCTn4FihzsOhn|MspoXq=bPA*| z4}o|+UAd5vv&$EDx@F-Qenk;vUk3O95j8Y2F&`||%-{iFUHIKSJeCfQ2IU)8KBjzU z4D_A-?*{o9YVCJNkxG{=eZVRU)d=?{;rE*7r0dRZDG*6dgbLWGoLk5%L@bYCVB8?I zeukbQufOr?LoylRMJrA(Y@qJ(!26{sa?5l`M#EnIuvbJG4xc{2^J}ZyzJjP10CyXY7LI>Vo zl)XdMBvn;;g`BK#V3q?a2AsL6D!?LPfcy&le%FXUXMbEC(=>b3WUXqB*^y&NgZvQu zF1KYsv&+$AKyr>^X&<3^nX&)m47GmoeXVn&-|{Fq>(@Lzg%rR0fXZDCpPVtxvBL(t z4c3QNsxAdKzYYban26!RonOFY< zPMil+vMG8By_nT}dwN+Q@5=$5Eac(cIaQu3F$(^T3UM9Yn&@es7>pVl^=LnVCQ@-teSgLFF1_N(1LN)&gcuwUa}g|mvqxPxqI`()h^{>pB^5J zry9(0n)5cKaFa;S;McE#(A|~D%a*|tNJ&WA9l1I>L-pK8r(FG+IVu|;xzF^;hnbq{ z{^(7fewgX>>dA*eHHoK|22-AVZ_Ii6c{u6G2O6W{$rF2pDOZ1Hj%XL5=LT5RWqPD!`)zKR_#|9_3r1B`J|uDF?1p zgH;KC8-**r>$i=eFCLa@E53%y9@k4kCP&hSfXOe`!X+Ei94o09JgdVcP+iPrp=+wG zZ{+!#wat`GLg_@B;6Ls4+9yw?eKM0{=H32aqRrn_93i4GTEG(_&k>?J!6CYZbTXv+ zkSS%N1J<*dw56pc%wsYtL@oH0IcG=W%l&kRjAoV&+dimvV$Mf#^T)jt#$-BTB)Se5 zcJNVNpP)H51e(D(Pm-0kWqLYuYYH{x_r5Yby0;f~_3-Dj{}`gynb_q^G>j8R zMCRi&E!z%_mH|~ipD%T5NSA1Jfl#PvY%c%c&QP?^KGY4sY#z2B?r!fN5R`aeO!Peq z*mmDUBFu1ba3FS|SvaP)u;mJWU7=y|UUq!?!%nD=O%jsLa3F|_pTp63nQ_C$sJ^4K zEZ{J6RW9@R_6ADU)%&2w$FddE*qDbaB5u1b-AaLN6g2SC6)T1x#{@ z3evVdR-d3ZEHta;qLv!Lb`$)MB5=z4H0se~iRrS^ZzX@=W0&5z3fAQ09Vx_YJe!@V zR4n~^ji|Rjy~VsAnJDjJd{*M1ST2p?2Jh+uiZzOIn&G?@;LfBC7@7oNsAQ=MjX+fV za<&GN8G-NE^NLgVXEyf#shd03hF5Nb@_T?m>~c|YxI0okbB7O)Q%1w5r*xu0riHa) z5?Y2>EoHEA1~d>ZR^wRo6_p!Ox1*Tle00ZL-9{7CDgzC3fDjUJouXw*YYx$NFdbJj zvM|Oy|31fd%)U|N7D7kNijF^kGZ1yfKGgS4WjC(i#|PXD#I)#<^K>$L

$|j%LBw zd1Om0U(pj?aH(D%Y*_INAr4FQoekLw3%W7N)Q=@F34kyKk&S9I=U z-hh12_pCKVHZ1wByeNm9KB&9Fe-jF(n~Lvh_u4{5mZ0n-GxU8D4WUAmm)qMB5>{+P zF-dPi(?+yqdW27xuj$=ifX_n6NIER{&`%~YY#Zd@*x!TyX1Snc*DYc2>^h4ahP(Kj zZr&}s)Bf##d;iNVlBD*&`|dmDM)BJA_S2`&Y_GhhV|wx3*H2pIbGv;xL)h^Jkg*U3 zZ$5wdqUArgcb{&5`fw-exokVuU8z|XzC?;nrQL@s8uMWhT8_wa?|Lb=>tP7xIQ6N6 zFItaeO3#iN#U_T+O;tlcZ#aw+67FhMhQi%(iH6`8WB2_DLX#Qw*!kAJM#r0$rsrc$ z>bpKIw>GGhgM=>E@~9JRZz{z4>(?)LaD1sNi8!2!y9nHlhOAM@j8fSTkx zgFmu^hF4dPj`Svs`L=+8DIKIw%Z~666I7tpbp&3Z>CaW0k8+ND6iuwpiZWeeO~MYI zK$2rQ9^(hxGk%>#wWS6HVu7&-@BaFxcW@BOslKS>DlFlfH1nNzW@So_Pyjc39cd)&#~${ z9#Xnex+0gIe?Lq%rcl>>9JTx*9A`_kr2(uX6ZT1oTS!l`(C(^Z#RJuH(Mx8I98+zX z8&BneYAgC?>|%EQMe-|GN;+wo8Tr_3-PI(M%_c?#X5uP%7V!!OZrd(yP{-ih04-Xm z2NtRVan!G*q;Yw3kwj~hyc!M1L`2JXp$3bX;IVMn4t|*hLntm+r?Mb^-?5Da(Ip=f zT7%7aVe1kdumkEk+9{gi-FZ6zKY`2D)j5ex-P~-hkjsV1+zS7Y?g1uTF)M)Vv)nZU*XFLB9 z?g*`bVv>$bOl4h0XpQOe&~TZFlk~8eZqgk(zNpOKKa6yf;`lI})0bREw<)a#OK#e~E*IC-e-Y`;!}fVW60JGG1?N)aBhHH( zpOml2g)2P~uN|P1D?_N?d$w9#T>-6zGB=F%qwmcV6a0&JOp`Cq`La9+uA*+4;^Iic zm&dH!cFL0VE1rc8W1x>y)b2RloZ>mqsbx4tb+zp1>29ty#EA%J7D>}t{F0)tnr&!u z;d!nDC3GStS=*#8K-usND1vNwprjmIpr;BEP!2WZc>nW4SbaA*5+4B=GVbSRqYm)u zE+RT@hq&1bWE$wIA`>BkAJh#iqGef{+ghHZqN?TF&mJi5B{VPYh; z14STMkJrm~*cJurJf4$Gj6{UlT|E%G2|CYQ@Oy7+buqV4GHVn&EG zm=uC2>jx{&t+*R0&P}6m^cV<@qfY|;R^3xTKeWA&DDn;`p?=GwPC}Wo|MZk6fqpCW zgn1kaxatrVH}w{)EC~$!C!>E6NBNkof99gd15<>5t)xb62EW>eXOR^JNpp= zLw_tpWk7MK0KGm%R9@6Bw(L9j=9s5he2#+yac(;_rW@C_d}Cx3;$tUjhK;&Nfx{!v z=T5H#Mv-K|9SI>=@w7@;+Br?xNG9pw1ppTx$KOcd? zVXpAT7kx%q7h)E7zc;M-0sSiZyhp z$waDBCBimFzoa5V0!BAV#N+4~sr(e-{!8@KdGIM>QhsLtL`w~1I`bt=$_iq>3mvLA z(pb3u99=Qrd=XKk+x0C@(SEM ztry|x-b4$83nY)q0jmVzaR|T~; zQ67L9+gwet8LiLL$tznH+8iJS6irDQ%xF@0R&ma~TvI(z=`i&NQ%?qwUEB35l+05< zXv0@NmvQd0>slHk(H80J*B5N0$OX!K&ujS4x<~rWEjpX@>2g;76-l(R85AI2nec9C zd@@B(BfI?Gefd&1{>7zAB{(J)mCqe0UobuO)dTt#bxb|uFOBH;q{A#9qpwL7bh)Rh zgAr^B%LWhy*>rqH?1<|%UJE8S+seAnqCRdOf=^ry`KvDtm{AUQKDtx>;wZ*Vkt&a_iIC1$NH4Ne;G>t}T3z6L4nZE9g9 zL^h@2PpVLl3dx1En4=M)Dj;;gd1PUpw{g5&&T}=pH>Lz<8%~&;F`%+Mb_hLuewb4_ zDqTbeC<`Qdz8BqrQNx45`5goD zFc1pOVL2^O<0nX22G{f7z*aniAJ>_+udV@079sjaPP~QMxa==20s;Ixh=(E+y>OJm ziU>3O)J{1j{Lq&KEry!mu^F3|=wO4=GXa{WC0aKalLpADXIL=?A}iw2{sjwYm44g) zxG@**kyM^KUtOPEF5#X^A!sd}a<%#QIJG4KVWjaY{WWVwz{w$5L7H@&etabjKc&Gum$ zsq&+NG*wWJ&81-Y0uKyuljtHvuSnOP8Y4z2iWNxhzrpU{VhsO_YlbiIEjwOaX`U1G zmMERa($*|-9a435cDiIh1I&s3{{cE!JiLE{L-7972S9(fTlz1?H{cJu+!q*pv}Y{F zr6DXg**(bcnF3?LwSiuS{B!HKhM(SK4Zotv8pcj$_-_5_W4MGd(LCnENmPUC5CKJ? z(v^*nWK`%bFAErrse1JkT_&<-k*mnl1DK~!F(K7a^-OBD(x9bdYdc@Qy2^GSWvFq$ zZV4GcHiHh0u0gjWa^(d5aAJEeRvImZp4NLyah*9B0Im9RF<+U?u$(^LeSGul-%y+9U1^RShZ^zr@BGcHvwol zcv^n3W@y|e5ZxA$+}|L5TU{r1}dZZP;3zZAo$ZvNZ*&tLDqP2Psg zKAwMCdv;(9j`zQ~2Iy_r6*q@e7a$;X4VVaA0gw!g*u_()T{YZ7Z))Q`{=|p$&0OO+>N&DS z<2Y)&WRAimBgbLZjYG^4wE`}S+RF^@>rdg#^Xsz(tRr}jM5uW^3W^^(YI@Zu(ts-$ zz0V0zswsMLeENd*5to;*wvu$)yzF=C56Z1(*H?i3uMYNZpa1my&GWa<@1DPVHt>ss z+vkIyo)6x@8})o}_k4g}QN{r&|HD=2S!&Gns5}{U zSa%+S|1MW&terIim~q#LziM+_?g?lA_4;&<#&3IsQ^J{F=(Yp9YH`O#YZ(hXb_hHw zbAi8)6*NUUo-bZ+$Hu`s_&)5z%RyxBb&$E#M5K_KPVdD59k65Zw^e90sa67L`3iupo$eT+E+`p zrZHi@MNQEMjX~3kn zuh2Vojelhaz1krBO(G!r-f;iQRs{gOd@8OCe@0os8m=p(f9IzeF*Ic>j<3|} z%;;Z@;wR?IqVnAK!MSp}HQR2#l+#)qihxl;0u-{i7;~a*%+TW}_R}Q1j184{Je2ya zNDTz5QD<0rg5omdHf3giG4mqwoqtae}aQpA8^(9z0htV1*QohCK!Td&JnzVx4`omfm zhBOpKi}@ms*}dBP$|BH=W9qNiJdj46O^}iF5{#JJWxhV-or}SHb)yy?oHNAH+QISa zq0Kq6VE0-W`nS&?9&UfWO9qgq1*uWk!`2_5=%2Umy@7z+QDfr|76pOp4gOTxiI2@< z1K+1-q21}9m<8IGX`#kSSki6uJ{fyL-!+<}B_*TZ7T%Q%bcTOY$r$eAWPSaFzDsY} zU-hj!Cd8MZY2DfRFt0^6sK-N>e>5h*?NG96_u&jv2DDx*PQHhEQJ>3jE|6;Ise!}v zLR?+gaSJD2FD42Qhm1xfC1^AO_Qz<)1urXY4Ld zz*^6P1E_pJi#=#kOTRLIx4J}<%vh{BHZ-B{%sYfoK@O=%c+$z~ik~)x~NJ^xAquP}K&?pcBvR;sS1>)$&E| z3Th2Dtjgvz(k%jCIK#*A769dCN4UIFt=2K{`DiV{f5~4`g)0`?6=lFdGN!yaoe8s( ztg4I=?wq4kWW#hzDF5+rZ2uPhIeLr4;YZ_L1z|?x@sk`La|%XQ1R2@hp2YG4ywehj z#V?*hp~<7I5m#<{pA?2-oUx1Z43BPpo>>u4x7EBA*$A*%t4>Ix?wBn}Upyz=mmBb;@!1aLltnB(J< zl@uD;EMR~$fo6&SbdhiP7H*8bq}%2SwzitdEGlc9f1d(>ECPR`B?$Q(Qtb8Y<|>bS zQIr;AO68d!kR(8BAlc&K&qcBzEa#AFDi`We*+nBP264Fj@usOF#`f&=92M`8pqJRB za68UlB7F$N2r@hJID=)`iTIwNR!Bj*)Q6y_!E?c?JEo+f=HADze>7W{*nA3#O1+bg zBuP#OOFBQVIzSPRVWF+4jyz?8W$lhSfc}q0x=`#}Nejq))9PDPhe z4yOV)C<1vW0oXX1ydt4|&>%9z8ohqwJ6zuco5&YAz7}#WJENcPfBKR3}MAwuLmI z_y*X}+FhVAq~De_IJQ2821nFSXctL)8!krF=Seoymf0=ppPr%5sMw=`Yn^2ZW1%7@ ziJW2Zf>xWO4RUSIQ;Jp9aNpQsJbTiN(DjDN!{E}(`Q;^AxW=YJGKc0?q%=5XPN!A56#sXrh&XzLPFSZHbV}9oYAX! zZoY-`4do%UNtYkOB{NN?Jwf+9#za6}of4Z#-#}s`J7+YuXZPHEiw;%NfIMT95`jS# zCu|C$a=Zc4*yZ!a;GUp1tfAEyBjky5 z?_@ATb8y3^7*F9*!xUvU(y{`xx|cLWg8Ey7jn!>VvxS8^pa6*lyOiU1)ctb$GS_jE zUiloMFo3jJVsX3u?RNX&{r!X4L8DGwzuzX50tF24&p%25yo z9sv;<)>0@WyCVW-LxlF)xWW+(ZyGf`+@j@z^+-;pH4VeLXb#Jx=OgRa0IFPNl;0mz zs+SY>YHd{@uc$4#k64wL#sv8`IoLSO@|;YyG%rr`4-cPc48&d+7E18cvB)(AnTeD z*IZuLvt@aBF^f(hzTFBFS}9j`=H?h=z9RR3VXAu0|BP!EvN@FQJAr@Og6M!^O; zrQ_`B;m{;0oL-*g67>+?E|S;+HQg@He&kOSe%RYR=C9kFA@5AFqoXVvK?T0%YLt!B z$qHNzr_`BriC-!QY_FM?H6M<0Uj!gp6R$_2m24BM0k=6Mt7-Tp;N&>8E;abHxxVH@ zsRvJgV0gZYYo%K#9|GSr2$;a8Pz6z1ao}q@WXctXAo=}+C3Hh&t8TwoFwLoj9Je0Q z6_KTeCMbNiEk4kbm*OK?i=z}sB_So z)nM|E-BeZq7N;m{0o*=bGZIrr2M)V26*b7w2}u0$@bP$r9FNCxUU`dE7GTD5IP)UW zOJp5QS=<{GV}xu5XEia@o+L*}9`=0mRJ5BjgFRj# zU-tG4!v-|lr_X@8zJK@@fi4f;F{?z9&k%&t5R|pbdM&#nAx8LszZZQt%XU;~;piLi z6m2@H$QtWR5bR@^(3{GAq^5>+2`reBUG|+TIhGE}>oVsbR^TZ-7|>-Pf540>-{%zF zr5k|GTaB?)fimz^9>U#Y{uJ#QG<9=bg?UJ`osRDhqY#iusk|l)P!`vby%0#kaFi_n|YCNKoVZD^<$>o?4G1I3HOcF{5^yy zxEYK_-{AZL4(XIc^!BPSdg+Z!0(7cc%@Iy8TL|B0wI1WDzW!A}fIF{p${ zE*;cRCbCv;A>XpBYZh$TnXiowxpa(RVV%yhPa2sOy3yRlU8OV4O*;}z)5|>a57v0h zao40yc9uC?e6LV&7%M=Ze|gx#!Bsk8;KF9a{%YAt`ym+L9D~F#b z;mRpe!nJ}fV)anouFVwosIr#c<$O(wL0J*xsebYcfWrJkigxi zhwlK3MrF~DciW%70xxQcw7!d?W=KS?p`X+Pz5tES$r6MUx=@qFA}7Cfy^6j_sLqIzDZ%<$NFNP?e4{Rdu^I!P0 z{r~?h1MocILtCVlE+e7 zU&H_2@f)AqR^jo9{n5dH^Y%tag1A9#{MS@OhrcKVf5Y^`5vGyjJYL|;lRQ(& z=nP1$Tr?SXEhiYSaJay@6qR7&#tnJ{<=H{U%G{1)IX8lgW;fTKZ;&gn>N8443<~ts zHob#LfJ=W8L~;Z#A#H}_0W!i5v%&mt;6{LnMe;Rz*$3YnF)>-fO5jr|X9&du9T0}P z|B!H!U?mnioz4ak*vHAHQaMJU{xOnHQPM@A@2J^hIiO3VFlja@ioN)6P^s)1pz`+H zj4P)e`BA$o%c$Lz1(&@{0@nf&1!S0_5DR!~VLM?B@IM-ng=B_?n5RJX#*|Ld3UfO% z*Zo4M)1$RXmmQ9EWexx`I8XpI_C~397rZAQ)vx8^Vr{XsVC{IdE~;xy7~F;L1ONt! z-TSI!g%wTl}b$+r08R79@jFBFPn!pBF02WzQ zM3fMLfJC;LmmUzx&dTHPW!;~`P;rM9rWfVtE8tD(fNj3 z61}*ceW`y&=Ijmj5B#ud^kX*EM70jyDk^r$Sf)Aj$O2cgbV0|-NY=OlosK7(4)5kN zS2r3m^qa{_Krxx<#Zz_@f67-1PZ6=ORoPQ`yI~~2d^=z->Gg&eUjq9={clH zf^s2rrI+O*%FoHYOxME`gtrL4yUs38P><;|WTynFD#AO&6oMLGnwpPK)SD%)hA*=f zc13o0;1vaj6E~o+z^n=F^cP+kGnGDSqszh2pHecQ%)d%dGhh@-x*B$Opjwa*%;dBIneYk)37evsC9?7oBGw|kB zFTS~b`v%FlpWeOyxo;#xtf6a@EBJ~}lHE=o3_UlgmLt6GzT;K}+!m@oP%cz&Jab_$es(4_TxeC{z zy9heymuTh+O5<`_X;|U~f(c7!rM!p_B47I*G4#nc120lv{PpY2HMEcrI@wM08A=Xj zcue^$6A4&NT1u9rVWa)2diLnmBdLI~uuGW!^YxP^w-3;%4fCYs$(s+K@0qml=IfXH z_rKlk@gkEwzudu}_VXP&y0I}za~5qG8e zkvXZd(e-OXpO_wa9wqnlBvXY2{K$?olHH3QLltMta5`o z17D*B_aaJOEMY7XIz6DmDdy&uR&l+p`Q@LKS5V$}h3xA2_Ugq;0N6Y{rCL3iUp6Z1 zZFcPe831%?hO9djE5Ys<_u0PUFOZG%6`~HN>Qba7D>A|o@TQ+!o@sFzczJP?kOhgG zh8S>#BY}C?{cizK?hUFZqhJPvz?H1$_$FMdv(XL>qCZe-5WVr_uAOzAqW_OsRm}?) zW!I`ZWz(r5v0gr~vdL5wiw6Gdxi_PsmzKc#xwERbiS6F*e zJIHPO8o{d@=}&j1dwB(uCl5pMDg3fBn?euiMK0(l;|VkUBZuI?&wzfhaw-s) zvNM=+DOlx02En5JK=%r5p$S}6eu=moW**Wxf+hN8Hrr7%vAcd(#|34o>I<{Z;k^-8ih~r$W5Bc zJImhm6lYNi@M=BZz%(qpqR`|HQD+;nfHCMWMXde2$ zU6drsf*}Z5{9jOjuUU6+*N7j3=D3~((S`QITZY*BEBGMok#g!Y!)0fwNR@R=b)+oJ z5hpkVJSkoiVRm(WgD@-f8F2{h9P)>6Opr%+OT}~q>PLB*+Sah1i4-{)jdx|sjK)u= z%V172JCSThzL-3}F1D4$xpmr`Ca>aJkYrY8by0;lPcPvrCA)Vx`2jf#{zo|ZcKh(l z*N;B|?Z>^+%0SlF8Bj~2d^I9KPZH6fip z>S^jz1lbLu?8lk0lJP918lR)cM)1Di zh9mkSqy@!5o%;0$>*zqMfU`o(P}y1cfhz>v63QxTp;Y{o_^o%KD!t#wbN*u;&?8bv8OQu^$r=Fl{<42M$Kzxt6 zc|7`rpdL`50TiOfs2HNq7#m{^m9aI8uScG+oWszB&v5nn3g-RZUw~KBz@W!PCq1u6 zjQokl6B9I^;MeB>K{VSgVgFl+JkRE*sMq`>_~Puv`D}ZIvPH}*(Tbe&ZDi>zH}lJD zbdS(&tx|Y=FyGi}ifkX?POfVd*s{;OYxlO}+J(fy?!AD(B7=JXC2IG=S<09V7=^6Su zqV23dnZch|FK8A}li4UnKOzQ%_G!cbh1@U>d*^yP2zMPlcp;i4>w=9A+}bjSuZ!h0 zE(D&$!8A890cmt;P+hNuK{=e+tiy4FLIf5Bor&|S<;}{$hN*grAbf4qkrf%dupZJA z%+?mU-VE57&>DO}7?I|Q{3jT2akasE%W-~32~Y(jZH?F!L@u#uIdnB2@n>#~%VV4D z??a<0`ZHK`5p$hH%oT5@CkR|lnZuOIof841?)RIuWaw!8Cp)t{=jh3$E(=H5a=rQi zKjB^j1G-s(`v4y!cs(hfpI0e@w<0{*{VGL<7YH;O)(%K5Ctd@_*Q2sT;`ag$2d`?f zS^|)hDGE|#bs*4@i~+9Fb=jDp_Y{M$=QfF`rsO;@#;C4IUt7L-Qu4`{FDTk)XS4Nr z5Z0~<4I0}yRmn}>eAbOlr1j1D6&!x37Ua%Kcn+~K3rC=!$V3WmQ?p^(d+69%WtzYP zj22RuMnExIB#@cF)^^F#^0ikbbn@+%U9?Ao3I)Gq%<=vKQGT!lAqmaNsYr&3o@C}^ z>e|T+K~HOjX^+nJ&1OVpy;2Wk!B#jQ)ms48())y-EUA7ylz2(%oe@^JYpR;ba)kH$ zA#18}vls)O#ebznFMmOtHq-&}u^Ul1pr6NXb&dD&P_0@;t5?E?kVCD{b0qnM#BhwW zYTQ~jF9_=TH8@}#CX>$nId)R9*YRYUzN%yk(uCWf>?t9Z$U@RfVM(sEOZ<9$bA{Gt zkkpH_n#1;WgA@@(U>PWmsCSKb_U^WUu6yE0)BRkkKwJ zbo8_mI)Vyh?cA{nb*00eYvU%Xsu+Rc{S*&g71w)iGgJJ;KorMz-3^j=z6ot~< zXS0j%)r8jLMgIE76}YM;FLyU*w4Cgcd>v0{h2WmyZ-D1^jkuU-jN1!D4=0t zJ{8^kTpCx-RN(d3rW}`h8-E?SW4#+pCWtH|RwD!-xtu{%DH{{cE?+_w%9&e(3g-kR zu=j;w!NWJpI_8~TzPMN_QV*~Q=jA8uw#rklLFTra_}-RGHAHxKa!N3P?axG=r8()e0e zT6LVjf~z^0QuDG?Z)1>_jB>s%4_tx3{Q34H!5SWH1GS-7<}NWuPv{N_Xv>Df*qR`; zZVE={+7jgw8&BeeLqi_wgOWw37*lbvRA#Q+w}1AS zH(jP2JU!(QQ`C7ae#Nud>3JTDjnWhc$I{lyN^wwkm~XNG&vYW}!{achB|{-Ahgum7 zk6Y~ym`ESxe!ieycdF=rO16T^GhNn%ei5#RGzkQs7i=%V-&q{s;kV}xC^`N1Gm!oG z18EZvzX5IYX7I20^FIFkmo$hXfyL-2{{4ReIXWDo%;ezrU*3PX!x2|q#XyiJNIS`n zeFl%@h#q$*)?u=0m<^_GUzUp^vpC+Io4#nj!Q;r9MOvn6*QhVkjyuR&C1Zco%WQWs zI}8-*E>oXn>N2LrlRe*F0GfLCWA^?#X6QP&tMaf1#ur!Rq09QxRe3mejA&(a&}F<{ z!0(-O9SfwHIu3v)oT))2MoT77=`e#&*hH# z13HwxpMGSE_!QbVsKJFzbJ%xz=Oo$Z-un>NAcfud1W~XKegSyvq2M1%C&z=prbKj> zC14Pp^+E!)#%a&Kgcfo&VC{WdW?o2K09Xl?HYT?i=gAC*Oyo?&a?n#DtBZdwx1Lr< zcr8?@1ioRWKRN)){LAHXKp)g|ngIpe%nEJo8!>ap+5ihF|Ds|R5&bGC2)|Mc2 z?I5t@p!o#fsU6dFpCa>IT85pRFW_m!`@*8>;5MZC7>ZWXH__@&&CV_r6@k&5aS>xP zLvyyE=t>MjV&~K$7Dz?ux@cH?lX4>{p)XH2^fr}os{XjVl>`t`4nlOLqCAAGiJZ}f z44_N6B?H1$3~{+b2DrkY&AjrJLdXjlabLC%XsPuMU4-5aV4>Yueg4$@kUqjEJcQ6L zr7XO9-^frV({uDYLyjzLXI~k#OH*dPW11|GJ8N1f{*;4MxN3s)@nBIc37>Una$%28 z;90R~h(^O$CCNjrJpW2r>J;C#_kObJ|AWtG`x>?QOE9(_{c?hGI6h!BPmS#WK*8CT z;cg|GCN9dv_Ig8pkXoOW<+N5B6K|#AZ8VT+klJXN`Z(_-Pcwjzh0TdWLKCdGR93iRz2}&Yme7&(3>T%v0yhWsx54er41{+H&%9g`g64=QNvM`S0mz4EmH@Ycair) z7|2?eqo1Ym7Qhyqqgc+H@{N&%KZ}}XL3s!rG2@L3m?+OG%*Nw3M;lJ9_B<{XqgGZ8 z0TO^QtKsYJs@wnGf0iCrF9C42I<7pd`G{|lSijH*XbAea><>>~2JDz^IxyWnvP0S> z+6f=+_exbzzZvbj+EeH^xa|53-`zq#=sLT)%ru*NNC~v$fNWZby}!FY7lex3_fSGk{j{-&no?<$xhXkV3!xc>605!1rH2NI5JK^z%+CYVN~2 zO5XnbT4@~R(eQyG-uOG1rtmS^&rLyR3mg3 znpm;1tgc6pu`>8{IZD1^BX-h~mt{qhiI`t27h#qSWnM(wO>y9GyCOIqIxsa4 z!`aGCsj>*LWyBHk|HaGJN_Lb6@F)BTL=UUdTpQ+n{ zlbb)UeSwsi;jwe8(OTBWQa8pLi`|-~%WbC-C4?Jkb0|#MOq&}AdVjmUyn-o-y3w*s zY4f@;1iGULfOW;ydIR%8Wt4WzQS_6RG7P^pm{fMi^8r7%{b4z`&UN~AnuP11NRz&Q z$#uril||PeR|S^v7#xb2D}&^&mg?g1gj=*GW9j75B`8dwnjw$0y?wa*`6 z$04=3&{-hR!pIT-9xbUfI?;3~G^F|I_RZhK*JSBrwvlldsS@QwdJIXkej2V{->e-% z+PkjPMFfehik>D+_$|b6hBBFo9OiUa#yOKIm9@aKDqnbm&u?yx0xnii^^dPa|6fuT z;Ip!p+F{F(9M%CXL1CnSvS;@Xr|yjfca=mx3lR4Psv}a5!(ORu`KnS&KSqdEjCF5} z>RQGzh7S#kxq;gy@!KZc&6-l^=12ieXRtO#^It zs?`r#4dv&$H-WBCQZ@&q-Zb(!vKOp}^zD+3r?|EZxdyIFm{E#CC`h0W5vYx=PTX|% zK^_=>wOSF2)5QYSKCytIL6-yiRO&$KhPvPz_KARx-o-*wTGII-G>n*h4=IX#$K{9~ zzIX5MKD>P{8zAi?z9JN44~(tUO?9UPz@3g@_m7fdBNb|z3hVF)-M zw+M`Jx_UliiNlV7XumU93s*KKCeDT|8d?}3987vhxH7Tj;Yxz1t5>>huXH3eYitb2 z`{AfFgi;R+d2qEt0x)8zS|e;)EQhlwGlt{AZAGXWO*>aRg=o0HmF*2Or~)`NEqj;p zCpA{gc)L8LA0>VTkdEwk`Rdhb7011s;Y(a3$l_%FnE;13d^ag3()_f1IWvciA$~+R zUtO3&TFs?+f2>a0)@~}WNbqFp_2^Zv6`pN(rQgVq(ks|HSx+^pD?rL{EOR0V=0?bq zsMw4Xmit8YlP^z!wGxPN0vmgem`7%m%P(csPF@YhBL_2(KOn_=27dvt3gRbeR;Uw-v4s@1u^ySzWa_TmXcX{`{~nX^v%B8(>XRp#?WQu<&5=( zH-fV0AsA@z)BVvO(3hhcM3EC2m5kmz%9KWy}_5xg>jj8>BX5VaV zb8>QizCk3&mHw>fjSl&fG$!cVDW6CQR<_26$73`@I^s&p^SHHhOl!#CN0waE8uG90 zf7ad~{LGX0BTHTIQYZ@g09_$@u%qS=pD`0j4XjT+L&=tYdr4tkEKmw^!;660Ft8({ z38!2t305XvJuJ@+lhZ-M2fIRw-NDl_Ma;2Ky*N0Fm>9TdcEqh&4(%`qfU`3 zuWg>qp?H7~)aPO@PT+(1dEdAN_mthF%FaM>**CNI8Cer!pdMU1(BPWJ#GLA2ivr^U z4p7)*P!l>0iPhLtev@kK)E0|(RWaDsCm8FPZ7t5x9Z1y0D&2%|gqJI#`H{REG^P== zAWb2VOb(k=ZOzg}2YpKKDrn=9!Sxrdsm*p)yd>2^|1vHt zyj;*Efv@azbRSUzv{{q%G;1n!`|D3E5P>og=miSb@%`V_E^x^lXC?{R3G59B+0a}J zGKu^lr;k(=Ny#Ev70lVxmKmV!cI3Agw1 zR4W>wMV@ev#R5&Xj$u5)`8ie5hx25*_kuOc)etf>U42|)TIjDn3i075)L5UK-1@Sf z+H5Du*pMRD(@xd+<%oWS`~y-12m2^IMi#q-NAEP!cL*P*n(HUAm?P`1D>RAXFzENJ zE=k}2p>h;FSB3*W&KbUq=~$b{I12VBM{SbOGWoy=%- zBFN0NDEjClIv4DP#);vFEKZlHOY(e7APoH0WIA$7Tir=%1t;IP4J#eozWe$K#dbe`s;nxhgAFA%@7&Cj z=;5^JNjMBvpqsa2k`ScRT_zwXklBkZS;V_1>ADv>gP+9EZNbK6IYs%E@_*J(wpvpr zTcX1!)--oDFl*%ERrWCbL463>2z+_YJ^;iNPS70FkI_01k4B*vLi5`(;QCo(SQb=I zQ34#HDsu0V-=iMT8)(*wS@jFE>hoYiBJ-}7j_Vrp)3wS7uoXrwZy$0Loq(Ku1b@i~ z@#PZn>1pJ0HEH7o#AFn4AXDlj!XPc+`414mA%AvFXo#VmQ@M_!QE+D$Nk>4fK%oRT z^u*pPOMX^EN+aej5h+Wb8SW3G#!rQ?Y*7yv=U0C8jBmE*$UalaGrM2&ZdaEb%Gi;E z@5{zGAtQQ)I)J>cZHbb{Q+1KFJD8A3H`7M?r9VT3>8y%<>tc!O>Cfg|#5pRC^K(|DgXAM{Y{X#rhV@?<`Ns zgIZ-87s<%OKd7%$)J(^Nsn_=y9^^9hfF*C8dwNDc+v_wU*Qsc88PFX?Z$^@@vwEf9 zP^0=Ix=hZ6dB)PAR0ODnZ|aK3p8DATyK&G%XIblvXb;v(7VW>zQ*~MCJud z<=E)V^s+&H_L~c2zM=~)LO{QLe*YH1ACRb}=72q9CBw9;9lR=!7qxRHYdRuKf)xav zSG!_b?P8qzLJKRF`0&f*9Ieheiq1BUS7VYMFg*PDHH?^D2>=*G!tm~TJQ!a+F@8ea zKOr;VoQw;Sfd*@+t~VaNo}tg}0w^jYhKi^7Cl^d5;qIeMzD#5(KqhTZ*@|Y@yUPUV z{Cxggdjdc=p1-=@c>a2ZK0jHBY8=ABjGLW z8dr#1sj6k}oF{kL!bQU#e8Bpmt{tom zJ@9ozet_gr=hGuiT1ALd3})O0K1*?40a;G9CKPp z#^~kc8S=Z%R(lVqD2RZrw7TH$&!A{Cs*AQ464rIs1P?ll8|?TO2qe`ulIezOjWD%d zpCfB*yJBUl*~>L*iqPIUh1YgP`0jFVcKyf4yPt2Tt9>~ukIg~$(bJR0BTjH@-yDQ-<~NA{^3nUOWcsQ&C2_9;k&$HLk0zXR?Z` z!el|g=fc7nXGU)-))*csbZ(%DBji8t#*So>yh7B1OcGiF=K{B6_`?NvaoG=Ve^3q` z-R`D-nKdSOxMV+!x}NlpT%AAR)*HgDr@FBw*@KkSB?CPaN`MJjX)V8Bmt`Tp!D3#X z-AD<#ZU{HfH`^INgYW|`aeUbLH``?b;!*GzJ*CJ9U`ua)zx@>eyRYLBVHpXPk^Rmo z-9dIiX9J&sB0@Ni`RCempV6Je$?C*c9tT%kN~I?|PnR2Ku9~2Sj&JY%<|~o{F-cq= zrb|Ctv>H*0r*(}IMo8{!lrVzc$^U`mIE@cu5(hl=>JoYdBGM{H;7O98L9aBhcxm{} z23{y1c#a1)ODuVN&?6glZ4zVJHKDOyJE!W(*>IyLg%Cyr7cjxgZk5lg>p@8?Ef^pg z9zJe=`TX^ZTEigQymBi4L0Zz*%LQk9)$Q74eW(i5)+)7Wvvzsf_X9)GJH>O*uK>@1!IF|^Su36du?V4ZF ztqdFVa)F+{gKvJm1=Rh`=P#&!P0yg5WwKbLU(xdrp0vzYJROd4=$(TKUC>v|?4rv{ zpix1ah*N3sLgR_Np_+2&0W=tCRy-~M&V6wKkjeRGE+rY&zB4a^2FpBB%3A~p>b=~_ z;5*jJJw&)p6=1=6l9eSGRy_F{1s3?!ERHG~H2!66)Eq43Ut+unEP&Pryrz(#vUz55t%!WsjdyYO%DIKG{Sm|H+2QpX+I3{+R zdvLv$3Tx?brS+-i@L4qe+Z`aIHqubzkryZI{}ZuZt4(Q!l?~cWh_uA*V+_B0C3~(N z)nbDx#oDDX;uvZo$cduBv5o1M;7%4lYR^iqa)^FjhgvlqmJZy7Qou06Y!H#BD5Pn3 z^$4Tr{$MmVDt8O1L(X75VX&(981<-p#2Jd}JPO7+L7f)ab)}*#lWD#|45=U_Moxxv z#))FnXbsPi`lZz~{IS)l+%ZWWr8?|5Avei6(i(hJj%eJK_mKV0a8;umRO}w9;$lU> z`B;9R&b57MR{|ODh0W@L`hL|obUCs>xLT7H2F9D~+oKks8Wbyj>YL+DC7H4jrS{e~ zTd6&OI*c;pW@TbfHKI3TcjFQ8)K6on@!|-qdff2%tBW84u0wXcK?wB>B?i8xO92FD49>4; z8fA;-+E>j4O{4e;w+*~Bn8GCMt4=7rPY8kJ#h%?Btibz( zL3974DXv~v`qPTFR-I7QD#U0c zBC=+cm#jVLSY?*m;l8klv!g_hnHBm_J0{74N$oa+xPjxB{sCf&7&@0902n9B7^&7k`ve5+K?_F! zG!HMIsoZiqB7NDM&=!`;s__Ley2Uc(KZU!0=Zwa&+dY?Ssk;G*rF_0&EUPwS;2m)T zqd}5815Ng_OA=R<79vql`x2dy${q^dz*~`PLCBIvh~`HdNOv6B$Mg&}Cdh8nv?w@1 zx3i4uF6RI=|J{x1wMPaYpy^tm&T9_Fcx`boj#*emqrLs^qs|^Wh=}dGUq9b(AHsZ; zQmv2HX|O5|Nf21IY$;9$`R^;|;54p%Jw?{eSyK^KC-dThw+Ho0!IBYLkWJ+=0SuXm zWAVM|jOL^Al?d78IseEzzWM$eSi1*H1-?cLC_{zv)q*?)BZGszp>=Jn;Jl=tag zQrC&^JpRgucJFL+syu*eTdGd4F8CsHkWob13~JIei7}*CJs@9Nx~O_n_+|ZKw$}@Q zicqLWP4I51l z`_qTJ?av=R|8)C-fb+XAU%vkO03_&}U%zhOfBE0rJDITus>`~J7vR&{9pf4g%5YfP zF|E>8?dTD>D&62FuLEq1l|ZecurAcL45e}?7#`u@WM+&@3r4Dof#n3AKwFZBH&AovUVDpW@w6da1^ops<3Ju!Ub84q=yPOD~_21WnSd67&{?4v}EbO<3pA(a{hkr;

    jOZV52r-aSi8~*RO1*qpt@>l z;L>)PI^bsKksBN3(@_hQj6ggCijus;^NJumZ>mUPm^W0B|^AePoFr4wq5U+#W>e-A}+`^)X8w;%4l>_J=F ze){_HIe-58<^AVpP`c?6{cv~td(KX@dTaZD>a{!X`iMxydnZaUMGnL~YDJ@~eV7tRBbTY#?>dzO3>BFT}61XK}j_8)@ zzO+Gr4D#$e&->hcPRWnNDNTo`W2*uJU7rk-<9rL3$19IGgE<|5k?PE~z=4f^z# zgUf66R4wDx)3uCOXjS?cppjqGX)R;saiEUxTd@AyhlelkfBO1xx83d$M<&;^UIU8? z$PbUbYQd~P+6QN9LN-0);Uz0nh zgK;3vy7576FN#NU>;>~mkK}mYJ(77&(e-Pu{;FiQ-O_a30wVbK{kwO_nEqw(&8sil zpWZ)6ykhUeZ?`B0^PDM#&;24)M4fW)!?0E{KFH8YX)aWkHxK`bCr1exi#VXm@(;+N zgREdXBV(D5U8ZSo-JBZ$6+wIAn&o z9E!jMji^vPCTP5H0dy34#iBwsOlnBrxG=a!8I1RDgz^r%!6B4js0amu!%dZ>FvHA4 zcS7Y_Z~!A#hr=R`Ndl991;yOZ4F!57Hr`b=FbOE0{I9RG_UGufQ@z4dcH6%q%YC^x zi<{O1jeGW{*e$6gu!Ss~ZLxdD$4AFvs4l*TDjVi%SD4@q7jc!a8dd5@UMpCL-O%g8n%sQ}ehCkZGIH9QZa)i1!}Q3o#LV!ch}T*~ zIa{UU4a>g{{zrNQo+#|72r7gDBRjYHPF>_?&=loP?D=M7Qh`!z4ZZ!W<{ zBqWIsoprG}-v+H};CywB@;`ZVkKoZFqM@n7g{?psPmzuR-Ql1sqNXqACw-cJC+T2hl&Mz?|v2E4}SdR-*EZ%=X-R<$i_!LJWigSg7ad>H@>`qxa zcSv#;B&pReYG33CzADEArn%#fCEB{I>Z)6oT3tRci6ngCSoyeam`2Tt2GJAvgN;a% zYYe!Zxmc@Q?*nJBwZB%a%ipJ#I|Ob{L^ZX7p+#2YwzwJfYeQ@cpow&k;14 z<5$`E;6;Wwc)6zUh0&PCh`w?o-3SzvxaT#iHf0J;HKI2`{D4N9_AJ&YZ`H8ai<+-d zAoqGX&y6A9%X*65TKo-`M4fFwh?z(+Fo&PB!d*UHwLxo+D5%He(;W>R^jdr8N5iMR z^O%#c2EZD=B%x7pSzRjoL}dpkMvTg2J_Df=9_8yb0G>fWL9HoRBNG~Av~#KwQ(|=} zz^HkG!3n#WhECDbF1r34unn5h4f|ih3R@+hS#`bfH1!O92)*jqTFBxP#-6YeaA{qj ziX&o4Pfl?e(U{0D5w*lTSc=2rZY!NY8#zGD6o@|x80#~WRzZ91aG|(kba&2{f8Dao zxd}CeQzVIaeied7gPuw3LZ)f*nPvLk(zgo`@NpN@2|@FzD=ic|}wVrEta%vOX2ud`Fx~_MkI# zAUK%!pYxhl$o`UeZN?euA$=a*q;M<#uLc7nzN&O`Cw{ z3EExDp+8BVGE?+K#T@d4oL^DL3=J?Ja1!hf3k5pZfEvH?Z6rk7Qg|7wu?Fm-1j%?9 zh+!}(`yBgS#<|8SsxIl}f1p^4G=Ob`@Sk7pj+bb`qRYxsVU0{@)O4}SrCVS>fJ&eT zMW_uYjv)c_D(Vi`1C=>Ze^7D2S~_NaiaIR#HP{^0$#ST{QW}$#tC&hX%-3MWC=DEH zS|=-zO-BrkD>6@y&Mp;$UuJE``4fUGqxJrv(or6h+HTfr_-X+IHJ z%`InzdaBLI?(Fs4nRMtLQKc{W;(S=>&{%#^w6590vYw&e$z@eZfs9K)?0Hp`1MC$R zN2)0CU$CR3@$g9WMjM;io~QfCu>dVdrz25f>dX3+e%KB}a?t{_V|SQ^(Yi@q7@&g{ zVzIQ|KuO8-dfbn4xOZNol!%0L*R$ZkN=Vu~tqcWUQ~u0Dfmhf-Iz0 z)Coe~tw#Z?>(zq~%i*Mz7!p@>SYh%#EN>ceUgwN9|Ey3MYurn(#l`vX>g;ASASxz% z)8XTpQp2f40Jynoz+GLQ&CLWySy4e~47&^_i@-i7$2lp%y7iC}NngcQ4Czs_Hjto> z&YdjOFC9Etj)M1ctZF&ti_(}OYf_0lxCO$;egFC0!|%6H1>i#e`RBVY8Zm_dMKGvxlZEY>+q+lNgY<%ZyTPU%dm)8jylo3tdL%>^s<6%;WjoP?lqnL+3g zv_;8a*o5)LAzYAr(*o7drf*;Om1>R3t7tO$Y>Zl2k7kntagIq+Tp?;?9`u~vhP^o0 ze-b2hu&)tHjU&5aqIwAxlR{iy!R~oQWW(UFf|-U7kh+Yt5*}&i%xEPn;>J9N=;g9{ z?T*0yfD&u%13cW(&QY)X0{1^9%bUpn3cN?_)+5w+_xAmp2f?-N-TeWZKOwR3C-U(2 zBQ!nXpUO zuP@-R%9Nv>bM(O2u=)oiwt$ygm+3_2MtXB z(JyT8-~Gq%f1-zJn(+DSLp`G_X8`6|&lqJhKHdHP9UNnKpC0f7QGAqp`h&OZ($^GI zCe!awwDayQ9t5+X5ne1OQv?Q(<$%7a{$%ZsbiI!}`7NW~M@El)%SW`IDj)3p2A$&{ zdocM(@nG_i#~w^RQaqS^Abe+~txHRl-mmiuRSci>_b~vzNsD z$7`qoj7MROrQgNgqq7?N?c?+HL=m+qLI5WOiHO4is5PuTv+OUAb2MOMv^WC76Empe zqebQv4asDYenc&uxB@!K$@=WXDjbamM<~1H)zJkU2xn!&j1Peshvbx35d>Y;X{8v^ z7g5iDUB%!1!wfsAt^(FERyeZxdcblFt(p0HR%~too#*WI1q;(4WKe+@Za=*L8C@(f z!tgV|O|imx93|a5N3IAGv@j-Fua;(CKZfPnbLN2v9)${hL?`aR-A`lVCqD;UNGdW60k}k|dVjAg00$$5%4%^<+~4U1=FrPKy5UCIgCx~6+3A@+y3cS-4%f}c@F3upRrVG7 z_2Qe57`1E2cd0Q!_Q;=YHaxUOQA>Cj4Hb}IE1xW%o)9#LJ(Ei_AKN&i!@wDdo`~$m z>lbHrx`{;f7}m>jg;?-h5P;BWgC*@4ZxGb3nMzU>xuHDFYmbf|iVB`Zk~OvlSYiqf z^{Ypk)j9eT<)ctN%4#5mxY-q}dL(-9hXR#_y*>o$u)1NnV>IV9$Of&lTR`xrzNlIc z@Oq;Cgl8(%bQmq9mPpH-@4Todvt^(ac$uob8&?WYwn|e5Am!1Om(PG7UhP+40sYHP z-o4KVaR;&&vh4H>efH2o^N;T8FU0g};XHSXLdjB_9t@)Jm!<*#s(M(y2_^ZYYM0}T zS=b)+y9NPeVm-_aObVL-rL!SLI&cLI$@V3Tmcms%#P?9ErPLdNBV#qyZWiMiUWjHV zT;0TlmfZ?qHC>Qi+s&Y_u;XWpW~=Ok6sqoCu@)? zLBlH%CkD`%4~GHJ0MfIl5vgB7Y^)qp0tEa`it0MFU<`W;-rky`XUJinnwd^_&gKvz zLVy0%JUO^@k$(Ll{rcB=`u!sN{fD{8GYuhF4KAx2AiPgXk+sUVsX!nu98Z80FnJRE z^e4fu{v`O-pM(?q+c_iqU7iF1omPS#4iCdQ%^~LptqHPnzN8r+w!L4_R3Vqt*Y{Y! zlya`Y7KAogg$Dmq$4P6Fd?#;eRZsBHOIT!8Tf4aGkKg}<+(@c;u8#>4+2yrj8P9_W z=lH3GAG_i)vun-*fA}-gaJc`>w1df?{n9@*58rC@5~z`9NL%`Cj%A^=7&Q;7Z5bqL zNPl&6&Bo#80wK?q$<4(;ts_|oN?HRwd+D1FdX|7Uww{#4ZwAB+kw=6)fvkZ1bNd!f zGj}|@Tt`QaUp06D)t>fBs)==VeF<1su)Nk_gXcA;kswm6Y&M*_Nky5GtBdtOtut2R z-~f1IyeeHo_QOM$LF)Y}dbrShlj}}_j<|z|w3|SIt_z2MQCl?u1%A4N^aFMf5JHCz zqLStx3P=l1zb1Uk4`b#Ut|rLykyMn5ioIl`cq1q(LIBCZV$pX1Yd3c(wE#Wmuu+Y; zx@hrR5f{4_kR8NBSdlqR>P@AIv^K=@c%x>C)f=9VB!BP_fEGk`&Z1%#>ZB~tX!SCo zdKmC!%bFNzP)~o3l8(kc>K5{FuWdgZOm30S{Z8#tyn`Pv_PQw>5%dOCw4QH}vP><8 z*{5K3$-%^;1f*wIp<(K{3!K%`Tp@mJN|N4`&p4MaRz=_4?5a*}slEj+nsi|fg7d`+ zT%cDlB_B0Xw}e(xRvY>r0B&APO&JJI6BX$0fJ$gq>N>yf5+Jc18iA!4DN zsEQ=+MB6TWaCI#?8K7lKXwWvY$-P_zJXoE2u)-Fe4ae9SsB9Xa42!e4TJw*5P?<+z zms=H4KVZx!%B(r@{r4W!9yXc5Mc6bRtGHS}Rz8RWo6uv8Z(~QK9i|8BLK@171!P)h zIyVnM%nBE=^DfyxVTzBsUQsNCOgVV5!1j!~sMu)>riyi`o(zYqoR^Cr$q;$DCIqzt zlKP0A3UN9yl?^>5^#}cM{77RY9VBU<37{F~yDq;32$+N9eXi zCp?V-h(P&i|2k*l!{C1^kaoA^296?@z zUm1H&jz%d3l`(C+k|C0OE*ZU`do#SAm6&GWWBz>yy&_w#q=e}KOp|ow%$Zn2mhgNw z(gQyl|kLrmQrDq+*6s6~12Ul>y^t_`0gl6ZxbEjkt% z{6my@>+DKJ21Sr=KTtH{6(AQU7S2hL9h~(SII^dp$^HE!oIt+(Yj8X+NfL7M8!UsQ z*Y6l_C}+E7^6ZxOiR)lzOjr}ni=suUVoKm&C62LVy{(lVyF{IpJ{nR)l}ZE|Rw@nw z$B~Al6eVJ3)C~fpQGeyY>aS4NjUC1s8!T5-AF#p}7*9Q&b4!Tg=H`luH@bIY^_laC z1|80Jv?dinJMbuy&c`kjqx1C`M<1Q9QMU#g+D*o&4UDYw1z=1_5uFRaf}%R$?~*Q> zEKk=_Q^gSn0Rw+u#HW*e*&(MOBwPhmV|mxke*ZTZCF#i27<&pTZQ&h)Zhbg1i@$ z7(=8t0qIEtD^6^{(V>$Bhv^e3g{f1M6u|7anvTnU9D1LT!vH0Z_zz2-DDoykxjxk$#e*1^*Nhs` zpqma4pq4V3y|9*5P>_GSQ=3i=e*>$aAqHfr;Ov;8Z%CeF{6qx}vTn^YtYXOgo7#;G zav*4rpDYLUj@$_m$y{>Q>Rhh~#&|)D{q8X*hTaSz2GxZ|1&CUD1gP#EUuTs@O_?^Q zQE^L~A$N84dP*78r)7~Qhv?sQ$eQ(%QTgQ#6O_Wm`_Bvh%snw71QIt_d10${H+s1%|Jg))2a6$5dhZDoG z)5%c#XV}7lA@0tv2cFkxQ2Romzq3Co-^fQXR~Wy~QE$!5eyeIw?gQ1= z;23>5#jj5CMM`J5R@53&DNQF4G)KCv`O|z0tf#CBzgZk;uza6d!TM4 zyrZTO5^A4;VLl&V{=fd~07*3{gn)A+pZgUkWEr$S|M{Pv1LLm&CkLfi2JZRddoG63 z13d^i_mYwVZd>#RbZM=1aMWs&_3~5#wD9ygwTxcGzPUe=VMq5X8ANRHeaEU0PnL>Wr8wJ$j3w%yZ5(^G04Oiciqt7QH7DZH;!7=N&y=op*$48)5{^hlhd1 z0f1`^A7FGmUhKU=Rqw$+{KMep44zW*Ys$Zz_UJCGK%K_`Tkk@3+L&|Z#;27#ODI{6 zE&jROp4iIJK5NOGBybot^BputAX15vk<}a14dDTtAoQSz9oqxk)q+8QLQh~;&+w2! zx9296IG{Zx9nu!}9z_Fe$sHo6(?|sSwyXgHz>OF`N9S4dM2b=e74Y1=bM((!Fl2Gc zN*k()(Sm9@IB*6#s_K%i*EKxpX8G06#p2+`CW{P97=;i}#+fa_`}O6zV%gb%u4kpZ z)G8CT7hy`7&EyFx;-xTy6Z=h@X4fpC6)sN-Wc!0vSM{l~qZ4KE!oBK>`u_My|M_Si zyGIfTX#+^_bshuh59$*@L_sxs_4Yv%Ij{(b*NA7rh!y567V8I;CBE65td_C)2p%D9 zW{!kI_t<*XgqLeCzk=L4sF5MGaTPcc9U4hgCO_+0Ep6bip0Adth)1a+CPB00&l9d= ztq|c>3ZGPcj(v*mFiwDy?JW8fl%Ar-gv8%ri_xPMZW6>B+$A5Sg<=r>8E|^(XF%!s zM%j<)ew^CE%{mQ~KBSrzN;c=p7*6@v0=VUwa`Fhl!3)BLg`gOXCaC5+j;A%3K8>T? zrEkwWiaMpiYQ$X3>?gcb^SAX58mUN?pTV>_!34=iBx9_g{VE; zP=j_%vxyfS`L_5;L2fhM*W-BWIPHWvh@+|{%^;niH_Wl?}gHy$MQlRQv z+P6s_9RzE>NhjFeG@&~!5pc00mL9Ct9kq;bC&5u%4YuvBSwo<92T0=WgHLhU*++j+ z9>H`ueFdm~u`~5RV^4ZhbT`yZ0SE}37SG>2fBXFI`Mc*oKmXuSaDR@v)_pxR0t_*C=WBUr=6` zb3xb~!vpZgVz>Ys0w(mob5?~4wSiqk+|-X+#?0y&x@|`9fNkRc9nhm|UkoX6wc*G6 z9kh7r)_UR!I4j0{-qH=l81I~kPp8)TWqeF08(ti=6wAly0&AD z9DK8DSeGS6^_9HQ>cu5GwBh_bI_&SeW0Jfw$IKC+-*9$yezM$r?^|H3cIUL%4n0=H zAI#RL*FORZQ|k3x^!^yL?P{#GHSW#CQV3E|0#s!Iq-H$%ZTfC?W=>t4k;> zFDkyQv&Z-P&Var{(mn1p%Ik2Ws=a1XdNd(vQVg8mztgW3r(+CR*178S$om+=A2<_~RkRq+v zEYzqQi(H9h_^`UI!qb@S* zIkE?S?!#h*atpYuEzyoqrGorCiKduqR=ydFVP{fLe}H$Rydu&|qA%465ZiJbJ@DEC z!suZ>xxC)yspsmm@Q09*v&$E_|HH>`EKs_#m7+4zrxK;;@fWCrINuXO^Ovt?>tnp|@#%K9ImZ^0 zzr#L43?FrZPi^Cq;cn`Iyb@YrHJnV<3_T^8mgycowoaPoHMDll(OdK_aW~V4f6VEt zcm1LpCor_<&g9ohX^M`!F&&OR&3^0l;S&=>RB$4xU`t195%{Kil$P3}*AV)a+`ai5 zD6VQag!+k}yz7w7-h$WhoB)w6TP0vkayeK0*gAsMcN7FP{DVOdIdDCohBKxeqq<%) zXx+l}N0IMRj_5~P!9~mQKounoMl|9Iz$7xROpM-W7?B-|o%7B>dAd70kD4P;g{XvE z06l|@d;v?K-#gkT;GZgzq?V9VfGfGstJPY5bTTFsghbWoB5}jReRJ-yx)HyK$L#WQ zPFX(M2Dh-({hAr1eD)m^YHrb+CI?-jahDgzu+s%SG1^f{QLpYMx+Zg0b};WAr*{@Rr*VYq5WF07{f-R0lR1nh9)+zehl(Ju zL)z5p?DTsSK)X3TyGHuZ%h`IiegUs4Gx5h4(EN7$Rz^>_Rz{D;t#R{(RDCd6W@bQY zM%#6xusUHe!oJKZ!^mlrOFGcdl6q6PsR72I&kg>zdYc@%4Tp@{75PT_@z`F!-dtbF zK30n@7AsstKqDq)Q$29H8!LRAv3e$zAcv5(Tjm>+;UyeAWJc#@<9Zjw8z!ZZgmbXk{&Ur^C0Md-FsJW2QeUPGmF#eJ%oBt+K6WI^15;ijR#1BQx2 zU&`}zdmwDF5jK3|Dlv}EF5r4Si9(?^;EX#_ z9h1-Dn0uxHLBGu}&FU_$(sF&iJDqJHLtV?)GwB^k!@8A+3v1UhQP&U7EiWUTUJhN&={p8|k^9s#$r1k)A#rg4c1IKapNQzZ~ZY;kXUGJOI(QZS zg3@F6JqmWz_~XZq$rtwqtqDYfKafE*KnhW|=27swzSuUbCz(u)+|Gc0kZ}X`)HXM! z)B%-?f!7^`#S?mbxbfowKB$HDb{%a~BLDC-x2tn894}^YuE<$$wkQFXGXi4gXT}VA zFlbt(Tn9ea@XEqoPV{d@Nl3C;gb0%vJV9#j&VV<+SzWOro8G95))8SC0~-sg;jv+{ z2bc)U3sh>PPLny0*2WVgLD43C579k7v9|*+Lv@0uGx=i5T3E@jtn~BWV-PjY$naoR6=7dFeh)U)eqdiFjipwrCG}N^WcZ_KVWx@ zTHz@uQV2y&ifU>Ck#%V73XDcM^94nR)n-Z$#IOKN!^kBh1%nz!x!R)O zH>^ivq_7^%Il3M(jjn3#Qc(SYHU*fYMhfYhjT#P)@Zv2$@Uf@JV!hq}w-_D)NIN*1~itvB9)*GPE1j z@Mk)rn@cGpyU!|gl6{afA>(i`5oZodqMxYL;V)J@{PcAD>GAe%XV?EXKnP<%c>% z{%5yYJ>7>$hJC%E;GA8W;>Eb*nfsi3J|W~#u@Rgke%Jo`37A{dSq)7M;^uR zNGge66aCd7b|bjFoK<{;t_y~vLtouyzD=Zi+Z3ZQJOg`b7!0Bcq_v+tz65ZaR?;(B z;4RQ`4#;R2GYPyA%vzjh~Dy-6T4!Sew z&X$!3;FeM%X*Klx(kw3%mpv;nk+<@?J5RvLPeki9c@HN#U)R|VPDyx`Cnq4yX9j(B z+NQ|OUD>dHR+$Id;TRFAm#vXk@XV7?S#A=HhJ-IyzhS0Q7*u^<#eBK?V_z-{jMN%- z1!o0R0H%3PhMkF`Zg@&Uqca@|A|KQfYJx-knJPJA#eI<7U;rXOo^MZ=PSLw(0{r62 zK-yC9bn`+Y2fB<+L>}Rxn-o+>)6z;KzR878%Kqw-3e&@1hy>eqG43N*8*Q=>Em0oX z>v?cn3R1cq)P0Clp#C*alX8-)x)Lnezx#QoFh~$R{8vZ+<=TlZAL>Ko?B_j4AX z(dNpYmbxq7P-PzC@QL^%D7ki=%1~oQ-qa)pW^zeJf;A5#N(%akyujBlPu<7r0U*+S z5V`%KJWh}lVF2Fan)a0dOEyLd3S@H*w-G_TV3Sath&jlO>$(A^5J;lBc@_aj2Y*y5 z%!1=MB+2R=y@d!=JqQ3%!BfED?7jpKyCvCnnrm5~pfu?6rx&X@ps<$jk=b_vq&T!Cc~I1ix2Izqh(`5M1*U@{leW&6KaTg6w{y zW|b{r;0DrI%u|e>n__3x^(LsB^!*+(W5*Q)ha+?fq)r+p$#Y(Rc#j5JKVLth$^7p2 z4jDLNAJsG;FMMVrt-rrILT6*fGSQY!5bxRpnmPl}UW`hT1xJXsH&g7&0I90Q%c)?h zeMTOek{k|7aNYwD0J~={r?V9_e!-eTT|B&-NRfqTNlujNY+*##&o?U1wsg~`WmG?! z#Bl-(M^InYSvi$GOC0p(Iif4Zv?5krq5p8*&3bm02E&~xQh(ZENWYth0CpT4G5~!P zw3At~>%Q-$S+af<6l5H{CkjB%c+=4KreQ)d;=}5Nvi&J)G59MEE6LotGpVMx4la=L za6yK(Oypye?Y%o(qI(|p9H~IRe)$B#{dCjW`|h`oH{ZF9airR^G@GWOfXs#Hir|vS zxO@EUteDTdF)YjFR=J0z$bP1$^Cc`yk}vN!&8n5fq7f3XfRaoJrb0**2Ou%M>_X1y zq{i}G*|UJ6>;aD2RU<%y0~;6JC)L=oZF7xz9NZ@jbwSHMhp&_Zm|!PtN%pdqdD<9@ zbZIIBxI@@|K7PDh*!9{3-R*??$(HR9E^SH2isSkmnN*C8FAmp!N^HN|=jp}+C`G;e z^!Q`D%SQlP_uL6lD*+skF@nFzSwp&TUM*^Fp!uPI2a_%Tc6;~X%Ws~#P)sW@PS|pqr|XC z27Dn(!ye#u!Blp8$`;B~uQ$@quDb*J7Jl#LuU;Q*d-ujXdwGou^^1OB9!3e9MwUol zfYcup4)5U{^SSj-OvR2uLS`7Ty~PTJ>4%3nEyw{K38_cztw!PqegnmkByJw5iI)#& zb=8wzIXW@vxkD-uU$N{ERCfG)PX(Q!&kx=FHxI5=yT9Nzi#as5tQkUBGar_tAbU%9 ztN2?s^BH_-%#F#nw=kh?hf7m+lTqeI4-MTk*dJ73pm0D6DZv@=jb4K5OcV(RVrXxE z+uZyd;wR%u6yYXY)c8dQj+#_XnYffzKqfqt`)jfkToF9Zhy#e{A?lPVay!Qyhh+%6 zF~N4Pkpzxve;_4&hPNS9)`GQPwKNmJCni+28*Veibd!#ZOJ`ao_S1^Y_&e5uWes6$lQQvI13j8 zPNb#`0kteGSClj&y~cV)eTixi@-@00v>`_-w?bDcTzdCvjAW7Z_v53tA=PX14#nk5 zbYKBg8iRFA`zEVJ0*XFW)eWJHUT2shWc1)|#IcUf(t3^_gZvO#R zO0vPjHk`(4_%cu<=4kN|Ac6=J6b`InIvg4*uqBp?E{&7!MzRv<=E_I`k~(p(!H z(B<+Snv-f483nuNXHBcIE0p4t#C<)~SRbI0$xetJJJhvt@h-~a3Gvt34@Ns9C=32} zp0roUb%r)s@DNYP5i)5%KLn})keb%ZD$sP>gaT=|PE`sQp5O4&c!hAwsP3QjyNAsB$< zkIK;c`T%KH+`j&H5PqA4-xlD8TG-AOED2;BuF}8Yy$D!vv4C89W!d$@1v=wGx!t#ZN+L-cE&uvWki`>PSI)ru#ka~1>ys#7DG1H{F6xJ0M z4ps!6Hf|mw4G`f5#8U#16-NscR-UKiKD5Ow#WHIS8qLOX7Q=jfw>c;KOvH<`M{vG;j^4sU5hK?|BosjE-;9LfzwEkAa>nTXZ1$I$OXMbK%l~!oEaA`oOYhm&dL6SELsiJG( zCT5_JrQ!V1MYtDs!B;XH*N<|EYAK*i?`drUpI^bOhKMf>4x&#WiEFLdCjyp2tni6a zMmZM!95zdzB_-g)?Yq_DoISIERjTMWenPS#7uKcE%5(AsjYBfFA^Qn*1mUO##sSb~ zG)YE(gDXg;mI42s;;?*C-N}QCFhzXnV@CksO_tSw`jogqLE>5570yAPRZ#)--GZbJ zZs^`X;0qG5LqbCX7Sv?T-(uzQc$SxS{8nfXIAM$B@l@O1j8ow!aXkJNcv5oPFjye{ z;xw+7fZM5z?~bzr3_H@4gT_EjIjD~Vcu)dZ+X?zNweo$$ueN9?*=6`jHWQ2M^g%a~ zEDW+=Y4A4aV+20fHu5rs0BIXVyuaSuKio|Ap3pZMZ5t=A_ma!#yeXG3DBW0k0|rQf z!x|`j?z4vd*y~k*l0(%1o|?IFiP>fUq{UUR1D^@}pZHlx1OK)>a6ZEw2o0Bgb^+7M zoZwfIdE{mL24D?IeJR9%vu{3mwM{bEFF7;`frvjPEi5$u`*TzDh|uj5qQ@x748>LG zFtpemZvHBQAcWQs++viC2cQXiKd2|+`T>r~R?NCNX3py&*u}HMP7#f?C?A)Fa3#f3&x!$dHGq1x%$^>y93r86s;S%{l=o7@ zk|&Uo(=?@6+o?d;4#lW+fmqW68&pcO@6dZn2uglM2ul8;t4oQ)bS`*rrqPX`T`jQ6 ze4Oi{`iob7E@$9960+sYDf4g_ zZHdsZ(nDQ^GmL}o5EXLNp|xwV9s*R;lgn`hPqqFMT9D&nXhDwO*@9f@0g1JGaGR7Y zqLt~NtlC89I8-IdXCmu1-=R2!VEDuMlnFH#cHg;@L*tOiH|7W}+KEexUc!g{(|Rbg zDf(G3=RPW8d#~Ull=WcJ?(t&AYA04VwzUBinHyj*;Pi<#7vzH3NP&c!bCir^DZH9S zIzHjLR115xGbuIq)R2JDr;67L-{i#VGxU4d(+z3Ls6T?I4s9&1R_F>!zjk$TEb+p^ zxGb1@hy`9LIJA&MOr4G=PCTL7*GscjGW=A9O_f^MX;urH4LI*{9@8_pRjr|=LW><@ zkF&a|oH7>m$RI6Xy<8gNmFArqaN>~e*E*a6&Td=(JmTGs^3$Z5z zq485A%L7loM+2NpVQ_{7k2XiYS980ie|D+amw=W!nIqd3h2`RH1!si6T>g6sJ-0P1 z;}IB`v7|pOPBe^RDVZVIu*n?@zKk0^N|_Bjj{QkfNY~D|>%kY4pum%ifG*>@3NYzm z-5_C+4K+YUo~BHJQyip>-oP$4tF33fGUpRpuAoSg6|iLqtV)?~4<0vg%nvB+)qIX2 z8c+?#E{=;Kuo-V@A&!`Ts|Cfi zjrbWVjmtTfhxhaX%}Wd4uZ9UpNE<@&a9{KYhpekTBO;D4`qkOEGk^y_TSN&;NT34i z2*?ZHa4~5$@hmE1$whzW=6rc#b2C;kao~W7119G!ZXkpndx1F%DY#Q%Q7OO?4*3c& z+c2rXRnFFug|M1ok&m%kZuOhmEdE^=U@W+FZqVkm)KFWUDM$lQeiS-7Ji}`SM%{lK zLULGsIyRG#9IbF( z<%qw3!4CyBwcwH-&<_=ZzqE1BfHahF-R7Xa6-ik|j^vR0E~pCOG^0pbSkPnmaV|rD zqA9kjJY_V1AFFk!PLj#(g(m%jqRMd-#5u$_IAqmZl#mdSJMuw6M%YrvARry;VY_Q| z06?s00nqc)#q{(X>X>D&sot~zbO96qIj=GRzo0>wiv?C+WitPXK%d2r2rF=4(R0$(511eNqF!0P=HND`EWLjG~wvr`M!4Y=s)IyPZ zRm!`lYF(llYb{2QxoAM(!AJ%Bv9=P!!9-Hefw#ayWwA&L-%S#JDGl za%iu`%7eYcXtYXvf1`auloikR-1iFwl~qZ zfOZgESo!4wbE-{H-c;INrtrgOUt3Y<-sTgPS^yRj=oyz&7jv?pQ!b_wEx>RGP93fm zi*tQT!U2n6>%PJlf=Hx~;lu6!dqZ`oK{RpLyBPA#@PCcO@^3uNkJ-XBMqAdWIZu}< zlFgn#Z=mn+`};5Zs@QpJyf|sUBeTFEQc(XWrZoTJ66FjvDHR5ES(6tV$m{XNTpD$BRMEvSq9gQAaaeCN?U^Q?Q2deWdkt7ofmJ@;Wk zmNvyR{wI%3Ev6}R3N!Q=lli5LHb(7z5n56cLYI~PsDs`qnFrzg%F~zsw%nY_!9o%d zXj2wOT~CM*X_=p)%T6z)uY|GPQN30^E&pS)LaG;0k<##d`&EnKxe zi%T8#A3JMV5xbjYQ&kqt%4AOgvn_=H`e_~?f(Ik>l0iv?w@olrVEge!}D zk=@dkr&UXw)<T2A9(AnOzd0psfb z#CZ^3(&Fr5c1%!~xP*za4_hMko?GI>K@UTkGmik09#&J_AW%@-gaR40PE}euS-zPf znPPWw%23(#ax-ag-s$;g6p=|b&Oe@?p#Yc9+ynp_0`>n&#IC25k)H);F?^_`|NYZl|lYXUG~Z7$b{cBQy|t= zKt404Hyph<2f1B>H7eW#FY@jfNX+#rOL}nlA3L__Z{RZje07R!1+YZxb`EZ%3hWpr zDROXO^2yJj#YQs`3&3)z-6@c4D8T^mVQi!BqNUqMot})-$`L#V!%m&6rD5YmqEDmi zl=@!7gT#2bfq@5}<=>IB2nq~1Mh`ClUYcpzc=-qLq}wldd*A(VfBpI6)7|^;ynl4! z(SzLsU8e!f);*-%BP$;>K!j#!4^)*XNb`q!PcPt%mAnr~m5eghx*->{sWvs1=khDU#uy`vKiDurC1A4^vW~%!XmOmah_L+)~@O+_$Ii! zf4e~@2lUItb2dN92la!9;Lq3S(<4ohI-hSozyJEXoDlP)onLH)CK8_>OGzf(F^EFH zRoreSimF3aQ{&0=vd0nvhb!J(G=<81hXYf(>U7Z@6S{EidRisD9$mH0FXno6Hs+9{ zvwqjJJ`7936_q}Chs$6;g0QSwvt}A|bj6*Cgx(6!sg`HK6g0)QWtO~f=9_ewMELVT z?X5$;hK&ijgyQ>0Hf+$!DmaYbNo8nWsG1OCr24!{$gld{8=sK7li{kOE)6i-08c9g zJSBa5l0PBfE95;~9K(mvGT`6c91dU3Yexmv;ZJwyl@*#~g1ihv^73O0{vj$(SXB$VB*9!_BHzN6@P<=c((eAX;&7%c> ziLQ*63BJvK0vpq0x6@Y)P#|2C-U0E&a3mvq>9j(*#k0yN1EU?Mv5Gnfqc8l}h3hbd4P z*%Ai8WNcLoVWylRVd(r~bDC=ndob4TzTDqDKB031q57f>oxhdT0b}_rXW)N04hoJi z-N0mnp#WVI*;YGulhZ15 ztT1F`flI)CIK`-eljGATOatij)LbA5GgcEX`|377v!IlmMPYrX8|ON zU8na$uQ%+D`;*}WKYA$hx%s}|oydWgRS9@q`C<*-)tyz@_lBV#Y{qhw%;;KyHXsWI z%%8;$C?e(wDXU=8cJ!5J>n2iu%TDcbVzl)eUIfWCNZTi+8qZeD9~Wm9>Te9oiZQ&4 zx~chcyG6W!1w^9xL83|KrvD5sAE&dBJm53@r`**jqRR>eB?6?W5#{Oq-;v|^>E;?; zO73soKixk7g=CMH>6r$hU*FR?_1wJttm|$wWU8qN2Fw&ZS*!za1ymA7un%M?QXn8+ zwOI7otw%5<@8BTt^~}jRKJcRX zEn9bac}5PybQt-po-^3ejB&SG+M~gu?@o%MDGno>Gje^+;yLWD3<_OzVGHQbx%sPc zX`u--mQHAaDWVuAPv<)K2Ju}L8N*TVXHR=s2XIiCWop*1*Yxh%up1ICnkwh(gj;mi zDBM}nm(?x%nw1aot|YzyXNT*!awvFKyDS`7L^Z4=M6 zsc)huSCB6p0ai7RAyPO&iaeJCq$(?$R-`= zug{+B$jn9qKSK75C8s4cvZIzqJ$So9pV$FQ5{o5ShKTtz~9UipNU8Ou{IFeFXp z1G-1?rTT_@WfT^kHpZi?fizo)A91KG;r-zQ!Q%!Kke)w&bp|zzH4R5(8V&+WN#tKEPlDfJ z_J+~*gex+EyEdvM9nMHNBB(Hv$L@9yFM7HB54kPrFUD@_nuaU0Qi$d2BHW90L4KM_>Pcp`2cScXLla9Y3; zd*B(I8TK(0t<(1d|7{^ba7sUFQqlajjAUeAu%{lF^)V@ zaF{HQJUnV-i3}rWPs-H~MSBT(Cy$v;(PyMg8jm~U(JMs6RXQVX68MVu3lBiGrYNr(=8q(~%k!8nL8t+Hq$HA%;6uX~4~V zD8kW^;*x+~z;~0kXfZNZbHXd5oYd(`R8>@~%tW^^J{K+Mz!hXzUQPOus~1_6C-bfeH(=_feY&-4_6(lF+&P zaP#r@4rZdZffSK%zDwQ+5v;VD10n$)AeQp1;FD|{af&O9%f3VoKx_saX89&z4g~a- zbAeY6$1JKUeNBT-4pCS^H0V41F>5jV%q(5z^!c`0r=rSXPaE4tz-jvpHZXbsiVuu8 zZy)y+XqhFeKu^eWB}Y6h5DKV>F2Z?_e1d!&4m0ia)%ot1?@}HqD?-W->5 zlq8^?GAjlx&5&o2g>?T7+aU$v+ZZW`-sT+MH0I6Zp&(b^3!+3%0ZbtgCaL|1vp=k+ zL$GM|f6cn%oPYV@fMoZ>$0k>8rl6TXLyv`_G<6C$1pt-QYMLKq@m@HQmzUrY7v~6r zA{(|86VB#1{S;@)lKbnYxmf9$iK2I?C`sn{>-B@>91B=_{h*Boe{<$p?GMYowtn!e z!tx8KT?CTGE~F_oWW8YHMzj;qEQr>*C^FIwxkeJ*qBpi&xv0sNirY+qIWRjv)>fw0 zQF2x3+$fIq(fPr~K>0LSso-Qy3thufd;u0Npz z&&OJ>5aO~~y@xxexH&As(nv<+1*Lq|lpd_(?AP17&rjcW__6zN%OqNW2Ov3>eatuS z@ZfLu@TA}U`O|kD{2~%gYM+z>tzcb$q2{L2VPFvXDd)Y?Ew)Ksi!F-s3k}R-@z#yCc#sqaRI)e zyB0VsZ^(;Q1v#It5f?+*3Vu>y(j&uIPBdChLYaH2%-IpqWIQyE@a*u$b^T6J!qWnT zXe$Jl%eXrwc6WNVfooIeLU^|1q$I!vA%t0V4{A4|N(|+-lzTy))*yBBFXm@txjc&3 zD+MrmRhg;wD!1@se0$Uu-X6Ui-5w#hE$7OCSQy_l&z%$=8T1#suS)GN9Z%R{|QxD-QAsPO4vpBi( zJWqq80Qb!_k&OKo*l2@y%Pxv+^lXBvv6W#YZYQNu2_>>uA#_f17Q-{Ol#`4HH6`mC zhJ%M5m&jhU&6;7eLTXPhC?b-S13S{!lf2iE9tl0W0p#wHmtxfnvA18g{BOGt!MMb1d@M@u4a6eMtGI=KXX7 za4Ecslww%tG9QZMhFpcgOoWXl@Emy#KtpS^i=j3T+#A!mez3GxE;upA=KaEtT|=ACQpzwa9p5EVPD+uMAm?~OjWF8<5awbMUzcw3F@@+d56#Z67 zBfK`GYf#s%-_|XDj@fw?5kIA}hwWf%?*PqXwp0>|^BbRKqCi3Kq;r^{KGEkM|Jpw(>< zF=FrGuO*-+_LOZVmz;3w141{+6S`Ps$d(nT9+A$}=8(Z1C``FJD^E{q1z-Qd2-Wqc zr<>OT)}omiwRuWyB!+iZoRgB&=H}t%{@0ri2*SgTmsMUZ5V*@<=Gl*;OgBr)C!sv=ZOfRC7(UKp3{iHqwP zR4IaY5++boDMhnEwwKJxgf64dLW6<0LXZFrW>_mg$>HJ#M?VkhHwX2VsgxWXbPfza z$w9c7aEl~h-+slos|^--k?cu*nv;n0H|^O2GLgm8nlCZMguuFz4y2qoD~d=$8=NRgznr8TP)_9WOH2BgU4KGkSxYSIx)u$ z2PaEVW{EZ_mXAwx0}KL)@1?$f95 zL`;X>wx-`iB&cn8GE&@g8<%aj=dLm*d16&D{yn?>86l*gsi-j{y6`TELuQx#d!4bT zgYvzp(r1Q%E(n1Y0yok4pTip-Pe(xk)_0 z^-qcZ=3nLcmo>viwN88^D;QTSU|elCj0&v)L&ojv^)5282dIzvTd?UEJxYaQebiT} zI7hd~+i*7e>pB!<))ae4wID@juYC-g8Cj%vD!>|MsGq5)rZM1;tl~8rmIn?U)Cr8$ zbjw+Afb?DUMsO~pDXa9*ewE5)@tDeATw~1_OcXmUY!ep4a+Ngx(PL~r;P6Z@&d(&q z&D$ikaXdo+&L(;`0s+&jz<PuAAtA}mdv>vQ*wZn6P0L|LSpcvU&&6VtH?o9lx0TFlloNq$ zn`*?o@1U>*LN83?*47J4O!Y(ap2NfbkX7^8Z2c@Yoxe!8O14W8Pe^&lSHAFB`A+Z_ z#-sq4t44J#Bz1rD@bu}?yoiD&jK8w8BnS@j7d5Tivf_5faeiO)MOFZWArJGDDoa@R-e^!ig_T(g)5?vo12#LED}~=Kt@2H2dxLvEKgDRg?4% zT9_Y9Nq~)s%g2u;IEo;XCv-!GQy*4(5mR~!@Ua8{0{OXVl^?>;DIQUjTK$)!Vtq!% ziV+Bu4X9I{FcLhIR0;K57Y^jJnQWpcx45s<_A71>)wUnsZywLe6&7fh?9&WvL$f@p zULzDF>7qRkOyudJz0d+pmAYAdfn6U(WFi#?>a7bz*BmMkU15?E9jQ@iEg;z>BvBYu zir`+zQzI1$L<-iPS(;2M984G$V7<-BLR)&Ez6N%=rO(IQINxLDyz_Xf&+69t3|N)0X1Pp%?|T2I{r9gs*Qkj634h+( zE?1!^7|s^`+6=2F$BRNA<$UV}YfzAFq&`c__^1y$Yi#|zFvvjJ;)PzWJoMVQ9(RB# zSz@1;qXxR4ZA zZceiF{?PTy`pl8fI_&T26zU|BZvr*9PbpCKGn19NRg4cIa-@5Dpwa{@LzOzQci`{I z@kYW^fjcEABu)8~kL!1*4;P#$Ct4xv9oD*ij#J8#W8La9y~SA zr8IyGts1D8JtoJuIjH+!{0af;8qXI0Neq@|zLHUheftr1(%TUj{p>6&ph=5ls9@O? z{eC`I_;4)fj*lAyHzY&Uq??6lIVO@7WI0U{@U1ZDC$IE*?vlF!swyDW#Iz7bgpKD< zBAD%{gUE&LttQ28uGT4>*|J_#L1d>|?L?)p`OpVz1Nu-R3+JLz3s5PS6hcr{1TzM*V8yyrNJ3~Q)nFaQHfw2g)YHZS5IfEpmu0M8%UbTcFY z1+oy5Sb7$G;F02cl3*vjGPLiL`#HwW1`q`1oKgzw)w6-}_6v>)OZ_ZBS_UUpuTLk| zKw8(i&cM9E?3fXFoQDba8LgmRcK{f?W))u7V;*Tsivw4Aq@E1#<<5-yK+V8GrDjNH zp|14$)koldf4Sd7jnHoQ5dM*7`>Pw@fNRFDGhn=AGEEjL4uRESNUhG0StV0VHLbFu0^$Q%%6bJlt6S}A)qA|1=`bd6 zfJa{vI4yZ8qmY*p3y-F#)mdfmRG}tGhje!ewtXZSCz{eEp_uHz3MNxra=1IGOUsUF zP9g)n19&Eb%&)!Fgv5OgP>vQ|`wTTn^D$s1!v*J_7}>hR5`FCZ!oXRMli>#lzs5zP~LqnUQIUG)k0Zc%YAfgg2+vB-OFc;p& z?QCq7szA)XphopCQn>p1zq{5efExy7|-tDE8zV+i#g1Y zmj$P6nJ25XyF5dfm(XvCaI5+adG0YXK$LiH7rA>W!>#HgHed&_8Em6skObN?&2JLw z8igBVU}{lCCK6LNBxI5MX_}uGs(UuKP1YT`6{b<*!~mbj+9JwW33AgtBK|2bPZ7+t zIz5RUd=RK;AaZ1v6W<;%xmm(Vt%!g0hYQMSA~WtC1~P6$YW+e11hD5|}= z@`MmH3&rH3f3TT{N6j>ph_IRG=odzG0TO6hP}}izgC5TbodUhQ#^#Mokt+KVm5v}! zeA9AZPh_LE4ETX649j6kSxSVgJzD+E*bWn;(>Y*YLRbiP>~_CgKOi~&_S56-opeS) z>J(X6w0Yqi#kVjB2rCF3m$F-(U%~x>+9dpy7iA>_{`l!5*swf)Ksr>l7o~IP4^AQ! zF+Qut!FJ)^i(-;r%(b#?EH1XgQlZGzT3O3$jZ^xdA;++4J>IG`6$7r&RzfCS(%2^| zr1WbR^P%Jr#8D$RpoT97D9~jtR*$S6@@NHsZx_u4Y|FsL}Ln1~NGP`EKZdk%#g;{qN^MdkEl zB}@Q61@8pQM|9BEAt$Qh1bLCVS7TO!Hu(Qbg4V#WipXK~SyWjDx`w4PDB<^EsNp zQ?2avvhD-PFbVSZUg~DBzF$s3#m@-^nQhQz3q!b( z5eXp#Hxtk_E}P?C{ne!5treyM~fbU>qGv;3>RCy5kvA6b?Lif@f6YCo_cE{F#9<+aqRAi5P$`fR=2*z!Gj8xAO>>yL7-Ep{i3}t2)bD5HTz&y@WSrD8|_DLMkc3F2wS}5Q=u~{(S zy%``_em`0qzB+$+-2HU>_@L?~T3tK<>}+rIA-xDyf>-~SK=C^b_(@B!8V1d5NeE*l zUJ;@A3ss;_@AUy8hRj7So<~t9$#l@e=auCAzXK#3@xBv`=2?F{D zuf9G#vZDp{8~(cYZNGySZC{=ckM(sGL)DKe&@DhNWXoh+7H3D&^(t6uyl%m4ap-L5 zxN#w?q*|P!e8m-BY2ziXc{)*$_5u$_damH9sEG-48aBYs=ruG=KL!-}1Qz>3X-eVo zl0jt&SPjC_11TChK4AZ%kJ2hjDM^uIeNOCu(uU87=HzMyNP}pt+8y$7JsdnP0Iz+6 ze2tnz2#b&ZawcNWs_NF!HepEcwEg~h_x{W0uh)-z_;vsG^Vd)N=$U-`L0a29d`1(S z?|#4tu64fa{E6e8@AmmCE_S~AfAEV=PXWS$*#UVe$0$WKfFF#jtA>7%X{Tr$tce?i z0Y86*&nZ<1)UO{{R8rK>FfRE$@-u81@Zyy~TfznKJ%ibrUMv`_*)SiYS#$$hD3nuU z^Kgn64^N>ElFlD`XEG9X3IjSslPHvmlPO9Uek3(V&syhzXOyq|k`zaEVI`q4!=N6F zxqp4nzGK2j3@?3o1!)kHjo<K09$8DN? zFlhJ{-RmD+i*0U^KI+gQhR{fMu{=H7ptJ$YvBTbh{{cJy_27qtL3cD94Th6J)fiYn?N z>E!UhNf1E2$v|@h*k^sRo9`h4{~qhf0)B7wA>BUGHXqchL^G_tU>8Nv`dWb+)Hmo?5Ah_NrJ2h}7uV1}_ z+KhBX(Uc{;M$mR?eH%p&`d83xg3oK*4Q0jpVbq>-vCsn58HXftAo&BXI!e~{YBAUy zzMVlYP(pCSKO2+htUo+m11mtHm#;tj%7|l=h8fKPRG@o~b^?E}f<87J9$?=gvEKvl z_a4DAhRU=D2>Lq`FK_qp)Ai2}oqzd{&i@CnGOYFHAN+B4sEsjHGl669_yR3kq!Fyr z8yb-q2bG10I%Z>_rf1g2wM@p8K2RsTrYoaYcFDSfUh#hK=G)i%{m1>^ZyxsVzEI0B z7uxRqFJHbq-0V2Mmt21Q{p-zx=_t2gySuM=IbQtoQSSA6zw?Mcyk7@5bZG>&E`jtw z)_~TXaRtv408wk^b_iFmc55U2Gti&qKjgT~`!jHD?Jm{Pc^`(uSBKLbVHJF?qzR$n%e`-#m_es2Uaf1-d(K2t;@p&rKn}1 zeu;Ct`c`R5L^^r52{z&Xhj zUhNb2hqVpMx~3ww&G9{c+3`JwAcPY)>`y#%1Skjn4?L)C7@w0U+E$EdzeH!m!-W$f?jo zf)OirkkC*=u2JII?1q}5nW2m-P_*W!(vB6DC+L^ z%TEtjj*Gu0qRme=cgvd*$wmnrl5i9!0;xN8uMne^XX}JL7^M^@>FfL3jr=w8w+oOX z`9T_?shLdlhoEhU#n)J4YyfZH?v^96A&$?cPNt|?hTdcwZ9XW``ZMa5G(7$lrGnO} zBw2bgrztSY_mTHjZAVWIjz2SPqy@CCF&)0#w~&<}??z2F_2im0gckDf?hAtY=C{-# z2eXp)5RVYrTAlxhLMLkXuClo9SegYO4b$&R2ms`Bh72=!J|GvCE!32O-m|bw6eBb?Hh;X?5$ZQ52Bcxy~&l2Xt@R3;* zKC1MM`1|9RyH9&N>B9Zf!*ADLA@cFBa^~B}jwO>q;qRqczF=-u?yFVz@>DJ7=oyB* zRfZuvP#J1SIZd3$u#Z|M$|^ppa5i?onVepa>r^ zzZZayNTfVPk>O@D<@-QtlR+F|#LZjE67)&lAyA0lI`M%_S_C+1*@CoG*~ksq=jdT4 zZx4_R39rIyg?nY}G|2kiq$i;h^ktSN9Lh^gCM_7k-0iNmP*p7VQ+q6eA0l(XW@(PW zs~sXNz(ACs%N`;xu-3W^;rRGqD!wIk35w@dBf3 zo5`=yvmFRPoi??zT^m&j;A-oQ2QSq+Or+Mqo&v{HQzYS5n=(l<`Lebt`i=Afj}AH` zgX+l4OfL{@8lYAr=<8fLr-FP*V1~-Wg|%#%s7q-i-gFOoM6m8QtT}6H!)8)4=Gwq; z5o0rs=nB!9CM&=MwJZ3S2SD(5-D?`EL3v&xKeMxTA-y|YU8R*^XN-|S6KRur_|7UJ z;D^Q85eF!$fz*7(--Wd%6k2JzJB$O)pDDWl8{kb<^YsI zT}9tTluUX8yo4=a<#^_NeW3On^$(Wy1g2p#?o!erBowQKgT~FUp@6*Q6L!4gm*v^Q z%ZgAA{>pRI!ev+g(hM~jB+(|B&jD1VMQF@LXh^OIGb=8R+42V3%K8`pX%%!cy;lk- zN=JJp{a|g4y9-Lcgu=W49Br30yvr;HEeZffSRwWd(1{rWCmNvc*5RsZ=Bn%~vT(>V z5iHbAmGgpXztx+a)+nf0uQV-Lq#(pSnVL5lm!%F>h;Th4YcDD7F?k?$*OGS@TwI>S zkfjSjJuxSKaoG2$b&~8=5Xhl$Umg--N^`Uh>d9OCx1PR*P+B>CYrk`=o1r2`x@+n> zBW%c3yXYar1y^*ES}tWxd>AvFqPT`b`)qTFXhy=-pP#7PQ-AMT;`Yd5)ZGK^7Jf2+ z+hw%|jw6&-SCd!5WrI`hD?$h7&ScPn|Lq{ONp*+JH~(2Y(e2x}G0*`f8me z^p$Z$oE)`~z^7UU{I2!koLKAU$~2&6=&n9dZUgycf(W|F@=Q$@DV>3{PCS)Djryq0 zE0N3^n1V%yniJ&qEulyK8aS$y>@(yQEO_vUHU@l23ZIkjOVuW^RI*Bwps7~cd_9Pw zo}>$n)AS;A!D9-MUaJY9WC($S0-BEOK~l$8K-&q@$6|X|F#Ce?X<@r$sGutqCUFg* zBNMs~dqr%YW_Apif2s)jo-#g^aFwJKf}ao|_Ixm>pt(KnYh;17fA zxJ0o=Bi6-5h@X>p^{U=kH|wn%lO&PxQDe8dLGt{yhT2*}FJ~@QOX`eVw2}$65|=}= z1yp3MEP#)OP`c*js+&H%KWaR@kGbUZ^|De&IFjk&N9z%rYdnZ>Aa%r-l_Zh$b3`ccm#AaemhLq!5-bm*f{h@z0F8 zBxwN!I^J*~6_a3Z>c|gk30R(BN3g9&U^s4E@M3|GvSDR1yWMA4==4x9GxFi_`tkOC z2fuL+4Gbg{Cu>7{P>`hvRl~Lnt7`CaiWTO7f=&BCN)WZ`O#48j z?Ac)_q1H)4O1s_J2}hMQS+3)PtZo$lMe3T#g9c zZ9T#72)fw6z^K!IB7-OS=XQ|&EBoX&|KygR)U#t6U5KWF06XJXY-)3Te}DbEs56o| zG2KxVE>>GXf7eH@Wo`>eO31L#6eVcD;uC9jWYIt>0cgeGXrw2&{tS z7bTa1*8!u#QiI8(N+ygVafaemxlzsyYs>>1BGp>GK2VcTG$WwOIe;v(?@%jbJ4nPi zR|D4IltAs|7MB5K@(KEsku&xix{fhMR8D*1Q5#?EBbCCmSz+PaTNo?}aTZ4H0W_oY zAmn-C%`>>DP>4QzTY330))4OKYKWFi!z$+YLW6=$Hn2WV!@N1v<_gQQ=9hMQS{Pgh ze?Wc$495m0gjWB6MK=azpMhFimz{wsReHu$TFNOAW+@JLU9a$iQIlq{T&lSgpTrMT zNp?yMH3eM+(A@NMsAOi6hi(p<{Utk77}cHO@$qModd?tn8Y2a1)11TAO0{ud{S)Hpd&_5I#PI-<{W*O+Q~C@-ib66uoNq5q#!wjP1~n9mobaGF;Qrc zUb04&E3=xFX*vQR-h)9=CTwPYVaE2mV_IOe4@4O&I2GmSGyrOmZ-LZmzyKiL5G^~~ z7xA@q`?#?$mDVsQ4sM{Q(qLg5iqmu_%wVgU4W%SiEueK}23s`>scv!z)*Go4?(U$# z;`eTNzT#-%0n799C!CZsoF<+clt1AlWH@1sy)`CFXuaFAb<5->_FLYaqVYnGc17a# z?g)!>R5!Wf!aNs^aiJ*D9E=EpeF#((VlNEX$@laUG>6i@$D7aWitq^asD8)bKeG2ysjSIeTV(H-uKEdUj>$^6{>#c` z=KLUw>Bk>WP8N%!qmz@Z7mKl=&*?KOE^>Sp&vr^rmw?d1GhvW{Xm6{2gBs2?vhGzq zuZE$Xb=bkxa9V>YFU{Wq-L{MuD7S5<(r&?>Dt>QcFNI=8GY_m!h9nr8w-PZ5+aZ0~ z3U%oLNW)5WgioE!fw+Dk+8`*HjC&-1W4)p$l*HQ@ExccOp1z%m7jQ-+q!M$K%muj# zlsxFAwLS;6ktjc%HW@xNueQP+IaMj}Uiiu^tBbN*IvVdjUOzlSfsT$3>9}NeI8#@a zD_!ve>hs7>`s*_W35Q=WNI2yMgG8n@@|#?@UoV%jPLRZv$Evi_vgwg*o2eTWh*VT4 z!!%zbIvH4+meRG)lLHN(x1cG{HgHo&YUHv8sGRor{QT4XryF>(;K904`-OQ;B~MHm z2P%&{r}52i%#!Cry4wOFj@FWj(O~g>MFq+!I3wCKwkxQyek1jqXdytN7Zpvz*imu^ z<#7m|00hX1$+qOdHE7JHNTdQ^3!=p18dN;dJS9GvsGc#3AZlQoqX$SeQ+mAW=dCuP z(|HJ)Br1Qw6bNjvKG4D+($C5r6FL?E7mYyN+8h}f@9g?sj zn~*@SC0-b)AmXS!R3y44bI<^V7ER{B%Or9=;b7po!u@ z-O#SLDym;vOHu7+XGpkHWs-Te?m0-T^w55fUVKw!irmrRkx;R;w)#M|XktuX>A z4nyV)*ggWvc}F=GuZ7)&@f-khI8fNl#uR>c!wx!!8%z7j1J?%TWUpHR)-geH=nc{` zLx3N;@2)YBYb_||&Oca70oCJ3^1yFwLFvn9rNHTNGpM$7vMeOeu6sra^(OtBdte(a z1I~Ji!*WL_iloX|W34R%e#gSF+)vKvOd3MqJ&98Bx8?52p){xtY2Zdw8~o)Z=&>bJ zx(>~Dnt0a&?-Af^lBX^*1kZdPqK}R1$~bsrh%G}-gP+v!a565L2dyN}j2MeDfkpye zh=vi(Ri(8*#vp7X1GP_gIxGtl#1p>6aKjGqr2v=whKz>rMFNoqt>oQV{K{bxPiFXb zdr8-pd}%$L9EWvxg&kL3m5w8X^3xt#;nMvw%`kjXzaAO$R@+oCHl;BnsMhJeQ1eu; z0!dj_9MNOt#u)`TGPoCC5Y?=nXrBOYu22e+H##<3H5;O0B!`QTR0ChX|K)x#^&A4>gBuzck21Y zb{9S^+f5Bc3ASr{ZZuhE5Mb_z?=l{wrbn+A(BDRoy&(JP$J&=$&qt1F3p7MnKsv{`oNxvzY+3Jz_tx?IkLYkI56k&+0;}FeN+? z+Shj~Nh5?jT%51K`Qlp$;Zr}-vSaco@LKLA{!eDf)!n`oKq-VA~w z$_7Q6s2Q%R8;C&)R;mj~QUkb$wh)fEXK>?>4i^-hQ85gKV0yO3vqQ`};MwBQw5B0` z^5*D|6_)bim{!}0nd>J|SAewfKRBF=nI6u4{5}VT@?St+WCjtjEQI5Pqi%6E^QalD zI1=aay-l_P(RnFwW0z! z|Kx#$Ig=k*^-MmZr`>s-HR)))BUTnm9-ai<3QU!&UDdnU7OLti4Vg*8gXIL$%fcfv)V+}ku9Gv`y{Q3kFAR8d^LyV&5&)#P|gQ* zQ?tW_#$vn*H3+;1X3WWR*;KGSH}ff=(b$yCK9-8b4D~xNa>|B$AIhJV&7l8<_??pb z=}tHF2Rk@`V8dhL54qyzj6Fa)<1r1gH$(cuTkJ6mzNrob7^r>5UtXMn{482xVy~)2 ztSlR8kFp>KnnGb+c$nUJ<@s;Ei%E3QBZFyTW(Xbnps!Zp^MP(b15M3U?UC+4X_OQu z&97*!nUNTH(>T#h&~ddT@39)b46uVaP!RGg)PQl;^NND7v8po7dVM#VESoT>O}HBg z)&vP_98Hunu6!as3007pO|?by6}E&CTa+h9WYdh*LgE2JIuty{1DNk{Z$DH_`9%0X`IL5++I=FvvP-UE4e^ zt~qSUs)N}zcSUZFLx$2XQB+Jqq)TJQ_n)h~oM6Yl3_;Q)+qEP?%4~|(WH?{N&ggXoM+TqaygN>!!T$S82 zP?#i78ng>kNe4SJt*lNi=DJ1p0ptU`IX;_#ok zYcH0LfluMVg2H(L+cm^Z)8bM&X<7Y49@$jy3Ob3XC;*1~-Qoa(P#I|1=6y_X!~E$EFbm69%UO;6W1^jT|L%$l3Dz9kM4f zgD)R)X5IX(JSVs$GDrT>E-g6vyu!vAz3y{LpUe<(69w|PO&*V57RO_p8=zuNy`90x zitWYQro})?aDkyl4FWl=)1u=fO#u#W9qY@Bys3H!Q%-3=g@8asE-`F#6bSdy_X2h+ z{0?lj>?g7@P&<|Naf89o;(hV;_6*@LQG=4}zW>cp-T%5*Ib8-hy^WCZ#Mlp=aV`<2 z7tp|2fCX4FQOhRX5zMMryIUZke!EWmRLJ2E<|m%O!k6YHG%p)E28GTM%7(-q!vd>X zIxzEOJ>SCh%(EQC4XX!aYaG%8Bl2P7`+o&sDkKELeCGQNB>~9{SrsU5qVLiZLL@=^ zSO_EMqw*2*js5{0ABNB>nV?V!tP1DTm%E=kPj?TuKi}PakeZxi?fSK~n{w?Wn}sp( z>G8WM5bn})!p0ci8HTRve-#{t;n%Dr1hNBNH8OP}>pzAFG+(5LEI{}_12YoC85t<& zn=`aNV3R;CB#Vel_8WT7;4!HM6o;G`TPDamWR7E(K=p&nL}mc3Y3R@uEK7`n25wQX z-Y{IMpQG_mCAniDo!(&5 z=?!3E%X#btf7(bWg7PS$6~RjoiVl#5=g8=z6QIY%eeT;{jUlC3P^v{XSi zDUKGjlkz-%f!dGbUS|vlF|D(fRyNYHh|X?(8OX;(M-Sa*d9-s5*fuMiM5RZq#`WS8 z*`OGWfSCf|4?>Ai$B1!aO^lfT=wIo^O3N(yN{k_*D1Zpyy0B4EQ1r@>^2}5CgnCBi z-l7W7fw&z@Z!e6ATM?_J2%{#&C$Dbr|9f|Pcl&sI{Rwf5-LE(AAHUo`?7i-M_=2Fv zKRdtuf^yqE*2O^$r=|vx1MCwg$f!l2(>jwed9+HIw8uzIX&-Z*&^AL>f-Pd8;i)fY z0aAo;MP04@3DiXQ7)Dua zldMxR@#OwVQDE2eR!1$URnCDlzG$jgiRIZ&X4JtL_{p4TZo}TIho_&ue0{vWPlN4! zrZ~e%DF$cZW^+#tZ^TD+}3D&I(w zQ}rn@DXPk;7sTZ=<|D6Oo?A3Hs7GhV7ox9d7D{xY1WX`Cd$;H0fwF4F98MXQhiRHr z$pN8tlpGK}fTx?~`uIn)Pc+1G2+`dEp}ux#(WnR9jC3R*6th9Ze6xUE zuzGWfaD5|V1k#OG23lba=#&#_+R;UUyY%mZ`mFN+! zCN^O@+b8K0<-RfZhOSP%x}H$T@rA|c$$gLTmkTX*zfJA{JwgR@zGmyS4us&Dwi2di}9H^)?$^GCC$_7l%>Hp1;z#&JI0Du#jxo{kB$`cz^To z^yzW;ca5aFo}R61yvKUDt$qCKkX}1<`CY==Fkdm40sSoCxQG(K0u^ZW>0$(yRAuV6NxLe{9)oeC8Y{>iBT z=$zG44LW^*kA|g}hIBQulLQ;?dcw$rkuo1SO_&!J-R~1rU&pOT4>`+J+6Yyq$a&iB z&J&k}0JAx=-}a7aAdE1nA;HE>tOW%Tlt@yk;tm_i*qWB-X@sEz0gazVxTThrm2InA>nS?1K1BIeB!{4tc$ zGzaw?j4H<=(Aw{y&?(WY`fb2qRe$)hUeyP)(y7yS}^o!W!#6ofc=wFw)Y|sbRW#gC4@>l&rc#WTY}QW8U;yN_4+E-sF*ov$IP* zGYKl4`l!hUptFUnyV6}T$NU1=j=@+7Dm z(LvCi$QvJTk9vDg?C5v0J*wol5R*fqA*-gge?ym_m{F8obu#ftR2;KsRHh+f9bvHG zcH}z+eZb>mdE!N53h(&()z!)J4T>*2d-jX8k+I+VrjM?Xs1|gl9)+1VQ!14>cY*+K3{Mk%+q(qhQnTWRfm-|xa(o^mOc@1lGWQPnp`P*z%peDz8b zWc{e~9}GGNeYw5UCD6K?95NqNip!`OmVpumd{WPJD%DYcvicq5slsY{&@*gnV?;QA zzOT(Wy0PG*YGeh7sze4f2klH@fdKuDOuYlolj(v~%~fTF5!8)-rw@xufyw$Y%Mif< z&7lgqht`?sgTO8lySd?Vo)5t)NS|Z}yY-tTzmgf=*)@GaGEjwj49+|{c2rH0C&FK6 zyP2%G$UODSBGE-uRs4kF8&+7ENH$hjYqT8cF&{U1xQpBBsu05X?LEs7hDdz0N3L z>e%)tC3DQ*Ib81!W7*U*a|-+N+-%*S|9-mu(BWUZ$HYoSes)V4M-M$xU-JHAj<8x$ zB&Jo?Dl&n$X$;haXMH@=nCTvd#>_N!GW#IH4e10Ux^YbCVXK9^wYGU1NV_>y zSi!<1T{v=e$rf5M>k;9D%nBbJE}6we*`*{iTTLmugi`uBU8B&4P>`NS#B+h}@|sYm zKSb1|%&iehfn+LV7cC`}LO-vhU!eynkx*LzZgot62I>2duTgmd`BIa3lXx7J zq%xQ%usr=FW(*~Qc_!>L!Bs$Mk&1gH;z;@pGjimYz(X0MaVKQUT-o8ouQh3HKQR6S z?FYsv-8Uz#)SOAMh+1cCcH{E;e(33K4MR;JC$;)apk1BR(X`4mj6( zJG8>SNa-fMo{|fy8aKQ7(e(6m8Ea5&VFUOr&BtaY+5l;q z68_eFX}#oxRvVCwN^QWv0Mms7wO0}AWSbQ@V^j3{(xL>-7v zBb+j(U)PzdrUnu-n(Cgr!LFb-pIfI=q=@exKHQ>x=i-ZD>K+I25|M*8KpNYxG{UfE?QxaMc% zRutIS04DV!@$L*+0`j(q)<|#zx_Db+8zL9WmxCM2>c!y3vU)MNv8*(>v0ct3ug6~o z)d;9BxBVw@$!yBNx>P6lN;BiJgtmaa&>&YeinT|B3C>3d6bNld*j@9x=0c(^VhwS* zvOrs%1|a+L1WG)&bQ?i-^uSAG%7H^;G*S=_x)#xmkHa)jeOksK{E^!$az00;{|4TTjkbCBrKg1^`o z(Ld)L8Ge0q;Bu?Cc2#d`!nBugLl>sKA*AW&p90*h@IB==;)xC`6y5UZ$WG-Dq~fJ| z;J|?c5lv7UM=Iu=zAW&?V5g112a(t;$ikBxSh$6-piGzP2KCo|y2}&H!DCiO=6S=e zo5QZEU9a05`EXMC$p}tNm~sbQV63%a+u2x!gii})rHj_`VORc~E+WrXl%CXNZJlFO zAaU(#6r$k+l(-y6g;R8nXcApSirUc@~YE^Pc;RRWi_lIRpmIPUzklN_6 z!KVZ+xAQ@D2kY+$(RiXlhBKf}DKVGvHwKi~X(JsN2F<1kQ&dnJ z7k#DcL$b(jjEp3gs?vlkvqliXdA$96bN~MH*S*JIzwSTb4}KTC7yKIlVvoNfbn(9P zA7}uD!EoVq=l=#H3R9jq2Omr(@zU$g|4wH$Cvi@YR~kH2ffbIiJ0YnH+7Nd>VP}Cb z7N;9D!i;KXU`qK6{Wv@0Jy@FRte=$}RRgA}>e&N@CJmio{#&Mns_M_A#!CPc>Vfjj zqylY=w>UpDb*-2AQdOZ;l|?duRRDA+nna5_X33vrOb$^vg!2=XhvGIVLGMGWiTY4u z&)II86^%9r;1ZbOk7XzGEePT6T=Je!A$){R*_^oCAYuBg z5Iye$MZmFE!^Z>8dQVGxGUlPWiUbQn7=*zbW2n^sNDd2zT^1-@@o-!Fz-j zZOCp=eoP0?iV#~X{4o-!nEMG{0CB0?R3jpABoow)ftsYQkK>++4g!aCvi7x+coZz0 zpjsC!0%SJ@FOj}E+K(WKU9>We>qnVbufPrwUM{?%ydfU8JV}`g#qu7)kM%Csb6@t zdk4=GaqKXT=GhA%)Fyi+65w(HlB(~OkEDC0!i2sEd^v0})EO=U96=w6JZ3B=O&aO2 z@fanweXu2MAOyJCv_@PC#o4nlaZllk2rU2wA#-QN%g%9|pOM9(<>L+`OM4L2)D32p zMuHHNhHHXS7<>pV6ALu*!mVX7O*q&5La;$}3z{w?(fFI$I&k9nhYI04`;c3I%=qxm zf9GrZI7WNd`#c72NCy3yk70rit%e zfB0}O3XLZIJv`n&y?^YSr*j}$LLAW8^ty$@ zhM`ebLctd4X+JU{XVimx9>h#C22w{t4<}aU~9&f+gp|RBQ687#TLpL}?$d|+l zyg9v?OH1(C1?+7Q|K$`*vOTw`D!i-WHL79zCZ?BIOOkcFKv;@L2TkRjQdG#&ZMDQP zRnf?bfS_opbctL81@LaYSL&-_GjHcMJ;c`FZNrgUo{2+%sl#pVH*xt))g{^&R#_oO zn*MFI8>W!gD-TMA2U-i>?)lkU=vyYYEvKS5MUG+^F@psC!Iu1W*>;DZW{jx7+X7Cp+m!aVVX8 zHR8Llh#D4YZd+Cp>=->wRUZJQpsVPmLO`@e;#Meygcpy`wE3uDV2SsIX?@~ZLEAy5 z6a@7xx?uX^^{3Qx(|pKE`d%uwbZ_3h~MMs-kDP}Dj{ zZ;>)6XpoG^<3}FTTqD&V@@ad%xtO1$S+}s1+Kzs`e*gEI5BnXf_1mjh=@+!cY5<0B zP!fQffmCz1PJN)JE!IC6>!J@~BA%hcjFcWmbuMVT=xxdW#%8-5hBK#$`}`XZ^kW&> z8x8>2 zbMZwcDgnb^ZenUUp*ARAue`9{GY2K%X?i{&Tw6|aulMqC#vDgNgr#{f41R9aFSIV> z2xT$;xYZLCXqP07S@PV_qLo*|aROaycCpnOl5uA6fR;3$=YUQ!Y#djQKZ&OmTTB+l z3WQmj#b<$K&ej#xGjS4*qIJb{uvs$Y`8pAq@_Z=8zUW!70sE$x=U9&nnzOY+Do@Ey z_J$$dMacxmbExd*Hu{hyA1+5fWz>gPScs&q&QOuMGWd3kq`0DG&M_ev;{ai z@8FaSxXNAloP0~uHB7gjo=JT1rq1mxiH7>icp zVj#U%lK{z32Bwdyo3i*uVdjhS8*>m#!J%06aQc8%pCID-sb)>2DLYc*UGw;y*y#?8 zE~2r(;X_OZwW$uF(nC2{B+l-)@kjknl#)TOGq4^@GejVFTy1sxb?N)kLWBiui8i;w zH@bWKy+!{yzk*CcSHPDiu`}Qwn04?+z7WRYAGlY4BF_cx%Y@um&qDw2cKddPR6W7< zCB8>W*@xSAD|D;f%`P?pV}y}5QD>an;=DIB;lc!=Xckw|mn5YKnZqAph#4*N) z%?I^EAhN@^KpgC6lm8s6c;0g?VQie-}MEn2nhW zHK-2Vfp}2E$wZl>tgd6lB`?`J$KF*C>DH4M0EyQVSPYDPh)Ifk8TmSBZwe=O+f_t zPv)%({1`laZfPKp%?4I(f79D%bGor@#UzYF1H}2z7ehu3O<;F?a)-Gi(uv~uVy!)- z1D6P;n`DiWnjPqWVM=UUna;!2Ugs!Lw>d)&*US*nn--KVm-k>X1Kx`fk!W7 zw~lBJyVB#kC1AT~uqj>E2no(zh2VpXZbUh8O=s944Oa9TwQOu7$xy8tnxe2*c#Ag8o!l{ad|z=9lUK@qByGY(<4%m-4>Udx0g%jdL6uf#mk2 z8ck#}<;l3Ra})NK;oFG}quYs%aDqc2+503uh>t)7qlBCW4aKTH2LKb)K<)eh}c^*=N!E7JlcaJ(1$CUDGA^_2p%1=sZNI#T3i64JJAe^so+~Bo> z7DUIkjQ*RF|Ko4Nxqc^6?7=|217Va zQl$<(AL<9qv7!!MM!l{MP^fIuq#AlXut;5sEM4bn=w9z8AzPxo!^iXGZJV_}C=N92 zCV=ZzogwmCCHC6u2Y`lgr-v?!O8T*cHKgm%FKFpHNdz$)_5<2_kAwj5D2URB6%Ks2 zHxbB4x~Ngm^;f~!t9kYDUWuv~Y)L)X>h=xyjeg@nS2Q&es^CG1he7@-x)%!bx_*WLS@+fR%{Ni^yDb?48WJ^cQC2YT_p@z=T*nKN^N zSV>Nq1GLe{4U(6()_6b|8M^0)g)$4DLh>kxspe2YHWeoE%~j^oYEm=>cTjLalB>!@ z0I+@u4tcrSu4ZU0IEmhpiFQKkp@s$}Hu$}A z{^&J$w8a~9_^P6k(31DqJ8a&stEGqz^ zuJ>P`c8_0npKf3=0>uP>ib5sGhmusOtdvZ@q0wzZf@kVkvGD@r)8cIPXc0v=m|;#r{mFxFf@aI}JC zY8XbSIzI#vWviwJ^Z6!3dzB3(rMJj6n382h5HlFB@Kf0Jlo2JLlKn9n>h;`C&0_sA zqLLX!xa{WZj@{#UI-!#M=}+JAXSWM12wQH}{&qe&sf8r#5L?pN5OZ|TouUG)I;{WY zSr7{4;eudjnaFonZ7mf~(QefPhvO*Hz5&hE|uqap%7FzObOl?BdV zBDd}{(I9pMe=d(;)Q9;!Pe84@`+4`_<|9y2J}7U{bucVuaW@4f5wuNToa@jfnq41k*Tuwe&Q9K=z;}^cmq#9%Zps6XcEZ%osm)e1d8 zN|&a`=P+XuhkA2R-;Mjnlox21^0T)|byvoxIREGrvKkk#Hc;^M3^E@bWE z*i|O&?v=btd4j$V&xDe#S=7cy!@-EA8Jy@m7-W%2z+SOipw`1@(K_TWP?{j`KoXQz zJ!k{~*xkMFlgv!(4InmH5VWf6dnCkY1RMq_n^0RGRaD`CQT~+ZUn@f8ECQh#GXhc% zlrB4@^#Om2!mzvq3D?l9F5QEZUDG8`g3D4lhdLvYxK{}bgXc;h#(*~-_b4s&1qUf? z5_*8J^v!62&Zz)tym>>W*7e&n5sOb}`cWonfIDHLhTgPNfNs(f*PG}EAqz^Ml4X*u zg+QI}p?2iGyd6&)TC(GCNj6Y9?zh%@>@ zwV^PgJG6WM>;KQ%yEeCxWLbjxDX?nWF{(?Mg}{RVyLa0R06~$JB*6qoNm)~4VU$Fv zIHlK+R95D6&;Is3=RW)u9%OykvPzN)cLXBbuiwYHuZOqaKVW%`K-~5{zj%#fTD{yM z4*!gi#(pYHsNJBDvN6hTQ&gHWNki0(QSQ%N6P4#rdr#10e&d!jl>}JENln|A7bhEg zbzoQ`+!v$J_YVQO3{ivfe~P@|_Hsj$mwXie=^_$PI{s;g&ZP0LDk|d)r!!mDLLVD( zLFj7C@SxQ(&@&u>5);|I21Uq7h%g;y#aW1Ls5M3>ml)K;c_>VWAOjYnr$$MooQxn1 z{?^WdVMyZ-Snef6J$J^GIBe5UWV1vO#VZyH(P#Dp>eKtKB{Yn0kcg2y+l`0v3E3h} zKiNS1ShoP;RW(m8IX#vGaSO6D;mO0M!esu=4*zuVhAx~jsAa@5fH)cy2n_t#{RF{s zif{(wB=o{Lq!3;lvD;}G`0BVWyHJhkbTAP}FbY%13j(^p27~Du7f{ua7{x@grO7kd2)W(?x*B=NZr2u=#eQKIihU<$&JT*2ol~=$RkE1jYmJBjY#&o z)OR242&aqKH_acj@1F9o#N*hl>f7DTuS^WTxx4%R?V-JAN#6WvLabxJn;XVS$^CJDyW#OI*C@Pqp+zh0Jg!2*dIOGQgB^EaKzKqJo^v9A#7R zd42dYxV(qIS?qjuitXS;lyhWFp1)+A2mFkQtwA)I-ROj)t0bT!OgS)=ZB6PG=d_=g zaVL@>jKtK7-qSP&_jjf|@06<+rabqkxtuA_r_PjtglqG`&}!7^B5TRDeWNCa!cp>4 zwBtHJghD{LtgOp-jb#v2)B#uT&>ir4(WSX?4NVy)Y+L<2NtsH^=f&(hoaR3GPm`h_ z0|<4-lbLr2kbCMbm?C+1kv}#EoxSi~J(xbtBM+vIHvzNMyb^?c67ew?8&sG&@GmiE zy+h&Lcbx`8-N_3~W~GGp7ntln{Q?u@UE3zd@FejAVW+vr*kaJM1xW%^1n6?0nH{Bh z70}L_{Zv4nwJGvq!gb6dGS`Oz?0_^XJe$jF9>-S!07Gz-+jSkr4c2$Uv`ss^ts zqII>ME0p3`t0#HDR^Y7gYg?=LP>~KyFFfYhd%P>eEnP`OeDV0Df&4=lgvjiF`4Vi> zK)pmY$*OM?)Zxcf9U~%Pi7&?9E;g@mlVdRV)#=qCx)zCbe1*XJ$v{5nkxOVf<=`Xl zmtIyL0a{2i7ex@~U_IP63;>!u9v?KZ;Gk|moAQ1Dtq{75&V{hG+V}Yt*1v}kF$+?H zBNHs47}1A!wa-eurfC{{4i&*=M~7lW@8nX)v5aFH2-@ujJdyF!B2lpK$R?tTFlq&I z$n0}xkV?Uwl@^#^ovc<;2Fz0Ym6vc!Xs!XwvvD~w@iObur~9Xq<*Gin5Q!)x3$p2K z!Q6uy&?q(*z9% zJ1f0oX-es};$SC3@p)oD9YmtQ57Z3LT>F<853}IS?S=L+q1`MNw_?BVv)!z7a(NRr z^@~V*`i|1Wo!01oLy*|7*Pp)MJWrEV!lz{epyOvX-e0!()B9y%Gy1(Kp}66F#l)~tiLn!wtR zplhERwU3g9q+&mLcww`Ji>vxVQL;G>{*pPPT)~4(>=h?6IT`U5o>b7L=N9q;%%-p= zS&%a=dJ)XbP^lAiTKSw%J^}|HZa%Xp$h*I{*WccvbL~A@o${v)1O!CXGvN9|Wmvw% z$rVQvMoSA=@xz%}lb$N+HA)uWo8aYyv9jJM zhwmxUB+x8cregJ0s1is8r&Gu&o8wzlovE9I6qw-w+|hl3wj7nbuv}|NWK1}Z(TD~> zP9vJGS8MP-pY-RAtNuDr3FB#@|GP-i;cZq7GX z&VPvp3IHMp0L&ElKGuL&s^egV7$T421V?pR9;px!c}F}P=)vh!n8c(MU|w=1o;-ajodvWW8Kmn7YZ72lPS-4glNxO(i6VSLT=~PsVbar3P_D%N!$do}I&aT6=v};d zz4zt%^UaHIcV8dAJ|FP!f&4x2@vxREPAv!sP~!qYD?G?Tmk84EZ8J%iu>$X0#S}_c zUwm%@GKvaK+xP9;+lPBqR$hF*zW+P(8w@4^Vj@?lkwo=5H9NAax|Ma3N0;#aiQzK;@G{0kk6!l)_{cz)}(eCWc2uRs>K*u8Zp$v|JOR zp0{5RrnzE{(@#>KPkE~4Pj?3G)TF-b6kU%VZYvs?=?v8C^0QMLR$?WRN@fGu!M5&Z zkIc|pILA^Mlb4pn9fRmQlFCj`%~s0Mk|oAE zLVc&kxpfk|B7eeUOUN8Vq}<;E0&HkV>I%nFM4VXQIRsIe5Fg3$k0|!mVl5-4E7gU$ zkQR%uU0s9~u&9S1<;!XEJtU`OM(V(T*sC}&=5%1Zy}rAs}}QWzF;#U9Iq5^cksB6-ruyj`3u~-0Kc_ro%!{ z=_+AwGZquq&s0~%i!54qdAd0Nsa-7#bs<()7GnE>2<$X_fv8+ zh3ZgWUEojFo@cm{zBfaeaFkS*k7Ap7s2c8LOfMGFJpDipAy`jHU4CX>NNo&ek24;o z$JSy!l`#sXNQs+FlsR>Yw&u_>z1o4O^+gxs7=*&t3k*Rj0-W)uE7oGR zioqGjD$ro%4nn6;6s++9-^%|cB4d98@zywb^XFRuW0ozhW~?Giv^S9zOWzqZB30)& zdI2M2pFa?U8(Bc~J~kuQ{env9@iL=v!2A0Aj}3c_<89V!5!z}0y8P`uMAfQJW`w?%$mBp{VadDV=lmw?lU zPW(LgB8*yxrxSwk{%>FJ9tJ!IS`yr%`cM+wP7avFBbDY^tE)e&mO*pK z>v?Jl!V;gj$$0eSP4*wn@BRNje2*4m6mal61&2&AqKjWQZC756}@LYp{itYAR8LZiVx@KEMhnggdmxk58LU^@B28OL%`CD>blB@c9yl9%NU_=cp<&D?B z5&jC0f$t|?U-yro9G~(@W?>n9sNNjT=n7q$($5tzM- z#9S0Jh1RGx1@l-10}&eh#WE}IfPP|@KDVJ)la2yIXC+R)AMngsISDB}t;cEa)<3r^ zRN_Z1DER)NzsP@hT4;{~3AEpkoJyf|`EzSRiLPnzxa}BwpuhhdBO$!FPAOl(otnvz z*oB{jMH4c)1iAt_da?0xAU_G659+t;VI^=LzB}S3DE+}yP{#}4^~Kk*YSw(Xj~}ea z7WKkV5U^AWXH8hxKF&F#ihFgAeqq>Gbb0_rbHPRj=p%1 z+G332^?5=^+$uSDXG?Zbh#WZ|FiN?4LuD{+tb(e=ej*fRu~S0`U+ak_>tx<>>>BXJ z<^Vw#qU}kHC*_^Ojl4)sU}jEvGE#BiQ}k6}hAPMQ%-HmGI)nO3cFvTs*r(ABItY-S z@roSjo5^QWstTr#cy6%@kQ~rZp)TYY0MfCh&5ATeUOLYziX`{w!^G6DiciMEDh9m@ z68LQQ`~BrDf&eu-Z}-#sHJ4&A9$pDHi*Cx}s5Bp~SEBUlk-psi0{ah78(qqH*fG@w zFiyk)G(+&?J`ALE2Sm-SjigF$ zcU(@Zt&OOHmv68%3TMn2qR&h{jTMgnC;)m`mR_C2_JEKa8KMe9MERp4AOeSjirE>{ zO;6cLFbYRQE5yARFR%K|C8@FvD&Q>AV{o?BtZwDbXcYxm#UK}f@{Dgl(nAT-;)&1) zLI6MD9gA_mS}1l)Z|UjkCv72#K2Ez6q_Dv|!;G5K#g>^EB$!b%M%~6y5L7X_0|CCy zm6MCUY26{&FnK^1{Dg6tE4EnIGz+rOC3fHN2xwsIa56oxg6@Jqu3_R zi}=ojcq+qnyqKq3^ZWg~hdYgr8==7b2o>hr4-)AO5MXi13T>@AVl0ZS^4_dBWr(hv zBhsmsA>mKRD8j}s%PGD{vwfDKJ>54%jWQsHYEb)Ur%{s@cO8L6yicaAS5$OP43 z9nci8JUwHXFWqL%@iHVD<}K|LZbOpOYA(^Tqo7|dn>4)Dt*q=~u2*Is5YdSEIta*@ z)5e0zUQWm1uSxi8s*tK}Pf}(zVPuI?pG?q`K_(|C`Lb0wTm+nPNXBLnz#=>*s!pkR z!1*wli!4u&G9Zc2r;_jQjOkZL&BQ7)hvSF4Ccs%^-VbMIm4|?uzyvsVt0UpC5RsDC zI&mj_?roohFv|8d16=UN&}>1>h*mrS`B#l?FSblDAz9ybP}1`7XNh>pfP)QccLY&W zjOhBDu8%Gkhkq8XVtl?PCQ`pJ4O7?OqhDBDRL~7^zOO&Axh+yTJ_IhWA|D08w;P0h zB!zG-^})G&cb=SEh@iuh4YK-@&V<4ktCe}6 z^k8_|9&NU(_30rBc7!#pjt8P2b^Lo-Yh~NVU?ID7>27tLVsDfbQ%1eb1QH=m!<;;= zR=Yn)5yz{y~-JpC%(4&SewhU zH-U#Mw9F4>!;yKTqM!&@|BaDECe}hTA(|AiVU162Bku00F5#4ix@HhmULD!|dWb^0 z%w9OT-t)rg41M9cuvIeCz-fmSs5fb<{>*_cQvyKi+MW@0t(9s4z;VCDCo8>g;FLlf zwt4@C#9MShVX~{}D>{iw%Q9UZ0(uc3XyzT<#T`fUh`sa~0L>hZBl*JJYo_(8g(82F ze(AS!u&|lBy$uE;g$tcD%Yl+Ui}4g2jll}wWgt&=$ck{$!cr2*pkuBWlIF@8LUtO3 zY&qd@=>O({$H1cbA?O+ay(AA={tS?rC>4QG7PI8mDVer-6-om_>=s4|^ant`zx7~>kQ0&ir_%yw}J z{wx)xoh8y9U?_xKG=+K5ItU_k00v85wL4xgxKztl1c7Y~Sx^ZSH){4FEJ-|SMsuqW zY>qtyU?4i-s~Ce#Y?dcoHS&>(_AF&H0%r)fBB)UTN`f2EGOnMT;y*N8Q-2D_NAQ1xDgbK^)ovQR8mN;5?`au&c62R6JAekUtEj3W3{gb8D2}z^( z&8aAl(dC$|=!5mM9hTTEMx~r@&ez6xso~)i9Y=hXd6!At4i(05W7`?RP1>+h*csCE zfi^O`BXltSPn^ZWIc<@nqZjylHC&DP_u&5o(sVfd4FKqXf6&%@RMjz6b#*M&r6DY$ zXVm%Dq8Uj+o)JPTAhsRWO)uvBD*J#5RO?BA2#7?Zay2ECkTfSXH$1J)9U8j5=O_Ny!!3?8}_#)QM#1Mv#bl@+%rjNTX??q&hn-~ zdeA%G>|syABE9Yhsq}%1C8(>HyKX}H2xav>gMM4GxO|E{y)T;B00i%hb>*=<;e_%o zCh66xsk7*8ik?W|%k7-^MVHd21QJ-J*5AX8y=blj|Vy>0dVMG?A z5^;BP>k&^wiG=dK>wZf1PGSy#q*$=Q?MGI#Mdz zwYcCL(aXMQnO!#;h8{`@7k1bt+M1|51qR8!*eFimP{3*^xu?dTMtZu&Y2J#r4Wv%Ncqe@C*hoOW5&W;mr+WaBK&id+muq1hBt=o+M*#Gh5B&iK=e%1W5IpX3R;%22Y*Gj=9LMuME$_6tc(vcXvIOR1kN(M z$Iz@~Kq)#N)@ffEC3J&*${jsH86`-JG4mk%m=RtV=n7=ua$n#uk{$qKrpu zjmp77>?BL+Qb*D_3}rF2aRBQr(@3)3Il3hmm)paWqaznZ$v-KI_!J7^6KX;(FJPyr z5LQPklv} zXvvA)kQM-Xy#cy}k9sDi-x6&uwFwsDsS=nO4^%qQ3}!}{z>^0Xb5fdiDF-bCOXoUo zq~~H>myopPSqbi;CH;tWUkt~gb~%uB_F&SIv{s7Z4SFjdUHs5Yx1FQK6KwaBS}y#a zZp?}CSo2)h=aBAGxG?Qs$Kn(WTjORu`*3%2bNBtrm)kENMUFd+g+4VRzVJKAOoDZl z3`9v7JheV7-w*gME5?gZTb?jI0TTfbdnDmpB%v;6GxmsK0sAGDSJkLkS`k5EbORvC zw_QAZ{e1gw@ACP;(2oBcTt@lWwg5H$9bg}{=BrCR@Lq%+rzR80JP4DeICfAj+XT_d z>T_AG<#RygC~l9OxeGL1Q-)2LjJuMS6O9mH=z9mGj&=G23|J17P+&2R5FIT)J<211 zaYsLEtlq;g$3M_s$_758j$967v5%fK^`Ov z44^v6D)9J$o$4L(dzKUAh9>kHG_$D1FYJ3*LxyuT`};2SD7Fxd*+d1UIa-G@`KbYe zKpRTMbODM;Ri|?! zTFUt(3`nhz#TLCe&|Jia3ZoZPR={PhCTMv710%*f%<+kgZ419@}ltA%U8H3 zG*K62Gt2RUYifW8m?k1sjm73Hgwu0LYBK6gdbHFd2yI-vUuuQA#Nq5`Tt--2Opy3ykh zNOk!JCX#79v9S<99%$#vL(n!QiHL!Y300C$Eh>%{+lOt?RSzY7CRa}QxI!^#@Eu*M z;1L!-qTU?xz`hFAZiP6>=blw_XM%n1q(G+g&o=}OFMgO`9seZdBia@G-l&I!@HZoT ziy75Ox1yL_oRz|3-4g2_IY8F7L=t|o_rvf_ zb1^&q$$tlgzRa2Nr?c~B>(`kjPg$NQW%N?4ei$easfH}o0doC5x3NoSSeXEVhSBc}3(VSNtNpb_bE0{~thTMpW?5Cw;TRgI%DyLvwvSeAOD;hdvhLsWHI!2Z>6-0Q# zyJ=*JMmK@am5Km)AXYx=_fbZpcy{lQFI#;A&2f29j}(8sUE)tbIoAL9kwL$6ZHlaE ziXWo43dA0I185K6tk8R|v!xt&ygfmT9f1@y6z zydZIbcZ*5rWmhaRi(xbhxtPwBfWId8tX*y9F5Sp0O}fo1wx=ItnqefCj&Z8*2TpT( zYAB6Hs{M$p@zZVS{B*H^@|3iGauOHTEDV+0-Mz#pBhy1cFf@9He4pzRNI_H!LJXc5 z>B$~;2g_q1hrlhQZ+_tEJj*bJEpU%I>6iEO|O zz|*?XBD3*h4KbzyN6aKz1Je7%gR+Oe%`Ct&d!siBPSIbiD!%;Ir!Eov&9ubBTYLAr)@?klv?w0o;Gtm^TF66Y%Q`;2G zDr`Vve&TXv$%_fP$TT8m^TBLZ2=H)9(Yt`_qteYQIbmrtvnLv|2x9PH5&Z~~-w^{S z8wf!V1X=t9k{@U&$r>-3aWD&K1B4N}-9k&aqYo5=vUF|x@%#1N`x}(N{9RM(v;oAI zFJIZmZ7&;zhYU+?g5-z@;w4hawB(rzRa(w$HBWk*L+$`B{P6kfmru8UzuEin`2l4O zUwpW|yMOrg`VN27(^j-0{_yqg^YsIy(_Z*++rAjsX9wwrLGo&lHnB<)f+>-4ERSTp zKi97|6!WPmPm!p;5vloxwQgRuQY%ayZO+%Kb7a+W4sEBOsv`e~yUR+u_lb6*u7?3W z-PT#;-bvf6%*!zec#nuAF~m}8OE`m2jo{sA11;Z)aGDh=HMOrcCury(F>6WU=lZqY zC_59D_+djm=c1UzMNylgCgC5cccK{q9rO>xEfzfab2OacVJvVmb5S5i_DRErf4j*FgCoX;TK-?wTco{^6v!_?4UE?I0he}_VWZn%0&Ae;5z0ZB5MbJY zOW>g073#m(+&FZ~d`7d(z5}dn(YKueY_OCK8q`0iq@x@p3nWMGtjhNKn7=O9t(+n6 zYcL!SD3MyVBATHX>>5_q>MywWJh+agM`w(O$&}4pUzSrA8Wsu|ZOp!102l*Oh)*)A zZHb!b5U^S?oe(f-J0Q$Smdu>*{QM zw%PvT)u`q;e|wJ=q?)j~;^P&mCi9CY=ggnJ&HSIZO|$>>eK6m$pX{xJExmxgaBU1Ju zb^4BGCjeeQ1O`^s=jaKdbAs`pE$Tn&pGJws*%2Zn=>=gyGQRJll{Kl)(`E7Q$*MAd zf1XSCWRhESG(&h+@`J^73}Hrh$N{{)^8>MgT@~>x0>2d+^R6Y^k=jfICSomu@Lu)d z%8T_()HjRPlbS+ux`G`P;^&7e2^+x48POSzj9{{lvklA6aBX~Ns%sk+ri<2!%nZH`EF6ke@y`k9=2`v;$4rn*A=9}c^Hb?6JHBs!W0EqvYhwZ9cKK5SKq=YS zN9XCS9A030rL7*OBw3HsqeC?SVU+=b%;KVYKX>jltbr%DwncG;<~& zVc2ScKG`C{MA$gdi<-uhnu2CxLab?GHW&}Yo=kYI_OATn1;PX2)(>V`R_V!2vg~4E zj-_LnGc&*pfS!%J5S)^C%y_N(`NcYH5pVJN+x1=h;Y<6_zQ6f!%lt2uFrIl0jg5bD zc_d`P+RIx$Gf?8=GDI0si;{#nh@nTpF_wBDG9DNfefy?26f~WqG-sGn?z;pNf?LzI zfLfm+&rPN8j`B^kMad!Y#EIzZ?E-NilhWn2ue}Ycmz|8egF?mroK}RP@)U%?cyeVQ zm@;o$;^vy-Snd`tXUUfc#RszkMhE`(ghGD+I50YvfgfPv4SWR7SQ50#lN{`r>vCo} zRFD`!s|oz&OpSY>;J8G`iGrEQzj9CxIyE2C9Ikj2svUS7M?QiO3<}4n$AQ=k;ar2# z9WV%UEXsA?sLp6@pEBqJE*f9OS}hG-#l$-6OpzP=vo-YlvH1n8Y+> zYdVCO4A(pLpiOaeNJP~=;frk!_r9|#GkUD;>z^TXVgg`aVz2?iNQkC;m|{D`+%$aF zUP{v~akjhQGx6JDK2A%qLT#dzg2v+Ysydp_;JYhYs88$&Oi$T@;Y!OEB#}!5liB<* zJcLU+FU7#Y%9B*5>ErOY0bn}>0;(jbA?5I>rL2FHh4sSC67u1Tfl>q%9~8T51%pe@ zufwq?=fmV!8n2Bd3s&g)E=+wSIe0>M;>^Zaw1y6z;8HXi$`)pLFNk%iq4ngii{A{H>Vc{9(EHCm-aN35Li_y-eY7|4k*UZ_@!yiV2E-Tv#gy|)k}xIadhgrA9eWz` z*AM^Ee!2O_kEk?q^X1`3KzO08lFB^BuKLmkEhxI5$MfMK*p*U_KxQpFszNg$B%SVZ zV&wBFSa)1rWa4n_*kRXT^Uz!!Pl7W~uZz!b5Bbk-t|nAVW@s%yG>{BB4%uiTrYhQv z`zwT7E)b}WD&q;^B~|@2XoK-E)P*0NqvS~w4FNZU(I}wKqfm%2d(TlQsGgbSxE$Wo z<(tPsOBEDj@dpDG@k~}iwv5NFU?>m@d~AW5Mb$>#`JK!uPF-b&zLM6hC%lh}89?v< z=Znv`Ur0?h&~j<$-uojU(3j^|h+8~4M=P#&@E@pm!Vf%;Gxqpda9fFwhldP~Ih=>& zQHl|L1Ze8<46FG(mDf@`U6S2{is60>zIHY)hb-u{USWPe8tCNjQfnBjKsMZDmj&>I z7%h_)D0M!}JfNf#)h-%DcseTML0Q@E!`^q7bw=e)R>dSb2)MJUgMd1PH7n%h^ zYLHvW5+f2`{qp8v{pA{G9U<1(rp~p*;iySu$xT__BnIjuVueLoXweuZBlhKTefb(} z2mADDje6RL!B}?B((wk(AyK0~n!zpd{oooe072yKVL8g7KbTBc{0NT<$hL@t!LWb zQP}`Dnexl!1ESFMdlG4xJLkWk&JQz!(o;|nVeuv ztP9?HZngwjd!mHLav^r`tVO|3WNE~JR20@RoonB%OUb`Pt&-Ey8OyjoBsHMYHkUtr z&x%g~p%@jPz<%%vOlAoB-cJ!TRIo-6jA?i9JAl;5l~Udl&SPz`LPOPQNa<4(oV1jcu@8}Sm&kajXl zO6+>8V}-mBAgtElvb>(Nsd6|CJ{wJ&zQ_fX#Bf>OhtNZ$k>{~1sj)j1d(DsNvO7AM zPxdEcw0b~#+RYD>=}~xdha<_YkC`f!OYE6=S`bRJ4Ye{9B6IZOxdhDV-#;(2oY8DomrD?8WUW?nF$7t1 zu=GQcg$vcev?a5PvO05D$}~AA6uJBgqSJT*#!117L6U@OC&Z@R8oPiwvFoVS#9IV$ zAuAI#EpaklFs1V^+D;wGDS?U&*vK3frsHdiYRizLE{`;BRtfN@sE@lzS)C;>>PqOy zeSn1)>H#sC4bqH4%qdhntSq7%pzZtLtS{o-+l`gj1dmZhm{Xx%=W3 zE?U;l|NB6HwS#~8mjVC%?*sY7KyPs=*HG2-zZKI`&+e>)a=2%A7LkrVxzWtv9+4Ly zYk-FyKJA(dr#nTqGFe|eSXN##vA6rC7^8oMan?8jgT2~8Z`)#f+!N~`%?T_Pe`ePs zo(RKKaVU3)Br3`gr`oun&z_4ThcqJPv}fnqkRA#o7!2|Nmr~EXa++Z_u3@7_-s}Vh z*1HuZ1wV4GhYEQD00?(WqhCZ5Vm=d)P!cVRKl(9&`HEatt5#xp1>g`TZ~>u`-x8@M z3Rs~3xY|4nSZxonbdXAGL_ zhKd+fB3R@pWoC|2X~eG)?IiK2Axz+Cg=S!-v@>=$*UBJFAmQpk4LBU3gEo%g>h$Um zaZ&@U2NcrP+3sYA_@eDjN*6-xlouh6PRc*y6;=NF%Vr?%g} z(Xx0UcpLvB%C@(MfBrCNoZYO(Av3Myd)a1>zM`>|O$_K2 z!faPacxC)JUb(&8w5RL+30>;=FH5fpYMB(!rQA1GAr(|KVNxwMIbcyPY5^O#4T9q- z7$Yr1(TM41gA#QToHEhh;7MQX!zmxr>NTp9;Y*{H?ctCaTS$g=!$H3SKk!jeIemA$ zxs=PU<=W<1~Duw1xZ- zJ4HJn;*4Zu$|^j(FYqwaZ`4&xEYMy~A@js$HQY*&JW^?%e3*SoR!I zV!&6)L$boKtPqcB>WzjZzj&=DyK~v^RQZe`Gsc(AoD@wL9sTe%K-^piA#O>`s4iCS zGpeCyU~G?%`?K}VlD8!z5i%A2m+C^%P8v;y0>iAM+&00%mI(q?5W+bai}vWn zRdAHmbhI>XRq4_QPUxq7%|BwX$?;d{o?W%<)W<*UpSNX z;mXPEnaE90PY(?%U|05wL`!v6DxY5Ba6+z3WJ3|eM`x-jc}mQ(w^7j>B=0#P2evmE${1=LGx1tP5UTf)fN7zEu8*k}JV7vX^_^b^sToh|f zsU0_0e08>3MpI{$FBP;SWe4n>fz|5r2^(;t=c?zQ6RL-)ijmP^rizRwH>_CN;%t3* z!VWE@+{%F8xic&`_S4Uz3r5X$cBSwaKV3C3h7+me~1^yVcVvDoMd@R8Ya^$Uo4zqO70v_VxiG4Zq&p-QPe{l_hCMTtA&@2dTwx_RblW(i5t0H*|&uZ&R^HGRgTE3iqd zUI>}#G@0rS>XK{l>h78Li$E>D(6X5P~uHkHoCP&NKLisbCXS z(f}WLB>3iTGDids8vcZ|M(rcV*VE+1>A^F_nyh>rAfQV}pWHkmS}E2MfAB;H0bs^e zXF^2;^iEYFkQ`&t4$x{|9Bhdt-8V()3C<4`A^=wk1OVfji{?h@y z^{W$w&{6R#7>Vv-m)xrIJw=%4`P1C1t|`-VCwayKFp8F;1K51Sie2eQwjvv^Hs~w; zat%5-qLqNOJm4KbR{?$r6BsexXf!iQ8^y-4Qotko3dQWGk`&7v9wN@LQ=1sC3W%~I z$4k~FO6}Tg$c08ZL1ad7e(N_O4?}22{4C0VDl_DhX10!oAs&y`pMHh~(2~!Isr_oJ ziM-Qi5P&chP%e&)4W}F&+`QSL<6rFjrxAX-=~)21)DEDCt&hdG?#?KrC2x>tH|L$* z?M?LPQploI8xmDQVa$u|az}x%zJ#Or3Vr{66X%iokKCg#dcXWgP$FHe?v&yIO^E=Z ztT*m&fIDmWdha{r64~?><;s7Pe?I^3{3C(J}Y60Rq9?jhfhu=%La71V9Oze{Ly zh53$Fykug(YsTkfKA6l>-q@a5T+XY^~d-olR14=Zt_t&4leY&|1A%Fw)R>UWxyS|k@(&K{27c~_Xrj) z3-TwhZ#JULnNF6I6{0LyTxWMleE=i?_x4r5cu?c1z=8$i3B@0BjAxPyD^VZ47@MQG zBDFFHBSKpVl1EVyW3)rqgvpB0Wc;L`409AW4$CjuzqS}1=e}S{*z3@cdFByOP>dER zw(UVoO*zmx(D?`bR70;K@Mf$91r7%LGx3m9DW;A?L{Ese*+(jl;M$cDKe^R$Il26X zSO`p`*69sHVGw%5>=$X z#lzpw88a1-;XrK>P`~QbAT>;G5E9_r>9#;YB?H z74?lc5!J?ph)SV0B#GPVv)W0*vf0SFYjfmtu;`-7UoGLv3AS`{lWc-$J-J`7cPgJY z1fzy%1Vz{{-xygdn&@@}BNd}i38>0!xF8BfO}VQoLs#Yth(ZnzdQ=C($0yoeDt*uh z<%0lDPu*^KY>I9uxf+amIRN+#`VVW?9jdHWWsfRT|bR0){T6)*>wWgG+JuD%!%AlgN~I zbwaoVG08C-wmYc1uLr`KOrW<)+L9*vs>UnHi@I8kaZmmnvM3?{z@E!#>(otDuQfWf z!B{D!5w!4{Yii`FjSQ|MeHiv5N)|UM2u=}4R3v~mNwv27uix+9-LxNXzTDhhKYYD= zcDnop6&7~FL&Hbq)Q2OV2Ej?rJ-;%lb~se5)4GEJ3&+&v)e36kQ!|{-s`G@_l)H^u zIi1)rtxsaFG91zYEUxB~n8synp+}jy@|6^;Fm!UbpIUAV5Ym%}vT(8450jf0C@=z1 zp}+skoz*{I#y?T+RVjtJF65msW5Pm4-U&xBBaK~Cq|OaQqA<(^2jB@dRcz{!xPbR) z3cw#hYIPRvwNq$UsxpT6NO32p1BTX9RD)$8i{;94JkX zVmttiqflcpSW>j#Mni8qnAvZ*9N4)hYLC-+8PEF5F6Pg&NXHUrAF8VyjYF9Hs)<4PERf` zPZ4ddA%1PZ3ItH>BS(EI5G8UY(Bt~-;&gomcNf5o|4d-*7s=niKb3|@(ie$EDa4x4 zLq2YwVKdMUNEGf1`b|`{L^SNX?p=t)P)13JKzlAG3_R1}%6XBO>sLD*Aa+sxs9J}4 zo@(B@102|)ChCL&_BhmPBzWCNYiCHAdvcC+-NTmz#4Ms(N<#7)L+H{e&L682g+D5n znW+019#?TA2Tr59FSyJY&5!X+;@Y;G%gt(|KHQyK9Q0h&ERJSE5a{;Hx9<=4?Zemh{@wMLa5^M5uD#g(rHyg! z`(Ua{Q}%+%^B_K3o@Xjvcris!FK{4|H>U?a4(JPm6NAwYXQ7nLjI}IWjyc0X#v{v3 z#5J@Svus>%NQ@d*UeYU&tpeq1z^h!kNS?=NFhTB}4-o@kQ+1?H;Hri2H5UG-<$fkW zr2prgBGByx8ld^@47VDiF@c{sa3huo$k2GydtP1q0wmro0#!5_c#D+U!Ma30h}q9GLW01iQ-M}$M2Q+qCIz#CXtMx!id zjIwy~?#25TH!nWCKwAXAJh*-_c>7}T4#M!o;0A3FUJO3g%Z{MkqDlSPT}6Ih)ipDuZh@=m-@&wxKmIV?9z)JhYps&R_WsX3fX-dw-AfHd9vp<(+- zyj0egihdEKSo2m^OTJH{lD714nDL)0;DMXNH{@lau%V*CNT~{;d9VOP#&C^{9VX-Q zPF(b$ECvc3qKF1=CXpHHWM`URaf#V}riBJR0VHm5C~4k^gnPYJagS_pFc~Ro#JI8J z1w-HhZ|aOGU(#2fwz58S%sjzpdtCy8*AeQ zj`ZaQ{ZIaZ@TK+vStv)lOV~1K@MheU?i9rFi0cn;nh=A}fM*O_>WI;0l>3x+xyjQVE1em1}X<2e-$Y9riKWP03k5izSwGiMU6T$|OTiVrrN3l_6fgJIY8`yxqX*n!U1?75& z9t+qgR9k`wOLq}|4u3a0o#m+9LL}{C45N+}w%*;}q1pD^dn^~6yOvK@7lk#M){S_o z&Eoe4d{!Vw(fXNP6E;KniJnh|CBqzf?1Ye^g}{zja0TLlua0Nh&15hEXIvBp!4Km38e^)&~8}6Efn}tF=7vB##a<| zOsF;Mi=AZ5`idpvEwCfGaqk@c3TjfSq9W>cwE{O)A8F^hO$X@&B1b&grPbaR0qlJ9 z6`WKs2)P97S1N_8Lr&3LuzZ3nmVXu3iq@*Fw7q^gDj!J{4)Hw54~)PEji-j+1JM&a zh%t6MUW*ajdf=Q0;5ZfnKzc-wkt5Tvb>)K66;U`u9ZPj0djG9@CGJONx`ro5IVpok z6Y31C+e`QoJ4s$hqFiDyphu~hf!<8r*$OmoaR{iy)~SJ75OHI)H!I<6_avh!#ZwuV zqoDv&Cuf6Szar)X>F$GfU%%Wxi0&$6!M%D!A8^+TvUio9`rpq%Ne~B2OSnD}Zw_ck zPK4+I__1zXD$(}g_Bge>mb+l95YTiM7zR|U(WqveAGLWT<4h=)PK)a0NUiB-gzUgN zO*NUMfEBa@Rb*k^=GSvwwj55>*#!bP7Uw@v1baR?$wDh;s1(BA5JQUN9m^(A067xF zZaK*!dqllBXm~J?C4v5jIMaGF{0$EVem3%R#5-eHbhZ*4#GQF^^$f6`-YY+%2_sBL zWvxOuBKvd)6|g}!B!@}KdU$FOdV(`MNFTpA1L6DZ3zHWuXUcb*6k!~)pKeA>9T%gC^CGFkgac)~ zXaqbbFjwUT;I0&Dv>7TR$|US;&D@?B@EJ926@2z6ONMfX738L+1C_PwOwm=-!hZl~ z5Mal1AiRGVl>flx0O({jOkLN{C+G{b?XTCLzTc#j?DPi|hSf(Cft?U>F-dQx4G;Ie zy!ghD+HWYN`QiP2`}X$X{=Xw3`%mXbhX6%)|6}l9sCw9(a$zMk`~Mo)NSYv$H3wEw zm!nQL&fshb#^A=|E?lo{P>&Q6=obwXE;=GaQBLzGagC$RMB83HI%O%{vmTo=eflob zr|+`=^j-FG7kFMYg<^HQMn#$32?8h4zwzow^C+IRFHbj1TtU>{8x~&of4i9ht@*cG zBveS7`9yWFf>&-niD=5AzmQW$;4f9cjxW53Psgi__|1{&6BG0i-2;R)Th0WhdiEwuz<0v~@ZmJ%QOltLlnQEY0&3Wx5_NI*5#Rq!tD~Zn zTxsy=Ty5Dn{O!=hkUmZpdJj#nWLhz1Y6-WGNI`lfx*=8Bu(Nx2mhrn<_O9`J$WcJy z`JqO-^Dhm0H&>j2LsEkBk93XP3ake;{><+2o_Z=n~ew4&z#){;dnoM$T6b(eV)S(V^!wh;Z)Au338h4B53IIWVF5kE{Dir#rH|MeCd>ugS8m3sx!F5S zHkvMDxSCIw3or(1j)R9gaCf1Otl3KtN8O={K&njQ*M*%d0+^)e3OC0Z965wV?M4nm zq4mNQ(`d6QX3V|>4)P}qkP*W_Zp5gpbjfG8>1+t-4|;vcqBXoJ|lQV}>S4tXw5 zBztXIhS2l9as*DS(CzBt(nB>#3Js_O=|IjGvt&d+{tn?JhJv6?@XS%?YJ ze=0htrZ+^ zjJICxepwx}a5#SXy_9QaBYH1LED7xxb;Olk_F@fr#K$N!+XR=q1f##YJZjf{iH&33(D z!F*V51p+EoaWN%uBKd6he3g<=)zJ#ysLxZj!G#FIoB4)O)hmZ=S2U)Z#iFse z2sr}7&aKMtbfJl|$zI?wW&K0LLGS`o z@n0jj9?}r$kz}%uwJ9iYaaJ`ylfxMo;RqqQQj=ljtR_RYEwToEVpG|&Tm1wx97W5M z1+0#ztJp|S5x`^O7C(Ik%aCokVH47S#yW!N&-?WY-GkC{eeXX9_qYH12HvH%y+sK@ zG;tXGYui42{)XCtd-~7k-~N5@;p-i5aEq%$%Jkd8|1BT<`hl$N+jCUA{No>S`MG`i zkAKve{|CAXp^q{;zpRmfAo$h#^l+1Lw~+J!4@k=O;`JJD3!_2|rkEiitPmqoyE9?x zVYkGJ=bFO5m)F5tZJ_+FGDiw<2x$j@!nVeE(E#lx1OAY;VJLF}@Wm5|bJPwku$l2( zJP6&=K}Ss1Ft)*POA)A>-HB9n$PfLB#E!3y@0URIehM6tBUmUQtnh#2IJDh#g$Ejr zS7}G~(CtnDD_C}-yEzP1j4G`f;|iLR;!xtnR+rPLakxkVHPEyI96|fsFM+@H_1ymL z^UcTW{mF9tSl4ZtgrEe@DgwCh_7P2YMZttdw^$}+Mp7s<3;LdgD8Y>BGvyr$Ef8Fk zq;(7PSe3$T%xR|j>A>YQUYI|TJq3-2*o;CpwGqE3`C~CIchv8KIeh#RYL(KM)xUyt z=$lXx5WQ3RO)-;ffpjj5F~D-uaqsYWX8`s9J9+%qK%u{KTw|`Y_}_DY{~)KCofE>| z`FWSqwta)h-~dL{Cn(i+0f`3BTf-@VRWy?AuCToWJBEuVU&pN|M)kX>Q(~}rtdi(N zDv2@%N>&?A=`+a)8oBO(S{5#OP~uXZRf3%8aSu3?p$ABv;`+e$bm|R_HSAj ziH8=IQNpJ}CJRcMCgos8S)48FQ>gtsLdKzN-EvrXKF|g%6Pc;6f}%PYM`{wNCV#Xz zLApTLx86CrobC}Ti>LU*HSnC8;5Sr{IM4tYS&1c~$JDBe@V?fN0B#O(|H2Mcb0!G{ zSA+8a24^g#*6D{xHE}p{WNKlrZ1zjw+Xf5E7au%hJ?3O(bVs=~3_X=OLkcQE$llAdf*G)p$bQ+Oj2IZw%;DwkKeEF-XqlI z?eE$hlNF8I>n~rvGSmR@YCa(t66P?dSrXY0-@)xxoD=4n;&eg&060MSAewFwI6$Hn zY0rLfgF|wieunR$W(x`?4Nxh?>B>T?p|X)9D8aMQPC`At6KA`PR_kgska5vS^s%UH z=;g|CKG18Wf{kD{3}J!UlF)i}T;EXiLy6dApBG_4@Q{+rWKJx;8q9EGcA|?$F7yiu zh{>Mo2fglv5W^OV_%Q4{@7o=&?0wHf-G2^J93k&zwMv@P6xVxhn|xB1psP+jT3A{R zht0@{#Lf+TQLfPh_Aj5|fPNs^oh`@<@V2(-Kx*iJB=S8jNkmWSd$nnf@wRaujmpy5JS z^#NBQYQsEXWG$YEXv|RDs3x;xMWOKkk++eMg~{>ksdHXdO%kxhE=NLpCBc3aycxN< zJ_&uQLOeAdg%vUwFEEa$0TG~!3u&YTZH#e~Y8^64m3v{Ug}C(O?BxSW00}~Y&!EH9 zi9NqlFe1v)K%I)KC=2Cfy-ONNf)lBB=M}!&kfTl@N%AOC)X&)a)TC@PPFhi6u|-EP zC^|SPj+y?OXJqDMzTwqR^Zcs8<~3$%dnwnM%RtyymKShkiA*XV&=mlbHGwWBzb2Nv zG+E8VU+{uxa?@mm+Cgz2QN-Bxk-sI7hil^;FCX(4s?3nrQTt;ESF#W@3|B2KnfvTP zA}OhB&aLgb$^@Z!{MfV(?@*OVtyl&zBGCsCAwm_kA)|~a4ehxlT zIavf^$5jp-d}5`Pey$-d&)puT~X zKS_cvvg@7w)KS?>j~>BZGaL?wQ`6ysy)`UBqkVH?% z9ZI98xj}H&dy&XyfA2d@9j)>Rpb-TOlVPt6sRNuT1q}H+L28?BR-3!zkl6NAR97<$ zVHpnduU}DXBGtiHXaIiW8gJt2VAP_Ox542#L=}JrmTv8;Z(VmxcF*w#202qZ@$V8R zA3vkvqZ-|*$01D~$X!65J&;|^P0HMB{L z^j!l8LsjpKD=E~75{wQWHAIgfJ2U&$fTc#A`FPm+3^L*5q&5eou=IUz=1=cC4I$z6 zX}OYcGCCubL(!e1=OIy(0`t#0{^k?8UMwPC+` z?Qcz!W|?rcnLG4a7JNq@9t zTDW_|--U051p$hN&aW@nXCaSm~r6*S0VP^`kUB*q9-15_mE7RL==cICWy{yq)v|NhG>5kRGM&8(fs9ABC69nO_u-L?U&Ej-|+L}GsauB zyDQj_yIpCtgDt>wCWiia7W5_A+Y3}$Xc_Z?gHUnMO4Z!>4Elsp0RIAou6qXjIM#>B ztc44>8;})d@t+55NqaZO`~Vq!EanHpPsIEXS|z}(XJ;I1ol5WV`v>H5y#Fwe-yd8( z)I=5CUe`-abIgX6Rg%bPjM7rtBDx=&g0;uay1SM^{~B;Z?X7az*Qy+p?M-PIRKh@c zegkAYMl_Z-=g(^>*aRt&EAkQway}?-5Y(VDSF!y%kXxo6ZYW=ct?A-(`n2?%inA+_ zbU``LZlQ;+-Bq^Zf48kvKJdj#AiHH;R~9fmP?bb=E2>**|7L&uq^Tc z-M>WdVwi?hrR`qxJt{_Ii%bFb@FMuw-qgxz<>UJ00ZmcDB4RFk@mPgF)x-c3fHo^# zSm$j2km=+~o=C4oXUoKh@13KMmVwd21r64v1sC?Q({oez(OWGP`xt8g5omn9H4T}v z4L6rJ4|p7xtJf;Y1}mID*^+P%c`aHbOd%EysI$y4ap+HYU>RR;qL;9?l_cRi{) zrt28=v1p*9&cn$oe6)ASsjV_WD9*WR4MRuTd*sSJ6a4Ua<*FoQ<9=A&sL~3> zQs;wNm<4cWoSw+o5tWZ}-ApJDq+&T5hph)b2dLO_Gu!$!@#@{Do9jCyPt$yWEs^{) z-RGaLU|f;!2y4Nkdahnav?8|c@Rvk1*C*In!_KoaqdpcI^h88Y*nn40VNrV)hRRq5 zUV1iM^QALQDyS6X>*(U2*ubwTdM?9 zWS#^9+5^4!&Ztm+|6Dx-%t$)cgd|(BWDUE6x_$zzGndi+faf#f=`DD#zn+!T#)@n& zuP)^AV3R=rk{k9+5+0K*t*+hS`f{;4PM)o2hCU$AyK!LgXhiAdWDzsQ*|~!9mU;C4 zgh$``fKSYo2Q~Z>cA;)!g79!_^?a?C(4aFS!g(G|W;|Y+61L*UF&o4dA`yxaeKWqc zt660rT9tT&j*t!U1TdXW`=`h#`+(Attwo4lNY(<{h6IARpiBY|z!JNmQun{#Kiqt7 zKfe3)_ZG2(Us`A=A8tPiGs2qUY^}EyS&kfH9!yuQXLZ$jR#&ZOLA93D9cu{gf3rjg zL76QIE(iL~y8`b|yl^2?m7Kht<;z@;kT}SJiyoOETy-%D+1HZsh!8e#R&WF}j>%Nb zQHXR~s%fZB6pQ1tFp-zqDJt+t$0Kw-dWZksgn9C31S-fDk|&H~|Mt zc%m#-Rd|XVNneG2&&s)`>*93v6CCjR#}Nr2#KIy#BjFpxh^~g4DI+Hv9H8~aTAWh>3FMtl?Bcp3X#k^Z@jBl!{Kc zzhM|;Vi6iJ*NjWu)6|>PHW@ClOfB1AD9ihPchg?qerbVDMy6@9O;AUMX#sS>y8|;5 zz26#89_=*hTZTpliWV|T9cd2w%eP-}#C$}zUgW5|#-4=W2r$5nP?7f|na$CAjq0`aA_)%OTxc!_7Q~ZS1*kV-NZaIt`bfM+e7-1mObh z%<|WpnX_!wSuyTLWhEfCJ4YWUdA)FhtBdUpbP#xc?;O1akC*b&aZ7Z|9<<~}5Jgs@ zLw1t-B}0@`_b;`wtiX2Ita6~TQJpEeNql&I7ufq1?2W^vR=3gEIC*7)V%;F2bV%P5 zoJqx4GmL&L_>-+3NPe~OWMzZYXkKDREn8Ds&w!OkYzV{|Ydy&lA$mfXr2P(yQ5&o* zNOf9Vlo*~WYLG`Yj#3^SD{h!{HG0%_7>%Ir3oIoX(r|z(j;?+|;*7_r+;oY?O47>5 zk7xs96`~Tk1{N%tP>&Mn_RR$%gL6?P#4}uzN5>+MtIN$64}io|w8A__S47rA#p0Q= zp+$W|CQYOde-|QxT^O7BrV%v?hXMe%l;?T=jETYcmhx1Pj1b~`{tL_6_nw_(R_6c; zkFtkbLW_@&m*-=`$j7(CwyR|<`v$0`mG$)&Xw9uFmO>Q1k~(`D=s?!h&oo1*3!P+r zN;_>gkA5LUkdj5@`(de|7?q3YBl_Cn!CtMdQ2mZQk|5hr?|0YgvGjoKkYAbvWcPef zP~324p`!T{fY!3han%vjL78=leww>ji3+RE-RJJ+6GRC0eEZy&Ahh?8?jAT1vB#Be zMbPEOlMply+XmnDa=ioGQUIA6w1T<`?%md>>zgIdDE!#56jXaS2!~0-k1j{ZK`?ZT32+CqvJ^w8B?pe)pzJua_EJX z^>v&u1e-~SC|D7ounEiBCWkb7-Jr&u#s(YxQz|_5k;%$gNg$#EBhezZiz%G)idhKw z`j>zE>+9Pu@4x=z{;yZ}=rH`(i<>VW;Uf6!;a7BFLqD+lzb+m=-+UVE9=^Z7{rcD0 zkHf#-*qk4hU#}m2|KalH{^9M-`@YMEH*ddxd`5HiL=@KT;^o<5@A?k4VB3qk>yMwW z_x^?d^6hS>VF~GgG#q%!y_Wt2`&PD#OQB2#9K#ymNZb#MjNB7prd$he|0m=Hq?>}H zDbgp;jX=%1lbyI_By_8j`UjRn9z@wgEdsx#)|XN(btMZOC0t#JKU@fo?E|iPmYauge&Fr&P%R(|pdAc7_C%0Nr z&hyz!BZT8DN29ROV3rm~lwHh~nCt_&UqQ_0%m4>t&=d$0FJkw4eY z#g40O*~UFBM8`Atw1eZTp{Bpri6qFct0*voGi!o99gM*|$fbny^cap{q?7sZ5K4*I zf1+f97T4#g<6d=7y{uozW?LXOc-|Vs|2hw5k#x#)c0Sair6@nChp#e4h%<-z;ckm~ zI+Pt4hT_I5XS@4lK549ycsbz%gArbU&YW3CHES$ZAV%G!6( z_AecgjY~o?Jj525K<%nCr|y`tC+&ym#w095ONbJ`jkCclx}K(g!s?1K|Gvr$`9dCv zgby+LO3##5yU)SLX|veR4o3$~jOQkrfzK0J#bP{I?LE|@`S^v>@cEz=WZ%%+JsJ0H zG_}I{3z9@dsnLcwb`pv`6mz>%=7H*P7RD|d!K1&5QD46599h6bfe>1vR;)llav=LB zIR~*eTJ#|H7NF98UIxm0cv5g$N@7kBPMJ?Tfl~Mf| z_jn)Xu^zzfii!z*Gr{Ttf^JsLXcF5`xR%RWmcfZtCHiLHqx19lu>C;vlr*(00Pmr| zY7cyTZw;q56JTPfEqq#3BMiSmQ8+aqgzb3x=QnTQ;OQdp(Wr2163iwbs=2z_4M!2NBu$2=||&@VzEd7vHQL)T!eVvc;7ybH)# z>e3)g9l=Zi4C;*O3Q?%K6IaxeEYxHF=#T*@s&tLuhScN=I~==HWZouUk(>+}(r<{i z3d;G_!(*pUClyU`Ja~Uk8AfRvae)ca(;Wz3ErFHYxH7%$zT*5m9iUdRNSnYU5g~7mY$3agenZT{Ievg1qfDB}ee;wMaPs z%V3XThI0fNw(Z;Rx1S#1%6j+de`64&=}kFUB@xf_>Fbw|`hx`ndBQPAm2@5!_nj*= zN45oI?B#mtEi{tX1Ek_T8~mO;!F+8QI5;53eZE@a)cmx;Ly$f zo7^9xoDeC@EG8LwK*o&HIr_-774-X1lL9zM&`ZjJic->8pXWxM@Oo;czY;n}<@D%H<_;%_3((S;ijLf?|zNlkV6e4U57yQWD2>M33MV zbSEZ%OVTh-R#F>`&p&~GVG=V{ta(9cxCORflR?s&+wM!l0LB_}ch?*7e|E7JG9T2G z5ctpgmcSDpwy+$iY++}LZlN>(5TS|U70_r&gGxel8-bN2bk-SD`l74>tHx?D=&2JN zg>G}$|G245@1{2Y#HM0S5HD%ZS$(uU?9>qJ9f#CM`7eo`Jwgs-NS#So}~1Ub7_{(MRFM)am^Z zK(Uk`Ajh{ijDr5!zWer_MOW_sas3V1FTc4BBI$Ev=Xw7w-OmdWq@sio02Uke5Z~3Bh5Ivpvd+8v~Hh zHVwueV~c{KTa4%TK7n-<0G84BuGlh6G2~m=fZL6 zjA|+if#XLBYnG$3B~<5xc@WqN*$c>DL49zlNlc_gQ~c@NB&FRA>9A<)0!T|lpyk*AMU#;w7ig5MCB{PeNo5=zYhod2sQ;fcE34F)1#!B+bAk6Xts9e z$exMP0YzoKMMTQB9VeZ^LXSMrCl6sGLk}QHv{vn+NtvIkRW3ZrPbt56^by?~?IOu(K*%MAv z+O_(tu))YESD;|@9cmW<)?gN0LgBnRKRG&CAGU4qsVy2&lgFwhdtgvdN*ohl~i4#D`<2SUF-*7w3y z7}q@E@;ve*B{I=UNN4#Jp)pZ}dUUs&%~|)5<8|CM**8trsXbr6rauz} zB*^9me;EBZ{c-q*Lac0BePWFbF zei4=kHSiVF`|H=kqnDqOXV(`(a=)-|jZSlW8YO@N-W6kV3c(UAR=E>u9kO1eF$}VL z{tp`n=Pi_DWDCiG4I()(k>Sd#c_wbu33A7L*N#P(C#HZV$^sSjJqVeHd_iueAVp1L zz9HxZ>T5cxlU{Z`C=+{t9-J{Nng?IDaAZ2Q`A695`fz2NdnR&Mx-H4|SP?YX0=+5O zKsxH%UCxo+&Mv;*Uh-5Y?4UNR3?bG?2s<{R%ETo*=m0HpHG(XeggXfOL!p~pp*)Bp z>4s`|$K@S5=A0N|K`+vvG6raZG65doP%!j>6v?Rj%7BPxQK4aobBK>E;0LXdqk`HYbfK)pm8$<6uU`V1ki$#Nz(OESU8M>avz+mu)pAJMn~ zsks?ed%Vg3TGT+L?*_l1Xy#3NvmvK@QjMcsHbEAdZx! zr|_pZC)2d8Hw31u1e}bA?arHtB#es92;|0GCc3DYjj%ZUGoNPwt6x`7+hc{-32WEr z+WBW$63{;jUn({K(Fj%knrFXV?0{3~^ETRx*e=N-}cjLLcJpUXW8uv#;6yBn4ErQ|sjCaS#+Ktnmx0#aoqqks(&ij^}CBh7y`}=7)2s%wjBBgS}ZpuSGmo$aUU5kei#7xqXkk64S{o7kK7V>^M_&mmq(kQ=M!`Vx$qw5DK*vCn{?gFA^lMHopB#KLbFYDjkf*U z^?mH*Gths3xVe5n&gmnER1OUkm*}=j(|q?y$nmjNAn^EI5JNyKgor^rGD~+-f&?xu zf!}I?0K)>bqXaRzr0PzUpqJ26UoI|s>Y>`GAKmI5k^`(I2g1<}wg!uK;Duc|2u*4v z%-oVfpD~;F=2t|Gw%6|-&@|~8Y9YMikN4`pg(-ElT?1=CbEDI%!}Z}nJ>S!VK{K6a z0Cfq~J8~U^(WymMOTJjw!pV3r(GUvX$hH~=r!mkNDo>R-?|aKBxkeU2^^x1v0SEPm z9u1!c)lppsdk!KvJUN2bIT8Y8vDgn60I5jzs3x4BK#BZgdKuz$GzbjvKbNPO&j-z1 zJFQ`(wCM)mDEygOPsLb8Q{zLFvq&{wn=wY4RjQ$j5t1p*s{WjAUSA@0yH{~8X4(FP z2qA2%axxEJA7&&p?hCv^D%R86F-GW>weLjB&9`4afo)trJlx&B{r+%+ww=i4mfoH% zmf-Yo%WxySp=L(9l85Y%W+2fCz}jD;#D|_HGA0XfPh2t+k8|u$&t(4e<4zD6LaD4A z++y63*sO4asmqlKa`NL-bW3p=2`AOK`p(?}{MK{=`K-yZg! z4+zTN-uB)yD$Z5GmAjDez2(+xQ`McTh z&;7x+9DTe#8D~6RpG;;*eKM^GC{b!u-_pVxD06VKgXpebcNy9p^x%1YuKLuLzoQ23I!GvqY3r%R0oirEeQ_tbB&P zE*YOep6k~NCB@>cl>y)A+UI1esd@)rL{OGYJtTjh4C%0jUbjKD$xqi0C>WjkEIlJX zqyfT@8Ltu9NE^4sAvr6P6?8qE8T_XILJ_>-LF$@37y!YG_JNj(a2rCNH#dPNjpSoV zwYZo4=Mc5zUN+OkV`Ttk%Kp<+X8+8Tt0%u{{`76;i>GfheN<@ZJ3T#R3V*rQhXYK7 zVgV=c+pgJm?2y}~cX@is?C{CE%)~KIR_{1eKsN&5TN%~EpwSG?EV#qq#|DV#xsBBD znev6OOITSr%CMnT5sMjP@Q{*O*_Ug&h;pm(v%8zmDC2_?2i%(na@kDq zDS<`>$wLH_BY6_(?o1=HKhMt(Dm=PKb!4k*@Ep-MBrkBx1#fGi)h4mUB&6AB)d1;l z!Y>VgEkt4- zT4BN|C4p_%vCJ&F3kw9r)9o4kkDTw7oNtr;&A1b%NdeVBAXma+aM=YE*3y{Gz9Vml z)mt3OBeEddVpt9otgIY&P(q++zk%~i(BPO!I@Z`KHv26XS8v9HKZ-9T z)*%1|hhwDN8{N~_DA*x1jryA*50U-GQPBFwAOCcJ_wG-N-O-=!uRjm}^#1Oa%==G( zbogJ3i|zaNuKgST_2avm-ZvSDRPbb_^Q~&IFv_J}`6%#yDP9CG-Kn$3X57(2g(HpJ zNXb;@W)yP&$dmy~NR%)n3jT@=!lA|P9N7^+vMdXX!l)ha5S&3U$INXF#3Hq&n3&@| zq`jz=o7`&9fx(bZNwQfvGb0S}gar~vcYkTYAQYTtXA6?LhrXu*EQ=i2(lhJkYh^@v zkPCQ5RVRfDoQwixmN`H533^YLC|5+#9!>BHFSMO7+HA7JcX^8 zBt(%#slY=k1#Vy~)UP`O>Ws?0Jp5@&eUEXHBouR>g6Wc6`114tgWl0$3)~Ntp%OAL z&E5TWxk0xOB~tnkX(lDEBe-76EB=VZb$!4zsC`@%29DwGC~lS=n5)rfI75Zn#L?~w zkOyZ`Rl@)Hh{-#2PCDmcit5FqEW{I8KYcyOq*1})$tHnU=uIM-$dY@<3T&Ho-iS`S ziH0+WM?cf<6~{YiKoMA&?oxcie44CAqUyQ?XDWK?N9voR%LyBT{7?2DSZt7~#dRUx zT%eXS_&m{N&!TRT$`FeVKoF1BwjaNIf7kwc-F~{gM+X3r48wh|Qi}|@Q)Roz@ndgR z)|`BUC6tU;;m6s4zC(6+Roa~_QK1e`L?E0#)GRmEPol)_kv&(Y$m*h^t^@J|HDNY~ zTcjYu@f36-ejhye_=1ggC1IQ37^u!bA;+f?k?yR4-4)F)p#YA)qWT1V&p2k_ib;ey ziqn(E1#4WPF5fx501KQ^o(NQOKHpqp8P!MX2t{7- z#_`^`SW{rNn|7t?un*`RgMvj{=%&#|H3-&BlrJc!<+($pKfrF?!>ZSvcXU4`ix`WCoty)7 zWQFL~fI20c2)`ho7Ij8yYhjV^k){T}3PCa(U!m=em#z-j)ENE+^WYi(uD^ z=mA19*9jku5pV6*flm zB+FkK7FWTa^JqXZ7~pSP!e~8}F)s>2Lgonq7zeQzS_Z%EY-(+kRT!ig{+qIdF z)Cg`^am?Oatt{P`n`&db_Kb9V!7soWZ3BWexCi_0xE#Ut_9OmROVPv(c+%ONFM#P2M<#o;_>t~AmZXiyc%OYVsu zm-@KBPVX#v%=Yo$cXbxHM=G=3arxN!`t{zog9$50?cE|vMT*tq-_QRCi`9eEt!|cQ z&!(*Vwn25&&t!%#G*1w}J%=~#|J&QczX`0XiKXa@poQsvFS=r&Fde%hKoM7#sz0$z zcr@%aO$kw>LscGHMQ+pf1@aZ_S(K-Iq{5iHbGQmYsgdhF1-!Dfm(nTr?01==lnOfr z75GtM+X6d-WC*Y;D$Io|R9msv3b}1^M8r3YKEzdw0o#^snW%fWdHVGA^WCQbQrMu1 zp_v>C+k~b}rxE({uAx)VT@*@^)S*molcfoRE(Ke_rI$}s`fH_^F^!Ce_e}1@svDv)G@qGX7b9s5d)LwAz=X=keBc+|QUJUl$fBo{f$u8%U4AWKg z$#8-V^Fz*8IYmfSuDhQt9p{B8vPz62Xh*!uL^(SakFccC(K9nq0B*iSdBQM zw1XFLDB_=o5pi6fLb5N}B)f&aV-eE(cgf#0JeF`at0g5BoA4C##AtCu$_)60RLSlg z@@1(`kd^TfDwRm#M_reo^vO~1W$q_R@LVi5tJklWC>Jz{B-zf8-_x!7G(m32Ahk7V z_Fm1FNN8M6MSpjiK5jS~4b7S!m*pATS+md-+4HV`-5<0wDtGG01NPGj-@ZO%b&h;m z$VV2fP@E9r}H_wPp6Z5GDF2gMq)pFetf$7{PzAa zoXJuwNb3hev61gN3<)-E_I+;zbA!e8G8yfGQj&E(n7Cx&^6wF{P55F zz4xC81by-T!^7hf`YdbrgEoTt{g;PNcTaFrK#S4OZZmfXB)^=#QYV%q@UL)B+G4gh^$R(wOL1Ucek2evYt`oOS079d`hSkC^9%e73n3 zAW8qoj&|OBC60A|v3;boF(p41sX=wog7)H??i;Q1EJTQcJcufpM25>4R7{&wOg3jf zLxbyhDj7kLS-(1e?^NYX+EK)E_l#GLb>B=~c<~6KGI%)IkY_|(43qXg6H||3N6;+G z3nlDB)a9&kCrwcv+rs}758fH6JaTuAK5Vv(WqrAFK=&l$92yG|ifS3wfPiMMT2oiV zrDuqECNDu<~kGfrLE~MfZ0!XzuqHf;r;!?JtV3I zM%L#nqH_UJ?8in42U?Sg{bn#0U+v<8^NPTZxDni{Oa%ZKa228o5SK0$ueq?BWI5{ z^5V=PNm8xI(NV+1Q9hnWoaf84g4(m|J+z+BuwzM2&H41~g0E{{p3Ga*p@*n8Xb6~` zl45K-HQ@}YNhOwrFfh4|?iSbBZ8~RVmhD^OJo_gpW%)S*(3$q=KFm>ADeg7Mu9bW_ zpPq1#8JN`h>Y->srW*v@1*;0wtVaqR`CQ312Xfl5D0wF9oZ05oj}*%W)P>|s1Ct_o zrO%kSgN&V-W$du(X;%4*%PKI9OIKf1+@;I9H2!#+5`4x+CUBU-&a4D7CDoKq6eo}G zimi~dHx9+u^U zirJlZ&pDWiGDdMC^dV~nH=+2-WYb6HsqTef2f1(;GI9}L9&sr^qog(!^V6T!s3A<8 zhW^Gglz=-Z;QMlOa)k=E=Zh=3e=|;MSGPZ(2kzR9`^sZJZGTXY9rjf5SNsL;oggf} zQhTsMT-9kxV6mWakit=gGQiTQ1Rc96PF6RUGqg*VRgkhwz@xKJ#TkkfGmgCcVLV=( zOW0Jti>n;p1;~@CTFqfrFq;k8vm*@QsVljKQ-LEO3|ip`OF|o1_}+X7>B%7RuYWk0 zU}W{|C9qjp2ITUpHxx6=!VbVe;Hw|s-+y_(_m%N67_rY0CHwmPhyS*D|MBkEM+Co6 z5pa2R@_g`r{nx<|#wg8(cH&q8+$8}~%fez&Gj6{W%rtZ|lhA3TkGw+q@J~x9WK*>d z5Lp$XcNdAob5clR)LU+Q^d0rKF(;XbQTc-PFGvF;aYG=Q(xgp3IhmwjS9w5@JFkM2 z+VO_wIqEaciS|RON#snwed@qcL^I^=^n+rKY8^8gszF)9V++rSv<9378a%r86!G4K z@oHVKoR#(rJto{Nf@8PVE*Z_Gc1flTi77Ya!)Ce~$Dyj0vHwiFVKX|u4Aiv|&W)t$ z4+ki_6z2U<;v+?YnNS$5zKn=iZ}_d=A~3z%wK%oXihA11^qK!Q6J^c~yx=tQ&}Io% zR;?J;B};VJTd@8+>eaJcy$L_EhnusDB|xYkp_iApbFdwtq`*Sx6ZC3SKco4%lBk5| z#2<

    =n=MsPUw$0)39lp3kJpG~(6m{&S6`=Zk{`efM08mTadXd+)(N(u9AcG5?5? z5qfqqLInpk>ZiuJPwttqwh1e&YDb8IAXJWJ0a>#wTovI-AzODf&)UI}A1_dt63b^? zTuFU8JPhj>tkoc1Q2$GXCp2P~&FWW`ATPN`u71ar_?<;%Cv?@-@L*b^kzC~=CD<L{=59?<8 zIf)gS3?_;k6|KW~b$oDqLbRNPhqdJ&!4;aKvuS7w(+qU}jGs4PUSJ5fH|sO@AlWkL z=1OgftY-$54{q2{{{v0o@5N|nJ}~5!+Hb4)ZGneV57`1+pufTC<=2plrq|~2E%O*X zM*%(i?C{urTaEqupwij3)2UxujVCd0Kiq@@v5?w#xlUs~#A2|*ajMgl^Hhk4b|lyc zRDi#GdOT&X2mAeWvEU>tN}pUm+kE=v@!{#q?{6PB@TNa$86dr>75E|)KTdDPf2DJ! z5h_;2$#V?Uq+5rr5@HUvvs|E_S+eQQ?MisKoDQwxQXo}5H7*BDNCkL47NJ1h0e%%t zf23x?IRxDaKpTIcZhfmh_@D+*DHW&(OeyOeSs0!RVHK4LLEM_#hC{=4g}QAyK3ffk~<5$O});>ZTX-h)jffg_OMrtYo zz?Je4+GD!1ZSd7$J69$r?BF*F3D!iwvK&R`c_dgFjv;OP0o5w2Mgs}9*?j);;q%82 zpHZ9!`e|AqzX>9uP8Rh+eE~N~Rl#Fn6bZ{QLUMie8hVXt7c__|?!v%OXtJ)BxEWUM zqIPp?yQ1!lS?1H^$V?0g6p=i=y2;#kl~H{@5?yf!3LT~xsj!vKr{zn#KwJl=xeOhL z#7F{doJWG#ajB()SSV=@#wQQJpVNn7N1}Awkl^5>L z;UQ5;Tq)mJs*t2Ouu)Ku1{WCxa2o1d*XIWPWAFv)-doL`Gp^=LuF7_@KEdfDx?v^PUr1LJnIpcIdk{ot z6)TbH1G_Xw>q)=~M9{(QJI9l;%9#jiN#7t3r;hGcdo1=k%Xl6ch^ZB3{n>sQlCwK5 zdq!3%yo9RZlH^dNd$5+=M4CMLu@cg+9Jjcx%bEF`BkKxZ9uDX1V(E&4$2pC~(PEur z&;ee8QI}1FzOF%2C<=+(P*C2@@;X>hb+oeN^?AyQN`oiqx>|HKXA2dNws?y=^;4J9 z;flem8M-7*CK1U=S=P;P-pX|p2Rc2nj~qv(96OibJhe-^4dtR$S1ZWj-E+De&~xR z#u03z*%~RjZ2~+TN*o~9Pwa%RaRgbXFFWE}W+`EcoF5%R(7U&$8%T83nLRYKZT3Yy zzrMKqnMnr`)9asPry)6zvWy2vYz=+3Qz0}~hjURGmSrt)vK7j)WYZ%*S5BU4A8?&qxcZSLCS-&1@+4}2({3RR z$Q+eVu31mbVT(<-jHHzF2n1%~kZX>|?vNAq=vi4fN-fK|JuHvoe9y}F23{zk7!wD(~-~{@mPs)|rlJ6B30ikQUxk z{EUk5VE(xczj|}Eq5;yj?d7`iz?^5bRVR{j3K|oS9IUlHq+e#Ijd_`pFD`#!)fp*^ zL#vo#<-#GqFCR0K~QxsV41^PE>BWfzM=Xp^0-<=)WxucQnRDD zLQA3%l|4dtP#4<07pmt8>^>>0wZRH4R;MW$=4vdL9v=S1**bf!`UHKpz(fDFQ#}G+ zCR9HSG71w-ZAFgiSGa$irl;D6P@OdD0F7PMwU%awKqJ77jGks2Zi-#YILut+%`h^S z(NG-jFmQQP*A>q*e*S3gUKZRkE&(|Xo*urzH4MF+ zV#V+{)XozghpVqEJ2Abca2%(wPje)mW5|p9`*$qj`}F5mV7M8zTSAvutWj(PTJt&h zKgy!FkA&Xhjo?5;p8&Bi*lL?9?sVH#xaz2_%e#c~Jv?-fFLbl%B863;#|c##>Wz7g zQ<@~qL-^mZJ40lS`A!Xoga7l)aWwfeum60!`SA9i;`czMUz$tu5X0NNLXbLqgI#4| z4s!)}SygwA9!Gg_!VjfIVG~xK9vh?x#$EhO$H+Y zNfE*ycoFZh?F?x7n5Y~T2jWr zRws~Wy+dxw^h}WN^#m4UN2WsAd7%oG8!0D<4MNNM5kdIsWxru(P;Nyp!+3u%29gQC zjfN=Kg@iV0%v?AMXzb8tjqc&+h{o2h`yJY&as!?{^SRsr`Kop;fKycTE-%i+Gk~9& z>~4+dS!d$W*&Jo=FqaSwdhx`z$x@Hn$+%l zU!Kr8J80T3NS;%n%&QxO=G6y+Xp9u=m;w99Y!Qs94aHD^Y9H|9B<%z0hpapTz@zav zBUiWNfk;8WUbo{^XGug|&XPB_R|v?3L7f?`3#AX};Zr{7d=5EQyXt$|8IxPs{Z-2d zd#F?5XxlVhZguZy=0leW6`vOv+RwzygmV&ynrH@21s z(PJ~&L)gaWqxt}zgBV2|BgsiXH~VgH74iiw?cA7mChW1Fw)b{Rln|%gJ)JQ2mS=AB zcCPD_0in3uRzzm zz596o5cwG7K3P77xN2U#6i$ePPjD$fuYpsfZ`o*26v(!XA6&juFb#Yt^AIVd+qyhS zt0y^U*$N+abQE9V!<5Y0yTXSkpdg~Qs5cN!Mla8c2!*`q>*-m$?W-$cL}nCo(pj^0 zM-nd9KG-bJQ#PX0U8br&gur!Q$7cFzc1)I);!z<(N5%CO3%SBKpX&1?I5gJok7jtQ zy<&28$moUHg+=K-w-6gJ_uvW)T&m}9gl?HEjF?rbW5Ny|$4e%rwsY2j&Z}aOhJ{qR zqCJmbcpgh2%4Ss7{Ayy+8YlHJSr5?am@$ezZwUss`bsb^o)Xf(TNQLX!&sLf4k_*E zaB$>B*sKj`KV(l&o^PcxbG!)(Dg&@vN$b}Ef5+PA^gTTx`Fy#&Uf@qhE0Bcb7?lrg zK1-y^RSHzkMNZ4|0%1yS-e`=X^HNo_iJWZMwKVyVlg$l>BtjZA9V!`H&9BCpfNeq& z0jq+&i%O^o0be%L_I%=lXelrx<>yta@(+ObB2FMlx3A$rUeO&d&pvi%r@{>c%H+>T zq7(K?LeUX@&dlc~^$r^=?@+()ThbkswI#3 zk8w+HC~B8!(F)JpbpU9dtmOHX)~b(j#QkS5h}gOT7;F?H+MJ^+;vU@H1h(@B9NnMq zfBzeh+33^uH=y4DgZt;^$p@xtamv(K)Hrd-KDPFyYjI4bpPp>y9cyO z0%+>-6aMy=EPH<$`~{AE{_iiC^yT5tzi22@B^u~$eX;r(X%P6$OR|fCI&%jZ>cb&n z8i{zB{v07}0DA;Xu)QWmq2EU^fnV{jWCj>W$^4@4K-f(NwhbwAf z&qUIs`G34z@#gjF8vG;McG<<&ur6`Z9ZVolD#XK8M=Q@(pQn%Ja=SbUN1io6c&@3b zO*3f&u*410c-4LTpIVCM+)K_X8js1275Jr%)b~XrPzr9@FUUT7K{D7YzN`zn; zV`f=O4bIi|59878`A^BRfw2l9%$jm^cawN5e3>pgqiGEadm#~eTN7~Zd=twN-9JhL z4=K`PC?N2ZJ%C|-CH?6Thm6Bzjchqp@V9oBcg)fU$R-JIr(Fz=OB7o6>|18(*HC?; zsJF6H71en%9I+$<*UWZ_r5^ZcgtAHkH>GBAGC|ZwywZ{v3D@h@E%L$Og*HtZ-?mQ^ zbR^zKVvEmdhTw<-Id%iG&Z{Ue;AnU8YWpV<@AnFoCsH?UAj{uUPp%uA5p64b6nSRmDoAr&7y{DMwzD^3z)f+8DBk7Ky z!{I^hOga#Z3sf-=(nJ2yRb&nx_Coa7bZdt2C$3}oG~^_VypROFr6f%U*I6^=kS3L} ziY%$k;+<8hcj?WAx)5_KpDJ!$8?4;BI!$kGXHMwSg7Utd3U$m!bUXQx5@MpD`}%bk z3f)m#_k&R7FVGftFt$us67>Aks^hy#r7u#9=rg$;6K7ufW^xQ%G(z+$R6IhT#csk} z#8%U+u!9N%O}+w7TnZ#HPZSH0cAzy-TmAMFU3pV3q_VUh;Ly*SxvQwnD0Sa+T@{^_ zQfu4}A?Z@AA=zGg-Q( zu&7w0jD0b!Qu!C3xE1zKtqIaJT`Lj~9Ms$aac-ZTgSBUJxH_(speGnZ^Qzidm=P-vmhgdAl>6n zT*Vo7?}C6}Q6)oUc+yvdZef6E#s+;w*~51S^~nPmgqtcT2r0mEF+&UC;#c+Gae<(y zp&ZGjTP}R-{IY&G-3-S_7d-YSH!z04lVB9t`xICGB$s1KTG(P1YvJ)*t!`oPgO@B< zXtldx>hP81KtXRr4x#jRhlQWFApCmw@B||e;WZ?Qyu<4b{_WoeyvUyrQw#{CL3~Af zLbq9rMplfdsm$aK$2exgkpv0$4+nsVQ7A#X0eQCLc4GQ+A$ev=gFIQ{O(bxpXTX=M zIxMSZ%GHp*i9@N!F#*9T&>(?ivT${i$?GwFvKIlGYI)`;ueEdLE?@VSxTESxb23K* z5`d_}=B|t?ZSjRk2-1*__%D~i1_$nr%WBw*w-6SSyJt`7(OEOom9~K6*?qmKV}0JyT?%T{1h#U?yW^kgO3j4L;er zUK1twUSy2;C*`eGiG%(!baOtGw=8=>{PQjdRawo^YJ5Qf^qwGV2Rk--0~Sg4Ci)@_ z3G4d)@yq952SA8CyI8)22F|}XZ{7?cw{b-6Uy^ZYzf0uZevc`ullT?Z==E}bc5=2{ z5U_Xxc*iO7V;9TID`Z15>jixmt=t=bvvg+i`yeq@TigYlRB81~D1;@}xISE2>Yj<* zbQQjGf9j>a!E|@)k#2?&Ri7}b&iW0TZ=V?%0ee#}ZZ#eJyeDWM+haqFz!`J9%#bbk za-29|Vc?2A1Jr|!3j{u1UUG^p=L)H+&ui8kM0!OEml78tatLoFnfm${on>ByI>guf zl)71|^|uH0Jd*dg@K2dP!K$*R#7FxKd{HCQ$VK!*#*?G}X>soLxUE1sH;Y-G-Lqwu z^9NJ%wQY)qX;92AAYXqxAF%w8{H9A;Xs{08@`E@cc+(|MubI(}&NS>}np3>^ibM zRt8_zEHH^=bEwXQjQ@WuH-VR+1mgO1WFa)=u_;V6 zdGSxMs7h7H*nk@bS^Wk34;O5$pZ7a7~MI(v+gFcG1%qx>I(8C??cu*qr!pu=PDP% zQXoc$8qa7Dd-)QIzsu9KhuHy0jg@8jXhpSzAl3pq@p2!qn!eC0246PE+v=}k#wBMs zdTkPb2XNsfd(9&J2NJ({`XyHH07@H?lsq!t?$q3@@R=8OGpE2kAp6XpaA0S&RvA@F z%gH}<30U%nGeXi#s3m(qV0NJ;)7@qC!h?+pM{^YT*n5OD0z&xh6PWsMC`cd6Z@DP# zD(0#GOV0$?D|{O}(?lR<{&07|likt#-V&+XX3AH&-f)c<1UyZ`EM8_WQm2QZe9?2O zrL>c8Q5h{&wAoLMe-_mUAw0Yd1b#x1$abkasGD?i4ZrE~c<=7TFE8G{c=zJ|#rqe( zzWD9Mhv$PkSgF6@&s+R?hd=lD^B#YG#h>5s=YueSPN+?p0BEjs@?##tquCSHhV_}? zi@@;(_;hh~OGNVq_z1F~EHG2*F|9#aXQss~jX~Lj55&Fjncq*JG)oN#9(Q}aTBAfO zc z6kQIHGvb&Kw}bW&>&oC}A}vxx_M;Li-S6N<|GNA5?H=x(@^Xa=S`(B8$TmeQEL&Ew z2B7-a2o)p!xO<*OtR>?F{w9f2RtB7#bw4M&6ROW>?7o>4^UANa6rXH})-0AA{-M8o z{7Y;=87yv?VQO2`9`PrvjLRds{N>U}Cy!X>&PZjYyK{80gLj(pEEO0QQ@9)q+mHCy z`_GylqPi1x8dms7r6F6_D|c_t(0j|(88V@zFjGtX3wx(R6mhwLThxjyWP_Fa*S_+}*D|JR^R*xdmU?oIss`NoH=fNWi0OO$0t7PiN^&rArlZ z&Ia`)bv?5%x3>6g#l%&omU3EFC(S2_aQYE?ZYPm;%JQ-CP*N?LXBpZg2_S!Q=Aj9XGhrxcsm{Np@r zPzpAeC#%0_0jB)2Z-3}QJ}8^-4?3(mV2)ENwZ4E*z~10E95C{rSW=XtWF18Q$P~g9 zI<3r;`PsAd#k^On+#iVF-4V*swrnTVqNLXOEj-KYsb;?jzGc?;jq% zeSO;8OFxQt04cux`fc;!;XgJX9@9m=Q?xUHE`Z;a*&RU#`t9x!U-kCmw|Dn@uxsdK z%r0#B&E2@pPfgI7VI)pqALpxLF^!wHX6RyOyS|kEs1X!~%gn7YaYY-gNWCM!>FxQo z6k-Q%4m%(+4glv-RXz2EGo!Fq`*d%m%3vHMIRQBJV23mcv!)A%Ad?9P*3bsTbq0eH zX*4q^>*KHo)Zf<{t*8<8dE8U@8SN3g)UgKD{KXjZBwy*7C1kOgtrwfu^HY>azS#__ zMaok%J(_eRSs0M8Jm?Cf3m+z*oK*piog(QL1PH@puISIhXSee)s~Qi04?w`OtrW`W z!34<{&>FW)!CiLF!ISQsgP!-2=+R!3Q(!eW(9qO)ZAi&&R%M(F@6tEo=ej*EOP#bB z#q`mo-jWjn=M#VV!~L%x9>M96_zz9w<1g?PZa&>T{_~l7#f7$TKs><9J_9%w$ zvdNeV(lRhO{52o>P!iv`Lk zqpr(HV~=stknpFQ0tn;JKp!!V2Y|!?dX?b0(OXIJ-1PV9x;c_??!CT88YGfMnC!&( zYViO=#}SEfb_xIF+0D;_#V`$g)O6@V@@}KfQDG{el|ZtuUa|559L>$J8q{B0t#V{s zvE-^SafY5Sk~!E0G%}6^k*7)s*aMdAq#!XDAm&12UuxSF;2Nk6qT?|jev+Rx?5UNe z*PYP1pAs_L0N{a2T5o@2^EOH7@nCv!y>ruvGcC(nZGXM!!C~5VPb63VARWiT_BqH_ z-grV@_&=z1G?}n0r7{j=4tSG*nwtZ}Jytgdm0Tz6C2BC^_@>5WQs4+e_~mjv7)yc#MJtc;+m$_PtHXcLWV?Y;RLO0JC@GCDEiRbrusb8(O-4qG`& z#$s`7cJf%v>G3u(zD|`)RSAS$6nUzyDD(H^PGF>65?OQ&&=nW+$k4|C03e`(KyIt_ z4!E2A*DAe3mL}ROV{Sxn5QR-$RsC(%AwO1~&&sI^3Br)@&6`_K!(dR|PqntKL>-*f z*~^zKfzvyb?p1y^Zsq3W3E-ozGFi{ZD8{%-4hiUX;c)*4atd1-T8N$2^@_Y{&)^-^ zI%-A}R4+}v#u|Sc#K@Lc*<-uzSx(SrFTS3B8D5yQRL;2WE7$pytV7LoKxkHVKRQ3< z+H^XGxJ#!!(Dv!H#(Pd_S|VMX>S@hLEm9qs2U&Oq#b?zT)(@H+a(S^_VK?VLixz>H zsi07mEr5ruP$>YLK%52{S%Qzv)^N3S(PKxHtmtNXrk^Hr9g0clFzjq(dXMhP_EBddSy<{9%pI-SU*0d zzg-_Gw%Y!MkdZgJ!L)1mIkJDQC&j;tPp->PuKCGoZR_O~ARU(=Jhew-uwo;hT*QGtF$skO;@3xwJ7s;GVic9F9YW&1*ZLuD6+^7Jr)yIWM8lv+y! z5-d1SLZIwRp-hYQ$#Vp2Ns&KD$V_pmmkG8vhR;WhYq)Y@o?1Ve^PgC3HzT3`NxF9x zE~Q2u+TBzC5Eo`WxL$_Xm#T@lu zG53MRgw`2LN3c=~zO_d5rL%JdW+qbib_SqDuuR><-f2R$$?7m%jyyrnB1~ivl%5bm zm5L}sNjq|V6(Q8e-@ZIN3DW~VQqkt7jz5_@^F(9sOtRDT_$xp^p-Ii!Z3i4i+`eAw zQSFbp8kMaxD->pyPBEej%~L=Mqf~hf@4c<#Fw}J&B+j%IZor&Sa!aEuY zHWUK57eeak9y;S{&61S@Uq`1i)OG69p*XrjhmtAVbtsv#U5An>1e^e+zmh6d#SzmZ zZtf*HW2p|5xRV>Igzz2z@%y{S2tP_12@@f*v3#I*js>s6bm-RPKm5mGt493Xz<6n%oMiHjwnmud6QjbISRBbIX`;|+@pYD zpqjjfz+Ud%y?giY;$L?kp&k6|%ZGRDbh~FT=9^+B94az{Kl!2Os2%jL=Y#)>&*9Ue zn~zkrraxP2PDLv<#)i3T#PLBm&p2P=GmdSMpjhTV~l~nWB;i8qUIV7&YW44Pu04;R*Vw zZdP+EP^K+!M`QRLpm>;|%p3E$oNVCOag``YTRV62^B^!(`JraMNMkTs_JRs4<*k%TfBigHTJYJR@v0rEZtRv z?{Ch)j{Pl=x_`Ynzk12QQjX5~eE-K&4YkAT4&5=YU8@!g_&=6brL2RvO5>z6%tv!J zP$(N#usz$C#GIhodBiKnkeJam9-#jZz)C3JO^NrkcmIbZ-+E-muW!D}NZSL$tp);# z>xfe>d{k=B<-oe`pb@RA5m7ivgibR!hBMPxlqI$>ngIrtzg=~Lel1d@5%2&(sK7v1 zuL#yQlMXJ<69-X;eP?#&7;Q%QG7*xD{FHPGg4e++m&GZC30c(Ubj=?@s%fi~h1qz8 zT>EA!$)@)ljeCosjlZKB+8AyRRZZ46YxEJo?`RsJ3{XoQOc6Tg&I1O(1yN8GBR`?m zlewsBUrrDb)-U%iSvVf7GXR2Yj*TNocZ6V>?o^ZDuH05lTdq38C#xm=-sXVKk;cOj z6yEq2)nAg&EY`nwMr8;3=jtAK?2I6N_@`j<%Wr>`EOj8CktN5k$l4wx(y1s|k-?$S z@O@9l8vy51;6V@{&yGiXNDqdes+4A)82x@OPT@VGvqD%?ENqgeXgGj%HQiN?{1qzR zl{sRSQGJNg;ers7&=ERW(Y8?uI^6)BB_2?=(Id((lxLyVuvo3s}6KyCz)M1?2+C zS!XwAEJS05DQ21TiecdjwjHi&yIf)~hJk*@u3q1;ScMcZO8+9FD5qPLO@n&ZAO4JS zrHptiFJ@Ud)kcl;>hiIgQ8?9-{2KWy#8C{%xa$JI-7209k*Z@-UwewSwH4>7T?Wvr|XqvH34{f;PmWi^jm(!mH z?bh_a-{1XH+(m~Qz)cZrgiwy<;vF;&8PM?IaNf2V3%X}Hux&aIqHg5qka)ebgw&GY zLsYfR@0}|i?FI;;vlkOlZ*TsdEC#WSro&P6jYmbibBV4xcFGD|I`Sz!%&3zht;i`*%Z7Qmq2w1ehPXHUQBN=j`H$Q zG59?ul)&iQJcL#<}2I$k=g`mod&&3__M;H=aQ+LEH-jGrFxR^32~p2{Q&#Mt z6hzVULNgr>AO+LAkq_VtrD3LYr7+QZ*wHE}c@Otv<%>w*;l4}WT%n`iX}S=Q@+Bfa zXKQeFxFXJPz^T7)p0k9W*|N|XtBcagN*sH7t#u%?=>p4=NV=!wL#F`yP}#3odZrMldKDQw(^NJf1Xx99 zA;p&=l*%OT1lg(81D($Qj=ev}aZ9h)6yP<$Q~Vv<1ML@WjqACVt)||1dx-@6(g@|b z?~E(IVXh4mi&;m{s!Q-Jm^VRo*N?czay#R3ym|QC$0k(8uwUvOxj&T3f;IXSB#BTb z8b5$!Hd6G0_5L=eNC6`6Fj=n5F}^+NBa@@a31~KSa*&$J{gB9$c@o$&t_Qmqv~4_y ze=mK=7tPubg|Np*MHyLKcHu9=+lvXh&JNd`US1*@13ku3sh3N2y1Kf&xI?5?1!wli8N`k0y}_Z*oY#eHGkF`jIj3ZTiv1^fDi&%GS5h1PP9vO%gLu%=zE zA{0aVp-dl?iW2e{-UFI~Tioc@c7`;#=3gP&!*RGlBauMRpjiF?v+G4 z{Y|k_^!m-vl=J1(ZT;pLbQlEZem|6*xj6&zAYlV-4w&I#(svxD$aj23o`D@6Q89DF zXe(?@Z~#cqqO<@G26NKqr%QC~@XYjQo0sQTGpy@o0KfkI!)I|E6P|o5&MtA1gt}jV4)6C{IwZMDhTY+2PPId6eVYwQYu(v z5+w&-?+l_7{y$`mo>9R`hthakboQQ0E*IEUmix)$mHFPwK!GIHl@_9(}ab!^QxJ|wi=mb0BnBxVRekeb)f zUE>$kZT0X{2xO8Srobx@3Lm95;(WF?E(eF&4?o!6X3%V#Ady4grAKLE{YJ{%PMceV z#H&@Vr#F9my8rd=V1hZGg?faOUluR1Sx7^bX)v15kqWr5{p8O+S!kQjJa?(d`@5P~ zag>Z&Q+S)>s>Yklkiyr5%dYXl<8jXJn)=h5Y~#{PL)7Ef%jeH#x5%9M2S5hk@OH3x zI7zlh`N0;op;|uTwA9(Z()RCB%EWrj>cdMmmo(dwtykzzCJ!VFFjNSH8@S7?!5vOu z5WQ`4=FQbsYZS?e$SkpOT;hQxz;l2d%o&>=6uiHc9Y0>q$O>)P!Xnl#~K|E zzvH37uXe9CCVkIWeaD>LREsWj-$81-sdlpapdCzhQ|!THC&gmQ&fVagoy)^XJ9h(< zzUPa+<9l|J*}-HtnQ_i{JkNKK8NTUzzUVt%Y&Ve|OumPsZPiQ2tB&@Yoz!u(Ki)lO zH?3M>$Sq9ai08%(Y6;;=hKRQ4p|xC5a8bUH9o}dltCx+v3E&QfjtDG%y1YPGT^!yV z$nhnq9Zk{%B`i)I@|O=!=V(>{KQI9An{*W#w z@*DeTaG_Fhefdo_W?4vJd&6BkLXSCBz2Rn>E?_^HySOvZau>J9%Y9Z5b${%qnTWyK z@q92pg_)5Gmx5-G>>w>$AH)(sDL~8#Z2?wkIY;(FYNXXHe`xj>3o#6Yis--2YXO)^ zMjLfQ0Mz6ClOvz7gvdgXMa56IGMSiSRwjO3wnFMcDl{X7RQgOXwLx`?+F)w(jm@Va zFG$aJGWSOFq4=H&bZ@pKIdgP-?m1^{&pnqJl6&q!D}a?H{G6vGBOZTy4>)@v%XRXw<6u9pwo(nx_W8J3S;XmkJ?3i?QPTnJZQx&WfgL*lYym zi*=whm!+17&s?27GxQA^S-HL3yt+btYo>Zw!Uuc~)78s$mZzqUX|#TJ$}CN3Hib6t zAm7)XWsYi01lJKL(7vqq7gxLl@fint1;o|>UF}HI>9GY3>YNmvJ4%O!pgrb9d!%r5 zLXov0Sfk-?2o~m~Ft5aNadVIPN+4I=kmgMw^JUy*xp>K1R;x3%Y~#PcRdtd2XE>c# z=LL;}#6jUN!C&q^e)#n>{gN*}Be!UNgKmrM*x%pL{H5 zB*YAp5M!BBh-@@Dkm@>iD9S8A-)27xtx>%N1l=4i&XyYnwDT3N3k`#(&v*F--ErG- zDN!#T1lRjbb}CgjAXi5zrS+*5ju?g8s#VGS!1#S?;{rDuSR2r%B|);V(0oV*#LoC7 zQp*R52l_kmX2=d-uV(la?%ws34G;7@GsD6hSgDJabuJ_t2u>-w+;uV^qu?y=v4YDA z3?HNI0!+j3XLm*_F1GF*E?dHY+6hO&4bpi;z1%aG59{9N53AV+vgN=Jssuy4f=k0n zm6a789ZBgVjl2NgB3X@Wo51*)!aE!gFW-`)<@Bk;?J|(sqV+L9g-J6^U??G$gestm z(3rm==gTpf4o((D0Kwoc!OdPt02B|=Hx$p%onZ7Da!ascOahYP-CS1(JZZ}SMNX4U zjO~`g@^!*@yEte`cS+((_6ZC>wzsp18PCt}0wxmBVC}?8sp+tbze8EB@pvT~=s>vT zf8G=HO$wp!H-bT~9FTD1qTcBr-RP!W@|_7uo`Wpd4VC?U*!}F^{s=6NcSu4un`K%` z01jW_0*)2&H0U~d_G`D+u%BlhU(6IC+QMz)q(YCz4J6%E&a}f6fZ)~)4uzbWRUt1x zwsnE{bhbAXn6)W-{E(2(XCI(Gi@XEihG(yqDHel7!T0Z|!wxo2e}27x+~~g?+24DyS%Og|B`K_i! z18IjNWlg2a8|BlX#(KT%?&0&$vX#F{*>?!BXT0@hzB~&7+PYp5pY0jkb$twDlZk1i zswB+$Q3*v{phpZnMav(woE79Gb`O9cR>K-4mZ-9-vcNjTB0Bl)L=asA*zhu5r#n=6 zqskdkc(KwwW=GuRPINqTwD1XpnU zjXTqVl4T|62~pO_haWVlN?_-MI4meqZKO_YlCv)3iRV{S?ZKJ1otA9$l+jWlGY}({ zc>gk~Sr(_Z$ZWS%yneDi60+v{OMVoB-UCbB`EpaGl=vW6}Mu@@< z2@#MHLPLHFg~6(p^i+RN7(ZB?*@{`^Y?Suf@TS!hKlC!K@`W+CiXX0k0sSTsbYDy zfV74JdwKqoB(S1pMy7Qgck>pC6X3)*K0luUKq*MM0oq=o@YEGhRU)+$>#7%}AB*xdWRA_^i^o_Yy5o z=jh~1%&c#U-bdb_WsDFdLElnjpNGA_ugmU=FILhva~=X5E3 zxq5Y|my7b5lot}WG8GYOa-NE%juf3?H(mZj7&Vf@eB;>_v5gWuq5}#kv**Yv2Max8 z0ijb+?fm?9!Oo5*Lj1J8S{SCdiEnjVVKE+KyQDNnJR+aa?_QZF4_YbTLhp^VhllSl zuL~n?9bfIr=j8k7(19f==f~TdSVpuiS!IH)nAFBXoPEf+g+f);gb z;5_Up8hD7JfkxN421zy2U1g<3+@2*%PNjyXG@zIMGghlIR#~swEM2j5>MlH$j6c^m zSJyq9$TKf(mTo6iSKsF-AQxI$WmG?A1>q)}lb>c9|CzL7JLbHFzR=)*6c?TY*hCrW zRt{iipl$!QJ_sN(#Pspu;5ga#u<7CA0IYO)G&~rNr1Ax+Lf31!yT;G(NTR2Ht~2S0 zbL+{|A`QSi-=H?w;^)ih1!O)X-PIi2uBgKu&96YTJp+E?+rvUa8%RN zKK%0S=^o{M_P(MS%>BC;1Bss8zuQBd);wC&bkpZtN6J#@dUd2j2% zO;I`lb-60kH6umG+DA}(a$M;rb%1RY?O(e#bGb7#-hH1&-nI-BTJ&5!}Uiy+B-|ukIX2w|*HX zNNXm~3DZrv1pTp@6pLVq(aOFj5Q9R~uaL;Cl4 z%7`E6KK+uauXzHkMx&;al-K-Q+Ow4@z??!|FMM~qZ0*OB#u$KHCAth|^a zxg=}9&QI-!D&>b3T*$g*dmR9`1+4->VbgZTlqF@a=3K2zj26P1j+*eTql5>r63CL9 zvm2e}nGgT)!riyxy=E*Qn37kJ4}rpnYkFgrAc&$75BKlUL+$h1dq9~!eZBwucqbK| zv~_0YtrV3yMM+glch{a(AuNZT=6WXy@nwQa0ulQjcBc#5)m(?yT`sP#uvP$V$-aRl z^q@nSW>;vavCqgxhN0K7MpZ*CXX$F?s>S;+51;OyP=xm3{U?;Y+U(uE_~m)TWnetG z(d$5q?u{yw^gd~s@DwV(vMibEXyv@r=jlmt)0z+{i=eATO&?{J>ZWI3+1_yEAyM)E z4F}_iWUlM+Zdu8)D~h1eKVdc&^%D<-w}c^vPmKjtbjyx$CwlAME|QXhgF>===M-r*9AU z^a48Bjg#9fa~3D!8)=M6Z#egcRP$2`hy-Ku#RwK6-ZKz+&H{2L90U43$N943I!sd< zH)DDdC67{cB}NO#0GFvCR&B7dlGSOtlA=UfH!*G{RUSGauYtNroPsfMdwkh%Fo4y~ zZA#;-4OX6`I?ZS;k8V2;+{LbC_hpi<;pHppoA*zzP?_+{1JvE}LLT4+8uZMGh9|(p zv|QFNBVync{DPYsIGs;Uw8d346+)YD;G0=qK0`6( zr*9~$eD`$!>z9WQ_m3rIlrY7U#Rf%@mN$E!Uwmae=qqaVzkl~A2;Bbx?CpQKJXwH# z*Z(gI@HD~>_6W)SzXvuzualO^H_xqR9ZN`f4$~GXDw%X3jpjq`(tZ8peD0O8Vcy#F68&{2n18b^@@)J+o8L2#RcaAAGn zy|quR;Q;FE6S49$LpXS(LljYiW0Bz^L6Hc>m_jipzRK&WbTSFZ*+W|g_%go7(j2I< zNH&CfIQ>4IaV6c1pjoRXm$gRca#<&*@1i6~&jE<1522>;D;ea;xjGOY&OkUaDqvd_ z=AIPvX3*pWMKaabPN|Kz*Z9W@300^Fw$AP|=TR-Xdm!11!QxgY59G3-cgG*vxTC0# z+&z{NRkNlcdw2A}6|QRhlMsJohQOK>h5@#UmVa8EE-UzCR>EPY)+~?DVM=l+JY0uI zeoj2!iCzOO%{)HZr$N?PZab|`>R{1q3N^t>fBJ>|^PW7jaSwv__HYAT?Q#-|WGor` ztwG`An97E<0?Ujdm7e0-EIq0lA%M-t`@6@dqfJ6fHd1|$R6%;ePYIx|P(+ygv3uRc zdu^0=Dp>$&l5FR2fFju~ABKY&sq%pO=x#?nBkx43_07;Q&o&e~ewFi$9T-z`zH!*C z)K1Yy9Wj(M!28f9lXig|3V1}b!|kfHb(+V!AS`S!42569<&V2x zN9ODYGRGnblLCM{Ap#d`#?5G9KY>?J7zY#UrZ?A2dKlBQ@&bK@{GWrn7lU734BkSZ zu7K;9pvyeUPodfo^znE1_qa}?#9_U8n|hhUYL^HX8Ie2Th?qyt*p#2v+tS3cs3@Nf zi;DigNQat3Gp%2DQt6Beov87I#(Bv{?*0}Qio$-u0XI05Qt|dwY`wPaWv%NX3xX8{t*dm~@M->>@?#7R}-M>O9KZB}34|*DBh>itIv^7v4DRJr=iMu)&OeXNqn+V7AQZ>T!Xn2m#Z@&1YKL0rJ=`c?X zcgX!_JzRm-k#!nNU=nL^it=)WPqZeGE?cd=L*uiyveVIFybd&AAf9;+l`|To29Mgj z0&}ch_e0Scl{1lc%ka4Uo270yu34bW#a^W4t|1)LI`rAr*9)H9&G~w;mxWf^gZ_BE zQ{pj+;y_po?f~FvQp-Si6j0!h0S5QyYEi4}^*`XxaM@2;*5Z5G!alaHI$GJm`aIo8 zp}*;HoQvAA^oN5_J9|Sw!PPI8YBbvZix#-s4pdy6(ip(GEs!}DqPP?p23 zGkvAJPbwBBV$|yA(fM9BMQ}9{BA_hDLj*Wds7=46-6Th?ay@U1hq^ikwhb=RX3X@n z&F1k02shq`~Ud%;Q<+7_kXk__45)cfMR+vr}cM ziu6p9!IB-ja|MZ#;@5?&Ph)m)e_{_W8R#-Bn|tkHwV?bY(42_yHMjLJwC zj=dS?oq?8R-X3>Lp%W_TJNgky=$bvP!yhyC_-~|DZOi&-4t^@2L9|kE&G}wywk$Yl z+AXjJ)0E4->I}z+YG&Wb^z2;izAi?in^#DY2d-ey93LMCH7a(jk9j0P0TIf; z>Xxb?L#YY^4gpBd_QsCQ?#7OdHg?qPzs~u!n~W6FLq;QVn_Loak|LTS>OCmu760cy z_eAEh2^9&@_gzB3xjNGvc3SK>uI=DE8mS#1oRF4X_er@ad8u%o@Yp0>Z@pgRNlhJHkmGu4ouerYwUNhS>{O=+ z*)i?28%loq8SS5WSGJIxLR>HV?9TY}64gQlXTA+Q{`wajv;`nti1i zXQ_U*$63{f0HB?t55YtwT{+<;a#KfQTbdPF`8Kd z6pw?7a0AXNt4UwXRyS9#6`!`;`}*`CUVi-e;lH6+%kO`KguDOz^f&mu9-hAZj)FfF zg9@u{fU8AKTCZ_COpe5pC5%*oS+3?Hq2@pqU7i2D!Ow7YP%4|F$r=sFM=V2e29I8J z)r*`8g{bf=q3&I>j6`N=8BKTR*t;{i`QrKr{^9=c6er9#Lt+($w$$0GB(}Ul!X0Q3 zn7(jjPn$8;P7F3GIt#jAR3q&Slp?e9L3ni-UqwKCIY+r2<{psg6`>rpfWcw(7Neox zTYxES9o%W0K^<=mb0E>U7@~UF1!85;&TqIBCsF9A{`jL&ASs8R6U6qO}B z!u<5Wn+f@WdxGt?QuA1AJ&K-n#`FXfdb@pTOZPCfFimC)D!eCJb zmkQI{H)uWs5sG-X)EeE!UrsN!aHn7IK7G2|Ft-rD zDMdi=XxL{SIwuJwUGC8`vI(Tt0?>&Y+5~xS zWo5(T1ZYFH#(7um*btQFG^O-OCpAoDgZp>K2Mu4X~2r3TixIh2pW z(LqMy3Tlo$8QTQLX=h8Q3upk37!Tu+kH6o2MY1$fS6yO3-D1Ee1A}!&Dhtt_qbrds zAX*|pHVv+}LhHm!BlgFDpf;rNys6;iBUHA`5JAQ?kVDyVf!MWW zY{>^Y!?N;P)aM^uFI4rh6^2@ZRM59i4*g)nINm0|>&pC_>P2j}(Gvh7y8shC6MNvmG8rSD*8XCA%#?p!ap&Z*&|t zO_j7JT0lUZgKl?_lQKv~Z5Tgb7??rQ9&mP78P+pr?qZf;@{`OgG1Rnx_!%|KS~w8- zDRl;=;H8oo@CUfNrJjw(1=75s8=J~P(Zh;0S29Yhjw?CxX+`LhvEMKi*S&z15&eif z?gXYZ5`C1OBs66y+7W~(3I-)sXPvpr-0n8(L=qfuLwGk-cf_L8j+f8%$EKvWnIvnptEHf#@+blDk~ z;F#DQvu5I^8UR`>tLC27&Oqxs+v8w!(~I@t5COhSanbDnJT2 zS+|*L3jP%+5m#4&L^w%Y+E!*7%NuF5Q2=iHb%5Kx>p~^WV?O|Hx`zf*N7c+~i4b7a zS*f$-+#Pj2!K0myVDst5*+EWHq=^<~=`0C{=WF$5eRJJ9mtEhm%u>Qc72J1Ues_Ja zIrK#+%*d3cTdvJvrVvJ0)M_Mx@d8$>#xG?~JIWq11A2{_p~z9uOcgzW=|o$}ac+JO z3|$=4vQjZg-%ndOYxx%>%?IB%c+#}|LZgfTDYfPP$Jk9lM zqf$nzJXVedWv^GZh(kb6FK<>?=bO)HVy)f}RxXh!#}*EV7|0F|$Qj!?pv({s$TK3T zJtuIoBNGBD9hxJG`$pE8kPygl);e3C(R<%N=6XbJ28c;Dua@`5jem8kFyW%&{_$lG zUcl0QOkLr8?vd$ia#<%AUWhorijWJda@(YeVYPKSUl8J}WfaI!?~-cvP4R3fAvT?p z_XqWDnWZnu3NRq|#b&NOOZDy(QBeJRLnX*Oi(29#SNCq-fb29tf?7lwUv&Q^?O9f& znw^N3Ysj)t==8rRtIJ*_paqTr5?9X+FlYc{AM@mi_?Y#h;cx7fxe5!h8-o z+=C&&j$ zjK%~I9j4+v&nM$G zqNF-nksS2)p%$Z2C-UXc(NPM2(W6i+Zao^ICw-=w zz@NIj%66wcq_2RhO;ms!(WQch1dJ(bt9m(7qF|_q-vXF962MH9srqqw4Z&o)qb~YU z6yPjOvQgtn>V-*$%O2Zv)*-n^p6})U|L{UyLp52y60@3cinfz74ePnze0@NY&->xW z5C6R1d;jU_?%~%L?>{^|KK<+N0lya|7*b_6RlQU3L}~x+TpAh+C3S-;<5Djkep6k6 zTO-hB7z8>Yfm-ZhH1-uJ7iR2bH_L??N1A?|IO@$b*VebDQZ;!@QAc5PpDuu=MysbH zkjvUT$2n_7qY!Xbp?oeH3YO>(cd&IGQ1so8HESnl#-_=!nkjWT1xPT}Vsi<0y(Rqk zaQFEg&=P+MSXqZs9d$#_i2N&)SKcdHHUJwP)JiuNh#MCzY= z-VQq1TLc#@SDgor$ky=hIQ$J_8J)jE!YO=R3GAO;_Q#&xzJz-*MFP5!F&AVhIM&Bh z4$#5Nh%|C^3L4!{j7hJH%-kF7$KiG0x=MK-Ven!vEd?GQ4vj5=4+GbVcf}TnuG8gN z#@{GBiZNXevc0sqNM9sN(xU9v&TF%Pha#jZ=jQ_zf!diuhN6zLytx)fqgjxcRwB;a*1zDfiTO zuIm>;?V!&|1gI~W$C$I)PR2dt(W~WUdd=dhK1apR;R$+_+umP3{B+I9T-<@-jl;^&!o0b9`Lbv@ zByk5%j$+&a52Z3@L|0THFwDCL)Y!q1P^f=yJ^u-Aal8c|c7RqQZA-a9fYd!)tmLGX z{xpw(WslYi~zrcP0f8DRFz9vl!f3X#(R*G6feIH}GU+;-VlU zuBv9S&AN}59##QsC>d$5j^yv5Vjm`5*F4t zw47M{b+tisv2!UHyHv$VbM-zJ{VeQ0W}e4G>N8d?JDDe6<2$Cs`lm0mMm+*npvpnM zl}A-XBotY_8OUU0TYvxf#UW318N9{s|oQG!Pp=c)@qsHF;xGFmI050&`_ z{cBzs92#isf-5aI@Evz9)j62uQaBKS5L^5S8fjgx5J-E5Qb!&*KvoEwipbLLcWOU_ zZ;#+O1?{wz5+CsgZ;$g%qW_sU9e_1Fd%L$H7aq+zfW6&gi?bJZ@7^KJ4Y2_%KQEw; zhhK6Ygbu(4X&0;loP8PYDCECD_EJKJ6)k9nTD9QCyBGH_-oNmUt?i33o|#7I|Yl*XoOvWw?4wQGi4LdjXF zqU$k*1^Hb;9uRQG3%$H1MJ)~GE=dBvKvQ_LS)QM;Kg=`60SQ+Q$xycZbP%@l`qrqP zg@S9%PtZ0Moo=qp)SIXy!}K|gg=S|gSN2k%G#&T6QBxdsC{O8uG#y3%CQVwVMkhxf z6q(HS?x?@n~8tUM>{9;Rtf8P2G zZnHg@W;$PAzb2r#bJ6)*XNdgGoH|AbJme+Wh(M?$6SrFLu^ufiw`=8Q6Wk*0XU4TQPS-o$3yhYu*`8?|tkqSa`9J zc~yPy<3oS%R*j75jWNO5@E~`c0=aKaU^vdas?3@(2k0EbKgQ!Ba=mz7X4C0~ZfLJw`vyI+%PhgZzb~H)q88 zW#z-U39h?p0DmO)@UCDVLbRSjfS;&M&=&aRsD5*($;^Yr3pEC-1#s66ELk61Z0^9} zRc*1Bs{rA9a5qA25*IkvOR|zQ6Ir(KxIqI$@rBq+tY~YfvYnMlx}&yuc|vE74f9=O zy=u=}=_W|X5zl7Gy9lj_fNlf|#L#R|OM(Fn=c4|#Af@3kqm;<_o7`y=VXL2^!6ciz zt-b5^9ovj1XH3pApbYeu7e*-(qWCyoSg+e0xTfxI1SVUb^mCKIU1bspXD`llAK}L`PWn%XNIBvYb#_!oGp)B&9f2 z2A$K_J}+eCy}hyC)JjbeSOBUBW(uqC^5qR+5jn9bE%$Vg0J*V)gs+T*k43GfDU>1% z)p1=nQmRlI`XjRR1R}=JvY&)ESIs1(b@ZB0`~Lp*8RQ89h=3{tP~Il}UU;FDBWzxx z6I-njJg&!Wy39gW8Bw0a2xOx_f3yfGF1<{@F0Iqk!Qhzu&po9rIh46O(Nn@}(~*NK z_hUOx70tu_!T9i5ELkWGZs8i7QxDtqnA zzA_>ria}Wz5*9IrJb6fnumh6V*LX5yGgs|n@eUP#KYsiLK)}tXyT^Y%ySV#9TQ{J% z=iT$ce;e%m@|?{c`Hz2>e{_5mq%P%Xl!F=P^PE?**~QJva|lhoHFG&c(HV|YN+obm za3_??0=grdQ%?te#?=g-TfQGBV&er}U3o?L*T#57GZWBLy@i2d+QB6C{48R=laXu7 zCQHqTMHvSTGofa(tUR8~3^UfTyzxdT8syZ%Zem=fBibHP8qh+HM{N(u^TFNV-~R0v z{CSH%@9^gyf8OKIulVzuyYfJiPN)0sssRHVO_aZxYBv!D4}AIOnJ{cT6O39%0lNa2 z&k|C~^+v_fON0p6iwo3$CZJ+^e)F^KK80240%Ta!u?DFn`XJFtlsHl|XU8~c$4qbGlM4i#M4Dq3i0c8ggRH}XnrmZlF zBr%Q0^%t3`L!^Q zF89mJY3^#yUNw!|Ap`SI0E$;|dt--Cpq99+>Dg+Ic>T|7kqhY5t4Ab*UUg^a$_b~1 zj?KHZ{e*B5N|jYb@8?+QA;3$hdz<2`s#@)bj}xVM@o406`WkpH9uMgWkbg{bgPBQz zMp@z($|*9n0@9Mhe(=GidAzd4>dch43-;$&wUzrZDmc+cL+@uiCom#H;Qq9`Fm08);W6R1;A||CKrBHS#f%!*nyZ-r4l0(!h&Tl^7h_ zXA=aV+X;hl33%?+YCSmgZg%5g?iNBZkps50`}6VU1M~%`EoU>3GLu`y!14oA85e?b zMmnV z@bg_K!Q&3PE;`}SYqx{&)J#%H1OjAVTLS)b_ikoX8$2o7V6g#0Ft-7LwD6*mfj>@4PEJ`Q~ys=MYz(u@J zT5D7f3gnf`8e-M9;GpM%gVv46ZKBC}q1CX2Gy>?Ex{>QEHtI|aNL3Uek0>}2thLgF zr38gC&Gu354^ZBOlpvLLTINv*Mf4why_ ztD7Qec?EC?t69q_KA)o3J01Neh|_PL4`gDlYs6~jPW<`RbhSoVS;kqTsP*Y14b>wfPqkAGqJ zh{PGz!J0A-@8qJM|-=$lfERy4@^Jib34 zWqz?n9@|R@H;^)>O?0Us+Wmh6?+zb>{P#lh zI^}nXU#ORf#XOveQKHfUmTS76)V@#F7sl4?H$E03BwD4rZ`658&o{_+Q}G-DC8kY- zmE{A3$YQZh{2>^VW2l)(sRY^K%nPp181s|*IMh1i1$ScDffu}U#Q~0~d5#_44d&ZJ zd+iyzR22FO^)Oa$5&1$H0GkMUX%AFLr87mTMC1c}fRW#_FMVb01yaNTITEK)hEgk_ zWyYnON!<4Qvc3+l>JgN>gkCNUuI#=M-|^abe!BJfWP^#5Kv4cN_RI9zLnJ}J*_Gd@7>)qY6s*iV-|+57sUb>`^TnGPuyBA15LAccr; z@d5OSLBk_-<3gL{&ZgraNQHOV1y=YsGU0X)N4nh^IT5kLFNbGWKvhL@diW=4^%l$m zs>})B3Sp}*(9K7j`rDt(DL)fhbWjE-u$^xWSNK8CMBc+JtOFF|lpO2>wniXp2rjy-iE$9G5*i^`U^r|6D4Y1VvosHUR!gYaA=kTH#-@AzSG ztC@=Ntu`vgrSS=0){(Sy$Ro4s_Ch+%^o{s_*2iU6jfjTFl6Bm`SxDHKx~))&TTaO_ zEZ$?Wc%dD_H7i=;j9Q`*V)FUWGj++1D2m!>(>dq0#Hg=hRQKuC;2q9{S;^;yOS3LxY|a{bg}bqpm8TL%qZ zzuEi$ITN$mb!3dCQeK~6>uLPPKqs0@!A3$#EhD6`b7yc+_Ke zGQCE^t0gIzOUo_^aguH|y@bI#IKhOSAfRGli|)95EEB2096B5X+#^<1{SpW<{U{U- zfe<>p_fnTU@Cvgl#Ehb4jZ%naH z716xBMgv>0m8}^{1>um^6KJKQPZYh0ueXrVxC13)AaI;uWJMrwJj{$Wq^;Zlk-I(v z4T;cfu77CuR}#|(odfkl*hTCGR?z%PQgy2v)@e=9mDe2}d8{73Jj8$-o*Ok@2%15a z2Vl|$>V<)xL}y7?6ycpkw!rQ_Lve!H?TM(X1QbhQt-J~s9K=ZzfG&{e%nSEP(9gVy zM&&(|Y`^v89jwb}2esSoRVSSGSddMM8y?6hKsm0><>vg1h%tbqoNT}{ZqKiYeldkh zCLdzqt}kx(fJX(goqzkgWtuX5>Vm4xWw4&K+AO8FIHWV4p7IQ(3~dNR7A5 zc5_6vRNh~MHE+>VP@5k!y!O6$3bD*`%+bFfUbAEX7^%EdcaFXQ4Hw~DbfO}FMYtn< z6_0Qpp=%~ml-jB%i;}6THKHRnorP4dm%$V(aF#)VvwGIhXjJHLVj5`qR+&OJZ8Z3GZaR_%_VDJPLn0Jz`y92xV(N1 zDaOg2%ZU@U2IVR1x@zu>&uKud`wQqIH&;a;>;6glz@}DQEyiPH=deRp5O{Z}LgAH3 zO5#dP<6)-p0Buv8T(FKyS6sUT`h1nl>&AUt)iM3p=KaUJUmsB%&kZAP9yEbc%d3p) z$IqybWkpEb2C_Qp{IYGmm(#d@og8&TgTs!4NYB`1ZLqS?)oHraJT)E&a!PIcGU(aY z6e4ldA+9p!7V=`W4{0<@K0K{*)x1vNMHmwmWX(`NHjrQD`) zHK3cU=cP${MW)Nc-5~2b83PVA>Tq$D2c8ke5K4$&**I>)0;zL(QQ@8$N?C5(%^Inv zGs#W6;#!NzXVcw5(tg*(i>3LL6>tV=w@Hhob?4&7RU>-VNV8o&3s0(AMGaOaeWN*s z3lLP|>=VH{JC(SQ+3t%H@$6G{ZO9&S49ua%Y%1+z8Ow3v?0!lpQ)F~e-q56FSzC>b zm7RXFqDyGz6Ku6UTsiSQ6ZOnfnfFq!coOR~=#<51Zpvpt>+}{F(SRc`PIfg`9mDFD zH=Q>7;i7I>f{DB%xtgPeYEWds`d#rTF1BbgAM-rIS#to9EbK^*T1HUF6UtN(6Wax& zn$XOP<3sELHqI)R@#1q)UpRy0C7M!9Wwj=knFvX`G6V3 z=I0kHTV4$7M)T0bJLp@s51@ER<;;L85VjDu^%^BjBU7)tEPN{ADPPc$eDpJ*gCoZubZh^#r5E0Qca5vDrI7 zJEMC>2JC*2JGkW`=BXm*Jzk_lGTgG*u$}>@+{&;}F6o3cCJ8-E{=K~hURFE`)dBy$ z&gbOYusa(OjS%idOEp_@;6I8i+WfL^HQd~j`Hp^Z-YqT|FrrmS;xcJ6HRfqVK|0L%(BV|jW=`W zEZ(L(l-s;S0@{t4IO;j0a)8uqIqNetv3FGk&|uJS;2fuPu18U=)`-4@>phu^-@mMZ z{3KN*EA&c%z#}AeWC=s4;lzLfo|jGig5f8v@N$I=_VgS*GxT}T^%xo?{~i(+$X}$e zAAg}92HzK#F~W(+>M1H-)+gw9OEU7~{o7}y+kPNU`H}*EdL(eQ1S6`mdtRg>R2pqc9rU8UZ=uL^xwe&8UQ1s7RP7|AiQ^*N{Z{&{~S8)g1b+d$}@6 zPam1MKZan!{(sWmM7fP5%NEq9V6x2GsBS4A0suj9=GB`AfS|+@w<1VM*=^5YTBs~q zNtBwRva+UU=G*6-yZI6hGR-EfiXy`ufe82OcR6>9r&X1o4=@{(-8XI_In&i*>Jy}F zYOt@yCuK!Vzw2hbqF>SmWac5&MdC&`i#nm=K7yAs+(+Zt_~1bJ!%OX*^b$otjdsXp zl=l=}y&Z*c@nq`y(V1qV2}02tb6P2dlq>u2n}D&{_X$(9P>X=QjRkrH2GK*TRQVZM zBtX`LaUtbSp(qW0+}?b>9aN!h-;l0#jY=u+KBKka^~ar#@ohXF2vp$zgI2O@TNGUT zgs>CW^XFZ35XEXrTN*bUkxh?#A{Z*G#)7t#1z=Pp`dc6fxaBrav;=~T<|hvZO*2?z z{0HVtIHxpj9XLVtpCVTjma;_xbCn1PBEtzDZ2dW!%Z`hvd7>@N4$iLFSysA~eEj<3 zJ!+Of#TTJKj0w7atb296vG(;0J)N?wIW`3;gfLS(a{U3P%GT$En)qtUy^M#krZ8Xy5cy|`FvTg3)JpPpjZ;+gjjp%>=`WY7%kMblxY2kY_(&=wU6N82r0PS-`bGS*Dex0uG2 zsUdnOvoSf9#x|6F_baj9t*n5`gS>&kw>O;kVf9dk<{Fe)0 zIhXyG6SN{s0U-aGdGHl6ILA&^tB?wgQmc_ZHaxdH4C}gIu|go!8ZGSp^YH2-NQ%f4 zACwu3hj5p~v2>cNCp6CI)~R|>Nu6dH938yP_MjZlwGfRI=nUdrH%APSIf3?zPR@)X zJ(wxgGKv)H)R=!|u&34b1G%I06VblVeO>RUX6QHaDU$0{V$;~UaQXRe^Zw@k`_AXz z-hKXY{frsEZ0xOnJ{|nap9lXh&?#KZS?JIL!M;ABCC977uIx-wBFhsJFS9b>c` zIlpgDRxjpg_cYkC-?}Sm?e+&sb7y}n^1rAu>A8ZY&A|Ei0|E2)vcoU}p=r+#h6E^` z(8>V)(Jl=7twYZC8xw?kJ8iV0#MqYi;c>tF)>-l$O+`r5C>NajIL%~aW^3q)^aR=mpB1|sgFEnEQ=Goym%q3O$DES zHnRPYbDoT9L;uA;0Uw%tPT@599IqqZBjXih2l^_wl$>h z=qEo`Q=EIHLv`yMy@em|3~*Mc+0HK^N73H#H2Uw7hedxqSZBYVWWOsHq>&a}Q2!to z+#TZ^Wqd1y)JfkyRyD})1A@|f$ZO%p*~YCbI)|DP z1^fo-6kCVW$mBu%F?%?PJ(i>?D-EOi~x%q>-u5wUN@ zw*enW`P_n)kKWn=q*sXJ{qX9%bu{@(>hy55ItAJlF)`(UoqHlcp1=kB2}D=e#YFMD zk*jp9)u0kl`d zZmvHL5>aW*kzX9sF#u^YtzD>6&t*4`UEv^{MBxuzY)ECYa8^txYpS(|b;Lq>kmfjil#^Kl8DEuW6FrTHC#Deti3OeYX*<+(Gazb8!JS4UE~$jui5Z zW~T*H6DfnhN67O`2iP_x5k-7Mvizm1&BwwJ~}+)_ati_nNjoe%d3kOv@I08 zg2RCXYPE>VAwOr033AR5j)x8mgBdGUegEf|&ByCc?|yu~-@)(CZoYi`{Oq^uyPJ

    FdOSA1k}{) zm1*hE;X4rf0G+LY|+Bk=Dh~ju$eYACO4r#`Efsl%9cyoaa=L3L<`fre4 zYp_9m&1p)2Dsd5qfQr(JL1av!KWHz5syN8PP~SD8x8EKayGEB?^%2(kQwG9e+eN8h z;I8bX#_%G_SJg-R6TUcCwHQSJrN57g(X7Jlh!@p8iJ*lvFFRLh4RS@~C}g2B)VUl6 z%`fXh)W>?aYTiEWwm*Vyo)oI2)o%!ghe3T z=NxD#swd|nN6e{E`#>21Rd7iz*%?irc~-70Ilr@KB2-z}6BS`3OY9pDY>eo}XR4va z?P+tJ>|k%3qBoGUrX^e)GE3Q6iYawbCLP9+G?PWpS+EO8h{+5Ea#WcDSdQ9NA{We$ z03hoCWNlKRy6BuMI~X>fM3MFq`RE(+WOHJGw>iGIqMF)@bcRFj59*W4I|QE55qhf6XeC?DGrgg zD{;3@Cv;fxSRA4n9<%J37n;|f?v3d-7s^2#ri-_Wi@Z$V1GDrt$Uqg9LsD_Zgf`WQ z$x>$c)p9e{jj1YMZ-%^|eNocM>Tb^M3HlJVkRCghWEpV%arw@)cTnhXT4nPPMHJR0 z4{Ie@u-NnW-&tZ+tFHccpkKtmo?F$`cl5{L6{(d2U{NQ(+}KK~qUgG06Kh)_@C~RE z21o5}!>RTjhpF~}Qn@OOEqQSUiadJ-BZMAA?RZ&K5#T9Lu~kPjU|qG!FYEf2jy~4Z z#7(=`(yPtM_wWZl|IkcXbAE4fcOk%zEZX}J3?rQqgpACtB5M#VMXGRwdf^O5lO<%V zp;@$M@kvT6LNt2*NOz9_yS4PA(;t0n(&$p^7Q|g-*-ACbHYc+u(Dg|CYDMlmx^nZV zd*mr|dgGDmfyUeRrs%8k%)wa1&vRfZvgq2ZlTS}X9{-YJQ6TOFq(Eua8gb^_94C7Q z$hHD2Jy;hJ|Dq`R8^LVCuaZ(=OjZJB?Z`x>aWMl|TC%+FN$pJ&+N!i&i|q%Rx@Ev$ zr!~yCQ3W@T>>@W{!(){WtZPMH!4*U^28)xUZ*+{}Yx~RviLl&)*H%75cP>I%1 z5OWAND}8Y4lA(TNB5_RR*_gP1c%jGOdSbUgVrp>G!)1oadA-dq&<$Y~=f`c?AnT0F zULwoVwkNL-V9W)l5?RSxG7zgdTntx2heg#-@lrp;g2|v#q-WV!)79j~a2QFh(9w)s zii;Jgt&CqDp1I;?uA{NDZ^mU;DWp)bfOs3R&UN))|{G8l#J;vpx}Z z5#JBjhKSwlsp=WJ+Y(yq)eN1ShvUNzsyT={^MCa96(BruU29Q&1({Su&%e`?}hM!-Zqd3kQXd1?RGd)^!U^`74W7@^HtQ*RMI(5rJ&w?YTk<)cMY?(G1sMri5smRO{4}s@Acp=EtwbvKVn7$tP4u7QG0Tzc z5qr;*z4&^owWib1qsSDm0@27=HE95&CJ#0@5zl_(-N ziHqxa3#f*XJVCwRO z--k_>vx}Hj|2g$6FE5+bB{&OZc+}U4_hej;&^`gYIAW!<&^jA zUG~@R4ayr|F8A;lGwN%WKq%xzdCPd5ixn!0zIXv`S#@b1P6L-vQ*R2x_4cbe&IUz9 zJrt5Ogg_Njgn+daNn69g1Za!ga4|;XcUYKG!UTn99w}jh8CJr?mG9cvaO4gRG!7OB zW?G@HIy_dej zB5Up_V?MF-z&QA@d{Ic}@lYb2q&tjUrsMJE7!pE$qa5Zhi2e54XDqgT>vDqLmRL%d zzhSW!R~zPPIZnEH`UJHM#!<^)sI?4SH=Pgnpqt{HA2D{q5WoCdrBP->l{rW1V^H!X zdgHCNfQM0{n4?e#T#pvAt@tsNK2(LETis4#lr4la4k5$YDQi#AMazz{dkSj2DI6K1 zdAO0KrM@&l0MAS0r9UpmP(9}sNO1)x4qULvf`br$@{PJrHTE{iP5%ifAKPhmvlM8wXH(5(>BYq3j)OeYCMsWLok{qLJyhJG|JJ9q34%B{BG z26V%29r9bYCdf@2%A~?#1&=iaAos>QcAj0UPEzK)Fa5GT6@wIuZS51+_7e71Emlmb z@fhLnMY|p&D%~wot|GK`JS_36T%H=`3#IaOIi)(-n1#wq5aQwa2LEenz?BDGXUd8v zov7=Fu{)Z8NcP8cqHY&)Ln;Ggd+;N$FY^r4qw@W-WK-ZEQ*AoV7)w zX$ry0QkcJmzNr}mvCX)Wn3mE9qziyOCL4r>2SOtcLy9eilRyx%&?reSTCZO3Fb;@) zrGNYS`Q1I@O9!a?e*N1|z5p5kagIbCgDSmC3X0}0Uhv`K+0rY(KBIaJT_jZo_b_vG zQ^#40!4F_-@o0b&e4+oTsnG3h; z2!dj}BsaBOHyu8uMaikarYaOsOfiL|+F8W=?RG1+^h^3P&uod00|8f=L=C`2q`n4v z;#{1e76+R}@ZlzzDDmoc;+~GxPaF!x?N}Gxyk3VW{_GL$Aka_Mf6N5TW;!UJ&Ajpw zK4T975q~$3O*+EE&5koL^orOmuTO!0Vw1=jQ&O-%wZa-LI_6x%vCe?Z;>Q<>uq> z&wPY`Ai&o5+Hz?KA~YQp9AFfK?CdC2PB)VxkWIuZOB#TvkHJWkDC2EMARQAI68|Ui9>qW37c17X4VOhVRhv(N1o6k3Y zzaA8pEe%^6q*)sgBV00DmofgsdGTmiv8@ZH8>+7_B$5>Q0b*5cjQI|b zC&|*HPSy-_A8o0!rq_Kn`=63W5qZNrf25w$85yiGWX@zJmHsp=?EB{W_Ya?cNPf=G zKmSa9j3Hs0cel4+@88{D@5HcPM=p>6&Y;lO$hf?Cu@>Yd2emHWB4uw5-7`*SbF?A6 z+Vl8YDo0f_+I^_Yw{`#I`)9S?7$xc3sWx(Bf-Ik4L*V}pCf=~3n&jP7rm6P1Qr8~p zKfhVNoFl{wu+S2b%t#$}SZkk*n00@sasr#e!@NP0Cy-FGIxK}ppSGAG&lx;{)-8(! z6^k8*pCelqx}2knOzwazCkXoeCyN!c&Cd`gaK*+ytObTDcqj$d;G&M0n@)uC_yU#| zdK^`v$(S+Q=86dKai`v6b?q6p2y-9#_^E|3?MOLGamvnN7@1W7kT9w3{RXq9@S(-* zW470L*GoAbzYG%oSz7PIQ?Oxh$DqQH24$hvGUUVd5lW?;jbEm<2tyHB2 zYdvKC=oBTrAhjdls~k`=$S6f53fS)f#TBepI}egGVnVcNbT2!eCqcVY{OA-ws{jWD za+#aH{H{4P1DhyoX!s93L(CIJ%N#`@n=q7VT4MFEq#=_JU z`j#c&I~_u1o14P>`%P1L-%oqt_3QR$t{2hRTOJ)CUi%QO&=INpJBVXxiU4|;I7h)3 z=BPfaoRQeWPb+S_*yEt~;Y7N>3N*CP3Ucg{0xyRbGl>I_7xp}f?5?&H($QNjGf(gn zD1x+(N*$-GH|!JZX;3d|ZD*>zFh>a!liVdp3gwJs(>;1QK0kSRz;?G1|E&|Lypr`% zP@pu)TqBvl^AcMfZ}TOO$B#2|s8xY?Q$!lH$7#7-b3!7qTFDtRozIgDhMii0KN*yN1P8m zzc;e+(H!zOmJC6Jsw3j5h>DCibc1a(`G7DEPgW<&y4mIeW#IbJ*#N?g8raf^FA9p3 zqgJ6mgogzn<{UfPEaVsuU0rWHY&}CCQjDB#A1F{@{VI=?rwHBBrweNXeIUZA`@kIE zHe*n|nX-G-$xygP&IUrb4pztWU*J1-E=j+pL^2&nC=)_jvr|bL-L^c&kw#-@J%Lz> zr8ag0uHZ1_DDfFY|7|vbMKc9%zTW z`wT4N$*1ePyRUahLZ-!nf@&yDfSgmkia!DknU8iIw1F8eOxL^|y@3)J>3tCQ%*t9S zF=(A0gg(-;-rE~==)9vR~#BHD`ZZz&S*saJvATz-n{SuPBLNWh~(` zRl8J<>`e4fsGewi!w%G}O1pt5l$)k#d{w_^Pc|RFf8G4;-R(z|%`;9BXUP(N0D!V% z4DfAql5~~l@SqHZl&T&t*ZhZKLzoB7GPq1`9vgQBYmSyIj$Z9aXawIp)EmJVV2Fg{ zq%o=oBU>=W-nt1?U)ISUdbNUfiF`f{HKxdD)n!V--OLZFK02u{?A8~i^@Y9q!b~AG0s(VvpTw5jT@lX~EZW^&-EOdHa=B*7K-!&R zBznd2pl>@hl=YLbdFH&fz{@#YlrP_8VMXACdd>L}-%ku=8`0Mb$c_X88~vEHm$SJ1 zy5B0XwiuPWDP>E92qVXiPQk^Gx5T1))}08ZUM#1e*~JM()10&1!b&MMXE;DK4AJoV z`tAdY<=pMu|0d;i_|NnIasL~mI|qLr$YuHahhFeN+4GAda`GX|<>GhL1X63t5KDQ) z-W>T(fw@lBlZSCGOfaA;k;%T}!ZnrbKTah3pb>5-lss`eO)aT&`OBiv`5NO5v9RS% zvZ(q!VO$VzrFAZ6#Vrnj_OO&O2b!w^a6C`1BFVg*wwnkvqblXZZa%9{b~WX-jtd3!3ERbbNdV|c#~T#Z8Q z)23BAc4M{B0lRVNQGD1;`vno;`!fBLDjmErD7!|r5RSIy0h5D-oD}dnG6M9xMax?u zGY?0~a(b%HgV~6m$JQr>Jh4y1%@Z%*2dVy0vA5}DKK>&W;r__1{m~zo1*XqgPRmK^ zP1GBm#Hf-A;4@q4fINo+d1CQQx9_IC1Qc<+Pu(A1?&~xvC(05sXbr*~!S7z6XX=iJ zQ4|HPRTD4~@@rROC2Y-QYnYiy$kR2VK+@_I9W zysf>wBt=1+9fGz`Qd_y^XoG>Y=aB%Ph9laJBu)1}1i!^&0#hoG=)FQ$isuPoLko9YIl@}reJgI_VnVlCll3|l^_ddB-oNbpc{nSfgx%4$N2@)T1@%Y zRTKBIi-m;p*1r8PI%+iIaEQjP6ddB5qyfsBYSF!}zO0Wb=+f~DZnPzThL%uWZyfG= z2A7HF=Cw!j(o--*1fU&gO&tdKehPxbVQOEGy=Z+(b^>I3ad~x4-%WTRnW&G&{0r2O z=4HQYZ!q?@Pmu5}b9YIM=%amEgGX3svg$BpxAF+>0hzrm`?13%kVe2cUgXZjgyX;kEh_3?Mc+6p=; z6yOTnxY1f9WA!=Im->zX9>OAoD;JL_n%?Pa;I}WX@6YdUz9MhypD*sd{`hut`zxX! zcNqO;2RjE9m*{vUt3TS$OteuSMKcp^G)hR?HWLkV@Lj(E{6oO96+&UwIf9?ioQHa_ z?owiHsmO}izJi?Eu3MCJ;t0YQWrl2fVps0;k+FgS3gL_WE_?@W@}m=NX zjPJTSC-j5Z2Q(E&=`=b=LYY=#dVTRtm1#Jqd8ZPvSpZi$m?QTy_l8V1>z8xZL&0mp z2Lo_~UqTgIz@MvA#62&M4v!E?pxDscxA1;R{-jKhKNDCae~uU+V;^5?H3-@h>czKg zG5rTMD23uE&x{g$ZBDEMYvXcStZGmeD@>#)RT96rscO>rfthh9w=pEWx}-vWycm`b zWe)2^Qb-#J0Z4389WIb|NSTg$PKWc8qhqVlJQiCAr)Mw%(~So;{bcb<8&Ol`$QZ;! z)40s8!odXI9>_eCKxR6sgw3aSK+bU%;^Q5205dc%`yTZMjA&b0xTho7{$9O0xTCVfby?Sd*M(M>EF<=&ZgJ>u_y`hASywmo4hq+ zLpW%K9+tD<{xtup2ER^hj{)BZZWx4kLFb6WjlG+)bhpjAB4b~A@~Udu!8S|M39%A% zeRSC+EEDkvY1WAl9qc1GUW}_Mqj~2UN%|f0VI@VCqU_H8UjzJ(P6jR?=0!ykw^xdb zm93JGfyfO;h(1}+lUHZrdj|eM4JFMev39j$fEgktokEgsb*-)hH#Ou#s1Wr)Lx1Q^ zA>pg}UWFS$@guXYulmmS#^eN1)f5FyFd{{_hfiovX|`Q?Sm_OB3lMnHs`HwS_!kyO zmgDk;)ILarRHEUAMa!_YYy7Pt+hng1;_}I1@Sflj@IT_bWV#Ao$>1Q4)=;|)%%qVd z1(6RKw*mP4ZA3mW5ZdT_*E*sifWZZ~ghPxNPThN+Z?o9!##m#&TeEb_o!UHzGZYPA zG^7$`>aanVOId5ce0JIyOyey7>JZL(Id!A-v>Idr3{9yUrj*8ok4NwY%STuFWTBM| za3g8CYlr}84p|o0bvOMmi`5=>+L9i3*r*5a8A8`vAxPkbbsZQ zqBzyAN2-7x<_FyXy~h&_ytgfTV(;9LqhtG%xN|ko zA@TWm~_ zWpT6=rHHB~)Pj}{ouo>%bQox94(SBLJ6tSNxqm5A$%WQh3)K6Oy^N@=g$oIu*Zi`+ zl8C3g!5K4k-nt&zA1K6HJ**_4;iI7cZ~+4-WBG~fgr!4LPtwN{qi`{trqsj9V2t{D z8w7m*=Z~AaYtRuAJ`gg}40+cviFg0*pZHh>ypum5$`4Wx(Q_w=JzR`JNHxY9LaH^3 zOQ4p4zM^65qWuQ|8~Cm@!sCsERa6iM9j+2yRjbBRL0|g{wO;o<>VHZ$=>gc zZ{`k-Jy?3i4}$tO(CU>MFpMdL!SD?3cLQWq+K#DyEx`Z`bB*j-=A)R^DPUGm>2S9+ zEmT?=(;1WHcv6Y-n~;Qi91DmyE(?^&4(S zj&3l+sSs8V1D`M}ihV7m_C5xYy?bQ~8bGRL6+ohA?4>uVl+SMzZYBOafpuLoYz^s$ zsD@_@l5N<7*bMDwDjy1rfgg&VqJGL|0EX#EI%fAbBfym|%dg?F(>d>s#== z4`09j{pR}FX7lOx=>W+;<>djdKO5{YMt$dBpYA+;3ZaAMKwrOa@(bB8Gcv_Oc4f^o zF|Wc_1ewsVDT^rPp&gB3XIhzlU)}@TFSMJQpduw4)tdM7uN4RV!TgulgY0%b*4Tp9 zEPh{8$L>5IG|pp+Ea)VbkV|B70~afJJy3OL>`c~U*LcXEFs-+6ion0EymBAx760j*Lml=MheKD!v7Y7$?4*z4pO%o7V*U`yf62_@uVE8b?UL#@J8pkn;!j-15 zL(Ry-h%%>)+s4wY&aecTlCyP=-acJ2&VUvAo2BerX-?U^>|fR&lpWIZHjeYQ1bO#j z0Y+KNtXi>uJ885+7E3{85vU`VVo{h;z8wrlrPOE~Jx7t%;sM8jX`1LEG&zWmm<+Xeleylc!#&VdKrJ4phIRM%{LFKe*tgot_WKv8d@DCrt{`IETv{lCwy{cP$y+RZoM+7 zxDl+g_yuP?MR-Ht%3@Q`r@d7o3H7LK5P1gL(V)iqe&NhtBMzrvy7+X2F6f{xI=&F% zmdU`HsEKd9+vkavp!s(xZ$C{ zAuo{MiVEG@vG#!pe)BE&k?$xdM9>mrAVUNdfk9B-RzB+7?y853h)obuVedjn=#wc~rlj!oGgm`bvYTD{>4oe*?>KvmCe4BP<%Ff~wjR zVyJ6(!0c_`8DgYs@dTN~m#DttyjNv6_4wmu3Mbw}lYFmjKdY&-)j9P`;0}yZdr`){ z@{N?0v7_4@qW720Ft|>0w83%O^Z5Pb1c6dTYEu)ZV%n3{Z$JaO3ZOF3u%ARp%rMKK zRO{FBuEt}}yE5S;bV<}xIo_@*--ri-ivo1h%kZD=Wf3ic;tAT*7q?E@We4pkRE2FL zv3Gs_RW^>~n|pvG9Nt7%e_TFhp%Z{twnZ7U?KHU7gKeid2O5@Ch1lfPb842QClt(K z%YeUSJuJ`aDD1`~GjNqr3prFkH5R@%YiYK1$iJsKLB0$K6}0@Er3k3>`atXNB2~J* zQ(mZO_`BzSn!`rR$nueQ-Mre1GVi;C2})rY6K4cGxcAxd)g_xS<|*E);w*-v1n!c5 znSN9GG8py4h4c#FZdKOnK*%JcCx`d!_1pncyWvwG2 zqp&<_b@D&VDpyrf=g0(E3b!T-h^#&#QI1hjfI3{ymwlxkFoXBq6gD~H07Hxo<2gN3 z!leWT<%9lU648LXGc6u!u_%~Kmo~~^u`)sAWXUV%V|puCgMN1@PzV?a<)psLGkK>R ze;`{ue<~lAN0QA%ibQ6kLcNeLg|1IQ4c#dHR@{ z_SZag_65dq>QP|e>Q}!`MQC$l}%21M(9F{(W zD5fNrzB%N?*PbA2pkTn#K!l}%2yoI`d*}X$-?Z^bUDaBbQlP0-H{J=)uqbilOR_NB z+@o-MOS;5(FoM^+FE~!oT~nS&b74%IsH3>?H|qG!J85!fDFVgsIWD*=q*sz18M&lHw>Ki-nYd2ZEtZZZ#V1BKB?~ zwFXr8TD?(Mfxnj><>Wz)3G!Nch{5b(>TYAZBv(m?m4(A*SbY|N4O@qtD%%qX)NrIB zE8vRYGkMat;)8wsuQ#sCPG2~3;6J~Ahe}=dgyh!8sFjFx+T#@+OLC0LOa7$gTv?p+ z7f9J$%?~yUst!9Jzu!Ome)r)S@;ROkzFdF#@a>;Fy!aHzKCbg04pC2)`c`ziZ}2_> zHw!&TX~yI=4=piejv$$cMJr6nRC2puD@0W@rBUPNyw`XL05sbZBoZZHhEHYkrZH-y zY7D~43r293keQaA0)VlNI8s->FRObBoR za21v8kC5cZNa&xt{n2oLG~3_Z9q!G#(eCy0y+c79z>($~RD)s32^?-qc9!#2Ej$>4 zM?H+%nQc*#KO;RLTHyhXSK<>ew{ed#$GnN^Lb_}Iwma81I!3d!;`s&ES_1MFTeX;Hu+=qDe zzr`GtKES6X_ zz1jqx-l1EIWD`*wV_%bW9wSo^8%wp<8NS8;nt0aY(Pq^n5(UbdB%qQM>Z`u5y)k)G zkb*wOeDj9Cpk(>c>G}xmCl%@zgI!zJqF)VEzJaR&~b z7LwiUG)`7@KNEGmF%@r_nWbJ99Du+P`h)tR4H7mFCNl=WaW*WD_bIs7vUp71bZ+lk zXm85#DFu}nKn%(VMMXQ!AKccuh8RTqCFcdj~K&W=k-B)c^(bcgE z>Ih{()!8xyBGq*qYb*o5kz@b@KzZFbxoO^HXhqMhd>>rih{4|wZ-d+3T0gynVx6sQ zHKNOEWS*yGf+G=~-8PcWdG67cCa8MSX$T2YBY+QB7uWOk+41EZ3Af0Rq2CWGrisX8 z9-SM3rQH~6@b&p(DddF(tX?M@(bp*%CCep1RpmaT1Yhi~!SO4ea^L_clxGy8VY%D`X6nQHE09DB=s>04tw;yj3G>B4 zG~1yL*O}&{Ejm+w0Qc*ru&4%N686Sbxun!ALT4ag5XKZ=*X_S#sVlr*XlL{MTJqW9+{3g<`Zp0_}N92mWr0ahGe0jN~x&vo}z_W$%M_ zZuU_6e@`n`h@u8Eo1aVYF|Z#7NGW-}33Q{{@*DK!~2u z+(8fn47E8b9f?JS9QSnfV*cV}zVi*J6(U9TbfYjJ+_y(3=f^8FOS?qu#D7tjvHzZB zzauM=j|BBl@)YqquE17BFIhN2^q0RZEZYeePqW|uy6_$=>TWa%P#U5c&j&q;h!9?A z2C6!nO&HP3L1MshQbv*2t`1V@4>jnZF-eJ_HjEJ^xjbGYcOPFn+KadvQz{7no}&$k z6cmQbk$>~l!x>MHH=&odLgXfR5>4McVbIcVAGf){r0hYw)K($(Az(_St~Jc9^(1y7()?j%Btc`s@-L7flK| zmy#~)eZvaz8#|-KU5quhrZr3V#${TwCSZzHZVo#q-Fgpxg?R&pGjWjWO2ZZ58lX8| z8heFigd?-cgLlcEXN-;demSU&4YoweMawcT_<59!K)rT|NCs|`1Q|)1!T)wJwsf)z zHw9{j%j>BaF;4@$6(>;0c-K+jemxUUlAV%yR|GDkrn?Yys6Nz2o>?*{ek@PcsfV8AdC`!=Q1NG6V#^F+Mo7rQnOE%UU zmi2a3D(+_fE%%(G`gnXWT7yZ88C!u-*UOjS5{#n%Z-K+&vPY8iVT90OdjNx#Ph@@! zYIPtM@b%fLc$G;SlPeJbSUuPg+O6}vIMBt&mg8K`;nG-WD1#4C1VaDuC+zcPf5Lx$ zzr2C-#VnfD=}A_XlUg>q0jTz3EuU7~Ba0d6Cc~k8sHZbotMI1#Q8)QI?iDkE}W0}66nTMpOjUQ5yttFXW?G~ zG|o(~A)G`O%B9lyZeeOB`LOC`Tr;zty5U|f`noQnkV6?m2kq=)b$;`)z!|EzGdsW* zHDFw|njL;X8a6$l6DZm5 zB78Q`9JPm=IzAmtlJ2#6inlt{^X&!cB0?08ia;msop3VVG;NpW0ARN!lMy{?&eUt` zm6;0c8JGn0wi&)`Tkj-GSA-|`au*t-x>$K^-6g%AanO1rjic6|!)HmcM@7WH(LDnX zxOPff=AYeGxp66#8#fzdZEZfi`+kqUdH0)-*Pm`~uRmgA)vg5UYjFoJ$ufb!Y)?)U z_|aV9f&it+N$}5jd6KB|(_*}_1lwlnLKJ)uM|*vOI!jWeTvNA|j4qeRZwD1M3mXol zuwf9rl5jX?rzM(aRtHDOmq=hR=}%smKVtKWtBoxy$91D9 z9){<~SBM=EG2zWdP7t((Y&2YL48RQ068wa~k%1J!L+qQlb;!?iV}hJyPy-B^%alz7 z9|*F*5-V{yt-mF{mD2A}g6XzvnY}r><7#k)5>BW=YKR)#X!K41yBe#Y{-!MhkFB1{T+*bJbc~13Ex6m8MEgn&7Am|+WRBT% zxu#mYI2nNm6-G!Bm#m$a9kre~_1b!FWA#ep!XsA)PLh0~!8I@Y>ePes;G18s?{UF%Ez%l-$dGT7YBmPUj^iUzi$K$fEJ+5!*UH*wMk{ER8_i|kw2eLWw$7=9C9*TU-Q zCL_0cd{^E@9=?!OzKVH%HvrW|Dxv6TFNKNg^3}H>@uP~ zMMYPf8 z7|q0M(cz0%&QdDZ=076`&{4Gm7!%foDMiwAPXyWnx{HtNZm>+CysgEQsp6FS#a*6g zHrCc*=cSnrSKdP&8)B*v-KeHR<|vkCs(aE*)z}Sj?V3$9EDjE2RdC3UxEa0%2|KE7 zL+A&nze3wEo#F_BMXAoqgN4?QL}wtn&xt6bMmq(h;%7+Pz&AtIKS93FyN}9JtuX>r zQ~ZW^g&&6+!F;*ALg*gb-GLZ^l|vdKG?tERs-E(LvvE%emz^S9R&#aq;jCG$BSRifdjatb)Ja&7?n^Fo;Y;GuH=csJ?DuOqMr1}vUQ@oLThVZ zcT#AM3K>+E$kqA+wiK-LmL+0?N~TpiE4o&>dZRsUXEoYIxH0hL(5eR-QQqGUMJ0@JQT ztu70Qj*>M`EOE#e=8BSY0x(Kh#cp9CL<_mR zSe{=t_p_X#iy;;aDD>#^<*xk1LHNaq+e5|LljKcZt4g5#*bWZjnv<(^Sd?N&g)8do z6>3}!n=1iQhR+MKt4ioo{=`V*`13u=Iedp6;P0=W1mgz*OnSAA@&#J z-M?&)8|P^Ea2r0EviD$cxlCdFxgv@U)dD=`YM$O)2nG zf}?nrDX3%!`H&u;LbjO|wtjVVUe(CYM*Qg-pY%6H{H$6xTJ38{|3AOp0x(|3irK*{ z#^ffJY;<#ba}Sv2!;ib~H@{u)5Upkvq`T{Tlr2CxTwZ{~w3zfSGD~RL^LRy1P05o$ zcNnwg`YjzH&~MT2MGm328dJna!=s{;AlVy_1gZ_zFVQ!zb%iOVd3I^;5iwHu1^&-1 z1HQh^VObmlgrWg?FmB>O=xW4(2?n!!k%3lp9 zP9O=s0RPE(PM__2UPb=cS;-bx)E(ojyHQCdMf42wi?wZ*jWyF3ka&#r1@?HIBOvz> zXW-u=4s z_nX^~&-mBVLBO!ozf`iZKaN{nnPVI=#i$bt=Q(Ie6s&){C>tm-ad=ctk}Zh*|R{z2A*6dfIKG4o$%4W6c2<0eLgFW3O3{ z%97&N#8y)oKL3jctlOMjp1id{Dfu>yXN;q+1`PSqO#8EHk?P^TlbvY&j8)W?){b#1 zGLX{FUl?_I2pHcV*3-D1(&}mQ)GFc(8R8!ryFXsztG1->i72U zVMq^`>_g9%@9Jl^xc&Ni#qFwLI5SHM%>RscH;m$ z@C$9&MHaHwhq{KDaM>vNf$wS99~5x{7|TtfJbhT33PHYAh=siW`_2CahQ|Du7pGUy z>?{=%zJu72eL~!0iK*}`iY~iW??f6B_lG#$5F}DLKlHMPEtI~vX#}Q|VHaV@i0lh) zomZEW)Y0ICvZK^ay}(dEy4ZPcibD+Bi(BYU#D4Jtd2m!N(Dx}Hd=`Nfu=Nm6@bc*J za)((UAS#m8&JRQ@0!qGr%3AdLiwpxM9Q+FdpT~&i8vN^E#-J`M`G=6N2TT5;vA9(G z*wTDl$^uR&=Z{Vrj~>4f=KP@>oh!?G;E|@2$zxBADUUuh<~;sDDD^ivf9%^Z3Al=s zMM+@K)(rkXkigIU{gazp!ivIE-aQ@s_rcElr%wm}=U@ka{O|II8O|LlL_?5Db|8Wq z`o@u}($es zG)0vX+CEeQ#HC*LxEOD9jdm!I@n}%c7|v0(mKK6i0X~DM3$48#(x*}H9UwL+z`62$ z!X$XhfJpiguG+^e)we1|;(Ca?X|tjh<`ky}i^kG0;7w8Nr9Or-Lme8?RH!_DcDO;Y zq8Es-q6MD(lxUqDt+N%mdV~0rel101&{9_2B3Z$$P)+(n4b7x6 zNfndq$%Bkf5c8jr%eE=H|JAuf*Q{38KgB#`u<>-Qd&u2kEgT*|ZouZGRQ~!2JxV@q zzP$Sm5Cz;A4e1$-cAQTVe z(A`1Dip%B8Z2gR!TC?otDeN<(Xdp5k_Bs0lVV|gU8w9!=`G?84WJ`lBvD=WvTSma5 z5Y;Uz%@s4gw@q7LEe5(F0&gy}ZUbSwj1;EGC`t{J%k|}7xE82)kyfklvhy&4aio%r z=B$M-G%EFDga8$>aAyCCBIz+kZ8cL4qpzTL2SOYKinPe1X~(0=h&;6h%aAeBdM&I= z4!9KI*{+5~h#=?&F<@493Q&T<8qTegdo2G7Q_VE4k8GN~9P9;D4 zP!>d^{WhpWj_n+eU_Sg*2&+&-<*95<_5kKQ8Mp zeBjLmdZ8frGOUoXRz%EbG%LgA`ZP4q26vh5gS(K$8_g+*fUf5>G4pp8`&l^$k9OriAGb% zAtM8sAs?#+-nb4L@-LGUBEf3w%QH9++Sltxj8Ey8r4R>FH#<1`!uLmX*%Q05x|j07 z!$bT7;{&mp-k^Q{n9cF1Vm=-{I^~ZTE-3oug?}Tw+k;Ng6)S%sGFQ`HAbpH~!a=Y4 zjR>UX6kp{n6J@Ohq?8+>yUJ*}R@}}{g>rmE19b{g((+8Df^dqu*Hn36=1a{MDMj(m z>vwko6da5?00n)efPzd;QQAyu-PmTNX7dc$^A;fC0T5gaMzM8p#K;zQ#a0-B0&bQ^ zY|5?Kyzo4?jP=pTYu6MuFD|>IM7dYOhT)-R3OQVWzI8-iSW-dzZ8+qdSF39940&A? zRLs2?iEUI6N43N2V+bnQ;NkC8wGc_QvxqGE(?i9~d7+15Adj1K8rs}Lv$;*wL9R42 zB1$eg(^qxi;tgWQu7C%pn5Ad9Ji#&uzx}NZi=A=mPzU{G?tklqWY@rbL@M$SBcM;UN zZ9;=Iw@y{MbSh*)D=P4Cu?$g`L-GlgN2pgC)eXeY0=g8d24{e35(1cpxB1py0uegM16@#%V?hDED!jg_RLj8ySs#e5Oi210Ok zN-Fh}Duzj$#mfoHIzaTky4q(>bP!9-%YWxK%8?w5NFykLY>2z;F^ba{E2R=q zHC2mg(0@`48--3iq))v;2>X(qLQdwO&jYx`HiNN(G0ycQSZu2!eksFp22yBvcmTnJj=h*G7wvo(Z8%Uko-Ra_b&)cNc8uR~8AT zg}Cw7(Arh1HHKX3wkOa=;Hzk9O(Gq;A#@2vAFia0PZRzH(VGF4QBxCG00@)4m02i` zJT*piG0DoTfCQ_t^d0}x!-WK9lI5vTr`&7tJQ!WTA$m(-Z835bhFaF)#pjl1BwL>_!{w)W+MS^^aQ7t*pDn9zzuyn! zr=^CQ7KFW^OGwo~agbP~)TE9zWGhHe z!M3t1IJ({?Y1=drpt63G(V&}XjITwRNo&zcx`27|?1+B0JX$VSr%DiT7u8!nf|KUW zV5fQ6PiTKo9tdupH^|f*{tn?yuSo83a>XEm`-(yNcqYNrO5mQA`b2YzeAsn8)i@Ss zXP4&}NL#ayTal+NljH`z$reRH8?arm32i+*E~#Y0K1miOsY0q$ab0pO+c!dY(z0c6R`~S@&otdm zW7|j6+)Q1g=4MLVli$zR7aO%G#@$tj>sb?C=w=?yQQAwhfEP+qc0jngs>{Q-%TpZG zd1g5dhJigeM{g5^zCeSZ`ROaVr&0GcM=-MMelB~Tk_F#L7u&Oo0~p4efGY&I4jZf!&cO&iX{60 zXpV>$B9QPJ^UJdnm}ASA^9$Grm*B0a(F>`)LgbGVx^Wyqa}EG~^K~J;NF|OmYL#Re zamFf!a}xV2Vep>%dm6wg?}F?b^f7yakogZgpT04K{yTr)-0dh*@oa#rQXqE2WG^%T zSxPpozhmNRdBp}X&X;HBzaSbD!9lP&5Ef;9tQaA}?p1?7Yx^pA*_Y$vp|r5uPDwI> z__(k`<_rx7l5YWOb;+t`g+v}C6dMI22p4P*%Yy~Nusm~a3VIh*lV5BQN-?aok#km* zP(=hOf24ppuDKX{4EWy25AG@2#sd>1K(0It@zv;P2MdznYF2KBAtjr^@a^8A)tX_g zkVT3V6_}$Y`y_wD9KSAl^+8mcb*}GrL^R13 z!jMVztFkPTe3V;ND?N#G7rKz-o+YQJ$B-TZ+&^~>0v4=_V?VX!Ec>=;lq-Oax3PW@ zkgSNFd|8E08fQ6L=iwR!=96ZqOen;L4HCWL){tdjC;su_Z}QHD=74QcY#2e%`c>oi zP`f1|WtVG82UIYUJ*{Ta%>axbkFaTopn~)93YZ;oobYj@d$tn{!p}yAR@QkwrpfdwCDw1yT|hP?uofKO%y$VC>nz8yj2s%1 z^zDJg@WH@Y$XL1#5mVa^J4ZVPAet2ot#Bcl7bF)mSt)5;d|}zhTe(GIZO@p--Y{0j z6G^R$69G|bWJxiX>5^M!=t~F*inB9X1N)&fwY@b%4qW3z@SU{Hn=G{Hi`G)YApTNU z6=qyckejO+oktou)Fy(*JR7Q?#^R{&lpIehDFhJ>3!n!&mjONX^@^0L;UZcM+)k8$ zN;wg$Qv>O#`U}xzdr^((9&jN;*Kiw_Q93TMl65g>zZlC8k?1Z2zsOQ~1o>wW6Ct{{PiYA92PX4rBB>}#^3%8+EgBQclNcKP8{yzM zSt3@%6#V+KF0!v75LcpVNFt01JorE-F_Hs7G_yuEK$@;D z?Wdhts(&hn>j^?p&S+@8k4LXIZ!RuHME{7548L=vfW$CURUpaRpr8S3*c zItdGc&3!jx9l0p{7SUhj+y%rS zFyH>5t|}jm3#TA?JX^|^MlUNSPoAQn`DT56e|~rK_3q~WpD-EfOZ0L=xp;ve3mBAK z=A+XW&_Y-<1{G)a_EotM&R(dd0G;si78}`reIMu^jg_7xA9bb%uMg%g&yFKOw?rfw z^Mr7?Fmeb*g@h1^wTWn$k(Rm6mH$ZSEzzLn6!{v9-nK{xuV58U4ra3DGGEn(U^qQc zP5IO0$;EOGw>Nv9ZQj6|%)-#%rP0E@Wa@lFXjMTa^-!V_eF!fkxux2`5RM(tiX5uU z&o3QVtK}1cI3eg;XtBnCQv3%35ioCaTiXf_vJpAfIEB~hvM#M33hA8Bn7tRNLc zF8t>3I4itmOs5{!U6n9;#0xTGd^Q5<=Ox(b9MMP0Rziz7bCkOd6EIL)mN zw_^tFUA_feGe>8-O6Iob$n&~gUt*=P{O#e!%5Rxyiw<~93tGxzN?^4teUP6k_ExIa zXDAg4(_NokT|nEQsWq9MpoWgABPeJzhYo^0^=KUd!{QC*!sIBvueqoh!`rqdykZ9 zh;K;J$Ly2{|LbM$Df~Pi?rF`%H7d}!K!ZF>%zD)I{GGTWO!sC{>A|XQ5Sw8gnv@Si#2E z7l3`RD)1tDE!e_V(6FcF%M~!r`5G}eC^ECSI@ItdC-K~vMy$VVd{lvsU-&gByFuvm z?DP0)&%friSPfqVAtvtWo_TxZl<} zIq3`a;m6qq<$m<>vP)vGLwTL=|6t}CBV-~HSQmAzGKZm_ z!S@G#<1~770R0qA3k=?1v|?hadftd-w~m_>X%G^vnoSfGHb&=s5>o4kncMGmD zf&QQpq3!5_kUPssd^+E}SjQxnCNt~TF4b@RfJSv%I`KSPolZOjX4eJO{Nv@U22g;-=+4MYlp5R>TZ zrXGM*v$k&fxLJuguv66WXElk1$g$|djrb+2M}TA=4W~Q{jz7p*pdm)pwG8UrHbqaI zsJ+ajG1Zq2BpeASB9*pW?)xLXm7D^%-oprSFBcd%l!NhJywYpK%~`n4hu38lMEeYaJY8MyCLmns$df(BeQq|NzTSO#caJ_H zzwUhc!a8(xrx%gB`5d@GeHzG#oD>Xoy90bao<i(t<(_yzj~PzkR*CAN*TZ>ZD*^5)=TiKrNbj$XQoof)G6_*%11G z&X3l}SZ=(#`~0@KM+iny2Q+}f3f<-K1CR!B`@^&g*{cD~JU(Vpg3iP&^0@$ zOpOdD6Zpc)B&I23gJ#16npGqY*jN$xX5r1(LUU5z11h4170 z$l#I9VLhDj#{F{sC63ydAbVb$g?p%)c8RFl_I0PA{;1r{^u4a@S<4dP-AxMxP|c#9 zF15ZD^;auN3+HLTi&FV(A{}=$XroN~xOltHX=lq6rJcSHNlkKAQb|w;agNn#r`h3R z^YLBwJj^YWBDp#aTTicxzPmHni>gI_V@)@EiJV8-c(ua85*M$|FJ0)O`W~#@-@bl+ zcYpKwda(1;`@es?AN=&E-`;)xaSi>*JGc@6x;&!Gz;H{`P@5BEpUS7G!JXNOXFQN5 zH69kJ1q>Us6TG)~K(NOhvh(pUy!uc>?3fi7t7Ddr^(x`5Ua%A_ogm@+Os=XDCk4Tz zx$nH zL_Ese0|=8tjHD7avKs1<#t!x8=v|#bn$013O^z!!$BY+1UvWQiQfUxnhG0BKVMENR zGr5G&n&I7JMtyJNlwy&BkHgqLKROte5GtkVaCkt83V~W{%fq>Xa5GX5#fSA!hjI89 zY^g93?JS|$Q8+)S6eO8%041^D6w3 z1`6|D4CFyZ$mRk+GLcdbDft8^9HA4Lp7FCtK$;g9D^8e?1xTzBR$?QcEZ?$SQS^Nf zHA!I@1vem))Za0QLN}uUa8s^xdEOoB6*~^^cPQao*i)!z{n^^LtGt6&1mRpgUb2AM zZoqhl)0@RV@_kJ9CZzM_dA67j%+htGwJ<{K&k?!}Md2&b1nXWoYq6uQ4YJBY7lDu1 zpx)I3ag-uhyBN37P@H5ET2ow_;cxwaR*?lPsul@cg-wv(-US) za!hEJWjl4UVnFXLB&{()?kt->2DbxpqI+%9b2Da4_h$3@`u5}3yN&5N%dfYeZhnOh zExrqwe2$Io88~{ZA{fsG#hJRc#Nno*6o??2AE2HU9EBNS8g->?RcJU54*O<3G)dkM zOh&X^dNj)5DJ8} z)CiayV}sYn-5jA5b<2jZK=ku=#XQ*O_9+b>`oLuFnuXENJFV|VOLhRkB4v2<;J=lhrGYwU*2J2$WBU>k~UG z_L~@okVl$`Fd++3NQ&)&1IL9qDZ&$)ZAyI}p<*acip&SzhHMIm%32ATOr%{hPhA$0 z8iZ9{Z_rddL&+&WM*;X#3vpc|<(y>4vYaUdgvzR@-~*&B6W?xt2%lu7z-=n5u4PQq zb*9qhlrHVs5ZjD}*;)rr*l@tWMLF3Kdv5rC^r+W^d3K#1=_e#EAqG0$4xX=kos^51 zss?efx7-t%p$ejTGZ8|>=pv9(^Rgeu-k>bzhi^YNH+TQJxxRh({`2+D)4|8DgZ~=* zin1K{=qCT;+r5o^L~a|peO><_14JR6EOwsq7yS@F&%ghl!9V^cC>WwgM0H3`y+(Yy zy0@?$#|Zf2n+^OAs>&P_xM?yGrH-5RL4s};G@Lo%W*sZ%qIRQ}@A4d=uFz2| zL*n3QEm6ICqwOiD8n55Hkq4H&f^-!E+ zviZyEJgcQyUf%v>_BlC7g$q$+hLj}fON&&g1bjPViS`+x%v>@Zf|M>1JCdF1*07%D z?0%O^d?+|qJi^3A>>?K=fI+x{cRwKHZbiQ`O z1Go&fr+N(!y3t(yd)qv(xJ5Vq19K*v6MBC)X=l(++_g|-D|C~{pcf%KM?~5iL`fy~ z6p9~+N18T8UO?A*0z{Y?jvjZzFf+DAFLrEJvoY6>1nSv(ib}&SnnF>q=Pf;;H!LU4 z#MW?}JBQ)HHK{emcQD8iK?%%(Jw__)0dskOY(D($-Cb}X4-(9xYZ>?mm|US?oIHmIb4uYChid4V{@1iPcwbRO1}4LrVVGp-t-%;J4y5db?_=pEK9 z1tReYvvFB8ZZ*Rvg?jVNPO@lRcN6bMJ-YJU&Wb;7-R%*a^zI*$6NVJ~`6+^H^X|Yt zK_oHE|3elMfOx3=g6QlS$X1S=>vdNi`kzvYAwDzj_Dh24_UR2rL@c~ssqZS$Omy_Y zKi))*4iqk*;tZG_Y{k}&Om-M2rwWg>aDLYuGme)Wn{e|9N8fm2 zI8_shs0w)!UY&Z*%vkgo|KsIU76^|b?0_*^C>wMr!_yu;B+*pw`M4pL`g2GZss~sw zQnNgp2&R4)1?bLvJ>=hNcY&(rmDEA-g${A?a72RYnLbCCnBS55;U2F;8rK7jH||Z* z7v@4#RS0RWh6&Ld(-0?Gi=fmSvpl0_kvjef=@|6zO+&)9}EcoD&iZ>~gdp#kaCL zXNSJPxiw@OHDg5iE^z(*c>m*5p`zsVlxuFHMmVhkDnMGX0#MS+qZcnF`H8;-C2XJ4 zpos@28+B+IXiv)*uPUKF=0=j@TVZCira5xU(DZxow^czk=PirY%p+?kj7G>xW z%WM*yCC_>VsnO{ji;2u}>bUfGM*Pe$R--Z2SccXteSbf*IlK7Mz!(P#FA-lpQLalWrO1hYN&2?~8&nbGFjJoukdE?g|gE#ZJSSm9-HDaVq1K zP)z@5|G4V`(`h1LcX@eczXRZ>5gIZ z*=K`rgZprTe%Keb>~Cf^aB(hmX<<7M?UzmS9`Ex}Be?`6R{By0@IKU&UQE+iu5Z&q zggey{SKyyoJSz&!d+{!-FCX=s2VP!&+XVk!V?xz5p)hXBI(hZxYt0<^N1hY1H}n)} z)AIJW<(2I}o>sPxtTNN|djTi(Ris>}!YL6AafR0+OTJ+LKrrqB#r74C1z8MsZDtNY1AqhYl4%1!HlH=Kerz$0-Q(wUn?C zY99X1)URYFZ8Jnt4f<_n2#gSZm9T4hK{@(J-GQBPe0k;^qB=Bj`0Q!;Qh4nV3U|!U z>G3rTP&&&@i=?y;m^QbDUkTUhD}?-+f>mAB#SGqN)p?4ldx)b&p)>^JVGR+q{CxQH z?uGo2!)3>`cfRa;I%3<_hUmMz$b6U}Oe|Pz{Cx9jwK~r@aW$f^ASCRr5-Bu79i_^> ziR;d-`k#`c$@Nf2(`4Nr5w-?H$fJc3T}O9z7GkBeEdjdj_d6 zh|zH31E{qK!uxc8^X2;U&EKyr=Ka~Ho4fD#zrDMAFialQmOj1NpctLR)#Kmn(^y*( zEb2JacqmgtT3W3Z-!bMC(Y9*&T)bUeyRIi_5|vS zD!z)kq-B0=txI^HfFyr}X3`roHCMHaWz!*SZRIGt~yu<-STq&wonT4O)O+jgB zT=eJd56KdcWn`9e>cbc7s6pvl=gD2*<3qgZ*~Jm)9B0AVR#)f;VL>oeOuchKW&$dh zd|gnoGG~~5VyIJITwI+4M`3QBi(rB}!||tNgo*A+kDSjKA1-klVPj<;YQ`@cqltX` z!2)RBC3Mjm@nsf`<+ZjifSqMw2C_(|aG@S;jW$vj=_2&E&_!_Bb&)p39i7@!C3Pwh zvPK!>6tq7}YUReNFa(SB=9J!9v z8qy6&y2WVX*#x1wnFJjHSoheOZ88*dl4@_Jzxv^nKU>YvWZ#g4U|P+WK&Y{62$^(c zBJYLhwlE>{_R>OW-OfZ5yL@z8!qbKW>JOt>Y1K&tJ{A-+#yaQN>jW`V5oeG&_!Fy)!cft`*)ihGou))(ky`sNYOi26`K9HlM$Kc=!2w^X2{K!;d@k+5CM+ z_md}Al=@2T07vOBb2B)6@=$QNj<)QN%j^5P z2*NDY)I){q4>gpy#w6YsC<)GZimXe2F{&=7j?1@L+`MN?e^6i0p@R~!0kaeRY|E&A zG-Fl4d5+IdPJaOhBKfIS)?%1bA?V@ntSSY{1-lY50P6yQ%4a>8YKU@OPf#p*f%wY5 zqKq!xBK%%wB?^<{K;}(&+7tAlMHnISmZuA+JpINe_9)ijbbx-1h?czmh(;=i&8Kax zn&j8pUpIHxpRVuFCh2IO z3xD&YG;03DnMq6cjADd732tJ|lU0DoIh2-;y2w=Zyzy7ahotGD!hzR9h;=zXvZy;Q zAJnjhP?=JwXlRJ#n_KK+CfHlUy2{Fqmcovp%kx2DW{Ap$_&7#6vCX|UB2`}7B^Uz5 zyOW;&)?s@ zyZ!LD!QJ(5H{Wl*-U2`0pN#kZ*Wme=`@jA8@*e+w#^yZ-EBgE$e;}IX&mWNfdHwtI zFT-!2f8g4$Pau8A@p%Q!?US$t!9lLtV9+ z_H+eNt)>o8l&aNq*HtT1ywOT`7YY%?=oPEtKr=FJQhY{?UpE0uf!rZbu6N1hVKspF za$_E(1{We+HEkCnG6)M7V&Zeb$$(7?V@`E(woH<5%?(yl3?)+*^;RS@|B3m->5i8Y z_C+U3(b--fXq*p}CHK2qGT6Zj?izf*u!J|O19*>BXB4Mwm0Y7|ZTHEBvVmRm@&EuA zE6LOQ<|@aSo8xw(^_XVWrsz7xIoAq*Vn}4Hp&Za#Bzi+dQ8el!3l3sS@fJ%d$$%Re zJpw*L^htT|V#pp)(Wo(jCN-v*;Y+>Sus!WcK!tf28qHqAWGo zCfmWJK6hQu+A#H**}IRa&zMuHDXHi+h=DdKlH11F#lzK7PA^G}2RjA%q%#Y?-{Jh{ z(PyaUcptGJOnP^lB#9Joh$&#OtwVnDS`*|TY&O~q=j*2(N%mDp2`i6bZ0R4@Ha>H)d8mT9x#BT_JCwO&i= z;tVBKz`Z>$X1Vj>>EOfQPk$QVI4F=f8f)qu{WIOGm;W9VN!_2N2d{u<9bNqOcIWol zm#-gxe1$1VI!Cb~UOe#!tIo8`hN# zs|F2=d^JAOP|n>kDcTnrdyl1-CzPhhx)l^qT*kBP#hbj0{wSIo1sQ&^<4cu~a77tpzp zSr{Hfhu~8%XI7e&kO5h&EMj1@0ee0;LL0a`wMy|6F`&&!Pe)m{rK-ecO$ObO7LbqR zN%(U~EP}jxFQiK|`8-^9zs@^3J7cR$RD3|P1NT@}`e;8_k%q)ObH%FwZFjfIV-uf6 zFHROye5>dH&(bNH+|3t9=mCSy@)z?LCv#BJxfIfbuuy-4<49l^z?$&WY|)g?-kU)t z(2Ai9JdlaVe8Dmj$;@OqSX4sDohI@VM*A=Ey#;1hPm-@DYclbJKsg9;7HUeN%W!QR zozn6~s^QDc+3E2wFa}I9oTru+&PUi(CNnn%jH}Yl%J7T=c*!=`ABwKj40;$K%PDH zG=M-J9QN4*NwmDv*@X7C}e)oHl?pp!VB!o;ck_`6| zZCli2xPj$Jb3HT5X_eD{e1G#9#l_Ly^e3J56RmU5ubHrQM3$#5cJ%;+3Vfl1|9jB> zpxI|nJlLizLt-*n*c_{nL^MHkh!43b23V?%sn@MuN~(Bob|quX)#K0f#llIT5JRC1 zhz04%sVo4;3y7C%U-uK*8@P^G3}_MSjtY`9*-?Cd+elTGy`Y=SYPF zn(Yk07hlXFYsVb234L#o6Jtp+(bFD9Mi6vCoq?96C1WSj9PUZ2BX-|QZ&6&VULzml zsko}La8RvDY6zuNcC^tB8EAXboFaRY1+kfx8*T~LB2~u$)+Oq|(+KNs=z=CLVdPWQc_H!R8q3D?3&oM0ziem+yGE# zDrD%|VVE9kuRxPzr45Sr0u_fy7u{&rXi7?dyDfzf+9bu2dmiRJ)>(GOL)y^9q-#vw zL+e^h&7`d)Y8u}iqC+wNPb8iY&!Wr1c_xVJCH$bq5)RRFsfQH1K>^+E?jcKDi-a?= zLQV;edA%SY3`BFWt_<&%f4vcgIFadlCrSxS-gZ24SO!u1i3dN|=vR2^sK0qQKZ?Gr z#+kCM?@yJ(kv3Idb92rRI7_RVh*yO~YxIiFVo4%dvscVJbgBMOLz`+$;!~=v z+s&qkwBD^FgTXojI&{h68bv~l5Ko>g?-4BQb}|l{i9Bk1V@^aAS;Q?+fQX@Y#_sTd zG!sfb@C5|{x!Kh@AV4^&D5ITpvH@pmz2Tgvp?6#TBBBco+j(EZ$ot9{itM*%%QE%> zry`$6?o&@Rt4XZ9xq4a2u4V<1zP;p0eLY9j0Jfwt!*$O)2IWLrO_g`0yF^4R%RVkQ ztbYp#T~6Q#-Vzj+G_v8LhHjV1zH&h2T}B4|+Jf%(hnD>qZaHF@U$Hw!2XDEt!UDDo zGF;bWc`6gMD_ua*ULrDc zLV8-Jw6ZM$%*0tNbu-OrocxDob7B0%0Z35csMyV(@JbJ$n2)+h*x-3oh++gJoDSe% zl^1W%E?f`m59k^}b46>ugRAY?4je|ciz_Y?g_@jUO@k8uq?5TmL~Dj_I2iu{)86JM zN5{VeyQHW{mm3RKP0%%R4aksNo&@wU5y+MqzN8XW9hUHcUNCGIp99~nB`NHOy4b=V z2nHhT6I{Edk=n0%2GFar#EJCQDXXi<|MSX(8dR%0L%x{0hnfHbb|c$ngR)|L*hDVk z%vGAeB+&qRsP;&NuPE{+V%5gWIECu)#i$a3oGjDFR`>>R%d3?@;bf6RdZA2p*u@c) zkTZl{%nuN$ZZ69N*Z8Z%>Y8TE`%EN|NdgtTPEOvJQlIZ72&H1x`2Iv&uGZ|0snVFz z1C`P$5D3<{Ym5Y1u#m>{WBnp!>#HgZNvs z^aSWTvkn`m3Ga&3@{5(o#91#&S}(ghw?K!WYdAWjp~%!I(CdhhCDiwMDvi({Zanjr ziTc=?P(qWBExO5g_P9_QBXz1ExEgp*g9clY5wO7E10gSxc}4cI=kRO9zYil9PN<%2 zRT&e_gTB{`IMx(*AYjy_d_Wy8i%>3y*h&MIz5h}4bjLmgyWp#fswpi2IG6a0H$9ghkdTdw{uJeq@4u|(Zm%toF0!+$YLTPSsAAa& zdl_#jvx#ovq~303k<_TNfXqi0TUfsIEIw4TMtNo=HlUotT06|SFon`!VPe(>6ctz~ z=zN&J4i+$- zA4ouo{h~!=IzFgY@c*&)K2VZgSAF0&nvpFVS+tEDi&&7d5T*x4ny&7inI2m*Q{7cP z-Aw-}RaMWlj7+JgyJn`P{->_$(Tpt;*~msV!cmOO3Xrqn9FvHR%*u3m7I9Em$T0_#I0q-}?|1Kg@4MeuU(Lw7`Q}X5cfa@lzWeUG@4ox)gDhv- zNi0P%Yx2Ov2nDba%$f2o8;{&)>+N2qDze+|Tv~;x*!soJ@a?zX&I=a!xxKQrwcT6k zb%tYbNYM_aV%S$WU1{T1(k4tbMUfv2L~!NV0G0yR6IWY;!94|)wx(rj&d>mXLo2CNS1P?w!l(nBPhXk`0YR_-|V>ldh0xHRV*cf*q~-lEtt zI7)#eaD~Y1U|p>UZ-Tfd*S+X+cl=0c+%9#F7qZ3PADPP5Gm6C2U*WQwyQCuNMna|% z{gH*z28b+z!KjH{Y}Ln0KUBhe??pb|Z317?u-iI06I{TFLP5B@SU`y;jDI2)ON|wc+4_viK>CH2s%POhUU*2dvbGAtAKqvL1a_lbCQ=WyadpxG@R*K zgeIFudR2SE$jmHwgbUu|kQcTu7<&8dhr7G0hbztL!`+q5k;7}dV0gRT!$`&dZG3F6 zwRhVW1PXPzeN~yJWWi|nZJ!lOXcGrQZ9tavm(OztciRHZnjm@O<{I%)%MxK?YcX(n zZK(HdXJxGoXA-c%W)aes)CJzTjg|BAY2_@8dnEz~WyA_b#M~tJ6lTB>r{b&|Tx}@o@LEf@&P@3Bt{OH&lHjeBKH}lvVT*J#-yAF$_c6IU0g4&R&r&sLcpoSbx^;VPD zqoU8UW_$dA+d~rdvfSR;?n-(!+e>glfW822=yfi3wtC(0ajnyXHFQ-=neIl(Prncja0VZQTrXU-*NjrV!uc2S9S~w z@dl=ooZngBruXeO+;1neLXbcuta4{ol4{E2TEC((c>4)VNl}DVFcnBbt!(cLF;ykAO;Ew0;ehX+fNb!vYmBtC7662$SOejIH*f^Jf(PX}q7{!x zbYPe^wID4fQBK&&EDnl>j@a4T7|gCJQwi2+j>!%zvp%1k?`(B;v21HgQ`_5^U9QZ7 zAwUhxPunn<&NUnydjNhk{A%P7rZJtKmg+h=fwkZumv#>rC8iu1-$#V$AS9qJ5Kz09 zXiFhrwO4o7F&nI}M8w%#1(CjSx>k)0T8NFrA0w`HE=u{ff)^Sc)I5+;Ovh0~etvFu zdsAlhtL)0&l#f>o0F$aiy|&hSVa%m`Bur3=2xbtyIY{-R{RnIBTT2ZZs$IEH;jsQ-WTGXw zF-djYGWEy7ZXxQmqH0!=f+kHYVvP`(F>s6>ah;OX=N2o~+ClSBE{;dRZ4 zB{a@fg=WUemo1wz59M(MQVRPumGW4)m_%bhvjm6W({)P*bu0Ea3z8iV$ux#*C2s%F z9UN(iwh?MyTzb-{wgs}F`%38MFVFOuG%uX&Ygy0I>&MT|nGlZUK+gv;eCH95DKOkHi zCb&Xp2h+Nbv{^m1+|5(xJ# zsPd6o6Uxm>1;jTRFVoQ&7F{r0P|ny$rVk*Q@Y+D0dXMNOyK0|Z*;{Laz!JXj_e!XM zg;Q&0zJ?`mh$c#S9`#frfmYH7iA_q1q^6W@No8~tRD9%UsJO6Kg>BZ*b%W~<_Bt8Fk1d`Sx!QO_dK z$ip)KOh}tUw74&GV@{a0~9E`cXT;Z}mbr7pC7mP$IcpdBN}LI-M$ zNU3(Al^YxdEOj(8bm{&$pyM8q*1kC(J3vld6_6kN)0>rx#z=7S_G(Au*z+CGA_w?1 z_%Phtw5Dc~=FIGLtAs0^w0<%#6p&{*61Bz%qYZ3b6Ds2_=I7Zd!Qx{s1J}r~b(d2i z^%T?#{@<*%LOtRk1KB3%)n;q49%fe3Kin^L0=z=jabb6RYkLn;&&uWwl#W|_n+f(b zIVWM30td!o3V*R66>5`yDZuw=U{U%z zJC`-%q$#K`Af9q0J&lpi%*{@)&V$9bMGyihAZ6Iic@i4aCZSf^CRiCHJ6MwKT)^^l zqb*as&#|bRq7jOe34IovT`j@RK6H7Q5SvpowRt!Ys5P3LzeY<5_En}p^g8io2R09X zR(;s-S9$h+Y8rnd*@LupLJrt}?~@otS;9vn52k3}6F95vF2MI9R)HI5-(J9QSj zclW;=77MX$8KkA--$rw09@z#{BqxAEeS56~PsNoftjLzJh(SVN81u_|IQ}BT;$Bs+p&tAuJ$Z z(h{G69S!v+F6YVeXf%V7?GTI-lyOAMoy0-DSRc%yX?q#**eE9tu3YT2;a_McZBTj4N`ua*cPZU>u6;Sk5`u+i9BXj2D* z<_$O*s~D4BQpD)yHH?3kjmD3}BN2_|6b(!G%PfccC%Ywm?4g9T49~V>b#XhmmM&;%H+Ucg=D@ z45Y!O163jeRE||JGl(fsm?IL&xg)Qn|vHYbuhNxgGEwZk$(TRHGT|yeA ziBU)-m^2r_WFq}}VnnYoDf_K41rzTvkY=?uxx`}uWG1n@aW#j%TMtgcRtNj-yo=!rLn;R@kF#n#ai|&g<14t~aCM#shexfKVbGbJfYxF`*G<_?&QXJ&2@a+m7NEE})Nh;9_R)K^i$&;s;F4 z1UN%;PCo>xfD3;HWf?FR;0bzo^a#diV-#dUK5!(_^HRzVV4h+99l9DQ9rxpbydlhc zQbjlG9Z4GR#b7Iq@kkR%CmP5sMApz~3PrJ9kw0-l#Evh2Yx%r-z`}!sN%o zizm61Ghq%5T-gLbxOl-vbX>`p01czMQmmPD4~(v2%{cXwJZj~(&*>$2%j0+r6C;@McrzWM?1Ljh$jTXv_>@5aClb4Ms>F-d1??bESgLC7 zFnGw}S&eSm;^}>Uw$%cg1>XbJAP2{iTDXZGk^@-MT&+ssBgi2kV<~y8De1UZg!9oX zzbv?rej_>pg-?#89v6?Z&U2$AFO{HVx|wj249*pkp6itnEVyY%3`R%V7p(?vLM|FX zzH5($t~K2o@)&~zfEGgN3fvy1a?9Qw9Knh?7)Tlos@?jS}kG#4AL zn=ofLTD+yXQpULep$fLa%|$wBF**cUrxOY+FudrxJ$gh5c=qH}mYaHcX`mV)DMyou z5#*`8j$QfeIiR zB=wUpC&C}F>65T1!XFIbldvYjABa3BVL}vv|0;WglN@liKn=OB|FO?#`zvShf0x)9x4UCX_*|9PTTFQZo^(sOxwgN zBlI9Kol*7#wTO;E&cwDC0Dp|+8>Eo3P%ela>jjcTklcl zU5Y>u=P3K7tO|TExFHeFiG&gXH8b3gNCdfXLpnhxPH}HY6Buq!ikCSn~j>j=ysQGX^n6f9OT#AGSE&^V2SPYvfHC}oDZ2*=x# z9kV{|_K2ntS)PJYrTN%W(;J~%Xd}iK?!~r!ZEr6cEvARVdWT{YnaCj$301FAB51+? zIizVCp~9k{%7795G1b7RLbxNBVek;aAIN0SsaO7+hjO_QIbs|BPacVqhXC5?7;II*wC7`NcM^Swlm`vXx%z zLH)QvMgGF21=bTdCO7WZB9kztcjJcDgzeWN^Rbo~nYadoQ65)>1qvC4mr53zv z`{~)MG2$ACe1bd!zkN$kd{Zp>Rc?AF6a0Xa9LKqgS=;8JypvmAA3G|fsPl&@8)HjF zo=h8VSP_iqQc+3%NV2&CeOVlXPM&1{(l1>jnc~OAFIGI2(moiV}4fF0a?-T)1 zQUJ+BjgcTgN0~K^CzXt$NQ*g6VB8UpD#^z!XxRo%t5CmFm%{1ARV37LU?Yua+`3P) zxGIy$a4u;++APzethID%)s?EPK((tmy-#CD0|(0BJq-uZM&W0-)i{Z|%K(8d7i@#n zL>qET?Y%CHjPP=>r10uxc%KLS1RI33MeXW7p zI+bR*@)8V~D2Goa)>h_GF>m}M2YoMAFmjQ3PpWR zT=CKfcwcoCQ;c6m95FG+(YLR?e4afC+X;#%Vb*HbV4#@A`EWq~50{F%=$n)=A(nMhS-irDs9(lh12@I;_h@q066`&I5@-wu=nzEi z9xG<=Sgm>Cc%1iGN@jjEgu3#E)$k5=N!UD;buuQF)2DE&IDF)5S5g5L6|AluqZtWn zG&%R6F0gi^`VD&xGWOLJb46U+7q!q9yi#5EpTfdpy*<0G1on2|RjgwRf<9Vv^@AL> zI0rduaSjbxoP!(%t&uWrF7R^a+2D1GT3x;3Bu?F7X^~swhtIn7>Wgie^p}EFPHwTT z+5%}gs?KZD`BR_7Jjp3Wlw#u0%*=ym0wCHp^bO~bsca#of^YC5BJv|naKv2$8LUQ- z@Z68`b@-Yj3$HIGMp7;id6Ke$zQ9!%-Ph)a0|tSr-uniEEmb(f=wens=wepiQ!SFh z5Ot+_kZJ95BWYO*wjo?%&7c(z!z`7n;pJ1^v1osry*pxOX1Xg+Fi~0vYZnn20$>&F zcRwH%&3!((Knt`%`h+s{GB`6(e zHLmNxLB9?TO7+?ow>Nq#u%SUtV;Oy6U&p7b$sj&)Ah{JT)GVpPjpKc^uQD4d2c|PX zah{)mja|!TV`I8BZrU*?|9}(7%#zt}>61j2s0(zqBN?6TcxHZ>gdgW4iR!`UF@NK5 zc3qYDbdC!{n6NI@{Q|9t&_A~i6ig~`)ZWCt)0~)ZLs%&t7j5aF4ahtO#6SVt>V=%H zy0}EoX0Qyy;z^Et1%7C|HaZ(G@K&N*xQHtaU+!#dY(IGL7G-mVD*JpDgfiIGHU;4o z0~KD?oCb2L8E5X4$fcX6WC>(~k1WXK;HlS(WcncL&4U7lJTvriR!_rC2PfeKf{hY< zx(b3iNY=1qp(S}kju^DiBj69m^=Xc4Oab`AAq^FR(2NKM8C^3}6uHd~(%+RA{%hNN zJOHX2Zrptf!ic%|fM4eAn>p}>b-Q`BDh2!og zaaf1hnJ}K)_Ogw!#VIWG#gVfK=fePg2p;8Ba0?0+G#wolW(=8avc2FnS%N2JLE24e zZ;gl;N2M8s0Bi?K#;(gkzh*{nIV!GEGS`tvrJD<0p|5oe;&oGZfQ-yCNmz4s5x6l{ z3Z!FfXW`5tZO=zQ1$}3NaakJ9!^C4dc5YNYR$I6R5?e1piX1sQzKpwu)2)#??KH&+ zWfc{QL_`r?R~Vq`fmH<-yKGg5F)(Q(NVs|)r79VZ3rgqU%Tdon(w8j{u*jvz3EeT< zW@WmEmrLkUu?i+~d%t5^@hfg5~ zztU0~tDMGY`Mo$E4CUtpjtas-4JK)7eq{S)v@~{$r>{RqZzA{7oAd_zBEDQL#&fZ#8z%FOXOfn%!-?G7chff%uf%P<8Mj{-yKvNoX|P zU>2S1)ZJ6y^|SE21gAb>Z4LJqC_3)U`%#*Aj9rYFw5R(_C@|TX<;b@sZjIO~GA`T; z7m+cvU=1m%wWwB;_Bm#hj_1rO5lT4RzO>k`F4fx0xQ2w3(HI-gu8WVWj$1VqaPq4M zZuP`@YYNIl4p;m@b%Tq|x|{1gp4krES~|Iqdx^ZKOr|^$w%vq#$xu^)Ix~&fck)g9 z&J%1hHe@J4!^?&S{d!@kaiXqQ%EvRMO6$kxCbF$R%Dv-}xXn;{M=JX|mNqsD^qGvp z5u!E;5RI?}DWh-vNCLGw6{+A&-Sz zrF4CmnbEX=RAQCxCs#@rE+bL~?xfp>Qwm!#%c#$8Mao1bwggT zVW)=4T{@viZQ|A2#;_%GV=%}=mV+?#xqDJ@zzyTk(zx;)V`Zi!9k>EQeA_mtj7=^@ zBtpNY+=tv;xOYkDl;F5(M%hn#?h{88A@)DGz6OII7)@iNpDaCaqds}o3$q$?dk>xz z)^NTs>M20mAQGct2)-sT!|x_Vkw$B&4)Yi~tcENta(q_bT^g4y^l{mG$8tyOo{Ao! zXU3B1()|40rftWrb^ltCzIU25zb?ahl8mInQ6n3T>{hzn4x`4l$g8cnrf0li@f1ZY z7&=DYYkqjW_A{)r(n#bi8G=pB&E052jEI!_7z3cIEX`6 znz1v50s~QqR!nCrQKRR@JDu&bTa=NEMDb8g$qG&dTe5+LuB?>XceQBCGCn$RRhMGC z(q{>$D-_}-isjkuV%l8e52#>SF-22W*~0+caV$t-Hg5eXaO;b+ z(8J;;A`=FQcz0?`&z1yZSzZNQFPPq$(Iaud%GT5|G5^3N73HIo^ROj5rt)Z+do7Z^ zAIz%4*UFl3!s8sakpt5(HB1Y#Uf51Nl0eG{^#NVMNTzN$^ob{#wNfhIjzhkMZzpM3 zoP*GWQOxEV8*_7iYxu)~-hpEKH3qfWtd9q(N;h3{Hj0%v38p zT1J#&%$rU&&xmVv>xSJu_*jCgyGn_FZ+p+l-R-@dA02t0c80@gA8n=kZV>-PG{DY! z^wC0|X7(d1J20p3geg5>8{40vPANq+V0T*H{h}kZ*{SV~Y38)aIJu%SjqF69guA1? zv)!GQtpxfp@Ne#D!@n394mPzv@ZWS>dw!8e__Ok)P<2AWTwTtH~9ESfc6Dz)jBqtDLntxhhtppeLk| zp%944VP{R35K+nk%59a14pEB+ILHbcQE)`<DT$HGQ_#7=nv z`-a-%VIgdjl-DYdc!Z*Mwl`MbQ{!^jJILD395>sUyuDp}vNR#$lTMAsP26M&cF!G; z5&0`rmsOIcROd!rdeTfbi{Q&Q+8j?t^qA2x>M5$q|u5I0ytnQi)fdbp6)fXA8BcJ@6gRj91NMgLl>54 z^np-kY?FHy`bUe!KQ zGwYT1)s#c1O;|WA$U0keKN*)cLFE=~w?;79Ww~<%D?C9*zvx~bfxJpJ`e~dmO%HMy zPsz@-oc|yIFsHDJ(_>lfek+!7xcm)Vx+IlWPAaLh*-ol99!Lr{@p&X=EaQ1SEgX2@ z5FGwM`!`=7lhM`MK95`Li=@h)gcRE+szhPU;dEN}YgPyx{hE^4$Kdlhdj*)B+n%em zGb0#Kp2lcujHUgnW_QKg@(b`$0D}{rf)VuDmZ(=iU<3?ax4Q|pPprj;O@3L6>r&Ou z?P$=NlvAaN)RTMq)J5CM!*=XMqSU7GH>(!c;diSuV2||Dc-Ph19PZNG@slvdhol}e&9%C}K z`>pz?dE zT_Bv&ajdv&uxH_4Xm;=yJ1h7*E`MoYU7Iw?xe!}^Ih{Yi%{jDhpmUPBs-hL_=JYXV zLJE>^R7w*tt=6>_?e3IG%V9e^xMs)gbbMu47|yjd;F$r25q+Z=2$XrxDd9lVQN9w% z-d5p}R3pzB(Pb`XG?SBJl-MtQ7C=sVwjDY;`&dT$nh%ULVsLca zHm~RV$7X6OkxFaja%L71EbEXlR$W4G8CRkwshrKwBpHitAEDA&Z6X~X<1jSbN5Moj zENgKKCTu97$;>QJj?qd}$%@J!KcdD}L^gGWDPn~=V{2KsxQL0)CM|EN(OR6R*L=z=-+or1ERH&a2nqm?X?9`7?TG^xjw zhOP;HV#!D}aEDleis=ao9ZoPpISIpta>7M;)L)GI)gn)19=BpZaT!&t4Nmj$OwJWp zB_f&<6XqB)?#lUbr>p-fjv$D&{>&TX#(vQW23m67-)8qQ$Q!sHcM{5W6__#;f$a$6 z6bue?*+N!mz%60ZVU>~}&SnM;E4s>zRjl=9T7i=!T03$PbI1m4pFEPP%0wJJ8U)o^ zx>ry-QmA21YcfhA$!OSJ7-YYTvPWy?z^i+^yKsIkpE8m!hbUBXa8E&>DiCfliui*S z34e4b8Eew~Q)WFf=9#q;v-(He!TBqwnc%QKxCu%fQ}lONtpdMY*|o`)ZQ>nizb4s% zMT!Ka>@+(sz&-?KbdXC*$@H13>SxPi&_LqE4la0UNe>#4M6-dVy6SEm@!4?Kd;T<0 zFvQgPLB5$3?A#J$?6Y_gP_)n5f_>Hm?6WX;XDseqKgZ4}@U9Sa$nLNsoMreW`gFBA zS%sK_#%Gn^{zO+!YuG1TT=_s3oY44ohXs$as^QfOzP*5ci0u`+))@p%Ro0!IK_YuB ziv|pxi-Xb`x@JPq^g7VXfl@F=$Ql}%rMqfvbh#3cp=l{mSBn`ile)K;YkaqFS7 zXMXq8TlC4`Je?XLm~PP-sbt42MiF$Aa7YB#YH@Ek-AxL5rXXiU;f^QlM#XLgr!j~H zGe}kYWSTITWEN7;3r(RS^avH9;Z9Re;l*)eo}6shx`#^yjujS4v&X(+5AQH3DpNJq%yNk+$lggnUpLz zKw~dV<_9REggpeMpNiVPX7wNjyEqC^xXAGNH}9d9>?a)(Mbcs757p4g&Q z=7L=BUVIY$|DW8V1RMmoAhv+P&_SJei?@SU5|N#p8;7#OB{~C6vJy;26&tZ$>0`iT zKE}2}CB)BdQ1@m!VQYaM;B8>SF!tr0W0Pc_cm^tD$y zmfNxviBctzC}PVu({+b&Cf_E7XKG>Tlvh$IQukq47O6?>YqIV1Ozq`eN@0h#?%-@50U9~NXuZwScjco zM6IxnoJX>-sS}B^1esOsO@`0456Mlk!2o6Won94+TX)a34<4eUICp)lx@?O>sth|2 zS}kNaWiNB88`aY)Qw%MaBB)LicZN{lW&nch%Zlg}#c?i!zb7 z8ym*(F!109PPEC9!ezm943_b_aYJkS(pX^pZtjKrth`?KHPi(Yy2tfiewm&L%-DkE zCe;i(mRz#OqEaptWkcgaXv^4=IDvv^_ME>=@jN-~yk#n8MT4T7t%hp4#>?#n&G9B+ z=&Iq13BJ&1%-81(5TX?Za^&^dg>+hDr<>`svx@y+jwZTd66eHOF9zm>+B9{bS*-mt zQ#eE%Fg$fGp!-5`3Jqglc5p`IZ(06A!or>oH*8N&LQ93e>KE%6u>co({7VK~TU2_$ zR!&L~N^~F^&^=j~PEWA2!lqRv)m)dLc+gsf+CgV5E)YiDx-zwe%P%Yi#>T&TO$d{4 z*4*qUwJhT3=@=>g_|=?{Gjwi-Fm3|zTSs$TBxiahbJ!7$Hb&ya zOO+CGqtl2lmLWq<5f)j$f@UV^L|v4B^=)sCRxvt>rT~7~j9tof*_@sej_Sh9m^9)^ zw<4T^0YYT%SfgmXWqDnaMKuP4$Q!e`zn7Y}pwPE9>gh&p+H9L|A00h@?40Qe25nD{ zDP=iyq@!&N6kCI54gSR`{NS0_B=IvNx1`^~yyE5b1|ha8UOZ^qji51V>6T&lrD)vN47h z3-dY;AYSG?a=3{U){xO%zq_z8U{Wo(&~)AqOL8DaGH2a^)Xg1ePq^i@*XgR2;Z2tl;3}J>wUL-3)<41r4hKq$1REL=U+=&_3MXJ zY<+>A8-{K0mM=~hv55%3?eOhLcP{WNHF9ZWj2a#2bi~y<8jTxPtYP37Xv*H!Ublnm z1X}e9t|=a)XU#)fhv+Kq;32`1y0+v&I$cDVn?W-pV4Yx^0P(Pi;|Jb7=j;Mp0^_@x zoob{*rICZSy8=JJQ@qaWD(ONrOUZuIGu^iD9xsQCv=M1YCQ9u@E!{O2yZ6JnCTpC7 zhnP`b+yyTBZvtJlqiysndJb+X5g0Mlj+C#63t8A)?I{7^OtrBTs;G+yk4bh#P4BI-E4N;gl|T4!o-;@aEZ33nMNLzM~!Hs|_FiD`7W zjw_aoS2F6MEh8zrdF?9v(_%TsDR(u9%^r#w4}O6R)9 zAU0OIxY>JijeJ4d8aP6rgFw*CFN~wOktBm?Ft3*!1)IiwaMY-MZe!(qS3l}Pe|3GA zH)iby3NnF3n-Gc=9*yIwdKH6|8)-9AF^8ixd~hnzqEKim=vZ;Li@+1kutC0oa3V3^ zoeq~sV5!ln%$JzGRr-=G`lTJgdqEa~-{#B~RD4}8l>0~hG1F4d+ z`x3P`_by!_VWNZ2$Uo92d2wLP{Wj(+5|gEAP5TlR6` zC>L7o{F*U4>Y&3NTtFH(K4;l?uv=z^sW~6?JKn;dlMS7OUCkI2bj4Ez6|B zbisJW4ryhn@5)7**L5VxQTmmW(GB9anEI31%`u6e*! zCaY*A@@;13HfA&V`OTMaGt029)5$cGYi`r#wYE6qXuPv9%fKo}u#`?YyQpNkJRQ+q zJ$GJ1R(8&=(z_aXEF-E&YYeww2qct4ZRso{Ih5p?GAuIay5Frt*4DeC**9Up7$Qet zWQTDoFV>aN(~+|d7t|^mcSWf!WebL-U^&l=a9*|pK*Q?PX5f-k}!&rsMb=C7zDgR@I)9S={BO@_`-l0RJ|zTEXT;#f~VXs(?KsG^s{jw@75|Z53BJ&EX;z`rEsG-NIQX9|^k0_3faCYzq)hCIH## z`4e|tL(*A?25Ik7a<&JpLXVfjUcquW^nI$%T;E1FpKWh-9)$GQ>rpk4$;2?;?(tqx ztn@-DF#6w#o^1J5RJC1M4JxD_xoJ34qoJZy6p|A(vOE>2-$k3U(+>OXmJe>~z@9iy zlW}P&m7+B}^m^$Bt)R6yO%mN$+kXRaiR#i@L+*cJ}alYetru+&R8o5dq4>mc|ft8=3pH6ZXla$5n{KC6?W?fn;f)2ntUT5(kGEkQ&~C5n z1^Gr6h+Z(=kXd^e&((l>+_Ia1#d!6?m4J!ONJj3#)GHoI6LB`eXAY0fUtU^@_ z?+Db4uJi&c-ocF*qy}NeDQRBpng3Y~}jzbljrjI$LYQ7jvDa-vYb9 zB!SD&yOveTZS9_>Fa}}W6HwI8&_kEl=!0x{He`=Gg5mCYW$nJbZjUC%_MHq^`LE#; zrheGlhWoOB-0%U%6H-=2T7DExC0+)scxE!7{H%pc@(}WBS706lFAM!{a6Q zN&`JQJUs`?Z73PtI5SS6h}rCHg1uU69z<71cFxWOht#YTBSNYfq6zbgGe5)>&_ zjAqX6gsQv+n84I5TtDLv4GOBftDp)WkhRlvT8W0X7AEJCDhYiGH)Ud3Emza?5@u}4 z1|do|NVrH5&T!%Vf%H@%KzfI*Or?cNCO=X`HE;qAmRHQc>NT!a3ESL2BlnjkA@ngK z`!kuJ1h*etc0FEz2}P8)S`T$og+rm7Ny4bdnv7sHsa3%azj(JZ!@*x(;nZ?MJq z6FfW0WNOo=;2VvVDk#<^SiT1lva9ENvE7BKtAnC?QVVTz^bo&rvNaQghQ1vnWvqv# z1pNy^g2({}ZQQMGfgLZ-HOBV~rKwp`gqznXb&wV$!yGK)=E0M>_`i*XW8UC0xN& zs5-BPncfXbLRmz^pMlb;Pn~efI&}j7LNKRWJg0q}#~w z1qywE(K|+AaXcwArgjXcAwVMk!)K*_ELz@Zh;S@(Zqg&x(y5=aIdTXCA+Dt`1TYvv zg)#cnjcs&>X6dZru9n}%00BkX(hWmJYr1ll*9xW$&9F{~shBc$vGUIr=Q^=Oh8gB^ zM1Qt5eqOY=aJSfpf^45f6bxFD8v}>~D{Y#6GGfGPEO^R+@b~TSnW|y8F5}a}+HvV> z-%LD-_z5rVo+x)X=d8m+;`=ev^;ZWck!+D3Y&2x0o)%rWSWjz{RcCaeK(RG@kU#tS zud9n=-X|cdWW5E(FOMPmslbC8`|nw29wA5sH9N&^%C`_yG){bmQC}4_7=wCT6CDm| zEjnm<;w)c`W>3-cAz@6=lI4E(ArOwXRw@7Nd;E-sgeo?Yp7^fUF7@?8>h z`-qN-+BikdU&w4Ueq%`z4%?P^0TB-QVKJN3!9~RDYLdC8)Yfd0DpbS@f?*)?MOM5) zCKgMx8Pzl<_=!Pyk0qXIpfXd_C$*%a^?~av>6EkEIIqxU2d&{S(WRY@6(~C}0q$-e zmLTaJpf)tFb<*Snwxt^@hca_WVr|6-z1GFIRvVU!FG#H}o{@H=K`FA}x10^meB*p- z#w&8qYpjTNjx41@m9-!v`m|BWd3wS%K?H~c(gWKyO$qU*kPL|MminWa~ITYSc(VOMAS12C@_6o9bi*_jd~& zskAh6hLW{>7*t)htd{WaV!nZb0Vh`HsUxcU(8j|o1eCxZD=?p2e4?tu?rI%lq_M=k zR;uh4s*`uyMO~Y)$6VjpxD4;X)Ndwcj-$!U5yLY4(5r`4{S0tozBoIqLq+qtc5Y(> zo8*3RdTG16>T{`1qfU1%&EkSQIv_03m$MH?DPyCjAS3f+qSY3n9$XDt9a$~LK!e0X zetE1sf_vSq2D)~WdO#rI%|Q@#R_QZwQ2Nmk+}OZg#kvE9%++f3dSiZ2>@lpS=yX<5 z!n(A@z4|<`+t(Ip>on+!hP_L*((sY;D7;bJjYZddThhixz(G*KXOspzTQdRm1H^ktW8)I!^ z6B1S2y(>BzWQJS?Fs+7v?HeF09kq4tT=GHe`<8`erBL(DbFJ zl$gcs6;aJgD6KT`n$*2umXiM+<{Ehw(VLbKh~QRJlp+`$V#EaZ`+U1IIRg z$s$cU5EU)vWa+JbuDW_*opE`Ua400h$tKFUI^5x21`~DLQ#hE^#D#mUT3swpO2Z?U z%I8XlOYjb>$|mlQSiOzK1ojAJg0?63J+?FV{b;hbeoBc>iLS-BLDIg|kY{D7wTMF- z5T{y8)mn5I*jER`=K$6i=||?#4E3Bd>T&Inye0|}?P3XD&Qwm-uz-O1O0#8hhL1vK zehRXHNGY6$7=NkWH^)nf;m~cCC|q_q`sAcrDkkYNy!mC2E(k~kCM&`t+^XRFC}i%x ziNt{(4zvc_5!>1zW8;9~_GV_p+q5Dq+}MNFEp&1iq2;4v@Mw^!xXqwTb9Gm!@*BIY zo-`3eDQN`Z*^}IaA>(q^6zk_o!&{~I@W2La0E&|#ddZX%GzM^yWZVcjisui6@UC<1 zO6cq=19-k#z4&#otk!}&u9!M3Ez-YS26F|si~nmY(65yBJ6FXSyizIdD=3Y}Azu}G zMTmNE<^E0^`GWzWPsVpOqS!*xIC_DqL^qkOPMc_ zTjZ;Xq_pUP%)gV!)PDBz&Pq4KC5`u-!Ck{=Fd=4SnuXKzQXv1BF5UH(A;a^73|*;s z)-ul}Sc-9ug_;j5ipn%6U&^(Gq?qzUk$TG`5PLDv<^)BFh0}O?t&BL`Ucv=4cbDW4 zZLTK;%QiGz8}h@$5BPl8(IZEA|6)26AZk^<9q~pG;t?RMvT$`JxW#!&Cx$l8;3Pmj zJMN`b5A0Dw?h>7(@lN5+fO$5m@OccSDB&VFFQs8@5xGDZ733H zi*fuoj`{YJ1@0LJ-`2Zbl;k{Ot@VW~Vu%0GK^dCOlx3_#5>&U zlRxiG?Ng20`$qM(X0>49}^eB`{iFUt z`p#t`9fs4-afoGA1`<4x<%cdcS2kMh>B{UJ8wgLHI6h?(3TNW%NP@0eHl#z{e4B9( zGDbtX%rBS0@Ei%oHt<-jY4S*gx;7Def=$@pdBh8S;7ab+Y<=!-$WG!@Yd9bX(!4Oq zsN~SvNTRt#T;4<-3+^* z33lAIz2Td7FZb~HhAX*L73T%5whHRls#`w`?#Ww4SD|u-IYXSqr{F>seo>l9$Tr>8 zOe>{2s|;HdWncdqDUNV;FlO2ojH&`jTa=WskHWG(Difl_Vl32EN60%<9T#ZSqGI7gBKXV2wCo6j}LOGAE8uER?^46vC*4TnkewS2sz1Y`|Qf;#qoBM+dTra#8VQIZ>RQ zu?am`Q`9~EgHmb-w;rx>t`GcpPwnm{bSi7XGu1tJ7h_MPVGx{ zG@Izc`uPj(2QOgv)%HEt!Why%$c+hnY{HeX>xu0AnjKJn3QDKoYE6!1_)It+h?c@3 zVW`vk_$>3Y8qw}^m2QArf7cD+pt+ph^l_ybD#s3PgUPuC4G=V?n)+e|PdSTv?3bMB zt3ui)sr?ny?nP)}8u(ZVs|b}Va=TIazDr9K3=eL7E@ITBgwk}n^%8`eZSBNO(fA=_ zgK?d!mo)uIAur3vns}`euJIzNWC4j|g2HB-uAx<74FltJDP2@=6WhE_yeOJzj-09? z6GvZo8U zL+zEThV*ba;9}y-op%afrg{r@zI&^^k~JraKPo(y1m^p@`(hMKlEd$e@o_>XzTfT% z0!PpWRnD^=pFF2szd{a?|M=v%4i{Vg)FW)IoxOa8)LEA3v&itWE978nImL26%2LuC z&a#}gm{XN9=*#zr&Rj(a7eYq`rGRQA@qYv)t7U zDrm0e%skQcvW$cvm*$mIv9>xvXR7O`Ae#|nud7e>VX16x3q`>Z+kgN#nJwJn8H@PJ zWraIGLNlp_GAq{%gE1-(96?7=AMTF5RxWB4%-~L}2Q0vkmi*Ft0xNG%Kf?R$gUWuC zS9}Z_g;|X)|NMgSXo$bMvsa+Wcik;Cax^0h6d}r{%ydxn;p*sX#npi9u{%AW7jPJ+ z$WX;K0@Fit2HP;REfQ!8z71gGo{GED#v|Er;DU{Ma=hC`u=KtYOGO=vjIc?Z36U}E zwrGNSAfNlutF}=pFDEC{-gpp=l5Nm@^pzKU#kf-R4r8cM*ji(&E_sx_K0U2U^Vi#)79Xuh>aVYAaCIqDH|Y=`kMkL*7c6y0j* zaRg2v19P&8J~r?Q`RFaFxt!Q`tw&rLSZ$3FF#^xiTT_HFUxhL>s@v5QCnjR0nM}=) z8Y;=oxvhoy*>HXtCo+^`abg}j;tW;O>9H7NveJYRTD1XN^vU+jB91Z6G#97s^hHQc zgHxo%0qK#L5SkjEzG>i;%I?L^8m3tNax9TsZm{&Xvo$RA^i)iT13|M>wdCYNsv>H@bTY+f5avBs!XQ4BChTB3LQ#`^6 zx|ZRO+QHExu!bL)MDYjaBm9Al5`T{95A;ohj_D7yT7>lKYQdGES2NZ20}&CG)AXSy z1>&p{m9<2qpr?5TM_rxsRwBvvwL-m_iz2I?=2OLZT+nJrF?7aHENLlvztBRoV4t3da?c3>g#|v^5`nUq$`b(09MhIP#X43W~)4nHaFL}3sv+t9+)3i3{-(}WH2k~gEic%gt(aRW3zwcCW zKMEZ2N~IF(gOog_yl6lkd$rz}G-dx%_w3Aew^v_>njd+?3tMPB&xs&`*F+;wKS5TvvPI=qq?(6+&&4P9bGPGT~Y$_KJ zS`m>AgyCT1-Pmt2;?iMfyhwI+5@E!|`CzX1jh zZA`tl)>y<5m(|XWT*o8k&|#P;Bat!{J1|QPH77&u69n|^$LeNxJseaxtjnvz=izz8 zw6tabgPBn$1n?`2xtUYwVw^vfBDAs1d2IbnVI0J13l|J<%#26;${3S&)t04MwdGMA zcw>w@JDPTxpqPFFcnu$S!nAZ@1%@`I6YUJ(iwwYyBue6p|8DuB_)Q5*XBq1!{oI@~ z;}s$H#$E8}z$P4vP1w2E?9t%~kT6-RwCHV(GbTtLV-B-#%~OsL0r8@lPZK#v2-kUc zOSD)4x1z`KMw~OL;hiXN}!0<*3>#daa&Q3K&AW=S8jx8rmxeCY8rt~aam{Is*3->mTuH(vQsfsb^ z6!~!$$>5*uPUaybDc+~j;suv*SI%*T3s3lis}T5uo1OTBOFsAmFZ=w#9XtH7iCBjS z^K9B-tT5!Qa)|2sfbryR=#+Fhi*f=))yUZbUjyGFQ}A;?NI4Y*#yx=R1k(^Wy-op0 zJ>9caxydB5kUCt{WN_{XiIbl(61cL*?pzII=$jIIhx4Qe;|q-%w)er=b)Y1Zr^=i{ zVhLzcN;j6^`7buQ-Fbg!cUuOLd1zO{ji;&DzDR)atBx#=&}Ji` zm!h|v+eWKeaP}YQrrnK_jMUnAxQ#T5D`b-x3;LzeAn${Ht-avNHvOWP$;P_$(IKv6 zTWg+9i-psivvf3%^EfLoo4TBKVCZS90_LeHl|pedR|OTSHDuD01Xf;OpWAmur)K1+ z6u9sZI7dpsIFwQ)lLDF=j+rP*;mr%fhe#DH9*xbBle`NE#ev>>+7#l=_%IUAGt~@^ z(@n3?<$UM?h)4CQQyD?WrDG4992#^AyhD&JtEDnFiA$T=?kdSFP|BW$XbBOlIU}qv zHWJnx4H0wW@Q92c)5{~tVx3koK#37T2B9RRRFuQOsj`6*HM9+|GNAmDFf0TE`^M>f zVdD_lMUTn>j)QkWo zA-(n-$7}2jR`$3RXnGORd6Od~8mS{yd~>k*t05o8g=?sb3D3OlpnljR zg>JmYZY>S7IL!H_he~)m6W#hLiFj5pX}0fQ`)RVPl`qK#49HK%48!|=H_JdD5ZL}Bx-gC%T4;SC`uer@IQ z2DZr2XY9N8Z^Hu@nu>G(ILCuXa|@?XH?i?xIf5nqVQ7=5`$o#ZFp6cZ8|}(uQ}!CL zqHNDLv1ntp7(rn4VeB|b8zwdD%_*W;ApZ- z2H+GSf({`V!4N8-~)t_W_Wo>O28Ln@w?n+J2?*lSLh-3;%V)N$*EhC^n zqu+?Gt{n`(s(~d7-PkW1x&?=85TRw%Vcf#<5N9WbWh;Aqt=&6_m0BE;*u}Q-2rD-d z>HRpY#7sCkMYnvR1BX?bAdFu)$5l2mGIEr7U@c^H5{*UA(fkEFzS zMRG&nqK?tb;8vm}b0fW7Sm_3rX}sZBtB?|fj29_o5I5l%C+0CyxXQqVN8D$`*e5%X zc3?innS5f5_z;zBo6J-xMfeiq@xJ3ci6S>0p&Vd{Lq5pNWiaRuQAnCs`qbDMDg(#_ zA;R21B_riyESA}wfdj6ZR8}gn(d~3_@(Gj=<~<-IgdAjZK>TQ(P>Qstwm=F*zA{>n zhj3sPBn+R+eNI)ht1?wDm2#;*JGwXsehbcTY@dafmg|!w`CB~ul4~Bi;rcfvHv;B! zmIr0T-f+`L zUst(d2j7P+-aSY(e1Lhoc-0$9k6!oD*MAIgFCkvOUM&Af{D0)yBzY0Pl^cd0Iq>2A zA7Kp`mtixnL%s1EV7v;; zUqU^fNBRFk(!26&H{AN@8$Np7$6o(a!2Ag*i*a|a)BXy$VjcPYDSUq-p9k7Nd@y|E z4H+DxDT-HyJ%q4J_ziKt@x~;Xki3kRDmM)0>(023UxRjkN0L+}uC!h9Em_zO!k&~c z*RIM9FQ6zXi|MaJ#uNBp?UD4vAHz<(DT~*99SGmJAAO8?@^0`Y!1v-k;D~i)yqEF) zvGjZ81~igoF>LLIY+2#^SB)JeM; z&SwVy9ZgAH7WPI}b=h$cY@tL8M3$c9Wzb1J&+~ZrQAH)AK{%6KIVB#v& zPurav&sKM!PRFIef@4ej0+5HQM*RCSN%I&y8JrN;p-i97*X348m)6DS`A|WgKKv^Z zp2dUDThpg``>=^zxmOA!E#ztAbKr}7n2zBAX8rgrz$ftTY2iv?B}?~ZAZ||5xwe6? zKWhAzdEfljY+n%9{C;S__d9am^KD{!=0Asc<5G6Y^Z5PY0pCBD`_BGk{8#b4CHc5E zOx(^=QV)DzOY0&0gLP)ua|mO71Np`NAyzax-e*6GfsPq%V?|2({sf1@~g<(UeP|#SE1PIj(iD%2JK z^JA7cWB9#zsTYJZKZZYtaQ0Pz@hUL;CFIY%07|L)6Ud=Ilc z{%83wD<9m|?QMpiAeYP_?g_jH_));@ zr+j?U$tA>p9^n&s&-62xLq0zH_Zh_hI^ye`rTxx2@;e{>p2|x_dHgxz-uR9n(kZ|4coNAFwS<&*ugF&%^=DdWG=k^Wly^v5g_#!xB&H=kx!x ze9w+4pYCy&j_qfDub^Ge;61>2m9}`8G!*dg*e!vlMLD&vKbUp`a^J1rr|n}}!ZU!i zjVTUUKZX$zRs49KB;WC^KH&Qy_dS$RMLv(o_x>`zj4;w$Um4$zxv1d#J@`)i_Ql6H zUv_K*z8B^{ApRxfKko7;-tuGfVaT-4A|Cq)b7Wj+vP_1xFj4t3SzmtVqj|eI-o{P{ zXC5W|5AZbJGxTY4O}<`)Z-Tu12+Ag3Wzk>Jtd{>nI zam0V>2b8WDPMFW@@c&9M*{Kgd@NL3ur%xZs%lFsF5XL#`_c-Dg^WA--TVP)IAnsjY z@Ne9wdHcLd2!9CS7Y+szE z-A_Tj%BLm#DAInjoX#JP^; z#t1q)SKsL?)t6}}-h%OQ952^0t?N67r`ioC`r68|)MMKBK+eH?;63^JaqK*Wc;7(0 z8$myrG7y%JPaORY;#W^7ZCnXQ%=?>&`xxSW2=7-;d{T{jtcT%2<*F%O1KAdK+_;fe8HM7+Ain=~CB`-tE94CV3X`e+gg zi=z79gp4mBPYj`fWwTx<5bqM=jZ3_APRi#=c!QP2a}ECgw}PKV+4=ke?+fMSVITiF zm)?&#;*aax&msIetl=^=;_z3w;kj$_ZDrbJr2XPD=ojyU(oPQGBTpdhb9X06Bj0Z) zQ~li(`iQr^WF7>D>2xJz3T(NdFw-)eFjESn`0*@wZys z8v%bz;$~#cnrf|eZkBY2^TZY6u`Z1FH1ZqAdw^d8{9eFp1H(sllLYJtcu+n;-12)B z-}`95(H?0a)cMJ7kiRo^Hch*(vzX^{uP|O_ehN6dX)j4eQI{zvmxa2`Axw3wnet}* zyb;=mEJUXicvGk|zrT$CIl8sI0i{FM`H_o-`iPRx2hGan6ZI9U?_oZC#_>PkIkc1C zPvF1E6SmLb>;7X1o3g$sqOazeq*j} zE^g(9m;1&x>;5vzdE^rM8}FgL`TB5NCw~`m65>5A@iKiWYXgQqbQ$=U`ewuP`4OLW z#OG7R|NOWPVI_nyZGeNU8DQ3nZ3r;)9n=Pfy=Y|;XK@Vy*`EA@VG|#Sa(f>iV_65F z?^;8grzQQB=XRDcj`#;20$%cRWu{;H=T+8q2Wk1R${s&H>NZ9rE>W<5dJBI{|@>z--m49jX=tw4<*UpzY2{OrL80Fvp<13L1apYONX1O z8&33<%dz|z(%uNh+mkkB(ng+;FO%tBM7l?j?o0jY;(k|Ax^E#}{il#VpKdyxXN%H} ze-G;U7;x0z#)0)@pKT!BiBBl6@qM2!gK?ik+=mhOg48Wt7Z=5S5piEd+(#sCDuV$W z`0P*6xp;2;1&y*lxkg{Wn)tFG|M)!rh5#QB_=PtG7?Zwx_9q<0>9aq=1+qdAAYju70 z$sEkJdVnb&tzoU};Q%Gbjp6skVunOc58*NY@B#6^5AUBh_!>+9Wfy)N@5HzE%mK-N z$ohxn%^*C$`v9~4UvcTT@%~kVL;i?n&%WdXc>5yqCw)=sWBn7C|4%xY`7=E9KjW8T zUW62XT$|~m_2GVhfSLZ0pUJ|HDjDIU;oHHCe<_lcmcLA9D38MA>G}*M|0KNPH`IqV z1NvzEY9vc7Zzc!RPQb^1CV-GOKOf)I{GW00|0TkI88Gn~@cl&>&i;A9!EE1992Qz1 z+70NVFzp5c%=pjc;6o9=L&@)ksQ3--=f1x_`;tGz%NGFu3;eQvtPl74^--96`~hZp z!*N(@IQRH{_>O~_ANTovIAxUpGo1VW0havZu-5*0CfC0&8NXqRUO_^_5ebL%Z2t>6d_5i6_E7S@%-EiQ585&4voCok!Z!i4Nr7H_ zE}ZSVNuId}>21;%f{FLi(V3?=LM9-e@o7hHL)|EmsW{b+Nc&%R_E>Hiuq<&%KFdm{hW z_R`KG#AklbMuw%~w72l#FPn}g@WTT)X2U<{VAkga2Q&ZQ$-yr@kxl=#9Q;ZSel-Vw zBL_d@@b{4d{Lx-OAMM{8St)t6z0{!un6JYQW_xHeppT}Xa4^H~a4=tIa_~2E^?fn& z|DoiQ1@)zkfj;|^rw~35cpM)>e{Q&NmjAGW{|ChXU@rdCE}Zdclc3MOe81pehQH`w zrvDuW{~OfrYj4c*FT$GNf#lB+{_k?(ghM#<8~&t1Y!Bgy96XnUpN#Y8Q1T7rAD%FN zX#G~e)JvL_{+KW-jjnj;(R`o{Kta!pK$eK`>Jo(+5~!`t%p9^KH7E! znDLjf2J-MruDsjh+>*){_vYe1<6xn$988;wO#TjLeA-I*@C)CYg&&Uc$&l=;gwW9c zw4KmrU(!T#UW;ksseE6#lW;ksteE2sV%y8OR z`0(pshY(s7D&Gzz|E{2ZGnSe; zGQWo$EbVtN!=KH;CtUyhN90df%Ri934Rdo9@IIsq{Y4lc9_`=dDBlhx<8dxe$Mf?g ziHtv5zgKhcqb_}=ApO^K@rT}#&F^`aex@Kj?NRhG{CqMCKkmYbuV)-ge0{~i45z(^ zKAPXtx%?i!B@JhM+I#4u@nw-N9~7Q(_^hM;g#GyVmTTW?LHlSU;`2Y@V3tpt5g-0_ z2Qyq0{1QRyGk&YaW`8l9_8|Ib_~#tVaN30U@UJ^q^8fy9c-6rSr;Ug{n*WZ28BQAy zAO2(xo{8&&q2#{(A#O^4wEYO_y9oabV6MS~{8N8t8qV@)52BCO=b;>&t|x|)j~0|i zn~sp4`O&5$z@(?AbMSDK=ZBI{6y!%+4WIt`9DJ{%pHCq@;R8qz#_Q8A|9@JLKW#01 z{-xn8d?KzVhLT??NMCpHzkqNLv%MQG{qGl~UpttV_tk=M+HdHi{qdN~uP8okH+=kW z<=_`w`adlwkMICn zcUyAfk39#oyxx1#aKbaLyosXna`9iu!H>A~(*@~izoL)U_gg=lg`ailn+55wJCTh) z?%;P7&|}qw3x0F(S6q4TD=6==T>R^zeqt!OzaTzsV)W7WO}O~Ig7~zF@$r+%EPTPG z|4>1C+RFI!;|^xiXfNZ#;V3BsKkoAX>4N-eN2AZas(l07MzU0dLHwER<#zr5--*D8Y3?=`pAUP9^(0;<4QubN@KJ3DO8{vd~c&g7DO8%e#f3ykGNBjHJ zcW2=Xtdu-M$=3?f(=JG#eaW99{Ih^*BNEoTv;_*`%<8EhOJVlMs}5%PODoy%uRECG zH($txPdJ$2m+ni$2|w=eL-^DDBhOIs9}3z-dn0`mA5Z7t>;Fy&A4>kFAU*AmeEJhx zDa`h+Iha+sZYK>VyyoOH!jI+P$8+!#Irxs;c&}cU9se^qIMvS$CD&dX>XORCw29J3 z@$qOLcKGu7Kh=wlmK>tvH58CGFqv>CA@qf4=KJ9dT{2SjM z;9~wjI~^bYp?{EtQ+?@BGFwm{?Pz@ZFS+ts1@WJ9@qY~A9wxmVi2BZ}l{A53-K%HpA-20mTUGUw*dYu z_y_AjxD0p)_FSC5-kcmrXnXR}lJ1AS1^7Dy_^lW}oMIWj&GZ;AHxWkogMb6}hhPu% zA;6!1Cpk%y+=B3b2>40lzYj3;{~rM#pG?!!R^>MQ=aPf@y^MFC{?7nc-UJ!l!v724 zUxfUDK9~4!LSsLL|4$hFb7+`PKa4OBPXOkA@d)C-8RgXgKjrGz2Hg1oWF*V)JmBBJ ze*d_^9{}w0`xxNgN9E@%{18WC2`kx2<8MJ?dFyjAn!2iYJbn5=r|(P4yNBU!{A>d*@3Jl0 zo;|>`B^%Eu?=ir)eMs$eS-+nHT!DOetHu9Cz%>Am8T>rpPXS+&AL9QO;PvkW{qEEJ z|1ZE?|AhMfC%_;5duoqBeC`MBf}~1_F7);`z@LFUZ~=Ub<=+Z8)BYTM2jJQ71C3dI z&H#SejlUk?4#qQ>p!4e%|8>_V$#?JR83^Y0Ccs@FfawYU0ASzV zF~FY%t%4;;_%YDaUm8DWeC*97cfL*iJrKSN@GrkZ&s`I~2>7o-AGE1t`#%KuGUz|> zAJ9?~>~A?fe;)7`KrgRYdCvf@fG1os_}2mdBGy|W{ci*I_5B0Dx1r5di~n`N&p3P! zf%p3OH#?a1{XxLA7XrEkpT_`q#u7PC$of|S`|&yl7&KBsQp7)y+ynUMu)cf2%0CbI zA(VfU%~5__y%>70~kuz%1`2 zz`yxHrq%rZ81Qd^b~h~ke**jlM3($e9!-khjKTV_g})v!a8M#Xnct0ofBdqZjbMFl z2K+}Z{~rSUR#b*|;;jD!VCn~ye)lJ*0Dl$Z3q?wMP6K`);?5a-AK<54{VxLkam@Gc zwD6w!r)oJ2XDg~ z8XZdfoCf^wKcRN)gwF!rcWX+YmjVA8#`_G@Bm5@;cL0+fZUOvBz;C!7`CEPed%(Ys z@fiB|8Nk%nT!#+eeEE66e>7_Jg7ohJ9O_5;<$neIkI?@Ce_sY1?5{b0{4wAUU(z!+ z#Lr&cje)PEE=MZ4(pOjt>BvXLz zM0@Zf{jrFbx1z1n2A>Da^VWQbpFO~yK0XNePB-6uJQw~H;2@u}eV+k*?T_l&Lbi`{ z{V(4Keoy`k_}2k{5aSapQ{dkN?D^9l0DhCBzdr%|Jr4eBz;)oOg!CLw_><}1Hv#tb z|8BtH+zQ)w3*fH;|4&=_Wx!?d+%SGl0sei^&xnPu0`~cJ0skY=a0vftz+T?{Bw#Nu zdTLB5&oN?Pt;NB^CV!8 z?@t4M($VwpBKKZ@{u;D7g6ey0FG>&7$prhI#P zfIFa{Q2xgO)1H>?Cw`s;JPUpf6iNMl1u*r&=q`lsPyRQ+^N=qBzxqAEAN+)#`Cho&$Pd2@_!S5L zTfje#KDvbVvVZ>y@aE4X2}nlz|67268{;dCr|$r7^Z0lNVBcR{i~PX@diIw29Rs`$ zdI|J&5-{}x8-m~c$r-@UyY}_~`}`gO{8r@mF>CL~0q+BhYAHR!@hUIzOz)MrwU^ww zmaOjfy1l(~=XeEEdkwcRi+j%YT5o%|+g{nbgzL?D^Hi_1cKgK9qsNLPwa>vbx;jRO zo6p|v<>cHh{P?!zGN)ww?0xWdjpWBhk=%tif9jTOWewNH!=3F}xTQypaE$@{hq7w= zWiK}pc z5Z?32&pU0DjHvS4UOj6s61=_9TRGoJ&N7NzKrOB9Ug)e@tldtR4${v8i=Ex1x5|v# z_^}&ZH|Yi2?ycol*S?+h`nHtX?QQS0&-QSA7K_HsZ5>`IA3vPi-hB{`*u#f5(+ToW zD_+@lcCXjlmRms4ET+;1?zH#1=yWMT-r&6V?B4nI?j@FE?`*Wb@)ob#%VS4I#}bVl zeYYY9L#_W5(7o0h5niQ$$`pO2}JHr8VKARA?Yklpp!@I%O zSMS%m>N?VsmsdAB-8L^`+w3N*DYVyxPvu@`cXw|Go}^bc+glgc*$uqTaeeoJ_Ui6B zvRc_d`S7_7RLT8!=&cYzJQ}+!gh0-26X|sNPZVwoCdFGa!0c_s>s#GkV)xkTooFsf z_L4NVszcfho}2MXSIV~^89jbfZnR?3J>FrrK6d+da=X2@yZ5i7r`9iyw0pb(sl9e_ z6E250x`>0z32=4HC=$ZKbobmCUYK59HupC41vf}^&vn-k_Wu@l^*nMEL3C^^8(She zCj>}Gf=qC`$C*2Wi7;e{#0UvQFwE}E?hfAhxcS)gSwgb-%7BOn5s~o&5Gj9v-#|iw zgoK1dLc)91RXsg(4#*g3Z+m8|d%C--URC#;=B>6>(t&-3PA}!Y)H761t(GhJ-&0D1 zPq$pAt9HeEfgbTun;+r+MOG~9^8*0M0@rZ{@+lO+G`G!4yS!`b1~crChE5Q}3GtF_ z2sYU|$E-BsSrNem7k4W!zt|?_gLZc32&PHCfK1AGpZw4S04qVI)4po50=R%1WH9I* zt`)dfwWR&9pPR-yRPbf`yb9%u^B*41P7aTcBfbY*#1~z42A_8|i)xplbhhlOVj&l) z4ONmWUC>d|0F8<|#eCtl%1M?i^0?nZxTsQGLBY*(c1n>YXcpb~R=?YR;RO1!YM>g* zK#$NsphwXRm63`v@}lk=_S6;d>iI6w3Bko>2Uee$g}d{*sn)>heK6r>?f$KYubjL% zPr4%8f`kZGSIzIt4(DA}ZNY7smvan;pM!PT9}HI)_yuo%h6&0m$SF|b_4WrG>-=PP zd-l@2+w{d^zB@T6<_I@A2L8X@yu{6$4AB5H0P7Kjq|i{0=n0 zP6Ul@Ky1O>Ho8dA;X+(rL+_ae0#Fr*55#@R+j-r1NqJOwqW3!w&{7EsEDVK_ySVL=z8X?7Fd{4To(V74};*<=D zp^O;^Z)ES_AJLRPDP&DVd??|Djvfhb`)^yX^d*geT2~`j0SOt(1^qE!!cqdR$blHi zVVJNoU>^eDuNsR@VDV88H0y5N|qQWO1)*1O3M7kQ`LT$*Wu^>4W$Y++Ra zD5{a_Wbs*^g1y&Iw<6yZU_(-=H%IhVf_T+gT=vK@O$RCQ0BtfZBVl%#$uO&Rb#@Fb zAuIC#2P?ml_lu2@11XelW5TBRwV+1VNe=62c52YZ%Hj}tt9fX zCTW`b_*`ESR?J$4dym^0Ffc{-f!}lj#Z4FJEEW#iN}jhn2w4w9}`vZ(`yUC0v7$*AyDW)x=x%Y1BT{ z_=cR?n-m1Jv&k;@(!D~pLjYP1n;ilHY^{O*nRQgiS5eX>FWsmF753EblI3ZiV^uoX z9l#PM=NNT;9|)#h)xp1rrLyYOQBm|Dld>kkj>1UMf>SytQ|jJYX2=%vb%m`4-Ae$$iU5i67;|kY)Z!s@D)*jS!v~?u zP{FO9qS#VJ^x2JnATRTXutNma$gF1Sa9c6L>1^e~6wrRE4y_Y#b7MM1AB8NDY)VGK zKxbvjn(Cv9+oK5Chh>LlNV!Kn)d*v*uFQpAt28$x6z0($G<+g%lFTErQy7rv5ezX( zVN9SZ^k-4CG0*$Zl5{cL2x&Z_NfY6a($g7$ZQhIwfH)5CYO!GFrjjmygWjs;i!pW^ z1mI1zWdthHd^NyGN_=y8th*tMS#FI7;XscH5$Xk;F0d1+jdN0ixP@v=+a(Sr^i|c#wZCn6$K|^%$43? z(p*&L^tn1I#v2U7_M%+I>ej@5afUod0u;h`XyR^aLUKTM*JT@KHfCSwj@ux`Fp&Tc z<84>mw;M0wrtIg?9s-nP689K-qiEKi7uY4kch|V@jg^GMb@uxGw`Z`f^kFpf20LTc zgc_vo6ajGYH92xMEK_IL|199_(ai1XNtn}evRD9&>=z8ciV2o-YgX1R!OxtYm|KNdAFwZ9U-Bj+%wdn8P z?AM`xKTPDF`u*wX)8{VA{it#_e_vd?5q)(u+?X}^`FYab&AWTipZ|i@Q@MzR*PtKqHelPk(O74%z{R=?M Bz^?!R literal 0 HcmV?d00001 diff --git a/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/Debug/ePenguin-Boaty-Testbed.hex b/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/Debug/ePenguin-Boaty-Testbed.hex new file mode 100644 index 0000000..7d3ff8e --- /dev/null +++ b/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/Debug/ePenguin-Boaty-Testbed.hex @@ -0,0 +1,2641 @@ +:10000000C02D0020B9260000B5260000B52600004E +:1000100000000000000000000000000000000000E0 +:10002000000000000000000000000000B5260000F5 +:100030000000000000000000B5260000B52600000A +:10004000B5260000B5260000B5260000B526000044 +:10005000891F0000B5260000B5260000B526000067 +:10006000B5260000DD1E0000ED1E0000FD1E000094 +:100070000D1F00001D1F00002D1F00001D1500009A +:100080002D1500003D150000B5260000B526000026 +:10009000B5260000B5260000B52600008505000045 +:1000A000B5260000B5260000B5260000B5260000E4 +:1000B0000000000010B5064C2378002B07D1054B3B +:1000C000002B02D0044800E000BF0123237010BDC4 +:1000D000B8090020000000001C9B0000084B10B570 +:1000E000002B03D00749084800E000BF0748036819 +:1000F000002B00D110BD064B002BFBD09847F9E731 +:1001000000000000BC0900201C9B00001C9B00009C +:100110000000000010B50022002302704270002190 +:100120004280017103760262C26182600373C0245F +:100130006401C481037443748374C37403752A24F3 +:10014000035543758375063C0355C2840285C1750A +:100150002B23C1540133C15410BD0000F0B5D64665 +:100160004F464646C0B596B0070016000160C64A25 +:10017000106A80235B02034313620B780520DB07C0 +:1001800005D516B01CBC90469946A246F0BD0B782A +:1001900017309B07F5D473783B71002B04D1BB4A11 +:1001A000136C04210B4313640023BB60FB603B61B1 +:1001B000BB76FB763B833B77B54B1F602A23F35C12 +:1001C000002B05D1337D002B02D101337B7701E079 +:1001D00000237B773B68984633786A4613706946FC +:1001E0001E20AC4B98471E20AB4B98472C23F25C4B +:1001F000002A54D0013BF55C337BEB18DBB2D118FD +:10020000C9B28B4221D25219D3B29946A34B9A4616 +:1002100003E00135EDB24D4517D00F242C40337B60 +:10022000E41850229E4902A8D047132CF1D8A4000C +:1002300002ABE05801A900234B70CB708B700133E7 +:100240000B70C0B2974B9847E3E7F489502294496A +:1002500002A8924B9847132C13D9737D9B00DBB2F5 +:1002600042461370B37DDB0172781343DBB2424622 +:1002700053703379342B00D97BE19B008A4AD358E1 +:100280009F46A40002ABE05801A900234B70CB703D +:100290008B7001330B70C0B2824B9847DDE7347B23 +:1002A00050227F4902A87D4B9847132C15D9F48919 +:1002B00050227B4902A8794B9847132CCDD8A40033 +:1002C00002ABE05801A900234B70CB708B70013357 +:1002D0000B70C0B2734B9847BFE7A40002ABE05865 +:1002E00001A900234B70CB708B7001330B70C0B22F +:1002F0006C4B9847DBE70423102402211AE0717C41 +:10030000337C102416E006231024012112E0082378 +:10031000102400210EE00023302400210AE00023F5 +:100320002024002106E000230024002102E0022313 +:1003300010240121090170220A40134342469370A0 +:10034000F37D17203F2B00D91BE7D3703A68537E0B +:100350005BB2002BFBDBF37C728813432422B25C7C +:10036000D2001343327D92001343B27C52001343F8 +:10037000234342469380337E002B20D0102C00D1A3 +:10038000D9E000D898E0202C00D1B6E0302C16D16E +:10039000F27C002A0AD0F26980321720FF2A00D9A5 +:1003A000EFE6326A8032FF2A00D9EAE61720F269C6 +:1003B000FF2A00DDE5E6326AFF2A00DDE1E6396862 +:1003C0004A7E52B2002AFBDB424613723A68537EE1 +:1003D0005BB2002BFBDBB38B424693833A68537EC0 +:1003E0005BB2002BFBDB338C424613842C23F35C83 +:1003F000002B05D0013BDBB217200F2B00D9C0E644 +:100400002B22B15C17200F2900D9BAE63868427E4A +:1004100052B2002AFBDBF289307B0243B068024310 +:1004200009050A431B041343424613612A23F35C64 +:1004300013750F2393751533F35C002B12D0F38CD7 +:100440001A4A1720934200D99BE642469384328D84 +:1004500080231B01D31815499BB28B4200D990E62B +:100460004346DA84124B1B685B01E022D200134042 +:10047000104A516849011268D20E0A43D2B213439E +:100480004246138500207CE600040040000800403E +:10049000980C00205D250000D12400008D40000054 +:1004A000589400005526000084930000FF0F0000C0 +:1004B0002460800020608000002C00D07FE7F27C68 +:1004C000002A0FD0F269802109018C4662442A4932 +:1004D00017208A4200D954E6326A624426498A4289 +:1004E00000D94EE6244A1720F169914200DD48E622 +:1004F000316A914200DD44E661E7F27C002A0FD0C8 +:10050000F269802189008C4662441C4917208A4286 +:1005100000D936E6326A624418498A4200D930E688 +:10052000164A1720F169914200DD2AE6316A9142AC +:1005300000DD26E643E7F27C002A0FD0F269802135 +:1005400009028C4662440E4917208A4200D918E6F7 +:10055000326A62440A498A4200D912E6084A1720E0 +:10056000F169914200DD0CE6316A914200DD08E656 +:1005700025E7172005E6C046FF0F0000FF03000037 +:10058000FFFF000070B52F4B1D682B681A7EDC7DC5 +:100590001440E20716D4630708D504232A681376AB +:1005A000EB7E9B0702D5AB7E9B0742D4A30708D501 +:1005B00002232A681376EB7E5B0702D5AB7E5B07CE +:1005C0003BD470BD01221A762A68537E5BB2002BA1 +:1005D000FBDB69698B1C6B61538B9BB20B802B8B94 +:1005E000013B9BB22B83002B11D06B7F002BD2D011 +:1005F0002A68537E5BB2002BFBDB137B02210B438B +:1006000013732A68537E5BB2002BFBDBC3E7012325 +:100610002A6893752B7F052BBDD100232B77EB7EAA +:10062000DB07B8D5AB7EDB07B5D52800AB689847AC +:10063000B1E72800EB689847B8E72B69280098478E +:10064000BFE7C046980C0020931C9B001950012363 +:1006500093401A00837E13438376704710B5038B53 +:100660009BB20524002B01D0200010BD037F052B79 +:10067000FAD00523037702834161043B0268D375F6 +:10068000437F0024002BEFD00268537E5BB2002B27 +:10069000FBDB137B02210B4313730268537E5BB2B7 +:1006A000002BFBDB0024DFE7044A137802210B4315 +:1006B000137053785BB2002BFBDB704700180040CF +:1006C00000B583B0124A936940210B43936101A99D +:1006D00000230B7005200F4B984705200E4B9847C1 +:1006E0000E4A137801210B43137053785BB2002B31 +:1006F000FBDB0B4B19004031002204C39942FCD1B3 +:100700001022084B1A60084B984703B000BDC04642 +:10071000000400405D250000D124000000180040C6 +:100720009C0C002000E100E0A9060000002303600B +:10073000436001220272427283720233C3727047B5 +:10074000F0B583B005000C0001A900234B70CB70FD +:1007500023790B70237A8B702078154B98470020F3 +:100760001F2D00D8134807222A409200E77AA37A67 +:10077000002B01D008231F43EB089B00C318996985 +:100780000F269640B14397403A000A439A61637A34 +:10079000002B06D143690122AA409343436103B071 +:1007A000F0BD42690123AB4013434361F7E7C04604 +:1007B0005526000000180040F0B5DE4657464E466C +:1007C0004546E0B587B08046049116001F00002220 +:1007D000002300218B463F24012021000096019731 +:1007E0005C4603944446059413E02024641A0500F3 +:1007F000E540A84614E0009C019D121BAB415C46FD +:100800004D462C43A346039C45462C430394013993 +:1008100025D3202464420C19E7D40500A540A8463E +:1008200004008C40A14692185B4114001D00059EF7 +:100830004F463E40B446049E47463E40B24666465A +:1008400057463E4303D00600264332002B00009C4F +:10085000019D9D42DBD8CED19442D8D8CBE7039BF3 +:100860005846190007B03CBC90469946A246AB4694 +:10087000F0BD10B5490840230024814202D218007F +:1008800010BD1C00091A631C9BB28842F9D9402391 +:10089000FF2CF4D814800023F1E70000F0B583B0FA +:1008A0000F00160008AA117804004C434022BC42F5 +:1008B00002D9100003B0F0BD002B14D102000800D3 +:1008C0000021194CA04701003A0000230020174CDA +:1008D000A04700220123121A8B41120C1B041A4359 +:1008E00032800022E5E70022012BF9D10A00002323 +:1008F00000210D4CA04702000B000092019338002C +:1009000000210A4CA047050080239B014022984209 +:10091000CFD8790FF800009A019BA047EA00821A0D +:10092000D2B252032A43DBE769290000B90700006D +:1009300010B582B004000E4B1B78002B07D00029A5 +:1009400005D10B4B5B78834210D01D200CE001A930 +:100950000C701320074B98471320074B9847044B04 +:100960005C7001221A70002002B010BD0020FBE76D +:10097000D40900205D250000D1240000404B98429E +:1009800031D00AD93F4B98424DD03F4B98425AD074 +:100990003E4B984237D0002070473D4B98420CD0D8 +:1009A0003C4B9842F7D1012917D000295DD002298C +:1009B00015D0032915D00020EEE7012907D0002922 +:1009C00051D0022905D0032905D00020E4E73248A0 +:1009D000E2E73248E0E73248DEE73248DCE7324817 +:1009E000DAE73248D8E7012907D000293FD00229A9 +:1009F00005D0032905D00020CEE72D48CCE72D48AF +:100A0000CAE72D48C8E7012907D0002931D00229BB +:100A100005D0032905D00020BEE72848BCE72848B8 +:100A2000BAE72848B8E7012907D0002923D00229CE +:100A300005D0032905D00020AEE72348ACE72348C2 +:100A4000AAE72348A8E7012907D0002915D00229E1 +:100A500005D0032905D000209EE71E489CE71E48CC +:100A60009AE71E4898E71E4896E7032094E71D483A +:100A700092E71D4890E71D488EE71D488CE7C04669 +:100A80000010004200180042001C00420014004206 +:100A900000080042000C00420300050003000600AD +:100AA000030007000300010003001E0003001F00F5 +:100AB0000300090003000A0003000B0003001100FB +:100AC000030012000300130003000D0003000E00DA +:100AD00003000F00030017000300180003001900B3 +:100AE00003000400030008000300100003000C00D2 +:100AF0000300160030B587B00B4B6A4632CB32C2CA +:100B000032CB32C2009B83420BD001239A0069464C +:100B10005258824206D00133062BF7D1002007B08D +:100B200030BD0023D8B2FAE7A894000010B582B017 +:100B3000084B98470849094B9847094C0949A04771 +:100B40000949A047094B98470190C046019880B2D7 +:100B500002B010BDBD29000000247449292D0000F9 +:100B6000B92F000000301C4500004842F931000058 +:100B7000F0B5ABB01B4E01AC310020001A4B9847CA +:100B80000523E372194B6360022323761848002182 +:100B9000184B9847E06101229823E254943BA365E7 +:100BA000A3670023A372144D220031002800134BC9 +:100BB00098472A68022193681942FCD113680221E0 +:100BC0000B4313600A4E002730003900094CA04740 +:100BD0000B4B188030003900A0470A4B18802BB00F +:100BE000F0BDC04600200042690F0000C3090000AC +:100BF000DC0500002D0B0000DC0C0020B51000000F +:100C0000DA090020D609002010B582B0364B1B78D7 +:100C1000013B012B11D9354B1B88354A1288934271 +:100C200003D05CD80133314A1380304B1A8800213D +:100C30003048314B984702B010BD2B4B1B78DBB2CC +:100C4000012B03D0022B28D0002023E02B4B984708 +:100C50002B492C4B98472C4B9847A52800DDA52005 +:100C60002A4B98472A49274B98472A492A4B9847A5 +:100C70002A492B4B9847244B98472A4B181A019026 +:100C8000019A294929482A4B98470198C117294BAD +:100C90009847C046164B1880BDE7274B9847184920 +:100CA000184B9847184B9847A52800DDA520174BEF +:100CB00098471749134B98471649174B98471F49B0 +:100CC000174B9847104B98470400020016491748E5 +:100CD000174B9847E1172000164B9847DAE7013B7E +:100CE000024A1380A1E7C046D8090020D609002097 +:100CF000DA090020DC0C0020C1140000650E0000A1 +:100D00000000C842B92F0000F9310000393200005C +:100D10000080C74300002543292D0000008089443E +:100D2000052A0000270A0000C09400001C0D0020C6 +:100D3000D11600002D0B0000910E000000A0BB4456 +:100D400010B5064B18701B78002B00D010BD04485E +:100D50000021044B9847044B1880F7E7D80900207E +:100D6000DC0500002D0B0000DA0900200122014BF8 +:100D70001A707047DC09002010B500220F4B1A7062 +:100D800080320F490F48104B98470C4A1378002BBC +:100D9000FCD00B4B591CFF3100201A8880180233FD +:100DA0008B42FAD1C00980B2084B9847084CE62123 +:100DB0008905A0470749A04710BDC046DC090020AF +:100DC000E0090020500D00205D060000D93200002F +:100DD000B92F000068B30E4010B58CB068461A4BAE +:100DE0009847002302936A4653801373C0235B0124 +:100DF000D3810023137101235370144C1449200034 +:100E0000144B98472268537E5BB2002BFBDB80219A +:100E10000904114B19600F2393751376137802217F +:100E20000B431370094B1A68537E5BB2002BFBDB3C +:100E3000064C002209492000094B9847E37E012215 +:100E40001343E3760CB010BD15010000500D0020D7 +:100E5000004000425D01000000E100E06D0D000077 +:100E60004906000010B5084B1A68537E5BB2002B90 +:100E7000FBDB13691F218B431361537E5BB2002B95 +:100E8000FBDB024B984710BD500D0020790D000090 +:100E900010B5094B1A68537E5BB2002BFBDB13695C +:100EA0001F218B431A390B431361537E5BB2002B16 +:100EB000FBDB024B984710BD500D0020790D000060 +:100EC000094B98420CD0094B984207D0084A00239E +:100ED000904201D018007047023302E0012300E085 +:100EE0000023DBB2F6E7C0460020004200240042A7 +:100EF00000280042F8B50F0015001E00046820000D +:100F0000164B9847164B1A5C1723BA4201D81800A3 +:100F1000F8BD8000134BC2581723AA42F7D3002E06 +:100F200010D080225202BA40236B1A42FCD1802298 +:100F30001203BA40A3681A42FCD11C37BF003D51CE +:100F40000023E4E780225200BA40A3681A42FCD191 +:100F50001037BF00E41965600023D8E7C10E000018 +:100F6000E0940000E894000010B5040008004F4B26 +:100F700098470023236080004D4A82586260A37224 +:100F8000E372237363722372E36123626362A36279 +:100F900023756375A375E375237663762374637491 +:100FA000A374E3742C22A3540132A3540132A3543A +:100FB0000132A3540132A3540132A3540132A35489 +:100FC0000132A3540132A3540132A3540132A35479 +:100FD0000132A3540132A3540132A3540132A35469 +:100FE0000132A3540132A3540132A3540132A35459 +:100FF0000132A3540132A3540132A3540132A35449 +:101000000132A3540132A3540132A3540132A35438 +:101010000132A3540132A3540132A3540132A35428 +:101020000132A3540132A3540132A3540132A35418 +:101030000132A3540132A3540132A3540132A35408 +:101040000132A3540132A3540132A3540132A354F8 +:101050000132A3544132A354A365A3670132A354C0 +:10106000E365E3670132A35423661A3AA3501B32A7 +:10107000A3546366173AA3501832A354A366143AD4 +:10108000A3501532A354E366113AA3501232A3546D +:1010900023670E3AA3500F32A35463670B3AA35051 +:1010A00001210C32A1540132A35410BDC10E000025 +:1010B000E8940000F0B5DE4657464E464546E0B59A +:1010C00091B001900C0015000800C34B9847030035 +:1010D0000100C248026A9E00C14FF7593A430262BA +:1010E00022681C20920706D511B03CBC9046994658 +:1010F000A246AB46F0BD226801271740F4D1B9489B +:10110000325817202E68B242EED36E68B242EBD34B +:10111000E869824200D2B9E1286A824200D2B7E18E +:10112000686A824200D2B5E1A86A824200D2B3E185 +:1011300098229446AC4462460892002003E00130B5 +:101140000132082808D01678002EF8D0A64E765C1A +:101150008642F4DC1720C7E7002202928020400478 +:10116000844602E00132042A0ED0A818007C01282F +:10117000F8D19E48405C904200DA8FE16046904092 +:10118000029E06430296EDE79D32AA5C002A04D037 +:10119000802212010299114302912A7A511E8A413A +:1011A000920006926A7A012A22D0904AD25C1100FB +:1011B00005923522AA5C8A4200D379E12C21695C30 +:1011C0000F2900D974E1287B0A90E87A0B902D2032 +:1011D0008246AA44002004970EAE0796C026360128 +:1011E000B1468446A046280055460993824635E01C +:1011F000069911430691D8E792024F463A400A43B6 +:1012000019798B4603215F4639400A4316435A79C0 +:10121000520160210A40324399790902C026B60082 +:101220000E401643DA791203E021C9010A40164341 +:101230003443039A14432043624607995050042ACA +:101240002AD09A7C0599914200D831E1597A0A3521 +:1012500004239B46DC440F2900D929E10906F02329 +:101260001B0519402B002E783604FF200004064091 +:1012700068788024002800D1049C98780827039778 +:10128000002801D104980390D878834610205F4647 +:10129000002FB1D10498AFE744465546099B524A06 +:1012A000D25C9146514650315046413000270022D1 +:1012B0000126B2460226FF36B34680267602B046A5 +:1012C000A4461C004B460FE00678002E07D0934240 +:1012D00000D8E7E0022E14D056469640374301323C +:1012E00001310230082A10D00E78002EECD0934243 +:1012F00000D8D5E04646964037430678002EE9D11F +:10130000EDE75E4696403743E9E799462300644699 +:101310006A7E120130211140287E072202401143CB +:101320000022802040020E0002E00132042A0BD08D +:10133000A918097D0029F8D00599914200DCB3E095 +:10134000010091400E43F0E7B246019802000432DA +:101350003430002102C28242FCD100220198426353 +:1013600082639900224A88500460A022A95C643AF2 +:1013700081540DA9AA7A0A701E4AD65C30001E4B11 +:10138000984730001D4B98474B46002B3CDD2E0004 +:10139000583698339846A84401239946AB464546AB +:1013A000A046089C03E001340436AC422AD02378DE +:1013B000002BF8D00CAB4A469A7000230CAAD370CD +:1013C00013002022B21812781A704A465A703078E8 +:1013D00019000B4B9847E6E7C10E000000040040DF +:1013E000D4940000E8940000F4940000E09400001D +:1013F000700D0020E49400005D250000D124000061 +:101400005526000044465D460A9B1B030B9A1202B8 +:101410001343029A134323600422A3681A42FCD1A7 +:10142000FF2323710422A3681A42FCD16B461B7E62 +:1014300063710E9BE3600F9B2361A7611D4AA36844 +:101440001342FCD15346E3631022A3681A42FCD135 +:101450002B686363184AA3681342FCD16B6823644A +:101460000598002822DD1C350021144E32008A40E8 +:10147000A3681A42FCD104CD0B0010339B00E31883 +:101480005A6001318842F1DC00202DE617202BE65E +:10149000172029E6172027E6172025E6172023E640 +:1014A000172021E617201FE617201DE600201BE667 +:1014B000172019E640000200800004000001080027 +:1014C00010B53C23C35C014CA04710BDF50E0000D5 +:1014D000F0B5C64600B580000E4BC7583B68DE6AC3 +:1014E000BB6B7A6B13401E4000240B4B984602E006 +:1014F0000434302C0AD04346E5583542F8D03B1925 +:101500005B68380098473B68DD62F1E704BC9046B1 +:10151000F0BDC046700D0020F894000010B500200A +:10152000014B984710BDC046D114000010B50120F2 +:10153000014B984710BDC046D114000010B50220E1 +:10154000014B984710BDC046D114000010B50749A3 +:101550000748084B9847084B1B78002B05D0002202 +:10156000054B1A700132054B1A7010BD4C950000E6 +:101570001C0D0020D1160000E10A0020E00A002026 +:1015800010B507490748084B9847084B1B78022BB2 +:1015900005D00222054B1A70013A054B1A7010BD96 +:1015A000389500001C0D0020D1160000E10A002033 +:1015B000E00A002010B507490748084B9847084B38 +:1015C0001B78012B04D00123054A1370054A1370C0 +:1015D00010BDC046289500001C0D0020D11600004B +:1015E000E10A0020E00A0020F0B5CE46474680B56B +:1015F00085B08146884617001E000CAB1D7801ACF3 +:1016000020000B4B98474B4601934346636027727B +:10161000E67221002800074B9847002229000D9808 +:10162000054B984705B00CBC90469946F0BDC046A6 +:101630002D070000410700003D1F000010B50021EC +:10164000014B984710BDC046691F000010B582B01D +:10165000124B01930A230093093B002200210A2028 +:101660000F4CA0470F4B01930B2300930A3B002222 +:1016700000210B20A0470C4B01930C2300930B3B44 +:10168000002200210C20A0470A20084CA0470B2074 +:10169000A0470C20A04702B010BDC046B515000001 +:1016A000E9150000811500004D1500003D160000F1 +:1016B000034B1878C0B2002801D000221A7070477E +:1016C000E00A0020014B1878C0B27047E10A002000 +:1016D0000EB430B582B004000598124B984783B21F +:1016E000FF2B1AD80204120C01320F4D00212800E2 +:1016F0000E4B984706AA0192059928000C4B984773 +:101700002800084B984782B229002000094B9847CF +:1017100002B030BC08BC03B01847FA20C000064B2A +:101720009847F5E7A5410000240B00201141000077 +:1017300039420000A51B00001D20000070B5284A9A +:101740008023DB05136000235360FF2111810021FA +:101750009372D372012424201454013014540130A4 +:101760001354013013549362053013540130135451 +:1017700053611382D37611761177517613239376C2 +:101780005177184B1363184B536301235B429363E8 +:10179000D36380235B03D360E1235B021362134EA8 +:1017A00013493000134B984735682800124B98476F +:1017B0001F2318408440114B1C603268D369002BF2 +:1017C000FCD12B68022213432B60084C013A0C49D0 +:1017D00020000C4B98470C4920000C4B984770BDDB +:1017E000E40A002002001600020017001C0D002071 +:1017F0000014004241180000AD1E000000E100E0AE +:1018000011180000B11C00005C950000D11600000A +:1018100070B5064D2A78D2B2054C06492000064B19 +:10182000984729002000054B984770BDE20A002028 +:101830001C0D002058950000D1160000C91C0000A6 +:10184000F0B5DE4657464E464546E0B591B0050038 +:101850000C00160029600800BA4B98470200236864 +:101860000520DB0706D511B03CBC90469946A24640 +:10187000AB46F0BD236817309B07F4D4B249086A21 +:10188000971C0123BB4003430B620FA92D27F35D77 +:101890000B701432D3B202931800AC4B98470298E5 +:1018A000AB4B9847F05D0021AA4B9847F37A6B71D8 +:1018B0002423F35CAB712523F35CEB71F37E2B7275 +:1018C000337F6B722B68984618009E4B98471430F4 +:1018D00000220E2306A98C4663441A80328A0292A3 +:1018E0008023DB019A4200D19AE00FD9C023DB01AB +:1018F000029A9A4200D18EE080231B029A4200D0C5 +:101900001BE1032306930023079308E080239B0138 +:101910009A4200D011E1102306930F3B07933368DE +:101920000593F3689B4673690393337E04932623E0 +:10193000F35C9A4673689946002B00D19CE08023A3 +:101940005B05994500D180E0737E002B02D0B37E09 +:10195000424693730E2306AA944663441B8842466C +:101960009381059B5A461343039A13434A461343F4 +:10197000029F1F43049B1B021F4353465B071F43E9 +:101980002723F35C002B01D104331F43737E9B029A +:10199000327F52021343727F120213432422B25C3D +:1019A000520413432522B25C12041343B17AF27A33 +:1019B000114319433389FF2B00D181E08022520467 +:1019C000174319432C23F35C002B03D1624B9B7804 +:1019D0009B0701D580231F432A68D369002BFCD1C4 +:1019E000434659602A68D369002BFCD143461F60E7 +:1019F0000EAB80221A7000225A70DA709A70336B24 +:101A00000A93736B0B93B36B0C93F36B02930D936D +:101A100000270AAE63E008230693073B07937EE79F +:101A200033680593F3689B4673690393337E04938D +:101A30002623F35C9A4673689946002B18D08023BE +:101A40005B05994501D0002025E02723F35C002B9E +:101A500000D079E7336A1F00C0B2404B98470100BD +:101A60000E2206AB9C46624438003D4B984712E07C +:101A700008230693002307932723F35C002B0ED043 +:101A8000069B0093079B0E2206A98C466244B16A0E +:101A9000306A344FB847002800D0E4E654E7336A90 +:101AA0001F00C0B22D4B98470100069B0093079B77 +:101AB0000E2206A88446624438002A4FB847EAE757 +:101AC000F37E002B00D17DE78023DB041F4379E701 +:101AD0002000254B984707E00137042F0DD0F9B2BD +:101AE000BB0098590028F3D0431CF5D00EA908700C +:101AF000000CC0B21D4B9847EEE70023EB602B6152 +:101B00006B61AB61EB612B62AB626B620022EB85B8 +:101B1000AB853033EA540133EA540133EA540133DC +:101B2000EA542868074B984704001149114B98471D +:101B3000A400114BE550002095E6102306930023E6 +:101B40000793ECE6F50A0000000400405D25000064 +:101B5000D124000031090000002000417925000057 +:101B6000730800009D0800007D0900005526000054 +:101B7000D91C0000711E00007C0D0020C2791C23BE +:101B8000002A01D118007047C28D92B2173B002A7B +:101B9000F8D1026811850221137E0B42FCD000238C +:101BA000F0E70000F0B5CE46474680B583B00500AB +:101BB00001911720002A04D103B00CBC904699462D +:101BC000F0BDEB790530002BF6D02C68013A93B2CA +:101BD000994600260127204B984611E0731C9BB2C2 +:101BE000019A915D6A79012A17D089B21E002800F6 +:101BF0001A4B98474B46013B9BB29946434513D03D +:101C0000237E3B42EAD1144B227E3A42E6D1012B9D +:101C100019D0013B002BF7D1E0E70236B6B2019AAA +:101C2000D35C1B021943E2E7237E9B070DD40A4BCA +:101C30000221227E0A420AD1012B0AD0013B002B4D +:101C4000F7D10020B8E71220B6E70020B4E7002063 +:101C5000B2E71220B0E7C046FFFF00007D1B000086 +:101C6000F8B504000D00160007680F4B9847A38DC8 +:101C70009BB2002B03D00D4B98470520F8BDA685DD +:101C80000A4B9847656205223223E2542E3BBB750E +:101C9000237A002B01D02023BB75637A0020002B10 +:101CA000ECD00823BB75E9E749200000892000003B +:101CB000931C9B00C31859603021012393401A00E4 +:101CC000435C13434354704710B50122014B9847BE +:101CD00010BDC046611C0000F8B58000624BC558BD +:101CE0002C68E369002BFCD1237EA67D1E403023A7 +:101CF000EB5C3122AF5C1F40F30722D5EB8D9BB22A +:101D0000002B1CD0AA6A1378DBB2511CA962697936 +:101D100001290ED09BB2DB05DB0D2385EB8D013B4A +:101D20009BB2EB85002B0CD1013323750133A375D6 +:101D300007E0517809020B430232AA62EBE7012364 +:101D40002375B30706D50223237500223133EA54E5 +:101D5000FB071AD4730765D5AB8D9BB2002B5FD000 +:101D6000638BDBB21A0714D43F221340002B34D00C +:101D70009A0711D51A223223EA54303B63837B073A +:101D800050D528006B6998474CE02800EB689847CD +:101D9000E0E737221340E9E75A0705D51E22322330 +:101DA000EA542E3B6383EAE7DA0705D51322322390 +:101DB000EA54313B6383E2E7DA0605D54222322357 +:101DC000EA54223B6383DAE720221A42D7D0213239 +:101DD0003223EA54123B6383D1E7238DDB05DB0D0D +:101DE000DAB2696A0A706A6A511C69626979012902 +:101DF00010D0AB8D013B9BB2AB85002B12D10433CD +:101E0000237500222E33EA54BB070BD528002B691B +:101E1000984707E01B0A53706B6A01336B62E8E76F +:101E200004232375F30604D5102323752376FB06BC +:101E30000ED4B30604D52023237523763B070BD499 +:101E4000330704D5082323752376BB0608D4F8BDD1 +:101E50002800EB699847ECE72800AB699847EFE763 +:101E60002B6A28009847F2E77C0D0020704700009D +:101E7000F0B50A4B1B78002B0CD1094F094E0A4DC7 +:101E80000024DE515A1914600433182BF9D10122B1 +:101E9000024B1A708000024BC150F0BD240C002090 +:101EA000280C00206D1E00007C0D002000B583B0C2 +:101EB00009236A4613700133537001339370013361 +:101EC000D3700133137101335371034B98476B4641 +:101ED000185603B000BDC046F50A000010B5024B0D +:101EE0001B680020984710BD280C002010B5024B3D +:101EF0005B680120984710BD280C002010B5024BEC +:101F00009B680220984710BD280C002010B5024B9A +:101F1000DB680320984710BD280C002010B5024B49 +:101F20001B690420984710BD280C002010B5024BF7 +:101F30005B690520984710BD280C00201723002A54 +:101F400001D0180070478B00064A9B58002B03D025 +:101F5000834205D01D23F4E7890088500023F0E771 +:101F60000023EEE79C0C00201723002901D0180065 +:101F7000704700221F2800D8024A01238340D36003 +:101F80000023F4E70018004070B50022104B1A70CF +:101F9000002310491F25104E0D4C0AE00D4908E0A2 +:101FA00023780133DBB223700F2B10D800211F2BB5 +:101FB000F4D9280018400122824008691042EFD06D +:101FC0000A619B009B59002BEAD09847E8E770BD57 +:101FD000940D0020001800409C0C002070B50020DB +:101FE000084B98470500084CFA218900A047074B89 +:101FF000186007492800A047064B18600522064BC9 +:102000001A6070BD45240000512800000000002027 +:1020100040420F000400002010E000E030B5084B03 +:102020001C68084A002580214902013807D3002C8A +:10203000FBD05460956013680B42FCD0F5E730BDCF +:102040000000002010E000E00C4B1B68002B06D1C4 +:10205000EFF31083002B07D00022094B1A70074AB8 +:10206000136801331360704772B6BFF35F8F0022AD +:10207000044B1A700132024B1A70F0E7400C00203A +:10208000440C002008000020084B1A68013A1A602E +:102090001B68002B09D1064B1B78002B05D00122B1 +:1020A000044B1A70BFF35F8F62B67047400C00207C +:1020B000440C002008000020F0B583B001AC0125DD +:1020C00065700027A770257021003E20064EB0479E +:1020D0008022D205054B9A612770657021000F2080 +:1020E000B04703B0F0BDC046F1200000804400417D +:1020F00000B583B001AB80221A700A785A704A7812 +:102100009A708A78DA701900014B984703B000BDC5 +:102110005526000010B5082803D880001C4B1B581A +:102120009F46002032E01B4B18692FE01A4B1B6AB8 +:102130009B059B0F1948D84028E0164B586925E0AD +:10214000144B1B6800209B0720D513491022CB6835 +:102150001A42FCD00F4B1A6824231340042B01D0E1 +:102160000F4813E000200F4B98470A4B9B681B0455 +:102170001B0C58430AE05023074AD35C00205B073E +:1021800004D5044BD86801E08020000210BDC04691 +:102190007C950000480C00200008004000127A00E6 +:1021A000006CDC027925000070B50C490B6A0478DC +:1021B000857840780122104080014026B3430343D4 +:1021C0002A40D2018020834313430322224012027B +:1021D0000348034013430B6270BDC0460008004033 +:1021E000FFFCFFFF082803D88000254B1B589F46A3 +:1021F000172044E0234A136A02210B431362002094 +:102200003DE0204A936902210B439361002036E0B0 +:102210001C4A138A02210B43138200202FE0194A23 +:10222000938A02210B439382002028E016490B6811 +:10223000022213430B60134B9A8419000E32CB68B1 +:102240001A42FCD0104A91680E4BD96252689A62C9 +:1022500000229A8419001032CB681A42FCD00A4B33 +:102260001B689BB2074A9384002008E0054944227A +:102270008B5C022003438B54002000E00020704759 +:10228000A095000000080040480C002030B585B043 +:10229000C222D2001A4B9A601A4A53681E218B43FD +:1022A000536001236A4613700024174DE0B269465B +:1022B000A8470134252CF9D103A800244470012536 +:1022C00085700470114B98470620114B9847114BAD +:1022D0009847114B1C725C729C72DC7201956B46C4 +:1022E0005C7006236A4613701472547269460020AB +:1022F0000A4B984700200A4B984705B030BDC046AE +:1023000000080040004000415D250000A9210000B8 +:10231000E5210000252300000004004049230000BF +:1023200001240000064A936908210B4393610122AE +:10233000044B1A7019000B781342FCD17047C04649 +:1023400000040040000C004070B5060004000D7849 +:102350002D0205434B78002B02D08023DB021D4366 +:102360004B7A002B02D080231B031D4348680128B1 +:1023700010D9431E184234D1022830D9022300223A +:1023800001325B009842FBD81202324314008023D2 +:102390005B031D430B7A002B02D080239B031D435C +:1023A000134A53785BB2002BFBDB124B9847124B5E +:1023B0001E700F4A53785BB2002BFBDB0C4B9C600A +:1023C0001A0053785BB2002BFBDB094A536880216B +:1023D00049020B401D435560084B984770BD0022D1 +:1023E000D2E70402344380239B021D43D2E7C04658 +:1023F000000C004049200000080C0040892000002B +:1024000010B504000B4A53785BB2002BFBDB0A4B80 +:1024100098470A4B1C70074A53785BB2002BFBDBD2 +:10242000044A516880235B020B435360044B984776 +:1024300010BDC046000C004049200000040C0040C4 +:102440008920000070B504001A4A53785BB2002B53 +:10245000FBDB194B9847194B1C70164A53785BB23B +:10246000002BFBDB134E7068C004C00E144B984762 +:102470000500124B1C707668F602F60F114B1C70AB +:102480000C4A53785BB2002BFBDB0A4B9C6824029E +:10249000240C0D4B9847002E07D1012C07D92100A1 +:1024A00028000A4B9847050001E00134E540280068 +:1024B00070BDC046000C004049200000040C0040E4 +:1024C00015210000080C0040892000005128000060 +:1024D00010B50400064B9847064B1C70064A5388FB +:1024E0008021C9010B435380044B984710BDC0465F +:1024F00049200000020C0040000C00408920000030 +:1025000010B504000F4B98470F4B1C700F4A5388AF +:102510001B05180F53880E490B40538053880D49F3 +:102520000B40538011008022D2014B881342FCD112 +:1025300006494A8803020648024013434B80064B73 +:10254000984710BD49200000020C0040000C0040DC +:10255000FFF0FFFFFFBFFFFF8920000010B50C78E0 +:1025600024020443024B9847A4B2024B5C8010BD86 +:1025700001250000000C004010B50400064B9847F0 +:10258000064B1C70064B5C882405240F054B9847AE +:102590002000054B984710BD49200000020C004068 +:1025A000000C0040892000004524000030B5D3789D +:1025B000002B35D11378802B29D01B068024640290 +:1025C000234354780225AC4306D19478002C20D1C3 +:1025D0008024A402234341605478013C012C1CD97F +:1025E0000D042D0CA024E4052C431C4384620D0C27 +:1025F000D02424062C431C438462D478002C22D19E +:102600005B031CD59378012B1ED0416117E000239A +:10261000D7E7C024E4022343DDE70D4C2340DFE786 +:1026200041600C04240CA023DB05234383620C0CC3 +:10263000D0231B0623438362D378002B03D1537826 +:10264000013B012B02D930BD8161F8E78160FAE7D7 +:10265000FFFFFBFF10B50A00C1090023002904D1C8 +:102660004309DB0105498C4663441F2420400121B6 +:1026700081401800024B984710BDC04600440041FD +:10268000AD2500007047000010B5054B9847054B7D +:102690009847054B9847054B9847054B984710BD01 +:1026A0008D220000B920000085260000C106000030 +:1026B00085260000FEE70000F8B52A4A2A4B9A4218 +:1026C00011D01A00294B9A420DD2294A03339B1A82 +:1026D0009B0801339B000022234822498C588450D8 +:1026E00004329A42FAD1234A234B9A420AD2D34364 +:1026F00021495B1803218B4304339B18002102C23C +:102700009342FCD11D4AFF211D4B8B439360FD3941 +:1027100090235B001B4AD1501B4AD3780325AB435F +:1027200002242343D370D3780C27BB4308263343BA +:10273000D370164B987B302290432022104398731D +:10274000997BB943314399739A7BAA4322439A7385 +:102750000F4A536880210B4353600E4B98470E4B32 +:102760009847FEE71C9B000000000020B8090020ED +:1027700004000020B8090020C00D002000ED00E09A +:10278000000000000070004100500041004800417E +:102790000040004145400000C12700000300064AF8 +:1027A0001268002A04D0044A1068C31813607047E6 +:1027B0000249014A1160F6E7600C0020C02D00209C +:1027C00070B5174B9847174B98470122164B1A7054 +:1027D000BFF35F8F62B6154B9847154B9847154B63 +:1027E0009847154B9847154C154D164E07E000209D +:1027F000144B9847144B98470A20144B9847A0470E +:102800000028F7D0A847012807D00028EFD00228D9 +:10281000F0D102200B4B9847ECE70120B047E9E7E5 +:1028200089260000DD1F0000080000203D17000081 +:10283000D90D00004D160000710B0000B11600000C +:10284000C5160000410D0000090C00001D2000000D +:10285000002243088B4274D303098B425FD3030ADF +:102860008B4244D3030B8B4228D3030C8B420DD3F2 +:10287000FF22090212BA030C8B4202D31212090280 +:1028800065D0030B8B4219D300E0090AC30B8B42BE +:1028900001D3CB03C01A5241830B8B4201D38B036C +:1028A000C01A5241430B8B4201D34B03C01A524111 +:1028B000030B8B4201D30B03C01A5241C30A8B4254 +:1028C00001D3CB02C01A5241830A8B4201D38B023F +:1028D000C01A5241430A8B4201D34B02C01A5241E3 +:1028E000030A8B4201D30B02C01A5241CDD2C30955 +:1028F0008B4201D3CB01C01A524183098B4201D3D1 +:102900008B01C01A524143098B4201D34B01C01ABB +:10291000524103098B4201D30B01C01A5241C30833 +:102920008B4201D3CB00C01A524183088B4201D3A2 +:102930008B00C01A524143088B4201D34B00C01A8E +:102940005241411A00D20146524110467047FFE7FA +:1029500001B5002000F006F802BDC0460029F7D0FE +:1029600076E770477047C046F0B5CE464746150437 +:102970002D0C2E0080B50704140C3F0C9946030C57 +:102980007E435D43674363437F19340CE4199C46DF +:10299000A54203D980235B029846C4444B46514369 +:1029A00043433604360C250C24046544A4195918F5 +:1029B000491920000CBC90469946F0BD0F4BD0B58C +:1029C0000400994206D9430504D08023C40AE402D6 +:1029D0001B011C43080001F055FA0022084B00F0CF +:1029E000D1FF06000F00200001F04CFA32003B003E +:1029F00000F0B8FC01F07EFAD0BDC046FFFF1F001A +:102A00000000F041F0B5C6464E024702760A7B0A46 +:102A10004400C50FF7004800984600B5240E2A0070 +:102A2000DB00000EC90FBC468D4267D0221A002A77 +:102A300000DCA5E000283AD1002F00D193E0511E20 +:102A4000002900D0BCE00124DB1B5A0146D59B01C4 +:102A50009E09300001F0D8FA05388640844200DD36 +:102A60009DE0041B320020200134E240041BA640FC +:102A700033005E1EB341002413435A0704D00F22D3 +:102A80001A40042A00D004335A0129D50134FF2CFE +:102A900000D181E02A009B015B0AE4B25B02E405FD +:102AA000580AD2072043104304BC9046F0BDFF2CC7 +:102AB000E3D080213800C904084384461B2A00DD86 +:102AC00082E020206146D140821A60469040020098 +:102AD000501E82410A439B1A5A01B8D45A07CED1DC +:102AE000DE082A00FF2C3AD1002E00D1AEE0802370 +:102AF000DB0333435B025B0AFF24CFE7211A002983 +:102B000052DD002831D0FF2CB7D080203E00C00419 +:102B10000643B4461B2900DDAAE020266046C840D3 +:102B2000711A66468E4031004E1EB14101435B185A +:102B30005901D3D50134FF2C00D187E00122784917 +:102B40001A405B080B40134397E7002C00D0A7E026 +:102B5000002B00D0B6E03B1E62D10026002273029B +:102B60005B0AE4B29AE7140087E7002F4DD0481EB5 +:102B7000002857D1634401245A01AFD50224DDE770 +:102B8000002A24D1621CD2B2012ADEDDDE1B7201D2 +:102B900035D5FE1A0D005CE72A0000237EE73300DE +:102BA000604A241A134068E7002963D1611CC8B247 +:102BB00001284EDDFF2949D063445B080C005CE727 +:102BC000FF2A41D00A0079E701229B1A84E7002CF2 +:102BD0001DD0FF2822D08024E404524223431B2A24 +:102BE00000DD8AE01C002025D440AA1A93405A1E1A +:102BF0009341234362460400D31A0D0025E7002EBB +:102C000000D026E700220024A9E70C0035E7002BBE +:102C10004DD0D243002AEDD0FF28E0D16346FF24F7 +:102C20000D002AE7FF290FD0010073E7002B61D0C8 +:102C3000FF24002F00D120E780224146D203114219 +:102C400002D0164200D13B00FF2416E7FF240023E8 +:102C500024E7002CEAD1002B58D0002F00D10CE73C +:102C600063445A0100D439E72E4A0C00134004E7AC +:102C700001215CE7002C1ED1002B40D0C943002964 +:102C80000BD0FF2836D01B2947DC1C002026CC4067 +:102C9000711A8B40591E8B4123436344040047E75C +:102CA000002B18D13B1E2DD00D00FF24E5E63B0084 +:102CB00004000D00E1E6FF281CD08024E404494212 +:102CC0002343E0E7002F00D1D7E6DE1B72011FD5BA +:102CD000FB1A0D00D1E6FF24002F00D1CDE68022A3 +:102CE0004046D2031042AFD01642ADD13B000D009A +:102CF000FF24C2E66346FF24BFE601237AE73B00D8 +:102D00000400BAE680260022F603F0E63B00B4E6B3 +:102D1000331E00D0E2E6002221E70123BDE7C046D2 +:102D2000FFFFFF7DFFFFFFFBF0B557464E46DE4637 +:102D30004546E0B544024300C60F83B00F1C640A49 +:102D40001B0EB24653D0FF2B27D08022E400D204C2 +:102D500014437F22524290469844002399469B4652 +:102D60007D027800FB0F6D0A000E009324D0FF282F +:102D700046D080230021ED00DB041D437F38474609 +:102D8000381A4F460F43BF00B9463300009A874FA9 +:102D900053404A46BA5801939746002C4ED1082317 +:102DA0009946F7339846FD3B9B467D027800FB0F22 +:102DB0006D0A000E0093DAD1002D26D100200121EA +:102DC0003300009A7A4F53404246101A4A460A434B +:102DD0009200BA581D009746009B2C009A468B46DD +:102DE0005B46022B31D15346FF21002438E0002CF2 +:102DF00017D1042399460023984601339B46AFE739 +:102E0000FF20002D0BD10221DAE7280001F0FCF8A9 +:102E1000431F9D4076235B42181A0021AFE7032130 +:102E2000ADE7200001F0F0F8431F9C4076235B42A1 +:102E30001B1A9846002399469B4691E70C23994616 +:102E4000F3339846FC3B9B468AE7032B00D1A5E071 +:102E50005546012B00D081E00123002100242B40A6 +:102E60006402C905600ADB070843184303B03CBC91 +:102E700090469946A246AB46F0BD80240023E40369 +:102E8000FF21EDE7FF210024EAE70123591A1B295E +:102E900066DD019A134000210024E1E78023DB0373 +:102EA0001C4238D01D4251D01C436402640A3300D6 +:102EB000FF21D5E763016C01A3423BD21B26002111 +:102EC000013801251F0049005B00002F01DB9C42F7 +:102ED00001D81B1B2943013E002EF3D11C00631EA9 +:102EE0009C410C4301007F310029CEDD630704D0F3 +:102EF0000F232340042B00D00434230103D5010009 +:102F00002C4B80311C40FE290DDD0123019AFF214D +:102F100013400024A4E78023DB031C436402640AFB +:102F20003300FF219CE70123019AA401640AC9B27E +:102F3000134095E71B1B1A260121C2E7009B8B4615 +:102F40009A4600244CE76302E5D500258024E4037B +:102F50002C436402640A009BFF2181E70195C1E7CD +:102F600023002020CB40411A8C40611E8C411C4321 +:102F7000630704D00F232340042B00D004346301E3 +:102F800005D50123019A01211340002468E701239C +:102F9000019AA401640A1340002161E78023DB0346 +:102FA0001C436402640A5346FF2159E7C49500009C +:102FB00004960000FFFFFFF7F8B557464E4645461A +:102FC000DE46E0B54702460088467F0A360EC40F4B +:102FD000002E47D0FF2E24D0FB008027FF041F4384 +:102FE000002399469A467F3E43465D025800DB0F18 +:102FF0006D0A000E984643D0FF283BD0EB00802599 +:103000000022ED041D437F383618731C41469B4651 +:103010004B46614013430F2B64D875489B00C3583F +:103020009F46002F42D108239946063BFF269A4629 +:10303000DAE74146022A28D0032A00D1CEE0012A4D +:1030400000D0ACE0114000200022CCB24002D205FA +:10305000400AE407104320433CBC90469946A246F0 +:10306000AB46F8BD002F15D104239946033B00263B +:103070009A46B9E7FF200222002DC5D00322C3E7FC +:10308000002D19D100200122BEE70124FF220C40AF +:103090000020DBE7380000F0B7FF7626431F9F4093 +:1030A00000237642361A99469A469DE70C239946A4 +:1030B000093BFF269A4697E7280000F0A5FF431F2B +:1030C0009D4076235B42181A00229DE78020002451 +:1030D000C003FF22BAE73D005246ABE73D002100A6 +:1030E0005246A7E73B0C9C462A04120C2B0C1400FA +:1030F000604665463F043F0C7C4342435D437B434F +:10310000270C9B18FF18BA4203D980235B029C4608 +:10311000654424043A04240C121993015C1EA34153 +:103120003F0C920E7D191A43AD0115432B0104D5B6 +:1031300001235E466A081D40154332007F32002A93 +:1031400025DD6B0704D00F232B40042B00D0043562 +:103150002B0103D53200274B80321D40FE2A94DC20 +:103160000124A801400AD2B20C406FE78020C003BE +:10317000074207D0054205D128434002400A444691 +:10318000FF2263E738434002400AFF225EE7012442 +:10319000A31A1B2B05DD0C400022002056E75E46DB +:1031A000CBE72A002020DA40C31A9D402B005D1E89 +:1031B000AB4113435A0704D00F221A40042A00D00F +:1031C00004335A0104D5012401220C4000203DE7BC +:1031D00001249B01580A0C40002237E7802001247B +:1031E000C00328434002400A0C40FF222EE7C0469D +:1031F00044960000FFFFFFF741024300C20F490A57 +:103200001B0E00207E2B0DDD9D2B0CDC802000048E +:103210000143952B0ADC9620C31AD9404842002A64 +:1032200000D108007047034BD018FBE7963B99404C +:10323000F4E7C046FFFFFF7F70B5002830D0C3170A +:10324000C4185C40C50F200000F0DEFE9E231B1A50 +:10325000962B0DDC9622D21A94402A006402640A4E +:10326000DBB26402DB05600AD2071843104370BD6D +:10327000992B19DC9922D21A002A29DD94402200C8 +:10328000144C1440510704D00F210A40042A00D0E6 +:103290000434620113D4A401640ADBB22A00E0E71B +:1032A000002200230024DCE705222100121AD1406D +:1032B000B922D21A9440621E94410C43DAE7054BBE +:1032C0002A001C409F23A4011B1A640ADBB2C8E732 +:1032D0002200D5E7FFFFFFFB10B5041E27D000F04A +:1032E00093FE9E231B1A962B0ADC9622D21A944038 +:1032F0006402640ADBB26402DB05600A184310BD95 +:10330000992B17DC9922D21A002A27DD944022003B +:10331000134C1440510704D00F210A40042A00D056 +:103320000434620112D4A401640ADBB2E3E700238F +:103330000024E0E7B9222100D21A91400A00511E70 +:103340008A410521091ACC401443DBE7044B1C4099 +:103350009F23A4011B1A640ADBB2CCE72200D7E743 +:10336000FFFFFFFBF8B54546DE4657464E460C03C9 +:10337000E0B54E00C90F88460D00610A440F0C43AA +:10338000C70019035800DB0F9B464B0A510F0B4334 +:10339000760D400D1900D200D84500D1AEE0351AA7 +:1033A000002D00DCF6E000280FD1134300D1DBE054 +:1033B0006B1E002B00D037E1BA1A9742BF41641A46 +:1033C0007F42E41B0126170024E0C64B9E424DD0ED +:1033D00080231B041943382D00DD07E11F2D00DD7C +:1033E00038E12020431B9A460B0050468340994603 +:1033F00013004846EB401843030050468240501EDD +:103400008241E9401A43BA1A611A9742A44117004F +:1034100064420C1B230262D56402650A002D00D1B0 +:10342000DFE0280000F0F0FD0300083B1F2B00DD6B +:10343000D2E020223C00D21A9D40D4409F40254338 +:103440009E4200DDC4E09E1B731C1F2B00DDF1E0DB +:10345000202238002900D21AD840914097402C00F1 +:103460000143781E8741DC4000260F437B0709D0CB +:103470000F233B40042B05D03B1DBB42BF417F4285 +:10348000E4191F0023022CD5964B01369E4200D131 +:103490009AE04546944BFF081C406007760564029D +:1034A0000743240B760D00212403230B0C0D8F4AB8 +:1034B00024051C431440330523435B00ED075B08E0 +:1034C0002B43380019003CBC90469946A246AB46B7 +:1034D000F8BD6446044300D111E2040067467B074F +:1034E000C6D145466007FF080743E4087D4B9E426E +:1034F00030D024037605240B760DD4E7331A9A4690 +:10350000002B78DD002831D076488642AED080206E +:10351000000401435346382B00DCE9E00A43511E06 +:103520008A410021D219BA42BF4109197C421700D1 +:103530000C192302D3D56B4B01369E4200D13AE1E0 +:103540000120694B1C407B0807401F43E0070743ED +:1035500064088BE723003B4300D1CBE180221203B8 +:1035600014432403240B9EE72E007FE7080010433A +:1035700000D1B4E0581E002800D0DEE0BA18BA42EC +:103580009B4164185B42E418170001262302A6D56C +:103590000226D5E7002D6ED1701C4005400D012894 +:1035A00000DCF9E0B81A844687428041E51A4042BF +:1035B0002D1A280200D489E0D71BBA4292411C1B65 +:1035C0005242A51AD84629E74546002400276AE753 +:1035D000454CF61A2C4049E73D0028388540002725 +:1035E0002EE7380000F010FD20301DE70A43511E81 +:1035F0008A41002107E7002B00D0F3E0701C43054F +:103600005B0D012B00DCADE0364B984200D1D1E0E0 +:10361000BA18BA42BF4164187F42E419E70752085A +:1036200017436408060021E72E48854200D193E045 +:103630001D00D0E629001F3EF140202B00D18DE077 +:103640004022D31A9D402F437D1EAF4100240F43DB +:10365000002644E72B000800203BD8400300202D23 +:1036600000D17DE04020451BA9400A43511E8A41FC +:1036700000211A43C7E6002E50D01A4EB04257D050 +:1036800080266B429946360434434B46382B00DD86 +:10369000D6E01F2B00DD35E12026F51A2600AE40CE +:1036A000B2463E00DE40AC46350056462E436546E7 +:1036B000AF407D1EAF41DC403743D71BBA42924139 +:1036C0000C1B5242A41A0600D846A3E6644667467D +:1036D0002C4300D0A2E600250026002706E71E00A6 +:1036E000C4E6C046FF070000FFFF7FFFFFFF0F801B +:1036F0001F2B63DC2020C31A080098409C46834699 +:1037000053461000D84003005846184363469A4079 +:10371000531E9A4153460243D94003E726003E43D5 +:1037200006D0EB439946002BC7D0944EB042ACD1A3 +:103730000C0017000600D84698E6904B9A450BD02F +:103740008246E7E6002800D09EE01800104300D132 +:10375000E9E01C001700D846884E87E6002572E78E +:10376000002182E723003B43002E00D0ABE0002B7A +:1037700000D1E7E00B00134300D177E6BA18BA4254 +:10378000BF4164187F42E419230200D4F2E07C4B6D +:1037900017001C40060069E620003843002ED1D1F6 +:1037A00000285BD11C00144300D1A8E01C001700C6 +:1037B000D8465BE606000024002797E650460B003B +:1037C0002038C34099465346202B00D195E0402332 +:1037D00050461B1A99400A43511E8A414B4600210C +:1037E0001A439FE6002E30D126003E4367D0DB43CC +:1037F0009A46002B1CD0614EB04260D05346382B05 +:1038000000DD96E01F2B00DD9FE02026F31A260046 +:103810009E409C46B34653463E00DE4033005E4623 +:103820001E4363469F407B1E9F415346DC40374307 +:10383000BF189742924164185242A418060078E6D5 +:1038400027437C1EA741002437E74C4EB04236D0B8 +:1038500080265B4236049A463443CFE71800104373 +:1038600000D103E6B81A84466745AD41E01A6D42BF +:10387000401B050200D42CE6D71BBA4292411C1B08 +:103880005242A41AD846F1E51800104300D163E76C +:10389000F808670707438020E4080003044208D0C3 +:1038A000DD08054205D1D208590711430F002C004D +:1038B000D8467B0FE4001C43FF00304ED6E50C00D9 +:1038C00017000600D2E5002B38D00B00134300D1BF +:1038D00042E7F808670707438020E4080003044232 +:1038E000E7D0CB080342E4D1D208490711430F00C7 +:1038F0001C00DEE700270024D5E500216BE700254A +:103900000027F3E54E462500203EF5404B462E00AD +:10391000202B2DD04025ED1AAC4027437C1EA7411B +:1039200000243743C9E6802400252403134E0027D2 +:10393000DCE527437C1EA741002479E70C00170033 +:103940000E4E93E50C00170090E556462300203EEE +:10395000F34099465346202B0ED0402356469B1BDE +:103960009C4027437C1EA7414B4600241F435FE732 +:103970000024D2E71700B2E50024F2E7FF070000B9 +:10398000FFFF7FFFF0B557464546DE464E46E0B5A1 +:103990000C0398464E00230B87B0070092469B46C7 +:1039A000760DCD0F002E6BD06D4B9E4235D080240E +:1039B0005B46420F2404DB0014431C43C3009946BA +:1039C000684BA3469C460023002766440293434667 +:1039D0001C035A00DB0F5046240B520D984600D1B1 +:1039E00076E05F4B9A426DD08023410F1B040B435E +:1039F0005C49E4008C461C43C300002062444146FD +:103A0000B6186940721C0191944607430F2F00D9E4 +:103A1000B0E0554ABF00D25997465B4603439946EA +:103A200000D087E000239B46023308270293CEE7AD +:103A300042460192022867D0032800D10EE20128F5 +:103A400000D062E100230024002299460199014040 +:103A5000CDB2002112030B0D120B1B051343434A79 +:103A6000240513401C436400ED0764082C434846BA +:103A7000210007B03CBC90469946A246AB46F0BD3B +:103A8000034399464FD05B46002B00D189E158464D +:103A900000F0BAFA03000B3B1C2B00DD7AE11D227B +:103AA000D31A3A0001005C46DA4008398C40130012 +:103AB0008F4023439B46B94600232D4E0027361ADC +:103AC000029384E7534623432AD10024022096E739 +:103AD0005346234320D0002C00D157E1200000F0B2 +:103AE00093FA03000B3B1C2B00DD49E11D21CB1A8F +:103AF00051460200D9405346083A944093400C4343 +:103B00001B4A121A00207AE70125019B144C1D4024 +:103B10000023002299469CE70024002201206EE742 +:103B2000534603206BE700239B46013304270026FE +:103B300002934CE7032381460C27029347E7802238 +:103B40000023002512039946054C82E75C464B464C +:103B500002986FE75C464B46019502986AE7C046BB +:103B6000FF07000001FCFFFF84960000FFFF0F80AD +:103B70000DFCFFFF4A464946170C1A0C1B041B0C90 +:103B800008041900000C41431500884619007D43C4 +:103B90007943039589462900150045434D44029514 +:103BA00045462D0CAA46029D5544A94506D98A468C +:103BB000802149028946CA4451460391290C049147 +:103BC000414609042D04090C88462900250C2404CB +:103BD0004144240C0591210041438846210079434A +:103BE0008A466843414650448146080C48446F4326 +:103BF000824503D98021490289464F44010C8946F8 +:103C000039004944029141460F0404993F0C88460B +:103C10000004C01980444146049159460F0C090420 +:103C2000090C884659438A46390051438946414622 +:103C30004A435146090C8B467B43D2185A4493425F +:103C400003D980235B029B46D94451460904090CE1 +:103C50008A46414661437C43130C12044B44524450 +:103C6000A1468A463C0041466C434D4351464D4473 +:103C70000F0C7D19A94503D9802149028846444487 +:103C8000049F0399B84641448B4683458041414295 +:103C90008846514608042F04000C3F1858460299E4 +:103CA00010188946904292414F44BA465242994672 +:103CB0009346C244D144CB448F42BF41C24589415F +:103CC00099459B41934592417F4249422D0C524276 +:103CD0000F435B4213437F19FF185B463C19DB0D12 +:103CE000059A64021C43430213435D1EAB415A46CE +:103CF000C00D034352021343E20156D501205A0876 +:103D000003401343E207134364085A486044002801 +:103D10004DDD5A0709D00F221A40042A05D01A1D7A +:103D20009A429B415B42E4181300E20104D58020D3 +:103D3000514AC00014406044504A904200DDE3E61E +:103D40000125DB0862071A436402019B9146220B9E +:103D50004405640D1D407CE6802259461203114241 +:103D600008D0144206D122431203120B454699464D +:103D7000434C6EE65B461A431203120B404C68E656 +:103D800003005446283B9C400023B9E600F03CF970 +:103D90002030A6E60300283B9F400023BB469946FF +:103DA0008AE600F031F9203074E6B446ADE701252B +:103DB0002A1A382A06DD019B00241D400023002218 +:103DC000994646E61F2A21DC20252000AD1A1E0058 +:103DD000AB40A840D6405D1EAB4130431843D440B1 +:103DE000430709D00F230340042B05D00300181DFF +:103DF00098429B415B42E418230221D50125019B97 +:103E000001241D4000230022994622E61F2521009F +:103E10006D42281AC1400800202A1DD05F35AA1A19 +:103E2000944023435C1EA341072503431D40002209 +:103E3000002D09D00F2200241A401800042AD6D1E0 +:103E4000030065076402220BDB082B43012599461A +:103E5000019B00241D40FCE50024E2E780220125AF +:103E60001203224301991203120B0D409946044C90 +:103E7000EFE5C046FF030000FFFFFFFEFE07000066 +:103E8000FF07000010B5041E28D000F0BDF8154B48 +:103E9000154A1B1AD21A1F2A15DD144AD21A944049 +:103EA000002224035B05240B5B0D0021100024037A +:103EB0000A0D240B120522430D4C1B05224013430F +:103EC0005B00590810BD210091400A000B21081A1F +:103ED000C4405B052403240B5B0DE6E700230024AC +:103EE0000022E2E71E040000330400001304000077 +:103EF000FFFF0F80F0B54C00640D0B03621C450FF3 +:103F00005B0A52052B43C90FC500520D012A28DD5B +:103F10003A4AA618FE2E1BDC002E3EDD8001020070 +:103F2000501E82416D0F2A43DB0013435A0704D011 +:103F30000F221A40042A00D004338022D2041A40EF +:103F40005AD00136FF2E03D09B015B0AF4B201E088 +:103F5000FF2400235802E405400AC9072043084310 +:103F6000F0BD002C07D01D43F2D08020DB00800480 +:103F70000343FF26DAE72B4303D00523DB08FF2C9E +:103F800003D05B025B0AE4B2E4E7002B32D080206E +:103F9000C00303435B025B0ADCE73200173214DB29 +:103FA00080221E2712041343BF1B1F2F0FDC144A4D +:103FB000944664442A00A5402E00A340751EAE41DD +:103FC000FA40334313430026B0E70024D5E702222A +:103FD0005242961B1A00F240202F09D0094884460D +:103FE0006444A3402B435D1EAB41002613439DE771 +:103FF0000023F7E70023ADE73400BFE780FCFFFFB5 +:1040000082FCFFFFA2FCFFFF1C2101231B0498423E +:1040100001D3000C10391B0A984201D3000A083959 +:104020001B09984201D30009043902A2105C401810 +:104030007047C046040302020101010100000000B4 +:104040000000000070B50D4E0D4D0024AD1BAD10ED +:1040500005D0A300F35801349847A542F9D105F0E3 +:1040600047FD084E084D0024AD1BAD1005D0A30040 +:10407000F35801349847A542F9D170BDFC9A00006D +:10408000FC9A0000FC9A0000049B0000F0B50500BB +:104090000F2A2FD90B0003439B0734D116000C00C5 +:1040A0000300103E350901352D01451927681F60B1 +:1040B00067685F60A7689F60E7681034DF6010334F +:1040C0009D42F3D10F239E43103685198919134061 +:1040D000032B1AD91E1F0023B4080134A400CF58A3 +:1040E000EF500433A342FAD10324A643331D2240E8 +:1040F000C918ED18002A05D00023CC5CEC5401331C +:104100009342FAD1F0BD0500F6E71A00F2E7C04687 +:10411000F0B5830743D0541E002A3FD0CEB2020030 +:10412000032502E01A00013C38D3531C16702B42C1 +:10413000F8D1032C2AD9FF220A40150215432A047C +:1041400015430F2C14D927001A00103F3E090136E1 +:1041500036019E19156055609560D5601032964203 +:10416000F8D10F2297431037DB191440032C0DD9D7 +:104170001A00271FBE080136B6009E1920C2B2429F +:10418000FCD1032297430437DB191440002C05D0DF +:10419000C9B21C19197001339C42FBD1F0BD140047 +:1041A0000300C6E710B5830725D00378002B24D081 +:1041B0000300032102E01A78002A1AD001330B42CF +:1041C000F9D119680E4A0F4C8A188A43224206D147 +:1041D000043319680A4A8A188A432242F8D01A001E +:1041E0001B78002B03D0013211780029FBD1101A63 +:1041F00010BD181AFCE70300E3E70020F8E7C0460B +:10420000FFFEFEFE8080808030B59BB0009104915F +:1042100008496D4602910591012182244942E981B4 +:10422000A4006946AC8100F045F80023009A1370A1 +:104230001BB030BDFFFFFF7F10B504001300034A21 +:1042400010680A002100FFF7DFFF10BD0C000020FE +:10425000034B10B5002B02D0024800F005F810BD4A +:10426000000000007942000010B501000023002288 +:10427000002001F023FB10BD70B5094B094CE41A76 +:10428000A41009D0084AA518AD00ED182B68013C10 +:104290009847043D002CF9D105F034FC70BDC046B0 +:1042A000109B0000149B0000FFFFFF3F7047C046BB +:1042B0007047C046F0B5DE46454657464E46E0B527 +:1042C000C3B00D00069114000F93099002F0DEFBBD +:1042D000036818001993FFF765FF1890AB891B0658 +:1042E00005D52B690793002B01D101F063F832ABA0 +:1042F00025930023A34625AFBB607B6014931693E0 +:10430000159332AE17931A930A935B461B785C465B +:10431000002B1CD0252B02D119E0252B03D0013412 +:104320002378002BF9D15B46E51A10D05B46336049 +:10433000BB6875605B19BB607B6801337B60072BD2 +:104340002EDC08360A9B9C46AC4463460A932378CD +:10435000002B2ED0631C9B46002316AAD377012284 +:1043600052429246002200210B9220329146203286 +:1043700063788846002000249446594601311A008B +:10438000203A582A00D9FDE2D74D9200AA58974604 +:104390000B9B0F925B420B9304231C430B78EDE7BE +:1043A0003A000699099803F0DDF9002809D132AEE8 +:1043B000C8E7BB68002B04D03A000699099803F0BF +:1043C000D1F9069B9B895B0601D501F0CEF80A98CE +:1043D00043B03CBC90469946A246AB46F0BD012294 +:1043E0000B7890462B20C9E74B1C9B460B782A2B59 +:1043F00001D101F01BFA1A000021303A8A465946D1 +:10440000092ABCD80300110050465A469A46A346D2 +:1044100083001B1814785B0058182100531C303996 +:104420001A000929F4D952461900824623001000C7 +:104430005C46A4E780231C430B789FE78B464146EC +:104440001293002901D001F01FFA10231C430F9A88 +:10445000A30601D500F088FEE30601D500F080FD3B +:10446000630601D400F07CFD0021535E0C930432FE +:10447000DB170D930F9201D500F086FE0C990D9A73 +:10448000080016ABDB7F104398460200012351461B +:10449000013100D1FFE08021200088430890002AEC +:1044A00000D0FCE05246002A01D000F02CFC002B8A +:1044B00001D000F004FD012032AB20400E9011939A +:1044C00008D02723302128AAD15416AA944648336D +:1044D0006344119353460E9A0793924500DA07926C +:1044E000002313934346002B02D0079B013307930D +:1044F0000223089A1A40914602D0079B0233079381 +:104500008423089A1A40109200D04DE20B9B079A20 +:104510009C1A002C00DC47E27449BA687B68884624 +:10452000102C1FDD31001025464603E0103C0831F9 +:10453000102C15DD103201330E604D60BA607B60C7 +:10454000072BF3DD3A000699099803F00BF90028D0 +:1045500000D036E7103CBA687B6832A9102CE9DC41 +:10456000B0460E00414674600133A4183160BC604F +:104570007B60072B01DD00F0A8FC16ABDB7F083663 +:10458000984612E28B4641461293002901D001F071 +:1045900077F907220F9B07339343013294469C44DB +:1045A00062460F921A6816925B6801221593159B5A +:1045B000169D5B005B08984652424D4B28004146D1 +:1045C00004F03EFE002801D000F0FDFD0122484B22 +:1045D00052422800414603F0EBFD002801D000F0D4 +:1045E000F2FD002200231698159903F0D7FD00284C +:1045F00001D001F022F816ABDB7F9846129B472BC7 +:1046000001DD00F0C7FE3B4B119380239C437D3BB3 +:1046100007930E93002308949A46139362E70022AF +:10462000303B15001A000300079408002C009B463D +:10463000A3001C190378640014191A000131303AE0 +:104640000800092AF4D90B945846079C97E60823DA +:104650001C430B7892E6129310231C438B46A3064F +:1046600000D57BE1E30601D500F07EFC630601D4B2 +:1046700000F07AFC0F9B1A880C92002204330F93EF +:1046800000230D920C9A002116A8C1778846514646 +:10469000013100D0FFE6002A00D135E30894012B58 +:1046A00000D1E5E3022B00D062E3179C0F20A14666 +:1046B000B44632AB19000C9A0D9B04004D461440D1 +:1046C0002C5D1E07150901392E430C701C092300AF +:1046D000340032001C43F0D10C920D9332AB5B1AC4 +:1046E000119166460E93F5E6C8960000709800009A +:1046F000FFFFEF7F2C980000129310231C438B4682 +:10470000A30600D511E1E30601D500F031FC6306F4 +:1047100001D400F02DFC0F9B1A880C920022043368 +:104720000D920F930C9A0123ADE78B4641461293ED +:10473000002901D001F090F8B84B1793A30600D5DB +:10474000ABE0E30601D500F007FC630601D400F0FE +:1047500003FC0F9B1A880C92002204330D920F93D6 +:10476000E30700D4A9E00C990D9A0B0013431A003B +:104770000223002A00D186E730201EA908704825B0 +:104780006846401900781C4348707CE78B464146D8 +:10479000002901D001F083F8A30601D500F0E9FD5E +:1047A000E30601D500F09BFD630601D400F097FD00 +:1047B00069460F9B098D1A680433079211800F9385 +:1047C000A3E54B461C430B78D8E512930F9B8B4611 +:1047D0001D1D1B6816A91A0011930023CB77002A10 +:1047E00001D100F0FBFE5346013301D100F038FE49 +:1047F00052460021119802F00BFC002801D100F074 +:1048000054FF119BC31A1A000E93DB43DB171A40A7 +:1048100016ABDB7F0792984600230F9508949A46C3 +:1048200013935FE60F9A1293136828AD07936B46B4 +:104830001B7F8B462B70002316A9CB771300043304 +:104840000F93002308949846013307930E93002397 +:1048500011959A4613934BE68B46414612930029D5 +:1048600000D1F4E516ABD877F1E563461C430B782D +:1048700084E50B786C2B01D100F086FD10221443E7 +:104880007CE58B4641461293002901D000F0E8FFF9 +:10489000634B1793A30600D453E707220F9B0733FC +:1048A0009343013294469C4462460F921A685B68B7 +:1048B0000C920D93E30700D555E70C990D9A08006B +:1048C000104302230200DEE68B460F9930220B686C +:1048D0000C9300230D9302331C431EAB1A70483215 +:1048E0005A700B0004330F934D4B129217930C9A8E +:1048F0000223C8E601231C430B783FE50F9B1A1DDA +:104900001B680B93002B00DA42E50B780F9235E51C +:104910000B78002800D031E50122203090462DE5AB +:104920008B461293A30600D4EDE607220F9B0733B4 +:104930009343013294469C4462460F921A685B6826 +:1049400011001A00080010430C910D92012302007F +:1049500099E68B461293A30600D483E607220F9BA9 +:1049600007339343013294469C4462460F921A687F +:104970005B6811001A00080010430C910D9200238F +:10498000020080E68B4641461293002901D000F0D8 +:104990007FFF129B002B00D10BE528AD2B7000236D +:1049A00016AAD37708944EE7BC684346002B0FD075 +:1049B00016AA1F23944663443360012373607B6807 +:1049C00001340133BC607B60072B00DDB3E10836A6 +:1049D0004B46002B0CD01EAB3360022373607B6808 +:1049E00002340133BC607B60072B00DDAFE1083689 +:1049F000109B802B00D120E153460E9A9D1A002D6A +:104A00003CDD084A7B689146102D2CDD10222100E8 +:104A10009246099C32002E004D4609E03C98000069 +:104A20005098000080980000103E0832102E16DDCD +:104A300050461031013315605060B9607B60072B20 +:104A4000F2DD3A000699200002F08CFE002800D02A +:104A5000B7E4103EB9687B6832AA102EE8DCA9469C +:104A60000C00350016004A46641901333260756047 +:104A7000BC607B60072B00DD51E10836089BDB053D +:104A800000D5B6E0119B33600E9B9C4673607B683B +:104A900064440133BC607B60072B00DD9DE0083679 +:104AA000089B5B0741D50B9B079A9D1A002D3CDDA7 +:104AB000C44A7B689046102D26DD102221009146C5 +:104AC000099C32002E00069D03E0103E0832102E95 +:104AD00017DDBC4810311060484601335060B960A2 +:104AE0007B60072BF1DD3A002900200002F03AFE3E +:104AF000002800D065E4103EB9687B6832AA102E09 +:104B0000E7DC35000C00160042466419013324C668 +:104B1000BC607B60072B08DD3A000699099802F01B +:104B200021FE002800D04CE4BC680B9B07998B4207 +:104B300000DA0B000A9A94469C4463460A93002CC0 +:104B400000D0D6E0002332AE7B60FFF7DEFB149B83 +:104B5000012B00DCAEE0119B013433600123736054 +:104B60007B68BC6001337B60072B00DDDFE2083629 +:104B7000199A01333260189A9846944664447260D8 +:104B8000BC607B60072B00DDDEE2083600220023DC +:104B90001698159903F0FCFA002800D0A4E1119DA5 +:104BA000149B0135013B35607360E41801239C467A +:104BB000E0444346BC607B60072B00DD8BE0083699 +:104BC00021AB33601A9B9C467360434664440133B7 +:104BD000BC607B60072B00DC61E73A00069909980E +:104BE00002F0C0FD002801D0FFF7EBFBBC6832AE3D +:104BF00056E7129B652BAADD002200231698159913 +:104C000003F0C6FA002800D1E2E06F4B01343360B4 +:104C1000012373607B68BC6001337B60072B00DD80 +:104C200066E308361F9B149A934200DAA4E1089BBE +:104C3000DB0700D5A0E1BC6832E70B9B079A9D1A01 +:104C4000002D00DCD8E6614A7B689146102D25DDF9 +:104C5000102221009046099C32004E4603E0103D90 +:104C60000832102D17DD40461031013316605060B8 +:104C7000B9607B60072BF2DD3A000699200002F054 +:104C800071FD002801D0FFF79CFB103DB9687B68DF +:104C900032AA102DE7DCB1460C0016004A46641912 +:104CA000013332607560BC607B60072B00DD7EE203 +:104CB0000836A1E60123089A134200D04BE773603F +:104CC0007B68119A013301343260BC6098467B6086 +:104CD000072B00DC73E73A000699099802F042FDC1 +:104CE000002801D0FFF76DFB7B68BC68984632AEA8 +:104CF00066E73A000699099802F034FD002800D1D1 +:104D000020E7FFF75EFB089C012B00D184E1022B1A +:104D100029D10894002300240C930D94C5E43A0093 +:104D20000699099802F01EFD002801D0FFF749FB03 +:104D3000BC6832AEA2E63A000699099802F012FD6C +:104D4000002801D0FFF73DFBBC6832AE40E63A00D8 +:104D50000699099802F006FD002801D0FFF731FB03 +:104D6000BC6832AE44E60894002300240C930D94F2 +:104D70000C980D995B4632AA07939146B34600E022 +:104D8000A1464A0794464B4665465C1EC608072363 +:104D9000CA08354311002A0003403033237028002D +:104DA0000A43EDD10C900D9107995E468B46089908 +:104DB0004A461194C90700D53DE132AB1B1B0E9347 +:104DC000FFF788FB709800006C9800008098000046 +:104DD0001F98002800DC96E2139A1499130090465D +:104DE0008B4200DD88464346002B0CDD119B44447A +:104DF0003360434673607B68BC6001337B60072B84 +:104E000000DDB7E308364346DB434246DB17134079 +:104E1000139AD31A9846002B00DC28E1102B01DCF2 +:104E200000F0E7FCCF4A2100914610227B689246B1 +:104E3000099D32004C46464604E00832103E102ED2 +:104E400000DC04E150461031013314605060B96059 +:104E50007B60072BF1DD3A000699280002F082FC06 +:104E6000002801D0FFF7ADFAB9687B6832AAE5E700 +:104E70000D9B002B00D1CAE00C9C0D9D32ABB146BE +:104E80001E00200029000A22002303F0AFF9013E92 +:104E9000303232700023200029000A2203F0A6F9E4 +:104EA000030004000D000B43EBD1320032AB9B1A20 +:104EB00011960C940D954E460E93FFF70BFB0023B5 +:104EC0000E9332AB1193FFF705FB3A000699099850 +:104ED00002F048FC002801D0FFF773FA16ABDB7F25 +:104EE000BC68984632AE60E5149B5D1E002D00DC68 +:104EF00066E69C4B9946102D29DD102332009A4618 +:104F00002E0021004346099C4D4603E0103E083226 +:104F1000102E17DD50461031013315605060B96016 +:104F20007B60072BF2DD3A000699200002F01AFCA4 +:104F3000002801D0FFF745FA103EB9687B6832AA15 +:104F4000102EE7DCA9460C003500984616004B46AB +:104F500075603360641929E60F9B1A68FFF7FBFB45 +:104F600013680793FFF782FA0F9B1A68FFF784FB19 +:104F70000F9B1A68FFF7D1FB199BBA683360189B27 +:104F80009C4673607B68624401331400BA607B60A6 +:104F9000072B00DD02E20836149B5D1E002D00DCAD +:104FA0007EE5704A7B689146102D25DD1022210098 +:104FB0009046099C32002E004D4603E00832103E18 +:104FC000102E15DD40461031013315605060B96078 +:104FD0007B60072BF2DD3A000699200002F0C2FB4D +:104FE000002801D0FFF7EDF9B9687B6832AAE6E73F +:104FF000A9460C00350016004A4664190133326098 +:105000007560BC607B60072B00DC48E5E5E50C9B28 +:10501000092B00D930E7089C27220C9B28A93033A4 +:105020008B54012316AA94460E936E33634408945E +:105030001193FFF74FFA302B00D10BE23023023AE5 +:10504000137032AB9B1A0E931192FFF743FAB046DE +:10505000A14616000C004A463260424644440133E1 +:105060007260BC607B60072B00DD9CE208361F9BF2 +:10507000149A93424CDB089AD20749D4149A139994 +:10508000D31A521A90469A4200DD98464246002AA8 +:105090000FDD1399119A8C46624432604246726069 +:1050A0007A6844440132BC607A60072A00DD86E2F7 +:1050B00008364246D543ED1715405D1B002D00DC38 +:1050C000EEE4284A7B689146102D95DD10222100E0 +:1050D0009046099C32002E004D4603E00832103EF7 +:1050E000102E85DD40461031013315605060B960E7 +:1050F0007B60072BF2DD3A000699200002F032FBBC +:10510000002801D0FFF75DF9B9687B6832AAE6E7AD +:10511000199A3260189A944672607A68644401322F +:10512000BC607A60072A00DD30E20836A6E73A0064 +:105130000699099802F016FB002801D0FFF741F903 +:10514000BC687B6832AE13E53A000699099802F014 +:1051500009FB002801D0FFF734F97B68BC6898464A +:1051600032AE13E580980000072307329A430133DB +:105170009C46944463460F93536812680D930C92B7 +:10518000002B01DBFFF77AF90C980D9900234242BE +:105190008B4111001A002D2316A8C3770800104375 +:1051A0000C910D92984602002C3BFFF770F93A00E3 +:1051B0000699099802F0D6FA002801D0FFF701F904 +:1051C000BC6832AE18E41699159D0A0008002B0041 +:1051D000290004F035F8002800D0E6E253460133F8 +:1051E00000D10DE22023129A9A430E92472A00D151 +:1051F0001CE180235B0023430893159B002B00DAFE +:1052000021E2169A0793002391461093129B662B76 +:1052100000D1FCE1462B00D1DBE00E9A0998453A1B +:1052200013005942594120AB0D0003931FAB029369 +:10523000022323AA55441B92049200930195079BD5 +:105240004A4600F05FFC129B1190672B00D039E2B8 +:10525000119B9846A844E30700D48BE20023002268 +:105260004846079902F094FF434600280AD1239B41 +:10527000434507D2302140465A1C23921970239B84 +:105280009842F9D8119A9B1A14930E9B472B00D180 +:10529000F6E0129B652B00DC26E2129B662B00D108 +:1052A000F4E11F9B1393149B139A1900914200DDA4 +:1052B000D4E1E30700D549E2D343DB1711001A40DC +:1052C000672307920E911293109B002B00D0CFE022 +:1052D00016ABDB7F984600239A46FFF703F90F9A37 +:1052E0000A9913681960130004330F93FFF70DF840 +:1052F0003A000699099802F035FA002801D0FFF724 +:1053000060F832AE8EE4DE4B01343360012373600B +:105310007B68BC6001337B60072B7ADC0836002891 +:1053200007D1149B002B04D1089BDB0701D4FFF7A6 +:10533000B7FB199B3360189B191973607B68B960C0 +:1053400001337B60072B00DDF2E1320008320028D8 +:1053500000DACCE111980133106014987B60441896 +:105360005060BC60072B00DD37E408321600FFF701 +:1053700097FB0F990A9A0B681A60D2175A600B00B4 +:1053800004330F93FEF7C1FF4B4601311C430B78EA +:10539000FEF7F4FFBB4B1193FFF737F93A0006997C +:1053A000099802F0DFF9002801D0FFF70AF8BC687D +:1053B00032AEF1E54021099801F076FB069B1860BA +:1053C0001861002800D14FE24023069A5361FEF78E +:1053D0008EFF23AB1B93049320AB03931FAB02936D +:1053E0005346019303234A4600930998079B00F014 +:1053F00089FB55461190119B9846129BA844462B59 +:1054000000D02BE7119B1B78302B16D01F9B9844A4 +:1054100024E73A000699099802F0A4F9002801D07F +:10542000FEF7CFFF1F98BC6832AE78E75346002BDB +:1054300000D0DEE601339A46DBE600220023484630 +:10544000079902F0A5FE0028E0D101235B1B1F9302 +:10545000984403E7119A32AB9B1A0E93FFF73AF880 +:105460001198FEF79FFE02000E900300FFF7CDF9A2 +:105470002D2316AAD377984600239A46FFF735F8CE +:105480001F9B1393DA1C02DB9A4500DB0BE7129B90 +:10549000023B12932C22139B48215D1E16AB9B18D6 +:1054A0006A46521812781F951A70002D00DAA4E18E +:1054B0002D212B2316AA52181370092D00DC4CE164 +:1054C00016AA3B23944663449A46B146A0465646E4 +:1054D00000E0260028000A2102F046FE741E30314A +:1054E000217028000A2102F059FD05000928F0DC8E +:1054F00023004446B0464E46994603003033D8B2A6 +:105500004346023B18709A4500D8B4E142461B9BC3 +:105510004546991A012307315B4201E0E85C0133FB +:1055200021AAD218D0708B42F8D116A98C462E220F +:105530004B4662449446FB1A634421AA14999B1A71 +:105540009C460A0062441A930E92012900DC45E150 +:10555000189A0E9B944663441A000E93DB43DB17A4 +:105560001A40002307921393AEE601235B420A938D +:10557000FEF72DFF3A000699099802F0F3F800288B +:1055800001D0FEF71EFFBC6832AE3CE43A0006993B +:10559000099802F0E7F8002801D0FEF712FF1F9BE0 +:1055A000BC6832AE6AE53A000699099802F0DAF86A +:1055B000002801D0FEF705FFBC6832AE57E53A007F +:1055C0000699099802F0CEF8002801D0FEF7F9FEFE +:1055D000149B1F9ABC689B1A32AE6AE55346079328 +:1055E000062B01D906230793079B0F950E930023E3 +:1055F00098469A461393244B08941193FEF778FF2C +:105600002023129A9A431A3B0E929A46F1E523AB55 +:105610001B93049320AB03931FAB02935346019358 +:1056200003234A4600930998079B00F06BFA030096 +:105630005344119098465546E4E62D2316AAD37795 +:105640009846FEF7DBFF802212069446169B994689 +:10565000159B634407932D231093D7E5189A149B49 +:105660009446139A63440E93002A00DCCEE01A009D +:10567000DB43DB171A4067230792129324E6C046E8 +:105680006C98000030980000649800001F9B1393F2 +:10569000002B00DCD5E05246002A00D092E0E20761 +:1056A00000D58FE007930E930EE616ABDB7F0F95C8 +:1056B0009846534607930E93002308949A461393F3 +:1056C000FEF710FF119B9846129BA844472B00D071 +:1056D000C4E5E30700D58EE6239B119A9B1A149329 +:1056E0000E9B472B00D1CBE61F9B1393D2E644427F +:1056F000103000DBD0E06E481026050003E00832D1 +:10570000103C102C38DD1031013315605660B96043 +:105710007B60072BF3DD3A000699099802F022F826 +:10572000002801D0FEF74DFEB9687B6832AAE7E792 +:105730003A000699099802F015F8002801D0FEF702 +:1057400040FE1F98B9687B6832AA00E6189A139B3E +:10575000944663441A000E938AE72E21302316AA3A +:10576000521813702B0016AA0131303352181370DF +:1057700022ABE2E6239B85E5A94648460919013399 +:1057800010605460B96008327B60072B00DCE1E5F3 +:105790003A000699099801F0E5FF002801D0FEF7CC +:1057A00010FEB9687B6832AAD4E5159B002B38DB64 +:1057B00016ABDB7F9846129B472B2EDC3D4B11939B +:1057C000FEF723FF189A139B9446634453441A0030 +:1057D0000E93DB43DB171A40079275E50123234044 +:1057E000139300D0B4E60E9AD343DB171A40079206 +:1057F0006AE52F4A7B6891462DE40123139A1B39F1 +:105800009D1A16AA2C335218137056E60E9B139A43 +:10581000981A431C1A000E932AE7274B1193FEF7A0 +:10582000F4FE2D2316AAD3779846C4E70F9B1A1DC2 +:105830001B689A46002B36DB4B780F925946FEF7D1 +:105840009DFD5346002B01D1E30703D5189B581C3F +:105850000300BBE7012325E716ABD877FEF76CFF03 +:1058600016ABD877FFF714F80C23099A13600D3B99 +:105870000A93FEF7ACFD16AA2E23944663445CE619 +:1058800016ABD877FEF785FE16ABD877FEF7DDFDB1 +:1058900016ABD877FFF77DF8054881466DE716AB64 +:1058A000D877FEF779FF01235B429A46C4E7C046EA +:1058B000809800003498000038980000F0B54E46FB +:1058C0004546DE465746E0B5364D83B006002868AB +:1058D00098460F009146FEF7E9FC334B1C68A42361 +:1058E0005B00E058002852D043681F2B13DC5A1C81 +:1058F0000192002E28D1019A02339B0042601F5072 +:105900002868FEF7D5FC002003B03CBC90469946C1 +:10591000A246AB46F0BD254B002B3DD0C820400031 +:1059200000E000BF002837D0A42200235200A15875 +:1059300043600160A05040328350043283500133F1 +:1059400001930023002ED6D09A00924682444A4604 +:10595000882154466250C4225200914681444A46EE +:105960008739994012688B460A4394464A466146F5 +:105970001160842241465200A150022EBBD1020088 +:105980005C468D32FF3211680C431460B3E720008F +:105990004D30FF30E050A7E72868FEF789FC012072 +:1059A0004042B1E738040020C49600000000000027 +:1059B000F0B545468046DE4657464E464246E0B57F +:1059C0000C69126985B00B0002910020944200DD41 +:1059D00090E014229446634499464A46013CA30051 +:1059E000D6181422424493469B4433681500591C30 +:1059F0005B4618680192FCF72BFF031E009042D013 +:105A0000290000274D460020B146A2463E00040072 +:105A10009C462F0008000395634604CF15042D0C07 +:105A20005D43120C5A43AD192B0CD21803682D0498 +:105A30001904090C0919160C2D0C1204491B120C1F +:105A40001B0C9B1A0A149B1809041C14090C1B0438 +:105A5000194302C0B945DFD2039B4E4699465B46C7 +:105A60001B685446002B0ED15B46019A043B9A42B8 +:105A700004D306E0043B013C9A4202D21968002993 +:105A8000F8D043461C610299404601F045FD0028CC +:105A90002FDB4F460020009B019D013300932B68B4 +:105AA00002CF1A04120C10180A04120C821A090CE4 +:105AB0001B0C5B1A11145B1812041814120C1B0433 +:105AC000134308C5BE42EAD20199A3008C46634441 +:105AD0001A68002A0DD1043B0A00994204D306E05B +:105AE000043B013C9A4202D219680029F8D043468F +:105AF0001C61009805B03CBC90469946A246AB4656 +:105B0000F0BDC046F0B557464E464546DE46E0B5C8 +:105B1000016C99B082461D0016001F00002909D0B3 +:105B20000123426C93404A608B6001F0E9FA002344 +:105B300052461364B846002F37DB0023259A1360C2 +:105B40004246D64B1A409A4218D000220023300019 +:105B5000390002F01DFB00282FD00123249A136086 +:105B6000269B002B00D12AE2CD481860013819B0DD +:105B70003CBC90469946A246AB46F0BDC94B249A20 +:105B80001360002E0BD14346180308D1269BC6484C +:105B9000002BECD003000833269A1360E7E7269B1E +:105BA000C248002BE3D0C31CF6E70123259A680006 +:105BB0001360430898461F00C2E716AB019317AB6A +:105BC000009332003B00504601F05CFD43468346A3 +:105BD0001A0D00D1D6E13B03B54C1B0B1C43B54B52 +:105BE00030009846169B21009946002390440F935D +:105BF0000022B14B03F00EF8B04AB14BFDF7C2FEE4 +:105C0000B04AB14BFDF7AEFB040040460D0003F077 +:105C10006BFBAE4AAE4BFDF7B5FE02000B00200059 +:105C20002900FDF79FFB04000D0003F029FB002273 +:105C3000039000232000290002F0B0FA002800D0D1 +:105C4000B1E20123039C0C93162C10D8A149E30068 +:105C5000C9183200086849683B0002F0B3FA00280E +:105C600000D11DE32300013B039300230C934B461B +:105C700042469A1A002306931300013B049300D571 +:105C8000A1E2039B002B00DA84E29C460D930023E3 +:105C9000049A9946110061440491229B092B00D972 +:105CA0008FE10124052B02DD0024043B2293229B7B +:105CB000032B01D100F0CEFC01DC00F092FC229B12 +:105CC000042B01D100F040FC01230B93229B052BF8 +:105CD00001D000F08BFC239A039B944663440E93FF +:105CE000013307931D1E01DC00F049FD079B984618 +:105CF0000023524600215364172D0AD90122043390 +:105D00005B0018001430110001328542F8D253466E +:105D10005964504601F0CCF95346186443460A9042 +:105D20000E2B00D961E1002C00D15EE11096119795 +:105D3000039E002E01DC00F025FD32000F21654B93 +:105D40000A40D2009B1836111C685D68F30601D426 +:105D500000F0CAFC604B0E401A6A5B6A10981199F9 +:105D600002F024FB0323984608900991002E11D0DD +:105D7000594F0123334209D09C463A687B68200082 +:105D80002900E044FDF7FEFD04000D007610083701 +:105D9000002EEED12200089809992B0002F006FB94 +:105DA00006000F000C9B002B09D00022404B300056 +:105DB000390002F0F3F9002801D000F0C2FD40469E +:105DC00003F092FA32003B00FDF7DCFD0022434B6A +:105DD000FDF7C8FA424A0B009446634408900991C3 +:105DE0000993079B002B01D100F050FC039B1393F8 +:105DF000079B12930B9B002B01D100F01DFD129B02 +:105E000000205A1E334BD2009B181A685B68354934 +:105E100002F0CCFA089A099B02F0FCFE0890099166 +:105E20003900300003F02CFA040003F05DFA0200A0 +:105E30000B003000390002F0EDFE05000E000A9A5A +:105E40003034511CE7B21491177033000898099947 +:105E50002A0002F0B7F9002801D000F0FEFD2A0068 +:105E600033000020124902F0D5FE02000B00089812 +:105E7000099902F0A7F9002801D000F0E7FD129B74 +:105E8000012B01D100F078FC0A9A129B94466344DE +:105E900098464B461293149B994638E00000F07FD9 +:105EA0006D9800000F270000909800009C9800005B +:105EB0000000F03F01FCFFFF0000F83F61436F630B +:105EC000A787D23FB3C8608B288AC63FFB799F5013 +:105ED0001344D33FC8980000A098000000001C4065 +:105EE0000000C0FC0000E03F2A0033000020B94958 +:105EF00002F090FE089A099B02F050F9002801D0A8 +:105F000000F074FDA146444501D100F033FC08982F +:105F100009990022B04BFDF735FD0022AE4B0890E9 +:105F2000099128003100FDF72DFD0D00040003F05C +:105F3000A7F9070003F0D8F902000B0020002900A0 +:105F400002F068FE4B463037FFB25C1C1F70089AA7 +:105F5000099B05000E0002F021F90028C4D0139B14 +:105F600003935946504601F0CBF800232370039B5E +:105F7000249A01331360269B002B00D1A8E31C60F8 +:105F80000A98F4E5169B9946179B4B441C00934BCB +:105F9000E318202B00DC7EE13100914A4046A21834 +:105FA000D1400A004021CB1A98401043FDF76AFF08 +:105FB000631E984601238B4D0F93491918E68A48B2 +:105FC000D5E50023524600215364504601F070F895 +:105FD0005346186401235B4207930E930233002259 +:105FE0000B9300230A9023922293179B002B00DA35 +:105FF000ABE0039A0E2A00DDA7E07C4BD2009B1891 +:106000005C681B6804930594239B002B00DAA7E2CD +:10601000049C059D300022002B00390002F0C6F9D7 +:1060200003F02EF9804603F05FF922002B00FDF704 +:10603000A9FC02000B003000390002F0EBFD4346E2 +:106040000A9A30331370079B06000F00541C012B73 +:106050004ED00022604BFDF795FC00220023060085 +:106060000F0002F095F8002800D07AE70A9B079A03 +:106070009D1C9C465B46069353466244AA46049C7C +:10608000059D914607930FE00022534BFDF77AFCE4 +:1060900001239C460022002306000F00E24402F088 +:1060A00077F8002800D0D9E222002B003000390018 +:1060B00002F07CF903F0E4F8804603F015F92200C1 +:1060C0002B00FDF75FFC02000B003000390002F0EE +:1060D000A1FD53464246013B303206000F00D34635 +:1060E0001A70D145D0D1069B54469B46079B9A46D1 +:1060F00032003B0030003900FDF734F906000F0094 +:1061000002000B000498059902F048F800280CD111 +:106110000498059932003B0002F03AF8002800D1BB +:106120001FE74346DB0700D41BE7651E2F780A9B59 +:1061300006E09D4200D151E3023C27782C00013D4E +:10614000392FF6D001372F700BE70B9A002A4FD06A +:10615000229A012A00DC2CE2079B5C1E4B46A145DB +:1061600000DAB8E21C1B079B002B00DAD4E3069B85 +:106170000893079B069A012194469C446246069226 +:10618000049A504694469C446346049301F050F8A8 +:10619000804632E0069A039BD21A5B42994600235E +:1061A00006920D9379E5039803F09EF80B00020028 +:1061B0002900200001F0ECFF020050425041039BF7 +:1061C0001B1A03933DE501239B1A069300230493B6 +:1061D00057E5C0460000F03F0000244032040000B4 +:1061E00012040000000010FE6C980000C898000027 +:1061F000069B4C4608930023984608990B1E0EDD1B +:10620000049A002A0BDD934200DD87E1069AD21A38 +:106210000692089AD21A0892049AD31A04934B460B +:10622000002B1AD00B9B002B00D1BBE1002C10DD02 +:1062300041462200504601F0AFF85A460100804620 +:10624000504600F0FFFF05005946504600F058FF49 +:10625000AB464B461A1B00D0A5E10121504600F089 +:10626000E7FF0D9B8146002B1DDD1A000100504603 +:1062700001F092F8229B8146012B00DC50E10024C2 +:106280004B461B6903339B004B44586800F088FF62 +:1062900020231B1A10E020223000D31A984085E6F4 +:1062A00000230C93E3E4229B0024012B00DC8BE110 +:1062B0000D9A0123002AE3D104991F208C466344E0 +:1062C000184000D1AEE020231B1A042B00DCCCE3E5 +:1062D0001C23181A069B9C46844463460693089B1D +:1062E0009C46844463468C468444089363460493E6 +:1062F000069B002B05DD59461A00504601F0ACF80C +:106300008346049B002B05DD49461A00504601F0E8 +:10631000A3F881460C9B002B00D094E0079B002B38 +:1063200000DC75E10B9B002B00D1A6E0089B002B45 +:1063300005DD41461A00504601F08EF8804643467E +:106340000C93002C00D050E2079C0A9A013C2300D9 +:106350009446634408930123334007934B460693C6 +:106360000C9B574645465E4692469846069B300033 +:1063700019009946FFF71CFB03000B9030332900EE +:106380003000049301F0C8F8494604004246380042 +:1063900001F0DCF8C3688146002B00D01EE101004B +:1063A000300001F0B9F883464946380000F0A8FEF5 +:1063B0005B46229A134303D1079B002B00D106E3CF +:1063C000002C00DAA8E1229B1C4303D1079B002B81 +:1063D00000D1A1E15B46002B00DD82E26946524616 +:1063E0005346097C5C1C1170089A524500D18AE220 +:1063F000310000230A22380000F08CFE0023060042 +:106400000A2229003800454500D1E1E000F082FE73 +:106410004146050000230A22380000F07BFEA24618 +:106420008046A3E71C20069B9C4684446346069353 +:10643000089B9C46844463460893049B9C46844482 +:106440006346049354E74946584601F065F800282E +:1064500000DB63E7039B5946013B03930A220023B9 +:10646000504600F057FE0B9B8346002B00D0CAE23B +:106470000E9B002B00DCD8E207930A9B5D460024AC +:10648000079F9B4606E0290000230A22504600F0A1 +:1064900041FE050049462800FFF78AFA5B46303086 +:1064A00018550134BC42EEDBAB460600079C002CBD +:1064B00000DC37E20A9B00279C46644459460122CF +:1064C000504600F0C9FF4946834601F025F80028F0 +:1064D00000DC44E1651E2B780A9A06E0954200D163 +:1064E000B1E0023C23782C00013D392BF6D001337A +:1064F0002B704946504600F003FE4346002B00D166 +:106500002FE5002F05D0474503D03900504600F055 +:10651000F7FD4146504600F0F3FD22E5130075E615 +:10652000002E00D0ABE63B030024002B00D0BFE6DA +:10653000BA4B3B4200D1BBE6069B013401330693C4 +:10654000049B01330493B3E601230B93239B002B9D +:1065500000DCD1E01D0098460E930793FFF7C8FBBF +:10656000079B002B00DD53E500D0ADE004980599B2 +:106570000022AB4BFDF706FA3B00320001F02CFE87 +:10658000002399469846002855D0239B0A9CDB435C +:1065900003934946504600F0B3FD4346002B00D11B +:1065A000DFE4B6E74A465946504600F0F5FE83461A +:1065B00053E60F9A002A00D1B6E19A4A4C46944617 +:1065C000069A63440892D5E5002E00D070E6AAE74B +:1065D00000F0A0FDA24605008046C7E601239B46C9 +:1065E000E2E600230B93229B022BAFD000245346FC +:1065F00021005C64504600F05BFD534618640123A3 +:106600005B4207930E9302330A9023940B93ECE4BE +:10661000229B022B00DC85E6079B002BB5D1494667 +:106620000522504600F076FD81460100584600F0F4 +:1066300073FF0028A9DD31230A9A1370039B541CB1 +:1066400001330393A5E7039B0A9A01330393312394 +:1066500013704EE700230B93FFF73DFB069B5C4650 +:106660009B46079B9A467CE4404602F03DFE320082 +:106670003B00FDF787F900226B4BFCF773FE6B4A7A +:106680000B00944663440890099109930022644BDF +:106690003000390002F0BEFA089E099F32003B002C +:1066A00004000D0001F08EFD002800D0B2E0802033 +:1066B00000068446390061440B00320020002900A6 +:1066C00001F06CFD002857D00023994698465CE7FE +:1066D0000A98FFF74CFAE21A0D9BA1469C46944497 +:1066E000634600240D933EE5109A119B089209938E +:1066F00002239846FFF73AFB0023524600215364D9 +:10670000504600F0D5FC5346186401230A900793C5 +:1067100023930E93FFF707FB43460C935B46069AC1 +:10672000A846B3465546049E9146BA46002B10DD56 +:1067300059460122380000F08FFE4946834600F09A +:10674000EBFE002800DC57E1392E00D122E10B9E40 +:1067500031360C9B47466C1C2E709846C9E60028C3 +:1067600003D1F30701D5B5E61C00631E1A78302A61 +:10677000FAD0BEE6129B9946109E119F35E4012582 +:10678000FFF7B4FA039B002B00D1D4E010981199C5 +:106790005C420F23264A2340DB00D3181A685B684B +:1067A000FDF7F0F8241106000F00002C00D149E19C +:1067B000022398461F4D0123234209D09C462A6894 +:1067C0006B6830003900E044FDF7DCF806000F008C +:1067D00064100835002CEED1FFF7E4FA039B302754 +:1067E0000133039330232B70ACE45968504600F01A +:1067F0005FFC4346414604001B690C319A1C920021 +:106800000C30FDF743FC01222100504600F024FE2D +:106810000C9099E50023994698460CE70000F07F1C +:10682000000014403304000000001C400000C0FCC5 +:10683000C8980000A0980000129B8F49013BDB0024 +:10684000C91808684968089A099BFDF79BF81490D5 +:1068500015913900300002F013FD050002F044FDEF +:1068600002000B003000390002F0D4F9129B0890AE +:1068700009910A991A008C46303562444C1C0D70FF +:106880009046012B1BD008980999250000227B4BCC +:10689000FDF778F80F00060002F0F2FC040002F0A9 +:1068A00023FD303402000B003000390002F0B2F951 +:1068B0002C700135A845E9D14446089009911498F7 +:1068C000159900226E4BFCF74DFD089A099B01F0CB +:1068D00065FC002867D0139B651E03932F780A9BE5 +:1068E0002EE44346B3460C93049E069BA846994665 +:1068F0005546BA46392E4DD00C9B013647466C1C86 +:106900002E709846F5E54246069BB346BA46049E6D +:1069100099462F009046D1E5069B079A9B1A08934B +:10692000002327E40124C5E53623169A4C469B1A1A +:10693000069A08921EE40223109E119F9846FFF7C4 +:1069400031FA079B002B00D18EE60E9C002C00DC58 +:1069500012E7039B0022013B13933000474B3900A1 +:10696000FDF710F8060040460F00013002F0BCFCB5 +:1069700032003B00FDF706F80022424BFCF7F2FC28 +:10698000414A0B009446634408900991129409937C +:10699000FFF730FA39232B700C9B47466C1C984646 +:1069A0000A9A3923A1E5149A159B0020344902F074 +:1069B00031F9089A099B01F005FC002801D1DBE6BA +:1069C0001C00631E1A78302AFAD0FFF7C8FA434633 +:1069D000B3460C93049E069BA84699465546BA4674 +:1069E000392ED7D0002C00DDB1E6B2E6139A4D4621 +:1069F00003920A9BFFF7A4FB002800D0A9E6F30747 +:106A000000D4A6E6A0E6002341460A22504600F044 +:106A100081FB0E9B8046002B01DD079386E4229BC1 +:106A2000022B1FDC0E9B079380E4229B022B19DCB8 +:106A30004946FEF7BDFF0A9B303018700E9B0600DA +:106A4000079333E502239846FFF7ACF9139B149C98 +:106A500003930A9B1D00FFF773FB139B149C039386 +:106A6000FFF77FFA0E9B0793D6E5042B00D13FE496 +:106A70003C23181AD7E4C046C89800000000244000 +:106A80000000E03F00001C400000C0FC044B1B68FD +:106A9000586B002801D0F03070470248FBE7C04631 +:106AA0000C0000204C080020F0B557464546DE4655 +:106AB0004E46E0B50D000B3583B00700162D00D80B +:106AC0009FE007239D4300D5C4E0A94200D9C1E05F +:106AD00000F0DEFAF823FF339D4200D88FE2680A07 +:106AE00000D1BBE0042800D962E138239846A80908 +:106AF00080443930C100D24E71180839CC68A142A7 +:106B000019D0032362689A431300521B0F2A00DD39 +:106B1000AAE0002A00DB88E003239C4608E06246E6 +:106B2000636893435A1B0F2A00DD9DE0002A7CDA3C +:106B3000E468A142F3D1320034690832944200D1B2 +:106B400090E10323616899438946491B0F2900DDC1 +:106B500062E172613261002900DB87E0B94A4B468D +:106B6000914500D930E1DB08FF3A9910FF3A8A409D +:106B7000DB0071689B190A4399687260E360A16049 +:106B80009C601300CC6001218210914099426FD823 +:106B90000B4205D103229043490004300B42FBD045 +:106BA00003239846C3009946B144CC4682466346C7 +:106BB000DC68A44507D157E1002A00DB66E1E46800 +:106BC000A44500D150E14246636893435A1B0F2A03 +:106BD000F2DD01208046611905436560A068E56823 +:106BE0000836C560A8604046F160B1601043486057 +:106BF000CE608E603800E25000F052FA200008307B +:106C000021E0102926D8380000F042FA1025182378 +:106C100002208B4EF3181A005C68083A944200D1A7 +:106C20002EE1032362689A431300E268A168CA60F8 +:106C300091600122E318596838000A435A6000F055 +:106C40002FFA2000083003B03CBC90469946A2467B +:106C5000AB46F0BD0C2300203B60F4E780213F23CE +:106C600040208900984646E7404664E74B46E0E707 +:106C70000323B46862689A439046AA4203D3531B25 +:106C80000F2B00DD86E0230043446F4A01936F4BD6 +:106C900093461B681268EB18013200D168E16C4A18 +:106CA000944663441B0B1B0300930099380000F0CB +:106CB00047FD03008146013361D0019B834200D927 +:106CC000FFE0644B009A9A461B689C465346624418 +:106CD0001A60019B1100834200D155E15B461B689D +:106CE000013300D16CE14B46019A9B1A5918534667 +:106CF000196007234A46134000D124E10821894640 +:106D00005549D21A9144CB1A009A38004A441105C9 +:106D1000090D5B1A19009B4600F012FD431C00D1BF +:106D200042E14B46C01A01235844184353461B689E +:106D30005B441900534619604B46B3605860B44237 +:106D400013D043460F2B00D8E8E043460722606883 +:106D50000C3B9343063A024005201A436260E21856 +:106D6000506090600F2B00D922E13C4B1A68914291 +:106D700000D919603A4B1A68914200D9196003236F +:106D8000B46862689A43531B954200D9C9E00F2B3F +:106D900000DCC6E00122290013431143651961603C +:106DA0003800B5606B6000F07BF9200008304AE7DE +:106DB00014287AD9542800D9BAE06E239846280BB3 +:106DC00080446F30C10096E65A0A042A73D9142A07 +:106DD00000D9D0E011005C325B31D20008235B4265 +:106DE0009C46B218944463469A6803239846944597 +:106DF00000D1ABE0434651689943894500D395E003 +:106E000092689445F6D16346DA6873686146E26039 +:106E1000A1609460CC60B6E6012360191D436560F3 +:106E200070613061C26082601A004B460A43426062 +:106E30003800E15000F034F92000083003E7C04684 +:106E40003C040020FF01000044080020940C0020B6 +:106E50000F100000640C0020081000008C0C0020B3 +:106E6000900C002073688EE608239B46073BDC44A9 +:106E70009B46DA4443465246134200D097E637E039 +:106E8000DC680230A34200D155E6CAE60122E318CD +:106E9000596838000A435A60E368A268D3609A6070 +:106EA00000F0FEF820000830CDE65B2398468044D1 +:106EB0005C30C1001FE69A09110039323831D20026 +:106EC0008CE7B44200D05AE74F4B009A9A461B68B1 +:106ED0009C465346624411001A60FFE608235B4259 +:106EE0009C46E1444B469B680138994500D084E0BC +:106EF00043460342F2D173688B4373604900994261 +:106F000000D9B5E6002900D1B2E650460B4200D0C8 +:106F100048E6490004300B42FBD043E601234A46D1 +:106F20005360380000F0BCF800208CE694466AE715 +:106F3000AA235B00984211D8DD3B9846E80B8044B9 +:106F40007830C100D7E580235B01DDE68910023B84 +:106F50008B40726813437360624657E72B4B98422D +:106F60001CD87C239846A80C80447D30C100C2E523 +:106F70001033009399E6542A26D84B461A0B110079 +:106F80006F326E31D20029E71B0500D0A6E6012042 +:106F9000009BB268434403435360E6E6FE217E2330 +:106FA0007F2089009846A6E5002301209B46BDE688 +:106FB00021003800083100F0E1FC53461968D4E69E +:106FC0005B464A461A6094E6AA2149008A4206D8DE +:106FD0004B46DA0B110078327731D200FEE60B49CE +:106FE0008A4206D84B469A0C11007D327C31D20081 +:106FF000F4E6FE227E219200F0E673687EE72B0025 +:10700000E808083305E6C046640C0020540500007B +:1070100070B5CDB2830734D0541E002A1BD003783C +:10702000AB4219D0032204E0013C14D30378AB42F5 +:1070300012D001301042F7D1032C0ED8002C0AD008 +:107040000378AB4208D0041902E00378AB4203D0C6 +:1070500001308442F9D1002070BDFF220B061B0CC9 +:10706000114019430B04084E19430368074A4B406B +:107070009A189A433242E3D1043C0430032CF4D8EA +:10708000DCE71400D8E7C04680808080FFFEFEFE6B +:1070900010B50248FDF70AF910BDC046A80D002042 +:1070A00010B50248FDF704F910BDC046A80D002038 +:1070B00070B50400C06C0D0000280AD0AB00C318E6 +:1070C000186800280FD002681A6000230361C360AB +:1070D00070BD21220421200000F0D4FBE0640028D0 +:1070E000ECD10020F4E70126AE40721D9200012190 +:1070F000200000F0C7FB0028F3D045608660E4E77D +:10710000002906D04B689A00C36C9B181A680A6065 +:1071100019607047F8B5CE4647468146080080B5ED +:107120000D000C691F0000211430036801311E049A +:10713000360C56431B0C5343F619370CDB19360437 +:107140001F0C360C1B049B1908C08C42EDDC002F71 +:1071500008D0AB689C420ADA231D9B00EB1801346F +:107160005F602C6128000CBC90469946F8BD6B68A6 +:107170004846591CFFF79CFF29002B6980469A1C42 +:1071800092000C310C30FCF781FF6B689A004B4683 +:10719000DB6C9B181A682A601D604546DCE7C04618 +:1071A0000300020C0020002A01D11B0410301A0E2B +:1071B00001D108301B021A0F01D104301B019A0FB4 +:1071C00001D102309B00002B03DB01305B0000D4B7 +:1071D0002020704703685A0709D00022D90704D439 +:1071E0009A0720D402229B080360100070471904FC +:1071F0000022002901D11B0C1032FF21194201D1BC +:1072000008321B0A190701D104321B09990701D161 +:1072100002329B08D90704D45B0801D12022E4E79D +:1072200001320360E1E75B0803600122DDE7C0464D +:1072300010B50C000121FFF73BFF012344610361FE +:1072400010BDC046F0B557464E464546DE46E0B551 +:1072500014690E6985B00F001500A64204DA3300E8 +:10726000170026000D001C0033199846BB6879688A +:10727000984500DD0131FFF71BFF142203009446FF +:1072800063449B4643469B005B4419000293039072 +:107290005B4600228B4503D2029904C39942FCD875 +:1072A0001423A4009A4614372300BC46AA44B6000F +:1072B00053440097B44401939A454FD253461B68F8 +:1072C0001E04360C20D05C460027009D210008CC0F +:1072D00004CD9946484613041B0C73430004000C6C +:1072E0001B18D819130C4A467343120C9B18020C36 +:1072F0009B1802041F0C120C1B0413430B60AC45BB +:10730000E4D8534627601B681E0C20D05B46002142 +:107310001B685C4618000F006246009D2988000C1F +:1073200071430918C9191B0408041B0C034323608B +:1073300008CD60681B0C734307043F0CDB19090C74 +:107340005B181F0C0434AA42E8D894462360042337 +:107350009946019BCA44CB445345AFD84346002BC2 +:107360000EDD029B043B1A68002A09D1424603E065 +:10737000043B1968002902D1013A002AF8D190464D +:10738000039B424618001A6105B03CBC90469946E2 +:10739000A246AB46F0BDC046F8B54746CE460323ED +:1073A00080B580460F00140013403AD1A4103E006F +:1073B000002C25D043469D6C002D3BD03E00002381 +:1073C00001279946274207D1641019D02868002860 +:1073D0001BD005002742F7D02A0031004046FFF7B6 +:1073E00031FF002E1BD04246D26C736894469B003E +:1073F00063441A68641032601E600600002CE5D1F8 +:1074000030000CBC90469946F8BD2A002900404641 +:10741000FFF718FF4B46286003600500DAE7060017 +:10742000D2E70B4A013B9B009A580023FFF772FEFC +:107430000700BBE701214046FFF73AFE054B050078 +:107440004361012303614346986400230360B5E769 +:107450009099000071020000F8B54E464546DE46A0 +:107460005746E0B50E00336954119846A044434690 +:107470005D1CB3688346914649689D4203DD013136 +:107480005B009D42FBDC5846FFF712FE030084467A +:107490001433002C06DD0021A4001A001B1902C2BF +:1074A0009342FCD132694846970031001F221431C3 +:1074B0001040CF198146002825D02022121A92466A +:1074C000002248460C688440504614431C6004C99E +:1074D0000433C2408F42F4D81A60002A01D04546D6 +:1074E00002356346013D1D61736860469A005B4644 +:1074F000DB6C9B181A6832601E603CBC9046994653 +:10750000A246AB46F8BD04C904C38F42E9D904C9F9 +:1075100004C38F42F7D8E4E70A69036930B5050070 +:10752000981A11D1920014351431AB18891801E062 +:107530009D4209D2043B04391C680A689442F7D082 +:10754000944280410122104330BDC046F8B5454603 +:10755000DE4657464E4614000B691269E0B5884670 +:107560009D1A1AD10F0014218C4692001437A4449E +:10757000BB18624402E09F4200D370E0043B043A2F +:107580001E6811688E42F6D000D371E043463E007B +:10759000A04667461C00012506E0002D6ADB474631 +:1075A000260000251437143643465968FFF780FD3E +:1075B00043468146C56018694D4683009C46236951 +:1075C000BC449B0098460023B04414359A4600E022 +:1075D000270004CE3C009346594608CC09041A04FF +:1075E000120C5244090C521A190C5B461B0CCB1A94 +:1075F00011145B1812041914120C1B048A4613434D +:10760000291D2B600D00B045E2D8A44516D908CC41 +:107610001A04120C524416141B0C9B1912041E144B +:10762000120C1B041343B24608C5A445EFD86246AA +:107630000324D21B053AA243043289180439002BD3 +:1076400004D104390B680138002BFAD04B4618617D +:1076500048463CBC90469946A246AB46F8BD002140 +:10766000FFF726FD01230361002381464361EFE715 +:10767000664699E727000E00A046143714360C0022 +:10768000012591E7F0B501211C0083B0089E15008B +:10769000FFF70EFD2303640007001B0B640D02D0EF +:1076A0008022520313430193002D19D068460095A0 +:1076B000FFF790FD002830D1009B7B61019BBB61EF +:1076C0005A1E93415D1C3D61002C14D0194B9C4601 +:1076D000352364442418181A099B3460186019E093 +:1076E00001A8FFF777FD019B20307B610123012575 +:1076F0003B61002CEAD1104B9C46104B6044EB18C8 +:107700009B00FB1830605869FFF74AFD6B01181A9F +:10771000099B1860380003B0F0BD019B20221900BE +:10772000121A91400A00C340009901930A437A61FA +:10773000C5E7C046CDFBFFFFCEFBFFFFFFFFFF3FCE +:10774000002370B5064C050008002360FBF726F8FF +:10775000431C00D070BD2368002BFBD02B60F9E7E1 +:10776000BC0D0020F0B557464E46DE464546E0B516 +:10777000936883B001900E009246002B70D08D6804 +:1077800013682C0008681D0046E09022B389D200DF +:10779000134230D03169421A934670694200121880 +:1077A000D00F8218521090465A46501CC0194246BB +:1077B000404501D9804602008020C000034238D0F5 +:1077C00011000198FFF770F9041E54D05A46316930 +:1077D000FCF75CFCB3892A4A134080221343B3812F +:1077E000434620005A463461B8463C005844736111 +:1077F0009B1A3060B3604246494600F0B3F9B36863 +:107800001C1B3368B46043443360180053469B68C4 +:10781000DF1B53469F6023D06F682B000835002F75 +:10782000FAD01B68A0469946A742AED23C00B846A3 +:10783000E1E7019800F0E6F9041ED1D1019C31691D +:10784000200000F09BF80C2323604022B389012024 +:107850001343B3815246002340429360536003E0D8 +:10786000002352460020536003B03CBC904699462A +:10787000A246AB46F0BD0C23019A1360E5E7C04673 +:107880007FFBFFFF10B55143FFF70EF9041E1CD01C +:107890000300083B5A6803239A43043A242A16D863 +:1078A0000300132A0DD900210833016041601B2A0F +:1078B00007D98160C160242A0DD10300016118330A +:1078C000416100221A605A609A60200010BD0021B8 +:1078D000FCF71EFCF9E703001033F2E7F8B50C00E3 +:1078E0000600FFF7D5FB204FBB685D6803239D436F +:1078F0001E4B2C1B9C466444240B1D4B013C240353 +:107900009C4207DD00213000FFF71AFFBB685B19BE +:10791000984204D03000FFF7C3FB0020F8BD61425D +:107920003000FFF70DFF431C0DD00122BB682D1B5B +:1079300015435D600F4B30001A68141B1C60FFF785 +:10794000AFFB0120EAE700213000FFF7F9FEBA683B +:10795000831A0F2BDEDD08490968401A05490860C3 +:1079600001210B435360D5E73C040020EF0F0000DA +:10797000FF0F0000640C002044080020F8B504004C +:107980000D1E3CD0FFF784FB29000839486801230D +:10799000050003269D434A199C46614F5368B34333 +:1079A000BE68B24256D06646536006420AD13E00D7 +:1079B00008680836091A2D188868B04265D0CE6864 +:1079C000C660B0600120D6187668064233D0554BA9 +:1079D000284348604D519D4212D8ED08FF3BAA1044 +:1079E000FF3B93407A68ED0013437B60EF19BB685F +:1079F000CF608B60B960D9602000FFF751FBF8BD04 +:107A0000680A042850D8A809020039303832C0006A +:107A1000381808388368032698424CD05A68B24315 +:107A2000954230D29B689842F8D1C368CB60886099 +:107A30009960C160E0E7ED183B4E9368B34242D0D5 +:107A4000D2682843DA609360364B48604D519D42BE +:107A5000D6D8C2E76246EB18024206D10A68891AF4 +:107A600088689B18CA68C260906001221A434A6005 +:107A70002E4AB96012689342BED32D4B200019687C +:107A8000FFF72CFFB8E71800CFE76646D01840682C +:107A900030423FD190685D19D368C36098606346F7 +:107AA0002B434B604D51A7E7142814D802005C30DB +:107AB0005B32C000ACE70123921093407A68134315 +:107AC0007B600300B2E72843D9609960CB608B608C +:107AD00048604D5190E7542805D8280B02006F30BC +:107AE0006E32C00094E7AA225200904205D8E80BFB +:107AF000020078307732C0008AE70E4A904205D8FB +:107B0000A80C02007D307C32C00081E7FE207E227E +:107B100080007DE763462B434B6015606CE7C046F1 +:107B20003C040020FF01000044040020480800201D +:107B3000940C00205405000082B000290AD0002ACD +:107B40000BD0002B0BD013780B601078431E98419C +:107B500002B0704701A9002AF3D10020F8E7022003 +:107B60004042F5E7F0B588420AD98B18984207D20F +:107B7000531E002A03D0CA5CC254013BFBD2F0BDA5 +:107B800005000F2A08D8002AF9D00023CC5CEC5459 +:107B900001339342FAD1F2E70B0003439B072DD147 +:107BA00015000C000300103D2F0901373F01C719D4 +:107BB00026681E6066685E60A6689E60E66810348F +:107BC000DE6010339F42F3D10F24A54310354919CD +:107BD00014404519032C13D90023271FBE08013672 +:107BE000B600CC58EC500433B342FAD10326B74365 +:107BF0003C1D09192D193240C7D1C0E70500C4E763 +:107C00002200C0E7F0B54E464546DE465746E0B591 +:107C100085B001900E001500002900D19EE03700CC +:107C20000198083FFFF734FA7A68032314009C4355 +:107C30002B000B33B946162B47D81021102388464A +:107C4000454546D89C4249DACC4938198B46896863 +:107C50000290884200D1C2E001218A4640680100BA +:107C60000390504681438C4602998B46DC44614622 +:107C7000496801424DD0104200D1A2E0290001988C +:107C8000FEF712FF051E39D0012302007968083A79 +:107C900099437F18BA4200D12EE1221F242A00D92D +:107CA00014E1132A00D9E8E00300320011681960DA +:107CB0005168596092689A60019C31002000FFF77A +:107CC0005DFE2000FFF7ECF91BE007218B4398468F +:107CD000B6D50C23019A0025136012E03500434607 +:107CE000E31A0F2B25D84B46012249465B68134007 +:107CF00023434B604C4463681A4362600198FFF76A +:107D0000CFF9280005B03CBC90469946A246AB4648 +:107D1000F0BD032103988C46884321188B46994275 +:107D200021DB029A3500D36892685C46D3609A6082 +:107D3000D5E74A460120464652684946024032434A +:107D40004E464144034372604C444B6063680831C3 +:107D5000184360600198FFF711FECFE71100FEF7AE +:107D6000A3FE0500CDE75146114200D086E76146EB +:107D70003A68BA1A924652688A4380188346A344E6 +:107D80009B4526DB029AD3689268D3609A6053467B +:107D9000524655469268DB680835D3609A60221FC8 +:107DA000242A00D996E0132A72D953463168996083 +:107DB0007168D9601B2A00D9A4E032001033083260 +:107DC00068E03A68BA1A92465146032249689143DC +:107DD0000A009346A3449B4500DA4FE7D7E7032008 +:107DE000029984464968814340460919103002903F +:107DF000814258DAD20700D540E760463A68BA1A9D +:107E00009246526882430298511803918842E0DCFE +:107E10005346524655469268DB680835D3609A60EF +:107E2000221F242A00D98EE0132A00D888E0534666 +:107E3000316899607168D9601B2A00D988E03200E6 +:107E400010330832116819605168596092689A605D +:107E500051465B46424641449960039B01989A1AF9 +:107E600001231A434A605246526813404246134364 +:107E700052465360FFF714F943E7336803607368B1 +:107E800043601B2A2DD803003200083308320DE767 +:107E90002B00320011685C4619605168D146596068 +:107EA00092689A601BE74346FA185B469A6043461D +:107EB000C91A0123194351607A6801981340424658 +:107EC00013437B60FFF7ECF835001AE73100FFF74A +:107ED00049FEF1E631002800FFF744FE5C46D1463A +:107EE000FDE6B3688360F368C360242A15D00300FD +:107EF000320010331032D9E6536803229343E4185A +:107F00003500ECE65346B1681961F1685961242ADD +:107F10000CD0320018331032BCE7336932000361F1 +:107F200003007169183318324161BFE65346326964 +:107F300051469A613200706920331832C861A9E74E +:107F40002B0032007EE731002800FFF70BFE7FE7B1 +:107F50005346B1681961F1685961242A03D032008F +:107F6000183310326EE75346326951469A61320037 +:107F7000706920331832C86164E7C0463C040020B1 +:107F8000002904D0FF2A04D801200A70704700207D +:107F9000FCE78A23036001204042F7E703460B43D6 +:107FA0007FD4002243088B4274D303098B425FD3F2 +:107FB000030A8B4244D3030B8B4228D3030C8B421E +:107FC0000DD3FF22090212BA030C8B4202D3121204 +:107FD000090265D0030B8B4219D300E0090AC30BD9 +:107FE0008B4201D3CB03C01A5241830B8B4201D386 +:107FF0008B03C01A5241430B8B4201D34B03C01A6F +:108000005241030B8B4201D30B03C01A5241C30AE6 +:108010008B4201D3CB02C01A5241830A8B4201D357 +:108020008B02C01A5241430A8B4201D34B02C01A41 +:108030005241030A8B4201D30B02C01A5241CDD2E6 +:10804000C3098B4201D3CB01C01A524183098B4231 +:1080500001D38B01C01A524143098B4201D34B011A +:10806000C01A524103098B4201D30B01C01A52417D +:10807000C3088B4201D3CB00C01A524183088B4204 +:1080800001D38B00C01A524143088B4201D34B00ED +:10809000C01A5241411A00D201465241104670475F +:1080A0005DE0CA0F00D04942031000D34042534064 +:1080B00000229C4603098B422DD3030A8B4212D324 +:1080C000FC22890112BA030A8B420CD38901921156 +:1080D0008B4208D3890192118B4204D389013AD093 +:1080E000921100E08909C3098B4201D3CB01C01A68 +:1080F000524183098B4201D38B01C01A524143097B +:108100008B4201D34B01C01A524103098B4201D368 +:108110000B01C01A5241C3088B4201D3CB00C01AD5 +:10812000524183088B4201D38B00C01A5241D9D2ED +:1081300043088B4201D34B00C01A5241411A00D26E +:108140000146634652415B10104601D34042002B6A +:1081500000D54942704763465B1000D3404201B5E9 +:108160000020FAF7FFFB02BD0029F8D016E77047A0 +:108170008446101C62468C46191C634600E0C046CB +:108180001FB500F0E5FC002801D40021C8421FBD46 +:1081900010B500F03FFC4042013010BD10B500F0BA +:1081A000D7FC002801DB002010BD012010BDC04617 +:1081B00010B500F0CDFC002801DD002010BD01202D +:1081C00010BDC04610B500F05FFC002801DC0020A7 +:1081D00010BD012010BDC04610B500F055FC0028B0 +:1081E00001DA002010BD012010BDC046002B11D1C6 +:1081F000002A0FD1002900D1002802D00021C94354 +:10820000081C07B4024802A14018029003BDC046F2 +:1082100055A7FFFF03B4684601B5029800F006F8C1 +:10822000019B9E4602B00CBC7047C046F0B5574655 +:108230004E464546DE46E0B5040083B00D0092464A +:1082400099468B422FD82CD04946504601F08EF8E3 +:1082500029000600200001F089F8331A9846203BD7 +:108260009B4600D574E053465A4693401F00534640 +:10827000424693401E00AF4229D826D05B46A41B3D +:10828000BD41002B00DA79E0002200230092019327 +:1082900001235A46934001930123424693400093A1 +:1082A00019E08242D0D900220023009201930C9B56 +:1082B000002B01D01C605D600098019903B03CBCAC +:1082C00090469946A246AB46F0BDA342D6D90022BD +:1082D0000023009201934346002BE8D0FB0772086D +:1082E0001A4346467B080EE0AB4201D1A2420CD8AD +:1082F000A41A9D41012024196D410021013E24183A +:108300004D41002E06D0AB42EED9013E24196D41FD +:10831000002EF8D15B460098019900196941002BA5 +:1083200022DB2B005A46D3402A004446E2401C0080 +:108330005B461500002B2CDB26009E4033002600F8 +:108340004746BE403200801A994100900191AEE745 +:10835000424620239B1A5246DA40414613004A46C1 +:108360008A4017001F4382E7424620239B1A2A00B7 +:1083700046469A402300F3401343D5E74246202364 +:1083800000219B1A0022009101920122DA40019201 +:1083900082E74246202326009B1ADE402F00B44687 +:1083A000974066463B003343C9E7C046F0B55746A1 +:1083B0004546DE464E46E0B54C000E0387B0834688 +:1083C00092461D008046360B640DCF0F002C4FD017 +:1083D0006F4B9C4235D08023420F1B04F6001343A1 +:1083E00033439946C30098466A4B00269C460023B7 +:1083F000644403932B031B0B9B466B00ED0F50460D +:108400005B0D01955ED0624A934253D05A46D1002B +:108410008022400F120402430A4393465246D10081 +:108420005C4A9446002263443800684084460290C7 +:10843000E41A16430F2E00D9B4E0574BB6009B59EF +:108440009F460300334399466CD10023984602337C +:1084500008260393CEE7CB464146039A0197022AAA +:1084600065D1019B4A4C9C460023002298466BE054 +:108470000300334399464ED0002E00D1BCE13000BA +:10848000FBF7C2FD03000B3B1C2B00DDACE11D2202 +:10849000D31A5A460100DA4008398E40130033439C +:1084A00099465B468B40984600233C4C0026241A94 +:1084B00003939FE751465A46114329D10022934620 +:1084C0000232B1E7594601431ED05B46002B00D172 +:1084D0009EE15846FBF798FD03000B3B1C2B00DD8B +:1084E0008FE102005946083A91408B461D21CB1A74 +:1084F0005146D9400B0059460B4351469B4691408B +:10850000264B00221B1A8FE7002301229B468BE794 +:108510005146032288E700239846013304260024AD +:10852000039367E70323B14603930C2662E7032A0C +:1085300000D15CE2019B012A00D0E4E113409C469B +:10854000002300240022984600211203130B0A0D79 +:1085500012051A432305124C40462240134362463B +:108560005B00D2075B081343190007B03CBC904680 +:108570009946A246AB46F0BD002380229C461203DA +:108580009846034CE0E70023014C00229846DBE7C5 +:10859000FF07000001FCFFFFB09A00000DFCFFFF89 +:1085A000FFFF0F80D94500D939E100D134E1002324 +:1085B00046464D469A46013C5B460A0E1B021A434C +:1085C0000B02170C039313041B0C39002800904670 +:1085D0000193FAF73DF90200019B83465A432800B4 +:1085E00039009146FAF7BAF9350C09040D43A9454B +:1085F0000DD95B464544013BA84500D93AE1A94560 +:1086000000D837E102235B429C464544E3444B4695 +:10861000EB1A390018000493FAF71AF9019B0500C8 +:108620004343390004989946FAF798F9330409044A +:108630001B0C0B43994509D943446A1E984500D940 +:108640001AE1994500D817E1023D43444A469B1A76 +:108650005A4612042A4303999346100C0A0C914679 +:1086600009045A46090C4E460D001204120C4543EB +:10867000059151437243704352190E0CB218954242 +:1086800003D980256D02AC466044150C0904120420 +:10869000090C28185218834200D2CEE000D1C8E05D +:1086A0001D1A53469E1AB24592415242AB1A9A463F +:1086B000984500D117E139001800FAF7C9F8019B75 +:1086C00005004343390050460493FAF747F90498EC +:1086D0000B04310C1943884209D941446B1E88456B +:1086E00000D907E1884200D804E1023D4144049BDF +:1086F000CB1A180039000493FAF7AAF8019B8246B6 +:108700004343390004980193FAF728F901980B04C0 +:108710003104090C194388420DD953464144013BA9 +:10872000884500D9E8E0884200D8E5E002235B42B2 +:108730009C464144E244019B2D04CE1A51462943F4 +:10874000059D4F462A000B04080C1B0C5A43454359 +:108750007B4378435B19170CFB189D4203D9802596 +:108760006D02AC4660441D0C12041B04120C281848 +:108770009B18864200D293E000D18EE0012319437A +:10878000A04BE318002B00DC99E04A0700D09EE0E4 +:108790005A46D20106D55A469B4B1A40802393462F +:1087A000DB00E318994A934268DD0123029A984C52 +:1087B0001A400023944698460022C5E680224B4684 +:1087C000120313420AD05B46134206D11A43120326 +:1087D000120BAC4688468E4CB6E64B461A43120343 +:1087E000120BBC468A4CAFE603005A46283B9A401F +:1087F00000239146984657E65846FBF705FC203083 +:1088000040E603005246283B9A400021934677E613 +:10881000FBF7FAFB20305FE6884500D2C7E64B46FF +:10882000DE075D0843465B081E434346DB079A4666 +:10883000C2E60025924500D333E7039E5946B4466D +:10884000E244B245AD416D424544EB1801399845CB +:1088500007D2984200D97FE000D1BCE01D1A8B46B8 +:108860001FE79845FAD1039D5545F2D943468B46FB +:108870001D1A16E79B46CAE61500E7E65A46C908E0 +:1088800052070A435B0590465C0D5A460123029944 +:1088900052021940120B8C4656E6002B00D16FE7AE +:1088A00046444A1EB04529D91100864200D065E7EA +:1088B000039A934200D061E762E701214942012017 +:1088C000C21A382A21DD029B03409C4638E60F225B +:1088D0000A40042A00D15BE70A00111D914292412F +:1088E0005242934454E7474BE318002BE5DD012245 +:1088F0005242F2E71D00FAE69A461CE7B04239D828 +:108900006ED011003AE702933AE71F2A3CDC20239D +:108910009B1A0C005846994098404B1E99415B4663 +:10892000D440D340204308431A00430709D00F2303 +:108930000340042B05D00100081D88429B415B4287 +:10894000D21813023AD50123029A01241A400023B7 +:10895000944698460022F7E5022149428C46039D41 +:10896000E344AC46E244AA45AD416D424544ED18AE +:108970002D1A96E68A1E03994D008D42894149427F +:108980004144761803958FE71F204042C31A58468A +:10899000D8400300202A28D040205D46821A954006 +:1089A00029434A1E91411943072300220B4009D055 +:1089B0000F2300220B400800042BBDD101005307F8 +:1089C0005202120BC9081943012388460299002458 +:1089D00019408C46B8E55245BED88B46002560E666 +:1089E000039D9D42C6D3110062E70025D8E780228F +:1089F0005B4612031A43019B1203120B9C468846E6 +:108A0000034CA1E5FF030000FFFFFFFEFE0700008F +:108A1000FF070000F0B54F464646D6465C00C0B59D +:108A20001F03DB0F9A46174B0E034D00844680460A +:108A3000360B6D0DC90F91463F0B640D01209D4211 +:108A400008D09C4201D0A5420BD01CBC9046994650 +:108A5000A246F0BD63463343F7D1AC42F5D13A4369 +:108A6000F3D10120BE42F0D1C845EED1514507D027 +:108A7000002DEAD163461E433000461EB041E4E7B4 +:108A80000020E2E7FF070000F0B54546DE46574606 +:108A90004E46E0B51F033D0B2C4F0E034C00AB467A +:108AA0005D008446360B640DC90F90466D0DDB0FDB +:108AB000BC422AD0254FBD422DD0002C0FD13043CF +:108AC0000700814678427841C0B2002D17D15F4639 +:108AD0003A4314D14B460020002B0AD006E0002D6B +:108AE00002D15846024301D0994218D04842012190 +:108AF00008433CBC90469946A246AB46F0BD0028D0 +:108B0000F2D00120013B1843F3E737000743D1D0EF +:108B100002204042EDE75F461743CED0F8E7AC4273 +:108B2000E4DC03DA481E01210843E2E75E45DDD8B4 +:108B300006D000205E45DCD20123481E1843D8E74A +:108B4000C445D3D80020C445F6D3D2E7FF070000C0 +:108B5000F0B54E464546DE4657465C00E0B51F037D +:108B6000DB0F99462A4B0E034D00C90F8446360B86 +:108B70006D0D8B4690463F0B640D9D4220D0244BDB +:108B80009C4222D0002D12D1304343424341DBB2FC +:108B9000002C1FD0002B0CD04B460120013B03437F +:108BA00018003CBC90469946A246AB46F0BD002C4E +:108BB00016D0CB4517D05B46594201230B43EFE754 +:108BC000310002230143EBD1D9E7390002231143DD +:108BD000E6D1D7E73A43DDD100230028E0D0EAE729 +:108BE0003A43E6D1E7E7A542E5DC05DBBE42E2D841 +:108BF00007D00023BE42D3D25946012301390B438B +:108C0000CEE7C445D7D80023C445F5D3C8E7C0464E +:108C1000FF070000F0B54646D6464F460C03C0B5E8 +:108C2000CD0F4E00610A440F0C43C1005800400DA7 +:108C300084468A460F001903500F490A0143C6486B +:108C4000760DA846DB0FD200844500D1D8E0012084 +:108C50004340AB4200D1A6E06046351A002D00DC4F +:108C600005E1002810D10B00134300D1D7E06B1EA3 +:108C7000002B00D04BE153469F1ABA458041641A3D +:108C80004042241A01261EE0B34B9E4248D0802366 +:108C90001B041943382D00DD19E11F2D00DD4CE1C7 +:108CA00020230F005B1B10009A409F40E840531E9A +:108CB0009A41E940074317435346DF1B611ABA45FF +:108CC000A44164420C1B230200D4C5E06402650A7F +:108CD000002D00D1F6E02800FBF796F90300083BD1 +:108CE0001F2B00DDE9E020223C00D21A9D40D44039 +:108CF0009F4025439E4200DDDBE09E1B731C1F2B23 +:108D000000DD0AE120223800D21A290097402C0009 +:108D10009140D8407A1E9741DC40002601430F4322 +:108D20007B0709D00F233B40042B05D03B1DBB42E2 +:108D3000BF417F42E4191F00230225D5864B01362F +:108D40009E4200D1AFE0854B01251C40434662079F +:108D5000FF08640276051743240B760D1D400021A1 +:108D60002403230B0C0D7E4A24051C4314403305B9 +:108D700023435B00ED075B082B43380019001CBC44 +:108D800090469946A246F0BD012543466207FF087A +:108D90001743E4081D40704B9E4236D024037605ED +:108DA000240B760DDBE76346F31A002B00DC94E01E +:108DB0006046002835D068488642B1D080273F04FD +:108DC0003943382B00DCFDE00A43170000217A1EEE +:108DD0009741574457458041091944420C192302D1 +:108DE0003AD55D4B01369E4200D14BE101225B4BEF +:108DF0001C407B0817401F43E207174364088FE7B6 +:108E00000800104300D024E721E723003B4300D1B2 +:108E1000B9E18022120314432403240B9FE72E00A0 +:108E20007EE70800104300D1CAE0581E844600289F +:108E300000D0E7E052445245804164184042241873 +:108E400017000126230207D50226CFE764462C43EC +:108E500000D1B3E12C0067467B0700D062E76307CF +:108E6000FF081F4301254346E4081D4093E7002DFA +:108E700078D1751C6D056D0D012D00DCF2E05046BA +:108E8000801A8245BF41651A7F42ED1B8446280245 +:108E900000D48CE05046171ABA4292410C1B55423E +:108EA000651B984614E70125434600241D40002712 +:108EB00055E72A4CF61A2C4032E73D002838854009 +:108EC000002717E73800FBF79FF8203006E70A4332 +:108ED000170000217A1E9741EEE6002B00D0E5E056 +:108EE000731C9C465B055B0D012B00DC9FE01A4B5D +:108EF0009C4500D1C5E0524452458041641840422F +:108F00002418E707520817436408664608E7124822 +:108F1000854200D185E01D00BCE629001F3EF140DE +:108F2000202B00D17FE04022D31A9D402F437D1E8D +:108F3000AF4100240F4300268EE72B000F00203B9B +:108F4000DF40202D71D040235D1BA9400A43511EF4 +:108F50008A4100211743AFE6FF070000FFFF7FFFB4 +:108F6000FFFF0F80002E3ED0B34EB44545D0802683 +:108F700036046D423443382D00DDA8E01F2D00DD9E +:108F80001FE1202627005046761BB740E8400743E4 +:108F90005046B040461EB041EC403843171ABA4222 +:108FA00092410C1B5242A41A664698468BE66446D0 +:108FB00067462C4300D08BE6002500260027EAE612 +:108FC0001E00ADE61F2B60DC2027F81A0F00844638 +:108FD00087401000D840074360468240501E8241BF +:108FE000D9401743F5E626005046064305D0ED4329 +:108FF000002DD3D0904EB445BDD10C00170066466D +:1090000098468DE68C4883420BD06346D9E6002D06 +:1090100000D096E00800104300D1E2E00C001700F9 +:109020009846854E7CE6002580E700218EE72300E8 +:1090300050460343002E00D0A8E0002B00D1DEE014 +:109040000B00134300D16BE6524452458041641833 +:10905000404224181700230200D4FDE6774B6646F1 +:109060001C405DE6250050460543002ECFD1002D63 +:109070004FD10C00144300D1A0E00C00170098461B +:109080004EE666460024002785E61F000800203FC4 +:10909000F8400700202B00D18EE04020C31A9940F1 +:1090A0000A43511E8A410021174392E6002E14D133 +:1090B00026005046064362D0DB43002B5CD1871864 +:1090C0009742924164185242A418664687E6504679 +:1090D0002043441EA041002460E7574EB4454ED0C3 +:1090E000802636045B423443382B00DD7FE01F2BA3 +:1090F00000DD8BE0202627005046F61AB740D84006 +:1091000007435046B040461EB0410743DC40BF18FD +:10911000D6E70D00154300D102E65046801A82457D +:10912000BF41651A7F42ED1B8446280200D48DE6BC +:109130005046171ABA4292410C1B5242A41A984642 +:10914000EEE50D00154300D16BE750466707C008F8 +:1091500007438020E4080003044207D0CD080542FD +:1091600004D12C009846D70849070F437B0FE40031 +:109170001C43FF00304ED3E52F4EB445B4D10C0054 +:1091800017006646CCE500270024E8E5002B39D01F +:109190000B00134300D144E7C00867070743802052 +:1091A000E40800030442E1D0CB080342DED1D70833 +:1091B00049070F431C00D9E7002171E7002500276C +:1091C000E9E52E002700203EF740202D2FD0402635 +:1091D000751BAC4050462043441EA0410024384338 +:1091E000DCE6802400252403134E0027D3E55046F7 +:1091F00020430700781E87410024BF1860E70C0059 +:1092000017008DE50C0017000B4E89E51E002700A6 +:10921000203EF740202B0CD04026F31A9C405046AD +:109220002043441EA04107430024BF1848E7002400 +:10923000D0E70024F3E7C046FF070000FFFF7FFFF1 +:1092400070B50E4E0D031C0349005B002D0B490D3C +:10925000240B5B0DB14204D0084900208B4208D09A +:1092600070BD05430120002DFAD1044900208B4236 +:10927000F6D114432000441EA041F1E7FF0700008F +:1092800030B5134D0A034B00120B5B0DC90F0024C0 +:10929000AB4210DD0F4CA3420FDC80240E4D640363 +:1092A0002243ED1A1F2D0BDD0C48C31ADA4054423D +:1092B000002900D11400200030BD094BCC18FAE77A +:1092C000084CE840A44663449A400243EFE7C04696 +:1092D000FE0300001D04000033040000130400001E +:1092E000FFFFFF7FEDFBFFFF70B5002830D0C317F5 +:1092F000C4185C40C50F2000FAF786FE174B184AC9 +:109300001B1AD21A1F2A18DD164AD21A94400022BC +:1093100024035B05240B5B0D0021100024030A0DC0 +:10932000240B12052243104C1B05224013435B0003 +:10933000ED075B082B43190070BD210091400A0026 +:109340000B21081AC4405B052403240B5B0DE3E7E3 +:109350000025002300240022DEE7C0461E04000092 +:109360003304000013040000FFFF0F8010B5002934 +:1093700003D1FAF749FE203002E0081CFAF744FE58 +:1093800010BDC046260300007205000072050000F3 +:1093900072050000720500007205000072050000F1 +:1093A00072050000720500007205000072050000E1 +:1093B00072050000720500007205000072050000D1 +:1093C000720500000E030000720500007205000027 +:1093D00072050000720500007205000072050000B1 +:1093E00072050000720500007205000072050000A1 +:1093F0007205000072050000720500007205000091 +:10940000720500001E0300007205000072050000D6 +:109410007205000072050000720500007205000070 +:109420007205000072050000720500007205000060 +:109430007205000072050000720500007205000050 +:1094400072050000160300002E030000F602000063 +:1094500006030000FE0200000200000003000000FE +:1094600028000000290000000400000005000000A2 +:10947000060000000700000020000000210000009E +:10948000220000002300000024000000250000004E +:10949000260000002700000008000000090000006E +:1094A0000A0000000B00000000080042000C00420F +:1094B000001000420014004200180042001C00424C +:1094C00050756C73652077696474683A2025640A66 +:1094D0000000000000010000000200000004000085 +:1094E000040202001A1A1B00FFFFFF00FFFFFF002B +:1094F000FFFF00000804020001000000020000005D +:10950000040000000800000000100000002000001F +:109510000040000000800000000001000000020088 +:109520000000040000000800476F696E6720666F46 +:109530007277617264210A00476F696E6720626109 +:10954000636B7761726473210A00000053746F705B +:1095500070696E67210A000025630000555341526F +:109560005420446562756767696E6720696E697427 +:1095700069616C697A65640A0000000026210000B8 +:109580002221000022210000882100008821000003 +:109590003A2100002C21000040210000762100002B +:1095A00010220000F0210000F02100007C220000C9 +:1095B000022200001E220000F42100002C220000E4 +:1095C0006C220000B42E0000842E0000962E0000B5 +:1095D000D82D0000962E00007A2E0000962E000056 +:1095E000D82D0000842E0000842E00007A2E00006A +:1095F000D82D0000E02D0000E02D0000E02D00003F +:109600009C2E0000842E0000842E0000582E0000A6 +:109610003C2F0000582E00007A2E0000582E00002B +:109620003C2F0000842E0000842E00007A2E0000C3 +:109630003C2F0000E02D0000E02D0000E02D000098 +:10964000462F0000E43000003430000034300000C9 +:1096500032300000D6300000D6300000CC300000A0 +:1096600032300000D6300000CC300000D630000090 +:1096700032300000DC300000DC300000DC30000064 +:109680006C310000743B0000343A0000343A0000B2 +:10969000303A00004C3B00004C3B00003E3B0000D9 +:1096A000303A00004C3B00003E3B00004C3B0000C9 +:1096B000303A0000543B0000543B0000543B000093 +:1096C000583D0000100000201049000084490000AF +:1096D00084490000F44800008449000084490000E7 +:1096E0008449000084490000844900008449000046 +:1096F000FC480000DE43000084490000984300005D +:10970000E843000084490000344400001E46000085 +:109710001E4600001E4600001E4600001E460000B9 +:109720001E4600001E4600001E4600001E460000A9 +:1097300084490000844900008449000084490000F5 +:1097400084490000844900008449000084490000E5 +:1097500084490000844900003C4400008445000026 +:1097600084490000844500008449000084490000C9 +:1097700084490000844900004E46000084490000EE +:1097800084490000564600008449000084490000D6 +:10979000844900008449000084490000F846000024 +:1097A00084490000844900002A47000084490000E1 +:1097B0008449000084490000844900008449000075 +:1097C0008449000084490000844900008449000065 +:1097D00084490000244800005848000084450000E7 +:1097E00084450000844500006A4800005848000095 +:1097F0008449000084490000724800008449000048 +:109800008C47000052490000C8480000C2470000D1 +:1098100084490000CA470000844900002049000034 +:10982000844900008449000082480000494E4600F7 +:10983000696E66004E414E006E616E00303132330B +:10984000343536373839414243444546000000003C +:1098500030313233343536373839616263646566A6 +:1098600000000000286E756C6C29000030000000BC +:1098700020202020202020202020202020202020E8 +:1098800030303030303030303030303030303030D8 +:10989000496E66696E697479000000004E614E0081 +:1098A0000080E03779C34143176E05B5B5B89346DC +:1098B000F5F93FE9034F384D321D30F94877825AA8 +:1098C0003CBF737FDD4F1575000000000000F03FC6 +:1098D000000000000000244000000000000059408B +:1098E0000000000000408F40000000000088C340DE +:1098F00000000000006AF8400000000080842E4153 +:1099000000000000D01263410000000084D797419E +:109910000000000065CDCD41000000205FA00242A4 +:10992000000000E876483742000000A2941A6D4219 +:10993000000040E59C30A2420000901EC4BCD6420C +:1099400000003426F56B0C430080E03779C34143B7 +:1099500000A0D8855734764300C84E676DC1AB432D +:10996000003D9160E458E143408CB5781DAF15444B +:1099700050EFE2D6E41A4B4492D54D06CFF0804426 +:10998000F64AE1C7022DB544B49DD9794378EA443B +:1099900005000000190000007D00000043000000E9 +:1099A000504F5349580000002E0000000020202096 +:1099B000202020202020282828282820202020207F +:1099C000202020202020202020202020208810104F +:1099D00010101010101010101010101010040404AB +:1099E0000404040404040410101010101010414169 +:1099F0004141414101010101010101010101010157 +:109A0000010101010101010110101010101042426A +:109A10004242424202020202020202020202020226 +:109A200002020202020202021010101020000000C6 +:109A30000000000000000000000000000000000026 +:109A40000000000000000000000000000000000016 +:109A50000000000000000000000000000000000006 +:109A600000000000000000000000000000000000F6 +:109A700000000000000000000000000000000000E6 +:109A800000000000000000000000000000000000D6 +:109A900000000000000000000000000000000000C6 +:109AA00000000000000000000000000000000000B6 +:109AB000A485000086850000408500005E840000CB +:109AC0004085000078850000408500005E8400002D +:109AD0008685000086850000788500005E84000091 +:109AE000568400005684000056840000BC870000A5 +:109AF000F8B5C046F8BC08BC9E467047514200000D +:109B0000DD000000F8B5C046F8BC08BC9E467047B2 +:049B1000B50000009C +:089B140018E7FF7F01000000CB +:109B1C00401F0000080000000100000010000020A1 +:109B2C0000000000FC02002064030020CC03002095 +:109B3C000000000000000000000000000000000019 +:109B4C000000000000000000000000000000000009 +:109B5C0000000000000000000000000000000000F9 +:109B6C0000000000000000000000000000000000E9 +:109B7C0000000000000000000000000000000000D9 +:109B8C0000000000000000000000000000000000C9 +:109B9C0000000000000000000000000000000000B9 +:109BAC0000000000000000000000000000000000A9 +:109BBC000000000000000000000000000000000099 +:109BCC000000000000000000010000000000000088 +:109BDC000E33CDAB34126DE6ECDE05000B0000004D +:109BEC000000000000000000000000000000000069 +:109BFC000000000000000000000000000000000059 +:109C0C000000000000000000000000000000000048 +:109C1C000000000000000000000000000000000038 +:109C2C000000000000000000000000000000000028 +:109C3C000000000000000000000000000000000018 +:109C4C000000000000000000000000000000000008 +:109C5C0000000000000000000000000000000000F8 +:109C6C0000000000000000000000000000000000E8 +:109C7C0000000000000000000000000000000000D8 +:109C8C0000000000000000000000000000000000C8 +:109C9C0000000000000000000000000000000000B8 +:109CAC0000000000000000000000000000000000A8 +:109CBC000000000000000000000000000000000098 +:109CCC000000000000000000000000000000000088 +:109CDC000000000000000000000000000000000078 +:109CEC000000000000000000000000000000000068 +:109CFC000000000000000000000000000000000058 +:109D0C000000000000000000000000000000000047 +:109D1C000000000000000000000000000000000037 +:109D2C000000000000000000000000000000000027 +:109D3C000000000000000000000000000000000017 +:109D4C000000000000000000000000000000000007 +:109D5C0000000000000000000000000000000000F7 +:109D6C0000000000000000000000000000000000E7 +:109D7C0000000000000000000000000000000000D7 +:109D8C0000000000000000000000000000000000C7 +:109D9C0000000000000000000000000000000000B7 +:109DAC0000000000000000000000000000000000A7 +:109DBC000000000000000000000000000000000097 +:109DCC000000000000000000000000000000000087 +:109DDC000000000000000000000000000000000077 +:109DEC000000000000000000000000000000000067 +:109DFC000000000000000000000000000000000057 +:109E0C000000000000000000000000000000000046 +:109E1C000000000000000000000000000000000036 +:109E2C000000000000000000000000000000000026 +:109E3C000000000000000000000000000000000016 +:109E4C000000000000000000000000000000000006 +:109E5C0000000000000000000000000000000000F6 +:109E6C0000000000000000000000000000000000E6 +:109E7C0000000000000000000000000000000000D6 +:109E8C0000000000000000000000000000000000C6 +:109E9C0000000000000000000000000000000000B6 +:109EAC0000000000000000000000000000000000A6 +:109EBC000000000000000000000000000000000096 +:109ECC000000000000000000000000000000000086 +:109EDC000000000000000000000000000000000076 +:109EEC000000000000000000000000000000000066 +:109EFC000000000000000000000000000000000056 +:109F0C000000000000000000000000000000000045 +:109F1C000000000000000000000000000000000035 +:109F2C000000000000000000000000000000000025 +:109F3C000000000000000000000000000000000015 +:109F4C000000000000000000980D00200000000040 +:109F5C00000000003C0400203C04002044040020CD +:109F6C00440400204C0400204C0400205404002025 +:109F7C00540400205C0400205C04002064040020D5 +:109F8C00640400206C0400206C0400207404002085 +:109F9C00740400207C0400207C0400208404002035 +:109FAC00840400208C0400208C04002094040020E5 +:109FBC00940400209C0400209C040020A404002095 +:109FCC00A4040020AC040020AC040020B404002045 +:109FDC00B4040020BC040020BC040020C4040020F5 +:109FEC00C4040020CC040020CC040020D4040020A5 +:109FFC00D4040020DC040020DC040020E404002055 +:10A00C00E4040020EC040020EC040020F404002004 +:10A01C00F4040020FC040020FC04002004050020B3 +:10A02C00040500200C0500200C0500201405002060 +:10A03C00140500201C0500201C0500202405002010 +:10A04C00240500202C0500202C05002034050020C0 +:10A05C00340500203C0500203C0500204405002070 +:10A06C00440500204C0500204C0500205405002020 +:10A07C00540500205C0500205C05002064050020D0 +:10A08C00640500206C0500206C0500207405002080 +:10A09C00740500207C0500207C0500208405002030 +:10A0AC00840500208C0500208C05002094050020E0 +:10A0BC00940500209C0500209C050020A405002090 +:10A0CC00A4050020AC050020AC050020B405002040 +:10A0DC00B4050020BC050020BC050020C4050020F0 +:10A0EC00C4050020CC050020CC050020D4050020A0 +:10A0FC00D4050020DC050020DC050020E405002050 +:10A10C00E4050020EC050020EC050020F4050020FF +:10A11C00F4050020FC050020FC05002004060020AE +:10A12C00040600200C0600200C060020140600205B +:10A13C00140600201C0600201C060020240600200B +:10A14C00240600202C0600202C06002034060020BB +:10A15C00340600203C0600203C060020440600206B +:10A16C00440600204C0600204C060020540600201B +:10A17C00540600205C0600205C06002064060020CB +:10A18C00640600206C0600206C060020740600207B +:10A19C00740600207C0600207C060020840600202B +:10A1AC00840600208C0600208C06002094060020DB +:10A1BC00940600209C0600209C060020A40600208B +:10A1CC00A4060020AC060020AC060020B40600203B +:10A1DC00B4060020BC060020BC060020C4060020EB +:10A1EC00C4060020CC060020CC060020D40600209B +:10A1FC00D4060020DC060020DC060020E40600204B +:10A20C00E4060020EC060020EC060020F4060020FA +:10A21C00F4060020FC060020FC06002004070020A9 +:10A22C00040700200C0700200C0700201407002056 +:10A23C00140700201C0700201C0700202407002006 +:10A24C00240700202C0700202C07002034070020B6 +:10A25C00340700203C0700203C0700204407002066 +:10A26C00440700204C0700204C0700205407002016 +:10A27C00540700205C0700205C07002064070020C6 +:10A28C00640700206C0700206C0700207407002076 +:10A29C00740700207C0700207C0700208407002026 +:10A2AC00840700208C0700208C07002094070020D6 +:10A2BC00940700209C0700209C070020A407002086 +:10A2CC00A4070020AC070020AC070020B407002036 +:10A2DC00B4070020BC070020BC070020C4070020E6 +:10A2EC00C4070020CC070020CC070020D407002096 +:10A2FC00D4070020DC070020DC070020E407002046 +:10A30C00E4070020EC070020EC070020F4070020F5 +:10A31C00F4070020FC070020FC07002004080020A4 +:10A32C00040800200C0800200C0800201408002051 +:10A33C00140800201C0800201C0800202408002001 +:10A34C00240800202C0800202C08002034080020B1 +:10A35C0034080020FFFFFFFF000002004300000054 +:10A36C0000000000000000000000000000000000E1 +:10A37C00000000000000000000000000430000008E +:10A38C0000000000000000000000000000000000C1 +:10A39C00000000000000000000000000430000006E +:10A3AC0000000000000000000000000000000000A1 +:10A3BC00000000000000000000000000430000004E +:10A3CC000000000000000000000000000000000081 +:10A3DC00000000000000000000000000430000002E +:10A3EC000000000000000000000000000000000061 +:10A3FC00000000000000000000000000430000000E +:10A40C000000000000000000000000000000000040 +:10A41C0000000000000000000000000043000000ED +:10A42C000000000000000000000000000000000020 +:10A43C00000000000000000000000000817F000010 +:10A44C00397B000000000000AC990000A8990000C6 +:10A45C00D0940000D0940000D0940000D094000060 +:10A46C00D0940000D0940000D0940000D094000050 +:10A47C00D0940000FFFFFFFFFFFFFFFFFFFFFFFF78 +:10A48C00FFFF000001004153434949000000000058 +:10A49C0000000000000000000000000000000000B0 +:10A4AC000000000000004153434949000000000037 +:10A4BC000000000000000000000000000000000090 +:08A4CC00000000000000000088 +:04000003000026B91A +:00000001FF diff --git a/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/Debug/ePenguin-Boaty-Testbed.lss b/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/Debug/ePenguin-Boaty-Testbed.lss new file mode 100644 index 0000000..ac5f4ac --- /dev/null +++ b/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/Debug/ePenguin-Boaty-Testbed.lss @@ -0,0 +1,18931 @@ + +ePenguin-Boaty-Testbed.elf: file format elf32-littlearm + +Sections: +Idx Name Size VMA LMA File off Algn + 0 .text 00009b14 00000000 00000000 00010000 2**3 + CONTENTS, ALLOC, LOAD, READONLY, CODE + 1 .ARM.exidx 00000008 00009b14 00009b14 00019b14 2**2 + CONTENTS, ALLOC, LOAD, READONLY, DATA + 2 .relocate 000009b8 20000000 00009b1c 00020000 2**3 + CONTENTS, ALLOC, LOAD, DATA + 3 .bss 00000408 200009b8 0000a4d4 000209b8 2**2 + ALLOC + 4 .stack 00002000 20000dc0 0000a8dc 000209b8 2**0 + ALLOC + 5 .ARM.attributes 00000028 00000000 00000000 000209b8 2**0 + CONTENTS, READONLY + 6 .comment 00000059 00000000 00000000 000209e0 2**0 + CONTENTS, READONLY + 7 .debug_info 0004262e 00000000 00000000 00020a39 2**0 + CONTENTS, READONLY, DEBUGGING + 8 .debug_abbrev 00005509 00000000 00000000 00063067 2**0 + CONTENTS, READONLY, DEBUGGING + 9 .debug_loc 00006e7d 00000000 00000000 00068570 2**0 + CONTENTS, READONLY, DEBUGGING + 10 .debug_aranges 00000720 00000000 00000000 0006f3ed 2**0 + CONTENTS, READONLY, DEBUGGING + 11 .debug_ranges 00000900 00000000 00000000 0006fb0d 2**0 + CONTENTS, READONLY, DEBUGGING + 12 .debug_macro 0001e5f6 00000000 00000000 0007040d 2**0 + CONTENTS, READONLY, DEBUGGING + 13 .debug_line 00011d83 00000000 00000000 0008ea03 2**0 + CONTENTS, READONLY, DEBUGGING + 14 .debug_str 0009328e 00000000 00000000 000a0786 2**0 + CONTENTS, READONLY, DEBUGGING + 15 .debug_frame 00001df0 00000000 00000000 00133a14 2**2 + CONTENTS, READONLY, DEBUGGING + +Disassembly of section .text: + +00000000 : + 0: c0 2d 00 20 b9 26 00 00 b5 26 00 00 b5 26 00 00 .-. .&...&...&.. + ... + 2c: b5 26 00 00 00 00 00 00 00 00 00 00 b5 26 00 00 .&...........&.. + 3c: b5 26 00 00 b5 26 00 00 b5 26 00 00 b5 26 00 00 .&...&...&...&.. + 4c: b5 26 00 00 89 1f 00 00 b5 26 00 00 b5 26 00 00 .&.......&...&.. + 5c: b5 26 00 00 b5 26 00 00 dd 1e 00 00 ed 1e 00 00 .&...&.......... + 6c: fd 1e 00 00 0d 1f 00 00 1d 1f 00 00 2d 1f 00 00 ............-... + 7c: 1d 15 00 00 2d 15 00 00 3d 15 00 00 b5 26 00 00 ....-...=....&.. + 8c: b5 26 00 00 b5 26 00 00 b5 26 00 00 b5 26 00 00 .&...&...&...&.. + 9c: 85 05 00 00 b5 26 00 00 b5 26 00 00 b5 26 00 00 .....&...&...&.. + ac: b5 26 00 00 00 00 00 00 .&...... + +000000b4 <__do_global_dtors_aux>: + b4: b510 push {r4, lr} + b6: 4c06 ldr r4, [pc, #24] ; (d0 <__do_global_dtors_aux+0x1c>) + b8: 7823 ldrb r3, [r4, #0] + ba: 2b00 cmp r3, #0 + bc: d107 bne.n ce <__do_global_dtors_aux+0x1a> + be: 4b05 ldr r3, [pc, #20] ; (d4 <__do_global_dtors_aux+0x20>) + c0: 2b00 cmp r3, #0 + c2: d002 beq.n ca <__do_global_dtors_aux+0x16> + c4: 4804 ldr r0, [pc, #16] ; (d8 <__do_global_dtors_aux+0x24>) + c6: e000 b.n ca <__do_global_dtors_aux+0x16> + c8: bf00 nop + ca: 2301 movs r3, #1 + cc: 7023 strb r3, [r4, #0] + ce: bd10 pop {r4, pc} + d0: 200009b8 .word 0x200009b8 + d4: 00000000 .word 0x00000000 + d8: 00009b1c .word 0x00009b1c + +000000dc : + dc: 4b08 ldr r3, [pc, #32] ; (100 ) + de: b510 push {r4, lr} + e0: 2b00 cmp r3, #0 + e2: d003 beq.n ec + e4: 4907 ldr r1, [pc, #28] ; (104 ) + e6: 4808 ldr r0, [pc, #32] ; (108 ) + e8: e000 b.n ec + ea: bf00 nop + ec: 4807 ldr r0, [pc, #28] ; (10c ) + ee: 6803 ldr r3, [r0, #0] + f0: 2b00 cmp r3, #0 + f2: d100 bne.n f6 + f4: bd10 pop {r4, pc} + f6: 4b06 ldr r3, [pc, #24] ; (110 ) + f8: 2b00 cmp r3, #0 + fa: d0fb beq.n f4 + fc: 4798 blx r3 + fe: e7f9 b.n f4 + 100: 00000000 .word 0x00000000 + 104: 200009bc .word 0x200009bc + 108: 00009b1c .word 0x00009b1c + 10c: 00009b1c .word 0x00009b1c + 110: 00000000 .word 0x00000000 + +00000114 : + 114: b510 push {r4, lr} + 116: 2200 movs r2, #0 + 118: 2300 movs r3, #0 + 11a: 7002 strb r2, [r0, #0] + 11c: 7042 strb r2, [r0, #1] + 11e: 2100 movs r1, #0 + 120: 8042 strh r2, [r0, #2] + 122: 7101 strb r1, [r0, #4] + 124: 7603 strb r3, [r0, #24] + 126: 6202 str r2, [r0, #32] + 128: 61c2 str r2, [r0, #28] + 12a: 6082 str r2, [r0, #8] + 12c: 7303 strb r3, [r0, #12] + 12e: 24c0 movs r4, #192 ; 0xc0 + 130: 0164 lsls r4, r4, #5 + 132: 81c4 strh r4, [r0, #14] + 134: 7403 strb r3, [r0, #16] + 136: 7443 strb r3, [r0, #17] + 138: 7483 strb r3, [r0, #18] + 13a: 74c3 strb r3, [r0, #19] + 13c: 7503 strb r3, [r0, #20] + 13e: 242a movs r4, #42 ; 0x2a + 140: 5503 strb r3, [r0, r4] + 142: 7543 strb r3, [r0, #21] + 144: 7583 strb r3, [r0, #22] + 146: 3c06 subs r4, #6 + 148: 5503 strb r3, [r0, r4] + 14a: 84c2 strh r2, [r0, #38] ; 0x26 + 14c: 8502 strh r2, [r0, #40] ; 0x28 + 14e: 75c1 strb r1, [r0, #23] + 150: 232b movs r3, #43 ; 0x2b + 152: 54c1 strb r1, [r0, r3] + 154: 3301 adds r3, #1 + 156: 54c1 strb r1, [r0, r3] + 158: bd10 pop {r4, pc} + ... + +0000015c : + 15c: b5f0 push {r4, r5, r6, r7, lr} + 15e: 46d6 mov lr, sl + 160: 464f mov r7, r9 + 162: 4646 mov r6, r8 + 164: b5c0 push {r6, r7, lr} + 166: b096 sub sp, #88 ; 0x58 + 168: 0007 movs r7, r0 + 16a: 0016 movs r6, r2 + 16c: 6001 str r1, [r0, #0] + 16e: 4ac6 ldr r2, [pc, #792] ; (488 ) + 170: 6a10 ldr r0, [r2, #32] + 172: 2380 movs r3, #128 ; 0x80 + 174: 025b lsls r3, r3, #9 + 176: 4303 orrs r3, r0 + 178: 6213 str r3, [r2, #32] + 17a: 780b ldrb r3, [r1, #0] + 17c: 2005 movs r0, #5 + 17e: 07db lsls r3, r3, #31 + 180: d505 bpl.n 18e + 182: b016 add sp, #88 ; 0x58 + 184: bc1c pop {r2, r3, r4} + 186: 4690 mov r8, r2 + 188: 4699 mov r9, r3 + 18a: 46a2 mov sl, r4 + 18c: bdf0 pop {r4, r5, r6, r7, pc} + 18e: 780b ldrb r3, [r1, #0] + 190: 3017 adds r0, #23 + 192: 079b lsls r3, r3, #30 + 194: d4f5 bmi.n 182 + 196: 7873 ldrb r3, [r6, #1] + 198: 713b strb r3, [r7, #4] + 19a: 2b00 cmp r3, #0 + 19c: d104 bne.n 1a8 + 19e: 4abb ldr r2, [pc, #748] ; (48c ) + 1a0: 6c13 ldr r3, [r2, #64] ; 0x40 + 1a2: 2104 movs r1, #4 + 1a4: 430b orrs r3, r1 + 1a6: 6413 str r3, [r2, #64] ; 0x40 + 1a8: 2300 movs r3, #0 + 1aa: 60bb str r3, [r7, #8] + 1ac: 60fb str r3, [r7, #12] + 1ae: 613b str r3, [r7, #16] + 1b0: 76bb strb r3, [r7, #26] + 1b2: 76fb strb r3, [r7, #27] + 1b4: 833b strh r3, [r7, #24] + 1b6: 773b strb r3, [r7, #28] + 1b8: 4bb5 ldr r3, [pc, #724] ; (490 ) + 1ba: 601f str r7, [r3, #0] + 1bc: 232a movs r3, #42 ; 0x2a + 1be: 5cf3 ldrb r3, [r6, r3] + 1c0: 2b00 cmp r3, #0 + 1c2: d105 bne.n 1d0 + 1c4: 7d33 ldrb r3, [r6, #20] + 1c6: 2b00 cmp r3, #0 + 1c8: d102 bne.n 1d0 + 1ca: 3301 adds r3, #1 + 1cc: 777b strb r3, [r7, #29] + 1ce: e001 b.n 1d4 + 1d0: 2300 movs r3, #0 + 1d2: 777b strb r3, [r7, #29] + 1d4: 683b ldr r3, [r7, #0] + 1d6: 4698 mov r8, r3 + 1d8: 7833 ldrb r3, [r6, #0] + 1da: 466a mov r2, sp + 1dc: 7013 strb r3, [r2, #0] + 1de: 4669 mov r1, sp + 1e0: 201e movs r0, #30 + 1e2: 4bac ldr r3, [pc, #688] ; (494 ) + 1e4: 4798 blx r3 + 1e6: 201e movs r0, #30 + 1e8: 4bab ldr r3, [pc, #684] ; (498 ) + 1ea: 4798 blx r3 + 1ec: 232c movs r3, #44 ; 0x2c + 1ee: 5cf2 ldrb r2, [r6, r3] + 1f0: 2a00 cmp r2, #0 + 1f2: d054 beq.n 29e + 1f4: 3b01 subs r3, #1 + 1f6: 5cf5 ldrb r5, [r6, r3] + 1f8: 7b33 ldrb r3, [r6, #12] + 1fa: 18eb adds r3, r5, r3 + 1fc: b2db uxtb r3, r3 + 1fe: 18d1 adds r1, r2, r3 + 200: b2c9 uxtb r1, r1 + 202: 428b cmp r3, r1 + 204: d221 bcs.n 24a + 206: 1952 adds r2, r2, r5 + 208: b2d3 uxtb r3, r2 + 20a: 4699 mov r9, r3 + 20c: 4ba3 ldr r3, [pc, #652] ; (49c ) + 20e: 469a mov sl, r3 + 210: e003 b.n 21a + 212: 3501 adds r5, #1 + 214: b2ed uxtb r5, r5 + 216: 454d cmp r5, r9 + 218: d017 beq.n 24a + 21a: 240f movs r4, #15 + 21c: 402c ands r4, r5 + 21e: 7b33 ldrb r3, [r6, #12] + 220: 18e4 adds r4, r4, r3 + 222: 2250 movs r2, #80 ; 0x50 + 224: 499e ldr r1, [pc, #632] ; (4a0 ) + 226: a802 add r0, sp, #8 + 228: 47d0 blx sl + 22a: 2c13 cmp r4, #19 + 22c: d8f1 bhi.n 212 + 22e: 00a4 lsls r4, r4, #2 + 230: ab02 add r3, sp, #8 + 232: 58e0 ldr r0, [r4, r3] + 234: a901 add r1, sp, #4 + 236: 2300 movs r3, #0 + 238: 704b strb r3, [r1, #1] + 23a: 70cb strb r3, [r1, #3] + 23c: 708b strb r3, [r1, #2] + 23e: 3301 adds r3, #1 + 240: 700b strb r3, [r1, #0] + 242: b2c0 uxtb r0, r0 + 244: 4b97 ldr r3, [pc, #604] ; (4a4 ) + 246: 4798 blx r3 + 248: e7e3 b.n 212 + 24a: 89f4 ldrh r4, [r6, #14] + 24c: 2250 movs r2, #80 ; 0x50 + 24e: 4994 ldr r1, [pc, #592] ; (4a0 ) + 250: a802 add r0, sp, #8 + 252: 4b92 ldr r3, [pc, #584] ; (49c ) + 254: 4798 blx r3 + 256: 2c13 cmp r4, #19 + 258: d913 bls.n 282 + 25a: 7d73 ldrb r3, [r6, #21] + 25c: 009b lsls r3, r3, #2 + 25e: b2db uxtb r3, r3 + 260: 4642 mov r2, r8 + 262: 7013 strb r3, [r2, #0] + 264: 7db3 ldrb r3, [r6, #22] + 266: 01db lsls r3, r3, #7 + 268: 7872 ldrb r2, [r6, #1] + 26a: 4313 orrs r3, r2 + 26c: b2db uxtb r3, r3 + 26e: 4642 mov r2, r8 + 270: 7053 strb r3, [r2, #1] + 272: 7933 ldrb r3, [r6, #4] + 274: 2b34 cmp r3, #52 ; 0x34 + 276: d900 bls.n 27a + 278: e17b b.n 572 + 27a: 009b lsls r3, r3, #2 + 27c: 4a8a ldr r2, [pc, #552] ; (4a8 ) + 27e: 58d3 ldr r3, [r2, r3] + 280: 469f mov pc, r3 + 282: 00a4 lsls r4, r4, #2 + 284: ab02 add r3, sp, #8 + 286: 58e0 ldr r0, [r4, r3] + 288: a901 add r1, sp, #4 + 28a: 2300 movs r3, #0 + 28c: 704b strb r3, [r1, #1] + 28e: 70cb strb r3, [r1, #3] + 290: 708b strb r3, [r1, #2] + 292: 3301 adds r3, #1 + 294: 700b strb r3, [r1, #0] + 296: b2c0 uxtb r0, r0 + 298: 4b82 ldr r3, [pc, #520] ; (4a4 ) + 29a: 4798 blx r3 + 29c: e7dd b.n 25a + 29e: 7b34 ldrb r4, [r6, #12] + 2a0: 2250 movs r2, #80 ; 0x50 + 2a2: 497f ldr r1, [pc, #508] ; (4a0 ) + 2a4: a802 add r0, sp, #8 + 2a6: 4b7d ldr r3, [pc, #500] ; (49c ) + 2a8: 4798 blx r3 + 2aa: 2c13 cmp r4, #19 + 2ac: d915 bls.n 2da + 2ae: 89f4 ldrh r4, [r6, #14] + 2b0: 2250 movs r2, #80 ; 0x50 + 2b2: 497b ldr r1, [pc, #492] ; (4a0 ) + 2b4: a802 add r0, sp, #8 + 2b6: 4b79 ldr r3, [pc, #484] ; (49c ) + 2b8: 4798 blx r3 + 2ba: 2c13 cmp r4, #19 + 2bc: d8cd bhi.n 25a + 2be: 00a4 lsls r4, r4, #2 + 2c0: ab02 add r3, sp, #8 + 2c2: 58e0 ldr r0, [r4, r3] + 2c4: a901 add r1, sp, #4 + 2c6: 2300 movs r3, #0 + 2c8: 704b strb r3, [r1, #1] + 2ca: 70cb strb r3, [r1, #3] + 2cc: 708b strb r3, [r1, #2] + 2ce: 3301 adds r3, #1 + 2d0: 700b strb r3, [r1, #0] + 2d2: b2c0 uxtb r0, r0 + 2d4: 4b73 ldr r3, [pc, #460] ; (4a4 ) + 2d6: 4798 blx r3 + 2d8: e7bf b.n 25a + 2da: 00a4 lsls r4, r4, #2 + 2dc: ab02 add r3, sp, #8 + 2de: 58e0 ldr r0, [r4, r3] + 2e0: a901 add r1, sp, #4 + 2e2: 2300 movs r3, #0 + 2e4: 704b strb r3, [r1, #1] + 2e6: 70cb strb r3, [r1, #3] + 2e8: 708b strb r3, [r1, #2] + 2ea: 3301 adds r3, #1 + 2ec: 700b strb r3, [r1, #0] + 2ee: b2c0 uxtb r0, r0 + 2f0: 4b6c ldr r3, [pc, #432] ; (4a4 ) + 2f2: 4798 blx r3 + 2f4: e7db b.n 2ae + 2f6: 2304 movs r3, #4 + 2f8: 2410 movs r4, #16 + 2fa: 2102 movs r1, #2 + 2fc: e01a b.n 334 + 2fe: 7c71 ldrb r1, [r6, #17] + 300: 7c33 ldrb r3, [r6, #16] + 302: 2410 movs r4, #16 + 304: e016 b.n 334 + 306: 2306 movs r3, #6 + 308: 2410 movs r4, #16 + 30a: 2101 movs r1, #1 + 30c: e012 b.n 334 + 30e: 2308 movs r3, #8 + 310: 2410 movs r4, #16 + 312: 2100 movs r1, #0 + 314: e00e b.n 334 + 316: 2300 movs r3, #0 + 318: 2430 movs r4, #48 ; 0x30 + 31a: 2100 movs r1, #0 + 31c: e00a b.n 334 + 31e: 2300 movs r3, #0 + 320: 2420 movs r4, #32 + 322: 2100 movs r1, #0 + 324: e006 b.n 334 + 326: 2300 movs r3, #0 + 328: 2400 movs r4, #0 + 32a: 2100 movs r1, #0 + 32c: e002 b.n 334 + 32e: 2302 movs r3, #2 + 330: 2410 movs r4, #16 + 332: 2101 movs r1, #1 + 334: 0109 lsls r1, r1, #4 + 336: 2270 movs r2, #112 ; 0x70 + 338: 400a ands r2, r1 + 33a: 4313 orrs r3, r2 + 33c: 4642 mov r2, r8 + 33e: 7093 strb r3, [r2, #2] + 340: 7df3 ldrb r3, [r6, #23] + 342: 2017 movs r0, #23 + 344: 2b3f cmp r3, #63 ; 0x3f + 346: d900 bls.n 34a + 348: e71b b.n 182 + 34a: 70d3 strb r3, [r2, #3] + 34c: 683a ldr r2, [r7, #0] + 34e: 7e53 ldrb r3, [r2, #25] + 350: b25b sxtb r3, r3 + 352: 2b00 cmp r3, #0 + 354: dbfb blt.n 34e + 356: 7cf3 ldrb r3, [r6, #19] + 358: 8872 ldrh r2, [r6, #2] + 35a: 4313 orrs r3, r2 + 35c: 2224 movs r2, #36 ; 0x24 + 35e: 5cb2 ldrb r2, [r6, r2] + 360: 00d2 lsls r2, r2, #3 + 362: 4313 orrs r3, r2 + 364: 7d32 ldrb r2, [r6, #20] + 366: 0092 lsls r2, r2, #2 + 368: 4313 orrs r3, r2 + 36a: 7cb2 ldrb r2, [r6, #18] + 36c: 0052 lsls r2, r2, #1 + 36e: 4313 orrs r3, r2 + 370: 4323 orrs r3, r4 + 372: 4642 mov r2, r8 + 374: 8093 strh r3, [r2, #4] + 376: 7e33 ldrb r3, [r6, #24] + 378: 2b00 cmp r3, #0 + 37a: d020 beq.n 3be + 37c: 2c10 cmp r4, #16 + 37e: d100 bne.n 382 + 380: e0d9 b.n 536 + 382: d800 bhi.n 386 + 384: e098 b.n 4b8 + 386: 2c20 cmp r4, #32 + 388: d100 bne.n 38c + 38a: e0b6 b.n 4fa + 38c: 2c30 cmp r4, #48 ; 0x30 + 38e: d116 bne.n 3be + 390: 7cf2 ldrb r2, [r6, #19] + 392: 2a00 cmp r2, #0 + 394: d00a beq.n 3ac + 396: 69f2 ldr r2, [r6, #28] + 398: 3280 adds r2, #128 ; 0x80 + 39a: 2017 movs r0, #23 + 39c: 2aff cmp r2, #255 ; 0xff + 39e: d900 bls.n 3a2 + 3a0: e6ef b.n 182 + 3a2: 6a32 ldr r2, [r6, #32] + 3a4: 3280 adds r2, #128 ; 0x80 + 3a6: 2aff cmp r2, #255 ; 0xff + 3a8: d900 bls.n 3ac + 3aa: e6ea b.n 182 + 3ac: 2017 movs r0, #23 + 3ae: 69f2 ldr r2, [r6, #28] + 3b0: 2aff cmp r2, #255 ; 0xff + 3b2: dd00 ble.n 3b6 + 3b4: e6e5 b.n 182 + 3b6: 6a32 ldr r2, [r6, #32] + 3b8: 2aff cmp r2, #255 ; 0xff + 3ba: dd00 ble.n 3be + 3bc: e6e1 b.n 182 + 3be: 6839 ldr r1, [r7, #0] + 3c0: 7e4a ldrb r2, [r1, #25] + 3c2: b252 sxtb r2, r2 + 3c4: 2a00 cmp r2, #0 + 3c6: dbfb blt.n 3c0 + 3c8: 4642 mov r2, r8 + 3ca: 7213 strb r3, [r2, #8] + 3cc: 683a ldr r2, [r7, #0] + 3ce: 7e53 ldrb r3, [r2, #25] + 3d0: b25b sxtb r3, r3 + 3d2: 2b00 cmp r3, #0 + 3d4: dbfb blt.n 3ce + 3d6: 8bb3 ldrh r3, [r6, #28] + 3d8: 4642 mov r2, r8 + 3da: 8393 strh r3, [r2, #28] + 3dc: 683a ldr r2, [r7, #0] + 3de: 7e53 ldrb r3, [r2, #25] + 3e0: b25b sxtb r3, r3 + 3e2: 2b00 cmp r3, #0 + 3e4: dbfb blt.n 3de + 3e6: 8c33 ldrh r3, [r6, #32] + 3e8: 4642 mov r2, r8 + 3ea: 8413 strh r3, [r2, #32] + 3ec: 232c movs r3, #44 ; 0x2c + 3ee: 5cf3 ldrb r3, [r6, r3] + 3f0: 2b00 cmp r3, #0 + 3f2: d005 beq.n 400 + 3f4: 3b01 subs r3, #1 + 3f6: b2db uxtb r3, r3 + 3f8: 2017 movs r0, #23 + 3fa: 2b0f cmp r3, #15 + 3fc: d900 bls.n 400 + 3fe: e6c0 b.n 182 + 400: 222b movs r2, #43 ; 0x2b + 402: 5cb1 ldrb r1, [r6, r2] + 404: 2017 movs r0, #23 + 406: 290f cmp r1, #15 + 408: d900 bls.n 40c + 40a: e6ba b.n 182 + 40c: 6838 ldr r0, [r7, #0] + 40e: 7e42 ldrb r2, [r0, #25] + 410: b252 sxtb r2, r2 + 412: 2a00 cmp r2, #0 + 414: dbfb blt.n 40e + 416: 89f2 ldrh r2, [r6, #14] + 418: 7b30 ldrb r0, [r6, #12] + 41a: 4302 orrs r2, r0 + 41c: 68b0 ldr r0, [r6, #8] + 41e: 4302 orrs r2, r0 + 420: 0509 lsls r1, r1, #20 + 422: 430a orrs r2, r1 + 424: 041b lsls r3, r3, #16 + 426: 4313 orrs r3, r2 + 428: 4642 mov r2, r8 + 42a: 6113 str r3, [r2, #16] + 42c: 232a movs r3, #42 ; 0x2a + 42e: 5cf3 ldrb r3, [r6, r3] + 430: 7513 strb r3, [r2, #20] + 432: 230f movs r3, #15 + 434: 7593 strb r3, [r2, #22] + 436: 3315 adds r3, #21 + 438: 5cf3 ldrb r3, [r6, r3] + 43a: 2b00 cmp r3, #0 + 43c: d012 beq.n 464 + 43e: 8cf3 ldrh r3, [r6, #38] ; 0x26 + 440: 4a1a ldr r2, [pc, #104] ; (4ac ) + 442: 2017 movs r0, #23 + 444: 4293 cmp r3, r2 + 446: d900 bls.n 44a + 448: e69b b.n 182 + 44a: 4642 mov r2, r8 + 44c: 8493 strh r3, [r2, #36] ; 0x24 + 44e: 8d32 ldrh r2, [r6, #40] ; 0x28 + 450: 2380 movs r3, #128 ; 0x80 + 452: 011b lsls r3, r3, #4 + 454: 18d3 adds r3, r2, r3 + 456: 4915 ldr r1, [pc, #84] ; (4ac ) + 458: b29b uxth r3, r3 + 45a: 428b cmp r3, r1 + 45c: d900 bls.n 460 + 45e: e690 b.n 182 + 460: 4643 mov r3, r8 + 462: 84da strh r2, [r3, #38] ; 0x26 + 464: 4b12 ldr r3, [pc, #72] ; (4b0 ) + 466: 681b ldr r3, [r3, #0] + 468: 015b lsls r3, r3, #5 + 46a: 22e0 movs r2, #224 ; 0xe0 + 46c: 00d2 lsls r2, r2, #3 + 46e: 4013 ands r3, r2 + 470: 4a10 ldr r2, [pc, #64] ; (4b4 ) + 472: 6851 ldr r1, [r2, #4] + 474: 0149 lsls r1, r1, #5 + 476: 6812 ldr r2, [r2, #0] + 478: 0ed2 lsrs r2, r2, #27 + 47a: 430a orrs r2, r1 + 47c: b2d2 uxtb r2, r2 + 47e: 4313 orrs r3, r2 + 480: 4642 mov r2, r8 + 482: 8513 strh r3, [r2, #40] ; 0x28 + 484: 2000 movs r0, #0 + 486: e67c b.n 182 + 488: 40000400 .word 0x40000400 + 48c: 40000800 .word 0x40000800 + 490: 20000c98 .word 0x20000c98 + 494: 0000255d .word 0x0000255d + 498: 000024d1 .word 0x000024d1 + 49c: 0000408d .word 0x0000408d + 4a0: 00009458 .word 0x00009458 + 4a4: 00002655 .word 0x00002655 + 4a8: 00009384 .word 0x00009384 + 4ac: 00000fff .word 0x00000fff + 4b0: 00806024 .word 0x00806024 + 4b4: 00806020 .word 0x00806020 + 4b8: 2c00 cmp r4, #0 + 4ba: d000 beq.n 4be + 4bc: e77f b.n 3be + 4be: 7cf2 ldrb r2, [r6, #19] + 4c0: 2a00 cmp r2, #0 + 4c2: d00f beq.n 4e4 + 4c4: 69f2 ldr r2, [r6, #28] + 4c6: 2180 movs r1, #128 ; 0x80 + 4c8: 0109 lsls r1, r1, #4 + 4ca: 468c mov ip, r1 + 4cc: 4462 add r2, ip + 4ce: 492a ldr r1, [pc, #168] ; (578 ) + 4d0: 2017 movs r0, #23 + 4d2: 428a cmp r2, r1 + 4d4: d900 bls.n 4d8 + 4d6: e654 b.n 182 + 4d8: 6a32 ldr r2, [r6, #32] + 4da: 4462 add r2, ip + 4dc: 4926 ldr r1, [pc, #152] ; (578 ) + 4de: 428a cmp r2, r1 + 4e0: d900 bls.n 4e4 + 4e2: e64e b.n 182 + 4e4: 4a24 ldr r2, [pc, #144] ; (578 ) + 4e6: 2017 movs r0, #23 + 4e8: 69f1 ldr r1, [r6, #28] + 4ea: 4291 cmp r1, r2 + 4ec: dd00 ble.n 4f0 + 4ee: e648 b.n 182 + 4f0: 6a31 ldr r1, [r6, #32] + 4f2: 4291 cmp r1, r2 + 4f4: dd00 ble.n 4f8 + 4f6: e644 b.n 182 + 4f8: e761 b.n 3be + 4fa: 7cf2 ldrb r2, [r6, #19] + 4fc: 2a00 cmp r2, #0 + 4fe: d00f beq.n 520 + 500: 69f2 ldr r2, [r6, #28] + 502: 2180 movs r1, #128 ; 0x80 + 504: 0089 lsls r1, r1, #2 + 506: 468c mov ip, r1 + 508: 4462 add r2, ip + 50a: 491c ldr r1, [pc, #112] ; (57c ) + 50c: 2017 movs r0, #23 + 50e: 428a cmp r2, r1 + 510: d900 bls.n 514 + 512: e636 b.n 182 + 514: 6a32 ldr r2, [r6, #32] + 516: 4462 add r2, ip + 518: 4918 ldr r1, [pc, #96] ; (57c ) + 51a: 428a cmp r2, r1 + 51c: d900 bls.n 520 + 51e: e630 b.n 182 + 520: 4a16 ldr r2, [pc, #88] ; (57c ) + 522: 2017 movs r0, #23 + 524: 69f1 ldr r1, [r6, #28] + 526: 4291 cmp r1, r2 + 528: dd00 ble.n 52c + 52a: e62a b.n 182 + 52c: 6a31 ldr r1, [r6, #32] + 52e: 4291 cmp r1, r2 + 530: dd00 ble.n 534 + 532: e626 b.n 182 + 534: e743 b.n 3be + 536: 7cf2 ldrb r2, [r6, #19] + 538: 2a00 cmp r2, #0 + 53a: d00f beq.n 55c + 53c: 69f2 ldr r2, [r6, #28] + 53e: 2180 movs r1, #128 ; 0x80 + 540: 0209 lsls r1, r1, #8 + 542: 468c mov ip, r1 + 544: 4462 add r2, ip + 546: 490e ldr r1, [pc, #56] ; (580 ) + 548: 2017 movs r0, #23 + 54a: 428a cmp r2, r1 + 54c: d900 bls.n 550 + 54e: e618 b.n 182 + 550: 6a32 ldr r2, [r6, #32] + 552: 4462 add r2, ip + 554: 490a ldr r1, [pc, #40] ; (580 ) + 556: 428a cmp r2, r1 + 558: d900 bls.n 55c + 55a: e612 b.n 182 + 55c: 4a08 ldr r2, [pc, #32] ; (580 ) + 55e: 2017 movs r0, #23 + 560: 69f1 ldr r1, [r6, #28] + 562: 4291 cmp r1, r2 + 564: dd00 ble.n 568 + 566: e60c b.n 182 + 568: 6a31 ldr r1, [r6, #32] + 56a: 4291 cmp r1, r2 + 56c: dd00 ble.n 570 + 56e: e608 b.n 182 + 570: e725 b.n 3be + 572: 2017 movs r0, #23 + 574: e605 b.n 182 + 576: 46c0 nop ; (mov r8, r8) + 578: 00000fff .word 0x00000fff + 57c: 000003ff .word 0x000003ff + 580: 0000ffff .word 0x0000ffff + +00000584 : + 584: b570 push {r4, r5, r6, lr} + 586: 4b2f ldr r3, [pc, #188] ; (644 ) + 588: 681d ldr r5, [r3, #0] + 58a: 682b ldr r3, [r5, #0] + 58c: 7e1a ldrb r2, [r3, #24] + 58e: 7ddc ldrb r4, [r3, #23] + 590: 4014 ands r4, r2 + 592: 07e2 lsls r2, r4, #31 + 594: d416 bmi.n 5c4 + 596: 0763 lsls r3, r4, #29 + 598: d508 bpl.n 5ac + 59a: 2304 movs r3, #4 + 59c: 682a ldr r2, [r5, #0] + 59e: 7613 strb r3, [r2, #24] + 5a0: 7eeb ldrb r3, [r5, #27] + 5a2: 079b lsls r3, r3, #30 + 5a4: d502 bpl.n 5ac + 5a6: 7eab ldrb r3, [r5, #26] + 5a8: 079b lsls r3, r3, #30 + 5aa: d442 bmi.n 632 + 5ac: 07a3 lsls r3, r4, #30 + 5ae: d508 bpl.n 5c2 + 5b0: 2302 movs r3, #2 + 5b2: 682a ldr r2, [r5, #0] + 5b4: 7613 strb r3, [r2, #24] + 5b6: 7eeb ldrb r3, [r5, #27] + 5b8: 075b lsls r3, r3, #29 + 5ba: d502 bpl.n 5c2 + 5bc: 7eab ldrb r3, [r5, #26] + 5be: 075b lsls r3, r3, #29 + 5c0: d43b bmi.n 63a + 5c2: bd70 pop {r4, r5, r6, pc} + 5c4: 2201 movs r2, #1 + 5c6: 761a strb r2, [r3, #24] + 5c8: 682a ldr r2, [r5, #0] + 5ca: 7e53 ldrb r3, [r2, #25] + 5cc: b25b sxtb r3, r3 + 5ce: 2b00 cmp r3, #0 + 5d0: dbfb blt.n 5ca + 5d2: 6969 ldr r1, [r5, #20] + 5d4: 1c8b adds r3, r1, #2 + 5d6: 616b str r3, [r5, #20] + 5d8: 8b53 ldrh r3, [r2, #26] + 5da: b29b uxth r3, r3 + 5dc: 800b strh r3, [r1, #0] + 5de: 8b2b ldrh r3, [r5, #24] + 5e0: 3b01 subs r3, #1 + 5e2: b29b uxth r3, r3 + 5e4: 832b strh r3, [r5, #24] + 5e6: 2b00 cmp r3, #0 + 5e8: d011 beq.n 60e + 5ea: 7f6b ldrb r3, [r5, #29] + 5ec: 2b00 cmp r3, #0 + 5ee: d0d2 beq.n 596 + 5f0: 682a ldr r2, [r5, #0] + 5f2: 7e53 ldrb r3, [r2, #25] + 5f4: b25b sxtb r3, r3 + 5f6: 2b00 cmp r3, #0 + 5f8: dbfb blt.n 5f2 + 5fa: 7b13 ldrb r3, [r2, #12] + 5fc: 2102 movs r1, #2 + 5fe: 430b orrs r3, r1 + 600: 7313 strb r3, [r2, #12] + 602: 682a ldr r2, [r5, #0] + 604: 7e53 ldrb r3, [r2, #25] + 606: b25b sxtb r3, r3 + 608: 2b00 cmp r3, #0 + 60a: dbfb blt.n 604 + 60c: e7c3 b.n 596 + 60e: 2301 movs r3, #1 + 610: 682a ldr r2, [r5, #0] + 612: 7593 strb r3, [r2, #22] + 614: 7f2b ldrb r3, [r5, #28] + 616: 2b05 cmp r3, #5 + 618: d1bd bne.n 596 + 61a: 2300 movs r3, #0 + 61c: 772b strb r3, [r5, #28] + 61e: 7eeb ldrb r3, [r5, #27] + 620: 07db lsls r3, r3, #31 + 622: d5b8 bpl.n 596 + 624: 7eab ldrb r3, [r5, #26] + 626: 07db lsls r3, r3, #31 + 628: d5b5 bpl.n 596 + 62a: 0028 movs r0, r5 + 62c: 68ab ldr r3, [r5, #8] + 62e: 4798 blx r3 + 630: e7b1 b.n 596 + 632: 0028 movs r0, r5 + 634: 68eb ldr r3, [r5, #12] + 636: 4798 blx r3 + 638: e7b8 b.n 5ac + 63a: 692b ldr r3, [r5, #16] + 63c: 0028 movs r0, r5 + 63e: 4798 blx r3 + 640: e7bf b.n 5c2 + 642: 46c0 nop ; (mov r8, r8) + 644: 20000c98 .word 0x20000c98 + +00000648 : + 648: 1c93 adds r3, r2, #2 + 64a: 009b lsls r3, r3, #2 + 64c: 5019 str r1, [r3, r0] + 64e: 2301 movs r3, #1 + 650: 4093 lsls r3, r2 + 652: 001a movs r2, r3 + 654: 7e83 ldrb r3, [r0, #26] + 656: 4313 orrs r3, r2 + 658: 7683 strb r3, [r0, #26] + 65a: 4770 bx lr + +0000065c : + 65c: b510 push {r4, lr} + 65e: 8b03 ldrh r3, [r0, #24] + 660: b29b uxth r3, r3 + 662: 2405 movs r4, #5 + 664: 2b00 cmp r3, #0 + 666: d001 beq.n 66c + 668: 0020 movs r0, r4 + 66a: bd10 pop {r4, pc} + 66c: 7f03 ldrb r3, [r0, #28] + 66e: 2b05 cmp r3, #5 + 670: d0fa beq.n 668 + 672: 2305 movs r3, #5 + 674: 7703 strb r3, [r0, #28] + 676: 8302 strh r2, [r0, #24] + 678: 6141 str r1, [r0, #20] + 67a: 3b04 subs r3, #4 + 67c: 6802 ldr r2, [r0, #0] + 67e: 75d3 strb r3, [r2, #23] + 680: 7f43 ldrb r3, [r0, #29] + 682: 2400 movs r4, #0 + 684: 2b00 cmp r3, #0 + 686: d0ef beq.n 668 + 688: 6802 ldr r2, [r0, #0] + 68a: 7e53 ldrb r3, [r2, #25] + 68c: b25b sxtb r3, r3 + 68e: 2b00 cmp r3, #0 + 690: dbfb blt.n 68a + 692: 7b13 ldrb r3, [r2, #12] + 694: 2102 movs r1, #2 + 696: 430b orrs r3, r1 + 698: 7313 strb r3, [r2, #12] + 69a: 6802 ldr r2, [r0, #0] + 69c: 7e53 ldrb r3, [r2, #25] + 69e: b25b sxtb r3, r3 + 6a0: 2b00 cmp r3, #0 + 6a2: dbfb blt.n 69c + 6a4: 2400 movs r4, #0 + 6a6: e7df b.n 668 + +000006a8 <_extint_enable>: + 6a8: 4a04 ldr r2, [pc, #16] ; (6bc <_extint_enable+0x14>) + 6aa: 7813 ldrb r3, [r2, #0] + 6ac: 2102 movs r1, #2 + 6ae: 430b orrs r3, r1 + 6b0: 7013 strb r3, [r2, #0] + 6b2: 7853 ldrb r3, [r2, #1] + 6b4: b25b sxtb r3, r3 + 6b6: 2b00 cmp r3, #0 + 6b8: dbfb blt.n 6b2 <_extint_enable+0xa> + 6ba: 4770 bx lr + 6bc: 40001800 .word 0x40001800 + +000006c0 <_system_extint_init>: + 6c0: b500 push {lr} + 6c2: b083 sub sp, #12 + 6c4: 4a12 ldr r2, [pc, #72] ; (710 <_system_extint_init+0x50>) + 6c6: 6993 ldr r3, [r2, #24] + 6c8: 2140 movs r1, #64 ; 0x40 + 6ca: 430b orrs r3, r1 + 6cc: 6193 str r3, [r2, #24] + 6ce: a901 add r1, sp, #4 + 6d0: 2300 movs r3, #0 + 6d2: 700b strb r3, [r1, #0] + 6d4: 2005 movs r0, #5 + 6d6: 4b0f ldr r3, [pc, #60] ; (714 <_system_extint_init+0x54>) + 6d8: 4798 blx r3 + 6da: 2005 movs r0, #5 + 6dc: 4b0e ldr r3, [pc, #56] ; (718 <_system_extint_init+0x58>) + 6de: 4798 blx r3 + 6e0: 4a0e ldr r2, [pc, #56] ; (71c <_system_extint_init+0x5c>) + 6e2: 7813 ldrb r3, [r2, #0] + 6e4: 2101 movs r1, #1 + 6e6: 430b orrs r3, r1 + 6e8: 7013 strb r3, [r2, #0] + 6ea: 7853 ldrb r3, [r2, #1] + 6ec: b25b sxtb r3, r3 + 6ee: 2b00 cmp r3, #0 + 6f0: dbfb blt.n 6ea <_system_extint_init+0x2a> + 6f2: 4b0b ldr r3, [pc, #44] ; (720 <_system_extint_init+0x60>) + 6f4: 0019 movs r1, r3 + 6f6: 3140 adds r1, #64 ; 0x40 + 6f8: 2200 movs r2, #0 + 6fa: c304 stmia r3!, {r2} + 6fc: 4299 cmp r1, r3 + 6fe: d1fc bne.n 6fa <_system_extint_init+0x3a> + 700: 2210 movs r2, #16 + 702: 4b08 ldr r3, [pc, #32] ; (724 <_system_extint_init+0x64>) + 704: 601a str r2, [r3, #0] + 706: 4b08 ldr r3, [pc, #32] ; (728 <_system_extint_init+0x68>) + 708: 4798 blx r3 + 70a: b003 add sp, #12 + 70c: bd00 pop {pc} + 70e: 46c0 nop ; (mov r8, r8) + 710: 40000400 .word 0x40000400 + 714: 0000255d .word 0x0000255d + 718: 000024d1 .word 0x000024d1 + 71c: 40001800 .word 0x40001800 + 720: 20000c9c .word 0x20000c9c + 724: e000e100 .word 0xe000e100 + 728: 000006a9 .word 0x000006a9 + +0000072c : + 72c: 2300 movs r3, #0 + 72e: 6003 str r3, [r0, #0] + 730: 6043 str r3, [r0, #4] + 732: 2201 movs r2, #1 + 734: 7202 strb r2, [r0, #8] + 736: 7242 strb r2, [r0, #9] + 738: 7283 strb r3, [r0, #10] + 73a: 3302 adds r3, #2 + 73c: 72c3 strb r3, [r0, #11] + 73e: 4770 bx lr + +00000740 : + 740: b5f0 push {r4, r5, r6, r7, lr} + 742: b083 sub sp, #12 + 744: 0005 movs r5, r0 + 746: 000c movs r4, r1 + 748: a901 add r1, sp, #4 + 74a: 2300 movs r3, #0 + 74c: 704b strb r3, [r1, #1] + 74e: 70cb strb r3, [r1, #3] + 750: 7923 ldrb r3, [r4, #4] + 752: 700b strb r3, [r1, #0] + 754: 7a23 ldrb r3, [r4, #8] + 756: 708b strb r3, [r1, #2] + 758: 7820 ldrb r0, [r4, #0] + 75a: 4b15 ldr r3, [pc, #84] ; (7b0 ) + 75c: 4798 blx r3 + 75e: 2000 movs r0, #0 + 760: 2d1f cmp r5, #31 + 762: d800 bhi.n 766 + 764: 4813 ldr r0, [pc, #76] ; (7b4 ) + 766: 2207 movs r2, #7 + 768: 402a ands r2, r5 + 76a: 0092 lsls r2, r2, #2 + 76c: 7ae7 ldrb r7, [r4, #11] + 76e: 7aa3 ldrb r3, [r4, #10] + 770: 2b00 cmp r3, #0 + 772: d001 beq.n 778 + 774: 2308 movs r3, #8 + 776: 431f orrs r7, r3 + 778: 08eb lsrs r3, r5, #3 + 77a: 009b lsls r3, r3, #2 + 77c: 18c3 adds r3, r0, r3 + 77e: 6999 ldr r1, [r3, #24] + 780: 260f movs r6, #15 + 782: 4096 lsls r6, r2 + 784: 43b1 bics r1, r6 + 786: 4097 lsls r7, r2 + 788: 003a movs r2, r7 + 78a: 430a orrs r2, r1 + 78c: 619a str r2, [r3, #24] + 78e: 7a63 ldrb r3, [r4, #9] + 790: 2b00 cmp r3, #0 + 792: d106 bne.n 7a2 + 794: 6943 ldr r3, [r0, #20] + 796: 2201 movs r2, #1 + 798: 40aa lsls r2, r5 + 79a: 4393 bics r3, r2 + 79c: 6143 str r3, [r0, #20] + 79e: b003 add sp, #12 + 7a0: bdf0 pop {r4, r5, r6, r7, pc} + 7a2: 6942 ldr r2, [r0, #20] + 7a4: 2301 movs r3, #1 + 7a6: 40ab lsls r3, r5 + 7a8: 4313 orrs r3, r2 + 7aa: 6143 str r3, [r0, #20] + 7ac: e7f7 b.n 79e + 7ae: 46c0 nop ; (mov r8, r8) + 7b0: 00002655 .word 0x00002655 + 7b4: 40001800 .word 0x40001800 + +000007b8 : + 7b8: b5f0 push {r4, r5, r6, r7, lr} + 7ba: 46de mov lr, fp + 7bc: 4657 mov r7, sl + 7be: 464e mov r6, r9 + 7c0: 4645 mov r5, r8 + 7c2: b5e0 push {r5, r6, r7, lr} + 7c4: b087 sub sp, #28 + 7c6: 4680 mov r8, r0 + 7c8: 9104 str r1, [sp, #16] + 7ca: 0016 movs r6, r2 + 7cc: 001f movs r7, r3 + 7ce: 2200 movs r2, #0 + 7d0: 2300 movs r3, #0 + 7d2: 2100 movs r1, #0 + 7d4: 468b mov fp, r1 + 7d6: 243f movs r4, #63 ; 0x3f + 7d8: 2001 movs r0, #1 + 7da: 0021 movs r1, r4 + 7dc: 9600 str r6, [sp, #0] + 7de: 9701 str r7, [sp, #4] + 7e0: 465c mov r4, fp + 7e2: 9403 str r4, [sp, #12] + 7e4: 4644 mov r4, r8 + 7e6: 9405 str r4, [sp, #20] + 7e8: e013 b.n 812 + 7ea: 2420 movs r4, #32 + 7ec: 1a64 subs r4, r4, r1 + 7ee: 0005 movs r5, r0 + 7f0: 40e5 lsrs r5, r4 + 7f2: 46a8 mov r8, r5 + 7f4: e014 b.n 820 + 7f6: 9c00 ldr r4, [sp, #0] + 7f8: 9d01 ldr r5, [sp, #4] + 7fa: 1b12 subs r2, r2, r4 + 7fc: 41ab sbcs r3, r5 + 7fe: 465c mov r4, fp + 800: 464d mov r5, r9 + 802: 432c orrs r4, r5 + 804: 46a3 mov fp, r4 + 806: 9c03 ldr r4, [sp, #12] + 808: 4645 mov r5, r8 + 80a: 432c orrs r4, r5 + 80c: 9403 str r4, [sp, #12] + 80e: 3901 subs r1, #1 + 810: d325 bcc.n 85e + 812: 2420 movs r4, #32 + 814: 4264 negs r4, r4 + 816: 190c adds r4, r1, r4 + 818: d4e7 bmi.n 7ea + 81a: 0005 movs r5, r0 + 81c: 40a5 lsls r5, r4 + 81e: 46a8 mov r8, r5 + 820: 0004 movs r4, r0 + 822: 408c lsls r4, r1 + 824: 46a1 mov r9, r4 + 826: 1892 adds r2, r2, r2 + 828: 415b adcs r3, r3 + 82a: 0014 movs r4, r2 + 82c: 001d movs r5, r3 + 82e: 9e05 ldr r6, [sp, #20] + 830: 464f mov r7, r9 + 832: 403e ands r6, r7 + 834: 46b4 mov ip, r6 + 836: 9e04 ldr r6, [sp, #16] + 838: 4647 mov r7, r8 + 83a: 403e ands r6, r7 + 83c: 46b2 mov sl, r6 + 83e: 4666 mov r6, ip + 840: 4657 mov r7, sl + 842: 433e orrs r6, r7 + 844: d003 beq.n 84e + 846: 0006 movs r6, r0 + 848: 4326 orrs r6, r4 + 84a: 0032 movs r2, r6 + 84c: 002b movs r3, r5 + 84e: 9c00 ldr r4, [sp, #0] + 850: 9d01 ldr r5, [sp, #4] + 852: 429d cmp r5, r3 + 854: d8db bhi.n 80e + 856: d1ce bne.n 7f6 + 858: 4294 cmp r4, r2 + 85a: d8d8 bhi.n 80e + 85c: e7cb b.n 7f6 + 85e: 9b03 ldr r3, [sp, #12] + 860: 4658 mov r0, fp + 862: 0019 movs r1, r3 + 864: b007 add sp, #28 + 866: bc3c pop {r2, r3, r4, r5} + 868: 4690 mov r8, r2 + 86a: 4699 mov r9, r3 + 86c: 46a2 mov sl, r4 + 86e: 46ab mov fp, r5 + 870: bdf0 pop {r4, r5, r6, r7, pc} + +00000872 <_sercom_get_sync_baud_val>: + 872: b510 push {r4, lr} + 874: 0849 lsrs r1, r1, #1 + 876: 2340 movs r3, #64 ; 0x40 + 878: 2400 movs r4, #0 + 87a: 4281 cmp r1, r0 + 87c: d202 bcs.n 884 <_sercom_get_sync_baud_val+0x12> + 87e: 0018 movs r0, r3 + 880: bd10 pop {r4, pc} + 882: 001c movs r4, r3 + 884: 1a09 subs r1, r1, r0 + 886: 1c63 adds r3, r4, #1 + 888: b29b uxth r3, r3 + 88a: 4288 cmp r0, r1 + 88c: d9f9 bls.n 882 <_sercom_get_sync_baud_val+0x10> + 88e: 2340 movs r3, #64 ; 0x40 + 890: 2cff cmp r4, #255 ; 0xff + 892: d8f4 bhi.n 87e <_sercom_get_sync_baud_val+0xc> + 894: 8014 strh r4, [r2, #0] + 896: 2300 movs r3, #0 + 898: e7f1 b.n 87e <_sercom_get_sync_baud_val+0xc> + ... + +0000089c <_sercom_get_async_baud_val>: + 89c: b5f0 push {r4, r5, r6, r7, lr} + 89e: b083 sub sp, #12 + 8a0: 000f movs r7, r1 + 8a2: 0016 movs r6, r2 + 8a4: aa08 add r2, sp, #32 + 8a6: 7811 ldrb r1, [r2, #0] + 8a8: 0004 movs r4, r0 + 8aa: 434c muls r4, r1 + 8ac: 2240 movs r2, #64 ; 0x40 + 8ae: 42bc cmp r4, r7 + 8b0: d902 bls.n 8b8 <_sercom_get_async_baud_val+0x1c> + 8b2: 0010 movs r0, r2 + 8b4: b003 add sp, #12 + 8b6: bdf0 pop {r4, r5, r6, r7, pc} + 8b8: 2b00 cmp r3, #0 + 8ba: d114 bne.n 8e6 <_sercom_get_async_baud_val+0x4a> + 8bc: 0002 movs r2, r0 + 8be: 0008 movs r0, r1 + 8c0: 2100 movs r1, #0 + 8c2: 4c19 ldr r4, [pc, #100] ; (928 <_sercom_get_async_baud_val+0x8c>) + 8c4: 47a0 blx r4 + 8c6: 0001 movs r1, r0 + 8c8: 003a movs r2, r7 + 8ca: 2300 movs r3, #0 + 8cc: 2000 movs r0, #0 + 8ce: 4c17 ldr r4, [pc, #92] ; (92c <_sercom_get_async_baud_val+0x90>) + 8d0: 47a0 blx r4 + 8d2: 2200 movs r2, #0 + 8d4: 2301 movs r3, #1 + 8d6: 1a12 subs r2, r2, r0 + 8d8: 418b sbcs r3, r1 + 8da: 0c12 lsrs r2, r2, #16 + 8dc: 041b lsls r3, r3, #16 + 8de: 431a orrs r2, r3 + 8e0: 8032 strh r2, [r6, #0] + 8e2: 2200 movs r2, #0 + 8e4: e7e5 b.n 8b2 <_sercom_get_async_baud_val+0x16> + 8e6: 2200 movs r2, #0 + 8e8: 2b01 cmp r3, #1 + 8ea: d1f9 bne.n 8e0 <_sercom_get_async_baud_val+0x44> + 8ec: 000a movs r2, r1 + 8ee: 2300 movs r3, #0 + 8f0: 2100 movs r1, #0 + 8f2: 4c0d ldr r4, [pc, #52] ; (928 <_sercom_get_async_baud_val+0x8c>) + 8f4: 47a0 blx r4 + 8f6: 0002 movs r2, r0 + 8f8: 000b movs r3, r1 + 8fa: 9200 str r2, [sp, #0] + 8fc: 9301 str r3, [sp, #4] + 8fe: 0038 movs r0, r7 + 900: 2100 movs r1, #0 + 902: 4c0a ldr r4, [pc, #40] ; (92c <_sercom_get_async_baud_val+0x90>) + 904: 47a0 blx r4 + 906: 0005 movs r5, r0 + 908: 2380 movs r3, #128 ; 0x80 + 90a: 019b lsls r3, r3, #6 + 90c: 2240 movs r2, #64 ; 0x40 + 90e: 4298 cmp r0, r3 + 910: d8cf bhi.n 8b2 <_sercom_get_async_baud_val+0x16> + 912: 0f79 lsrs r1, r7, #29 + 914: 00f8 lsls r0, r7, #3 + 916: 9a00 ldr r2, [sp, #0] + 918: 9b01 ldr r3, [sp, #4] + 91a: 47a0 blx r4 + 91c: 00ea lsls r2, r5, #3 + 91e: 1a82 subs r2, r0, r2 + 920: b2d2 uxtb r2, r2 + 922: 0352 lsls r2, r2, #13 + 924: 432a orrs r2, r5 + 926: e7db b.n 8e0 <_sercom_get_async_baud_val+0x44> + 928: 00002969 .word 0x00002969 + 92c: 000007b9 .word 0x000007b9 + +00000930 : + 930: b510 push {r4, lr} + 932: b082 sub sp, #8 + 934: 0004 movs r4, r0 + 936: 4b0e ldr r3, [pc, #56] ; (970 ) + 938: 781b ldrb r3, [r3, #0] + 93a: 2b00 cmp r3, #0 + 93c: d007 beq.n 94e + 93e: 2900 cmp r1, #0 + 940: d105 bne.n 94e + 942: 4b0b ldr r3, [pc, #44] ; (970 ) + 944: 785b ldrb r3, [r3, #1] + 946: 4283 cmp r3, r0 + 948: d010 beq.n 96c + 94a: 201d movs r0, #29 + 94c: e00c b.n 968 + 94e: a901 add r1, sp, #4 + 950: 700c strb r4, [r1, #0] + 952: 2013 movs r0, #19 + 954: 4b07 ldr r3, [pc, #28] ; (974 ) + 956: 4798 blx r3 + 958: 2013 movs r0, #19 + 95a: 4b07 ldr r3, [pc, #28] ; (978 ) + 95c: 4798 blx r3 + 95e: 4b04 ldr r3, [pc, #16] ; (970 ) + 960: 705c strb r4, [r3, #1] + 962: 2201 movs r2, #1 + 964: 701a strb r2, [r3, #0] + 966: 2000 movs r0, #0 + 968: b002 add sp, #8 + 96a: bd10 pop {r4, pc} + 96c: 2000 movs r0, #0 + 96e: e7fb b.n 968 + 970: 200009d4 .word 0x200009d4 + 974: 0000255d .word 0x0000255d + 978: 000024d1 .word 0x000024d1 + +0000097c <_sercom_get_default_pad>: + 97c: 4b40 ldr r3, [pc, #256] ; (a80 <_sercom_get_default_pad+0x104>) + 97e: 4298 cmp r0, r3 + 980: d031 beq.n 9e6 <_sercom_get_default_pad+0x6a> + 982: d90a bls.n 99a <_sercom_get_default_pad+0x1e> + 984: 4b3f ldr r3, [pc, #252] ; (a84 <_sercom_get_default_pad+0x108>) + 986: 4298 cmp r0, r3 + 988: d04d beq.n a26 <_sercom_get_default_pad+0xaa> + 98a: 4b3f ldr r3, [pc, #252] ; (a88 <_sercom_get_default_pad+0x10c>) + 98c: 4298 cmp r0, r3 + 98e: d05a beq.n a46 <_sercom_get_default_pad+0xca> + 990: 4b3e ldr r3, [pc, #248] ; (a8c <_sercom_get_default_pad+0x110>) + 992: 4298 cmp r0, r3 + 994: d037 beq.n a06 <_sercom_get_default_pad+0x8a> + 996: 2000 movs r0, #0 + 998: 4770 bx lr + 99a: 4b3d ldr r3, [pc, #244] ; (a90 <_sercom_get_default_pad+0x114>) + 99c: 4298 cmp r0, r3 + 99e: d00c beq.n 9ba <_sercom_get_default_pad+0x3e> + 9a0: 4b3c ldr r3, [pc, #240] ; (a94 <_sercom_get_default_pad+0x118>) + 9a2: 4298 cmp r0, r3 + 9a4: d1f7 bne.n 996 <_sercom_get_default_pad+0x1a> + 9a6: 2901 cmp r1, #1 + 9a8: d017 beq.n 9da <_sercom_get_default_pad+0x5e> + 9aa: 2900 cmp r1, #0 + 9ac: d05d beq.n a6a <_sercom_get_default_pad+0xee> + 9ae: 2902 cmp r1, #2 + 9b0: d015 beq.n 9de <_sercom_get_default_pad+0x62> + 9b2: 2903 cmp r1, #3 + 9b4: d015 beq.n 9e2 <_sercom_get_default_pad+0x66> + 9b6: 2000 movs r0, #0 + 9b8: e7ee b.n 998 <_sercom_get_default_pad+0x1c> + 9ba: 2901 cmp r1, #1 + 9bc: d007 beq.n 9ce <_sercom_get_default_pad+0x52> + 9be: 2900 cmp r1, #0 + 9c0: d051 beq.n a66 <_sercom_get_default_pad+0xea> + 9c2: 2902 cmp r1, #2 + 9c4: d005 beq.n 9d2 <_sercom_get_default_pad+0x56> + 9c6: 2903 cmp r1, #3 + 9c8: d005 beq.n 9d6 <_sercom_get_default_pad+0x5a> + 9ca: 2000 movs r0, #0 + 9cc: e7e4 b.n 998 <_sercom_get_default_pad+0x1c> + 9ce: 4832 ldr r0, [pc, #200] ; (a98 <_sercom_get_default_pad+0x11c>) + 9d0: e7e2 b.n 998 <_sercom_get_default_pad+0x1c> + 9d2: 4832 ldr r0, [pc, #200] ; (a9c <_sercom_get_default_pad+0x120>) + 9d4: e7e0 b.n 998 <_sercom_get_default_pad+0x1c> + 9d6: 4832 ldr r0, [pc, #200] ; (aa0 <_sercom_get_default_pad+0x124>) + 9d8: e7de b.n 998 <_sercom_get_default_pad+0x1c> + 9da: 4832 ldr r0, [pc, #200] ; (aa4 <_sercom_get_default_pad+0x128>) + 9dc: e7dc b.n 998 <_sercom_get_default_pad+0x1c> + 9de: 4832 ldr r0, [pc, #200] ; (aa8 <_sercom_get_default_pad+0x12c>) + 9e0: e7da b.n 998 <_sercom_get_default_pad+0x1c> + 9e2: 4832 ldr r0, [pc, #200] ; (aac <_sercom_get_default_pad+0x130>) + 9e4: e7d8 b.n 998 <_sercom_get_default_pad+0x1c> + 9e6: 2901 cmp r1, #1 + 9e8: d007 beq.n 9fa <_sercom_get_default_pad+0x7e> + 9ea: 2900 cmp r1, #0 + 9ec: d03f beq.n a6e <_sercom_get_default_pad+0xf2> + 9ee: 2902 cmp r1, #2 + 9f0: d005 beq.n 9fe <_sercom_get_default_pad+0x82> + 9f2: 2903 cmp r1, #3 + 9f4: d005 beq.n a02 <_sercom_get_default_pad+0x86> + 9f6: 2000 movs r0, #0 + 9f8: e7ce b.n 998 <_sercom_get_default_pad+0x1c> + 9fa: 482d ldr r0, [pc, #180] ; (ab0 <_sercom_get_default_pad+0x134>) + 9fc: e7cc b.n 998 <_sercom_get_default_pad+0x1c> + 9fe: 482d ldr r0, [pc, #180] ; (ab4 <_sercom_get_default_pad+0x138>) + a00: e7ca b.n 998 <_sercom_get_default_pad+0x1c> + a02: 482d ldr r0, [pc, #180] ; (ab8 <_sercom_get_default_pad+0x13c>) + a04: e7c8 b.n 998 <_sercom_get_default_pad+0x1c> + a06: 2901 cmp r1, #1 + a08: d007 beq.n a1a <_sercom_get_default_pad+0x9e> + a0a: 2900 cmp r1, #0 + a0c: d031 beq.n a72 <_sercom_get_default_pad+0xf6> + a0e: 2902 cmp r1, #2 + a10: d005 beq.n a1e <_sercom_get_default_pad+0xa2> + a12: 2903 cmp r1, #3 + a14: d005 beq.n a22 <_sercom_get_default_pad+0xa6> + a16: 2000 movs r0, #0 + a18: e7be b.n 998 <_sercom_get_default_pad+0x1c> + a1a: 4828 ldr r0, [pc, #160] ; (abc <_sercom_get_default_pad+0x140>) + a1c: e7bc b.n 998 <_sercom_get_default_pad+0x1c> + a1e: 4828 ldr r0, [pc, #160] ; (ac0 <_sercom_get_default_pad+0x144>) + a20: e7ba b.n 998 <_sercom_get_default_pad+0x1c> + a22: 4828 ldr r0, [pc, #160] ; (ac4 <_sercom_get_default_pad+0x148>) + a24: e7b8 b.n 998 <_sercom_get_default_pad+0x1c> + a26: 2901 cmp r1, #1 + a28: d007 beq.n a3a <_sercom_get_default_pad+0xbe> + a2a: 2900 cmp r1, #0 + a2c: d023 beq.n a76 <_sercom_get_default_pad+0xfa> + a2e: 2902 cmp r1, #2 + a30: d005 beq.n a3e <_sercom_get_default_pad+0xc2> + a32: 2903 cmp r1, #3 + a34: d005 beq.n a42 <_sercom_get_default_pad+0xc6> + a36: 2000 movs r0, #0 + a38: e7ae b.n 998 <_sercom_get_default_pad+0x1c> + a3a: 4823 ldr r0, [pc, #140] ; (ac8 <_sercom_get_default_pad+0x14c>) + a3c: e7ac b.n 998 <_sercom_get_default_pad+0x1c> + a3e: 4823 ldr r0, [pc, #140] ; (acc <_sercom_get_default_pad+0x150>) + a40: e7aa b.n 998 <_sercom_get_default_pad+0x1c> + a42: 4823 ldr r0, [pc, #140] ; (ad0 <_sercom_get_default_pad+0x154>) + a44: e7a8 b.n 998 <_sercom_get_default_pad+0x1c> + a46: 2901 cmp r1, #1 + a48: d007 beq.n a5a <_sercom_get_default_pad+0xde> + a4a: 2900 cmp r1, #0 + a4c: d015 beq.n a7a <_sercom_get_default_pad+0xfe> + a4e: 2902 cmp r1, #2 + a50: d005 beq.n a5e <_sercom_get_default_pad+0xe2> + a52: 2903 cmp r1, #3 + a54: d005 beq.n a62 <_sercom_get_default_pad+0xe6> + a56: 2000 movs r0, #0 + a58: e79e b.n 998 <_sercom_get_default_pad+0x1c> + a5a: 481e ldr r0, [pc, #120] ; (ad4 <_sercom_get_default_pad+0x158>) + a5c: e79c b.n 998 <_sercom_get_default_pad+0x1c> + a5e: 481e ldr r0, [pc, #120] ; (ad8 <_sercom_get_default_pad+0x15c>) + a60: e79a b.n 998 <_sercom_get_default_pad+0x1c> + a62: 481e ldr r0, [pc, #120] ; (adc <_sercom_get_default_pad+0x160>) + a64: e798 b.n 998 <_sercom_get_default_pad+0x1c> + a66: 481e ldr r0, [pc, #120] ; (ae0 <_sercom_get_default_pad+0x164>) + a68: e796 b.n 998 <_sercom_get_default_pad+0x1c> + a6a: 2003 movs r0, #3 + a6c: e794 b.n 998 <_sercom_get_default_pad+0x1c> + a6e: 481d ldr r0, [pc, #116] ; (ae4 <_sercom_get_default_pad+0x168>) + a70: e792 b.n 998 <_sercom_get_default_pad+0x1c> + a72: 481d ldr r0, [pc, #116] ; (ae8 <_sercom_get_default_pad+0x16c>) + a74: e790 b.n 998 <_sercom_get_default_pad+0x1c> + a76: 481d ldr r0, [pc, #116] ; (aec <_sercom_get_default_pad+0x170>) + a78: e78e b.n 998 <_sercom_get_default_pad+0x1c> + a7a: 481d ldr r0, [pc, #116] ; (af0 <_sercom_get_default_pad+0x174>) + a7c: e78c b.n 998 <_sercom_get_default_pad+0x1c> + a7e: 46c0 nop ; (mov r8, r8) + a80: 42001000 .word 0x42001000 + a84: 42001800 .word 0x42001800 + a88: 42001c00 .word 0x42001c00 + a8c: 42001400 .word 0x42001400 + a90: 42000800 .word 0x42000800 + a94: 42000c00 .word 0x42000c00 + a98: 00050003 .word 0x00050003 + a9c: 00060003 .word 0x00060003 + aa0: 00070003 .word 0x00070003 + aa4: 00010003 .word 0x00010003 + aa8: 001e0003 .word 0x001e0003 + aac: 001f0003 .word 0x001f0003 + ab0: 00090003 .word 0x00090003 + ab4: 000a0003 .word 0x000a0003 + ab8: 000b0003 .word 0x000b0003 + abc: 00110003 .word 0x00110003 + ac0: 00120003 .word 0x00120003 + ac4: 00130003 .word 0x00130003 + ac8: 000d0003 .word 0x000d0003 + acc: 000e0003 .word 0x000e0003 + ad0: 000f0003 .word 0x000f0003 + ad4: 00170003 .word 0x00170003 + ad8: 00180003 .word 0x00180003 + adc: 00190003 .word 0x00190003 + ae0: 00040003 .word 0x00040003 + ae4: 00080003 .word 0x00080003 + ae8: 00100003 .word 0x00100003 + aec: 000c0003 .word 0x000c0003 + af0: 00160003 .word 0x00160003 + +00000af4 <_sercom_get_sercom_inst_index>: + af4: b530 push {r4, r5, lr} + af6: b087 sub sp, #28 + af8: 4b0b ldr r3, [pc, #44] ; (b28 <_sercom_get_sercom_inst_index+0x34>) + afa: 466a mov r2, sp + afc: cb32 ldmia r3!, {r1, r4, r5} + afe: c232 stmia r2!, {r1, r4, r5} + b00: cb32 ldmia r3!, {r1, r4, r5} + b02: c232 stmia r2!, {r1, r4, r5} + b04: 9b00 ldr r3, [sp, #0] + b06: 4283 cmp r3, r0 + b08: d00b beq.n b22 <_sercom_get_sercom_inst_index+0x2e> + b0a: 2301 movs r3, #1 + b0c: 009a lsls r2, r3, #2 + b0e: 4669 mov r1, sp + b10: 5852 ldr r2, [r2, r1] + b12: 4282 cmp r2, r0 + b14: d006 beq.n b24 <_sercom_get_sercom_inst_index+0x30> + b16: 3301 adds r3, #1 + b18: 2b06 cmp r3, #6 + b1a: d1f7 bne.n b0c <_sercom_get_sercom_inst_index+0x18> + b1c: 2000 movs r0, #0 + b1e: b007 add sp, #28 + b20: bd30 pop {r4, r5, pc} + b22: 2300 movs r3, #0 + b24: b2d8 uxtb r0, r3 + b26: e7fa b.n b1e <_sercom_get_sercom_inst_index+0x2a> + b28: 000094a8 .word 0x000094a8 + +00000b2c : + { + current_val++; + } +} +uint16_t match_val_from_pulse_width(uint64_t pw) +{ + b2c: b510 push {r4, lr} + b2e: b082 sub sp, #8 + volatile int temp = (int)((float)(((((float)pw) / 1000000.f)) * (float)MOTOR_TOP_VAL * 50.f )); + b30: 4b08 ldr r3, [pc, #32] ; (b54 ) + b32: 4798 blx r3 + b34: 4908 ldr r1, [pc, #32] ; (b58 ) + b36: 4b09 ldr r3, [pc, #36] ; (b5c ) + b38: 4798 blx r3 + b3a: 4c09 ldr r4, [pc, #36] ; (b60 ) + b3c: 4909 ldr r1, [pc, #36] ; (b64 ) + b3e: 47a0 blx r4 + b40: 4909 ldr r1, [pc, #36] ; (b68 ) + b42: 47a0 blx r4 + b44: 4b09 ldr r3, [pc, #36] ; (b6c ) + b46: 4798 blx r3 + b48: 9001 str r0, [sp, #4] + + asm volatile ("nop"); + b4a: 46c0 nop ; (mov r8, r8) + + + return temp; + b4c: 9801 ldr r0, [sp, #4] + b4e: b280 uxth r0, r0 +} + b50: b002 add sp, #8 + b52: bd10 pop {r4, pc} + b54: 000029bd .word 0x000029bd + b58: 49742400 .word 0x49742400 + b5c: 00002d29 .word 0x00002d29 + b60: 00002fb9 .word 0x00002fb9 + b64: 451c3000 .word 0x451c3000 + b68: 42480000 .word 0x42480000 + b6c: 000031f9 .word 0x000031f9 + +00000b70 : + }; + } + return 0; +} +void motor_init(void) +{ + b70: b5f0 push {r4, r5, r6, r7, lr} + b72: b0ab sub sp, #172 ; 0xac + //! [setup_config] + struct tcc_config config_tcc; + //! [setup_config] + //! [setup_config_defaults] + tcc_get_config_defaults(&config_tcc, TCC0); + b74: 4e1b ldr r6, [pc, #108] ; (be4 ) + b76: ac01 add r4, sp, #4 + b78: 0031 movs r1, r6 + b7a: 0020 movs r0, r4 + b7c: 4b1a ldr r3, [pc, #104] ; (be8 ) + b7e: 4798 blx r3 + //! [setup_config_defaults] + + //! [setup_change_config] + config_tcc.counter.clock_prescaler = TCC_CLOCK_PRESCALER_DIV64; + b80: 2305 movs r3, #5 + b82: 72e3 strb r3, [r4, #11] + config_tcc.counter.period = MOTOR_TOP_VAL; + b84: 4b19 ldr r3, [pc, #100] ; (bec ) + b86: 6063 str r3, [r4, #4] + config_tcc.compare.wave_generation = TCC_WAVE_GENERATION_SINGLE_SLOPE_PWM; + b88: 2302 movs r3, #2 + b8a: 7623 strb r3, [r4, #24] + config_tcc.compare.match[0] = match_val_from_pulse_width(1500); + b8c: 4818 ldr r0, [pc, #96] ; (bf0 ) + b8e: 2100 movs r1, #0 + b90: 4b18 ldr r3, [pc, #96] ; (bf4 ) + b92: 4798 blx r3 + b94: 61e0 str r0, [r4, #28] + + //! [setup_change_config] + + //! [setup_change_config_pwm] + config_tcc.pins.enable_wave_out_pin[0] = true; + b96: 2201 movs r2, #1 + b98: 2398 movs r3, #152 ; 0x98 + b9a: 54e2 strb r2, [r4, r3] + config_tcc.pins.wave_out_pin[0] = PIN_PA04E_TCC0_WO0; + b9c: 3b94 subs r3, #148 ; 0x94 + b9e: 65a3 str r3, [r4, #88] ; 0x58 + config_tcc.pins.wave_out_pin_mux[0] = MUX_PA04E_TCC0_WO0; + ba0: 67a3 str r3, [r4, #120] ; 0x78 + //! [setup_change_config_pwm] + config_tcc.counter.clock_source = GCLK_CLKCTRL_GEN_GCLK0; + ba2: 2300 movs r3, #0 + ba4: 72a3 strb r3, [r4, #10] + //! [setup_set_config] + tcc_init(&tcc_instance, TCC0, &config_tcc); + ba6: 4d14 ldr r5, [pc, #80] ; (bf8 ) + ba8: 0022 movs r2, r4 + baa: 0031 movs r1, r6 + bac: 0028 movs r0, r5 + bae: 4b13 ldr r3, [pc, #76] ; (bfc ) + bb0: 4798 blx r3 + /* Sanity check arguments */ + Assert(module_inst); + Assert(module_inst->hw); + + /* Get a pointer to the module's hardware instance */ + Tcc *const tcc_module = module_inst->hw; + bb2: 682a ldr r2, [r5, #0] + + while (tcc_module->SYNCBUSY.reg & TCC_SYNCBUSY_ENABLE) { + bb4: 2102 movs r1, #2 + bb6: 6893 ldr r3, [r2, #8] + bb8: 4219 tst r1, r3 + bba: d1fc bne.n bb6 + /* Wait for sync */ + } + + /* Enable the TCC module */ + tcc_module->CTRLA.reg |= TCC_CTRLA_ENABLE; + bbc: 6813 ldr r3, [r2, #0] + bbe: 2102 movs r1, #2 + bc0: 430b orrs r3, r1 + bc2: 6013 str r3, [r2, #0] + + //! [setup_enable] + tcc_enable(&tcc_instance); + //! [setup_enable] + + target_val = match_val_from_pulse_width(1500); + bc4: 4e0a ldr r6, [pc, #40] ; (bf0 ) + bc6: 2700 movs r7, #0 + bc8: 0030 movs r0, r6 + bca: 0039 movs r1, r7 + bcc: 4c09 ldr r4, [pc, #36] ; (bf4 ) + bce: 47a0 blx r4 + bd0: 4b0b ldr r3, [pc, #44] ; (c00 ) + bd2: 8018 strh r0, [r3, #0] + current_val = match_val_from_pulse_width(1500); + bd4: 0030 movs r0, r6 + bd6: 0039 movs r1, r7 + bd8: 47a0 blx r4 + bda: 4b0a ldr r3, [pc, #40] ; (c04 ) + bdc: 8018 strh r0, [r3, #0] +} + bde: b02b add sp, #172 ; 0xac + be0: bdf0 pop {r4, r5, r6, r7, pc} + be2: 46c0 nop ; (mov r8, r8) + be4: 42002000 .word 0x42002000 + be8: 00000f69 .word 0x00000f69 + bec: 000009c3 .word 0x000009c3 + bf0: 000005dc .word 0x000005dc + bf4: 00000b2d .word 0x00000b2d + bf8: 20000cdc .word 0x20000cdc + bfc: 000010b5 .word 0x000010b5 + c00: 200009da .word 0x200009da + c04: 200009d6 .word 0x200009d6 + +00000c08 : +void motor_run(void) +{ + c08: b510 push {r4, lr} + c0a: b082 sub sp, #8 + switch(motor_state) + c0c: 4b36 ldr r3, [pc, #216] ; (ce8 ) + c0e: 781b ldrb r3, [r3, #0] + c10: 3b01 subs r3, #1 + c12: 2b01 cmp r3, #1 + c14: d911 bls.n c3a + if(current_val == target_val) + c16: 4b35 ldr r3, [pc, #212] ; (cec ) + c18: 881b ldrh r3, [r3, #0] + c1a: 4a35 ldr r2, [pc, #212] ; (cf0 ) + c1c: 8812 ldrh r2, [r2, #0] + c1e: 4293 cmp r3, r2 + c20: d003 beq.n c2a + else if(current_val > target_val) + c22: d85c bhi.n cde + current_val++; + c24: 3301 adds r3, #1 + c26: 4a31 ldr r2, [pc, #196] ; (cec ) + c28: 8013 strh r3, [r2, #0] + }; + } + // update current val from target val + update_current_val(); + // write current val + tcc_set_compare_value(&tcc_instance, 0, current_val); + c2a: 4b30 ldr r3, [pc, #192] ; (cec ) + c2c: 881a ldrh r2, [r3, #0] + c2e: 2100 movs r1, #0 + c30: 4830 ldr r0, [pc, #192] ; (cf4 ) + c32: 4b31 ldr r3, [pc, #196] ; (cf8 ) + c34: 4798 blx r3 + //printf("Current Value: %ul\tTarget Value: %ul\n", current_val, target_val); +} + c36: b002 add sp, #8 + c38: bd10 pop {r4, pc} + switch(motor_state) + c3a: 4b2b ldr r3, [pc, #172] ; (ce8 ) + c3c: 781b ldrb r3, [r3, #0] + c3e: b2db uxtb r3, r3 + c40: 2b01 cmp r3, #1 + c42: d003 beq.n c4c + c44: 2b02 cmp r3, #2 + c46: d028 beq.n c9a + return 0; + c48: 2000 movs r0, #0 + c4a: e023 b.n c94 + float fwd_val = p_get_forward_pot_voltage(); + c4c: 4b2b ldr r3, [pc, #172] ; (cfc ) + c4e: 4798 blx r3 + int hard_val = (int)(fwd_val * 100.f); + c50: 492b ldr r1, [pc, #172] ; (d00 ) + c52: 4b2c ldr r3, [pc, #176] ; (d04 ) + c54: 4798 blx r3 + c56: 4b2c ldr r3, [pc, #176] ; (d08 ) + c58: 4798 blx r3 + int subspan = (int)(((float)hard_val * (float)span / (float)165) + min_fwd); + c5a: 28a5 cmp r0, #165 ; 0xa5 + c5c: dd00 ble.n c60 + c5e: 20a5 movs r0, #165 ; 0xa5 + c60: 4b2a ldr r3, [pc, #168] ; (d0c ) + c62: 4798 blx r3 + c64: 492a ldr r1, [pc, #168] ; (d10 ) + c66: 4b27 ldr r3, [pc, #156] ; (d04 ) + c68: 4798 blx r3 + c6a: 492a ldr r1, [pc, #168] ; (d14 ) + c6c: 4b2a ldr r3, [pc, #168] ; (d18 ) + c6e: 4798 blx r3 + c70: 492a ldr r1, [pc, #168] ; (d1c ) + c72: 4b2b ldr r3, [pc, #172] ; (d20 ) + c74: 4798 blx r3 + c76: 4b24 ldr r3, [pc, #144] ; (d08 ) + c78: 4798 blx r3 + volatile int pulse_width = (min_fwd + max_fwd - subspan); // in us + c7a: 4b2a ldr r3, [pc, #168] ; (d24 ) + c7c: 1a18 subs r0, r3, r0 + c7e: 9001 str r0, [sp, #4] + printf("Pulse width: %d\n", pulse_width); + c80: 9a01 ldr r2, [sp, #4] + c82: 4929 ldr r1, [pc, #164] ; (d28 ) + c84: 4829 ldr r0, [pc, #164] ; (d2c ) + c86: 4b2a ldr r3, [pc, #168] ; (d30 ) + c88: 4798 blx r3 + uint16_t match_val = match_val_from_pulse_width((uint64_t)pulse_width); + c8a: 9801 ldr r0, [sp, #4] + c8c: 17c1 asrs r1, r0, #31 + c8e: 4b29 ldr r3, [pc, #164] ; (d34 ) + c90: 4798 blx r3 + asm volatile("nop"); + c92: 46c0 nop ; (mov r8, r8) + target_val = voltage_to_match_value(); + c94: 4b16 ldr r3, [pc, #88] ; (cf0 ) + c96: 8018 strh r0, [r3, #0] + }break; + c98: e7bd b.n c16 + float rev_val = p_get_reverse_pot_voltage(); + c9a: 4b27 ldr r3, [pc, #156] ; (d38 ) + c9c: 4798 blx r3 + int hard_val = (int)(rev_val * 100.f); + c9e: 4918 ldr r1, [pc, #96] ; (d00 ) + ca0: 4b18 ldr r3, [pc, #96] ; (d04 ) + ca2: 4798 blx r3 + ca4: 4b18 ldr r3, [pc, #96] ; (d08 ) + ca6: 4798 blx r3 + int pulse_width = (int)(((float)hard_val * (float)span / (float)165) + min_rev); // in us + ca8: 28a5 cmp r0, #165 ; 0xa5 + caa: dd00 ble.n cae + cac: 20a5 movs r0, #165 ; 0xa5 + cae: 4b17 ldr r3, [pc, #92] ; (d0c ) + cb0: 4798 blx r3 + cb2: 4917 ldr r1, [pc, #92] ; (d10 ) + cb4: 4b13 ldr r3, [pc, #76] ; (d04 ) + cb6: 4798 blx r3 + cb8: 4916 ldr r1, [pc, #88] ; (d14 ) + cba: 4b17 ldr r3, [pc, #92] ; (d18 ) + cbc: 4798 blx r3 + cbe: 491f ldr r1, [pc, #124] ; (d3c ) + cc0: 4b17 ldr r3, [pc, #92] ; (d20 ) + cc2: 4798 blx r3 + cc4: 4b10 ldr r3, [pc, #64] ; (d08 ) + cc6: 4798 blx r3 + cc8: 0004 movs r4, r0 + printf("Pulse width: %d\n", pulse_width); + cca: 0002 movs r2, r0 + ccc: 4916 ldr r1, [pc, #88] ; (d28 ) + cce: 4817 ldr r0, [pc, #92] ; (d2c ) + cd0: 4b17 ldr r3, [pc, #92] ; (d30 ) + cd2: 4798 blx r3 + uint16_t match_val = match_val_from_pulse_width((uint64_t)pulse_width); + cd4: 17e1 asrs r1, r4, #31 + cd6: 0020 movs r0, r4 + cd8: 4b16 ldr r3, [pc, #88] ; (d34 ) + cda: 4798 blx r3 + cdc: e7da b.n c94 + current_val--; + cde: 3b01 subs r3, #1 + ce0: 4a02 ldr r2, [pc, #8] ; (cec ) + ce2: 8013 strh r3, [r2, #0] + ce4: e7a1 b.n c2a + ce6: 46c0 nop ; (mov r8, r8) + ce8: 200009d8 .word 0x200009d8 + cec: 200009d6 .word 0x200009d6 + cf0: 200009da .word 0x200009da + cf4: 20000cdc .word 0x20000cdc + cf8: 000014c1 .word 0x000014c1 + cfc: 00000e65 .word 0x00000e65 + d00: 42c80000 .word 0x42c80000 + d04: 00002fb9 .word 0x00002fb9 + d08: 000031f9 .word 0x000031f9 + d0c: 00003239 .word 0x00003239 + d10: 43c78000 .word 0x43c78000 + d14: 43250000 .word 0x43250000 + d18: 00002d29 .word 0x00002d29 + d1c: 44898000 .word 0x44898000 + d20: 00002a05 .word 0x00002a05 + d24: 00000a27 .word 0x00000a27 + d28: 000094c0 .word 0x000094c0 + d2c: 20000d1c .word 0x20000d1c + d30: 000016d1 .word 0x000016d1 + d34: 00000b2d .word 0x00000b2d + d38: 00000e91 .word 0x00000e91 + d3c: 44bba000 .word 0x44bba000 + +00000d40 : +void motor_update_state(motor_state_t state) +{ + d40: b510 push {r4, lr} + motor_state = state; + d42: 4b06 ldr r3, [pc, #24] ; (d5c ) + d44: 7018 strb r0, [r3, #0] + // disable leds + // Do init stuff + switch(motor_state) + d46: 781b ldrb r3, [r3, #0] + d48: 2b00 cmp r3, #0 + d4a: d000 beq.n d4e + default: + { + // do nothing + }; + } +} + d4c: bd10 pop {r4, pc} + target_val = match_val_from_pulse_width((uint64_t)1500); + d4e: 4804 ldr r0, [pc, #16] ; (d60 ) + d50: 2100 movs r1, #0 + d52: 4b04 ldr r3, [pc, #16] ; (d64 ) + d54: 4798 blx r3 + d56: 4b04 ldr r3, [pc, #16] ; (d68 ) + d58: 8018 strh r0, [r3, #0] +} + d5a: e7f7 b.n d4c + d5c: 200009d8 .word 0x200009d8 + d60: 000005dc .word 0x000005dc + d64: 00000b2d .word 0x00000b2d + d68: 200009da .word 0x200009da + +00000d6c : +static uint16_t p_adc_get_raw(void); + +static volatile bool b_adc_read_finished = false; +static void p_adc_cb(struct adc_module* const module) +{ + b_adc_read_finished = true; + d6c: 2201 movs r2, #1 + d6e: 4b01 ldr r3, [pc, #4] ; (d74 ) + d70: 701a strb r2, [r3, #0] +} + d72: 4770 bx lr + d74: 200009dc .word 0x200009dc + +00000d78 : + adc_set_positive_input(&p_adc_inst, P_REVERSE_POT_POSITIVE_INPUT_PIN); + return p_adc_get_voltage(); +} + +float p_adc_get_voltage(void) +{ + d78: b510 push {r4, lr} + // My vcc is dipping a bit low at 3.26-3.28 so my vref is slightly lower. + return (float)((float)raw / 4096.0f * P_ADC_VREF_VAL); +} +uint16_t p_adc_get_raw(void) +{ + b_adc_read_finished = false; + d7a: 2200 movs r2, #0 + d7c: 4b0f ldr r3, [pc, #60] ; (dbc ) + d7e: 701a strb r2, [r3, #0] + adc_read_buffer_job(&p_adc_inst, p_adc_result_buffer, P_ADC_SAMPLE_AMT); + d80: 3280 adds r2, #128 ; 0x80 + d82: 490f ldr r1, [pc, #60] ; (dc0 ) + d84: 480f ldr r0, [pc, #60] ; (dc4 ) + d86: 4b10 ldr r3, [pc, #64] ; (dc8 ) + d88: 4798 blx r3 + while(b_adc_read_finished == false){}; + d8a: 4a0c ldr r2, [pc, #48] ; (dbc ) + d8c: 7813 ldrb r3, [r2, #0] + d8e: 2b00 cmp r3, #0 + d90: d0fc beq.n d8c + d92: 4b0b ldr r3, [pc, #44] ; (dc0 ) + d94: 1c59 adds r1, r3, #1 + d96: 31ff adds r1, #255 ; 0xff + d98: 2000 movs r0, #0 + uint32_t sum = 0; + for(int ind = 0; ind < P_ADC_SAMPLE_AMT; ind++) + { + sum += (uint32_t)p_adc_result_buffer[ind]; + d9a: 881a ldrh r2, [r3, #0] + d9c: 1880 adds r0, r0, r2 + d9e: 3302 adds r3, #2 + for(int ind = 0; ind < P_ADC_SAMPLE_AMT; ind++) + da0: 428b cmp r3, r1 + da2: d1fa bne.n d9a + } + sum /= P_ADC_SAMPLE_AMT; + da4: 09c0 lsrs r0, r0, #7 + return (float)((float)raw / 4096.0f * P_ADC_VREF_VAL); + da6: b280 uxth r0, r0 + da8: 4b08 ldr r3, [pc, #32] ; (dcc ) + daa: 4798 blx r3 + dac: 4c08 ldr r4, [pc, #32] ; (dd0 ) + dae: 21e6 movs r1, #230 ; 0xe6 + db0: 0589 lsls r1, r1, #22 + db2: 47a0 blx r4 + db4: 4907 ldr r1, [pc, #28] ; (dd4 ) + db6: 47a0 blx r4 +} + db8: bd10 pop {r4, pc} + dba: 46c0 nop ; (mov r8, r8) + dbc: 200009dc .word 0x200009dc + dc0: 200009e0 .word 0x200009e0 + dc4: 20000d50 .word 0x20000d50 + dc8: 0000065d .word 0x0000065d + dcc: 000032d9 .word 0x000032d9 + dd0: 00002fb9 .word 0x00002fb9 + dd4: 400eb368 .word 0x400eb368 + +00000dd8 : +{ + dd8: b510 push {r4, lr} + dda: b08c sub sp, #48 ; 0x30 + adc_get_config_defaults(&adc_conf); + ddc: 4668 mov r0, sp + dde: 4b1a ldr r3, [pc, #104] ; (e48 ) + de0: 4798 blx r3 + adc_conf.gain_factor = P_ADC_GAIN_FACTOR; + de2: 2300 movs r3, #0 + de4: 9302 str r3, [sp, #8] + adc_conf.clock_prescaler = P_ADC_CLOCK_PRESCALER; + de6: 466a mov r2, sp + de8: 8053 strh r3, [r2, #2] + adc_conf.positive_input = P_FORWARD_POT_POSITIVE_INPUT_PIN; + dea: 7313 strb r3, [r2, #12] + adc_conf.negative_input = P_ADC_NEGATIVE_INPUT_PIN; + dec: 23c0 movs r3, #192 ; 0xc0 + dee: 015b lsls r3, r3, #5 + df0: 81d3 strh r3, [r2, #14] + adc_conf.resolution = P_ADC_RESOLUTION; + df2: 2300 movs r3, #0 + df4: 7113 strb r3, [r2, #4] + adc_conf.reference = P_ADC_REFERENCE; + df6: 2301 movs r3, #1 + df8: 7053 strb r3, [r2, #1] + adc_init(&p_adc_inst, ADC, &adc_conf); + dfa: 4c14 ldr r4, [pc, #80] ; (e4c ) + dfc: 4914 ldr r1, [pc, #80] ; (e50 ) + dfe: 0020 movs r0, r4 + e00: 4b14 ldr r3, [pc, #80] ; (e54 ) + e02: 4798 blx r3 + struct adc_module *const module_inst) +{ + Assert(module_inst); + Assert(module_inst->hw); + + Adc *const adc_module = module_inst->hw; + e04: 6822 ldr r2, [r4, #0] + /* Sanity check arguments */ + Assert(module_inst); + + Adc *const adc_module = module_inst->hw; + + if (adc_module->STATUS.reg & ADC_STATUS_SYNCBUSY) { + e06: 7e53 ldrb r3, [r2, #25] + + while (adc_is_syncing(module_inst)) { + e08: b25b sxtb r3, r3 + e0a: 2b00 cmp r3, #0 + e0c: dbfb blt.n e06 + * \param[in] vector Interrupt vector to enable + */ +static inline void system_interrupt_enable( + const enum system_interrupt_vector vector) +{ + NVIC->ISER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f)); + e0e: 2180 movs r1, #128 ; 0x80 + e10: 0409 lsls r1, r1, #16 + e12: 4b11 ldr r3, [pc, #68] ; (e58 ) + e14: 6019 str r1, [r3, #0] + system_interrupt_enable(SYSTEM_INTERRUPT_MODULE_ADC); +# endif +#endif + + /* Disbale interrupt */ + adc_module->INTENCLR.reg = ADC_INTENCLR_MASK; + e16: 230f movs r3, #15 + e18: 7593 strb r3, [r2, #22] + /* Clear interrupt flag */ + adc_module->INTFLAG.reg = ADC_INTFLAG_MASK; + e1a: 7613 strb r3, [r2, #24] + + adc_module->CTRLA.reg |= ADC_CTRLA_ENABLE; + e1c: 7813 ldrb r3, [r2, #0] + e1e: 2102 movs r1, #2 + e20: 430b orrs r3, r1 + e22: 7013 strb r3, [r2, #0] + Adc *const adc_module = module_inst->hw; + e24: 4b09 ldr r3, [pc, #36] ; (e4c ) + e26: 681a ldr r2, [r3, #0] + if (adc_module->STATUS.reg & ADC_STATUS_SYNCBUSY) { + e28: 7e53 ldrb r3, [r2, #25] + + while (adc_is_syncing(module_inst)) { + e2a: b25b sxtb r3, r3 + e2c: 2b00 cmp r3, #0 + e2e: dbfb blt.n e28 + adc_register_callback(&p_adc_inst, p_adc_cb, ADC_CALLBACK_READ_BUFFER); + e30: 4c06 ldr r4, [pc, #24] ; (e4c ) + e32: 2200 movs r2, #0 + e34: 4909 ldr r1, [pc, #36] ; (e5c ) + e36: 0020 movs r0, r4 + e38: 4b09 ldr r3, [pc, #36] ; (e60 ) + e3a: 4798 blx r3 +{ + /* Sanity check arguments */ + Assert(module); + + /* Enable callback */ + module->enabled_callback_mask |= (1 << callback_type); + e3c: 7ee3 ldrb r3, [r4, #27] + e3e: 2201 movs r2, #1 + e40: 4313 orrs r3, r2 + e42: 76e3 strb r3, [r4, #27] +} + e44: b00c add sp, #48 ; 0x30 + e46: bd10 pop {r4, pc} + e48: 00000115 .word 0x00000115 + e4c: 20000d50 .word 0x20000d50 + e50: 42004000 .word 0x42004000 + e54: 0000015d .word 0x0000015d + e58: e000e100 .word 0xe000e100 + e5c: 00000d6d .word 0x00000d6d + e60: 00000649 .word 0x00000649 + +00000e64 : +{ + e64: b510 push {r4, lr} +{ + /* Sanity check arguments */ + Assert(module_inst); + Assert(module_inst->hw); + + Adc *const adc_module = module_inst->hw; + e66: 4b08 ldr r3, [pc, #32] ; (e88 ) + e68: 681a ldr r2, [r3, #0] + e6a: 7e53 ldrb r3, [r2, #25] + + while (adc_is_syncing(module_inst)) { + e6c: b25b sxtb r3, r3 + e6e: 2b00 cmp r3, #0 + e70: dbfb blt.n e6a + /* Wait for synchronization */ + } + + /* Set positive input pin */ + adc_module->INPUTCTRL.reg = + (adc_module->INPUTCTRL.reg & ~ADC_INPUTCTRL_MUXPOS_Msk) | + e72: 6913 ldr r3, [r2, #16] + e74: 211f movs r1, #31 + e76: 438b bics r3, r1 + adc_module->INPUTCTRL.reg = + e78: 6113 str r3, [r2, #16] + e7a: 7e53 ldrb r3, [r2, #25] + (positive_input); + + while (adc_is_syncing(module_inst)) { + e7c: b25b sxtb r3, r3 + e7e: 2b00 cmp r3, #0 + e80: dbfb blt.n e7a + return p_adc_get_voltage(); + e82: 4b02 ldr r3, [pc, #8] ; (e8c ) + e84: 4798 blx r3 +} + e86: bd10 pop {r4, pc} + e88: 20000d50 .word 0x20000d50 + e8c: 00000d79 .word 0x00000d79 + +00000e90 : +{ + e90: b510 push {r4, lr} + Adc *const adc_module = module_inst->hw; + e92: 4b09 ldr r3, [pc, #36] ; (eb8 ) + e94: 681a ldr r2, [r3, #0] + e96: 7e53 ldrb r3, [r2, #25] + while (adc_is_syncing(module_inst)) { + e98: b25b sxtb r3, r3 + e9a: 2b00 cmp r3, #0 + e9c: dbfb blt.n e96 + (adc_module->INPUTCTRL.reg & ~ADC_INPUTCTRL_MUXPOS_Msk) | + e9e: 6913 ldr r3, [r2, #16] + ea0: 211f movs r1, #31 + ea2: 438b bics r3, r1 + ea4: 391a subs r1, #26 + ea6: 430b orrs r3, r1 + adc_module->INPUTCTRL.reg = + ea8: 6113 str r3, [r2, #16] + eaa: 7e53 ldrb r3, [r2, #25] + while (adc_is_syncing(module_inst)) { + eac: b25b sxtb r3, r3 + eae: 2b00 cmp r3, #0 + eb0: dbfb blt.n eaa + return p_adc_get_voltage(); + eb2: 4b02 ldr r3, [pc, #8] ; (ebc ) + eb4: 4798 blx r3 +} + eb6: bd10 pop {r4, pc} + eb8: 20000d50 .word 0x20000d50 + ebc: 00000d79 .word 0x00000d79 + +00000ec0 <_tcc_get_inst_index>: + ec0: 4b09 ldr r3, [pc, #36] ; (ee8 <_tcc_get_inst_index+0x28>) + ec2: 4298 cmp r0, r3 + ec4: d00c beq.n ee0 <_tcc_get_inst_index+0x20> + ec6: 4b09 ldr r3, [pc, #36] ; (eec <_tcc_get_inst_index+0x2c>) + ec8: 4298 cmp r0, r3 + eca: d007 beq.n edc <_tcc_get_inst_index+0x1c> + ecc: 4a08 ldr r2, [pc, #32] ; (ef0 <_tcc_get_inst_index+0x30>) + ece: 2300 movs r3, #0 + ed0: 4290 cmp r0, r2 + ed2: d001 beq.n ed8 <_tcc_get_inst_index+0x18> + ed4: 0018 movs r0, r3 + ed6: 4770 bx lr + ed8: 3302 adds r3, #2 + eda: e002 b.n ee2 <_tcc_get_inst_index+0x22> + edc: 2301 movs r3, #1 + ede: e000 b.n ee2 <_tcc_get_inst_index+0x22> + ee0: 2300 movs r3, #0 + ee2: b2db uxtb r3, r3 + ee4: e7f6 b.n ed4 <_tcc_get_inst_index+0x14> + ee6: 46c0 nop ; (mov r8, r8) + ee8: 42002000 .word 0x42002000 + eec: 42002400 .word 0x42002400 + ef0: 42002800 .word 0x42002800 + +00000ef4 <_tcc_set_compare_value>: + ef4: b5f8 push {r3, r4, r5, r6, r7, lr} + ef6: 000f movs r7, r1 + ef8: 0015 movs r5, r2 + efa: 001e movs r6, r3 + efc: 6804 ldr r4, [r0, #0] + efe: 0020 movs r0, r4 + f00: 4b16 ldr r3, [pc, #88] ; (f5c <_tcc_set_compare_value+0x68>) + f02: 4798 blx r3 + f04: 4b16 ldr r3, [pc, #88] ; (f60 <_tcc_set_compare_value+0x6c>) + f06: 5c1a ldrb r2, [r3, r0] + f08: 2317 movs r3, #23 + f0a: 42ba cmp r2, r7 + f0c: d801 bhi.n f12 <_tcc_set_compare_value+0x1e> + f0e: 0018 movs r0, r3 + f10: bdf8 pop {r3, r4, r5, r6, r7, pc} + f12: 0080 lsls r0, r0, #2 + f14: 4b13 ldr r3, [pc, #76] ; (f64 <_tcc_set_compare_value+0x70>) + f16: 58c2 ldr r2, [r0, r3] + f18: 2317 movs r3, #23 + f1a: 42aa cmp r2, r5 + f1c: d3f7 bcc.n f0e <_tcc_set_compare_value+0x1a> + f1e: 2e00 cmp r6, #0 + f20: d010 beq.n f44 <_tcc_set_compare_value+0x50> + f22: 2280 movs r2, #128 ; 0x80 + f24: 0252 lsls r2, r2, #9 + f26: 40ba lsls r2, r7 + f28: 6b23 ldr r3, [r4, #48] ; 0x30 + f2a: 421a tst r2, r3 + f2c: d1fc bne.n f28 <_tcc_set_compare_value+0x34> + f2e: 2280 movs r2, #128 ; 0x80 + f30: 0312 lsls r2, r2, #12 + f32: 40ba lsls r2, r7 + f34: 68a3 ldr r3, [r4, #8] + f36: 421a tst r2, r3 + f38: d1fc bne.n f34 <_tcc_set_compare_value+0x40> + f3a: 371c adds r7, #28 + f3c: 00bf lsls r7, r7, #2 + f3e: 513d str r5, [r7, r4] + f40: 2300 movs r3, #0 + f42: e7e4 b.n f0e <_tcc_set_compare_value+0x1a> + f44: 2280 movs r2, #128 ; 0x80 + f46: 0052 lsls r2, r2, #1 + f48: 40ba lsls r2, r7 + f4a: 68a3 ldr r3, [r4, #8] + f4c: 421a tst r2, r3 + f4e: d1fc bne.n f4a <_tcc_set_compare_value+0x56> + f50: 3710 adds r7, #16 + f52: 00bf lsls r7, r7, #2 + f54: 19e4 adds r4, r4, r7 + f56: 6065 str r5, [r4, #4] + f58: 2300 movs r3, #0 + f5a: e7d8 b.n f0e <_tcc_set_compare_value+0x1a> + f5c: 00000ec1 .word 0x00000ec1 + f60: 000094e0 .word 0x000094e0 + f64: 000094e8 .word 0x000094e8 + +00000f68 : + f68: b510 push {r4, lr} + f6a: 0004 movs r4, r0 + f6c: 0008 movs r0, r1 + f6e: 4b4f ldr r3, [pc, #316] ; (10ac ) + f70: 4798 blx r3 + f72: 2300 movs r3, #0 + f74: 6023 str r3, [r4, #0] + f76: 0080 lsls r0, r0, #2 + f78: 4a4d ldr r2, [pc, #308] ; (10b0 ) + f7a: 5882 ldr r2, [r0, r2] + f7c: 6062 str r2, [r4, #4] + f7e: 72a3 strb r3, [r4, #10] + f80: 72e3 strb r3, [r4, #11] + f82: 7323 strb r3, [r4, #12] + f84: 7263 strb r3, [r4, #9] + f86: 7223 strb r3, [r4, #8] + f88: 61e3 str r3, [r4, #28] + f8a: 6223 str r3, [r4, #32] + f8c: 6263 str r3, [r4, #36] ; 0x24 + f8e: 62a3 str r3, [r4, #40] ; 0x28 + f90: 7523 strb r3, [r4, #20] + f92: 7563 strb r3, [r4, #21] + f94: 75a3 strb r3, [r4, #22] + f96: 75e3 strb r3, [r4, #23] + f98: 7623 strb r3, [r4, #24] + f9a: 7663 strb r3, [r4, #25] + f9c: 7423 strb r3, [r4, #16] + f9e: 7463 strb r3, [r4, #17] + fa0: 74a3 strb r3, [r4, #18] + fa2: 74e3 strb r3, [r4, #19] + fa4: 222c movs r2, #44 ; 0x2c + fa6: 54a3 strb r3, [r4, r2] + fa8: 3201 adds r2, #1 + faa: 54a3 strb r3, [r4, r2] + fac: 3201 adds r2, #1 + fae: 54a3 strb r3, [r4, r2] + fb0: 3201 adds r2, #1 + fb2: 54a3 strb r3, [r4, r2] + fb4: 3201 adds r2, #1 + fb6: 54a3 strb r3, [r4, r2] + fb8: 3201 adds r2, #1 + fba: 54a3 strb r3, [r4, r2] + fbc: 3201 adds r2, #1 + fbe: 54a3 strb r3, [r4, r2] + fc0: 3201 adds r2, #1 + fc2: 54a3 strb r3, [r4, r2] + fc4: 3201 adds r2, #1 + fc6: 54a3 strb r3, [r4, r2] + fc8: 3201 adds r2, #1 + fca: 54a3 strb r3, [r4, r2] + fcc: 3201 adds r2, #1 + fce: 54a3 strb r3, [r4, r2] + fd0: 3201 adds r2, #1 + fd2: 54a3 strb r3, [r4, r2] + fd4: 3201 adds r2, #1 + fd6: 54a3 strb r3, [r4, r2] + fd8: 3201 adds r2, #1 + fda: 54a3 strb r3, [r4, r2] + fdc: 3201 adds r2, #1 + fde: 54a3 strb r3, [r4, r2] + fe0: 3201 adds r2, #1 + fe2: 54a3 strb r3, [r4, r2] + fe4: 3201 adds r2, #1 + fe6: 54a3 strb r3, [r4, r2] + fe8: 3201 adds r2, #1 + fea: 54a3 strb r3, [r4, r2] + fec: 3201 adds r2, #1 + fee: 54a3 strb r3, [r4, r2] + ff0: 3201 adds r2, #1 + ff2: 54a3 strb r3, [r4, r2] + ff4: 3201 adds r2, #1 + ff6: 54a3 strb r3, [r4, r2] + ff8: 3201 adds r2, #1 + ffa: 54a3 strb r3, [r4, r2] + ffc: 3201 adds r2, #1 + ffe: 54a3 strb r3, [r4, r2] + 1000: 3201 adds r2, #1 + 1002: 54a3 strb r3, [r4, r2] + 1004: 3201 adds r2, #1 + 1006: 54a3 strb r3, [r4, r2] + 1008: 3201 adds r2, #1 + 100a: 54a3 strb r3, [r4, r2] + 100c: 3201 adds r2, #1 + 100e: 54a3 strb r3, [r4, r2] + 1010: 3201 adds r2, #1 + 1012: 54a3 strb r3, [r4, r2] + 1014: 3201 adds r2, #1 + 1016: 54a3 strb r3, [r4, r2] + 1018: 3201 adds r2, #1 + 101a: 54a3 strb r3, [r4, r2] + 101c: 3201 adds r2, #1 + 101e: 54a3 strb r3, [r4, r2] + 1020: 3201 adds r2, #1 + 1022: 54a3 strb r3, [r4, r2] + 1024: 3201 adds r2, #1 + 1026: 54a3 strb r3, [r4, r2] + 1028: 3201 adds r2, #1 + 102a: 54a3 strb r3, [r4, r2] + 102c: 3201 adds r2, #1 + 102e: 54a3 strb r3, [r4, r2] + 1030: 3201 adds r2, #1 + 1032: 54a3 strb r3, [r4, r2] + 1034: 3201 adds r2, #1 + 1036: 54a3 strb r3, [r4, r2] + 1038: 3201 adds r2, #1 + 103a: 54a3 strb r3, [r4, r2] + 103c: 3201 adds r2, #1 + 103e: 54a3 strb r3, [r4, r2] + 1040: 3201 adds r2, #1 + 1042: 54a3 strb r3, [r4, r2] + 1044: 3201 adds r2, #1 + 1046: 54a3 strb r3, [r4, r2] + 1048: 3201 adds r2, #1 + 104a: 54a3 strb r3, [r4, r2] + 104c: 3201 adds r2, #1 + 104e: 54a3 strb r3, [r4, r2] + 1050: 3201 adds r2, #1 + 1052: 54a3 strb r3, [r4, r2] + 1054: 3241 adds r2, #65 ; 0x41 + 1056: 54a3 strb r3, [r4, r2] + 1058: 65a3 str r3, [r4, #88] ; 0x58 + 105a: 67a3 str r3, [r4, #120] ; 0x78 + 105c: 3201 adds r2, #1 + 105e: 54a3 strb r3, [r4, r2] + 1060: 65e3 str r3, [r4, #92] ; 0x5c + 1062: 67e3 str r3, [r4, #124] ; 0x7c + 1064: 3201 adds r2, #1 + 1066: 54a3 strb r3, [r4, r2] + 1068: 6623 str r3, [r4, #96] ; 0x60 + 106a: 3a1a subs r2, #26 + 106c: 50a3 str r3, [r4, r2] + 106e: 321b adds r2, #27 + 1070: 54a3 strb r3, [r4, r2] + 1072: 6663 str r3, [r4, #100] ; 0x64 + 1074: 3a17 subs r2, #23 + 1076: 50a3 str r3, [r4, r2] + 1078: 3218 adds r2, #24 + 107a: 54a3 strb r3, [r4, r2] + 107c: 66a3 str r3, [r4, #104] ; 0x68 + 107e: 3a14 subs r2, #20 + 1080: 50a3 str r3, [r4, r2] + 1082: 3215 adds r2, #21 + 1084: 54a3 strb r3, [r4, r2] + 1086: 66e3 str r3, [r4, #108] ; 0x6c + 1088: 3a11 subs r2, #17 + 108a: 50a3 str r3, [r4, r2] + 108c: 3212 adds r2, #18 + 108e: 54a3 strb r3, [r4, r2] + 1090: 6723 str r3, [r4, #112] ; 0x70 + 1092: 3a0e subs r2, #14 + 1094: 50a3 str r3, [r4, r2] + 1096: 320f adds r2, #15 + 1098: 54a3 strb r3, [r4, r2] + 109a: 6763 str r3, [r4, #116] ; 0x74 + 109c: 3a0b subs r2, #11 + 109e: 50a3 str r3, [r4, r2] + 10a0: 2101 movs r1, #1 + 10a2: 320c adds r2, #12 + 10a4: 54a1 strb r1, [r4, r2] + 10a6: 3201 adds r2, #1 + 10a8: 54a3 strb r3, [r4, r2] + 10aa: bd10 pop {r4, pc} + 10ac: 00000ec1 .word 0x00000ec1 + 10b0: 000094e8 .word 0x000094e8 + +000010b4 : + 10b4: b5f0 push {r4, r5, r6, r7, lr} + 10b6: 46de mov lr, fp + 10b8: 4657 mov r7, sl + 10ba: 464e mov r6, r9 + 10bc: 4645 mov r5, r8 + 10be: b5e0 push {r5, r6, r7, lr} + 10c0: b091 sub sp, #68 ; 0x44 + 10c2: 9001 str r0, [sp, #4] + 10c4: 000c movs r4, r1 + 10c6: 0015 movs r5, r2 + 10c8: 0008 movs r0, r1 + 10ca: 4bc3 ldr r3, [pc, #780] ; (13d8 ) + 10cc: 4798 blx r3 + 10ce: 0003 movs r3, r0 + 10d0: 0001 movs r1, r0 + 10d2: 48c2 ldr r0, [pc, #776] ; (13dc ) + 10d4: 6a02 ldr r2, [r0, #32] + 10d6: 009e lsls r6, r3, #2 + 10d8: 4fc1 ldr r7, [pc, #772] ; (13e0 ) + 10da: 59f7 ldr r7, [r6, r7] + 10dc: 433a orrs r2, r7 + 10de: 6202 str r2, [r0, #32] + 10e0: 6822 ldr r2, [r4, #0] + 10e2: 201c movs r0, #28 + 10e4: 0792 lsls r2, r2, #30 + 10e6: d506 bpl.n 10f6 + 10e8: b011 add sp, #68 ; 0x44 + 10ea: bc3c pop {r2, r3, r4, r5} + 10ec: 4690 mov r8, r2 + 10ee: 4699 mov r9, r3 + 10f0: 46a2 mov sl, r4 + 10f2: 46ab mov fp, r5 + 10f4: bdf0 pop {r4, r5, r6, r7, pc} + 10f6: 6822 ldr r2, [r4, #0] + 10f8: 2701 movs r7, #1 + 10fa: 4017 ands r7, r2 + 10fc: d1f4 bne.n 10e8 + 10fe: 48b9 ldr r0, [pc, #740] ; (13e4 ) + 1100: 5832 ldr r2, [r6, r0] + 1102: 2017 movs r0, #23 + 1104: 682e ldr r6, [r5, #0] + 1106: 42b2 cmp r2, r6 + 1108: d3ee bcc.n 10e8 + 110a: 686e ldr r6, [r5, #4] + 110c: 42b2 cmp r2, r6 + 110e: d3eb bcc.n 10e8 + 1110: 69e8 ldr r0, [r5, #28] + 1112: 4282 cmp r2, r0 + 1114: d200 bcs.n 1118 + 1116: e1b9 b.n 148c + 1118: 6a28 ldr r0, [r5, #32] + 111a: 4282 cmp r2, r0 + 111c: d200 bcs.n 1120 + 111e: e1b7 b.n 1490 + 1120: 6a68 ldr r0, [r5, #36] ; 0x24 + 1122: 4282 cmp r2, r0 + 1124: d200 bcs.n 1128 + 1126: e1b5 b.n 1494 + 1128: 6aa8 ldr r0, [r5, #40] ; 0x28 + 112a: 4282 cmp r2, r0 + 112c: d200 bcs.n 1130 + 112e: e1b3 b.n 1498 + 1130: 2298 movs r2, #152 ; 0x98 + 1132: 4694 mov ip, r2 + 1134: 44ac add ip, r5 + 1136: 4662 mov r2, ip + 1138: 9208 str r2, [sp, #32] + 113a: 2000 movs r0, #0 + 113c: e003 b.n 1146 + 113e: 3001 adds r0, #1 + 1140: 3201 adds r2, #1 + 1142: 2808 cmp r0, #8 + 1144: d008 beq.n 1158 + 1146: 7816 ldrb r6, [r2, #0] + 1148: 2e00 cmp r6, #0 + 114a: d0f8 beq.n 113e + 114c: 4ea6 ldr r6, [pc, #664] ; (13e8 ) + 114e: 5c76 ldrb r6, [r6, r1] + 1150: 4286 cmp r6, r0 + 1152: dcf4 bgt.n 113e + 1154: 2017 movs r0, #23 + 1156: e7c7 b.n 10e8 + 1158: 2200 movs r2, #0 + 115a: 9202 str r2, [sp, #8] + 115c: 2080 movs r0, #128 ; 0x80 + 115e: 0440 lsls r0, r0, #17 + 1160: 4684 mov ip, r0 + 1162: e002 b.n 116a + 1164: 3201 adds r2, #1 + 1166: 2a04 cmp r2, #4 + 1168: d00e beq.n 1188 + 116a: 18a8 adds r0, r5, r2 + 116c: 7c00 ldrb r0, [r0, #16] + 116e: 2801 cmp r0, #1 + 1170: d1f8 bne.n 1164 + 1172: 489e ldr r0, [pc, #632] ; (13ec ) + 1174: 5c40 ldrb r0, [r0, r1] + 1176: 4290 cmp r0, r2 + 1178: da00 bge.n 117c + 117a: e18f b.n 149c + 117c: 4660 mov r0, ip + 117e: 4090 lsls r0, r2 + 1180: 9e02 ldr r6, [sp, #8] + 1182: 4306 orrs r6, r0 + 1184: 9602 str r6, [sp, #8] + 1186: e7ed b.n 1164 + 1188: 329d adds r2, #157 ; 0x9d + 118a: 5caa ldrb r2, [r5, r2] + 118c: 2a00 cmp r2, #0 + 118e: d004 beq.n 119a + 1190: 2280 movs r2, #128 ; 0x80 + 1192: 0112 lsls r2, r2, #4 + 1194: 9902 ldr r1, [sp, #8] + 1196: 4311 orrs r1, r2 + 1198: 9102 str r1, [sp, #8] + 119a: 7a2a ldrb r2, [r5, #8] + 119c: 1e51 subs r1, r2, #1 + 119e: 418a sbcs r2, r1 + 11a0: 0092 lsls r2, r2, #2 + 11a2: 9206 str r2, [sp, #24] + 11a4: 7a6a ldrb r2, [r5, #9] + 11a6: 2a01 cmp r2, #1 + 11a8: d022 beq.n 11f0 + 11aa: 4a90 ldr r2, [pc, #576] ; (13ec ) + 11ac: 5cd2 ldrb r2, [r2, r3] + 11ae: 0011 movs r1, r2 + 11b0: 9205 str r2, [sp, #20] + 11b2: 2235 movs r2, #53 ; 0x35 + 11b4: 5caa ldrb r2, [r5, r2] + 11b6: 428a cmp r2, r1 + 11b8: d300 bcc.n 11bc + 11ba: e179 b.n 14b0 + 11bc: 212c movs r1, #44 ; 0x2c + 11be: 5c69 ldrb r1, [r5, r1] + 11c0: 290f cmp r1, #15 + 11c2: d900 bls.n 11c6 + 11c4: e174 b.n 14b0 + 11c6: 7b28 ldrb r0, [r5, #12] + 11c8: 900a str r0, [sp, #40] ; 0x28 + 11ca: 7ae8 ldrb r0, [r5, #11] + 11cc: 900b str r0, [sp, #44] ; 0x2c + 11ce: 202d movs r0, #45 ; 0x2d + 11d0: 4682 mov sl, r0 + 11d2: 44aa add sl, r5 + 11d4: 2000 movs r0, #0 + 11d6: 9704 str r7, [sp, #16] + 11d8: ae0e add r6, sp, #56 ; 0x38 + 11da: 9607 str r6, [sp, #28] + 11dc: 26c0 movs r6, #192 ; 0xc0 + 11de: 0136 lsls r6, r6, #4 + 11e0: 46b1 mov r9, r6 + 11e2: 4684 mov ip, r0 + 11e4: 46a0 mov r8, r4 + 11e6: 0028 movs r0, r5 + 11e8: 4655 mov r5, sl + 11ea: 9309 str r3, [sp, #36] ; 0x24 + 11ec: 4682 mov sl, r0 + 11ee: e035 b.n 125c + 11f0: 9906 ldr r1, [sp, #24] + 11f2: 4311 orrs r1, r2 + 11f4: 9106 str r1, [sp, #24] + 11f6: e7d8 b.n 11aa + 11f8: 0292 lsls r2, r2, #10 + 11fa: 464f mov r7, r9 + 11fc: 403a ands r2, r7 + 11fe: 430a orrs r2, r1 + 1200: 7919 ldrb r1, [r3, #4] + 1202: 468b mov fp, r1 + 1204: 2103 movs r1, #3 + 1206: 465f mov r7, fp + 1208: 4039 ands r1, r7 + 120a: 430a orrs r2, r1 + 120c: 4316 orrs r6, r2 + 120e: 795a ldrb r2, [r3, #5] + 1210: 0152 lsls r2, r2, #5 + 1212: 2160 movs r1, #96 ; 0x60 + 1214: 400a ands r2, r1 + 1216: 4332 orrs r2, r6 + 1218: 7999 ldrb r1, [r3, #6] + 121a: 0209 lsls r1, r1, #8 + 121c: 26c0 movs r6, #192 ; 0xc0 + 121e: 00b6 lsls r6, r6, #2 + 1220: 400e ands r6, r1 + 1222: 4316 orrs r6, r2 + 1224: 79da ldrb r2, [r3, #7] + 1226: 0312 lsls r2, r2, #12 + 1228: 21e0 movs r1, #224 ; 0xe0 + 122a: 01c9 lsls r1, r1, #7 + 122c: 400a ands r2, r1 + 122e: 4316 orrs r6, r2 + 1230: 4334 orrs r4, r6 + 1232: 9a03 ldr r2, [sp, #12] + 1234: 4314 orrs r4, r2 + 1236: 4320 orrs r0, r4 + 1238: 4662 mov r2, ip + 123a: 9907 ldr r1, [sp, #28] + 123c: 5050 str r0, [r2, r1] + 123e: 2a04 cmp r2, #4 + 1240: d02a beq.n 1298 + 1242: 7c9a ldrb r2, [r3, #18] + 1244: 9905 ldr r1, [sp, #20] + 1246: 4291 cmp r1, r2 + 1248: d800 bhi.n 124c + 124a: e131 b.n 14b0 + 124c: 7a59 ldrb r1, [r3, #9] + 124e: 350a adds r5, #10 + 1250: 2304 movs r3, #4 + 1252: 469b mov fp, r3 + 1254: 44dc add ip, fp + 1256: 290f cmp r1, #15 + 1258: d900 bls.n 125c + 125a: e129 b.n 14b0 + 125c: 0609 lsls r1, r1, #24 + 125e: 23f0 movs r3, #240 ; 0xf0 + 1260: 051b lsls r3, r3, #20 + 1262: 4019 ands r1, r3 + 1264: 002b movs r3, r5 + 1266: 782e ldrb r6, [r5, #0] + 1268: 0436 lsls r6, r6, #16 + 126a: 20ff movs r0, #255 ; 0xff + 126c: 0400 lsls r0, r0, #16 + 126e: 4006 ands r6, r0 + 1270: 7868 ldrb r0, [r5, #1] + 1272: 2480 movs r4, #128 ; 0x80 + 1274: 2800 cmp r0, #0 + 1276: d100 bne.n 127a + 1278: 9c04 ldr r4, [sp, #16] + 127a: 7898 ldrb r0, [r3, #2] + 127c: 2708 movs r7, #8 + 127e: 9703 str r7, [sp, #12] + 1280: 2800 cmp r0, #0 + 1282: d101 bne.n 1288 + 1284: 9804 ldr r0, [sp, #16] + 1286: 9003 str r0, [sp, #12] + 1288: 78d8 ldrb r0, [r3, #3] + 128a: 4683 mov fp, r0 + 128c: 2010 movs r0, #16 + 128e: 465f mov r7, fp + 1290: 2f00 cmp r7, #0 + 1292: d1b1 bne.n 11f8 + 1294: 9804 ldr r0, [sp, #16] + 1296: e7af b.n 11f8 + 1298: 4644 mov r4, r8 + 129a: 4655 mov r5, sl + 129c: 9b09 ldr r3, [sp, #36] ; 0x24 + 129e: 4a52 ldr r2, [pc, #328] ; (13e8 ) + 12a0: 5cd2 ldrb r2, [r2, r3] + 12a2: 4691 mov r9, r2 + 12a4: 4651 mov r1, sl + 12a6: 3150 adds r1, #80 ; 0x50 + 12a8: 4650 mov r0, sl + 12aa: 3041 adds r0, #65 ; 0x41 + 12ac: 2700 movs r7, #0 + 12ae: 2200 movs r2, #0 + 12b0: 2601 movs r6, #1 + 12b2: 46b2 mov sl, r6 + 12b4: 2602 movs r6, #2 + 12b6: 36ff adds r6, #255 ; 0xff + 12b8: 46b3 mov fp, r6 + 12ba: 2680 movs r6, #128 ; 0x80 + 12bc: 0276 lsls r6, r6, #9 + 12be: 46b0 mov r8, r6 + 12c0: 46a4 mov ip, r4 + 12c2: 001c movs r4, r3 + 12c4: 464b mov r3, r9 + 12c6: e00f b.n 12e8 + 12c8: 7806 ldrb r6, [r0, #0] + 12ca: 2e00 cmp r6, #0 + 12cc: d007 beq.n 12de + 12ce: 4293 cmp r3, r2 + 12d0: d800 bhi.n 12d4 + 12d2: e0e7 b.n 14a4 + 12d4: 2e02 cmp r6, #2 + 12d6: d014 beq.n 1302 + 12d8: 4656 mov r6, sl + 12da: 4096 lsls r6, r2 + 12dc: 4337 orrs r7, r6 + 12de: 3201 adds r2, #1 + 12e0: 3101 adds r1, #1 + 12e2: 3002 adds r0, #2 + 12e4: 2a08 cmp r2, #8 + 12e6: d010 beq.n 130a + 12e8: 780e ldrb r6, [r1, #0] + 12ea: 2e00 cmp r6, #0 + 12ec: d0ec beq.n 12c8 + 12ee: 4293 cmp r3, r2 + 12f0: d800 bhi.n 12f4 + 12f2: e0d5 b.n 14a0 + 12f4: 4646 mov r6, r8 + 12f6: 4096 lsls r6, r2 + 12f8: 4337 orrs r7, r6 + 12fa: 7806 ldrb r6, [r0, #0] + 12fc: 2e00 cmp r6, #0 + 12fe: d1e9 bne.n 12d4 + 1300: e7ed b.n 12de + 1302: 465e mov r6, fp + 1304: 4096 lsls r6, r2 + 1306: 4337 orrs r7, r6 + 1308: e7e9 b.n 12de + 130a: 4699 mov r9, r3 + 130c: 0023 movs r3, r4 + 130e: 4664 mov r4, ip + 1310: 7e6a ldrb r2, [r5, #25] + 1312: 0112 lsls r2, r2, #4 + 1314: 2130 movs r1, #48 ; 0x30 + 1316: 4011 ands r1, r2 + 1318: 7e28 ldrb r0, [r5, #24] + 131a: 2207 movs r2, #7 + 131c: 4002 ands r2, r0 + 131e: 4311 orrs r1, r2 + 1320: 2200 movs r2, #0 + 1322: 2080 movs r0, #128 ; 0x80 + 1324: 0240 lsls r0, r0, #9 + 1326: 000e movs r6, r1 + 1328: e002 b.n 1330 + 132a: 3201 adds r2, #1 + 132c: 2a04 cmp r2, #4 + 132e: d00b beq.n 1348 + 1330: 18a9 adds r1, r5, r2 + 1332: 7d09 ldrb r1, [r1, #20] + 1334: 2900 cmp r1, #0 + 1336: d0f8 beq.n 132a + 1338: 9905 ldr r1, [sp, #20] + 133a: 4291 cmp r1, r2 + 133c: dc00 bgt.n 1340 + 133e: e0b3 b.n 14a8 + 1340: 0001 movs r1, r0 + 1342: 4091 lsls r1, r2 + 1344: 430e orrs r6, r1 + 1346: e7f0 b.n 132a + 1348: 46b2 mov sl, r6 + 134a: 9801 ldr r0, [sp, #4] + 134c: 0002 movs r2, r0 + 134e: 3204 adds r2, #4 + 1350: 3034 adds r0, #52 ; 0x34 + 1352: 2100 movs r1, #0 + 1354: c202 stmia r2!, {r1} + 1356: 4282 cmp r2, r0 + 1358: d1fc bne.n 1354 + 135a: 2200 movs r2, #0 + 135c: 9801 ldr r0, [sp, #4] + 135e: 6342 str r2, [r0, #52] ; 0x34 + 1360: 6382 str r2, [r0, #56] ; 0x38 + 1362: 0099 lsls r1, r3, #2 + 1364: 4a22 ldr r2, [pc, #136] ; (13f0 ) + 1366: 5088 str r0, [r1, r2] + 1368: 6004 str r4, [r0, #0] + 136a: 22a0 movs r2, #160 ; 0xa0 + 136c: 5ca9 ldrb r1, [r5, r2] + 136e: 3a64 subs r2, #100 ; 0x64 + 1370: 5481 strb r1, [r0, r2] + 1372: a90d add r1, sp, #52 ; 0x34 + 1374: 7aaa ldrb r2, [r5, #10] + 1376: 700a strb r2, [r1, #0] + 1378: 4a1e ldr r2, [pc, #120] ; (13f4 ) + 137a: 5cd6 ldrb r6, [r2, r3] + 137c: 0030 movs r0, r6 + 137e: 4b1e ldr r3, [pc, #120] ; (13f8 ) + 1380: 4798 blx r3 + 1382: 0030 movs r0, r6 + 1384: 4b1d ldr r3, [pc, #116] ; (13fc ) + 1386: 4798 blx r3 + 1388: 464b mov r3, r9 + 138a: 2b00 cmp r3, #0 + 138c: dd3c ble.n 1408 + 138e: 002e movs r6, r5 + 1390: 3658 adds r6, #88 ; 0x58 + 1392: 3398 adds r3, #152 ; 0x98 + 1394: 4698 mov r8, r3 + 1396: 44a8 add r8, r5 + 1398: 2301 movs r3, #1 + 139a: 4699 mov r9, r3 + 139c: 46ab mov fp, r5 + 139e: 4645 mov r5, r8 + 13a0: 46a0 mov r8, r4 + 13a2: 9c08 ldr r4, [sp, #32] + 13a4: e003 b.n 13ae + 13a6: 3401 adds r4, #1 + 13a8: 3604 adds r6, #4 + 13aa: 42ac cmp r4, r5 + 13ac: d02a beq.n 1404 + 13ae: 7823 ldrb r3, [r4, #0] + 13b0: 2b00 cmp r3, #0 + 13b2: d0f8 beq.n 13a6 + 13b4: ab0c add r3, sp, #48 ; 0x30 + 13b6: 464a mov r2, r9 + 13b8: 709a strb r2, [r3, #2] + 13ba: 2300 movs r3, #0 + 13bc: aa0c add r2, sp, #48 ; 0x30 + 13be: 70d3 strb r3, [r2, #3] + 13c0: 0013 movs r3, r2 + 13c2: 2220 movs r2, #32 + 13c4: 18b2 adds r2, r6, r2 + 13c6: 7812 ldrb r2, [r2, #0] + 13c8: 701a strb r2, [r3, #0] + 13ca: 464a mov r2, r9 + 13cc: 705a strb r2, [r3, #1] + 13ce: 7830 ldrb r0, [r6, #0] + 13d0: 0019 movs r1, r3 + 13d2: 4b0b ldr r3, [pc, #44] ; (1400 ) + 13d4: 4798 blx r3 + 13d6: e7e6 b.n 13a6 + 13d8: 00000ec1 .word 0x00000ec1 + 13dc: 40000400 .word 0x40000400 + 13e0: 000094d4 .word 0x000094d4 + 13e4: 000094e8 .word 0x000094e8 + 13e8: 000094f4 .word 0x000094f4 + 13ec: 000094e0 .word 0x000094e0 + 13f0: 20000d70 .word 0x20000d70 + 13f4: 000094e4 .word 0x000094e4 + 13f8: 0000255d .word 0x0000255d + 13fc: 000024d1 .word 0x000024d1 + 1400: 00002655 .word 0x00002655 + 1404: 4644 mov r4, r8 + 1406: 465d mov r5, fp + 1408: 9b0a ldr r3, [sp, #40] ; 0x28 + 140a: 031b lsls r3, r3, #12 + 140c: 9a0b ldr r2, [sp, #44] ; 0x2c + 140e: 0212 lsls r2, r2, #8 + 1410: 4313 orrs r3, r2 + 1412: 9a02 ldr r2, [sp, #8] + 1414: 4313 orrs r3, r2 + 1416: 6023 str r3, [r4, #0] + 1418: 2204 movs r2, #4 + 141a: 68a3 ldr r3, [r4, #8] + 141c: 421a tst r2, r3 + 141e: d1fc bne.n 141a + 1420: 23ff movs r3, #255 ; 0xff + 1422: 7123 strb r3, [r4, #4] + 1424: 2204 movs r2, #4 + 1426: 68a3 ldr r3, [r4, #8] + 1428: 421a tst r2, r3 + 142a: d1fc bne.n 1426 + 142c: 466b mov r3, sp + 142e: 7e1b ldrb r3, [r3, #24] + 1430: 7163 strb r3, [r4, #5] + 1432: 9b0e ldr r3, [sp, #56] ; 0x38 + 1434: 60e3 str r3, [r4, #12] + 1436: 9b0f ldr r3, [sp, #60] ; 0x3c + 1438: 6123 str r3, [r4, #16] + 143a: 61a7 str r7, [r4, #24] + 143c: 4a1d ldr r2, [pc, #116] ; (14b4 ) + 143e: 68a3 ldr r3, [r4, #8] + 1440: 4213 tst r3, r2 + 1442: d1fc bne.n 143e + 1444: 4653 mov r3, sl + 1446: 63e3 str r3, [r4, #60] ; 0x3c + 1448: 2210 movs r2, #16 + 144a: 68a3 ldr r3, [r4, #8] + 144c: 421a tst r2, r3 + 144e: d1fc bne.n 144a + 1450: 682b ldr r3, [r5, #0] + 1452: 6363 str r3, [r4, #52] ; 0x34 + 1454: 4a18 ldr r2, [pc, #96] ; (14b8 ) + 1456: 68a3 ldr r3, [r4, #8] + 1458: 4213 tst r3, r2 + 145a: d1fc bne.n 1456 + 145c: 686b ldr r3, [r5, #4] + 145e: 6423 str r3, [r4, #64] ; 0x40 + 1460: 9805 ldr r0, [sp, #20] + 1462: 2800 cmp r0, #0 + 1464: dd22 ble.n 14ac + 1466: 351c adds r5, #28 + 1468: 2100 movs r1, #0 + 146a: 4e14 ldr r6, [pc, #80] ; (14bc ) + 146c: 0032 movs r2, r6 + 146e: 408a lsls r2, r1 + 1470: 68a3 ldr r3, [r4, #8] + 1472: 421a tst r2, r3 + 1474: d1fc bne.n 1470 + 1476: cd04 ldmia r5!, {r2} + 1478: 000b movs r3, r1 + 147a: 3310 adds r3, #16 + 147c: 009b lsls r3, r3, #2 + 147e: 18e3 adds r3, r4, r3 + 1480: 605a str r2, [r3, #4] + 1482: 3101 adds r1, #1 + 1484: 4288 cmp r0, r1 + 1486: dcf1 bgt.n 146c + 1488: 2000 movs r0, #0 + 148a: e62d b.n 10e8 + 148c: 2017 movs r0, #23 + 148e: e62b b.n 10e8 + 1490: 2017 movs r0, #23 + 1492: e629 b.n 10e8 + 1494: 2017 movs r0, #23 + 1496: e627 b.n 10e8 + 1498: 2017 movs r0, #23 + 149a: e625 b.n 10e8 + 149c: 2017 movs r0, #23 + 149e: e623 b.n 10e8 + 14a0: 2017 movs r0, #23 + 14a2: e621 b.n 10e8 + 14a4: 2017 movs r0, #23 + 14a6: e61f b.n 10e8 + 14a8: 2017 movs r0, #23 + 14aa: e61d b.n 10e8 + 14ac: 2000 movs r0, #0 + 14ae: e61b b.n 10e8 + 14b0: 2017 movs r0, #23 + 14b2: e619 b.n 10e8 + 14b4: 00020040 .word 0x00020040 + 14b8: 00040080 .word 0x00040080 + 14bc: 00080100 .word 0x00080100 + +000014c0 : + 14c0: b510 push {r4, lr} + 14c2: 233c movs r3, #60 ; 0x3c + 14c4: 5cc3 ldrb r3, [r0, r3] + 14c6: 4c01 ldr r4, [pc, #4] ; (14cc ) + 14c8: 47a0 blx r4 + 14ca: bd10 pop {r4, pc} + 14cc: 00000ef5 .word 0x00000ef5 + +000014d0 <_tcc_interrupt_handler>: + 14d0: b5f0 push {r4, r5, r6, r7, lr} + 14d2: 46c6 mov lr, r8 + 14d4: b500 push {lr} + 14d6: 0080 lsls r0, r0, #2 + 14d8: 4b0e ldr r3, [pc, #56] ; (1514 <_tcc_interrupt_handler+0x44>) + 14da: 58c7 ldr r7, [r0, r3] + 14dc: 683b ldr r3, [r7, #0] + 14de: 6ade ldr r6, [r3, #44] ; 0x2c + 14e0: 6bbb ldr r3, [r7, #56] ; 0x38 + 14e2: 6b7a ldr r2, [r7, #52] ; 0x34 + 14e4: 4013 ands r3, r2 + 14e6: 401e ands r6, r3 + 14e8: 2400 movs r4, #0 + 14ea: 4b0b ldr r3, [pc, #44] ; (1518 <_tcc_interrupt_handler+0x48>) + 14ec: 4698 mov r8, r3 + 14ee: e002 b.n 14f6 <_tcc_interrupt_handler+0x26> + 14f0: 3404 adds r4, #4 + 14f2: 2c30 cmp r4, #48 ; 0x30 + 14f4: d00a beq.n 150c <_tcc_interrupt_handler+0x3c> + 14f6: 4643 mov r3, r8 + 14f8: 58e5 ldr r5, [r4, r3] + 14fa: 4235 tst r5, r6 + 14fc: d0f8 beq.n 14f0 <_tcc_interrupt_handler+0x20> + 14fe: 193b adds r3, r7, r4 + 1500: 685b ldr r3, [r3, #4] + 1502: 0038 movs r0, r7 + 1504: 4798 blx r3 + 1506: 683b ldr r3, [r7, #0] + 1508: 62dd str r5, [r3, #44] ; 0x2c + 150a: e7f1 b.n 14f0 <_tcc_interrupt_handler+0x20> + 150c: bc04 pop {r2} + 150e: 4690 mov r8, r2 + 1510: bdf0 pop {r4, r5, r6, r7, pc} + 1512: 46c0 nop ; (mov r8, r8) + 1514: 20000d70 .word 0x20000d70 + 1518: 000094f8 .word 0x000094f8 + +0000151c : + 151c: b510 push {r4, lr} + 151e: 2000 movs r0, #0 + 1520: 4b01 ldr r3, [pc, #4] ; (1528 ) + 1522: 4798 blx r3 + 1524: bd10 pop {r4, pc} + 1526: 46c0 nop ; (mov r8, r8) + 1528: 000014d1 .word 0x000014d1 + +0000152c : + 152c: b510 push {r4, lr} + 152e: 2001 movs r0, #1 + 1530: 4b01 ldr r3, [pc, #4] ; (1538 ) + 1532: 4798 blx r3 + 1534: bd10 pop {r4, pc} + 1536: 46c0 nop ; (mov r8, r8) + 1538: 000014d1 .word 0x000014d1 + +0000153c : + 153c: b510 push {r4, lr} + 153e: 2002 movs r0, #2 + 1540: 4b01 ldr r3, [pc, #4] ; (1548 ) + 1542: 4798 blx r3 + 1544: bd10 pop {r4, pc} + 1546: 46c0 nop ; (mov r8, r8) + 1548: 000014d1 .word 0x000014d1 + +0000154c : + b_new_button_state = true; + } + +} +void p_stop_btn_cb(void) +{ + 154c: b510 push {r4, lr} + printf("Stopping!\n"); + 154e: 4907 ldr r1, [pc, #28] ; (156c ) + 1550: 4807 ldr r0, [pc, #28] ; (1570 ) + 1552: 4b08 ldr r3, [pc, #32] ; (1574 ) + 1554: 4798 blx r3 + if(btn_state != P_BTN_STATE_STOP) + 1556: 4b08 ldr r3, [pc, #32] ; (1578 ) + 1558: 781b ldrb r3, [r3, #0] + 155a: 2b00 cmp r3, #0 + 155c: d005 beq.n 156a + { + btn_state = P_BTN_STATE_STOP; + 155e: 2200 movs r2, #0 + 1560: 4b05 ldr r3, [pc, #20] ; (1578 ) + 1562: 701a strb r2, [r3, #0] + b_new_button_state = true; + 1564: 3201 adds r2, #1 + 1566: 4b05 ldr r3, [pc, #20] ; (157c ) + 1568: 701a strb r2, [r3, #0] + } +} + 156a: bd10 pop {r4, pc} + 156c: 0000954c .word 0x0000954c + 1570: 20000d1c .word 0x20000d1c + 1574: 000016d1 .word 0x000016d1 + 1578: 20000ae1 .word 0x20000ae1 + 157c: 20000ae0 .word 0x20000ae0 + +00001580 : +{ + 1580: b510 push {r4, lr} + printf("Going backwards!\n"); + 1582: 4907 ldr r1, [pc, #28] ; (15a0 ) + 1584: 4807 ldr r0, [pc, #28] ; (15a4 ) + 1586: 4b08 ldr r3, [pc, #32] ; (15a8 ) + 1588: 4798 blx r3 + if(btn_state != P_BTN_STATE_REV) + 158a: 4b08 ldr r3, [pc, #32] ; (15ac ) + 158c: 781b ldrb r3, [r3, #0] + 158e: 2b02 cmp r3, #2 + 1590: d005 beq.n 159e + btn_state = P_BTN_STATE_REV; + 1592: 2202 movs r2, #2 + 1594: 4b05 ldr r3, [pc, #20] ; (15ac ) + 1596: 701a strb r2, [r3, #0] + b_new_button_state = true; + 1598: 3a01 subs r2, #1 + 159a: 4b05 ldr r3, [pc, #20] ; (15b0 ) + 159c: 701a strb r2, [r3, #0] +} + 159e: bd10 pop {r4, pc} + 15a0: 00009538 .word 0x00009538 + 15a4: 20000d1c .word 0x20000d1c + 15a8: 000016d1 .word 0x000016d1 + 15ac: 20000ae1 .word 0x20000ae1 + 15b0: 20000ae0 .word 0x20000ae0 + +000015b4 : +{ + 15b4: b510 push {r4, lr} + printf("Going forward!\n"); + 15b6: 4907 ldr r1, [pc, #28] ; (15d4 ) + 15b8: 4807 ldr r0, [pc, #28] ; (15d8 ) + 15ba: 4b08 ldr r3, [pc, #32] ; (15dc ) + 15bc: 4798 blx r3 + if(btn_state != P_BTN_STATE_FWD) + 15be: 4b08 ldr r3, [pc, #32] ; (15e0 ) + 15c0: 781b ldrb r3, [r3, #0] + 15c2: 2b01 cmp r3, #1 + 15c4: d004 beq.n 15d0 + btn_state = P_BTN_STATE_FWD; + 15c6: 2301 movs r3, #1 + 15c8: 4a05 ldr r2, [pc, #20] ; (15e0 ) + 15ca: 7013 strb r3, [r2, #0] + b_new_button_state = true; + 15cc: 4a05 ldr r2, [pc, #20] ; (15e4 ) + 15ce: 7013 strb r3, [r2, #0] +} + 15d0: bd10 pop {r4, pc} + 15d2: 46c0 nop ; (mov r8, r8) + 15d4: 00009528 .word 0x00009528 + 15d8: 20000d1c .word 0x20000d1c + 15dc: 000016d1 .word 0x000016d1 + 15e0: 20000ae1 .word 0x20000ae1 + 15e4: 20000ae0 .word 0x20000ae0 + +000015e8 <_p_io_init>: +{ + 15e8: b5f0 push {r4, r5, r6, r7, lr} + 15ea: 46ce mov lr, r9 + 15ec: 4647 mov r7, r8 + 15ee: b580 push {r7, lr} + 15f0: b085 sub sp, #20 + 15f2: 4681 mov r9, r0 + 15f4: 4688 mov r8, r1 + 15f6: 0017 movs r7, r2 + 15f8: 001e movs r6, r3 + 15fa: ab0c add r3, sp, #48 ; 0x30 + 15fc: 781d ldrb r5, [r3, #0] + extint_chan_get_config_defaults(&chan_conf); + 15fe: ac01 add r4, sp, #4 + 1600: 0020 movs r0, r4 + 1602: 4b0b ldr r3, [pc, #44] ; (1630 <_p_io_init+0x48>) + 1604: 4798 blx r3 + chan_conf.gpio_pin = eic_pin; + 1606: 464b mov r3, r9 + 1608: 9301 str r3, [sp, #4] + chan_conf.gpio_pin_mux = eic_mux; + 160a: 4643 mov r3, r8 + 160c: 6063 str r3, [r4, #4] + chan_conf.gpio_pin_pull = pin_pull; + 160e: 7227 strb r7, [r4, #8] + chan_conf.detection_criteria = det; + 1610: 72e6 strb r6, [r4, #11] + extint_chan_set_config(eic_line, &chan_conf); + 1612: 0021 movs r1, r4 + 1614: 0028 movs r0, r5 + 1616: 4b07 ldr r3, [pc, #28] ; (1634 <_p_io_init+0x4c>) + 1618: 4798 blx r3 + extint_register_callback(cb, eic_line, EXTINT_CALLBACK_TYPE_DETECT); + 161a: 2200 movs r2, #0 + 161c: 0029 movs r1, r5 + 161e: 980d ldr r0, [sp, #52] ; 0x34 + 1620: 4b05 ldr r3, [pc, #20] ; (1638 <_p_io_init+0x50>) + 1622: 4798 blx r3 +} + 1624: b005 add sp, #20 + 1626: bc0c pop {r2, r3} + 1628: 4690 mov r8, r2 + 162a: 4699 mov r9, r3 + 162c: bdf0 pop {r4, r5, r6, r7, pc} + 162e: 46c0 nop ; (mov r8, r8) + 1630: 0000072d .word 0x0000072d + 1634: 00000741 .word 0x00000741 + 1638: 00001f3d .word 0x00001f3d + +0000163c : +{ + 163c: b510 push {r4, lr} + extint_chan_enable_callback(eic_line, EXTINT_CALLBACK_TYPE_DETECT); + 163e: 2100 movs r1, #0 + 1640: 4b01 ldr r3, [pc, #4] ; (1648 ) + 1642: 4798 blx r3 +} + 1644: bd10 pop {r4, pc} + 1646: 46c0 nop ; (mov r8, r8) + 1648: 00001f69 .word 0x00001f69 + +0000164c : +{ + 164c: b510 push {r4, lr} + 164e: b082 sub sp, #8 + _p_io_init(P_IO_FORWARD_BTN_EIC_PIN, P_IO_FORWARD_BTN_EIC_MUX, + 1650: 4b12 ldr r3, [pc, #72] ; (169c ) + 1652: 9301 str r3, [sp, #4] + 1654: 230a movs r3, #10 + 1656: 9300 str r3, [sp, #0] + 1658: 3b09 subs r3, #9 + 165a: 2200 movs r2, #0 + 165c: 2100 movs r1, #0 + 165e: 200a movs r0, #10 + 1660: 4c0f ldr r4, [pc, #60] ; (16a0 ) + 1662: 47a0 blx r4 + _p_io_init(P_IO_REVERSE_BTN_EIC_PIN, P_IO_REVERSE_BTN_EIC_MUX, + 1664: 4b0f ldr r3, [pc, #60] ; (16a4 ) + 1666: 9301 str r3, [sp, #4] + 1668: 230b movs r3, #11 + 166a: 9300 str r3, [sp, #0] + 166c: 3b0a subs r3, #10 + 166e: 2200 movs r2, #0 + 1670: 2100 movs r1, #0 + 1672: 200b movs r0, #11 + 1674: 47a0 blx r4 + _p_io_init(P_IO_STOP_BTN_EIC_PIN, P_IO_STOP_BTN_EIC_MUX, + 1676: 4b0c ldr r3, [pc, #48] ; (16a8 ) + 1678: 9301 str r3, [sp, #4] + 167a: 230c movs r3, #12 + 167c: 9300 str r3, [sp, #0] + 167e: 3b0b subs r3, #11 + 1680: 2200 movs r2, #0 + 1682: 2100 movs r1, #0 + 1684: 200c movs r0, #12 + 1686: 47a0 blx r4 + p_io_enable(P_IO_FORWARD_BTN_EIC_LINE); + 1688: 200a movs r0, #10 + 168a: 4c08 ldr r4, [pc, #32] ; (16ac ) + 168c: 47a0 blx r4 + p_io_enable(P_IO_REVERSE_BTN_EIC_LINE); + 168e: 200b movs r0, #11 + 1690: 47a0 blx r4 + p_io_enable(P_IO_STOP_BTN_EIC_LINE); + 1692: 200c movs r0, #12 + 1694: 47a0 blx r4 +} + 1696: b002 add sp, #8 + 1698: bd10 pop {r4, pc} + 169a: 46c0 nop ; (mov r8, r8) + 169c: 000015b5 .word 0x000015b5 + 16a0: 000015e9 .word 0x000015e9 + 16a4: 00001581 .word 0x00001581 + 16a8: 0000154d .word 0x0000154d + 16ac: 0000163d .word 0x0000163d + +000016b0 : + +bool p_button_pressed(void) +{ + if(b_new_button_state) + 16b0: 4b03 ldr r3, [pc, #12] ; (16c0 ) + 16b2: 7818 ldrb r0, [r3, #0] + 16b4: b2c0 uxtb r0, r0 + 16b6: 2800 cmp r0, #0 + 16b8: d001 beq.n 16be + { + b_new_button_state = false; + 16ba: 2200 movs r2, #0 + 16bc: 701a strb r2, [r3, #0] + return true; + } + return false; +} + 16be: 4770 bx lr + 16c0: 20000ae0 .word 0x20000ae0 + +000016c4 : + +p_btn_state_t p_button_state(void) +{ + return btn_state; + 16c4: 4b01 ldr r3, [pc, #4] ; (16cc ) + 16c6: 7818 ldrb r0, [r3, #0] + 16c8: b2c0 uxtb r0, r0 + 16ca: 4770 bx lr + 16cc: 20000ae1 .word 0x20000ae1 + +000016d0 : + usart_read_job(&p_debug_inst, &debug_rc); +} + +#ifdef DEBUG +void p_printf(struct usart_module* instance, const char* str, ...) +{ + 16d0: b40e push {r1, r2, r3} + 16d2: b530 push {r4, r5, lr} + 16d4: b082 sub sp, #8 + 16d6: 0004 movs r4, r0 + uint16_t size_str = strlen(str); + 16d8: 9805 ldr r0, [sp, #20] + 16da: 4b12 ldr r3, [pc, #72] ; (1724 ) + 16dc: 4798 blx r3 + if(size_str >= MAX_P_PRINTF_BUFFER) + 16de: b283 uxth r3, r0 + 16e0: 2bff cmp r3, #255 ; 0xff + 16e2: d81a bhi.n 171a + { + delay_ms(2000); + return; + } + memset(p_printf_buffer, '\0', size_str + 1); + 16e4: 0402 lsls r2, r0, #16 + 16e6: 0c12 lsrs r2, r2, #16 + 16e8: 3201 adds r2, #1 + 16ea: 4d0f ldr r5, [pc, #60] ; (1728 ) + 16ec: 2100 movs r1, #0 + 16ee: 0028 movs r0, r5 + 16f0: 4b0e ldr r3, [pc, #56] ; (172c ) + 16f2: 4798 blx r3 + va_list args; + va_start(args, str); + 16f4: aa06 add r2, sp, #24 + 16f6: 9201 str r2, [sp, #4] + vsprintf((char*)p_printf_buffer,str, args); + 16f8: 9905 ldr r1, [sp, #20] + 16fa: 0028 movs r0, r5 + 16fc: 4b0c ldr r3, [pc, #48] ; (1730 ) + 16fe: 4798 blx r3 + + va_end(args); + usart_write_buffer_wait(instance, (uint8_t*)p_printf_buffer, strlen((const char*)p_printf_buffer)); + 1700: 0028 movs r0, r5 + 1702: 4b08 ldr r3, [pc, #32] ; (1724 ) + 1704: 4798 blx r3 + 1706: b282 uxth r2, r0 + 1708: 0029 movs r1, r5 + 170a: 0020 movs r0, r4 + 170c: 4b09 ldr r3, [pc, #36] ; (1734 ) + 170e: 4798 blx r3 +} + 1710: b002 add sp, #8 + 1712: bc30 pop {r4, r5} + 1714: bc08 pop {r3} + 1716: b003 add sp, #12 + 1718: 4718 bx r3 + delay_ms(2000); + 171a: 20fa movs r0, #250 ; 0xfa + 171c: 00c0 lsls r0, r0, #3 + 171e: 4b06 ldr r3, [pc, #24] ; (1738 ) + 1720: 4798 blx r3 + 1722: e7f5 b.n 1710 + 1724: 000041a5 .word 0x000041a5 + 1728: 20000b24 .word 0x20000b24 + 172c: 00004111 .word 0x00004111 + 1730: 00004239 .word 0x00004239 + 1734: 00001ba5 .word 0x00001ba5 + 1738: 0000201d .word 0x0000201d + +0000173c : +{ + 173c: b570 push {r4, r5, r6, lr} +{ + /* Sanity check arguments */ + Assert(config); + + /* Set default config in the config struct */ + config->data_order = USART_DATAORDER_LSB; + 173e: 4a28 ldr r2, [pc, #160] ; (17e0 ) + 1740: 2380 movs r3, #128 ; 0x80 + 1742: 05db lsls r3, r3, #23 + 1744: 6013 str r3, [r2, #0] + config->transfer_mode = USART_TRANSFER_ASYNCHRONOUSLY; + 1746: 2300 movs r3, #0 + 1748: 6053 str r3, [r2, #4] + config->parity = USART_PARITY_NONE; + 174a: 21ff movs r1, #255 ; 0xff + 174c: 8111 strh r1, [r2, #8] + config->stopbits = USART_STOPBITS_1; + 174e: 2100 movs r1, #0 + 1750: 7293 strb r3, [r2, #10] + config->character_size = USART_CHARACTER_SIZE_8BIT; + 1752: 72d3 strb r3, [r2, #11] + config->baudrate = 9600; + config->receiver_enable = true; + 1754: 2401 movs r4, #1 + 1756: 2024 movs r0, #36 ; 0x24 + 1758: 5414 strb r4, [r2, r0] + config->transmitter_enable = true; + 175a: 3001 adds r0, #1 + 175c: 5414 strb r4, [r2, r0] + config->clock_polarity_inverted = false; + 175e: 3001 adds r0, #1 + 1760: 5413 strb r3, [r2, r0] + config->use_external_clock = false; + 1762: 3001 adds r0, #1 + 1764: 5413 strb r3, [r2, r0] + config->ext_clock_freq = 0; + 1766: 6293 str r3, [r2, #40] ; 0x28 + config->mux_setting = USART_RX_1_TX_2_XCK_3; + config->run_in_standby = false; + 1768: 3005 adds r0, #5 + 176a: 5413 strb r3, [r2, r0] + config->generator_source = GCLK_GENERATOR_0; + 176c: 3001 adds r0, #1 + 176e: 5413 strb r3, [r2, r0] + config->pinmux_pad0 = PINMUX_DEFAULT; + config->pinmux_pad1 = PINMUX_DEFAULT; + config->pinmux_pad2 = PINMUX_DEFAULT; + config->pinmux_pad3 = PINMUX_DEFAULT; +#ifdef FEATURE_USART_OVER_SAMPLE + config->sample_adjustment = USART_SAMPLE_ADJUSTMENT_7_8_9; + 1770: 6153 str r3, [r2, #20] + config->sample_rate = USART_SAMPLE_RATE_16X_ARITHMETIC; + 1772: 8213 strh r3, [r2, #16] +#endif +#ifdef FEATURE_USART_LIN_SLAVE + config->lin_slave_enable = false; + 1774: 76d3 strb r3, [r2, #27] + config->lin_header_delay = LIN_MASTER_HEADER_DELAY_0; + config->lin_break_length = LIN_MASTER_BREAK_LENGTH_13_BIT; +#endif + +#ifdef FEATURE_USART_IMMEDIATE_BUFFER_OVERFLOW_NOTIFICATION + config->immediate_buffer_overflow_notification = false; + 1776: 7611 strb r1, [r2, #24] +#endif +#ifdef FEATURE_USART_START_FRAME_DECTION + config->start_frame_detection_enable = false; + 1778: 7711 strb r1, [r2, #28] +#endif +#ifdef FEATURE_USART_IRDA + config->encoding_format_enable = false; + 177a: 7651 strb r1, [r2, #25] + config->receive_pulse_length = 19; + 177c: 2313 movs r3, #19 + 177e: 7693 strb r3, [r2, #26] + config->iso7816_config.inhibit_nack = ISO7816_INHIBIT_NACK_DISABLE; + config->iso7816_config.successive_recv_nack = ISO7816_SUCCESSIVE_RECV_NACK_DISABLE; + config->iso7816_config.max_iterations = 7; +#endif +#ifdef FEATURE_USART_COLLISION_DECTION + config->collision_detection_enable = false; + 1780: 7751 strb r1, [r2, #29] + p_debug_conf.pinmux_pad0 = P_DEBUG_USART_PINMUX_PAD0; + 1782: 4b18 ldr r3, [pc, #96] ; (17e4 ) + 1784: 6313 str r3, [r2, #48] ; 0x30 + p_debug_conf.pinmux_pad1 = P_DEBUG_USART_PINMUX_PAD1; + 1786: 4b18 ldr r3, [pc, #96] ; (17e8 ) + 1788: 6353 str r3, [r2, #52] ; 0x34 + p_debug_conf.pinmux_pad2 = P_DEBUG_USART_PINMUX_PAD2; + 178a: 2301 movs r3, #1 + 178c: 425b negs r3, r3 + 178e: 6393 str r3, [r2, #56] ; 0x38 + p_debug_conf.pinmux_pad3 = P_DEBUG_USART_PINMUX_PAD3; + 1790: 63d3 str r3, [r2, #60] ; 0x3c + p_debug_conf.mux_setting = P_DEBUG_USART_MUX_SETTING; + 1792: 2380 movs r3, #128 ; 0x80 + 1794: 035b lsls r3, r3, #13 + 1796: 60d3 str r3, [r2, #12] + p_debug_conf.baudrate = P_DEBUG_USART_BAUDRATE; + 1798: 23e1 movs r3, #225 ; 0xe1 + 179a: 025b lsls r3, r3, #9 + 179c: 6213 str r3, [r2, #32] + usart_init(&p_debug_inst, P_DEBUG_USART_MODULE, &p_debug_conf); + 179e: 4e13 ldr r6, [pc, #76] ; (17ec ) + 17a0: 4913 ldr r1, [pc, #76] ; (17f0 ) + 17a2: 0030 movs r0, r6 + 17a4: 4b13 ldr r3, [pc, #76] ; (17f4 ) + 17a6: 4798 blx r3 + /* Sanity check arguments */ + Assert(module); + Assert(module->hw); + + /* Get a pointer to the hardware module instance */ + SercomUsart *const usart_hw = &(module->hw->USART); + 17a8: 6835 ldr r5, [r6, #0] + +#if USART_CALLBACK_MODE == true + /* Enable Global interrupt for module */ + system_interrupt_enable(_sercom_get_interrupt_vector(module->hw)); + 17aa: 0028 movs r0, r5 + 17ac: 4b12 ldr r3, [pc, #72] ; (17f8 ) + 17ae: 4798 blx r3 + 17b0: 231f movs r3, #31 + 17b2: 4018 ands r0, r3 + 17b4: 4084 lsls r4, r0 + 17b6: 4b11 ldr r3, [pc, #68] ; (17fc ) + 17b8: 601c str r4, [r3, #0] + SercomUsart *const usart_hw = &(module->hw->USART); + 17ba: 6832 ldr r2, [r6, #0] + return (usart_hw->SYNCBUSY.reg); + 17bc: 69d3 ldr r3, [r2, #28] + while (usart_is_syncing(module)) { + 17be: 2b00 cmp r3, #0 + 17c0: d1fc bne.n 17bc + + /* Wait until synchronization is complete */ + _usart_wait_for_sync(module); + + /* Enable USART module */ + usart_hw->CTRLA.reg |= SERCOM_USART_CTRLA_ENABLE; + 17c2: 682b ldr r3, [r5, #0] + 17c4: 2202 movs r2, #2 + 17c6: 4313 orrs r3, r2 + 17c8: 602b str r3, [r5, #0] + usart_register_callback(&p_debug_inst, p_usart_debug_rx_cb, USART_CALLBACK_BUFFER_RECEIVED); + 17ca: 4c08 ldr r4, [pc, #32] ; (17ec ) + 17cc: 3a01 subs r2, #1 + 17ce: 490c ldr r1, [pc, #48] ; (1800 ) + 17d0: 0020 movs r0, r4 + 17d2: 4b0c ldr r3, [pc, #48] ; (1804 ) + 17d4: 4798 blx r3 + printf("USART Debugging initialized\n"); + 17d6: 490c ldr r1, [pc, #48] ; (1808 ) + 17d8: 0020 movs r0, r4 + 17da: 4b0c ldr r3, [pc, #48] ; (180c ) + 17dc: 4798 blx r3 +} + 17de: bd70 pop {r4, r5, r6, pc} + 17e0: 20000ae4 .word 0x20000ae4 + 17e4: 00160002 .word 0x00160002 + 17e8: 00170002 .word 0x00170002 + 17ec: 20000d1c .word 0x20000d1c + 17f0: 42001400 .word 0x42001400 + 17f4: 00001841 .word 0x00001841 + 17f8: 00001ead .word 0x00001ead + 17fc: e000e100 .word 0xe000e100 + 1800: 00001811 .word 0x00001811 + 1804: 00001cb1 .word 0x00001cb1 + 1808: 0000955c .word 0x0000955c + 180c: 000016d1 .word 0x000016d1 + +00001810 : +{ + 1810: b570 push {r4, r5, r6, lr} + printf("%c", debug_rc); + 1812: 4d06 ldr r5, [pc, #24] ; (182c ) + 1814: 782a ldrb r2, [r5, #0] + 1816: b2d2 uxtb r2, r2 + 1818: 4c05 ldr r4, [pc, #20] ; (1830 ) + 181a: 4906 ldr r1, [pc, #24] ; (1834 ) + 181c: 0020 movs r0, r4 + 181e: 4b06 ldr r3, [pc, #24] ; (1838 ) + 1820: 4798 blx r3 + usart_read_job(&p_debug_inst, &debug_rc); + 1822: 0029 movs r1, r5 + 1824: 0020 movs r0, r4 + 1826: 4b05 ldr r3, [pc, #20] ; (183c ) + 1828: 4798 blx r3 +} + 182a: bd70 pop {r4, r5, r6, pc} + 182c: 20000ae2 .word 0x20000ae2 + 1830: 20000d1c .word 0x20000d1c + 1834: 00009558 .word 0x00009558 + 1838: 000016d1 .word 0x000016d1 + 183c: 00001cc9 .word 0x00001cc9 + +00001840 : + 1840: b5f0 push {r4, r5, r6, r7, lr} + 1842: 46de mov lr, fp + 1844: 4657 mov r7, sl + 1846: 464e mov r6, r9 + 1848: 4645 mov r5, r8 + 184a: b5e0 push {r5, r6, r7, lr} + 184c: b091 sub sp, #68 ; 0x44 + 184e: 0005 movs r5, r0 + 1850: 000c movs r4, r1 + 1852: 0016 movs r6, r2 + 1854: 6029 str r1, [r5, #0] + 1856: 0008 movs r0, r1 + 1858: 4bba ldr r3, [pc, #744] ; (1b44 ) + 185a: 4798 blx r3 + 185c: 0002 movs r2, r0 + 185e: 6823 ldr r3, [r4, #0] + 1860: 2005 movs r0, #5 + 1862: 07db lsls r3, r3, #31 + 1864: d506 bpl.n 1874 + 1866: b011 add sp, #68 ; 0x44 + 1868: bc3c pop {r2, r3, r4, r5} + 186a: 4690 mov r8, r2 + 186c: 4699 mov r9, r3 + 186e: 46a2 mov sl, r4 + 1870: 46ab mov fp, r5 + 1872: bdf0 pop {r4, r5, r6, r7, pc} + 1874: 6823 ldr r3, [r4, #0] + 1876: 3017 adds r0, #23 + 1878: 079b lsls r3, r3, #30 + 187a: d4f4 bmi.n 1866 + 187c: 49b2 ldr r1, [pc, #712] ; (1b48 ) + 187e: 6a08 ldr r0, [r1, #32] + 1880: 1c97 adds r7, r2, #2 + 1882: 2301 movs r3, #1 + 1884: 40bb lsls r3, r7 + 1886: 4303 orrs r3, r0 + 1888: 620b str r3, [r1, #32] + 188a: a90f add r1, sp, #60 ; 0x3c + 188c: 272d movs r7, #45 ; 0x2d + 188e: 5df3 ldrb r3, [r6, r7] + 1890: 700b strb r3, [r1, #0] + 1892: 3214 adds r2, #20 + 1894: b2d3 uxtb r3, r2 + 1896: 9302 str r3, [sp, #8] + 1898: 0018 movs r0, r3 + 189a: 4bac ldr r3, [pc, #688] ; (1b4c ) + 189c: 4798 blx r3 + 189e: 9802 ldr r0, [sp, #8] + 18a0: 4bab ldr r3, [pc, #684] ; (1b50 ) + 18a2: 4798 blx r3 + 18a4: 5df0 ldrb r0, [r6, r7] + 18a6: 2100 movs r1, #0 + 18a8: 4baa ldr r3, [pc, #680] ; (1b54 ) + 18aa: 4798 blx r3 + 18ac: 7af3 ldrb r3, [r6, #11] + 18ae: 716b strb r3, [r5, #5] + 18b0: 2324 movs r3, #36 ; 0x24 + 18b2: 5cf3 ldrb r3, [r6, r3] + 18b4: 71ab strb r3, [r5, #6] + 18b6: 2325 movs r3, #37 ; 0x25 + 18b8: 5cf3 ldrb r3, [r6, r3] + 18ba: 71eb strb r3, [r5, #7] + 18bc: 7ef3 ldrb r3, [r6, #27] + 18be: 722b strb r3, [r5, #8] + 18c0: 7f33 ldrb r3, [r6, #28] + 18c2: 726b strb r3, [r5, #9] + 18c4: 682b ldr r3, [r5, #0] + 18c6: 4698 mov r8, r3 + 18c8: 0018 movs r0, r3 + 18ca: 4b9e ldr r3, [pc, #632] ; (1b44 ) + 18cc: 4798 blx r3 + 18ce: 3014 adds r0, #20 + 18d0: 2200 movs r2, #0 + 18d2: 230e movs r3, #14 + 18d4: a906 add r1, sp, #24 + 18d6: 468c mov ip, r1 + 18d8: 4463 add r3, ip + 18da: 801a strh r2, [r3, #0] + 18dc: 8a32 ldrh r2, [r6, #16] + 18de: 9202 str r2, [sp, #8] + 18e0: 2380 movs r3, #128 ; 0x80 + 18e2: 01db lsls r3, r3, #7 + 18e4: 429a cmp r2, r3 + 18e6: d100 bne.n 18ea + 18e8: e09a b.n 1a20 + 18ea: d90f bls.n 190c + 18ec: 23c0 movs r3, #192 ; 0xc0 + 18ee: 01db lsls r3, r3, #7 + 18f0: 9a02 ldr r2, [sp, #8] + 18f2: 429a cmp r2, r3 + 18f4: d100 bne.n 18f8 + 18f6: e08e b.n 1a16 + 18f8: 2380 movs r3, #128 ; 0x80 + 18fa: 021b lsls r3, r3, #8 + 18fc: 429a cmp r2, r3 + 18fe: d000 beq.n 1902 + 1900: e11b b.n 1b3a + 1902: 2303 movs r3, #3 + 1904: 9306 str r3, [sp, #24] + 1906: 2300 movs r3, #0 + 1908: 9307 str r3, [sp, #28] + 190a: e008 b.n 191e + 190c: 2380 movs r3, #128 ; 0x80 + 190e: 019b lsls r3, r3, #6 + 1910: 429a cmp r2, r3 + 1912: d000 beq.n 1916 + 1914: e111 b.n 1b3a + 1916: 2310 movs r3, #16 + 1918: 9306 str r3, [sp, #24] + 191a: 3b0f subs r3, #15 + 191c: 9307 str r3, [sp, #28] + 191e: 6833 ldr r3, [r6, #0] + 1920: 9305 str r3, [sp, #20] + 1922: 68f3 ldr r3, [r6, #12] + 1924: 469b mov fp, r3 + 1926: 6973 ldr r3, [r6, #20] + 1928: 9303 str r3, [sp, #12] + 192a: 7e33 ldrb r3, [r6, #24] + 192c: 9304 str r3, [sp, #16] + 192e: 2326 movs r3, #38 ; 0x26 + 1930: 5cf3 ldrb r3, [r6, r3] + 1932: 469a mov sl, r3 + 1934: 6873 ldr r3, [r6, #4] + 1936: 4699 mov r9, r3 + 1938: 2b00 cmp r3, #0 + 193a: d100 bne.n 193e + 193c: e09c b.n 1a78 + 193e: 2380 movs r3, #128 ; 0x80 + 1940: 055b lsls r3, r3, #21 + 1942: 4599 cmp r9, r3 + 1944: d100 bne.n 1948 + 1946: e080 b.n 1a4a + 1948: 7e73 ldrb r3, [r6, #25] + 194a: 2b00 cmp r3, #0 + 194c: d002 beq.n 1954 + 194e: 7eb3 ldrb r3, [r6, #26] + 1950: 4642 mov r2, r8 + 1952: 7393 strb r3, [r2, #14] + 1954: 230e movs r3, #14 + 1956: aa06 add r2, sp, #24 + 1958: 4694 mov ip, r2 + 195a: 4463 add r3, ip + 195c: 881b ldrh r3, [r3, #0] + 195e: 4642 mov r2, r8 + 1960: 8193 strh r3, [r2, #12] + 1962: 9b05 ldr r3, [sp, #20] + 1964: 465a mov r2, fp + 1966: 4313 orrs r3, r2 + 1968: 9a03 ldr r2, [sp, #12] + 196a: 4313 orrs r3, r2 + 196c: 464a mov r2, r9 + 196e: 4313 orrs r3, r2 + 1970: 9f02 ldr r7, [sp, #8] + 1972: 431f orrs r7, r3 + 1974: 9b04 ldr r3, [sp, #16] + 1976: 021b lsls r3, r3, #8 + 1978: 431f orrs r7, r3 + 197a: 4653 mov r3, sl + 197c: 075b lsls r3, r3, #29 + 197e: 431f orrs r7, r3 + 1980: 2327 movs r3, #39 ; 0x27 + 1982: 5cf3 ldrb r3, [r6, r3] + 1984: 2b00 cmp r3, #0 + 1986: d101 bne.n 198c + 1988: 3304 adds r3, #4 + 198a: 431f orrs r7, r3 + 198c: 7e73 ldrb r3, [r6, #25] + 198e: 029b lsls r3, r3, #10 + 1990: 7f32 ldrb r2, [r6, #28] + 1992: 0252 lsls r2, r2, #9 + 1994: 4313 orrs r3, r2 + 1996: 7f72 ldrb r2, [r6, #29] + 1998: 0212 lsls r2, r2, #8 + 199a: 4313 orrs r3, r2 + 199c: 2224 movs r2, #36 ; 0x24 + 199e: 5cb2 ldrb r2, [r6, r2] + 19a0: 0452 lsls r2, r2, #17 + 19a2: 4313 orrs r3, r2 + 19a4: 2225 movs r2, #37 ; 0x25 + 19a6: 5cb2 ldrb r2, [r6, r2] + 19a8: 0412 lsls r2, r2, #16 + 19aa: 4313 orrs r3, r2 + 19ac: 7ab1 ldrb r1, [r6, #10] + 19ae: 7af2 ldrb r2, [r6, #11] + 19b0: 4311 orrs r1, r2 + 19b2: 4319 orrs r1, r3 + 19b4: 8933 ldrh r3, [r6, #8] + 19b6: 2bff cmp r3, #255 ; 0xff + 19b8: d100 bne.n 19bc + 19ba: e081 b.n 1ac0 + 19bc: 2280 movs r2, #128 ; 0x80 + 19be: 0452 lsls r2, r2, #17 + 19c0: 4317 orrs r7, r2 + 19c2: 4319 orrs r1, r3 + 19c4: 232c movs r3, #44 ; 0x2c + 19c6: 5cf3 ldrb r3, [r6, r3] + 19c8: 2b00 cmp r3, #0 + 19ca: d103 bne.n 19d4 + 19cc: 4b62 ldr r3, [pc, #392] ; (1b58 ) + 19ce: 789b ldrb r3, [r3, #2] + 19d0: 079b lsls r3, r3, #30 + 19d2: d501 bpl.n 19d8 + 19d4: 2380 movs r3, #128 ; 0x80 + 19d6: 431f orrs r7, r3 + 19d8: 682a ldr r2, [r5, #0] + 19da: 69d3 ldr r3, [r2, #28] + 19dc: 2b00 cmp r3, #0 + 19de: d1fc bne.n 19da + 19e0: 4643 mov r3, r8 + 19e2: 6059 str r1, [r3, #4] + 19e4: 682a ldr r2, [r5, #0] + 19e6: 69d3 ldr r3, [r2, #28] + 19e8: 2b00 cmp r3, #0 + 19ea: d1fc bne.n 19e6 + 19ec: 4643 mov r3, r8 + 19ee: 601f str r7, [r3, #0] + 19f0: ab0e add r3, sp, #56 ; 0x38 + 19f2: 2280 movs r2, #128 ; 0x80 + 19f4: 701a strb r2, [r3, #0] + 19f6: 2200 movs r2, #0 + 19f8: 705a strb r2, [r3, #1] + 19fa: 70da strb r2, [r3, #3] + 19fc: 709a strb r2, [r3, #2] + 19fe: 6b33 ldr r3, [r6, #48] ; 0x30 + 1a00: 930a str r3, [sp, #40] ; 0x28 + 1a02: 6b73 ldr r3, [r6, #52] ; 0x34 + 1a04: 930b str r3, [sp, #44] ; 0x2c + 1a06: 6bb3 ldr r3, [r6, #56] ; 0x38 + 1a08: 930c str r3, [sp, #48] ; 0x30 + 1a0a: 6bf3 ldr r3, [r6, #60] ; 0x3c + 1a0c: 9302 str r3, [sp, #8] + 1a0e: 930d str r3, [sp, #52] ; 0x34 + 1a10: 2700 movs r7, #0 + 1a12: ae0a add r6, sp, #40 ; 0x28 + 1a14: e063 b.n 1ade + 1a16: 2308 movs r3, #8 + 1a18: 9306 str r3, [sp, #24] + 1a1a: 3b07 subs r3, #7 + 1a1c: 9307 str r3, [sp, #28] + 1a1e: e77e b.n 191e + 1a20: 6833 ldr r3, [r6, #0] + 1a22: 9305 str r3, [sp, #20] + 1a24: 68f3 ldr r3, [r6, #12] + 1a26: 469b mov fp, r3 + 1a28: 6973 ldr r3, [r6, #20] + 1a2a: 9303 str r3, [sp, #12] + 1a2c: 7e33 ldrb r3, [r6, #24] + 1a2e: 9304 str r3, [sp, #16] + 1a30: 2326 movs r3, #38 ; 0x26 + 1a32: 5cf3 ldrb r3, [r6, r3] + 1a34: 469a mov sl, r3 + 1a36: 6873 ldr r3, [r6, #4] + 1a38: 4699 mov r9, r3 + 1a3a: 2b00 cmp r3, #0 + 1a3c: d018 beq.n 1a70 + 1a3e: 2380 movs r3, #128 ; 0x80 + 1a40: 055b lsls r3, r3, #21 + 1a42: 4599 cmp r9, r3 + 1a44: d001 beq.n 1a4a + 1a46: 2000 movs r0, #0 + 1a48: e025 b.n 1a96 + 1a4a: 2327 movs r3, #39 ; 0x27 + 1a4c: 5cf3 ldrb r3, [r6, r3] + 1a4e: 2b00 cmp r3, #0 + 1a50: d000 beq.n 1a54 + 1a52: e779 b.n 1948 + 1a54: 6a33 ldr r3, [r6, #32] + 1a56: 001f movs r7, r3 + 1a58: b2c0 uxtb r0, r0 + 1a5a: 4b40 ldr r3, [pc, #256] ; (1b5c ) + 1a5c: 4798 blx r3 + 1a5e: 0001 movs r1, r0 + 1a60: 220e movs r2, #14 + 1a62: ab06 add r3, sp, #24 + 1a64: 469c mov ip, r3 + 1a66: 4462 add r2, ip + 1a68: 0038 movs r0, r7 + 1a6a: 4b3d ldr r3, [pc, #244] ; (1b60 ) + 1a6c: 4798 blx r3 + 1a6e: e012 b.n 1a96 + 1a70: 2308 movs r3, #8 + 1a72: 9306 str r3, [sp, #24] + 1a74: 2300 movs r3, #0 + 1a76: 9307 str r3, [sp, #28] + 1a78: 2327 movs r3, #39 ; 0x27 + 1a7a: 5cf3 ldrb r3, [r6, r3] + 1a7c: 2b00 cmp r3, #0 + 1a7e: d00e beq.n 1a9e + 1a80: 9b06 ldr r3, [sp, #24] + 1a82: 9300 str r3, [sp, #0] + 1a84: 9b07 ldr r3, [sp, #28] + 1a86: 220e movs r2, #14 + 1a88: a906 add r1, sp, #24 + 1a8a: 468c mov ip, r1 + 1a8c: 4462 add r2, ip + 1a8e: 6ab1 ldr r1, [r6, #40] ; 0x28 + 1a90: 6a30 ldr r0, [r6, #32] + 1a92: 4f34 ldr r7, [pc, #208] ; (1b64 ) + 1a94: 47b8 blx r7 + 1a96: 2800 cmp r0, #0 + 1a98: d000 beq.n 1a9c + 1a9a: e6e4 b.n 1866 + 1a9c: e754 b.n 1948 + 1a9e: 6a33 ldr r3, [r6, #32] + 1aa0: 001f movs r7, r3 + 1aa2: b2c0 uxtb r0, r0 + 1aa4: 4b2d ldr r3, [pc, #180] ; (1b5c ) + 1aa6: 4798 blx r3 + 1aa8: 0001 movs r1, r0 + 1aaa: 9b06 ldr r3, [sp, #24] + 1aac: 9300 str r3, [sp, #0] + 1aae: 9b07 ldr r3, [sp, #28] + 1ab0: 220e movs r2, #14 + 1ab2: a806 add r0, sp, #24 + 1ab4: 4684 mov ip, r0 + 1ab6: 4462 add r2, ip + 1ab8: 0038 movs r0, r7 + 1aba: 4f2a ldr r7, [pc, #168] ; (1b64 ) + 1abc: 47b8 blx r7 + 1abe: e7ea b.n 1a96 + 1ac0: 7ef3 ldrb r3, [r6, #27] + 1ac2: 2b00 cmp r3, #0 + 1ac4: d100 bne.n 1ac8 + 1ac6: e77d b.n 19c4 + 1ac8: 2380 movs r3, #128 ; 0x80 + 1aca: 04db lsls r3, r3, #19 + 1acc: 431f orrs r7, r3 + 1ace: e779 b.n 19c4 + 1ad0: 0020 movs r0, r4 + 1ad2: 4b25 ldr r3, [pc, #148] ; (1b68 ) + 1ad4: 4798 blx r3 + 1ad6: e007 b.n 1ae8 + 1ad8: 3701 adds r7, #1 + 1ada: 2f04 cmp r7, #4 + 1adc: d00d beq.n 1afa + 1ade: b2f9 uxtb r1, r7 + 1ae0: 00bb lsls r3, r7, #2 + 1ae2: 5998 ldr r0, [r3, r6] + 1ae4: 2800 cmp r0, #0 + 1ae6: d0f3 beq.n 1ad0 + 1ae8: 1c43 adds r3, r0, #1 + 1aea: d0f5 beq.n 1ad8 + 1aec: a90e add r1, sp, #56 ; 0x38 + 1aee: 7008 strb r0, [r1, #0] + 1af0: 0c00 lsrs r0, r0, #16 + 1af2: b2c0 uxtb r0, r0 + 1af4: 4b1d ldr r3, [pc, #116] ; (1b6c ) + 1af6: 4798 blx r3 + 1af8: e7ee b.n 1ad8 + 1afa: 2300 movs r3, #0 + 1afc: 60eb str r3, [r5, #12] + 1afe: 612b str r3, [r5, #16] + 1b00: 616b str r3, [r5, #20] + 1b02: 61ab str r3, [r5, #24] + 1b04: 61eb str r3, [r5, #28] + 1b06: 622b str r3, [r5, #32] + 1b08: 62ab str r3, [r5, #40] ; 0x28 + 1b0a: 626b str r3, [r5, #36] ; 0x24 + 1b0c: 2200 movs r2, #0 + 1b0e: 85eb strh r3, [r5, #46] ; 0x2e + 1b10: 85ab strh r3, [r5, #44] ; 0x2c + 1b12: 3330 adds r3, #48 ; 0x30 + 1b14: 54ea strb r2, [r5, r3] + 1b16: 3301 adds r3, #1 + 1b18: 54ea strb r2, [r5, r3] + 1b1a: 3301 adds r3, #1 + 1b1c: 54ea strb r2, [r5, r3] + 1b1e: 3301 adds r3, #1 + 1b20: 54ea strb r2, [r5, r3] + 1b22: 6828 ldr r0, [r5, #0] + 1b24: 4b07 ldr r3, [pc, #28] ; (1b44 ) + 1b26: 4798 blx r3 + 1b28: 0004 movs r4, r0 + 1b2a: 4911 ldr r1, [pc, #68] ; (1b70 ) + 1b2c: 4b11 ldr r3, [pc, #68] ; (1b74 ) + 1b2e: 4798 blx r3 + 1b30: 00a4 lsls r4, r4, #2 + 1b32: 4b11 ldr r3, [pc, #68] ; (1b78 ) + 1b34: 50e5 str r5, [r4, r3] + 1b36: 2000 movs r0, #0 + 1b38: e695 b.n 1866 + 1b3a: 2310 movs r3, #16 + 1b3c: 9306 str r3, [sp, #24] + 1b3e: 2300 movs r3, #0 + 1b40: 9307 str r3, [sp, #28] + 1b42: e6ec b.n 191e + 1b44: 00000af5 .word 0x00000af5 + 1b48: 40000400 .word 0x40000400 + 1b4c: 0000255d .word 0x0000255d + 1b50: 000024d1 .word 0x000024d1 + 1b54: 00000931 .word 0x00000931 + 1b58: 41002000 .word 0x41002000 + 1b5c: 00002579 .word 0x00002579 + 1b60: 00000873 .word 0x00000873 + 1b64: 0000089d .word 0x0000089d + 1b68: 0000097d .word 0x0000097d + 1b6c: 00002655 .word 0x00002655 + 1b70: 00001cd9 .word 0x00001cd9 + 1b74: 00001e71 .word 0x00001e71 + 1b78: 20000d7c .word 0x20000d7c + +00001b7c : + 1b7c: 79c2 ldrb r2, [r0, #7] + 1b7e: 231c movs r3, #28 + 1b80: 2a00 cmp r2, #0 + 1b82: d101 bne.n 1b88 + 1b84: 0018 movs r0, r3 + 1b86: 4770 bx lr + 1b88: 8dc2 ldrh r2, [r0, #46] ; 0x2e + 1b8a: b292 uxth r2, r2 + 1b8c: 3b17 subs r3, #23 + 1b8e: 2a00 cmp r2, #0 + 1b90: d1f8 bne.n 1b84 + 1b92: 6802 ldr r2, [r0, #0] + 1b94: 8511 strh r1, [r2, #40] ; 0x28 + 1b96: 2102 movs r1, #2 + 1b98: 7e13 ldrb r3, [r2, #24] + 1b9a: 420b tst r3, r1 + 1b9c: d0fc beq.n 1b98 + 1b9e: 2300 movs r3, #0 + 1ba0: e7f0 b.n 1b84 + ... + +00001ba4 : + 1ba4: b5f0 push {r4, r5, r6, r7, lr} + 1ba6: 46ce mov lr, r9 + 1ba8: 4647 mov r7, r8 + 1baa: b580 push {r7, lr} + 1bac: b083 sub sp, #12 + 1bae: 0005 movs r5, r0 + 1bb0: 9101 str r1, [sp, #4] + 1bb2: 2017 movs r0, #23 + 1bb4: 2a00 cmp r2, #0 + 1bb6: d104 bne.n 1bc2 + 1bb8: b003 add sp, #12 + 1bba: bc0c pop {r2, r3} + 1bbc: 4690 mov r8, r2 + 1bbe: 4699 mov r9, r3 + 1bc0: bdf0 pop {r4, r5, r6, r7, pc} + 1bc2: 79eb ldrb r3, [r5, #7] + 1bc4: 3005 adds r0, #5 + 1bc6: 2b00 cmp r3, #0 + 1bc8: d0f6 beq.n 1bb8 + 1bca: 682c ldr r4, [r5, #0] + 1bcc: 3a01 subs r2, #1 + 1bce: b293 uxth r3, r2 + 1bd0: 4699 mov r9, r3 + 1bd2: 2600 movs r6, #0 + 1bd4: 2701 movs r7, #1 + 1bd6: 4b20 ldr r3, [pc, #128] ; (1c58 ) + 1bd8: 4698 mov r8, r3 + 1bda: e011 b.n 1c00 + 1bdc: 1c73 adds r3, r6, #1 + 1bde: b29b uxth r3, r3 + 1be0: 9a01 ldr r2, [sp, #4] + 1be2: 5d91 ldrb r1, [r2, r6] + 1be4: 796a ldrb r2, [r5, #5] + 1be6: 2a01 cmp r2, #1 + 1be8: d017 beq.n 1c1a + 1bea: b289 uxth r1, r1 + 1bec: 001e movs r6, r3 + 1bee: 0028 movs r0, r5 + 1bf0: 4b1a ldr r3, [pc, #104] ; (1c5c ) + 1bf2: 4798 blx r3 + 1bf4: 464b mov r3, r9 + 1bf6: 3b01 subs r3, #1 + 1bf8: b29b uxth r3, r3 + 1bfa: 4699 mov r9, r3 + 1bfc: 4543 cmp r3, r8 + 1bfe: d013 beq.n 1c28 + 1c00: 7e23 ldrb r3, [r4, #24] + 1c02: 423b tst r3, r7 + 1c04: d1ea bne.n 1bdc + 1c06: 4b14 ldr r3, [pc, #80] ; (1c58 ) + 1c08: 7e22 ldrb r2, [r4, #24] + 1c0a: 423a tst r2, r7 + 1c0c: d1e6 bne.n 1bdc + 1c0e: 2b01 cmp r3, #1 + 1c10: d019 beq.n 1c46 + 1c12: 3b01 subs r3, #1 + 1c14: 2b00 cmp r3, #0 + 1c16: d1f7 bne.n 1c08 + 1c18: e7e0 b.n 1bdc + 1c1a: 3602 adds r6, #2 + 1c1c: b2b6 uxth r6, r6 + 1c1e: 9a01 ldr r2, [sp, #4] + 1c20: 5cd3 ldrb r3, [r2, r3] + 1c22: 021b lsls r3, r3, #8 + 1c24: 4319 orrs r1, r3 + 1c26: e7e2 b.n 1bee + 1c28: 7e23 ldrb r3, [r4, #24] + 1c2a: 079b lsls r3, r3, #30 + 1c2c: d40d bmi.n 1c4a + 1c2e: 4b0a ldr r3, [pc, #40] ; (1c58 ) + 1c30: 2102 movs r1, #2 + 1c32: 7e22 ldrb r2, [r4, #24] + 1c34: 420a tst r2, r1 + 1c36: d10a bne.n 1c4e + 1c38: 2b01 cmp r3, #1 + 1c3a: d00a beq.n 1c52 + 1c3c: 3b01 subs r3, #1 + 1c3e: 2b00 cmp r3, #0 + 1c40: d1f7 bne.n 1c32 + 1c42: 2000 movs r0, #0 + 1c44: e7b8 b.n 1bb8 + 1c46: 2012 movs r0, #18 + 1c48: e7b6 b.n 1bb8 + 1c4a: 2000 movs r0, #0 + 1c4c: e7b4 b.n 1bb8 + 1c4e: 2000 movs r0, #0 + 1c50: e7b2 b.n 1bb8 + 1c52: 2012 movs r0, #18 + 1c54: e7b0 b.n 1bb8 + 1c56: 46c0 nop ; (mov r8, r8) + 1c58: 0000ffff .word 0x0000ffff + 1c5c: 00001b7d .word 0x00001b7d + +00001c60 <_usart_read_buffer>: + 1c60: b5f8 push {r3, r4, r5, r6, r7, lr} + 1c62: 0004 movs r4, r0 + 1c64: 000d movs r5, r1 + 1c66: 0016 movs r6, r2 + 1c68: 6807 ldr r7, [r0, #0] + 1c6a: 4b0f ldr r3, [pc, #60] ; (1ca8 <_usart_read_buffer+0x48>) + 1c6c: 4798 blx r3 + 1c6e: 8da3 ldrh r3, [r4, #44] ; 0x2c + 1c70: b29b uxth r3, r3 + 1c72: 2b00 cmp r3, #0 + 1c74: d003 beq.n 1c7e <_usart_read_buffer+0x1e> + 1c76: 4b0d ldr r3, [pc, #52] ; (1cac <_usart_read_buffer+0x4c>) + 1c78: 4798 blx r3 + 1c7a: 2005 movs r0, #5 + 1c7c: bdf8 pop {r3, r4, r5, r6, r7, pc} + 1c7e: 85a6 strh r6, [r4, #44] ; 0x2c + 1c80: 4b0a ldr r3, [pc, #40] ; (1cac <_usart_read_buffer+0x4c>) + 1c82: 4798 blx r3 + 1c84: 6265 str r5, [r4, #36] ; 0x24 + 1c86: 2205 movs r2, #5 + 1c88: 2332 movs r3, #50 ; 0x32 + 1c8a: 54e2 strb r2, [r4, r3] + 1c8c: 3b2e subs r3, #46 ; 0x2e + 1c8e: 75bb strb r3, [r7, #22] + 1c90: 7a23 ldrb r3, [r4, #8] + 1c92: 2b00 cmp r3, #0 + 1c94: d001 beq.n 1c9a <_usart_read_buffer+0x3a> + 1c96: 2320 movs r3, #32 + 1c98: 75bb strb r3, [r7, #22] + 1c9a: 7a63 ldrb r3, [r4, #9] + 1c9c: 2000 movs r0, #0 + 1c9e: 2b00 cmp r3, #0 + 1ca0: d0ec beq.n 1c7c <_usart_read_buffer+0x1c> + 1ca2: 2308 movs r3, #8 + 1ca4: 75bb strb r3, [r7, #22] + 1ca6: e7e9 b.n 1c7c <_usart_read_buffer+0x1c> + 1ca8: 00002049 .word 0x00002049 + 1cac: 00002089 .word 0x00002089 + +00001cb0 : + 1cb0: 1c93 adds r3, r2, #2 + 1cb2: 009b lsls r3, r3, #2 + 1cb4: 18c3 adds r3, r0, r3 + 1cb6: 6059 str r1, [r3, #4] + 1cb8: 2130 movs r1, #48 ; 0x30 + 1cba: 2301 movs r3, #1 + 1cbc: 4093 lsls r3, r2 + 1cbe: 001a movs r2, r3 + 1cc0: 5c43 ldrb r3, [r0, r1] + 1cc2: 4313 orrs r3, r2 + 1cc4: 5443 strb r3, [r0, r1] + 1cc6: 4770 bx lr + +00001cc8 : + 1cc8: b510 push {r4, lr} + 1cca: 2201 movs r2, #1 + 1ccc: 4b01 ldr r3, [pc, #4] ; (1cd4 ) + 1cce: 4798 blx r3 + 1cd0: bd10 pop {r4, pc} + 1cd2: 46c0 nop ; (mov r8, r8) + 1cd4: 00001c61 .word 0x00001c61 + +00001cd8 <_usart_interrupt_handler>: + 1cd8: b5f8 push {r3, r4, r5, r6, r7, lr} + 1cda: 0080 lsls r0, r0, #2 + 1cdc: 4b62 ldr r3, [pc, #392] ; (1e68 <_usart_interrupt_handler+0x190>) + 1cde: 58c5 ldr r5, [r0, r3] + 1ce0: 682c ldr r4, [r5, #0] + 1ce2: 69e3 ldr r3, [r4, #28] + 1ce4: 2b00 cmp r3, #0 + 1ce6: d1fc bne.n 1ce2 <_usart_interrupt_handler+0xa> + 1ce8: 7e23 ldrb r3, [r4, #24] + 1cea: 7da6 ldrb r6, [r4, #22] + 1cec: 401e ands r6, r3 + 1cee: 2330 movs r3, #48 ; 0x30 + 1cf0: 5ceb ldrb r3, [r5, r3] + 1cf2: 2231 movs r2, #49 ; 0x31 + 1cf4: 5caf ldrb r7, [r5, r2] + 1cf6: 401f ands r7, r3 + 1cf8: 07f3 lsls r3, r6, #31 + 1cfa: d522 bpl.n 1d42 <_usart_interrupt_handler+0x6a> + 1cfc: 8deb ldrh r3, [r5, #46] ; 0x2e + 1cfe: b29b uxth r3, r3 + 1d00: 2b00 cmp r3, #0 + 1d02: d01c beq.n 1d3e <_usart_interrupt_handler+0x66> + 1d04: 6aaa ldr r2, [r5, #40] ; 0x28 + 1d06: 7813 ldrb r3, [r2, #0] + 1d08: b2db uxtb r3, r3 + 1d0a: 1c51 adds r1, r2, #1 + 1d0c: 62a9 str r1, [r5, #40] ; 0x28 + 1d0e: 7969 ldrb r1, [r5, #5] + 1d10: 2901 cmp r1, #1 + 1d12: d00e beq.n 1d32 <_usart_interrupt_handler+0x5a> + 1d14: b29b uxth r3, r3 + 1d16: 05db lsls r3, r3, #23 + 1d18: 0ddb lsrs r3, r3, #23 + 1d1a: 8523 strh r3, [r4, #40] ; 0x28 + 1d1c: 8deb ldrh r3, [r5, #46] ; 0x2e + 1d1e: 3b01 subs r3, #1 + 1d20: b29b uxth r3, r3 + 1d22: 85eb strh r3, [r5, #46] ; 0x2e + 1d24: 2b00 cmp r3, #0 + 1d26: d10c bne.n 1d42 <_usart_interrupt_handler+0x6a> + 1d28: 3301 adds r3, #1 + 1d2a: 7523 strb r3, [r4, #20] + 1d2c: 3301 adds r3, #1 + 1d2e: 75a3 strb r3, [r4, #22] + 1d30: e007 b.n 1d42 <_usart_interrupt_handler+0x6a> + 1d32: 7851 ldrb r1, [r2, #1] + 1d34: 0209 lsls r1, r1, #8 + 1d36: 430b orrs r3, r1 + 1d38: 3202 adds r2, #2 + 1d3a: 62aa str r2, [r5, #40] ; 0x28 + 1d3c: e7eb b.n 1d16 <_usart_interrupt_handler+0x3e> + 1d3e: 2301 movs r3, #1 + 1d40: 7523 strb r3, [r4, #20] + 1d42: 07b3 lsls r3, r6, #30 + 1d44: d506 bpl.n 1d54 <_usart_interrupt_handler+0x7c> + 1d46: 2302 movs r3, #2 + 1d48: 7523 strb r3, [r4, #20] + 1d4a: 2200 movs r2, #0 + 1d4c: 3331 adds r3, #49 ; 0x31 + 1d4e: 54ea strb r2, [r5, r3] + 1d50: 07fb lsls r3, r7, #31 + 1d52: d41a bmi.n 1d8a <_usart_interrupt_handler+0xb2> + 1d54: 0773 lsls r3, r6, #29 + 1d56: d565 bpl.n 1e24 <_usart_interrupt_handler+0x14c> + 1d58: 8dab ldrh r3, [r5, #44] ; 0x2c + 1d5a: b29b uxth r3, r3 + 1d5c: 2b00 cmp r3, #0 + 1d5e: d05f beq.n 1e20 <_usart_interrupt_handler+0x148> + 1d60: 8b63 ldrh r3, [r4, #26] + 1d62: b2db uxtb r3, r3 + 1d64: 071a lsls r2, r3, #28 + 1d66: d414 bmi.n 1d92 <_usart_interrupt_handler+0xba> + 1d68: 223f movs r2, #63 ; 0x3f + 1d6a: 4013 ands r3, r2 + 1d6c: 2b00 cmp r3, #0 + 1d6e: d034 beq.n 1dda <_usart_interrupt_handler+0x102> + 1d70: 079a lsls r2, r3, #30 + 1d72: d511 bpl.n 1d98 <_usart_interrupt_handler+0xc0> + 1d74: 221a movs r2, #26 + 1d76: 2332 movs r3, #50 ; 0x32 + 1d78: 54ea strb r2, [r5, r3] + 1d7a: 3b30 subs r3, #48 ; 0x30 + 1d7c: 8363 strh r3, [r4, #26] + 1d7e: 077b lsls r3, r7, #29 + 1d80: d550 bpl.n 1e24 <_usart_interrupt_handler+0x14c> + 1d82: 0028 movs r0, r5 + 1d84: 696b ldr r3, [r5, #20] + 1d86: 4798 blx r3 + 1d88: e04c b.n 1e24 <_usart_interrupt_handler+0x14c> + 1d8a: 0028 movs r0, r5 + 1d8c: 68eb ldr r3, [r5, #12] + 1d8e: 4798 blx r3 + 1d90: e7e0 b.n 1d54 <_usart_interrupt_handler+0x7c> + 1d92: 2237 movs r2, #55 ; 0x37 + 1d94: 4013 ands r3, r2 + 1d96: e7e9 b.n 1d6c <_usart_interrupt_handler+0x94> + 1d98: 075a lsls r2, r3, #29 + 1d9a: d505 bpl.n 1da8 <_usart_interrupt_handler+0xd0> + 1d9c: 221e movs r2, #30 + 1d9e: 2332 movs r3, #50 ; 0x32 + 1da0: 54ea strb r2, [r5, r3] + 1da2: 3b2e subs r3, #46 ; 0x2e + 1da4: 8363 strh r3, [r4, #26] + 1da6: e7ea b.n 1d7e <_usart_interrupt_handler+0xa6> + 1da8: 07da lsls r2, r3, #31 + 1daa: d505 bpl.n 1db8 <_usart_interrupt_handler+0xe0> + 1dac: 2213 movs r2, #19 + 1dae: 2332 movs r3, #50 ; 0x32 + 1db0: 54ea strb r2, [r5, r3] + 1db2: 3b31 subs r3, #49 ; 0x31 + 1db4: 8363 strh r3, [r4, #26] + 1db6: e7e2 b.n 1d7e <_usart_interrupt_handler+0xa6> + 1db8: 06da lsls r2, r3, #27 + 1dba: d505 bpl.n 1dc8 <_usart_interrupt_handler+0xf0> + 1dbc: 2242 movs r2, #66 ; 0x42 + 1dbe: 2332 movs r3, #50 ; 0x32 + 1dc0: 54ea strb r2, [r5, r3] + 1dc2: 3b22 subs r3, #34 ; 0x22 + 1dc4: 8363 strh r3, [r4, #26] + 1dc6: e7da b.n 1d7e <_usart_interrupt_handler+0xa6> + 1dc8: 2220 movs r2, #32 + 1dca: 421a tst r2, r3 + 1dcc: d0d7 beq.n 1d7e <_usart_interrupt_handler+0xa6> + 1dce: 3221 adds r2, #33 ; 0x21 + 1dd0: 2332 movs r3, #50 ; 0x32 + 1dd2: 54ea strb r2, [r5, r3] + 1dd4: 3b12 subs r3, #18 + 1dd6: 8363 strh r3, [r4, #26] + 1dd8: e7d1 b.n 1d7e <_usart_interrupt_handler+0xa6> + 1dda: 8d23 ldrh r3, [r4, #40] ; 0x28 + 1ddc: 05db lsls r3, r3, #23 + 1dde: 0ddb lsrs r3, r3, #23 + 1de0: b2da uxtb r2, r3 + 1de2: 6a69 ldr r1, [r5, #36] ; 0x24 + 1de4: 700a strb r2, [r1, #0] + 1de6: 6a6a ldr r2, [r5, #36] ; 0x24 + 1de8: 1c51 adds r1, r2, #1 + 1dea: 6269 str r1, [r5, #36] ; 0x24 + 1dec: 7969 ldrb r1, [r5, #5] + 1dee: 2901 cmp r1, #1 + 1df0: d010 beq.n 1e14 <_usart_interrupt_handler+0x13c> + 1df2: 8dab ldrh r3, [r5, #44] ; 0x2c + 1df4: 3b01 subs r3, #1 + 1df6: b29b uxth r3, r3 + 1df8: 85ab strh r3, [r5, #44] ; 0x2c + 1dfa: 2b00 cmp r3, #0 + 1dfc: d112 bne.n 1e24 <_usart_interrupt_handler+0x14c> + 1dfe: 3304 adds r3, #4 + 1e00: 7523 strb r3, [r4, #20] + 1e02: 2200 movs r2, #0 + 1e04: 332e adds r3, #46 ; 0x2e + 1e06: 54ea strb r2, [r5, r3] + 1e08: 07bb lsls r3, r7, #30 + 1e0a: d50b bpl.n 1e24 <_usart_interrupt_handler+0x14c> + 1e0c: 0028 movs r0, r5 + 1e0e: 692b ldr r3, [r5, #16] + 1e10: 4798 blx r3 + 1e12: e007 b.n 1e24 <_usart_interrupt_handler+0x14c> + 1e14: 0a1b lsrs r3, r3, #8 + 1e16: 7053 strb r3, [r2, #1] + 1e18: 6a6b ldr r3, [r5, #36] ; 0x24 + 1e1a: 3301 adds r3, #1 + 1e1c: 626b str r3, [r5, #36] ; 0x24 + 1e1e: e7e8 b.n 1df2 <_usart_interrupt_handler+0x11a> + 1e20: 2304 movs r3, #4 + 1e22: 7523 strb r3, [r4, #20] + 1e24: 06f3 lsls r3, r6, #27 + 1e26: d504 bpl.n 1e32 <_usart_interrupt_handler+0x15a> + 1e28: 2310 movs r3, #16 + 1e2a: 7523 strb r3, [r4, #20] + 1e2c: 7623 strb r3, [r4, #24] + 1e2e: 06fb lsls r3, r7, #27 + 1e30: d40e bmi.n 1e50 <_usart_interrupt_handler+0x178> + 1e32: 06b3 lsls r3, r6, #26 + 1e34: d504 bpl.n 1e40 <_usart_interrupt_handler+0x168> + 1e36: 2320 movs r3, #32 + 1e38: 7523 strb r3, [r4, #20] + 1e3a: 7623 strb r3, [r4, #24] + 1e3c: 073b lsls r3, r7, #28 + 1e3e: d40b bmi.n 1e58 <_usart_interrupt_handler+0x180> + 1e40: 0733 lsls r3, r6, #28 + 1e42: d504 bpl.n 1e4e <_usart_interrupt_handler+0x176> + 1e44: 2308 movs r3, #8 + 1e46: 7523 strb r3, [r4, #20] + 1e48: 7623 strb r3, [r4, #24] + 1e4a: 06bb lsls r3, r7, #26 + 1e4c: d408 bmi.n 1e60 <_usart_interrupt_handler+0x188> + 1e4e: bdf8 pop {r3, r4, r5, r6, r7, pc} + 1e50: 0028 movs r0, r5 + 1e52: 69eb ldr r3, [r5, #28] + 1e54: 4798 blx r3 + 1e56: e7ec b.n 1e32 <_usart_interrupt_handler+0x15a> + 1e58: 0028 movs r0, r5 + 1e5a: 69ab ldr r3, [r5, #24] + 1e5c: 4798 blx r3 + 1e5e: e7ef b.n 1e40 <_usart_interrupt_handler+0x168> + 1e60: 6a2b ldr r3, [r5, #32] + 1e62: 0028 movs r0, r5 + 1e64: 4798 blx r3 + 1e66: e7f2 b.n 1e4e <_usart_interrupt_handler+0x176> + 1e68: 20000d7c .word 0x20000d7c + +00001e6c <_sercom_default_handler>: + 1e6c: 4770 bx lr + ... + +00001e70 <_sercom_set_handler>: + 1e70: b5f0 push {r4, r5, r6, r7, lr} + 1e72: 4b0a ldr r3, [pc, #40] ; (1e9c <_sercom_set_handler+0x2c>) + 1e74: 781b ldrb r3, [r3, #0] + 1e76: 2b00 cmp r3, #0 + 1e78: d10c bne.n 1e94 <_sercom_set_handler+0x24> + 1e7a: 4f09 ldr r7, [pc, #36] ; (1ea0 <_sercom_set_handler+0x30>) + 1e7c: 4e09 ldr r6, [pc, #36] ; (1ea4 <_sercom_set_handler+0x34>) + 1e7e: 4d0a ldr r5, [pc, #40] ; (1ea8 <_sercom_set_handler+0x38>) + 1e80: 2400 movs r4, #0 + 1e82: 51de str r6, [r3, r7] + 1e84: 195a adds r2, r3, r5 + 1e86: 6014 str r4, [r2, #0] + 1e88: 3304 adds r3, #4 + 1e8a: 2b18 cmp r3, #24 + 1e8c: d1f9 bne.n 1e82 <_sercom_set_handler+0x12> + 1e8e: 2201 movs r2, #1 + 1e90: 4b02 ldr r3, [pc, #8] ; (1e9c <_sercom_set_handler+0x2c>) + 1e92: 701a strb r2, [r3, #0] + 1e94: 0080 lsls r0, r0, #2 + 1e96: 4b02 ldr r3, [pc, #8] ; (1ea0 <_sercom_set_handler+0x30>) + 1e98: 50c1 str r1, [r0, r3] + 1e9a: bdf0 pop {r4, r5, r6, r7, pc} + 1e9c: 20000c24 .word 0x20000c24 + 1ea0: 20000c28 .word 0x20000c28 + 1ea4: 00001e6d .word 0x00001e6d + 1ea8: 20000d7c .word 0x20000d7c + +00001eac <_sercom_get_interrupt_vector>: + 1eac: b500 push {lr} + 1eae: b083 sub sp, #12 + 1eb0: 2309 movs r3, #9 + 1eb2: 466a mov r2, sp + 1eb4: 7013 strb r3, [r2, #0] + 1eb6: 3301 adds r3, #1 + 1eb8: 7053 strb r3, [r2, #1] + 1eba: 3301 adds r3, #1 + 1ebc: 7093 strb r3, [r2, #2] + 1ebe: 3301 adds r3, #1 + 1ec0: 70d3 strb r3, [r2, #3] + 1ec2: 3301 adds r3, #1 + 1ec4: 7113 strb r3, [r2, #4] + 1ec6: 3301 adds r3, #1 + 1ec8: 7153 strb r3, [r2, #5] + 1eca: 4b03 ldr r3, [pc, #12] ; (1ed8 <_sercom_get_interrupt_vector+0x2c>) + 1ecc: 4798 blx r3 + 1ece: 466b mov r3, sp + 1ed0: 5618 ldrsb r0, [r3, r0] + 1ed2: b003 add sp, #12 + 1ed4: bd00 pop {pc} + 1ed6: 46c0 nop ; (mov r8, r8) + 1ed8: 00000af5 .word 0x00000af5 + +00001edc : + 1edc: b510 push {r4, lr} + 1ede: 4b02 ldr r3, [pc, #8] ; (1ee8 ) + 1ee0: 681b ldr r3, [r3, #0] + 1ee2: 2000 movs r0, #0 + 1ee4: 4798 blx r3 + 1ee6: bd10 pop {r4, pc} + 1ee8: 20000c28 .word 0x20000c28 + +00001eec : + 1eec: b510 push {r4, lr} + 1eee: 4b02 ldr r3, [pc, #8] ; (1ef8 ) + 1ef0: 685b ldr r3, [r3, #4] + 1ef2: 2001 movs r0, #1 + 1ef4: 4798 blx r3 + 1ef6: bd10 pop {r4, pc} + 1ef8: 20000c28 .word 0x20000c28 + +00001efc : + 1efc: b510 push {r4, lr} + 1efe: 4b02 ldr r3, [pc, #8] ; (1f08 ) + 1f00: 689b ldr r3, [r3, #8] + 1f02: 2002 movs r0, #2 + 1f04: 4798 blx r3 + 1f06: bd10 pop {r4, pc} + 1f08: 20000c28 .word 0x20000c28 + +00001f0c : + 1f0c: b510 push {r4, lr} + 1f0e: 4b02 ldr r3, [pc, #8] ; (1f18 ) + 1f10: 68db ldr r3, [r3, #12] + 1f12: 2003 movs r0, #3 + 1f14: 4798 blx r3 + 1f16: bd10 pop {r4, pc} + 1f18: 20000c28 .word 0x20000c28 + +00001f1c : + 1f1c: b510 push {r4, lr} + 1f1e: 4b02 ldr r3, [pc, #8] ; (1f28 ) + 1f20: 691b ldr r3, [r3, #16] + 1f22: 2004 movs r0, #4 + 1f24: 4798 blx r3 + 1f26: bd10 pop {r4, pc} + 1f28: 20000c28 .word 0x20000c28 + +00001f2c : + 1f2c: b510 push {r4, lr} + 1f2e: 4b02 ldr r3, [pc, #8] ; (1f38 ) + 1f30: 695b ldr r3, [r3, #20] + 1f32: 2005 movs r0, #5 + 1f34: 4798 blx r3 + 1f36: bd10 pop {r4, pc} + 1f38: 20000c28 .word 0x20000c28 + +00001f3c : + 1f3c: 2317 movs r3, #23 + 1f3e: 2a00 cmp r2, #0 + 1f40: d001 beq.n 1f46 + 1f42: 0018 movs r0, r3 + 1f44: 4770 bx lr + 1f46: 008b lsls r3, r1, #2 + 1f48: 4a06 ldr r2, [pc, #24] ; (1f64 ) + 1f4a: 589b ldr r3, [r3, r2] + 1f4c: 2b00 cmp r3, #0 + 1f4e: d003 beq.n 1f58 + 1f50: 4283 cmp r3, r0 + 1f52: d005 beq.n 1f60 + 1f54: 231d movs r3, #29 + 1f56: e7f4 b.n 1f42 + 1f58: 0089 lsls r1, r1, #2 + 1f5a: 5088 str r0, [r1, r2] + 1f5c: 2300 movs r3, #0 + 1f5e: e7f0 b.n 1f42 + 1f60: 2300 movs r3, #0 + 1f62: e7ee b.n 1f42 + 1f64: 20000c9c .word 0x20000c9c + +00001f68 : + 1f68: 2317 movs r3, #23 + 1f6a: 2900 cmp r1, #0 + 1f6c: d001 beq.n 1f72 + 1f6e: 0018 movs r0, r3 + 1f70: 4770 bx lr + 1f72: 2200 movs r2, #0 + 1f74: 281f cmp r0, #31 + 1f76: d800 bhi.n 1f7a + 1f78: 4a02 ldr r2, [pc, #8] ; (1f84 ) + 1f7a: 2301 movs r3, #1 + 1f7c: 4083 lsls r3, r0 + 1f7e: 60d3 str r3, [r2, #12] + 1f80: 2300 movs r3, #0 + 1f82: e7f4 b.n 1f6e + 1f84: 40001800 .word 0x40001800 + +00001f88 : + 1f88: b570 push {r4, r5, r6, lr} + 1f8a: 2200 movs r2, #0 + 1f8c: 4b10 ldr r3, [pc, #64] ; (1fd0 ) + 1f8e: 701a strb r2, [r3, #0] + 1f90: 2300 movs r3, #0 + 1f92: 4910 ldr r1, [pc, #64] ; (1fd4 ) + 1f94: 251f movs r5, #31 + 1f96: 4e10 ldr r6, [pc, #64] ; (1fd8 ) + 1f98: 4c0d ldr r4, [pc, #52] ; (1fd0 ) + 1f9a: e00a b.n 1fb2 + 1f9c: 490d ldr r1, [pc, #52] ; (1fd4 ) + 1f9e: e008 b.n 1fb2 + 1fa0: 7823 ldrb r3, [r4, #0] + 1fa2: 3301 adds r3, #1 + 1fa4: b2db uxtb r3, r3 + 1fa6: 7023 strb r3, [r4, #0] + 1fa8: 2b0f cmp r3, #15 + 1faa: d810 bhi.n 1fce + 1fac: 2100 movs r1, #0 + 1fae: 2b1f cmp r3, #31 + 1fb0: d9f4 bls.n 1f9c + 1fb2: 0028 movs r0, r5 + 1fb4: 4018 ands r0, r3 + 1fb6: 2201 movs r2, #1 + 1fb8: 4082 lsls r2, r0 + 1fba: 6908 ldr r0, [r1, #16] + 1fbc: 4210 tst r0, r2 + 1fbe: d0ef beq.n 1fa0 + 1fc0: 610a str r2, [r1, #16] + 1fc2: 009b lsls r3, r3, #2 + 1fc4: 599b ldr r3, [r3, r6] + 1fc6: 2b00 cmp r3, #0 + 1fc8: d0ea beq.n 1fa0 + 1fca: 4798 blx r3 + 1fcc: e7e8 b.n 1fa0 + 1fce: bd70 pop {r4, r5, r6, pc} + 1fd0: 20000d94 .word 0x20000d94 + 1fd4: 40001800 .word 0x40001800 + 1fd8: 20000c9c .word 0x20000c9c + +00001fdc : + 1fdc: b570 push {r4, r5, r6, lr} + 1fde: 2000 movs r0, #0 + 1fe0: 4b08 ldr r3, [pc, #32] ; (2004 ) + 1fe2: 4798 blx r3 + 1fe4: 0005 movs r5, r0 + 1fe6: 4c08 ldr r4, [pc, #32] ; (2008 ) + 1fe8: 21fa movs r1, #250 ; 0xfa + 1fea: 0089 lsls r1, r1, #2 + 1fec: 47a0 blx r4 + 1fee: 4b07 ldr r3, [pc, #28] ; (200c ) + 1ff0: 6018 str r0, [r3, #0] + 1ff2: 4907 ldr r1, [pc, #28] ; (2010 ) + 1ff4: 0028 movs r0, r5 + 1ff6: 47a0 blx r4 + 1ff8: 4b06 ldr r3, [pc, #24] ; (2014 ) + 1ffa: 6018 str r0, [r3, #0] + 1ffc: 2205 movs r2, #5 + 1ffe: 4b06 ldr r3, [pc, #24] ; (2018 ) + 2000: 601a str r2, [r3, #0] + 2002: bd70 pop {r4, r5, r6, pc} + 2004: 00002445 .word 0x00002445 + 2008: 00002851 .word 0x00002851 + 200c: 20000000 .word 0x20000000 + 2010: 000f4240 .word 0x000f4240 + 2014: 20000004 .word 0x20000004 + 2018: e000e010 .word 0xe000e010 + +0000201c : + 201c: b530 push {r4, r5, lr} + 201e: 4b08 ldr r3, [pc, #32] ; (2040 ) + 2020: 681c ldr r4, [r3, #0] + 2022: 4a08 ldr r2, [pc, #32] ; (2044 ) + 2024: 2500 movs r5, #0 + 2026: 2180 movs r1, #128 ; 0x80 + 2028: 0249 lsls r1, r1, #9 + 202a: 3801 subs r0, #1 + 202c: d307 bcc.n 203e + 202e: 2c00 cmp r4, #0 + 2030: d0fb beq.n 202a + 2032: 6054 str r4, [r2, #4] + 2034: 6095 str r5, [r2, #8] + 2036: 6813 ldr r3, [r2, #0] + 2038: 420b tst r3, r1 + 203a: d0fc beq.n 2036 + 203c: e7f5 b.n 202a + 203e: bd30 pop {r4, r5, pc} + 2040: 20000000 .word 0x20000000 + 2044: e000e010 .word 0xe000e010 + +00002048 : + 2048: 4b0c ldr r3, [pc, #48] ; (207c ) + 204a: 681b ldr r3, [r3, #0] + 204c: 2b00 cmp r3, #0 + 204e: d106 bne.n 205e + 2050: f3ef 8310 mrs r3, PRIMASK + 2054: 2b00 cmp r3, #0 + 2056: d007 beq.n 2068 + 2058: 2200 movs r2, #0 + 205a: 4b09 ldr r3, [pc, #36] ; (2080 ) + 205c: 701a strb r2, [r3, #0] + 205e: 4a07 ldr r2, [pc, #28] ; (207c ) + 2060: 6813 ldr r3, [r2, #0] + 2062: 3301 adds r3, #1 + 2064: 6013 str r3, [r2, #0] + 2066: 4770 bx lr + 2068: b672 cpsid i + 206a: f3bf 8f5f dmb sy + 206e: 2200 movs r2, #0 + 2070: 4b04 ldr r3, [pc, #16] ; (2084 ) + 2072: 701a strb r2, [r3, #0] + 2074: 3201 adds r2, #1 + 2076: 4b02 ldr r3, [pc, #8] ; (2080 ) + 2078: 701a strb r2, [r3, #0] + 207a: e7f0 b.n 205e + 207c: 20000c40 .word 0x20000c40 + 2080: 20000c44 .word 0x20000c44 + 2084: 20000008 .word 0x20000008 + +00002088 : + 2088: 4b08 ldr r3, [pc, #32] ; (20ac ) + 208a: 681a ldr r2, [r3, #0] + 208c: 3a01 subs r2, #1 + 208e: 601a str r2, [r3, #0] + 2090: 681b ldr r3, [r3, #0] + 2092: 2b00 cmp r3, #0 + 2094: d109 bne.n 20aa + 2096: 4b06 ldr r3, [pc, #24] ; (20b0 ) + 2098: 781b ldrb r3, [r3, #0] + 209a: 2b00 cmp r3, #0 + 209c: d005 beq.n 20aa + 209e: 2201 movs r2, #1 + 20a0: 4b04 ldr r3, [pc, #16] ; (20b4 ) + 20a2: 701a strb r2, [r3, #0] + 20a4: f3bf 8f5f dmb sy + 20a8: b662 cpsie i + 20aa: 4770 bx lr + 20ac: 20000c40 .word 0x20000c40 + 20b0: 20000c44 .word 0x20000c44 + 20b4: 20000008 .word 0x20000008 + +000020b8 : +void board_init(void); +# pragma weak board_init=system_board_init +#endif + +void system_board_init(void) +{ + 20b8: b5f0 push {r4, r5, r6, r7, lr} + 20ba: b083 sub sp, #12 + /* Sanity check arguments */ + Assert(config); + + /* Default configuration values */ + config->direction = PORT_PIN_DIR_INPUT; + config->input_pull = PORT_PIN_PULL_UP; + 20bc: ac01 add r4, sp, #4 + 20be: 2501 movs r5, #1 + 20c0: 7065 strb r5, [r4, #1] + config->powersave = false; + 20c2: 2700 movs r7, #0 + 20c4: 70a7 strb r7, [r4, #2] + struct port_config pin_conf; + port_get_config_defaults(&pin_conf); + + /* Configure LEDs as outputs, turn them off */ + pin_conf.direction = PORT_PIN_DIR_OUTPUT; + 20c6: 7025 strb r5, [r4, #0] + port_pin_set_config(LED_0_PIN, &pin_conf); + 20c8: 0021 movs r1, r4 + 20ca: 203e movs r0, #62 ; 0x3e + 20cc: 4e06 ldr r6, [pc, #24] ; (20e8 ) + 20ce: 47b0 blx r6 + PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin); + uint32_t pin_mask = (1UL << (gpio_pin % 32)); + + /* Set the pin to high or low atomically based on the requested level */ + if (level) { + port_base->OUTSET.reg = pin_mask; + 20d0: 2280 movs r2, #128 ; 0x80 + 20d2: 05d2 lsls r2, r2, #23 + 20d4: 4b05 ldr r3, [pc, #20] ; (20ec ) + 20d6: 619a str r2, [r3, #24] + port_pin_set_output_level(LED_0_PIN, LED_0_INACTIVE); + + /* Set buttons as inputs */ + pin_conf.direction = PORT_PIN_DIR_INPUT; + 20d8: 7027 strb r7, [r4, #0] + pin_conf.input_pull = PORT_PIN_PULL_UP; + 20da: 7065 strb r5, [r4, #1] + port_pin_set_config(BUTTON_0_PIN, &pin_conf); + 20dc: 0021 movs r1, r4 + 20de: 200f movs r0, #15 + 20e0: 47b0 blx r6 + port_pin_set_output_level(AT86RFX_RST_PIN, true); + port_pin_set_output_level(AT86RFX_SLP_PIN, true); + pin_conf.direction = PORT_PIN_DIR_INPUT; + port_pin_set_config(AT86RFX_SPI_MISO, &pin_conf); +#endif +} + 20e2: b003 add sp, #12 + 20e4: bdf0 pop {r4, r5, r6, r7, pc} + 20e6: 46c0 nop ; (mov r8, r8) + 20e8: 000020f1 .word 0x000020f1 + 20ec: 41004480 .word 0x41004480 + +000020f0 : + 20f0: b500 push {lr} + 20f2: b083 sub sp, #12 + 20f4: ab01 add r3, sp, #4 + 20f6: 2280 movs r2, #128 ; 0x80 + 20f8: 701a strb r2, [r3, #0] + 20fa: 780a ldrb r2, [r1, #0] + 20fc: 705a strb r2, [r3, #1] + 20fe: 784a ldrb r2, [r1, #1] + 2100: 709a strb r2, [r3, #2] + 2102: 788a ldrb r2, [r1, #2] + 2104: 70da strb r2, [r3, #3] + 2106: 0019 movs r1, r3 + 2108: 4b01 ldr r3, [pc, #4] ; (2110 ) + 210a: 4798 blx r3 + 210c: b003 add sp, #12 + 210e: bd00 pop {pc} + 2110: 00002655 .word 0x00002655 + +00002114 : + 2114: b510 push {r4, lr} + 2116: 2808 cmp r0, #8 + 2118: d803 bhi.n 2122 + 211a: 0080 lsls r0, r0, #2 + 211c: 4b1c ldr r3, [pc, #112] ; (2190 ) + 211e: 581b ldr r3, [r3, r0] + 2120: 469f mov pc, r3 + 2122: 2000 movs r0, #0 + 2124: e032 b.n 218c + 2126: 4b1b ldr r3, [pc, #108] ; (2194 ) + 2128: 6918 ldr r0, [r3, #16] + 212a: e02f b.n 218c + 212c: 4b1a ldr r3, [pc, #104] ; (2198 ) + 212e: 6a1b ldr r3, [r3, #32] + 2130: 059b lsls r3, r3, #22 + 2132: 0f9b lsrs r3, r3, #30 + 2134: 4819 ldr r0, [pc, #100] ; (219c ) + 2136: 40d8 lsrs r0, r3 + 2138: e028 b.n 218c + 213a: 4b16 ldr r3, [pc, #88] ; (2194 ) + 213c: 6958 ldr r0, [r3, #20] + 213e: e025 b.n 218c + 2140: 4b14 ldr r3, [pc, #80] ; (2194 ) + 2142: 681b ldr r3, [r3, #0] + 2144: 2000 movs r0, #0 + 2146: 079b lsls r3, r3, #30 + 2148: d520 bpl.n 218c + 214a: 4913 ldr r1, [pc, #76] ; (2198 ) + 214c: 2210 movs r2, #16 + 214e: 68cb ldr r3, [r1, #12] + 2150: 421a tst r2, r3 + 2152: d0fc beq.n 214e + 2154: 4b0f ldr r3, [pc, #60] ; (2194 ) + 2156: 681a ldr r2, [r3, #0] + 2158: 2324 movs r3, #36 ; 0x24 + 215a: 4013 ands r3, r2 + 215c: 2b04 cmp r3, #4 + 215e: d001 beq.n 2164 + 2160: 480f ldr r0, [pc, #60] ; (21a0 ) + 2162: e013 b.n 218c + 2164: 2000 movs r0, #0 + 2166: 4b0f ldr r3, [pc, #60] ; (21a4 ) + 2168: 4798 blx r3 + 216a: 4b0a ldr r3, [pc, #40] ; (2194 ) + 216c: 689b ldr r3, [r3, #8] + 216e: 041b lsls r3, r3, #16 + 2170: 0c1b lsrs r3, r3, #16 + 2172: 4358 muls r0, r3 + 2174: e00a b.n 218c + 2176: 2350 movs r3, #80 ; 0x50 + 2178: 4a07 ldr r2, [pc, #28] ; (2198 ) + 217a: 5cd3 ldrb r3, [r2, r3] + 217c: 2000 movs r0, #0 + 217e: 075b lsls r3, r3, #29 + 2180: d504 bpl.n 218c + 2182: 4b04 ldr r3, [pc, #16] ; (2194 ) + 2184: 68d8 ldr r0, [r3, #12] + 2186: e001 b.n 218c + 2188: 2080 movs r0, #128 ; 0x80 + 218a: 0200 lsls r0, r0, #8 + 218c: bd10 pop {r4, pc} + 218e: 46c0 nop ; (mov r8, r8) + 2190: 0000957c .word 0x0000957c + 2194: 20000c48 .word 0x20000c48 + 2198: 40000800 .word 0x40000800 + 219c: 007a1200 .word 0x007a1200 + 21a0: 02dc6c00 .word 0x02dc6c00 + 21a4: 00002579 .word 0x00002579 + +000021a8 : + 21a8: b570 push {r4, r5, r6, lr} + 21aa: 490c ldr r1, [pc, #48] ; (21dc ) + 21ac: 6a0b ldr r3, [r1, #32] + 21ae: 7804 ldrb r4, [r0, #0] + 21b0: 7885 ldrb r5, [r0, #2] + 21b2: 7840 ldrb r0, [r0, #1] + 21b4: 2201 movs r2, #1 + 21b6: 4010 ands r0, r2 + 21b8: 0180 lsls r0, r0, #6 + 21ba: 2640 movs r6, #64 ; 0x40 + 21bc: 43b3 bics r3, r6 + 21be: 4303 orrs r3, r0 + 21c0: 402a ands r2, r5 + 21c2: 01d2 lsls r2, r2, #7 + 21c4: 2080 movs r0, #128 ; 0x80 + 21c6: 4383 bics r3, r0 + 21c8: 4313 orrs r3, r2 + 21ca: 2203 movs r2, #3 + 21cc: 4022 ands r2, r4 + 21ce: 0212 lsls r2, r2, #8 + 21d0: 4803 ldr r0, [pc, #12] ; (21e0 ) + 21d2: 4003 ands r3, r0 + 21d4: 4313 orrs r3, r2 + 21d6: 620b str r3, [r1, #32] + 21d8: bd70 pop {r4, r5, r6, pc} + 21da: 46c0 nop ; (mov r8, r8) + 21dc: 40000800 .word 0x40000800 + 21e0: fffffcff .word 0xfffffcff + +000021e4 : + 21e4: 2808 cmp r0, #8 + 21e6: d803 bhi.n 21f0 + 21e8: 0080 lsls r0, r0, #2 + 21ea: 4b25 ldr r3, [pc, #148] ; (2280 ) + 21ec: 581b ldr r3, [r3, r0] + 21ee: 469f mov pc, r3 + 21f0: 2017 movs r0, #23 + 21f2: e044 b.n 227e + 21f4: 4a23 ldr r2, [pc, #140] ; (2284 ) + 21f6: 6a13 ldr r3, [r2, #32] + 21f8: 2102 movs r1, #2 + 21fa: 430b orrs r3, r1 + 21fc: 6213 str r3, [r2, #32] + 21fe: 2000 movs r0, #0 + 2200: e03d b.n 227e + 2202: 4a20 ldr r2, [pc, #128] ; (2284 ) + 2204: 6993 ldr r3, [r2, #24] + 2206: 2102 movs r1, #2 + 2208: 430b orrs r3, r1 + 220a: 6193 str r3, [r2, #24] + 220c: 2000 movs r0, #0 + 220e: e036 b.n 227e + 2210: 4a1c ldr r2, [pc, #112] ; (2284 ) + 2212: 8a13 ldrh r3, [r2, #16] + 2214: 2102 movs r1, #2 + 2216: 430b orrs r3, r1 + 2218: 8213 strh r3, [r2, #16] + 221a: 2000 movs r0, #0 + 221c: e02f b.n 227e + 221e: 4a19 ldr r2, [pc, #100] ; (2284 ) + 2220: 8a93 ldrh r3, [r2, #20] + 2222: 2102 movs r1, #2 + 2224: 430b orrs r3, r1 + 2226: 8293 strh r3, [r2, #20] + 2228: 2000 movs r0, #0 + 222a: e028 b.n 227e + 222c: 4916 ldr r1, [pc, #88] ; (2288 ) + 222e: 680b ldr r3, [r1, #0] + 2230: 2202 movs r2, #2 + 2232: 4313 orrs r3, r2 + 2234: 600b str r3, [r1, #0] + 2236: 4b13 ldr r3, [pc, #76] ; (2284 ) + 2238: 849a strh r2, [r3, #36] ; 0x24 + 223a: 0019 movs r1, r3 + 223c: 320e adds r2, #14 + 223e: 68cb ldr r3, [r1, #12] + 2240: 421a tst r2, r3 + 2242: d0fc beq.n 223e + 2244: 4a10 ldr r2, [pc, #64] ; (2288 ) + 2246: 6891 ldr r1, [r2, #8] + 2248: 4b0e ldr r3, [pc, #56] ; (2284 ) + 224a: 62d9 str r1, [r3, #44] ; 0x2c + 224c: 6852 ldr r2, [r2, #4] + 224e: 629a str r2, [r3, #40] ; 0x28 + 2250: 2200 movs r2, #0 + 2252: 849a strh r2, [r3, #36] ; 0x24 + 2254: 0019 movs r1, r3 + 2256: 3210 adds r2, #16 + 2258: 68cb ldr r3, [r1, #12] + 225a: 421a tst r2, r3 + 225c: d0fc beq.n 2258 + 225e: 4b0a ldr r3, [pc, #40] ; (2288 ) + 2260: 681b ldr r3, [r3, #0] + 2262: b29b uxth r3, r3 + 2264: 4a07 ldr r2, [pc, #28] ; (2284 ) + 2266: 8493 strh r3, [r2, #36] ; 0x24 + 2268: 2000 movs r0, #0 + 226a: e008 b.n 227e + 226c: 4905 ldr r1, [pc, #20] ; (2284 ) + 226e: 2244 movs r2, #68 ; 0x44 + 2270: 5c8b ldrb r3, [r1, r2] + 2272: 2002 movs r0, #2 + 2274: 4303 orrs r3, r0 + 2276: 548b strb r3, [r1, r2] + 2278: 2000 movs r0, #0 + 227a: e000 b.n 227e + 227c: 2000 movs r0, #0 + 227e: 4770 bx lr + 2280: 000095a0 .word 0x000095a0 + 2284: 40000800 .word 0x40000800 + 2288: 20000c48 .word 0x20000c48 + +0000228c : + 228c: b530 push {r4, r5, lr} + 228e: b085 sub sp, #20 + 2290: 22c2 movs r2, #194 ; 0xc2 + 2292: 00d2 lsls r2, r2, #3 + 2294: 4b1a ldr r3, [pc, #104] ; (2300 ) + 2296: 609a str r2, [r3, #8] + 2298: 4a1a ldr r2, [pc, #104] ; (2304 ) + 229a: 6853 ldr r3, [r2, #4] + 229c: 211e movs r1, #30 + 229e: 438b bics r3, r1 + 22a0: 6053 str r3, [r2, #4] + 22a2: 2301 movs r3, #1 + 22a4: 466a mov r2, sp + 22a6: 7013 strb r3, [r2, #0] + 22a8: 2400 movs r4, #0 + 22aa: 4d17 ldr r5, [pc, #92] ; (2308 ) + 22ac: b2e0 uxtb r0, r4 + 22ae: 4669 mov r1, sp + 22b0: 47a8 blx r5 + 22b2: 3401 adds r4, #1 + 22b4: 2c25 cmp r4, #37 ; 0x25 + 22b6: d1f9 bne.n 22ac + 22b8: a803 add r0, sp, #12 + 22ba: 2400 movs r4, #0 + 22bc: 7044 strb r4, [r0, #1] + 22be: 2501 movs r5, #1 + 22c0: 7085 strb r5, [r0, #2] + 22c2: 7004 strb r4, [r0, #0] + 22c4: 4b11 ldr r3, [pc, #68] ; (230c ) + 22c6: 4798 blx r3 + 22c8: 2006 movs r0, #6 + 22ca: 4b11 ldr r3, [pc, #68] ; (2310 ) + 22cc: 4798 blx r3 + 22ce: 4b11 ldr r3, [pc, #68] ; (2314 ) + 22d0: 4798 blx r3 + 22d2: 4b11 ldr r3, [pc, #68] ; (2318 ) + 22d4: 721c strb r4, [r3, #8] + 22d6: 725c strb r4, [r3, #9] + 22d8: 729c strb r4, [r3, #10] + 22da: 72dc strb r4, [r3, #11] + 22dc: 9501 str r5, [sp, #4] + 22de: 466b mov r3, sp + 22e0: 705c strb r4, [r3, #1] + 22e2: 2306 movs r3, #6 + 22e4: 466a mov r2, sp + 22e6: 7013 strb r3, [r2, #0] + 22e8: 7214 strb r4, [r2, #8] + 22ea: 7254 strb r4, [r2, #9] + 22ec: 4669 mov r1, sp + 22ee: 2000 movs r0, #0 + 22f0: 4b0a ldr r3, [pc, #40] ; (231c ) + 22f2: 4798 blx r3 + 22f4: 2000 movs r0, #0 + 22f6: 4b0a ldr r3, [pc, #40] ; (2320 ) + 22f8: 4798 blx r3 + 22fa: b005 add sp, #20 + 22fc: bd30 pop {r4, r5, pc} + 22fe: 46c0 nop ; (mov r8, r8) + 2300: 40000800 .word 0x40000800 + 2304: 41004000 .word 0x41004000 + 2308: 0000255d .word 0x0000255d + 230c: 000021a9 .word 0x000021a9 + 2310: 000021e5 .word 0x000021e5 + 2314: 00002325 .word 0x00002325 + 2318: 40000400 .word 0x40000400 + 231c: 00002349 .word 0x00002349 + 2320: 00002401 .word 0x00002401 + +00002324 : + 2324: 4a06 ldr r2, [pc, #24] ; (2340 ) + 2326: 6993 ldr r3, [r2, #24] + 2328: 2108 movs r1, #8 + 232a: 430b orrs r3, r1 + 232c: 6193 str r3, [r2, #24] + 232e: 2201 movs r2, #1 + 2330: 4b04 ldr r3, [pc, #16] ; (2344 ) + 2332: 701a strb r2, [r3, #0] + 2334: 0019 movs r1, r3 + 2336: 780b ldrb r3, [r1, #0] + 2338: 4213 tst r3, r2 + 233a: d1fc bne.n 2336 + 233c: 4770 bx lr + 233e: 46c0 nop ; (mov r8, r8) + 2340: 40000400 .word 0x40000400 + 2344: 40000c00 .word 0x40000c00 + +00002348 : + 2348: b570 push {r4, r5, r6, lr} + 234a: 0006 movs r6, r0 + 234c: 0004 movs r4, r0 + 234e: 780d ldrb r5, [r1, #0] + 2350: 022d lsls r5, r5, #8 + 2352: 4305 orrs r5, r0 + 2354: 784b ldrb r3, [r1, #1] + 2356: 2b00 cmp r3, #0 + 2358: d002 beq.n 2360 + 235a: 2380 movs r3, #128 ; 0x80 + 235c: 02db lsls r3, r3, #11 + 235e: 431d orrs r5, r3 + 2360: 7a4b ldrb r3, [r1, #9] + 2362: 2b00 cmp r3, #0 + 2364: d002 beq.n 236c + 2366: 2380 movs r3, #128 ; 0x80 + 2368: 031b lsls r3, r3, #12 + 236a: 431d orrs r5, r3 + 236c: 6848 ldr r0, [r1, #4] + 236e: 2801 cmp r0, #1 + 2370: d910 bls.n 2394 + 2372: 1e43 subs r3, r0, #1 + 2374: 4218 tst r0, r3 + 2376: d134 bne.n 23e2 + 2378: 2802 cmp r0, #2 + 237a: d930 bls.n 23de + 237c: 2302 movs r3, #2 + 237e: 2200 movs r2, #0 + 2380: 3201 adds r2, #1 + 2382: 005b lsls r3, r3, #1 + 2384: 4298 cmp r0, r3 + 2386: d8fb bhi.n 2380 + 2388: 0212 lsls r2, r2, #8 + 238a: 4332 orrs r2, r6 + 238c: 0014 movs r4, r2 + 238e: 2380 movs r3, #128 ; 0x80 + 2390: 035b lsls r3, r3, #13 + 2392: 431d orrs r5, r3 + 2394: 7a0b ldrb r3, [r1, #8] + 2396: 2b00 cmp r3, #0 + 2398: d002 beq.n 23a0 + 239a: 2380 movs r3, #128 ; 0x80 + 239c: 039b lsls r3, r3, #14 + 239e: 431d orrs r5, r3 + 23a0: 4a13 ldr r2, [pc, #76] ; (23f0 ) + 23a2: 7853 ldrb r3, [r2, #1] + 23a4: b25b sxtb r3, r3 + 23a6: 2b00 cmp r3, #0 + 23a8: dbfb blt.n 23a2 + 23aa: 4b12 ldr r3, [pc, #72] ; (23f4 ) + 23ac: 4798 blx r3 + 23ae: 4b12 ldr r3, [pc, #72] ; (23f8 ) + 23b0: 701e strb r6, [r3, #0] + 23b2: 4a0f ldr r2, [pc, #60] ; (23f0 ) + 23b4: 7853 ldrb r3, [r2, #1] + 23b6: b25b sxtb r3, r3 + 23b8: 2b00 cmp r3, #0 + 23ba: dbfb blt.n 23b4 + 23bc: 4b0c ldr r3, [pc, #48] ; (23f0 ) + 23be: 609c str r4, [r3, #8] + 23c0: 001a movs r2, r3 + 23c2: 7853 ldrb r3, [r2, #1] + 23c4: b25b sxtb r3, r3 + 23c6: 2b00 cmp r3, #0 + 23c8: dbfb blt.n 23c2 + 23ca: 4a09 ldr r2, [pc, #36] ; (23f0 ) + 23cc: 6853 ldr r3, [r2, #4] + 23ce: 2180 movs r1, #128 ; 0x80 + 23d0: 0249 lsls r1, r1, #9 + 23d2: 400b ands r3, r1 + 23d4: 431d orrs r5, r3 + 23d6: 6055 str r5, [r2, #4] + 23d8: 4b08 ldr r3, [pc, #32] ; (23fc ) + 23da: 4798 blx r3 + 23dc: bd70 pop {r4, r5, r6, pc} + 23de: 2200 movs r2, #0 + 23e0: e7d2 b.n 2388 + 23e2: 0204 lsls r4, r0, #8 + 23e4: 4334 orrs r4, r6 + 23e6: 2380 movs r3, #128 ; 0x80 + 23e8: 029b lsls r3, r3, #10 + 23ea: 431d orrs r5, r3 + 23ec: e7d2 b.n 2394 + 23ee: 46c0 nop ; (mov r8, r8) + 23f0: 40000c00 .word 0x40000c00 + 23f4: 00002049 .word 0x00002049 + 23f8: 40000c08 .word 0x40000c08 + 23fc: 00002089 .word 0x00002089 + +00002400 : + 2400: b510 push {r4, lr} + 2402: 0004 movs r4, r0 + 2404: 4a0b ldr r2, [pc, #44] ; (2434 ) + 2406: 7853 ldrb r3, [r2, #1] + 2408: b25b sxtb r3, r3 + 240a: 2b00 cmp r3, #0 + 240c: dbfb blt.n 2406 + 240e: 4b0a ldr r3, [pc, #40] ; (2438 ) + 2410: 4798 blx r3 + 2412: 4b0a ldr r3, [pc, #40] ; (243c ) + 2414: 701c strb r4, [r3, #0] + 2416: 4a07 ldr r2, [pc, #28] ; (2434 ) + 2418: 7853 ldrb r3, [r2, #1] + 241a: b25b sxtb r3, r3 + 241c: 2b00 cmp r3, #0 + 241e: dbfb blt.n 2418 + 2420: 4a04 ldr r2, [pc, #16] ; (2434 ) + 2422: 6851 ldr r1, [r2, #4] + 2424: 2380 movs r3, #128 ; 0x80 + 2426: 025b lsls r3, r3, #9 + 2428: 430b orrs r3, r1 + 242a: 6053 str r3, [r2, #4] + 242c: 4b04 ldr r3, [pc, #16] ; (2440 ) + 242e: 4798 blx r3 + 2430: bd10 pop {r4, pc} + 2432: 46c0 nop ; (mov r8, r8) + 2434: 40000c00 .word 0x40000c00 + 2438: 00002049 .word 0x00002049 + 243c: 40000c04 .word 0x40000c04 + 2440: 00002089 .word 0x00002089 + +00002444 : + 2444: b570 push {r4, r5, r6, lr} + 2446: 0004 movs r4, r0 + 2448: 4a1a ldr r2, [pc, #104] ; (24b4 ) + 244a: 7853 ldrb r3, [r2, #1] + 244c: b25b sxtb r3, r3 + 244e: 2b00 cmp r3, #0 + 2450: dbfb blt.n 244a + 2452: 4b19 ldr r3, [pc, #100] ; (24b8 ) + 2454: 4798 blx r3 + 2456: 4b19 ldr r3, [pc, #100] ; (24bc ) + 2458: 701c strb r4, [r3, #0] + 245a: 4a16 ldr r2, [pc, #88] ; (24b4 ) + 245c: 7853 ldrb r3, [r2, #1] + 245e: b25b sxtb r3, r3 + 2460: 2b00 cmp r3, #0 + 2462: dbfb blt.n 245c + 2464: 4e13 ldr r6, [pc, #76] ; (24b4 ) + 2466: 6870 ldr r0, [r6, #4] + 2468: 04c0 lsls r0, r0, #19 + 246a: 0ec0 lsrs r0, r0, #27 + 246c: 4b14 ldr r3, [pc, #80] ; (24c0 ) + 246e: 4798 blx r3 + 2470: 0005 movs r5, r0 + 2472: 4b12 ldr r3, [pc, #72] ; (24bc ) + 2474: 701c strb r4, [r3, #0] + 2476: 6876 ldr r6, [r6, #4] + 2478: 02f6 lsls r6, r6, #11 + 247a: 0ff6 lsrs r6, r6, #31 + 247c: 4b11 ldr r3, [pc, #68] ; (24c4 ) + 247e: 701c strb r4, [r3, #0] + 2480: 4a0c ldr r2, [pc, #48] ; (24b4 ) + 2482: 7853 ldrb r3, [r2, #1] + 2484: b25b sxtb r3, r3 + 2486: 2b00 cmp r3, #0 + 2488: dbfb blt.n 2482 + 248a: 4b0a ldr r3, [pc, #40] ; (24b4 ) + 248c: 689c ldr r4, [r3, #8] + 248e: 0224 lsls r4, r4, #8 + 2490: 0c24 lsrs r4, r4, #16 + 2492: 4b0d ldr r3, [pc, #52] ; (24c8 ) + 2494: 4798 blx r3 + 2496: 2e00 cmp r6, #0 + 2498: d107 bne.n 24aa + 249a: 2c01 cmp r4, #1 + 249c: d907 bls.n 24ae + 249e: 0021 movs r1, r4 + 24a0: 0028 movs r0, r5 + 24a2: 4b0a ldr r3, [pc, #40] ; (24cc ) + 24a4: 4798 blx r3 + 24a6: 0005 movs r5, r0 + 24a8: e001 b.n 24ae + 24aa: 3401 adds r4, #1 + 24ac: 40e5 lsrs r5, r4 + 24ae: 0028 movs r0, r5 + 24b0: bd70 pop {r4, r5, r6, pc} + 24b2: 46c0 nop ; (mov r8, r8) + 24b4: 40000c00 .word 0x40000c00 + 24b8: 00002049 .word 0x00002049 + 24bc: 40000c04 .word 0x40000c04 + 24c0: 00002115 .word 0x00002115 + 24c4: 40000c08 .word 0x40000c08 + 24c8: 00002089 .word 0x00002089 + 24cc: 00002851 .word 0x00002851 + +000024d0 : + 24d0: b510 push {r4, lr} + 24d2: 0004 movs r4, r0 + 24d4: 4b06 ldr r3, [pc, #24] ; (24f0 ) + 24d6: 4798 blx r3 + 24d8: 4b06 ldr r3, [pc, #24] ; (24f4 ) + 24da: 701c strb r4, [r3, #0] + 24dc: 4a06 ldr r2, [pc, #24] ; (24f8 ) + 24de: 8853 ldrh r3, [r2, #2] + 24e0: 2180 movs r1, #128 ; 0x80 + 24e2: 01c9 lsls r1, r1, #7 + 24e4: 430b orrs r3, r1 + 24e6: 8053 strh r3, [r2, #2] + 24e8: 4b04 ldr r3, [pc, #16] ; (24fc ) + 24ea: 4798 blx r3 + 24ec: bd10 pop {r4, pc} + 24ee: 46c0 nop ; (mov r8, r8) + 24f0: 00002049 .word 0x00002049 + 24f4: 40000c02 .word 0x40000c02 + 24f8: 40000c00 .word 0x40000c00 + 24fc: 00002089 .word 0x00002089 + +00002500 : + 2500: b510 push {r4, lr} + 2502: 0004 movs r4, r0 + 2504: 4b0f ldr r3, [pc, #60] ; (2544 ) + 2506: 4798 blx r3 + 2508: 4b0f ldr r3, [pc, #60] ; (2548 ) + 250a: 701c strb r4, [r3, #0] + 250c: 4a0f ldr r2, [pc, #60] ; (254c ) + 250e: 8853 ldrh r3, [r2, #2] + 2510: 051b lsls r3, r3, #20 + 2512: 0f18 lsrs r0, r3, #28 + 2514: 8853 ldrh r3, [r2, #2] + 2516: 490e ldr r1, [pc, #56] ; (2550 ) + 2518: 400b ands r3, r1 + 251a: 8053 strh r3, [r2, #2] + 251c: 8853 ldrh r3, [r2, #2] + 251e: 490d ldr r1, [pc, #52] ; (2554 ) + 2520: 400b ands r3, r1 + 2522: 8053 strh r3, [r2, #2] + 2524: 0011 movs r1, r2 + 2526: 2280 movs r2, #128 ; 0x80 + 2528: 01d2 lsls r2, r2, #7 + 252a: 884b ldrh r3, [r1, #2] + 252c: 4213 tst r3, r2 + 252e: d1fc bne.n 252a + 2530: 4906 ldr r1, [pc, #24] ; (254c ) + 2532: 884a ldrh r2, [r1, #2] + 2534: 0203 lsls r3, r0, #8 + 2536: 4806 ldr r0, [pc, #24] ; (2550 ) + 2538: 4002 ands r2, r0 + 253a: 4313 orrs r3, r2 + 253c: 804b strh r3, [r1, #2] + 253e: 4b06 ldr r3, [pc, #24] ; (2558 ) + 2540: 4798 blx r3 + 2542: bd10 pop {r4, pc} + 2544: 00002049 .word 0x00002049 + 2548: 40000c02 .word 0x40000c02 + 254c: 40000c00 .word 0x40000c00 + 2550: fffff0ff .word 0xfffff0ff + 2554: ffffbfff .word 0xffffbfff + 2558: 00002089 .word 0x00002089 + +0000255c : + 255c: b510 push {r4, lr} + 255e: 780c ldrb r4, [r1, #0] + 2560: 0224 lsls r4, r4, #8 + 2562: 4304 orrs r4, r0 + 2564: 4b02 ldr r3, [pc, #8] ; (2570 ) + 2566: 4798 blx r3 + 2568: b2a4 uxth r4, r4 + 256a: 4b02 ldr r3, [pc, #8] ; (2574 ) + 256c: 805c strh r4, [r3, #2] + 256e: bd10 pop {r4, pc} + 2570: 00002501 .word 0x00002501 + 2574: 40000c00 .word 0x40000c00 + +00002578 : + 2578: b510 push {r4, lr} + 257a: 0004 movs r4, r0 + 257c: 4b06 ldr r3, [pc, #24] ; (2598 ) + 257e: 4798 blx r3 + 2580: 4b06 ldr r3, [pc, #24] ; (259c ) + 2582: 701c strb r4, [r3, #0] + 2584: 4b06 ldr r3, [pc, #24] ; (25a0 ) + 2586: 885c ldrh r4, [r3, #2] + 2588: 0524 lsls r4, r4, #20 + 258a: 0f24 lsrs r4, r4, #28 + 258c: 4b05 ldr r3, [pc, #20] ; (25a4 ) + 258e: 4798 blx r3 + 2590: 0020 movs r0, r4 + 2592: 4b05 ldr r3, [pc, #20] ; (25a8 ) + 2594: 4798 blx r3 + 2596: bd10 pop {r4, pc} + 2598: 00002049 .word 0x00002049 + 259c: 40000c02 .word 0x40000c02 + 25a0: 40000c00 .word 0x40000c00 + 25a4: 00002089 .word 0x00002089 + 25a8: 00002445 .word 0x00002445 + +000025ac <_system_pinmux_config>: + 25ac: b530 push {r4, r5, lr} + 25ae: 78d3 ldrb r3, [r2, #3] + 25b0: 2b00 cmp r3, #0 + 25b2: d135 bne.n 2620 <_system_pinmux_config+0x74> + 25b4: 7813 ldrb r3, [r2, #0] + 25b6: 2b80 cmp r3, #128 ; 0x80 + 25b8: d029 beq.n 260e <_system_pinmux_config+0x62> + 25ba: 061b lsls r3, r3, #24 + 25bc: 2480 movs r4, #128 ; 0x80 + 25be: 0264 lsls r4, r4, #9 + 25c0: 4323 orrs r3, r4 + 25c2: 7854 ldrb r4, [r2, #1] + 25c4: 2502 movs r5, #2 + 25c6: 43ac bics r4, r5 + 25c8: d106 bne.n 25d8 <_system_pinmux_config+0x2c> + 25ca: 7894 ldrb r4, [r2, #2] + 25cc: 2c00 cmp r4, #0 + 25ce: d120 bne.n 2612 <_system_pinmux_config+0x66> + 25d0: 2480 movs r4, #128 ; 0x80 + 25d2: 02a4 lsls r4, r4, #10 + 25d4: 4323 orrs r3, r4 + 25d6: 6041 str r1, [r0, #4] + 25d8: 7854 ldrb r4, [r2, #1] + 25da: 3c01 subs r4, #1 + 25dc: 2c01 cmp r4, #1 + 25de: d91c bls.n 261a <_system_pinmux_config+0x6e> + 25e0: 040d lsls r5, r1, #16 + 25e2: 0c2d lsrs r5, r5, #16 + 25e4: 24a0 movs r4, #160 ; 0xa0 + 25e6: 05e4 lsls r4, r4, #23 + 25e8: 432c orrs r4, r5 + 25ea: 431c orrs r4, r3 + 25ec: 6284 str r4, [r0, #40] ; 0x28 + 25ee: 0c0d lsrs r5, r1, #16 + 25f0: 24d0 movs r4, #208 ; 0xd0 + 25f2: 0624 lsls r4, r4, #24 + 25f4: 432c orrs r4, r5 + 25f6: 431c orrs r4, r3 + 25f8: 6284 str r4, [r0, #40] ; 0x28 + 25fa: 78d4 ldrb r4, [r2, #3] + 25fc: 2c00 cmp r4, #0 + 25fe: d122 bne.n 2646 <_system_pinmux_config+0x9a> + 2600: 035b lsls r3, r3, #13 + 2602: d51c bpl.n 263e <_system_pinmux_config+0x92> + 2604: 7893 ldrb r3, [r2, #2] + 2606: 2b01 cmp r3, #1 + 2608: d01e beq.n 2648 <_system_pinmux_config+0x9c> + 260a: 6141 str r1, [r0, #20] + 260c: e017 b.n 263e <_system_pinmux_config+0x92> + 260e: 2300 movs r3, #0 + 2610: e7d7 b.n 25c2 <_system_pinmux_config+0x16> + 2612: 24c0 movs r4, #192 ; 0xc0 + 2614: 02e4 lsls r4, r4, #11 + 2616: 4323 orrs r3, r4 + 2618: e7dd b.n 25d6 <_system_pinmux_config+0x2a> + 261a: 4c0d ldr r4, [pc, #52] ; (2650 <_system_pinmux_config+0xa4>) + 261c: 4023 ands r3, r4 + 261e: e7df b.n 25e0 <_system_pinmux_config+0x34> + 2620: 6041 str r1, [r0, #4] + 2622: 040c lsls r4, r1, #16 + 2624: 0c24 lsrs r4, r4, #16 + 2626: 23a0 movs r3, #160 ; 0xa0 + 2628: 05db lsls r3, r3, #23 + 262a: 4323 orrs r3, r4 + 262c: 6283 str r3, [r0, #40] ; 0x28 + 262e: 0c0c lsrs r4, r1, #16 + 2630: 23d0 movs r3, #208 ; 0xd0 + 2632: 061b lsls r3, r3, #24 + 2634: 4323 orrs r3, r4 + 2636: 6283 str r3, [r0, #40] ; 0x28 + 2638: 78d3 ldrb r3, [r2, #3] + 263a: 2b00 cmp r3, #0 + 263c: d103 bne.n 2646 <_system_pinmux_config+0x9a> + 263e: 7853 ldrb r3, [r2, #1] + 2640: 3b01 subs r3, #1 + 2642: 2b01 cmp r3, #1 + 2644: d902 bls.n 264c <_system_pinmux_config+0xa0> + 2646: bd30 pop {r4, r5, pc} + 2648: 6181 str r1, [r0, #24] + 264a: e7f8 b.n 263e <_system_pinmux_config+0x92> + 264c: 6081 str r1, [r0, #8] + 264e: e7fa b.n 2646 <_system_pinmux_config+0x9a> + 2650: fffbffff .word 0xfffbffff + +00002654 : + 2654: b510 push {r4, lr} + 2656: 000a movs r2, r1 + 2658: 09c1 lsrs r1, r0, #7 + 265a: 2300 movs r3, #0 + 265c: 2900 cmp r1, #0 + 265e: d104 bne.n 266a + 2660: 0943 lsrs r3, r0, #5 + 2662: 01db lsls r3, r3, #7 + 2664: 4905 ldr r1, [pc, #20] ; (267c ) + 2666: 468c mov ip, r1 + 2668: 4463 add r3, ip + 266a: 241f movs r4, #31 + 266c: 4020 ands r0, r4 + 266e: 2101 movs r1, #1 + 2670: 4081 lsls r1, r0 + 2672: 0018 movs r0, r3 + 2674: 4b02 ldr r3, [pc, #8] ; (2680 ) + 2676: 4798 blx r3 + 2678: bd10 pop {r4, pc} + 267a: 46c0 nop ; (mov r8, r8) + 267c: 41004400 .word 0x41004400 + 2680: 000025ad .word 0x000025ad + +00002684 <_system_dummy_init>: + 2684: 4770 bx lr + ... + +00002688 : + 2688: b510 push {r4, lr} + 268a: 4b05 ldr r3, [pc, #20] ; (26a0 ) + 268c: 4798 blx r3 + 268e: 4b05 ldr r3, [pc, #20] ; (26a4 ) + 2690: 4798 blx r3 + 2692: 4b05 ldr r3, [pc, #20] ; (26a8 ) + 2694: 4798 blx r3 + 2696: 4b05 ldr r3, [pc, #20] ; (26ac ) + 2698: 4798 blx r3 + 269a: 4b05 ldr r3, [pc, #20] ; (26b0 ) + 269c: 4798 blx r3 + 269e: bd10 pop {r4, pc} + 26a0: 0000228d .word 0x0000228d + 26a4: 000020b9 .word 0x000020b9 + 26a8: 00002685 .word 0x00002685 + 26ac: 000006c1 .word 0x000006c1 + 26b0: 00002685 .word 0x00002685 + +000026b4 : + 26b4: e7fe b.n 26b4 + ... + +000026b8 : + 26b8: b5f8 push {r3, r4, r5, r6, r7, lr} + 26ba: 4a2a ldr r2, [pc, #168] ; (2764 ) + 26bc: 4b2a ldr r3, [pc, #168] ; (2768 ) + 26be: 429a cmp r2, r3 + 26c0: d011 beq.n 26e6 + 26c2: 001a movs r2, r3 + 26c4: 4b29 ldr r3, [pc, #164] ; (276c ) + 26c6: 429a cmp r2, r3 + 26c8: d20d bcs.n 26e6 + 26ca: 4a29 ldr r2, [pc, #164] ; (2770 ) + 26cc: 3303 adds r3, #3 + 26ce: 1a9b subs r3, r3, r2 + 26d0: 089b lsrs r3, r3, #2 + 26d2: 3301 adds r3, #1 + 26d4: 009b lsls r3, r3, #2 + 26d6: 2200 movs r2, #0 + 26d8: 4823 ldr r0, [pc, #140] ; (2768 ) + 26da: 4922 ldr r1, [pc, #136] ; (2764 ) + 26dc: 588c ldr r4, [r1, r2] + 26de: 5084 str r4, [r0, r2] + 26e0: 3204 adds r2, #4 + 26e2: 429a cmp r2, r3 + 26e4: d1fa bne.n 26dc + 26e6: 4a23 ldr r2, [pc, #140] ; (2774 ) + 26e8: 4b23 ldr r3, [pc, #140] ; (2778 ) + 26ea: 429a cmp r2, r3 + 26ec: d20a bcs.n 2704 + 26ee: 43d3 mvns r3, r2 + 26f0: 4921 ldr r1, [pc, #132] ; (2778 ) + 26f2: 185b adds r3, r3, r1 + 26f4: 2103 movs r1, #3 + 26f6: 438b bics r3, r1 + 26f8: 3304 adds r3, #4 + 26fa: 189b adds r3, r3, r2 + 26fc: 2100 movs r1, #0 + 26fe: c202 stmia r2!, {r1} + 2700: 4293 cmp r3, r2 + 2702: d1fc bne.n 26fe + 2704: 4a1d ldr r2, [pc, #116] ; (277c ) + 2706: 21ff movs r1, #255 ; 0xff + 2708: 4b1d ldr r3, [pc, #116] ; (2780 ) + 270a: 438b bics r3, r1 + 270c: 6093 str r3, [r2, #8] + 270e: 39fd subs r1, #253 ; 0xfd + 2710: 2390 movs r3, #144 ; 0x90 + 2712: 005b lsls r3, r3, #1 + 2714: 4a1b ldr r2, [pc, #108] ; (2784 ) + 2716: 50d1 str r1, [r2, r3] + 2718: 4a1b ldr r2, [pc, #108] ; (2788 ) + 271a: 78d3 ldrb r3, [r2, #3] + 271c: 2503 movs r5, #3 + 271e: 43ab bics r3, r5 + 2720: 2402 movs r4, #2 + 2722: 4323 orrs r3, r4 + 2724: 70d3 strb r3, [r2, #3] + 2726: 78d3 ldrb r3, [r2, #3] + 2728: 270c movs r7, #12 + 272a: 43bb bics r3, r7 + 272c: 2608 movs r6, #8 + 272e: 4333 orrs r3, r6 + 2730: 70d3 strb r3, [r2, #3] + 2732: 4b16 ldr r3, [pc, #88] ; (278c ) + 2734: 7b98 ldrb r0, [r3, #14] + 2736: 2230 movs r2, #48 ; 0x30 + 2738: 4390 bics r0, r2 + 273a: 2220 movs r2, #32 + 273c: 4310 orrs r0, r2 + 273e: 7398 strb r0, [r3, #14] + 2740: 7b99 ldrb r1, [r3, #14] + 2742: 43b9 bics r1, r7 + 2744: 4331 orrs r1, r6 + 2746: 7399 strb r1, [r3, #14] + 2748: 7b9a ldrb r2, [r3, #14] + 274a: 43aa bics r2, r5 + 274c: 4322 orrs r2, r4 + 274e: 739a strb r2, [r3, #14] + 2750: 4a0f ldr r2, [pc, #60] ; (2790 ) + 2752: 6853 ldr r3, [r2, #4] + 2754: 2180 movs r1, #128 ; 0x80 + 2756: 430b orrs r3, r1 + 2758: 6053 str r3, [r2, #4] + 275a: 4b0e ldr r3, [pc, #56] ; (2794 ) + 275c: 4798 blx r3 + 275e: 4b0e ldr r3, [pc, #56] ; (2798 ) + 2760: 4798 blx r3 + 2762: e7fe b.n 2762 + 2764: 00009b1c .word 0x00009b1c + 2768: 20000000 .word 0x20000000 + 276c: 200009b8 .word 0x200009b8 + 2770: 20000004 .word 0x20000004 + 2774: 200009b8 .word 0x200009b8 + 2778: 20000dc0 .word 0x20000dc0 + 277c: e000ed00 .word 0xe000ed00 + 2780: 00000000 .word 0x00000000 + 2784: 41007000 .word 0x41007000 + 2788: 41005000 .word 0x41005000 + 278c: 41004800 .word 0x41004800 + 2790: 41004000 .word 0x41004000 + 2794: 00004045 .word 0x00004045 + 2798: 000027c1 .word 0x000027c1 + +0000279c <_sbrk>: + 279c: 0003 movs r3, r0 + 279e: 4a06 ldr r2, [pc, #24] ; (27b8 <_sbrk+0x1c>) + 27a0: 6812 ldr r2, [r2, #0] + 27a2: 2a00 cmp r2, #0 + 27a4: d004 beq.n 27b0 <_sbrk+0x14> + 27a6: 4a04 ldr r2, [pc, #16] ; (27b8 <_sbrk+0x1c>) + 27a8: 6810 ldr r0, [r2, #0] + 27aa: 18c3 adds r3, r0, r3 + 27ac: 6013 str r3, [r2, #0] + 27ae: 4770 bx lr + 27b0: 4902 ldr r1, [pc, #8] ; (27bc <_sbrk+0x20>) + 27b2: 4a01 ldr r2, [pc, #4] ; (27b8 <_sbrk+0x1c>) + 27b4: 6011 str r1, [r2, #0] + 27b6: e7f6 b.n 27a6 <_sbrk+0xa> + 27b8: 20000c60 .word 0x20000c60 + 27bc: 20002dc0 .word 0x20002dc0 + +000027c0

    : +#include "p_io.h" +#include "p_adc.h" + +#include "motor.h" +int main (void) +{ + 27c0: b570 push {r4, r5, r6, lr} + system_init(); + 27c2: 4b17 ldr r3, [pc, #92] ; (2820 ) + 27c4: 4798 blx r3 + delay_init(); + 27c6: 4b17 ldr r3, [pc, #92] ; (2824 ) + 27c8: 4798 blx r3 + cpu_irq_enable(); + 27ca: 2201 movs r2, #1 + 27cc: 4b16 ldr r3, [pc, #88] ; (2828 ) + 27ce: 701a strb r2, [r3, #0] + \details Ensures the apparent order of the explicit memory operations before + and after the instruction, without ensuring their completion. + */ +__STATIC_FORCEINLINE void __DMB(void) +{ + __ASM volatile ("dmb 0xF":::"memory"); + 27d0: f3bf 8f5f dmb sy + __ASM volatile ("cpsie i" : : : "memory"); + 27d4: b662 cpsie i + + system_interrupt_enable_global(); + + p_usart_init(); + 27d6: 4b15 ldr r3, [pc, #84] ; (282c ) + 27d8: 4798 blx r3 + p_adc_init(); + 27da: 4b15 ldr r3, [pc, #84] ; (2830 ) + 27dc: 4798 blx r3 + p_io_init(); + 27de: 4b15 ldr r3, [pc, #84] ; (2834 ) + 27e0: 4798 blx r3 + motor_init(); + 27e2: 4b15 ldr r3, [pc, #84] ; (2838 ) + 27e4: 4798 blx r3 + + for(;;) + { + if(p_button_pressed()) + 27e6: 4c15 ldr r4, [pc, #84] ; (283c ) + { + switch(p_button_state()) + 27e8: 4d15 ldr r5, [pc, #84] ; (2840 ) + { + motor_update_state(MS_STOP); + }break; + case P_BTN_STATE_FWD: + { + motor_update_state(MS_FORWARD); + 27ea: 4e16 ldr r6, [pc, #88] ; (2844 ) + 27ec: e007 b.n 27fe + motor_update_state(MS_STOP); + 27ee: 2000 movs r0, #0 + 27f0: 4b14 ldr r3, [pc, #80] ; (2844 ) + 27f2: 4798 blx r3 + motor_update_state(MS_REVERSE); + }break; + } + + } + motor_run(); + 27f4: 4b14 ldr r3, [pc, #80] ; (2848 ) + 27f6: 4798 blx r3 + delay_ms(10); + 27f8: 200a movs r0, #10 + 27fa: 4b14 ldr r3, [pc, #80] ; (284c ) + 27fc: 4798 blx r3 + if(p_button_pressed()) + 27fe: 47a0 blx r4 + 2800: 2800 cmp r0, #0 + 2802: d0f7 beq.n 27f4 + switch(p_button_state()) + 2804: 47a8 blx r5 + 2806: 2801 cmp r0, #1 + 2808: d007 beq.n 281a + 280a: 2800 cmp r0, #0 + 280c: d0ef beq.n 27ee + 280e: 2802 cmp r0, #2 + 2810: d1f0 bne.n 27f4 + motor_update_state(MS_REVERSE); + 2812: 2002 movs r0, #2 + 2814: 4b0b ldr r3, [pc, #44] ; (2844 ) + 2816: 4798 blx r3 + }break; + 2818: e7ec b.n 27f4 + motor_update_state(MS_FORWARD); + 281a: 2001 movs r0, #1 + 281c: 47b0 blx r6 + }break; + 281e: e7e9 b.n 27f4 + 2820: 00002689 .word 0x00002689 + 2824: 00001fdd .word 0x00001fdd + 2828: 20000008 .word 0x20000008 + 282c: 0000173d .word 0x0000173d + 2830: 00000dd9 .word 0x00000dd9 + 2834: 0000164d .word 0x0000164d + 2838: 00000b71 .word 0x00000b71 + 283c: 000016b1 .word 0x000016b1 + 2840: 000016c5 .word 0x000016c5 + 2844: 00000d41 .word 0x00000d41 + 2848: 00000c09 .word 0x00000c09 + 284c: 0000201d .word 0x0000201d + +00002850 <__udivsi3>: + 2850: 2200 movs r2, #0 + 2852: 0843 lsrs r3, r0, #1 + 2854: 428b cmp r3, r1 + 2856: d374 bcc.n 2942 <__udivsi3+0xf2> + 2858: 0903 lsrs r3, r0, #4 + 285a: 428b cmp r3, r1 + 285c: d35f bcc.n 291e <__udivsi3+0xce> + 285e: 0a03 lsrs r3, r0, #8 + 2860: 428b cmp r3, r1 + 2862: d344 bcc.n 28ee <__udivsi3+0x9e> + 2864: 0b03 lsrs r3, r0, #12 + 2866: 428b cmp r3, r1 + 2868: d328 bcc.n 28bc <__udivsi3+0x6c> + 286a: 0c03 lsrs r3, r0, #16 + 286c: 428b cmp r3, r1 + 286e: d30d bcc.n 288c <__udivsi3+0x3c> + 2870: 22ff movs r2, #255 ; 0xff + 2872: 0209 lsls r1, r1, #8 + 2874: ba12 rev r2, r2 + 2876: 0c03 lsrs r3, r0, #16 + 2878: 428b cmp r3, r1 + 287a: d302 bcc.n 2882 <__udivsi3+0x32> + 287c: 1212 asrs r2, r2, #8 + 287e: 0209 lsls r1, r1, #8 + 2880: d065 beq.n 294e <__udivsi3+0xfe> + 2882: 0b03 lsrs r3, r0, #12 + 2884: 428b cmp r3, r1 + 2886: d319 bcc.n 28bc <__udivsi3+0x6c> + 2888: e000 b.n 288c <__udivsi3+0x3c> + 288a: 0a09 lsrs r1, r1, #8 + 288c: 0bc3 lsrs r3, r0, #15 + 288e: 428b cmp r3, r1 + 2890: d301 bcc.n 2896 <__udivsi3+0x46> + 2892: 03cb lsls r3, r1, #15 + 2894: 1ac0 subs r0, r0, r3 + 2896: 4152 adcs r2, r2 + 2898: 0b83 lsrs r3, r0, #14 + 289a: 428b cmp r3, r1 + 289c: d301 bcc.n 28a2 <__udivsi3+0x52> + 289e: 038b lsls r3, r1, #14 + 28a0: 1ac0 subs r0, r0, r3 + 28a2: 4152 adcs r2, r2 + 28a4: 0b43 lsrs r3, r0, #13 + 28a6: 428b cmp r3, r1 + 28a8: d301 bcc.n 28ae <__udivsi3+0x5e> + 28aa: 034b lsls r3, r1, #13 + 28ac: 1ac0 subs r0, r0, r3 + 28ae: 4152 adcs r2, r2 + 28b0: 0b03 lsrs r3, r0, #12 + 28b2: 428b cmp r3, r1 + 28b4: d301 bcc.n 28ba <__udivsi3+0x6a> + 28b6: 030b lsls r3, r1, #12 + 28b8: 1ac0 subs r0, r0, r3 + 28ba: 4152 adcs r2, r2 + 28bc: 0ac3 lsrs r3, r0, #11 + 28be: 428b cmp r3, r1 + 28c0: d301 bcc.n 28c6 <__udivsi3+0x76> + 28c2: 02cb lsls r3, r1, #11 + 28c4: 1ac0 subs r0, r0, r3 + 28c6: 4152 adcs r2, r2 + 28c8: 0a83 lsrs r3, r0, #10 + 28ca: 428b cmp r3, r1 + 28cc: d301 bcc.n 28d2 <__udivsi3+0x82> + 28ce: 028b lsls r3, r1, #10 + 28d0: 1ac0 subs r0, r0, r3 + 28d2: 4152 adcs r2, r2 + 28d4: 0a43 lsrs r3, r0, #9 + 28d6: 428b cmp r3, r1 + 28d8: d301 bcc.n 28de <__udivsi3+0x8e> + 28da: 024b lsls r3, r1, #9 + 28dc: 1ac0 subs r0, r0, r3 + 28de: 4152 adcs r2, r2 + 28e0: 0a03 lsrs r3, r0, #8 + 28e2: 428b cmp r3, r1 + 28e4: d301 bcc.n 28ea <__udivsi3+0x9a> + 28e6: 020b lsls r3, r1, #8 + 28e8: 1ac0 subs r0, r0, r3 + 28ea: 4152 adcs r2, r2 + 28ec: d2cd bcs.n 288a <__udivsi3+0x3a> + 28ee: 09c3 lsrs r3, r0, #7 + 28f0: 428b cmp r3, r1 + 28f2: d301 bcc.n 28f8 <__udivsi3+0xa8> + 28f4: 01cb lsls r3, r1, #7 + 28f6: 1ac0 subs r0, r0, r3 + 28f8: 4152 adcs r2, r2 + 28fa: 0983 lsrs r3, r0, #6 + 28fc: 428b cmp r3, r1 + 28fe: d301 bcc.n 2904 <__udivsi3+0xb4> + 2900: 018b lsls r3, r1, #6 + 2902: 1ac0 subs r0, r0, r3 + 2904: 4152 adcs r2, r2 + 2906: 0943 lsrs r3, r0, #5 + 2908: 428b cmp r3, r1 + 290a: d301 bcc.n 2910 <__udivsi3+0xc0> + 290c: 014b lsls r3, r1, #5 + 290e: 1ac0 subs r0, r0, r3 + 2910: 4152 adcs r2, r2 + 2912: 0903 lsrs r3, r0, #4 + 2914: 428b cmp r3, r1 + 2916: d301 bcc.n 291c <__udivsi3+0xcc> + 2918: 010b lsls r3, r1, #4 + 291a: 1ac0 subs r0, r0, r3 + 291c: 4152 adcs r2, r2 + 291e: 08c3 lsrs r3, r0, #3 + 2920: 428b cmp r3, r1 + 2922: d301 bcc.n 2928 <__udivsi3+0xd8> + 2924: 00cb lsls r3, r1, #3 + 2926: 1ac0 subs r0, r0, r3 + 2928: 4152 adcs r2, r2 + 292a: 0883 lsrs r3, r0, #2 + 292c: 428b cmp r3, r1 + 292e: d301 bcc.n 2934 <__udivsi3+0xe4> + 2930: 008b lsls r3, r1, #2 + 2932: 1ac0 subs r0, r0, r3 + 2934: 4152 adcs r2, r2 + 2936: 0843 lsrs r3, r0, #1 + 2938: 428b cmp r3, r1 + 293a: d301 bcc.n 2940 <__udivsi3+0xf0> + 293c: 004b lsls r3, r1, #1 + 293e: 1ac0 subs r0, r0, r3 + 2940: 4152 adcs r2, r2 + 2942: 1a41 subs r1, r0, r1 + 2944: d200 bcs.n 2948 <__udivsi3+0xf8> + 2946: 4601 mov r1, r0 + 2948: 4152 adcs r2, r2 + 294a: 4610 mov r0, r2 + 294c: 4770 bx lr + 294e: e7ff b.n 2950 <__udivsi3+0x100> + 2950: b501 push {r0, lr} + 2952: 2000 movs r0, #0 + 2954: f000 f806 bl 2964 <__aeabi_idiv0> + 2958: bd02 pop {r1, pc} + 295a: 46c0 nop ; (mov r8, r8) + +0000295c <__aeabi_uidivmod>: + 295c: 2900 cmp r1, #0 + 295e: d0f7 beq.n 2950 <__udivsi3+0x100> + 2960: e776 b.n 2850 <__udivsi3> + 2962: 4770 bx lr + +00002964 <__aeabi_idiv0>: + 2964: 4770 bx lr + 2966: 46c0 nop ; (mov r8, r8) + +00002968 <__aeabi_lmul>: + 2968: b5f0 push {r4, r5, r6, r7, lr} + 296a: 46ce mov lr, r9 + 296c: 4647 mov r7, r8 + 296e: 0415 lsls r5, r2, #16 + 2970: 0c2d lsrs r5, r5, #16 + 2972: 002e movs r6, r5 + 2974: b580 push {r7, lr} + 2976: 0407 lsls r7, r0, #16 + 2978: 0c14 lsrs r4, r2, #16 + 297a: 0c3f lsrs r7, r7, #16 + 297c: 4699 mov r9, r3 + 297e: 0c03 lsrs r3, r0, #16 + 2980: 437e muls r6, r7 + 2982: 435d muls r5, r3 + 2984: 4367 muls r7, r4 + 2986: 4363 muls r3, r4 + 2988: 197f adds r7, r7, r5 + 298a: 0c34 lsrs r4, r6, #16 + 298c: 19e4 adds r4, r4, r7 + 298e: 469c mov ip, r3 + 2990: 42a5 cmp r5, r4 + 2992: d903 bls.n 299c <__aeabi_lmul+0x34> + 2994: 2380 movs r3, #128 ; 0x80 + 2996: 025b lsls r3, r3, #9 + 2998: 4698 mov r8, r3 + 299a: 44c4 add ip, r8 + 299c: 464b mov r3, r9 + 299e: 4351 muls r1, r2 + 29a0: 4343 muls r3, r0 + 29a2: 0436 lsls r6, r6, #16 + 29a4: 0c36 lsrs r6, r6, #16 + 29a6: 0c25 lsrs r5, r4, #16 + 29a8: 0424 lsls r4, r4, #16 + 29aa: 4465 add r5, ip + 29ac: 19a4 adds r4, r4, r6 + 29ae: 1859 adds r1, r3, r1 + 29b0: 1949 adds r1, r1, r5 + 29b2: 0020 movs r0, r4 + 29b4: bc0c pop {r2, r3} + 29b6: 4690 mov r8, r2 + 29b8: 4699 mov r9, r3 + 29ba: bdf0 pop {r4, r5, r6, r7, pc} + +000029bc <__aeabi_ul2f>: + 29bc: 4b0f ldr r3, [pc, #60] ; (29fc <__aeabi_ul2f+0x40>) + 29be: b5d0 push {r4, r6, r7, lr} + 29c0: 0004 movs r4, r0 + 29c2: 4299 cmp r1, r3 + 29c4: d906 bls.n 29d4 <__aeabi_ul2f+0x18> + 29c6: 0543 lsls r3, r0, #21 + 29c8: d004 beq.n 29d4 <__aeabi_ul2f+0x18> + 29ca: 2380 movs r3, #128 ; 0x80 + 29cc: 0ac4 lsrs r4, r0, #11 + 29ce: 02e4 lsls r4, r4, #11 + 29d0: 011b lsls r3, r3, #4 + 29d2: 431c orrs r4, r3 + 29d4: 0008 movs r0, r1 + 29d6: f001 fa55 bl 3e84 <__aeabi_ui2d> + 29da: 2200 movs r2, #0 + 29dc: 4b08 ldr r3, [pc, #32] ; (2a00 <__aeabi_ul2f+0x44>) + 29de: f000 ffd1 bl 3984 <__aeabi_dmul> + 29e2: 0006 movs r6, r0 + 29e4: 000f movs r7, r1 + 29e6: 0020 movs r0, r4 + 29e8: f001 fa4c bl 3e84 <__aeabi_ui2d> + 29ec: 0032 movs r2, r6 + 29ee: 003b movs r3, r7 + 29f0: f000 fcb8 bl 3364 <__aeabi_dadd> + 29f4: f001 fa7e bl 3ef4 <__aeabi_d2f> + 29f8: bdd0 pop {r4, r6, r7, pc} + 29fa: 46c0 nop ; (mov r8, r8) + 29fc: 001fffff .word 0x001fffff + 2a00: 41f00000 .word 0x41f00000 + +00002a04 <__aeabi_fadd>: + 2a04: b5f0 push {r4, r5, r6, r7, lr} + 2a06: 46c6 mov lr, r8 + 2a08: 024e lsls r6, r1, #9 + 2a0a: 0247 lsls r7, r0, #9 + 2a0c: 0a76 lsrs r6, r6, #9 + 2a0e: 0a7b lsrs r3, r7, #9 + 2a10: 0044 lsls r4, r0, #1 + 2a12: 0fc5 lsrs r5, r0, #31 + 2a14: 00f7 lsls r7, r6, #3 + 2a16: 0048 lsls r0, r1, #1 + 2a18: 4698 mov r8, r3 + 2a1a: b500 push {lr} + 2a1c: 0e24 lsrs r4, r4, #24 + 2a1e: 002a movs r2, r5 + 2a20: 00db lsls r3, r3, #3 + 2a22: 0e00 lsrs r0, r0, #24 + 2a24: 0fc9 lsrs r1, r1, #31 + 2a26: 46bc mov ip, r7 + 2a28: 428d cmp r5, r1 + 2a2a: d067 beq.n 2afc <__aeabi_fadd+0xf8> + 2a2c: 1a22 subs r2, r4, r0 + 2a2e: 2a00 cmp r2, #0 + 2a30: dc00 bgt.n 2a34 <__aeabi_fadd+0x30> + 2a32: e0a5 b.n 2b80 <__aeabi_fadd+0x17c> + 2a34: 2800 cmp r0, #0 + 2a36: d13a bne.n 2aae <__aeabi_fadd+0xaa> + 2a38: 2f00 cmp r7, #0 + 2a3a: d100 bne.n 2a3e <__aeabi_fadd+0x3a> + 2a3c: e093 b.n 2b66 <__aeabi_fadd+0x162> + 2a3e: 1e51 subs r1, r2, #1 + 2a40: 2900 cmp r1, #0 + 2a42: d000 beq.n 2a46 <__aeabi_fadd+0x42> + 2a44: e0bc b.n 2bc0 <__aeabi_fadd+0x1bc> + 2a46: 2401 movs r4, #1 + 2a48: 1bdb subs r3, r3, r7 + 2a4a: 015a lsls r2, r3, #5 + 2a4c: d546 bpl.n 2adc <__aeabi_fadd+0xd8> + 2a4e: 019b lsls r3, r3, #6 + 2a50: 099e lsrs r6, r3, #6 + 2a52: 0030 movs r0, r6 + 2a54: f001 fad8 bl 4008 <__clzsi2> + 2a58: 3805 subs r0, #5 + 2a5a: 4086 lsls r6, r0 + 2a5c: 4284 cmp r4, r0 + 2a5e: dd00 ble.n 2a62 <__aeabi_fadd+0x5e> + 2a60: e09d b.n 2b9e <__aeabi_fadd+0x19a> + 2a62: 1b04 subs r4, r0, r4 + 2a64: 0032 movs r2, r6 + 2a66: 2020 movs r0, #32 + 2a68: 3401 adds r4, #1 + 2a6a: 40e2 lsrs r2, r4 + 2a6c: 1b04 subs r4, r0, r4 + 2a6e: 40a6 lsls r6, r4 + 2a70: 0033 movs r3, r6 + 2a72: 1e5e subs r6, r3, #1 + 2a74: 41b3 sbcs r3, r6 + 2a76: 2400 movs r4, #0 + 2a78: 4313 orrs r3, r2 + 2a7a: 075a lsls r2, r3, #29 + 2a7c: d004 beq.n 2a88 <__aeabi_fadd+0x84> + 2a7e: 220f movs r2, #15 + 2a80: 401a ands r2, r3 + 2a82: 2a04 cmp r2, #4 + 2a84: d000 beq.n 2a88 <__aeabi_fadd+0x84> + 2a86: 3304 adds r3, #4 + 2a88: 015a lsls r2, r3, #5 + 2a8a: d529 bpl.n 2ae0 <__aeabi_fadd+0xdc> + 2a8c: 3401 adds r4, #1 + 2a8e: 2cff cmp r4, #255 ; 0xff + 2a90: d100 bne.n 2a94 <__aeabi_fadd+0x90> + 2a92: e081 b.n 2b98 <__aeabi_fadd+0x194> + 2a94: 002a movs r2, r5 + 2a96: 019b lsls r3, r3, #6 + 2a98: 0a5b lsrs r3, r3, #9 + 2a9a: b2e4 uxtb r4, r4 + 2a9c: 025b lsls r3, r3, #9 + 2a9e: 05e4 lsls r4, r4, #23 + 2aa0: 0a58 lsrs r0, r3, #9 + 2aa2: 07d2 lsls r2, r2, #31 + 2aa4: 4320 orrs r0, r4 + 2aa6: 4310 orrs r0, r2 + 2aa8: bc04 pop {r2} + 2aaa: 4690 mov r8, r2 + 2aac: bdf0 pop {r4, r5, r6, r7, pc} + 2aae: 2cff cmp r4, #255 ; 0xff + 2ab0: d0e3 beq.n 2a7a <__aeabi_fadd+0x76> + 2ab2: 2180 movs r1, #128 ; 0x80 + 2ab4: 0038 movs r0, r7 + 2ab6: 04c9 lsls r1, r1, #19 + 2ab8: 4308 orrs r0, r1 + 2aba: 4684 mov ip, r0 + 2abc: 2a1b cmp r2, #27 + 2abe: dd00 ble.n 2ac2 <__aeabi_fadd+0xbe> + 2ac0: e082 b.n 2bc8 <__aeabi_fadd+0x1c4> + 2ac2: 2020 movs r0, #32 + 2ac4: 4661 mov r1, ip + 2ac6: 40d1 lsrs r1, r2 + 2ac8: 1a82 subs r2, r0, r2 + 2aca: 4660 mov r0, ip + 2acc: 4090 lsls r0, r2 + 2ace: 0002 movs r2, r0 + 2ad0: 1e50 subs r0, r2, #1 + 2ad2: 4182 sbcs r2, r0 + 2ad4: 430a orrs r2, r1 + 2ad6: 1a9b subs r3, r3, r2 + 2ad8: 015a lsls r2, r3, #5 + 2ada: d4b8 bmi.n 2a4e <__aeabi_fadd+0x4a> + 2adc: 075a lsls r2, r3, #29 + 2ade: d1ce bne.n 2a7e <__aeabi_fadd+0x7a> + 2ae0: 08de lsrs r6, r3, #3 + 2ae2: 002a movs r2, r5 + 2ae4: 2cff cmp r4, #255 ; 0xff + 2ae6: d13a bne.n 2b5e <__aeabi_fadd+0x15a> + 2ae8: 2e00 cmp r6, #0 + 2aea: d100 bne.n 2aee <__aeabi_fadd+0xea> + 2aec: e0ae b.n 2c4c <__aeabi_fadd+0x248> + 2aee: 2380 movs r3, #128 ; 0x80 + 2af0: 03db lsls r3, r3, #15 + 2af2: 4333 orrs r3, r6 + 2af4: 025b lsls r3, r3, #9 + 2af6: 0a5b lsrs r3, r3, #9 + 2af8: 24ff movs r4, #255 ; 0xff + 2afa: e7cf b.n 2a9c <__aeabi_fadd+0x98> + 2afc: 1a21 subs r1, r4, r0 + 2afe: 2900 cmp r1, #0 + 2b00: dd52 ble.n 2ba8 <__aeabi_fadd+0x1a4> + 2b02: 2800 cmp r0, #0 + 2b04: d031 beq.n 2b6a <__aeabi_fadd+0x166> + 2b06: 2cff cmp r4, #255 ; 0xff + 2b08: d0b7 beq.n 2a7a <__aeabi_fadd+0x76> + 2b0a: 2080 movs r0, #128 ; 0x80 + 2b0c: 003e movs r6, r7 + 2b0e: 04c0 lsls r0, r0, #19 + 2b10: 4306 orrs r6, r0 + 2b12: 46b4 mov ip, r6 + 2b14: 291b cmp r1, #27 + 2b16: dd00 ble.n 2b1a <__aeabi_fadd+0x116> + 2b18: e0aa b.n 2c70 <__aeabi_fadd+0x26c> + 2b1a: 2620 movs r6, #32 + 2b1c: 4660 mov r0, ip + 2b1e: 40c8 lsrs r0, r1 + 2b20: 1a71 subs r1, r6, r1 + 2b22: 4666 mov r6, ip + 2b24: 408e lsls r6, r1 + 2b26: 0031 movs r1, r6 + 2b28: 1e4e subs r6, r1, #1 + 2b2a: 41b1 sbcs r1, r6 + 2b2c: 4301 orrs r1, r0 + 2b2e: 185b adds r3, r3, r1 + 2b30: 0159 lsls r1, r3, #5 + 2b32: d5d3 bpl.n 2adc <__aeabi_fadd+0xd8> + 2b34: 3401 adds r4, #1 + 2b36: 2cff cmp r4, #255 ; 0xff + 2b38: d100 bne.n 2b3c <__aeabi_fadd+0x138> + 2b3a: e087 b.n 2c4c <__aeabi_fadd+0x248> + 2b3c: 2201 movs r2, #1 + 2b3e: 4978 ldr r1, [pc, #480] ; (2d20 <__aeabi_fadd+0x31c>) + 2b40: 401a ands r2, r3 + 2b42: 085b lsrs r3, r3, #1 + 2b44: 400b ands r3, r1 + 2b46: 4313 orrs r3, r2 + 2b48: e797 b.n 2a7a <__aeabi_fadd+0x76> + 2b4a: 2c00 cmp r4, #0 + 2b4c: d000 beq.n 2b50 <__aeabi_fadd+0x14c> + 2b4e: e0a7 b.n 2ca0 <__aeabi_fadd+0x29c> + 2b50: 2b00 cmp r3, #0 + 2b52: d000 beq.n 2b56 <__aeabi_fadd+0x152> + 2b54: e0b6 b.n 2cc4 <__aeabi_fadd+0x2c0> + 2b56: 1e3b subs r3, r7, #0 + 2b58: d162 bne.n 2c20 <__aeabi_fadd+0x21c> + 2b5a: 2600 movs r6, #0 + 2b5c: 2200 movs r2, #0 + 2b5e: 0273 lsls r3, r6, #9 + 2b60: 0a5b lsrs r3, r3, #9 + 2b62: b2e4 uxtb r4, r4 + 2b64: e79a b.n 2a9c <__aeabi_fadd+0x98> + 2b66: 0014 movs r4, r2 + 2b68: e787 b.n 2a7a <__aeabi_fadd+0x76> + 2b6a: 2f00 cmp r7, #0 + 2b6c: d04d beq.n 2c0a <__aeabi_fadd+0x206> + 2b6e: 1e48 subs r0, r1, #1 + 2b70: 2800 cmp r0, #0 + 2b72: d157 bne.n 2c24 <__aeabi_fadd+0x220> + 2b74: 4463 add r3, ip + 2b76: 2401 movs r4, #1 + 2b78: 015a lsls r2, r3, #5 + 2b7a: d5af bpl.n 2adc <__aeabi_fadd+0xd8> + 2b7c: 2402 movs r4, #2 + 2b7e: e7dd b.n 2b3c <__aeabi_fadd+0x138> + 2b80: 2a00 cmp r2, #0 + 2b82: d124 bne.n 2bce <__aeabi_fadd+0x1ca> + 2b84: 1c62 adds r2, r4, #1 + 2b86: b2d2 uxtb r2, r2 + 2b88: 2a01 cmp r2, #1 + 2b8a: ddde ble.n 2b4a <__aeabi_fadd+0x146> + 2b8c: 1bde subs r6, r3, r7 + 2b8e: 0172 lsls r2, r6, #5 + 2b90: d535 bpl.n 2bfe <__aeabi_fadd+0x1fa> + 2b92: 1afe subs r6, r7, r3 + 2b94: 000d movs r5, r1 + 2b96: e75c b.n 2a52 <__aeabi_fadd+0x4e> + 2b98: 002a movs r2, r5 + 2b9a: 2300 movs r3, #0 + 2b9c: e77e b.n 2a9c <__aeabi_fadd+0x98> + 2b9e: 0033 movs r3, r6 + 2ba0: 4a60 ldr r2, [pc, #384] ; (2d24 <__aeabi_fadd+0x320>) + 2ba2: 1a24 subs r4, r4, r0 + 2ba4: 4013 ands r3, r2 + 2ba6: e768 b.n 2a7a <__aeabi_fadd+0x76> + 2ba8: 2900 cmp r1, #0 + 2baa: d163 bne.n 2c74 <__aeabi_fadd+0x270> + 2bac: 1c61 adds r1, r4, #1 + 2bae: b2c8 uxtb r0, r1 + 2bb0: 2801 cmp r0, #1 + 2bb2: dd4e ble.n 2c52 <__aeabi_fadd+0x24e> + 2bb4: 29ff cmp r1, #255 ; 0xff + 2bb6: d049 beq.n 2c4c <__aeabi_fadd+0x248> + 2bb8: 4463 add r3, ip + 2bba: 085b lsrs r3, r3, #1 + 2bbc: 000c movs r4, r1 + 2bbe: e75c b.n 2a7a <__aeabi_fadd+0x76> + 2bc0: 2aff cmp r2, #255 ; 0xff + 2bc2: d041 beq.n 2c48 <__aeabi_fadd+0x244> + 2bc4: 000a movs r2, r1 + 2bc6: e779 b.n 2abc <__aeabi_fadd+0xb8> + 2bc8: 2201 movs r2, #1 + 2bca: 1a9b subs r3, r3, r2 + 2bcc: e784 b.n 2ad8 <__aeabi_fadd+0xd4> + 2bce: 2c00 cmp r4, #0 + 2bd0: d01d beq.n 2c0e <__aeabi_fadd+0x20a> + 2bd2: 28ff cmp r0, #255 ; 0xff + 2bd4: d022 beq.n 2c1c <__aeabi_fadd+0x218> + 2bd6: 2480 movs r4, #128 ; 0x80 + 2bd8: 04e4 lsls r4, r4, #19 + 2bda: 4252 negs r2, r2 + 2bdc: 4323 orrs r3, r4 + 2bde: 2a1b cmp r2, #27 + 2be0: dd00 ble.n 2be4 <__aeabi_fadd+0x1e0> + 2be2: e08a b.n 2cfa <__aeabi_fadd+0x2f6> + 2be4: 001c movs r4, r3 + 2be6: 2520 movs r5, #32 + 2be8: 40d4 lsrs r4, r2 + 2bea: 1aaa subs r2, r5, r2 + 2bec: 4093 lsls r3, r2 + 2bee: 1e5a subs r2, r3, #1 + 2bf0: 4193 sbcs r3, r2 + 2bf2: 4323 orrs r3, r4 + 2bf4: 4662 mov r2, ip + 2bf6: 0004 movs r4, r0 + 2bf8: 1ad3 subs r3, r2, r3 + 2bfa: 000d movs r5, r1 + 2bfc: e725 b.n 2a4a <__aeabi_fadd+0x46> + 2bfe: 2e00 cmp r6, #0 + 2c00: d000 beq.n 2c04 <__aeabi_fadd+0x200> + 2c02: e726 b.n 2a52 <__aeabi_fadd+0x4e> + 2c04: 2200 movs r2, #0 + 2c06: 2400 movs r4, #0 + 2c08: e7a9 b.n 2b5e <__aeabi_fadd+0x15a> + 2c0a: 000c movs r4, r1 + 2c0c: e735 b.n 2a7a <__aeabi_fadd+0x76> + 2c0e: 2b00 cmp r3, #0 + 2c10: d04d beq.n 2cae <__aeabi_fadd+0x2aa> + 2c12: 43d2 mvns r2, r2 + 2c14: 2a00 cmp r2, #0 + 2c16: d0ed beq.n 2bf4 <__aeabi_fadd+0x1f0> + 2c18: 28ff cmp r0, #255 ; 0xff + 2c1a: d1e0 bne.n 2bde <__aeabi_fadd+0x1da> + 2c1c: 4663 mov r3, ip + 2c1e: 24ff movs r4, #255 ; 0xff + 2c20: 000d movs r5, r1 + 2c22: e72a b.n 2a7a <__aeabi_fadd+0x76> + 2c24: 29ff cmp r1, #255 ; 0xff + 2c26: d00f beq.n 2c48 <__aeabi_fadd+0x244> + 2c28: 0001 movs r1, r0 + 2c2a: e773 b.n 2b14 <__aeabi_fadd+0x110> + 2c2c: 2b00 cmp r3, #0 + 2c2e: d061 beq.n 2cf4 <__aeabi_fadd+0x2f0> + 2c30: 24ff movs r4, #255 ; 0xff + 2c32: 2f00 cmp r7, #0 + 2c34: d100 bne.n 2c38 <__aeabi_fadd+0x234> + 2c36: e720 b.n 2a7a <__aeabi_fadd+0x76> + 2c38: 2280 movs r2, #128 ; 0x80 + 2c3a: 4641 mov r1, r8 + 2c3c: 03d2 lsls r2, r2, #15 + 2c3e: 4211 tst r1, r2 + 2c40: d002 beq.n 2c48 <__aeabi_fadd+0x244> + 2c42: 4216 tst r6, r2 + 2c44: d100 bne.n 2c48 <__aeabi_fadd+0x244> + 2c46: 003b movs r3, r7 + 2c48: 24ff movs r4, #255 ; 0xff + 2c4a: e716 b.n 2a7a <__aeabi_fadd+0x76> + 2c4c: 24ff movs r4, #255 ; 0xff + 2c4e: 2300 movs r3, #0 + 2c50: e724 b.n 2a9c <__aeabi_fadd+0x98> + 2c52: 2c00 cmp r4, #0 + 2c54: d1ea bne.n 2c2c <__aeabi_fadd+0x228> + 2c56: 2b00 cmp r3, #0 + 2c58: d058 beq.n 2d0c <__aeabi_fadd+0x308> + 2c5a: 2f00 cmp r7, #0 + 2c5c: d100 bne.n 2c60 <__aeabi_fadd+0x25c> + 2c5e: e70c b.n 2a7a <__aeabi_fadd+0x76> + 2c60: 4463 add r3, ip + 2c62: 015a lsls r2, r3, #5 + 2c64: d400 bmi.n 2c68 <__aeabi_fadd+0x264> + 2c66: e739 b.n 2adc <__aeabi_fadd+0xd8> + 2c68: 4a2e ldr r2, [pc, #184] ; (2d24 <__aeabi_fadd+0x320>) + 2c6a: 000c movs r4, r1 + 2c6c: 4013 ands r3, r2 + 2c6e: e704 b.n 2a7a <__aeabi_fadd+0x76> + 2c70: 2101 movs r1, #1 + 2c72: e75c b.n 2b2e <__aeabi_fadd+0x12a> + 2c74: 2c00 cmp r4, #0 + 2c76: d11e bne.n 2cb6 <__aeabi_fadd+0x2b2> + 2c78: 2b00 cmp r3, #0 + 2c7a: d040 beq.n 2cfe <__aeabi_fadd+0x2fa> + 2c7c: 43c9 mvns r1, r1 + 2c7e: 2900 cmp r1, #0 + 2c80: d00b beq.n 2c9a <__aeabi_fadd+0x296> + 2c82: 28ff cmp r0, #255 ; 0xff + 2c84: d036 beq.n 2cf4 <__aeabi_fadd+0x2f0> + 2c86: 291b cmp r1, #27 + 2c88: dc47 bgt.n 2d1a <__aeabi_fadd+0x316> + 2c8a: 001c movs r4, r3 + 2c8c: 2620 movs r6, #32 + 2c8e: 40cc lsrs r4, r1 + 2c90: 1a71 subs r1, r6, r1 + 2c92: 408b lsls r3, r1 + 2c94: 1e59 subs r1, r3, #1 + 2c96: 418b sbcs r3, r1 + 2c98: 4323 orrs r3, r4 + 2c9a: 4463 add r3, ip + 2c9c: 0004 movs r4, r0 + 2c9e: e747 b.n 2b30 <__aeabi_fadd+0x12c> + 2ca0: 2b00 cmp r3, #0 + 2ca2: d118 bne.n 2cd6 <__aeabi_fadd+0x2d2> + 2ca4: 1e3b subs r3, r7, #0 + 2ca6: d02d beq.n 2d04 <__aeabi_fadd+0x300> + 2ca8: 000d movs r5, r1 + 2caa: 24ff movs r4, #255 ; 0xff + 2cac: e6e5 b.n 2a7a <__aeabi_fadd+0x76> + 2cae: 003b movs r3, r7 + 2cb0: 0004 movs r4, r0 + 2cb2: 000d movs r5, r1 + 2cb4: e6e1 b.n 2a7a <__aeabi_fadd+0x76> + 2cb6: 28ff cmp r0, #255 ; 0xff + 2cb8: d01c beq.n 2cf4 <__aeabi_fadd+0x2f0> + 2cba: 2480 movs r4, #128 ; 0x80 + 2cbc: 04e4 lsls r4, r4, #19 + 2cbe: 4249 negs r1, r1 + 2cc0: 4323 orrs r3, r4 + 2cc2: e7e0 b.n 2c86 <__aeabi_fadd+0x282> + 2cc4: 2f00 cmp r7, #0 + 2cc6: d100 bne.n 2cca <__aeabi_fadd+0x2c6> + 2cc8: e6d7 b.n 2a7a <__aeabi_fadd+0x76> + 2cca: 1bde subs r6, r3, r7 + 2ccc: 0172 lsls r2, r6, #5 + 2cce: d51f bpl.n 2d10 <__aeabi_fadd+0x30c> + 2cd0: 1afb subs r3, r7, r3 + 2cd2: 000d movs r5, r1 + 2cd4: e6d1 b.n 2a7a <__aeabi_fadd+0x76> + 2cd6: 24ff movs r4, #255 ; 0xff + 2cd8: 2f00 cmp r7, #0 + 2cda: d100 bne.n 2cde <__aeabi_fadd+0x2da> + 2cdc: e6cd b.n 2a7a <__aeabi_fadd+0x76> + 2cde: 2280 movs r2, #128 ; 0x80 + 2ce0: 4640 mov r0, r8 + 2ce2: 03d2 lsls r2, r2, #15 + 2ce4: 4210 tst r0, r2 + 2ce6: d0af beq.n 2c48 <__aeabi_fadd+0x244> + 2ce8: 4216 tst r6, r2 + 2cea: d1ad bne.n 2c48 <__aeabi_fadd+0x244> + 2cec: 003b movs r3, r7 + 2cee: 000d movs r5, r1 + 2cf0: 24ff movs r4, #255 ; 0xff + 2cf2: e6c2 b.n 2a7a <__aeabi_fadd+0x76> + 2cf4: 4663 mov r3, ip + 2cf6: 24ff movs r4, #255 ; 0xff + 2cf8: e6bf b.n 2a7a <__aeabi_fadd+0x76> + 2cfa: 2301 movs r3, #1 + 2cfc: e77a b.n 2bf4 <__aeabi_fadd+0x1f0> + 2cfe: 003b movs r3, r7 + 2d00: 0004 movs r4, r0 + 2d02: e6ba b.n 2a7a <__aeabi_fadd+0x76> + 2d04: 2680 movs r6, #128 ; 0x80 + 2d06: 2200 movs r2, #0 + 2d08: 03f6 lsls r6, r6, #15 + 2d0a: e6f0 b.n 2aee <__aeabi_fadd+0xea> + 2d0c: 003b movs r3, r7 + 2d0e: e6b4 b.n 2a7a <__aeabi_fadd+0x76> + 2d10: 1e33 subs r3, r6, #0 + 2d12: d000 beq.n 2d16 <__aeabi_fadd+0x312> + 2d14: e6e2 b.n 2adc <__aeabi_fadd+0xd8> + 2d16: 2200 movs r2, #0 + 2d18: e721 b.n 2b5e <__aeabi_fadd+0x15a> + 2d1a: 2301 movs r3, #1 + 2d1c: e7bd b.n 2c9a <__aeabi_fadd+0x296> + 2d1e: 46c0 nop ; (mov r8, r8) + 2d20: 7dffffff .word 0x7dffffff + 2d24: fbffffff .word 0xfbffffff + +00002d28 <__aeabi_fdiv>: + 2d28: b5f0 push {r4, r5, r6, r7, lr} + 2d2a: 4657 mov r7, sl + 2d2c: 464e mov r6, r9 + 2d2e: 46de mov lr, fp + 2d30: 4645 mov r5, r8 + 2d32: b5e0 push {r5, r6, r7, lr} + 2d34: 0244 lsls r4, r0, #9 + 2d36: 0043 lsls r3, r0, #1 + 2d38: 0fc6 lsrs r6, r0, #31 + 2d3a: b083 sub sp, #12 + 2d3c: 1c0f adds r7, r1, #0 + 2d3e: 0a64 lsrs r4, r4, #9 + 2d40: 0e1b lsrs r3, r3, #24 + 2d42: 46b2 mov sl, r6 + 2d44: d053 beq.n 2dee <__aeabi_fdiv+0xc6> + 2d46: 2bff cmp r3, #255 ; 0xff + 2d48: d027 beq.n 2d9a <__aeabi_fdiv+0x72> + 2d4a: 2280 movs r2, #128 ; 0x80 + 2d4c: 00e4 lsls r4, r4, #3 + 2d4e: 04d2 lsls r2, r2, #19 + 2d50: 4314 orrs r4, r2 + 2d52: 227f movs r2, #127 ; 0x7f + 2d54: 4252 negs r2, r2 + 2d56: 4690 mov r8, r2 + 2d58: 4498 add r8, r3 + 2d5a: 2300 movs r3, #0 + 2d5c: 4699 mov r9, r3 + 2d5e: 469b mov fp, r3 + 2d60: 027d lsls r5, r7, #9 + 2d62: 0078 lsls r0, r7, #1 + 2d64: 0ffb lsrs r3, r7, #31 + 2d66: 0a6d lsrs r5, r5, #9 + 2d68: 0e00 lsrs r0, r0, #24 + 2d6a: 9300 str r3, [sp, #0] + 2d6c: d024 beq.n 2db8 <__aeabi_fdiv+0x90> + 2d6e: 28ff cmp r0, #255 ; 0xff + 2d70: d046 beq.n 2e00 <__aeabi_fdiv+0xd8> + 2d72: 2380 movs r3, #128 ; 0x80 + 2d74: 2100 movs r1, #0 + 2d76: 00ed lsls r5, r5, #3 + 2d78: 04db lsls r3, r3, #19 + 2d7a: 431d orrs r5, r3 + 2d7c: 387f subs r0, #127 ; 0x7f + 2d7e: 4647 mov r7, r8 + 2d80: 1a38 subs r0, r7, r0 + 2d82: 464f mov r7, r9 + 2d84: 430f orrs r7, r1 + 2d86: 00bf lsls r7, r7, #2 + 2d88: 46b9 mov r9, r7 + 2d8a: 0033 movs r3, r6 + 2d8c: 9a00 ldr r2, [sp, #0] + 2d8e: 4f87 ldr r7, [pc, #540] ; (2fac <__aeabi_fdiv+0x284>) + 2d90: 4053 eors r3, r2 + 2d92: 464a mov r2, r9 + 2d94: 58ba ldr r2, [r7, r2] + 2d96: 9301 str r3, [sp, #4] + 2d98: 4697 mov pc, r2 + 2d9a: 2c00 cmp r4, #0 + 2d9c: d14e bne.n 2e3c <__aeabi_fdiv+0x114> + 2d9e: 2308 movs r3, #8 + 2da0: 4699 mov r9, r3 + 2da2: 33f7 adds r3, #247 ; 0xf7 + 2da4: 4698 mov r8, r3 + 2da6: 3bfd subs r3, #253 ; 0xfd + 2da8: 469b mov fp, r3 + 2daa: 027d lsls r5, r7, #9 + 2dac: 0078 lsls r0, r7, #1 + 2dae: 0ffb lsrs r3, r7, #31 + 2db0: 0a6d lsrs r5, r5, #9 + 2db2: 0e00 lsrs r0, r0, #24 + 2db4: 9300 str r3, [sp, #0] + 2db6: d1da bne.n 2d6e <__aeabi_fdiv+0x46> + 2db8: 2d00 cmp r5, #0 + 2dba: d126 bne.n 2e0a <__aeabi_fdiv+0xe2> + 2dbc: 2000 movs r0, #0 + 2dbe: 2101 movs r1, #1 + 2dc0: 0033 movs r3, r6 + 2dc2: 9a00 ldr r2, [sp, #0] + 2dc4: 4f7a ldr r7, [pc, #488] ; (2fb0 <__aeabi_fdiv+0x288>) + 2dc6: 4053 eors r3, r2 + 2dc8: 4642 mov r2, r8 + 2dca: 1a10 subs r0, r2, r0 + 2dcc: 464a mov r2, r9 + 2dce: 430a orrs r2, r1 + 2dd0: 0092 lsls r2, r2, #2 + 2dd2: 58ba ldr r2, [r7, r2] + 2dd4: 001d movs r5, r3 + 2dd6: 4697 mov pc, r2 + 2dd8: 9b00 ldr r3, [sp, #0] + 2dda: 002c movs r4, r5 + 2ddc: 469a mov sl, r3 + 2dde: 468b mov fp, r1 + 2de0: 465b mov r3, fp + 2de2: 2b02 cmp r3, #2 + 2de4: d131 bne.n 2e4a <__aeabi_fdiv+0x122> + 2de6: 4653 mov r3, sl + 2de8: 21ff movs r1, #255 ; 0xff + 2dea: 2400 movs r4, #0 + 2dec: e038 b.n 2e60 <__aeabi_fdiv+0x138> + 2dee: 2c00 cmp r4, #0 + 2df0: d117 bne.n 2e22 <__aeabi_fdiv+0xfa> + 2df2: 2304 movs r3, #4 + 2df4: 4699 mov r9, r3 + 2df6: 2300 movs r3, #0 + 2df8: 4698 mov r8, r3 + 2dfa: 3301 adds r3, #1 + 2dfc: 469b mov fp, r3 + 2dfe: e7af b.n 2d60 <__aeabi_fdiv+0x38> + 2e00: 20ff movs r0, #255 ; 0xff + 2e02: 2d00 cmp r5, #0 + 2e04: d10b bne.n 2e1e <__aeabi_fdiv+0xf6> + 2e06: 2102 movs r1, #2 + 2e08: e7da b.n 2dc0 <__aeabi_fdiv+0x98> + 2e0a: 0028 movs r0, r5 + 2e0c: f001 f8fc bl 4008 <__clzsi2> + 2e10: 1f43 subs r3, r0, #5 + 2e12: 409d lsls r5, r3 + 2e14: 2376 movs r3, #118 ; 0x76 + 2e16: 425b negs r3, r3 + 2e18: 1a18 subs r0, r3, r0 + 2e1a: 2100 movs r1, #0 + 2e1c: e7af b.n 2d7e <__aeabi_fdiv+0x56> + 2e1e: 2103 movs r1, #3 + 2e20: e7ad b.n 2d7e <__aeabi_fdiv+0x56> + 2e22: 0020 movs r0, r4 + 2e24: f001 f8f0 bl 4008 <__clzsi2> + 2e28: 1f43 subs r3, r0, #5 + 2e2a: 409c lsls r4, r3 + 2e2c: 2376 movs r3, #118 ; 0x76 + 2e2e: 425b negs r3, r3 + 2e30: 1a1b subs r3, r3, r0 + 2e32: 4698 mov r8, r3 + 2e34: 2300 movs r3, #0 + 2e36: 4699 mov r9, r3 + 2e38: 469b mov fp, r3 + 2e3a: e791 b.n 2d60 <__aeabi_fdiv+0x38> + 2e3c: 230c movs r3, #12 + 2e3e: 4699 mov r9, r3 + 2e40: 33f3 adds r3, #243 ; 0xf3 + 2e42: 4698 mov r8, r3 + 2e44: 3bfc subs r3, #252 ; 0xfc + 2e46: 469b mov fp, r3 + 2e48: e78a b.n 2d60 <__aeabi_fdiv+0x38> + 2e4a: 2b03 cmp r3, #3 + 2e4c: d100 bne.n 2e50 <__aeabi_fdiv+0x128> + 2e4e: e0a5 b.n 2f9c <__aeabi_fdiv+0x274> + 2e50: 4655 mov r5, sl + 2e52: 2b01 cmp r3, #1 + 2e54: d000 beq.n 2e58 <__aeabi_fdiv+0x130> + 2e56: e081 b.n 2f5c <__aeabi_fdiv+0x234> + 2e58: 2301 movs r3, #1 + 2e5a: 2100 movs r1, #0 + 2e5c: 2400 movs r4, #0 + 2e5e: 402b ands r3, r5 + 2e60: 0264 lsls r4, r4, #9 + 2e62: 05c9 lsls r1, r1, #23 + 2e64: 0a60 lsrs r0, r4, #9 + 2e66: 07db lsls r3, r3, #31 + 2e68: 4308 orrs r0, r1 + 2e6a: 4318 orrs r0, r3 + 2e6c: b003 add sp, #12 + 2e6e: bc3c pop {r2, r3, r4, r5} + 2e70: 4690 mov r8, r2 + 2e72: 4699 mov r9, r3 + 2e74: 46a2 mov sl, r4 + 2e76: 46ab mov fp, r5 + 2e78: bdf0 pop {r4, r5, r6, r7, pc} + 2e7a: 2480 movs r4, #128 ; 0x80 + 2e7c: 2300 movs r3, #0 + 2e7e: 03e4 lsls r4, r4, #15 + 2e80: 21ff movs r1, #255 ; 0xff + 2e82: e7ed b.n 2e60 <__aeabi_fdiv+0x138> + 2e84: 21ff movs r1, #255 ; 0xff + 2e86: 2400 movs r4, #0 + 2e88: e7ea b.n 2e60 <__aeabi_fdiv+0x138> + 2e8a: 2301 movs r3, #1 + 2e8c: 1a59 subs r1, r3, r1 + 2e8e: 291b cmp r1, #27 + 2e90: dd66 ble.n 2f60 <__aeabi_fdiv+0x238> + 2e92: 9a01 ldr r2, [sp, #4] + 2e94: 4013 ands r3, r2 + 2e96: 2100 movs r1, #0 + 2e98: 2400 movs r4, #0 + 2e9a: e7e1 b.n 2e60 <__aeabi_fdiv+0x138> + 2e9c: 2380 movs r3, #128 ; 0x80 + 2e9e: 03db lsls r3, r3, #15 + 2ea0: 421c tst r4, r3 + 2ea2: d038 beq.n 2f16 <__aeabi_fdiv+0x1ee> + 2ea4: 421d tst r5, r3 + 2ea6: d051 beq.n 2f4c <__aeabi_fdiv+0x224> + 2ea8: 431c orrs r4, r3 + 2eaa: 0264 lsls r4, r4, #9 + 2eac: 0a64 lsrs r4, r4, #9 + 2eae: 0033 movs r3, r6 + 2eb0: 21ff movs r1, #255 ; 0xff + 2eb2: e7d5 b.n 2e60 <__aeabi_fdiv+0x138> + 2eb4: 0163 lsls r3, r4, #5 + 2eb6: 016c lsls r4, r5, #5 + 2eb8: 42a3 cmp r3, r4 + 2eba: d23b bcs.n 2f34 <__aeabi_fdiv+0x20c> + 2ebc: 261b movs r6, #27 + 2ebe: 2100 movs r1, #0 + 2ec0: 3801 subs r0, #1 + 2ec2: 2501 movs r5, #1 + 2ec4: 001f movs r7, r3 + 2ec6: 0049 lsls r1, r1, #1 + 2ec8: 005b lsls r3, r3, #1 + 2eca: 2f00 cmp r7, #0 + 2ecc: db01 blt.n 2ed2 <__aeabi_fdiv+0x1aa> + 2ece: 429c cmp r4, r3 + 2ed0: d801 bhi.n 2ed6 <__aeabi_fdiv+0x1ae> + 2ed2: 1b1b subs r3, r3, r4 + 2ed4: 4329 orrs r1, r5 + 2ed6: 3e01 subs r6, #1 + 2ed8: 2e00 cmp r6, #0 + 2eda: d1f3 bne.n 2ec4 <__aeabi_fdiv+0x19c> + 2edc: 001c movs r4, r3 + 2ede: 1e63 subs r3, r4, #1 + 2ee0: 419c sbcs r4, r3 + 2ee2: 430c orrs r4, r1 + 2ee4: 0001 movs r1, r0 + 2ee6: 317f adds r1, #127 ; 0x7f + 2ee8: 2900 cmp r1, #0 + 2eea: ddce ble.n 2e8a <__aeabi_fdiv+0x162> + 2eec: 0763 lsls r3, r4, #29 + 2eee: d004 beq.n 2efa <__aeabi_fdiv+0x1d2> + 2ef0: 230f movs r3, #15 + 2ef2: 4023 ands r3, r4 + 2ef4: 2b04 cmp r3, #4 + 2ef6: d000 beq.n 2efa <__aeabi_fdiv+0x1d2> + 2ef8: 3404 adds r4, #4 + 2efa: 0123 lsls r3, r4, #4 + 2efc: d503 bpl.n 2f06 <__aeabi_fdiv+0x1de> + 2efe: 0001 movs r1, r0 + 2f00: 4b2c ldr r3, [pc, #176] ; (2fb4 <__aeabi_fdiv+0x28c>) + 2f02: 3180 adds r1, #128 ; 0x80 + 2f04: 401c ands r4, r3 + 2f06: 29fe cmp r1, #254 ; 0xfe + 2f08: dd0d ble.n 2f26 <__aeabi_fdiv+0x1fe> + 2f0a: 2301 movs r3, #1 + 2f0c: 9a01 ldr r2, [sp, #4] + 2f0e: 21ff movs r1, #255 ; 0xff + 2f10: 4013 ands r3, r2 + 2f12: 2400 movs r4, #0 + 2f14: e7a4 b.n 2e60 <__aeabi_fdiv+0x138> + 2f16: 2380 movs r3, #128 ; 0x80 + 2f18: 03db lsls r3, r3, #15 + 2f1a: 431c orrs r4, r3 + 2f1c: 0264 lsls r4, r4, #9 + 2f1e: 0a64 lsrs r4, r4, #9 + 2f20: 0033 movs r3, r6 + 2f22: 21ff movs r1, #255 ; 0xff + 2f24: e79c b.n 2e60 <__aeabi_fdiv+0x138> + 2f26: 2301 movs r3, #1 + 2f28: 9a01 ldr r2, [sp, #4] + 2f2a: 01a4 lsls r4, r4, #6 + 2f2c: 0a64 lsrs r4, r4, #9 + 2f2e: b2c9 uxtb r1, r1 + 2f30: 4013 ands r3, r2 + 2f32: e795 b.n 2e60 <__aeabi_fdiv+0x138> + 2f34: 1b1b subs r3, r3, r4 + 2f36: 261a movs r6, #26 + 2f38: 2101 movs r1, #1 + 2f3a: e7c2 b.n 2ec2 <__aeabi_fdiv+0x19a> + 2f3c: 9b00 ldr r3, [sp, #0] + 2f3e: 468b mov fp, r1 + 2f40: 469a mov sl, r3 + 2f42: 2400 movs r4, #0 + 2f44: e74c b.n 2de0 <__aeabi_fdiv+0xb8> + 2f46: 0263 lsls r3, r4, #9 + 2f48: d5e5 bpl.n 2f16 <__aeabi_fdiv+0x1ee> + 2f4a: 2500 movs r5, #0 + 2f4c: 2480 movs r4, #128 ; 0x80 + 2f4e: 03e4 lsls r4, r4, #15 + 2f50: 432c orrs r4, r5 + 2f52: 0264 lsls r4, r4, #9 + 2f54: 0a64 lsrs r4, r4, #9 + 2f56: 9b00 ldr r3, [sp, #0] + 2f58: 21ff movs r1, #255 ; 0xff + 2f5a: e781 b.n 2e60 <__aeabi_fdiv+0x138> + 2f5c: 9501 str r5, [sp, #4] + 2f5e: e7c1 b.n 2ee4 <__aeabi_fdiv+0x1bc> + 2f60: 0023 movs r3, r4 + 2f62: 2020 movs r0, #32 + 2f64: 40cb lsrs r3, r1 + 2f66: 1a41 subs r1, r0, r1 + 2f68: 408c lsls r4, r1 + 2f6a: 1e61 subs r1, r4, #1 + 2f6c: 418c sbcs r4, r1 + 2f6e: 431c orrs r4, r3 + 2f70: 0763 lsls r3, r4, #29 + 2f72: d004 beq.n 2f7e <__aeabi_fdiv+0x256> + 2f74: 230f movs r3, #15 + 2f76: 4023 ands r3, r4 + 2f78: 2b04 cmp r3, #4 + 2f7a: d000 beq.n 2f7e <__aeabi_fdiv+0x256> + 2f7c: 3404 adds r4, #4 + 2f7e: 0163 lsls r3, r4, #5 + 2f80: d505 bpl.n 2f8e <__aeabi_fdiv+0x266> + 2f82: 2301 movs r3, #1 + 2f84: 9a01 ldr r2, [sp, #4] + 2f86: 2101 movs r1, #1 + 2f88: 4013 ands r3, r2 + 2f8a: 2400 movs r4, #0 + 2f8c: e768 b.n 2e60 <__aeabi_fdiv+0x138> + 2f8e: 2301 movs r3, #1 + 2f90: 9a01 ldr r2, [sp, #4] + 2f92: 01a4 lsls r4, r4, #6 + 2f94: 0a64 lsrs r4, r4, #9 + 2f96: 4013 ands r3, r2 + 2f98: 2100 movs r1, #0 + 2f9a: e761 b.n 2e60 <__aeabi_fdiv+0x138> + 2f9c: 2380 movs r3, #128 ; 0x80 + 2f9e: 03db lsls r3, r3, #15 + 2fa0: 431c orrs r4, r3 + 2fa2: 0264 lsls r4, r4, #9 + 2fa4: 0a64 lsrs r4, r4, #9 + 2fa6: 4653 mov r3, sl + 2fa8: 21ff movs r1, #255 ; 0xff + 2faa: e759 b.n 2e60 <__aeabi_fdiv+0x138> + 2fac: 000095c4 .word 0x000095c4 + 2fb0: 00009604 .word 0x00009604 + 2fb4: f7ffffff .word 0xf7ffffff + +00002fb8 <__aeabi_fmul>: + 2fb8: b5f8 push {r3, r4, r5, r6, r7, lr} + 2fba: 4657 mov r7, sl + 2fbc: 464e mov r6, r9 + 2fbe: 4645 mov r5, r8 + 2fc0: 46de mov lr, fp + 2fc2: b5e0 push {r5, r6, r7, lr} + 2fc4: 0247 lsls r7, r0, #9 + 2fc6: 0046 lsls r6, r0, #1 + 2fc8: 4688 mov r8, r1 + 2fca: 0a7f lsrs r7, r7, #9 + 2fcc: 0e36 lsrs r6, r6, #24 + 2fce: 0fc4 lsrs r4, r0, #31 + 2fd0: 2e00 cmp r6, #0 + 2fd2: d047 beq.n 3064 <__aeabi_fmul+0xac> + 2fd4: 2eff cmp r6, #255 ; 0xff + 2fd6: d024 beq.n 3022 <__aeabi_fmul+0x6a> + 2fd8: 00fb lsls r3, r7, #3 + 2fda: 2780 movs r7, #128 ; 0x80 + 2fdc: 04ff lsls r7, r7, #19 + 2fde: 431f orrs r7, r3 + 2fe0: 2300 movs r3, #0 + 2fe2: 4699 mov r9, r3 + 2fe4: 469a mov sl, r3 + 2fe6: 3e7f subs r6, #127 ; 0x7f + 2fe8: 4643 mov r3, r8 + 2fea: 025d lsls r5, r3, #9 + 2fec: 0058 lsls r0, r3, #1 + 2fee: 0fdb lsrs r3, r3, #31 + 2ff0: 0a6d lsrs r5, r5, #9 + 2ff2: 0e00 lsrs r0, r0, #24 + 2ff4: 4698 mov r8, r3 + 2ff6: d043 beq.n 3080 <__aeabi_fmul+0xc8> + 2ff8: 28ff cmp r0, #255 ; 0xff + 2ffa: d03b beq.n 3074 <__aeabi_fmul+0xbc> + 2ffc: 00eb lsls r3, r5, #3 + 2ffe: 2580 movs r5, #128 ; 0x80 + 3000: 2200 movs r2, #0 + 3002: 04ed lsls r5, r5, #19 + 3004: 431d orrs r5, r3 + 3006: 387f subs r0, #127 ; 0x7f + 3008: 1836 adds r6, r6, r0 + 300a: 1c73 adds r3, r6, #1 + 300c: 4641 mov r1, r8 + 300e: 469b mov fp, r3 + 3010: 464b mov r3, r9 + 3012: 4061 eors r1, r4 + 3014: 4313 orrs r3, r2 + 3016: 2b0f cmp r3, #15 + 3018: d864 bhi.n 30e4 <__aeabi_fmul+0x12c> + 301a: 4875 ldr r0, [pc, #468] ; (31f0 <__aeabi_fmul+0x238>) + 301c: 009b lsls r3, r3, #2 + 301e: 58c3 ldr r3, [r0, r3] + 3020: 469f mov pc, r3 + 3022: 2f00 cmp r7, #0 + 3024: d142 bne.n 30ac <__aeabi_fmul+0xf4> + 3026: 2308 movs r3, #8 + 3028: 4699 mov r9, r3 + 302a: 3b06 subs r3, #6 + 302c: 26ff movs r6, #255 ; 0xff + 302e: 469a mov sl, r3 + 3030: e7da b.n 2fe8 <__aeabi_fmul+0x30> + 3032: 4641 mov r1, r8 + 3034: 2a02 cmp r2, #2 + 3036: d028 beq.n 308a <__aeabi_fmul+0xd2> + 3038: 2a03 cmp r2, #3 + 303a: d100 bne.n 303e <__aeabi_fmul+0x86> + 303c: e0ce b.n 31dc <__aeabi_fmul+0x224> + 303e: 2a01 cmp r2, #1 + 3040: d000 beq.n 3044 <__aeabi_fmul+0x8c> + 3042: e0ac b.n 319e <__aeabi_fmul+0x1e6> + 3044: 4011 ands r1, r2 + 3046: 2000 movs r0, #0 + 3048: 2200 movs r2, #0 + 304a: b2cc uxtb r4, r1 + 304c: 0240 lsls r0, r0, #9 + 304e: 05d2 lsls r2, r2, #23 + 3050: 0a40 lsrs r0, r0, #9 + 3052: 07e4 lsls r4, r4, #31 + 3054: 4310 orrs r0, r2 + 3056: 4320 orrs r0, r4 + 3058: bc3c pop {r2, r3, r4, r5} + 305a: 4690 mov r8, r2 + 305c: 4699 mov r9, r3 + 305e: 46a2 mov sl, r4 + 3060: 46ab mov fp, r5 + 3062: bdf8 pop {r3, r4, r5, r6, r7, pc} + 3064: 2f00 cmp r7, #0 + 3066: d115 bne.n 3094 <__aeabi_fmul+0xdc> + 3068: 2304 movs r3, #4 + 306a: 4699 mov r9, r3 + 306c: 3b03 subs r3, #3 + 306e: 2600 movs r6, #0 + 3070: 469a mov sl, r3 + 3072: e7b9 b.n 2fe8 <__aeabi_fmul+0x30> + 3074: 20ff movs r0, #255 ; 0xff + 3076: 2202 movs r2, #2 + 3078: 2d00 cmp r5, #0 + 307a: d0c5 beq.n 3008 <__aeabi_fmul+0x50> + 307c: 2203 movs r2, #3 + 307e: e7c3 b.n 3008 <__aeabi_fmul+0x50> + 3080: 2d00 cmp r5, #0 + 3082: d119 bne.n 30b8 <__aeabi_fmul+0x100> + 3084: 2000 movs r0, #0 + 3086: 2201 movs r2, #1 + 3088: e7be b.n 3008 <__aeabi_fmul+0x50> + 308a: 2401 movs r4, #1 + 308c: 22ff movs r2, #255 ; 0xff + 308e: 400c ands r4, r1 + 3090: 2000 movs r0, #0 + 3092: e7db b.n 304c <__aeabi_fmul+0x94> + 3094: 0038 movs r0, r7 + 3096: f000 ffb7 bl 4008 <__clzsi2> + 309a: 2676 movs r6, #118 ; 0x76 + 309c: 1f43 subs r3, r0, #5 + 309e: 409f lsls r7, r3 + 30a0: 2300 movs r3, #0 + 30a2: 4276 negs r6, r6 + 30a4: 1a36 subs r6, r6, r0 + 30a6: 4699 mov r9, r3 + 30a8: 469a mov sl, r3 + 30aa: e79d b.n 2fe8 <__aeabi_fmul+0x30> + 30ac: 230c movs r3, #12 + 30ae: 4699 mov r9, r3 + 30b0: 3b09 subs r3, #9 + 30b2: 26ff movs r6, #255 ; 0xff + 30b4: 469a mov sl, r3 + 30b6: e797 b.n 2fe8 <__aeabi_fmul+0x30> + 30b8: 0028 movs r0, r5 + 30ba: f000 ffa5 bl 4008 <__clzsi2> + 30be: 1f43 subs r3, r0, #5 + 30c0: 409d lsls r5, r3 + 30c2: 2376 movs r3, #118 ; 0x76 + 30c4: 425b negs r3, r3 + 30c6: 1a18 subs r0, r3, r0 + 30c8: 2200 movs r2, #0 + 30ca: e79d b.n 3008 <__aeabi_fmul+0x50> + 30cc: 2080 movs r0, #128 ; 0x80 + 30ce: 2400 movs r4, #0 + 30d0: 03c0 lsls r0, r0, #15 + 30d2: 22ff movs r2, #255 ; 0xff + 30d4: e7ba b.n 304c <__aeabi_fmul+0x94> + 30d6: 003d movs r5, r7 + 30d8: 4652 mov r2, sl + 30da: e7ab b.n 3034 <__aeabi_fmul+0x7c> + 30dc: 003d movs r5, r7 + 30de: 0021 movs r1, r4 + 30e0: 4652 mov r2, sl + 30e2: e7a7 b.n 3034 <__aeabi_fmul+0x7c> + 30e4: 0c3b lsrs r3, r7, #16 + 30e6: 469c mov ip, r3 + 30e8: 042a lsls r2, r5, #16 + 30ea: 0c12 lsrs r2, r2, #16 + 30ec: 0c2b lsrs r3, r5, #16 + 30ee: 0014 movs r4, r2 + 30f0: 4660 mov r0, ip + 30f2: 4665 mov r5, ip + 30f4: 043f lsls r7, r7, #16 + 30f6: 0c3f lsrs r7, r7, #16 + 30f8: 437c muls r4, r7 + 30fa: 4342 muls r2, r0 + 30fc: 435d muls r5, r3 + 30fe: 437b muls r3, r7 + 3100: 0c27 lsrs r7, r4, #16 + 3102: 189b adds r3, r3, r2 + 3104: 18ff adds r7, r7, r3 + 3106: 42ba cmp r2, r7 + 3108: d903 bls.n 3112 <__aeabi_fmul+0x15a> + 310a: 2380 movs r3, #128 ; 0x80 + 310c: 025b lsls r3, r3, #9 + 310e: 469c mov ip, r3 + 3110: 4465 add r5, ip + 3112: 0424 lsls r4, r4, #16 + 3114: 043a lsls r2, r7, #16 + 3116: 0c24 lsrs r4, r4, #16 + 3118: 1912 adds r2, r2, r4 + 311a: 0193 lsls r3, r2, #6 + 311c: 1e5c subs r4, r3, #1 + 311e: 41a3 sbcs r3, r4 + 3120: 0c3f lsrs r7, r7, #16 + 3122: 0e92 lsrs r2, r2, #26 + 3124: 197d adds r5, r7, r5 + 3126: 431a orrs r2, r3 + 3128: 01ad lsls r5, r5, #6 + 312a: 4315 orrs r5, r2 + 312c: 012b lsls r3, r5, #4 + 312e: d504 bpl.n 313a <__aeabi_fmul+0x182> + 3130: 2301 movs r3, #1 + 3132: 465e mov r6, fp + 3134: 086a lsrs r2, r5, #1 + 3136: 401d ands r5, r3 + 3138: 4315 orrs r5, r2 + 313a: 0032 movs r2, r6 + 313c: 327f adds r2, #127 ; 0x7f + 313e: 2a00 cmp r2, #0 + 3140: dd25 ble.n 318e <__aeabi_fmul+0x1d6> + 3142: 076b lsls r3, r5, #29 + 3144: d004 beq.n 3150 <__aeabi_fmul+0x198> + 3146: 230f movs r3, #15 + 3148: 402b ands r3, r5 + 314a: 2b04 cmp r3, #4 + 314c: d000 beq.n 3150 <__aeabi_fmul+0x198> + 314e: 3504 adds r5, #4 + 3150: 012b lsls r3, r5, #4 + 3152: d503 bpl.n 315c <__aeabi_fmul+0x1a4> + 3154: 0032 movs r2, r6 + 3156: 4b27 ldr r3, [pc, #156] ; (31f4 <__aeabi_fmul+0x23c>) + 3158: 3280 adds r2, #128 ; 0x80 + 315a: 401d ands r5, r3 + 315c: 2afe cmp r2, #254 ; 0xfe + 315e: dc94 bgt.n 308a <__aeabi_fmul+0xd2> + 3160: 2401 movs r4, #1 + 3162: 01a8 lsls r0, r5, #6 + 3164: 0a40 lsrs r0, r0, #9 + 3166: b2d2 uxtb r2, r2 + 3168: 400c ands r4, r1 + 316a: e76f b.n 304c <__aeabi_fmul+0x94> + 316c: 2080 movs r0, #128 ; 0x80 + 316e: 03c0 lsls r0, r0, #15 + 3170: 4207 tst r7, r0 + 3172: d007 beq.n 3184 <__aeabi_fmul+0x1cc> + 3174: 4205 tst r5, r0 + 3176: d105 bne.n 3184 <__aeabi_fmul+0x1cc> + 3178: 4328 orrs r0, r5 + 317a: 0240 lsls r0, r0, #9 + 317c: 0a40 lsrs r0, r0, #9 + 317e: 4644 mov r4, r8 + 3180: 22ff movs r2, #255 ; 0xff + 3182: e763 b.n 304c <__aeabi_fmul+0x94> + 3184: 4338 orrs r0, r7 + 3186: 0240 lsls r0, r0, #9 + 3188: 0a40 lsrs r0, r0, #9 + 318a: 22ff movs r2, #255 ; 0xff + 318c: e75e b.n 304c <__aeabi_fmul+0x94> + 318e: 2401 movs r4, #1 + 3190: 1aa3 subs r3, r4, r2 + 3192: 2b1b cmp r3, #27 + 3194: dd05 ble.n 31a2 <__aeabi_fmul+0x1ea> + 3196: 400c ands r4, r1 + 3198: 2200 movs r2, #0 + 319a: 2000 movs r0, #0 + 319c: e756 b.n 304c <__aeabi_fmul+0x94> + 319e: 465e mov r6, fp + 31a0: e7cb b.n 313a <__aeabi_fmul+0x182> + 31a2: 002a movs r2, r5 + 31a4: 2020 movs r0, #32 + 31a6: 40da lsrs r2, r3 + 31a8: 1ac3 subs r3, r0, r3 + 31aa: 409d lsls r5, r3 + 31ac: 002b movs r3, r5 + 31ae: 1e5d subs r5, r3, #1 + 31b0: 41ab sbcs r3, r5 + 31b2: 4313 orrs r3, r2 + 31b4: 075a lsls r2, r3, #29 + 31b6: d004 beq.n 31c2 <__aeabi_fmul+0x20a> + 31b8: 220f movs r2, #15 + 31ba: 401a ands r2, r3 + 31bc: 2a04 cmp r2, #4 + 31be: d000 beq.n 31c2 <__aeabi_fmul+0x20a> + 31c0: 3304 adds r3, #4 + 31c2: 015a lsls r2, r3, #5 + 31c4: d504 bpl.n 31d0 <__aeabi_fmul+0x218> + 31c6: 2401 movs r4, #1 + 31c8: 2201 movs r2, #1 + 31ca: 400c ands r4, r1 + 31cc: 2000 movs r0, #0 + 31ce: e73d b.n 304c <__aeabi_fmul+0x94> + 31d0: 2401 movs r4, #1 + 31d2: 019b lsls r3, r3, #6 + 31d4: 0a58 lsrs r0, r3, #9 + 31d6: 400c ands r4, r1 + 31d8: 2200 movs r2, #0 + 31da: e737 b.n 304c <__aeabi_fmul+0x94> + 31dc: 2080 movs r0, #128 ; 0x80 + 31de: 2401 movs r4, #1 + 31e0: 03c0 lsls r0, r0, #15 + 31e2: 4328 orrs r0, r5 + 31e4: 0240 lsls r0, r0, #9 + 31e6: 0a40 lsrs r0, r0, #9 + 31e8: 400c ands r4, r1 + 31ea: 22ff movs r2, #255 ; 0xff + 31ec: e72e b.n 304c <__aeabi_fmul+0x94> + 31ee: 46c0 nop ; (mov r8, r8) + 31f0: 00009644 .word 0x00009644 + 31f4: f7ffffff .word 0xf7ffffff + +000031f8 <__aeabi_f2iz>: + 31f8: 0241 lsls r1, r0, #9 + 31fa: 0043 lsls r3, r0, #1 + 31fc: 0fc2 lsrs r2, r0, #31 + 31fe: 0a49 lsrs r1, r1, #9 + 3200: 0e1b lsrs r3, r3, #24 + 3202: 2000 movs r0, #0 + 3204: 2b7e cmp r3, #126 ; 0x7e + 3206: dd0d ble.n 3224 <__aeabi_f2iz+0x2c> + 3208: 2b9d cmp r3, #157 ; 0x9d + 320a: dc0c bgt.n 3226 <__aeabi_f2iz+0x2e> + 320c: 2080 movs r0, #128 ; 0x80 + 320e: 0400 lsls r0, r0, #16 + 3210: 4301 orrs r1, r0 + 3212: 2b95 cmp r3, #149 ; 0x95 + 3214: dc0a bgt.n 322c <__aeabi_f2iz+0x34> + 3216: 2096 movs r0, #150 ; 0x96 + 3218: 1ac3 subs r3, r0, r3 + 321a: 40d9 lsrs r1, r3 + 321c: 4248 negs r0, r1 + 321e: 2a00 cmp r2, #0 + 3220: d100 bne.n 3224 <__aeabi_f2iz+0x2c> + 3222: 0008 movs r0, r1 + 3224: 4770 bx lr + 3226: 4b03 ldr r3, [pc, #12] ; (3234 <__aeabi_f2iz+0x3c>) + 3228: 18d0 adds r0, r2, r3 + 322a: e7fb b.n 3224 <__aeabi_f2iz+0x2c> + 322c: 3b96 subs r3, #150 ; 0x96 + 322e: 4099 lsls r1, r3 + 3230: e7f4 b.n 321c <__aeabi_f2iz+0x24> + 3232: 46c0 nop ; (mov r8, r8) + 3234: 7fffffff .word 0x7fffffff + +00003238 <__aeabi_i2f>: + 3238: b570 push {r4, r5, r6, lr} + 323a: 2800 cmp r0, #0 + 323c: d030 beq.n 32a0 <__aeabi_i2f+0x68> + 323e: 17c3 asrs r3, r0, #31 + 3240: 18c4 adds r4, r0, r3 + 3242: 405c eors r4, r3 + 3244: 0fc5 lsrs r5, r0, #31 + 3246: 0020 movs r0, r4 + 3248: f000 fede bl 4008 <__clzsi2> + 324c: 239e movs r3, #158 ; 0x9e + 324e: 1a1b subs r3, r3, r0 + 3250: 2b96 cmp r3, #150 ; 0x96 + 3252: dc0d bgt.n 3270 <__aeabi_i2f+0x38> + 3254: 2296 movs r2, #150 ; 0x96 + 3256: 1ad2 subs r2, r2, r3 + 3258: 4094 lsls r4, r2 + 325a: 002a movs r2, r5 + 325c: 0264 lsls r4, r4, #9 + 325e: 0a64 lsrs r4, r4, #9 + 3260: b2db uxtb r3, r3 + 3262: 0264 lsls r4, r4, #9 + 3264: 05db lsls r3, r3, #23 + 3266: 0a60 lsrs r0, r4, #9 + 3268: 07d2 lsls r2, r2, #31 + 326a: 4318 orrs r0, r3 + 326c: 4310 orrs r0, r2 + 326e: bd70 pop {r4, r5, r6, pc} + 3270: 2b99 cmp r3, #153 ; 0x99 + 3272: dc19 bgt.n 32a8 <__aeabi_i2f+0x70> + 3274: 2299 movs r2, #153 ; 0x99 + 3276: 1ad2 subs r2, r2, r3 + 3278: 2a00 cmp r2, #0 + 327a: dd29 ble.n 32d0 <__aeabi_i2f+0x98> + 327c: 4094 lsls r4, r2 + 327e: 0022 movs r2, r4 + 3280: 4c14 ldr r4, [pc, #80] ; (32d4 <__aeabi_i2f+0x9c>) + 3282: 4014 ands r4, r2 + 3284: 0751 lsls r1, r2, #29 + 3286: d004 beq.n 3292 <__aeabi_i2f+0x5a> + 3288: 210f movs r1, #15 + 328a: 400a ands r2, r1 + 328c: 2a04 cmp r2, #4 + 328e: d000 beq.n 3292 <__aeabi_i2f+0x5a> + 3290: 3404 adds r4, #4 + 3292: 0162 lsls r2, r4, #5 + 3294: d413 bmi.n 32be <__aeabi_i2f+0x86> + 3296: 01a4 lsls r4, r4, #6 + 3298: 0a64 lsrs r4, r4, #9 + 329a: b2db uxtb r3, r3 + 329c: 002a movs r2, r5 + 329e: e7e0 b.n 3262 <__aeabi_i2f+0x2a> + 32a0: 2200 movs r2, #0 + 32a2: 2300 movs r3, #0 + 32a4: 2400 movs r4, #0 + 32a6: e7dc b.n 3262 <__aeabi_i2f+0x2a> + 32a8: 2205 movs r2, #5 + 32aa: 0021 movs r1, r4 + 32ac: 1a12 subs r2, r2, r0 + 32ae: 40d1 lsrs r1, r2 + 32b0: 22b9 movs r2, #185 ; 0xb9 + 32b2: 1ad2 subs r2, r2, r3 + 32b4: 4094 lsls r4, r2 + 32b6: 1e62 subs r2, r4, #1 + 32b8: 4194 sbcs r4, r2 + 32ba: 430c orrs r4, r1 + 32bc: e7da b.n 3274 <__aeabi_i2f+0x3c> + 32be: 4b05 ldr r3, [pc, #20] ; (32d4 <__aeabi_i2f+0x9c>) + 32c0: 002a movs r2, r5 + 32c2: 401c ands r4, r3 + 32c4: 239f movs r3, #159 ; 0x9f + 32c6: 01a4 lsls r4, r4, #6 + 32c8: 1a1b subs r3, r3, r0 + 32ca: 0a64 lsrs r4, r4, #9 + 32cc: b2db uxtb r3, r3 + 32ce: e7c8 b.n 3262 <__aeabi_i2f+0x2a> + 32d0: 0022 movs r2, r4 + 32d2: e7d5 b.n 3280 <__aeabi_i2f+0x48> + 32d4: fbffffff .word 0xfbffffff + +000032d8 <__aeabi_ui2f>: + 32d8: b510 push {r4, lr} + 32da: 1e04 subs r4, r0, #0 + 32dc: d027 beq.n 332e <__aeabi_ui2f+0x56> + 32de: f000 fe93 bl 4008 <__clzsi2> + 32e2: 239e movs r3, #158 ; 0x9e + 32e4: 1a1b subs r3, r3, r0 + 32e6: 2b96 cmp r3, #150 ; 0x96 + 32e8: dc0a bgt.n 3300 <__aeabi_ui2f+0x28> + 32ea: 2296 movs r2, #150 ; 0x96 + 32ec: 1ad2 subs r2, r2, r3 + 32ee: 4094 lsls r4, r2 + 32f0: 0264 lsls r4, r4, #9 + 32f2: 0a64 lsrs r4, r4, #9 + 32f4: b2db uxtb r3, r3 + 32f6: 0264 lsls r4, r4, #9 + 32f8: 05db lsls r3, r3, #23 + 32fa: 0a60 lsrs r0, r4, #9 + 32fc: 4318 orrs r0, r3 + 32fe: bd10 pop {r4, pc} + 3300: 2b99 cmp r3, #153 ; 0x99 + 3302: dc17 bgt.n 3334 <__aeabi_ui2f+0x5c> + 3304: 2299 movs r2, #153 ; 0x99 + 3306: 1ad2 subs r2, r2, r3 + 3308: 2a00 cmp r2, #0 + 330a: dd27 ble.n 335c <__aeabi_ui2f+0x84> + 330c: 4094 lsls r4, r2 + 330e: 0022 movs r2, r4 + 3310: 4c13 ldr r4, [pc, #76] ; (3360 <__aeabi_ui2f+0x88>) + 3312: 4014 ands r4, r2 + 3314: 0751 lsls r1, r2, #29 + 3316: d004 beq.n 3322 <__aeabi_ui2f+0x4a> + 3318: 210f movs r1, #15 + 331a: 400a ands r2, r1 + 331c: 2a04 cmp r2, #4 + 331e: d000 beq.n 3322 <__aeabi_ui2f+0x4a> + 3320: 3404 adds r4, #4 + 3322: 0162 lsls r2, r4, #5 + 3324: d412 bmi.n 334c <__aeabi_ui2f+0x74> + 3326: 01a4 lsls r4, r4, #6 + 3328: 0a64 lsrs r4, r4, #9 + 332a: b2db uxtb r3, r3 + 332c: e7e3 b.n 32f6 <__aeabi_ui2f+0x1e> + 332e: 2300 movs r3, #0 + 3330: 2400 movs r4, #0 + 3332: e7e0 b.n 32f6 <__aeabi_ui2f+0x1e> + 3334: 22b9 movs r2, #185 ; 0xb9 + 3336: 0021 movs r1, r4 + 3338: 1ad2 subs r2, r2, r3 + 333a: 4091 lsls r1, r2 + 333c: 000a movs r2, r1 + 333e: 1e51 subs r1, r2, #1 + 3340: 418a sbcs r2, r1 + 3342: 2105 movs r1, #5 + 3344: 1a09 subs r1, r1, r0 + 3346: 40cc lsrs r4, r1 + 3348: 4314 orrs r4, r2 + 334a: e7db b.n 3304 <__aeabi_ui2f+0x2c> + 334c: 4b04 ldr r3, [pc, #16] ; (3360 <__aeabi_ui2f+0x88>) + 334e: 401c ands r4, r3 + 3350: 239f movs r3, #159 ; 0x9f + 3352: 01a4 lsls r4, r4, #6 + 3354: 1a1b subs r3, r3, r0 + 3356: 0a64 lsrs r4, r4, #9 + 3358: b2db uxtb r3, r3 + 335a: e7cc b.n 32f6 <__aeabi_ui2f+0x1e> + 335c: 0022 movs r2, r4 + 335e: e7d7 b.n 3310 <__aeabi_ui2f+0x38> + 3360: fbffffff .word 0xfbffffff + +00003364 <__aeabi_dadd>: + 3364: b5f8 push {r3, r4, r5, r6, r7, lr} + 3366: 4645 mov r5, r8 + 3368: 46de mov lr, fp + 336a: 4657 mov r7, sl + 336c: 464e mov r6, r9 + 336e: 030c lsls r4, r1, #12 + 3370: b5e0 push {r5, r6, r7, lr} + 3372: 004e lsls r6, r1, #1 + 3374: 0fc9 lsrs r1, r1, #31 + 3376: 4688 mov r8, r1 + 3378: 000d movs r5, r1 + 337a: 0a61 lsrs r1, r4, #9 + 337c: 0f44 lsrs r4, r0, #29 + 337e: 430c orrs r4, r1 + 3380: 00c7 lsls r7, r0, #3 + 3382: 0319 lsls r1, r3, #12 + 3384: 0058 lsls r0, r3, #1 + 3386: 0fdb lsrs r3, r3, #31 + 3388: 469b mov fp, r3 + 338a: 0a4b lsrs r3, r1, #9 + 338c: 0f51 lsrs r1, r2, #29 + 338e: 430b orrs r3, r1 + 3390: 0d76 lsrs r6, r6, #21 + 3392: 0d40 lsrs r0, r0, #21 + 3394: 0019 movs r1, r3 + 3396: 00d2 lsls r2, r2, #3 + 3398: 45d8 cmp r8, fp + 339a: d100 bne.n 339e <__aeabi_dadd+0x3a> + 339c: e0ae b.n 34fc <__aeabi_dadd+0x198> + 339e: 1a35 subs r5, r6, r0 + 33a0: 2d00 cmp r5, #0 + 33a2: dc00 bgt.n 33a6 <__aeabi_dadd+0x42> + 33a4: e0f6 b.n 3594 <__aeabi_dadd+0x230> + 33a6: 2800 cmp r0, #0 + 33a8: d10f bne.n 33ca <__aeabi_dadd+0x66> + 33aa: 4313 orrs r3, r2 + 33ac: d100 bne.n 33b0 <__aeabi_dadd+0x4c> + 33ae: e0db b.n 3568 <__aeabi_dadd+0x204> + 33b0: 1e6b subs r3, r5, #1 + 33b2: 2b00 cmp r3, #0 + 33b4: d000 beq.n 33b8 <__aeabi_dadd+0x54> + 33b6: e137 b.n 3628 <__aeabi_dadd+0x2c4> + 33b8: 1aba subs r2, r7, r2 + 33ba: 4297 cmp r7, r2 + 33bc: 41bf sbcs r7, r7 + 33be: 1a64 subs r4, r4, r1 + 33c0: 427f negs r7, r7 + 33c2: 1be4 subs r4, r4, r7 + 33c4: 2601 movs r6, #1 + 33c6: 0017 movs r7, r2 + 33c8: e024 b.n 3414 <__aeabi_dadd+0xb0> + 33ca: 4bc6 ldr r3, [pc, #792] ; (36e4 <__aeabi_dadd+0x380>) + 33cc: 429e cmp r6, r3 + 33ce: d04d beq.n 346c <__aeabi_dadd+0x108> + 33d0: 2380 movs r3, #128 ; 0x80 + 33d2: 041b lsls r3, r3, #16 + 33d4: 4319 orrs r1, r3 + 33d6: 2d38 cmp r5, #56 ; 0x38 + 33d8: dd00 ble.n 33dc <__aeabi_dadd+0x78> + 33da: e107 b.n 35ec <__aeabi_dadd+0x288> + 33dc: 2d1f cmp r5, #31 + 33de: dd00 ble.n 33e2 <__aeabi_dadd+0x7e> + 33e0: e138 b.n 3654 <__aeabi_dadd+0x2f0> + 33e2: 2020 movs r0, #32 + 33e4: 1b43 subs r3, r0, r5 + 33e6: 469a mov sl, r3 + 33e8: 000b movs r3, r1 + 33ea: 4650 mov r0, sl + 33ec: 4083 lsls r3, r0 + 33ee: 4699 mov r9, r3 + 33f0: 0013 movs r3, r2 + 33f2: 4648 mov r0, r9 + 33f4: 40eb lsrs r3, r5 + 33f6: 4318 orrs r0, r3 + 33f8: 0003 movs r3, r0 + 33fa: 4650 mov r0, sl + 33fc: 4082 lsls r2, r0 + 33fe: 1e50 subs r0, r2, #1 + 3400: 4182 sbcs r2, r0 + 3402: 40e9 lsrs r1, r5 + 3404: 431a orrs r2, r3 + 3406: 1aba subs r2, r7, r2 + 3408: 1a61 subs r1, r4, r1 + 340a: 4297 cmp r7, r2 + 340c: 41a4 sbcs r4, r4 + 340e: 0017 movs r7, r2 + 3410: 4264 negs r4, r4 + 3412: 1b0c subs r4, r1, r4 + 3414: 0223 lsls r3, r4, #8 + 3416: d562 bpl.n 34de <__aeabi_dadd+0x17a> + 3418: 0264 lsls r4, r4, #9 + 341a: 0a65 lsrs r5, r4, #9 + 341c: 2d00 cmp r5, #0 + 341e: d100 bne.n 3422 <__aeabi_dadd+0xbe> + 3420: e0df b.n 35e2 <__aeabi_dadd+0x27e> + 3422: 0028 movs r0, r5 + 3424: f000 fdf0 bl 4008 <__clzsi2> + 3428: 0003 movs r3, r0 + 342a: 3b08 subs r3, #8 + 342c: 2b1f cmp r3, #31 + 342e: dd00 ble.n 3432 <__aeabi_dadd+0xce> + 3430: e0d2 b.n 35d8 <__aeabi_dadd+0x274> + 3432: 2220 movs r2, #32 + 3434: 003c movs r4, r7 + 3436: 1ad2 subs r2, r2, r3 + 3438: 409d lsls r5, r3 + 343a: 40d4 lsrs r4, r2 + 343c: 409f lsls r7, r3 + 343e: 4325 orrs r5, r4 + 3440: 429e cmp r6, r3 + 3442: dd00 ble.n 3446 <__aeabi_dadd+0xe2> + 3444: e0c4 b.n 35d0 <__aeabi_dadd+0x26c> + 3446: 1b9e subs r6, r3, r6 + 3448: 1c73 adds r3, r6, #1 + 344a: 2b1f cmp r3, #31 + 344c: dd00 ble.n 3450 <__aeabi_dadd+0xec> + 344e: e0f1 b.n 3634 <__aeabi_dadd+0x2d0> + 3450: 2220 movs r2, #32 + 3452: 0038 movs r0, r7 + 3454: 0029 movs r1, r5 + 3456: 1ad2 subs r2, r2, r3 + 3458: 40d8 lsrs r0, r3 + 345a: 4091 lsls r1, r2 + 345c: 4097 lsls r7, r2 + 345e: 002c movs r4, r5 + 3460: 4301 orrs r1, r0 + 3462: 1e78 subs r0, r7, #1 + 3464: 4187 sbcs r7, r0 + 3466: 40dc lsrs r4, r3 + 3468: 2600 movs r6, #0 + 346a: 430f orrs r7, r1 + 346c: 077b lsls r3, r7, #29 + 346e: d009 beq.n 3484 <__aeabi_dadd+0x120> + 3470: 230f movs r3, #15 + 3472: 403b ands r3, r7 + 3474: 2b04 cmp r3, #4 + 3476: d005 beq.n 3484 <__aeabi_dadd+0x120> + 3478: 1d3b adds r3, r7, #4 + 347a: 42bb cmp r3, r7 + 347c: 41bf sbcs r7, r7 + 347e: 427f negs r7, r7 + 3480: 19e4 adds r4, r4, r7 + 3482: 001f movs r7, r3 + 3484: 0223 lsls r3, r4, #8 + 3486: d52c bpl.n 34e2 <__aeabi_dadd+0x17e> + 3488: 4b96 ldr r3, [pc, #600] ; (36e4 <__aeabi_dadd+0x380>) + 348a: 3601 adds r6, #1 + 348c: 429e cmp r6, r3 + 348e: d100 bne.n 3492 <__aeabi_dadd+0x12e> + 3490: e09a b.n 35c8 <__aeabi_dadd+0x264> + 3492: 4645 mov r5, r8 + 3494: 4b94 ldr r3, [pc, #592] ; (36e8 <__aeabi_dadd+0x384>) + 3496: 08ff lsrs r7, r7, #3 + 3498: 401c ands r4, r3 + 349a: 0760 lsls r0, r4, #29 + 349c: 0576 lsls r6, r6, #21 + 349e: 0264 lsls r4, r4, #9 + 34a0: 4307 orrs r7, r0 + 34a2: 0b24 lsrs r4, r4, #12 + 34a4: 0d76 lsrs r6, r6, #21 + 34a6: 2100 movs r1, #0 + 34a8: 0324 lsls r4, r4, #12 + 34aa: 0b23 lsrs r3, r4, #12 + 34ac: 0d0c lsrs r4, r1, #20 + 34ae: 4a8f ldr r2, [pc, #572] ; (36ec <__aeabi_dadd+0x388>) + 34b0: 0524 lsls r4, r4, #20 + 34b2: 431c orrs r4, r3 + 34b4: 4014 ands r4, r2 + 34b6: 0533 lsls r3, r6, #20 + 34b8: 4323 orrs r3, r4 + 34ba: 005b lsls r3, r3, #1 + 34bc: 07ed lsls r5, r5, #31 + 34be: 085b lsrs r3, r3, #1 + 34c0: 432b orrs r3, r5 + 34c2: 0038 movs r0, r7 + 34c4: 0019 movs r1, r3 + 34c6: bc3c pop {r2, r3, r4, r5} + 34c8: 4690 mov r8, r2 + 34ca: 4699 mov r9, r3 + 34cc: 46a2 mov sl, r4 + 34ce: 46ab mov fp, r5 + 34d0: bdf8 pop {r3, r4, r5, r6, r7, pc} + 34d2: 4664 mov r4, ip + 34d4: 4304 orrs r4, r0 + 34d6: d100 bne.n 34da <__aeabi_dadd+0x176> + 34d8: e211 b.n 38fe <__aeabi_dadd+0x59a> + 34da: 0004 movs r4, r0 + 34dc: 4667 mov r7, ip + 34de: 077b lsls r3, r7, #29 + 34e0: d1c6 bne.n 3470 <__aeabi_dadd+0x10c> + 34e2: 4645 mov r5, r8 + 34e4: 0760 lsls r0, r4, #29 + 34e6: 08ff lsrs r7, r7, #3 + 34e8: 4307 orrs r7, r0 + 34ea: 08e4 lsrs r4, r4, #3 + 34ec: 4b7d ldr r3, [pc, #500] ; (36e4 <__aeabi_dadd+0x380>) + 34ee: 429e cmp r6, r3 + 34f0: d030 beq.n 3554 <__aeabi_dadd+0x1f0> + 34f2: 0324 lsls r4, r4, #12 + 34f4: 0576 lsls r6, r6, #21 + 34f6: 0b24 lsrs r4, r4, #12 + 34f8: 0d76 lsrs r6, r6, #21 + 34fa: e7d4 b.n 34a6 <__aeabi_dadd+0x142> + 34fc: 1a33 subs r3, r6, r0 + 34fe: 469a mov sl, r3 + 3500: 2b00 cmp r3, #0 + 3502: dd78 ble.n 35f6 <__aeabi_dadd+0x292> + 3504: 2800 cmp r0, #0 + 3506: d031 beq.n 356c <__aeabi_dadd+0x208> + 3508: 4876 ldr r0, [pc, #472] ; (36e4 <__aeabi_dadd+0x380>) + 350a: 4286 cmp r6, r0 + 350c: d0ae beq.n 346c <__aeabi_dadd+0x108> + 350e: 2080 movs r0, #128 ; 0x80 + 3510: 0400 lsls r0, r0, #16 + 3512: 4301 orrs r1, r0 + 3514: 4653 mov r3, sl + 3516: 2b38 cmp r3, #56 ; 0x38 + 3518: dc00 bgt.n 351c <__aeabi_dadd+0x1b8> + 351a: e0e9 b.n 36f0 <__aeabi_dadd+0x38c> + 351c: 430a orrs r2, r1 + 351e: 1e51 subs r1, r2, #1 + 3520: 418a sbcs r2, r1 + 3522: 2100 movs r1, #0 + 3524: 19d2 adds r2, r2, r7 + 3526: 42ba cmp r2, r7 + 3528: 41bf sbcs r7, r7 + 352a: 1909 adds r1, r1, r4 + 352c: 427c negs r4, r7 + 352e: 0017 movs r7, r2 + 3530: 190c adds r4, r1, r4 + 3532: 0223 lsls r3, r4, #8 + 3534: d5d3 bpl.n 34de <__aeabi_dadd+0x17a> + 3536: 4b6b ldr r3, [pc, #428] ; (36e4 <__aeabi_dadd+0x380>) + 3538: 3601 adds r6, #1 + 353a: 429e cmp r6, r3 + 353c: d100 bne.n 3540 <__aeabi_dadd+0x1dc> + 353e: e13a b.n 37b6 <__aeabi_dadd+0x452> + 3540: 2001 movs r0, #1 + 3542: 4b69 ldr r3, [pc, #420] ; (36e8 <__aeabi_dadd+0x384>) + 3544: 401c ands r4, r3 + 3546: 087b lsrs r3, r7, #1 + 3548: 4007 ands r7, r0 + 354a: 431f orrs r7, r3 + 354c: 07e0 lsls r0, r4, #31 + 354e: 4307 orrs r7, r0 + 3550: 0864 lsrs r4, r4, #1 + 3552: e78b b.n 346c <__aeabi_dadd+0x108> + 3554: 0023 movs r3, r4 + 3556: 433b orrs r3, r7 + 3558: d100 bne.n 355c <__aeabi_dadd+0x1f8> + 355a: e1cb b.n 38f4 <__aeabi_dadd+0x590> + 355c: 2280 movs r2, #128 ; 0x80 + 355e: 0312 lsls r2, r2, #12 + 3560: 4314 orrs r4, r2 + 3562: 0324 lsls r4, r4, #12 + 3564: 0b24 lsrs r4, r4, #12 + 3566: e79e b.n 34a6 <__aeabi_dadd+0x142> + 3568: 002e movs r6, r5 + 356a: e77f b.n 346c <__aeabi_dadd+0x108> + 356c: 0008 movs r0, r1 + 356e: 4310 orrs r0, r2 + 3570: d100 bne.n 3574 <__aeabi_dadd+0x210> + 3572: e0b4 b.n 36de <__aeabi_dadd+0x37a> + 3574: 1e58 subs r0, r3, #1 + 3576: 2800 cmp r0, #0 + 3578: d000 beq.n 357c <__aeabi_dadd+0x218> + 357a: e0de b.n 373a <__aeabi_dadd+0x3d6> + 357c: 18ba adds r2, r7, r2 + 357e: 42ba cmp r2, r7 + 3580: 419b sbcs r3, r3 + 3582: 1864 adds r4, r4, r1 + 3584: 425b negs r3, r3 + 3586: 18e4 adds r4, r4, r3 + 3588: 0017 movs r7, r2 + 358a: 2601 movs r6, #1 + 358c: 0223 lsls r3, r4, #8 + 358e: d5a6 bpl.n 34de <__aeabi_dadd+0x17a> + 3590: 2602 movs r6, #2 + 3592: e7d5 b.n 3540 <__aeabi_dadd+0x1dc> + 3594: 2d00 cmp r5, #0 + 3596: d16e bne.n 3676 <__aeabi_dadd+0x312> + 3598: 1c70 adds r0, r6, #1 + 359a: 0540 lsls r0, r0, #21 + 359c: 0d40 lsrs r0, r0, #21 + 359e: 2801 cmp r0, #1 + 35a0: dc00 bgt.n 35a4 <__aeabi_dadd+0x240> + 35a2: e0f9 b.n 3798 <__aeabi_dadd+0x434> + 35a4: 1ab8 subs r0, r7, r2 + 35a6: 4684 mov ip, r0 + 35a8: 4287 cmp r7, r0 + 35aa: 4180 sbcs r0, r0 + 35ac: 1ae5 subs r5, r4, r3 + 35ae: 4240 negs r0, r0 + 35b0: 1a2d subs r5, r5, r0 + 35b2: 0228 lsls r0, r5, #8 + 35b4: d400 bmi.n 35b8 <__aeabi_dadd+0x254> + 35b6: e089 b.n 36cc <__aeabi_dadd+0x368> + 35b8: 1bd7 subs r7, r2, r7 + 35ba: 42ba cmp r2, r7 + 35bc: 4192 sbcs r2, r2 + 35be: 1b1c subs r4, r3, r4 + 35c0: 4252 negs r2, r2 + 35c2: 1aa5 subs r5, r4, r2 + 35c4: 46d8 mov r8, fp + 35c6: e729 b.n 341c <__aeabi_dadd+0xb8> + 35c8: 4645 mov r5, r8 + 35ca: 2400 movs r4, #0 + 35cc: 2700 movs r7, #0 + 35ce: e76a b.n 34a6 <__aeabi_dadd+0x142> + 35d0: 4c45 ldr r4, [pc, #276] ; (36e8 <__aeabi_dadd+0x384>) + 35d2: 1af6 subs r6, r6, r3 + 35d4: 402c ands r4, r5 + 35d6: e749 b.n 346c <__aeabi_dadd+0x108> + 35d8: 003d movs r5, r7 + 35da: 3828 subs r0, #40 ; 0x28 + 35dc: 4085 lsls r5, r0 + 35de: 2700 movs r7, #0 + 35e0: e72e b.n 3440 <__aeabi_dadd+0xdc> + 35e2: 0038 movs r0, r7 + 35e4: f000 fd10 bl 4008 <__clzsi2> + 35e8: 3020 adds r0, #32 + 35ea: e71d b.n 3428 <__aeabi_dadd+0xc4> + 35ec: 430a orrs r2, r1 + 35ee: 1e51 subs r1, r2, #1 + 35f0: 418a sbcs r2, r1 + 35f2: 2100 movs r1, #0 + 35f4: e707 b.n 3406 <__aeabi_dadd+0xa2> + 35f6: 2b00 cmp r3, #0 + 35f8: d000 beq.n 35fc <__aeabi_dadd+0x298> + 35fa: e0f3 b.n 37e4 <__aeabi_dadd+0x480> + 35fc: 1c70 adds r0, r6, #1 + 35fe: 0543 lsls r3, r0, #21 + 3600: 0d5b lsrs r3, r3, #21 + 3602: 2b01 cmp r3, #1 + 3604: dc00 bgt.n 3608 <__aeabi_dadd+0x2a4> + 3606: e0ad b.n 3764 <__aeabi_dadd+0x400> + 3608: 4b36 ldr r3, [pc, #216] ; (36e4 <__aeabi_dadd+0x380>) + 360a: 4298 cmp r0, r3 + 360c: d100 bne.n 3610 <__aeabi_dadd+0x2ac> + 360e: e0d1 b.n 37b4 <__aeabi_dadd+0x450> + 3610: 18ba adds r2, r7, r2 + 3612: 42ba cmp r2, r7 + 3614: 41bf sbcs r7, r7 + 3616: 1864 adds r4, r4, r1 + 3618: 427f negs r7, r7 + 361a: 19e4 adds r4, r4, r7 + 361c: 07e7 lsls r7, r4, #31 + 361e: 0852 lsrs r2, r2, #1 + 3620: 4317 orrs r7, r2 + 3622: 0864 lsrs r4, r4, #1 + 3624: 0006 movs r6, r0 + 3626: e721 b.n 346c <__aeabi_dadd+0x108> + 3628: 482e ldr r0, [pc, #184] ; (36e4 <__aeabi_dadd+0x380>) + 362a: 4285 cmp r5, r0 + 362c: d100 bne.n 3630 <__aeabi_dadd+0x2cc> + 362e: e093 b.n 3758 <__aeabi_dadd+0x3f4> + 3630: 001d movs r5, r3 + 3632: e6d0 b.n 33d6 <__aeabi_dadd+0x72> + 3634: 0029 movs r1, r5 + 3636: 3e1f subs r6, #31 + 3638: 40f1 lsrs r1, r6 + 363a: 2b20 cmp r3, #32 + 363c: d100 bne.n 3640 <__aeabi_dadd+0x2dc> + 363e: e08d b.n 375c <__aeabi_dadd+0x3f8> + 3640: 2240 movs r2, #64 ; 0x40 + 3642: 1ad3 subs r3, r2, r3 + 3644: 409d lsls r5, r3 + 3646: 432f orrs r7, r5 + 3648: 1e7d subs r5, r7, #1 + 364a: 41af sbcs r7, r5 + 364c: 2400 movs r4, #0 + 364e: 430f orrs r7, r1 + 3650: 2600 movs r6, #0 + 3652: e744 b.n 34de <__aeabi_dadd+0x17a> + 3654: 002b movs r3, r5 + 3656: 0008 movs r0, r1 + 3658: 3b20 subs r3, #32 + 365a: 40d8 lsrs r0, r3 + 365c: 0003 movs r3, r0 + 365e: 2d20 cmp r5, #32 + 3660: d100 bne.n 3664 <__aeabi_dadd+0x300> + 3662: e07d b.n 3760 <__aeabi_dadd+0x3fc> + 3664: 2040 movs r0, #64 ; 0x40 + 3666: 1b45 subs r5, r0, r5 + 3668: 40a9 lsls r1, r5 + 366a: 430a orrs r2, r1 + 366c: 1e51 subs r1, r2, #1 + 366e: 418a sbcs r2, r1 + 3670: 2100 movs r1, #0 + 3672: 431a orrs r2, r3 + 3674: e6c7 b.n 3406 <__aeabi_dadd+0xa2> + 3676: 2e00 cmp r6, #0 + 3678: d050 beq.n 371c <__aeabi_dadd+0x3b8> + 367a: 4e1a ldr r6, [pc, #104] ; (36e4 <__aeabi_dadd+0x380>) + 367c: 42b0 cmp r0, r6 + 367e: d057 beq.n 3730 <__aeabi_dadd+0x3cc> + 3680: 2680 movs r6, #128 ; 0x80 + 3682: 426b negs r3, r5 + 3684: 4699 mov r9, r3 + 3686: 0436 lsls r6, r6, #16 + 3688: 4334 orrs r4, r6 + 368a: 464b mov r3, r9 + 368c: 2b38 cmp r3, #56 ; 0x38 + 368e: dd00 ble.n 3692 <__aeabi_dadd+0x32e> + 3690: e0d6 b.n 3840 <__aeabi_dadd+0x4dc> + 3692: 2b1f cmp r3, #31 + 3694: dd00 ble.n 3698 <__aeabi_dadd+0x334> + 3696: e135 b.n 3904 <__aeabi_dadd+0x5a0> + 3698: 2620 movs r6, #32 + 369a: 1af5 subs r5, r6, r3 + 369c: 0026 movs r6, r4 + 369e: 40ae lsls r6, r5 + 36a0: 46b2 mov sl, r6 + 36a2: 003e movs r6, r7 + 36a4: 40de lsrs r6, r3 + 36a6: 46ac mov ip, r5 + 36a8: 0035 movs r5, r6 + 36aa: 4656 mov r6, sl + 36ac: 432e orrs r6, r5 + 36ae: 4665 mov r5, ip + 36b0: 40af lsls r7, r5 + 36b2: 1e7d subs r5, r7, #1 + 36b4: 41af sbcs r7, r5 + 36b6: 40dc lsrs r4, r3 + 36b8: 4337 orrs r7, r6 + 36ba: 1bd7 subs r7, r2, r7 + 36bc: 42ba cmp r2, r7 + 36be: 4192 sbcs r2, r2 + 36c0: 1b0c subs r4, r1, r4 + 36c2: 4252 negs r2, r2 + 36c4: 1aa4 subs r4, r4, r2 + 36c6: 0006 movs r6, r0 + 36c8: 46d8 mov r8, fp + 36ca: e6a3 b.n 3414 <__aeabi_dadd+0xb0> + 36cc: 4664 mov r4, ip + 36ce: 4667 mov r7, ip + 36d0: 432c orrs r4, r5 + 36d2: d000 beq.n 36d6 <__aeabi_dadd+0x372> + 36d4: e6a2 b.n 341c <__aeabi_dadd+0xb8> + 36d6: 2500 movs r5, #0 + 36d8: 2600 movs r6, #0 + 36da: 2700 movs r7, #0 + 36dc: e706 b.n 34ec <__aeabi_dadd+0x188> + 36de: 001e movs r6, r3 + 36e0: e6c4 b.n 346c <__aeabi_dadd+0x108> + 36e2: 46c0 nop ; (mov r8, r8) + 36e4: 000007ff .word 0x000007ff + 36e8: ff7fffff .word 0xff7fffff + 36ec: 800fffff .word 0x800fffff + 36f0: 2b1f cmp r3, #31 + 36f2: dc63 bgt.n 37bc <__aeabi_dadd+0x458> + 36f4: 2020 movs r0, #32 + 36f6: 1ac3 subs r3, r0, r3 + 36f8: 0008 movs r0, r1 + 36fa: 4098 lsls r0, r3 + 36fc: 469c mov ip, r3 + 36fe: 4683 mov fp, r0 + 3700: 4653 mov r3, sl + 3702: 0010 movs r0, r2 + 3704: 40d8 lsrs r0, r3 + 3706: 0003 movs r3, r0 + 3708: 4658 mov r0, fp + 370a: 4318 orrs r0, r3 + 370c: 4663 mov r3, ip + 370e: 409a lsls r2, r3 + 3710: 1e53 subs r3, r2, #1 + 3712: 419a sbcs r2, r3 + 3714: 4653 mov r3, sl + 3716: 4302 orrs r2, r0 + 3718: 40d9 lsrs r1, r3 + 371a: e703 b.n 3524 <__aeabi_dadd+0x1c0> + 371c: 0026 movs r6, r4 + 371e: 433e orrs r6, r7 + 3720: d006 beq.n 3730 <__aeabi_dadd+0x3cc> + 3722: 43eb mvns r3, r5 + 3724: 4699 mov r9, r3 + 3726: 2b00 cmp r3, #0 + 3728: d0c7 beq.n 36ba <__aeabi_dadd+0x356> + 372a: 4e94 ldr r6, [pc, #592] ; (397c <__aeabi_dadd+0x618>) + 372c: 42b0 cmp r0, r6 + 372e: d1ac bne.n 368a <__aeabi_dadd+0x326> + 3730: 000c movs r4, r1 + 3732: 0017 movs r7, r2 + 3734: 0006 movs r6, r0 + 3736: 46d8 mov r8, fp + 3738: e698 b.n 346c <__aeabi_dadd+0x108> + 373a: 4b90 ldr r3, [pc, #576] ; (397c <__aeabi_dadd+0x618>) + 373c: 459a cmp sl, r3 + 373e: d00b beq.n 3758 <__aeabi_dadd+0x3f4> + 3740: 4682 mov sl, r0 + 3742: e6e7 b.n 3514 <__aeabi_dadd+0x1b0> + 3744: 2800 cmp r0, #0 + 3746: d000 beq.n 374a <__aeabi_dadd+0x3e6> + 3748: e09e b.n 3888 <__aeabi_dadd+0x524> + 374a: 0018 movs r0, r3 + 374c: 4310 orrs r0, r2 + 374e: d100 bne.n 3752 <__aeabi_dadd+0x3ee> + 3750: e0e9 b.n 3926 <__aeabi_dadd+0x5c2> + 3752: 001c movs r4, r3 + 3754: 0017 movs r7, r2 + 3756: 46d8 mov r8, fp + 3758: 4e88 ldr r6, [pc, #544] ; (397c <__aeabi_dadd+0x618>) + 375a: e687 b.n 346c <__aeabi_dadd+0x108> + 375c: 2500 movs r5, #0 + 375e: e772 b.n 3646 <__aeabi_dadd+0x2e2> + 3760: 2100 movs r1, #0 + 3762: e782 b.n 366a <__aeabi_dadd+0x306> + 3764: 0023 movs r3, r4 + 3766: 433b orrs r3, r7 + 3768: 2e00 cmp r6, #0 + 376a: d000 beq.n 376e <__aeabi_dadd+0x40a> + 376c: e0ab b.n 38c6 <__aeabi_dadd+0x562> + 376e: 2b00 cmp r3, #0 + 3770: d100 bne.n 3774 <__aeabi_dadd+0x410> + 3772: e0e7 b.n 3944 <__aeabi_dadd+0x5e0> + 3774: 000b movs r3, r1 + 3776: 4313 orrs r3, r2 + 3778: d100 bne.n 377c <__aeabi_dadd+0x418> + 377a: e677 b.n 346c <__aeabi_dadd+0x108> + 377c: 18ba adds r2, r7, r2 + 377e: 42ba cmp r2, r7 + 3780: 41bf sbcs r7, r7 + 3782: 1864 adds r4, r4, r1 + 3784: 427f negs r7, r7 + 3786: 19e4 adds r4, r4, r7 + 3788: 0223 lsls r3, r4, #8 + 378a: d400 bmi.n 378e <__aeabi_dadd+0x42a> + 378c: e0f2 b.n 3974 <__aeabi_dadd+0x610> + 378e: 4b7c ldr r3, [pc, #496] ; (3980 <__aeabi_dadd+0x61c>) + 3790: 0017 movs r7, r2 + 3792: 401c ands r4, r3 + 3794: 0006 movs r6, r0 + 3796: e669 b.n 346c <__aeabi_dadd+0x108> + 3798: 0020 movs r0, r4 + 379a: 4338 orrs r0, r7 + 379c: 2e00 cmp r6, #0 + 379e: d1d1 bne.n 3744 <__aeabi_dadd+0x3e0> + 37a0: 2800 cmp r0, #0 + 37a2: d15b bne.n 385c <__aeabi_dadd+0x4f8> + 37a4: 001c movs r4, r3 + 37a6: 4314 orrs r4, r2 + 37a8: d100 bne.n 37ac <__aeabi_dadd+0x448> + 37aa: e0a8 b.n 38fe <__aeabi_dadd+0x59a> + 37ac: 001c movs r4, r3 + 37ae: 0017 movs r7, r2 + 37b0: 46d8 mov r8, fp + 37b2: e65b b.n 346c <__aeabi_dadd+0x108> + 37b4: 0006 movs r6, r0 + 37b6: 2400 movs r4, #0 + 37b8: 2700 movs r7, #0 + 37ba: e697 b.n 34ec <__aeabi_dadd+0x188> + 37bc: 4650 mov r0, sl + 37be: 000b movs r3, r1 + 37c0: 3820 subs r0, #32 + 37c2: 40c3 lsrs r3, r0 + 37c4: 4699 mov r9, r3 + 37c6: 4653 mov r3, sl + 37c8: 2b20 cmp r3, #32 + 37ca: d100 bne.n 37ce <__aeabi_dadd+0x46a> + 37cc: e095 b.n 38fa <__aeabi_dadd+0x596> + 37ce: 2340 movs r3, #64 ; 0x40 + 37d0: 4650 mov r0, sl + 37d2: 1a1b subs r3, r3, r0 + 37d4: 4099 lsls r1, r3 + 37d6: 430a orrs r2, r1 + 37d8: 1e51 subs r1, r2, #1 + 37da: 418a sbcs r2, r1 + 37dc: 464b mov r3, r9 + 37de: 2100 movs r1, #0 + 37e0: 431a orrs r2, r3 + 37e2: e69f b.n 3524 <__aeabi_dadd+0x1c0> + 37e4: 2e00 cmp r6, #0 + 37e6: d130 bne.n 384a <__aeabi_dadd+0x4e6> + 37e8: 0026 movs r6, r4 + 37ea: 433e orrs r6, r7 + 37ec: d067 beq.n 38be <__aeabi_dadd+0x55a> + 37ee: 43db mvns r3, r3 + 37f0: 469a mov sl, r3 + 37f2: 2b00 cmp r3, #0 + 37f4: d01c beq.n 3830 <__aeabi_dadd+0x4cc> + 37f6: 4e61 ldr r6, [pc, #388] ; (397c <__aeabi_dadd+0x618>) + 37f8: 42b0 cmp r0, r6 + 37fa: d060 beq.n 38be <__aeabi_dadd+0x55a> + 37fc: 4653 mov r3, sl + 37fe: 2b38 cmp r3, #56 ; 0x38 + 3800: dd00 ble.n 3804 <__aeabi_dadd+0x4a0> + 3802: e096 b.n 3932 <__aeabi_dadd+0x5ce> + 3804: 2b1f cmp r3, #31 + 3806: dd00 ble.n 380a <__aeabi_dadd+0x4a6> + 3808: e09f b.n 394a <__aeabi_dadd+0x5e6> + 380a: 2620 movs r6, #32 + 380c: 1af3 subs r3, r6, r3 + 380e: 0026 movs r6, r4 + 3810: 409e lsls r6, r3 + 3812: 469c mov ip, r3 + 3814: 46b3 mov fp, r6 + 3816: 4653 mov r3, sl + 3818: 003e movs r6, r7 + 381a: 40de lsrs r6, r3 + 381c: 0033 movs r3, r6 + 381e: 465e mov r6, fp + 3820: 431e orrs r6, r3 + 3822: 4663 mov r3, ip + 3824: 409f lsls r7, r3 + 3826: 1e7b subs r3, r7, #1 + 3828: 419f sbcs r7, r3 + 382a: 4653 mov r3, sl + 382c: 40dc lsrs r4, r3 + 382e: 4337 orrs r7, r6 + 3830: 18bf adds r7, r7, r2 + 3832: 4297 cmp r7, r2 + 3834: 4192 sbcs r2, r2 + 3836: 1864 adds r4, r4, r1 + 3838: 4252 negs r2, r2 + 383a: 18a4 adds r4, r4, r2 + 383c: 0006 movs r6, r0 + 383e: e678 b.n 3532 <__aeabi_dadd+0x1ce> + 3840: 4327 orrs r7, r4 + 3842: 1e7c subs r4, r7, #1 + 3844: 41a7 sbcs r7, r4 + 3846: 2400 movs r4, #0 + 3848: e737 b.n 36ba <__aeabi_dadd+0x356> + 384a: 4e4c ldr r6, [pc, #304] ; (397c <__aeabi_dadd+0x618>) + 384c: 42b0 cmp r0, r6 + 384e: d036 beq.n 38be <__aeabi_dadd+0x55a> + 3850: 2680 movs r6, #128 ; 0x80 + 3852: 425b negs r3, r3 + 3854: 0436 lsls r6, r6, #16 + 3856: 469a mov sl, r3 + 3858: 4334 orrs r4, r6 + 385a: e7cf b.n 37fc <__aeabi_dadd+0x498> + 385c: 0018 movs r0, r3 + 385e: 4310 orrs r0, r2 + 3860: d100 bne.n 3864 <__aeabi_dadd+0x500> + 3862: e603 b.n 346c <__aeabi_dadd+0x108> + 3864: 1ab8 subs r0, r7, r2 + 3866: 4684 mov ip, r0 + 3868: 4567 cmp r7, ip + 386a: 41ad sbcs r5, r5 + 386c: 1ae0 subs r0, r4, r3 + 386e: 426d negs r5, r5 + 3870: 1b40 subs r0, r0, r5 + 3872: 0205 lsls r5, r0, #8 + 3874: d400 bmi.n 3878 <__aeabi_dadd+0x514> + 3876: e62c b.n 34d2 <__aeabi_dadd+0x16e> + 3878: 1bd7 subs r7, r2, r7 + 387a: 42ba cmp r2, r7 + 387c: 4192 sbcs r2, r2 + 387e: 1b1c subs r4, r3, r4 + 3880: 4252 negs r2, r2 + 3882: 1aa4 subs r4, r4, r2 + 3884: 46d8 mov r8, fp + 3886: e5f1 b.n 346c <__aeabi_dadd+0x108> + 3888: 0018 movs r0, r3 + 388a: 4310 orrs r0, r2 + 388c: d100 bne.n 3890 <__aeabi_dadd+0x52c> + 388e: e763 b.n 3758 <__aeabi_dadd+0x3f4> + 3890: 08f8 lsrs r0, r7, #3 + 3892: 0767 lsls r7, r4, #29 + 3894: 4307 orrs r7, r0 + 3896: 2080 movs r0, #128 ; 0x80 + 3898: 08e4 lsrs r4, r4, #3 + 389a: 0300 lsls r0, r0, #12 + 389c: 4204 tst r4, r0 + 389e: d008 beq.n 38b2 <__aeabi_dadd+0x54e> + 38a0: 08dd lsrs r5, r3, #3 + 38a2: 4205 tst r5, r0 + 38a4: d105 bne.n 38b2 <__aeabi_dadd+0x54e> + 38a6: 08d2 lsrs r2, r2, #3 + 38a8: 0759 lsls r1, r3, #29 + 38aa: 4311 orrs r1, r2 + 38ac: 000f movs r7, r1 + 38ae: 002c movs r4, r5 + 38b0: 46d8 mov r8, fp + 38b2: 0f7b lsrs r3, r7, #29 + 38b4: 00e4 lsls r4, r4, #3 + 38b6: 431c orrs r4, r3 + 38b8: 00ff lsls r7, r7, #3 + 38ba: 4e30 ldr r6, [pc, #192] ; (397c <__aeabi_dadd+0x618>) + 38bc: e5d6 b.n 346c <__aeabi_dadd+0x108> + 38be: 000c movs r4, r1 + 38c0: 0017 movs r7, r2 + 38c2: 0006 movs r6, r0 + 38c4: e5d2 b.n 346c <__aeabi_dadd+0x108> + 38c6: 2b00 cmp r3, #0 + 38c8: d038 beq.n 393c <__aeabi_dadd+0x5d8> + 38ca: 000b movs r3, r1 + 38cc: 4313 orrs r3, r2 + 38ce: d100 bne.n 38d2 <__aeabi_dadd+0x56e> + 38d0: e742 b.n 3758 <__aeabi_dadd+0x3f4> + 38d2: 08f8 lsrs r0, r7, #3 + 38d4: 0767 lsls r7, r4, #29 + 38d6: 4307 orrs r7, r0 + 38d8: 2080 movs r0, #128 ; 0x80 + 38da: 08e4 lsrs r4, r4, #3 + 38dc: 0300 lsls r0, r0, #12 + 38de: 4204 tst r4, r0 + 38e0: d0e7 beq.n 38b2 <__aeabi_dadd+0x54e> + 38e2: 08cb lsrs r3, r1, #3 + 38e4: 4203 tst r3, r0 + 38e6: d1e4 bne.n 38b2 <__aeabi_dadd+0x54e> + 38e8: 08d2 lsrs r2, r2, #3 + 38ea: 0749 lsls r1, r1, #29 + 38ec: 4311 orrs r1, r2 + 38ee: 000f movs r7, r1 + 38f0: 001c movs r4, r3 + 38f2: e7de b.n 38b2 <__aeabi_dadd+0x54e> + 38f4: 2700 movs r7, #0 + 38f6: 2400 movs r4, #0 + 38f8: e5d5 b.n 34a6 <__aeabi_dadd+0x142> + 38fa: 2100 movs r1, #0 + 38fc: e76b b.n 37d6 <__aeabi_dadd+0x472> + 38fe: 2500 movs r5, #0 + 3900: 2700 movs r7, #0 + 3902: e5f3 b.n 34ec <__aeabi_dadd+0x188> + 3904: 464e mov r6, r9 + 3906: 0025 movs r5, r4 + 3908: 3e20 subs r6, #32 + 390a: 40f5 lsrs r5, r6 + 390c: 464b mov r3, r9 + 390e: 002e movs r6, r5 + 3910: 2b20 cmp r3, #32 + 3912: d02d beq.n 3970 <__aeabi_dadd+0x60c> + 3914: 2540 movs r5, #64 ; 0x40 + 3916: 1aed subs r5, r5, r3 + 3918: 40ac lsls r4, r5 + 391a: 4327 orrs r7, r4 + 391c: 1e7c subs r4, r7, #1 + 391e: 41a7 sbcs r7, r4 + 3920: 2400 movs r4, #0 + 3922: 4337 orrs r7, r6 + 3924: e6c9 b.n 36ba <__aeabi_dadd+0x356> + 3926: 2480 movs r4, #128 ; 0x80 + 3928: 2500 movs r5, #0 + 392a: 0324 lsls r4, r4, #12 + 392c: 4e13 ldr r6, [pc, #76] ; (397c <__aeabi_dadd+0x618>) + 392e: 2700 movs r7, #0 + 3930: e5dc b.n 34ec <__aeabi_dadd+0x188> + 3932: 4327 orrs r7, r4 + 3934: 1e7c subs r4, r7, #1 + 3936: 41a7 sbcs r7, r4 + 3938: 2400 movs r4, #0 + 393a: e779 b.n 3830 <__aeabi_dadd+0x4cc> + 393c: 000c movs r4, r1 + 393e: 0017 movs r7, r2 + 3940: 4e0e ldr r6, [pc, #56] ; (397c <__aeabi_dadd+0x618>) + 3942: e593 b.n 346c <__aeabi_dadd+0x108> + 3944: 000c movs r4, r1 + 3946: 0017 movs r7, r2 + 3948: e590 b.n 346c <__aeabi_dadd+0x108> + 394a: 4656 mov r6, sl + 394c: 0023 movs r3, r4 + 394e: 3e20 subs r6, #32 + 3950: 40f3 lsrs r3, r6 + 3952: 4699 mov r9, r3 + 3954: 4653 mov r3, sl + 3956: 2b20 cmp r3, #32 + 3958: d00e beq.n 3978 <__aeabi_dadd+0x614> + 395a: 2340 movs r3, #64 ; 0x40 + 395c: 4656 mov r6, sl + 395e: 1b9b subs r3, r3, r6 + 3960: 409c lsls r4, r3 + 3962: 4327 orrs r7, r4 + 3964: 1e7c subs r4, r7, #1 + 3966: 41a7 sbcs r7, r4 + 3968: 464b mov r3, r9 + 396a: 2400 movs r4, #0 + 396c: 431f orrs r7, r3 + 396e: e75f b.n 3830 <__aeabi_dadd+0x4cc> + 3970: 2400 movs r4, #0 + 3972: e7d2 b.n 391a <__aeabi_dadd+0x5b6> + 3974: 0017 movs r7, r2 + 3976: e5b2 b.n 34de <__aeabi_dadd+0x17a> + 3978: 2400 movs r4, #0 + 397a: e7f2 b.n 3962 <__aeabi_dadd+0x5fe> + 397c: 000007ff .word 0x000007ff + 3980: ff7fffff .word 0xff7fffff + +00003984 <__aeabi_dmul>: + 3984: b5f0 push {r4, r5, r6, r7, lr} + 3986: 4657 mov r7, sl + 3988: 4645 mov r5, r8 + 398a: 46de mov lr, fp + 398c: 464e mov r6, r9 + 398e: b5e0 push {r5, r6, r7, lr} + 3990: 030c lsls r4, r1, #12 + 3992: 4698 mov r8, r3 + 3994: 004e lsls r6, r1, #1 + 3996: 0b23 lsrs r3, r4, #12 + 3998: b087 sub sp, #28 + 399a: 0007 movs r7, r0 + 399c: 4692 mov sl, r2 + 399e: 469b mov fp, r3 + 39a0: 0d76 lsrs r6, r6, #21 + 39a2: 0fcd lsrs r5, r1, #31 + 39a4: 2e00 cmp r6, #0 + 39a6: d06b beq.n 3a80 <__aeabi_dmul+0xfc> + 39a8: 4b6d ldr r3, [pc, #436] ; (3b60 <__aeabi_dmul+0x1dc>) + 39aa: 429e cmp r6, r3 + 39ac: d035 beq.n 3a1a <__aeabi_dmul+0x96> + 39ae: 2480 movs r4, #128 ; 0x80 + 39b0: 465b mov r3, fp + 39b2: 0f42 lsrs r2, r0, #29 + 39b4: 0424 lsls r4, r4, #16 + 39b6: 00db lsls r3, r3, #3 + 39b8: 4314 orrs r4, r2 + 39ba: 431c orrs r4, r3 + 39bc: 00c3 lsls r3, r0, #3 + 39be: 4699 mov r9, r3 + 39c0: 4b68 ldr r3, [pc, #416] ; (3b64 <__aeabi_dmul+0x1e0>) + 39c2: 46a3 mov fp, r4 + 39c4: 469c mov ip, r3 + 39c6: 2300 movs r3, #0 + 39c8: 2700 movs r7, #0 + 39ca: 4466 add r6, ip + 39cc: 9302 str r3, [sp, #8] + 39ce: 4643 mov r3, r8 + 39d0: 031c lsls r4, r3, #12 + 39d2: 005a lsls r2, r3, #1 + 39d4: 0fdb lsrs r3, r3, #31 + 39d6: 4650 mov r0, sl + 39d8: 0b24 lsrs r4, r4, #12 + 39da: 0d52 lsrs r2, r2, #21 + 39dc: 4698 mov r8, r3 + 39de: d100 bne.n 39e2 <__aeabi_dmul+0x5e> + 39e0: e076 b.n 3ad0 <__aeabi_dmul+0x14c> + 39e2: 4b5f ldr r3, [pc, #380] ; (3b60 <__aeabi_dmul+0x1dc>) + 39e4: 429a cmp r2, r3 + 39e6: d06d beq.n 3ac4 <__aeabi_dmul+0x140> + 39e8: 2380 movs r3, #128 ; 0x80 + 39ea: 0f41 lsrs r1, r0, #29 + 39ec: 041b lsls r3, r3, #16 + 39ee: 430b orrs r3, r1 + 39f0: 495c ldr r1, [pc, #368] ; (3b64 <__aeabi_dmul+0x1e0>) + 39f2: 00e4 lsls r4, r4, #3 + 39f4: 468c mov ip, r1 + 39f6: 431c orrs r4, r3 + 39f8: 00c3 lsls r3, r0, #3 + 39fa: 2000 movs r0, #0 + 39fc: 4462 add r2, ip + 39fe: 4641 mov r1, r8 + 3a00: 18b6 adds r6, r6, r2 + 3a02: 4069 eors r1, r5 + 3a04: 1c72 adds r2, r6, #1 + 3a06: 9101 str r1, [sp, #4] + 3a08: 4694 mov ip, r2 + 3a0a: 4307 orrs r7, r0 + 3a0c: 2f0f cmp r7, #15 + 3a0e: d900 bls.n 3a12 <__aeabi_dmul+0x8e> + 3a10: e0b0 b.n 3b74 <__aeabi_dmul+0x1f0> + 3a12: 4a55 ldr r2, [pc, #340] ; (3b68 <__aeabi_dmul+0x1e4>) + 3a14: 00bf lsls r7, r7, #2 + 3a16: 59d2 ldr r2, [r2, r7] + 3a18: 4697 mov pc, r2 + 3a1a: 465b mov r3, fp + 3a1c: 4303 orrs r3, r0 + 3a1e: 4699 mov r9, r3 + 3a20: d000 beq.n 3a24 <__aeabi_dmul+0xa0> + 3a22: e087 b.n 3b34 <__aeabi_dmul+0x1b0> + 3a24: 2300 movs r3, #0 + 3a26: 469b mov fp, r3 + 3a28: 3302 adds r3, #2 + 3a2a: 2708 movs r7, #8 + 3a2c: 9302 str r3, [sp, #8] + 3a2e: e7ce b.n 39ce <__aeabi_dmul+0x4a> + 3a30: 4642 mov r2, r8 + 3a32: 9201 str r2, [sp, #4] + 3a34: 2802 cmp r0, #2 + 3a36: d067 beq.n 3b08 <__aeabi_dmul+0x184> + 3a38: 2803 cmp r0, #3 + 3a3a: d100 bne.n 3a3e <__aeabi_dmul+0xba> + 3a3c: e20e b.n 3e5c <__aeabi_dmul+0x4d8> + 3a3e: 2801 cmp r0, #1 + 3a40: d000 beq.n 3a44 <__aeabi_dmul+0xc0> + 3a42: e162 b.n 3d0a <__aeabi_dmul+0x386> + 3a44: 2300 movs r3, #0 + 3a46: 2400 movs r4, #0 + 3a48: 2200 movs r2, #0 + 3a4a: 4699 mov r9, r3 + 3a4c: 9901 ldr r1, [sp, #4] + 3a4e: 4001 ands r1, r0 + 3a50: b2cd uxtb r5, r1 + 3a52: 2100 movs r1, #0 + 3a54: 0312 lsls r2, r2, #12 + 3a56: 0d0b lsrs r3, r1, #20 + 3a58: 0b12 lsrs r2, r2, #12 + 3a5a: 051b lsls r3, r3, #20 + 3a5c: 4313 orrs r3, r2 + 3a5e: 4a43 ldr r2, [pc, #268] ; (3b6c <__aeabi_dmul+0x1e8>) + 3a60: 0524 lsls r4, r4, #20 + 3a62: 4013 ands r3, r2 + 3a64: 431c orrs r4, r3 + 3a66: 0064 lsls r4, r4, #1 + 3a68: 07ed lsls r5, r5, #31 + 3a6a: 0864 lsrs r4, r4, #1 + 3a6c: 432c orrs r4, r5 + 3a6e: 4648 mov r0, r9 + 3a70: 0021 movs r1, r4 + 3a72: b007 add sp, #28 + 3a74: bc3c pop {r2, r3, r4, r5} + 3a76: 4690 mov r8, r2 + 3a78: 4699 mov r9, r3 + 3a7a: 46a2 mov sl, r4 + 3a7c: 46ab mov fp, r5 + 3a7e: bdf0 pop {r4, r5, r6, r7, pc} + 3a80: 4303 orrs r3, r0 + 3a82: 4699 mov r9, r3 + 3a84: d04f beq.n 3b26 <__aeabi_dmul+0x1a2> + 3a86: 465b mov r3, fp + 3a88: 2b00 cmp r3, #0 + 3a8a: d100 bne.n 3a8e <__aeabi_dmul+0x10a> + 3a8c: e189 b.n 3da2 <__aeabi_dmul+0x41e> + 3a8e: 4658 mov r0, fp + 3a90: f000 faba bl 4008 <__clzsi2> + 3a94: 0003 movs r3, r0 + 3a96: 3b0b subs r3, #11 + 3a98: 2b1c cmp r3, #28 + 3a9a: dd00 ble.n 3a9e <__aeabi_dmul+0x11a> + 3a9c: e17a b.n 3d94 <__aeabi_dmul+0x410> + 3a9e: 221d movs r2, #29 + 3aa0: 1ad3 subs r3, r2, r3 + 3aa2: 003a movs r2, r7 + 3aa4: 0001 movs r1, r0 + 3aa6: 465c mov r4, fp + 3aa8: 40da lsrs r2, r3 + 3aaa: 3908 subs r1, #8 + 3aac: 408c lsls r4, r1 + 3aae: 0013 movs r3, r2 + 3ab0: 408f lsls r7, r1 + 3ab2: 4323 orrs r3, r4 + 3ab4: 469b mov fp, r3 + 3ab6: 46b9 mov r9, r7 + 3ab8: 2300 movs r3, #0 + 3aba: 4e2d ldr r6, [pc, #180] ; (3b70 <__aeabi_dmul+0x1ec>) + 3abc: 2700 movs r7, #0 + 3abe: 1a36 subs r6, r6, r0 + 3ac0: 9302 str r3, [sp, #8] + 3ac2: e784 b.n 39ce <__aeabi_dmul+0x4a> + 3ac4: 4653 mov r3, sl + 3ac6: 4323 orrs r3, r4 + 3ac8: d12a bne.n 3b20 <__aeabi_dmul+0x19c> + 3aca: 2400 movs r4, #0 + 3acc: 2002 movs r0, #2 + 3ace: e796 b.n 39fe <__aeabi_dmul+0x7a> + 3ad0: 4653 mov r3, sl + 3ad2: 4323 orrs r3, r4 + 3ad4: d020 beq.n 3b18 <__aeabi_dmul+0x194> + 3ad6: 2c00 cmp r4, #0 + 3ad8: d100 bne.n 3adc <__aeabi_dmul+0x158> + 3ada: e157 b.n 3d8c <__aeabi_dmul+0x408> + 3adc: 0020 movs r0, r4 + 3ade: f000 fa93 bl 4008 <__clzsi2> + 3ae2: 0003 movs r3, r0 + 3ae4: 3b0b subs r3, #11 + 3ae6: 2b1c cmp r3, #28 + 3ae8: dd00 ble.n 3aec <__aeabi_dmul+0x168> + 3aea: e149 b.n 3d80 <__aeabi_dmul+0x3fc> + 3aec: 211d movs r1, #29 + 3aee: 1acb subs r3, r1, r3 + 3af0: 4651 mov r1, sl + 3af2: 0002 movs r2, r0 + 3af4: 40d9 lsrs r1, r3 + 3af6: 4653 mov r3, sl + 3af8: 3a08 subs r2, #8 + 3afa: 4094 lsls r4, r2 + 3afc: 4093 lsls r3, r2 + 3afe: 430c orrs r4, r1 + 3b00: 4a1b ldr r2, [pc, #108] ; (3b70 <__aeabi_dmul+0x1ec>) + 3b02: 1a12 subs r2, r2, r0 + 3b04: 2000 movs r0, #0 + 3b06: e77a b.n 39fe <__aeabi_dmul+0x7a> + 3b08: 2501 movs r5, #1 + 3b0a: 9b01 ldr r3, [sp, #4] + 3b0c: 4c14 ldr r4, [pc, #80] ; (3b60 <__aeabi_dmul+0x1dc>) + 3b0e: 401d ands r5, r3 + 3b10: 2300 movs r3, #0 + 3b12: 2200 movs r2, #0 + 3b14: 4699 mov r9, r3 + 3b16: e79c b.n 3a52 <__aeabi_dmul+0xce> + 3b18: 2400 movs r4, #0 + 3b1a: 2200 movs r2, #0 + 3b1c: 2001 movs r0, #1 + 3b1e: e76e b.n 39fe <__aeabi_dmul+0x7a> + 3b20: 4653 mov r3, sl + 3b22: 2003 movs r0, #3 + 3b24: e76b b.n 39fe <__aeabi_dmul+0x7a> + 3b26: 2300 movs r3, #0 + 3b28: 469b mov fp, r3 + 3b2a: 3301 adds r3, #1 + 3b2c: 2704 movs r7, #4 + 3b2e: 2600 movs r6, #0 + 3b30: 9302 str r3, [sp, #8] + 3b32: e74c b.n 39ce <__aeabi_dmul+0x4a> + 3b34: 2303 movs r3, #3 + 3b36: 4681 mov r9, r0 + 3b38: 270c movs r7, #12 + 3b3a: 9302 str r3, [sp, #8] + 3b3c: e747 b.n 39ce <__aeabi_dmul+0x4a> + 3b3e: 2280 movs r2, #128 ; 0x80 + 3b40: 2300 movs r3, #0 + 3b42: 2500 movs r5, #0 + 3b44: 0312 lsls r2, r2, #12 + 3b46: 4699 mov r9, r3 + 3b48: 4c05 ldr r4, [pc, #20] ; (3b60 <__aeabi_dmul+0x1dc>) + 3b4a: e782 b.n 3a52 <__aeabi_dmul+0xce> + 3b4c: 465c mov r4, fp + 3b4e: 464b mov r3, r9 + 3b50: 9802 ldr r0, [sp, #8] + 3b52: e76f b.n 3a34 <__aeabi_dmul+0xb0> + 3b54: 465c mov r4, fp + 3b56: 464b mov r3, r9 + 3b58: 9501 str r5, [sp, #4] + 3b5a: 9802 ldr r0, [sp, #8] + 3b5c: e76a b.n 3a34 <__aeabi_dmul+0xb0> + 3b5e: 46c0 nop ; (mov r8, r8) + 3b60: 000007ff .word 0x000007ff + 3b64: fffffc01 .word 0xfffffc01 + 3b68: 00009684 .word 0x00009684 + 3b6c: 800fffff .word 0x800fffff + 3b70: fffffc0d .word 0xfffffc0d + 3b74: 464a mov r2, r9 + 3b76: 4649 mov r1, r9 + 3b78: 0c17 lsrs r7, r2, #16 + 3b7a: 0c1a lsrs r2, r3, #16 + 3b7c: 041b lsls r3, r3, #16 + 3b7e: 0c1b lsrs r3, r3, #16 + 3b80: 0408 lsls r0, r1, #16 + 3b82: 0019 movs r1, r3 + 3b84: 0c00 lsrs r0, r0, #16 + 3b86: 4341 muls r1, r0 + 3b88: 0015 movs r5, r2 + 3b8a: 4688 mov r8, r1 + 3b8c: 0019 movs r1, r3 + 3b8e: 437d muls r5, r7 + 3b90: 4379 muls r1, r7 + 3b92: 9503 str r5, [sp, #12] + 3b94: 4689 mov r9, r1 + 3b96: 0029 movs r1, r5 + 3b98: 0015 movs r5, r2 + 3b9a: 4345 muls r5, r0 + 3b9c: 444d add r5, r9 + 3b9e: 9502 str r5, [sp, #8] + 3ba0: 4645 mov r5, r8 + 3ba2: 0c2d lsrs r5, r5, #16 + 3ba4: 46aa mov sl, r5 + 3ba6: 9d02 ldr r5, [sp, #8] + 3ba8: 4455 add r5, sl + 3baa: 45a9 cmp r9, r5 + 3bac: d906 bls.n 3bbc <__aeabi_dmul+0x238> + 3bae: 468a mov sl, r1 + 3bb0: 2180 movs r1, #128 ; 0x80 + 3bb2: 0249 lsls r1, r1, #9 + 3bb4: 4689 mov r9, r1 + 3bb6: 44ca add sl, r9 + 3bb8: 4651 mov r1, sl + 3bba: 9103 str r1, [sp, #12] + 3bbc: 0c29 lsrs r1, r5, #16 + 3bbe: 9104 str r1, [sp, #16] + 3bc0: 4641 mov r1, r8 + 3bc2: 0409 lsls r1, r1, #16 + 3bc4: 042d lsls r5, r5, #16 + 3bc6: 0c09 lsrs r1, r1, #16 + 3bc8: 4688 mov r8, r1 + 3bca: 0029 movs r1, r5 + 3bcc: 0c25 lsrs r5, r4, #16 + 3bce: 0424 lsls r4, r4, #16 + 3bd0: 4441 add r1, r8 + 3bd2: 0c24 lsrs r4, r4, #16 + 3bd4: 9105 str r1, [sp, #20] + 3bd6: 0021 movs r1, r4 + 3bd8: 4341 muls r1, r0 + 3bda: 4688 mov r8, r1 + 3bdc: 0021 movs r1, r4 + 3bde: 4379 muls r1, r7 + 3be0: 468a mov sl, r1 + 3be2: 4368 muls r0, r5 + 3be4: 4641 mov r1, r8 + 3be6: 4450 add r0, sl + 3be8: 4681 mov r9, r0 + 3bea: 0c08 lsrs r0, r1, #16 + 3bec: 4448 add r0, r9 + 3bee: 436f muls r7, r5 + 3bf0: 4582 cmp sl, r0 + 3bf2: d903 bls.n 3bfc <__aeabi_dmul+0x278> + 3bf4: 2180 movs r1, #128 ; 0x80 + 3bf6: 0249 lsls r1, r1, #9 + 3bf8: 4689 mov r9, r1 + 3bfa: 444f add r7, r9 + 3bfc: 0c01 lsrs r1, r0, #16 + 3bfe: 4689 mov r9, r1 + 3c00: 0039 movs r1, r7 + 3c02: 4449 add r1, r9 + 3c04: 9102 str r1, [sp, #8] + 3c06: 4641 mov r1, r8 + 3c08: 040f lsls r7, r1, #16 + 3c0a: 9904 ldr r1, [sp, #16] + 3c0c: 0c3f lsrs r7, r7, #16 + 3c0e: 4688 mov r8, r1 + 3c10: 0400 lsls r0, r0, #16 + 3c12: 19c0 adds r0, r0, r7 + 3c14: 4480 add r8, r0 + 3c16: 4641 mov r1, r8 + 3c18: 9104 str r1, [sp, #16] + 3c1a: 4659 mov r1, fp + 3c1c: 0c0f lsrs r7, r1, #16 + 3c1e: 0409 lsls r1, r1, #16 + 3c20: 0c09 lsrs r1, r1, #16 + 3c22: 4688 mov r8, r1 + 3c24: 4359 muls r1, r3 + 3c26: 468a mov sl, r1 + 3c28: 0039 movs r1, r7 + 3c2a: 4351 muls r1, r2 + 3c2c: 4689 mov r9, r1 + 3c2e: 4641 mov r1, r8 + 3c30: 434a muls r2, r1 + 3c32: 4651 mov r1, sl + 3c34: 0c09 lsrs r1, r1, #16 + 3c36: 468b mov fp, r1 + 3c38: 437b muls r3, r7 + 3c3a: 18d2 adds r2, r2, r3 + 3c3c: 445a add r2, fp + 3c3e: 4293 cmp r3, r2 + 3c40: d903 bls.n 3c4a <__aeabi_dmul+0x2c6> + 3c42: 2380 movs r3, #128 ; 0x80 + 3c44: 025b lsls r3, r3, #9 + 3c46: 469b mov fp, r3 + 3c48: 44d9 add r9, fp + 3c4a: 4651 mov r1, sl + 3c4c: 0409 lsls r1, r1, #16 + 3c4e: 0c09 lsrs r1, r1, #16 + 3c50: 468a mov sl, r1 + 3c52: 4641 mov r1, r8 + 3c54: 4361 muls r1, r4 + 3c56: 437c muls r4, r7 + 3c58: 0c13 lsrs r3, r2, #16 + 3c5a: 0412 lsls r2, r2, #16 + 3c5c: 444b add r3, r9 + 3c5e: 4452 add r2, sl + 3c60: 46a1 mov r9, r4 + 3c62: 468a mov sl, r1 + 3c64: 003c movs r4, r7 + 3c66: 4641 mov r1, r8 + 3c68: 436c muls r4, r5 + 3c6a: 434d muls r5, r1 + 3c6c: 4651 mov r1, sl + 3c6e: 444d add r5, r9 + 3c70: 0c0f lsrs r7, r1, #16 + 3c72: 197d adds r5, r7, r5 + 3c74: 45a9 cmp r9, r5 + 3c76: d903 bls.n 3c80 <__aeabi_dmul+0x2fc> + 3c78: 2180 movs r1, #128 ; 0x80 + 3c7a: 0249 lsls r1, r1, #9 + 3c7c: 4688 mov r8, r1 + 3c7e: 4444 add r4, r8 + 3c80: 9f04 ldr r7, [sp, #16] + 3c82: 9903 ldr r1, [sp, #12] + 3c84: 46b8 mov r8, r7 + 3c86: 4441 add r1, r8 + 3c88: 468b mov fp, r1 + 3c8a: 4583 cmp fp, r0 + 3c8c: 4180 sbcs r0, r0 + 3c8e: 4241 negs r1, r0 + 3c90: 4688 mov r8, r1 + 3c92: 4651 mov r1, sl + 3c94: 0408 lsls r0, r1, #16 + 3c96: 042f lsls r7, r5, #16 + 3c98: 0c00 lsrs r0, r0, #16 + 3c9a: 183f adds r7, r7, r0 + 3c9c: 4658 mov r0, fp + 3c9e: 9902 ldr r1, [sp, #8] + 3ca0: 1810 adds r0, r2, r0 + 3ca2: 4689 mov r9, r1 + 3ca4: 4290 cmp r0, r2 + 3ca6: 4192 sbcs r2, r2 + 3ca8: 444f add r7, r9 + 3caa: 46ba mov sl, r7 + 3cac: 4252 negs r2, r2 + 3cae: 4699 mov r9, r3 + 3cb0: 4693 mov fp, r2 + 3cb2: 44c2 add sl, r8 + 3cb4: 44d1 add r9, sl + 3cb6: 44cb add fp, r9 + 3cb8: 428f cmp r7, r1 + 3cba: 41bf sbcs r7, r7 + 3cbc: 45c2 cmp sl, r8 + 3cbe: 4189 sbcs r1, r1 + 3cc0: 4599 cmp r9, r3 + 3cc2: 419b sbcs r3, r3 + 3cc4: 4593 cmp fp, r2 + 3cc6: 4192 sbcs r2, r2 + 3cc8: 427f negs r7, r7 + 3cca: 4249 negs r1, r1 + 3ccc: 0c2d lsrs r5, r5, #16 + 3cce: 4252 negs r2, r2 + 3cd0: 430f orrs r7, r1 + 3cd2: 425b negs r3, r3 + 3cd4: 4313 orrs r3, r2 + 3cd6: 197f adds r7, r7, r5 + 3cd8: 18ff adds r7, r7, r3 + 3cda: 465b mov r3, fp + 3cdc: 193c adds r4, r7, r4 + 3cde: 0ddb lsrs r3, r3, #23 + 3ce0: 9a05 ldr r2, [sp, #20] + 3ce2: 0264 lsls r4, r4, #9 + 3ce4: 431c orrs r4, r3 + 3ce6: 0243 lsls r3, r0, #9 + 3ce8: 4313 orrs r3, r2 + 3cea: 1e5d subs r5, r3, #1 + 3cec: 41ab sbcs r3, r5 + 3cee: 465a mov r2, fp + 3cf0: 0dc0 lsrs r0, r0, #23 + 3cf2: 4303 orrs r3, r0 + 3cf4: 0252 lsls r2, r2, #9 + 3cf6: 4313 orrs r3, r2 + 3cf8: 01e2 lsls r2, r4, #7 + 3cfa: d556 bpl.n 3daa <__aeabi_dmul+0x426> + 3cfc: 2001 movs r0, #1 + 3cfe: 085a lsrs r2, r3, #1 + 3d00: 4003 ands r3, r0 + 3d02: 4313 orrs r3, r2 + 3d04: 07e2 lsls r2, r4, #31 + 3d06: 4313 orrs r3, r2 + 3d08: 0864 lsrs r4, r4, #1 + 3d0a: 485a ldr r0, [pc, #360] ; (3e74 <__aeabi_dmul+0x4f0>) + 3d0c: 4460 add r0, ip + 3d0e: 2800 cmp r0, #0 + 3d10: dd4d ble.n 3dae <__aeabi_dmul+0x42a> + 3d12: 075a lsls r2, r3, #29 + 3d14: d009 beq.n 3d2a <__aeabi_dmul+0x3a6> + 3d16: 220f movs r2, #15 + 3d18: 401a ands r2, r3 + 3d1a: 2a04 cmp r2, #4 + 3d1c: d005 beq.n 3d2a <__aeabi_dmul+0x3a6> + 3d1e: 1d1a adds r2, r3, #4 + 3d20: 429a cmp r2, r3 + 3d22: 419b sbcs r3, r3 + 3d24: 425b negs r3, r3 + 3d26: 18e4 adds r4, r4, r3 + 3d28: 0013 movs r3, r2 + 3d2a: 01e2 lsls r2, r4, #7 + 3d2c: d504 bpl.n 3d38 <__aeabi_dmul+0x3b4> + 3d2e: 2080 movs r0, #128 ; 0x80 + 3d30: 4a51 ldr r2, [pc, #324] ; (3e78 <__aeabi_dmul+0x4f4>) + 3d32: 00c0 lsls r0, r0, #3 + 3d34: 4014 ands r4, r2 + 3d36: 4460 add r0, ip + 3d38: 4a50 ldr r2, [pc, #320] ; (3e7c <__aeabi_dmul+0x4f8>) + 3d3a: 4290 cmp r0, r2 + 3d3c: dd00 ble.n 3d40 <__aeabi_dmul+0x3bc> + 3d3e: e6e3 b.n 3b08 <__aeabi_dmul+0x184> + 3d40: 2501 movs r5, #1 + 3d42: 08db lsrs r3, r3, #3 + 3d44: 0762 lsls r2, r4, #29 + 3d46: 431a orrs r2, r3 + 3d48: 0264 lsls r4, r4, #9 + 3d4a: 9b01 ldr r3, [sp, #4] + 3d4c: 4691 mov r9, r2 + 3d4e: 0b22 lsrs r2, r4, #12 + 3d50: 0544 lsls r4, r0, #21 + 3d52: 0d64 lsrs r4, r4, #21 + 3d54: 401d ands r5, r3 + 3d56: e67c b.n 3a52 <__aeabi_dmul+0xce> + 3d58: 2280 movs r2, #128 ; 0x80 + 3d5a: 4659 mov r1, fp + 3d5c: 0312 lsls r2, r2, #12 + 3d5e: 4211 tst r1, r2 + 3d60: d008 beq.n 3d74 <__aeabi_dmul+0x3f0> + 3d62: 4214 tst r4, r2 + 3d64: d106 bne.n 3d74 <__aeabi_dmul+0x3f0> + 3d66: 4322 orrs r2, r4 + 3d68: 0312 lsls r2, r2, #12 + 3d6a: 0b12 lsrs r2, r2, #12 + 3d6c: 4645 mov r5, r8 + 3d6e: 4699 mov r9, r3 + 3d70: 4c43 ldr r4, [pc, #268] ; (3e80 <__aeabi_dmul+0x4fc>) + 3d72: e66e b.n 3a52 <__aeabi_dmul+0xce> + 3d74: 465b mov r3, fp + 3d76: 431a orrs r2, r3 + 3d78: 0312 lsls r2, r2, #12 + 3d7a: 0b12 lsrs r2, r2, #12 + 3d7c: 4c40 ldr r4, [pc, #256] ; (3e80 <__aeabi_dmul+0x4fc>) + 3d7e: e668 b.n 3a52 <__aeabi_dmul+0xce> + 3d80: 0003 movs r3, r0 + 3d82: 4654 mov r4, sl + 3d84: 3b28 subs r3, #40 ; 0x28 + 3d86: 409c lsls r4, r3 + 3d88: 2300 movs r3, #0 + 3d8a: e6b9 b.n 3b00 <__aeabi_dmul+0x17c> + 3d8c: f000 f93c bl 4008 <__clzsi2> + 3d90: 3020 adds r0, #32 + 3d92: e6a6 b.n 3ae2 <__aeabi_dmul+0x15e> + 3d94: 0003 movs r3, r0 + 3d96: 3b28 subs r3, #40 ; 0x28 + 3d98: 409f lsls r7, r3 + 3d9a: 2300 movs r3, #0 + 3d9c: 46bb mov fp, r7 + 3d9e: 4699 mov r9, r3 + 3da0: e68a b.n 3ab8 <__aeabi_dmul+0x134> + 3da2: f000 f931 bl 4008 <__clzsi2> + 3da6: 3020 adds r0, #32 + 3da8: e674 b.n 3a94 <__aeabi_dmul+0x110> + 3daa: 46b4 mov ip, r6 + 3dac: e7ad b.n 3d0a <__aeabi_dmul+0x386> + 3dae: 2501 movs r5, #1 + 3db0: 1a2a subs r2, r5, r0 + 3db2: 2a38 cmp r2, #56 ; 0x38 + 3db4: dd06 ble.n 3dc4 <__aeabi_dmul+0x440> + 3db6: 9b01 ldr r3, [sp, #4] + 3db8: 2400 movs r4, #0 + 3dba: 401d ands r5, r3 + 3dbc: 2300 movs r3, #0 + 3dbe: 2200 movs r2, #0 + 3dc0: 4699 mov r9, r3 + 3dc2: e646 b.n 3a52 <__aeabi_dmul+0xce> + 3dc4: 2a1f cmp r2, #31 + 3dc6: dc21 bgt.n 3e0c <__aeabi_dmul+0x488> + 3dc8: 2520 movs r5, #32 + 3dca: 0020 movs r0, r4 + 3dcc: 1aad subs r5, r5, r2 + 3dce: 001e movs r6, r3 + 3dd0: 40ab lsls r3, r5 + 3dd2: 40a8 lsls r0, r5 + 3dd4: 40d6 lsrs r6, r2 + 3dd6: 1e5d subs r5, r3, #1 + 3dd8: 41ab sbcs r3, r5 + 3dda: 4330 orrs r0, r6 + 3ddc: 4318 orrs r0, r3 + 3dde: 40d4 lsrs r4, r2 + 3de0: 0743 lsls r3, r0, #29 + 3de2: d009 beq.n 3df8 <__aeabi_dmul+0x474> + 3de4: 230f movs r3, #15 + 3de6: 4003 ands r3, r0 + 3de8: 2b04 cmp r3, #4 + 3dea: d005 beq.n 3df8 <__aeabi_dmul+0x474> + 3dec: 0003 movs r3, r0 + 3dee: 1d18 adds r0, r3, #4 + 3df0: 4298 cmp r0, r3 + 3df2: 419b sbcs r3, r3 + 3df4: 425b negs r3, r3 + 3df6: 18e4 adds r4, r4, r3 + 3df8: 0223 lsls r3, r4, #8 + 3dfa: d521 bpl.n 3e40 <__aeabi_dmul+0x4bc> + 3dfc: 2501 movs r5, #1 + 3dfe: 9b01 ldr r3, [sp, #4] + 3e00: 2401 movs r4, #1 + 3e02: 401d ands r5, r3 + 3e04: 2300 movs r3, #0 + 3e06: 2200 movs r2, #0 + 3e08: 4699 mov r9, r3 + 3e0a: e622 b.n 3a52 <__aeabi_dmul+0xce> + 3e0c: 251f movs r5, #31 + 3e0e: 0021 movs r1, r4 + 3e10: 426d negs r5, r5 + 3e12: 1a28 subs r0, r5, r0 + 3e14: 40c1 lsrs r1, r0 + 3e16: 0008 movs r0, r1 + 3e18: 2a20 cmp r2, #32 + 3e1a: d01d beq.n 3e58 <__aeabi_dmul+0x4d4> + 3e1c: 355f adds r5, #95 ; 0x5f + 3e1e: 1aaa subs r2, r5, r2 + 3e20: 4094 lsls r4, r2 + 3e22: 4323 orrs r3, r4 + 3e24: 1e5c subs r4, r3, #1 + 3e26: 41a3 sbcs r3, r4 + 3e28: 2507 movs r5, #7 + 3e2a: 4303 orrs r3, r0 + 3e2c: 401d ands r5, r3 + 3e2e: 2200 movs r2, #0 + 3e30: 2d00 cmp r5, #0 + 3e32: d009 beq.n 3e48 <__aeabi_dmul+0x4c4> + 3e34: 220f movs r2, #15 + 3e36: 2400 movs r4, #0 + 3e38: 401a ands r2, r3 + 3e3a: 0018 movs r0, r3 + 3e3c: 2a04 cmp r2, #4 + 3e3e: d1d6 bne.n 3dee <__aeabi_dmul+0x46a> + 3e40: 0003 movs r3, r0 + 3e42: 0765 lsls r5, r4, #29 + 3e44: 0264 lsls r4, r4, #9 + 3e46: 0b22 lsrs r2, r4, #12 + 3e48: 08db lsrs r3, r3, #3 + 3e4a: 432b orrs r3, r5 + 3e4c: 2501 movs r5, #1 + 3e4e: 4699 mov r9, r3 + 3e50: 9b01 ldr r3, [sp, #4] + 3e52: 2400 movs r4, #0 + 3e54: 401d ands r5, r3 + 3e56: e5fc b.n 3a52 <__aeabi_dmul+0xce> + 3e58: 2400 movs r4, #0 + 3e5a: e7e2 b.n 3e22 <__aeabi_dmul+0x49e> + 3e5c: 2280 movs r2, #128 ; 0x80 + 3e5e: 2501 movs r5, #1 + 3e60: 0312 lsls r2, r2, #12 + 3e62: 4322 orrs r2, r4 + 3e64: 9901 ldr r1, [sp, #4] + 3e66: 0312 lsls r2, r2, #12 + 3e68: 0b12 lsrs r2, r2, #12 + 3e6a: 400d ands r5, r1 + 3e6c: 4699 mov r9, r3 + 3e6e: 4c04 ldr r4, [pc, #16] ; (3e80 <__aeabi_dmul+0x4fc>) + 3e70: e5ef b.n 3a52 <__aeabi_dmul+0xce> + 3e72: 46c0 nop ; (mov r8, r8) + 3e74: 000003ff .word 0x000003ff + 3e78: feffffff .word 0xfeffffff + 3e7c: 000007fe .word 0x000007fe + 3e80: 000007ff .word 0x000007ff + +00003e84 <__aeabi_ui2d>: + 3e84: b510 push {r4, lr} + 3e86: 1e04 subs r4, r0, #0 + 3e88: d028 beq.n 3edc <__aeabi_ui2d+0x58> + 3e8a: f000 f8bd bl 4008 <__clzsi2> + 3e8e: 4b15 ldr r3, [pc, #84] ; (3ee4 <__aeabi_ui2d+0x60>) + 3e90: 4a15 ldr r2, [pc, #84] ; (3ee8 <__aeabi_ui2d+0x64>) + 3e92: 1a1b subs r3, r3, r0 + 3e94: 1ad2 subs r2, r2, r3 + 3e96: 2a1f cmp r2, #31 + 3e98: dd15 ble.n 3ec6 <__aeabi_ui2d+0x42> + 3e9a: 4a14 ldr r2, [pc, #80] ; (3eec <__aeabi_ui2d+0x68>) + 3e9c: 1ad2 subs r2, r2, r3 + 3e9e: 4094 lsls r4, r2 + 3ea0: 2200 movs r2, #0 + 3ea2: 0324 lsls r4, r4, #12 + 3ea4: 055b lsls r3, r3, #21 + 3ea6: 0b24 lsrs r4, r4, #12 + 3ea8: 0d5b lsrs r3, r3, #21 + 3eaa: 2100 movs r1, #0 + 3eac: 0010 movs r0, r2 + 3eae: 0324 lsls r4, r4, #12 + 3eb0: 0d0a lsrs r2, r1, #20 + 3eb2: 0b24 lsrs r4, r4, #12 + 3eb4: 0512 lsls r2, r2, #20 + 3eb6: 4322 orrs r2, r4 + 3eb8: 4c0d ldr r4, [pc, #52] ; (3ef0 <__aeabi_ui2d+0x6c>) + 3eba: 051b lsls r3, r3, #20 + 3ebc: 4022 ands r2, r4 + 3ebe: 4313 orrs r3, r2 + 3ec0: 005b lsls r3, r3, #1 + 3ec2: 0859 lsrs r1, r3, #1 + 3ec4: bd10 pop {r4, pc} + 3ec6: 0021 movs r1, r4 + 3ec8: 4091 lsls r1, r2 + 3eca: 000a movs r2, r1 + 3ecc: 210b movs r1, #11 + 3ece: 1a08 subs r0, r1, r0 + 3ed0: 40c4 lsrs r4, r0 + 3ed2: 055b lsls r3, r3, #21 + 3ed4: 0324 lsls r4, r4, #12 + 3ed6: 0b24 lsrs r4, r4, #12 + 3ed8: 0d5b lsrs r3, r3, #21 + 3eda: e7e6 b.n 3eaa <__aeabi_ui2d+0x26> + 3edc: 2300 movs r3, #0 + 3ede: 2400 movs r4, #0 + 3ee0: 2200 movs r2, #0 + 3ee2: e7e2 b.n 3eaa <__aeabi_ui2d+0x26> + 3ee4: 0000041e .word 0x0000041e + 3ee8: 00000433 .word 0x00000433 + 3eec: 00000413 .word 0x00000413 + 3ef0: 800fffff .word 0x800fffff + +00003ef4 <__aeabi_d2f>: + 3ef4: b5f0 push {r4, r5, r6, r7, lr} + 3ef6: 004c lsls r4, r1, #1 + 3ef8: 0d64 lsrs r4, r4, #21 + 3efa: 030b lsls r3, r1, #12 + 3efc: 1c62 adds r2, r4, #1 + 3efe: 0f45 lsrs r5, r0, #29 + 3f00: 0a5b lsrs r3, r3, #9 + 3f02: 0552 lsls r2, r2, #21 + 3f04: 432b orrs r3, r5 + 3f06: 0fc9 lsrs r1, r1, #31 + 3f08: 00c5 lsls r5, r0, #3 + 3f0a: 0d52 lsrs r2, r2, #21 + 3f0c: 2a01 cmp r2, #1 + 3f0e: dd28 ble.n 3f62 <__aeabi_d2f+0x6e> + 3f10: 4a3a ldr r2, [pc, #232] ; (3ffc <__aeabi_d2f+0x108>) + 3f12: 18a6 adds r6, r4, r2 + 3f14: 2efe cmp r6, #254 ; 0xfe + 3f16: dc1b bgt.n 3f50 <__aeabi_d2f+0x5c> + 3f18: 2e00 cmp r6, #0 + 3f1a: dd3e ble.n 3f9a <__aeabi_d2f+0xa6> + 3f1c: 0180 lsls r0, r0, #6 + 3f1e: 0002 movs r2, r0 + 3f20: 1e50 subs r0, r2, #1 + 3f22: 4182 sbcs r2, r0 + 3f24: 0f6d lsrs r5, r5, #29 + 3f26: 432a orrs r2, r5 + 3f28: 00db lsls r3, r3, #3 + 3f2a: 4313 orrs r3, r2 + 3f2c: 075a lsls r2, r3, #29 + 3f2e: d004 beq.n 3f3a <__aeabi_d2f+0x46> + 3f30: 220f movs r2, #15 + 3f32: 401a ands r2, r3 + 3f34: 2a04 cmp r2, #4 + 3f36: d000 beq.n 3f3a <__aeabi_d2f+0x46> + 3f38: 3304 adds r3, #4 + 3f3a: 2280 movs r2, #128 ; 0x80 + 3f3c: 04d2 lsls r2, r2, #19 + 3f3e: 401a ands r2, r3 + 3f40: d05a beq.n 3ff8 <__aeabi_d2f+0x104> + 3f42: 3601 adds r6, #1 + 3f44: 2eff cmp r6, #255 ; 0xff + 3f46: d003 beq.n 3f50 <__aeabi_d2f+0x5c> + 3f48: 019b lsls r3, r3, #6 + 3f4a: 0a5b lsrs r3, r3, #9 + 3f4c: b2f4 uxtb r4, r6 + 3f4e: e001 b.n 3f54 <__aeabi_d2f+0x60> + 3f50: 24ff movs r4, #255 ; 0xff + 3f52: 2300 movs r3, #0 + 3f54: 0258 lsls r0, r3, #9 + 3f56: 05e4 lsls r4, r4, #23 + 3f58: 0a40 lsrs r0, r0, #9 + 3f5a: 07c9 lsls r1, r1, #31 + 3f5c: 4320 orrs r0, r4 + 3f5e: 4308 orrs r0, r1 + 3f60: bdf0 pop {r4, r5, r6, r7, pc} + 3f62: 2c00 cmp r4, #0 + 3f64: d007 beq.n 3f76 <__aeabi_d2f+0x82> + 3f66: 431d orrs r5, r3 + 3f68: d0f2 beq.n 3f50 <__aeabi_d2f+0x5c> + 3f6a: 2080 movs r0, #128 ; 0x80 + 3f6c: 00db lsls r3, r3, #3 + 3f6e: 0480 lsls r0, r0, #18 + 3f70: 4303 orrs r3, r0 + 3f72: 26ff movs r6, #255 ; 0xff + 3f74: e7da b.n 3f2c <__aeabi_d2f+0x38> + 3f76: 432b orrs r3, r5 + 3f78: d003 beq.n 3f82 <__aeabi_d2f+0x8e> + 3f7a: 2305 movs r3, #5 + 3f7c: 08db lsrs r3, r3, #3 + 3f7e: 2cff cmp r4, #255 ; 0xff + 3f80: d003 beq.n 3f8a <__aeabi_d2f+0x96> + 3f82: 025b lsls r3, r3, #9 + 3f84: 0a5b lsrs r3, r3, #9 + 3f86: b2e4 uxtb r4, r4 + 3f88: e7e4 b.n 3f54 <__aeabi_d2f+0x60> + 3f8a: 2b00 cmp r3, #0 + 3f8c: d032 beq.n 3ff4 <__aeabi_d2f+0x100> + 3f8e: 2080 movs r0, #128 ; 0x80 + 3f90: 03c0 lsls r0, r0, #15 + 3f92: 4303 orrs r3, r0 + 3f94: 025b lsls r3, r3, #9 + 3f96: 0a5b lsrs r3, r3, #9 + 3f98: e7dc b.n 3f54 <__aeabi_d2f+0x60> + 3f9a: 0032 movs r2, r6 + 3f9c: 3217 adds r2, #23 + 3f9e: db14 blt.n 3fca <__aeabi_d2f+0xd6> + 3fa0: 2280 movs r2, #128 ; 0x80 + 3fa2: 271e movs r7, #30 + 3fa4: 0412 lsls r2, r2, #16 + 3fa6: 4313 orrs r3, r2 + 3fa8: 1bbf subs r7, r7, r6 + 3faa: 2f1f cmp r7, #31 + 3fac: dc0f bgt.n 3fce <__aeabi_d2f+0xda> + 3fae: 4a14 ldr r2, [pc, #80] ; (4000 <__aeabi_d2f+0x10c>) + 3fb0: 4694 mov ip, r2 + 3fb2: 4464 add r4, ip + 3fb4: 002a movs r2, r5 + 3fb6: 40a5 lsls r5, r4 + 3fb8: 002e movs r6, r5 + 3fba: 40a3 lsls r3, r4 + 3fbc: 1e75 subs r5, r6, #1 + 3fbe: 41ae sbcs r6, r5 + 3fc0: 40fa lsrs r2, r7 + 3fc2: 4333 orrs r3, r6 + 3fc4: 4313 orrs r3, r2 + 3fc6: 2600 movs r6, #0 + 3fc8: e7b0 b.n 3f2c <__aeabi_d2f+0x38> + 3fca: 2400 movs r4, #0 + 3fcc: e7d5 b.n 3f7a <__aeabi_d2f+0x86> + 3fce: 2202 movs r2, #2 + 3fd0: 4252 negs r2, r2 + 3fd2: 1b96 subs r6, r2, r6 + 3fd4: 001a movs r2, r3 + 3fd6: 40f2 lsrs r2, r6 + 3fd8: 2f20 cmp r7, #32 + 3fda: d009 beq.n 3ff0 <__aeabi_d2f+0xfc> + 3fdc: 4809 ldr r0, [pc, #36] ; (4004 <__aeabi_d2f+0x110>) + 3fde: 4684 mov ip, r0 + 3fe0: 4464 add r4, ip + 3fe2: 40a3 lsls r3, r4 + 3fe4: 432b orrs r3, r5 + 3fe6: 1e5d subs r5, r3, #1 + 3fe8: 41ab sbcs r3, r5 + 3fea: 2600 movs r6, #0 + 3fec: 4313 orrs r3, r2 + 3fee: e79d b.n 3f2c <__aeabi_d2f+0x38> + 3ff0: 2300 movs r3, #0 + 3ff2: e7f7 b.n 3fe4 <__aeabi_d2f+0xf0> + 3ff4: 2300 movs r3, #0 + 3ff6: e7ad b.n 3f54 <__aeabi_d2f+0x60> + 3ff8: 0034 movs r4, r6 + 3ffa: e7bf b.n 3f7c <__aeabi_d2f+0x88> + 3ffc: fffffc80 .word 0xfffffc80 + 4000: fffffc82 .word 0xfffffc82 + 4004: fffffca2 .word 0xfffffca2 + +00004008 <__clzsi2>: + 4008: 211c movs r1, #28 + 400a: 2301 movs r3, #1 + 400c: 041b lsls r3, r3, #16 + 400e: 4298 cmp r0, r3 + 4010: d301 bcc.n 4016 <__clzsi2+0xe> + 4012: 0c00 lsrs r0, r0, #16 + 4014: 3910 subs r1, #16 + 4016: 0a1b lsrs r3, r3, #8 + 4018: 4298 cmp r0, r3 + 401a: d301 bcc.n 4020 <__clzsi2+0x18> + 401c: 0a00 lsrs r0, r0, #8 + 401e: 3908 subs r1, #8 + 4020: 091b lsrs r3, r3, #4 + 4022: 4298 cmp r0, r3 + 4024: d301 bcc.n 402a <__clzsi2+0x22> + 4026: 0900 lsrs r0, r0, #4 + 4028: 3904 subs r1, #4 + 402a: a202 add r2, pc, #8 ; (adr r2, 4034 <__clzsi2+0x2c>) + 402c: 5c10 ldrb r0, [r2, r0] + 402e: 1840 adds r0, r0, r1 + 4030: 4770 bx lr + 4032: 46c0 nop ; (mov r8, r8) + 4034: 02020304 .word 0x02020304 + 4038: 01010101 .word 0x01010101 + ... + +00004044 <__libc_init_array>: + 4044: b570 push {r4, r5, r6, lr} + 4046: 4e0d ldr r6, [pc, #52] ; (407c <__libc_init_array+0x38>) + 4048: 4d0d ldr r5, [pc, #52] ; (4080 <__libc_init_array+0x3c>) + 404a: 2400 movs r4, #0 + 404c: 1bad subs r5, r5, r6 + 404e: 10ad asrs r5, r5, #2 + 4050: d005 beq.n 405e <__libc_init_array+0x1a> + 4052: 00a3 lsls r3, r4, #2 + 4054: 58f3 ldr r3, [r6, r3] + 4056: 3401 adds r4, #1 + 4058: 4798 blx r3 + 405a: 42a5 cmp r5, r4 + 405c: d1f9 bne.n 4052 <__libc_init_array+0xe> + 405e: f005 fd47 bl 9af0 <_init> + 4062: 4e08 ldr r6, [pc, #32] ; (4084 <__libc_init_array+0x40>) + 4064: 4d08 ldr r5, [pc, #32] ; (4088 <__libc_init_array+0x44>) + 4066: 2400 movs r4, #0 + 4068: 1bad subs r5, r5, r6 + 406a: 10ad asrs r5, r5, #2 + 406c: d005 beq.n 407a <__libc_init_array+0x36> + 406e: 00a3 lsls r3, r4, #2 + 4070: 58f3 ldr r3, [r6, r3] + 4072: 3401 adds r4, #1 + 4074: 4798 blx r3 + 4076: 42a5 cmp r5, r4 + 4078: d1f9 bne.n 406e <__libc_init_array+0x2a> + 407a: bd70 pop {r4, r5, r6, pc} + 407c: 00009afc .word 0x00009afc + 4080: 00009afc .word 0x00009afc + 4084: 00009afc .word 0x00009afc + 4088: 00009b04 .word 0x00009b04 + +0000408c : + 408c: b5f0 push {r4, r5, r6, r7, lr} + 408e: 0005 movs r5, r0 + 4090: 2a0f cmp r2, #15 + 4092: d92f bls.n 40f4 + 4094: 000b movs r3, r1 + 4096: 4303 orrs r3, r0 + 4098: 079b lsls r3, r3, #30 + 409a: d134 bne.n 4106 + 409c: 0016 movs r6, r2 + 409e: 000c movs r4, r1 + 40a0: 0003 movs r3, r0 + 40a2: 3e10 subs r6, #16 + 40a4: 0935 lsrs r5, r6, #4 + 40a6: 3501 adds r5, #1 + 40a8: 012d lsls r5, r5, #4 + 40aa: 1945 adds r5, r0, r5 + 40ac: 6827 ldr r7, [r4, #0] + 40ae: 601f str r7, [r3, #0] + 40b0: 6867 ldr r7, [r4, #4] + 40b2: 605f str r7, [r3, #4] + 40b4: 68a7 ldr r7, [r4, #8] + 40b6: 609f str r7, [r3, #8] + 40b8: 68e7 ldr r7, [r4, #12] + 40ba: 3410 adds r4, #16 + 40bc: 60df str r7, [r3, #12] + 40be: 3310 adds r3, #16 + 40c0: 429d cmp r5, r3 + 40c2: d1f3 bne.n 40ac + 40c4: 230f movs r3, #15 + 40c6: 439e bics r6, r3 + 40c8: 3610 adds r6, #16 + 40ca: 1985 adds r5, r0, r6 + 40cc: 1989 adds r1, r1, r6 + 40ce: 4013 ands r3, r2 + 40d0: 2b03 cmp r3, #3 + 40d2: d91a bls.n 410a + 40d4: 1f1e subs r6, r3, #4 + 40d6: 2300 movs r3, #0 + 40d8: 08b4 lsrs r4, r6, #2 + 40da: 3401 adds r4, #1 + 40dc: 00a4 lsls r4, r4, #2 + 40de: 58cf ldr r7, [r1, r3] + 40e0: 50ef str r7, [r5, r3] + 40e2: 3304 adds r3, #4 + 40e4: 42a3 cmp r3, r4 + 40e6: d1fa bne.n 40de + 40e8: 2403 movs r4, #3 + 40ea: 43a6 bics r6, r4 + 40ec: 1d33 adds r3, r6, #4 + 40ee: 4022 ands r2, r4 + 40f0: 18c9 adds r1, r1, r3 + 40f2: 18ed adds r5, r5, r3 + 40f4: 2a00 cmp r2, #0 + 40f6: d005 beq.n 4104 + 40f8: 2300 movs r3, #0 + 40fa: 5ccc ldrb r4, [r1, r3] + 40fc: 54ec strb r4, [r5, r3] + 40fe: 3301 adds r3, #1 + 4100: 4293 cmp r3, r2 + 4102: d1fa bne.n 40fa + 4104: bdf0 pop {r4, r5, r6, r7, pc} + 4106: 0005 movs r5, r0 + 4108: e7f6 b.n 40f8 + 410a: 001a movs r2, r3 + 410c: e7f2 b.n 40f4 + 410e: 46c0 nop ; (mov r8, r8) + +00004110 : + 4110: b5f0 push {r4, r5, r6, r7, lr} + 4112: 0783 lsls r3, r0, #30 + 4114: d043 beq.n 419e + 4116: 1e54 subs r4, r2, #1 + 4118: 2a00 cmp r2, #0 + 411a: d03f beq.n 419c + 411c: b2ce uxtb r6, r1 + 411e: 0002 movs r2, r0 + 4120: 2503 movs r5, #3 + 4122: e002 b.n 412a + 4124: 001a movs r2, r3 + 4126: 3c01 subs r4, #1 + 4128: d338 bcc.n 419c + 412a: 1c53 adds r3, r2, #1 + 412c: 7016 strb r6, [r2, #0] + 412e: 422b tst r3, r5 + 4130: d1f8 bne.n 4124 + 4132: 2c03 cmp r4, #3 + 4134: d92a bls.n 418c + 4136: 22ff movs r2, #255 ; 0xff + 4138: 400a ands r2, r1 + 413a: 0215 lsls r5, r2, #8 + 413c: 4315 orrs r5, r2 + 413e: 042a lsls r2, r5, #16 + 4140: 4315 orrs r5, r2 + 4142: 2c0f cmp r4, #15 + 4144: d914 bls.n 4170 + 4146: 0027 movs r7, r4 + 4148: 001a movs r2, r3 + 414a: 3f10 subs r7, #16 + 414c: 093e lsrs r6, r7, #4 + 414e: 3601 adds r6, #1 + 4150: 0136 lsls r6, r6, #4 + 4152: 199e adds r6, r3, r6 + 4154: 6015 str r5, [r2, #0] + 4156: 6055 str r5, [r2, #4] + 4158: 6095 str r5, [r2, #8] + 415a: 60d5 str r5, [r2, #12] + 415c: 3210 adds r2, #16 + 415e: 4296 cmp r6, r2 + 4160: d1f8 bne.n 4154 + 4162: 220f movs r2, #15 + 4164: 4397 bics r7, r2 + 4166: 3710 adds r7, #16 + 4168: 19db adds r3, r3, r7 + 416a: 4014 ands r4, r2 + 416c: 2c03 cmp r4, #3 + 416e: d90d bls.n 418c + 4170: 001a movs r2, r3 + 4172: 1f27 subs r7, r4, #4 + 4174: 08be lsrs r6, r7, #2 + 4176: 3601 adds r6, #1 + 4178: 00b6 lsls r6, r6, #2 + 417a: 199e adds r6, r3, r6 + 417c: c220 stmia r2!, {r5} + 417e: 42b2 cmp r2, r6 + 4180: d1fc bne.n 417c + 4182: 2203 movs r2, #3 + 4184: 4397 bics r7, r2 + 4186: 3704 adds r7, #4 + 4188: 19db adds r3, r3, r7 + 418a: 4014 ands r4, r2 + 418c: 2c00 cmp r4, #0 + 418e: d005 beq.n 419c + 4190: b2c9 uxtb r1, r1 + 4192: 191c adds r4, r3, r4 + 4194: 7019 strb r1, [r3, #0] + 4196: 3301 adds r3, #1 + 4198: 429c cmp r4, r3 + 419a: d1fb bne.n 4194 + 419c: bdf0 pop {r4, r5, r6, r7, pc} + 419e: 0014 movs r4, r2 + 41a0: 0003 movs r3, r0 + 41a2: e7c6 b.n 4132 + +000041a4 : + 41a4: b510 push {r4, lr} + 41a6: 0783 lsls r3, r0, #30 + 41a8: d025 beq.n 41f6 + 41aa: 7803 ldrb r3, [r0, #0] + 41ac: 2b00 cmp r3, #0 + 41ae: d024 beq.n 41fa + 41b0: 0003 movs r3, r0 + 41b2: 2103 movs r1, #3 + 41b4: e002 b.n 41bc + 41b6: 781a ldrb r2, [r3, #0] + 41b8: 2a00 cmp r2, #0 + 41ba: d01a beq.n 41f2 + 41bc: 3301 adds r3, #1 + 41be: 420b tst r3, r1 + 41c0: d1f9 bne.n 41b6 + 41c2: 6819 ldr r1, [r3, #0] + 41c4: 4a0e ldr r2, [pc, #56] ; (4200 ) + 41c6: 4c0f ldr r4, [pc, #60] ; (4204 ) + 41c8: 188a adds r2, r1, r2 + 41ca: 438a bics r2, r1 + 41cc: 4222 tst r2, r4 + 41ce: d106 bne.n 41de + 41d0: 3304 adds r3, #4 + 41d2: 6819 ldr r1, [r3, #0] + 41d4: 4a0a ldr r2, [pc, #40] ; (4200 ) + 41d6: 188a adds r2, r1, r2 + 41d8: 438a bics r2, r1 + 41da: 4222 tst r2, r4 + 41dc: d0f8 beq.n 41d0 + 41de: 001a movs r2, r3 + 41e0: 781b ldrb r3, [r3, #0] + 41e2: 2b00 cmp r3, #0 + 41e4: d003 beq.n 41ee + 41e6: 3201 adds r2, #1 + 41e8: 7811 ldrb r1, [r2, #0] + 41ea: 2900 cmp r1, #0 + 41ec: d1fb bne.n 41e6 + 41ee: 1a10 subs r0, r2, r0 + 41f0: bd10 pop {r4, pc} + 41f2: 1a18 subs r0, r3, r0 + 41f4: e7fc b.n 41f0 + 41f6: 0003 movs r3, r0 + 41f8: e7e3 b.n 41c2 + 41fa: 2000 movs r0, #0 + 41fc: e7f8 b.n 41f0 + 41fe: 46c0 nop ; (mov r8, r8) + 4200: fefefeff .word 0xfefefeff + 4204: 80808080 .word 0x80808080 + +00004208 <_vsprintf_r>: + 4208: b530 push {r4, r5, lr} + 420a: b09b sub sp, #108 ; 0x6c + 420c: 9100 str r1, [sp, #0] + 420e: 9104 str r1, [sp, #16] + 4210: 4908 ldr r1, [pc, #32] ; (4234 <_vsprintf_r+0x2c>) + 4212: 466d mov r5, sp + 4214: 9102 str r1, [sp, #8] + 4216: 9105 str r1, [sp, #20] + 4218: 2101 movs r1, #1 + 421a: 2482 movs r4, #130 ; 0x82 + 421c: 4249 negs r1, r1 + 421e: 81e9 strh r1, [r5, #14] + 4220: 00a4 lsls r4, r4, #2 + 4222: 4669 mov r1, sp + 4224: 81ac strh r4, [r5, #12] + 4226: f000 f845 bl 42b4 <_svfprintf_r> + 422a: 2300 movs r3, #0 + 422c: 9a00 ldr r2, [sp, #0] + 422e: 7013 strb r3, [r2, #0] + 4230: b01b add sp, #108 ; 0x6c + 4232: bd30 pop {r4, r5, pc} + 4234: 7fffffff .word 0x7fffffff + +00004238 : + 4238: b510 push {r4, lr} + 423a: 0004 movs r4, r0 + 423c: 0013 movs r3, r2 + 423e: 4a03 ldr r2, [pc, #12] ; (424c ) + 4240: 6810 ldr r0, [r2, #0] + 4242: 000a movs r2, r1 + 4244: 0021 movs r1, r4 + 4246: f7ff ffdf bl 4208 <_vsprintf_r> + 424a: bd10 pop {r4, pc} + 424c: 2000000c .word 0x2000000c + +00004250 : + 4250: 4b03 ldr r3, [pc, #12] ; (4260 ) + 4252: b510 push {r4, lr} + 4254: 2b00 cmp r3, #0 + 4256: d002 beq.n 425e + 4258: 4802 ldr r0, [pc, #8] ; (4264 ) + 425a: f000 f805 bl 4268 + 425e: bd10 pop {r4, pc} + 4260: 00000000 .word 0x00000000 + 4264: 00004279 .word 0x00004279 + +00004268 : + 4268: b510 push {r4, lr} + 426a: 0001 movs r1, r0 + 426c: 2300 movs r3, #0 + 426e: 2200 movs r2, #0 + 4270: 2000 movs r0, #0 + 4272: f001 fb23 bl 58bc <__register_exitproc> + 4276: bd10 pop {r4, pc} + +00004278 <__libc_fini_array>: + 4278: b570 push {r4, r5, r6, lr} + 427a: 4b09 ldr r3, [pc, #36] ; (42a0 <__libc_fini_array+0x28>) + 427c: 4c09 ldr r4, [pc, #36] ; (42a4 <__libc_fini_array+0x2c>) + 427e: 1ae4 subs r4, r4, r3 + 4280: 10a4 asrs r4, r4, #2 + 4282: d009 beq.n 4298 <__libc_fini_array+0x20> + 4284: 4a08 ldr r2, [pc, #32] ; (42a8 <__libc_fini_array+0x30>) + 4286: 18a5 adds r5, r4, r2 + 4288: 00ad lsls r5, r5, #2 + 428a: 18ed adds r5, r5, r3 + 428c: 682b ldr r3, [r5, #0] + 428e: 3c01 subs r4, #1 + 4290: 4798 blx r3 + 4292: 3d04 subs r5, #4 + 4294: 2c00 cmp r4, #0 + 4296: d1f9 bne.n 428c <__libc_fini_array+0x14> + 4298: f005 fc34 bl 9b04 <_fini> + 429c: bd70 pop {r4, r5, r6, pc} + 429e: 46c0 nop ; (mov r8, r8) + 42a0: 00009b10 .word 0x00009b10 + 42a4: 00009b14 .word 0x00009b14 + 42a8: 3fffffff .word 0x3fffffff + +000042ac <__retarget_lock_acquire_recursive>: + 42ac: 4770 bx lr + 42ae: 46c0 nop ; (mov r8, r8) + +000042b0 <__retarget_lock_release_recursive>: + 42b0: 4770 bx lr + 42b2: 46c0 nop ; (mov r8, r8) + +000042b4 <_svfprintf_r>: + 42b4: b5f0 push {r4, r5, r6, r7, lr} + 42b6: 46de mov lr, fp + 42b8: 4645 mov r5, r8 + 42ba: 4657 mov r7, sl + 42bc: 464e mov r6, r9 + 42be: b5e0 push {r5, r6, r7, lr} + 42c0: b0c3 sub sp, #268 ; 0x10c + 42c2: 000d movs r5, r1 + 42c4: 9106 str r1, [sp, #24] + 42c6: 0014 movs r4, r2 + 42c8: 930f str r3, [sp, #60] ; 0x3c + 42ca: 9009 str r0, [sp, #36] ; 0x24 + 42cc: f002 fbde bl 6a8c <_localeconv_r> + 42d0: 6803 ldr r3, [r0, #0] + 42d2: 0018 movs r0, r3 + 42d4: 9319 str r3, [sp, #100] ; 0x64 + 42d6: f7ff ff65 bl 41a4 + 42da: 9018 str r0, [sp, #96] ; 0x60 + 42dc: 89ab ldrh r3, [r5, #12] + 42de: 061b lsls r3, r3, #24 + 42e0: d505 bpl.n 42ee <_svfprintf_r+0x3a> + 42e2: 692b ldr r3, [r5, #16] + 42e4: 9307 str r3, [sp, #28] + 42e6: 2b00 cmp r3, #0 + 42e8: d101 bne.n 42ee <_svfprintf_r+0x3a> + 42ea: f001 f863 bl 53b4 <_svfprintf_r+0x1100> + 42ee: ab32 add r3, sp, #200 ; 0xc8 + 42f0: 9325 str r3, [sp, #148] ; 0x94 + 42f2: 2300 movs r3, #0 + 42f4: 46a3 mov fp, r4 + 42f6: af25 add r7, sp, #148 ; 0x94 + 42f8: 60bb str r3, [r7, #8] + 42fa: 607b str r3, [r7, #4] + 42fc: 9314 str r3, [sp, #80] ; 0x50 + 42fe: 9316 str r3, [sp, #88] ; 0x58 + 4300: 9315 str r3, [sp, #84] ; 0x54 + 4302: ae32 add r6, sp, #200 ; 0xc8 + 4304: 9317 str r3, [sp, #92] ; 0x5c + 4306: 931a str r3, [sp, #104] ; 0x68 + 4308: 930a str r3, [sp, #40] ; 0x28 + 430a: 465b mov r3, fp + 430c: 781b ldrb r3, [r3, #0] + 430e: 465c mov r4, fp + 4310: 2b00 cmp r3, #0 + 4312: d01c beq.n 434e <_svfprintf_r+0x9a> + 4314: 2b25 cmp r3, #37 ; 0x25 + 4316: d102 bne.n 431e <_svfprintf_r+0x6a> + 4318: e019 b.n 434e <_svfprintf_r+0x9a> + 431a: 2b25 cmp r3, #37 ; 0x25 + 431c: d003 beq.n 4326 <_svfprintf_r+0x72> + 431e: 3401 adds r4, #1 + 4320: 7823 ldrb r3, [r4, #0] + 4322: 2b00 cmp r3, #0 + 4324: d1f9 bne.n 431a <_svfprintf_r+0x66> + 4326: 465b mov r3, fp + 4328: 1ae5 subs r5, r4, r3 + 432a: d010 beq.n 434e <_svfprintf_r+0x9a> + 432c: 465b mov r3, fp + 432e: 6033 str r3, [r6, #0] + 4330: 68bb ldr r3, [r7, #8] + 4332: 6075 str r5, [r6, #4] + 4334: 195b adds r3, r3, r5 + 4336: 60bb str r3, [r7, #8] + 4338: 687b ldr r3, [r7, #4] + 433a: 3301 adds r3, #1 + 433c: 607b str r3, [r7, #4] + 433e: 2b07 cmp r3, #7 + 4340: dc2e bgt.n 43a0 <_svfprintf_r+0xec> + 4342: 3608 adds r6, #8 + 4344: 9b0a ldr r3, [sp, #40] ; 0x28 + 4346: 469c mov ip, r3 + 4348: 44ac add ip, r5 + 434a: 4663 mov r3, ip + 434c: 930a str r3, [sp, #40] ; 0x28 + 434e: 7823 ldrb r3, [r4, #0] + 4350: 2b00 cmp r3, #0 + 4352: d02e beq.n 43b2 <_svfprintf_r+0xfe> + 4354: 1c63 adds r3, r4, #1 + 4356: 469b mov fp, r3 + 4358: 2300 movs r3, #0 + 435a: aa16 add r2, sp, #88 ; 0x58 + 435c: 77d3 strb r3, [r2, #31] + 435e: 2201 movs r2, #1 + 4360: 4252 negs r2, r2 + 4362: 4692 mov sl, r2 + 4364: 2200 movs r2, #0 + 4366: 2100 movs r1, #0 + 4368: 920b str r2, [sp, #44] ; 0x2c + 436a: 3220 adds r2, #32 + 436c: 4691 mov r9, r2 + 436e: 3220 adds r2, #32 + 4370: 7863 ldrb r3, [r4, #1] + 4372: 4688 mov r8, r1 + 4374: 2000 movs r0, #0 + 4376: 2400 movs r4, #0 + 4378: 4694 mov ip, r2 + 437a: 4659 mov r1, fp + 437c: 3101 adds r1, #1 + 437e: 001a movs r2, r3 + 4380: 3a20 subs r2, #32 + 4382: 2a58 cmp r2, #88 ; 0x58 + 4384: d900 bls.n 4388 <_svfprintf_r+0xd4> + 4386: e2fd b.n 4984 <_svfprintf_r+0x6d0> + 4388: 4dd7 ldr r5, [pc, #860] ; (46e8 <_svfprintf_r+0x434>) + 438a: 0092 lsls r2, r2, #2 + 438c: 58aa ldr r2, [r5, r2] + 438e: 4697 mov pc, r2 + 4390: 9b0b ldr r3, [sp, #44] ; 0x2c + 4392: 920f str r2, [sp, #60] ; 0x3c + 4394: 425b negs r3, r3 + 4396: 930b str r3, [sp, #44] ; 0x2c + 4398: 2304 movs r3, #4 + 439a: 431c orrs r4, r3 + 439c: 780b ldrb r3, [r1, #0] + 439e: e7ed b.n 437c <_svfprintf_r+0xc8> + 43a0: 003a movs r2, r7 + 43a2: 9906 ldr r1, [sp, #24] + 43a4: 9809 ldr r0, [sp, #36] ; 0x24 + 43a6: f003 f9dd bl 7764 <__ssprint_r> + 43aa: 2800 cmp r0, #0 + 43ac: d109 bne.n 43c2 <_svfprintf_r+0x10e> + 43ae: ae32 add r6, sp, #200 ; 0xc8 + 43b0: e7c8 b.n 4344 <_svfprintf_r+0x90> + 43b2: 68bb ldr r3, [r7, #8] + 43b4: 2b00 cmp r3, #0 + 43b6: d004 beq.n 43c2 <_svfprintf_r+0x10e> + 43b8: 003a movs r2, r7 + 43ba: 9906 ldr r1, [sp, #24] + 43bc: 9809 ldr r0, [sp, #36] ; 0x24 + 43be: f003 f9d1 bl 7764 <__ssprint_r> + 43c2: 9b06 ldr r3, [sp, #24] + 43c4: 899b ldrh r3, [r3, #12] + 43c6: 065b lsls r3, r3, #25 + 43c8: d501 bpl.n 43ce <_svfprintf_r+0x11a> + 43ca: f001 f8ce bl 556a <_svfprintf_r+0x12b6> + 43ce: 980a ldr r0, [sp, #40] ; 0x28 + 43d0: b043 add sp, #268 ; 0x10c + 43d2: bc3c pop {r2, r3, r4, r5} + 43d4: 4690 mov r8, r2 + 43d6: 4699 mov r9, r3 + 43d8: 46a2 mov sl, r4 + 43da: 46ab mov fp, r5 + 43dc: bdf0 pop {r4, r5, r6, r7, pc} + 43de: 2201 movs r2, #1 + 43e0: 780b ldrb r3, [r1, #0] + 43e2: 4690 mov r8, r2 + 43e4: 202b movs r0, #43 ; 0x2b + 43e6: e7c9 b.n 437c <_svfprintf_r+0xc8> + 43e8: 1c4b adds r3, r1, #1 + 43ea: 469b mov fp, r3 + 43ec: 780b ldrb r3, [r1, #0] + 43ee: 2b2a cmp r3, #42 ; 0x2a + 43f0: d101 bne.n 43f6 <_svfprintf_r+0x142> + 43f2: f001 fa1b bl 582c <_svfprintf_r+0x1578> + 43f6: 001a movs r2, r3 + 43f8: 2100 movs r1, #0 + 43fa: 3a30 subs r2, #48 ; 0x30 + 43fc: 468a mov sl, r1 + 43fe: 4659 mov r1, fp + 4400: 2a09 cmp r2, #9 + 4402: d8bc bhi.n 437e <_svfprintf_r+0xca> + 4404: 0003 movs r3, r0 + 4406: 0011 movs r1, r2 + 4408: 4650 mov r0, sl + 440a: 465a mov r2, fp + 440c: 469a mov sl, r3 + 440e: 46a3 mov fp, r4 + 4410: 0083 lsls r3, r0, #2 + 4412: 181b adds r3, r3, r0 + 4414: 7814 ldrb r4, [r2, #0] + 4416: 005b lsls r3, r3, #1 + 4418: 1858 adds r0, r3, r1 + 441a: 0021 movs r1, r4 + 441c: 1c53 adds r3, r2, #1 + 441e: 3930 subs r1, #48 ; 0x30 + 4420: 001a movs r2, r3 + 4422: 2909 cmp r1, #9 + 4424: d9f4 bls.n 4410 <_svfprintf_r+0x15c> + 4426: 4652 mov r2, sl + 4428: 0019 movs r1, r3 + 442a: 4682 mov sl, r0 + 442c: 0023 movs r3, r4 + 442e: 0010 movs r0, r2 + 4430: 465c mov r4, fp + 4432: e7a4 b.n 437e <_svfprintf_r+0xca> + 4434: 2380 movs r3, #128 ; 0x80 + 4436: 431c orrs r4, r3 + 4438: 780b ldrb r3, [r1, #0] + 443a: e79f b.n 437c <_svfprintf_r+0xc8> + 443c: 468b mov fp, r1 + 443e: 4641 mov r1, r8 + 4440: 9312 str r3, [sp, #72] ; 0x48 + 4442: 2900 cmp r1, #0 + 4444: d001 beq.n 444a <_svfprintf_r+0x196> + 4446: f001 fa1f bl 5888 <_svfprintf_r+0x15d4> + 444a: 2310 movs r3, #16 + 444c: 431c orrs r4, r3 + 444e: 9a0f ldr r2, [sp, #60] ; 0x3c + 4450: 06a3 lsls r3, r4, #26 + 4452: d501 bpl.n 4458 <_svfprintf_r+0x1a4> + 4454: f000 fe88 bl 5168 <_svfprintf_r+0xeb4> + 4458: 06e3 lsls r3, r4, #27 + 445a: d501 bpl.n 4460 <_svfprintf_r+0x1ac> + 445c: f000 fd80 bl 4f60 <_svfprintf_r+0xcac> + 4460: 0663 lsls r3, r4, #25 + 4462: d401 bmi.n 4468 <_svfprintf_r+0x1b4> + 4464: f000 fd7c bl 4f60 <_svfprintf_r+0xcac> + 4468: 2100 movs r1, #0 + 446a: 5e53 ldrsh r3, [r2, r1] + 446c: 930c str r3, [sp, #48] ; 0x30 + 446e: 3204 adds r2, #4 + 4470: 17db asrs r3, r3, #31 + 4472: 930d str r3, [sp, #52] ; 0x34 + 4474: 920f str r2, [sp, #60] ; 0x3c + 4476: d501 bpl.n 447c <_svfprintf_r+0x1c8> + 4478: f000 fe86 bl 5188 <_svfprintf_r+0xed4> + 447c: 990c ldr r1, [sp, #48] ; 0x30 + 447e: 9a0d ldr r2, [sp, #52] ; 0x34 + 4480: 0008 movs r0, r1 + 4482: ab16 add r3, sp, #88 ; 0x58 + 4484: 7fdb ldrb r3, [r3, #31] + 4486: 4310 orrs r0, r2 + 4488: 4698 mov r8, r3 + 448a: 0002 movs r2, r0 + 448c: 2301 movs r3, #1 + 448e: 4651 mov r1, sl + 4490: 3101 adds r1, #1 + 4492: d100 bne.n 4496 <_svfprintf_r+0x1e2> + 4494: e0ff b.n 4696 <_svfprintf_r+0x3e2> + 4496: 2180 movs r1, #128 ; 0x80 + 4498: 0020 movs r0, r4 + 449a: 4388 bics r0, r1 + 449c: 9008 str r0, [sp, #32] + 449e: 2a00 cmp r2, #0 + 44a0: d000 beq.n 44a4 <_svfprintf_r+0x1f0> + 44a2: e0fc b.n 469e <_svfprintf_r+0x3ea> + 44a4: 4652 mov r2, sl + 44a6: 2a00 cmp r2, #0 + 44a8: d001 beq.n 44ae <_svfprintf_r+0x1fa> + 44aa: f000 fc2c bl 4d06 <_svfprintf_r+0xa52> + 44ae: 2b00 cmp r3, #0 + 44b0: d001 beq.n 44b6 <_svfprintf_r+0x202> + 44b2: f000 fd04 bl 4ebe <_svfprintf_r+0xc0a> + 44b6: 2001 movs r0, #1 + 44b8: ab32 add r3, sp, #200 ; 0xc8 + 44ba: 4020 ands r0, r4 + 44bc: 900e str r0, [sp, #56] ; 0x38 + 44be: 9311 str r3, [sp, #68] ; 0x44 + 44c0: d008 beq.n 44d4 <_svfprintf_r+0x220> + 44c2: 2327 movs r3, #39 ; 0x27 + 44c4: 2130 movs r1, #48 ; 0x30 + 44c6: aa28 add r2, sp, #160 ; 0xa0 + 44c8: 54d1 strb r1, [r2, r3] + 44ca: aa16 add r2, sp, #88 ; 0x58 + 44cc: 4694 mov ip, r2 + 44ce: 3348 adds r3, #72 ; 0x48 + 44d0: 4463 add r3, ip + 44d2: 9311 str r3, [sp, #68] ; 0x44 + 44d4: 4653 mov r3, sl + 44d6: 9a0e ldr r2, [sp, #56] ; 0x38 + 44d8: 9307 str r3, [sp, #28] + 44da: 4592 cmp sl, r2 + 44dc: da00 bge.n 44e0 <_svfprintf_r+0x22c> + 44de: 9207 str r2, [sp, #28] + 44e0: 2300 movs r3, #0 + 44e2: 9313 str r3, [sp, #76] ; 0x4c + 44e4: 4643 mov r3, r8 + 44e6: 2b00 cmp r3, #0 + 44e8: d002 beq.n 44f0 <_svfprintf_r+0x23c> + 44ea: 9b07 ldr r3, [sp, #28] + 44ec: 3301 adds r3, #1 + 44ee: 9307 str r3, [sp, #28] + 44f0: 2302 movs r3, #2 + 44f2: 9a08 ldr r2, [sp, #32] + 44f4: 401a ands r2, r3 + 44f6: 4691 mov r9, r2 + 44f8: d002 beq.n 4500 <_svfprintf_r+0x24c> + 44fa: 9b07 ldr r3, [sp, #28] + 44fc: 3302 adds r3, #2 + 44fe: 9307 str r3, [sp, #28] + 4500: 2384 movs r3, #132 ; 0x84 + 4502: 9a08 ldr r2, [sp, #32] + 4504: 401a ands r2, r3 + 4506: 9210 str r2, [sp, #64] ; 0x40 + 4508: d000 beq.n 450c <_svfprintf_r+0x258> + 450a: e24d b.n 49a8 <_svfprintf_r+0x6f4> + 450c: 9b0b ldr r3, [sp, #44] ; 0x2c + 450e: 9a07 ldr r2, [sp, #28] + 4510: 1a9c subs r4, r3, r2 + 4512: 2c00 cmp r4, #0 + 4514: dc00 bgt.n 4518 <_svfprintf_r+0x264> + 4516: e247 b.n 49a8 <_svfprintf_r+0x6f4> + 4518: 4974 ldr r1, [pc, #464] ; (46ec <_svfprintf_r+0x438>) + 451a: 68ba ldr r2, [r7, #8] + 451c: 687b ldr r3, [r7, #4] + 451e: 4688 mov r8, r1 + 4520: 2c10 cmp r4, #16 + 4522: dd1f ble.n 4564 <_svfprintf_r+0x2b0> + 4524: 0031 movs r1, r6 + 4526: 2510 movs r5, #16 + 4528: 4646 mov r6, r8 + 452a: e003 b.n 4534 <_svfprintf_r+0x280> + 452c: 3c10 subs r4, #16 + 452e: 3108 adds r1, #8 + 4530: 2c10 cmp r4, #16 + 4532: dd15 ble.n 4560 <_svfprintf_r+0x2ac> + 4534: 3210 adds r2, #16 + 4536: 3301 adds r3, #1 + 4538: 600e str r6, [r1, #0] + 453a: 604d str r5, [r1, #4] + 453c: 60ba str r2, [r7, #8] + 453e: 607b str r3, [r7, #4] + 4540: 2b07 cmp r3, #7 + 4542: ddf3 ble.n 452c <_svfprintf_r+0x278> + 4544: 003a movs r2, r7 + 4546: 9906 ldr r1, [sp, #24] + 4548: 9809 ldr r0, [sp, #36] ; 0x24 + 454a: f003 f90b bl 7764 <__ssprint_r> + 454e: 2800 cmp r0, #0 + 4550: d000 beq.n 4554 <_svfprintf_r+0x2a0> + 4552: e736 b.n 43c2 <_svfprintf_r+0x10e> + 4554: 3c10 subs r4, #16 + 4556: 68ba ldr r2, [r7, #8] + 4558: 687b ldr r3, [r7, #4] + 455a: a932 add r1, sp, #200 ; 0xc8 + 455c: 2c10 cmp r4, #16 + 455e: dce9 bgt.n 4534 <_svfprintf_r+0x280> + 4560: 46b0 mov r8, r6 + 4562: 000e movs r6, r1 + 4564: 4641 mov r1, r8 + 4566: 6074 str r4, [r6, #4] + 4568: 3301 adds r3, #1 + 456a: 18a4 adds r4, r4, r2 + 456c: 6031 str r1, [r6, #0] + 456e: 60bc str r4, [r7, #8] + 4570: 607b str r3, [r7, #4] + 4572: 2b07 cmp r3, #7 + 4574: dd01 ble.n 457a <_svfprintf_r+0x2c6> + 4576: f000 fca8 bl 4eca <_svfprintf_r+0xc16> + 457a: ab16 add r3, sp, #88 ; 0x58 + 457c: 7fdb ldrb r3, [r3, #31] + 457e: 3608 adds r6, #8 + 4580: 4698 mov r8, r3 + 4582: e212 b.n 49aa <_svfprintf_r+0x6f6> + 4584: 468b mov fp, r1 + 4586: 4641 mov r1, r8 + 4588: 9312 str r3, [sp, #72] ; 0x48 + 458a: 2900 cmp r1, #0 + 458c: d001 beq.n 4592 <_svfprintf_r+0x2de> + 458e: f001 f977 bl 5880 <_svfprintf_r+0x15cc> + 4592: 2207 movs r2, #7 + 4594: 9b0f ldr r3, [sp, #60] ; 0x3c + 4596: 3307 adds r3, #7 + 4598: 4393 bics r3, r2 + 459a: 3201 adds r2, #1 + 459c: 4694 mov ip, r2 + 459e: 449c add ip, r3 + 45a0: 4662 mov r2, ip + 45a2: 920f str r2, [sp, #60] ; 0x3c + 45a4: 681a ldr r2, [r3, #0] + 45a6: 9216 str r2, [sp, #88] ; 0x58 + 45a8: 685b ldr r3, [r3, #4] + 45aa: 2201 movs r2, #1 + 45ac: 9315 str r3, [sp, #84] ; 0x54 + 45ae: 9b15 ldr r3, [sp, #84] ; 0x54 + 45b0: 9d16 ldr r5, [sp, #88] ; 0x58 + 45b2: 005b lsls r3, r3, #1 + 45b4: 085b lsrs r3, r3, #1 + 45b6: 4698 mov r8, r3 + 45b8: 4252 negs r2, r2 + 45ba: 4b4d ldr r3, [pc, #308] ; (46f0 <_svfprintf_r+0x43c>) + 45bc: 0028 movs r0, r5 + 45be: 4641 mov r1, r8 + 45c0: f004 fe3e bl 9240 <__aeabi_dcmpun> + 45c4: 2800 cmp r0, #0 + 45c6: d001 beq.n 45cc <_svfprintf_r+0x318> + 45c8: f000 fdfd bl 51c6 <_svfprintf_r+0xf12> + 45cc: 2201 movs r2, #1 + 45ce: 4b48 ldr r3, [pc, #288] ; (46f0 <_svfprintf_r+0x43c>) + 45d0: 4252 negs r2, r2 + 45d2: 0028 movs r0, r5 + 45d4: 4641 mov r1, r8 + 45d6: f003 fdeb bl 81b0 <__aeabi_dcmple> + 45da: 2800 cmp r0, #0 + 45dc: d001 beq.n 45e2 <_svfprintf_r+0x32e> + 45de: f000 fdf2 bl 51c6 <_svfprintf_r+0xf12> + 45e2: 2200 movs r2, #0 + 45e4: 2300 movs r3, #0 + 45e6: 9816 ldr r0, [sp, #88] ; 0x58 + 45e8: 9915 ldr r1, [sp, #84] ; 0x54 + 45ea: f003 fdd7 bl 819c <__aeabi_dcmplt> + 45ee: 2800 cmp r0, #0 + 45f0: d001 beq.n 45f6 <_svfprintf_r+0x342> + 45f2: f001 f822 bl 563a <_svfprintf_r+0x1386> + 45f6: ab16 add r3, sp, #88 ; 0x58 + 45f8: 7fdb ldrb r3, [r3, #31] + 45fa: 4698 mov r8, r3 + 45fc: 9b12 ldr r3, [sp, #72] ; 0x48 + 45fe: 2b47 cmp r3, #71 ; 0x47 + 4600: dd01 ble.n 4606 <_svfprintf_r+0x352> + 4602: f000 fec7 bl 5394 <_svfprintf_r+0x10e0> + 4606: 4b3b ldr r3, [pc, #236] ; (46f4 <_svfprintf_r+0x440>) + 4608: 9311 str r3, [sp, #68] ; 0x44 + 460a: 2380 movs r3, #128 ; 0x80 + 460c: 439c bics r4, r3 + 460e: 3b7d subs r3, #125 ; 0x7d + 4610: 9307 str r3, [sp, #28] + 4612: 930e str r3, [sp, #56] ; 0x38 + 4614: 2300 movs r3, #0 + 4616: 9408 str r4, [sp, #32] + 4618: 469a mov sl, r3 + 461a: 9313 str r3, [sp, #76] ; 0x4c + 461c: e762 b.n 44e4 <_svfprintf_r+0x230> + 461e: 2200 movs r2, #0 + 4620: 3b30 subs r3, #48 ; 0x30 + 4622: 0015 movs r5, r2 + 4624: 001a movs r2, r3 + 4626: 0003 movs r3, r0 + 4628: 9407 str r4, [sp, #28] + 462a: 0008 movs r0, r1 + 462c: 002c movs r4, r5 + 462e: 469b mov fp, r3 + 4630: 00a3 lsls r3, r4, #2 + 4632: 191c adds r4, r3, r4 + 4634: 7803 ldrb r3, [r0, #0] + 4636: 0064 lsls r4, r4, #1 + 4638: 1914 adds r4, r2, r4 + 463a: 001a movs r2, r3 + 463c: 3101 adds r1, #1 + 463e: 3a30 subs r2, #48 ; 0x30 + 4640: 0008 movs r0, r1 + 4642: 2a09 cmp r2, #9 + 4644: d9f4 bls.n 4630 <_svfprintf_r+0x37c> + 4646: 940b str r4, [sp, #44] ; 0x2c + 4648: 4658 mov r0, fp + 464a: 9c07 ldr r4, [sp, #28] + 464c: e697 b.n 437e <_svfprintf_r+0xca> + 464e: 2308 movs r3, #8 + 4650: 431c orrs r4, r3 + 4652: 780b ldrb r3, [r1, #0] + 4654: e692 b.n 437c <_svfprintf_r+0xc8> + 4656: 9312 str r3, [sp, #72] ; 0x48 + 4658: 2310 movs r3, #16 + 465a: 431c orrs r4, r3 + 465c: 468b mov fp, r1 + 465e: 06a3 lsls r3, r4, #26 + 4660: d500 bpl.n 4664 <_svfprintf_r+0x3b0> + 4662: e17b b.n 495c <_svfprintf_r+0x6a8> + 4664: 06e3 lsls r3, r4, #27 + 4666: d501 bpl.n 466c <_svfprintf_r+0x3b8> + 4668: f000 fc7e bl 4f68 <_svfprintf_r+0xcb4> + 466c: 0663 lsls r3, r4, #25 + 466e: d401 bmi.n 4674 <_svfprintf_r+0x3c0> + 4670: f000 fc7a bl 4f68 <_svfprintf_r+0xcb4> + 4674: 9b0f ldr r3, [sp, #60] ; 0x3c + 4676: 881a ldrh r2, [r3, #0] + 4678: 920c str r2, [sp, #48] ; 0x30 + 467a: 2200 movs r2, #0 + 467c: 3304 adds r3, #4 + 467e: 930f str r3, [sp, #60] ; 0x3c + 4680: 2300 movs r3, #0 + 4682: 920d str r2, [sp, #52] ; 0x34 + 4684: 9a0c ldr r2, [sp, #48] ; 0x30 + 4686: 2100 movs r1, #0 + 4688: a816 add r0, sp, #88 ; 0x58 + 468a: 77c1 strb r1, [r0, #31] + 468c: 4688 mov r8, r1 + 468e: 4651 mov r1, sl + 4690: 3101 adds r1, #1 + 4692: d000 beq.n 4696 <_svfprintf_r+0x3e2> + 4694: e6ff b.n 4496 <_svfprintf_r+0x1e2> + 4696: 2a00 cmp r2, #0 + 4698: d100 bne.n 469c <_svfprintf_r+0x3e8> + 469a: e335 b.n 4d08 <_svfprintf_r+0xa54> + 469c: 9408 str r4, [sp, #32] + 469e: 2b01 cmp r3, #1 + 46a0: d100 bne.n 46a4 <_svfprintf_r+0x3f0> + 46a2: e3e5 b.n 4e70 <_svfprintf_r+0xbbc> + 46a4: 2b02 cmp r3, #2 + 46a6: d000 beq.n 46aa <_svfprintf_r+0x3f6> + 46a8: e362 b.n 4d70 <_svfprintf_r+0xabc> + 46aa: 9c17 ldr r4, [sp, #92] ; 0x5c + 46ac: 200f movs r0, #15 + 46ae: 46a1 mov r9, r4 + 46b0: 46b4 mov ip, r6 + 46b2: ab32 add r3, sp, #200 ; 0xc8 + 46b4: 0019 movs r1, r3 + 46b6: 9a0c ldr r2, [sp, #48] ; 0x30 + 46b8: 9b0d ldr r3, [sp, #52] ; 0x34 + 46ba: 0004 movs r4, r0 + 46bc: 464d mov r5, r9 + 46be: 4014 ands r4, r2 + 46c0: 5d2c ldrb r4, [r5, r4] + 46c2: 071e lsls r6, r3, #28 + 46c4: 0915 lsrs r5, r2, #4 + 46c6: 3901 subs r1, #1 + 46c8: 432e orrs r6, r5 + 46ca: 700c strb r4, [r1, #0] + 46cc: 091c lsrs r4, r3, #4 + 46ce: 0023 movs r3, r4 + 46d0: 0034 movs r4, r6 + 46d2: 0032 movs r2, r6 + 46d4: 431c orrs r4, r3 + 46d6: d1f0 bne.n 46ba <_svfprintf_r+0x406> + 46d8: 920c str r2, [sp, #48] ; 0x30 + 46da: 930d str r3, [sp, #52] ; 0x34 + 46dc: ab32 add r3, sp, #200 ; 0xc8 + 46de: 1a5b subs r3, r3, r1 + 46e0: 9111 str r1, [sp, #68] ; 0x44 + 46e2: 4666 mov r6, ip + 46e4: 930e str r3, [sp, #56] ; 0x38 + 46e6: e6f5 b.n 44d4 <_svfprintf_r+0x220> + 46e8: 000096c8 .word 0x000096c8 + 46ec: 00009870 .word 0x00009870 + 46f0: 7fefffff .word 0x7fefffff + 46f4: 0000982c .word 0x0000982c + 46f8: 9312 str r3, [sp, #72] ; 0x48 + 46fa: 2310 movs r3, #16 + 46fc: 431c orrs r4, r3 + 46fe: 468b mov fp, r1 + 4700: 06a3 lsls r3, r4, #26 + 4702: d500 bpl.n 4706 <_svfprintf_r+0x452> + 4704: e111 b.n 492a <_svfprintf_r+0x676> + 4706: 06e3 lsls r3, r4, #27 + 4708: d501 bpl.n 470e <_svfprintf_r+0x45a> + 470a: f000 fc31 bl 4f70 <_svfprintf_r+0xcbc> + 470e: 0663 lsls r3, r4, #25 + 4710: d401 bmi.n 4716 <_svfprintf_r+0x462> + 4712: f000 fc2d bl 4f70 <_svfprintf_r+0xcbc> + 4716: 9b0f ldr r3, [sp, #60] ; 0x3c + 4718: 881a ldrh r2, [r3, #0] + 471a: 920c str r2, [sp, #48] ; 0x30 + 471c: 2200 movs r2, #0 + 471e: 3304 adds r3, #4 + 4720: 920d str r2, [sp, #52] ; 0x34 + 4722: 930f str r3, [sp, #60] ; 0x3c + 4724: 9a0c ldr r2, [sp, #48] ; 0x30 + 4726: 2301 movs r3, #1 + 4728: e7ad b.n 4686 <_svfprintf_r+0x3d2> + 472a: 468b mov fp, r1 + 472c: 4641 mov r1, r8 + 472e: 9312 str r3, [sp, #72] ; 0x48 + 4730: 2900 cmp r1, #0 + 4732: d001 beq.n 4738 <_svfprintf_r+0x484> + 4734: f001 f890 bl 5858 <_svfprintf_r+0x15a4> + 4738: 4bb8 ldr r3, [pc, #736] ; (4a1c <_svfprintf_r+0x768>) + 473a: 9317 str r3, [sp, #92] ; 0x5c + 473c: 06a3 lsls r3, r4, #26 + 473e: d500 bpl.n 4742 <_svfprintf_r+0x48e> + 4740: e0ab b.n 489a <_svfprintf_r+0x5e6> + 4742: 06e3 lsls r3, r4, #27 + 4744: d501 bpl.n 474a <_svfprintf_r+0x496> + 4746: f000 fc07 bl 4f58 <_svfprintf_r+0xca4> + 474a: 0663 lsls r3, r4, #25 + 474c: d401 bmi.n 4752 <_svfprintf_r+0x49e> + 474e: f000 fc03 bl 4f58 <_svfprintf_r+0xca4> + 4752: 9b0f ldr r3, [sp, #60] ; 0x3c + 4754: 881a ldrh r2, [r3, #0] + 4756: 920c str r2, [sp, #48] ; 0x30 + 4758: 2200 movs r2, #0 + 475a: 3304 adds r3, #4 + 475c: 920d str r2, [sp, #52] ; 0x34 + 475e: 930f str r3, [sp, #60] ; 0x3c + 4760: 07e3 lsls r3, r4, #31 + 4762: d400 bmi.n 4766 <_svfprintf_r+0x4b2> + 4764: e0a9 b.n 48ba <_svfprintf_r+0x606> + 4766: 990c ldr r1, [sp, #48] ; 0x30 + 4768: 9a0d ldr r2, [sp, #52] ; 0x34 + 476a: 000b movs r3, r1 + 476c: 4313 orrs r3, r2 + 476e: 001a movs r2, r3 + 4770: 2302 movs r3, #2 + 4772: 2a00 cmp r2, #0 + 4774: d100 bne.n 4778 <_svfprintf_r+0x4c4> + 4776: e786 b.n 4686 <_svfprintf_r+0x3d2> + 4778: 2030 movs r0, #48 ; 0x30 + 477a: a91e add r1, sp, #120 ; 0x78 + 477c: 7008 strb r0, [r1, #0] + 477e: 2548 movs r5, #72 ; 0x48 + 4780: 4668 mov r0, sp + 4782: 1940 adds r0, r0, r5 + 4784: 7800 ldrb r0, [r0, #0] + 4786: 431c orrs r4, r3 + 4788: 7048 strb r0, [r1, #1] + 478a: e77c b.n 4686 <_svfprintf_r+0x3d2> + 478c: 468b mov fp, r1 + 478e: 4641 mov r1, r8 + 4790: 2900 cmp r1, #0 + 4792: d001 beq.n 4798 <_svfprintf_r+0x4e4> + 4794: f001 f883 bl 589e <_svfprintf_r+0x15ea> + 4798: 06a3 lsls r3, r4, #26 + 479a: d501 bpl.n 47a0 <_svfprintf_r+0x4ec> + 479c: f000 fde9 bl 5372 <_svfprintf_r+0x10be> + 47a0: 06e3 lsls r3, r4, #27 + 47a2: d501 bpl.n 47a8 <_svfprintf_r+0x4f4> + 47a4: f000 fd9b bl 52de <_svfprintf_r+0x102a> + 47a8: 0663 lsls r3, r4, #25 + 47aa: d401 bmi.n 47b0 <_svfprintf_r+0x4fc> + 47ac: f000 fd97 bl 52de <_svfprintf_r+0x102a> + 47b0: 4669 mov r1, sp + 47b2: 9b0f ldr r3, [sp, #60] ; 0x3c + 47b4: 8d09 ldrh r1, [r1, #40] ; 0x28 + 47b6: 681a ldr r2, [r3, #0] + 47b8: 3304 adds r3, #4 + 47ba: 9207 str r2, [sp, #28] + 47bc: 8011 strh r1, [r2, #0] + 47be: 930f str r3, [sp, #60] ; 0x3c + 47c0: e5a3 b.n 430a <_svfprintf_r+0x56> + 47c2: 464b mov r3, r9 + 47c4: 431c orrs r4, r3 + 47c6: 780b ldrb r3, [r1, #0] + 47c8: e5d8 b.n 437c <_svfprintf_r+0xc8> + 47ca: 9312 str r3, [sp, #72] ; 0x48 + 47cc: 9b0f ldr r3, [sp, #60] ; 0x3c + 47ce: 468b mov fp, r1 + 47d0: 1d1d adds r5, r3, #4 + 47d2: 681b ldr r3, [r3, #0] + 47d4: a916 add r1, sp, #88 ; 0x58 + 47d6: 001a movs r2, r3 + 47d8: 9311 str r3, [sp, #68] ; 0x44 + 47da: 2300 movs r3, #0 + 47dc: 77cb strb r3, [r1, #31] + 47de: 2a00 cmp r2, #0 + 47e0: d101 bne.n 47e6 <_svfprintf_r+0x532> + 47e2: f000 fefb bl 55dc <_svfprintf_r+0x1328> + 47e6: 4653 mov r3, sl + 47e8: 3301 adds r3, #1 + 47ea: d101 bne.n 47f0 <_svfprintf_r+0x53c> + 47ec: f000 fe38 bl 5460 <_svfprintf_r+0x11ac> + 47f0: 4652 mov r2, sl + 47f2: 2100 movs r1, #0 + 47f4: 9811 ldr r0, [sp, #68] ; 0x44 + 47f6: f002 fc0b bl 7010 + 47fa: 2800 cmp r0, #0 + 47fc: d101 bne.n 4802 <_svfprintf_r+0x54e> + 47fe: f000 ff54 bl 56aa <_svfprintf_r+0x13f6> + 4802: 9b11 ldr r3, [sp, #68] ; 0x44 + 4804: 1ac3 subs r3, r0, r3 + 4806: 001a movs r2, r3 + 4808: 930e str r3, [sp, #56] ; 0x38 + 480a: 43db mvns r3, r3 + 480c: 17db asrs r3, r3, #31 + 480e: 401a ands r2, r3 + 4810: ab16 add r3, sp, #88 ; 0x58 + 4812: 7fdb ldrb r3, [r3, #31] + 4814: 9207 str r2, [sp, #28] + 4816: 4698 mov r8, r3 + 4818: 2300 movs r3, #0 + 481a: 950f str r5, [sp, #60] ; 0x3c + 481c: 9408 str r4, [sp, #32] + 481e: 469a mov sl, r3 + 4820: 9313 str r3, [sp, #76] ; 0x4c + 4822: e65f b.n 44e4 <_svfprintf_r+0x230> + 4824: 9a0f ldr r2, [sp, #60] ; 0x3c + 4826: 9312 str r3, [sp, #72] ; 0x48 + 4828: 6813 ldr r3, [r2, #0] + 482a: ad28 add r5, sp, #160 ; 0xa0 + 482c: 9307 str r3, [sp, #28] + 482e: 466b mov r3, sp + 4830: 7f1b ldrb r3, [r3, #28] + 4832: 468b mov fp, r1 + 4834: 702b strb r3, [r5, #0] + 4836: 2300 movs r3, #0 + 4838: a916 add r1, sp, #88 ; 0x58 + 483a: 77cb strb r3, [r1, #31] + 483c: 0013 movs r3, r2 + 483e: 3304 adds r3, #4 + 4840: 930f str r3, [sp, #60] ; 0x3c + 4842: 2300 movs r3, #0 + 4844: 9408 str r4, [sp, #32] + 4846: 4698 mov r8, r3 + 4848: 3301 adds r3, #1 + 484a: 9307 str r3, [sp, #28] + 484c: 930e str r3, [sp, #56] ; 0x38 + 484e: 2300 movs r3, #0 + 4850: 9511 str r5, [sp, #68] ; 0x44 + 4852: 469a mov sl, r3 + 4854: 9313 str r3, [sp, #76] ; 0x4c + 4856: e64b b.n 44f0 <_svfprintf_r+0x23c> + 4858: 468b mov fp, r1 + 485a: 4641 mov r1, r8 + 485c: 9312 str r3, [sp, #72] ; 0x48 + 485e: 2900 cmp r1, #0 + 4860: d100 bne.n 4864 <_svfprintf_r+0x5b0> + 4862: e5f4 b.n 444e <_svfprintf_r+0x19a> + 4864: ab16 add r3, sp, #88 ; 0x58 + 4866: 77d8 strb r0, [r3, #31] + 4868: e5f1 b.n 444e <_svfprintf_r+0x19a> + 486a: 4663 mov r3, ip + 486c: 431c orrs r4, r3 + 486e: 780b ldrb r3, [r1, #0] + 4870: e584 b.n 437c <_svfprintf_r+0xc8> + 4872: 780b ldrb r3, [r1, #0] + 4874: 2b6c cmp r3, #108 ; 0x6c + 4876: d101 bne.n 487c <_svfprintf_r+0x5c8> + 4878: f000 fd86 bl 5388 <_svfprintf_r+0x10d4> + 487c: 2210 movs r2, #16 + 487e: 4314 orrs r4, r2 + 4880: e57c b.n 437c <_svfprintf_r+0xc8> + 4882: 468b mov fp, r1 + 4884: 4641 mov r1, r8 + 4886: 9312 str r3, [sp, #72] ; 0x48 + 4888: 2900 cmp r1, #0 + 488a: d001 beq.n 4890 <_svfprintf_r+0x5dc> + 488c: f000 ffe8 bl 5860 <_svfprintf_r+0x15ac> + 4890: 4b63 ldr r3, [pc, #396] ; (4a20 <_svfprintf_r+0x76c>) + 4892: 9317 str r3, [sp, #92] ; 0x5c + 4894: 06a3 lsls r3, r4, #26 + 4896: d400 bmi.n 489a <_svfprintf_r+0x5e6> + 4898: e753 b.n 4742 <_svfprintf_r+0x48e> + 489a: 2207 movs r2, #7 + 489c: 9b0f ldr r3, [sp, #60] ; 0x3c + 489e: 3307 adds r3, #7 + 48a0: 4393 bics r3, r2 + 48a2: 3201 adds r2, #1 + 48a4: 4694 mov ip, r2 + 48a6: 449c add ip, r3 + 48a8: 4662 mov r2, ip + 48aa: 920f str r2, [sp, #60] ; 0x3c + 48ac: 681a ldr r2, [r3, #0] + 48ae: 685b ldr r3, [r3, #4] + 48b0: 920c str r2, [sp, #48] ; 0x30 + 48b2: 930d str r3, [sp, #52] ; 0x34 + 48b4: 07e3 lsls r3, r4, #31 + 48b6: d500 bpl.n 48ba <_svfprintf_r+0x606> + 48b8: e755 b.n 4766 <_svfprintf_r+0x4b2> + 48ba: 990c ldr r1, [sp, #48] ; 0x30 + 48bc: 9a0d ldr r2, [sp, #52] ; 0x34 + 48be: 0008 movs r0, r1 + 48c0: 4310 orrs r0, r2 + 48c2: 2302 movs r3, #2 + 48c4: 0002 movs r2, r0 + 48c6: e6de b.n 4686 <_svfprintf_r+0x3d2> + 48c8: 468b mov fp, r1 + 48ca: 990f ldr r1, [sp, #60] ; 0x3c + 48cc: 2230 movs r2, #48 ; 0x30 + 48ce: 680b ldr r3, [r1, #0] + 48d0: 930c str r3, [sp, #48] ; 0x30 + 48d2: 2300 movs r3, #0 + 48d4: 930d str r3, [sp, #52] ; 0x34 + 48d6: 3302 adds r3, #2 + 48d8: 431c orrs r4, r3 + 48da: ab1e add r3, sp, #120 ; 0x78 + 48dc: 701a strb r2, [r3, #0] + 48de: 3248 adds r2, #72 ; 0x48 + 48e0: 705a strb r2, [r3, #1] + 48e2: 000b movs r3, r1 + 48e4: 3304 adds r3, #4 + 48e6: 930f str r3, [sp, #60] ; 0x3c + 48e8: 4b4d ldr r3, [pc, #308] ; (4a20 <_svfprintf_r+0x76c>) + 48ea: 9212 str r2, [sp, #72] ; 0x48 + 48ec: 9317 str r3, [sp, #92] ; 0x5c + 48ee: 9a0c ldr r2, [sp, #48] ; 0x30 + 48f0: 2302 movs r3, #2 + 48f2: e6c8 b.n 4686 <_svfprintf_r+0x3d2> + 48f4: 2301 movs r3, #1 + 48f6: 431c orrs r4, r3 + 48f8: 780b ldrb r3, [r1, #0] + 48fa: e53f b.n 437c <_svfprintf_r+0xc8> + 48fc: 9b0f ldr r3, [sp, #60] ; 0x3c + 48fe: 1d1a adds r2, r3, #4 + 4900: 681b ldr r3, [r3, #0] + 4902: 930b str r3, [sp, #44] ; 0x2c + 4904: 2b00 cmp r3, #0 + 4906: da00 bge.n 490a <_svfprintf_r+0x656> + 4908: e542 b.n 4390 <_svfprintf_r+0xdc> + 490a: 780b ldrb r3, [r1, #0] + 490c: 920f str r2, [sp, #60] ; 0x3c + 490e: e535 b.n 437c <_svfprintf_r+0xc8> + 4910: 780b ldrb r3, [r1, #0] + 4912: 2800 cmp r0, #0 + 4914: d000 beq.n 4918 <_svfprintf_r+0x664> + 4916: e531 b.n 437c <_svfprintf_r+0xc8> + 4918: 2201 movs r2, #1 + 491a: 3020 adds r0, #32 + 491c: 4690 mov r8, r2 + 491e: e52d b.n 437c <_svfprintf_r+0xc8> + 4920: 468b mov fp, r1 + 4922: 9312 str r3, [sp, #72] ; 0x48 + 4924: 06a3 lsls r3, r4, #26 + 4926: d400 bmi.n 492a <_svfprintf_r+0x676> + 4928: e6ed b.n 4706 <_svfprintf_r+0x452> + 492a: 2207 movs r2, #7 + 492c: 9b0f ldr r3, [sp, #60] ; 0x3c + 492e: 3307 adds r3, #7 + 4930: 4393 bics r3, r2 + 4932: 3201 adds r2, #1 + 4934: 4694 mov ip, r2 + 4936: 449c add ip, r3 + 4938: 4662 mov r2, ip + 493a: 920f str r2, [sp, #60] ; 0x3c + 493c: 681a ldr r2, [r3, #0] + 493e: 685b ldr r3, [r3, #4] + 4940: 0011 movs r1, r2 + 4942: 001a movs r2, r3 + 4944: 0008 movs r0, r1 + 4946: 4310 orrs r0, r2 + 4948: 910c str r1, [sp, #48] ; 0x30 + 494a: 920d str r2, [sp, #52] ; 0x34 + 494c: 2301 movs r3, #1 + 494e: 0002 movs r2, r0 + 4950: e699 b.n 4686 <_svfprintf_r+0x3d2> + 4952: 468b mov fp, r1 + 4954: 9312 str r3, [sp, #72] ; 0x48 + 4956: 06a3 lsls r3, r4, #26 + 4958: d400 bmi.n 495c <_svfprintf_r+0x6a8> + 495a: e683 b.n 4664 <_svfprintf_r+0x3b0> + 495c: 2207 movs r2, #7 + 495e: 9b0f ldr r3, [sp, #60] ; 0x3c + 4960: 3307 adds r3, #7 + 4962: 4393 bics r3, r2 + 4964: 3201 adds r2, #1 + 4966: 4694 mov ip, r2 + 4968: 449c add ip, r3 + 496a: 4662 mov r2, ip + 496c: 920f str r2, [sp, #60] ; 0x3c + 496e: 681a ldr r2, [r3, #0] + 4970: 685b ldr r3, [r3, #4] + 4972: 0011 movs r1, r2 + 4974: 001a movs r2, r3 + 4976: 0008 movs r0, r1 + 4978: 4310 orrs r0, r2 + 497a: 910c str r1, [sp, #48] ; 0x30 + 497c: 920d str r2, [sp, #52] ; 0x34 + 497e: 2300 movs r3, #0 + 4980: 0002 movs r2, r0 + 4982: e680 b.n 4686 <_svfprintf_r+0x3d2> + 4984: 468b mov fp, r1 + 4986: 4641 mov r1, r8 + 4988: 9312 str r3, [sp, #72] ; 0x48 + 498a: 2900 cmp r1, #0 + 498c: d001 beq.n 4992 <_svfprintf_r+0x6de> + 498e: f000 ff7f bl 5890 <_svfprintf_r+0x15dc> + 4992: 9b12 ldr r3, [sp, #72] ; 0x48 + 4994: 2b00 cmp r3, #0 + 4996: d100 bne.n 499a <_svfprintf_r+0x6e6> + 4998: e50b b.n 43b2 <_svfprintf_r+0xfe> + 499a: ad28 add r5, sp, #160 ; 0xa0 + 499c: 702b strb r3, [r5, #0] + 499e: 2300 movs r3, #0 + 49a0: aa16 add r2, sp, #88 ; 0x58 + 49a2: 77d3 strb r3, [r2, #31] + 49a4: 9408 str r4, [sp, #32] + 49a6: e74e b.n 4846 <_svfprintf_r+0x592> + 49a8: 68bc ldr r4, [r7, #8] + 49aa: 4643 mov r3, r8 + 49ac: 2b00 cmp r3, #0 + 49ae: d00f beq.n 49d0 <_svfprintf_r+0x71c> + 49b0: aa16 add r2, sp, #88 ; 0x58 + 49b2: 231f movs r3, #31 + 49b4: 4694 mov ip, r2 + 49b6: 4463 add r3, ip + 49b8: 6033 str r3, [r6, #0] + 49ba: 2301 movs r3, #1 + 49bc: 6073 str r3, [r6, #4] + 49be: 687b ldr r3, [r7, #4] + 49c0: 3401 adds r4, #1 + 49c2: 3301 adds r3, #1 + 49c4: 60bc str r4, [r7, #8] + 49c6: 607b str r3, [r7, #4] + 49c8: 2b07 cmp r3, #7 + 49ca: dd00 ble.n 49ce <_svfprintf_r+0x71a> + 49cc: e1b3 b.n 4d36 <_svfprintf_r+0xa82> + 49ce: 3608 adds r6, #8 + 49d0: 464b mov r3, r9 + 49d2: 2b00 cmp r3, #0 + 49d4: d00c beq.n 49f0 <_svfprintf_r+0x73c> + 49d6: ab1e add r3, sp, #120 ; 0x78 + 49d8: 6033 str r3, [r6, #0] + 49da: 2302 movs r3, #2 + 49dc: 6073 str r3, [r6, #4] + 49de: 687b ldr r3, [r7, #4] + 49e0: 3402 adds r4, #2 + 49e2: 3301 adds r3, #1 + 49e4: 60bc str r4, [r7, #8] + 49e6: 607b str r3, [r7, #4] + 49e8: 2b07 cmp r3, #7 + 49ea: dd00 ble.n 49ee <_svfprintf_r+0x73a> + 49ec: e1af b.n 4d4e <_svfprintf_r+0xa9a> + 49ee: 3608 adds r6, #8 + 49f0: 9b10 ldr r3, [sp, #64] ; 0x40 + 49f2: 2b80 cmp r3, #128 ; 0x80 + 49f4: d100 bne.n 49f8 <_svfprintf_r+0x744> + 49f6: e120 b.n 4c3a <_svfprintf_r+0x986> + 49f8: 4653 mov r3, sl + 49fa: 9a0e ldr r2, [sp, #56] ; 0x38 + 49fc: 1a9d subs r5, r3, r2 + 49fe: 2d00 cmp r5, #0 + 4a00: dd3c ble.n 4a7c <_svfprintf_r+0x7c8> + 4a02: 4a08 ldr r2, [pc, #32] ; (4a24 <_svfprintf_r+0x770>) + 4a04: 687b ldr r3, [r7, #4] + 4a06: 4691 mov r9, r2 + 4a08: 2d10 cmp r5, #16 + 4a0a: dd2c ble.n 4a66 <_svfprintf_r+0x7b2> + 4a0c: 2210 movs r2, #16 + 4a0e: 0021 movs r1, r4 + 4a10: 4692 mov sl, r2 + 4a12: 9c09 ldr r4, [sp, #36] ; 0x24 + 4a14: 0032 movs r2, r6 + 4a16: 002e movs r6, r5 + 4a18: 464d mov r5, r9 + 4a1a: e009 b.n 4a30 <_svfprintf_r+0x77c> + 4a1c: 0000983c .word 0x0000983c + 4a20: 00009850 .word 0x00009850 + 4a24: 00009880 .word 0x00009880 + 4a28: 3e10 subs r6, #16 + 4a2a: 3208 adds r2, #8 + 4a2c: 2e10 cmp r6, #16 + 4a2e: dd16 ble.n 4a5e <_svfprintf_r+0x7aa> + 4a30: 4650 mov r0, sl + 4a32: 3110 adds r1, #16 + 4a34: 3301 adds r3, #1 + 4a36: 6015 str r5, [r2, #0] + 4a38: 6050 str r0, [r2, #4] + 4a3a: 60b9 str r1, [r7, #8] + 4a3c: 607b str r3, [r7, #4] + 4a3e: 2b07 cmp r3, #7 + 4a40: ddf2 ble.n 4a28 <_svfprintf_r+0x774> + 4a42: 003a movs r2, r7 + 4a44: 9906 ldr r1, [sp, #24] + 4a46: 0020 movs r0, r4 + 4a48: f002 fe8c bl 7764 <__ssprint_r> + 4a4c: 2800 cmp r0, #0 + 4a4e: d000 beq.n 4a52 <_svfprintf_r+0x79e> + 4a50: e4b7 b.n 43c2 <_svfprintf_r+0x10e> + 4a52: 3e10 subs r6, #16 + 4a54: 68b9 ldr r1, [r7, #8] + 4a56: 687b ldr r3, [r7, #4] + 4a58: aa32 add r2, sp, #200 ; 0xc8 + 4a5a: 2e10 cmp r6, #16 + 4a5c: dce8 bgt.n 4a30 <_svfprintf_r+0x77c> + 4a5e: 46a9 mov r9, r5 + 4a60: 000c movs r4, r1 + 4a62: 0035 movs r5, r6 + 4a64: 0016 movs r6, r2 + 4a66: 464a mov r2, r9 + 4a68: 1964 adds r4, r4, r5 + 4a6a: 3301 adds r3, #1 + 4a6c: 6032 str r2, [r6, #0] + 4a6e: 6075 str r5, [r6, #4] + 4a70: 60bc str r4, [r7, #8] + 4a72: 607b str r3, [r7, #4] + 4a74: 2b07 cmp r3, #7 + 4a76: dd00 ble.n 4a7a <_svfprintf_r+0x7c6> + 4a78: e151 b.n 4d1e <_svfprintf_r+0xa6a> + 4a7a: 3608 adds r6, #8 + 4a7c: 9b08 ldr r3, [sp, #32] + 4a7e: 05db lsls r3, r3, #23 + 4a80: d500 bpl.n 4a84 <_svfprintf_r+0x7d0> + 4a82: e0b6 b.n 4bf2 <_svfprintf_r+0x93e> + 4a84: 9b11 ldr r3, [sp, #68] ; 0x44 + 4a86: 6033 str r3, [r6, #0] + 4a88: 9b0e ldr r3, [sp, #56] ; 0x38 + 4a8a: 469c mov ip, r3 + 4a8c: 6073 str r3, [r6, #4] + 4a8e: 687b ldr r3, [r7, #4] + 4a90: 4464 add r4, ip + 4a92: 3301 adds r3, #1 + 4a94: 60bc str r4, [r7, #8] + 4a96: 607b str r3, [r7, #4] + 4a98: 2b07 cmp r3, #7 + 4a9a: dd00 ble.n 4a9e <_svfprintf_r+0x7ea> + 4a9c: e09d b.n 4bda <_svfprintf_r+0x926> + 4a9e: 3608 adds r6, #8 + 4aa0: 9b08 ldr r3, [sp, #32] + 4aa2: 075b lsls r3, r3, #29 + 4aa4: d541 bpl.n 4b2a <_svfprintf_r+0x876> + 4aa6: 9b0b ldr r3, [sp, #44] ; 0x2c + 4aa8: 9a07 ldr r2, [sp, #28] + 4aaa: 1a9d subs r5, r3, r2 + 4aac: 2d00 cmp r5, #0 + 4aae: dd3c ble.n 4b2a <_svfprintf_r+0x876> + 4ab0: 4ac4 ldr r2, [pc, #784] ; (4dc4 <_svfprintf_r+0xb10>) + 4ab2: 687b ldr r3, [r7, #4] + 4ab4: 4690 mov r8, r2 + 4ab6: 2d10 cmp r5, #16 + 4ab8: dd26 ble.n 4b08 <_svfprintf_r+0x854> + 4aba: 2210 movs r2, #16 + 4abc: 0021 movs r1, r4 + 4abe: 4691 mov r9, r2 + 4ac0: 9c09 ldr r4, [sp, #36] ; 0x24 + 4ac2: 0032 movs r2, r6 + 4ac4: 002e movs r6, r5 + 4ac6: 9d06 ldr r5, [sp, #24] + 4ac8: e003 b.n 4ad2 <_svfprintf_r+0x81e> + 4aca: 3e10 subs r6, #16 + 4acc: 3208 adds r2, #8 + 4ace: 2e10 cmp r6, #16 + 4ad0: dd17 ble.n 4b02 <_svfprintf_r+0x84e> + 4ad2: 48bc ldr r0, [pc, #752] ; (4dc4 <_svfprintf_r+0xb10>) + 4ad4: 3110 adds r1, #16 + 4ad6: 6010 str r0, [r2, #0] + 4ad8: 4648 mov r0, r9 + 4ada: 3301 adds r3, #1 + 4adc: 6050 str r0, [r2, #4] + 4ade: 60b9 str r1, [r7, #8] + 4ae0: 607b str r3, [r7, #4] + 4ae2: 2b07 cmp r3, #7 + 4ae4: ddf1 ble.n 4aca <_svfprintf_r+0x816> + 4ae6: 003a movs r2, r7 + 4ae8: 0029 movs r1, r5 + 4aea: 0020 movs r0, r4 + 4aec: f002 fe3a bl 7764 <__ssprint_r> + 4af0: 2800 cmp r0, #0 + 4af2: d000 beq.n 4af6 <_svfprintf_r+0x842> + 4af4: e465 b.n 43c2 <_svfprintf_r+0x10e> + 4af6: 3e10 subs r6, #16 + 4af8: 68b9 ldr r1, [r7, #8] + 4afa: 687b ldr r3, [r7, #4] + 4afc: aa32 add r2, sp, #200 ; 0xc8 + 4afe: 2e10 cmp r6, #16 + 4b00: dce7 bgt.n 4ad2 <_svfprintf_r+0x81e> + 4b02: 0035 movs r5, r6 + 4b04: 000c movs r4, r1 + 4b06: 0016 movs r6, r2 + 4b08: 4642 mov r2, r8 + 4b0a: 1964 adds r4, r4, r5 + 4b0c: 3301 adds r3, #1 + 4b0e: c624 stmia r6!, {r2, r5} + 4b10: 60bc str r4, [r7, #8] + 4b12: 607b str r3, [r7, #4] + 4b14: 2b07 cmp r3, #7 + 4b16: dd08 ble.n 4b2a <_svfprintf_r+0x876> + 4b18: 003a movs r2, r7 + 4b1a: 9906 ldr r1, [sp, #24] + 4b1c: 9809 ldr r0, [sp, #36] ; 0x24 + 4b1e: f002 fe21 bl 7764 <__ssprint_r> + 4b22: 2800 cmp r0, #0 + 4b24: d000 beq.n 4b28 <_svfprintf_r+0x874> + 4b26: e44c b.n 43c2 <_svfprintf_r+0x10e> + 4b28: 68bc ldr r4, [r7, #8] + 4b2a: 9b0b ldr r3, [sp, #44] ; 0x2c + 4b2c: 9907 ldr r1, [sp, #28] + 4b2e: 428b cmp r3, r1 + 4b30: da00 bge.n 4b34 <_svfprintf_r+0x880> + 4b32: 000b movs r3, r1 + 4b34: 9a0a ldr r2, [sp, #40] ; 0x28 + 4b36: 4694 mov ip, r2 + 4b38: 449c add ip, r3 + 4b3a: 4663 mov r3, ip + 4b3c: 930a str r3, [sp, #40] ; 0x28 + 4b3e: 2c00 cmp r4, #0 + 4b40: d000 beq.n 4b44 <_svfprintf_r+0x890> + 4b42: e0d6 b.n 4cf2 <_svfprintf_r+0xa3e> + 4b44: 2300 movs r3, #0 + 4b46: ae32 add r6, sp, #200 ; 0xc8 + 4b48: 607b str r3, [r7, #4] + 4b4a: f7ff fbde bl 430a <_svfprintf_r+0x56> + 4b4e: 9b14 ldr r3, [sp, #80] ; 0x50 + 4b50: 2b01 cmp r3, #1 + 4b52: dc00 bgt.n 4b56 <_svfprintf_r+0x8a2> + 4b54: e0ae b.n 4cb4 <_svfprintf_r+0xa00> + 4b56: 9b11 ldr r3, [sp, #68] ; 0x44 + 4b58: 3401 adds r4, #1 + 4b5a: 6033 str r3, [r6, #0] + 4b5c: 2301 movs r3, #1 + 4b5e: 6073 str r3, [r6, #4] + 4b60: 687b ldr r3, [r7, #4] + 4b62: 60bc str r4, [r7, #8] + 4b64: 3301 adds r3, #1 + 4b66: 607b str r3, [r7, #4] + 4b68: 2b07 cmp r3, #7 + 4b6a: dd00 ble.n 4b6e <_svfprintf_r+0x8ba> + 4b6c: e2df b.n 512e <_svfprintf_r+0xe7a> + 4b6e: 3608 adds r6, #8 + 4b70: 9a19 ldr r2, [sp, #100] ; 0x64 + 4b72: 3301 adds r3, #1 + 4b74: 6032 str r2, [r6, #0] + 4b76: 9a18 ldr r2, [sp, #96] ; 0x60 + 4b78: 4698 mov r8, r3 + 4b7a: 4694 mov ip, r2 + 4b7c: 4464 add r4, ip + 4b7e: 6072 str r2, [r6, #4] + 4b80: 60bc str r4, [r7, #8] + 4b82: 607b str r3, [r7, #4] + 4b84: 2b07 cmp r3, #7 + 4b86: dd00 ble.n 4b8a <_svfprintf_r+0x8d6> + 4b88: e2de b.n 5148 <_svfprintf_r+0xe94> + 4b8a: 3608 adds r6, #8 + 4b8c: 2200 movs r2, #0 + 4b8e: 2300 movs r3, #0 + 4b90: 9816 ldr r0, [sp, #88] ; 0x58 + 4b92: 9915 ldr r1, [sp, #84] ; 0x54 + 4b94: f003 fafc bl 8190 <__aeabi_dcmpeq> + 4b98: 2800 cmp r0, #0 + 4b9a: d000 beq.n 4b9e <_svfprintf_r+0x8ea> + 4b9c: e1a4 b.n 4ee8 <_svfprintf_r+0xc34> + 4b9e: 9d11 ldr r5, [sp, #68] ; 0x44 + 4ba0: 9b14 ldr r3, [sp, #80] ; 0x50 + 4ba2: 3501 adds r5, #1 + 4ba4: 3b01 subs r3, #1 + 4ba6: 6035 str r5, [r6, #0] + 4ba8: 6073 str r3, [r6, #4] + 4baa: 18e4 adds r4, r4, r3 + 4bac: 2301 movs r3, #1 + 4bae: 469c mov ip, r3 + 4bb0: 44e0 add r8, ip + 4bb2: 4643 mov r3, r8 + 4bb4: 60bc str r4, [r7, #8] + 4bb6: 607b str r3, [r7, #4] + 4bb8: 2b07 cmp r3, #7 + 4bba: dd00 ble.n 4bbe <_svfprintf_r+0x90a> + 4bbc: e08b b.n 4cd6 <_svfprintf_r+0xa22> + 4bbe: 3608 adds r6, #8 + 4bc0: ab21 add r3, sp, #132 ; 0x84 + 4bc2: 6033 str r3, [r6, #0] + 4bc4: 9b1a ldr r3, [sp, #104] ; 0x68 + 4bc6: 469c mov ip, r3 + 4bc8: 6073 str r3, [r6, #4] + 4bca: 4643 mov r3, r8 + 4bcc: 4464 add r4, ip + 4bce: 3301 adds r3, #1 + 4bd0: 60bc str r4, [r7, #8] + 4bd2: 607b str r3, [r7, #4] + 4bd4: 2b07 cmp r3, #7 + 4bd6: dc00 bgt.n 4bda <_svfprintf_r+0x926> + 4bd8: e761 b.n 4a9e <_svfprintf_r+0x7ea> + 4bda: 003a movs r2, r7 + 4bdc: 9906 ldr r1, [sp, #24] + 4bde: 9809 ldr r0, [sp, #36] ; 0x24 + 4be0: f002 fdc0 bl 7764 <__ssprint_r> + 4be4: 2800 cmp r0, #0 + 4be6: d001 beq.n 4bec <_svfprintf_r+0x938> + 4be8: f7ff fbeb bl 43c2 <_svfprintf_r+0x10e> + 4bec: 68bc ldr r4, [r7, #8] + 4bee: ae32 add r6, sp, #200 ; 0xc8 + 4bf0: e756 b.n 4aa0 <_svfprintf_r+0x7ec> + 4bf2: 9b12 ldr r3, [sp, #72] ; 0x48 + 4bf4: 2b65 cmp r3, #101 ; 0x65 + 4bf6: ddaa ble.n 4b4e <_svfprintf_r+0x89a> + 4bf8: 2200 movs r2, #0 + 4bfa: 2300 movs r3, #0 + 4bfc: 9816 ldr r0, [sp, #88] ; 0x58 + 4bfe: 9915 ldr r1, [sp, #84] ; 0x54 + 4c00: f003 fac6 bl 8190 <__aeabi_dcmpeq> + 4c04: 2800 cmp r0, #0 + 4c06: d100 bne.n 4c0a <_svfprintf_r+0x956> + 4c08: e0e2 b.n 4dd0 <_svfprintf_r+0xb1c> + 4c0a: 4b6f ldr r3, [pc, #444] ; (4dc8 <_svfprintf_r+0xb14>) + 4c0c: 3401 adds r4, #1 + 4c0e: 6033 str r3, [r6, #0] + 4c10: 2301 movs r3, #1 + 4c12: 6073 str r3, [r6, #4] + 4c14: 687b ldr r3, [r7, #4] + 4c16: 60bc str r4, [r7, #8] + 4c18: 3301 adds r3, #1 + 4c1a: 607b str r3, [r7, #4] + 4c1c: 2b07 cmp r3, #7 + 4c1e: dd00 ble.n 4c22 <_svfprintf_r+0x96e> + 4c20: e366 b.n 52f0 <_svfprintf_r+0x103c> + 4c22: 3608 adds r6, #8 + 4c24: 9b1f ldr r3, [sp, #124] ; 0x7c + 4c26: 9a14 ldr r2, [sp, #80] ; 0x50 + 4c28: 4293 cmp r3, r2 + 4c2a: da00 bge.n 4c2e <_svfprintf_r+0x97a> + 4c2c: e1a4 b.n 4f78 <_svfprintf_r+0xcc4> + 4c2e: 9b08 ldr r3, [sp, #32] + 4c30: 07db lsls r3, r3, #31 + 4c32: d500 bpl.n 4c36 <_svfprintf_r+0x982> + 4c34: e1a0 b.n 4f78 <_svfprintf_r+0xcc4> + 4c36: 68bc ldr r4, [r7, #8] + 4c38: e732 b.n 4aa0 <_svfprintf_r+0x7ec> + 4c3a: 9b0b ldr r3, [sp, #44] ; 0x2c + 4c3c: 9a07 ldr r2, [sp, #28] + 4c3e: 1a9d subs r5, r3, r2 + 4c40: 2d00 cmp r5, #0 + 4c42: dc00 bgt.n 4c46 <_svfprintf_r+0x992> + 4c44: e6d8 b.n 49f8 <_svfprintf_r+0x744> + 4c46: 4a61 ldr r2, [pc, #388] ; (4dcc <_svfprintf_r+0xb18>) + 4c48: 687b ldr r3, [r7, #4] + 4c4a: 4691 mov r9, r2 + 4c4c: 2d10 cmp r5, #16 + 4c4e: dd25 ble.n 4c9c <_svfprintf_r+0x9e8> + 4c50: 2210 movs r2, #16 + 4c52: 0021 movs r1, r4 + 4c54: 4690 mov r8, r2 + 4c56: 9c09 ldr r4, [sp, #36] ; 0x24 + 4c58: 0032 movs r2, r6 + 4c5a: 464e mov r6, r9 + 4c5c: e003 b.n 4c66 <_svfprintf_r+0x9b2> + 4c5e: 3d10 subs r5, #16 + 4c60: 3208 adds r2, #8 + 4c62: 2d10 cmp r5, #16 + 4c64: dd17 ble.n 4c96 <_svfprintf_r+0x9e2> + 4c66: 4640 mov r0, r8 + 4c68: 3110 adds r1, #16 + 4c6a: 3301 adds r3, #1 + 4c6c: 6016 str r6, [r2, #0] + 4c6e: 6050 str r0, [r2, #4] + 4c70: 60b9 str r1, [r7, #8] + 4c72: 607b str r3, [r7, #4] + 4c74: 2b07 cmp r3, #7 + 4c76: ddf2 ble.n 4c5e <_svfprintf_r+0x9aa> + 4c78: 003a movs r2, r7 + 4c7a: 9906 ldr r1, [sp, #24] + 4c7c: 0020 movs r0, r4 + 4c7e: f002 fd71 bl 7764 <__ssprint_r> + 4c82: 2800 cmp r0, #0 + 4c84: d001 beq.n 4c8a <_svfprintf_r+0x9d6> + 4c86: f7ff fb9c bl 43c2 <_svfprintf_r+0x10e> + 4c8a: 3d10 subs r5, #16 + 4c8c: 68b9 ldr r1, [r7, #8] + 4c8e: 687b ldr r3, [r7, #4] + 4c90: aa32 add r2, sp, #200 ; 0xc8 + 4c92: 2d10 cmp r5, #16 + 4c94: dce7 bgt.n 4c66 <_svfprintf_r+0x9b2> + 4c96: 46b1 mov r9, r6 + 4c98: 000c movs r4, r1 + 4c9a: 0016 movs r6, r2 + 4c9c: 464a mov r2, r9 + 4c9e: 1964 adds r4, r4, r5 + 4ca0: 3301 adds r3, #1 + 4ca2: 6032 str r2, [r6, #0] + 4ca4: 6075 str r5, [r6, #4] + 4ca6: 60bc str r4, [r7, #8] + 4ca8: 607b str r3, [r7, #4] + 4caa: 2b07 cmp r3, #7 + 4cac: dd00 ble.n 4cb0 <_svfprintf_r+0x9fc> + 4cae: e27e b.n 51ae <_svfprintf_r+0xefa> + 4cb0: 3608 adds r6, #8 + 4cb2: e6a1 b.n 49f8 <_svfprintf_r+0x744> + 4cb4: 2301 movs r3, #1 + 4cb6: 9a08 ldr r2, [sp, #32] + 4cb8: 4213 tst r3, r2 + 4cba: d000 beq.n 4cbe <_svfprintf_r+0xa0a> + 4cbc: e74b b.n 4b56 <_svfprintf_r+0x8a2> + 4cbe: 6073 str r3, [r6, #4] + 4cc0: 687b ldr r3, [r7, #4] + 4cc2: 9a11 ldr r2, [sp, #68] ; 0x44 + 4cc4: 3301 adds r3, #1 + 4cc6: 3401 adds r4, #1 + 4cc8: 6032 str r2, [r6, #0] + 4cca: 60bc str r4, [r7, #8] + 4ccc: 4698 mov r8, r3 + 4cce: 607b str r3, [r7, #4] + 4cd0: 2b07 cmp r3, #7 + 4cd2: dc00 bgt.n 4cd6 <_svfprintf_r+0xa22> + 4cd4: e773 b.n 4bbe <_svfprintf_r+0x90a> + 4cd6: 003a movs r2, r7 + 4cd8: 9906 ldr r1, [sp, #24] + 4cda: 9809 ldr r0, [sp, #36] ; 0x24 + 4cdc: f002 fd42 bl 7764 <__ssprint_r> + 4ce0: 2800 cmp r0, #0 + 4ce2: d001 beq.n 4ce8 <_svfprintf_r+0xa34> + 4ce4: f7ff fb6d bl 43c2 <_svfprintf_r+0x10e> + 4ce8: 687b ldr r3, [r7, #4] + 4cea: 68bc ldr r4, [r7, #8] + 4cec: 4698 mov r8, r3 + 4cee: ae32 add r6, sp, #200 ; 0xc8 + 4cf0: e766 b.n 4bc0 <_svfprintf_r+0x90c> + 4cf2: 003a movs r2, r7 + 4cf4: 9906 ldr r1, [sp, #24] + 4cf6: 9809 ldr r0, [sp, #36] ; 0x24 + 4cf8: f002 fd34 bl 7764 <__ssprint_r> + 4cfc: 2800 cmp r0, #0 + 4cfe: d100 bne.n 4d02 <_svfprintf_r+0xa4e> + 4d00: e720 b.n 4b44 <_svfprintf_r+0x890> + 4d02: f7ff fb5e bl 43c2 <_svfprintf_r+0x10e> + 4d06: 9c08 ldr r4, [sp, #32] + 4d08: 2b01 cmp r3, #1 + 4d0a: d100 bne.n 4d0e <_svfprintf_r+0xa5a> + 4d0c: e184 b.n 5018 <_svfprintf_r+0xd64> + 4d0e: 2b02 cmp r3, #2 + 4d10: d129 bne.n 4d66 <_svfprintf_r+0xab2> + 4d12: 9408 str r4, [sp, #32] + 4d14: 2300 movs r3, #0 + 4d16: 2400 movs r4, #0 + 4d18: 930c str r3, [sp, #48] ; 0x30 + 4d1a: 940d str r4, [sp, #52] ; 0x34 + 4d1c: e4c5 b.n 46aa <_svfprintf_r+0x3f6> + 4d1e: 003a movs r2, r7 + 4d20: 9906 ldr r1, [sp, #24] + 4d22: 9809 ldr r0, [sp, #36] ; 0x24 + 4d24: f002 fd1e bl 7764 <__ssprint_r> + 4d28: 2800 cmp r0, #0 + 4d2a: d001 beq.n 4d30 <_svfprintf_r+0xa7c> + 4d2c: f7ff fb49 bl 43c2 <_svfprintf_r+0x10e> + 4d30: 68bc ldr r4, [r7, #8] + 4d32: ae32 add r6, sp, #200 ; 0xc8 + 4d34: e6a2 b.n 4a7c <_svfprintf_r+0x7c8> + 4d36: 003a movs r2, r7 + 4d38: 9906 ldr r1, [sp, #24] + 4d3a: 9809 ldr r0, [sp, #36] ; 0x24 + 4d3c: f002 fd12 bl 7764 <__ssprint_r> + 4d40: 2800 cmp r0, #0 + 4d42: d001 beq.n 4d48 <_svfprintf_r+0xa94> + 4d44: f7ff fb3d bl 43c2 <_svfprintf_r+0x10e> + 4d48: 68bc ldr r4, [r7, #8] + 4d4a: ae32 add r6, sp, #200 ; 0xc8 + 4d4c: e640 b.n 49d0 <_svfprintf_r+0x71c> + 4d4e: 003a movs r2, r7 + 4d50: 9906 ldr r1, [sp, #24] + 4d52: 9809 ldr r0, [sp, #36] ; 0x24 + 4d54: f002 fd06 bl 7764 <__ssprint_r> + 4d58: 2800 cmp r0, #0 + 4d5a: d001 beq.n 4d60 <_svfprintf_r+0xaac> + 4d5c: f7ff fb31 bl 43c2 <_svfprintf_r+0x10e> + 4d60: 68bc ldr r4, [r7, #8] + 4d62: ae32 add r6, sp, #200 ; 0xc8 + 4d64: e644 b.n 49f0 <_svfprintf_r+0x73c> + 4d66: 9408 str r4, [sp, #32] + 4d68: 2300 movs r3, #0 + 4d6a: 2400 movs r4, #0 + 4d6c: 930c str r3, [sp, #48] ; 0x30 + 4d6e: 940d str r4, [sp, #52] ; 0x34 + 4d70: 980c ldr r0, [sp, #48] ; 0x30 + 4d72: 990d ldr r1, [sp, #52] ; 0x34 + 4d74: 465b mov r3, fp + 4d76: aa32 add r2, sp, #200 ; 0xc8 + 4d78: 9307 str r3, [sp, #28] + 4d7a: 4691 mov r9, r2 + 4d7c: 46b3 mov fp, r6 + 4d7e: e000 b.n 4d82 <_svfprintf_r+0xace> + 4d80: 46a1 mov r9, r4 + 4d82: 074a lsls r2, r1, #29 + 4d84: 4694 mov ip, r2 + 4d86: 464b mov r3, r9 + 4d88: 4665 mov r5, ip + 4d8a: 1e5c subs r4, r3, #1 + 4d8c: 08c6 lsrs r6, r0, #3 + 4d8e: 2307 movs r3, #7 + 4d90: 08ca lsrs r2, r1, #3 + 4d92: 4335 orrs r5, r6 + 4d94: 0011 movs r1, r2 + 4d96: 002a movs r2, r5 + 4d98: 4003 ands r3, r0 + 4d9a: 3330 adds r3, #48 ; 0x30 + 4d9c: 7023 strb r3, [r4, #0] + 4d9e: 0028 movs r0, r5 + 4da0: 430a orrs r2, r1 + 4da2: d1ed bne.n 4d80 <_svfprintf_r+0xacc> + 4da4: 900c str r0, [sp, #48] ; 0x30 + 4da6: 910d str r1, [sp, #52] ; 0x34 + 4da8: 9907 ldr r1, [sp, #28] + 4daa: 465e mov r6, fp + 4dac: 468b mov fp, r1 + 4dae: 9908 ldr r1, [sp, #32] + 4db0: 464a mov r2, r9 + 4db2: 9411 str r4, [sp, #68] ; 0x44 + 4db4: 07c9 lsls r1, r1, #31 + 4db6: d500 bpl.n 4dba <_svfprintf_r+0xb06> + 4db8: e13d b.n 5036 <_svfprintf_r+0xd82> + 4dba: ab32 add r3, sp, #200 ; 0xc8 + 4dbc: 1b1b subs r3, r3, r4 + 4dbe: 930e str r3, [sp, #56] ; 0x38 + 4dc0: f7ff fb88 bl 44d4 <_svfprintf_r+0x220> + 4dc4: 00009870 .word 0x00009870 + 4dc8: 0000986c .word 0x0000986c + 4dcc: 00009880 .word 0x00009880 + 4dd0: 981f ldr r0, [sp, #124] ; 0x7c + 4dd2: 2800 cmp r0, #0 + 4dd4: dc00 bgt.n 4dd8 <_svfprintf_r+0xb24> + 4dd6: e296 b.n 5306 <_svfprintf_r+0x1052> + 4dd8: 9a13 ldr r2, [sp, #76] ; 0x4c + 4dda: 9914 ldr r1, [sp, #80] ; 0x50 + 4ddc: 0013 movs r3, r2 + 4dde: 4690 mov r8, r2 + 4de0: 428b cmp r3, r1 + 4de2: dd00 ble.n 4de6 <_svfprintf_r+0xb32> + 4de4: 4688 mov r8, r1 + 4de6: 4643 mov r3, r8 + 4de8: 2b00 cmp r3, #0 + 4dea: dd0c ble.n 4e06 <_svfprintf_r+0xb52> + 4dec: 9b11 ldr r3, [sp, #68] ; 0x44 + 4dee: 4444 add r4, r8 + 4df0: 6033 str r3, [r6, #0] + 4df2: 4643 mov r3, r8 + 4df4: 6073 str r3, [r6, #4] + 4df6: 687b ldr r3, [r7, #4] + 4df8: 60bc str r4, [r7, #8] + 4dfa: 3301 adds r3, #1 + 4dfc: 607b str r3, [r7, #4] + 4dfe: 2b07 cmp r3, #7 + 4e00: dd00 ble.n 4e04 <_svfprintf_r+0xb50> + 4e02: e3b7 b.n 5574 <_svfprintf_r+0x12c0> + 4e04: 3608 adds r6, #8 + 4e06: 4643 mov r3, r8 + 4e08: 43db mvns r3, r3 + 4e0a: 4642 mov r2, r8 + 4e0c: 17db asrs r3, r3, #31 + 4e0e: 4013 ands r3, r2 + 4e10: 9a13 ldr r2, [sp, #76] ; 0x4c + 4e12: 1ad3 subs r3, r2, r3 + 4e14: 4698 mov r8, r3 + 4e16: 2b00 cmp r3, #0 + 4e18: dc00 bgt.n 4e1c <_svfprintf_r+0xb68> + 4e1a: e128 b.n 506e <_svfprintf_r+0xdba> + 4e1c: 2b10 cmp r3, #16 + 4e1e: dc01 bgt.n 4e24 <_svfprintf_r+0xb70> + 4e20: f000 fce7 bl 57f2 <_svfprintf_r+0x153e> + 4e24: 4acf ldr r2, [pc, #828] ; (5164 <_svfprintf_r+0xeb0>) + 4e26: 0021 movs r1, r4 + 4e28: 4691 mov r9, r2 + 4e2a: 2210 movs r2, #16 + 4e2c: 687b ldr r3, [r7, #4] + 4e2e: 4692 mov sl, r2 + 4e30: 9d09 ldr r5, [sp, #36] ; 0x24 + 4e32: 0032 movs r2, r6 + 4e34: 464c mov r4, r9 + 4e36: 4646 mov r6, r8 + 4e38: e004 b.n 4e44 <_svfprintf_r+0xb90> + 4e3a: 3208 adds r2, #8 + 4e3c: 3e10 subs r6, #16 + 4e3e: 2e10 cmp r6, #16 + 4e40: dc00 bgt.n 4e44 <_svfprintf_r+0xb90> + 4e42: e104 b.n 504e <_svfprintf_r+0xd9a> + 4e44: 4650 mov r0, sl + 4e46: 3110 adds r1, #16 + 4e48: 3301 adds r3, #1 + 4e4a: 6014 str r4, [r2, #0] + 4e4c: 6050 str r0, [r2, #4] + 4e4e: 60b9 str r1, [r7, #8] + 4e50: 607b str r3, [r7, #4] + 4e52: 2b07 cmp r3, #7 + 4e54: ddf1 ble.n 4e3a <_svfprintf_r+0xb86> + 4e56: 003a movs r2, r7 + 4e58: 9906 ldr r1, [sp, #24] + 4e5a: 0028 movs r0, r5 + 4e5c: f002 fc82 bl 7764 <__ssprint_r> + 4e60: 2800 cmp r0, #0 + 4e62: d001 beq.n 4e68 <_svfprintf_r+0xbb4> + 4e64: f7ff faad bl 43c2 <_svfprintf_r+0x10e> + 4e68: 68b9 ldr r1, [r7, #8] + 4e6a: 687b ldr r3, [r7, #4] + 4e6c: aa32 add r2, sp, #200 ; 0xc8 + 4e6e: e7e5 b.n 4e3c <_svfprintf_r+0xb88> + 4e70: 9b0d ldr r3, [sp, #52] ; 0x34 + 4e72: 2b00 cmp r3, #0 + 4e74: d100 bne.n 4e78 <_svfprintf_r+0xbc4> + 4e76: e0ca b.n 500e <_svfprintf_r+0xd5a> + 4e78: 9c0c ldr r4, [sp, #48] ; 0x30 + 4e7a: 9d0d ldr r5, [sp, #52] ; 0x34 + 4e7c: ab32 add r3, sp, #200 ; 0xc8 + 4e7e: 46b1 mov r9, r6 + 4e80: 001e movs r6, r3 + 4e82: 0020 movs r0, r4 + 4e84: 0029 movs r1, r5 + 4e86: 220a movs r2, #10 + 4e88: 2300 movs r3, #0 + 4e8a: f003 f9af bl 81ec <__aeabi_uldivmod> + 4e8e: 3e01 subs r6, #1 + 4e90: 3230 adds r2, #48 ; 0x30 + 4e92: 7032 strb r2, [r6, #0] + 4e94: 2300 movs r3, #0 + 4e96: 0020 movs r0, r4 + 4e98: 0029 movs r1, r5 + 4e9a: 220a movs r2, #10 + 4e9c: f003 f9a6 bl 81ec <__aeabi_uldivmod> + 4ea0: 0003 movs r3, r0 + 4ea2: 0004 movs r4, r0 + 4ea4: 000d movs r5, r1 + 4ea6: 430b orrs r3, r1 + 4ea8: d1eb bne.n 4e82 <_svfprintf_r+0xbce> + 4eaa: 0032 movs r2, r6 + 4eac: ab32 add r3, sp, #200 ; 0xc8 + 4eae: 1a9b subs r3, r3, r2 + 4eb0: 9611 str r6, [sp, #68] ; 0x44 + 4eb2: 940c str r4, [sp, #48] ; 0x30 + 4eb4: 950d str r5, [sp, #52] ; 0x34 + 4eb6: 464e mov r6, r9 + 4eb8: 930e str r3, [sp, #56] ; 0x38 + 4eba: f7ff fb0b bl 44d4 <_svfprintf_r+0x220> + 4ebe: 2300 movs r3, #0 + 4ec0: 930e str r3, [sp, #56] ; 0x38 + 4ec2: ab32 add r3, sp, #200 ; 0xc8 + 4ec4: 9311 str r3, [sp, #68] ; 0x44 + 4ec6: f7ff fb05 bl 44d4 <_svfprintf_r+0x220> + 4eca: 003a movs r2, r7 + 4ecc: 9906 ldr r1, [sp, #24] + 4ece: 9809 ldr r0, [sp, #36] ; 0x24 + 4ed0: f002 fc48 bl 7764 <__ssprint_r> + 4ed4: 2800 cmp r0, #0 + 4ed6: d001 beq.n 4edc <_svfprintf_r+0xc28> + 4ed8: f7ff fa73 bl 43c2 <_svfprintf_r+0x10e> + 4edc: ab16 add r3, sp, #88 ; 0x58 + 4ede: 7fdb ldrb r3, [r3, #31] + 4ee0: 68bc ldr r4, [r7, #8] + 4ee2: 4698 mov r8, r3 + 4ee4: ae32 add r6, sp, #200 ; 0xc8 + 4ee6: e560 b.n 49aa <_svfprintf_r+0x6f6> + 4ee8: 9b14 ldr r3, [sp, #80] ; 0x50 + 4eea: 1e5d subs r5, r3, #1 + 4eec: 2d00 cmp r5, #0 + 4eee: dc00 bgt.n 4ef2 <_svfprintf_r+0xc3e> + 4ef0: e666 b.n 4bc0 <_svfprintf_r+0x90c> + 4ef2: 4b9c ldr r3, [pc, #624] ; (5164 <_svfprintf_r+0xeb0>) + 4ef4: 4699 mov r9, r3 + 4ef6: 2d10 cmp r5, #16 + 4ef8: dd29 ble.n 4f4e <_svfprintf_r+0xc9a> + 4efa: 2310 movs r3, #16 + 4efc: 0032 movs r2, r6 + 4efe: 469a mov sl, r3 + 4f00: 002e movs r6, r5 + 4f02: 0021 movs r1, r4 + 4f04: 4643 mov r3, r8 + 4f06: 9c09 ldr r4, [sp, #36] ; 0x24 + 4f08: 464d mov r5, r9 + 4f0a: e003 b.n 4f14 <_svfprintf_r+0xc60> + 4f0c: 3e10 subs r6, #16 + 4f0e: 3208 adds r2, #8 + 4f10: 2e10 cmp r6, #16 + 4f12: dd17 ble.n 4f44 <_svfprintf_r+0xc90> + 4f14: 4650 mov r0, sl + 4f16: 3110 adds r1, #16 + 4f18: 3301 adds r3, #1 + 4f1a: 6015 str r5, [r2, #0] + 4f1c: 6050 str r0, [r2, #4] + 4f1e: 60b9 str r1, [r7, #8] + 4f20: 607b str r3, [r7, #4] + 4f22: 2b07 cmp r3, #7 + 4f24: ddf2 ble.n 4f0c <_svfprintf_r+0xc58> + 4f26: 003a movs r2, r7 + 4f28: 9906 ldr r1, [sp, #24] + 4f2a: 0020 movs r0, r4 + 4f2c: f002 fc1a bl 7764 <__ssprint_r> + 4f30: 2800 cmp r0, #0 + 4f32: d001 beq.n 4f38 <_svfprintf_r+0xc84> + 4f34: f7ff fa45 bl 43c2 <_svfprintf_r+0x10e> + 4f38: 3e10 subs r6, #16 + 4f3a: 68b9 ldr r1, [r7, #8] + 4f3c: 687b ldr r3, [r7, #4] + 4f3e: aa32 add r2, sp, #200 ; 0xc8 + 4f40: 2e10 cmp r6, #16 + 4f42: dce7 bgt.n 4f14 <_svfprintf_r+0xc60> + 4f44: 46a9 mov r9, r5 + 4f46: 000c movs r4, r1 + 4f48: 0035 movs r5, r6 + 4f4a: 4698 mov r8, r3 + 4f4c: 0016 movs r6, r2 + 4f4e: 464b mov r3, r9 + 4f50: 6075 str r5, [r6, #4] + 4f52: 6033 str r3, [r6, #0] + 4f54: 1964 adds r4, r4, r5 + 4f56: e629 b.n 4bac <_svfprintf_r+0x8f8> + 4f58: 9b0f ldr r3, [sp, #60] ; 0x3c + 4f5a: 681a ldr r2, [r3, #0] + 4f5c: f7ff fbfb bl 4756 <_svfprintf_r+0x4a2> + 4f60: 6813 ldr r3, [r2, #0] + 4f62: 9307 str r3, [sp, #28] + 4f64: f7ff fa82 bl 446c <_svfprintf_r+0x1b8> + 4f68: 9b0f ldr r3, [sp, #60] ; 0x3c + 4f6a: 681a ldr r2, [r3, #0] + 4f6c: f7ff fb84 bl 4678 <_svfprintf_r+0x3c4> + 4f70: 9b0f ldr r3, [sp, #60] ; 0x3c + 4f72: 681a ldr r2, [r3, #0] + 4f74: f7ff fbd1 bl 471a <_svfprintf_r+0x466> + 4f78: 9b19 ldr r3, [sp, #100] ; 0x64 + 4f7a: 68ba ldr r2, [r7, #8] + 4f7c: 6033 str r3, [r6, #0] + 4f7e: 9b18 ldr r3, [sp, #96] ; 0x60 + 4f80: 469c mov ip, r3 + 4f82: 6073 str r3, [r6, #4] + 4f84: 687b ldr r3, [r7, #4] + 4f86: 4462 add r2, ip + 4f88: 3301 adds r3, #1 + 4f8a: 0014 movs r4, r2 + 4f8c: 60ba str r2, [r7, #8] + 4f8e: 607b str r3, [r7, #4] + 4f90: 2b07 cmp r3, #7 + 4f92: dd00 ble.n 4f96 <_svfprintf_r+0xce2> + 4f94: e202 b.n 539c <_svfprintf_r+0x10e8> + 4f96: 3608 adds r6, #8 + 4f98: 9b14 ldr r3, [sp, #80] ; 0x50 + 4f9a: 1e5d subs r5, r3, #1 + 4f9c: 2d00 cmp r5, #0 + 4f9e: dc00 bgt.n 4fa2 <_svfprintf_r+0xcee> + 4fa0: e57e b.n 4aa0 <_svfprintf_r+0x7ec> + 4fa2: 4a70 ldr r2, [pc, #448] ; (5164 <_svfprintf_r+0xeb0>) + 4fa4: 687b ldr r3, [r7, #4] + 4fa6: 4691 mov r9, r2 + 4fa8: 2d10 cmp r5, #16 + 4faa: dd25 ble.n 4ff8 <_svfprintf_r+0xd44> + 4fac: 2210 movs r2, #16 + 4fae: 0021 movs r1, r4 + 4fb0: 4690 mov r8, r2 + 4fb2: 9c09 ldr r4, [sp, #36] ; 0x24 + 4fb4: 0032 movs r2, r6 + 4fb6: 002e movs r6, r5 + 4fb8: 464d mov r5, r9 + 4fba: e003 b.n 4fc4 <_svfprintf_r+0xd10> + 4fbc: 3208 adds r2, #8 + 4fbe: 3e10 subs r6, #16 + 4fc0: 2e10 cmp r6, #16 + 4fc2: dd15 ble.n 4ff0 <_svfprintf_r+0xd3c> + 4fc4: 4640 mov r0, r8 + 4fc6: 3110 adds r1, #16 + 4fc8: 3301 adds r3, #1 + 4fca: 6015 str r5, [r2, #0] + 4fcc: 6050 str r0, [r2, #4] + 4fce: 60b9 str r1, [r7, #8] + 4fd0: 607b str r3, [r7, #4] + 4fd2: 2b07 cmp r3, #7 + 4fd4: ddf2 ble.n 4fbc <_svfprintf_r+0xd08> + 4fd6: 003a movs r2, r7 + 4fd8: 9906 ldr r1, [sp, #24] + 4fda: 0020 movs r0, r4 + 4fdc: f002 fbc2 bl 7764 <__ssprint_r> + 4fe0: 2800 cmp r0, #0 + 4fe2: d001 beq.n 4fe8 <_svfprintf_r+0xd34> + 4fe4: f7ff f9ed bl 43c2 <_svfprintf_r+0x10e> + 4fe8: 68b9 ldr r1, [r7, #8] + 4fea: 687b ldr r3, [r7, #4] + 4fec: aa32 add r2, sp, #200 ; 0xc8 + 4fee: e7e6 b.n 4fbe <_svfprintf_r+0xd0a> + 4ff0: 46a9 mov r9, r5 + 4ff2: 000c movs r4, r1 + 4ff4: 0035 movs r5, r6 + 4ff6: 0016 movs r6, r2 + 4ff8: 464a mov r2, r9 + 4ffa: 1964 adds r4, r4, r5 + 4ffc: 3301 adds r3, #1 + 4ffe: 6032 str r2, [r6, #0] + 5000: 6075 str r5, [r6, #4] + 5002: 60bc str r4, [r7, #8] + 5004: 607b str r3, [r7, #4] + 5006: 2b07 cmp r3, #7 + 5008: dc00 bgt.n 500c <_svfprintf_r+0xd58> + 500a: e548 b.n 4a9e <_svfprintf_r+0x7ea> + 500c: e5e5 b.n 4bda <_svfprintf_r+0x926> + 500e: 9b0c ldr r3, [sp, #48] ; 0x30 + 5010: 2b09 cmp r3, #9 + 5012: d900 bls.n 5016 <_svfprintf_r+0xd62> + 5014: e730 b.n 4e78 <_svfprintf_r+0xbc4> + 5016: 9c08 ldr r4, [sp, #32] + 5018: 2227 movs r2, #39 ; 0x27 + 501a: 9b0c ldr r3, [sp, #48] ; 0x30 + 501c: a928 add r1, sp, #160 ; 0xa0 + 501e: 3330 adds r3, #48 ; 0x30 + 5020: 548b strb r3, [r1, r2] + 5022: 2301 movs r3, #1 + 5024: aa16 add r2, sp, #88 ; 0x58 + 5026: 4694 mov ip, r2 + 5028: 930e str r3, [sp, #56] ; 0x38 + 502a: 336e adds r3, #110 ; 0x6e + 502c: 4463 add r3, ip + 502e: 9408 str r4, [sp, #32] + 5030: 9311 str r3, [sp, #68] ; 0x44 + 5032: f7ff fa4f bl 44d4 <_svfprintf_r+0x220> + 5036: 2b30 cmp r3, #48 ; 0x30 + 5038: d100 bne.n 503c <_svfprintf_r+0xd88> + 503a: e20b b.n 5454 <_svfprintf_r+0x11a0> + 503c: 2330 movs r3, #48 ; 0x30 + 503e: 3a02 subs r2, #2 + 5040: 7013 strb r3, [r2, #0] + 5042: ab32 add r3, sp, #200 ; 0xc8 + 5044: 1a9b subs r3, r3, r2 + 5046: 930e str r3, [sp, #56] ; 0x38 + 5048: 9211 str r2, [sp, #68] ; 0x44 + 504a: f7ff fa43 bl 44d4 <_svfprintf_r+0x220> + 504e: 46b0 mov r8, r6 + 5050: 46a1 mov r9, r4 + 5052: 0016 movs r6, r2 + 5054: 000c movs r4, r1 + 5056: 464a mov r2, r9 + 5058: 6032 str r2, [r6, #0] + 505a: 4642 mov r2, r8 + 505c: 4444 add r4, r8 + 505e: 3301 adds r3, #1 + 5060: 6072 str r2, [r6, #4] + 5062: 60bc str r4, [r7, #8] + 5064: 607b str r3, [r7, #4] + 5066: 2b07 cmp r3, #7 + 5068: dd00 ble.n 506c <_svfprintf_r+0xdb8> + 506a: e29c b.n 55a6 <_svfprintf_r+0x12f2> + 506c: 3608 adds r6, #8 + 506e: 9b1f ldr r3, [sp, #124] ; 0x7c + 5070: 9a14 ldr r2, [sp, #80] ; 0x50 + 5072: 4293 cmp r3, r2 + 5074: db4c blt.n 5110 <_svfprintf_r+0xe5c> + 5076: 9a08 ldr r2, [sp, #32] + 5078: 07d2 lsls r2, r2, #31 + 507a: d449 bmi.n 5110 <_svfprintf_r+0xe5c> + 507c: 9a14 ldr r2, [sp, #80] ; 0x50 + 507e: 9913 ldr r1, [sp, #76] ; 0x4c + 5080: 1ad3 subs r3, r2, r3 + 5082: 1a52 subs r2, r2, r1 + 5084: 4690 mov r8, r2 + 5086: 429a cmp r2, r3 + 5088: dd00 ble.n 508c <_svfprintf_r+0xdd8> + 508a: 4698 mov r8, r3 + 508c: 4642 mov r2, r8 + 508e: 2a00 cmp r2, #0 + 5090: dd0f ble.n 50b2 <_svfprintf_r+0xdfe> + 5092: 9913 ldr r1, [sp, #76] ; 0x4c + 5094: 9a11 ldr r2, [sp, #68] ; 0x44 + 5096: 468c mov ip, r1 + 5098: 4462 add r2, ip + 509a: 6032 str r2, [r6, #0] + 509c: 4642 mov r2, r8 + 509e: 6072 str r2, [r6, #4] + 50a0: 687a ldr r2, [r7, #4] + 50a2: 4444 add r4, r8 + 50a4: 3201 adds r2, #1 + 50a6: 60bc str r4, [r7, #8] + 50a8: 607a str r2, [r7, #4] + 50aa: 2a07 cmp r2, #7 + 50ac: dd00 ble.n 50b0 <_svfprintf_r+0xdfc> + 50ae: e286 b.n 55be <_svfprintf_r+0x130a> + 50b0: 3608 adds r6, #8 + 50b2: 4642 mov r2, r8 + 50b4: 43d5 mvns r5, r2 + 50b6: 17ed asrs r5, r5, #31 + 50b8: 4015 ands r5, r2 + 50ba: 1b5d subs r5, r3, r5 + 50bc: 2d00 cmp r5, #0 + 50be: dc00 bgt.n 50c2 <_svfprintf_r+0xe0e> + 50c0: e4ee b.n 4aa0 <_svfprintf_r+0x7ec> + 50c2: 4a28 ldr r2, [pc, #160] ; (5164 <_svfprintf_r+0xeb0>) + 50c4: 687b ldr r3, [r7, #4] + 50c6: 4691 mov r9, r2 + 50c8: 2d10 cmp r5, #16 + 50ca: dd95 ble.n 4ff8 <_svfprintf_r+0xd44> + 50cc: 2210 movs r2, #16 + 50ce: 0021 movs r1, r4 + 50d0: 4690 mov r8, r2 + 50d2: 9c09 ldr r4, [sp, #36] ; 0x24 + 50d4: 0032 movs r2, r6 + 50d6: 002e movs r6, r5 + 50d8: 464d mov r5, r9 + 50da: e003 b.n 50e4 <_svfprintf_r+0xe30> + 50dc: 3208 adds r2, #8 + 50de: 3e10 subs r6, #16 + 50e0: 2e10 cmp r6, #16 + 50e2: dd85 ble.n 4ff0 <_svfprintf_r+0xd3c> + 50e4: 4640 mov r0, r8 + 50e6: 3110 adds r1, #16 + 50e8: 3301 adds r3, #1 + 50ea: 6015 str r5, [r2, #0] + 50ec: 6050 str r0, [r2, #4] + 50ee: 60b9 str r1, [r7, #8] + 50f0: 607b str r3, [r7, #4] + 50f2: 2b07 cmp r3, #7 + 50f4: ddf2 ble.n 50dc <_svfprintf_r+0xe28> + 50f6: 003a movs r2, r7 + 50f8: 9906 ldr r1, [sp, #24] + 50fa: 0020 movs r0, r4 + 50fc: f002 fb32 bl 7764 <__ssprint_r> + 5100: 2800 cmp r0, #0 + 5102: d001 beq.n 5108 <_svfprintf_r+0xe54> + 5104: f7ff f95d bl 43c2 <_svfprintf_r+0x10e> + 5108: 68b9 ldr r1, [r7, #8] + 510a: 687b ldr r3, [r7, #4] + 510c: aa32 add r2, sp, #200 ; 0xc8 + 510e: e7e6 b.n 50de <_svfprintf_r+0xe2a> + 5110: 9a19 ldr r2, [sp, #100] ; 0x64 + 5112: 6032 str r2, [r6, #0] + 5114: 9a18 ldr r2, [sp, #96] ; 0x60 + 5116: 4694 mov ip, r2 + 5118: 6072 str r2, [r6, #4] + 511a: 687a ldr r2, [r7, #4] + 511c: 4464 add r4, ip + 511e: 3201 adds r2, #1 + 5120: 60bc str r4, [r7, #8] + 5122: 607a str r2, [r7, #4] + 5124: 2a07 cmp r2, #7 + 5126: dd00 ble.n 512a <_svfprintf_r+0xe76> + 5128: e230 b.n 558c <_svfprintf_r+0x12d8> + 512a: 3608 adds r6, #8 + 512c: e7a6 b.n 507c <_svfprintf_r+0xdc8> + 512e: 003a movs r2, r7 + 5130: 9906 ldr r1, [sp, #24] + 5132: 9809 ldr r0, [sp, #36] ; 0x24 + 5134: f002 fb16 bl 7764 <__ssprint_r> + 5138: 2800 cmp r0, #0 + 513a: d001 beq.n 5140 <_svfprintf_r+0xe8c> + 513c: f7ff f941 bl 43c2 <_svfprintf_r+0x10e> + 5140: 68bc ldr r4, [r7, #8] + 5142: 687b ldr r3, [r7, #4] + 5144: ae32 add r6, sp, #200 ; 0xc8 + 5146: e513 b.n 4b70 <_svfprintf_r+0x8bc> + 5148: 003a movs r2, r7 + 514a: 9906 ldr r1, [sp, #24] + 514c: 9809 ldr r0, [sp, #36] ; 0x24 + 514e: f002 fb09 bl 7764 <__ssprint_r> + 5152: 2800 cmp r0, #0 + 5154: d001 beq.n 515a <_svfprintf_r+0xea6> + 5156: f7ff f934 bl 43c2 <_svfprintf_r+0x10e> + 515a: 687b ldr r3, [r7, #4] + 515c: 68bc ldr r4, [r7, #8] + 515e: 4698 mov r8, r3 + 5160: ae32 add r6, sp, #200 ; 0xc8 + 5162: e513 b.n 4b8c <_svfprintf_r+0x8d8> + 5164: 00009880 .word 0x00009880 + 5168: 2307 movs r3, #7 + 516a: 3207 adds r2, #7 + 516c: 439a bics r2, r3 + 516e: 3301 adds r3, #1 + 5170: 469c mov ip, r3 + 5172: 4494 add ip, r2 + 5174: 4663 mov r3, ip + 5176: 930f str r3, [sp, #60] ; 0x3c + 5178: 6853 ldr r3, [r2, #4] + 517a: 6812 ldr r2, [r2, #0] + 517c: 930d str r3, [sp, #52] ; 0x34 + 517e: 920c str r2, [sp, #48] ; 0x30 + 5180: 2b00 cmp r3, #0 + 5182: db01 blt.n 5188 <_svfprintf_r+0xed4> + 5184: f7ff f97a bl 447c <_svfprintf_r+0x1c8> + 5188: 980c ldr r0, [sp, #48] ; 0x30 + 518a: 990d ldr r1, [sp, #52] ; 0x34 + 518c: 2300 movs r3, #0 + 518e: 4242 negs r2, r0 + 5190: 418b sbcs r3, r1 + 5192: 0011 movs r1, r2 + 5194: 001a movs r2, r3 + 5196: 232d movs r3, #45 ; 0x2d + 5198: a816 add r0, sp, #88 ; 0x58 + 519a: 77c3 strb r3, [r0, #31] + 519c: 0008 movs r0, r1 + 519e: 4310 orrs r0, r2 + 51a0: 910c str r1, [sp, #48] ; 0x30 + 51a2: 920d str r2, [sp, #52] ; 0x34 + 51a4: 4698 mov r8, r3 + 51a6: 0002 movs r2, r0 + 51a8: 3b2c subs r3, #44 ; 0x2c + 51aa: f7ff f970 bl 448e <_svfprintf_r+0x1da> + 51ae: 003a movs r2, r7 + 51b0: 9906 ldr r1, [sp, #24] + 51b2: 9809 ldr r0, [sp, #36] ; 0x24 + 51b4: f002 fad6 bl 7764 <__ssprint_r> + 51b8: 2800 cmp r0, #0 + 51ba: d001 beq.n 51c0 <_svfprintf_r+0xf0c> + 51bc: f7ff f901 bl 43c2 <_svfprintf_r+0x10e> + 51c0: 68bc ldr r4, [r7, #8] + 51c2: ae32 add r6, sp, #200 ; 0xc8 + 51c4: e418 b.n 49f8 <_svfprintf_r+0x744> + 51c6: 9916 ldr r1, [sp, #88] ; 0x58 + 51c8: 9d15 ldr r5, [sp, #84] ; 0x54 + 51ca: 000a movs r2, r1 + 51cc: 0008 movs r0, r1 + 51ce: 002b movs r3, r5 + 51d0: 0029 movs r1, r5 + 51d2: f004 f835 bl 9240 <__aeabi_dcmpun> + 51d6: 2800 cmp r0, #0 + 51d8: d000 beq.n 51dc <_svfprintf_r+0xf28> + 51da: e2e6 b.n 57aa <_svfprintf_r+0x14f6> + 51dc: 4653 mov r3, sl + 51de: 3301 adds r3, #1 + 51e0: d100 bne.n 51e4 <_svfprintf_r+0xf30> + 51e2: e20d b.n 5600 <_svfprintf_r+0x134c> + 51e4: 2320 movs r3, #32 + 51e6: 9a12 ldr r2, [sp, #72] ; 0x48 + 51e8: 439a bics r2, r3 + 51ea: 920e str r2, [sp, #56] ; 0x38 + 51ec: 2a47 cmp r2, #71 ; 0x47 + 51ee: d100 bne.n 51f2 <_svfprintf_r+0xf3e> + 51f0: e11c b.n 542c <_svfprintf_r+0x1178> + 51f2: 2380 movs r3, #128 ; 0x80 + 51f4: 005b lsls r3, r3, #1 + 51f6: 4323 orrs r3, r4 + 51f8: 9308 str r3, [sp, #32] + 51fa: 9b15 ldr r3, [sp, #84] ; 0x54 + 51fc: 2b00 cmp r3, #0 + 51fe: da00 bge.n 5202 <_svfprintf_r+0xf4e> + 5200: e221 b.n 5646 <_svfprintf_r+0x1392> + 5202: 9a16 ldr r2, [sp, #88] ; 0x58 + 5204: 9307 str r3, [sp, #28] + 5206: 2300 movs r3, #0 + 5208: 4691 mov r9, r2 + 520a: 9310 str r3, [sp, #64] ; 0x40 + 520c: 9b12 ldr r3, [sp, #72] ; 0x48 + 520e: 2b66 cmp r3, #102 ; 0x66 + 5210: d100 bne.n 5214 <_svfprintf_r+0xf60> + 5212: e1fc b.n 560e <_svfprintf_r+0x135a> + 5214: 2b46 cmp r3, #70 ; 0x46 + 5216: d100 bne.n 521a <_svfprintf_r+0xf66> + 5218: e0db b.n 53d2 <_svfprintf_r+0x111e> + 521a: 9a0e ldr r2, [sp, #56] ; 0x38 + 521c: 9809 ldr r0, [sp, #36] ; 0x24 + 521e: 3a45 subs r2, #69 ; 0x45 + 5220: 0013 movs r3, r2 + 5222: 4259 negs r1, r3 + 5224: 4159 adcs r1, r3 + 5226: ab20 add r3, sp, #128 ; 0x80 + 5228: 000d movs r5, r1 + 522a: 9303 str r3, [sp, #12] + 522c: ab1f add r3, sp, #124 ; 0x7c + 522e: 9302 str r3, [sp, #8] + 5230: 2302 movs r3, #2 + 5232: aa23 add r2, sp, #140 ; 0x8c + 5234: 4455 add r5, sl + 5236: 921b str r2, [sp, #108] ; 0x6c + 5238: 9204 str r2, [sp, #16] + 523a: 9300 str r3, [sp, #0] + 523c: 9501 str r5, [sp, #4] + 523e: 9b07 ldr r3, [sp, #28] + 5240: 464a mov r2, r9 + 5242: f000 fc5f bl 5b04 <_dtoa_r> + 5246: 9b12 ldr r3, [sp, #72] ; 0x48 + 5248: 9011 str r0, [sp, #68] ; 0x44 + 524a: 2b67 cmp r3, #103 ; 0x67 + 524c: d000 beq.n 5250 <_svfprintf_r+0xf9c> + 524e: e239 b.n 56c4 <_svfprintf_r+0x1410> + 5250: 9b11 ldr r3, [sp, #68] ; 0x44 + 5252: 4698 mov r8, r3 + 5254: 44a8 add r8, r5 + 5256: 07e3 lsls r3, r4, #31 + 5258: d400 bmi.n 525c <_svfprintf_r+0xfa8> + 525a: e28b b.n 5774 <_svfprintf_r+0x14c0> + 525c: 2300 movs r3, #0 + 525e: 2200 movs r2, #0 + 5260: 4648 mov r0, r9 + 5262: 9907 ldr r1, [sp, #28] + 5264: f002 ff94 bl 8190 <__aeabi_dcmpeq> + 5268: 4643 mov r3, r8 + 526a: 2800 cmp r0, #0 + 526c: d10a bne.n 5284 <_svfprintf_r+0xfd0> + 526e: 9b23 ldr r3, [sp, #140] ; 0x8c + 5270: 4543 cmp r3, r8 + 5272: d207 bcs.n 5284 <_svfprintf_r+0xfd0> + 5274: 2130 movs r1, #48 ; 0x30 + 5276: 4640 mov r0, r8 + 5278: 1c5a adds r2, r3, #1 + 527a: 9223 str r2, [sp, #140] ; 0x8c + 527c: 7019 strb r1, [r3, #0] + 527e: 9b23 ldr r3, [sp, #140] ; 0x8c + 5280: 4298 cmp r0, r3 + 5282: d8f9 bhi.n 5278 <_svfprintf_r+0xfc4> + 5284: 9a11 ldr r2, [sp, #68] ; 0x44 + 5286: 1a9b subs r3, r3, r2 + 5288: 9314 str r3, [sp, #80] ; 0x50 + 528a: 9b0e ldr r3, [sp, #56] ; 0x38 + 528c: 2b47 cmp r3, #71 ; 0x47 + 528e: d100 bne.n 5292 <_svfprintf_r+0xfde> + 5290: e0f6 b.n 5480 <_svfprintf_r+0x11cc> + 5292: 9b12 ldr r3, [sp, #72] ; 0x48 + 5294: 2b65 cmp r3, #101 ; 0x65 + 5296: dc00 bgt.n 529a <_svfprintf_r+0xfe6> + 5298: e226 b.n 56e8 <_svfprintf_r+0x1434> + 529a: 9b12 ldr r3, [sp, #72] ; 0x48 + 529c: 2b66 cmp r3, #102 ; 0x66 + 529e: d100 bne.n 52a2 <_svfprintf_r+0xfee> + 52a0: e1f4 b.n 568c <_svfprintf_r+0x13d8> + 52a2: 9b1f ldr r3, [sp, #124] ; 0x7c + 52a4: 9313 str r3, [sp, #76] ; 0x4c + 52a6: 9b14 ldr r3, [sp, #80] ; 0x50 + 52a8: 9a13 ldr r2, [sp, #76] ; 0x4c + 52aa: 0019 movs r1, r3 + 52ac: 4291 cmp r1, r2 + 52ae: dd00 ble.n 52b2 <_svfprintf_r+0xffe> + 52b0: e1d4 b.n 565c <_svfprintf_r+0x13a8> + 52b2: 07e3 lsls r3, r4, #31 + 52b4: d500 bpl.n 52b8 <_svfprintf_r+0x1004> + 52b6: e249 b.n 574c <_svfprintf_r+0x1498> + 52b8: 43d3 mvns r3, r2 + 52ba: 17db asrs r3, r3, #31 + 52bc: 0011 movs r1, r2 + 52be: 401a ands r2, r3 + 52c0: 2367 movs r3, #103 ; 0x67 + 52c2: 9207 str r2, [sp, #28] + 52c4: 910e str r1, [sp, #56] ; 0x38 + 52c6: 9312 str r3, [sp, #72] ; 0x48 + 52c8: 9b10 ldr r3, [sp, #64] ; 0x40 + 52ca: 2b00 cmp r3, #0 + 52cc: d000 beq.n 52d0 <_svfprintf_r+0x101c> + 52ce: e0cf b.n 5470 <_svfprintf_r+0x11bc> + 52d0: ab16 add r3, sp, #88 ; 0x58 + 52d2: 7fdb ldrb r3, [r3, #31] + 52d4: 4698 mov r8, r3 + 52d6: 2300 movs r3, #0 + 52d8: 469a mov sl, r3 + 52da: f7ff f903 bl 44e4 <_svfprintf_r+0x230> + 52de: 9a0f ldr r2, [sp, #60] ; 0x3c + 52e0: 990a ldr r1, [sp, #40] ; 0x28 + 52e2: 6813 ldr r3, [r2, #0] + 52e4: 6019 str r1, [r3, #0] + 52e6: 0013 movs r3, r2 + 52e8: 3304 adds r3, #4 + 52ea: 930f str r3, [sp, #60] ; 0x3c + 52ec: f7ff f80d bl 430a <_svfprintf_r+0x56> + 52f0: 003a movs r2, r7 + 52f2: 9906 ldr r1, [sp, #24] + 52f4: 9809 ldr r0, [sp, #36] ; 0x24 + 52f6: f002 fa35 bl 7764 <__ssprint_r> + 52fa: 2800 cmp r0, #0 + 52fc: d001 beq.n 5302 <_svfprintf_r+0x104e> + 52fe: f7ff f860 bl 43c2 <_svfprintf_r+0x10e> + 5302: ae32 add r6, sp, #200 ; 0xc8 + 5304: e48e b.n 4c24 <_svfprintf_r+0x970> + 5306: 4bde ldr r3, [pc, #888] ; (5680 <_svfprintf_r+0x13cc>) + 5308: 3401 adds r4, #1 + 530a: 6033 str r3, [r6, #0] + 530c: 2301 movs r3, #1 + 530e: 6073 str r3, [r6, #4] + 5310: 687b ldr r3, [r7, #4] + 5312: 60bc str r4, [r7, #8] + 5314: 3301 adds r3, #1 + 5316: 607b str r3, [r7, #4] + 5318: 2b07 cmp r3, #7 + 531a: dc7a bgt.n 5412 <_svfprintf_r+0x115e> + 531c: 3608 adds r6, #8 + 531e: 2800 cmp r0, #0 + 5320: d107 bne.n 5332 <_svfprintf_r+0x107e> + 5322: 9b14 ldr r3, [sp, #80] ; 0x50 + 5324: 2b00 cmp r3, #0 + 5326: d104 bne.n 5332 <_svfprintf_r+0x107e> + 5328: 9b08 ldr r3, [sp, #32] + 532a: 07db lsls r3, r3, #31 + 532c: d401 bmi.n 5332 <_svfprintf_r+0x107e> + 532e: f7ff fbb7 bl 4aa0 <_svfprintf_r+0x7ec> + 5332: 9b19 ldr r3, [sp, #100] ; 0x64 + 5334: 6033 str r3, [r6, #0] + 5336: 9b18 ldr r3, [sp, #96] ; 0x60 + 5338: 1919 adds r1, r3, r4 + 533a: 6073 str r3, [r6, #4] + 533c: 687b ldr r3, [r7, #4] + 533e: 60b9 str r1, [r7, #8] + 5340: 3301 adds r3, #1 + 5342: 607b str r3, [r7, #4] + 5344: 2b07 cmp r3, #7 + 5346: dd00 ble.n 534a <_svfprintf_r+0x1096> + 5348: e1f2 b.n 5730 <_svfprintf_r+0x147c> + 534a: 0032 movs r2, r6 + 534c: 3208 adds r2, #8 + 534e: 2800 cmp r0, #0 + 5350: da00 bge.n 5354 <_svfprintf_r+0x10a0> + 5352: e1cc b.n 56ee <_svfprintf_r+0x143a> + 5354: 9811 ldr r0, [sp, #68] ; 0x44 + 5356: 3301 adds r3, #1 + 5358: 6010 str r0, [r2, #0] + 535a: 9814 ldr r0, [sp, #80] ; 0x50 + 535c: 607b str r3, [r7, #4] + 535e: 1844 adds r4, r0, r1 + 5360: 6050 str r0, [r2, #4] + 5362: 60bc str r4, [r7, #8] + 5364: 2b07 cmp r3, #7 + 5366: dd00 ble.n 536a <_svfprintf_r+0x10b6> + 5368: e437 b.n 4bda <_svfprintf_r+0x926> + 536a: 3208 adds r2, #8 + 536c: 0016 movs r6, r2 + 536e: f7ff fb97 bl 4aa0 <_svfprintf_r+0x7ec> + 5372: 990f ldr r1, [sp, #60] ; 0x3c + 5374: 9a0a ldr r2, [sp, #40] ; 0x28 + 5376: 680b ldr r3, [r1, #0] + 5378: 601a str r2, [r3, #0] + 537a: 17d2 asrs r2, r2, #31 + 537c: 605a str r2, [r3, #4] + 537e: 000b movs r3, r1 + 5380: 3304 adds r3, #4 + 5382: 930f str r3, [sp, #60] ; 0x3c + 5384: f7fe ffc1 bl 430a <_svfprintf_r+0x56> + 5388: 464b mov r3, r9 + 538a: 3101 adds r1, #1 + 538c: 431c orrs r4, r3 + 538e: 780b ldrb r3, [r1, #0] + 5390: f7fe fff4 bl 437c <_svfprintf_r+0xc8> + 5394: 4bbb ldr r3, [pc, #748] ; (5684 <_svfprintf_r+0x13d0>) + 5396: 9311 str r3, [sp, #68] ; 0x44 + 5398: f7ff f937 bl 460a <_svfprintf_r+0x356> + 539c: 003a movs r2, r7 + 539e: 9906 ldr r1, [sp, #24] + 53a0: 9809 ldr r0, [sp, #36] ; 0x24 + 53a2: f002 f9df bl 7764 <__ssprint_r> + 53a6: 2800 cmp r0, #0 + 53a8: d001 beq.n 53ae <_svfprintf_r+0x10fa> + 53aa: f7ff f80a bl 43c2 <_svfprintf_r+0x10e> + 53ae: 68bc ldr r4, [r7, #8] + 53b0: ae32 add r6, sp, #200 ; 0xc8 + 53b2: e5f1 b.n 4f98 <_svfprintf_r+0xce4> + 53b4: 2140 movs r1, #64 ; 0x40 + 53b6: 9809 ldr r0, [sp, #36] ; 0x24 + 53b8: f001 fb76 bl 6aa8 <_malloc_r> + 53bc: 9b06 ldr r3, [sp, #24] + 53be: 6018 str r0, [r3, #0] + 53c0: 6118 str r0, [r3, #16] + 53c2: 2800 cmp r0, #0 + 53c4: d100 bne.n 53c8 <_svfprintf_r+0x1114> + 53c6: e24f b.n 5868 <_svfprintf_r+0x15b4> + 53c8: 2340 movs r3, #64 ; 0x40 + 53ca: 9a06 ldr r2, [sp, #24] + 53cc: 6153 str r3, [r2, #20] + 53ce: f7fe ff8e bl 42ee <_svfprintf_r+0x3a> + 53d2: ab23 add r3, sp, #140 ; 0x8c + 53d4: 931b str r3, [sp, #108] ; 0x6c + 53d6: 9304 str r3, [sp, #16] + 53d8: ab20 add r3, sp, #128 ; 0x80 + 53da: 9303 str r3, [sp, #12] + 53dc: ab1f add r3, sp, #124 ; 0x7c + 53de: 9302 str r3, [sp, #8] + 53e0: 4653 mov r3, sl + 53e2: 9301 str r3, [sp, #4] + 53e4: 2303 movs r3, #3 + 53e6: 464a mov r2, r9 + 53e8: 9300 str r3, [sp, #0] + 53ea: 9809 ldr r0, [sp, #36] ; 0x24 + 53ec: 9b07 ldr r3, [sp, #28] + 53ee: f000 fb89 bl 5b04 <_dtoa_r> + 53f2: 4655 mov r5, sl + 53f4: 9011 str r0, [sp, #68] ; 0x44 + 53f6: 9b11 ldr r3, [sp, #68] ; 0x44 + 53f8: 4698 mov r8, r3 + 53fa: 9b12 ldr r3, [sp, #72] ; 0x48 + 53fc: 44a8 add r8, r5 + 53fe: 2b46 cmp r3, #70 ; 0x46 + 5400: d000 beq.n 5404 <_svfprintf_r+0x1150> + 5402: e72b b.n 525c <_svfprintf_r+0xfa8> + 5404: 9b11 ldr r3, [sp, #68] ; 0x44 + 5406: 781b ldrb r3, [r3, #0] + 5408: 2b30 cmp r3, #48 ; 0x30 + 540a: d016 beq.n 543a <_svfprintf_r+0x1186> + 540c: 9b1f ldr r3, [sp, #124] ; 0x7c + 540e: 4498 add r8, r3 + 5410: e724 b.n 525c <_svfprintf_r+0xfa8> + 5412: 003a movs r2, r7 + 5414: 9906 ldr r1, [sp, #24] + 5416: 9809 ldr r0, [sp, #36] ; 0x24 + 5418: f002 f9a4 bl 7764 <__ssprint_r> + 541c: 2800 cmp r0, #0 + 541e: d001 beq.n 5424 <_svfprintf_r+0x1170> + 5420: f7fe ffcf bl 43c2 <_svfprintf_r+0x10e> + 5424: 981f ldr r0, [sp, #124] ; 0x7c + 5426: 68bc ldr r4, [r7, #8] + 5428: ae32 add r6, sp, #200 ; 0xc8 + 542a: e778 b.n 531e <_svfprintf_r+0x106a> + 542c: 4653 mov r3, sl + 542e: 2b00 cmp r3, #0 + 5430: d000 beq.n 5434 <_svfprintf_r+0x1180> + 5432: e6de b.n 51f2 <_svfprintf_r+0xf3e> + 5434: 3301 adds r3, #1 + 5436: 469a mov sl, r3 + 5438: e6db b.n 51f2 <_svfprintf_r+0xf3e> + 543a: 2200 movs r2, #0 + 543c: 2300 movs r3, #0 + 543e: 4648 mov r0, r9 + 5440: 9907 ldr r1, [sp, #28] + 5442: f002 fea5 bl 8190 <__aeabi_dcmpeq> + 5446: 2800 cmp r0, #0 + 5448: d1e0 bne.n 540c <_svfprintf_r+0x1158> + 544a: 2301 movs r3, #1 + 544c: 1b5b subs r3, r3, r5 + 544e: 931f str r3, [sp, #124] ; 0x7c + 5450: 4498 add r8, r3 + 5452: e703 b.n 525c <_svfprintf_r+0xfa8> + 5454: 9a11 ldr r2, [sp, #68] ; 0x44 + 5456: ab32 add r3, sp, #200 ; 0xc8 + 5458: 1a9b subs r3, r3, r2 + 545a: 930e str r3, [sp, #56] ; 0x38 + 545c: f7ff f83a bl 44d4 <_svfprintf_r+0x220> + 5460: 9811 ldr r0, [sp, #68] ; 0x44 + 5462: f7fe fe9f bl 41a4 + 5466: 0002 movs r2, r0 + 5468: 900e str r0, [sp, #56] ; 0x38 + 546a: 0003 movs r3, r0 + 546c: f7ff f9cd bl 480a <_svfprintf_r+0x556> + 5470: 232d movs r3, #45 ; 0x2d + 5472: aa16 add r2, sp, #88 ; 0x58 + 5474: 77d3 strb r3, [r2, #31] + 5476: 4698 mov r8, r3 + 5478: 2300 movs r3, #0 + 547a: 469a mov sl, r3 + 547c: f7ff f835 bl 44ea <_svfprintf_r+0x236> + 5480: 9b1f ldr r3, [sp, #124] ; 0x7c + 5482: 9313 str r3, [sp, #76] ; 0x4c + 5484: 1cda adds r2, r3, #3 + 5486: db02 blt.n 548e <_svfprintf_r+0x11da> + 5488: 459a cmp sl, r3 + 548a: db00 blt.n 548e <_svfprintf_r+0x11da> + 548c: e70b b.n 52a6 <_svfprintf_r+0xff2> + 548e: 9b12 ldr r3, [sp, #72] ; 0x48 + 5490: 3b02 subs r3, #2 + 5492: 9312 str r3, [sp, #72] ; 0x48 + 5494: 222c movs r2, #44 ; 0x2c + 5496: 9b13 ldr r3, [sp, #76] ; 0x4c + 5498: 2148 movs r1, #72 ; 0x48 + 549a: 1e5d subs r5, r3, #1 + 549c: ab16 add r3, sp, #88 ; 0x58 + 549e: 189b adds r3, r3, r2 + 54a0: 466a mov r2, sp + 54a2: 1852 adds r2, r2, r1 + 54a4: 7812 ldrb r2, [r2, #0] + 54a6: 951f str r5, [sp, #124] ; 0x7c + 54a8: 701a strb r2, [r3, #0] + 54aa: 2d00 cmp r5, #0 + 54ac: da00 bge.n 54b0 <_svfprintf_r+0x11fc> + 54ae: e1a4 b.n 57fa <_svfprintf_r+0x1546> + 54b0: 212d movs r1, #45 ; 0x2d + 54b2: 232b movs r3, #43 ; 0x2b + 54b4: aa16 add r2, sp, #88 ; 0x58 + 54b6: 1852 adds r2, r2, r1 + 54b8: 7013 strb r3, [r2, #0] + 54ba: 2d09 cmp r5, #9 + 54bc: dc00 bgt.n 54c0 <_svfprintf_r+0x120c> + 54be: e14c b.n 575a <_svfprintf_r+0x14a6> + 54c0: aa16 add r2, sp, #88 ; 0x58 + 54c2: 233b movs r3, #59 ; 0x3b + 54c4: 4694 mov ip, r2 + 54c6: 4463 add r3, ip + 54c8: 469a mov sl, r3 + 54ca: 46b1 mov r9, r6 + 54cc: 46a0 mov r8, r4 + 54ce: 4656 mov r6, sl + 54d0: e000 b.n 54d4 <_svfprintf_r+0x1220> + 54d2: 0026 movs r6, r4 + 54d4: 0028 movs r0, r5 + 54d6: 210a movs r1, #10 + 54d8: f002 fe46 bl 8168 <__aeabi_idivmod> + 54dc: 1e74 subs r4, r6, #1 + 54de: 3130 adds r1, #48 ; 0x30 + 54e0: 7021 strb r1, [r4, #0] + 54e2: 0028 movs r0, r5 + 54e4: 210a movs r1, #10 + 54e6: f002 fd59 bl 7f9c <__divsi3> + 54ea: 0005 movs r5, r0 + 54ec: 2809 cmp r0, #9 + 54ee: dcf0 bgt.n 54d2 <_svfprintf_r+0x121e> + 54f0: 0023 movs r3, r4 + 54f2: 4644 mov r4, r8 + 54f4: 46b0 mov r8, r6 + 54f6: 464e mov r6, r9 + 54f8: 4699 mov r9, r3 + 54fa: 0003 movs r3, r0 + 54fc: 3330 adds r3, #48 ; 0x30 + 54fe: b2d8 uxtb r0, r3 + 5500: 4643 mov r3, r8 + 5502: 3b02 subs r3, #2 + 5504: 7018 strb r0, [r3, #0] + 5506: 459a cmp sl, r3 + 5508: d800 bhi.n 550c <_svfprintf_r+0x1258> + 550a: e1b4 b.n 5876 <_svfprintf_r+0x15c2> + 550c: 4642 mov r2, r8 + 550e: 9b1b ldr r3, [sp, #108] ; 0x6c + 5510: 4645 mov r5, r8 + 5512: 1a99 subs r1, r3, r2 + 5514: 2301 movs r3, #1 + 5516: 3107 adds r1, #7 + 5518: 425b negs r3, r3 + 551a: e001 b.n 5520 <_svfprintf_r+0x126c> + 551c: 5ce8 ldrb r0, [r5, r3] + 551e: 3301 adds r3, #1 + 5520: aa21 add r2, sp, #132 ; 0x84 + 5522: 18d2 adds r2, r2, r3 + 5524: 70d0 strb r0, [r2, #3] + 5526: 428b cmp r3, r1 + 5528: d1f8 bne.n 551c <_svfprintf_r+0x1268> + 552a: a916 add r1, sp, #88 ; 0x58 + 552c: 468c mov ip, r1 + 552e: 222e movs r2, #46 ; 0x2e + 5530: 464b mov r3, r9 + 5532: 4462 add r2, ip + 5534: 4694 mov ip, r2 + 5536: 1afb subs r3, r7, r3 + 5538: 4463 add r3, ip + 553a: aa21 add r2, sp, #132 ; 0x84 + 553c: 9914 ldr r1, [sp, #80] ; 0x50 + 553e: 1a9b subs r3, r3, r2 + 5540: 469c mov ip, r3 + 5542: 000a movs r2, r1 + 5544: 4462 add r2, ip + 5546: 931a str r3, [sp, #104] ; 0x68 + 5548: 920e str r2, [sp, #56] ; 0x38 + 554a: 2901 cmp r1, #1 + 554c: dc00 bgt.n 5550 <_svfprintf_r+0x129c> + 554e: e145 b.n 57dc <_svfprintf_r+0x1528> + 5550: 9a18 ldr r2, [sp, #96] ; 0x60 + 5552: 9b0e ldr r3, [sp, #56] ; 0x38 + 5554: 4694 mov ip, r2 + 5556: 4463 add r3, ip + 5558: 001a movs r2, r3 + 555a: 930e str r3, [sp, #56] ; 0x38 + 555c: 43db mvns r3, r3 + 555e: 17db asrs r3, r3, #31 + 5560: 401a ands r2, r3 + 5562: 2300 movs r3, #0 + 5564: 9207 str r2, [sp, #28] + 5566: 9313 str r3, [sp, #76] ; 0x4c + 5568: e6ae b.n 52c8 <_svfprintf_r+0x1014> + 556a: 2301 movs r3, #1 + 556c: 425b negs r3, r3 + 556e: 930a str r3, [sp, #40] ; 0x28 + 5570: f7fe ff2d bl 43ce <_svfprintf_r+0x11a> + 5574: 003a movs r2, r7 + 5576: 9906 ldr r1, [sp, #24] + 5578: 9809 ldr r0, [sp, #36] ; 0x24 + 557a: f002 f8f3 bl 7764 <__ssprint_r> + 557e: 2800 cmp r0, #0 + 5580: d001 beq.n 5586 <_svfprintf_r+0x12d2> + 5582: f7fe ff1e bl 43c2 <_svfprintf_r+0x10e> + 5586: 68bc ldr r4, [r7, #8] + 5588: ae32 add r6, sp, #200 ; 0xc8 + 558a: e43c b.n 4e06 <_svfprintf_r+0xb52> + 558c: 003a movs r2, r7 + 558e: 9906 ldr r1, [sp, #24] + 5590: 9809 ldr r0, [sp, #36] ; 0x24 + 5592: f002 f8e7 bl 7764 <__ssprint_r> + 5596: 2800 cmp r0, #0 + 5598: d001 beq.n 559e <_svfprintf_r+0x12ea> + 559a: f7fe ff12 bl 43c2 <_svfprintf_r+0x10e> + 559e: 9b1f ldr r3, [sp, #124] ; 0x7c + 55a0: 68bc ldr r4, [r7, #8] + 55a2: ae32 add r6, sp, #200 ; 0xc8 + 55a4: e56a b.n 507c <_svfprintf_r+0xdc8> + 55a6: 003a movs r2, r7 + 55a8: 9906 ldr r1, [sp, #24] + 55aa: 9809 ldr r0, [sp, #36] ; 0x24 + 55ac: f002 f8da bl 7764 <__ssprint_r> + 55b0: 2800 cmp r0, #0 + 55b2: d001 beq.n 55b8 <_svfprintf_r+0x1304> + 55b4: f7fe ff05 bl 43c2 <_svfprintf_r+0x10e> + 55b8: 68bc ldr r4, [r7, #8] + 55ba: ae32 add r6, sp, #200 ; 0xc8 + 55bc: e557 b.n 506e <_svfprintf_r+0xdba> + 55be: 003a movs r2, r7 + 55c0: 9906 ldr r1, [sp, #24] + 55c2: 9809 ldr r0, [sp, #36] ; 0x24 + 55c4: f002 f8ce bl 7764 <__ssprint_r> + 55c8: 2800 cmp r0, #0 + 55ca: d001 beq.n 55d0 <_svfprintf_r+0x131c> + 55cc: f7fe fef9 bl 43c2 <_svfprintf_r+0x10e> + 55d0: 9b14 ldr r3, [sp, #80] ; 0x50 + 55d2: 9a1f ldr r2, [sp, #124] ; 0x7c + 55d4: 68bc ldr r4, [r7, #8] + 55d6: 1a9b subs r3, r3, r2 + 55d8: ae32 add r6, sp, #200 ; 0xc8 + 55da: e56a b.n 50b2 <_svfprintf_r+0xdfe> + 55dc: 4653 mov r3, sl + 55de: 9307 str r3, [sp, #28] + 55e0: 2b06 cmp r3, #6 + 55e2: d901 bls.n 55e8 <_svfprintf_r+0x1334> + 55e4: 2306 movs r3, #6 + 55e6: 9307 str r3, [sp, #28] + 55e8: 9b07 ldr r3, [sp, #28] + 55ea: 950f str r5, [sp, #60] ; 0x3c + 55ec: 930e str r3, [sp, #56] ; 0x38 + 55ee: 2300 movs r3, #0 + 55f0: 4698 mov r8, r3 + 55f2: 469a mov sl, r3 + 55f4: 9313 str r3, [sp, #76] ; 0x4c + 55f6: 4b24 ldr r3, [pc, #144] ; (5688 <_svfprintf_r+0x13d4>) + 55f8: 9408 str r4, [sp, #32] + 55fa: 9311 str r3, [sp, #68] ; 0x44 + 55fc: f7fe ff78 bl 44f0 <_svfprintf_r+0x23c> + 5600: 2320 movs r3, #32 + 5602: 9a12 ldr r2, [sp, #72] ; 0x48 + 5604: 439a bics r2, r3 + 5606: 3b1a subs r3, #26 + 5608: 920e str r2, [sp, #56] ; 0x38 + 560a: 469a mov sl, r3 + 560c: e5f1 b.n 51f2 <_svfprintf_r+0xf3e> + 560e: ab23 add r3, sp, #140 ; 0x8c + 5610: 931b str r3, [sp, #108] ; 0x6c + 5612: 9304 str r3, [sp, #16] + 5614: ab20 add r3, sp, #128 ; 0x80 + 5616: 9303 str r3, [sp, #12] + 5618: ab1f add r3, sp, #124 ; 0x7c + 561a: 9302 str r3, [sp, #8] + 561c: 4653 mov r3, sl + 561e: 9301 str r3, [sp, #4] + 5620: 2303 movs r3, #3 + 5622: 464a mov r2, r9 + 5624: 9300 str r3, [sp, #0] + 5626: 9809 ldr r0, [sp, #36] ; 0x24 + 5628: 9b07 ldr r3, [sp, #28] + 562a: f000 fa6b bl 5b04 <_dtoa_r> + 562e: 0003 movs r3, r0 + 5630: 4453 add r3, sl + 5632: 9011 str r0, [sp, #68] ; 0x44 + 5634: 4698 mov r8, r3 + 5636: 4655 mov r5, sl + 5638: e6e4 b.n 5404 <_svfprintf_r+0x1150> + 563a: 232d movs r3, #45 ; 0x2d + 563c: aa16 add r2, sp, #88 ; 0x58 + 563e: 77d3 strb r3, [r2, #31] + 5640: 4698 mov r8, r3 + 5642: f7fe ffdb bl 45fc <_svfprintf_r+0x348> + 5646: 2280 movs r2, #128 ; 0x80 + 5648: 0612 lsls r2, r2, #24 + 564a: 4694 mov ip, r2 + 564c: 9b16 ldr r3, [sp, #88] ; 0x58 + 564e: 4699 mov r9, r3 + 5650: 9b15 ldr r3, [sp, #84] ; 0x54 + 5652: 4463 add r3, ip + 5654: 9307 str r3, [sp, #28] + 5656: 232d movs r3, #45 ; 0x2d + 5658: 9310 str r3, [sp, #64] ; 0x40 + 565a: e5d7 b.n 520c <_svfprintf_r+0xf58> + 565c: 9a18 ldr r2, [sp, #96] ; 0x60 + 565e: 9b14 ldr r3, [sp, #80] ; 0x50 + 5660: 4694 mov ip, r2 + 5662: 9a13 ldr r2, [sp, #76] ; 0x4c + 5664: 4463 add r3, ip + 5666: 930e str r3, [sp, #56] ; 0x38 + 5668: 2a00 cmp r2, #0 + 566a: dc00 bgt.n 566e <_svfprintf_r+0x13ba> + 566c: e0ce b.n 580c <_svfprintf_r+0x1558> + 566e: 001a movs r2, r3 + 5670: 43db mvns r3, r3 + 5672: 17db asrs r3, r3, #31 + 5674: 401a ands r2, r3 + 5676: 2367 movs r3, #103 ; 0x67 + 5678: 9207 str r2, [sp, #28] + 567a: 9312 str r3, [sp, #72] ; 0x48 + 567c: e624 b.n 52c8 <_svfprintf_r+0x1014> + 567e: 46c0 nop ; (mov r8, r8) + 5680: 0000986c .word 0x0000986c + 5684: 00009830 .word 0x00009830 + 5688: 00009864 .word 0x00009864 + 568c: 9b1f ldr r3, [sp, #124] ; 0x7c + 568e: 9313 str r3, [sp, #76] ; 0x4c + 5690: 2b00 cmp r3, #0 + 5692: dc00 bgt.n 5696 <_svfprintf_r+0x13e2> + 5694: e0d5 b.n 5842 <_svfprintf_r+0x158e> + 5696: 4652 mov r2, sl + 5698: 2a00 cmp r2, #0 + 569a: d000 beq.n 569e <_svfprintf_r+0x13ea> + 569c: e092 b.n 57c4 <_svfprintf_r+0x1510> + 569e: 07e2 lsls r2, r4, #31 + 56a0: d500 bpl.n 56a4 <_svfprintf_r+0x13f0> + 56a2: e08f b.n 57c4 <_svfprintf_r+0x1510> + 56a4: 9307 str r3, [sp, #28] + 56a6: 930e str r3, [sp, #56] ; 0x38 + 56a8: e60e b.n 52c8 <_svfprintf_r+0x1014> + 56aa: ab16 add r3, sp, #88 ; 0x58 + 56ac: 7fdb ldrb r3, [r3, #31] + 56ae: 950f str r5, [sp, #60] ; 0x3c + 56b0: 4698 mov r8, r3 + 56b2: 4653 mov r3, sl + 56b4: 9307 str r3, [sp, #28] + 56b6: 930e str r3, [sp, #56] ; 0x38 + 56b8: 2300 movs r3, #0 + 56ba: 9408 str r4, [sp, #32] + 56bc: 469a mov sl, r3 + 56be: 9313 str r3, [sp, #76] ; 0x4c + 56c0: f7fe ff10 bl 44e4 <_svfprintf_r+0x230> + 56c4: 9b11 ldr r3, [sp, #68] ; 0x44 + 56c6: 4698 mov r8, r3 + 56c8: 9b12 ldr r3, [sp, #72] ; 0x48 + 56ca: 44a8 add r8, r5 + 56cc: 2b47 cmp r3, #71 ; 0x47 + 56ce: d000 beq.n 56d2 <_svfprintf_r+0x141e> + 56d0: e5c4 b.n 525c <_svfprintf_r+0xfa8> + 56d2: 07e3 lsls r3, r4, #31 + 56d4: d500 bpl.n 56d8 <_svfprintf_r+0x1424> + 56d6: e68e b.n 53f6 <_svfprintf_r+0x1142> + 56d8: 9b23 ldr r3, [sp, #140] ; 0x8c + 56da: 9a11 ldr r2, [sp, #68] ; 0x44 + 56dc: 1a9b subs r3, r3, r2 + 56de: 9314 str r3, [sp, #80] ; 0x50 + 56e0: 9b0e ldr r3, [sp, #56] ; 0x38 + 56e2: 2b47 cmp r3, #71 ; 0x47 + 56e4: d100 bne.n 56e8 <_svfprintf_r+0x1434> + 56e6: e6cb b.n 5480 <_svfprintf_r+0x11cc> + 56e8: 9b1f ldr r3, [sp, #124] ; 0x7c + 56ea: 9313 str r3, [sp, #76] ; 0x4c + 56ec: e6d2 b.n 5494 <_svfprintf_r+0x11e0> + 56ee: 4244 negs r4, r0 + 56f0: 3010 adds r0, #16 + 56f2: db00 blt.n 56f6 <_svfprintf_r+0x1442> + 56f4: e0d0 b.n 5898 <_svfprintf_r+0x15e4> + 56f6: 486e ldr r0, [pc, #440] ; (58b0 <_svfprintf_r+0x15fc>) + 56f8: 2610 movs r6, #16 + 56fa: 0005 movs r5, r0 + 56fc: e003 b.n 5706 <_svfprintf_r+0x1452> + 56fe: 3208 adds r2, #8 + 5700: 3c10 subs r4, #16 + 5702: 2c10 cmp r4, #16 + 5704: dd38 ble.n 5778 <_svfprintf_r+0x14c4> + 5706: 3110 adds r1, #16 + 5708: 3301 adds r3, #1 + 570a: 6015 str r5, [r2, #0] + 570c: 6056 str r6, [r2, #4] + 570e: 60b9 str r1, [r7, #8] + 5710: 607b str r3, [r7, #4] + 5712: 2b07 cmp r3, #7 + 5714: ddf3 ble.n 56fe <_svfprintf_r+0x144a> + 5716: 003a movs r2, r7 + 5718: 9906 ldr r1, [sp, #24] + 571a: 9809 ldr r0, [sp, #36] ; 0x24 + 571c: f002 f822 bl 7764 <__ssprint_r> + 5720: 2800 cmp r0, #0 + 5722: d001 beq.n 5728 <_svfprintf_r+0x1474> + 5724: f7fe fe4d bl 43c2 <_svfprintf_r+0x10e> + 5728: 68b9 ldr r1, [r7, #8] + 572a: 687b ldr r3, [r7, #4] + 572c: aa32 add r2, sp, #200 ; 0xc8 + 572e: e7e7 b.n 5700 <_svfprintf_r+0x144c> + 5730: 003a movs r2, r7 + 5732: 9906 ldr r1, [sp, #24] + 5734: 9809 ldr r0, [sp, #36] ; 0x24 + 5736: f002 f815 bl 7764 <__ssprint_r> + 573a: 2800 cmp r0, #0 + 573c: d001 beq.n 5742 <_svfprintf_r+0x148e> + 573e: f7fe fe40 bl 43c2 <_svfprintf_r+0x10e> + 5742: 981f ldr r0, [sp, #124] ; 0x7c + 5744: 68b9 ldr r1, [r7, #8] + 5746: 687b ldr r3, [r7, #4] + 5748: aa32 add r2, sp, #200 ; 0xc8 + 574a: e600 b.n 534e <_svfprintf_r+0x109a> + 574c: 9a18 ldr r2, [sp, #96] ; 0x60 + 574e: 9b13 ldr r3, [sp, #76] ; 0x4c + 5750: 4694 mov ip, r2 + 5752: 4463 add r3, ip + 5754: 001a movs r2, r3 + 5756: 930e str r3, [sp, #56] ; 0x38 + 5758: e78a b.n 5670 <_svfprintf_r+0x13bc> + 575a: 212e movs r1, #46 ; 0x2e + 575c: 2330 movs r3, #48 ; 0x30 + 575e: aa16 add r2, sp, #88 ; 0x58 + 5760: 1852 adds r2, r2, r1 + 5762: 7013 strb r3, [r2, #0] + 5764: 002b movs r3, r5 + 5766: aa16 add r2, sp, #88 ; 0x58 + 5768: 3101 adds r1, #1 + 576a: 3330 adds r3, #48 ; 0x30 + 576c: 1852 adds r2, r2, r1 + 576e: 7013 strb r3, [r2, #0] + 5770: ab22 add r3, sp, #136 ; 0x88 + 5772: e6e2 b.n 553a <_svfprintf_r+0x1286> + 5774: 9b23 ldr r3, [sp, #140] ; 0x8c + 5776: e585 b.n 5284 <_svfprintf_r+0xfd0> + 5778: 46a9 mov r9, r5 + 577a: 4648 mov r0, r9 + 577c: 1909 adds r1, r1, r4 + 577e: 3301 adds r3, #1 + 5780: 6010 str r0, [r2, #0] + 5782: 6054 str r4, [r2, #4] + 5784: 60b9 str r1, [r7, #8] + 5786: 3208 adds r2, #8 + 5788: 607b str r3, [r7, #4] + 578a: 2b07 cmp r3, #7 + 578c: dc00 bgt.n 5790 <_svfprintf_r+0x14dc> + 578e: e5e1 b.n 5354 <_svfprintf_r+0x10a0> + 5790: 003a movs r2, r7 + 5792: 9906 ldr r1, [sp, #24] + 5794: 9809 ldr r0, [sp, #36] ; 0x24 + 5796: f001 ffe5 bl 7764 <__ssprint_r> + 579a: 2800 cmp r0, #0 + 579c: d001 beq.n 57a2 <_svfprintf_r+0x14ee> + 579e: f7fe fe10 bl 43c2 <_svfprintf_r+0x10e> + 57a2: 68b9 ldr r1, [r7, #8] + 57a4: 687b ldr r3, [r7, #4] + 57a6: aa32 add r2, sp, #200 ; 0xc8 + 57a8: e5d4 b.n 5354 <_svfprintf_r+0x10a0> + 57aa: 9b15 ldr r3, [sp, #84] ; 0x54 + 57ac: 2b00 cmp r3, #0 + 57ae: db38 blt.n 5822 <_svfprintf_r+0x156e> + 57b0: ab16 add r3, sp, #88 ; 0x58 + 57b2: 7fdb ldrb r3, [r3, #31] + 57b4: 4698 mov r8, r3 + 57b6: 9b12 ldr r3, [sp, #72] ; 0x48 + 57b8: 2b47 cmp r3, #71 ; 0x47 + 57ba: dc2e bgt.n 581a <_svfprintf_r+0x1566> + 57bc: 4b3d ldr r3, [pc, #244] ; (58b4 <_svfprintf_r+0x1600>) + 57be: 9311 str r3, [sp, #68] ; 0x44 + 57c0: f7fe ff23 bl 460a <_svfprintf_r+0x356> + 57c4: 9a18 ldr r2, [sp, #96] ; 0x60 + 57c6: 9b13 ldr r3, [sp, #76] ; 0x4c + 57c8: 4694 mov ip, r2 + 57ca: 4463 add r3, ip + 57cc: 4453 add r3, sl + 57ce: 001a movs r2, r3 + 57d0: 930e str r3, [sp, #56] ; 0x38 + 57d2: 43db mvns r3, r3 + 57d4: 17db asrs r3, r3, #31 + 57d6: 401a ands r2, r3 + 57d8: 9207 str r2, [sp, #28] + 57da: e575 b.n 52c8 <_svfprintf_r+0x1014> + 57dc: 2301 movs r3, #1 + 57de: 4023 ands r3, r4 + 57e0: 9313 str r3, [sp, #76] ; 0x4c + 57e2: d000 beq.n 57e6 <_svfprintf_r+0x1532> + 57e4: e6b4 b.n 5550 <_svfprintf_r+0x129c> + 57e6: 9a0e ldr r2, [sp, #56] ; 0x38 + 57e8: 43d3 mvns r3, r2 + 57ea: 17db asrs r3, r3, #31 + 57ec: 401a ands r2, r3 + 57ee: 9207 str r2, [sp, #28] + 57f0: e56a b.n 52c8 <_svfprintf_r+0x1014> + 57f2: 4a2f ldr r2, [pc, #188] ; (58b0 <_svfprintf_r+0x15fc>) + 57f4: 687b ldr r3, [r7, #4] + 57f6: 4691 mov r9, r2 + 57f8: e42d b.n 5056 <_svfprintf_r+0xda2> + 57fa: 2301 movs r3, #1 + 57fc: 9a13 ldr r2, [sp, #76] ; 0x4c + 57fe: 391b subs r1, #27 + 5800: 1a9d subs r5, r3, r2 + 5802: aa16 add r2, sp, #88 ; 0x58 + 5804: 332c adds r3, #44 ; 0x2c + 5806: 1852 adds r2, r2, r1 + 5808: 7013 strb r3, [r2, #0] + 580a: e656 b.n 54ba <_svfprintf_r+0x1206> + 580c: 9b0e ldr r3, [sp, #56] ; 0x38 + 580e: 9a13 ldr r2, [sp, #76] ; 0x4c + 5810: 1a98 subs r0, r3, r2 + 5812: 1c43 adds r3, r0, #1 + 5814: 001a movs r2, r3 + 5816: 930e str r3, [sp, #56] ; 0x38 + 5818: e72a b.n 5670 <_svfprintf_r+0x13bc> + 581a: 4b27 ldr r3, [pc, #156] ; (58b8 <_svfprintf_r+0x1604>) + 581c: 9311 str r3, [sp, #68] ; 0x44 + 581e: f7fe fef4 bl 460a <_svfprintf_r+0x356> + 5822: 232d movs r3, #45 ; 0x2d + 5824: aa16 add r2, sp, #88 ; 0x58 + 5826: 77d3 strb r3, [r2, #31] + 5828: 4698 mov r8, r3 + 582a: e7c4 b.n 57b6 <_svfprintf_r+0x1502> + 582c: 9b0f ldr r3, [sp, #60] ; 0x3c + 582e: 1d1a adds r2, r3, #4 + 5830: 681b ldr r3, [r3, #0] + 5832: 469a mov sl, r3 + 5834: 2b00 cmp r3, #0 + 5836: db36 blt.n 58a6 <_svfprintf_r+0x15f2> + 5838: 784b ldrb r3, [r1, #1] + 583a: 920f str r2, [sp, #60] ; 0x3c + 583c: 4659 mov r1, fp + 583e: f7fe fd9d bl 437c <_svfprintf_r+0xc8> + 5842: 4653 mov r3, sl + 5844: 2b00 cmp r3, #0 + 5846: d101 bne.n 584c <_svfprintf_r+0x1598> + 5848: 07e3 lsls r3, r4, #31 + 584a: d503 bpl.n 5854 <_svfprintf_r+0x15a0> + 584c: 9b18 ldr r3, [sp, #96] ; 0x60 + 584e: 1c58 adds r0, r3, #1 + 5850: 0003 movs r3, r0 + 5852: e7bb b.n 57cc <_svfprintf_r+0x1518> + 5854: 2301 movs r3, #1 + 5856: e725 b.n 56a4 <_svfprintf_r+0x13f0> + 5858: ab16 add r3, sp, #88 ; 0x58 + 585a: 77d8 strb r0, [r3, #31] + 585c: f7fe ff6c bl 4738 <_svfprintf_r+0x484> + 5860: ab16 add r3, sp, #88 ; 0x58 + 5862: 77d8 strb r0, [r3, #31] + 5864: f7ff f814 bl 4890 <_svfprintf_r+0x5dc> + 5868: 230c movs r3, #12 + 586a: 9a09 ldr r2, [sp, #36] ; 0x24 + 586c: 6013 str r3, [r2, #0] + 586e: 3b0d subs r3, #13 + 5870: 930a str r3, [sp, #40] ; 0x28 + 5872: f7fe fdac bl 43ce <_svfprintf_r+0x11a> + 5876: aa16 add r2, sp, #88 ; 0x58 + 5878: 232e movs r3, #46 ; 0x2e + 587a: 4694 mov ip, r2 + 587c: 4463 add r3, ip + 587e: e65c b.n 553a <_svfprintf_r+0x1286> + 5880: ab16 add r3, sp, #88 ; 0x58 + 5882: 77d8 strb r0, [r3, #31] + 5884: f7fe fe85 bl 4592 <_svfprintf_r+0x2de> + 5888: ab16 add r3, sp, #88 ; 0x58 + 588a: 77d8 strb r0, [r3, #31] + 588c: f7fe fddd bl 444a <_svfprintf_r+0x196> + 5890: ab16 add r3, sp, #88 ; 0x58 + 5892: 77d8 strb r0, [r3, #31] + 5894: f7ff f87d bl 4992 <_svfprintf_r+0x6de> + 5898: 4805 ldr r0, [pc, #20] ; (58b0 <_svfprintf_r+0x15fc>) + 589a: 4681 mov r9, r0 + 589c: e76d b.n 577a <_svfprintf_r+0x14c6> + 589e: ab16 add r3, sp, #88 ; 0x58 + 58a0: 77d8 strb r0, [r3, #31] + 58a2: f7fe ff79 bl 4798 <_svfprintf_r+0x4e4> + 58a6: 2301 movs r3, #1 + 58a8: 425b negs r3, r3 + 58aa: 469a mov sl, r3 + 58ac: e7c4 b.n 5838 <_svfprintf_r+0x1584> + 58ae: 46c0 nop ; (mov r8, r8) + 58b0: 00009880 .word 0x00009880 + 58b4: 00009834 .word 0x00009834 + 58b8: 00009838 .word 0x00009838 + +000058bc <__register_exitproc>: + 58bc: b5f0 push {r4, r5, r6, r7, lr} + 58be: 464e mov r6, r9 + 58c0: 4645 mov r5, r8 + 58c2: 46de mov lr, fp + 58c4: 4657 mov r7, sl + 58c6: b5e0 push {r5, r6, r7, lr} + 58c8: 4d36 ldr r5, [pc, #216] ; (59a4 <__register_exitproc+0xe8>) + 58ca: b083 sub sp, #12 + 58cc: 0006 movs r6, r0 + 58ce: 6828 ldr r0, [r5, #0] + 58d0: 4698 mov r8, r3 + 58d2: 000f movs r7, r1 + 58d4: 4691 mov r9, r2 + 58d6: f7fe fce9 bl 42ac <__retarget_lock_acquire_recursive> + 58da: 4b33 ldr r3, [pc, #204] ; (59a8 <__register_exitproc+0xec>) + 58dc: 681c ldr r4, [r3, #0] + 58de: 23a4 movs r3, #164 ; 0xa4 + 58e0: 005b lsls r3, r3, #1 + 58e2: 58e0 ldr r0, [r4, r3] + 58e4: 2800 cmp r0, #0 + 58e6: d052 beq.n 598e <__register_exitproc+0xd2> + 58e8: 6843 ldr r3, [r0, #4] + 58ea: 2b1f cmp r3, #31 + 58ec: dc13 bgt.n 5916 <__register_exitproc+0x5a> + 58ee: 1c5a adds r2, r3, #1 + 58f0: 9201 str r2, [sp, #4] + 58f2: 2e00 cmp r6, #0 + 58f4: d128 bne.n 5948 <__register_exitproc+0x8c> + 58f6: 9a01 ldr r2, [sp, #4] + 58f8: 3302 adds r3, #2 + 58fa: 009b lsls r3, r3, #2 + 58fc: 6042 str r2, [r0, #4] + 58fe: 501f str r7, [r3, r0] + 5900: 6828 ldr r0, [r5, #0] + 5902: f7fe fcd5 bl 42b0 <__retarget_lock_release_recursive> + 5906: 2000 movs r0, #0 + 5908: b003 add sp, #12 + 590a: bc3c pop {r2, r3, r4, r5} + 590c: 4690 mov r8, r2 + 590e: 4699 mov r9, r3 + 5910: 46a2 mov sl, r4 + 5912: 46ab mov fp, r5 + 5914: bdf0 pop {r4, r5, r6, r7, pc} + 5916: 4b25 ldr r3, [pc, #148] ; (59ac <__register_exitproc+0xf0>) + 5918: 2b00 cmp r3, #0 + 591a: d03d beq.n 5998 <__register_exitproc+0xdc> + 591c: 20c8 movs r0, #200 ; 0xc8 + 591e: 0040 lsls r0, r0, #1 + 5920: e000 b.n 5924 <__register_exitproc+0x68> + 5922: bf00 nop + 5924: 2800 cmp r0, #0 + 5926: d037 beq.n 5998 <__register_exitproc+0xdc> + 5928: 22a4 movs r2, #164 ; 0xa4 + 592a: 2300 movs r3, #0 + 592c: 0052 lsls r2, r2, #1 + 592e: 58a1 ldr r1, [r4, r2] + 5930: 6043 str r3, [r0, #4] + 5932: 6001 str r1, [r0, #0] + 5934: 50a0 str r0, [r4, r2] + 5936: 3240 adds r2, #64 ; 0x40 + 5938: 5083 str r3, [r0, r2] + 593a: 3204 adds r2, #4 + 593c: 5083 str r3, [r0, r2] + 593e: 3301 adds r3, #1 + 5940: 9301 str r3, [sp, #4] + 5942: 2300 movs r3, #0 + 5944: 2e00 cmp r6, #0 + 5946: d0d6 beq.n 58f6 <__register_exitproc+0x3a> + 5948: 009a lsls r2, r3, #2 + 594a: 4692 mov sl, r2 + 594c: 4482 add sl, r0 + 594e: 464a mov r2, r9 + 5950: 2188 movs r1, #136 ; 0x88 + 5952: 4654 mov r4, sl + 5954: 5062 str r2, [r4, r1] + 5956: 22c4 movs r2, #196 ; 0xc4 + 5958: 0052 lsls r2, r2, #1 + 595a: 4691 mov r9, r2 + 595c: 4481 add r9, r0 + 595e: 464a mov r2, r9 + 5960: 3987 subs r1, #135 ; 0x87 + 5962: 4099 lsls r1, r3 + 5964: 6812 ldr r2, [r2, #0] + 5966: 468b mov fp, r1 + 5968: 430a orrs r2, r1 + 596a: 4694 mov ip, r2 + 596c: 464a mov r2, r9 + 596e: 4661 mov r1, ip + 5970: 6011 str r1, [r2, #0] + 5972: 2284 movs r2, #132 ; 0x84 + 5974: 4641 mov r1, r8 + 5976: 0052 lsls r2, r2, #1 + 5978: 50a1 str r1, [r4, r2] + 597a: 2e02 cmp r6, #2 + 597c: d1bb bne.n 58f6 <__register_exitproc+0x3a> + 597e: 0002 movs r2, r0 + 5980: 465c mov r4, fp + 5982: 328d adds r2, #141 ; 0x8d + 5984: 32ff adds r2, #255 ; 0xff + 5986: 6811 ldr r1, [r2, #0] + 5988: 430c orrs r4, r1 + 598a: 6014 str r4, [r2, #0] + 598c: e7b3 b.n 58f6 <__register_exitproc+0x3a> + 598e: 0020 movs r0, r4 + 5990: 304d adds r0, #77 ; 0x4d + 5992: 30ff adds r0, #255 ; 0xff + 5994: 50e0 str r0, [r4, r3] + 5996: e7a7 b.n 58e8 <__register_exitproc+0x2c> + 5998: 6828 ldr r0, [r5, #0] + 599a: f7fe fc89 bl 42b0 <__retarget_lock_release_recursive> + 599e: 2001 movs r0, #1 + 59a0: 4240 negs r0, r0 + 59a2: e7b1 b.n 5908 <__register_exitproc+0x4c> + 59a4: 20000438 .word 0x20000438 + 59a8: 000096c4 .word 0x000096c4 + 59ac: 00000000 .word 0x00000000 + +000059b0 : + 59b0: b5f0 push {r4, r5, r6, r7, lr} + 59b2: 4645 mov r5, r8 + 59b4: 4680 mov r8, r0 + 59b6: 46de mov lr, fp + 59b8: 4657 mov r7, sl + 59ba: 464e mov r6, r9 + 59bc: 4642 mov r2, r8 + 59be: b5e0 push {r5, r6, r7, lr} + 59c0: 690c ldr r4, [r1, #16] + 59c2: 6912 ldr r2, [r2, #16] + 59c4: b085 sub sp, #20 + 59c6: 000b movs r3, r1 + 59c8: 9102 str r1, [sp, #8] + 59ca: 2000 movs r0, #0 + 59cc: 4294 cmp r4, r2 + 59ce: dd00 ble.n 59d2 + 59d0: e090 b.n 5af4 + 59d2: 2214 movs r2, #20 + 59d4: 4694 mov ip, r2 + 59d6: 4463 add r3, ip + 59d8: 4699 mov r9, r3 + 59da: 464a mov r2, r9 + 59dc: 3c01 subs r4, #1 + 59de: 00a3 lsls r3, r4, #2 + 59e0: 18d6 adds r6, r2, r3 + 59e2: 2214 movs r2, #20 + 59e4: 4442 add r2, r8 + 59e6: 4693 mov fp, r2 + 59e8: 449b add fp, r3 + 59ea: 6833 ldr r3, [r6, #0] + 59ec: 0015 movs r5, r2 + 59ee: 1c59 adds r1, r3, #1 + 59f0: 465b mov r3, fp + 59f2: 6818 ldr r0, [r3, #0] + 59f4: 9201 str r2, [sp, #4] + 59f6: f7fc ff2b bl 2850 <__udivsi3> + 59fa: 1e03 subs r3, r0, #0 + 59fc: 9000 str r0, [sp, #0] + 59fe: d042 beq.n 5a86 + 5a00: 0029 movs r1, r5 + 5a02: 2700 movs r7, #0 + 5a04: 464d mov r5, r9 + 5a06: 2000 movs r0, #0 + 5a08: 46b1 mov r9, r6 + 5a0a: 46a2 mov sl, r4 + 5a0c: 003e movs r6, r7 + 5a0e: 0004 movs r4, r0 + 5a10: 469c mov ip, r3 + 5a12: 002f movs r7, r5 + 5a14: 0008 movs r0, r1 + 5a16: 9503 str r5, [sp, #12] + 5a18: 4663 mov r3, ip + 5a1a: cf04 ldmia r7!, {r2} + 5a1c: 0415 lsls r5, r2, #16 + 5a1e: 0c2d lsrs r5, r5, #16 + 5a20: 435d muls r5, r3 + 5a22: 0c12 lsrs r2, r2, #16 + 5a24: 435a muls r2, r3 + 5a26: 19ad adds r5, r5, r6 + 5a28: 0c2b lsrs r3, r5, #16 + 5a2a: 18d2 adds r2, r2, r3 + 5a2c: 6803 ldr r3, [r0, #0] + 5a2e: 042d lsls r5, r5, #16 + 5a30: 0419 lsls r1, r3, #16 + 5a32: 0c09 lsrs r1, r1, #16 + 5a34: 1909 adds r1, r1, r4 + 5a36: 0c16 lsrs r6, r2, #16 + 5a38: 0c2d lsrs r5, r5, #16 + 5a3a: 0412 lsls r2, r2, #16 + 5a3c: 1b49 subs r1, r1, r5 + 5a3e: 0c12 lsrs r2, r2, #16 + 5a40: 0c1b lsrs r3, r3, #16 + 5a42: 1a9b subs r3, r3, r2 + 5a44: 140a asrs r2, r1, #16 + 5a46: 189b adds r3, r3, r2 + 5a48: 0409 lsls r1, r1, #16 + 5a4a: 141c asrs r4, r3, #16 + 5a4c: 0c09 lsrs r1, r1, #16 + 5a4e: 041b lsls r3, r3, #16 + 5a50: 4319 orrs r1, r3 + 5a52: c002 stmia r0!, {r1} + 5a54: 45b9 cmp r9, r7 + 5a56: d2df bcs.n 5a18 + 5a58: 9b03 ldr r3, [sp, #12] + 5a5a: 464e mov r6, r9 + 5a5c: 4699 mov r9, r3 + 5a5e: 465b mov r3, fp + 5a60: 681b ldr r3, [r3, #0] + 5a62: 4654 mov r4, sl + 5a64: 2b00 cmp r3, #0 + 5a66: d10e bne.n 5a86 + 5a68: 465b mov r3, fp + 5a6a: 9a01 ldr r2, [sp, #4] + 5a6c: 3b04 subs r3, #4 + 5a6e: 429a cmp r2, r3 + 5a70: d304 bcc.n 5a7c + 5a72: e006 b.n 5a82 + 5a74: 3b04 subs r3, #4 + 5a76: 3c01 subs r4, #1 + 5a78: 429a cmp r2, r3 + 5a7a: d202 bcs.n 5a82 + 5a7c: 6819 ldr r1, [r3, #0] + 5a7e: 2900 cmp r1, #0 + 5a80: d0f8 beq.n 5a74 + 5a82: 4643 mov r3, r8 + 5a84: 611c str r4, [r3, #16] + 5a86: 9902 ldr r1, [sp, #8] + 5a88: 4640 mov r0, r8 + 5a8a: f001 fd45 bl 7518 <__mcmp> + 5a8e: 2800 cmp r0, #0 + 5a90: db2f blt.n 5af2 + 5a92: 464f mov r7, r9 + 5a94: 2000 movs r0, #0 + 5a96: 9b00 ldr r3, [sp, #0] + 5a98: 9d01 ldr r5, [sp, #4] + 5a9a: 3301 adds r3, #1 + 5a9c: 9300 str r3, [sp, #0] + 5a9e: 682b ldr r3, [r5, #0] + 5aa0: cf02 ldmia r7!, {r1} + 5aa2: 041a lsls r2, r3, #16 + 5aa4: 0c12 lsrs r2, r2, #16 + 5aa6: 1810 adds r0, r2, r0 + 5aa8: 040a lsls r2, r1, #16 + 5aaa: 0c12 lsrs r2, r2, #16 + 5aac: 1a82 subs r2, r0, r2 + 5aae: 0c09 lsrs r1, r1, #16 + 5ab0: 0c1b lsrs r3, r3, #16 + 5ab2: 1a5b subs r3, r3, r1 + 5ab4: 1411 asrs r1, r2, #16 + 5ab6: 185b adds r3, r3, r1 + 5ab8: 0412 lsls r2, r2, #16 + 5aba: 1418 asrs r0, r3, #16 + 5abc: 0c12 lsrs r2, r2, #16 + 5abe: 041b lsls r3, r3, #16 + 5ac0: 4313 orrs r3, r2 + 5ac2: c508 stmia r5!, {r3} + 5ac4: 42be cmp r6, r7 + 5ac6: d2ea bcs.n 5a9e + 5ac8: 9901 ldr r1, [sp, #4] + 5aca: 00a3 lsls r3, r4, #2 + 5acc: 468c mov ip, r1 + 5ace: 4463 add r3, ip + 5ad0: 681a ldr r2, [r3, #0] + 5ad2: 2a00 cmp r2, #0 + 5ad4: d10d bne.n 5af2 + 5ad6: 3b04 subs r3, #4 + 5ad8: 000a movs r2, r1 + 5ada: 4299 cmp r1, r3 + 5adc: d304 bcc.n 5ae8 + 5ade: e006 b.n 5aee + 5ae0: 3b04 subs r3, #4 + 5ae2: 3c01 subs r4, #1 + 5ae4: 429a cmp r2, r3 + 5ae6: d202 bcs.n 5aee + 5ae8: 6819 ldr r1, [r3, #0] + 5aea: 2900 cmp r1, #0 + 5aec: d0f8 beq.n 5ae0 + 5aee: 4643 mov r3, r8 + 5af0: 611c str r4, [r3, #16] + 5af2: 9800 ldr r0, [sp, #0] + 5af4: b005 add sp, #20 + 5af6: bc3c pop {r2, r3, r4, r5} + 5af8: 4690 mov r8, r2 + 5afa: 4699 mov r9, r3 + 5afc: 46a2 mov sl, r4 + 5afe: 46ab mov fp, r5 + 5b00: bdf0 pop {r4, r5, r6, r7, pc} + 5b02: 46c0 nop ; (mov r8, r8) + +00005b04 <_dtoa_r>: + 5b04: b5f0 push {r4, r5, r6, r7, lr} + 5b06: 4657 mov r7, sl + 5b08: 464e mov r6, r9 + 5b0a: 4645 mov r5, r8 + 5b0c: 46de mov lr, fp + 5b0e: b5e0 push {r5, r6, r7, lr} + 5b10: 6c01 ldr r1, [r0, #64] ; 0x40 + 5b12: b099 sub sp, #100 ; 0x64 + 5b14: 4682 mov sl, r0 + 5b16: 001d movs r5, r3 + 5b18: 0016 movs r6, r2 + 5b1a: 001f movs r7, r3 + 5b1c: 2900 cmp r1, #0 + 5b1e: d009 beq.n 5b34 <_dtoa_r+0x30> + 5b20: 2301 movs r3, #1 + 5b22: 6c42 ldr r2, [r0, #68] ; 0x44 + 5b24: 4093 lsls r3, r2 + 5b26: 604a str r2, [r1, #4] + 5b28: 608b str r3, [r1, #8] + 5b2a: f001 fae9 bl 7100 <_Bfree> + 5b2e: 2300 movs r3, #0 + 5b30: 4652 mov r2, sl + 5b32: 6413 str r3, [r2, #64] ; 0x40 + 5b34: 46b8 mov r8, r7 + 5b36: 2f00 cmp r7, #0 + 5b38: db37 blt.n 5baa <_dtoa_r+0xa6> + 5b3a: 2300 movs r3, #0 + 5b3c: 9a25 ldr r2, [sp, #148] ; 0x94 + 5b3e: 6013 str r3, [r2, #0] + 5b40: 4642 mov r2, r8 + 5b42: 4bd6 ldr r3, [pc, #856] ; (5e9c <_dtoa_r+0x398>) + 5b44: 401a ands r2, r3 + 5b46: 429a cmp r2, r3 + 5b48: d018 beq.n 5b7c <_dtoa_r+0x78> + 5b4a: 2200 movs r2, #0 + 5b4c: 2300 movs r3, #0 + 5b4e: 0030 movs r0, r6 + 5b50: 0039 movs r1, r7 + 5b52: f002 fb1d bl 8190 <__aeabi_dcmpeq> + 5b56: 2800 cmp r0, #0 + 5b58: d02f beq.n 5bba <_dtoa_r+0xb6> + 5b5a: 2301 movs r3, #1 + 5b5c: 9a24 ldr r2, [sp, #144] ; 0x90 + 5b5e: 6013 str r3, [r2, #0] + 5b60: 9b26 ldr r3, [sp, #152] ; 0x98 + 5b62: 2b00 cmp r3, #0 + 5b64: d100 bne.n 5b68 <_dtoa_r+0x64> + 5b66: e22a b.n 5fbe <_dtoa_r+0x4ba> + 5b68: 48cd ldr r0, [pc, #820] ; (5ea0 <_dtoa_r+0x39c>) + 5b6a: 6018 str r0, [r3, #0] + 5b6c: 3801 subs r0, #1 + 5b6e: b019 add sp, #100 ; 0x64 + 5b70: bc3c pop {r2, r3, r4, r5} + 5b72: 4690 mov r8, r2 + 5b74: 4699 mov r9, r3 + 5b76: 46a2 mov sl, r4 + 5b78: 46ab mov fp, r5 + 5b7a: bdf0 pop {r4, r5, r6, r7, pc} + 5b7c: 4bc9 ldr r3, [pc, #804] ; (5ea4 <_dtoa_r+0x3a0>) + 5b7e: 9a24 ldr r2, [sp, #144] ; 0x90 + 5b80: 6013 str r3, [r2, #0] + 5b82: 2e00 cmp r6, #0 + 5b84: d10b bne.n 5b9e <_dtoa_r+0x9a> + 5b86: 4643 mov r3, r8 + 5b88: 0318 lsls r0, r3, #12 + 5b8a: d108 bne.n 5b9e <_dtoa_r+0x9a> + 5b8c: 9b26 ldr r3, [sp, #152] ; 0x98 + 5b8e: 48c6 ldr r0, [pc, #792] ; (5ea8 <_dtoa_r+0x3a4>) + 5b90: 2b00 cmp r3, #0 + 5b92: d0ec beq.n 5b6e <_dtoa_r+0x6a> + 5b94: 0003 movs r3, r0 + 5b96: 3308 adds r3, #8 + 5b98: 9a26 ldr r2, [sp, #152] ; 0x98 + 5b9a: 6013 str r3, [r2, #0] + 5b9c: e7e7 b.n 5b6e <_dtoa_r+0x6a> + 5b9e: 9b26 ldr r3, [sp, #152] ; 0x98 + 5ba0: 48c2 ldr r0, [pc, #776] ; (5eac <_dtoa_r+0x3a8>) + 5ba2: 2b00 cmp r3, #0 + 5ba4: d0e3 beq.n 5b6e <_dtoa_r+0x6a> + 5ba6: 1cc3 adds r3, r0, #3 + 5ba8: e7f6 b.n 5b98 <_dtoa_r+0x94> + 5baa: 2301 movs r3, #1 + 5bac: 9a25 ldr r2, [sp, #148] ; 0x94 + 5bae: 0068 lsls r0, r5, #1 + 5bb0: 6013 str r3, [r2, #0] + 5bb2: 0843 lsrs r3, r0, #1 + 5bb4: 4698 mov r8, r3 + 5bb6: 001f movs r7, r3 + 5bb8: e7c2 b.n 5b40 <_dtoa_r+0x3c> + 5bba: ab16 add r3, sp, #88 ; 0x58 + 5bbc: 9301 str r3, [sp, #4] + 5bbe: ab17 add r3, sp, #92 ; 0x5c + 5bc0: 9300 str r3, [sp, #0] + 5bc2: 0032 movs r2, r6 + 5bc4: 003b movs r3, r7 + 5bc6: 4650 mov r0, sl + 5bc8: f001 fd5c bl 7684 <__d2b> + 5bcc: 4643 mov r3, r8 + 5bce: 4683 mov fp, r0 + 5bd0: 0d1a lsrs r2, r3, #20 + 5bd2: d100 bne.n 5bd6 <_dtoa_r+0xd2> + 5bd4: e1d6 b.n 5f84 <_dtoa_r+0x480> + 5bd6: 033b lsls r3, r7, #12 + 5bd8: 4cb5 ldr r4, [pc, #724] ; (5eb0 <_dtoa_r+0x3ac>) + 5bda: 0b1b lsrs r3, r3, #12 + 5bdc: 431c orrs r4, r3 + 5bde: 4bb5 ldr r3, [pc, #724] ; (5eb4 <_dtoa_r+0x3b0>) + 5be0: 0030 movs r0, r6 + 5be2: 4698 mov r8, r3 + 5be4: 9b16 ldr r3, [sp, #88] ; 0x58 + 5be6: 0021 movs r1, r4 + 5be8: 4699 mov r9, r3 + 5bea: 2300 movs r3, #0 + 5bec: 4490 add r8, r2 + 5bee: 930f str r3, [sp, #60] ; 0x3c + 5bf0: 2200 movs r2, #0 + 5bf2: 4bb1 ldr r3, [pc, #708] ; (5eb8 <_dtoa_r+0x3b4>) + 5bf4: f003 f80e bl 8c14 <__aeabi_dsub> + 5bf8: 4ab0 ldr r2, [pc, #704] ; (5ebc <_dtoa_r+0x3b8>) + 5bfa: 4bb1 ldr r3, [pc, #708] ; (5ec0 <_dtoa_r+0x3bc>) + 5bfc: f7fd fec2 bl 3984 <__aeabi_dmul> + 5c00: 4ab0 ldr r2, [pc, #704] ; (5ec4 <_dtoa_r+0x3c0>) + 5c02: 4bb1 ldr r3, [pc, #708] ; (5ec8 <_dtoa_r+0x3c4>) + 5c04: f7fd fbae bl 3364 <__aeabi_dadd> + 5c08: 0004 movs r4, r0 + 5c0a: 4640 mov r0, r8 + 5c0c: 000d movs r5, r1 + 5c0e: f003 fb6b bl 92e8 <__aeabi_i2d> + 5c12: 4aae ldr r2, [pc, #696] ; (5ecc <_dtoa_r+0x3c8>) + 5c14: 4bae ldr r3, [pc, #696] ; (5ed0 <_dtoa_r+0x3cc>) + 5c16: f7fd feb5 bl 3984 <__aeabi_dmul> + 5c1a: 0002 movs r2, r0 + 5c1c: 000b movs r3, r1 + 5c1e: 0020 movs r0, r4 + 5c20: 0029 movs r1, r5 + 5c22: f7fd fb9f bl 3364 <__aeabi_dadd> + 5c26: 0004 movs r4, r0 + 5c28: 000d movs r5, r1 + 5c2a: f003 fb29 bl 9280 <__aeabi_d2iz> + 5c2e: 2200 movs r2, #0 + 5c30: 9003 str r0, [sp, #12] + 5c32: 2300 movs r3, #0 + 5c34: 0020 movs r0, r4 + 5c36: 0029 movs r1, r5 + 5c38: f002 fab0 bl 819c <__aeabi_dcmplt> + 5c3c: 2800 cmp r0, #0 + 5c3e: d000 beq.n 5c42 <_dtoa_r+0x13e> + 5c40: e2b1 b.n 61a6 <_dtoa_r+0x6a2> + 5c42: 2301 movs r3, #1 + 5c44: 9c03 ldr r4, [sp, #12] + 5c46: 930c str r3, [sp, #48] ; 0x30 + 5c48: 2c16 cmp r4, #22 + 5c4a: d810 bhi.n 5c6e <_dtoa_r+0x16a> + 5c4c: 49a1 ldr r1, [pc, #644] ; (5ed4 <_dtoa_r+0x3d0>) + 5c4e: 00e3 lsls r3, r4, #3 + 5c50: 18c9 adds r1, r1, r3 + 5c52: 0032 movs r2, r6 + 5c54: 6808 ldr r0, [r1, #0] + 5c56: 6849 ldr r1, [r1, #4] + 5c58: 003b movs r3, r7 + 5c5a: f002 fab3 bl 81c4 <__aeabi_dcmpgt> + 5c5e: 2800 cmp r0, #0 + 5c60: d100 bne.n 5c64 <_dtoa_r+0x160> + 5c62: e31d b.n 62a0 <_dtoa_r+0x79c> + 5c64: 0023 movs r3, r4 + 5c66: 3b01 subs r3, #1 + 5c68: 9303 str r3, [sp, #12] + 5c6a: 2300 movs r3, #0 + 5c6c: 930c str r3, [sp, #48] ; 0x30 + 5c6e: 464b mov r3, r9 + 5c70: 4642 mov r2, r8 + 5c72: 1a9a subs r2, r3, r2 + 5c74: 2300 movs r3, #0 + 5c76: 9306 str r3, [sp, #24] + 5c78: 0013 movs r3, r2 + 5c7a: 3b01 subs r3, #1 + 5c7c: 9304 str r3, [sp, #16] + 5c7e: d500 bpl.n 5c82 <_dtoa_r+0x17e> + 5c80: e2a1 b.n 61c6 <_dtoa_r+0x6c2> + 5c82: 9b03 ldr r3, [sp, #12] + 5c84: 2b00 cmp r3, #0 + 5c86: da00 bge.n 5c8a <_dtoa_r+0x186> + 5c88: e284 b.n 6194 <_dtoa_r+0x690> + 5c8a: 469c mov ip, r3 + 5c8c: 930d str r3, [sp, #52] ; 0x34 + 5c8e: 2300 movs r3, #0 + 5c90: 9a04 ldr r2, [sp, #16] + 5c92: 4699 mov r9, r3 + 5c94: 0011 movs r1, r2 + 5c96: 4461 add r1, ip + 5c98: 9104 str r1, [sp, #16] + 5c9a: 9b22 ldr r3, [sp, #136] ; 0x88 + 5c9c: 2b09 cmp r3, #9 + 5c9e: d900 bls.n 5ca2 <_dtoa_r+0x19e> + 5ca0: e18f b.n 5fc2 <_dtoa_r+0x4be> + 5ca2: 2401 movs r4, #1 + 5ca4: 2b05 cmp r3, #5 + 5ca6: dd02 ble.n 5cae <_dtoa_r+0x1aa> + 5ca8: 2400 movs r4, #0 + 5caa: 3b04 subs r3, #4 + 5cac: 9322 str r3, [sp, #136] ; 0x88 + 5cae: 9b22 ldr r3, [sp, #136] ; 0x88 + 5cb0: 2b03 cmp r3, #3 + 5cb2: d101 bne.n 5cb8 <_dtoa_r+0x1b4> + 5cb4: f000 fcce bl 6654 <_dtoa_r+0xb50> + 5cb8: dc01 bgt.n 5cbe <_dtoa_r+0x1ba> + 5cba: f000 fc92 bl 65e2 <_dtoa_r+0xade> + 5cbe: 9b22 ldr r3, [sp, #136] ; 0x88 + 5cc0: 2b04 cmp r3, #4 + 5cc2: d101 bne.n 5cc8 <_dtoa_r+0x1c4> + 5cc4: f000 fc40 bl 6548 <_dtoa_r+0xa44> + 5cc8: 2301 movs r3, #1 + 5cca: 930b str r3, [sp, #44] ; 0x2c + 5ccc: 9b22 ldr r3, [sp, #136] ; 0x88 + 5cce: 2b05 cmp r3, #5 + 5cd0: d001 beq.n 5cd6 <_dtoa_r+0x1d2> + 5cd2: f000 fc8b bl 65ec <_dtoa_r+0xae8> + 5cd6: 9a23 ldr r2, [sp, #140] ; 0x8c + 5cd8: 9b03 ldr r3, [sp, #12] + 5cda: 4694 mov ip, r2 + 5cdc: 4463 add r3, ip + 5cde: 930e str r3, [sp, #56] ; 0x38 + 5ce0: 3301 adds r3, #1 + 5ce2: 9307 str r3, [sp, #28] + 5ce4: 1e1d subs r5, r3, #0 + 5ce6: dc01 bgt.n 5cec <_dtoa_r+0x1e8> + 5ce8: f000 fd49 bl 677e <_dtoa_r+0xc7a> + 5cec: 9b07 ldr r3, [sp, #28] + 5cee: 4698 mov r8, r3 + 5cf0: 2300 movs r3, #0 + 5cf2: 4652 mov r2, sl + 5cf4: 2100 movs r1, #0 + 5cf6: 6453 str r3, [r2, #68] ; 0x44 + 5cf8: 2d17 cmp r5, #23 + 5cfa: d90a bls.n 5d12 <_dtoa_r+0x20e> + 5cfc: 2201 movs r2, #1 + 5cfe: 3304 adds r3, #4 + 5d00: 005b lsls r3, r3, #1 + 5d02: 0018 movs r0, r3 + 5d04: 3014 adds r0, #20 + 5d06: 0011 movs r1, r2 + 5d08: 3201 adds r2, #1 + 5d0a: 4285 cmp r5, r0 + 5d0c: d2f8 bcs.n 5d00 <_dtoa_r+0x1fc> + 5d0e: 4653 mov r3, sl + 5d10: 6459 str r1, [r3, #68] ; 0x44 + 5d12: 4650 mov r0, sl + 5d14: f001 f9cc bl 70b0 <_Balloc> + 5d18: 4653 mov r3, sl + 5d1a: 6418 str r0, [r3, #64] ; 0x40 + 5d1c: 4643 mov r3, r8 + 5d1e: 900a str r0, [sp, #40] ; 0x28 + 5d20: 2b0e cmp r3, #14 + 5d22: d900 bls.n 5d26 <_dtoa_r+0x222> + 5d24: e161 b.n 5fea <_dtoa_r+0x4e6> + 5d26: 2c00 cmp r4, #0 + 5d28: d100 bne.n 5d2c <_dtoa_r+0x228> + 5d2a: e15e b.n 5fea <_dtoa_r+0x4e6> + 5d2c: 9610 str r6, [sp, #64] ; 0x40 + 5d2e: 9711 str r7, [sp, #68] ; 0x44 + 5d30: 9e03 ldr r6, [sp, #12] + 5d32: 2e00 cmp r6, #0 + 5d34: dc01 bgt.n 5d3a <_dtoa_r+0x236> + 5d36: f000 fd25 bl 6784 <_dtoa_r+0xc80> + 5d3a: 0032 movs r2, r6 + 5d3c: 210f movs r1, #15 + 5d3e: 4b65 ldr r3, [pc, #404] ; (5ed4 <_dtoa_r+0x3d0>) + 5d40: 400a ands r2, r1 + 5d42: 00d2 lsls r2, r2, #3 + 5d44: 189b adds r3, r3, r2 + 5d46: 1136 asrs r6, r6, #4 + 5d48: 681c ldr r4, [r3, #0] + 5d4a: 685d ldr r5, [r3, #4] + 5d4c: 06f3 lsls r3, r6, #27 + 5d4e: d401 bmi.n 5d54 <_dtoa_r+0x250> + 5d50: f000 fcca bl 66e8 <_dtoa_r+0xbe4> + 5d54: 4b60 ldr r3, [pc, #384] ; (5ed8 <_dtoa_r+0x3d4>) + 5d56: 400e ands r6, r1 + 5d58: 6a1a ldr r2, [r3, #32] + 5d5a: 6a5b ldr r3, [r3, #36] ; 0x24 + 5d5c: 9810 ldr r0, [sp, #64] ; 0x40 + 5d5e: 9911 ldr r1, [sp, #68] ; 0x44 + 5d60: f002 fb24 bl 83ac <__aeabi_ddiv> + 5d64: 2303 movs r3, #3 + 5d66: 4698 mov r8, r3 + 5d68: 9008 str r0, [sp, #32] + 5d6a: 9109 str r1, [sp, #36] ; 0x24 + 5d6c: 2e00 cmp r6, #0 + 5d6e: d011 beq.n 5d94 <_dtoa_r+0x290> + 5d70: 4f59 ldr r7, [pc, #356] ; (5ed8 <_dtoa_r+0x3d4>) + 5d72: 2301 movs r3, #1 + 5d74: 4233 tst r3, r6 + 5d76: d009 beq.n 5d8c <_dtoa_r+0x288> + 5d78: 469c mov ip, r3 + 5d7a: 683a ldr r2, [r7, #0] + 5d7c: 687b ldr r3, [r7, #4] + 5d7e: 0020 movs r0, r4 + 5d80: 0029 movs r1, r5 + 5d82: 44e0 add r8, ip + 5d84: f7fd fdfe bl 3984 <__aeabi_dmul> + 5d88: 0004 movs r4, r0 + 5d8a: 000d movs r5, r1 + 5d8c: 1076 asrs r6, r6, #1 + 5d8e: 3708 adds r7, #8 + 5d90: 2e00 cmp r6, #0 + 5d92: d1ee bne.n 5d72 <_dtoa_r+0x26e> + 5d94: 0022 movs r2, r4 + 5d96: 9808 ldr r0, [sp, #32] + 5d98: 9909 ldr r1, [sp, #36] ; 0x24 + 5d9a: 002b movs r3, r5 + 5d9c: f002 fb06 bl 83ac <__aeabi_ddiv> + 5da0: 0006 movs r6, r0 + 5da2: 000f movs r7, r1 + 5da4: 9b0c ldr r3, [sp, #48] ; 0x30 + 5da6: 2b00 cmp r3, #0 + 5da8: d009 beq.n 5dbe <_dtoa_r+0x2ba> + 5daa: 2200 movs r2, #0 + 5dac: 4b40 ldr r3, [pc, #256] ; (5eb0 <_dtoa_r+0x3ac>) + 5dae: 0030 movs r0, r6 + 5db0: 0039 movs r1, r7 + 5db2: f002 f9f3 bl 819c <__aeabi_dcmplt> + 5db6: 2800 cmp r0, #0 + 5db8: d001 beq.n 5dbe <_dtoa_r+0x2ba> + 5dba: f000 fdc2 bl 6942 <_dtoa_r+0xe3e> + 5dbe: 4640 mov r0, r8 + 5dc0: f003 fa92 bl 92e8 <__aeabi_i2d> + 5dc4: 0032 movs r2, r6 + 5dc6: 003b movs r3, r7 + 5dc8: f7fd fddc bl 3984 <__aeabi_dmul> + 5dcc: 2200 movs r2, #0 + 5dce: 4b43 ldr r3, [pc, #268] ; (5edc <_dtoa_r+0x3d8>) + 5dd0: f7fd fac8 bl 3364 <__aeabi_dadd> + 5dd4: 4a42 ldr r2, [pc, #264] ; (5ee0 <_dtoa_r+0x3dc>) + 5dd6: 000b movs r3, r1 + 5dd8: 4694 mov ip, r2 + 5dda: 4463 add r3, ip + 5ddc: 9008 str r0, [sp, #32] + 5dde: 9109 str r1, [sp, #36] ; 0x24 + 5de0: 9309 str r3, [sp, #36] ; 0x24 + 5de2: 9b07 ldr r3, [sp, #28] + 5de4: 2b00 cmp r3, #0 + 5de6: d101 bne.n 5dec <_dtoa_r+0x2e8> + 5de8: f000 fc50 bl 668c <_dtoa_r+0xb88> + 5dec: 9b03 ldr r3, [sp, #12] + 5dee: 9313 str r3, [sp, #76] ; 0x4c + 5df0: 9b07 ldr r3, [sp, #28] + 5df2: 9312 str r3, [sp, #72] ; 0x48 + 5df4: 9b0b ldr r3, [sp, #44] ; 0x2c + 5df6: 2b00 cmp r3, #0 + 5df8: d101 bne.n 5dfe <_dtoa_r+0x2fa> + 5dfa: f000 fd1d bl 6838 <_dtoa_r+0xd34> + 5dfe: 9b12 ldr r3, [sp, #72] ; 0x48 + 5e00: 2000 movs r0, #0 + 5e02: 1e5a subs r2, r3, #1 + 5e04: 4b33 ldr r3, [pc, #204] ; (5ed4 <_dtoa_r+0x3d0>) + 5e06: 00d2 lsls r2, r2, #3 + 5e08: 189b adds r3, r3, r2 + 5e0a: 681a ldr r2, [r3, #0] + 5e0c: 685b ldr r3, [r3, #4] + 5e0e: 4935 ldr r1, [pc, #212] ; (5ee4 <_dtoa_r+0x3e0>) + 5e10: f002 facc bl 83ac <__aeabi_ddiv> + 5e14: 9a08 ldr r2, [sp, #32] + 5e16: 9b09 ldr r3, [sp, #36] ; 0x24 + 5e18: f002 fefc bl 8c14 <__aeabi_dsub> + 5e1c: 9008 str r0, [sp, #32] + 5e1e: 9109 str r1, [sp, #36] ; 0x24 + 5e20: 0039 movs r1, r7 + 5e22: 0030 movs r0, r6 + 5e24: f003 fa2c bl 9280 <__aeabi_d2iz> + 5e28: 0004 movs r4, r0 + 5e2a: f003 fa5d bl 92e8 <__aeabi_i2d> + 5e2e: 0002 movs r2, r0 + 5e30: 000b movs r3, r1 + 5e32: 0030 movs r0, r6 + 5e34: 0039 movs r1, r7 + 5e36: f002 feed bl 8c14 <__aeabi_dsub> + 5e3a: 0005 movs r5, r0 + 5e3c: 000e movs r6, r1 + 5e3e: 9a0a ldr r2, [sp, #40] ; 0x28 + 5e40: 3430 adds r4, #48 ; 0x30 + 5e42: 1c51 adds r1, r2, #1 + 5e44: b2e7 uxtb r7, r4 + 5e46: 9114 str r1, [sp, #80] ; 0x50 + 5e48: 7017 strb r7, [r2, #0] + 5e4a: 0033 movs r3, r6 + 5e4c: 9808 ldr r0, [sp, #32] + 5e4e: 9909 ldr r1, [sp, #36] ; 0x24 + 5e50: 002a movs r2, r5 + 5e52: f002 f9b7 bl 81c4 <__aeabi_dcmpgt> + 5e56: 2800 cmp r0, #0 + 5e58: d001 beq.n 5e5e <_dtoa_r+0x35a> + 5e5a: f000 fdfe bl 6a5a <_dtoa_r+0xf56> + 5e5e: 002a movs r2, r5 + 5e60: 0033 movs r3, r6 + 5e62: 2000 movs r0, #0 + 5e64: 4912 ldr r1, [pc, #72] ; (5eb0 <_dtoa_r+0x3ac>) + 5e66: f002 fed5 bl 8c14 <__aeabi_dsub> + 5e6a: 0002 movs r2, r0 + 5e6c: 000b movs r3, r1 + 5e6e: 9808 ldr r0, [sp, #32] + 5e70: 9909 ldr r1, [sp, #36] ; 0x24 + 5e72: f002 f9a7 bl 81c4 <__aeabi_dcmpgt> + 5e76: 2800 cmp r0, #0 + 5e78: d001 beq.n 5e7e <_dtoa_r+0x37a> + 5e7a: f000 fde7 bl 6a4c <_dtoa_r+0xf48> + 5e7e: 9b12 ldr r3, [sp, #72] ; 0x48 + 5e80: 2b01 cmp r3, #1 + 5e82: d101 bne.n 5e88 <_dtoa_r+0x384> + 5e84: f000 fc78 bl 6778 <_dtoa_r+0xc74> + 5e88: 9a0a ldr r2, [sp, #40] ; 0x28 + 5e8a: 9b12 ldr r3, [sp, #72] ; 0x48 + 5e8c: 4694 mov ip, r2 + 5e8e: 4463 add r3, ip + 5e90: 4698 mov r8, r3 + 5e92: 464b mov r3, r9 + 5e94: 9312 str r3, [sp, #72] ; 0x48 + 5e96: 9b14 ldr r3, [sp, #80] ; 0x50 + 5e98: 4699 mov r9, r3 + 5e9a: e038 b.n 5f0e <_dtoa_r+0x40a> + 5e9c: 7ff00000 .word 0x7ff00000 + 5ea0: 0000986d .word 0x0000986d + 5ea4: 0000270f .word 0x0000270f + 5ea8: 00009890 .word 0x00009890 + 5eac: 0000989c .word 0x0000989c + 5eb0: 3ff00000 .word 0x3ff00000 + 5eb4: fffffc01 .word 0xfffffc01 + 5eb8: 3ff80000 .word 0x3ff80000 + 5ebc: 636f4361 .word 0x636f4361 + 5ec0: 3fd287a7 .word 0x3fd287a7 + 5ec4: 8b60c8b3 .word 0x8b60c8b3 + 5ec8: 3fc68a28 .word 0x3fc68a28 + 5ecc: 509f79fb .word 0x509f79fb + 5ed0: 3fd34413 .word 0x3fd34413 + 5ed4: 000098c8 .word 0x000098c8 + 5ed8: 000098a0 .word 0x000098a0 + 5edc: 401c0000 .word 0x401c0000 + 5ee0: fcc00000 .word 0xfcc00000 + 5ee4: 3fe00000 .word 0x3fe00000 + 5ee8: 002a movs r2, r5 + 5eea: 0033 movs r3, r6 + 5eec: 2000 movs r0, #0 + 5eee: 49b9 ldr r1, [pc, #740] ; (61d4 <_dtoa_r+0x6d0>) + 5ef0: f002 fe90 bl 8c14 <__aeabi_dsub> + 5ef4: 9a08 ldr r2, [sp, #32] + 5ef6: 9b09 ldr r3, [sp, #36] ; 0x24 + 5ef8: f002 f950 bl 819c <__aeabi_dcmplt> + 5efc: 2800 cmp r0, #0 + 5efe: d001 beq.n 5f04 <_dtoa_r+0x400> + 5f00: f000 fd74 bl 69ec <_dtoa_r+0xee8> + 5f04: 46a1 mov r9, r4 + 5f06: 4544 cmp r4, r8 + 5f08: d101 bne.n 5f0e <_dtoa_r+0x40a> + 5f0a: f000 fc33 bl 6774 <_dtoa_r+0xc70> + 5f0e: 9808 ldr r0, [sp, #32] + 5f10: 9909 ldr r1, [sp, #36] ; 0x24 + 5f12: 2200 movs r2, #0 + 5f14: 4bb0 ldr r3, [pc, #704] ; (61d8 <_dtoa_r+0x6d4>) + 5f16: f7fd fd35 bl 3984 <__aeabi_dmul> + 5f1a: 2200 movs r2, #0 + 5f1c: 4bae ldr r3, [pc, #696] ; (61d8 <_dtoa_r+0x6d4>) + 5f1e: 9008 str r0, [sp, #32] + 5f20: 9109 str r1, [sp, #36] ; 0x24 + 5f22: 0028 movs r0, r5 + 5f24: 0031 movs r1, r6 + 5f26: f7fd fd2d bl 3984 <__aeabi_dmul> + 5f2a: 000d movs r5, r1 + 5f2c: 0004 movs r4, r0 + 5f2e: f003 f9a7 bl 9280 <__aeabi_d2iz> + 5f32: 0007 movs r7, r0 + 5f34: f003 f9d8 bl 92e8 <__aeabi_i2d> + 5f38: 0002 movs r2, r0 + 5f3a: 000b movs r3, r1 + 5f3c: 0020 movs r0, r4 + 5f3e: 0029 movs r1, r5 + 5f40: f002 fe68 bl 8c14 <__aeabi_dsub> + 5f44: 464b mov r3, r9 + 5f46: 3730 adds r7, #48 ; 0x30 + 5f48: b2ff uxtb r7, r7 + 5f4a: 1c5c adds r4, r3, #1 + 5f4c: 701f strb r7, [r3, #0] + 5f4e: 9a08 ldr r2, [sp, #32] + 5f50: 9b09 ldr r3, [sp, #36] ; 0x24 + 5f52: 0005 movs r5, r0 + 5f54: 000e movs r6, r1 + 5f56: f002 f921 bl 819c <__aeabi_dcmplt> + 5f5a: 2800 cmp r0, #0 + 5f5c: d0c4 beq.n 5ee8 <_dtoa_r+0x3e4> + 5f5e: 9b13 ldr r3, [sp, #76] ; 0x4c + 5f60: 9303 str r3, [sp, #12] + 5f62: 4659 mov r1, fp + 5f64: 4650 mov r0, sl + 5f66: f001 f8cb bl 7100 <_Bfree> + 5f6a: 2300 movs r3, #0 + 5f6c: 7023 strb r3, [r4, #0] + 5f6e: 9b03 ldr r3, [sp, #12] + 5f70: 9a24 ldr r2, [sp, #144] ; 0x90 + 5f72: 3301 adds r3, #1 + 5f74: 6013 str r3, [r2, #0] + 5f76: 9b26 ldr r3, [sp, #152] ; 0x98 + 5f78: 2b00 cmp r3, #0 + 5f7a: d100 bne.n 5f7e <_dtoa_r+0x47a> + 5f7c: e3a8 b.n 66d0 <_dtoa_r+0xbcc> + 5f7e: 601c str r4, [r3, #0] + 5f80: 980a ldr r0, [sp, #40] ; 0x28 + 5f82: e5f4 b.n 5b6e <_dtoa_r+0x6a> + 5f84: 9b16 ldr r3, [sp, #88] ; 0x58 + 5f86: 4699 mov r9, r3 + 5f88: 9b17 ldr r3, [sp, #92] ; 0x5c + 5f8a: 444b add r3, r9 + 5f8c: 001c movs r4, r3 + 5f8e: 4b93 ldr r3, [pc, #588] ; (61dc <_dtoa_r+0x6d8>) + 5f90: 18e3 adds r3, r4, r3 + 5f92: 2b20 cmp r3, #32 + 5f94: dc00 bgt.n 5f98 <_dtoa_r+0x494> + 5f96: e17e b.n 6296 <_dtoa_r+0x792> + 5f98: 0031 movs r1, r6 + 5f9a: 4a91 ldr r2, [pc, #580] ; (61e0 <_dtoa_r+0x6dc>) + 5f9c: 4640 mov r0, r8 + 5f9e: 18a2 adds r2, r4, r2 + 5fa0: 40d1 lsrs r1, r2 + 5fa2: 000a movs r2, r1 + 5fa4: 2140 movs r1, #64 ; 0x40 + 5fa6: 1acb subs r3, r1, r3 + 5fa8: 4098 lsls r0, r3 + 5faa: 4310 orrs r0, r2 + 5fac: f7fd ff6a bl 3e84 <__aeabi_ui2d> + 5fb0: 1e63 subs r3, r4, #1 + 5fb2: 4698 mov r8, r3 + 5fb4: 2301 movs r3, #1 + 5fb6: 4d8b ldr r5, [pc, #556] ; (61e4 <_dtoa_r+0x6e0>) + 5fb8: 930f str r3, [sp, #60] ; 0x3c + 5fba: 1949 adds r1, r1, r5 + 5fbc: e618 b.n 5bf0 <_dtoa_r+0xec> + 5fbe: 488a ldr r0, [pc, #552] ; (61e8 <_dtoa_r+0x6e4>) + 5fc0: e5d5 b.n 5b6e <_dtoa_r+0x6a> + 5fc2: 2300 movs r3, #0 + 5fc4: 4652 mov r2, sl + 5fc6: 2100 movs r1, #0 + 5fc8: 6453 str r3, [r2, #68] ; 0x44 + 5fca: 4650 mov r0, sl + 5fcc: f001 f870 bl 70b0 <_Balloc> + 5fd0: 4653 mov r3, sl + 5fd2: 6418 str r0, [r3, #64] ; 0x40 + 5fd4: 2301 movs r3, #1 + 5fd6: 425b negs r3, r3 + 5fd8: 9307 str r3, [sp, #28] + 5fda: 930e str r3, [sp, #56] ; 0x38 + 5fdc: 3302 adds r3, #2 + 5fde: 2200 movs r2, #0 + 5fe0: 930b str r3, [sp, #44] ; 0x2c + 5fe2: 2300 movs r3, #0 + 5fe4: 900a str r0, [sp, #40] ; 0x28 + 5fe6: 9223 str r2, [sp, #140] ; 0x8c + 5fe8: 9322 str r3, [sp, #136] ; 0x88 + 5fea: 9b17 ldr r3, [sp, #92] ; 0x5c + 5fec: 2b00 cmp r3, #0 + 5fee: da00 bge.n 5ff2 <_dtoa_r+0x4ee> + 5ff0: e0ab b.n 614a <_dtoa_r+0x646> + 5ff2: 9a03 ldr r2, [sp, #12] + 5ff4: 2a0e cmp r2, #14 + 5ff6: dd00 ble.n 5ffa <_dtoa_r+0x4f6> + 5ff8: e0a7 b.n 614a <_dtoa_r+0x646> + 5ffa: 4b7c ldr r3, [pc, #496] ; (61ec <_dtoa_r+0x6e8>) + 5ffc: 00d2 lsls r2, r2, #3 + 5ffe: 189b adds r3, r3, r2 + 6000: 685c ldr r4, [r3, #4] + 6002: 681b ldr r3, [r3, #0] + 6004: 9304 str r3, [sp, #16] + 6006: 9405 str r4, [sp, #20] + 6008: 9b23 ldr r3, [sp, #140] ; 0x8c + 600a: 2b00 cmp r3, #0 + 600c: da00 bge.n 6010 <_dtoa_r+0x50c> + 600e: e2a7 b.n 6560 <_dtoa_r+0xa5c> + 6010: 9c04 ldr r4, [sp, #16] + 6012: 9d05 ldr r5, [sp, #20] + 6014: 0030 movs r0, r6 + 6016: 0022 movs r2, r4 + 6018: 002b movs r3, r5 + 601a: 0039 movs r1, r7 + 601c: f002 f9c6 bl 83ac <__aeabi_ddiv> + 6020: f003 f92e bl 9280 <__aeabi_d2iz> + 6024: 4680 mov r8, r0 + 6026: f003 f95f bl 92e8 <__aeabi_i2d> + 602a: 0022 movs r2, r4 + 602c: 002b movs r3, r5 + 602e: f7fd fca9 bl 3984 <__aeabi_dmul> + 6032: 0002 movs r2, r0 + 6034: 000b movs r3, r1 + 6036: 0030 movs r0, r6 + 6038: 0039 movs r1, r7 + 603a: f002 fdeb bl 8c14 <__aeabi_dsub> + 603e: 4643 mov r3, r8 + 6040: 9a0a ldr r2, [sp, #40] ; 0x28 + 6042: 3330 adds r3, #48 ; 0x30 + 6044: 7013 strb r3, [r2, #0] + 6046: 9b07 ldr r3, [sp, #28] + 6048: 0006 movs r6, r0 + 604a: 000f movs r7, r1 + 604c: 1c54 adds r4, r2, #1 + 604e: 2b01 cmp r3, #1 + 6050: d04e beq.n 60f0 <_dtoa_r+0x5ec> + 6052: 2200 movs r2, #0 + 6054: 4b60 ldr r3, [pc, #384] ; (61d8 <_dtoa_r+0x6d4>) + 6056: f7fd fc95 bl 3984 <__aeabi_dmul> + 605a: 2200 movs r2, #0 + 605c: 2300 movs r3, #0 + 605e: 0006 movs r6, r0 + 6060: 000f movs r7, r1 + 6062: f002 f895 bl 8190 <__aeabi_dcmpeq> + 6066: 2800 cmp r0, #0 + 6068: d000 beq.n 606c <_dtoa_r+0x568> + 606a: e77a b.n 5f62 <_dtoa_r+0x45e> + 606c: 9b0a ldr r3, [sp, #40] ; 0x28 + 606e: 9a07 ldr r2, [sp, #28] + 6070: 1c9d adds r5, r3, #2 + 6072: 469c mov ip, r3 + 6074: 465b mov r3, fp + 6076: 9306 str r3, [sp, #24] + 6078: 4653 mov r3, sl + 607a: 4462 add r2, ip + 607c: 46aa mov sl, r5 + 607e: 9c04 ldr r4, [sp, #16] + 6080: 9d05 ldr r5, [sp, #20] + 6082: 4691 mov r9, r2 + 6084: 9307 str r3, [sp, #28] + 6086: e00f b.n 60a8 <_dtoa_r+0x5a4> + 6088: 2200 movs r2, #0 + 608a: 4b53 ldr r3, [pc, #332] ; (61d8 <_dtoa_r+0x6d4>) + 608c: f7fd fc7a bl 3984 <__aeabi_dmul> + 6090: 2301 movs r3, #1 + 6092: 469c mov ip, r3 + 6094: 2200 movs r2, #0 + 6096: 2300 movs r3, #0 + 6098: 0006 movs r6, r0 + 609a: 000f movs r7, r1 + 609c: 44e2 add sl, ip + 609e: f002 f877 bl 8190 <__aeabi_dcmpeq> + 60a2: 2800 cmp r0, #0 + 60a4: d000 beq.n 60a8 <_dtoa_r+0x5a4> + 60a6: e2d9 b.n 665c <_dtoa_r+0xb58> + 60a8: 0022 movs r2, r4 + 60aa: 002b movs r3, r5 + 60ac: 0030 movs r0, r6 + 60ae: 0039 movs r1, r7 + 60b0: f002 f97c bl 83ac <__aeabi_ddiv> + 60b4: f003 f8e4 bl 9280 <__aeabi_d2iz> + 60b8: 4680 mov r8, r0 + 60ba: f003 f915 bl 92e8 <__aeabi_i2d> + 60be: 0022 movs r2, r4 + 60c0: 002b movs r3, r5 + 60c2: f7fd fc5f bl 3984 <__aeabi_dmul> + 60c6: 0002 movs r2, r0 + 60c8: 000b movs r3, r1 + 60ca: 0030 movs r0, r6 + 60cc: 0039 movs r1, r7 + 60ce: f002 fda1 bl 8c14 <__aeabi_dsub> + 60d2: 4653 mov r3, sl + 60d4: 4642 mov r2, r8 + 60d6: 3b01 subs r3, #1 + 60d8: 3230 adds r2, #48 ; 0x30 + 60da: 0006 movs r6, r0 + 60dc: 000f movs r7, r1 + 60de: 46d3 mov fp, sl + 60e0: 701a strb r2, [r3, #0] + 60e2: 45d1 cmp r9, sl + 60e4: d1d0 bne.n 6088 <_dtoa_r+0x584> + 60e6: 9b06 ldr r3, [sp, #24] + 60e8: 4654 mov r4, sl + 60ea: 469b mov fp, r3 + 60ec: 9b07 ldr r3, [sp, #28] + 60ee: 469a mov sl, r3 + 60f0: 0032 movs r2, r6 + 60f2: 003b movs r3, r7 + 60f4: 0030 movs r0, r6 + 60f6: 0039 movs r1, r7 + 60f8: f7fd f934 bl 3364 <__aeabi_dadd> + 60fc: 0006 movs r6, r0 + 60fe: 000f movs r7, r1 + 6100: 0002 movs r2, r0 + 6102: 000b movs r3, r1 + 6104: 9804 ldr r0, [sp, #16] + 6106: 9905 ldr r1, [sp, #20] + 6108: f002 f848 bl 819c <__aeabi_dcmplt> + 610c: 2800 cmp r0, #0 + 610e: d10c bne.n 612a <_dtoa_r+0x626> + 6110: 9804 ldr r0, [sp, #16] + 6112: 9905 ldr r1, [sp, #20] + 6114: 0032 movs r2, r6 + 6116: 003b movs r3, r7 + 6118: f002 f83a bl 8190 <__aeabi_dcmpeq> + 611c: 2800 cmp r0, #0 + 611e: d100 bne.n 6122 <_dtoa_r+0x61e> + 6120: e71f b.n 5f62 <_dtoa_r+0x45e> + 6122: 4643 mov r3, r8 + 6124: 07db lsls r3, r3, #31 + 6126: d400 bmi.n 612a <_dtoa_r+0x626> + 6128: e71b b.n 5f62 <_dtoa_r+0x45e> + 612a: 1e65 subs r5, r4, #1 + 612c: 782f ldrb r7, [r5, #0] + 612e: 9b0a ldr r3, [sp, #40] ; 0x28 + 6130: e006 b.n 6140 <_dtoa_r+0x63c> + 6132: 429d cmp r5, r3 + 6134: d100 bne.n 6138 <_dtoa_r+0x634> + 6136: e351 b.n 67dc <_dtoa_r+0xcd8> + 6138: 3c02 subs r4, #2 + 613a: 7827 ldrb r7, [r4, #0] + 613c: 002c movs r4, r5 + 613e: 3d01 subs r5, #1 + 6140: 2f39 cmp r7, #57 ; 0x39 + 6142: d0f6 beq.n 6132 <_dtoa_r+0x62e> + 6144: 3701 adds r7, #1 + 6146: 702f strb r7, [r5, #0] + 6148: e70b b.n 5f62 <_dtoa_r+0x45e> + 614a: 9a0b ldr r2, [sp, #44] ; 0x2c + 614c: 2a00 cmp r2, #0 + 614e: d04f beq.n 61f0 <_dtoa_r+0x6ec> + 6150: 9a22 ldr r2, [sp, #136] ; 0x88 + 6152: 2a01 cmp r2, #1 + 6154: dc00 bgt.n 6158 <_dtoa_r+0x654> + 6156: e22c b.n 65b2 <_dtoa_r+0xaae> + 6158: 9b07 ldr r3, [sp, #28] + 615a: 1e5c subs r4, r3, #1 + 615c: 464b mov r3, r9 + 615e: 45a1 cmp r9, r4 + 6160: da00 bge.n 6164 <_dtoa_r+0x660> + 6162: e2b8 b.n 66d6 <_dtoa_r+0xbd2> + 6164: 1b1c subs r4, r3, r4 + 6166: 9b07 ldr r3, [sp, #28] + 6168: 2b00 cmp r3, #0 + 616a: da00 bge.n 616e <_dtoa_r+0x66a> + 616c: e3d4 b.n 6918 <_dtoa_r+0xe14> + 616e: 9b06 ldr r3, [sp, #24] + 6170: 9308 str r3, [sp, #32] + 6172: 9b07 ldr r3, [sp, #28] + 6174: 9a06 ldr r2, [sp, #24] + 6176: 2101 movs r1, #1 + 6178: 4694 mov ip, r2 + 617a: 449c add ip, r3 + 617c: 4662 mov r2, ip + 617e: 9206 str r2, [sp, #24] + 6180: 9a04 ldr r2, [sp, #16] + 6182: 4650 mov r0, sl + 6184: 4694 mov ip, r2 + 6186: 449c add ip, r3 + 6188: 4663 mov r3, ip + 618a: 9304 str r3, [sp, #16] + 618c: f001 f850 bl 7230 <__i2b> + 6190: 4680 mov r8, r0 + 6192: e032 b.n 61fa <_dtoa_r+0x6f6> + 6194: 9a06 ldr r2, [sp, #24] + 6196: 9b03 ldr r3, [sp, #12] + 6198: 1ad2 subs r2, r2, r3 + 619a: 425b negs r3, r3 + 619c: 4699 mov r9, r3 + 619e: 2300 movs r3, #0 + 61a0: 9206 str r2, [sp, #24] + 61a2: 930d str r3, [sp, #52] ; 0x34 + 61a4: e579 b.n 5c9a <_dtoa_r+0x196> + 61a6: 9803 ldr r0, [sp, #12] + 61a8: f003 f89e bl 92e8 <__aeabi_i2d> + 61ac: 000b movs r3, r1 + 61ae: 0002 movs r2, r0 + 61b0: 0029 movs r1, r5 + 61b2: 0020 movs r0, r4 + 61b4: f001 ffec bl 8190 <__aeabi_dcmpeq> + 61b8: 0002 movs r2, r0 + 61ba: 4250 negs r0, r2 + 61bc: 4150 adcs r0, r2 + 61be: 9b03 ldr r3, [sp, #12] + 61c0: 1a1b subs r3, r3, r0 + 61c2: 9303 str r3, [sp, #12] + 61c4: e53d b.n 5c42 <_dtoa_r+0x13e> + 61c6: 2301 movs r3, #1 + 61c8: 1a9b subs r3, r3, r2 + 61ca: 9306 str r3, [sp, #24] + 61cc: 2300 movs r3, #0 + 61ce: 9304 str r3, [sp, #16] + 61d0: e557 b.n 5c82 <_dtoa_r+0x17e> + 61d2: 46c0 nop ; (mov r8, r8) + 61d4: 3ff00000 .word 0x3ff00000 + 61d8: 40240000 .word 0x40240000 + 61dc: 00000432 .word 0x00000432 + 61e0: 00000412 .word 0x00000412 + 61e4: fe100000 .word 0xfe100000 + 61e8: 0000986c .word 0x0000986c + 61ec: 000098c8 .word 0x000098c8 + 61f0: 9b06 ldr r3, [sp, #24] + 61f2: 464c mov r4, r9 + 61f4: 9308 str r3, [sp, #32] + 61f6: 2300 movs r3, #0 + 61f8: 4698 mov r8, r3 + 61fa: 9908 ldr r1, [sp, #32] + 61fc: 1e0b subs r3, r1, #0 + 61fe: dd0e ble.n 621e <_dtoa_r+0x71a> + 6200: 9a04 ldr r2, [sp, #16] + 6202: 2a00 cmp r2, #0 + 6204: dd0b ble.n 621e <_dtoa_r+0x71a> + 6206: 4293 cmp r3, r2 + 6208: dd00 ble.n 620c <_dtoa_r+0x708> + 620a: e187 b.n 651c <_dtoa_r+0xa18> + 620c: 9a06 ldr r2, [sp, #24] + 620e: 1ad2 subs r2, r2, r3 + 6210: 9206 str r2, [sp, #24] + 6212: 9a08 ldr r2, [sp, #32] + 6214: 1ad2 subs r2, r2, r3 + 6216: 9208 str r2, [sp, #32] + 6218: 9a04 ldr r2, [sp, #16] + 621a: 1ad3 subs r3, r2, r3 + 621c: 9304 str r3, [sp, #16] + 621e: 464b mov r3, r9 + 6220: 2b00 cmp r3, #0 + 6222: d01a beq.n 625a <_dtoa_r+0x756> + 6224: 9b0b ldr r3, [sp, #44] ; 0x2c + 6226: 2b00 cmp r3, #0 + 6228: d100 bne.n 622c <_dtoa_r+0x728> + 622a: e1bb b.n 65a4 <_dtoa_r+0xaa0> + 622c: 2c00 cmp r4, #0 + 622e: dd10 ble.n 6252 <_dtoa_r+0x74e> + 6230: 4641 mov r1, r8 + 6232: 0022 movs r2, r4 + 6234: 4650 mov r0, sl + 6236: f001 f8af bl 7398 <__pow5mult> + 623a: 465a mov r2, fp + 623c: 0001 movs r1, r0 + 623e: 4680 mov r8, r0 + 6240: 4650 mov r0, sl + 6242: f000 ffff bl 7244 <__multiply> + 6246: 0005 movs r5, r0 + 6248: 4659 mov r1, fp + 624a: 4650 mov r0, sl + 624c: f000 ff58 bl 7100 <_Bfree> + 6250: 46ab mov fp, r5 + 6252: 464b mov r3, r9 + 6254: 1b1a subs r2, r3, r4 + 6256: d000 beq.n 625a <_dtoa_r+0x756> + 6258: e1a5 b.n 65a6 <_dtoa_r+0xaa2> + 625a: 2101 movs r1, #1 + 625c: 4650 mov r0, sl + 625e: f000 ffe7 bl 7230 <__i2b> + 6262: 9b0d ldr r3, [sp, #52] ; 0x34 + 6264: 4681 mov r9, r0 + 6266: 2b00 cmp r3, #0 + 6268: dd1d ble.n 62a6 <_dtoa_r+0x7a2> + 626a: 001a movs r2, r3 + 626c: 0001 movs r1, r0 + 626e: 4650 mov r0, sl + 6270: f001 f892 bl 7398 <__pow5mult> + 6274: 9b22 ldr r3, [sp, #136] ; 0x88 + 6276: 4681 mov r9, r0 + 6278: 2b01 cmp r3, #1 + 627a: dc00 bgt.n 627e <_dtoa_r+0x77a> + 627c: e150 b.n 6520 <_dtoa_r+0xa1c> + 627e: 2400 movs r4, #0 + 6280: 464b mov r3, r9 + 6282: 691b ldr r3, [r3, #16] + 6284: 3303 adds r3, #3 + 6286: 009b lsls r3, r3, #2 + 6288: 444b add r3, r9 + 628a: 6858 ldr r0, [r3, #4] + 628c: f000 ff88 bl 71a0 <__hi0bits> + 6290: 2320 movs r3, #32 + 6292: 1a1b subs r3, r3, r0 + 6294: e010 b.n 62b8 <_dtoa_r+0x7b4> + 6296: 2220 movs r2, #32 + 6298: 0030 movs r0, r6 + 629a: 1ad3 subs r3, r2, r3 + 629c: 4098 lsls r0, r3 + 629e: e685 b.n 5fac <_dtoa_r+0x4a8> + 62a0: 2300 movs r3, #0 + 62a2: 930c str r3, [sp, #48] ; 0x30 + 62a4: e4e3 b.n 5c6e <_dtoa_r+0x16a> + 62a6: 9b22 ldr r3, [sp, #136] ; 0x88 + 62a8: 2400 movs r4, #0 + 62aa: 2b01 cmp r3, #1 + 62ac: dc00 bgt.n 62b0 <_dtoa_r+0x7ac> + 62ae: e18b b.n 65c8 <_dtoa_r+0xac4> + 62b0: 9a0d ldr r2, [sp, #52] ; 0x34 + 62b2: 2301 movs r3, #1 + 62b4: 2a00 cmp r2, #0 + 62b6: d1e3 bne.n 6280 <_dtoa_r+0x77c> + 62b8: 9904 ldr r1, [sp, #16] + 62ba: 201f movs r0, #31 + 62bc: 468c mov ip, r1 + 62be: 4463 add r3, ip + 62c0: 4018 ands r0, r3 + 62c2: d100 bne.n 62c6 <_dtoa_r+0x7c2> + 62c4: e0ae b.n 6424 <_dtoa_r+0x920> + 62c6: 2320 movs r3, #32 + 62c8: 1a1b subs r3, r3, r0 + 62ca: 2b04 cmp r3, #4 + 62cc: dc00 bgt.n 62d0 <_dtoa_r+0x7cc> + 62ce: e3cc b.n 6a6a <_dtoa_r+0xf66> + 62d0: 231c movs r3, #28 + 62d2: 1a18 subs r0, r3, r0 + 62d4: 9b06 ldr r3, [sp, #24] + 62d6: 469c mov ip, r3 + 62d8: 4484 add ip, r0 + 62da: 4663 mov r3, ip + 62dc: 9306 str r3, [sp, #24] + 62de: 9b08 ldr r3, [sp, #32] + 62e0: 469c mov ip, r3 + 62e2: 4484 add ip, r0 + 62e4: 4663 mov r3, ip + 62e6: 468c mov ip, r1 + 62e8: 4484 add ip, r0 + 62ea: 9308 str r3, [sp, #32] + 62ec: 4663 mov r3, ip + 62ee: 9304 str r3, [sp, #16] + 62f0: 9b06 ldr r3, [sp, #24] + 62f2: 2b00 cmp r3, #0 + 62f4: dd05 ble.n 6302 <_dtoa_r+0x7fe> + 62f6: 4659 mov r1, fp + 62f8: 001a movs r2, r3 + 62fa: 4650 mov r0, sl + 62fc: f001 f8ac bl 7458 <__lshift> + 6300: 4683 mov fp, r0 + 6302: 9b04 ldr r3, [sp, #16] + 6304: 2b00 cmp r3, #0 + 6306: dd05 ble.n 6314 <_dtoa_r+0x810> + 6308: 4649 mov r1, r9 + 630a: 001a movs r2, r3 + 630c: 4650 mov r0, sl + 630e: f001 f8a3 bl 7458 <__lshift> + 6312: 4681 mov r9, r0 + 6314: 9b0c ldr r3, [sp, #48] ; 0x30 + 6316: 2b00 cmp r3, #0 + 6318: d000 beq.n 631c <_dtoa_r+0x818> + 631a: e094 b.n 6446 <_dtoa_r+0x942> + 631c: 9b07 ldr r3, [sp, #28] + 631e: 2b00 cmp r3, #0 + 6320: dc00 bgt.n 6324 <_dtoa_r+0x820> + 6322: e175 b.n 6610 <_dtoa_r+0xb0c> + 6324: 9b0b ldr r3, [sp, #44] ; 0x2c + 6326: 2b00 cmp r3, #0 + 6328: d100 bne.n 632c <_dtoa_r+0x828> + 632a: e0a6 b.n 647a <_dtoa_r+0x976> + 632c: 9b08 ldr r3, [sp, #32] + 632e: 2b00 cmp r3, #0 + 6330: dd05 ble.n 633e <_dtoa_r+0x83a> + 6332: 4641 mov r1, r8 + 6334: 001a movs r2, r3 + 6336: 4650 mov r0, sl + 6338: f001 f88e bl 7458 <__lshift> + 633c: 4680 mov r8, r0 + 633e: 4643 mov r3, r8 + 6340: 930c str r3, [sp, #48] ; 0x30 + 6342: 2c00 cmp r4, #0 + 6344: d000 beq.n 6348 <_dtoa_r+0x844> + 6346: e250 b.n 67ea <_dtoa_r+0xce6> + 6348: 9c07 ldr r4, [sp, #28] + 634a: 9a0a ldr r2, [sp, #40] ; 0x28 + 634c: 3c01 subs r4, #1 + 634e: 0023 movs r3, r4 + 6350: 4694 mov ip, r2 + 6352: 4463 add r3, ip + 6354: 9308 str r3, [sp, #32] + 6356: 2301 movs r3, #1 + 6358: 4033 ands r3, r6 + 635a: 9307 str r3, [sp, #28] + 635c: 464b mov r3, r9 + 635e: 9306 str r3, [sp, #24] + 6360: 9b0c ldr r3, [sp, #48] ; 0x30 + 6362: 4657 mov r7, sl + 6364: 4645 mov r5, r8 + 6366: 465e mov r6, fp + 6368: 4692 mov sl, r2 + 636a: 4698 mov r8, r3 + 636c: 9b06 ldr r3, [sp, #24] + 636e: 0030 movs r0, r6 + 6370: 0019 movs r1, r3 + 6372: 4699 mov r9, r3 + 6374: f7ff fb1c bl 59b0 + 6378: 0003 movs r3, r0 + 637a: 900b str r0, [sp, #44] ; 0x2c + 637c: 3330 adds r3, #48 ; 0x30 + 637e: 0029 movs r1, r5 + 6380: 0030 movs r0, r6 + 6382: 9304 str r3, [sp, #16] + 6384: f001 f8c8 bl 7518 <__mcmp> + 6388: 4649 mov r1, r9 + 638a: 0004 movs r4, r0 + 638c: 4642 mov r2, r8 + 638e: 0038 movs r0, r7 + 6390: f001 f8dc bl 754c <__mdiff> + 6394: 68c3 ldr r3, [r0, #12] + 6396: 4681 mov r9, r0 + 6398: 2b00 cmp r3, #0 + 639a: d000 beq.n 639e <_dtoa_r+0x89a> + 639c: e11e b.n 65dc <_dtoa_r+0xad8> + 639e: 0001 movs r1, r0 + 63a0: 0030 movs r0, r6 + 63a2: f001 f8b9 bl 7518 <__mcmp> + 63a6: 4683 mov fp, r0 + 63a8: 4649 mov r1, r9 + 63aa: 0038 movs r0, r7 + 63ac: f000 fea8 bl 7100 <_Bfree> + 63b0: 465b mov r3, fp + 63b2: 9a22 ldr r2, [sp, #136] ; 0x88 + 63b4: 4313 orrs r3, r2 + 63b6: d103 bne.n 63c0 <_dtoa_r+0x8bc> + 63b8: 9b07 ldr r3, [sp, #28] + 63ba: 2b00 cmp r3, #0 + 63bc: d100 bne.n 63c0 <_dtoa_r+0x8bc> + 63be: e306 b.n 69ce <_dtoa_r+0xeca> + 63c0: 2c00 cmp r4, #0 + 63c2: da00 bge.n 63c6 <_dtoa_r+0x8c2> + 63c4: e1a8 b.n 6718 <_dtoa_r+0xc14> + 63c6: 9b22 ldr r3, [sp, #136] ; 0x88 + 63c8: 431c orrs r4, r3 + 63ca: d103 bne.n 63d4 <_dtoa_r+0x8d0> + 63cc: 9b07 ldr r3, [sp, #28] + 63ce: 2b00 cmp r3, #0 + 63d0: d100 bne.n 63d4 <_dtoa_r+0x8d0> + 63d2: e1a1 b.n 6718 <_dtoa_r+0xc14> + 63d4: 465b mov r3, fp + 63d6: 2b00 cmp r3, #0 + 63d8: dd00 ble.n 63dc <_dtoa_r+0x8d8> + 63da: e282 b.n 68e2 <_dtoa_r+0xdde> + 63dc: 4669 mov r1, sp + 63de: 4652 mov r2, sl + 63e0: 4653 mov r3, sl + 63e2: 7c09 ldrb r1, [r1, #16] + 63e4: 1c5c adds r4, r3, #1 + 63e6: 7011 strb r1, [r2, #0] + 63e8: 9a08 ldr r2, [sp, #32] + 63ea: 4552 cmp r2, sl + 63ec: d100 bne.n 63f0 <_dtoa_r+0x8ec> + 63ee: e28a b.n 6906 <_dtoa_r+0xe02> + 63f0: 0031 movs r1, r6 + 63f2: 2300 movs r3, #0 + 63f4: 220a movs r2, #10 + 63f6: 0038 movs r0, r7 + 63f8: f000 fe8c bl 7114 <__multadd> + 63fc: 2300 movs r3, #0 + 63fe: 0006 movs r6, r0 + 6400: 220a movs r2, #10 + 6402: 0029 movs r1, r5 + 6404: 0038 movs r0, r7 + 6406: 4545 cmp r5, r8 + 6408: d100 bne.n 640c <_dtoa_r+0x908> + 640a: e0e1 b.n 65d0 <_dtoa_r+0xacc> + 640c: f000 fe82 bl 7114 <__multadd> + 6410: 4641 mov r1, r8 + 6412: 0005 movs r5, r0 + 6414: 2300 movs r3, #0 + 6416: 220a movs r2, #10 + 6418: 0038 movs r0, r7 + 641a: f000 fe7b bl 7114 <__multadd> + 641e: 46a2 mov sl, r4 + 6420: 4680 mov r8, r0 + 6422: e7a3 b.n 636c <_dtoa_r+0x868> + 6424: 201c movs r0, #28 + 6426: 9b06 ldr r3, [sp, #24] + 6428: 469c mov ip, r3 + 642a: 4484 add ip, r0 + 642c: 4663 mov r3, ip + 642e: 9306 str r3, [sp, #24] + 6430: 9b08 ldr r3, [sp, #32] + 6432: 469c mov ip, r3 + 6434: 4484 add ip, r0 + 6436: 4663 mov r3, ip + 6438: 9308 str r3, [sp, #32] + 643a: 9b04 ldr r3, [sp, #16] + 643c: 469c mov ip, r3 + 643e: 4484 add ip, r0 + 6440: 4663 mov r3, ip + 6442: 9304 str r3, [sp, #16] + 6444: e754 b.n 62f0 <_dtoa_r+0x7ec> + 6446: 4649 mov r1, r9 + 6448: 4658 mov r0, fp + 644a: f001 f865 bl 7518 <__mcmp> + 644e: 2800 cmp r0, #0 + 6450: db00 blt.n 6454 <_dtoa_r+0x950> + 6452: e763 b.n 631c <_dtoa_r+0x818> + 6454: 9b03 ldr r3, [sp, #12] + 6456: 4659 mov r1, fp + 6458: 3b01 subs r3, #1 + 645a: 9303 str r3, [sp, #12] + 645c: 220a movs r2, #10 + 645e: 2300 movs r3, #0 + 6460: 4650 mov r0, sl + 6462: f000 fe57 bl 7114 <__multadd> + 6466: 9b0b ldr r3, [sp, #44] ; 0x2c + 6468: 4683 mov fp, r0 + 646a: 2b00 cmp r3, #0 + 646c: d000 beq.n 6470 <_dtoa_r+0x96c> + 646e: e2ca b.n 6a06 <_dtoa_r+0xf02> + 6470: 9b0e ldr r3, [sp, #56] ; 0x38 + 6472: 2b00 cmp r3, #0 + 6474: dc00 bgt.n 6478 <_dtoa_r+0x974> + 6476: e2d8 b.n 6a2a <_dtoa_r+0xf26> + 6478: 9307 str r3, [sp, #28] + 647a: 9b0a ldr r3, [sp, #40] ; 0x28 + 647c: 465d mov r5, fp + 647e: 2400 movs r4, #0 + 6480: 9f07 ldr r7, [sp, #28] + 6482: 469b mov fp, r3 + 6484: e006 b.n 6494 <_dtoa_r+0x990> + 6486: 0029 movs r1, r5 + 6488: 2300 movs r3, #0 + 648a: 220a movs r2, #10 + 648c: 4650 mov r0, sl + 648e: f000 fe41 bl 7114 <__multadd> + 6492: 0005 movs r5, r0 + 6494: 4649 mov r1, r9 + 6496: 0028 movs r0, r5 + 6498: f7ff fa8a bl 59b0 + 649c: 465b mov r3, fp + 649e: 3030 adds r0, #48 ; 0x30 + 64a0: 5518 strb r0, [r3, r4] + 64a2: 3401 adds r4, #1 + 64a4: 42bc cmp r4, r7 + 64a6: dbee blt.n 6486 <_dtoa_r+0x982> + 64a8: 46ab mov fp, r5 + 64aa: 0006 movs r6, r0 + 64ac: 9c07 ldr r4, [sp, #28] + 64ae: 2c00 cmp r4, #0 + 64b0: dc00 bgt.n 64b4 <_dtoa_r+0x9b0> + 64b2: e237 b.n 6924 <_dtoa_r+0xe20> + 64b4: 9b0a ldr r3, [sp, #40] ; 0x28 + 64b6: 2700 movs r7, #0 + 64b8: 469c mov ip, r3 + 64ba: 4464 add r4, ip + 64bc: 4659 mov r1, fp + 64be: 2201 movs r2, #1 + 64c0: 4650 mov r0, sl + 64c2: f000 ffc9 bl 7458 <__lshift> + 64c6: 4649 mov r1, r9 + 64c8: 4683 mov fp, r0 + 64ca: f001 f825 bl 7518 <__mcmp> + 64ce: 2800 cmp r0, #0 + 64d0: dc00 bgt.n 64d4 <_dtoa_r+0x9d0> + 64d2: e144 b.n 675e <_dtoa_r+0xc5a> + 64d4: 1e65 subs r5, r4, #1 + 64d6: 782b ldrb r3, [r5, #0] + 64d8: 9a0a ldr r2, [sp, #40] ; 0x28 + 64da: e006 b.n 64ea <_dtoa_r+0x9e6> + 64dc: 4295 cmp r5, r2 + 64de: d100 bne.n 64e2 <_dtoa_r+0x9de> + 64e0: e0b1 b.n 6646 <_dtoa_r+0xb42> + 64e2: 3c02 subs r4, #2 + 64e4: 7823 ldrb r3, [r4, #0] + 64e6: 002c movs r4, r5 + 64e8: 3d01 subs r5, #1 + 64ea: 2b39 cmp r3, #57 ; 0x39 + 64ec: d0f6 beq.n 64dc <_dtoa_r+0x9d8> + 64ee: 3301 adds r3, #1 + 64f0: 702b strb r3, [r5, #0] + 64f2: 4649 mov r1, r9 + 64f4: 4650 mov r0, sl + 64f6: f000 fe03 bl 7100 <_Bfree> + 64fa: 4643 mov r3, r8 + 64fc: 2b00 cmp r3, #0 + 64fe: d100 bne.n 6502 <_dtoa_r+0x9fe> + 6500: e52f b.n 5f62 <_dtoa_r+0x45e> + 6502: 2f00 cmp r7, #0 + 6504: d005 beq.n 6512 <_dtoa_r+0xa0e> + 6506: 4547 cmp r7, r8 + 6508: d003 beq.n 6512 <_dtoa_r+0xa0e> + 650a: 0039 movs r1, r7 + 650c: 4650 mov r0, sl + 650e: f000 fdf7 bl 7100 <_Bfree> + 6512: 4641 mov r1, r8 + 6514: 4650 mov r0, sl + 6516: f000 fdf3 bl 7100 <_Bfree> + 651a: e522 b.n 5f62 <_dtoa_r+0x45e> + 651c: 0013 movs r3, r2 + 651e: e675 b.n 620c <_dtoa_r+0x708> + 6520: 2e00 cmp r6, #0 + 6522: d000 beq.n 6526 <_dtoa_r+0xa22> + 6524: e6ab b.n 627e <_dtoa_r+0x77a> + 6526: 033b lsls r3, r7, #12 + 6528: 2400 movs r4, #0 + 652a: 2b00 cmp r3, #0 + 652c: d000 beq.n 6530 <_dtoa_r+0xa2c> + 652e: e6bf b.n 62b0 <_dtoa_r+0x7ac> + 6530: 4bba ldr r3, [pc, #744] ; (681c <_dtoa_r+0xd18>) + 6532: 423b tst r3, r7 + 6534: d100 bne.n 6538 <_dtoa_r+0xa34> + 6536: e6bb b.n 62b0 <_dtoa_r+0x7ac> + 6538: 9b06 ldr r3, [sp, #24] + 653a: 3401 adds r4, #1 + 653c: 3301 adds r3, #1 + 653e: 9306 str r3, [sp, #24] + 6540: 9b04 ldr r3, [sp, #16] + 6542: 3301 adds r3, #1 + 6544: 9304 str r3, [sp, #16] + 6546: e6b3 b.n 62b0 <_dtoa_r+0x7ac> + 6548: 2301 movs r3, #1 + 654a: 930b str r3, [sp, #44] ; 0x2c + 654c: 9b23 ldr r3, [sp, #140] ; 0x8c + 654e: 2b00 cmp r3, #0 + 6550: dc00 bgt.n 6554 <_dtoa_r+0xa50> + 6552: e0d1 b.n 66f8 <_dtoa_r+0xbf4> + 6554: 001d movs r5, r3 + 6556: 4698 mov r8, r3 + 6558: 930e str r3, [sp, #56] ; 0x38 + 655a: 9307 str r3, [sp, #28] + 655c: f7ff fbc8 bl 5cf0 <_dtoa_r+0x1ec> + 6560: 9b07 ldr r3, [sp, #28] + 6562: 2b00 cmp r3, #0 + 6564: dd00 ble.n 6568 <_dtoa_r+0xa64> + 6566: e553 b.n 6010 <_dtoa_r+0x50c> + 6568: d000 beq.n 656c <_dtoa_r+0xa68> + 656a: e0ad b.n 66c8 <_dtoa_r+0xbc4> + 656c: 9804 ldr r0, [sp, #16] + 656e: 9905 ldr r1, [sp, #20] + 6570: 2200 movs r2, #0 + 6572: 4bab ldr r3, [pc, #684] ; (6820 <_dtoa_r+0xd1c>) + 6574: f7fd fa06 bl 3984 <__aeabi_dmul> + 6578: 003b movs r3, r7 + 657a: 0032 movs r2, r6 + 657c: f001 fe2c bl 81d8 <__aeabi_dcmpge> + 6580: 2300 movs r3, #0 + 6582: 4699 mov r9, r3 + 6584: 4698 mov r8, r3 + 6586: 2800 cmp r0, #0 + 6588: d055 beq.n 6636 <_dtoa_r+0xb32> + 658a: 9b23 ldr r3, [sp, #140] ; 0x8c + 658c: 9c0a ldr r4, [sp, #40] ; 0x28 + 658e: 43db mvns r3, r3 + 6590: 9303 str r3, [sp, #12] + 6592: 4649 mov r1, r9 + 6594: 4650 mov r0, sl + 6596: f000 fdb3 bl 7100 <_Bfree> + 659a: 4643 mov r3, r8 + 659c: 2b00 cmp r3, #0 + 659e: d100 bne.n 65a2 <_dtoa_r+0xa9e> + 65a0: e4df b.n 5f62 <_dtoa_r+0x45e> + 65a2: e7b6 b.n 6512 <_dtoa_r+0xa0e> + 65a4: 464a mov r2, r9 + 65a6: 4659 mov r1, fp + 65a8: 4650 mov r0, sl + 65aa: f000 fef5 bl 7398 <__pow5mult> + 65ae: 4683 mov fp, r0 + 65b0: e653 b.n 625a <_dtoa_r+0x756> + 65b2: 9a0f ldr r2, [sp, #60] ; 0x3c + 65b4: 2a00 cmp r2, #0 + 65b6: d100 bne.n 65ba <_dtoa_r+0xab6> + 65b8: e1b6 b.n 6928 <_dtoa_r+0xe24> + 65ba: 4a9a ldr r2, [pc, #616] ; (6824 <_dtoa_r+0xd20>) + 65bc: 464c mov r4, r9 + 65be: 4694 mov ip, r2 + 65c0: 9a06 ldr r2, [sp, #24] + 65c2: 4463 add r3, ip + 65c4: 9208 str r2, [sp, #32] + 65c6: e5d5 b.n 6174 <_dtoa_r+0x670> + 65c8: 2e00 cmp r6, #0 + 65ca: d000 beq.n 65ce <_dtoa_r+0xaca> + 65cc: e670 b.n 62b0 <_dtoa_r+0x7ac> + 65ce: e7aa b.n 6526 <_dtoa_r+0xa22> + 65d0: f000 fda0 bl 7114 <__multadd> + 65d4: 46a2 mov sl, r4 + 65d6: 0005 movs r5, r0 + 65d8: 4680 mov r8, r0 + 65da: e6c7 b.n 636c <_dtoa_r+0x868> + 65dc: 2301 movs r3, #1 + 65de: 469b mov fp, r3 + 65e0: e6e2 b.n 63a8 <_dtoa_r+0x8a4> + 65e2: 2300 movs r3, #0 + 65e4: 930b str r3, [sp, #44] ; 0x2c + 65e6: 9b22 ldr r3, [sp, #136] ; 0x88 + 65e8: 2b02 cmp r3, #2 + 65ea: d0af beq.n 654c <_dtoa_r+0xa48> + 65ec: 2400 movs r4, #0 + 65ee: 4653 mov r3, sl + 65f0: 0021 movs r1, r4 + 65f2: 645c str r4, [r3, #68] ; 0x44 + 65f4: 4650 mov r0, sl + 65f6: f000 fd5b bl 70b0 <_Balloc> + 65fa: 4653 mov r3, sl + 65fc: 6418 str r0, [r3, #64] ; 0x40 + 65fe: 2301 movs r3, #1 + 6600: 425b negs r3, r3 + 6602: 9307 str r3, [sp, #28] + 6604: 930e str r3, [sp, #56] ; 0x38 + 6606: 3302 adds r3, #2 + 6608: 900a str r0, [sp, #40] ; 0x28 + 660a: 9423 str r4, [sp, #140] ; 0x8c + 660c: 930b str r3, [sp, #44] ; 0x2c + 660e: e4ec b.n 5fea <_dtoa_r+0x4e6> + 6610: 9b22 ldr r3, [sp, #136] ; 0x88 + 6612: 2b02 cmp r3, #2 + 6614: dc00 bgt.n 6618 <_dtoa_r+0xb14> + 6616: e685 b.n 6324 <_dtoa_r+0x820> + 6618: 9b07 ldr r3, [sp, #28] + 661a: 2b00 cmp r3, #0 + 661c: d1b5 bne.n 658a <_dtoa_r+0xa86> + 661e: 4649 mov r1, r9 + 6620: 2205 movs r2, #5 + 6622: 4650 mov r0, sl + 6624: f000 fd76 bl 7114 <__multadd> + 6628: 4681 mov r9, r0 + 662a: 0001 movs r1, r0 + 662c: 4658 mov r0, fp + 662e: f000 ff73 bl 7518 <__mcmp> + 6632: 2800 cmp r0, #0 + 6634: dda9 ble.n 658a <_dtoa_r+0xa86> + 6636: 2331 movs r3, #49 ; 0x31 + 6638: 9a0a ldr r2, [sp, #40] ; 0x28 + 663a: 7013 strb r3, [r2, #0] + 663c: 9b03 ldr r3, [sp, #12] + 663e: 1c54 adds r4, r2, #1 + 6640: 3301 adds r3, #1 + 6642: 9303 str r3, [sp, #12] + 6644: e7a5 b.n 6592 <_dtoa_r+0xa8e> + 6646: 9b03 ldr r3, [sp, #12] + 6648: 9a0a ldr r2, [sp, #40] ; 0x28 + 664a: 3301 adds r3, #1 + 664c: 9303 str r3, [sp, #12] + 664e: 2331 movs r3, #49 ; 0x31 + 6650: 7013 strb r3, [r2, #0] + 6652: e74e b.n 64f2 <_dtoa_r+0x9ee> + 6654: 2300 movs r3, #0 + 6656: 930b str r3, [sp, #44] ; 0x2c + 6658: f7ff fb3d bl 5cd6 <_dtoa_r+0x1d2> + 665c: 9b06 ldr r3, [sp, #24] + 665e: 465c mov r4, fp + 6660: 469b mov fp, r3 + 6662: 9b07 ldr r3, [sp, #28] + 6664: 469a mov sl, r3 + 6666: e47c b.n 5f62 <_dtoa_r+0x45e> + 6668: 4640 mov r0, r8 + 666a: f002 fe3d bl 92e8 <__aeabi_i2d> + 666e: 0032 movs r2, r6 + 6670: 003b movs r3, r7 + 6672: f7fd f987 bl 3984 <__aeabi_dmul> + 6676: 2200 movs r2, #0 + 6678: 4b6b ldr r3, [pc, #428] ; (6828 <_dtoa_r+0xd24>) + 667a: f7fc fe73 bl 3364 <__aeabi_dadd> + 667e: 4a6b ldr r2, [pc, #428] ; (682c <_dtoa_r+0xd28>) + 6680: 000b movs r3, r1 + 6682: 4694 mov ip, r2 + 6684: 4463 add r3, ip + 6686: 9008 str r0, [sp, #32] + 6688: 9109 str r1, [sp, #36] ; 0x24 + 668a: 9309 str r3, [sp, #36] ; 0x24 + 668c: 2200 movs r2, #0 + 668e: 4b64 ldr r3, [pc, #400] ; (6820 <_dtoa_r+0xd1c>) + 6690: 0030 movs r0, r6 + 6692: 0039 movs r1, r7 + 6694: f002 fabe bl 8c14 <__aeabi_dsub> + 6698: 9e08 ldr r6, [sp, #32] + 669a: 9f09 ldr r7, [sp, #36] ; 0x24 + 669c: 0032 movs r2, r6 + 669e: 003b movs r3, r7 + 66a0: 0004 movs r4, r0 + 66a2: 000d movs r5, r1 + 66a4: f001 fd8e bl 81c4 <__aeabi_dcmpgt> + 66a8: 2800 cmp r0, #0 + 66aa: d000 beq.n 66ae <_dtoa_r+0xbaa> + 66ac: e0b2 b.n 6814 <_dtoa_r+0xd10> + 66ae: 2080 movs r0, #128 ; 0x80 + 66b0: 0600 lsls r0, r0, #24 + 66b2: 4684 mov ip, r0 + 66b4: 0039 movs r1, r7 + 66b6: 4461 add r1, ip + 66b8: 000b movs r3, r1 + 66ba: 0032 movs r2, r6 + 66bc: 0020 movs r0, r4 + 66be: 0029 movs r1, r5 + 66c0: f001 fd6c bl 819c <__aeabi_dcmplt> + 66c4: 2800 cmp r0, #0 + 66c6: d057 beq.n 6778 <_dtoa_r+0xc74> + 66c8: 2300 movs r3, #0 + 66ca: 4699 mov r9, r3 + 66cc: 4698 mov r8, r3 + 66ce: e75c b.n 658a <_dtoa_r+0xa86> + 66d0: 980a ldr r0, [sp, #40] ; 0x28 + 66d2: f7ff fa4c bl 5b6e <_dtoa_r+0x6a> + 66d6: 1ae2 subs r2, r4, r3 + 66d8: 9b0d ldr r3, [sp, #52] ; 0x34 + 66da: 46a1 mov r9, r4 + 66dc: 469c mov ip, r3 + 66de: 4494 add ip, r2 + 66e0: 4663 mov r3, ip + 66e2: 2400 movs r4, #0 + 66e4: 930d str r3, [sp, #52] ; 0x34 + 66e6: e53e b.n 6166 <_dtoa_r+0x662> + 66e8: 9a10 ldr r2, [sp, #64] ; 0x40 + 66ea: 9b11 ldr r3, [sp, #68] ; 0x44 + 66ec: 9208 str r2, [sp, #32] + 66ee: 9309 str r3, [sp, #36] ; 0x24 + 66f0: 2302 movs r3, #2 + 66f2: 4698 mov r8, r3 + 66f4: f7ff fb3a bl 5d6c <_dtoa_r+0x268> + 66f8: 2300 movs r3, #0 + 66fa: 4652 mov r2, sl + 66fc: 2100 movs r1, #0 + 66fe: 6453 str r3, [r2, #68] ; 0x44 + 6700: 4650 mov r0, sl + 6702: f000 fcd5 bl 70b0 <_Balloc> + 6706: 4653 mov r3, sl + 6708: 6418 str r0, [r3, #64] ; 0x40 + 670a: 2301 movs r3, #1 + 670c: 900a str r0, [sp, #40] ; 0x28 + 670e: 9307 str r3, [sp, #28] + 6710: 9323 str r3, [sp, #140] ; 0x8c + 6712: 930e str r3, [sp, #56] ; 0x38 + 6714: f7ff fb07 bl 5d26 <_dtoa_r+0x222> + 6718: 4643 mov r3, r8 + 671a: 930c str r3, [sp, #48] ; 0x30 + 671c: 465b mov r3, fp + 671e: 9a06 ldr r2, [sp, #24] + 6720: 46a8 mov r8, r5 + 6722: 46b3 mov fp, r6 + 6724: 4655 mov r5, sl + 6726: 9e04 ldr r6, [sp, #16] + 6728: 4691 mov r9, r2 + 672a: 46ba mov sl, r7 + 672c: 2b00 cmp r3, #0 + 672e: dd10 ble.n 6752 <_dtoa_r+0xc4e> + 6730: 4659 mov r1, fp + 6732: 2201 movs r2, #1 + 6734: 0038 movs r0, r7 + 6736: f000 fe8f bl 7458 <__lshift> + 673a: 4649 mov r1, r9 + 673c: 4683 mov fp, r0 + 673e: f000 feeb bl 7518 <__mcmp> + 6742: 2800 cmp r0, #0 + 6744: dc00 bgt.n 6748 <_dtoa_r+0xc44> + 6746: e157 b.n 69f8 <_dtoa_r+0xef4> + 6748: 2e39 cmp r6, #57 ; 0x39 + 674a: d100 bne.n 674e <_dtoa_r+0xc4a> + 674c: e122 b.n 6994 <_dtoa_r+0xe90> + 674e: 9e0b ldr r6, [sp, #44] ; 0x2c + 6750: 3631 adds r6, #49 ; 0x31 + 6752: 9b0c ldr r3, [sp, #48] ; 0x30 + 6754: 4647 mov r7, r8 + 6756: 1c6c adds r4, r5, #1 + 6758: 702e strb r6, [r5, #0] + 675a: 4698 mov r8, r3 + 675c: e6c9 b.n 64f2 <_dtoa_r+0x9ee> + 675e: 2800 cmp r0, #0 + 6760: d103 bne.n 676a <_dtoa_r+0xc66> + 6762: 07f3 lsls r3, r6, #31 + 6764: d501 bpl.n 676a <_dtoa_r+0xc66> + 6766: e6b5 b.n 64d4 <_dtoa_r+0x9d0> + 6768: 001c movs r4, r3 + 676a: 1e63 subs r3, r4, #1 + 676c: 781a ldrb r2, [r3, #0] + 676e: 2a30 cmp r2, #48 ; 0x30 + 6770: d0fa beq.n 6768 <_dtoa_r+0xc64> + 6772: e6be b.n 64f2 <_dtoa_r+0x9ee> + 6774: 9b12 ldr r3, [sp, #72] ; 0x48 + 6776: 4699 mov r9, r3 + 6778: 9e10 ldr r6, [sp, #64] ; 0x40 + 677a: 9f11 ldr r7, [sp, #68] ; 0x44 + 677c: e435 b.n 5fea <_dtoa_r+0x4e6> + 677e: 2501 movs r5, #1 + 6780: f7ff fab4 bl 5cec <_dtoa_r+0x1e8> + 6784: 9b03 ldr r3, [sp, #12] + 6786: 2b00 cmp r3, #0 + 6788: d100 bne.n 678c <_dtoa_r+0xc88> + 678a: e0d4 b.n 6936 <_dtoa_r+0xe32> + 678c: 9810 ldr r0, [sp, #64] ; 0x40 + 678e: 9911 ldr r1, [sp, #68] ; 0x44 + 6790: 425c negs r4, r3 + 6792: 230f movs r3, #15 + 6794: 4a26 ldr r2, [pc, #152] ; (6830 <_dtoa_r+0xd2c>) + 6796: 4023 ands r3, r4 + 6798: 00db lsls r3, r3, #3 + 679a: 18d3 adds r3, r2, r3 + 679c: 681a ldr r2, [r3, #0] + 679e: 685b ldr r3, [r3, #4] + 67a0: f7fd f8f0 bl 3984 <__aeabi_dmul> + 67a4: 1124 asrs r4, r4, #4 + 67a6: 0006 movs r6, r0 + 67a8: 000f movs r7, r1 + 67aa: 2c00 cmp r4, #0 + 67ac: d100 bne.n 67b0 <_dtoa_r+0xcac> + 67ae: e149 b.n 6a44 <_dtoa_r+0xf40> + 67b0: 2302 movs r3, #2 + 67b2: 4698 mov r8, r3 + 67b4: 4d1f ldr r5, [pc, #124] ; (6834 <_dtoa_r+0xd30>) + 67b6: 2301 movs r3, #1 + 67b8: 4223 tst r3, r4 + 67ba: d009 beq.n 67d0 <_dtoa_r+0xccc> + 67bc: 469c mov ip, r3 + 67be: 682a ldr r2, [r5, #0] + 67c0: 686b ldr r3, [r5, #4] + 67c2: 0030 movs r0, r6 + 67c4: 0039 movs r1, r7 + 67c6: 44e0 add r8, ip + 67c8: f7fd f8dc bl 3984 <__aeabi_dmul> + 67cc: 0006 movs r6, r0 + 67ce: 000f movs r7, r1 + 67d0: 1064 asrs r4, r4, #1 + 67d2: 3508 adds r5, #8 + 67d4: 2c00 cmp r4, #0 + 67d6: d1ee bne.n 67b6 <_dtoa_r+0xcb2> + 67d8: f7ff fae4 bl 5da4 <_dtoa_r+0x2a0> + 67dc: 9b03 ldr r3, [sp, #12] + 67de: 2730 movs r7, #48 ; 0x30 + 67e0: 3301 adds r3, #1 + 67e2: 9303 str r3, [sp, #12] + 67e4: 2330 movs r3, #48 ; 0x30 + 67e6: 702b strb r3, [r5, #0] + 67e8: e4ac b.n 6144 <_dtoa_r+0x640> + 67ea: 6859 ldr r1, [r3, #4] + 67ec: 4650 mov r0, sl + 67ee: f000 fc5f bl 70b0 <_Balloc> + 67f2: 4643 mov r3, r8 + 67f4: 4641 mov r1, r8 + 67f6: 0004 movs r4, r0 + 67f8: 691b ldr r3, [r3, #16] + 67fa: 310c adds r1, #12 + 67fc: 1c9a adds r2, r3, #2 + 67fe: 0092 lsls r2, r2, #2 + 6800: 300c adds r0, #12 + 6802: f7fd fc43 bl 408c + 6806: 2201 movs r2, #1 + 6808: 0021 movs r1, r4 + 680a: 4650 mov r0, sl + 680c: f000 fe24 bl 7458 <__lshift> + 6810: 900c str r0, [sp, #48] ; 0x30 + 6812: e599 b.n 6348 <_dtoa_r+0x844> + 6814: 2300 movs r3, #0 + 6816: 4699 mov r9, r3 + 6818: 4698 mov r8, r3 + 681a: e70c b.n 6636 <_dtoa_r+0xb32> + 681c: 7ff00000 .word 0x7ff00000 + 6820: 40140000 .word 0x40140000 + 6824: 00000433 .word 0x00000433 + 6828: 401c0000 .word 0x401c0000 + 682c: fcc00000 .word 0xfcc00000 + 6830: 000098c8 .word 0x000098c8 + 6834: 000098a0 .word 0x000098a0 + 6838: 9b12 ldr r3, [sp, #72] ; 0x48 + 683a: 498f ldr r1, [pc, #572] ; (6a78 <_dtoa_r+0xf74>) + 683c: 3b01 subs r3, #1 + 683e: 00db lsls r3, r3, #3 + 6840: 18c9 adds r1, r1, r3 + 6842: 6808 ldr r0, [r1, #0] + 6844: 6849 ldr r1, [r1, #4] + 6846: 9a08 ldr r2, [sp, #32] + 6848: 9b09 ldr r3, [sp, #36] ; 0x24 + 684a: f7fd f89b bl 3984 <__aeabi_dmul> + 684e: 9014 str r0, [sp, #80] ; 0x50 + 6850: 9115 str r1, [sp, #84] ; 0x54 + 6852: 0039 movs r1, r7 + 6854: 0030 movs r0, r6 + 6856: f002 fd13 bl 9280 <__aeabi_d2iz> + 685a: 0005 movs r5, r0 + 685c: f002 fd44 bl 92e8 <__aeabi_i2d> + 6860: 0002 movs r2, r0 + 6862: 000b movs r3, r1 + 6864: 0030 movs r0, r6 + 6866: 0039 movs r1, r7 + 6868: f002 f9d4 bl 8c14 <__aeabi_dsub> + 686c: 9b12 ldr r3, [sp, #72] ; 0x48 + 686e: 9008 str r0, [sp, #32] + 6870: 9109 str r1, [sp, #36] ; 0x24 + 6872: 990a ldr r1, [sp, #40] ; 0x28 + 6874: 001a movs r2, r3 + 6876: 468c mov ip, r1 + 6878: 3530 adds r5, #48 ; 0x30 + 687a: 4462 add r2, ip + 687c: 1c4c adds r4, r1, #1 + 687e: 700d strb r5, [r1, #0] + 6880: 4690 mov r8, r2 + 6882: 2b01 cmp r3, #1 + 6884: d01b beq.n 68be <_dtoa_r+0xdba> + 6886: 9808 ldr r0, [sp, #32] + 6888: 9909 ldr r1, [sp, #36] ; 0x24 + 688a: 0025 movs r5, r4 + 688c: 2200 movs r2, #0 + 688e: 4b7b ldr r3, [pc, #492] ; (6a7c <_dtoa_r+0xf78>) + 6890: f7fd f878 bl 3984 <__aeabi_dmul> + 6894: 000f movs r7, r1 + 6896: 0006 movs r6, r0 + 6898: f002 fcf2 bl 9280 <__aeabi_d2iz> + 689c: 0004 movs r4, r0 + 689e: f002 fd23 bl 92e8 <__aeabi_i2d> + 68a2: 3430 adds r4, #48 ; 0x30 + 68a4: 0002 movs r2, r0 + 68a6: 000b movs r3, r1 + 68a8: 0030 movs r0, r6 + 68aa: 0039 movs r1, r7 + 68ac: f002 f9b2 bl 8c14 <__aeabi_dsub> + 68b0: 702c strb r4, [r5, #0] + 68b2: 3501 adds r5, #1 + 68b4: 45a8 cmp r8, r5 + 68b6: d1e9 bne.n 688c <_dtoa_r+0xd88> + 68b8: 4644 mov r4, r8 + 68ba: 9008 str r0, [sp, #32] + 68bc: 9109 str r1, [sp, #36] ; 0x24 + 68be: 9814 ldr r0, [sp, #80] ; 0x50 + 68c0: 9915 ldr r1, [sp, #84] ; 0x54 + 68c2: 2200 movs r2, #0 + 68c4: 4b6e ldr r3, [pc, #440] ; (6a80 <_dtoa_r+0xf7c>) + 68c6: f7fc fd4d bl 3364 <__aeabi_dadd> + 68ca: 9a08 ldr r2, [sp, #32] + 68cc: 9b09 ldr r3, [sp, #36] ; 0x24 + 68ce: f001 fc65 bl 819c <__aeabi_dcmplt> + 68d2: 2800 cmp r0, #0 + 68d4: d067 beq.n 69a6 <_dtoa_r+0xea2> + 68d6: 9b13 ldr r3, [sp, #76] ; 0x4c + 68d8: 1e65 subs r5, r4, #1 + 68da: 9303 str r3, [sp, #12] + 68dc: 782f ldrb r7, [r5, #0] + 68de: 9b0a ldr r3, [sp, #40] ; 0x28 + 68e0: e42e b.n 6140 <_dtoa_r+0x63c> + 68e2: 4643 mov r3, r8 + 68e4: 46b3 mov fp, r6 + 68e6: 930c str r3, [sp, #48] ; 0x30 + 68e8: 9e04 ldr r6, [sp, #16] + 68ea: 9b06 ldr r3, [sp, #24] + 68ec: 46a8 mov r8, r5 + 68ee: 4699 mov r9, r3 + 68f0: 4655 mov r5, sl + 68f2: 46ba mov sl, r7 + 68f4: 2e39 cmp r6, #57 ; 0x39 + 68f6: d04d beq.n 6994 <_dtoa_r+0xe90> + 68f8: 9b0c ldr r3, [sp, #48] ; 0x30 + 68fa: 3601 adds r6, #1 + 68fc: 4647 mov r7, r8 + 68fe: 1c6c adds r4, r5, #1 + 6900: 702e strb r6, [r5, #0] + 6902: 4698 mov r8, r3 + 6904: e5f5 b.n 64f2 <_dtoa_r+0x9ee> + 6906: 4642 mov r2, r8 + 6908: 9b06 ldr r3, [sp, #24] + 690a: 46b3 mov fp, r6 + 690c: 46ba mov sl, r7 + 690e: 9e04 ldr r6, [sp, #16] + 6910: 4699 mov r9, r3 + 6912: 002f movs r7, r5 + 6914: 4690 mov r8, r2 + 6916: e5d1 b.n 64bc <_dtoa_r+0x9b8> + 6918: 9b06 ldr r3, [sp, #24] + 691a: 9a07 ldr r2, [sp, #28] + 691c: 1a9b subs r3, r3, r2 + 691e: 9308 str r3, [sp, #32] + 6920: 2300 movs r3, #0 + 6922: e427 b.n 6174 <_dtoa_r+0x670> + 6924: 2401 movs r4, #1 + 6926: e5c5 b.n 64b4 <_dtoa_r+0x9b0> + 6928: 2336 movs r3, #54 ; 0x36 + 692a: 9a16 ldr r2, [sp, #88] ; 0x58 + 692c: 464c mov r4, r9 + 692e: 1a9b subs r3, r3, r2 + 6930: 9a06 ldr r2, [sp, #24] + 6932: 9208 str r2, [sp, #32] + 6934: e41e b.n 6174 <_dtoa_r+0x670> + 6936: 2302 movs r3, #2 + 6938: 9e10 ldr r6, [sp, #64] ; 0x40 + 693a: 9f11 ldr r7, [sp, #68] ; 0x44 + 693c: 4698 mov r8, r3 + 693e: f7ff fa31 bl 5da4 <_dtoa_r+0x2a0> + 6942: 9b07 ldr r3, [sp, #28] + 6944: 2b00 cmp r3, #0 + 6946: d100 bne.n 694a <_dtoa_r+0xe46> + 6948: e68e b.n 6668 <_dtoa_r+0xb64> + 694a: 9c0e ldr r4, [sp, #56] ; 0x38 + 694c: 2c00 cmp r4, #0 + 694e: dc00 bgt.n 6952 <_dtoa_r+0xe4e> + 6950: e712 b.n 6778 <_dtoa_r+0xc74> + 6952: 9b03 ldr r3, [sp, #12] + 6954: 2200 movs r2, #0 + 6956: 3b01 subs r3, #1 + 6958: 9313 str r3, [sp, #76] ; 0x4c + 695a: 0030 movs r0, r6 + 695c: 4b47 ldr r3, [pc, #284] ; (6a7c <_dtoa_r+0xf78>) + 695e: 0039 movs r1, r7 + 6960: f7fd f810 bl 3984 <__aeabi_dmul> + 6964: 0006 movs r6, r0 + 6966: 4640 mov r0, r8 + 6968: 000f movs r7, r1 + 696a: 3001 adds r0, #1 + 696c: f002 fcbc bl 92e8 <__aeabi_i2d> + 6970: 0032 movs r2, r6 + 6972: 003b movs r3, r7 + 6974: f7fd f806 bl 3984 <__aeabi_dmul> + 6978: 2200 movs r2, #0 + 697a: 4b42 ldr r3, [pc, #264] ; (6a84 <_dtoa_r+0xf80>) + 697c: f7fc fcf2 bl 3364 <__aeabi_dadd> + 6980: 4a41 ldr r2, [pc, #260] ; (6a88 <_dtoa_r+0xf84>) + 6982: 000b movs r3, r1 + 6984: 4694 mov ip, r2 + 6986: 4463 add r3, ip + 6988: 9008 str r0, [sp, #32] + 698a: 9109 str r1, [sp, #36] ; 0x24 + 698c: 9412 str r4, [sp, #72] ; 0x48 + 698e: 9309 str r3, [sp, #36] ; 0x24 + 6990: f7ff fa30 bl 5df4 <_dtoa_r+0x2f0> + 6994: 2339 movs r3, #57 ; 0x39 + 6996: 702b strb r3, [r5, #0] + 6998: 9b0c ldr r3, [sp, #48] ; 0x30 + 699a: 4647 mov r7, r8 + 699c: 1c6c adds r4, r5, #1 + 699e: 4698 mov r8, r3 + 69a0: 9a0a ldr r2, [sp, #40] ; 0x28 + 69a2: 2339 movs r3, #57 ; 0x39 + 69a4: e5a1 b.n 64ea <_dtoa_r+0x9e6> + 69a6: 9a14 ldr r2, [sp, #80] ; 0x50 + 69a8: 9b15 ldr r3, [sp, #84] ; 0x54 + 69aa: 2000 movs r0, #0 + 69ac: 4934 ldr r1, [pc, #208] ; (6a80 <_dtoa_r+0xf7c>) + 69ae: f002 f931 bl 8c14 <__aeabi_dsub> + 69b2: 9a08 ldr r2, [sp, #32] + 69b4: 9b09 ldr r3, [sp, #36] ; 0x24 + 69b6: f001 fc05 bl 81c4 <__aeabi_dcmpgt> + 69ba: 2800 cmp r0, #0 + 69bc: d101 bne.n 69c2 <_dtoa_r+0xebe> + 69be: e6db b.n 6778 <_dtoa_r+0xc74> + 69c0: 001c movs r4, r3 + 69c2: 1e63 subs r3, r4, #1 + 69c4: 781a ldrb r2, [r3, #0] + 69c6: 2a30 cmp r2, #48 ; 0x30 + 69c8: d0fa beq.n 69c0 <_dtoa_r+0xebc> + 69ca: f7ff fac8 bl 5f5e <_dtoa_r+0x45a> + 69ce: 4643 mov r3, r8 + 69d0: 46b3 mov fp, r6 + 69d2: 930c str r3, [sp, #48] ; 0x30 + 69d4: 9e04 ldr r6, [sp, #16] + 69d6: 9b06 ldr r3, [sp, #24] + 69d8: 46a8 mov r8, r5 + 69da: 4699 mov r9, r3 + 69dc: 4655 mov r5, sl + 69de: 46ba mov sl, r7 + 69e0: 2e39 cmp r6, #57 ; 0x39 + 69e2: d0d7 beq.n 6994 <_dtoa_r+0xe90> + 69e4: 2c00 cmp r4, #0 + 69e6: dd00 ble.n 69ea <_dtoa_r+0xee6> + 69e8: e6b1 b.n 674e <_dtoa_r+0xc4a> + 69ea: e6b2 b.n 6752 <_dtoa_r+0xc4e> + 69ec: 9a13 ldr r2, [sp, #76] ; 0x4c + 69ee: 464d mov r5, r9 + 69f0: 9203 str r2, [sp, #12] + 69f2: 9b0a ldr r3, [sp, #40] ; 0x28 + 69f4: f7ff fba4 bl 6140 <_dtoa_r+0x63c> + 69f8: 2800 cmp r0, #0 + 69fa: d000 beq.n 69fe <_dtoa_r+0xefa> + 69fc: e6a9 b.n 6752 <_dtoa_r+0xc4e> + 69fe: 07f3 lsls r3, r6, #31 + 6a00: d400 bmi.n 6a04 <_dtoa_r+0xf00> + 6a02: e6a6 b.n 6752 <_dtoa_r+0xc4e> + 6a04: e6a0 b.n 6748 <_dtoa_r+0xc44> + 6a06: 2300 movs r3, #0 + 6a08: 4641 mov r1, r8 + 6a0a: 220a movs r2, #10 + 6a0c: 4650 mov r0, sl + 6a0e: f000 fb81 bl 7114 <__multadd> + 6a12: 9b0e ldr r3, [sp, #56] ; 0x38 + 6a14: 4680 mov r8, r0 + 6a16: 2b00 cmp r3, #0 + 6a18: dd01 ble.n 6a1e <_dtoa_r+0xf1a> + 6a1a: 9307 str r3, [sp, #28] + 6a1c: e486 b.n 632c <_dtoa_r+0x828> + 6a1e: 9b22 ldr r3, [sp, #136] ; 0x88 + 6a20: 2b02 cmp r3, #2 + 6a22: dc1f bgt.n 6a64 <_dtoa_r+0xf60> + 6a24: 9b0e ldr r3, [sp, #56] ; 0x38 + 6a26: 9307 str r3, [sp, #28] + 6a28: e480 b.n 632c <_dtoa_r+0x828> + 6a2a: 9b22 ldr r3, [sp, #136] ; 0x88 + 6a2c: 2b02 cmp r3, #2 + 6a2e: dc19 bgt.n 6a64 <_dtoa_r+0xf60> + 6a30: 4649 mov r1, r9 + 6a32: f7fe ffbd bl 59b0 + 6a36: 9b0a ldr r3, [sp, #40] ; 0x28 + 6a38: 3030 adds r0, #48 ; 0x30 + 6a3a: 7018 strb r0, [r3, #0] + 6a3c: 9b0e ldr r3, [sp, #56] ; 0x38 + 6a3e: 0006 movs r6, r0 + 6a40: 9307 str r3, [sp, #28] + 6a42: e533 b.n 64ac <_dtoa_r+0x9a8> + 6a44: 2302 movs r3, #2 + 6a46: 4698 mov r8, r3 + 6a48: f7ff f9ac bl 5da4 <_dtoa_r+0x2a0> + 6a4c: 9b13 ldr r3, [sp, #76] ; 0x4c + 6a4e: 9c14 ldr r4, [sp, #80] ; 0x50 + 6a50: 9303 str r3, [sp, #12] + 6a52: 9b0a ldr r3, [sp, #40] ; 0x28 + 6a54: 001d movs r5, r3 + 6a56: f7ff fb73 bl 6140 <_dtoa_r+0x63c> + 6a5a: 9b13 ldr r3, [sp, #76] ; 0x4c + 6a5c: 9c14 ldr r4, [sp, #80] ; 0x50 + 6a5e: 9303 str r3, [sp, #12] + 6a60: f7ff fa7f bl 5f62 <_dtoa_r+0x45e> + 6a64: 9b0e ldr r3, [sp, #56] ; 0x38 + 6a66: 9307 str r3, [sp, #28] + 6a68: e5d6 b.n 6618 <_dtoa_r+0xb14> + 6a6a: 2b04 cmp r3, #4 + 6a6c: d100 bne.n 6a70 <_dtoa_r+0xf6c> + 6a6e: e43f b.n 62f0 <_dtoa_r+0x7ec> + 6a70: 233c movs r3, #60 ; 0x3c + 6a72: 1a18 subs r0, r3, r0 + 6a74: e4d7 b.n 6426 <_dtoa_r+0x922> + 6a76: 46c0 nop ; (mov r8, r8) + 6a78: 000098c8 .word 0x000098c8 + 6a7c: 40240000 .word 0x40240000 + 6a80: 3fe00000 .word 0x3fe00000 + 6a84: 401c0000 .word 0x401c0000 + 6a88: fcc00000 .word 0xfcc00000 + +00006a8c <_localeconv_r>: + 6a8c: 4b04 ldr r3, [pc, #16] ; (6aa0 <_localeconv_r+0x14>) + 6a8e: 681b ldr r3, [r3, #0] + 6a90: 6b58 ldr r0, [r3, #52] ; 0x34 + 6a92: 2800 cmp r0, #0 + 6a94: d001 beq.n 6a9a <_localeconv_r+0xe> + 6a96: 30f0 adds r0, #240 ; 0xf0 + 6a98: 4770 bx lr + 6a9a: 4802 ldr r0, [pc, #8] ; (6aa4 <_localeconv_r+0x18>) + 6a9c: e7fb b.n 6a96 <_localeconv_r+0xa> + 6a9e: 46c0 nop ; (mov r8, r8) + 6aa0: 2000000c .word 0x2000000c + 6aa4: 2000084c .word 0x2000084c + +00006aa8 <_malloc_r>: + 6aa8: b5f0 push {r4, r5, r6, r7, lr} + 6aaa: 4657 mov r7, sl + 6aac: 4645 mov r5, r8 + 6aae: 46de mov lr, fp + 6ab0: 464e mov r6, r9 + 6ab2: b5e0 push {r5, r6, r7, lr} + 6ab4: 000d movs r5, r1 + 6ab6: 350b adds r5, #11 + 6ab8: b083 sub sp, #12 + 6aba: 0007 movs r7, r0 + 6abc: 2d16 cmp r5, #22 + 6abe: d800 bhi.n 6ac2 <_malloc_r+0x1a> + 6ac0: e09f b.n 6c02 <_malloc_r+0x15a> + 6ac2: 2307 movs r3, #7 + 6ac4: 439d bics r5, r3 + 6ac6: d500 bpl.n 6aca <_malloc_r+0x22> + 6ac8: e0c4 b.n 6c54 <_malloc_r+0x1ac> + 6aca: 42a9 cmp r1, r5 + 6acc: d900 bls.n 6ad0 <_malloc_r+0x28> + 6ace: e0c1 b.n 6c54 <_malloc_r+0x1ac> + 6ad0: f000 fade bl 7090 <__malloc_lock> + 6ad4: 23f8 movs r3, #248 ; 0xf8 + 6ad6: 33ff adds r3, #255 ; 0xff + 6ad8: 429d cmp r5, r3 + 6ada: d800 bhi.n 6ade <_malloc_r+0x36> + 6adc: e28f b.n 6ffe <_malloc_r+0x556> + 6ade: 0a68 lsrs r0, r5, #9 + 6ae0: d100 bne.n 6ae4 <_malloc_r+0x3c> + 6ae2: e0bb b.n 6c5c <_malloc_r+0x1b4> + 6ae4: 2804 cmp r0, #4 + 6ae6: d900 bls.n 6aea <_malloc_r+0x42> + 6ae8: e162 b.n 6db0 <_malloc_r+0x308> + 6aea: 2338 movs r3, #56 ; 0x38 + 6aec: 4698 mov r8, r3 + 6aee: 09a8 lsrs r0, r5, #6 + 6af0: 4480 add r8, r0 + 6af2: 3039 adds r0, #57 ; 0x39 + 6af4: 00c1 lsls r1, r0, #3 + 6af6: 4ed2 ldr r6, [pc, #840] ; (6e40 <_malloc_r+0x398>) + 6af8: 1871 adds r1, r6, r1 + 6afa: 3908 subs r1, #8 + 6afc: 68cc ldr r4, [r1, #12] + 6afe: 42a1 cmp r1, r4 + 6b00: d019 beq.n 6b36 <_malloc_r+0x8e> + 6b02: 2303 movs r3, #3 + 6b04: 6862 ldr r2, [r4, #4] + 6b06: 439a bics r2, r3 + 6b08: 0013 movs r3, r2 + 6b0a: 1b52 subs r2, r2, r5 + 6b0c: 2a0f cmp r2, #15 + 6b0e: dd00 ble.n 6b12 <_malloc_r+0x6a> + 6b10: e0aa b.n 6c68 <_malloc_r+0x1c0> + 6b12: 2a00 cmp r2, #0 + 6b14: db00 blt.n 6b18 <_malloc_r+0x70> + 6b16: e088 b.n 6c2a <_malloc_r+0x182> + 6b18: 2303 movs r3, #3 + 6b1a: 469c mov ip, r3 + 6b1c: e008 b.n 6b30 <_malloc_r+0x88> + 6b1e: 4662 mov r2, ip + 6b20: 6863 ldr r3, [r4, #4] + 6b22: 4393 bics r3, r2 + 6b24: 1b5a subs r2, r3, r5 + 6b26: 2a0f cmp r2, #15 + 6b28: dd00 ble.n 6b2c <_malloc_r+0x84> + 6b2a: e09d b.n 6c68 <_malloc_r+0x1c0> + 6b2c: 2a00 cmp r2, #0 + 6b2e: da7c bge.n 6c2a <_malloc_r+0x182> + 6b30: 68e4 ldr r4, [r4, #12] + 6b32: 42a1 cmp r1, r4 + 6b34: d1f3 bne.n 6b1e <_malloc_r+0x76> + 6b36: 0032 movs r2, r6 + 6b38: 6934 ldr r4, [r6, #16] + 6b3a: 3208 adds r2, #8 + 6b3c: 4294 cmp r4, r2 + 6b3e: d100 bne.n 6b42 <_malloc_r+0x9a> + 6b40: e190 b.n 6e64 <_malloc_r+0x3bc> + 6b42: 2303 movs r3, #3 + 6b44: 6861 ldr r1, [r4, #4] + 6b46: 4399 bics r1, r3 + 6b48: 4689 mov r9, r1 + 6b4a: 1b49 subs r1, r1, r5 + 6b4c: 290f cmp r1, #15 + 6b4e: dd00 ble.n 6b52 <_malloc_r+0xaa> + 6b50: e162 b.n 6e18 <_malloc_r+0x370> + 6b52: 6172 str r2, [r6, #20] + 6b54: 6132 str r2, [r6, #16] + 6b56: 2900 cmp r1, #0 + 6b58: db00 blt.n 6b5c <_malloc_r+0xb4> + 6b5a: e087 b.n 6c6c <_malloc_r+0x1c4> + 6b5c: 4ab9 ldr r2, [pc, #740] ; (6e44 <_malloc_r+0x39c>) + 6b5e: 464b mov r3, r9 + 6b60: 4591 cmp r9, r2 + 6b62: d900 bls.n 6b66 <_malloc_r+0xbe> + 6b64: e130 b.n 6dc8 <_malloc_r+0x320> + 6b66: 08db lsrs r3, r3, #3 + 6b68: 3aff subs r2, #255 ; 0xff + 6b6a: 1099 asrs r1, r3, #2 + 6b6c: 3aff subs r2, #255 ; 0xff + 6b6e: 408a lsls r2, r1 + 6b70: 00db lsls r3, r3, #3 + 6b72: 6871 ldr r1, [r6, #4] + 6b74: 199b adds r3, r3, r6 + 6b76: 430a orrs r2, r1 + 6b78: 6899 ldr r1, [r3, #8] + 6b7a: 6072 str r2, [r6, #4] + 6b7c: 60e3 str r3, [r4, #12] + 6b7e: 60a1 str r1, [r4, #8] + 6b80: 609c str r4, [r3, #8] + 6b82: 0013 movs r3, r2 + 6b84: 60cc str r4, [r1, #12] + 6b86: 2101 movs r1, #1 + 6b88: 1082 asrs r2, r0, #2 + 6b8a: 4091 lsls r1, r2 + 6b8c: 4299 cmp r1, r3 + 6b8e: d86f bhi.n 6c70 <_malloc_r+0x1c8> + 6b90: 420b tst r3, r1 + 6b92: d105 bne.n 6ba0 <_malloc_r+0xf8> + 6b94: 2203 movs r2, #3 + 6b96: 4390 bics r0, r2 + 6b98: 0049 lsls r1, r1, #1 + 6b9a: 3004 adds r0, #4 + 6b9c: 420b tst r3, r1 + 6b9e: d0fb beq.n 6b98 <_malloc_r+0xf0> + 6ba0: 2303 movs r3, #3 + 6ba2: 4698 mov r8, r3 + 6ba4: 00c3 lsls r3, r0, #3 + 6ba6: 4699 mov r9, r3 + 6ba8: 44b1 add r9, r6 + 6baa: 46cc mov ip, r9 + 6bac: 4682 mov sl, r0 + 6bae: 4663 mov r3, ip + 6bb0: 68dc ldr r4, [r3, #12] + 6bb2: 45a4 cmp ip, r4 + 6bb4: d107 bne.n 6bc6 <_malloc_r+0x11e> + 6bb6: e157 b.n 6e68 <_malloc_r+0x3c0> + 6bb8: 2a00 cmp r2, #0 + 6bba: db00 blt.n 6bbe <_malloc_r+0x116> + 6bbc: e166 b.n 6e8c <_malloc_r+0x3e4> + 6bbe: 68e4 ldr r4, [r4, #12] + 6bc0: 45a4 cmp ip, r4 + 6bc2: d100 bne.n 6bc6 <_malloc_r+0x11e> + 6bc4: e150 b.n 6e68 <_malloc_r+0x3c0> + 6bc6: 4642 mov r2, r8 + 6bc8: 6863 ldr r3, [r4, #4] + 6bca: 4393 bics r3, r2 + 6bcc: 1b5a subs r2, r3, r5 + 6bce: 2a0f cmp r2, #15 + 6bd0: ddf2 ble.n 6bb8 <_malloc_r+0x110> + 6bd2: 2001 movs r0, #1 + 6bd4: 4680 mov r8, r0 + 6bd6: 1961 adds r1, r4, r5 + 6bd8: 4305 orrs r5, r0 + 6bda: 6065 str r5, [r4, #4] + 6bdc: 68a0 ldr r0, [r4, #8] + 6bde: 68e5 ldr r5, [r4, #12] + 6be0: 3608 adds r6, #8 + 6be2: 60c5 str r5, [r0, #12] + 6be4: 60a8 str r0, [r5, #8] + 6be6: 4640 mov r0, r8 + 6be8: 60f1 str r1, [r6, #12] + 6bea: 60b1 str r1, [r6, #8] + 6bec: 4310 orrs r0, r2 + 6bee: 6048 str r0, [r1, #4] + 6bf0: 60ce str r6, [r1, #12] + 6bf2: 608e str r6, [r1, #8] + 6bf4: 0038 movs r0, r7 + 6bf6: 50e2 str r2, [r4, r3] + 6bf8: f000 fa52 bl 70a0 <__malloc_unlock> + 6bfc: 0020 movs r0, r4 + 6bfe: 3008 adds r0, #8 + 6c00: e021 b.n 6c46 <_malloc_r+0x19e> + 6c02: 2910 cmp r1, #16 + 6c04: d826 bhi.n 6c54 <_malloc_r+0x1ac> + 6c06: 0038 movs r0, r7 + 6c08: f000 fa42 bl 7090 <__malloc_lock> + 6c0c: 2510 movs r5, #16 + 6c0e: 2318 movs r3, #24 + 6c10: 2002 movs r0, #2 + 6c12: 4e8b ldr r6, [pc, #556] ; (6e40 <_malloc_r+0x398>) + 6c14: 18f3 adds r3, r6, r3 + 6c16: 001a movs r2, r3 + 6c18: 685c ldr r4, [r3, #4] + 6c1a: 3a08 subs r2, #8 + 6c1c: 4294 cmp r4, r2 + 6c1e: d100 bne.n 6c22 <_malloc_r+0x17a> + 6c20: e12e b.n 6e80 <_malloc_r+0x3d8> + 6c22: 2303 movs r3, #3 + 6c24: 6862 ldr r2, [r4, #4] + 6c26: 439a bics r2, r3 + 6c28: 0013 movs r3, r2 + 6c2a: 68e2 ldr r2, [r4, #12] + 6c2c: 68a1 ldr r1, [r4, #8] + 6c2e: 60ca str r2, [r1, #12] + 6c30: 6091 str r1, [r2, #8] + 6c32: 2201 movs r2, #1 + 6c34: 18e3 adds r3, r4, r3 + 6c36: 6859 ldr r1, [r3, #4] + 6c38: 0038 movs r0, r7 + 6c3a: 430a orrs r2, r1 + 6c3c: 605a str r2, [r3, #4] + 6c3e: f000 fa2f bl 70a0 <__malloc_unlock> + 6c42: 0020 movs r0, r4 + 6c44: 3008 adds r0, #8 + 6c46: b003 add sp, #12 + 6c48: bc3c pop {r2, r3, r4, r5} + 6c4a: 4690 mov r8, r2 + 6c4c: 4699 mov r9, r3 + 6c4e: 46a2 mov sl, r4 + 6c50: 46ab mov fp, r5 + 6c52: bdf0 pop {r4, r5, r6, r7, pc} + 6c54: 230c movs r3, #12 + 6c56: 2000 movs r0, #0 + 6c58: 603b str r3, [r7, #0] + 6c5a: e7f4 b.n 6c46 <_malloc_r+0x19e> + 6c5c: 2180 movs r1, #128 ; 0x80 + 6c5e: 233f movs r3, #63 ; 0x3f + 6c60: 2040 movs r0, #64 ; 0x40 + 6c62: 0089 lsls r1, r1, #2 + 6c64: 4698 mov r8, r3 + 6c66: e746 b.n 6af6 <_malloc_r+0x4e> + 6c68: 4640 mov r0, r8 + 6c6a: e764 b.n 6b36 <_malloc_r+0x8e> + 6c6c: 464b mov r3, r9 + 6c6e: e7e0 b.n 6c32 <_malloc_r+0x18a> + 6c70: 2303 movs r3, #3 + 6c72: 68b4 ldr r4, [r6, #8] + 6c74: 6862 ldr r2, [r4, #4] + 6c76: 439a bics r2, r3 + 6c78: 4690 mov r8, r2 + 6c7a: 42aa cmp r2, r5 + 6c7c: d303 bcc.n 6c86 <_malloc_r+0x1de> + 6c7e: 1b53 subs r3, r2, r5 + 6c80: 2b0f cmp r3, #15 + 6c82: dd00 ble.n 6c86 <_malloc_r+0x1de> + 6c84: e086 b.n 6d94 <_malloc_r+0x2ec> + 6c86: 0023 movs r3, r4 + 6c88: 4443 add r3, r8 + 6c8a: 4a6f ldr r2, [pc, #444] ; (6e48 <_malloc_r+0x3a0>) + 6c8c: 9301 str r3, [sp, #4] + 6c8e: 4b6f ldr r3, [pc, #444] ; (6e4c <_malloc_r+0x3a4>) + 6c90: 4693 mov fp, r2 + 6c92: 681b ldr r3, [r3, #0] + 6c94: 6812 ldr r2, [r2, #0] + 6c96: 18eb adds r3, r5, r3 + 6c98: 3201 adds r2, #1 + 6c9a: d100 bne.n 6c9e <_malloc_r+0x1f6> + 6c9c: e168 b.n 6f70 <_malloc_r+0x4c8> + 6c9e: 4a6c ldr r2, [pc, #432] ; (6e50 <_malloc_r+0x3a8>) + 6ca0: 4694 mov ip, r2 + 6ca2: 4463 add r3, ip + 6ca4: 0b1b lsrs r3, r3, #12 + 6ca6: 031b lsls r3, r3, #12 + 6ca8: 9300 str r3, [sp, #0] + 6caa: 9900 ldr r1, [sp, #0] + 6cac: 0038 movs r0, r7 + 6cae: f000 fd47 bl 7740 <_sbrk_r> + 6cb2: 0003 movs r3, r0 + 6cb4: 4681 mov r9, r0 + 6cb6: 3301 adds r3, #1 + 6cb8: d061 beq.n 6d7e <_malloc_r+0x2d6> + 6cba: 9b01 ldr r3, [sp, #4] + 6cbc: 4283 cmp r3, r0 + 6cbe: d900 bls.n 6cc2 <_malloc_r+0x21a> + 6cc0: e0ff b.n 6ec2 <_malloc_r+0x41a> + 6cc2: 4b64 ldr r3, [pc, #400] ; (6e54 <_malloc_r+0x3ac>) + 6cc4: 9a00 ldr r2, [sp, #0] + 6cc6: 469a mov sl, r3 + 6cc8: 681b ldr r3, [r3, #0] + 6cca: 469c mov ip, r3 + 6ccc: 4653 mov r3, sl + 6cce: 4462 add r2, ip + 6cd0: 601a str r2, [r3, #0] + 6cd2: 9b01 ldr r3, [sp, #4] + 6cd4: 0011 movs r1, r2 + 6cd6: 4283 cmp r3, r0 + 6cd8: d100 bne.n 6cdc <_malloc_r+0x234> + 6cda: e155 b.n 6f88 <_malloc_r+0x4e0> + 6cdc: 465b mov r3, fp + 6cde: 681b ldr r3, [r3, #0] + 6ce0: 3301 adds r3, #1 + 6ce2: d100 bne.n 6ce6 <_malloc_r+0x23e> + 6ce4: e16c b.n 6fc0 <_malloc_r+0x518> + 6ce6: 464b mov r3, r9 + 6ce8: 9a01 ldr r2, [sp, #4] + 6cea: 1a9b subs r3, r3, r2 + 6cec: 1859 adds r1, r3, r1 + 6cee: 4653 mov r3, sl + 6cf0: 6019 str r1, [r3, #0] + 6cf2: 2307 movs r3, #7 + 6cf4: 464a mov r2, r9 + 6cf6: 4013 ands r3, r2 + 6cf8: d100 bne.n 6cfc <_malloc_r+0x254> + 6cfa: e124 b.n 6f46 <_malloc_r+0x49e> + 6cfc: 2108 movs r1, #8 + 6cfe: 4689 mov r9, r1 + 6d00: 4955 ldr r1, [pc, #340] ; (6e58 <_malloc_r+0x3b0>) + 6d02: 1ad2 subs r2, r2, r3 + 6d04: 4491 add r9, r2 + 6d06: 1acb subs r3, r1, r3 + 6d08: 9a00 ldr r2, [sp, #0] + 6d0a: 0038 movs r0, r7 + 6d0c: 444a add r2, r9 + 6d0e: 0511 lsls r1, r2, #20 + 6d10: 0d09 lsrs r1, r1, #20 + 6d12: 1a5b subs r3, r3, r1 + 6d14: 0019 movs r1, r3 + 6d16: 469b mov fp, r3 + 6d18: f000 fd12 bl 7740 <_sbrk_r> + 6d1c: 1c43 adds r3, r0, #1 + 6d1e: d100 bne.n 6d22 <_malloc_r+0x27a> + 6d20: e142 b.n 6fa8 <_malloc_r+0x500> + 6d22: 464b mov r3, r9 + 6d24: 1ac0 subs r0, r0, r3 + 6d26: 2301 movs r3, #1 + 6d28: 4458 add r0, fp + 6d2a: 4318 orrs r0, r3 + 6d2c: 4653 mov r3, sl + 6d2e: 681b ldr r3, [r3, #0] + 6d30: 445b add r3, fp + 6d32: 0019 movs r1, r3 + 6d34: 4653 mov r3, sl + 6d36: 6019 str r1, [r3, #0] + 6d38: 464b mov r3, r9 + 6d3a: 60b3 str r3, [r6, #8] + 6d3c: 6058 str r0, [r3, #4] + 6d3e: 42b4 cmp r4, r6 + 6d40: d013 beq.n 6d6a <_malloc_r+0x2c2> + 6d42: 4643 mov r3, r8 + 6d44: 2b0f cmp r3, #15 + 6d46: d800 bhi.n 6d4a <_malloc_r+0x2a2> + 6d48: e0e8 b.n 6f1c <_malloc_r+0x474> + 6d4a: 4643 mov r3, r8 + 6d4c: 2207 movs r2, #7 + 6d4e: 6860 ldr r0, [r4, #4] + 6d50: 3b0c subs r3, #12 + 6d52: 4393 bics r3, r2 + 6d54: 3a06 subs r2, #6 + 6d56: 4002 ands r2, r0 + 6d58: 2005 movs r0, #5 + 6d5a: 431a orrs r2, r3 + 6d5c: 6062 str r2, [r4, #4] + 6d5e: 18e2 adds r2, r4, r3 + 6d60: 6050 str r0, [r2, #4] + 6d62: 6090 str r0, [r2, #8] + 6d64: 2b0f cmp r3, #15 + 6d66: d900 bls.n 6d6a <_malloc_r+0x2c2> + 6d68: e122 b.n 6fb0 <_malloc_r+0x508> + 6d6a: 4b3c ldr r3, [pc, #240] ; (6e5c <_malloc_r+0x3b4>) + 6d6c: 681a ldr r2, [r3, #0] + 6d6e: 4291 cmp r1, r2 + 6d70: d900 bls.n 6d74 <_malloc_r+0x2cc> + 6d72: 6019 str r1, [r3, #0] + 6d74: 4b3a ldr r3, [pc, #232] ; (6e60 <_malloc_r+0x3b8>) + 6d76: 681a ldr r2, [r3, #0] + 6d78: 4291 cmp r1, r2 + 6d7a: d900 bls.n 6d7e <_malloc_r+0x2d6> + 6d7c: 6019 str r1, [r3, #0] + 6d7e: 2303 movs r3, #3 + 6d80: 68b4 ldr r4, [r6, #8] + 6d82: 6862 ldr r2, [r4, #4] + 6d84: 439a bics r2, r3 + 6d86: 1b53 subs r3, r2, r5 + 6d88: 4295 cmp r5, r2 + 6d8a: d900 bls.n 6d8e <_malloc_r+0x2e6> + 6d8c: e0c9 b.n 6f22 <_malloc_r+0x47a> + 6d8e: 2b0f cmp r3, #15 + 6d90: dc00 bgt.n 6d94 <_malloc_r+0x2ec> + 6d92: e0c6 b.n 6f22 <_malloc_r+0x47a> + 6d94: 2201 movs r2, #1 + 6d96: 0029 movs r1, r5 + 6d98: 4313 orrs r3, r2 + 6d9a: 4311 orrs r1, r2 + 6d9c: 1965 adds r5, r4, r5 + 6d9e: 6061 str r1, [r4, #4] + 6da0: 0038 movs r0, r7 + 6da2: 60b5 str r5, [r6, #8] + 6da4: 606b str r3, [r5, #4] + 6da6: f000 f97b bl 70a0 <__malloc_unlock> + 6daa: 0020 movs r0, r4 + 6dac: 3008 adds r0, #8 + 6dae: e74a b.n 6c46 <_malloc_r+0x19e> + 6db0: 2814 cmp r0, #20 + 6db2: d97a bls.n 6eaa <_malloc_r+0x402> + 6db4: 2854 cmp r0, #84 ; 0x54 + 6db6: d900 bls.n 6dba <_malloc_r+0x312> + 6db8: e0ba b.n 6f30 <_malloc_r+0x488> + 6dba: 236e movs r3, #110 ; 0x6e + 6dbc: 4698 mov r8, r3 + 6dbe: 0b28 lsrs r0, r5, #12 + 6dc0: 4480 add r8, r0 + 6dc2: 306f adds r0, #111 ; 0x6f + 6dc4: 00c1 lsls r1, r0, #3 + 6dc6: e696 b.n 6af6 <_malloc_r+0x4e> + 6dc8: 0a5a lsrs r2, r3, #9 + 6dca: 2a04 cmp r2, #4 + 6dcc: d973 bls.n 6eb6 <_malloc_r+0x40e> + 6dce: 2a14 cmp r2, #20 + 6dd0: d900 bls.n 6dd4 <_malloc_r+0x32c> + 6dd2: e0d0 b.n 6f76 <_malloc_r+0x4ce> + 6dd4: 0011 movs r1, r2 + 6dd6: 325c adds r2, #92 ; 0x5c + 6dd8: 315b adds r1, #91 ; 0x5b + 6dda: 00d2 lsls r2, r2, #3 + 6ddc: 2308 movs r3, #8 + 6dde: 425b negs r3, r3 + 6de0: 469c mov ip, r3 + 6de2: 18b2 adds r2, r6, r2 + 6de4: 4494 add ip, r2 + 6de6: 4663 mov r3, ip + 6de8: 689a ldr r2, [r3, #8] + 6dea: 2303 movs r3, #3 + 6dec: 4698 mov r8, r3 + 6dee: 4594 cmp ip, r2 + 6df0: d100 bne.n 6df4 <_malloc_r+0x34c> + 6df2: e0ab b.n 6f4c <_malloc_r+0x4a4> + 6df4: 4643 mov r3, r8 + 6df6: 6851 ldr r1, [r2, #4] + 6df8: 4399 bics r1, r3 + 6dfa: 4589 cmp r9, r1 + 6dfc: d300 bcc.n 6e00 <_malloc_r+0x358> + 6dfe: e095 b.n 6f2c <_malloc_r+0x484> + 6e00: 6892 ldr r2, [r2, #8] + 6e02: 4594 cmp ip, r2 + 6e04: d1f6 bne.n 6df4 <_malloc_r+0x34c> + 6e06: 4663 mov r3, ip + 6e08: 68da ldr r2, [r3, #12] + 6e0a: 6873 ldr r3, [r6, #4] + 6e0c: 4661 mov r1, ip + 6e0e: 60e2 str r2, [r4, #12] + 6e10: 60a1 str r1, [r4, #8] + 6e12: 6094 str r4, [r2, #8] + 6e14: 60cc str r4, [r1, #12] + 6e16: e6b6 b.n 6b86 <_malloc_r+0xde> + 6e18: 2301 movs r3, #1 + 6e1a: 1960 adds r0, r4, r5 + 6e1c: 431d orrs r5, r3 + 6e1e: 6065 str r5, [r4, #4] + 6e20: 6170 str r0, [r6, #20] + 6e22: 6130 str r0, [r6, #16] + 6e24: 60c2 str r2, [r0, #12] + 6e26: 6082 str r2, [r0, #8] + 6e28: 001a movs r2, r3 + 6e2a: 464b mov r3, r9 + 6e2c: 430a orrs r2, r1 + 6e2e: 6042 str r2, [r0, #4] + 6e30: 0038 movs r0, r7 + 6e32: 50e1 str r1, [r4, r3] + 6e34: f000 f934 bl 70a0 <__malloc_unlock> + 6e38: 0020 movs r0, r4 + 6e3a: 3008 adds r0, #8 + 6e3c: e703 b.n 6c46 <_malloc_r+0x19e> + 6e3e: 46c0 nop ; (mov r8, r8) + 6e40: 2000043c .word 0x2000043c + 6e44: 000001ff .word 0x000001ff + 6e48: 20000844 .word 0x20000844 + 6e4c: 20000c94 .word 0x20000c94 + 6e50: 0000100f .word 0x0000100f + 6e54: 20000c64 .word 0x20000c64 + 6e58: 00001008 .word 0x00001008 + 6e5c: 20000c8c .word 0x20000c8c + 6e60: 20000c90 .word 0x20000c90 + 6e64: 6873 ldr r3, [r6, #4] + 6e66: e68e b.n 6b86 <_malloc_r+0xde> + 6e68: 2308 movs r3, #8 + 6e6a: 469b mov fp, r3 + 6e6c: 3b07 subs r3, #7 + 6e6e: 44dc add ip, fp + 6e70: 469b mov fp, r3 + 6e72: 44da add sl, fp + 6e74: 4643 mov r3, r8 + 6e76: 4652 mov r2, sl + 6e78: 4213 tst r3, r2 + 6e7a: d000 beq.n 6e7e <_malloc_r+0x3d6> + 6e7c: e697 b.n 6bae <_malloc_r+0x106> + 6e7e: e037 b.n 6ef0 <_malloc_r+0x448> + 6e80: 68dc ldr r4, [r3, #12] + 6e82: 3002 adds r0, #2 + 6e84: 42a3 cmp r3, r4 + 6e86: d100 bne.n 6e8a <_malloc_r+0x3e2> + 6e88: e655 b.n 6b36 <_malloc_r+0x8e> + 6e8a: e6ca b.n 6c22 <_malloc_r+0x17a> + 6e8c: 2201 movs r2, #1 + 6e8e: 18e3 adds r3, r4, r3 + 6e90: 6859 ldr r1, [r3, #4] + 6e92: 0038 movs r0, r7 + 6e94: 430a orrs r2, r1 + 6e96: 605a str r2, [r3, #4] + 6e98: 68e3 ldr r3, [r4, #12] + 6e9a: 68a2 ldr r2, [r4, #8] + 6e9c: 60d3 str r3, [r2, #12] + 6e9e: 609a str r2, [r3, #8] + 6ea0: f000 f8fe bl 70a0 <__malloc_unlock> + 6ea4: 0020 movs r0, r4 + 6ea6: 3008 adds r0, #8 + 6ea8: e6cd b.n 6c46 <_malloc_r+0x19e> + 6eaa: 235b movs r3, #91 ; 0x5b + 6eac: 4698 mov r8, r3 + 6eae: 4480 add r8, r0 + 6eb0: 305c adds r0, #92 ; 0x5c + 6eb2: 00c1 lsls r1, r0, #3 + 6eb4: e61f b.n 6af6 <_malloc_r+0x4e> + 6eb6: 099a lsrs r2, r3, #6 + 6eb8: 0011 movs r1, r2 + 6eba: 3239 adds r2, #57 ; 0x39 + 6ebc: 3138 adds r1, #56 ; 0x38 + 6ebe: 00d2 lsls r2, r2, #3 + 6ec0: e78c b.n 6ddc <_malloc_r+0x334> + 6ec2: 42b4 cmp r4, r6 + 6ec4: d000 beq.n 6ec8 <_malloc_r+0x420> + 6ec6: e75a b.n 6d7e <_malloc_r+0x2d6> + 6ec8: 4b4f ldr r3, [pc, #316] ; (7008 <_malloc_r+0x560>) + 6eca: 9a00 ldr r2, [sp, #0] + 6ecc: 469a mov sl, r3 + 6ece: 681b ldr r3, [r3, #0] + 6ed0: 469c mov ip, r3 + 6ed2: 4653 mov r3, sl + 6ed4: 4462 add r2, ip + 6ed6: 0011 movs r1, r2 + 6ed8: 601a str r2, [r3, #0] + 6eda: e6ff b.n 6cdc <_malloc_r+0x234> + 6edc: 2308 movs r3, #8 + 6ede: 425b negs r3, r3 + 6ee0: 469c mov ip, r3 + 6ee2: 44e1 add r9, ip + 6ee4: 464b mov r3, r9 + 6ee6: 689b ldr r3, [r3, #8] + 6ee8: 3801 subs r0, #1 + 6eea: 4599 cmp r9, r3 + 6eec: d000 beq.n 6ef0 <_malloc_r+0x448> + 6eee: e084 b.n 6ffa <_malloc_r+0x552> + 6ef0: 4643 mov r3, r8 + 6ef2: 4203 tst r3, r0 + 6ef4: d1f2 bne.n 6edc <_malloc_r+0x434> + 6ef6: 6873 ldr r3, [r6, #4] + 6ef8: 438b bics r3, r1 + 6efa: 6073 str r3, [r6, #4] + 6efc: 0049 lsls r1, r1, #1 + 6efe: 4299 cmp r1, r3 + 6f00: d900 bls.n 6f04 <_malloc_r+0x45c> + 6f02: e6b5 b.n 6c70 <_malloc_r+0x1c8> + 6f04: 2900 cmp r1, #0 + 6f06: d100 bne.n 6f0a <_malloc_r+0x462> + 6f08: e6b2 b.n 6c70 <_malloc_r+0x1c8> + 6f0a: 4650 mov r0, sl + 6f0c: 420b tst r3, r1 + 6f0e: d000 beq.n 6f12 <_malloc_r+0x46a> + 6f10: e648 b.n 6ba4 <_malloc_r+0xfc> + 6f12: 0049 lsls r1, r1, #1 + 6f14: 3004 adds r0, #4 + 6f16: 420b tst r3, r1 + 6f18: d0fb beq.n 6f12 <_malloc_r+0x46a> + 6f1a: e643 b.n 6ba4 <_malloc_r+0xfc> + 6f1c: 2301 movs r3, #1 + 6f1e: 464a mov r2, r9 + 6f20: 6053 str r3, [r2, #4] + 6f22: 0038 movs r0, r7 + 6f24: f000 f8bc bl 70a0 <__malloc_unlock> + 6f28: 2000 movs r0, #0 + 6f2a: e68c b.n 6c46 <_malloc_r+0x19e> + 6f2c: 4694 mov ip, r2 + 6f2e: e76a b.n 6e06 <_malloc_r+0x35e> + 6f30: 23aa movs r3, #170 ; 0xaa + 6f32: 005b lsls r3, r3, #1 + 6f34: 4298 cmp r0, r3 + 6f36: d811 bhi.n 6f5c <_malloc_r+0x4b4> + 6f38: 3bdd subs r3, #221 ; 0xdd + 6f3a: 4698 mov r8, r3 + 6f3c: 0be8 lsrs r0, r5, #15 + 6f3e: 4480 add r8, r0 + 6f40: 3078 adds r0, #120 ; 0x78 + 6f42: 00c1 lsls r1, r0, #3 + 6f44: e5d7 b.n 6af6 <_malloc_r+0x4e> + 6f46: 2380 movs r3, #128 ; 0x80 + 6f48: 015b lsls r3, r3, #5 + 6f4a: e6dd b.n 6d08 <_malloc_r+0x260> + 6f4c: 1089 asrs r1, r1, #2 + 6f4e: 3b02 subs r3, #2 + 6f50: 408b lsls r3, r1 + 6f52: 6872 ldr r2, [r6, #4] + 6f54: 4313 orrs r3, r2 + 6f56: 6073 str r3, [r6, #4] + 6f58: 4662 mov r2, ip + 6f5a: e757 b.n 6e0c <_malloc_r+0x364> + 6f5c: 4b2b ldr r3, [pc, #172] ; (700c <_malloc_r+0x564>) + 6f5e: 4298 cmp r0, r3 + 6f60: d81c bhi.n 6f9c <_malloc_r+0x4f4> + 6f62: 237c movs r3, #124 ; 0x7c + 6f64: 4698 mov r8, r3 + 6f66: 0ca8 lsrs r0, r5, #18 + 6f68: 4480 add r8, r0 + 6f6a: 307d adds r0, #125 ; 0x7d + 6f6c: 00c1 lsls r1, r0, #3 + 6f6e: e5c2 b.n 6af6 <_malloc_r+0x4e> + 6f70: 3310 adds r3, #16 + 6f72: 9300 str r3, [sp, #0] + 6f74: e699 b.n 6caa <_malloc_r+0x202> + 6f76: 2a54 cmp r2, #84 ; 0x54 + 6f78: d826 bhi.n 6fc8 <_malloc_r+0x520> + 6f7a: 464b mov r3, r9 + 6f7c: 0b1a lsrs r2, r3, #12 + 6f7e: 0011 movs r1, r2 + 6f80: 326f adds r2, #111 ; 0x6f + 6f82: 316e adds r1, #110 ; 0x6e + 6f84: 00d2 lsls r2, r2, #3 + 6f86: e729 b.n 6ddc <_malloc_r+0x334> + 6f88: 051b lsls r3, r3, #20 + 6f8a: d000 beq.n 6f8e <_malloc_r+0x4e6> + 6f8c: e6a6 b.n 6cdc <_malloc_r+0x234> + 6f8e: 2001 movs r0, #1 + 6f90: 9b00 ldr r3, [sp, #0] + 6f92: 68b2 ldr r2, [r6, #8] + 6f94: 4443 add r3, r8 + 6f96: 4303 orrs r3, r0 + 6f98: 6053 str r3, [r2, #4] + 6f9a: e6e6 b.n 6d6a <_malloc_r+0x2c2> + 6f9c: 21fe movs r1, #254 ; 0xfe + 6f9e: 237e movs r3, #126 ; 0x7e + 6fa0: 207f movs r0, #127 ; 0x7f + 6fa2: 0089 lsls r1, r1, #2 + 6fa4: 4698 mov r8, r3 + 6fa6: e5a6 b.n 6af6 <_malloc_r+0x4e> + 6fa8: 2300 movs r3, #0 + 6faa: 2001 movs r0, #1 + 6fac: 469b mov fp, r3 + 6fae: e6bd b.n 6d2c <_malloc_r+0x284> + 6fb0: 0021 movs r1, r4 + 6fb2: 0038 movs r0, r7 + 6fb4: 3108 adds r1, #8 + 6fb6: f000 fce1 bl 797c <_free_r> + 6fba: 4653 mov r3, sl + 6fbc: 6819 ldr r1, [r3, #0] + 6fbe: e6d4 b.n 6d6a <_malloc_r+0x2c2> + 6fc0: 465b mov r3, fp + 6fc2: 464a mov r2, r9 + 6fc4: 601a str r2, [r3, #0] + 6fc6: e694 b.n 6cf2 <_malloc_r+0x24a> + 6fc8: 21aa movs r1, #170 ; 0xaa + 6fca: 0049 lsls r1, r1, #1 + 6fcc: 428a cmp r2, r1 + 6fce: d806 bhi.n 6fde <_malloc_r+0x536> + 6fd0: 464b mov r3, r9 + 6fd2: 0bda lsrs r2, r3, #15 + 6fd4: 0011 movs r1, r2 + 6fd6: 3278 adds r2, #120 ; 0x78 + 6fd8: 3177 adds r1, #119 ; 0x77 + 6fda: 00d2 lsls r2, r2, #3 + 6fdc: e6fe b.n 6ddc <_malloc_r+0x334> + 6fde: 490b ldr r1, [pc, #44] ; (700c <_malloc_r+0x564>) + 6fe0: 428a cmp r2, r1 + 6fe2: d806 bhi.n 6ff2 <_malloc_r+0x54a> + 6fe4: 464b mov r3, r9 + 6fe6: 0c9a lsrs r2, r3, #18 + 6fe8: 0011 movs r1, r2 + 6fea: 327d adds r2, #125 ; 0x7d + 6fec: 317c adds r1, #124 ; 0x7c + 6fee: 00d2 lsls r2, r2, #3 + 6ff0: e6f4 b.n 6ddc <_malloc_r+0x334> + 6ff2: 22fe movs r2, #254 ; 0xfe + 6ff4: 217e movs r1, #126 ; 0x7e + 6ff6: 0092 lsls r2, r2, #2 + 6ff8: e6f0 b.n 6ddc <_malloc_r+0x334> + 6ffa: 6873 ldr r3, [r6, #4] + 6ffc: e77e b.n 6efc <_malloc_r+0x454> + 6ffe: 002b movs r3, r5 + 7000: 08e8 lsrs r0, r5, #3 + 7002: 3308 adds r3, #8 + 7004: e605 b.n 6c12 <_malloc_r+0x16a> + 7006: 46c0 nop ; (mov r8, r8) + 7008: 20000c64 .word 0x20000c64 + 700c: 00000554 .word 0x00000554 + +00007010 : + 7010: b570 push {r4, r5, r6, lr} + 7012: b2cd uxtb r5, r1 + 7014: 0783 lsls r3, r0, #30 + 7016: d034 beq.n 7082 + 7018: 1e54 subs r4, r2, #1 + 701a: 2a00 cmp r2, #0 + 701c: d01b beq.n 7056 + 701e: 7803 ldrb r3, [r0, #0] + 7020: 42ab cmp r3, r5 + 7022: d019 beq.n 7058 + 7024: 2203 movs r2, #3 + 7026: e004 b.n 7032 + 7028: 3c01 subs r4, #1 + 702a: d314 bcc.n 7056 + 702c: 7803 ldrb r3, [r0, #0] + 702e: 42ab cmp r3, r5 + 7030: d012 beq.n 7058 + 7032: 3001 adds r0, #1 + 7034: 4210 tst r0, r2 + 7036: d1f7 bne.n 7028 + 7038: 2c03 cmp r4, #3 + 703a: d80e bhi.n 705a + 703c: 2c00 cmp r4, #0 + 703e: d00a beq.n 7056 + 7040: 7803 ldrb r3, [r0, #0] + 7042: 42ab cmp r3, r5 + 7044: d008 beq.n 7058 + 7046: 1904 adds r4, r0, r4 + 7048: e002 b.n 7050 + 704a: 7803 ldrb r3, [r0, #0] + 704c: 42ab cmp r3, r5 + 704e: d003 beq.n 7058 + 7050: 3001 adds r0, #1 + 7052: 4284 cmp r4, r0 + 7054: d1f9 bne.n 704a + 7056: 2000 movs r0, #0 + 7058: bd70 pop {r4, r5, r6, pc} + 705a: 22ff movs r2, #255 ; 0xff + 705c: 060b lsls r3, r1, #24 + 705e: 0c1b lsrs r3, r3, #16 + 7060: 4011 ands r1, r2 + 7062: 4319 orrs r1, r3 + 7064: 040b lsls r3, r1, #16 + 7066: 4e08 ldr r6, [pc, #32] ; (7088 ) + 7068: 4319 orrs r1, r3 + 706a: 6803 ldr r3, [r0, #0] + 706c: 4a07 ldr r2, [pc, #28] ; (708c ) + 706e: 404b eors r3, r1 + 7070: 189a adds r2, r3, r2 + 7072: 439a bics r2, r3 + 7074: 4232 tst r2, r6 + 7076: d1e3 bne.n 7040 + 7078: 3c04 subs r4, #4 + 707a: 3004 adds r0, #4 + 707c: 2c03 cmp r4, #3 + 707e: d8f4 bhi.n 706a + 7080: e7dc b.n 703c + 7082: 0014 movs r4, r2 + 7084: e7d8 b.n 7038 + 7086: 46c0 nop ; (mov r8, r8) + 7088: 80808080 .word 0x80808080 + 708c: fefefeff .word 0xfefefeff + +00007090 <__malloc_lock>: + 7090: b510 push {r4, lr} + 7092: 4802 ldr r0, [pc, #8] ; (709c <__malloc_lock+0xc>) + 7094: f7fd f90a bl 42ac <__retarget_lock_acquire_recursive> + 7098: bd10 pop {r4, pc} + 709a: 46c0 nop ; (mov r8, r8) + 709c: 20000da8 .word 0x20000da8 + +000070a0 <__malloc_unlock>: + 70a0: b510 push {r4, lr} + 70a2: 4802 ldr r0, [pc, #8] ; (70ac <__malloc_unlock+0xc>) + 70a4: f7fd f904 bl 42b0 <__retarget_lock_release_recursive> + 70a8: bd10 pop {r4, pc} + 70aa: 46c0 nop ; (mov r8, r8) + 70ac: 20000da8 .word 0x20000da8 + +000070b0 <_Balloc>: + 70b0: b570 push {r4, r5, r6, lr} + 70b2: 0004 movs r4, r0 + 70b4: 6cc0 ldr r0, [r0, #76] ; 0x4c + 70b6: 000d movs r5, r1 + 70b8: 2800 cmp r0, #0 + 70ba: d00a beq.n 70d2 <_Balloc+0x22> + 70bc: 00ab lsls r3, r5, #2 + 70be: 18c3 adds r3, r0, r3 + 70c0: 6818 ldr r0, [r3, #0] + 70c2: 2800 cmp r0, #0 + 70c4: d00f beq.n 70e6 <_Balloc+0x36> + 70c6: 6802 ldr r2, [r0, #0] + 70c8: 601a str r2, [r3, #0] + 70ca: 2300 movs r3, #0 + 70cc: 6103 str r3, [r0, #16] + 70ce: 60c3 str r3, [r0, #12] + 70d0: bd70 pop {r4, r5, r6, pc} + 70d2: 2221 movs r2, #33 ; 0x21 + 70d4: 2104 movs r1, #4 + 70d6: 0020 movs r0, r4 + 70d8: f000 fbd4 bl 7884 <_calloc_r> + 70dc: 64e0 str r0, [r4, #76] ; 0x4c + 70de: 2800 cmp r0, #0 + 70e0: d1ec bne.n 70bc <_Balloc+0xc> + 70e2: 2000 movs r0, #0 + 70e4: e7f4 b.n 70d0 <_Balloc+0x20> + 70e6: 2601 movs r6, #1 + 70e8: 40ae lsls r6, r5 + 70ea: 1d72 adds r2, r6, #5 + 70ec: 0092 lsls r2, r2, #2 + 70ee: 2101 movs r1, #1 + 70f0: 0020 movs r0, r4 + 70f2: f000 fbc7 bl 7884 <_calloc_r> + 70f6: 2800 cmp r0, #0 + 70f8: d0f3 beq.n 70e2 <_Balloc+0x32> + 70fa: 6045 str r5, [r0, #4] + 70fc: 6086 str r6, [r0, #8] + 70fe: e7e4 b.n 70ca <_Balloc+0x1a> + +00007100 <_Bfree>: + 7100: 2900 cmp r1, #0 + 7102: d006 beq.n 7112 <_Bfree+0x12> + 7104: 684b ldr r3, [r1, #4] + 7106: 009a lsls r2, r3, #2 + 7108: 6cc3 ldr r3, [r0, #76] ; 0x4c + 710a: 189b adds r3, r3, r2 + 710c: 681a ldr r2, [r3, #0] + 710e: 600a str r2, [r1, #0] + 7110: 6019 str r1, [r3, #0] + 7112: 4770 bx lr + +00007114 <__multadd>: + 7114: b5f8 push {r3, r4, r5, r6, r7, lr} + 7116: 46ce mov lr, r9 + 7118: 4647 mov r7, r8 + 711a: 4681 mov r9, r0 + 711c: 0008 movs r0, r1 + 711e: b580 push {r7, lr} + 7120: 000d movs r5, r1 + 7122: 690c ldr r4, [r1, #16] + 7124: 001f movs r7, r3 + 7126: 2100 movs r1, #0 + 7128: 3014 adds r0, #20 + 712a: 6803 ldr r3, [r0, #0] + 712c: 3101 adds r1, #1 + 712e: 041e lsls r6, r3, #16 + 7130: 0c36 lsrs r6, r6, #16 + 7132: 4356 muls r6, r2 + 7134: 0c1b lsrs r3, r3, #16 + 7136: 4353 muls r3, r2 + 7138: 19f6 adds r6, r6, r7 + 713a: 0c37 lsrs r7, r6, #16 + 713c: 19db adds r3, r3, r7 + 713e: 0436 lsls r6, r6, #16 + 7140: 0c1f lsrs r7, r3, #16 + 7142: 0c36 lsrs r6, r6, #16 + 7144: 041b lsls r3, r3, #16 + 7146: 199b adds r3, r3, r6 + 7148: c008 stmia r0!, {r3} + 714a: 428c cmp r4, r1 + 714c: dced bgt.n 712a <__multadd+0x16> + 714e: 2f00 cmp r7, #0 + 7150: d008 beq.n 7164 <__multadd+0x50> + 7152: 68ab ldr r3, [r5, #8] + 7154: 429c cmp r4, r3 + 7156: da0a bge.n 716e <__multadd+0x5a> + 7158: 1d23 adds r3, r4, #4 + 715a: 009b lsls r3, r3, #2 + 715c: 18eb adds r3, r5, r3 + 715e: 3401 adds r4, #1 + 7160: 605f str r7, [r3, #4] + 7162: 612c str r4, [r5, #16] + 7164: 0028 movs r0, r5 + 7166: bc0c pop {r2, r3} + 7168: 4690 mov r8, r2 + 716a: 4699 mov r9, r3 + 716c: bdf8 pop {r3, r4, r5, r6, r7, pc} + 716e: 686b ldr r3, [r5, #4] + 7170: 4648 mov r0, r9 + 7172: 1c59 adds r1, r3, #1 + 7174: f7ff ff9c bl 70b0 <_Balloc> + 7178: 0029 movs r1, r5 + 717a: 692b ldr r3, [r5, #16] + 717c: 4680 mov r8, r0 + 717e: 1c9a adds r2, r3, #2 + 7180: 0092 lsls r2, r2, #2 + 7182: 310c adds r1, #12 + 7184: 300c adds r0, #12 + 7186: f7fc ff81 bl 408c + 718a: 686b ldr r3, [r5, #4] + 718c: 009a lsls r2, r3, #2 + 718e: 464b mov r3, r9 + 7190: 6cdb ldr r3, [r3, #76] ; 0x4c + 7192: 189b adds r3, r3, r2 + 7194: 681a ldr r2, [r3, #0] + 7196: 602a str r2, [r5, #0] + 7198: 601d str r5, [r3, #0] + 719a: 4645 mov r5, r8 + 719c: e7dc b.n 7158 <__multadd+0x44> + 719e: 46c0 nop ; (mov r8, r8) + +000071a0 <__hi0bits>: + 71a0: 0003 movs r3, r0 + 71a2: 0c02 lsrs r2, r0, #16 + 71a4: 2000 movs r0, #0 + 71a6: 2a00 cmp r2, #0 + 71a8: d101 bne.n 71ae <__hi0bits+0xe> + 71aa: 041b lsls r3, r3, #16 + 71ac: 3010 adds r0, #16 + 71ae: 0e1a lsrs r2, r3, #24 + 71b0: d101 bne.n 71b6 <__hi0bits+0x16> + 71b2: 3008 adds r0, #8 + 71b4: 021b lsls r3, r3, #8 + 71b6: 0f1a lsrs r2, r3, #28 + 71b8: d101 bne.n 71be <__hi0bits+0x1e> + 71ba: 3004 adds r0, #4 + 71bc: 011b lsls r3, r3, #4 + 71be: 0f9a lsrs r2, r3, #30 + 71c0: d101 bne.n 71c6 <__hi0bits+0x26> + 71c2: 3002 adds r0, #2 + 71c4: 009b lsls r3, r3, #2 + 71c6: 2b00 cmp r3, #0 + 71c8: db03 blt.n 71d2 <__hi0bits+0x32> + 71ca: 3001 adds r0, #1 + 71cc: 005b lsls r3, r3, #1 + 71ce: d400 bmi.n 71d2 <__hi0bits+0x32> + 71d0: 2020 movs r0, #32 + 71d2: 4770 bx lr + +000071d4 <__lo0bits>: + 71d4: 6803 ldr r3, [r0, #0] + 71d6: 075a lsls r2, r3, #29 + 71d8: d009 beq.n 71ee <__lo0bits+0x1a> + 71da: 2200 movs r2, #0 + 71dc: 07d9 lsls r1, r3, #31 + 71de: d404 bmi.n 71ea <__lo0bits+0x16> + 71e0: 079a lsls r2, r3, #30 + 71e2: d420 bmi.n 7226 <__lo0bits+0x52> + 71e4: 2202 movs r2, #2 + 71e6: 089b lsrs r3, r3, #2 + 71e8: 6003 str r3, [r0, #0] + 71ea: 0010 movs r0, r2 + 71ec: 4770 bx lr + 71ee: 0419 lsls r1, r3, #16 + 71f0: 2200 movs r2, #0 + 71f2: 2900 cmp r1, #0 + 71f4: d101 bne.n 71fa <__lo0bits+0x26> + 71f6: 0c1b lsrs r3, r3, #16 + 71f8: 3210 adds r2, #16 + 71fa: 21ff movs r1, #255 ; 0xff + 71fc: 4219 tst r1, r3 + 71fe: d101 bne.n 7204 <__lo0bits+0x30> + 7200: 3208 adds r2, #8 + 7202: 0a1b lsrs r3, r3, #8 + 7204: 0719 lsls r1, r3, #28 + 7206: d101 bne.n 720c <__lo0bits+0x38> + 7208: 3204 adds r2, #4 + 720a: 091b lsrs r3, r3, #4 + 720c: 0799 lsls r1, r3, #30 + 720e: d101 bne.n 7214 <__lo0bits+0x40> + 7210: 3202 adds r2, #2 + 7212: 089b lsrs r3, r3, #2 + 7214: 07d9 lsls r1, r3, #31 + 7216: d404 bmi.n 7222 <__lo0bits+0x4e> + 7218: 085b lsrs r3, r3, #1 + 721a: d101 bne.n 7220 <__lo0bits+0x4c> + 721c: 2220 movs r2, #32 + 721e: e7e4 b.n 71ea <__lo0bits+0x16> + 7220: 3201 adds r2, #1 + 7222: 6003 str r3, [r0, #0] + 7224: e7e1 b.n 71ea <__lo0bits+0x16> + 7226: 085b lsrs r3, r3, #1 + 7228: 6003 str r3, [r0, #0] + 722a: 2201 movs r2, #1 + 722c: e7dd b.n 71ea <__lo0bits+0x16> + 722e: 46c0 nop ; (mov r8, r8) + +00007230 <__i2b>: + 7230: b510 push {r4, lr} + 7232: 000c movs r4, r1 + 7234: 2101 movs r1, #1 + 7236: f7ff ff3b bl 70b0 <_Balloc> + 723a: 2301 movs r3, #1 + 723c: 6144 str r4, [r0, #20] + 723e: 6103 str r3, [r0, #16] + 7240: bd10 pop {r4, pc} + 7242: 46c0 nop ; (mov r8, r8) + +00007244 <__multiply>: + 7244: b5f0 push {r4, r5, r6, r7, lr} + 7246: 4657 mov r7, sl + 7248: 464e mov r6, r9 + 724a: 4645 mov r5, r8 + 724c: 46de mov lr, fp + 724e: b5e0 push {r5, r6, r7, lr} + 7250: 6914 ldr r4, [r2, #16] + 7252: 690e ldr r6, [r1, #16] + 7254: b085 sub sp, #20 + 7256: 000f movs r7, r1 + 7258: 0015 movs r5, r2 + 725a: 42a6 cmp r6, r4 + 725c: da04 bge.n 7268 <__multiply+0x24> + 725e: 0033 movs r3, r6 + 7260: 0017 movs r7, r2 + 7262: 0026 movs r6, r4 + 7264: 000d movs r5, r1 + 7266: 001c movs r4, r3 + 7268: 1933 adds r3, r6, r4 + 726a: 4698 mov r8, r3 + 726c: 68bb ldr r3, [r7, #8] + 726e: 6879 ldr r1, [r7, #4] + 7270: 4598 cmp r8, r3 + 7272: dd00 ble.n 7276 <__multiply+0x32> + 7274: 3101 adds r1, #1 + 7276: f7ff ff1b bl 70b0 <_Balloc> + 727a: 2214 movs r2, #20 + 727c: 0003 movs r3, r0 + 727e: 4694 mov ip, r2 + 7280: 4463 add r3, ip + 7282: 469b mov fp, r3 + 7284: 4643 mov r3, r8 + 7286: 009b lsls r3, r3, #2 + 7288: 445b add r3, fp + 728a: 0019 movs r1, r3 + 728c: 9302 str r3, [sp, #8] + 728e: 9003 str r0, [sp, #12] + 7290: 465b mov r3, fp + 7292: 2200 movs r2, #0 + 7294: 458b cmp fp, r1 + 7296: d203 bcs.n 72a0 <__multiply+0x5c> + 7298: 9902 ldr r1, [sp, #8] + 729a: c304 stmia r3!, {r2} + 729c: 4299 cmp r1, r3 + 729e: d8fc bhi.n 729a <__multiply+0x56> + 72a0: 2314 movs r3, #20 + 72a2: 00a4 lsls r4, r4, #2 + 72a4: 469a mov sl, r3 + 72a6: 3714 adds r7, #20 + 72a8: 0023 movs r3, r4 + 72aa: 46bc mov ip, r7 + 72ac: 44aa add sl, r5 + 72ae: 00b6 lsls r6, r6, #2 + 72b0: 4453 add r3, sl + 72b2: 9700 str r7, [sp, #0] + 72b4: 44b4 add ip, r6 + 72b6: 9301 str r3, [sp, #4] + 72b8: 459a cmp sl, r3 + 72ba: d24f bcs.n 735c <__multiply+0x118> + 72bc: 4653 mov r3, sl + 72be: 681b ldr r3, [r3, #0] + 72c0: 041e lsls r6, r3, #16 + 72c2: 0c36 lsrs r6, r6, #16 + 72c4: d020 beq.n 7308 <__multiply+0xc4> + 72c6: 465c mov r4, fp + 72c8: 2700 movs r7, #0 + 72ca: 9d00 ldr r5, [sp, #0] + 72cc: 0021 movs r1, r4 + 72ce: cc08 ldmia r4!, {r3} + 72d0: cd04 ldmia r5!, {r2} + 72d2: 4699 mov r9, r3 + 72d4: 4648 mov r0, r9 + 72d6: 0413 lsls r3, r2, #16 + 72d8: 0c1b lsrs r3, r3, #16 + 72da: 4373 muls r3, r6 + 72dc: 0400 lsls r0, r0, #16 + 72de: 0c00 lsrs r0, r0, #16 + 72e0: 181b adds r3, r3, r0 + 72e2: 19d8 adds r0, r3, r7 + 72e4: 0c13 lsrs r3, r2, #16 + 72e6: 464a mov r2, r9 + 72e8: 4373 muls r3, r6 + 72ea: 0c12 lsrs r2, r2, #16 + 72ec: 189b adds r3, r3, r2 + 72ee: 0c02 lsrs r2, r0, #16 + 72f0: 189b adds r3, r3, r2 + 72f2: 0402 lsls r2, r0, #16 + 72f4: 0c1f lsrs r7, r3, #16 + 72f6: 0c12 lsrs r2, r2, #16 + 72f8: 041b lsls r3, r3, #16 + 72fa: 4313 orrs r3, r2 + 72fc: 600b str r3, [r1, #0] + 72fe: 45ac cmp ip, r5 + 7300: d8e4 bhi.n 72cc <__multiply+0x88> + 7302: 4653 mov r3, sl + 7304: 6027 str r7, [r4, #0] + 7306: 681b ldr r3, [r3, #0] + 7308: 0c1e lsrs r6, r3, #16 + 730a: d020 beq.n 734e <__multiply+0x10a> + 730c: 465b mov r3, fp + 730e: 2100 movs r1, #0 + 7310: 681b ldr r3, [r3, #0] + 7312: 465c mov r4, fp + 7314: 0018 movs r0, r3 + 7316: 000f movs r7, r1 + 7318: 4662 mov r2, ip + 731a: 9d00 ldr r5, [sp, #0] + 731c: 8829 ldrh r1, [r5, #0] + 731e: 0c00 lsrs r0, r0, #16 + 7320: 4371 muls r1, r6 + 7322: 1809 adds r1, r1, r0 + 7324: 19c9 adds r1, r1, r7 + 7326: 041b lsls r3, r3, #16 + 7328: 0408 lsls r0, r1, #16 + 732a: 0c1b lsrs r3, r3, #16 + 732c: 4303 orrs r3, r0 + 732e: 6023 str r3, [r4, #0] + 7330: cd08 ldmia r5!, {r3} + 7332: 6860 ldr r0, [r4, #4] + 7334: 0c1b lsrs r3, r3, #16 + 7336: 4373 muls r3, r6 + 7338: 0407 lsls r7, r0, #16 + 733a: 0c3f lsrs r7, r7, #16 + 733c: 19db adds r3, r3, r7 + 733e: 0c09 lsrs r1, r1, #16 + 7340: 185b adds r3, r3, r1 + 7342: 0c1f lsrs r7, r3, #16 + 7344: 3404 adds r4, #4 + 7346: 42aa cmp r2, r5 + 7348: d8e8 bhi.n 731c <__multiply+0xd8> + 734a: 4694 mov ip, r2 + 734c: 6023 str r3, [r4, #0] + 734e: 2304 movs r3, #4 + 7350: 4699 mov r9, r3 + 7352: 9b01 ldr r3, [sp, #4] + 7354: 44ca add sl, r9 + 7356: 44cb add fp, r9 + 7358: 4553 cmp r3, sl + 735a: d8af bhi.n 72bc <__multiply+0x78> + 735c: 4643 mov r3, r8 + 735e: 2b00 cmp r3, #0 + 7360: dd0e ble.n 7380 <__multiply+0x13c> + 7362: 9b02 ldr r3, [sp, #8] + 7364: 3b04 subs r3, #4 + 7366: 681a ldr r2, [r3, #0] + 7368: 2a00 cmp r2, #0 + 736a: d109 bne.n 7380 <__multiply+0x13c> + 736c: 4642 mov r2, r8 + 736e: e003 b.n 7378 <__multiply+0x134> + 7370: 3b04 subs r3, #4 + 7372: 6819 ldr r1, [r3, #0] + 7374: 2900 cmp r1, #0 + 7376: d102 bne.n 737e <__multiply+0x13a> + 7378: 3a01 subs r2, #1 + 737a: 2a00 cmp r2, #0 + 737c: d1f8 bne.n 7370 <__multiply+0x12c> + 737e: 4690 mov r8, r2 + 7380: 9b03 ldr r3, [sp, #12] + 7382: 4642 mov r2, r8 + 7384: 0018 movs r0, r3 + 7386: 611a str r2, [r3, #16] + 7388: b005 add sp, #20 + 738a: bc3c pop {r2, r3, r4, r5} + 738c: 4690 mov r8, r2 + 738e: 4699 mov r9, r3 + 7390: 46a2 mov sl, r4 + 7392: 46ab mov fp, r5 + 7394: bdf0 pop {r4, r5, r6, r7, pc} + 7396: 46c0 nop ; (mov r8, r8) + +00007398 <__pow5mult>: + 7398: b5f8 push {r3, r4, r5, r6, r7, lr} + 739a: 4647 mov r7, r8 + 739c: 46ce mov lr, r9 + 739e: 2303 movs r3, #3 + 73a0: b580 push {r7, lr} + 73a2: 4680 mov r8, r0 + 73a4: 000f movs r7, r1 + 73a6: 0014 movs r4, r2 + 73a8: 4013 ands r3, r2 + 73aa: d13a bne.n 7422 <__pow5mult+0x8a> + 73ac: 10a4 asrs r4, r4, #2 + 73ae: 003e movs r6, r7 + 73b0: 2c00 cmp r4, #0 + 73b2: d025 beq.n 7400 <__pow5mult+0x68> + 73b4: 4643 mov r3, r8 + 73b6: 6c9d ldr r5, [r3, #72] ; 0x48 + 73b8: 2d00 cmp r5, #0 + 73ba: d03b beq.n 7434 <__pow5mult+0x9c> + 73bc: 003e movs r6, r7 + 73be: 2300 movs r3, #0 + 73c0: 2701 movs r7, #1 + 73c2: 4699 mov r9, r3 + 73c4: 4227 tst r7, r4 + 73c6: d107 bne.n 73d8 <__pow5mult+0x40> + 73c8: 1064 asrs r4, r4, #1 + 73ca: d019 beq.n 7400 <__pow5mult+0x68> + 73cc: 6828 ldr r0, [r5, #0] + 73ce: 2800 cmp r0, #0 + 73d0: d01b beq.n 740a <__pow5mult+0x72> + 73d2: 0005 movs r5, r0 + 73d4: 4227 tst r7, r4 + 73d6: d0f7 beq.n 73c8 <__pow5mult+0x30> + 73d8: 002a movs r2, r5 + 73da: 0031 movs r1, r6 + 73dc: 4640 mov r0, r8 + 73de: f7ff ff31 bl 7244 <__multiply> + 73e2: 2e00 cmp r6, #0 + 73e4: d01b beq.n 741e <__pow5mult+0x86> + 73e6: 4642 mov r2, r8 + 73e8: 6cd2 ldr r2, [r2, #76] ; 0x4c + 73ea: 6873 ldr r3, [r6, #4] + 73ec: 4694 mov ip, r2 + 73ee: 009b lsls r3, r3, #2 + 73f0: 4463 add r3, ip + 73f2: 681a ldr r2, [r3, #0] + 73f4: 1064 asrs r4, r4, #1 + 73f6: 6032 str r2, [r6, #0] + 73f8: 601e str r6, [r3, #0] + 73fa: 0006 movs r6, r0 + 73fc: 2c00 cmp r4, #0 + 73fe: d1e5 bne.n 73cc <__pow5mult+0x34> + 7400: 0030 movs r0, r6 + 7402: bc0c pop {r2, r3} + 7404: 4690 mov r8, r2 + 7406: 4699 mov r9, r3 + 7408: bdf8 pop {r3, r4, r5, r6, r7, pc} + 740a: 002a movs r2, r5 + 740c: 0029 movs r1, r5 + 740e: 4640 mov r0, r8 + 7410: f7ff ff18 bl 7244 <__multiply> + 7414: 464b mov r3, r9 + 7416: 6028 str r0, [r5, #0] + 7418: 6003 str r3, [r0, #0] + 741a: 0005 movs r5, r0 + 741c: e7da b.n 73d4 <__pow5mult+0x3c> + 741e: 0006 movs r6, r0 + 7420: e7d2 b.n 73c8 <__pow5mult+0x30> + 7422: 4a0b ldr r2, [pc, #44] ; (7450 <__pow5mult+0xb8>) + 7424: 3b01 subs r3, #1 + 7426: 009b lsls r3, r3, #2 + 7428: 589a ldr r2, [r3, r2] + 742a: 2300 movs r3, #0 + 742c: f7ff fe72 bl 7114 <__multadd> + 7430: 0007 movs r7, r0 + 7432: e7bb b.n 73ac <__pow5mult+0x14> + 7434: 2101 movs r1, #1 + 7436: 4640 mov r0, r8 + 7438: f7ff fe3a bl 70b0 <_Balloc> + 743c: 4b05 ldr r3, [pc, #20] ; (7454 <__pow5mult+0xbc>) + 743e: 0005 movs r5, r0 + 7440: 6143 str r3, [r0, #20] + 7442: 2301 movs r3, #1 + 7444: 6103 str r3, [r0, #16] + 7446: 4643 mov r3, r8 + 7448: 6498 str r0, [r3, #72] ; 0x48 + 744a: 2300 movs r3, #0 + 744c: 6003 str r3, [r0, #0] + 744e: e7b5 b.n 73bc <__pow5mult+0x24> + 7450: 00009990 .word 0x00009990 + 7454: 00000271 .word 0x00000271 + +00007458 <__lshift>: + 7458: b5f8 push {r3, r4, r5, r6, r7, lr} + 745a: 464e mov r6, r9 + 745c: 4645 mov r5, r8 + 745e: 46de mov lr, fp + 7460: 4657 mov r7, sl + 7462: b5e0 push {r5, r6, r7, lr} + 7464: 000e movs r6, r1 + 7466: 6933 ldr r3, [r6, #16] + 7468: 1154 asrs r4, r2, #5 + 746a: 4698 mov r8, r3 + 746c: 44a0 add r8, r4 + 746e: 4643 mov r3, r8 + 7470: 1c5d adds r5, r3, #1 + 7472: 68b3 ldr r3, [r6, #8] + 7474: 4683 mov fp, r0 + 7476: 4691 mov r9, r2 + 7478: 6849 ldr r1, [r1, #4] + 747a: 429d cmp r5, r3 + 747c: dd03 ble.n 7486 <__lshift+0x2e> + 747e: 3101 adds r1, #1 + 7480: 005b lsls r3, r3, #1 + 7482: 429d cmp r5, r3 + 7484: dcfb bgt.n 747e <__lshift+0x26> + 7486: 4658 mov r0, fp + 7488: f7ff fe12 bl 70b0 <_Balloc> + 748c: 0003 movs r3, r0 + 748e: 4684 mov ip, r0 + 7490: 3314 adds r3, #20 + 7492: 2c00 cmp r4, #0 + 7494: dd06 ble.n 74a4 <__lshift+0x4c> + 7496: 2100 movs r1, #0 + 7498: 00a4 lsls r4, r4, #2 + 749a: 001a movs r2, r3 + 749c: 191b adds r3, r3, r4 + 749e: c202 stmia r2!, {r1} + 74a0: 4293 cmp r3, r2 + 74a2: d1fc bne.n 749e <__lshift+0x46> + 74a4: 6932 ldr r2, [r6, #16] + 74a6: 4648 mov r0, r9 + 74a8: 0097 lsls r7, r2, #2 + 74aa: 0031 movs r1, r6 + 74ac: 221f movs r2, #31 + 74ae: 3114 adds r1, #20 + 74b0: 4010 ands r0, r2 + 74b2: 19cf adds r7, r1, r7 + 74b4: 4681 mov r9, r0 + 74b6: 2800 cmp r0, #0 + 74b8: d025 beq.n 7506 <__lshift+0xae> + 74ba: 2220 movs r2, #32 + 74bc: 1a12 subs r2, r2, r0 + 74be: 4692 mov sl, r2 + 74c0: 2200 movs r2, #0 + 74c2: 4648 mov r0, r9 + 74c4: 680c ldr r4, [r1, #0] + 74c6: 4084 lsls r4, r0 + 74c8: 4650 mov r0, sl + 74ca: 4314 orrs r4, r2 + 74cc: 601c str r4, [r3, #0] + 74ce: c904 ldmia r1!, {r2} + 74d0: 3304 adds r3, #4 + 74d2: 40c2 lsrs r2, r0 + 74d4: 428f cmp r7, r1 + 74d6: d8f4 bhi.n 74c2 <__lshift+0x6a> + 74d8: 601a str r2, [r3, #0] + 74da: 2a00 cmp r2, #0 + 74dc: d001 beq.n 74e2 <__lshift+0x8a> + 74de: 4645 mov r5, r8 + 74e0: 3502 adds r5, #2 + 74e2: 4663 mov r3, ip + 74e4: 3d01 subs r5, #1 + 74e6: 611d str r5, [r3, #16] + 74e8: 6873 ldr r3, [r6, #4] + 74ea: 4660 mov r0, ip + 74ec: 009a lsls r2, r3, #2 + 74ee: 465b mov r3, fp + 74f0: 6cdb ldr r3, [r3, #76] ; 0x4c + 74f2: 189b adds r3, r3, r2 + 74f4: 681a ldr r2, [r3, #0] + 74f6: 6032 str r2, [r6, #0] + 74f8: 601e str r6, [r3, #0] + 74fa: bc3c pop {r2, r3, r4, r5} + 74fc: 4690 mov r8, r2 + 74fe: 4699 mov r9, r3 + 7500: 46a2 mov sl, r4 + 7502: 46ab mov fp, r5 + 7504: bdf8 pop {r3, r4, r5, r6, r7, pc} + 7506: c904 ldmia r1!, {r2} + 7508: c304 stmia r3!, {r2} + 750a: 428f cmp r7, r1 + 750c: d9e9 bls.n 74e2 <__lshift+0x8a> + 750e: c904 ldmia r1!, {r2} + 7510: c304 stmia r3!, {r2} + 7512: 428f cmp r7, r1 + 7514: d8f7 bhi.n 7506 <__lshift+0xae> + 7516: e7e4 b.n 74e2 <__lshift+0x8a> + +00007518 <__mcmp>: + 7518: 690a ldr r2, [r1, #16] + 751a: 6903 ldr r3, [r0, #16] + 751c: b530 push {r4, r5, lr} + 751e: 0005 movs r5, r0 + 7520: 1a98 subs r0, r3, r2 + 7522: d111 bne.n 7548 <__mcmp+0x30> + 7524: 0092 lsls r2, r2, #2 + 7526: 3514 adds r5, #20 + 7528: 3114 adds r1, #20 + 752a: 18ab adds r3, r5, r2 + 752c: 1889 adds r1, r1, r2 + 752e: e001 b.n 7534 <__mcmp+0x1c> + 7530: 429d cmp r5, r3 + 7532: d209 bcs.n 7548 <__mcmp+0x30> + 7534: 3b04 subs r3, #4 + 7536: 3904 subs r1, #4 + 7538: 681c ldr r4, [r3, #0] + 753a: 680a ldr r2, [r1, #0] + 753c: 4294 cmp r4, r2 + 753e: d0f7 beq.n 7530 <__mcmp+0x18> + 7540: 4294 cmp r4, r2 + 7542: 4180 sbcs r0, r0 + 7544: 2201 movs r2, #1 + 7546: 4310 orrs r0, r2 + 7548: bd30 pop {r4, r5, pc} + 754a: 46c0 nop ; (mov r8, r8) + +0000754c <__mdiff>: + 754c: b5f8 push {r3, r4, r5, r6, r7, lr} + 754e: 4645 mov r5, r8 + 7550: 46de mov lr, fp + 7552: 4657 mov r7, sl + 7554: 464e mov r6, r9 + 7556: 0014 movs r4, r2 + 7558: 690b ldr r3, [r1, #16] + 755a: 6912 ldr r2, [r2, #16] + 755c: b5e0 push {r5, r6, r7, lr} + 755e: 4688 mov r8, r1 + 7560: 1a9d subs r5, r3, r2 + 7562: d11a bne.n 759a <__mdiff+0x4e> + 7564: 000f movs r7, r1 + 7566: 2114 movs r1, #20 + 7568: 468c mov ip, r1 + 756a: 0092 lsls r2, r2, #2 + 756c: 3714 adds r7, #20 + 756e: 44a4 add ip, r4 + 7570: 18bb adds r3, r7, r2 + 7572: 4462 add r2, ip + 7574: e002 b.n 757c <__mdiff+0x30> + 7576: 429f cmp r7, r3 + 7578: d300 bcc.n 757c <__mdiff+0x30> + 757a: e070 b.n 765e <__mdiff+0x112> + 757c: 3b04 subs r3, #4 + 757e: 3a04 subs r2, #4 + 7580: 681e ldr r6, [r3, #0] + 7582: 6811 ldr r1, [r2, #0] + 7584: 428e cmp r6, r1 + 7586: d0f6 beq.n 7576 <__mdiff+0x2a> + 7588: d300 bcc.n 758c <__mdiff+0x40> + 758a: e071 b.n 7670 <__mdiff+0x124> + 758c: 4643 mov r3, r8 + 758e: 003e movs r6, r7 + 7590: 46a0 mov r8, r4 + 7592: 4667 mov r7, ip + 7594: 001c movs r4, r3 + 7596: 2501 movs r5, #1 + 7598: e006 b.n 75a8 <__mdiff+0x5c> + 759a: 2d00 cmp r5, #0 + 759c: db6a blt.n 7674 <__mdiff+0x128> + 759e: 4647 mov r7, r8 + 75a0: 0026 movs r6, r4 + 75a2: 2500 movs r5, #0 + 75a4: 3714 adds r7, #20 + 75a6: 3614 adds r6, #20 + 75a8: 4643 mov r3, r8 + 75aa: 6859 ldr r1, [r3, #4] + 75ac: f7ff fd80 bl 70b0 <_Balloc> + 75b0: 4643 mov r3, r8 + 75b2: 4681 mov r9, r0 + 75b4: 60c5 str r5, [r0, #12] + 75b6: 6918 ldr r0, [r3, #16] + 75b8: 464d mov r5, r9 + 75ba: 0083 lsls r3, r0, #2 + 75bc: 469c mov ip, r3 + 75be: 6923 ldr r3, [r4, #16] + 75c0: 44bc add ip, r7 + 75c2: 009b lsls r3, r3, #2 + 75c4: 4698 mov r8, r3 + 75c6: 2300 movs r3, #0 + 75c8: 44b0 add r8, r6 + 75ca: 3514 adds r5, #20 + 75cc: 469a mov sl, r3 + 75ce: e000 b.n 75d2 <__mdiff+0x86> + 75d0: 0027 movs r7, r4 + 75d2: ce04 ldmia r6!, {r2} + 75d4: 003c movs r4, r7 + 75d6: 4693 mov fp, r2 + 75d8: 4659 mov r1, fp + 75da: cc08 ldmia r4!, {r3} + 75dc: 0409 lsls r1, r1, #16 + 75de: 041a lsls r2, r3, #16 + 75e0: 0c12 lsrs r2, r2, #16 + 75e2: 4452 add r2, sl + 75e4: 0c09 lsrs r1, r1, #16 + 75e6: 1a52 subs r2, r2, r1 + 75e8: 0c19 lsrs r1, r3, #16 + 75ea: 465b mov r3, fp + 75ec: 0c1b lsrs r3, r3, #16 + 75ee: 1acb subs r3, r1, r3 + 75f0: 1411 asrs r1, r2, #16 + 75f2: 185b adds r3, r3, r1 + 75f4: 0412 lsls r2, r2, #16 + 75f6: 1419 asrs r1, r3, #16 + 75f8: 0c12 lsrs r2, r2, #16 + 75fa: 041b lsls r3, r3, #16 + 75fc: 468a mov sl, r1 + 75fe: 4313 orrs r3, r2 + 7600: 1d29 adds r1, r5, #4 + 7602: 602b str r3, [r5, #0] + 7604: 000d movs r5, r1 + 7606: 45b0 cmp r8, r6 + 7608: d8e2 bhi.n 75d0 <__mdiff+0x84> + 760a: 45a4 cmp ip, r4 + 760c: d916 bls.n 763c <__mdiff+0xf0> + 760e: cc08 ldmia r4!, {r3} + 7610: 041a lsls r2, r3, #16 + 7612: 0c12 lsrs r2, r2, #16 + 7614: 4452 add r2, sl + 7616: 1416 asrs r6, r2, #16 + 7618: 0c1b lsrs r3, r3, #16 + 761a: 199b adds r3, r3, r6 + 761c: 0412 lsls r2, r2, #16 + 761e: 141e asrs r6, r3, #16 + 7620: 0c12 lsrs r2, r2, #16 + 7622: 041b lsls r3, r3, #16 + 7624: 4313 orrs r3, r2 + 7626: 46b2 mov sl, r6 + 7628: c508 stmia r5!, {r3} + 762a: 45a4 cmp ip, r4 + 762c: d8ef bhi.n 760e <__mdiff+0xc2> + 762e: 4662 mov r2, ip + 7630: 2403 movs r4, #3 + 7632: 1bd2 subs r2, r2, r7 + 7634: 3a05 subs r2, #5 + 7636: 43a2 bics r2, r4 + 7638: 3204 adds r2, #4 + 763a: 1889 adds r1, r1, r2 + 763c: 3904 subs r1, #4 + 763e: 2b00 cmp r3, #0 + 7640: d104 bne.n 764c <__mdiff+0x100> + 7642: 3904 subs r1, #4 + 7644: 680b ldr r3, [r1, #0] + 7646: 3801 subs r0, #1 + 7648: 2b00 cmp r3, #0 + 764a: d0fa beq.n 7642 <__mdiff+0xf6> + 764c: 464b mov r3, r9 + 764e: 6118 str r0, [r3, #16] + 7650: 4648 mov r0, r9 + 7652: bc3c pop {r2, r3, r4, r5} + 7654: 4690 mov r8, r2 + 7656: 4699 mov r9, r3 + 7658: 46a2 mov sl, r4 + 765a: 46ab mov fp, r5 + 765c: bdf8 pop {r3, r4, r5, r6, r7, pc} + 765e: 2100 movs r1, #0 + 7660: f7ff fd26 bl 70b0 <_Balloc> + 7664: 2301 movs r3, #1 + 7666: 6103 str r3, [r0, #16] + 7668: 2300 movs r3, #0 + 766a: 4681 mov r9, r0 + 766c: 6143 str r3, [r0, #20] + 766e: e7ef b.n 7650 <__mdiff+0x104> + 7670: 4666 mov r6, ip + 7672: e799 b.n 75a8 <__mdiff+0x5c> + 7674: 0027 movs r7, r4 + 7676: 000e movs r6, r1 + 7678: 46a0 mov r8, r4 + 767a: 3714 adds r7, #20 + 767c: 3614 adds r6, #20 + 767e: 000c movs r4, r1 + 7680: 2501 movs r5, #1 + 7682: e791 b.n 75a8 <__mdiff+0x5c> + +00007684 <__d2b>: + 7684: b5f0 push {r4, r5, r6, r7, lr} + 7686: 2101 movs r1, #1 + 7688: 001c movs r4, r3 + 768a: b083 sub sp, #12 + 768c: 9e08 ldr r6, [sp, #32] + 768e: 0015 movs r5, r2 + 7690: f7ff fd0e bl 70b0 <_Balloc> + 7694: 0323 lsls r3, r4, #12 + 7696: 0064 lsls r4, r4, #1 + 7698: 0007 movs r7, r0 + 769a: 0b1b lsrs r3, r3, #12 + 769c: 0d64 lsrs r4, r4, #21 + 769e: d002 beq.n 76a6 <__d2b+0x22> + 76a0: 2280 movs r2, #128 ; 0x80 + 76a2: 0352 lsls r2, r2, #13 + 76a4: 4313 orrs r3, r2 + 76a6: 9301 str r3, [sp, #4] + 76a8: 2d00 cmp r5, #0 + 76aa: d019 beq.n 76e0 <__d2b+0x5c> + 76ac: 4668 mov r0, sp + 76ae: 9500 str r5, [sp, #0] + 76b0: f7ff fd90 bl 71d4 <__lo0bits> + 76b4: 2800 cmp r0, #0 + 76b6: d130 bne.n 771a <__d2b+0x96> + 76b8: 9b00 ldr r3, [sp, #0] + 76ba: 617b str r3, [r7, #20] + 76bc: 9b01 ldr r3, [sp, #4] + 76be: 61bb str r3, [r7, #24] + 76c0: 1e5a subs r2, r3, #1 + 76c2: 4193 sbcs r3, r2 + 76c4: 1c5d adds r5, r3, #1 + 76c6: 613d str r5, [r7, #16] + 76c8: 2c00 cmp r4, #0 + 76ca: d014 beq.n 76f6 <__d2b+0x72> + 76cc: 4b19 ldr r3, [pc, #100] ; (7734 <__d2b+0xb0>) + 76ce: 469c mov ip, r3 + 76d0: 2335 movs r3, #53 ; 0x35 + 76d2: 4464 add r4, ip + 76d4: 1824 adds r4, r4, r0 + 76d6: 1a18 subs r0, r3, r0 + 76d8: 9b09 ldr r3, [sp, #36] ; 0x24 + 76da: 6034 str r4, [r6, #0] + 76dc: 6018 str r0, [r3, #0] + 76de: e019 b.n 7714 <__d2b+0x90> + 76e0: a801 add r0, sp, #4 + 76e2: f7ff fd77 bl 71d4 <__lo0bits> + 76e6: 9b01 ldr r3, [sp, #4] + 76e8: 3020 adds r0, #32 + 76ea: 617b str r3, [r7, #20] + 76ec: 2301 movs r3, #1 + 76ee: 2501 movs r5, #1 + 76f0: 613b str r3, [r7, #16] + 76f2: 2c00 cmp r4, #0 + 76f4: d1ea bne.n 76cc <__d2b+0x48> + 76f6: 4b10 ldr r3, [pc, #64] ; (7738 <__d2b+0xb4>) + 76f8: 469c mov ip, r3 + 76fa: 4b10 ldr r3, [pc, #64] ; (773c <__d2b+0xb8>) + 76fc: 4460 add r0, ip + 76fe: 18eb adds r3, r5, r3 + 7700: 009b lsls r3, r3, #2 + 7702: 18fb adds r3, r7, r3 + 7704: 6030 str r0, [r6, #0] + 7706: 6958 ldr r0, [r3, #20] + 7708: f7ff fd4a bl 71a0 <__hi0bits> + 770c: 016b lsls r3, r5, #5 + 770e: 1a18 subs r0, r3, r0 + 7710: 9b09 ldr r3, [sp, #36] ; 0x24 + 7712: 6018 str r0, [r3, #0] + 7714: 0038 movs r0, r7 + 7716: b003 add sp, #12 + 7718: bdf0 pop {r4, r5, r6, r7, pc} + 771a: 9b01 ldr r3, [sp, #4] + 771c: 2220 movs r2, #32 + 771e: 0019 movs r1, r3 + 7720: 1a12 subs r2, r2, r0 + 7722: 4091 lsls r1, r2 + 7724: 000a movs r2, r1 + 7726: 40c3 lsrs r3, r0 + 7728: 9900 ldr r1, [sp, #0] + 772a: 9301 str r3, [sp, #4] + 772c: 430a orrs r2, r1 + 772e: 617a str r2, [r7, #20] + 7730: e7c5 b.n 76be <__d2b+0x3a> + 7732: 46c0 nop ; (mov r8, r8) + 7734: fffffbcd .word 0xfffffbcd + 7738: fffffbce .word 0xfffffbce + 773c: 3fffffff .word 0x3fffffff + +00007740 <_sbrk_r>: + 7740: 2300 movs r3, #0 + 7742: b570 push {r4, r5, r6, lr} + 7744: 4c06 ldr r4, [pc, #24] ; (7760 <_sbrk_r+0x20>) + 7746: 0005 movs r5, r0 + 7748: 0008 movs r0, r1 + 774a: 6023 str r3, [r4, #0] + 774c: f7fb f826 bl 279c <_sbrk> + 7750: 1c43 adds r3, r0, #1 + 7752: d000 beq.n 7756 <_sbrk_r+0x16> + 7754: bd70 pop {r4, r5, r6, pc} + 7756: 6823 ldr r3, [r4, #0] + 7758: 2b00 cmp r3, #0 + 775a: d0fb beq.n 7754 <_sbrk_r+0x14> + 775c: 602b str r3, [r5, #0] + 775e: e7f9 b.n 7754 <_sbrk_r+0x14> + 7760: 20000dbc .word 0x20000dbc + +00007764 <__ssprint_r>: + 7764: b5f0 push {r4, r5, r6, r7, lr} + 7766: 4657 mov r7, sl + 7768: 464e mov r6, r9 + 776a: 46de mov lr, fp + 776c: 4645 mov r5, r8 + 776e: b5e0 push {r5, r6, r7, lr} + 7770: 6893 ldr r3, [r2, #8] + 7772: b083 sub sp, #12 + 7774: 9001 str r0, [sp, #4] + 7776: 000e movs r6, r1 + 7778: 4692 mov sl, r2 + 777a: 2b00 cmp r3, #0 + 777c: d070 beq.n 7860 <__ssprint_r+0xfc> + 777e: 688d ldr r5, [r1, #8] + 7780: 6813 ldr r3, [r2, #0] + 7782: 002c movs r4, r5 + 7784: 6808 ldr r0, [r1, #0] + 7786: 001d movs r5, r3 + 7788: e046 b.n 7818 <__ssprint_r+0xb4> + 778a: 2290 movs r2, #144 ; 0x90 + 778c: 89b3 ldrh r3, [r6, #12] + 778e: 00d2 lsls r2, r2, #3 + 7790: 4213 tst r3, r2 + 7792: d030 beq.n 77f6 <__ssprint_r+0x92> + 7794: 6931 ldr r1, [r6, #16] + 7796: 1a42 subs r2, r0, r1 + 7798: 4693 mov fp, r2 + 779a: 6970 ldr r0, [r6, #20] + 779c: 0042 lsls r2, r0, #1 + 779e: 1812 adds r2, r2, r0 + 77a0: 0fd0 lsrs r0, r2, #31 + 77a2: 1882 adds r2, r0, r2 + 77a4: 1052 asrs r2, r2, #1 + 77a6: 4690 mov r8, r2 + 77a8: 465a mov r2, fp + 77aa: 1c50 adds r0, r2, #1 + 77ac: 19c0 adds r0, r0, r7 + 77ae: 4642 mov r2, r8 + 77b0: 4540 cmp r0, r8 + 77b2: d901 bls.n 77b8 <__ssprint_r+0x54> + 77b4: 4680 mov r8, r0 + 77b6: 0002 movs r2, r0 + 77b8: 2080 movs r0, #128 ; 0x80 + 77ba: 00c0 lsls r0, r0, #3 + 77bc: 4203 tst r3, r0 + 77be: d038 beq.n 7832 <__ssprint_r+0xce> + 77c0: 0011 movs r1, r2 + 77c2: 9801 ldr r0, [sp, #4] + 77c4: f7ff f970 bl 6aa8 <_malloc_r> + 77c8: 1e04 subs r4, r0, #0 + 77ca: d054 beq.n 7876 <__ssprint_r+0x112> + 77cc: 465a mov r2, fp + 77ce: 6931 ldr r1, [r6, #16] + 77d0: f7fc fc5c bl 408c + 77d4: 89b3 ldrh r3, [r6, #12] + 77d6: 4a2a ldr r2, [pc, #168] ; (7880 <__ssprint_r+0x11c>) + 77d8: 4013 ands r3, r2 + 77da: 2280 movs r2, #128 ; 0x80 + 77dc: 4313 orrs r3, r2 + 77de: 81b3 strh r3, [r6, #12] + 77e0: 4643 mov r3, r8 + 77e2: 0020 movs r0, r4 + 77e4: 465a mov r2, fp + 77e6: 6134 str r4, [r6, #16] + 77e8: 46b8 mov r8, r7 + 77ea: 003c movs r4, r7 + 77ec: 4458 add r0, fp + 77ee: 6173 str r3, [r6, #20] + 77f0: 1a9b subs r3, r3, r2 + 77f2: 6030 str r0, [r6, #0] + 77f4: 60b3 str r3, [r6, #8] + 77f6: 4642 mov r2, r8 + 77f8: 4649 mov r1, r9 + 77fa: f000 f9b3 bl 7b64 + 77fe: 68b3 ldr r3, [r6, #8] + 7800: 1b1c subs r4, r3, r4 + 7802: 6833 ldr r3, [r6, #0] + 7804: 60b4 str r4, [r6, #8] + 7806: 4443 add r3, r8 + 7808: 6033 str r3, [r6, #0] + 780a: 0018 movs r0, r3 + 780c: 4653 mov r3, sl + 780e: 689b ldr r3, [r3, #8] + 7810: 1bdf subs r7, r3, r7 + 7812: 4653 mov r3, sl + 7814: 609f str r7, [r3, #8] + 7816: d023 beq.n 7860 <__ssprint_r+0xfc> + 7818: 686f ldr r7, [r5, #4] + 781a: 002b movs r3, r5 + 781c: 3508 adds r5, #8 + 781e: 2f00 cmp r7, #0 + 7820: d0fa beq.n 7818 <__ssprint_r+0xb4> + 7822: 681b ldr r3, [r3, #0] + 7824: 46a0 mov r8, r4 + 7826: 4699 mov r9, r3 + 7828: 42a7 cmp r7, r4 + 782a: d2ae bcs.n 778a <__ssprint_r+0x26> + 782c: 003c movs r4, r7 + 782e: 46b8 mov r8, r7 + 7830: e7e1 b.n 77f6 <__ssprint_r+0x92> + 7832: 9801 ldr r0, [sp, #4] + 7834: f000 f9e6 bl 7c04 <_realloc_r> + 7838: 1e04 subs r4, r0, #0 + 783a: d1d1 bne.n 77e0 <__ssprint_r+0x7c> + 783c: 9c01 ldr r4, [sp, #4] + 783e: 6931 ldr r1, [r6, #16] + 7840: 0020 movs r0, r4 + 7842: f000 f89b bl 797c <_free_r> + 7846: 230c movs r3, #12 + 7848: 6023 str r3, [r4, #0] + 784a: 2240 movs r2, #64 ; 0x40 + 784c: 89b3 ldrh r3, [r6, #12] + 784e: 2001 movs r0, #1 + 7850: 4313 orrs r3, r2 + 7852: 81b3 strh r3, [r6, #12] + 7854: 4652 mov r2, sl + 7856: 2300 movs r3, #0 + 7858: 4240 negs r0, r0 + 785a: 6093 str r3, [r2, #8] + 785c: 6053 str r3, [r2, #4] + 785e: e003 b.n 7868 <__ssprint_r+0x104> + 7860: 2300 movs r3, #0 + 7862: 4652 mov r2, sl + 7864: 2000 movs r0, #0 + 7866: 6053 str r3, [r2, #4] + 7868: b003 add sp, #12 + 786a: bc3c pop {r2, r3, r4, r5} + 786c: 4690 mov r8, r2 + 786e: 4699 mov r9, r3 + 7870: 46a2 mov sl, r4 + 7872: 46ab mov fp, r5 + 7874: bdf0 pop {r4, r5, r6, r7, pc} + 7876: 230c movs r3, #12 + 7878: 9a01 ldr r2, [sp, #4] + 787a: 6013 str r3, [r2, #0] + 787c: e7e5 b.n 784a <__ssprint_r+0xe6> + 787e: 46c0 nop ; (mov r8, r8) + 7880: fffffb7f .word 0xfffffb7f + +00007884 <_calloc_r>: + 7884: b510 push {r4, lr} + 7886: 4351 muls r1, r2 + 7888: f7ff f90e bl 6aa8 <_malloc_r> + 788c: 1e04 subs r4, r0, #0 + 788e: d01c beq.n 78ca <_calloc_r+0x46> + 7890: 0003 movs r3, r0 + 7892: 3b08 subs r3, #8 + 7894: 685a ldr r2, [r3, #4] + 7896: 2303 movs r3, #3 + 7898: 439a bics r2, r3 + 789a: 3a04 subs r2, #4 + 789c: 2a24 cmp r2, #36 ; 0x24 + 789e: d816 bhi.n 78ce <_calloc_r+0x4a> + 78a0: 0003 movs r3, r0 + 78a2: 2a13 cmp r2, #19 + 78a4: d90d bls.n 78c2 <_calloc_r+0x3e> + 78a6: 2100 movs r1, #0 + 78a8: 3308 adds r3, #8 + 78aa: 6001 str r1, [r0, #0] + 78ac: 6041 str r1, [r0, #4] + 78ae: 2a1b cmp r2, #27 + 78b0: d907 bls.n 78c2 <_calloc_r+0x3e> + 78b2: 6081 str r1, [r0, #8] + 78b4: 60c1 str r1, [r0, #12] + 78b6: 2a24 cmp r2, #36 ; 0x24 + 78b8: d10d bne.n 78d6 <_calloc_r+0x52> + 78ba: 0003 movs r3, r0 + 78bc: 6101 str r1, [r0, #16] + 78be: 3318 adds r3, #24 + 78c0: 6141 str r1, [r0, #20] + 78c2: 2200 movs r2, #0 + 78c4: 601a str r2, [r3, #0] + 78c6: 605a str r2, [r3, #4] + 78c8: 609a str r2, [r3, #8] + 78ca: 0020 movs r0, r4 + 78cc: bd10 pop {r4, pc} + 78ce: 2100 movs r1, #0 + 78d0: f7fc fc1e bl 4110 + 78d4: e7f9 b.n 78ca <_calloc_r+0x46> + 78d6: 0003 movs r3, r0 + 78d8: 3310 adds r3, #16 + 78da: e7f2 b.n 78c2 <_calloc_r+0x3e> + +000078dc <_malloc_trim_r>: + 78dc: b5f8 push {r3, r4, r5, r6, r7, lr} + 78de: 000c movs r4, r1 + 78e0: 0006 movs r6, r0 + 78e2: f7ff fbd5 bl 7090 <__malloc_lock> + 78e6: 4f20 ldr r7, [pc, #128] ; (7968 <_malloc_trim_r+0x8c>) + 78e8: 68bb ldr r3, [r7, #8] + 78ea: 685d ldr r5, [r3, #4] + 78ec: 2303 movs r3, #3 + 78ee: 439d bics r5, r3 + 78f0: 4b1e ldr r3, [pc, #120] ; (796c <_malloc_trim_r+0x90>) + 78f2: 1b2c subs r4, r5, r4 + 78f4: 469c mov ip, r3 + 78f6: 4464 add r4, ip + 78f8: 0b24 lsrs r4, r4, #12 + 78fa: 4b1d ldr r3, [pc, #116] ; (7970 <_malloc_trim_r+0x94>) + 78fc: 3c01 subs r4, #1 + 78fe: 0324 lsls r4, r4, #12 + 7900: 429c cmp r4, r3 + 7902: dd07 ble.n 7914 <_malloc_trim_r+0x38> + 7904: 2100 movs r1, #0 + 7906: 0030 movs r0, r6 + 7908: f7ff ff1a bl 7740 <_sbrk_r> + 790c: 68bb ldr r3, [r7, #8] + 790e: 195b adds r3, r3, r5 + 7910: 4298 cmp r0, r3 + 7912: d004 beq.n 791e <_malloc_trim_r+0x42> + 7914: 0030 movs r0, r6 + 7916: f7ff fbc3 bl 70a0 <__malloc_unlock> + 791a: 2000 movs r0, #0 + 791c: bdf8 pop {r3, r4, r5, r6, r7, pc} + 791e: 4261 negs r1, r4 + 7920: 0030 movs r0, r6 + 7922: f7ff ff0d bl 7740 <_sbrk_r> + 7926: 1c43 adds r3, r0, #1 + 7928: d00d beq.n 7946 <_malloc_trim_r+0x6a> + 792a: 2201 movs r2, #1 + 792c: 68bb ldr r3, [r7, #8] + 792e: 1b2d subs r5, r5, r4 + 7930: 4315 orrs r5, r2 + 7932: 605d str r5, [r3, #4] + 7934: 4b0f ldr r3, [pc, #60] ; (7974 <_malloc_trim_r+0x98>) + 7936: 0030 movs r0, r6 + 7938: 681a ldr r2, [r3, #0] + 793a: 1b14 subs r4, r2, r4 + 793c: 601c str r4, [r3, #0] + 793e: f7ff fbaf bl 70a0 <__malloc_unlock> + 7942: 2001 movs r0, #1 + 7944: e7ea b.n 791c <_malloc_trim_r+0x40> + 7946: 2100 movs r1, #0 + 7948: 0030 movs r0, r6 + 794a: f7ff fef9 bl 7740 <_sbrk_r> + 794e: 68ba ldr r2, [r7, #8] + 7950: 1a83 subs r3, r0, r2 + 7952: 2b0f cmp r3, #15 + 7954: ddde ble.n 7914 <_malloc_trim_r+0x38> + 7956: 4908 ldr r1, [pc, #32] ; (7978 <_malloc_trim_r+0x9c>) + 7958: 6809 ldr r1, [r1, #0] + 795a: 1a40 subs r0, r0, r1 + 795c: 4905 ldr r1, [pc, #20] ; (7974 <_malloc_trim_r+0x98>) + 795e: 6008 str r0, [r1, #0] + 7960: 2101 movs r1, #1 + 7962: 430b orrs r3, r1 + 7964: 6053 str r3, [r2, #4] + 7966: e7d5 b.n 7914 <_malloc_trim_r+0x38> + 7968: 2000043c .word 0x2000043c + 796c: 00000fef .word 0x00000fef + 7970: 00000fff .word 0x00000fff + 7974: 20000c64 .word 0x20000c64 + 7978: 20000844 .word 0x20000844 + +0000797c <_free_r>: + 797c: b5f8 push {r3, r4, r5, r6, r7, lr} + 797e: 0004 movs r4, r0 + 7980: 1e0d subs r5, r1, #0 + 7982: d03c beq.n 79fe <_free_r+0x82> + 7984: f7ff fb84 bl 7090 <__malloc_lock> + 7988: 0029 movs r1, r5 + 798a: 3908 subs r1, #8 + 798c: 6848 ldr r0, [r1, #4] + 798e: 2301 movs r3, #1 + 7990: 0005 movs r5, r0 + 7992: 2603 movs r6, #3 + 7994: 439d bics r5, r3 + 7996: 194a adds r2, r1, r5 + 7998: 469c mov ip, r3 + 799a: 4f61 ldr r7, [pc, #388] ; (7b20 <_free_r+0x1a4>) + 799c: 6853 ldr r3, [r2, #4] + 799e: 43b3 bics r3, r6 + 79a0: 68be ldr r6, [r7, #8] + 79a2: 42b2 cmp r2, r6 + 79a4: d056 beq.n 7a54 <_free_r+0xd8> + 79a6: 4666 mov r6, ip + 79a8: 6053 str r3, [r2, #4] + 79aa: 4206 tst r6, r0 + 79ac: d10a bne.n 79c4 <_free_r+0x48> + 79ae: 003e movs r6, r7 + 79b0: 6808 ldr r0, [r1, #0] + 79b2: 3608 adds r6, #8 + 79b4: 1a09 subs r1, r1, r0 + 79b6: 182d adds r5, r5, r0 + 79b8: 6888 ldr r0, [r1, #8] + 79ba: 42b0 cmp r0, r6 + 79bc: d065 beq.n 7a8a <_free_r+0x10e> + 79be: 68ce ldr r6, [r1, #12] + 79c0: 60c6 str r6, [r0, #12] + 79c2: 60b0 str r0, [r6, #8] + 79c4: 2001 movs r0, #1 + 79c6: 18d6 adds r6, r2, r3 + 79c8: 6876 ldr r6, [r6, #4] + 79ca: 4206 tst r6, r0 + 79cc: d033 beq.n 7a36 <_free_r+0xba> + 79ce: 4b55 ldr r3, [pc, #340] ; (7b24 <_free_r+0x1a8>) + 79d0: 4328 orrs r0, r5 + 79d2: 6048 str r0, [r1, #4] + 79d4: 514d str r5, [r1, r5] + 79d6: 429d cmp r5, r3 + 79d8: d812 bhi.n 7a00 <_free_r+0x84> + 79da: 08ed lsrs r5, r5, #3 + 79dc: 3bff subs r3, #255 ; 0xff + 79de: 10aa asrs r2, r5, #2 + 79e0: 3bff subs r3, #255 ; 0xff + 79e2: 4093 lsls r3, r2 + 79e4: 687a ldr r2, [r7, #4] + 79e6: 00ed lsls r5, r5, #3 + 79e8: 4313 orrs r3, r2 + 79ea: 607b str r3, [r7, #4] + 79ec: 19ef adds r7, r5, r7 + 79ee: 68bb ldr r3, [r7, #8] + 79f0: 60cf str r7, [r1, #12] + 79f2: 608b str r3, [r1, #8] + 79f4: 60b9 str r1, [r7, #8] + 79f6: 60d9 str r1, [r3, #12] + 79f8: 0020 movs r0, r4 + 79fa: f7ff fb51 bl 70a0 <__malloc_unlock> + 79fe: bdf8 pop {r3, r4, r5, r6, r7, pc} + 7a00: 0a68 lsrs r0, r5, #9 + 7a02: 2804 cmp r0, #4 + 7a04: d850 bhi.n 7aa8 <_free_r+0x12c> + 7a06: 09a8 lsrs r0, r5, #6 + 7a08: 0002 movs r2, r0 + 7a0a: 3039 adds r0, #57 ; 0x39 + 7a0c: 3238 adds r2, #56 ; 0x38 + 7a0e: 00c0 lsls r0, r0, #3 + 7a10: 1838 adds r0, r7, r0 + 7a12: 3808 subs r0, #8 + 7a14: 6883 ldr r3, [r0, #8] + 7a16: 2603 movs r6, #3 + 7a18: 4298 cmp r0, r3 + 7a1a: d04c beq.n 7ab6 <_free_r+0x13a> + 7a1c: 685a ldr r2, [r3, #4] + 7a1e: 43b2 bics r2, r6 + 7a20: 4295 cmp r5, r2 + 7a22: d230 bcs.n 7a86 <_free_r+0x10a> + 7a24: 689b ldr r3, [r3, #8] + 7a26: 4298 cmp r0, r3 + 7a28: d1f8 bne.n 7a1c <_free_r+0xa0> + 7a2a: 68c3 ldr r3, [r0, #12] + 7a2c: 60cb str r3, [r1, #12] + 7a2e: 6088 str r0, [r1, #8] + 7a30: 6099 str r1, [r3, #8] + 7a32: 60c1 str r1, [r0, #12] + 7a34: e7e0 b.n 79f8 <_free_r+0x7c> + 7a36: 18ed adds r5, r5, r3 + 7a38: 4e3b ldr r6, [pc, #236] ; (7b28 <_free_r+0x1ac>) + 7a3a: 6893 ldr r3, [r2, #8] + 7a3c: 42b3 cmp r3, r6 + 7a3e: d042 beq.n 7ac6 <_free_r+0x14a> + 7a40: 68d2 ldr r2, [r2, #12] + 7a42: 4328 orrs r0, r5 + 7a44: 60da str r2, [r3, #12] + 7a46: 6093 str r3, [r2, #8] + 7a48: 4b36 ldr r3, [pc, #216] ; (7b24 <_free_r+0x1a8>) + 7a4a: 6048 str r0, [r1, #4] + 7a4c: 514d str r5, [r1, r5] + 7a4e: 429d cmp r5, r3 + 7a50: d8d6 bhi.n 7a00 <_free_r+0x84> + 7a52: e7c2 b.n 79da <_free_r+0x5e> + 7a54: 4662 mov r2, ip + 7a56: 18eb adds r3, r5, r3 + 7a58: 4202 tst r2, r0 + 7a5a: d106 bne.n 7a6a <_free_r+0xee> + 7a5c: 680a ldr r2, [r1, #0] + 7a5e: 1a89 subs r1, r1, r2 + 7a60: 6888 ldr r0, [r1, #8] + 7a62: 189b adds r3, r3, r2 + 7a64: 68ca ldr r2, [r1, #12] + 7a66: 60c2 str r2, [r0, #12] + 7a68: 6090 str r0, [r2, #8] + 7a6a: 2201 movs r2, #1 + 7a6c: 431a orrs r2, r3 + 7a6e: 604a str r2, [r1, #4] + 7a70: 4a2e ldr r2, [pc, #184] ; (7b2c <_free_r+0x1b0>) + 7a72: 60b9 str r1, [r7, #8] + 7a74: 6812 ldr r2, [r2, #0] + 7a76: 4293 cmp r3, r2 + 7a78: d3be bcc.n 79f8 <_free_r+0x7c> + 7a7a: 4b2d ldr r3, [pc, #180] ; (7b30 <_free_r+0x1b4>) + 7a7c: 0020 movs r0, r4 + 7a7e: 6819 ldr r1, [r3, #0] + 7a80: f7ff ff2c bl 78dc <_malloc_trim_r> + 7a84: e7b8 b.n 79f8 <_free_r+0x7c> + 7a86: 0018 movs r0, r3 + 7a88: e7cf b.n 7a2a <_free_r+0xae> + 7a8a: 4666 mov r6, ip + 7a8c: 18d0 adds r0, r2, r3 + 7a8e: 6840 ldr r0, [r0, #4] + 7a90: 4230 tst r0, r6 + 7a92: d13f bne.n 7b14 <_free_r+0x198> + 7a94: 6890 ldr r0, [r2, #8] + 7a96: 195d adds r5, r3, r5 + 7a98: 68d3 ldr r3, [r2, #12] + 7a9a: 60c3 str r3, [r0, #12] + 7a9c: 6098 str r0, [r3, #8] + 7a9e: 4663 mov r3, ip + 7aa0: 432b orrs r3, r5 + 7aa2: 604b str r3, [r1, #4] + 7aa4: 514d str r5, [r1, r5] + 7aa6: e7a7 b.n 79f8 <_free_r+0x7c> + 7aa8: 2814 cmp r0, #20 + 7aaa: d814 bhi.n 7ad6 <_free_r+0x15a> + 7aac: 0002 movs r2, r0 + 7aae: 305c adds r0, #92 ; 0x5c + 7ab0: 325b adds r2, #91 ; 0x5b + 7ab2: 00c0 lsls r0, r0, #3 + 7ab4: e7ac b.n 7a10 <_free_r+0x94> + 7ab6: 2301 movs r3, #1 + 7ab8: 1092 asrs r2, r2, #2 + 7aba: 4093 lsls r3, r2 + 7abc: 687a ldr r2, [r7, #4] + 7abe: 4313 orrs r3, r2 + 7ac0: 607b str r3, [r7, #4] + 7ac2: 0003 movs r3, r0 + 7ac4: e7b2 b.n 7a2c <_free_r+0xb0> + 7ac6: 4328 orrs r0, r5 + 7ac8: 60d9 str r1, [r3, #12] + 7aca: 6099 str r1, [r3, #8] + 7acc: 60cb str r3, [r1, #12] + 7ace: 608b str r3, [r1, #8] + 7ad0: 6048 str r0, [r1, #4] + 7ad2: 514d str r5, [r1, r5] + 7ad4: e790 b.n 79f8 <_free_r+0x7c> + 7ad6: 2854 cmp r0, #84 ; 0x54 + 7ad8: d805 bhi.n 7ae6 <_free_r+0x16a> + 7ada: 0b28 lsrs r0, r5, #12 + 7adc: 0002 movs r2, r0 + 7ade: 306f adds r0, #111 ; 0x6f + 7ae0: 326e adds r2, #110 ; 0x6e + 7ae2: 00c0 lsls r0, r0, #3 + 7ae4: e794 b.n 7a10 <_free_r+0x94> + 7ae6: 22aa movs r2, #170 ; 0xaa + 7ae8: 0052 lsls r2, r2, #1 + 7aea: 4290 cmp r0, r2 + 7aec: d805 bhi.n 7afa <_free_r+0x17e> + 7aee: 0be8 lsrs r0, r5, #15 + 7af0: 0002 movs r2, r0 + 7af2: 3078 adds r0, #120 ; 0x78 + 7af4: 3277 adds r2, #119 ; 0x77 + 7af6: 00c0 lsls r0, r0, #3 + 7af8: e78a b.n 7a10 <_free_r+0x94> + 7afa: 4a0e ldr r2, [pc, #56] ; (7b34 <_free_r+0x1b8>) + 7afc: 4290 cmp r0, r2 + 7afe: d805 bhi.n 7b0c <_free_r+0x190> + 7b00: 0ca8 lsrs r0, r5, #18 + 7b02: 0002 movs r2, r0 + 7b04: 307d adds r0, #125 ; 0x7d + 7b06: 327c adds r2, #124 ; 0x7c + 7b08: 00c0 lsls r0, r0, #3 + 7b0a: e781 b.n 7a10 <_free_r+0x94> + 7b0c: 20fe movs r0, #254 ; 0xfe + 7b0e: 227e movs r2, #126 ; 0x7e + 7b10: 0080 lsls r0, r0, #2 + 7b12: e77d b.n 7a10 <_free_r+0x94> + 7b14: 4663 mov r3, ip + 7b16: 432b orrs r3, r5 + 7b18: 604b str r3, [r1, #4] + 7b1a: 6015 str r5, [r2, #0] + 7b1c: e76c b.n 79f8 <_free_r+0x7c> + 7b1e: 46c0 nop ; (mov r8, r8) + 7b20: 2000043c .word 0x2000043c + 7b24: 000001ff .word 0x000001ff + 7b28: 20000444 .word 0x20000444 + 7b2c: 20000848 .word 0x20000848 + 7b30: 20000c94 .word 0x20000c94 + 7b34: 00000554 .word 0x00000554 + +00007b38 <__ascii_mbtowc>: + 7b38: b082 sub sp, #8 + 7b3a: 2900 cmp r1, #0 + 7b3c: d00a beq.n 7b54 <__ascii_mbtowc+0x1c> + 7b3e: 2a00 cmp r2, #0 + 7b40: d00b beq.n 7b5a <__ascii_mbtowc+0x22> + 7b42: 2b00 cmp r3, #0 + 7b44: d00b beq.n 7b5e <__ascii_mbtowc+0x26> + 7b46: 7813 ldrb r3, [r2, #0] + 7b48: 600b str r3, [r1, #0] + 7b4a: 7810 ldrb r0, [r2, #0] + 7b4c: 1e43 subs r3, r0, #1 + 7b4e: 4198 sbcs r0, r3 + 7b50: b002 add sp, #8 + 7b52: 4770 bx lr + 7b54: a901 add r1, sp, #4 + 7b56: 2a00 cmp r2, #0 + 7b58: d1f3 bne.n 7b42 <__ascii_mbtowc+0xa> + 7b5a: 2000 movs r0, #0 + 7b5c: e7f8 b.n 7b50 <__ascii_mbtowc+0x18> + 7b5e: 2002 movs r0, #2 + 7b60: 4240 negs r0, r0 + 7b62: e7f5 b.n 7b50 <__ascii_mbtowc+0x18> + +00007b64 : + 7b64: b5f0 push {r4, r5, r6, r7, lr} + 7b66: 4288 cmp r0, r1 + 7b68: d90a bls.n 7b80 + 7b6a: 188b adds r3, r1, r2 + 7b6c: 4298 cmp r0, r3 + 7b6e: d207 bcs.n 7b80 + 7b70: 1e53 subs r3, r2, #1 + 7b72: 2a00 cmp r2, #0 + 7b74: d003 beq.n 7b7e + 7b76: 5cca ldrb r2, [r1, r3] + 7b78: 54c2 strb r2, [r0, r3] + 7b7a: 3b01 subs r3, #1 + 7b7c: d2fb bcs.n 7b76 + 7b7e: bdf0 pop {r4, r5, r6, r7, pc} + 7b80: 0005 movs r5, r0 + 7b82: 2a0f cmp r2, #15 + 7b84: d808 bhi.n 7b98 + 7b86: 2a00 cmp r2, #0 + 7b88: d0f9 beq.n 7b7e + 7b8a: 2300 movs r3, #0 + 7b8c: 5ccc ldrb r4, [r1, r3] + 7b8e: 54ec strb r4, [r5, r3] + 7b90: 3301 adds r3, #1 + 7b92: 4293 cmp r3, r2 + 7b94: d1fa bne.n 7b8c + 7b96: e7f2 b.n 7b7e + 7b98: 000b movs r3, r1 + 7b9a: 4303 orrs r3, r0 + 7b9c: 079b lsls r3, r3, #30 + 7b9e: d12d bne.n 7bfc + 7ba0: 0015 movs r5, r2 + 7ba2: 000c movs r4, r1 + 7ba4: 0003 movs r3, r0 + 7ba6: 3d10 subs r5, #16 + 7ba8: 092f lsrs r7, r5, #4 + 7baa: 3701 adds r7, #1 + 7bac: 013f lsls r7, r7, #4 + 7bae: 19c7 adds r7, r0, r7 + 7bb0: 6826 ldr r6, [r4, #0] + 7bb2: 601e str r6, [r3, #0] + 7bb4: 6866 ldr r6, [r4, #4] + 7bb6: 605e str r6, [r3, #4] + 7bb8: 68a6 ldr r6, [r4, #8] + 7bba: 609e str r6, [r3, #8] + 7bbc: 68e6 ldr r6, [r4, #12] + 7bbe: 3410 adds r4, #16 + 7bc0: 60de str r6, [r3, #12] + 7bc2: 3310 adds r3, #16 + 7bc4: 429f cmp r7, r3 + 7bc6: d1f3 bne.n 7bb0 + 7bc8: 240f movs r4, #15 + 7bca: 43a5 bics r5, r4 + 7bcc: 3510 adds r5, #16 + 7bce: 1949 adds r1, r1, r5 + 7bd0: 4014 ands r4, r2 + 7bd2: 1945 adds r5, r0, r5 + 7bd4: 2c03 cmp r4, #3 + 7bd6: d913 bls.n 7c00 + 7bd8: 2300 movs r3, #0 + 7bda: 1f27 subs r7, r4, #4 + 7bdc: 08be lsrs r6, r7, #2 + 7bde: 3601 adds r6, #1 + 7be0: 00b6 lsls r6, r6, #2 + 7be2: 58cc ldr r4, [r1, r3] + 7be4: 50ec str r4, [r5, r3] + 7be6: 3304 adds r3, #4 + 7be8: 42b3 cmp r3, r6 + 7bea: d1fa bne.n 7be2 + 7bec: 2603 movs r6, #3 + 7bee: 43b7 bics r7, r6 + 7bf0: 1d3c adds r4, r7, #4 + 7bf2: 1909 adds r1, r1, r4 + 7bf4: 192d adds r5, r5, r4 + 7bf6: 4032 ands r2, r6 + 7bf8: d1c7 bne.n 7b8a + 7bfa: e7c0 b.n 7b7e + 7bfc: 0005 movs r5, r0 + 7bfe: e7c4 b.n 7b8a + 7c00: 0022 movs r2, r4 + 7c02: e7c0 b.n 7b86 + +00007c04 <_realloc_r>: + 7c04: b5f0 push {r4, r5, r6, r7, lr} + 7c06: 464e mov r6, r9 + 7c08: 4645 mov r5, r8 + 7c0a: 46de mov lr, fp + 7c0c: 4657 mov r7, sl + 7c0e: b5e0 push {r5, r6, r7, lr} + 7c10: b085 sub sp, #20 + 7c12: 9001 str r0, [sp, #4] + 7c14: 000e movs r6, r1 + 7c16: 0015 movs r5, r2 + 7c18: 2900 cmp r1, #0 + 7c1a: d100 bne.n 7c1e <_realloc_r+0x1a> + 7c1c: e09e b.n 7d5c <_realloc_r+0x158> + 7c1e: 0037 movs r7, r6 + 7c20: 9801 ldr r0, [sp, #4] + 7c22: 3f08 subs r7, #8 + 7c24: f7ff fa34 bl 7090 <__malloc_lock> + 7c28: 687a ldr r2, [r7, #4] + 7c2a: 2303 movs r3, #3 + 7c2c: 0014 movs r4, r2 + 7c2e: 439c bics r4, r3 + 7c30: 002b movs r3, r5 + 7c32: 330b adds r3, #11 + 7c34: 46b9 mov r9, r7 + 7c36: 2b16 cmp r3, #22 + 7c38: d847 bhi.n 7cca <_realloc_r+0xc6> + 7c3a: 2110 movs r1, #16 + 7c3c: 2310 movs r3, #16 + 7c3e: 4688 mov r8, r1 + 7c40: 4545 cmp r5, r8 + 7c42: d846 bhi.n 7cd2 <_realloc_r+0xce> + 7c44: 429c cmp r4, r3 + 7c46: da49 bge.n 7cdc <_realloc_r+0xd8> + 7c48: 49cc ldr r1, [pc, #816] ; (7f7c <_realloc_r+0x378>) + 7c4a: 1938 adds r0, r7, r4 + 7c4c: 468b mov fp, r1 + 7c4e: 6889 ldr r1, [r1, #8] + 7c50: 9002 str r0, [sp, #8] + 7c52: 4288 cmp r0, r1 + 7c54: d100 bne.n 7c58 <_realloc_r+0x54> + 7c56: e0c2 b.n 7dde <_realloc_r+0x1da> + 7c58: 2101 movs r1, #1 + 7c5a: 468a mov sl, r1 + 7c5c: 6840 ldr r0, [r0, #4] + 7c5e: 0001 movs r1, r0 + 7c60: 9003 str r0, [sp, #12] + 7c62: 4650 mov r0, sl + 7c64: 4381 bics r1, r0 + 7c66: 468c mov ip, r1 + 7c68: 9902 ldr r1, [sp, #8] + 7c6a: 468b mov fp, r1 + 7c6c: 44dc add ip, fp + 7c6e: 4661 mov r1, ip + 7c70: 6849 ldr r1, [r1, #4] + 7c72: 4201 tst r1, r0 + 7c74: d04d beq.n 7d12 <_realloc_r+0x10e> + 7c76: 4210 tst r0, r2 + 7c78: d100 bne.n 7c7c <_realloc_r+0x78> + 7c7a: e0a2 b.n 7dc2 <_realloc_r+0x1be> + 7c7c: 0029 movs r1, r5 + 7c7e: 9801 ldr r0, [sp, #4] + 7c80: f7fe ff12 bl 6aa8 <_malloc_r> + 7c84: 1e05 subs r5, r0, #0 + 7c86: d039 beq.n 7cfc <_realloc_r+0xf8> + 7c88: 2301 movs r3, #1 + 7c8a: 0002 movs r2, r0 + 7c8c: 6879 ldr r1, [r7, #4] + 7c8e: 3a08 subs r2, #8 + 7c90: 4399 bics r1, r3 + 7c92: 187f adds r7, r7, r1 + 7c94: 42ba cmp r2, r7 + 7c96: d100 bne.n 7c9a <_realloc_r+0x96> + 7c98: e12e b.n 7ef8 <_realloc_r+0x2f4> + 7c9a: 1f22 subs r2, r4, #4 + 7c9c: 2a24 cmp r2, #36 ; 0x24 + 7c9e: d900 bls.n 7ca2 <_realloc_r+0x9e> + 7ca0: e114 b.n 7ecc <_realloc_r+0x2c8> + 7ca2: 2a13 cmp r2, #19 + 7ca4: d900 bls.n 7ca8 <_realloc_r+0xa4> + 7ca6: e0e8 b.n 7e7a <_realloc_r+0x276> + 7ca8: 0003 movs r3, r0 + 7caa: 0032 movs r2, r6 + 7cac: 6811 ldr r1, [r2, #0] + 7cae: 6019 str r1, [r3, #0] + 7cb0: 6851 ldr r1, [r2, #4] + 7cb2: 6059 str r1, [r3, #4] + 7cb4: 6892 ldr r2, [r2, #8] + 7cb6: 609a str r2, [r3, #8] + 7cb8: 9c01 ldr r4, [sp, #4] + 7cba: 0031 movs r1, r6 + 7cbc: 0020 movs r0, r4 + 7cbe: f7ff fe5d bl 797c <_free_r> + 7cc2: 0020 movs r0, r4 + 7cc4: f7ff f9ec bl 70a0 <__malloc_unlock> + 7cc8: e01b b.n 7d02 <_realloc_r+0xfe> + 7cca: 2107 movs r1, #7 + 7ccc: 438b bics r3, r1 + 7cce: 4698 mov r8, r3 + 7cd0: d5b6 bpl.n 7c40 <_realloc_r+0x3c> + 7cd2: 230c movs r3, #12 + 7cd4: 9a01 ldr r2, [sp, #4] + 7cd6: 2500 movs r5, #0 + 7cd8: 6013 str r3, [r2, #0] + 7cda: e012 b.n 7d02 <_realloc_r+0xfe> + 7cdc: 0035 movs r5, r6 + 7cde: 4643 mov r3, r8 + 7ce0: 1ae3 subs r3, r4, r3 + 7ce2: 2b0f cmp r3, #15 + 7ce4: d825 bhi.n 7d32 <_realloc_r+0x12e> + 7ce6: 464b mov r3, r9 + 7ce8: 2201 movs r2, #1 + 7cea: 4649 mov r1, r9 + 7cec: 685b ldr r3, [r3, #4] + 7cee: 4013 ands r3, r2 + 7cf0: 4323 orrs r3, r4 + 7cf2: 604b str r3, [r1, #4] + 7cf4: 444c add r4, r9 + 7cf6: 6863 ldr r3, [r4, #4] + 7cf8: 431a orrs r2, r3 + 7cfa: 6062 str r2, [r4, #4] + 7cfc: 9801 ldr r0, [sp, #4] + 7cfe: f7ff f9cf bl 70a0 <__malloc_unlock> + 7d02: 0028 movs r0, r5 + 7d04: b005 add sp, #20 + 7d06: bc3c pop {r2, r3, r4, r5} + 7d08: 4690 mov r8, r2 + 7d0a: 4699 mov r9, r3 + 7d0c: 46a2 mov sl, r4 + 7d0e: 46ab mov fp, r5 + 7d10: bdf0 pop {r4, r5, r6, r7, pc} + 7d12: 2103 movs r1, #3 + 7d14: 9803 ldr r0, [sp, #12] + 7d16: 468c mov ip, r1 + 7d18: 4388 bics r0, r1 + 7d1a: 1821 adds r1, r4, r0 + 7d1c: 468b mov fp, r1 + 7d1e: 4299 cmp r1, r3 + 7d20: db21 blt.n 7d66 <_realloc_r+0x162> + 7d22: 9a02 ldr r2, [sp, #8] + 7d24: 0035 movs r5, r6 + 7d26: 68d3 ldr r3, [r2, #12] + 7d28: 6892 ldr r2, [r2, #8] + 7d2a: 465c mov r4, fp + 7d2c: 60d3 str r3, [r2, #12] + 7d2e: 609a str r2, [r3, #8] + 7d30: e7d5 b.n 7cde <_realloc_r+0xda> + 7d32: 464a mov r2, r9 + 7d34: 2001 movs r0, #1 + 7d36: 4646 mov r6, r8 + 7d38: 6852 ldr r2, [r2, #4] + 7d3a: 4649 mov r1, r9 + 7d3c: 4002 ands r2, r0 + 7d3e: 4332 orrs r2, r6 + 7d40: 464e mov r6, r9 + 7d42: 4441 add r1, r8 + 7d44: 4303 orrs r3, r0 + 7d46: 6072 str r2, [r6, #4] + 7d48: 444c add r4, r9 + 7d4a: 604b str r3, [r1, #4] + 7d4c: 6863 ldr r3, [r4, #4] + 7d4e: 3108 adds r1, #8 + 7d50: 4318 orrs r0, r3 + 7d52: 6060 str r0, [r4, #4] + 7d54: 9801 ldr r0, [sp, #4] + 7d56: f7ff fe11 bl 797c <_free_r> + 7d5a: e7cf b.n 7cfc <_realloc_r+0xf8> + 7d5c: 0011 movs r1, r2 + 7d5e: f7fe fea3 bl 6aa8 <_malloc_r> + 7d62: 0005 movs r5, r0 + 7d64: e7cd b.n 7d02 <_realloc_r+0xfe> + 7d66: 4651 mov r1, sl + 7d68: 4211 tst r1, r2 + 7d6a: d000 beq.n 7d6e <_realloc_r+0x16a> + 7d6c: e786 b.n 7c7c <_realloc_r+0x78> + 7d6e: 4661 mov r1, ip + 7d70: 683a ldr r2, [r7, #0] + 7d72: 1aba subs r2, r7, r2 + 7d74: 4692 mov sl, r2 + 7d76: 6852 ldr r2, [r2, #4] + 7d78: 438a bics r2, r1 + 7d7a: 1880 adds r0, r0, r2 + 7d7c: 4683 mov fp, r0 + 7d7e: 44a3 add fp, r4 + 7d80: 459b cmp fp, r3 + 7d82: db26 blt.n 7dd2 <_realloc_r+0x1ce> + 7d84: 9a02 ldr r2, [sp, #8] + 7d86: 68d3 ldr r3, [r2, #12] + 7d88: 6892 ldr r2, [r2, #8] + 7d8a: 60d3 str r3, [r2, #12] + 7d8c: 609a str r2, [r3, #8] + 7d8e: 4653 mov r3, sl + 7d90: 4652 mov r2, sl + 7d92: 4655 mov r5, sl + 7d94: 6892 ldr r2, [r2, #8] + 7d96: 68db ldr r3, [r3, #12] + 7d98: 3508 adds r5, #8 + 7d9a: 60d3 str r3, [r2, #12] + 7d9c: 609a str r2, [r3, #8] + 7d9e: 1f22 subs r2, r4, #4 + 7da0: 2a24 cmp r2, #36 ; 0x24 + 7da2: d900 bls.n 7da6 <_realloc_r+0x1a2> + 7da4: e096 b.n 7ed4 <_realloc_r+0x2d0> + 7da6: 2a13 cmp r2, #19 + 7da8: d972 bls.n 7e90 <_realloc_r+0x28c> + 7daa: 4653 mov r3, sl + 7dac: 6831 ldr r1, [r6, #0] + 7dae: 6099 str r1, [r3, #8] + 7db0: 6871 ldr r1, [r6, #4] + 7db2: 60d9 str r1, [r3, #12] + 7db4: 2a1b cmp r2, #27 + 7db6: d900 bls.n 7dba <_realloc_r+0x1b6> + 7db8: e0a4 b.n 7f04 <_realloc_r+0x300> + 7dba: 0032 movs r2, r6 + 7dbc: 3310 adds r3, #16 + 7dbe: 3208 adds r2, #8 + 7dc0: e068 b.n 7e94 <_realloc_r+0x290> + 7dc2: 683a ldr r2, [r7, #0] + 7dc4: 1aba subs r2, r7, r2 + 7dc6: 4692 mov sl, r2 + 7dc8: 4651 mov r1, sl + 7dca: 2203 movs r2, #3 + 7dcc: 6849 ldr r1, [r1, #4] + 7dce: 4391 bics r1, r2 + 7dd0: 000a movs r2, r1 + 7dd2: 4693 mov fp, r2 + 7dd4: 44a3 add fp, r4 + 7dd6: 459b cmp fp, r3 + 7dd8: da00 bge.n 7ddc <_realloc_r+0x1d8> + 7dda: e74f b.n 7c7c <_realloc_r+0x78> + 7ddc: e7d7 b.n 7d8e <_realloc_r+0x18a> + 7dde: 2003 movs r0, #3 + 7de0: 9902 ldr r1, [sp, #8] + 7de2: 4684 mov ip, r0 + 7de4: 6849 ldr r1, [r1, #4] + 7de6: 4381 bics r1, r0 + 7de8: 4640 mov r0, r8 + 7dea: 1909 adds r1, r1, r4 + 7dec: 3010 adds r0, #16 + 7dee: 9002 str r0, [sp, #8] + 7df0: 4281 cmp r1, r0 + 7df2: da58 bge.n 7ea6 <_realloc_r+0x2a2> + 7df4: 07d2 lsls r2, r2, #31 + 7df6: d500 bpl.n 7dfa <_realloc_r+0x1f6> + 7df8: e740 b.n 7c7c <_realloc_r+0x78> + 7dfa: 4660 mov r0, ip + 7dfc: 683a ldr r2, [r7, #0] + 7dfe: 1aba subs r2, r7, r2 + 7e00: 4692 mov sl, r2 + 7e02: 6852 ldr r2, [r2, #4] + 7e04: 4382 bics r2, r0 + 7e06: 9802 ldr r0, [sp, #8] + 7e08: 1851 adds r1, r2, r1 + 7e0a: 9103 str r1, [sp, #12] + 7e0c: 4288 cmp r0, r1 + 7e0e: dce0 bgt.n 7dd2 <_realloc_r+0x1ce> + 7e10: 4653 mov r3, sl + 7e12: 4652 mov r2, sl + 7e14: 4655 mov r5, sl + 7e16: 6892 ldr r2, [r2, #8] + 7e18: 68db ldr r3, [r3, #12] + 7e1a: 3508 adds r5, #8 + 7e1c: 60d3 str r3, [r2, #12] + 7e1e: 609a str r2, [r3, #8] + 7e20: 1f22 subs r2, r4, #4 + 7e22: 2a24 cmp r2, #36 ; 0x24 + 7e24: d900 bls.n 7e28 <_realloc_r+0x224> + 7e26: e08e b.n 7f46 <_realloc_r+0x342> + 7e28: 2a13 cmp r2, #19 + 7e2a: d800 bhi.n 7e2e <_realloc_r+0x22a> + 7e2c: e088 b.n 7f40 <_realloc_r+0x33c> + 7e2e: 4653 mov r3, sl + 7e30: 6831 ldr r1, [r6, #0] + 7e32: 6099 str r1, [r3, #8] + 7e34: 6871 ldr r1, [r6, #4] + 7e36: 60d9 str r1, [r3, #12] + 7e38: 2a1b cmp r2, #27 + 7e3a: d900 bls.n 7e3e <_realloc_r+0x23a> + 7e3c: e088 b.n 7f50 <_realloc_r+0x34c> + 7e3e: 0032 movs r2, r6 + 7e40: 3310 adds r3, #16 + 7e42: 3208 adds r2, #8 + 7e44: 6811 ldr r1, [r2, #0] + 7e46: 6019 str r1, [r3, #0] + 7e48: 6851 ldr r1, [r2, #4] + 7e4a: 6059 str r1, [r3, #4] + 7e4c: 6892 ldr r2, [r2, #8] + 7e4e: 609a str r2, [r3, #8] + 7e50: 4651 mov r1, sl + 7e52: 465b mov r3, fp + 7e54: 4642 mov r2, r8 + 7e56: 4441 add r1, r8 + 7e58: 6099 str r1, [r3, #8] + 7e5a: 9b03 ldr r3, [sp, #12] + 7e5c: 9801 ldr r0, [sp, #4] + 7e5e: 1a9a subs r2, r3, r2 + 7e60: 2301 movs r3, #1 + 7e62: 431a orrs r2, r3 + 7e64: 604a str r2, [r1, #4] + 7e66: 4652 mov r2, sl + 7e68: 6852 ldr r2, [r2, #4] + 7e6a: 4013 ands r3, r2 + 7e6c: 4642 mov r2, r8 + 7e6e: 4313 orrs r3, r2 + 7e70: 4652 mov r2, sl + 7e72: 6053 str r3, [r2, #4] + 7e74: f7ff f914 bl 70a0 <__malloc_unlock> + 7e78: e743 b.n 7d02 <_realloc_r+0xfe> + 7e7a: 6833 ldr r3, [r6, #0] + 7e7c: 6003 str r3, [r0, #0] + 7e7e: 6873 ldr r3, [r6, #4] + 7e80: 6043 str r3, [r0, #4] + 7e82: 2a1b cmp r2, #27 + 7e84: d82d bhi.n 7ee2 <_realloc_r+0x2de> + 7e86: 0003 movs r3, r0 + 7e88: 0032 movs r2, r6 + 7e8a: 3308 adds r3, #8 + 7e8c: 3208 adds r2, #8 + 7e8e: e70d b.n 7cac <_realloc_r+0xa8> + 7e90: 002b movs r3, r5 + 7e92: 0032 movs r2, r6 + 7e94: 6811 ldr r1, [r2, #0] + 7e96: 465c mov r4, fp + 7e98: 6019 str r1, [r3, #0] + 7e9a: 6851 ldr r1, [r2, #4] + 7e9c: 46d1 mov r9, sl + 7e9e: 6059 str r1, [r3, #4] + 7ea0: 6892 ldr r2, [r2, #8] + 7ea2: 609a str r2, [r3, #8] + 7ea4: e71b b.n 7cde <_realloc_r+0xda> + 7ea6: 4643 mov r3, r8 + 7ea8: 18fa adds r2, r7, r3 + 7eaa: 465b mov r3, fp + 7eac: 609a str r2, [r3, #8] + 7eae: 4643 mov r3, r8 + 7eb0: 1ac9 subs r1, r1, r3 + 7eb2: 2301 movs r3, #1 + 7eb4: 4319 orrs r1, r3 + 7eb6: 6051 str r1, [r2, #4] + 7eb8: 687a ldr r2, [r7, #4] + 7eba: 9801 ldr r0, [sp, #4] + 7ebc: 4013 ands r3, r2 + 7ebe: 4642 mov r2, r8 + 7ec0: 4313 orrs r3, r2 + 7ec2: 607b str r3, [r7, #4] + 7ec4: f7ff f8ec bl 70a0 <__malloc_unlock> + 7ec8: 0035 movs r5, r6 + 7eca: e71a b.n 7d02 <_realloc_r+0xfe> + 7ecc: 0031 movs r1, r6 + 7ece: f7ff fe49 bl 7b64 + 7ed2: e6f1 b.n 7cb8 <_realloc_r+0xb4> + 7ed4: 0031 movs r1, r6 + 7ed6: 0028 movs r0, r5 + 7ed8: f7ff fe44 bl 7b64 + 7edc: 465c mov r4, fp + 7ede: 46d1 mov r9, sl + 7ee0: e6fd b.n 7cde <_realloc_r+0xda> + 7ee2: 68b3 ldr r3, [r6, #8] + 7ee4: 6083 str r3, [r0, #8] + 7ee6: 68f3 ldr r3, [r6, #12] + 7ee8: 60c3 str r3, [r0, #12] + 7eea: 2a24 cmp r2, #36 ; 0x24 + 7eec: d015 beq.n 7f1a <_realloc_r+0x316> + 7eee: 0003 movs r3, r0 + 7ef0: 0032 movs r2, r6 + 7ef2: 3310 adds r3, #16 + 7ef4: 3210 adds r2, #16 + 7ef6: e6d9 b.n 7cac <_realloc_r+0xa8> + 7ef8: 6853 ldr r3, [r2, #4] + 7efa: 2203 movs r2, #3 + 7efc: 4393 bics r3, r2 + 7efe: 18e4 adds r4, r4, r3 + 7f00: 0035 movs r5, r6 + 7f02: e6ec b.n 7cde <_realloc_r+0xda> + 7f04: 4653 mov r3, sl + 7f06: 68b1 ldr r1, [r6, #8] + 7f08: 6119 str r1, [r3, #16] + 7f0a: 68f1 ldr r1, [r6, #12] + 7f0c: 6159 str r1, [r3, #20] + 7f0e: 2a24 cmp r2, #36 ; 0x24 + 7f10: d00c beq.n 7f2c <_realloc_r+0x328> + 7f12: 0032 movs r2, r6 + 7f14: 3318 adds r3, #24 + 7f16: 3210 adds r2, #16 + 7f18: e7bc b.n 7e94 <_realloc_r+0x290> + 7f1a: 6933 ldr r3, [r6, #16] + 7f1c: 0032 movs r2, r6 + 7f1e: 6103 str r3, [r0, #16] + 7f20: 0003 movs r3, r0 + 7f22: 6971 ldr r1, [r6, #20] + 7f24: 3318 adds r3, #24 + 7f26: 3218 adds r2, #24 + 7f28: 6141 str r1, [r0, #20] + 7f2a: e6bf b.n 7cac <_realloc_r+0xa8> + 7f2c: 4653 mov r3, sl + 7f2e: 6932 ldr r2, [r6, #16] + 7f30: 4651 mov r1, sl + 7f32: 619a str r2, [r3, #24] + 7f34: 0032 movs r2, r6 + 7f36: 6970 ldr r0, [r6, #20] + 7f38: 3320 adds r3, #32 + 7f3a: 3218 adds r2, #24 + 7f3c: 61c8 str r0, [r1, #28] + 7f3e: e7a9 b.n 7e94 <_realloc_r+0x290> + 7f40: 002b movs r3, r5 + 7f42: 0032 movs r2, r6 + 7f44: e77e b.n 7e44 <_realloc_r+0x240> + 7f46: 0031 movs r1, r6 + 7f48: 0028 movs r0, r5 + 7f4a: f7ff fe0b bl 7b64 + 7f4e: e77f b.n 7e50 <_realloc_r+0x24c> + 7f50: 4653 mov r3, sl + 7f52: 68b1 ldr r1, [r6, #8] + 7f54: 6119 str r1, [r3, #16] + 7f56: 68f1 ldr r1, [r6, #12] + 7f58: 6159 str r1, [r3, #20] + 7f5a: 2a24 cmp r2, #36 ; 0x24 + 7f5c: d003 beq.n 7f66 <_realloc_r+0x362> + 7f5e: 0032 movs r2, r6 + 7f60: 3318 adds r3, #24 + 7f62: 3210 adds r2, #16 + 7f64: e76e b.n 7e44 <_realloc_r+0x240> + 7f66: 4653 mov r3, sl + 7f68: 6932 ldr r2, [r6, #16] + 7f6a: 4651 mov r1, sl + 7f6c: 619a str r2, [r3, #24] + 7f6e: 0032 movs r2, r6 + 7f70: 6970 ldr r0, [r6, #20] + 7f72: 3320 adds r3, #32 + 7f74: 3218 adds r2, #24 + 7f76: 61c8 str r0, [r1, #28] + 7f78: e764 b.n 7e44 <_realloc_r+0x240> + 7f7a: 46c0 nop ; (mov r8, r8) + 7f7c: 2000043c .word 0x2000043c + +00007f80 <__ascii_wctomb>: + 7f80: 2900 cmp r1, #0 + 7f82: d004 beq.n 7f8e <__ascii_wctomb+0xe> + 7f84: 2aff cmp r2, #255 ; 0xff + 7f86: d804 bhi.n 7f92 <__ascii_wctomb+0x12> + 7f88: 2001 movs r0, #1 + 7f8a: 700a strb r2, [r1, #0] + 7f8c: 4770 bx lr + 7f8e: 2000 movs r0, #0 + 7f90: e7fc b.n 7f8c <__ascii_wctomb+0xc> + 7f92: 238a movs r3, #138 ; 0x8a + 7f94: 6003 str r3, [r0, #0] + 7f96: 2001 movs r0, #1 + 7f98: 4240 negs r0, r0 + 7f9a: e7f7 b.n 7f8c <__ascii_wctomb+0xc> + +00007f9c <__divsi3>: + 7f9c: 4603 mov r3, r0 + 7f9e: 430b orrs r3, r1 + 7fa0: d47f bmi.n 80a2 <__divsi3+0x106> + 7fa2: 2200 movs r2, #0 + 7fa4: 0843 lsrs r3, r0, #1 + 7fa6: 428b cmp r3, r1 + 7fa8: d374 bcc.n 8094 <__divsi3+0xf8> + 7faa: 0903 lsrs r3, r0, #4 + 7fac: 428b cmp r3, r1 + 7fae: d35f bcc.n 8070 <__divsi3+0xd4> + 7fb0: 0a03 lsrs r3, r0, #8 + 7fb2: 428b cmp r3, r1 + 7fb4: d344 bcc.n 8040 <__divsi3+0xa4> + 7fb6: 0b03 lsrs r3, r0, #12 + 7fb8: 428b cmp r3, r1 + 7fba: d328 bcc.n 800e <__divsi3+0x72> + 7fbc: 0c03 lsrs r3, r0, #16 + 7fbe: 428b cmp r3, r1 + 7fc0: d30d bcc.n 7fde <__divsi3+0x42> + 7fc2: 22ff movs r2, #255 ; 0xff + 7fc4: 0209 lsls r1, r1, #8 + 7fc6: ba12 rev r2, r2 + 7fc8: 0c03 lsrs r3, r0, #16 + 7fca: 428b cmp r3, r1 + 7fcc: d302 bcc.n 7fd4 <__divsi3+0x38> + 7fce: 1212 asrs r2, r2, #8 + 7fd0: 0209 lsls r1, r1, #8 + 7fd2: d065 beq.n 80a0 <__divsi3+0x104> + 7fd4: 0b03 lsrs r3, r0, #12 + 7fd6: 428b cmp r3, r1 + 7fd8: d319 bcc.n 800e <__divsi3+0x72> + 7fda: e000 b.n 7fde <__divsi3+0x42> + 7fdc: 0a09 lsrs r1, r1, #8 + 7fde: 0bc3 lsrs r3, r0, #15 + 7fe0: 428b cmp r3, r1 + 7fe2: d301 bcc.n 7fe8 <__divsi3+0x4c> + 7fe4: 03cb lsls r3, r1, #15 + 7fe6: 1ac0 subs r0, r0, r3 + 7fe8: 4152 adcs r2, r2 + 7fea: 0b83 lsrs r3, r0, #14 + 7fec: 428b cmp r3, r1 + 7fee: d301 bcc.n 7ff4 <__divsi3+0x58> + 7ff0: 038b lsls r3, r1, #14 + 7ff2: 1ac0 subs r0, r0, r3 + 7ff4: 4152 adcs r2, r2 + 7ff6: 0b43 lsrs r3, r0, #13 + 7ff8: 428b cmp r3, r1 + 7ffa: d301 bcc.n 8000 <__divsi3+0x64> + 7ffc: 034b lsls r3, r1, #13 + 7ffe: 1ac0 subs r0, r0, r3 + 8000: 4152 adcs r2, r2 + 8002: 0b03 lsrs r3, r0, #12 + 8004: 428b cmp r3, r1 + 8006: d301 bcc.n 800c <__divsi3+0x70> + 8008: 030b lsls r3, r1, #12 + 800a: 1ac0 subs r0, r0, r3 + 800c: 4152 adcs r2, r2 + 800e: 0ac3 lsrs r3, r0, #11 + 8010: 428b cmp r3, r1 + 8012: d301 bcc.n 8018 <__divsi3+0x7c> + 8014: 02cb lsls r3, r1, #11 + 8016: 1ac0 subs r0, r0, r3 + 8018: 4152 adcs r2, r2 + 801a: 0a83 lsrs r3, r0, #10 + 801c: 428b cmp r3, r1 + 801e: d301 bcc.n 8024 <__divsi3+0x88> + 8020: 028b lsls r3, r1, #10 + 8022: 1ac0 subs r0, r0, r3 + 8024: 4152 adcs r2, r2 + 8026: 0a43 lsrs r3, r0, #9 + 8028: 428b cmp r3, r1 + 802a: d301 bcc.n 8030 <__divsi3+0x94> + 802c: 024b lsls r3, r1, #9 + 802e: 1ac0 subs r0, r0, r3 + 8030: 4152 adcs r2, r2 + 8032: 0a03 lsrs r3, r0, #8 + 8034: 428b cmp r3, r1 + 8036: d301 bcc.n 803c <__divsi3+0xa0> + 8038: 020b lsls r3, r1, #8 + 803a: 1ac0 subs r0, r0, r3 + 803c: 4152 adcs r2, r2 + 803e: d2cd bcs.n 7fdc <__divsi3+0x40> + 8040: 09c3 lsrs r3, r0, #7 + 8042: 428b cmp r3, r1 + 8044: d301 bcc.n 804a <__divsi3+0xae> + 8046: 01cb lsls r3, r1, #7 + 8048: 1ac0 subs r0, r0, r3 + 804a: 4152 adcs r2, r2 + 804c: 0983 lsrs r3, r0, #6 + 804e: 428b cmp r3, r1 + 8050: d301 bcc.n 8056 <__divsi3+0xba> + 8052: 018b lsls r3, r1, #6 + 8054: 1ac0 subs r0, r0, r3 + 8056: 4152 adcs r2, r2 + 8058: 0943 lsrs r3, r0, #5 + 805a: 428b cmp r3, r1 + 805c: d301 bcc.n 8062 <__divsi3+0xc6> + 805e: 014b lsls r3, r1, #5 + 8060: 1ac0 subs r0, r0, r3 + 8062: 4152 adcs r2, r2 + 8064: 0903 lsrs r3, r0, #4 + 8066: 428b cmp r3, r1 + 8068: d301 bcc.n 806e <__divsi3+0xd2> + 806a: 010b lsls r3, r1, #4 + 806c: 1ac0 subs r0, r0, r3 + 806e: 4152 adcs r2, r2 + 8070: 08c3 lsrs r3, r0, #3 + 8072: 428b cmp r3, r1 + 8074: d301 bcc.n 807a <__divsi3+0xde> + 8076: 00cb lsls r3, r1, #3 + 8078: 1ac0 subs r0, r0, r3 + 807a: 4152 adcs r2, r2 + 807c: 0883 lsrs r3, r0, #2 + 807e: 428b cmp r3, r1 + 8080: d301 bcc.n 8086 <__divsi3+0xea> + 8082: 008b lsls r3, r1, #2 + 8084: 1ac0 subs r0, r0, r3 + 8086: 4152 adcs r2, r2 + 8088: 0843 lsrs r3, r0, #1 + 808a: 428b cmp r3, r1 + 808c: d301 bcc.n 8092 <__divsi3+0xf6> + 808e: 004b lsls r3, r1, #1 + 8090: 1ac0 subs r0, r0, r3 + 8092: 4152 adcs r2, r2 + 8094: 1a41 subs r1, r0, r1 + 8096: d200 bcs.n 809a <__divsi3+0xfe> + 8098: 4601 mov r1, r0 + 809a: 4152 adcs r2, r2 + 809c: 4610 mov r0, r2 + 809e: 4770 bx lr + 80a0: e05d b.n 815e <__divsi3+0x1c2> + 80a2: 0fca lsrs r2, r1, #31 + 80a4: d000 beq.n 80a8 <__divsi3+0x10c> + 80a6: 4249 negs r1, r1 + 80a8: 1003 asrs r3, r0, #32 + 80aa: d300 bcc.n 80ae <__divsi3+0x112> + 80ac: 4240 negs r0, r0 + 80ae: 4053 eors r3, r2 + 80b0: 2200 movs r2, #0 + 80b2: 469c mov ip, r3 + 80b4: 0903 lsrs r3, r0, #4 + 80b6: 428b cmp r3, r1 + 80b8: d32d bcc.n 8116 <__divsi3+0x17a> + 80ba: 0a03 lsrs r3, r0, #8 + 80bc: 428b cmp r3, r1 + 80be: d312 bcc.n 80e6 <__divsi3+0x14a> + 80c0: 22fc movs r2, #252 ; 0xfc + 80c2: 0189 lsls r1, r1, #6 + 80c4: ba12 rev r2, r2 + 80c6: 0a03 lsrs r3, r0, #8 + 80c8: 428b cmp r3, r1 + 80ca: d30c bcc.n 80e6 <__divsi3+0x14a> + 80cc: 0189 lsls r1, r1, #6 + 80ce: 1192 asrs r2, r2, #6 + 80d0: 428b cmp r3, r1 + 80d2: d308 bcc.n 80e6 <__divsi3+0x14a> + 80d4: 0189 lsls r1, r1, #6 + 80d6: 1192 asrs r2, r2, #6 + 80d8: 428b cmp r3, r1 + 80da: d304 bcc.n 80e6 <__divsi3+0x14a> + 80dc: 0189 lsls r1, r1, #6 + 80de: d03a beq.n 8156 <__divsi3+0x1ba> + 80e0: 1192 asrs r2, r2, #6 + 80e2: e000 b.n 80e6 <__divsi3+0x14a> + 80e4: 0989 lsrs r1, r1, #6 + 80e6: 09c3 lsrs r3, r0, #7 + 80e8: 428b cmp r3, r1 + 80ea: d301 bcc.n 80f0 <__divsi3+0x154> + 80ec: 01cb lsls r3, r1, #7 + 80ee: 1ac0 subs r0, r0, r3 + 80f0: 4152 adcs r2, r2 + 80f2: 0983 lsrs r3, r0, #6 + 80f4: 428b cmp r3, r1 + 80f6: d301 bcc.n 80fc <__divsi3+0x160> + 80f8: 018b lsls r3, r1, #6 + 80fa: 1ac0 subs r0, r0, r3 + 80fc: 4152 adcs r2, r2 + 80fe: 0943 lsrs r3, r0, #5 + 8100: 428b cmp r3, r1 + 8102: d301 bcc.n 8108 <__divsi3+0x16c> + 8104: 014b lsls r3, r1, #5 + 8106: 1ac0 subs r0, r0, r3 + 8108: 4152 adcs r2, r2 + 810a: 0903 lsrs r3, r0, #4 + 810c: 428b cmp r3, r1 + 810e: d301 bcc.n 8114 <__divsi3+0x178> + 8110: 010b lsls r3, r1, #4 + 8112: 1ac0 subs r0, r0, r3 + 8114: 4152 adcs r2, r2 + 8116: 08c3 lsrs r3, r0, #3 + 8118: 428b cmp r3, r1 + 811a: d301 bcc.n 8120 <__divsi3+0x184> + 811c: 00cb lsls r3, r1, #3 + 811e: 1ac0 subs r0, r0, r3 + 8120: 4152 adcs r2, r2 + 8122: 0883 lsrs r3, r0, #2 + 8124: 428b cmp r3, r1 + 8126: d301 bcc.n 812c <__divsi3+0x190> + 8128: 008b lsls r3, r1, #2 + 812a: 1ac0 subs r0, r0, r3 + 812c: 4152 adcs r2, r2 + 812e: d2d9 bcs.n 80e4 <__divsi3+0x148> + 8130: 0843 lsrs r3, r0, #1 + 8132: 428b cmp r3, r1 + 8134: d301 bcc.n 813a <__divsi3+0x19e> + 8136: 004b lsls r3, r1, #1 + 8138: 1ac0 subs r0, r0, r3 + 813a: 4152 adcs r2, r2 + 813c: 1a41 subs r1, r0, r1 + 813e: d200 bcs.n 8142 <__divsi3+0x1a6> + 8140: 4601 mov r1, r0 + 8142: 4663 mov r3, ip + 8144: 4152 adcs r2, r2 + 8146: 105b asrs r3, r3, #1 + 8148: 4610 mov r0, r2 + 814a: d301 bcc.n 8150 <__divsi3+0x1b4> + 814c: 4240 negs r0, r0 + 814e: 2b00 cmp r3, #0 + 8150: d500 bpl.n 8154 <__divsi3+0x1b8> + 8152: 4249 negs r1, r1 + 8154: 4770 bx lr + 8156: 4663 mov r3, ip + 8158: 105b asrs r3, r3, #1 + 815a: d300 bcc.n 815e <__divsi3+0x1c2> + 815c: 4240 negs r0, r0 + 815e: b501 push {r0, lr} + 8160: 2000 movs r0, #0 + 8162: f7fa fbff bl 2964 <__aeabi_idiv0> + 8166: bd02 pop {r1, pc} + +00008168 <__aeabi_idivmod>: + 8168: 2900 cmp r1, #0 + 816a: d0f8 beq.n 815e <__divsi3+0x1c2> + 816c: e716 b.n 7f9c <__divsi3> + 816e: 4770 bx lr + +00008170 <__aeabi_cdrcmple>: + 8170: 4684 mov ip, r0 + 8172: 1c10 adds r0, r2, #0 + 8174: 4662 mov r2, ip + 8176: 468c mov ip, r1 + 8178: 1c19 adds r1, r3, #0 + 817a: 4663 mov r3, ip + 817c: e000 b.n 8180 <__aeabi_cdcmpeq> + 817e: 46c0 nop ; (mov r8, r8) + +00008180 <__aeabi_cdcmpeq>: + 8180: b51f push {r0, r1, r2, r3, r4, lr} + 8182: f000 fce5 bl 8b50 <__ledf2> + 8186: 2800 cmp r0, #0 + 8188: d401 bmi.n 818e <__aeabi_cdcmpeq+0xe> + 818a: 2100 movs r1, #0 + 818c: 42c8 cmn r0, r1 + 818e: bd1f pop {r0, r1, r2, r3, r4, pc} + +00008190 <__aeabi_dcmpeq>: + 8190: b510 push {r4, lr} + 8192: f000 fc3f bl 8a14 <__eqdf2> + 8196: 4240 negs r0, r0 + 8198: 3001 adds r0, #1 + 819a: bd10 pop {r4, pc} + +0000819c <__aeabi_dcmplt>: + 819c: b510 push {r4, lr} + 819e: f000 fcd7 bl 8b50 <__ledf2> + 81a2: 2800 cmp r0, #0 + 81a4: db01 blt.n 81aa <__aeabi_dcmplt+0xe> + 81a6: 2000 movs r0, #0 + 81a8: bd10 pop {r4, pc} + 81aa: 2001 movs r0, #1 + 81ac: bd10 pop {r4, pc} + 81ae: 46c0 nop ; (mov r8, r8) + +000081b0 <__aeabi_dcmple>: + 81b0: b510 push {r4, lr} + 81b2: f000 fccd bl 8b50 <__ledf2> + 81b6: 2800 cmp r0, #0 + 81b8: dd01 ble.n 81be <__aeabi_dcmple+0xe> + 81ba: 2000 movs r0, #0 + 81bc: bd10 pop {r4, pc} + 81be: 2001 movs r0, #1 + 81c0: bd10 pop {r4, pc} + 81c2: 46c0 nop ; (mov r8, r8) + +000081c4 <__aeabi_dcmpgt>: + 81c4: b510 push {r4, lr} + 81c6: f000 fc5f bl 8a88 <__gedf2> + 81ca: 2800 cmp r0, #0 + 81cc: dc01 bgt.n 81d2 <__aeabi_dcmpgt+0xe> + 81ce: 2000 movs r0, #0 + 81d0: bd10 pop {r4, pc} + 81d2: 2001 movs r0, #1 + 81d4: bd10 pop {r4, pc} + 81d6: 46c0 nop ; (mov r8, r8) + +000081d8 <__aeabi_dcmpge>: + 81d8: b510 push {r4, lr} + 81da: f000 fc55 bl 8a88 <__gedf2> + 81de: 2800 cmp r0, #0 + 81e0: da01 bge.n 81e6 <__aeabi_dcmpge+0xe> + 81e2: 2000 movs r0, #0 + 81e4: bd10 pop {r4, pc} + 81e6: 2001 movs r0, #1 + 81e8: bd10 pop {r4, pc} + 81ea: 46c0 nop ; (mov r8, r8) + +000081ec <__aeabi_uldivmod>: + 81ec: 2b00 cmp r3, #0 + 81ee: d111 bne.n 8214 <__aeabi_uldivmod+0x28> + 81f0: 2a00 cmp r2, #0 + 81f2: d10f bne.n 8214 <__aeabi_uldivmod+0x28> + 81f4: 2900 cmp r1, #0 + 81f6: d100 bne.n 81fa <__aeabi_uldivmod+0xe> + 81f8: 2800 cmp r0, #0 + 81fa: d002 beq.n 8202 <__aeabi_uldivmod+0x16> + 81fc: 2100 movs r1, #0 + 81fe: 43c9 mvns r1, r1 + 8200: 1c08 adds r0, r1, #0 + 8202: b407 push {r0, r1, r2} + 8204: 4802 ldr r0, [pc, #8] ; (8210 <__aeabi_uldivmod+0x24>) + 8206: a102 add r1, pc, #8 ; (adr r1, 8210 <__aeabi_uldivmod+0x24>) + 8208: 1840 adds r0, r0, r1 + 820a: 9002 str r0, [sp, #8] + 820c: bd03 pop {r0, r1, pc} + 820e: 46c0 nop ; (mov r8, r8) + 8210: ffffa755 .word 0xffffa755 + 8214: b403 push {r0, r1} + 8216: 4668 mov r0, sp + 8218: b501 push {r0, lr} + 821a: 9802 ldr r0, [sp, #8] + 821c: f000 f806 bl 822c <__udivmoddi4> + 8220: 9b01 ldr r3, [sp, #4] + 8222: 469e mov lr, r3 + 8224: b002 add sp, #8 + 8226: bc0c pop {r2, r3} + 8228: 4770 bx lr + 822a: 46c0 nop ; (mov r8, r8) + +0000822c <__udivmoddi4>: + 822c: b5f0 push {r4, r5, r6, r7, lr} + 822e: 4657 mov r7, sl + 8230: 464e mov r6, r9 + 8232: 4645 mov r5, r8 + 8234: 46de mov lr, fp + 8236: b5e0 push {r5, r6, r7, lr} + 8238: 0004 movs r4, r0 + 823a: b083 sub sp, #12 + 823c: 000d movs r5, r1 + 823e: 4692 mov sl, r2 + 8240: 4699 mov r9, r3 + 8242: 428b cmp r3, r1 + 8244: d82f bhi.n 82a6 <__udivmoddi4+0x7a> + 8246: d02c beq.n 82a2 <__udivmoddi4+0x76> + 8248: 4649 mov r1, r9 + 824a: 4650 mov r0, sl + 824c: f001 f88e bl 936c <__clzdi2> + 8250: 0029 movs r1, r5 + 8252: 0006 movs r6, r0 + 8254: 0020 movs r0, r4 + 8256: f001 f889 bl 936c <__clzdi2> + 825a: 1a33 subs r3, r6, r0 + 825c: 4698 mov r8, r3 + 825e: 3b20 subs r3, #32 + 8260: 469b mov fp, r3 + 8262: d500 bpl.n 8266 <__udivmoddi4+0x3a> + 8264: e074 b.n 8350 <__udivmoddi4+0x124> + 8266: 4653 mov r3, sl + 8268: 465a mov r2, fp + 826a: 4093 lsls r3, r2 + 826c: 001f movs r7, r3 + 826e: 4653 mov r3, sl + 8270: 4642 mov r2, r8 + 8272: 4093 lsls r3, r2 + 8274: 001e movs r6, r3 + 8276: 42af cmp r7, r5 + 8278: d829 bhi.n 82ce <__udivmoddi4+0xa2> + 827a: d026 beq.n 82ca <__udivmoddi4+0x9e> + 827c: 465b mov r3, fp + 827e: 1ba4 subs r4, r4, r6 + 8280: 41bd sbcs r5, r7 + 8282: 2b00 cmp r3, #0 + 8284: da00 bge.n 8288 <__udivmoddi4+0x5c> + 8286: e079 b.n 837c <__udivmoddi4+0x150> + 8288: 2200 movs r2, #0 + 828a: 2300 movs r3, #0 + 828c: 9200 str r2, [sp, #0] + 828e: 9301 str r3, [sp, #4] + 8290: 2301 movs r3, #1 + 8292: 465a mov r2, fp + 8294: 4093 lsls r3, r2 + 8296: 9301 str r3, [sp, #4] + 8298: 2301 movs r3, #1 + 829a: 4642 mov r2, r8 + 829c: 4093 lsls r3, r2 + 829e: 9300 str r3, [sp, #0] + 82a0: e019 b.n 82d6 <__udivmoddi4+0xaa> + 82a2: 4282 cmp r2, r0 + 82a4: d9d0 bls.n 8248 <__udivmoddi4+0x1c> + 82a6: 2200 movs r2, #0 + 82a8: 2300 movs r3, #0 + 82aa: 9200 str r2, [sp, #0] + 82ac: 9301 str r3, [sp, #4] + 82ae: 9b0c ldr r3, [sp, #48] ; 0x30 + 82b0: 2b00 cmp r3, #0 + 82b2: d001 beq.n 82b8 <__udivmoddi4+0x8c> + 82b4: 601c str r4, [r3, #0] + 82b6: 605d str r5, [r3, #4] + 82b8: 9800 ldr r0, [sp, #0] + 82ba: 9901 ldr r1, [sp, #4] + 82bc: b003 add sp, #12 + 82be: bc3c pop {r2, r3, r4, r5} + 82c0: 4690 mov r8, r2 + 82c2: 4699 mov r9, r3 + 82c4: 46a2 mov sl, r4 + 82c6: 46ab mov fp, r5 + 82c8: bdf0 pop {r4, r5, r6, r7, pc} + 82ca: 42a3 cmp r3, r4 + 82cc: d9d6 bls.n 827c <__udivmoddi4+0x50> + 82ce: 2200 movs r2, #0 + 82d0: 2300 movs r3, #0 + 82d2: 9200 str r2, [sp, #0] + 82d4: 9301 str r3, [sp, #4] + 82d6: 4643 mov r3, r8 + 82d8: 2b00 cmp r3, #0 + 82da: d0e8 beq.n 82ae <__udivmoddi4+0x82> + 82dc: 07fb lsls r3, r7, #31 + 82de: 0872 lsrs r2, r6, #1 + 82e0: 431a orrs r2, r3 + 82e2: 4646 mov r6, r8 + 82e4: 087b lsrs r3, r7, #1 + 82e6: e00e b.n 8306 <__udivmoddi4+0xda> + 82e8: 42ab cmp r3, r5 + 82ea: d101 bne.n 82f0 <__udivmoddi4+0xc4> + 82ec: 42a2 cmp r2, r4 + 82ee: d80c bhi.n 830a <__udivmoddi4+0xde> + 82f0: 1aa4 subs r4, r4, r2 + 82f2: 419d sbcs r5, r3 + 82f4: 2001 movs r0, #1 + 82f6: 1924 adds r4, r4, r4 + 82f8: 416d adcs r5, r5 + 82fa: 2100 movs r1, #0 + 82fc: 3e01 subs r6, #1 + 82fe: 1824 adds r4, r4, r0 + 8300: 414d adcs r5, r1 + 8302: 2e00 cmp r6, #0 + 8304: d006 beq.n 8314 <__udivmoddi4+0xe8> + 8306: 42ab cmp r3, r5 + 8308: d9ee bls.n 82e8 <__udivmoddi4+0xbc> + 830a: 3e01 subs r6, #1 + 830c: 1924 adds r4, r4, r4 + 830e: 416d adcs r5, r5 + 8310: 2e00 cmp r6, #0 + 8312: d1f8 bne.n 8306 <__udivmoddi4+0xda> + 8314: 465b mov r3, fp + 8316: 9800 ldr r0, [sp, #0] + 8318: 9901 ldr r1, [sp, #4] + 831a: 1900 adds r0, r0, r4 + 831c: 4169 adcs r1, r5 + 831e: 2b00 cmp r3, #0 + 8320: db22 blt.n 8368 <__udivmoddi4+0x13c> + 8322: 002b movs r3, r5 + 8324: 465a mov r2, fp + 8326: 40d3 lsrs r3, r2 + 8328: 002a movs r2, r5 + 832a: 4644 mov r4, r8 + 832c: 40e2 lsrs r2, r4 + 832e: 001c movs r4, r3 + 8330: 465b mov r3, fp + 8332: 0015 movs r5, r2 + 8334: 2b00 cmp r3, #0 + 8336: db2c blt.n 8392 <__udivmoddi4+0x166> + 8338: 0026 movs r6, r4 + 833a: 409e lsls r6, r3 + 833c: 0033 movs r3, r6 + 833e: 0026 movs r6, r4 + 8340: 4647 mov r7, r8 + 8342: 40be lsls r6, r7 + 8344: 0032 movs r2, r6 + 8346: 1a80 subs r0, r0, r2 + 8348: 4199 sbcs r1, r3 + 834a: 9000 str r0, [sp, #0] + 834c: 9101 str r1, [sp, #4] + 834e: e7ae b.n 82ae <__udivmoddi4+0x82> + 8350: 4642 mov r2, r8 + 8352: 2320 movs r3, #32 + 8354: 1a9b subs r3, r3, r2 + 8356: 4652 mov r2, sl + 8358: 40da lsrs r2, r3 + 835a: 4641 mov r1, r8 + 835c: 0013 movs r3, r2 + 835e: 464a mov r2, r9 + 8360: 408a lsls r2, r1 + 8362: 0017 movs r7, r2 + 8364: 431f orrs r7, r3 + 8366: e782 b.n 826e <__udivmoddi4+0x42> + 8368: 4642 mov r2, r8 + 836a: 2320 movs r3, #32 + 836c: 1a9b subs r3, r3, r2 + 836e: 002a movs r2, r5 + 8370: 4646 mov r6, r8 + 8372: 409a lsls r2, r3 + 8374: 0023 movs r3, r4 + 8376: 40f3 lsrs r3, r6 + 8378: 4313 orrs r3, r2 + 837a: e7d5 b.n 8328 <__udivmoddi4+0xfc> + 837c: 4642 mov r2, r8 + 837e: 2320 movs r3, #32 + 8380: 2100 movs r1, #0 + 8382: 1a9b subs r3, r3, r2 + 8384: 2200 movs r2, #0 + 8386: 9100 str r1, [sp, #0] + 8388: 9201 str r2, [sp, #4] + 838a: 2201 movs r2, #1 + 838c: 40da lsrs r2, r3 + 838e: 9201 str r2, [sp, #4] + 8390: e782 b.n 8298 <__udivmoddi4+0x6c> + 8392: 4642 mov r2, r8 + 8394: 2320 movs r3, #32 + 8396: 0026 movs r6, r4 + 8398: 1a9b subs r3, r3, r2 + 839a: 40de lsrs r6, r3 + 839c: 002f movs r7, r5 + 839e: 46b4 mov ip, r6 + 83a0: 4097 lsls r7, r2 + 83a2: 4666 mov r6, ip + 83a4: 003b movs r3, r7 + 83a6: 4333 orrs r3, r6 + 83a8: e7c9 b.n 833e <__udivmoddi4+0x112> + 83aa: 46c0 nop ; (mov r8, r8) + +000083ac <__aeabi_ddiv>: + 83ac: b5f0 push {r4, r5, r6, r7, lr} + 83ae: 4657 mov r7, sl + 83b0: 4645 mov r5, r8 + 83b2: 46de mov lr, fp + 83b4: 464e mov r6, r9 + 83b6: b5e0 push {r5, r6, r7, lr} + 83b8: 004c lsls r4, r1, #1 + 83ba: 030e lsls r6, r1, #12 + 83bc: b087 sub sp, #28 + 83be: 4683 mov fp, r0 + 83c0: 4692 mov sl, r2 + 83c2: 001d movs r5, r3 + 83c4: 4680 mov r8, r0 + 83c6: 0b36 lsrs r6, r6, #12 + 83c8: 0d64 lsrs r4, r4, #21 + 83ca: 0fcf lsrs r7, r1, #31 + 83cc: 2c00 cmp r4, #0 + 83ce: d04f beq.n 8470 <__aeabi_ddiv+0xc4> + 83d0: 4b6f ldr r3, [pc, #444] ; (8590 <__aeabi_ddiv+0x1e4>) + 83d2: 429c cmp r4, r3 + 83d4: d035 beq.n 8442 <__aeabi_ddiv+0x96> + 83d6: 2380 movs r3, #128 ; 0x80 + 83d8: 0f42 lsrs r2, r0, #29 + 83da: 041b lsls r3, r3, #16 + 83dc: 00f6 lsls r6, r6, #3 + 83de: 4313 orrs r3, r2 + 83e0: 4333 orrs r3, r6 + 83e2: 4699 mov r9, r3 + 83e4: 00c3 lsls r3, r0, #3 + 83e6: 4698 mov r8, r3 + 83e8: 4b6a ldr r3, [pc, #424] ; (8594 <__aeabi_ddiv+0x1e8>) + 83ea: 2600 movs r6, #0 + 83ec: 469c mov ip, r3 + 83ee: 2300 movs r3, #0 + 83f0: 4464 add r4, ip + 83f2: 9303 str r3, [sp, #12] + 83f4: 032b lsls r3, r5, #12 + 83f6: 0b1b lsrs r3, r3, #12 + 83f8: 469b mov fp, r3 + 83fa: 006b lsls r3, r5, #1 + 83fc: 0fed lsrs r5, r5, #31 + 83fe: 4650 mov r0, sl + 8400: 0d5b lsrs r3, r3, #21 + 8402: 9501 str r5, [sp, #4] + 8404: d05e beq.n 84c4 <__aeabi_ddiv+0x118> + 8406: 4a62 ldr r2, [pc, #392] ; (8590 <__aeabi_ddiv+0x1e4>) + 8408: 4293 cmp r3, r2 + 840a: d053 beq.n 84b4 <__aeabi_ddiv+0x108> + 840c: 465a mov r2, fp + 840e: 00d1 lsls r1, r2, #3 + 8410: 2280 movs r2, #128 ; 0x80 + 8412: 0f40 lsrs r0, r0, #29 + 8414: 0412 lsls r2, r2, #16 + 8416: 4302 orrs r2, r0 + 8418: 430a orrs r2, r1 + 841a: 4693 mov fp, r2 + 841c: 4652 mov r2, sl + 841e: 00d1 lsls r1, r2, #3 + 8420: 4a5c ldr r2, [pc, #368] ; (8594 <__aeabi_ddiv+0x1e8>) + 8422: 4694 mov ip, r2 + 8424: 2200 movs r2, #0 + 8426: 4463 add r3, ip + 8428: 0038 movs r0, r7 + 842a: 4068 eors r0, r5 + 842c: 4684 mov ip, r0 + 842e: 9002 str r0, [sp, #8] + 8430: 1ae4 subs r4, r4, r3 + 8432: 4316 orrs r6, r2 + 8434: 2e0f cmp r6, #15 + 8436: d900 bls.n 843a <__aeabi_ddiv+0x8e> + 8438: e0b4 b.n 85a4 <__aeabi_ddiv+0x1f8> + 843a: 4b57 ldr r3, [pc, #348] ; (8598 <__aeabi_ddiv+0x1ec>) + 843c: 00b6 lsls r6, r6, #2 + 843e: 599b ldr r3, [r3, r6] + 8440: 469f mov pc, r3 + 8442: 0003 movs r3, r0 + 8444: 4333 orrs r3, r6 + 8446: 4699 mov r9, r3 + 8448: d16c bne.n 8524 <__aeabi_ddiv+0x178> + 844a: 2300 movs r3, #0 + 844c: 4698 mov r8, r3 + 844e: 3302 adds r3, #2 + 8450: 2608 movs r6, #8 + 8452: 9303 str r3, [sp, #12] + 8454: e7ce b.n 83f4 <__aeabi_ddiv+0x48> + 8456: 46cb mov fp, r9 + 8458: 4641 mov r1, r8 + 845a: 9a03 ldr r2, [sp, #12] + 845c: 9701 str r7, [sp, #4] + 845e: 2a02 cmp r2, #2 + 8460: d165 bne.n 852e <__aeabi_ddiv+0x182> + 8462: 9b01 ldr r3, [sp, #4] + 8464: 4c4a ldr r4, [pc, #296] ; (8590 <__aeabi_ddiv+0x1e4>) + 8466: 469c mov ip, r3 + 8468: 2300 movs r3, #0 + 846a: 2200 movs r2, #0 + 846c: 4698 mov r8, r3 + 846e: e06b b.n 8548 <__aeabi_ddiv+0x19c> + 8470: 0003 movs r3, r0 + 8472: 4333 orrs r3, r6 + 8474: 4699 mov r9, r3 + 8476: d04e beq.n 8516 <__aeabi_ddiv+0x16a> + 8478: 2e00 cmp r6, #0 + 847a: d100 bne.n 847e <__aeabi_ddiv+0xd2> + 847c: e1bc b.n 87f8 <__aeabi_ddiv+0x44c> + 847e: 0030 movs r0, r6 + 8480: f7fb fdc2 bl 4008 <__clzsi2> + 8484: 0003 movs r3, r0 + 8486: 3b0b subs r3, #11 + 8488: 2b1c cmp r3, #28 + 848a: dd00 ble.n 848e <__aeabi_ddiv+0xe2> + 848c: e1ac b.n 87e8 <__aeabi_ddiv+0x43c> + 848e: 221d movs r2, #29 + 8490: 1ad3 subs r3, r2, r3 + 8492: 465a mov r2, fp + 8494: 0001 movs r1, r0 + 8496: 40da lsrs r2, r3 + 8498: 3908 subs r1, #8 + 849a: 408e lsls r6, r1 + 849c: 0013 movs r3, r2 + 849e: 4333 orrs r3, r6 + 84a0: 4699 mov r9, r3 + 84a2: 465b mov r3, fp + 84a4: 408b lsls r3, r1 + 84a6: 4698 mov r8, r3 + 84a8: 2300 movs r3, #0 + 84aa: 4c3c ldr r4, [pc, #240] ; (859c <__aeabi_ddiv+0x1f0>) + 84ac: 2600 movs r6, #0 + 84ae: 1a24 subs r4, r4, r0 + 84b0: 9303 str r3, [sp, #12] + 84b2: e79f b.n 83f4 <__aeabi_ddiv+0x48> + 84b4: 4651 mov r1, sl + 84b6: 465a mov r2, fp + 84b8: 4311 orrs r1, r2 + 84ba: d129 bne.n 8510 <__aeabi_ddiv+0x164> + 84bc: 2200 movs r2, #0 + 84be: 4693 mov fp, r2 + 84c0: 3202 adds r2, #2 + 84c2: e7b1 b.n 8428 <__aeabi_ddiv+0x7c> + 84c4: 4659 mov r1, fp + 84c6: 4301 orrs r1, r0 + 84c8: d01e beq.n 8508 <__aeabi_ddiv+0x15c> + 84ca: 465b mov r3, fp + 84cc: 2b00 cmp r3, #0 + 84ce: d100 bne.n 84d2 <__aeabi_ddiv+0x126> + 84d0: e19e b.n 8810 <__aeabi_ddiv+0x464> + 84d2: 4658 mov r0, fp + 84d4: f7fb fd98 bl 4008 <__clzsi2> + 84d8: 0003 movs r3, r0 + 84da: 3b0b subs r3, #11 + 84dc: 2b1c cmp r3, #28 + 84de: dd00 ble.n 84e2 <__aeabi_ddiv+0x136> + 84e0: e18f b.n 8802 <__aeabi_ddiv+0x456> + 84e2: 0002 movs r2, r0 + 84e4: 4659 mov r1, fp + 84e6: 3a08 subs r2, #8 + 84e8: 4091 lsls r1, r2 + 84ea: 468b mov fp, r1 + 84ec: 211d movs r1, #29 + 84ee: 1acb subs r3, r1, r3 + 84f0: 4651 mov r1, sl + 84f2: 40d9 lsrs r1, r3 + 84f4: 000b movs r3, r1 + 84f6: 4659 mov r1, fp + 84f8: 430b orrs r3, r1 + 84fa: 4651 mov r1, sl + 84fc: 469b mov fp, r3 + 84fe: 4091 lsls r1, r2 + 8500: 4b26 ldr r3, [pc, #152] ; (859c <__aeabi_ddiv+0x1f0>) + 8502: 2200 movs r2, #0 + 8504: 1a1b subs r3, r3, r0 + 8506: e78f b.n 8428 <__aeabi_ddiv+0x7c> + 8508: 2300 movs r3, #0 + 850a: 2201 movs r2, #1 + 850c: 469b mov fp, r3 + 850e: e78b b.n 8428 <__aeabi_ddiv+0x7c> + 8510: 4651 mov r1, sl + 8512: 2203 movs r2, #3 + 8514: e788 b.n 8428 <__aeabi_ddiv+0x7c> + 8516: 2300 movs r3, #0 + 8518: 4698 mov r8, r3 + 851a: 3301 adds r3, #1 + 851c: 2604 movs r6, #4 + 851e: 2400 movs r4, #0 + 8520: 9303 str r3, [sp, #12] + 8522: e767 b.n 83f4 <__aeabi_ddiv+0x48> + 8524: 2303 movs r3, #3 + 8526: 46b1 mov r9, r6 + 8528: 9303 str r3, [sp, #12] + 852a: 260c movs r6, #12 + 852c: e762 b.n 83f4 <__aeabi_ddiv+0x48> + 852e: 2a03 cmp r2, #3 + 8530: d100 bne.n 8534 <__aeabi_ddiv+0x188> + 8532: e25c b.n 89ee <__aeabi_ddiv+0x642> + 8534: 9b01 ldr r3, [sp, #4] + 8536: 2a01 cmp r2, #1 + 8538: d000 beq.n 853c <__aeabi_ddiv+0x190> + 853a: e1e4 b.n 8906 <__aeabi_ddiv+0x55a> + 853c: 4013 ands r3, r2 + 853e: 469c mov ip, r3 + 8540: 2300 movs r3, #0 + 8542: 2400 movs r4, #0 + 8544: 2200 movs r2, #0 + 8546: 4698 mov r8, r3 + 8548: 2100 movs r1, #0 + 854a: 0312 lsls r2, r2, #12 + 854c: 0b13 lsrs r3, r2, #12 + 854e: 0d0a lsrs r2, r1, #20 + 8550: 0512 lsls r2, r2, #20 + 8552: 431a orrs r2, r3 + 8554: 0523 lsls r3, r4, #20 + 8556: 4c12 ldr r4, [pc, #72] ; (85a0 <__aeabi_ddiv+0x1f4>) + 8558: 4640 mov r0, r8 + 855a: 4022 ands r2, r4 + 855c: 4313 orrs r3, r2 + 855e: 4662 mov r2, ip + 8560: 005b lsls r3, r3, #1 + 8562: 07d2 lsls r2, r2, #31 + 8564: 085b lsrs r3, r3, #1 + 8566: 4313 orrs r3, r2 + 8568: 0019 movs r1, r3 + 856a: b007 add sp, #28 + 856c: bc3c pop {r2, r3, r4, r5} + 856e: 4690 mov r8, r2 + 8570: 4699 mov r9, r3 + 8572: 46a2 mov sl, r4 + 8574: 46ab mov fp, r5 + 8576: bdf0 pop {r4, r5, r6, r7, pc} + 8578: 2300 movs r3, #0 + 857a: 2280 movs r2, #128 ; 0x80 + 857c: 469c mov ip, r3 + 857e: 0312 lsls r2, r2, #12 + 8580: 4698 mov r8, r3 + 8582: 4c03 ldr r4, [pc, #12] ; (8590 <__aeabi_ddiv+0x1e4>) + 8584: e7e0 b.n 8548 <__aeabi_ddiv+0x19c> + 8586: 2300 movs r3, #0 + 8588: 4c01 ldr r4, [pc, #4] ; (8590 <__aeabi_ddiv+0x1e4>) + 858a: 2200 movs r2, #0 + 858c: 4698 mov r8, r3 + 858e: e7db b.n 8548 <__aeabi_ddiv+0x19c> + 8590: 000007ff .word 0x000007ff + 8594: fffffc01 .word 0xfffffc01 + 8598: 00009ab0 .word 0x00009ab0 + 859c: fffffc0d .word 0xfffffc0d + 85a0: 800fffff .word 0x800fffff + 85a4: 45d9 cmp r9, fp + 85a6: d900 bls.n 85aa <__aeabi_ddiv+0x1fe> + 85a8: e139 b.n 881e <__aeabi_ddiv+0x472> + 85aa: d100 bne.n 85ae <__aeabi_ddiv+0x202> + 85ac: e134 b.n 8818 <__aeabi_ddiv+0x46c> + 85ae: 2300 movs r3, #0 + 85b0: 4646 mov r6, r8 + 85b2: 464d mov r5, r9 + 85b4: 469a mov sl, r3 + 85b6: 3c01 subs r4, #1 + 85b8: 465b mov r3, fp + 85ba: 0e0a lsrs r2, r1, #24 + 85bc: 021b lsls r3, r3, #8 + 85be: 431a orrs r2, r3 + 85c0: 020b lsls r3, r1, #8 + 85c2: 0c17 lsrs r7, r2, #16 + 85c4: 9303 str r3, [sp, #12] + 85c6: 0413 lsls r3, r2, #16 + 85c8: 0c1b lsrs r3, r3, #16 + 85ca: 0039 movs r1, r7 + 85cc: 0028 movs r0, r5 + 85ce: 4690 mov r8, r2 + 85d0: 9301 str r3, [sp, #4] + 85d2: f7fa f93d bl 2850 <__udivsi3> + 85d6: 0002 movs r2, r0 + 85d8: 9b01 ldr r3, [sp, #4] + 85da: 4683 mov fp, r0 + 85dc: 435a muls r2, r3 + 85de: 0028 movs r0, r5 + 85e0: 0039 movs r1, r7 + 85e2: 4691 mov r9, r2 + 85e4: f7fa f9ba bl 295c <__aeabi_uidivmod> + 85e8: 0c35 lsrs r5, r6, #16 + 85ea: 0409 lsls r1, r1, #16 + 85ec: 430d orrs r5, r1 + 85ee: 45a9 cmp r9, r5 + 85f0: d90d bls.n 860e <__aeabi_ddiv+0x262> + 85f2: 465b mov r3, fp + 85f4: 4445 add r5, r8 + 85f6: 3b01 subs r3, #1 + 85f8: 45a8 cmp r8, r5 + 85fa: d900 bls.n 85fe <__aeabi_ddiv+0x252> + 85fc: e13a b.n 8874 <__aeabi_ddiv+0x4c8> + 85fe: 45a9 cmp r9, r5 + 8600: d800 bhi.n 8604 <__aeabi_ddiv+0x258> + 8602: e137 b.n 8874 <__aeabi_ddiv+0x4c8> + 8604: 2302 movs r3, #2 + 8606: 425b negs r3, r3 + 8608: 469c mov ip, r3 + 860a: 4445 add r5, r8 + 860c: 44e3 add fp, ip + 860e: 464b mov r3, r9 + 8610: 1aeb subs r3, r5, r3 + 8612: 0039 movs r1, r7 + 8614: 0018 movs r0, r3 + 8616: 9304 str r3, [sp, #16] + 8618: f7fa f91a bl 2850 <__udivsi3> + 861c: 9b01 ldr r3, [sp, #4] + 861e: 0005 movs r5, r0 + 8620: 4343 muls r3, r0 + 8622: 0039 movs r1, r7 + 8624: 9804 ldr r0, [sp, #16] + 8626: 4699 mov r9, r3 + 8628: f7fa f998 bl 295c <__aeabi_uidivmod> + 862c: 0433 lsls r3, r6, #16 + 862e: 0409 lsls r1, r1, #16 + 8630: 0c1b lsrs r3, r3, #16 + 8632: 430b orrs r3, r1 + 8634: 4599 cmp r9, r3 + 8636: d909 bls.n 864c <__aeabi_ddiv+0x2a0> + 8638: 4443 add r3, r8 + 863a: 1e6a subs r2, r5, #1 + 863c: 4598 cmp r8, r3 + 863e: d900 bls.n 8642 <__aeabi_ddiv+0x296> + 8640: e11a b.n 8878 <__aeabi_ddiv+0x4cc> + 8642: 4599 cmp r9, r3 + 8644: d800 bhi.n 8648 <__aeabi_ddiv+0x29c> + 8646: e117 b.n 8878 <__aeabi_ddiv+0x4cc> + 8648: 3d02 subs r5, #2 + 864a: 4443 add r3, r8 + 864c: 464a mov r2, r9 + 864e: 1a9b subs r3, r3, r2 + 8650: 465a mov r2, fp + 8652: 0412 lsls r2, r2, #16 + 8654: 432a orrs r2, r5 + 8656: 9903 ldr r1, [sp, #12] + 8658: 4693 mov fp, r2 + 865a: 0c10 lsrs r0, r2, #16 + 865c: 0c0a lsrs r2, r1, #16 + 865e: 4691 mov r9, r2 + 8660: 0409 lsls r1, r1, #16 + 8662: 465a mov r2, fp + 8664: 0c09 lsrs r1, r1, #16 + 8666: 464e mov r6, r9 + 8668: 000d movs r5, r1 + 866a: 0412 lsls r2, r2, #16 + 866c: 0c12 lsrs r2, r2, #16 + 866e: 4345 muls r5, r0 + 8670: 9105 str r1, [sp, #20] + 8672: 4351 muls r1, r2 + 8674: 4372 muls r2, r6 + 8676: 4370 muls r0, r6 + 8678: 1952 adds r2, r2, r5 + 867a: 0c0e lsrs r6, r1, #16 + 867c: 18b2 adds r2, r6, r2 + 867e: 4295 cmp r5, r2 + 8680: d903 bls.n 868a <__aeabi_ddiv+0x2de> + 8682: 2580 movs r5, #128 ; 0x80 + 8684: 026d lsls r5, r5, #9 + 8686: 46ac mov ip, r5 + 8688: 4460 add r0, ip + 868a: 0c15 lsrs r5, r2, #16 + 868c: 0409 lsls r1, r1, #16 + 868e: 0412 lsls r2, r2, #16 + 8690: 0c09 lsrs r1, r1, #16 + 8692: 1828 adds r0, r5, r0 + 8694: 1852 adds r2, r2, r1 + 8696: 4283 cmp r3, r0 + 8698: d200 bcs.n 869c <__aeabi_ddiv+0x2f0> + 869a: e0ce b.n 883a <__aeabi_ddiv+0x48e> + 869c: d100 bne.n 86a0 <__aeabi_ddiv+0x2f4> + 869e: e0c8 b.n 8832 <__aeabi_ddiv+0x486> + 86a0: 1a1d subs r5, r3, r0 + 86a2: 4653 mov r3, sl + 86a4: 1a9e subs r6, r3, r2 + 86a6: 45b2 cmp sl, r6 + 86a8: 4192 sbcs r2, r2 + 86aa: 4252 negs r2, r2 + 86ac: 1aab subs r3, r5, r2 + 86ae: 469a mov sl, r3 + 86b0: 4598 cmp r8, r3 + 86b2: d100 bne.n 86b6 <__aeabi_ddiv+0x30a> + 86b4: e117 b.n 88e6 <__aeabi_ddiv+0x53a> + 86b6: 0039 movs r1, r7 + 86b8: 0018 movs r0, r3 + 86ba: f7fa f8c9 bl 2850 <__udivsi3> + 86be: 9b01 ldr r3, [sp, #4] + 86c0: 0005 movs r5, r0 + 86c2: 4343 muls r3, r0 + 86c4: 0039 movs r1, r7 + 86c6: 4650 mov r0, sl + 86c8: 9304 str r3, [sp, #16] + 86ca: f7fa f947 bl 295c <__aeabi_uidivmod> + 86ce: 9804 ldr r0, [sp, #16] + 86d0: 040b lsls r3, r1, #16 + 86d2: 0c31 lsrs r1, r6, #16 + 86d4: 4319 orrs r1, r3 + 86d6: 4288 cmp r0, r1 + 86d8: d909 bls.n 86ee <__aeabi_ddiv+0x342> + 86da: 4441 add r1, r8 + 86dc: 1e6b subs r3, r5, #1 + 86de: 4588 cmp r8, r1 + 86e0: d900 bls.n 86e4 <__aeabi_ddiv+0x338> + 86e2: e107 b.n 88f4 <__aeabi_ddiv+0x548> + 86e4: 4288 cmp r0, r1 + 86e6: d800 bhi.n 86ea <__aeabi_ddiv+0x33e> + 86e8: e104 b.n 88f4 <__aeabi_ddiv+0x548> + 86ea: 3d02 subs r5, #2 + 86ec: 4441 add r1, r8 + 86ee: 9b04 ldr r3, [sp, #16] + 86f0: 1acb subs r3, r1, r3 + 86f2: 0018 movs r0, r3 + 86f4: 0039 movs r1, r7 + 86f6: 9304 str r3, [sp, #16] + 86f8: f7fa f8aa bl 2850 <__udivsi3> + 86fc: 9b01 ldr r3, [sp, #4] + 86fe: 4682 mov sl, r0 + 8700: 4343 muls r3, r0 + 8702: 0039 movs r1, r7 + 8704: 9804 ldr r0, [sp, #16] + 8706: 9301 str r3, [sp, #4] + 8708: f7fa f928 bl 295c <__aeabi_uidivmod> + 870c: 9801 ldr r0, [sp, #4] + 870e: 040b lsls r3, r1, #16 + 8710: 0431 lsls r1, r6, #16 + 8712: 0c09 lsrs r1, r1, #16 + 8714: 4319 orrs r1, r3 + 8716: 4288 cmp r0, r1 + 8718: d90d bls.n 8736 <__aeabi_ddiv+0x38a> + 871a: 4653 mov r3, sl + 871c: 4441 add r1, r8 + 871e: 3b01 subs r3, #1 + 8720: 4588 cmp r8, r1 + 8722: d900 bls.n 8726 <__aeabi_ddiv+0x37a> + 8724: e0e8 b.n 88f8 <__aeabi_ddiv+0x54c> + 8726: 4288 cmp r0, r1 + 8728: d800 bhi.n 872c <__aeabi_ddiv+0x380> + 872a: e0e5 b.n 88f8 <__aeabi_ddiv+0x54c> + 872c: 2302 movs r3, #2 + 872e: 425b negs r3, r3 + 8730: 469c mov ip, r3 + 8732: 4441 add r1, r8 + 8734: 44e2 add sl, ip + 8736: 9b01 ldr r3, [sp, #4] + 8738: 042d lsls r5, r5, #16 + 873a: 1ace subs r6, r1, r3 + 873c: 4651 mov r1, sl + 873e: 4329 orrs r1, r5 + 8740: 9d05 ldr r5, [sp, #20] + 8742: 464f mov r7, r9 + 8744: 002a movs r2, r5 + 8746: 040b lsls r3, r1, #16 + 8748: 0c08 lsrs r0, r1, #16 + 874a: 0c1b lsrs r3, r3, #16 + 874c: 435a muls r2, r3 + 874e: 4345 muls r5, r0 + 8750: 437b muls r3, r7 + 8752: 4378 muls r0, r7 + 8754: 195b adds r3, r3, r5 + 8756: 0c17 lsrs r7, r2, #16 + 8758: 18fb adds r3, r7, r3 + 875a: 429d cmp r5, r3 + 875c: d903 bls.n 8766 <__aeabi_ddiv+0x3ba> + 875e: 2580 movs r5, #128 ; 0x80 + 8760: 026d lsls r5, r5, #9 + 8762: 46ac mov ip, r5 + 8764: 4460 add r0, ip + 8766: 0c1d lsrs r5, r3, #16 + 8768: 0412 lsls r2, r2, #16 + 876a: 041b lsls r3, r3, #16 + 876c: 0c12 lsrs r2, r2, #16 + 876e: 1828 adds r0, r5, r0 + 8770: 189b adds r3, r3, r2 + 8772: 4286 cmp r6, r0 + 8774: d200 bcs.n 8778 <__aeabi_ddiv+0x3cc> + 8776: e093 b.n 88a0 <__aeabi_ddiv+0x4f4> + 8778: d100 bne.n 877c <__aeabi_ddiv+0x3d0> + 877a: e08e b.n 889a <__aeabi_ddiv+0x4ee> + 877c: 2301 movs r3, #1 + 877e: 4319 orrs r1, r3 + 8780: 4ba0 ldr r3, [pc, #640] ; (8a04 <__aeabi_ddiv+0x658>) + 8782: 18e3 adds r3, r4, r3 + 8784: 2b00 cmp r3, #0 + 8786: dc00 bgt.n 878a <__aeabi_ddiv+0x3de> + 8788: e099 b.n 88be <__aeabi_ddiv+0x512> + 878a: 074a lsls r2, r1, #29 + 878c: d000 beq.n 8790 <__aeabi_ddiv+0x3e4> + 878e: e09e b.n 88ce <__aeabi_ddiv+0x522> + 8790: 465a mov r2, fp + 8792: 01d2 lsls r2, r2, #7 + 8794: d506 bpl.n 87a4 <__aeabi_ddiv+0x3f8> + 8796: 465a mov r2, fp + 8798: 4b9b ldr r3, [pc, #620] ; (8a08 <__aeabi_ddiv+0x65c>) + 879a: 401a ands r2, r3 + 879c: 2380 movs r3, #128 ; 0x80 + 879e: 4693 mov fp, r2 + 87a0: 00db lsls r3, r3, #3 + 87a2: 18e3 adds r3, r4, r3 + 87a4: 4a99 ldr r2, [pc, #612] ; (8a0c <__aeabi_ddiv+0x660>) + 87a6: 4293 cmp r3, r2 + 87a8: dd68 ble.n 887c <__aeabi_ddiv+0x4d0> + 87aa: 2301 movs r3, #1 + 87ac: 9a02 ldr r2, [sp, #8] + 87ae: 4c98 ldr r4, [pc, #608] ; (8a10 <__aeabi_ddiv+0x664>) + 87b0: 401a ands r2, r3 + 87b2: 2300 movs r3, #0 + 87b4: 4694 mov ip, r2 + 87b6: 4698 mov r8, r3 + 87b8: 2200 movs r2, #0 + 87ba: e6c5 b.n 8548 <__aeabi_ddiv+0x19c> + 87bc: 2280 movs r2, #128 ; 0x80 + 87be: 464b mov r3, r9 + 87c0: 0312 lsls r2, r2, #12 + 87c2: 4213 tst r3, r2 + 87c4: d00a beq.n 87dc <__aeabi_ddiv+0x430> + 87c6: 465b mov r3, fp + 87c8: 4213 tst r3, r2 + 87ca: d106 bne.n 87da <__aeabi_ddiv+0x42e> + 87cc: 431a orrs r2, r3 + 87ce: 0312 lsls r2, r2, #12 + 87d0: 0b12 lsrs r2, r2, #12 + 87d2: 46ac mov ip, r5 + 87d4: 4688 mov r8, r1 + 87d6: 4c8e ldr r4, [pc, #568] ; (8a10 <__aeabi_ddiv+0x664>) + 87d8: e6b6 b.n 8548 <__aeabi_ddiv+0x19c> + 87da: 464b mov r3, r9 + 87dc: 431a orrs r2, r3 + 87de: 0312 lsls r2, r2, #12 + 87e0: 0b12 lsrs r2, r2, #12 + 87e2: 46bc mov ip, r7 + 87e4: 4c8a ldr r4, [pc, #552] ; (8a10 <__aeabi_ddiv+0x664>) + 87e6: e6af b.n 8548 <__aeabi_ddiv+0x19c> + 87e8: 0003 movs r3, r0 + 87ea: 465a mov r2, fp + 87ec: 3b28 subs r3, #40 ; 0x28 + 87ee: 409a lsls r2, r3 + 87f0: 2300 movs r3, #0 + 87f2: 4691 mov r9, r2 + 87f4: 4698 mov r8, r3 + 87f6: e657 b.n 84a8 <__aeabi_ddiv+0xfc> + 87f8: 4658 mov r0, fp + 87fa: f7fb fc05 bl 4008 <__clzsi2> + 87fe: 3020 adds r0, #32 + 8800: e640 b.n 8484 <__aeabi_ddiv+0xd8> + 8802: 0003 movs r3, r0 + 8804: 4652 mov r2, sl + 8806: 3b28 subs r3, #40 ; 0x28 + 8808: 409a lsls r2, r3 + 880a: 2100 movs r1, #0 + 880c: 4693 mov fp, r2 + 880e: e677 b.n 8500 <__aeabi_ddiv+0x154> + 8810: f7fb fbfa bl 4008 <__clzsi2> + 8814: 3020 adds r0, #32 + 8816: e65f b.n 84d8 <__aeabi_ddiv+0x12c> + 8818: 4588 cmp r8, r1 + 881a: d200 bcs.n 881e <__aeabi_ddiv+0x472> + 881c: e6c7 b.n 85ae <__aeabi_ddiv+0x202> + 881e: 464b mov r3, r9 + 8820: 07de lsls r6, r3, #31 + 8822: 085d lsrs r5, r3, #1 + 8824: 4643 mov r3, r8 + 8826: 085b lsrs r3, r3, #1 + 8828: 431e orrs r6, r3 + 882a: 4643 mov r3, r8 + 882c: 07db lsls r3, r3, #31 + 882e: 469a mov sl, r3 + 8830: e6c2 b.n 85b8 <__aeabi_ddiv+0x20c> + 8832: 2500 movs r5, #0 + 8834: 4592 cmp sl, r2 + 8836: d300 bcc.n 883a <__aeabi_ddiv+0x48e> + 8838: e733 b.n 86a2 <__aeabi_ddiv+0x2f6> + 883a: 9e03 ldr r6, [sp, #12] + 883c: 4659 mov r1, fp + 883e: 46b4 mov ip, r6 + 8840: 44e2 add sl, ip + 8842: 45b2 cmp sl, r6 + 8844: 41ad sbcs r5, r5 + 8846: 426d negs r5, r5 + 8848: 4445 add r5, r8 + 884a: 18eb adds r3, r5, r3 + 884c: 3901 subs r1, #1 + 884e: 4598 cmp r8, r3 + 8850: d207 bcs.n 8862 <__aeabi_ddiv+0x4b6> + 8852: 4298 cmp r0, r3 + 8854: d900 bls.n 8858 <__aeabi_ddiv+0x4ac> + 8856: e07f b.n 8958 <__aeabi_ddiv+0x5ac> + 8858: d100 bne.n 885c <__aeabi_ddiv+0x4b0> + 885a: e0bc b.n 89d6 <__aeabi_ddiv+0x62a> + 885c: 1a1d subs r5, r3, r0 + 885e: 468b mov fp, r1 + 8860: e71f b.n 86a2 <__aeabi_ddiv+0x2f6> + 8862: 4598 cmp r8, r3 + 8864: d1fa bne.n 885c <__aeabi_ddiv+0x4b0> + 8866: 9d03 ldr r5, [sp, #12] + 8868: 4555 cmp r5, sl + 886a: d9f2 bls.n 8852 <__aeabi_ddiv+0x4a6> + 886c: 4643 mov r3, r8 + 886e: 468b mov fp, r1 + 8870: 1a1d subs r5, r3, r0 + 8872: e716 b.n 86a2 <__aeabi_ddiv+0x2f6> + 8874: 469b mov fp, r3 + 8876: e6ca b.n 860e <__aeabi_ddiv+0x262> + 8878: 0015 movs r5, r2 + 887a: e6e7 b.n 864c <__aeabi_ddiv+0x2a0> + 887c: 465a mov r2, fp + 887e: 08c9 lsrs r1, r1, #3 + 8880: 0752 lsls r2, r2, #29 + 8882: 430a orrs r2, r1 + 8884: 055b lsls r3, r3, #21 + 8886: 4690 mov r8, r2 + 8888: 0d5c lsrs r4, r3, #21 + 888a: 465a mov r2, fp + 888c: 2301 movs r3, #1 + 888e: 9902 ldr r1, [sp, #8] + 8890: 0252 lsls r2, r2, #9 + 8892: 4019 ands r1, r3 + 8894: 0b12 lsrs r2, r2, #12 + 8896: 468c mov ip, r1 + 8898: e656 b.n 8548 <__aeabi_ddiv+0x19c> + 889a: 2b00 cmp r3, #0 + 889c: d100 bne.n 88a0 <__aeabi_ddiv+0x4f4> + 889e: e76f b.n 8780 <__aeabi_ddiv+0x3d4> + 88a0: 4446 add r6, r8 + 88a2: 1e4a subs r2, r1, #1 + 88a4: 45b0 cmp r8, r6 + 88a6: d929 bls.n 88fc <__aeabi_ddiv+0x550> + 88a8: 0011 movs r1, r2 + 88aa: 4286 cmp r6, r0 + 88ac: d000 beq.n 88b0 <__aeabi_ddiv+0x504> + 88ae: e765 b.n 877c <__aeabi_ddiv+0x3d0> + 88b0: 9a03 ldr r2, [sp, #12] + 88b2: 4293 cmp r3, r2 + 88b4: d000 beq.n 88b8 <__aeabi_ddiv+0x50c> + 88b6: e761 b.n 877c <__aeabi_ddiv+0x3d0> + 88b8: e762 b.n 8780 <__aeabi_ddiv+0x3d4> + 88ba: 2101 movs r1, #1 + 88bc: 4249 negs r1, r1 + 88be: 2001 movs r0, #1 + 88c0: 1ac2 subs r2, r0, r3 + 88c2: 2a38 cmp r2, #56 ; 0x38 + 88c4: dd21 ble.n 890a <__aeabi_ddiv+0x55e> + 88c6: 9b02 ldr r3, [sp, #8] + 88c8: 4003 ands r3, r0 + 88ca: 469c mov ip, r3 + 88cc: e638 b.n 8540 <__aeabi_ddiv+0x194> + 88ce: 220f movs r2, #15 + 88d0: 400a ands r2, r1 + 88d2: 2a04 cmp r2, #4 + 88d4: d100 bne.n 88d8 <__aeabi_ddiv+0x52c> + 88d6: e75b b.n 8790 <__aeabi_ddiv+0x3e4> + 88d8: 000a movs r2, r1 + 88da: 1d11 adds r1, r2, #4 + 88dc: 4291 cmp r1, r2 + 88de: 4192 sbcs r2, r2 + 88e0: 4252 negs r2, r2 + 88e2: 4493 add fp, r2 + 88e4: e754 b.n 8790 <__aeabi_ddiv+0x3e4> + 88e6: 4b47 ldr r3, [pc, #284] ; (8a04 <__aeabi_ddiv+0x658>) + 88e8: 18e3 adds r3, r4, r3 + 88ea: 2b00 cmp r3, #0 + 88ec: dde5 ble.n 88ba <__aeabi_ddiv+0x50e> + 88ee: 2201 movs r2, #1 + 88f0: 4252 negs r2, r2 + 88f2: e7f2 b.n 88da <__aeabi_ddiv+0x52e> + 88f4: 001d movs r5, r3 + 88f6: e6fa b.n 86ee <__aeabi_ddiv+0x342> + 88f8: 469a mov sl, r3 + 88fa: e71c b.n 8736 <__aeabi_ddiv+0x38a> + 88fc: 42b0 cmp r0, r6 + 88fe: d839 bhi.n 8974 <__aeabi_ddiv+0x5c8> + 8900: d06e beq.n 89e0 <__aeabi_ddiv+0x634> + 8902: 0011 movs r1, r2 + 8904: e73a b.n 877c <__aeabi_ddiv+0x3d0> + 8906: 9302 str r3, [sp, #8] + 8908: e73a b.n 8780 <__aeabi_ddiv+0x3d4> + 890a: 2a1f cmp r2, #31 + 890c: dc3c bgt.n 8988 <__aeabi_ddiv+0x5dc> + 890e: 2320 movs r3, #32 + 8910: 1a9b subs r3, r3, r2 + 8912: 000c movs r4, r1 + 8914: 4658 mov r0, fp + 8916: 4099 lsls r1, r3 + 8918: 4098 lsls r0, r3 + 891a: 1e4b subs r3, r1, #1 + 891c: 4199 sbcs r1, r3 + 891e: 465b mov r3, fp + 8920: 40d4 lsrs r4, r2 + 8922: 40d3 lsrs r3, r2 + 8924: 4320 orrs r0, r4 + 8926: 4308 orrs r0, r1 + 8928: 001a movs r2, r3 + 892a: 0743 lsls r3, r0, #29 + 892c: d009 beq.n 8942 <__aeabi_ddiv+0x596> + 892e: 230f movs r3, #15 + 8930: 4003 ands r3, r0 + 8932: 2b04 cmp r3, #4 + 8934: d005 beq.n 8942 <__aeabi_ddiv+0x596> + 8936: 0001 movs r1, r0 + 8938: 1d08 adds r0, r1, #4 + 893a: 4288 cmp r0, r1 + 893c: 419b sbcs r3, r3 + 893e: 425b negs r3, r3 + 8940: 18d2 adds r2, r2, r3 + 8942: 0213 lsls r3, r2, #8 + 8944: d53a bpl.n 89bc <__aeabi_ddiv+0x610> + 8946: 2301 movs r3, #1 + 8948: 9a02 ldr r2, [sp, #8] + 894a: 2401 movs r4, #1 + 894c: 401a ands r2, r3 + 894e: 2300 movs r3, #0 + 8950: 4694 mov ip, r2 + 8952: 4698 mov r8, r3 + 8954: 2200 movs r2, #0 + 8956: e5f7 b.n 8548 <__aeabi_ddiv+0x19c> + 8958: 2102 movs r1, #2 + 895a: 4249 negs r1, r1 + 895c: 468c mov ip, r1 + 895e: 9d03 ldr r5, [sp, #12] + 8960: 44e3 add fp, ip + 8962: 46ac mov ip, r5 + 8964: 44e2 add sl, ip + 8966: 45aa cmp sl, r5 + 8968: 41ad sbcs r5, r5 + 896a: 426d negs r5, r5 + 896c: 4445 add r5, r8 + 896e: 18ed adds r5, r5, r3 + 8970: 1a2d subs r5, r5, r0 + 8972: e696 b.n 86a2 <__aeabi_ddiv+0x2f6> + 8974: 1e8a subs r2, r1, #2 + 8976: 9903 ldr r1, [sp, #12] + 8978: 004d lsls r5, r1, #1 + 897a: 428d cmp r5, r1 + 897c: 4189 sbcs r1, r1 + 897e: 4249 negs r1, r1 + 8980: 4441 add r1, r8 + 8982: 1876 adds r6, r6, r1 + 8984: 9503 str r5, [sp, #12] + 8986: e78f b.n 88a8 <__aeabi_ddiv+0x4fc> + 8988: 201f movs r0, #31 + 898a: 4240 negs r0, r0 + 898c: 1ac3 subs r3, r0, r3 + 898e: 4658 mov r0, fp + 8990: 40d8 lsrs r0, r3 + 8992: 0003 movs r3, r0 + 8994: 2a20 cmp r2, #32 + 8996: d028 beq.n 89ea <__aeabi_ddiv+0x63e> + 8998: 2040 movs r0, #64 ; 0x40 + 899a: 465d mov r5, fp + 899c: 1a82 subs r2, r0, r2 + 899e: 4095 lsls r5, r2 + 89a0: 4329 orrs r1, r5 + 89a2: 1e4a subs r2, r1, #1 + 89a4: 4191 sbcs r1, r2 + 89a6: 4319 orrs r1, r3 + 89a8: 2307 movs r3, #7 + 89aa: 2200 movs r2, #0 + 89ac: 400b ands r3, r1 + 89ae: d009 beq.n 89c4 <__aeabi_ddiv+0x618> + 89b0: 230f movs r3, #15 + 89b2: 2200 movs r2, #0 + 89b4: 400b ands r3, r1 + 89b6: 0008 movs r0, r1 + 89b8: 2b04 cmp r3, #4 + 89ba: d1bd bne.n 8938 <__aeabi_ddiv+0x58c> + 89bc: 0001 movs r1, r0 + 89be: 0753 lsls r3, r2, #29 + 89c0: 0252 lsls r2, r2, #9 + 89c2: 0b12 lsrs r2, r2, #12 + 89c4: 08c9 lsrs r1, r1, #3 + 89c6: 4319 orrs r1, r3 + 89c8: 2301 movs r3, #1 + 89ca: 4688 mov r8, r1 + 89cc: 9902 ldr r1, [sp, #8] + 89ce: 2400 movs r4, #0 + 89d0: 4019 ands r1, r3 + 89d2: 468c mov ip, r1 + 89d4: e5b8 b.n 8548 <__aeabi_ddiv+0x19c> + 89d6: 4552 cmp r2, sl + 89d8: d8be bhi.n 8958 <__aeabi_ddiv+0x5ac> + 89da: 468b mov fp, r1 + 89dc: 2500 movs r5, #0 + 89de: e660 b.n 86a2 <__aeabi_ddiv+0x2f6> + 89e0: 9d03 ldr r5, [sp, #12] + 89e2: 429d cmp r5, r3 + 89e4: d3c6 bcc.n 8974 <__aeabi_ddiv+0x5c8> + 89e6: 0011 movs r1, r2 + 89e8: e762 b.n 88b0 <__aeabi_ddiv+0x504> + 89ea: 2500 movs r5, #0 + 89ec: e7d8 b.n 89a0 <__aeabi_ddiv+0x5f4> + 89ee: 2280 movs r2, #128 ; 0x80 + 89f0: 465b mov r3, fp + 89f2: 0312 lsls r2, r2, #12 + 89f4: 431a orrs r2, r3 + 89f6: 9b01 ldr r3, [sp, #4] + 89f8: 0312 lsls r2, r2, #12 + 89fa: 0b12 lsrs r2, r2, #12 + 89fc: 469c mov ip, r3 + 89fe: 4688 mov r8, r1 + 8a00: 4c03 ldr r4, [pc, #12] ; (8a10 <__aeabi_ddiv+0x664>) + 8a02: e5a1 b.n 8548 <__aeabi_ddiv+0x19c> + 8a04: 000003ff .word 0x000003ff + 8a08: feffffff .word 0xfeffffff + 8a0c: 000007fe .word 0x000007fe + 8a10: 000007ff .word 0x000007ff + +00008a14 <__eqdf2>: + 8a14: b5f0 push {r4, r5, r6, r7, lr} + 8a16: 464f mov r7, r9 + 8a18: 4646 mov r6, r8 + 8a1a: 46d6 mov lr, sl + 8a1c: 005c lsls r4, r3, #1 + 8a1e: b5c0 push {r6, r7, lr} + 8a20: 031f lsls r7, r3, #12 + 8a22: 0fdb lsrs r3, r3, #31 + 8a24: 469a mov sl, r3 + 8a26: 4b17 ldr r3, [pc, #92] ; (8a84 <__eqdf2+0x70>) + 8a28: 030e lsls r6, r1, #12 + 8a2a: 004d lsls r5, r1, #1 + 8a2c: 4684 mov ip, r0 + 8a2e: 4680 mov r8, r0 + 8a30: 0b36 lsrs r6, r6, #12 + 8a32: 0d6d lsrs r5, r5, #21 + 8a34: 0fc9 lsrs r1, r1, #31 + 8a36: 4691 mov r9, r2 + 8a38: 0b3f lsrs r7, r7, #12 + 8a3a: 0d64 lsrs r4, r4, #21 + 8a3c: 2001 movs r0, #1 + 8a3e: 429d cmp r5, r3 + 8a40: d008 beq.n 8a54 <__eqdf2+0x40> + 8a42: 429c cmp r4, r3 + 8a44: d001 beq.n 8a4a <__eqdf2+0x36> + 8a46: 42a5 cmp r5, r4 + 8a48: d00b beq.n 8a62 <__eqdf2+0x4e> + 8a4a: bc1c pop {r2, r3, r4} + 8a4c: 4690 mov r8, r2 + 8a4e: 4699 mov r9, r3 + 8a50: 46a2 mov sl, r4 + 8a52: bdf0 pop {r4, r5, r6, r7, pc} + 8a54: 4663 mov r3, ip + 8a56: 4333 orrs r3, r6 + 8a58: d1f7 bne.n 8a4a <__eqdf2+0x36> + 8a5a: 42ac cmp r4, r5 + 8a5c: d1f5 bne.n 8a4a <__eqdf2+0x36> + 8a5e: 433a orrs r2, r7 + 8a60: d1f3 bne.n 8a4a <__eqdf2+0x36> + 8a62: 2001 movs r0, #1 + 8a64: 42be cmp r6, r7 + 8a66: d1f0 bne.n 8a4a <__eqdf2+0x36> + 8a68: 45c8 cmp r8, r9 + 8a6a: d1ee bne.n 8a4a <__eqdf2+0x36> + 8a6c: 4551 cmp r1, sl + 8a6e: d007 beq.n 8a80 <__eqdf2+0x6c> + 8a70: 2d00 cmp r5, #0 + 8a72: d1ea bne.n 8a4a <__eqdf2+0x36> + 8a74: 4663 mov r3, ip + 8a76: 431e orrs r6, r3 + 8a78: 0030 movs r0, r6 + 8a7a: 1e46 subs r6, r0, #1 + 8a7c: 41b0 sbcs r0, r6 + 8a7e: e7e4 b.n 8a4a <__eqdf2+0x36> + 8a80: 2000 movs r0, #0 + 8a82: e7e2 b.n 8a4a <__eqdf2+0x36> + 8a84: 000007ff .word 0x000007ff + +00008a88 <__gedf2>: + 8a88: b5f0 push {r4, r5, r6, r7, lr} + 8a8a: 4645 mov r5, r8 + 8a8c: 46de mov lr, fp + 8a8e: 4657 mov r7, sl + 8a90: 464e mov r6, r9 + 8a92: b5e0 push {r5, r6, r7, lr} + 8a94: 031f lsls r7, r3, #12 + 8a96: 0b3d lsrs r5, r7, #12 + 8a98: 4f2c ldr r7, [pc, #176] ; (8b4c <__gedf2+0xc4>) + 8a9a: 030e lsls r6, r1, #12 + 8a9c: 004c lsls r4, r1, #1 + 8a9e: 46ab mov fp, r5 + 8aa0: 005d lsls r5, r3, #1 + 8aa2: 4684 mov ip, r0 + 8aa4: 0b36 lsrs r6, r6, #12 + 8aa6: 0d64 lsrs r4, r4, #21 + 8aa8: 0fc9 lsrs r1, r1, #31 + 8aaa: 4690 mov r8, r2 + 8aac: 0d6d lsrs r5, r5, #21 + 8aae: 0fdb lsrs r3, r3, #31 + 8ab0: 42bc cmp r4, r7 + 8ab2: d02a beq.n 8b0a <__gedf2+0x82> + 8ab4: 4f25 ldr r7, [pc, #148] ; (8b4c <__gedf2+0xc4>) + 8ab6: 42bd cmp r5, r7 + 8ab8: d02d beq.n 8b16 <__gedf2+0x8e> + 8aba: 2c00 cmp r4, #0 + 8abc: d10f bne.n 8ade <__gedf2+0x56> + 8abe: 4330 orrs r0, r6 + 8ac0: 0007 movs r7, r0 + 8ac2: 4681 mov r9, r0 + 8ac4: 4278 negs r0, r7 + 8ac6: 4178 adcs r0, r7 + 8ac8: b2c0 uxtb r0, r0 + 8aca: 2d00 cmp r5, #0 + 8acc: d117 bne.n 8afe <__gedf2+0x76> + 8ace: 465f mov r7, fp + 8ad0: 433a orrs r2, r7 + 8ad2: d114 bne.n 8afe <__gedf2+0x76> + 8ad4: 464b mov r3, r9 + 8ad6: 2000 movs r0, #0 + 8ad8: 2b00 cmp r3, #0 + 8ada: d00a beq.n 8af2 <__gedf2+0x6a> + 8adc: e006 b.n 8aec <__gedf2+0x64> + 8ade: 2d00 cmp r5, #0 + 8ae0: d102 bne.n 8ae8 <__gedf2+0x60> + 8ae2: 4658 mov r0, fp + 8ae4: 4302 orrs r2, r0 + 8ae6: d001 beq.n 8aec <__gedf2+0x64> + 8ae8: 4299 cmp r1, r3 + 8aea: d018 beq.n 8b1e <__gedf2+0x96> + 8aec: 4248 negs r0, r1 + 8aee: 2101 movs r1, #1 + 8af0: 4308 orrs r0, r1 + 8af2: bc3c pop {r2, r3, r4, r5} + 8af4: 4690 mov r8, r2 + 8af6: 4699 mov r9, r3 + 8af8: 46a2 mov sl, r4 + 8afa: 46ab mov fp, r5 + 8afc: bdf0 pop {r4, r5, r6, r7, pc} + 8afe: 2800 cmp r0, #0 + 8b00: d0f2 beq.n 8ae8 <__gedf2+0x60> + 8b02: 2001 movs r0, #1 + 8b04: 3b01 subs r3, #1 + 8b06: 4318 orrs r0, r3 + 8b08: e7f3 b.n 8af2 <__gedf2+0x6a> + 8b0a: 0037 movs r7, r6 + 8b0c: 4307 orrs r7, r0 + 8b0e: d0d1 beq.n 8ab4 <__gedf2+0x2c> + 8b10: 2002 movs r0, #2 + 8b12: 4240 negs r0, r0 + 8b14: e7ed b.n 8af2 <__gedf2+0x6a> + 8b16: 465f mov r7, fp + 8b18: 4317 orrs r7, r2 + 8b1a: d0ce beq.n 8aba <__gedf2+0x32> + 8b1c: e7f8 b.n 8b10 <__gedf2+0x88> + 8b1e: 42ac cmp r4, r5 + 8b20: dce4 bgt.n 8aec <__gedf2+0x64> + 8b22: da03 bge.n 8b2c <__gedf2+0xa4> + 8b24: 1e48 subs r0, r1, #1 + 8b26: 2101 movs r1, #1 + 8b28: 4308 orrs r0, r1 + 8b2a: e7e2 b.n 8af2 <__gedf2+0x6a> + 8b2c: 455e cmp r6, fp + 8b2e: d8dd bhi.n 8aec <__gedf2+0x64> + 8b30: d006 beq.n 8b40 <__gedf2+0xb8> + 8b32: 2000 movs r0, #0 + 8b34: 455e cmp r6, fp + 8b36: d2dc bcs.n 8af2 <__gedf2+0x6a> + 8b38: 2301 movs r3, #1 + 8b3a: 1e48 subs r0, r1, #1 + 8b3c: 4318 orrs r0, r3 + 8b3e: e7d8 b.n 8af2 <__gedf2+0x6a> + 8b40: 45c4 cmp ip, r8 + 8b42: d8d3 bhi.n 8aec <__gedf2+0x64> + 8b44: 2000 movs r0, #0 + 8b46: 45c4 cmp ip, r8 + 8b48: d3f6 bcc.n 8b38 <__gedf2+0xb0> + 8b4a: e7d2 b.n 8af2 <__gedf2+0x6a> + 8b4c: 000007ff .word 0x000007ff + +00008b50 <__ledf2>: + 8b50: b5f0 push {r4, r5, r6, r7, lr} + 8b52: 464e mov r6, r9 + 8b54: 4645 mov r5, r8 + 8b56: 46de mov lr, fp + 8b58: 4657 mov r7, sl + 8b5a: 005c lsls r4, r3, #1 + 8b5c: b5e0 push {r5, r6, r7, lr} + 8b5e: 031f lsls r7, r3, #12 + 8b60: 0fdb lsrs r3, r3, #31 + 8b62: 4699 mov r9, r3 + 8b64: 4b2a ldr r3, [pc, #168] ; (8c10 <__ledf2+0xc0>) + 8b66: 030e lsls r6, r1, #12 + 8b68: 004d lsls r5, r1, #1 + 8b6a: 0fc9 lsrs r1, r1, #31 + 8b6c: 4684 mov ip, r0 + 8b6e: 0b36 lsrs r6, r6, #12 + 8b70: 0d6d lsrs r5, r5, #21 + 8b72: 468b mov fp, r1 + 8b74: 4690 mov r8, r2 + 8b76: 0b3f lsrs r7, r7, #12 + 8b78: 0d64 lsrs r4, r4, #21 + 8b7a: 429d cmp r5, r3 + 8b7c: d020 beq.n 8bc0 <__ledf2+0x70> + 8b7e: 4b24 ldr r3, [pc, #144] ; (8c10 <__ledf2+0xc0>) + 8b80: 429c cmp r4, r3 + 8b82: d022 beq.n 8bca <__ledf2+0x7a> + 8b84: 2d00 cmp r5, #0 + 8b86: d112 bne.n 8bae <__ledf2+0x5e> + 8b88: 4330 orrs r0, r6 + 8b8a: 4243 negs r3, r0 + 8b8c: 4143 adcs r3, r0 + 8b8e: b2db uxtb r3, r3 + 8b90: 2c00 cmp r4, #0 + 8b92: d01f beq.n 8bd4 <__ledf2+0x84> + 8b94: 2b00 cmp r3, #0 + 8b96: d00c beq.n 8bb2 <__ledf2+0x62> + 8b98: 464b mov r3, r9 + 8b9a: 2001 movs r0, #1 + 8b9c: 3b01 subs r3, #1 + 8b9e: 4303 orrs r3, r0 + 8ba0: 0018 movs r0, r3 + 8ba2: bc3c pop {r2, r3, r4, r5} + 8ba4: 4690 mov r8, r2 + 8ba6: 4699 mov r9, r3 + 8ba8: 46a2 mov sl, r4 + 8baa: 46ab mov fp, r5 + 8bac: bdf0 pop {r4, r5, r6, r7, pc} + 8bae: 2c00 cmp r4, #0 + 8bb0: d016 beq.n 8be0 <__ledf2+0x90> + 8bb2: 45cb cmp fp, r9 + 8bb4: d017 beq.n 8be6 <__ledf2+0x96> + 8bb6: 465b mov r3, fp + 8bb8: 4259 negs r1, r3 + 8bba: 2301 movs r3, #1 + 8bbc: 430b orrs r3, r1 + 8bbe: e7ef b.n 8ba0 <__ledf2+0x50> + 8bc0: 0031 movs r1, r6 + 8bc2: 2302 movs r3, #2 + 8bc4: 4301 orrs r1, r0 + 8bc6: d1eb bne.n 8ba0 <__ledf2+0x50> + 8bc8: e7d9 b.n 8b7e <__ledf2+0x2e> + 8bca: 0039 movs r1, r7 + 8bcc: 2302 movs r3, #2 + 8bce: 4311 orrs r1, r2 + 8bd0: d1e6 bne.n 8ba0 <__ledf2+0x50> + 8bd2: e7d7 b.n 8b84 <__ledf2+0x34> + 8bd4: 433a orrs r2, r7 + 8bd6: d1dd bne.n 8b94 <__ledf2+0x44> + 8bd8: 2300 movs r3, #0 + 8bda: 2800 cmp r0, #0 + 8bdc: d0e0 beq.n 8ba0 <__ledf2+0x50> + 8bde: e7ea b.n 8bb6 <__ledf2+0x66> + 8be0: 433a orrs r2, r7 + 8be2: d1e6 bne.n 8bb2 <__ledf2+0x62> + 8be4: e7e7 b.n 8bb6 <__ledf2+0x66> + 8be6: 42a5 cmp r5, r4 + 8be8: dce5 bgt.n 8bb6 <__ledf2+0x66> + 8bea: db05 blt.n 8bf8 <__ledf2+0xa8> + 8bec: 42be cmp r6, r7 + 8bee: d8e2 bhi.n 8bb6 <__ledf2+0x66> + 8bf0: d007 beq.n 8c02 <__ledf2+0xb2> + 8bf2: 2300 movs r3, #0 + 8bf4: 42be cmp r6, r7 + 8bf6: d2d3 bcs.n 8ba0 <__ledf2+0x50> + 8bf8: 4659 mov r1, fp + 8bfa: 2301 movs r3, #1 + 8bfc: 3901 subs r1, #1 + 8bfe: 430b orrs r3, r1 + 8c00: e7ce b.n 8ba0 <__ledf2+0x50> + 8c02: 45c4 cmp ip, r8 + 8c04: d8d7 bhi.n 8bb6 <__ledf2+0x66> + 8c06: 2300 movs r3, #0 + 8c08: 45c4 cmp ip, r8 + 8c0a: d3f5 bcc.n 8bf8 <__ledf2+0xa8> + 8c0c: e7c8 b.n 8ba0 <__ledf2+0x50> + 8c0e: 46c0 nop ; (mov r8, r8) + 8c10: 000007ff .word 0x000007ff + +00008c14 <__aeabi_dsub>: + 8c14: b5f0 push {r4, r5, r6, r7, lr} + 8c16: 4646 mov r6, r8 + 8c18: 46d6 mov lr, sl + 8c1a: 464f mov r7, r9 + 8c1c: 030c lsls r4, r1, #12 + 8c1e: b5c0 push {r6, r7, lr} + 8c20: 0fcd lsrs r5, r1, #31 + 8c22: 004e lsls r6, r1, #1 + 8c24: 0a61 lsrs r1, r4, #9 + 8c26: 0f44 lsrs r4, r0, #29 + 8c28: 430c orrs r4, r1 + 8c2a: 00c1 lsls r1, r0, #3 + 8c2c: 0058 lsls r0, r3, #1 + 8c2e: 0d40 lsrs r0, r0, #21 + 8c30: 4684 mov ip, r0 + 8c32: 468a mov sl, r1 + 8c34: 000f movs r7, r1 + 8c36: 0319 lsls r1, r3, #12 + 8c38: 0f50 lsrs r0, r2, #29 + 8c3a: 0a49 lsrs r1, r1, #9 + 8c3c: 4301 orrs r1, r0 + 8c3e: 48c6 ldr r0, [pc, #792] ; (8f58 <__aeabi_dsub+0x344>) + 8c40: 0d76 lsrs r6, r6, #21 + 8c42: 46a8 mov r8, r5 + 8c44: 0fdb lsrs r3, r3, #31 + 8c46: 00d2 lsls r2, r2, #3 + 8c48: 4584 cmp ip, r0 + 8c4a: d100 bne.n 8c4e <__aeabi_dsub+0x3a> + 8c4c: e0d8 b.n 8e00 <__aeabi_dsub+0x1ec> + 8c4e: 2001 movs r0, #1 + 8c50: 4043 eors r3, r0 + 8c52: 42ab cmp r3, r5 + 8c54: d100 bne.n 8c58 <__aeabi_dsub+0x44> + 8c56: e0a6 b.n 8da6 <__aeabi_dsub+0x192> + 8c58: 4660 mov r0, ip + 8c5a: 1a35 subs r5, r6, r0 + 8c5c: 2d00 cmp r5, #0 + 8c5e: dc00 bgt.n 8c62 <__aeabi_dsub+0x4e> + 8c60: e105 b.n 8e6e <__aeabi_dsub+0x25a> + 8c62: 2800 cmp r0, #0 + 8c64: d110 bne.n 8c88 <__aeabi_dsub+0x74> + 8c66: 000b movs r3, r1 + 8c68: 4313 orrs r3, r2 + 8c6a: d100 bne.n 8c6e <__aeabi_dsub+0x5a> + 8c6c: e0d7 b.n 8e1e <__aeabi_dsub+0x20a> + 8c6e: 1e6b subs r3, r5, #1 + 8c70: 2b00 cmp r3, #0 + 8c72: d000 beq.n 8c76 <__aeabi_dsub+0x62> + 8c74: e14b b.n 8f0e <__aeabi_dsub+0x2fa> + 8c76: 4653 mov r3, sl + 8c78: 1a9f subs r7, r3, r2 + 8c7a: 45ba cmp sl, r7 + 8c7c: 4180 sbcs r0, r0 + 8c7e: 1a64 subs r4, r4, r1 + 8c80: 4240 negs r0, r0 + 8c82: 1a24 subs r4, r4, r0 + 8c84: 2601 movs r6, #1 + 8c86: e01e b.n 8cc6 <__aeabi_dsub+0xb2> + 8c88: 4bb3 ldr r3, [pc, #716] ; (8f58 <__aeabi_dsub+0x344>) + 8c8a: 429e cmp r6, r3 + 8c8c: d048 beq.n 8d20 <__aeabi_dsub+0x10c> + 8c8e: 2380 movs r3, #128 ; 0x80 + 8c90: 041b lsls r3, r3, #16 + 8c92: 4319 orrs r1, r3 + 8c94: 2d38 cmp r5, #56 ; 0x38 + 8c96: dd00 ble.n 8c9a <__aeabi_dsub+0x86> + 8c98: e119 b.n 8ece <__aeabi_dsub+0x2ba> + 8c9a: 2d1f cmp r5, #31 + 8c9c: dd00 ble.n 8ca0 <__aeabi_dsub+0x8c> + 8c9e: e14c b.n 8f3a <__aeabi_dsub+0x326> + 8ca0: 2320 movs r3, #32 + 8ca2: 000f movs r7, r1 + 8ca4: 1b5b subs r3, r3, r5 + 8ca6: 0010 movs r0, r2 + 8ca8: 409a lsls r2, r3 + 8caa: 409f lsls r7, r3 + 8cac: 40e8 lsrs r0, r5 + 8cae: 1e53 subs r3, r2, #1 + 8cb0: 419a sbcs r2, r3 + 8cb2: 40e9 lsrs r1, r5 + 8cb4: 4307 orrs r7, r0 + 8cb6: 4317 orrs r7, r2 + 8cb8: 4653 mov r3, sl + 8cba: 1bdf subs r7, r3, r7 + 8cbc: 1a61 subs r1, r4, r1 + 8cbe: 45ba cmp sl, r7 + 8cc0: 41a4 sbcs r4, r4 + 8cc2: 4264 negs r4, r4 + 8cc4: 1b0c subs r4, r1, r4 + 8cc6: 0223 lsls r3, r4, #8 + 8cc8: d400 bmi.n 8ccc <__aeabi_dsub+0xb8> + 8cca: e0c5 b.n 8e58 <__aeabi_dsub+0x244> + 8ccc: 0264 lsls r4, r4, #9 + 8cce: 0a65 lsrs r5, r4, #9 + 8cd0: 2d00 cmp r5, #0 + 8cd2: d100 bne.n 8cd6 <__aeabi_dsub+0xc2> + 8cd4: e0f6 b.n 8ec4 <__aeabi_dsub+0x2b0> + 8cd6: 0028 movs r0, r5 + 8cd8: f7fb f996 bl 4008 <__clzsi2> + 8cdc: 0003 movs r3, r0 + 8cde: 3b08 subs r3, #8 + 8ce0: 2b1f cmp r3, #31 + 8ce2: dd00 ble.n 8ce6 <__aeabi_dsub+0xd2> + 8ce4: e0e9 b.n 8eba <__aeabi_dsub+0x2a6> + 8ce6: 2220 movs r2, #32 + 8ce8: 003c movs r4, r7 + 8cea: 1ad2 subs r2, r2, r3 + 8cec: 409d lsls r5, r3 + 8cee: 40d4 lsrs r4, r2 + 8cf0: 409f lsls r7, r3 + 8cf2: 4325 orrs r5, r4 + 8cf4: 429e cmp r6, r3 + 8cf6: dd00 ble.n 8cfa <__aeabi_dsub+0xe6> + 8cf8: e0db b.n 8eb2 <__aeabi_dsub+0x29e> + 8cfa: 1b9e subs r6, r3, r6 + 8cfc: 1c73 adds r3, r6, #1 + 8cfe: 2b1f cmp r3, #31 + 8d00: dd00 ble.n 8d04 <__aeabi_dsub+0xf0> + 8d02: e10a b.n 8f1a <__aeabi_dsub+0x306> + 8d04: 2220 movs r2, #32 + 8d06: 0038 movs r0, r7 + 8d08: 1ad2 subs r2, r2, r3 + 8d0a: 0029 movs r1, r5 + 8d0c: 4097 lsls r7, r2 + 8d0e: 002c movs r4, r5 + 8d10: 4091 lsls r1, r2 + 8d12: 40d8 lsrs r0, r3 + 8d14: 1e7a subs r2, r7, #1 + 8d16: 4197 sbcs r7, r2 + 8d18: 40dc lsrs r4, r3 + 8d1a: 2600 movs r6, #0 + 8d1c: 4301 orrs r1, r0 + 8d1e: 430f orrs r7, r1 + 8d20: 077b lsls r3, r7, #29 + 8d22: d009 beq.n 8d38 <__aeabi_dsub+0x124> + 8d24: 230f movs r3, #15 + 8d26: 403b ands r3, r7 + 8d28: 2b04 cmp r3, #4 + 8d2a: d005 beq.n 8d38 <__aeabi_dsub+0x124> + 8d2c: 1d3b adds r3, r7, #4 + 8d2e: 42bb cmp r3, r7 + 8d30: 41bf sbcs r7, r7 + 8d32: 427f negs r7, r7 + 8d34: 19e4 adds r4, r4, r7 + 8d36: 001f movs r7, r3 + 8d38: 0223 lsls r3, r4, #8 + 8d3a: d525 bpl.n 8d88 <__aeabi_dsub+0x174> + 8d3c: 4b86 ldr r3, [pc, #536] ; (8f58 <__aeabi_dsub+0x344>) + 8d3e: 3601 adds r6, #1 + 8d40: 429e cmp r6, r3 + 8d42: d100 bne.n 8d46 <__aeabi_dsub+0x132> + 8d44: e0af b.n 8ea6 <__aeabi_dsub+0x292> + 8d46: 4b85 ldr r3, [pc, #532] ; (8f5c <__aeabi_dsub+0x348>) + 8d48: 2501 movs r5, #1 + 8d4a: 401c ands r4, r3 + 8d4c: 4643 mov r3, r8 + 8d4e: 0762 lsls r2, r4, #29 + 8d50: 08ff lsrs r7, r7, #3 + 8d52: 0264 lsls r4, r4, #9 + 8d54: 0576 lsls r6, r6, #21 + 8d56: 4317 orrs r7, r2 + 8d58: 0b24 lsrs r4, r4, #12 + 8d5a: 0d76 lsrs r6, r6, #21 + 8d5c: 401d ands r5, r3 + 8d5e: 2100 movs r1, #0 + 8d60: 0324 lsls r4, r4, #12 + 8d62: 0b23 lsrs r3, r4, #12 + 8d64: 0d0c lsrs r4, r1, #20 + 8d66: 4a7e ldr r2, [pc, #504] ; (8f60 <__aeabi_dsub+0x34c>) + 8d68: 0524 lsls r4, r4, #20 + 8d6a: 431c orrs r4, r3 + 8d6c: 4014 ands r4, r2 + 8d6e: 0533 lsls r3, r6, #20 + 8d70: 4323 orrs r3, r4 + 8d72: 005b lsls r3, r3, #1 + 8d74: 07ed lsls r5, r5, #31 + 8d76: 085b lsrs r3, r3, #1 + 8d78: 432b orrs r3, r5 + 8d7a: 0038 movs r0, r7 + 8d7c: 0019 movs r1, r3 + 8d7e: bc1c pop {r2, r3, r4} + 8d80: 4690 mov r8, r2 + 8d82: 4699 mov r9, r3 + 8d84: 46a2 mov sl, r4 + 8d86: bdf0 pop {r4, r5, r6, r7, pc} + 8d88: 2501 movs r5, #1 + 8d8a: 4643 mov r3, r8 + 8d8c: 0762 lsls r2, r4, #29 + 8d8e: 08ff lsrs r7, r7, #3 + 8d90: 4317 orrs r7, r2 + 8d92: 08e4 lsrs r4, r4, #3 + 8d94: 401d ands r5, r3 + 8d96: 4b70 ldr r3, [pc, #448] ; (8f58 <__aeabi_dsub+0x344>) + 8d98: 429e cmp r6, r3 + 8d9a: d036 beq.n 8e0a <__aeabi_dsub+0x1f6> + 8d9c: 0324 lsls r4, r4, #12 + 8d9e: 0576 lsls r6, r6, #21 + 8da0: 0b24 lsrs r4, r4, #12 + 8da2: 0d76 lsrs r6, r6, #21 + 8da4: e7db b.n 8d5e <__aeabi_dsub+0x14a> + 8da6: 4663 mov r3, ip + 8da8: 1af3 subs r3, r6, r3 + 8daa: 2b00 cmp r3, #0 + 8dac: dc00 bgt.n 8db0 <__aeabi_dsub+0x19c> + 8dae: e094 b.n 8eda <__aeabi_dsub+0x2c6> + 8db0: 4660 mov r0, ip + 8db2: 2800 cmp r0, #0 + 8db4: d035 beq.n 8e22 <__aeabi_dsub+0x20e> + 8db6: 4868 ldr r0, [pc, #416] ; (8f58 <__aeabi_dsub+0x344>) + 8db8: 4286 cmp r6, r0 + 8dba: d0b1 beq.n 8d20 <__aeabi_dsub+0x10c> + 8dbc: 2780 movs r7, #128 ; 0x80 + 8dbe: 043f lsls r7, r7, #16 + 8dc0: 4339 orrs r1, r7 + 8dc2: 2b38 cmp r3, #56 ; 0x38 + 8dc4: dc00 bgt.n 8dc8 <__aeabi_dsub+0x1b4> + 8dc6: e0fd b.n 8fc4 <__aeabi_dsub+0x3b0> + 8dc8: 430a orrs r2, r1 + 8dca: 0017 movs r7, r2 + 8dcc: 2100 movs r1, #0 + 8dce: 1e7a subs r2, r7, #1 + 8dd0: 4197 sbcs r7, r2 + 8dd2: 4457 add r7, sl + 8dd4: 4557 cmp r7, sl + 8dd6: 4180 sbcs r0, r0 + 8dd8: 1909 adds r1, r1, r4 + 8dda: 4244 negs r4, r0 + 8ddc: 190c adds r4, r1, r4 + 8dde: 0223 lsls r3, r4, #8 + 8de0: d53a bpl.n 8e58 <__aeabi_dsub+0x244> + 8de2: 4b5d ldr r3, [pc, #372] ; (8f58 <__aeabi_dsub+0x344>) + 8de4: 3601 adds r6, #1 + 8de6: 429e cmp r6, r3 + 8de8: d100 bne.n 8dec <__aeabi_dsub+0x1d8> + 8dea: e14b b.n 9084 <__aeabi_dsub+0x470> + 8dec: 2201 movs r2, #1 + 8dee: 4b5b ldr r3, [pc, #364] ; (8f5c <__aeabi_dsub+0x348>) + 8df0: 401c ands r4, r3 + 8df2: 087b lsrs r3, r7, #1 + 8df4: 4017 ands r7, r2 + 8df6: 431f orrs r7, r3 + 8df8: 07e2 lsls r2, r4, #31 + 8dfa: 4317 orrs r7, r2 + 8dfc: 0864 lsrs r4, r4, #1 + 8dfe: e78f b.n 8d20 <__aeabi_dsub+0x10c> + 8e00: 0008 movs r0, r1 + 8e02: 4310 orrs r0, r2 + 8e04: d000 beq.n 8e08 <__aeabi_dsub+0x1f4> + 8e06: e724 b.n 8c52 <__aeabi_dsub+0x3e> + 8e08: e721 b.n 8c4e <__aeabi_dsub+0x3a> + 8e0a: 0023 movs r3, r4 + 8e0c: 433b orrs r3, r7 + 8e0e: d100 bne.n 8e12 <__aeabi_dsub+0x1fe> + 8e10: e1b9 b.n 9186 <__aeabi_dsub+0x572> + 8e12: 2280 movs r2, #128 ; 0x80 + 8e14: 0312 lsls r2, r2, #12 + 8e16: 4314 orrs r4, r2 + 8e18: 0324 lsls r4, r4, #12 + 8e1a: 0b24 lsrs r4, r4, #12 + 8e1c: e79f b.n 8d5e <__aeabi_dsub+0x14a> + 8e1e: 002e movs r6, r5 + 8e20: e77e b.n 8d20 <__aeabi_dsub+0x10c> + 8e22: 0008 movs r0, r1 + 8e24: 4310 orrs r0, r2 + 8e26: d100 bne.n 8e2a <__aeabi_dsub+0x216> + 8e28: e0ca b.n 8fc0 <__aeabi_dsub+0x3ac> + 8e2a: 1e58 subs r0, r3, #1 + 8e2c: 4684 mov ip, r0 + 8e2e: 2800 cmp r0, #0 + 8e30: d000 beq.n 8e34 <__aeabi_dsub+0x220> + 8e32: e0e7 b.n 9004 <__aeabi_dsub+0x3f0> + 8e34: 4452 add r2, sl + 8e36: 4552 cmp r2, sl + 8e38: 4180 sbcs r0, r0 + 8e3a: 1864 adds r4, r4, r1 + 8e3c: 4240 negs r0, r0 + 8e3e: 1824 adds r4, r4, r0 + 8e40: 0017 movs r7, r2 + 8e42: 2601 movs r6, #1 + 8e44: 0223 lsls r3, r4, #8 + 8e46: d507 bpl.n 8e58 <__aeabi_dsub+0x244> + 8e48: 2602 movs r6, #2 + 8e4a: e7cf b.n 8dec <__aeabi_dsub+0x1d8> + 8e4c: 4664 mov r4, ip + 8e4e: 432c orrs r4, r5 + 8e50: d100 bne.n 8e54 <__aeabi_dsub+0x240> + 8e52: e1b3 b.n 91bc <__aeabi_dsub+0x5a8> + 8e54: 002c movs r4, r5 + 8e56: 4667 mov r7, ip + 8e58: 077b lsls r3, r7, #29 + 8e5a: d000 beq.n 8e5e <__aeabi_dsub+0x24a> + 8e5c: e762 b.n 8d24 <__aeabi_dsub+0x110> + 8e5e: 0763 lsls r3, r4, #29 + 8e60: 08ff lsrs r7, r7, #3 + 8e62: 431f orrs r7, r3 + 8e64: 2501 movs r5, #1 + 8e66: 4643 mov r3, r8 + 8e68: 08e4 lsrs r4, r4, #3 + 8e6a: 401d ands r5, r3 + 8e6c: e793 b.n 8d96 <__aeabi_dsub+0x182> + 8e6e: 2d00 cmp r5, #0 + 8e70: d178 bne.n 8f64 <__aeabi_dsub+0x350> + 8e72: 1c75 adds r5, r6, #1 + 8e74: 056d lsls r5, r5, #21 + 8e76: 0d6d lsrs r5, r5, #21 + 8e78: 2d01 cmp r5, #1 + 8e7a: dc00 bgt.n 8e7e <__aeabi_dsub+0x26a> + 8e7c: e0f2 b.n 9064 <__aeabi_dsub+0x450> + 8e7e: 4650 mov r0, sl + 8e80: 1a80 subs r0, r0, r2 + 8e82: 4582 cmp sl, r0 + 8e84: 41bf sbcs r7, r7 + 8e86: 1a65 subs r5, r4, r1 + 8e88: 427f negs r7, r7 + 8e8a: 1bed subs r5, r5, r7 + 8e8c: 4684 mov ip, r0 + 8e8e: 0228 lsls r0, r5, #8 + 8e90: d400 bmi.n 8e94 <__aeabi_dsub+0x280> + 8e92: e08c b.n 8fae <__aeabi_dsub+0x39a> + 8e94: 4650 mov r0, sl + 8e96: 1a17 subs r7, r2, r0 + 8e98: 42ba cmp r2, r7 + 8e9a: 4192 sbcs r2, r2 + 8e9c: 1b0c subs r4, r1, r4 + 8e9e: 4255 negs r5, r2 + 8ea0: 1b65 subs r5, r4, r5 + 8ea2: 4698 mov r8, r3 + 8ea4: e714 b.n 8cd0 <__aeabi_dsub+0xbc> + 8ea6: 2501 movs r5, #1 + 8ea8: 4643 mov r3, r8 + 8eaa: 2400 movs r4, #0 + 8eac: 401d ands r5, r3 + 8eae: 2700 movs r7, #0 + 8eb0: e755 b.n 8d5e <__aeabi_dsub+0x14a> + 8eb2: 4c2a ldr r4, [pc, #168] ; (8f5c <__aeabi_dsub+0x348>) + 8eb4: 1af6 subs r6, r6, r3 + 8eb6: 402c ands r4, r5 + 8eb8: e732 b.n 8d20 <__aeabi_dsub+0x10c> + 8eba: 003d movs r5, r7 + 8ebc: 3828 subs r0, #40 ; 0x28 + 8ebe: 4085 lsls r5, r0 + 8ec0: 2700 movs r7, #0 + 8ec2: e717 b.n 8cf4 <__aeabi_dsub+0xe0> + 8ec4: 0038 movs r0, r7 + 8ec6: f7fb f89f bl 4008 <__clzsi2> + 8eca: 3020 adds r0, #32 + 8ecc: e706 b.n 8cdc <__aeabi_dsub+0xc8> + 8ece: 430a orrs r2, r1 + 8ed0: 0017 movs r7, r2 + 8ed2: 2100 movs r1, #0 + 8ed4: 1e7a subs r2, r7, #1 + 8ed6: 4197 sbcs r7, r2 + 8ed8: e6ee b.n 8cb8 <__aeabi_dsub+0xa4> + 8eda: 2b00 cmp r3, #0 + 8edc: d000 beq.n 8ee0 <__aeabi_dsub+0x2cc> + 8ede: e0e5 b.n 90ac <__aeabi_dsub+0x498> + 8ee0: 1c73 adds r3, r6, #1 + 8ee2: 469c mov ip, r3 + 8ee4: 055b lsls r3, r3, #21 + 8ee6: 0d5b lsrs r3, r3, #21 + 8ee8: 2b01 cmp r3, #1 + 8eea: dc00 bgt.n 8eee <__aeabi_dsub+0x2da> + 8eec: e09f b.n 902e <__aeabi_dsub+0x41a> + 8eee: 4b1a ldr r3, [pc, #104] ; (8f58 <__aeabi_dsub+0x344>) + 8ef0: 459c cmp ip, r3 + 8ef2: d100 bne.n 8ef6 <__aeabi_dsub+0x2e2> + 8ef4: e0c5 b.n 9082 <__aeabi_dsub+0x46e> + 8ef6: 4452 add r2, sl + 8ef8: 4552 cmp r2, sl + 8efa: 4180 sbcs r0, r0 + 8efc: 1864 adds r4, r4, r1 + 8efe: 4240 negs r0, r0 + 8f00: 1824 adds r4, r4, r0 + 8f02: 07e7 lsls r7, r4, #31 + 8f04: 0852 lsrs r2, r2, #1 + 8f06: 4317 orrs r7, r2 + 8f08: 0864 lsrs r4, r4, #1 + 8f0a: 4666 mov r6, ip + 8f0c: e708 b.n 8d20 <__aeabi_dsub+0x10c> + 8f0e: 4812 ldr r0, [pc, #72] ; (8f58 <__aeabi_dsub+0x344>) + 8f10: 4285 cmp r5, r0 + 8f12: d100 bne.n 8f16 <__aeabi_dsub+0x302> + 8f14: e085 b.n 9022 <__aeabi_dsub+0x40e> + 8f16: 001d movs r5, r3 + 8f18: e6bc b.n 8c94 <__aeabi_dsub+0x80> + 8f1a: 0029 movs r1, r5 + 8f1c: 3e1f subs r6, #31 + 8f1e: 40f1 lsrs r1, r6 + 8f20: 2b20 cmp r3, #32 + 8f22: d100 bne.n 8f26 <__aeabi_dsub+0x312> + 8f24: e07f b.n 9026 <__aeabi_dsub+0x412> + 8f26: 2240 movs r2, #64 ; 0x40 + 8f28: 1ad3 subs r3, r2, r3 + 8f2a: 409d lsls r5, r3 + 8f2c: 432f orrs r7, r5 + 8f2e: 1e7d subs r5, r7, #1 + 8f30: 41af sbcs r7, r5 + 8f32: 2400 movs r4, #0 + 8f34: 430f orrs r7, r1 + 8f36: 2600 movs r6, #0 + 8f38: e78e b.n 8e58 <__aeabi_dsub+0x244> + 8f3a: 002b movs r3, r5 + 8f3c: 000f movs r7, r1 + 8f3e: 3b20 subs r3, #32 + 8f40: 40df lsrs r7, r3 + 8f42: 2d20 cmp r5, #32 + 8f44: d071 beq.n 902a <__aeabi_dsub+0x416> + 8f46: 2340 movs r3, #64 ; 0x40 + 8f48: 1b5d subs r5, r3, r5 + 8f4a: 40a9 lsls r1, r5 + 8f4c: 430a orrs r2, r1 + 8f4e: 1e51 subs r1, r2, #1 + 8f50: 418a sbcs r2, r1 + 8f52: 2100 movs r1, #0 + 8f54: 4317 orrs r7, r2 + 8f56: e6af b.n 8cb8 <__aeabi_dsub+0xa4> + 8f58: 000007ff .word 0x000007ff + 8f5c: ff7fffff .word 0xff7fffff + 8f60: 800fffff .word 0x800fffff + 8f64: 2e00 cmp r6, #0 + 8f66: d03e beq.n 8fe6 <__aeabi_dsub+0x3d2> + 8f68: 4eb3 ldr r6, [pc, #716] ; (9238 <__aeabi_dsub+0x624>) + 8f6a: 45b4 cmp ip, r6 + 8f6c: d045 beq.n 8ffa <__aeabi_dsub+0x3e6> + 8f6e: 2680 movs r6, #128 ; 0x80 + 8f70: 0436 lsls r6, r6, #16 + 8f72: 426d negs r5, r5 + 8f74: 4334 orrs r4, r6 + 8f76: 2d38 cmp r5, #56 ; 0x38 + 8f78: dd00 ble.n 8f7c <__aeabi_dsub+0x368> + 8f7a: e0a8 b.n 90ce <__aeabi_dsub+0x4ba> + 8f7c: 2d1f cmp r5, #31 + 8f7e: dd00 ble.n 8f82 <__aeabi_dsub+0x36e> + 8f80: e11f b.n 91c2 <__aeabi_dsub+0x5ae> + 8f82: 2620 movs r6, #32 + 8f84: 0027 movs r7, r4 + 8f86: 4650 mov r0, sl + 8f88: 1b76 subs r6, r6, r5 + 8f8a: 40b7 lsls r7, r6 + 8f8c: 40e8 lsrs r0, r5 + 8f8e: 4307 orrs r7, r0 + 8f90: 4650 mov r0, sl + 8f92: 40b0 lsls r0, r6 + 8f94: 1e46 subs r6, r0, #1 + 8f96: 41b0 sbcs r0, r6 + 8f98: 40ec lsrs r4, r5 + 8f9a: 4338 orrs r0, r7 + 8f9c: 1a17 subs r7, r2, r0 + 8f9e: 42ba cmp r2, r7 + 8fa0: 4192 sbcs r2, r2 + 8fa2: 1b0c subs r4, r1, r4 + 8fa4: 4252 negs r2, r2 + 8fa6: 1aa4 subs r4, r4, r2 + 8fa8: 4666 mov r6, ip + 8faa: 4698 mov r8, r3 + 8fac: e68b b.n 8cc6 <__aeabi_dsub+0xb2> + 8fae: 4664 mov r4, ip + 8fb0: 4667 mov r7, ip + 8fb2: 432c orrs r4, r5 + 8fb4: d000 beq.n 8fb8 <__aeabi_dsub+0x3a4> + 8fb6: e68b b.n 8cd0 <__aeabi_dsub+0xbc> + 8fb8: 2500 movs r5, #0 + 8fba: 2600 movs r6, #0 + 8fbc: 2700 movs r7, #0 + 8fbe: e6ea b.n 8d96 <__aeabi_dsub+0x182> + 8fc0: 001e movs r6, r3 + 8fc2: e6ad b.n 8d20 <__aeabi_dsub+0x10c> + 8fc4: 2b1f cmp r3, #31 + 8fc6: dc60 bgt.n 908a <__aeabi_dsub+0x476> + 8fc8: 2720 movs r7, #32 + 8fca: 1af8 subs r0, r7, r3 + 8fcc: 000f movs r7, r1 + 8fce: 4684 mov ip, r0 + 8fd0: 4087 lsls r7, r0 + 8fd2: 0010 movs r0, r2 + 8fd4: 40d8 lsrs r0, r3 + 8fd6: 4307 orrs r7, r0 + 8fd8: 4660 mov r0, ip + 8fda: 4082 lsls r2, r0 + 8fdc: 1e50 subs r0, r2, #1 + 8fde: 4182 sbcs r2, r0 + 8fe0: 40d9 lsrs r1, r3 + 8fe2: 4317 orrs r7, r2 + 8fe4: e6f5 b.n 8dd2 <__aeabi_dsub+0x1be> + 8fe6: 0026 movs r6, r4 + 8fe8: 4650 mov r0, sl + 8fea: 4306 orrs r6, r0 + 8fec: d005 beq.n 8ffa <__aeabi_dsub+0x3e6> + 8fee: 43ed mvns r5, r5 + 8ff0: 2d00 cmp r5, #0 + 8ff2: d0d3 beq.n 8f9c <__aeabi_dsub+0x388> + 8ff4: 4e90 ldr r6, [pc, #576] ; (9238 <__aeabi_dsub+0x624>) + 8ff6: 45b4 cmp ip, r6 + 8ff8: d1bd bne.n 8f76 <__aeabi_dsub+0x362> + 8ffa: 000c movs r4, r1 + 8ffc: 0017 movs r7, r2 + 8ffe: 4666 mov r6, ip + 9000: 4698 mov r8, r3 + 9002: e68d b.n 8d20 <__aeabi_dsub+0x10c> + 9004: 488c ldr r0, [pc, #560] ; (9238 <__aeabi_dsub+0x624>) + 9006: 4283 cmp r3, r0 + 9008: d00b beq.n 9022 <__aeabi_dsub+0x40e> + 900a: 4663 mov r3, ip + 900c: e6d9 b.n 8dc2 <__aeabi_dsub+0x1ae> + 900e: 2d00 cmp r5, #0 + 9010: d000 beq.n 9014 <__aeabi_dsub+0x400> + 9012: e096 b.n 9142 <__aeabi_dsub+0x52e> + 9014: 0008 movs r0, r1 + 9016: 4310 orrs r0, r2 + 9018: d100 bne.n 901c <__aeabi_dsub+0x408> + 901a: e0e2 b.n 91e2 <__aeabi_dsub+0x5ce> + 901c: 000c movs r4, r1 + 901e: 0017 movs r7, r2 + 9020: 4698 mov r8, r3 + 9022: 4e85 ldr r6, [pc, #532] ; (9238 <__aeabi_dsub+0x624>) + 9024: e67c b.n 8d20 <__aeabi_dsub+0x10c> + 9026: 2500 movs r5, #0 + 9028: e780 b.n 8f2c <__aeabi_dsub+0x318> + 902a: 2100 movs r1, #0 + 902c: e78e b.n 8f4c <__aeabi_dsub+0x338> + 902e: 0023 movs r3, r4 + 9030: 4650 mov r0, sl + 9032: 4303 orrs r3, r0 + 9034: 2e00 cmp r6, #0 + 9036: d000 beq.n 903a <__aeabi_dsub+0x426> + 9038: e0a8 b.n 918c <__aeabi_dsub+0x578> + 903a: 2b00 cmp r3, #0 + 903c: d100 bne.n 9040 <__aeabi_dsub+0x42c> + 903e: e0de b.n 91fe <__aeabi_dsub+0x5ea> + 9040: 000b movs r3, r1 + 9042: 4313 orrs r3, r2 + 9044: d100 bne.n 9048 <__aeabi_dsub+0x434> + 9046: e66b b.n 8d20 <__aeabi_dsub+0x10c> + 9048: 4452 add r2, sl + 904a: 4552 cmp r2, sl + 904c: 4180 sbcs r0, r0 + 904e: 1864 adds r4, r4, r1 + 9050: 4240 negs r0, r0 + 9052: 1824 adds r4, r4, r0 + 9054: 0017 movs r7, r2 + 9056: 0223 lsls r3, r4, #8 + 9058: d400 bmi.n 905c <__aeabi_dsub+0x448> + 905a: e6fd b.n 8e58 <__aeabi_dsub+0x244> + 905c: 4b77 ldr r3, [pc, #476] ; (923c <__aeabi_dsub+0x628>) + 905e: 4666 mov r6, ip + 9060: 401c ands r4, r3 + 9062: e65d b.n 8d20 <__aeabi_dsub+0x10c> + 9064: 0025 movs r5, r4 + 9066: 4650 mov r0, sl + 9068: 4305 orrs r5, r0 + 906a: 2e00 cmp r6, #0 + 906c: d1cf bne.n 900e <__aeabi_dsub+0x3fa> + 906e: 2d00 cmp r5, #0 + 9070: d14f bne.n 9112 <__aeabi_dsub+0x4fe> + 9072: 000c movs r4, r1 + 9074: 4314 orrs r4, r2 + 9076: d100 bne.n 907a <__aeabi_dsub+0x466> + 9078: e0a0 b.n 91bc <__aeabi_dsub+0x5a8> + 907a: 000c movs r4, r1 + 907c: 0017 movs r7, r2 + 907e: 4698 mov r8, r3 + 9080: e64e b.n 8d20 <__aeabi_dsub+0x10c> + 9082: 4666 mov r6, ip + 9084: 2400 movs r4, #0 + 9086: 2700 movs r7, #0 + 9088: e685 b.n 8d96 <__aeabi_dsub+0x182> + 908a: 001f movs r7, r3 + 908c: 0008 movs r0, r1 + 908e: 3f20 subs r7, #32 + 9090: 40f8 lsrs r0, r7 + 9092: 0007 movs r7, r0 + 9094: 2b20 cmp r3, #32 + 9096: d100 bne.n 909a <__aeabi_dsub+0x486> + 9098: e08e b.n 91b8 <__aeabi_dsub+0x5a4> + 909a: 2040 movs r0, #64 ; 0x40 + 909c: 1ac3 subs r3, r0, r3 + 909e: 4099 lsls r1, r3 + 90a0: 430a orrs r2, r1 + 90a2: 1e51 subs r1, r2, #1 + 90a4: 418a sbcs r2, r1 + 90a6: 2100 movs r1, #0 + 90a8: 4317 orrs r7, r2 + 90aa: e692 b.n 8dd2 <__aeabi_dsub+0x1be> + 90ac: 2e00 cmp r6, #0 + 90ae: d114 bne.n 90da <__aeabi_dsub+0x4c6> + 90b0: 0026 movs r6, r4 + 90b2: 4650 mov r0, sl + 90b4: 4306 orrs r6, r0 + 90b6: d062 beq.n 917e <__aeabi_dsub+0x56a> + 90b8: 43db mvns r3, r3 + 90ba: 2b00 cmp r3, #0 + 90bc: d15c bne.n 9178 <__aeabi_dsub+0x564> + 90be: 1887 adds r7, r0, r2 + 90c0: 4297 cmp r7, r2 + 90c2: 4192 sbcs r2, r2 + 90c4: 1864 adds r4, r4, r1 + 90c6: 4252 negs r2, r2 + 90c8: 18a4 adds r4, r4, r2 + 90ca: 4666 mov r6, ip + 90cc: e687 b.n 8dde <__aeabi_dsub+0x1ca> + 90ce: 4650 mov r0, sl + 90d0: 4320 orrs r0, r4 + 90d2: 1e44 subs r4, r0, #1 + 90d4: 41a0 sbcs r0, r4 + 90d6: 2400 movs r4, #0 + 90d8: e760 b.n 8f9c <__aeabi_dsub+0x388> + 90da: 4e57 ldr r6, [pc, #348] ; (9238 <__aeabi_dsub+0x624>) + 90dc: 45b4 cmp ip, r6 + 90de: d04e beq.n 917e <__aeabi_dsub+0x56a> + 90e0: 2680 movs r6, #128 ; 0x80 + 90e2: 0436 lsls r6, r6, #16 + 90e4: 425b negs r3, r3 + 90e6: 4334 orrs r4, r6 + 90e8: 2b38 cmp r3, #56 ; 0x38 + 90ea: dd00 ble.n 90ee <__aeabi_dsub+0x4da> + 90ec: e07f b.n 91ee <__aeabi_dsub+0x5da> + 90ee: 2b1f cmp r3, #31 + 90f0: dd00 ble.n 90f4 <__aeabi_dsub+0x4e0> + 90f2: e08b b.n 920c <__aeabi_dsub+0x5f8> + 90f4: 2620 movs r6, #32 + 90f6: 0027 movs r7, r4 + 90f8: 4650 mov r0, sl + 90fa: 1af6 subs r6, r6, r3 + 90fc: 40b7 lsls r7, r6 + 90fe: 40d8 lsrs r0, r3 + 9100: 4307 orrs r7, r0 + 9102: 4650 mov r0, sl + 9104: 40b0 lsls r0, r6 + 9106: 1e46 subs r6, r0, #1 + 9108: 41b0 sbcs r0, r6 + 910a: 4307 orrs r7, r0 + 910c: 40dc lsrs r4, r3 + 910e: 18bf adds r7, r7, r2 + 9110: e7d6 b.n 90c0 <__aeabi_dsub+0x4ac> + 9112: 000d movs r5, r1 + 9114: 4315 orrs r5, r2 + 9116: d100 bne.n 911a <__aeabi_dsub+0x506> + 9118: e602 b.n 8d20 <__aeabi_dsub+0x10c> + 911a: 4650 mov r0, sl + 911c: 1a80 subs r0, r0, r2 + 911e: 4582 cmp sl, r0 + 9120: 41bf sbcs r7, r7 + 9122: 1a65 subs r5, r4, r1 + 9124: 427f negs r7, r7 + 9126: 1bed subs r5, r5, r7 + 9128: 4684 mov ip, r0 + 912a: 0228 lsls r0, r5, #8 + 912c: d400 bmi.n 9130 <__aeabi_dsub+0x51c> + 912e: e68d b.n 8e4c <__aeabi_dsub+0x238> + 9130: 4650 mov r0, sl + 9132: 1a17 subs r7, r2, r0 + 9134: 42ba cmp r2, r7 + 9136: 4192 sbcs r2, r2 + 9138: 1b0c subs r4, r1, r4 + 913a: 4252 negs r2, r2 + 913c: 1aa4 subs r4, r4, r2 + 913e: 4698 mov r8, r3 + 9140: e5ee b.n 8d20 <__aeabi_dsub+0x10c> + 9142: 000d movs r5, r1 + 9144: 4315 orrs r5, r2 + 9146: d100 bne.n 914a <__aeabi_dsub+0x536> + 9148: e76b b.n 9022 <__aeabi_dsub+0x40e> + 914a: 4650 mov r0, sl + 914c: 0767 lsls r7, r4, #29 + 914e: 08c0 lsrs r0, r0, #3 + 9150: 4307 orrs r7, r0 + 9152: 2080 movs r0, #128 ; 0x80 + 9154: 08e4 lsrs r4, r4, #3 + 9156: 0300 lsls r0, r0, #12 + 9158: 4204 tst r4, r0 + 915a: d007 beq.n 916c <__aeabi_dsub+0x558> + 915c: 08cd lsrs r5, r1, #3 + 915e: 4205 tst r5, r0 + 9160: d104 bne.n 916c <__aeabi_dsub+0x558> + 9162: 002c movs r4, r5 + 9164: 4698 mov r8, r3 + 9166: 08d7 lsrs r7, r2, #3 + 9168: 0749 lsls r1, r1, #29 + 916a: 430f orrs r7, r1 + 916c: 0f7b lsrs r3, r7, #29 + 916e: 00e4 lsls r4, r4, #3 + 9170: 431c orrs r4, r3 + 9172: 00ff lsls r7, r7, #3 + 9174: 4e30 ldr r6, [pc, #192] ; (9238 <__aeabi_dsub+0x624>) + 9176: e5d3 b.n 8d20 <__aeabi_dsub+0x10c> + 9178: 4e2f ldr r6, [pc, #188] ; (9238 <__aeabi_dsub+0x624>) + 917a: 45b4 cmp ip, r6 + 917c: d1b4 bne.n 90e8 <__aeabi_dsub+0x4d4> + 917e: 000c movs r4, r1 + 9180: 0017 movs r7, r2 + 9182: 4666 mov r6, ip + 9184: e5cc b.n 8d20 <__aeabi_dsub+0x10c> + 9186: 2700 movs r7, #0 + 9188: 2400 movs r4, #0 + 918a: e5e8 b.n 8d5e <__aeabi_dsub+0x14a> + 918c: 2b00 cmp r3, #0 + 918e: d039 beq.n 9204 <__aeabi_dsub+0x5f0> + 9190: 000b movs r3, r1 + 9192: 4313 orrs r3, r2 + 9194: d100 bne.n 9198 <__aeabi_dsub+0x584> + 9196: e744 b.n 9022 <__aeabi_dsub+0x40e> + 9198: 08c0 lsrs r0, r0, #3 + 919a: 0767 lsls r7, r4, #29 + 919c: 4307 orrs r7, r0 + 919e: 2080 movs r0, #128 ; 0x80 + 91a0: 08e4 lsrs r4, r4, #3 + 91a2: 0300 lsls r0, r0, #12 + 91a4: 4204 tst r4, r0 + 91a6: d0e1 beq.n 916c <__aeabi_dsub+0x558> + 91a8: 08cb lsrs r3, r1, #3 + 91aa: 4203 tst r3, r0 + 91ac: d1de bne.n 916c <__aeabi_dsub+0x558> + 91ae: 08d7 lsrs r7, r2, #3 + 91b0: 0749 lsls r1, r1, #29 + 91b2: 430f orrs r7, r1 + 91b4: 001c movs r4, r3 + 91b6: e7d9 b.n 916c <__aeabi_dsub+0x558> + 91b8: 2100 movs r1, #0 + 91ba: e771 b.n 90a0 <__aeabi_dsub+0x48c> + 91bc: 2500 movs r5, #0 + 91be: 2700 movs r7, #0 + 91c0: e5e9 b.n 8d96 <__aeabi_dsub+0x182> + 91c2: 002e movs r6, r5 + 91c4: 0027 movs r7, r4 + 91c6: 3e20 subs r6, #32 + 91c8: 40f7 lsrs r7, r6 + 91ca: 2d20 cmp r5, #32 + 91cc: d02f beq.n 922e <__aeabi_dsub+0x61a> + 91ce: 2640 movs r6, #64 ; 0x40 + 91d0: 1b75 subs r5, r6, r5 + 91d2: 40ac lsls r4, r5 + 91d4: 4650 mov r0, sl + 91d6: 4320 orrs r0, r4 + 91d8: 1e44 subs r4, r0, #1 + 91da: 41a0 sbcs r0, r4 + 91dc: 2400 movs r4, #0 + 91de: 4338 orrs r0, r7 + 91e0: e6dc b.n 8f9c <__aeabi_dsub+0x388> + 91e2: 2480 movs r4, #128 ; 0x80 + 91e4: 2500 movs r5, #0 + 91e6: 0324 lsls r4, r4, #12 + 91e8: 4e13 ldr r6, [pc, #76] ; (9238 <__aeabi_dsub+0x624>) + 91ea: 2700 movs r7, #0 + 91ec: e5d3 b.n 8d96 <__aeabi_dsub+0x182> + 91ee: 4650 mov r0, sl + 91f0: 4320 orrs r0, r4 + 91f2: 0007 movs r7, r0 + 91f4: 1e78 subs r0, r7, #1 + 91f6: 4187 sbcs r7, r0 + 91f8: 2400 movs r4, #0 + 91fa: 18bf adds r7, r7, r2 + 91fc: e760 b.n 90c0 <__aeabi_dsub+0x4ac> + 91fe: 000c movs r4, r1 + 9200: 0017 movs r7, r2 + 9202: e58d b.n 8d20 <__aeabi_dsub+0x10c> + 9204: 000c movs r4, r1 + 9206: 0017 movs r7, r2 + 9208: 4e0b ldr r6, [pc, #44] ; (9238 <__aeabi_dsub+0x624>) + 920a: e589 b.n 8d20 <__aeabi_dsub+0x10c> + 920c: 001e movs r6, r3 + 920e: 0027 movs r7, r4 + 9210: 3e20 subs r6, #32 + 9212: 40f7 lsrs r7, r6 + 9214: 2b20 cmp r3, #32 + 9216: d00c beq.n 9232 <__aeabi_dsub+0x61e> + 9218: 2640 movs r6, #64 ; 0x40 + 921a: 1af3 subs r3, r6, r3 + 921c: 409c lsls r4, r3 + 921e: 4650 mov r0, sl + 9220: 4320 orrs r0, r4 + 9222: 1e44 subs r4, r0, #1 + 9224: 41a0 sbcs r0, r4 + 9226: 4307 orrs r7, r0 + 9228: 2400 movs r4, #0 + 922a: 18bf adds r7, r7, r2 + 922c: e748 b.n 90c0 <__aeabi_dsub+0x4ac> + 922e: 2400 movs r4, #0 + 9230: e7d0 b.n 91d4 <__aeabi_dsub+0x5c0> + 9232: 2400 movs r4, #0 + 9234: e7f3 b.n 921e <__aeabi_dsub+0x60a> + 9236: 46c0 nop ; (mov r8, r8) + 9238: 000007ff .word 0x000007ff + 923c: ff7fffff .word 0xff7fffff + +00009240 <__aeabi_dcmpun>: + 9240: b570 push {r4, r5, r6, lr} + 9242: 4e0e ldr r6, [pc, #56] ; (927c <__aeabi_dcmpun+0x3c>) + 9244: 030d lsls r5, r1, #12 + 9246: 031c lsls r4, r3, #12 + 9248: 0049 lsls r1, r1, #1 + 924a: 005b lsls r3, r3, #1 + 924c: 0b2d lsrs r5, r5, #12 + 924e: 0d49 lsrs r1, r1, #21 + 9250: 0b24 lsrs r4, r4, #12 + 9252: 0d5b lsrs r3, r3, #21 + 9254: 42b1 cmp r1, r6 + 9256: d004 beq.n 9262 <__aeabi_dcmpun+0x22> + 9258: 4908 ldr r1, [pc, #32] ; (927c <__aeabi_dcmpun+0x3c>) + 925a: 2000 movs r0, #0 + 925c: 428b cmp r3, r1 + 925e: d008 beq.n 9272 <__aeabi_dcmpun+0x32> + 9260: bd70 pop {r4, r5, r6, pc} + 9262: 4305 orrs r5, r0 + 9264: 2001 movs r0, #1 + 9266: 2d00 cmp r5, #0 + 9268: d1fa bne.n 9260 <__aeabi_dcmpun+0x20> + 926a: 4904 ldr r1, [pc, #16] ; (927c <__aeabi_dcmpun+0x3c>) + 926c: 2000 movs r0, #0 + 926e: 428b cmp r3, r1 + 9270: d1f6 bne.n 9260 <__aeabi_dcmpun+0x20> + 9272: 4314 orrs r4, r2 + 9274: 0020 movs r0, r4 + 9276: 1e44 subs r4, r0, #1 + 9278: 41a0 sbcs r0, r4 + 927a: e7f1 b.n 9260 <__aeabi_dcmpun+0x20> + 927c: 000007ff .word 0x000007ff + +00009280 <__aeabi_d2iz>: + 9280: b530 push {r4, r5, lr} + 9282: 4d13 ldr r5, [pc, #76] ; (92d0 <__aeabi_d2iz+0x50>) + 9284: 030a lsls r2, r1, #12 + 9286: 004b lsls r3, r1, #1 + 9288: 0b12 lsrs r2, r2, #12 + 928a: 0d5b lsrs r3, r3, #21 + 928c: 0fc9 lsrs r1, r1, #31 + 928e: 2400 movs r4, #0 + 9290: 42ab cmp r3, r5 + 9292: dd10 ble.n 92b6 <__aeabi_d2iz+0x36> + 9294: 4c0f ldr r4, [pc, #60] ; (92d4 <__aeabi_d2iz+0x54>) + 9296: 42a3 cmp r3, r4 + 9298: dc0f bgt.n 92ba <__aeabi_d2iz+0x3a> + 929a: 2480 movs r4, #128 ; 0x80 + 929c: 4d0e ldr r5, [pc, #56] ; (92d8 <__aeabi_d2iz+0x58>) + 929e: 0364 lsls r4, r4, #13 + 92a0: 4322 orrs r2, r4 + 92a2: 1aed subs r5, r5, r3 + 92a4: 2d1f cmp r5, #31 + 92a6: dd0b ble.n 92c0 <__aeabi_d2iz+0x40> + 92a8: 480c ldr r0, [pc, #48] ; (92dc <__aeabi_d2iz+0x5c>) + 92aa: 1ac3 subs r3, r0, r3 + 92ac: 40da lsrs r2, r3 + 92ae: 4254 negs r4, r2 + 92b0: 2900 cmp r1, #0 + 92b2: d100 bne.n 92b6 <__aeabi_d2iz+0x36> + 92b4: 0014 movs r4, r2 + 92b6: 0020 movs r0, r4 + 92b8: bd30 pop {r4, r5, pc} + 92ba: 4b09 ldr r3, [pc, #36] ; (92e0 <__aeabi_d2iz+0x60>) + 92bc: 18cc adds r4, r1, r3 + 92be: e7fa b.n 92b6 <__aeabi_d2iz+0x36> + 92c0: 4c08 ldr r4, [pc, #32] ; (92e4 <__aeabi_d2iz+0x64>) + 92c2: 40e8 lsrs r0, r5 + 92c4: 46a4 mov ip, r4 + 92c6: 4463 add r3, ip + 92c8: 409a lsls r2, r3 + 92ca: 4302 orrs r2, r0 + 92cc: e7ef b.n 92ae <__aeabi_d2iz+0x2e> + 92ce: 46c0 nop ; (mov r8, r8) + 92d0: 000003fe .word 0x000003fe + 92d4: 0000041d .word 0x0000041d + 92d8: 00000433 .word 0x00000433 + 92dc: 00000413 .word 0x00000413 + 92e0: 7fffffff .word 0x7fffffff + 92e4: fffffbed .word 0xfffffbed + +000092e8 <__aeabi_i2d>: + 92e8: b570 push {r4, r5, r6, lr} + 92ea: 2800 cmp r0, #0 + 92ec: d030 beq.n 9350 <__aeabi_i2d+0x68> + 92ee: 17c3 asrs r3, r0, #31 + 92f0: 18c4 adds r4, r0, r3 + 92f2: 405c eors r4, r3 + 92f4: 0fc5 lsrs r5, r0, #31 + 92f6: 0020 movs r0, r4 + 92f8: f7fa fe86 bl 4008 <__clzsi2> + 92fc: 4b17 ldr r3, [pc, #92] ; (935c <__aeabi_i2d+0x74>) + 92fe: 4a18 ldr r2, [pc, #96] ; (9360 <__aeabi_i2d+0x78>) + 9300: 1a1b subs r3, r3, r0 + 9302: 1ad2 subs r2, r2, r3 + 9304: 2a1f cmp r2, #31 + 9306: dd18 ble.n 933a <__aeabi_i2d+0x52> + 9308: 4a16 ldr r2, [pc, #88] ; (9364 <__aeabi_i2d+0x7c>) + 930a: 1ad2 subs r2, r2, r3 + 930c: 4094 lsls r4, r2 + 930e: 2200 movs r2, #0 + 9310: 0324 lsls r4, r4, #12 + 9312: 055b lsls r3, r3, #21 + 9314: 0b24 lsrs r4, r4, #12 + 9316: 0d5b lsrs r3, r3, #21 + 9318: 2100 movs r1, #0 + 931a: 0010 movs r0, r2 + 931c: 0324 lsls r4, r4, #12 + 931e: 0d0a lsrs r2, r1, #20 + 9320: 0b24 lsrs r4, r4, #12 + 9322: 0512 lsls r2, r2, #20 + 9324: 4322 orrs r2, r4 + 9326: 4c10 ldr r4, [pc, #64] ; (9368 <__aeabi_i2d+0x80>) + 9328: 051b lsls r3, r3, #20 + 932a: 4022 ands r2, r4 + 932c: 4313 orrs r3, r2 + 932e: 005b lsls r3, r3, #1 + 9330: 07ed lsls r5, r5, #31 + 9332: 085b lsrs r3, r3, #1 + 9334: 432b orrs r3, r5 + 9336: 0019 movs r1, r3 + 9338: bd70 pop {r4, r5, r6, pc} + 933a: 0021 movs r1, r4 + 933c: 4091 lsls r1, r2 + 933e: 000a movs r2, r1 + 9340: 210b movs r1, #11 + 9342: 1a08 subs r0, r1, r0 + 9344: 40c4 lsrs r4, r0 + 9346: 055b lsls r3, r3, #21 + 9348: 0324 lsls r4, r4, #12 + 934a: 0b24 lsrs r4, r4, #12 + 934c: 0d5b lsrs r3, r3, #21 + 934e: e7e3 b.n 9318 <__aeabi_i2d+0x30> + 9350: 2500 movs r5, #0 + 9352: 2300 movs r3, #0 + 9354: 2400 movs r4, #0 + 9356: 2200 movs r2, #0 + 9358: e7de b.n 9318 <__aeabi_i2d+0x30> + 935a: 46c0 nop ; (mov r8, r8) + 935c: 0000041e .word 0x0000041e + 9360: 00000433 .word 0x00000433 + 9364: 00000413 .word 0x00000413 + 9368: 800fffff .word 0x800fffff + +0000936c <__clzdi2>: + 936c: b510 push {r4, lr} + 936e: 2900 cmp r1, #0 + 9370: d103 bne.n 937a <__clzdi2+0xe> + 9372: f7fa fe49 bl 4008 <__clzsi2> + 9376: 3020 adds r0, #32 + 9378: e002 b.n 9380 <__clzdi2+0x14> + 937a: 1c08 adds r0, r1, #0 + 937c: f7fa fe44 bl 4008 <__clzsi2> + 9380: bd10 pop {r4, pc} + 9382: 46c0 nop ; (mov r8, r8) + 9384: 00000326 .word 0x00000326 + 9388: 00000572 .word 0x00000572 + 938c: 00000572 .word 0x00000572 + 9390: 00000572 .word 0x00000572 + 9394: 00000572 .word 0x00000572 + 9398: 00000572 .word 0x00000572 + 939c: 00000572 .word 0x00000572 + 93a0: 00000572 .word 0x00000572 + 93a4: 00000572 .word 0x00000572 + 93a8: 00000572 .word 0x00000572 + 93ac: 00000572 .word 0x00000572 + 93b0: 00000572 .word 0x00000572 + 93b4: 00000572 .word 0x00000572 + 93b8: 00000572 .word 0x00000572 + 93bc: 00000572 .word 0x00000572 + 93c0: 00000572 .word 0x00000572 + 93c4: 0000030e .word 0x0000030e + 93c8: 00000572 .word 0x00000572 + 93cc: 00000572 .word 0x00000572 + 93d0: 00000572 .word 0x00000572 + 93d4: 00000572 .word 0x00000572 + 93d8: 00000572 .word 0x00000572 + 93dc: 00000572 .word 0x00000572 + 93e0: 00000572 .word 0x00000572 + 93e4: 00000572 .word 0x00000572 + 93e8: 00000572 .word 0x00000572 + 93ec: 00000572 .word 0x00000572 + 93f0: 00000572 .word 0x00000572 + 93f4: 00000572 .word 0x00000572 + 93f8: 00000572 .word 0x00000572 + 93fc: 00000572 .word 0x00000572 + 9400: 00000572 .word 0x00000572 + 9404: 0000031e .word 0x0000031e + 9408: 00000572 .word 0x00000572 + 940c: 00000572 .word 0x00000572 + 9410: 00000572 .word 0x00000572 + 9414: 00000572 .word 0x00000572 + 9418: 00000572 .word 0x00000572 + 941c: 00000572 .word 0x00000572 + 9420: 00000572 .word 0x00000572 + 9424: 00000572 .word 0x00000572 + 9428: 00000572 .word 0x00000572 + 942c: 00000572 .word 0x00000572 + 9430: 00000572 .word 0x00000572 + 9434: 00000572 .word 0x00000572 + 9438: 00000572 .word 0x00000572 + 943c: 00000572 .word 0x00000572 + 9440: 00000572 .word 0x00000572 + 9444: 00000316 .word 0x00000316 + 9448: 0000032e .word 0x0000032e + 944c: 000002f6 .word 0x000002f6 + 9450: 00000306 .word 0x00000306 + 9454: 000002fe .word 0x000002fe + 9458: 00000002 .word 0x00000002 + 945c: 00000003 .word 0x00000003 + 9460: 00000028 .word 0x00000028 + 9464: 00000029 .word 0x00000029 + 9468: 00000004 .word 0x00000004 + 946c: 00000005 .word 0x00000005 + 9470: 00000006 .word 0x00000006 + 9474: 00000007 .word 0x00000007 + 9478: 00000020 .word 0x00000020 + 947c: 00000021 .word 0x00000021 + 9480: 00000022 .word 0x00000022 + 9484: 00000023 .word 0x00000023 + 9488: 00000024 .word 0x00000024 + 948c: 00000025 .word 0x00000025 + 9490: 00000026 .word 0x00000026 + 9494: 00000027 .word 0x00000027 + 9498: 00000008 .word 0x00000008 + 949c: 00000009 .word 0x00000009 + 94a0: 0000000a .word 0x0000000a + 94a4: 0000000b .word 0x0000000b + 94a8: 42000800 .word 0x42000800 + 94ac: 42000c00 .word 0x42000c00 + 94b0: 42001000 .word 0x42001000 + 94b4: 42001400 .word 0x42001400 + 94b8: 42001800 .word 0x42001800 + 94bc: 42001c00 .word 0x42001c00 + 94c0: 736c7550 .word 0x736c7550 + 94c4: 69772065 .word 0x69772065 + 94c8: 3a687464 .word 0x3a687464 + 94cc: 0a642520 .word 0x0a642520 + 94d0: 00000000 .word 0x00000000 + +000094d4 <_tcc_apbcmasks>: + 94d4: 00000100 00000200 00000400 ............ + +000094e0 <_tcc_cc_nums>: + 94e0: 00020204 .... + +000094e4 <_tcc_gclk_ids>: + 94e4: 001b1a1a .... + +000094e8 <_tcc_maxs>: + 94e8: 00ffffff 00ffffff 0000ffff ............ + +000094f4 <_tcc_ow_nums>: + 94f4: 00020408 .... + +000094f8 <_tcc_intflag>: + 94f8: 00000001 00000002 00000004 00000008 ................ + 9508: 00001000 00002000 00004000 00008000 ..... ...@...... + 9518: 00010000 00020000 00040000 00080000 ................ + 9528: 6e696f47 6f662067 72617772 000a2164 Going forward!.. + 9538: 6e696f47 61622067 61776b63 21736472 Going backwards! + 9548: 0000000a 706f7453 676e6970 00000a21 ....Stopping!... + 9558: 00006325 52415355 65442054 67677562 %c..USART Debugg + 9568: 20676e69 74696e69 696c6169 0a64657a ing initialized. + 9578: 00000000 00002126 00002122 00002122 ....&!.."!.."!.. + 9588: 00002188 00002188 0000213a 0000212c .!...!..:!..,!.. + 9598: 00002140 00002176 00002210 000021f0 @!..v!..."...!.. + 95a8: 000021f0 0000227c 00002202 0000221e .!..|"..."...".. + 95b8: 000021f4 0000222c 0000226c 00002eb4 .!..,"..l"...... + 95c8: 00002e84 00002e96 00002dd8 00002e96 .........-...... + 95d8: 00002e7a 00002e96 00002dd8 00002e84 z........-...... + 95e8: 00002e84 00002e7a 00002dd8 00002de0 ....z....-...-.. + 95f8: 00002de0 00002de0 00002e9c 00002e84 .-...-.......... + 9608: 00002e84 00002e58 00002f3c 00002e58 ....X...;..0:..L;.. + 96a8: 00003b3e 00003b4c 00003a30 00003b54 >;..L;..0:..T;.. + 96b8: 00003b54 00003b54 00003d58 T;..T;..X=.. + +000096c4 <_global_impure_ptr>: + 96c4: 20000010 00004910 00004984 00004984 ... .I...I...I.. + 96d4: 000048f4 00004984 00004984 00004984 .H...I...I...I.. + 96e4: 00004984 00004984 00004984 000048fc .I...I...I...H.. + 96f4: 000043de 00004984 00004398 000043e8 .C...I...C...C.. + 9704: 00004984 00004434 0000461e 0000461e .I..4D...F...F.. + 9714: 0000461e 0000461e 0000461e 0000461e .F...F...F...F.. + 9724: 0000461e 0000461e 0000461e 00004984 .F...F...F...I.. + 9734: 00004984 00004984 00004984 00004984 .I...I...I...I.. + 9744: 00004984 00004984 00004984 00004984 .I...I...I...I.. + 9754: 00004984 0000443c 00004584 00004984 .I..: + 9870: 20202020 20202020 20202020 20202020 + +00009880 : + 9880: 30303030 30303030 30303030 30303030 0000000000000000 + 9890: 69666e49 7974696e 00000000 004e614e Infinity....NaN. + +000098a0 <__mprec_bigtens>: + 98a0: 37e08000 4341c379 b5056e17 4693b8b5 ...7y.AC.n.....F + 98b0: e93ff9f5 4d384f03 f9301d32 5a827748 ..?..O8M2.0.Hw.Z + 98c0: 7f73bf3c 75154fdd <.s..O.u + +000098c8 <__mprec_tens>: + 98c8: 00000000 3ff00000 00000000 40240000 .......?......$@ + 98d8: 00000000 40590000 00000000 408f4000 ......Y@.....@.@ + 98e8: 00000000 40c38800 00000000 40f86a00 .......@.....j.@ + 98f8: 00000000 412e8480 00000000 416312d0 .......A......cA + 9908: 00000000 4197d784 00000000 41cdcd65 .......A....e..A + 9918: 20000000 4202a05f e8000000 42374876 ... _..B....vH7B + 9928: a2000000 426d1a94 e5400000 42a2309c ......mB..@..0.B + 9938: 1e900000 42d6bcc4 26340000 430c6bf5 .......B..4&.k.C + 9948: 37e08000 4341c379 85d8a000 43763457 ...7y.AC....W4vC + 9958: 674ec800 43abc16d 60913d00 43e158e4 ..Ngm..C.=.`.X.C + 9968: 78b58c40 4415af1d d6e2ef50 444b1ae4 @..x...DP.....KD + 9978: 064dd592 4480f0cf c7e14af6 44b52d02 ..M....D.J...-.D + 9988: 79d99db4 44ea7843 ...yCx.D + +00009990 : + 9990: 00000005 00000019 0000007d 00000043 ........}...C... + 99a0: 49534f50 00000058 0000002e POSIX....... + +000099ac <_ctype_>: + 99ac: 20202000 20202020 28282020 20282828 . ((((( + 99bc: 20202020 20202020 20202020 20202020 + 99cc: 10108820 10101010 10101010 10101010 ............... + 99dc: 04040410 04040404 10040404 10101010 ................ + 99ec: 41411010 41414141 01010101 01010101 ..AAAAAA........ + 99fc: 01010101 01010101 01010101 10101010 ................ + 9a0c: 42421010 42424242 02020202 02020202 ..BBBBBB........ + 9a1c: 02020202 02020202 02020202 10101010 ................ + 9a2c: 00000020 00000000 00000000 00000000 ............... + ... + 9ab0: 000085a4 00008586 00008540 0000845e ........@...^... + 9ac0: 00008540 00008578 00008540 0000845e @...x...@...^... + 9ad0: 00008586 00008586 00008578 0000845e ........x...^... + 9ae0: 00008456 00008456 00008456 000087bc V...V...V....... + +00009af0 <_init>: + 9af0: b5f8 push {r3, r4, r5, r6, r7, lr} + 9af2: 46c0 nop ; (mov r8, r8) + 9af4: bcf8 pop {r3, r4, r5, r6, r7} + 9af6: bc08 pop {r3} + 9af8: 469e mov lr, r3 + 9afa: 4770 bx lr + +00009afc <__init_array_start>: + 9afc: 00004251 .word 0x00004251 + +00009b00 <__frame_dummy_init_array_entry>: + 9b00: 000000dd .... + +00009b04 <_fini>: + 9b04: b5f8 push {r3, r4, r5, r6, r7, lr} + 9b06: 46c0 nop ; (mov r8, r8) + 9b08: bcf8 pop {r3, r4, r5, r6, r7} + 9b0a: bc08 pop {r3} + 9b0c: 469e mov lr, r3 + 9b0e: 4770 bx lr + +00009b10 <__fini_array_start>: + 9b10: 000000b5 .word 0x000000b5 diff --git a/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/Debug/ePenguin-Boaty-Testbed.map b/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/Debug/ePenguin-Boaty-Testbed.map new file mode 100644 index 0000000..f9bd033 --- /dev/null +++ b/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/Debug/ePenguin-Boaty-Testbed.map @@ -0,0 +1,8520 @@ +Archive member included to satisfy reference by file (symbol) + +c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/thumb/v6-m\libgcc.a(_udivsi3.o) + src/ASF/common2/services/delay/sam0/systick_counter.o (__aeabi_uidiv) +c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/thumb/v6-m\libgcc.a(_dvmd_tls.o) + c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/thumb/v6-m\libgcc.a(_udivsi3.o) (__aeabi_idiv0) +c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/thumb/v6-m\libgcc.a(_muldi3.o) + src/ASF/sam0/drivers/sercom/sercom.o (__aeabi_lmul) +c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/thumb/v6-m\libgcc.a(_floatundisf.o) + src/devices/motor.o (__aeabi_ul2f) +c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/thumb/v6-m\libgcc.a(addsf3.o) + src/devices/motor.o (__aeabi_fadd) +c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/thumb/v6-m\libgcc.a(divsf3.o) + src/devices/motor.o (__aeabi_fdiv) +c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/thumb/v6-m\libgcc.a(mulsf3.o) + src/devices/motor.o (__aeabi_fmul) +c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/thumb/v6-m\libgcc.a(fixsfsi.o) + src/devices/motor.o (__aeabi_f2iz) +c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/thumb/v6-m\libgcc.a(floatsisf.o) + src/devices/motor.o (__aeabi_i2f) +c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/thumb/v6-m\libgcc.a(floatunsisf.o) + src/drivers/p_adc.o (__aeabi_ui2f) +c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/thumb/v6-m\libgcc.a(adddf3.o) + c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/thumb/v6-m\libgcc.a(_floatundisf.o) (__aeabi_dadd) +c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/thumb/v6-m\libgcc.a(muldf3.o) + c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/thumb/v6-m\libgcc.a(_floatundisf.o) (__aeabi_dmul) +c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/thumb/v6-m\libgcc.a(floatunsidf.o) + c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/thumb/v6-m\libgcc.a(_floatundisf.o) (__aeabi_ui2d) +c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/thumb/v6-m\libgcc.a(truncdfsf2.o) + c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/thumb/v6-m\libgcc.a(_floatundisf.o) (__aeabi_d2f) +c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/thumb/v6-m\libgcc.a(_clzsi2.o) + c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/thumb/v6-m\libgcc.a(addsf3.o) (__clzsi2) +c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-exit.o) + c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m/crt0.o (exit) +c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-impure.o) + c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-exit.o) (_global_impure_ptr) +c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-init.o) + c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m/crt0.o (__libc_init_array) +c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-memcpy-stub.o) + src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc.o (memcpy) +c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-memset.o) + c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m/crt0.o (memset) +c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-strlen-stub.o) + src/drivers/p_usart.o (strlen) +c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-vsprintf.o) + src/drivers/p_usart.o (vsprintf) +c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-__call_atexit.o) + c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-exit.o) (__call_exitprocs) +c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-atexit.o) + c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-__call_atexit.o) (atexit) +c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-fini.o) + c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-__call_atexit.o) (__libc_fini_array) +c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-lock.o) + c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-__call_atexit.o) (__retarget_lock_acquire_recursive) +c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-svfprintf.o) + c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-vsprintf.o) (_svfprintf_r) +c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-__atexit.o) + c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-atexit.o) (__register_exitproc) +c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-dtoa.o) + c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-svfprintf.o) (_dtoa_r) +c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-localeconv.o) + c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-svfprintf.o) (_localeconv_r) +c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-mallocr.o) + c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-svfprintf.o) (_malloc_r) +c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-memchr-stub.o) + c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-svfprintf.o) (memchr) +c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-mlock.o) + c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-mallocr.o) (__malloc_lock) +c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-mprec.o) + c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-dtoa.o) (_Balloc) +c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-sbrkr.o) + c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-mallocr.o) (_sbrk_r) +c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-svfiprintf.o) + c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-svfprintf.o) (__ssprint_r) +c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-callocr.o) + c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-mprec.o) (_calloc_r) +c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-freer.o) + c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-mallocr.o) (_free_r) +c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-locale.o) + c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-localeconv.o) (__global_locale) +c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-mbtowc_r.o) + c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-locale.o) (__ascii_mbtowc) +c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-memmove.o) + c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-svfiprintf.o) (memmove) +c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-reallocr.o) + c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-svfiprintf.o) (_realloc_r) +c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-reent.o) + c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-sbrkr.o) (errno) +c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-strcmp.o) + c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-locale.o) (strcmp) +c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-wctomb_r.o) + c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-locale.o) (__ascii_wctomb) +c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-ctype_.o) + c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-locale.o) (_ctype_) +c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/thumb/v6-m\libgcc.a(_divsi3.o) + c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-svfprintf.o) (__aeabi_idiv) +c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/thumb/v6-m\libgcc.a(_arm_cmpdf2.o) + c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-svfprintf.o) (__aeabi_dcmpeq) +c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/thumb/v6-m\libgcc.a(_aeabi_uldivmod.o) + c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-svfprintf.o) (__aeabi_uldivmod) +c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/thumb/v6-m\libgcc.a(_udivmoddi4.o) + c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/thumb/v6-m\libgcc.a(_aeabi_uldivmod.o) (__udivmoddi4) +c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/thumb/v6-m\libgcc.a(divdf3.o) + c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-dtoa.o) (__aeabi_ddiv) +c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/thumb/v6-m\libgcc.a(eqdf2.o) + c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/thumb/v6-m\libgcc.a(_arm_cmpdf2.o) (__eqdf2) +c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/thumb/v6-m\libgcc.a(gedf2.o) + c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/thumb/v6-m\libgcc.a(_arm_cmpdf2.o) (__gedf2) +c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/thumb/v6-m\libgcc.a(ledf2.o) + c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/thumb/v6-m\libgcc.a(_arm_cmpdf2.o) (__ledf2) +c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/thumb/v6-m\libgcc.a(subdf3.o) + c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-dtoa.o) (__aeabi_dsub) +c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/thumb/v6-m\libgcc.a(unorddf2.o) + c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-svfprintf.o) (__aeabi_dcmpun) +c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/thumb/v6-m\libgcc.a(fixdfsi.o) + c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-dtoa.o) (__aeabi_d2iz) +c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/thumb/v6-m\libgcc.a(floatsidf.o) + c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-dtoa.o) (__aeabi_i2d) +c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/thumb/v6-m\libgcc.a(_clzdi2.o) + c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/thumb/v6-m\libgcc.a(_udivmoddi4.o) (__clzdi2) + +Allocating common symbols +Common symbol size file + +_tcc_instances 0xc src/ASF/sam0/drivers/tcc/tcc_callback.o +__lock___atexit_recursive_mutex + 0x1 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-lock.o) +__lock___arc4random_mutex + 0x1 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-lock.o) +errno 0x4 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-reent.o) +__lock___env_recursive_mutex + 0x1 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-lock.o) +__lock___sinit_recursive_mutex + 0x1 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-lock.o) +__lock___malloc_recursive_mutex + 0x1 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-lock.o) +_sercom_instances 0x18 src/ASF/sam0/drivers/sercom/sercom_interrupt.o +tcc_instance 0x40 src/devices/motor.o +p_debug_inst 0x34 src/devices/motor.o +_extint_dev 0x40 src/ASF/sam0/drivers/extint/extint_sam_d_r_h/extint.o +_current_channel 0x1 src/ASF/sam0/drivers/extint/extint_callback.o +p_adc_inst 0x20 src/devices/motor.o +_adc_instances 0x4 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc_callback.o +__lock___at_quick_exit_mutex + 0x1 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-lock.o) +__lock___dd_hash_mutex + 0x1 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-lock.o) +__lock___tz_mutex 0x1 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-lock.o) +__lock___sfp_recursive_mutex + 0x1 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-lock.o) + +Discarded input sections + + .text 0x00000000 0x0 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/thumb/v6-m/crti.o + .data 0x00000000 0x0 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/thumb/v6-m/crti.o + .bss 0x00000000 0x0 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/thumb/v6-m/crti.o + .data 0x00000000 0x4 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/thumb/v6-m/crtbegin.o + .text 0x00000000 0x78 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m/crt0.o + .data 0x00000000 0x0 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m/crt0.o + .bss 0x00000000 0x0 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m/crt0.o + .ARM.extab 0x00000000 0x0 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m/crt0.o + .ARM.exidx 0x00000000 0x8 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m/crt0.o + .ARM.attributes + 0x00000000 0x1b c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m/crt0.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc.o + .text 0x00000000 0x0 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc.o + .data 0x00000000 0x0 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc.o + .bss 0x00000000 0x0 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc.o + .text.adc_set_window_mode + 0x00000000 0x2c src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc.o + .text.adc_regular_ain_channel + 0x00000000 0x5c src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc.o + .bss.cpu_irq_critical_section_counter + 0x00000000 0x4 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc.o + .bss.cpu_irq_prev_interrupt_state + 0x00000000 0x1 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc_callback.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc_callback.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc_callback.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc_callback.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc_callback.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc_callback.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc_callback.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc_callback.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc_callback.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc_callback.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc_callback.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc_callback.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc_callback.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc_callback.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc_callback.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc_callback.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc_callback.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc_callback.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc_callback.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc_callback.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc_callback.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc_callback.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc_callback.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc_callback.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc_callback.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc_callback.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc_callback.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc_callback.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc_callback.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc_callback.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc_callback.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc_callback.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc_callback.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc_callback.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc_callback.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc_callback.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc_callback.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc_callback.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc_callback.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc_callback.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc_callback.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc_callback.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc_callback.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc_callback.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc_callback.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc_callback.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc_callback.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc_callback.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc_callback.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc_callback.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc_callback.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc_callback.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc_callback.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc_callback.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc_callback.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc_callback.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc_callback.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc_callback.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc_callback.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc_callback.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc_callback.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc_callback.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc_callback.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc_callback.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc_callback.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc_callback.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc_callback.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc_callback.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc_callback.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc_callback.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc_callback.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc_callback.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc_callback.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc_callback.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc_callback.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc_callback.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc_callback.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc_callback.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc_callback.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc_callback.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc_callback.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc_callback.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc_callback.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc_callback.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc_callback.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc_callback.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc_callback.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc_callback.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc_callback.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc_callback.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc_callback.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc_callback.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc_callback.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc_callback.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc_callback.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc_callback.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc_callback.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc_callback.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc_callback.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc_callback.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc_callback.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc_callback.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc_callback.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc_callback.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc_callback.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc_callback.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc_callback.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc_callback.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc_callback.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc_callback.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc_callback.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc_callback.o + .text 0x00000000 0x0 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc_callback.o + .data 0x00000000 0x0 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc_callback.o + .bss 0x00000000 0x0 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc_callback.o + .text.adc_unregister_callback + 0x00000000 0x14 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc_callback.o + .text.adc_get_job_status + 0x00000000 0x10 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc_callback.o + .text.adc_abort_job + 0x00000000 0x14 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc_callback.o + .bss.cpu_irq_critical_section_counter + 0x00000000 0x4 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc_callback.o + .bss.cpu_irq_prev_interrupt_state + 0x00000000 0x1 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc_callback.o + .debug_macro 0x00000000 0x8ce src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc_callback.o + .debug_macro 0x00000000 0x16d src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc_callback.o + .debug_macro 0x00000000 0x708 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc_callback.o + .debug_macro 0x00000000 0x22 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc_callback.o + .debug_macro 0x00000000 0x87 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc_callback.o + .debug_macro 0x00000000 0x51 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc_callback.o + .debug_macro 0x00000000 0xef src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc_callback.o + .debug_macro 0x00000000 0x6a src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc_callback.o + .debug_macro 0x00000000 0x1df src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc_callback.o + .debug_macro 0x00000000 0x10 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc_callback.o + .debug_macro 0x00000000 0x76 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc_callback.o + .debug_macro 0x00000000 0x16 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc_callback.o + .debug_macro 0x00000000 0x6db src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc_callback.o + .debug_macro 0x00000000 0xdd8 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc_callback.o + .debug_macro 0x00000000 0x22 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc_callback.o + .debug_macro 0x00000000 0x40 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc_callback.o + .debug_macro 0x00000000 0x1c src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc_callback.o + .debug_macro 0x00000000 0x22 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc_callback.o + .debug_macro 0x00000000 0xb5 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc_callback.o + .debug_macro 0x00000000 0x3ad src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc_callback.o + .debug_macro 0x00000000 0x681 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc_callback.o + .debug_macro 0x00000000 0x8b5 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc_callback.o + .debug_macro 0x00000000 0x230 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc_callback.o + .debug_macro 0x00000000 0xd60 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc_callback.o + .debug_macro 0x00000000 0x4cb src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc_callback.o + .debug_macro 0x00000000 0x9f8 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc_callback.o + .debug_macro 0x00000000 0x82b src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc_callback.o + .debug_macro 0x00000000 0x455 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc_callback.o + .debug_macro 0x00000000 0x5e src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc_callback.o + .debug_macro 0x00000000 0x8fd src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc_callback.o + .debug_macro 0x00000000 0x21c src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc_callback.o + .debug_macro 0x00000000 0x95b src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc_callback.o + .debug_macro 0x00000000 0x5e src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc_callback.o + .debug_macro 0x00000000 0x667 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc_callback.o + .debug_macro 0x00000000 0x3af src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc_callback.o + .debug_macro 0x00000000 0xc7a src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc_callback.o + .debug_macro 0x00000000 0x1092 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc_callback.o + .debug_macro 0x00000000 0xc4a src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc_callback.o + .debug_macro 0x00000000 0x6ba src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc_callback.o + .debug_macro 0x00000000 0x1bbf src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc_callback.o + .debug_macro 0x00000000 0x1440 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc_callback.o + .debug_macro 0x00000000 0x344 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc_callback.o + .debug_macro 0x00000000 0x7c src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc_callback.o + .debug_macro 0x00000000 0xa0 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc_callback.o + .debug_macro 0x00000000 0x4c src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc_callback.o + .debug_macro 0x00000000 0xca src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc_callback.o + .debug_macro 0x00000000 0x94 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc_callback.o + .debug_macro 0x00000000 0x58 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc_callback.o + .debug_macro 0x00000000 0x37d src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc_callback.o + .debug_macro 0x00000000 0x82 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc_callback.o + .debug_macro 0x00000000 0x18d src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc_callback.o + .debug_macro 0x00000000 0xb8 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc_callback.o + .debug_macro 0x00000000 0xa0 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc_callback.o + .debug_macro 0x00000000 0xb8 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc_callback.o + .debug_macro 0x00000000 0x1c src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc_callback.o + .debug_macro 0x00000000 0x1c src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc_callback.o + .debug_macro 0x00000000 0x1c src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc_callback.o + .debug_macro 0x00000000 0x82 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc_callback.o + .debug_macro 0x00000000 0x15a src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc_callback.o + .debug_macro 0x00000000 0xdc src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc_callback.o + .debug_macro 0x00000000 0x128 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc_callback.o + .debug_macro 0x00000000 0x128 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc_callback.o + .debug_macro 0x00000000 0x128 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc_callback.o + .debug_macro 0x00000000 0x128 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc_callback.o + .debug_macro 0x00000000 0x128 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc_callback.o + .debug_macro 0x00000000 0x128 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc_callback.o + .debug_macro 0x00000000 0x124 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc_callback.o + .debug_macro 0x00000000 0xe2 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc_callback.o + .debug_macro 0x00000000 0xe2 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc_callback.o + .debug_macro 0x00000000 0xe2 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc_callback.o + .debug_macro 0x00000000 0xe2 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc_callback.o + .debug_macro 0x00000000 0xe2 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc_callback.o + .debug_macro 0x00000000 0x130 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc_callback.o + .debug_macro 0x00000000 0x106 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc_callback.o + .debug_macro 0x00000000 0xfa src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc_callback.o + .debug_macro 0x00000000 0x40f src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc_callback.o + .debug_macro 0x00000000 0x40 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc_callback.o + .debug_macro 0x00000000 0x37d src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc_callback.o + .debug_macro 0x00000000 0x1e52 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc_callback.o + .debug_macro 0x00000000 0x6d src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc_callback.o + .debug_macro 0x00000000 0x58 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc_callback.o + .debug_macro 0x00000000 0x35 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc_callback.o + .debug_macro 0x00000000 0x9c src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc_callback.o + .debug_macro 0x00000000 0x16 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc_callback.o + .debug_macro 0x00000000 0x35 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc_callback.o + .debug_macro 0x00000000 0x34d src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc_callback.o + .debug_macro 0x00000000 0x10 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc_callback.o + .debug_macro 0x00000000 0x58 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc_callback.o + .debug_macro 0x00000000 0x1f src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc_callback.o + .debug_macro 0x00000000 0x43 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc_callback.o + .debug_macro 0x00000000 0x20 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc_callback.o + .debug_macro 0x00000000 0x187 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc_callback.o + .debug_macro 0x00000000 0x10 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc_callback.o + .debug_macro 0x00000000 0x1c src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc_callback.o + .debug_macro 0x00000000 0x52 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc_callback.o + .debug_macro 0x00000000 0x40 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc_callback.o + .debug_macro 0x00000000 0x10 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc_callback.o + .debug_macro 0x00000000 0x40 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc_callback.o + .debug_macro 0x00000000 0xd7 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc_callback.o + .debug_macro 0x00000000 0x16 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc_callback.o + .debug_macro 0x00000000 0x18b src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc_callback.o + .debug_macro 0x00000000 0x16 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc_callback.o + .debug_macro 0x00000000 0x16 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc_callback.o + .debug_macro 0x00000000 0x29 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc_callback.o + .debug_macro 0x00000000 0x51 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc_callback.o + .debug_macro 0x00000000 0x3e src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc_callback.o + .debug_macro 0x00000000 0x3df src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc_callback.o + .debug_macro 0x00000000 0x11 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc_callback.o + .debug_macro 0x00000000 0x18 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc_callback.o + .debug_macro 0x00000000 0x16 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc_callback.o + .debug_macro 0x00000000 0x2e src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc_callback.o + .debug_macro 0x00000000 0x19 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc_callback.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/extint/extint_sam_d_r_h/extint.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/extint/extint_sam_d_r_h/extint.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/extint/extint_sam_d_r_h/extint.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/extint/extint_sam_d_r_h/extint.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/extint/extint_sam_d_r_h/extint.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/extint/extint_sam_d_r_h/extint.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/extint/extint_sam_d_r_h/extint.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/extint/extint_sam_d_r_h/extint.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/extint/extint_sam_d_r_h/extint.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/extint/extint_sam_d_r_h/extint.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/extint/extint_sam_d_r_h/extint.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/extint/extint_sam_d_r_h/extint.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/extint/extint_sam_d_r_h/extint.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/extint/extint_sam_d_r_h/extint.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/extint/extint_sam_d_r_h/extint.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/extint/extint_sam_d_r_h/extint.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/extint/extint_sam_d_r_h/extint.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/extint/extint_sam_d_r_h/extint.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/extint/extint_sam_d_r_h/extint.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/extint/extint_sam_d_r_h/extint.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/extint/extint_sam_d_r_h/extint.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/extint/extint_sam_d_r_h/extint.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/extint/extint_sam_d_r_h/extint.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/extint/extint_sam_d_r_h/extint.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/extint/extint_sam_d_r_h/extint.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/extint/extint_sam_d_r_h/extint.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/extint/extint_sam_d_r_h/extint.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/extint/extint_sam_d_r_h/extint.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/extint/extint_sam_d_r_h/extint.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/extint/extint_sam_d_r_h/extint.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/extint/extint_sam_d_r_h/extint.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/extint/extint_sam_d_r_h/extint.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/extint/extint_sam_d_r_h/extint.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/extint/extint_sam_d_r_h/extint.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/extint/extint_sam_d_r_h/extint.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/extint/extint_sam_d_r_h/extint.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/extint/extint_sam_d_r_h/extint.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/extint/extint_sam_d_r_h/extint.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/extint/extint_sam_d_r_h/extint.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/extint/extint_sam_d_r_h/extint.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/extint/extint_sam_d_r_h/extint.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/extint/extint_sam_d_r_h/extint.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/extint/extint_sam_d_r_h/extint.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/extint/extint_sam_d_r_h/extint.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/extint/extint_sam_d_r_h/extint.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/extint/extint_sam_d_r_h/extint.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/extint/extint_sam_d_r_h/extint.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/extint/extint_sam_d_r_h/extint.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/extint/extint_sam_d_r_h/extint.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/extint/extint_sam_d_r_h/extint.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/extint/extint_sam_d_r_h/extint.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/extint/extint_sam_d_r_h/extint.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/extint/extint_sam_d_r_h/extint.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/extint/extint_sam_d_r_h/extint.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/extint/extint_sam_d_r_h/extint.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/extint/extint_sam_d_r_h/extint.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/extint/extint_sam_d_r_h/extint.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/extint/extint_sam_d_r_h/extint.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/extint/extint_sam_d_r_h/extint.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/extint/extint_sam_d_r_h/extint.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/extint/extint_sam_d_r_h/extint.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/extint/extint_sam_d_r_h/extint.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/extint/extint_sam_d_r_h/extint.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/extint/extint_sam_d_r_h/extint.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/extint/extint_sam_d_r_h/extint.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/extint/extint_sam_d_r_h/extint.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/extint/extint_sam_d_r_h/extint.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/extint/extint_sam_d_r_h/extint.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/extint/extint_sam_d_r_h/extint.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/extint/extint_sam_d_r_h/extint.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/extint/extint_sam_d_r_h/extint.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/extint/extint_sam_d_r_h/extint.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/extint/extint_sam_d_r_h/extint.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/extint/extint_sam_d_r_h/extint.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/extint/extint_sam_d_r_h/extint.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/extint/extint_sam_d_r_h/extint.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/extint/extint_sam_d_r_h/extint.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/extint/extint_sam_d_r_h/extint.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/extint/extint_sam_d_r_h/extint.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/extint/extint_sam_d_r_h/extint.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/extint/extint_sam_d_r_h/extint.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/extint/extint_sam_d_r_h/extint.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/extint/extint_sam_d_r_h/extint.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/extint/extint_sam_d_r_h/extint.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/extint/extint_sam_d_r_h/extint.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/extint/extint_sam_d_r_h/extint.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/extint/extint_sam_d_r_h/extint.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/extint/extint_sam_d_r_h/extint.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/extint/extint_sam_d_r_h/extint.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/extint/extint_sam_d_r_h/extint.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/extint/extint_sam_d_r_h/extint.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/extint/extint_sam_d_r_h/extint.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/extint/extint_sam_d_r_h/extint.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/extint/extint_sam_d_r_h/extint.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/extint/extint_sam_d_r_h/extint.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/extint/extint_sam_d_r_h/extint.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/extint/extint_sam_d_r_h/extint.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/extint/extint_sam_d_r_h/extint.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/extint/extint_sam_d_r_h/extint.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/extint/extint_sam_d_r_h/extint.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/extint/extint_sam_d_r_h/extint.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/extint/extint_sam_d_r_h/extint.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/extint/extint_sam_d_r_h/extint.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/extint/extint_sam_d_r_h/extint.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/extint/extint_sam_d_r_h/extint.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/extint/extint_sam_d_r_h/extint.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/extint/extint_sam_d_r_h/extint.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/extint/extint_sam_d_r_h/extint.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/extint/extint_sam_d_r_h/extint.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/extint/extint_sam_d_r_h/extint.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/extint/extint_sam_d_r_h/extint.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/extint/extint_sam_d_r_h/extint.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/extint/extint_sam_d_r_h/extint.o + .text 0x00000000 0x0 src/ASF/sam0/drivers/extint/extint_sam_d_r_h/extint.o + .data 0x00000000 0x0 src/ASF/sam0/drivers/extint/extint_sam_d_r_h/extint.o + .bss 0x00000000 0x0 src/ASF/sam0/drivers/extint/extint_sam_d_r_h/extint.o + .text.extint_nmi_set_config + 0x00000000 0x70 src/ASF/sam0/drivers/extint/extint_sam_d_r_h/extint.o + .text.extint_enable_events + 0x00000000 0x2c src/ASF/sam0/drivers/extint/extint_sam_d_r_h/extint.o + .text.extint_disable_events + 0x00000000 0x2c src/ASF/sam0/drivers/extint/extint_sam_d_r_h/extint.o + .bss.cpu_irq_critical_section_counter + 0x00000000 0x4 src/ASF/sam0/drivers/extint/extint_sam_d_r_h/extint.o + .bss.cpu_irq_prev_interrupt_state + 0x00000000 0x1 src/ASF/sam0/drivers/extint/extint_sam_d_r_h/extint.o + .debug_macro 0x00000000 0x8ce src/ASF/sam0/drivers/extint/extint_sam_d_r_h/extint.o + .debug_macro 0x00000000 0x16d src/ASF/sam0/drivers/extint/extint_sam_d_r_h/extint.o + .debug_macro 0x00000000 0x708 src/ASF/sam0/drivers/extint/extint_sam_d_r_h/extint.o + .debug_macro 0x00000000 0x22 src/ASF/sam0/drivers/extint/extint_sam_d_r_h/extint.o + .debug_macro 0x00000000 0x87 src/ASF/sam0/drivers/extint/extint_sam_d_r_h/extint.o + .debug_macro 0x00000000 0x51 src/ASF/sam0/drivers/extint/extint_sam_d_r_h/extint.o + .debug_macro 0x00000000 0xef src/ASF/sam0/drivers/extint/extint_sam_d_r_h/extint.o + .debug_macro 0x00000000 0x6a src/ASF/sam0/drivers/extint/extint_sam_d_r_h/extint.o + .debug_macro 0x00000000 0x1df src/ASF/sam0/drivers/extint/extint_sam_d_r_h/extint.o + .debug_macro 0x00000000 0x10 src/ASF/sam0/drivers/extint/extint_sam_d_r_h/extint.o + .debug_macro 0x00000000 0x76 src/ASF/sam0/drivers/extint/extint_sam_d_r_h/extint.o + .debug_macro 0x00000000 0x16 src/ASF/sam0/drivers/extint/extint_sam_d_r_h/extint.o + .debug_macro 0x00000000 0x6db src/ASF/sam0/drivers/extint/extint_sam_d_r_h/extint.o + .debug_macro 0x00000000 0xdd8 src/ASF/sam0/drivers/extint/extint_sam_d_r_h/extint.o + .debug_macro 0x00000000 0x22 src/ASF/sam0/drivers/extint/extint_sam_d_r_h/extint.o + .debug_macro 0x00000000 0x40 src/ASF/sam0/drivers/extint/extint_sam_d_r_h/extint.o + .debug_macro 0x00000000 0x1c src/ASF/sam0/drivers/extint/extint_sam_d_r_h/extint.o + .debug_macro 0x00000000 0x22 src/ASF/sam0/drivers/extint/extint_sam_d_r_h/extint.o + .debug_macro 0x00000000 0xb5 src/ASF/sam0/drivers/extint/extint_sam_d_r_h/extint.o + .debug_macro 0x00000000 0x3ad src/ASF/sam0/drivers/extint/extint_sam_d_r_h/extint.o + .debug_macro 0x00000000 0x681 src/ASF/sam0/drivers/extint/extint_sam_d_r_h/extint.o + .debug_macro 0x00000000 0x8b5 src/ASF/sam0/drivers/extint/extint_sam_d_r_h/extint.o + .debug_macro 0x00000000 0x230 src/ASF/sam0/drivers/extint/extint_sam_d_r_h/extint.o + .debug_macro 0x00000000 0xd60 src/ASF/sam0/drivers/extint/extint_sam_d_r_h/extint.o + .debug_macro 0x00000000 0x4cb src/ASF/sam0/drivers/extint/extint_sam_d_r_h/extint.o + .debug_macro 0x00000000 0x9f8 src/ASF/sam0/drivers/extint/extint_sam_d_r_h/extint.o + .debug_macro 0x00000000 0x82b src/ASF/sam0/drivers/extint/extint_sam_d_r_h/extint.o + .debug_macro 0x00000000 0x455 src/ASF/sam0/drivers/extint/extint_sam_d_r_h/extint.o + .debug_macro 0x00000000 0x5e src/ASF/sam0/drivers/extint/extint_sam_d_r_h/extint.o + .debug_macro 0x00000000 0x8fd src/ASF/sam0/drivers/extint/extint_sam_d_r_h/extint.o + .debug_macro 0x00000000 0x21c src/ASF/sam0/drivers/extint/extint_sam_d_r_h/extint.o + .debug_macro 0x00000000 0x95b src/ASF/sam0/drivers/extint/extint_sam_d_r_h/extint.o + .debug_macro 0x00000000 0x5e src/ASF/sam0/drivers/extint/extint_sam_d_r_h/extint.o + .debug_macro 0x00000000 0x667 src/ASF/sam0/drivers/extint/extint_sam_d_r_h/extint.o + .debug_macro 0x00000000 0x3af src/ASF/sam0/drivers/extint/extint_sam_d_r_h/extint.o + .debug_macro 0x00000000 0xc7a src/ASF/sam0/drivers/extint/extint_sam_d_r_h/extint.o + .debug_macro 0x00000000 0x1092 src/ASF/sam0/drivers/extint/extint_sam_d_r_h/extint.o + .debug_macro 0x00000000 0xc4a src/ASF/sam0/drivers/extint/extint_sam_d_r_h/extint.o + .debug_macro 0x00000000 0x6ba src/ASF/sam0/drivers/extint/extint_sam_d_r_h/extint.o + .debug_macro 0x00000000 0x1bbf src/ASF/sam0/drivers/extint/extint_sam_d_r_h/extint.o + .debug_macro 0x00000000 0x1440 src/ASF/sam0/drivers/extint/extint_sam_d_r_h/extint.o + .debug_macro 0x00000000 0x344 src/ASF/sam0/drivers/extint/extint_sam_d_r_h/extint.o + .debug_macro 0x00000000 0x7c src/ASF/sam0/drivers/extint/extint_sam_d_r_h/extint.o + .debug_macro 0x00000000 0xa0 src/ASF/sam0/drivers/extint/extint_sam_d_r_h/extint.o + .debug_macro 0x00000000 0x4c src/ASF/sam0/drivers/extint/extint_sam_d_r_h/extint.o + .debug_macro 0x00000000 0xca src/ASF/sam0/drivers/extint/extint_sam_d_r_h/extint.o + .debug_macro 0x00000000 0x94 src/ASF/sam0/drivers/extint/extint_sam_d_r_h/extint.o + .debug_macro 0x00000000 0x58 src/ASF/sam0/drivers/extint/extint_sam_d_r_h/extint.o + .debug_macro 0x00000000 0x37d src/ASF/sam0/drivers/extint/extint_sam_d_r_h/extint.o + .debug_macro 0x00000000 0x82 src/ASF/sam0/drivers/extint/extint_sam_d_r_h/extint.o + .debug_macro 0x00000000 0x18d src/ASF/sam0/drivers/extint/extint_sam_d_r_h/extint.o + .debug_macro 0x00000000 0xb8 src/ASF/sam0/drivers/extint/extint_sam_d_r_h/extint.o + .debug_macro 0x00000000 0xa0 src/ASF/sam0/drivers/extint/extint_sam_d_r_h/extint.o + .debug_macro 0x00000000 0xb8 src/ASF/sam0/drivers/extint/extint_sam_d_r_h/extint.o + .debug_macro 0x00000000 0x1c src/ASF/sam0/drivers/extint/extint_sam_d_r_h/extint.o + .debug_macro 0x00000000 0x1c src/ASF/sam0/drivers/extint/extint_sam_d_r_h/extint.o + .debug_macro 0x00000000 0x1c src/ASF/sam0/drivers/extint/extint_sam_d_r_h/extint.o + .debug_macro 0x00000000 0x82 src/ASF/sam0/drivers/extint/extint_sam_d_r_h/extint.o + .debug_macro 0x00000000 0x15a src/ASF/sam0/drivers/extint/extint_sam_d_r_h/extint.o + .debug_macro 0x00000000 0xdc src/ASF/sam0/drivers/extint/extint_sam_d_r_h/extint.o + .debug_macro 0x00000000 0x128 src/ASF/sam0/drivers/extint/extint_sam_d_r_h/extint.o + .debug_macro 0x00000000 0x128 src/ASF/sam0/drivers/extint/extint_sam_d_r_h/extint.o + .debug_macro 0x00000000 0x128 src/ASF/sam0/drivers/extint/extint_sam_d_r_h/extint.o + .debug_macro 0x00000000 0x128 src/ASF/sam0/drivers/extint/extint_sam_d_r_h/extint.o + .debug_macro 0x00000000 0x128 src/ASF/sam0/drivers/extint/extint_sam_d_r_h/extint.o + .debug_macro 0x00000000 0x128 src/ASF/sam0/drivers/extint/extint_sam_d_r_h/extint.o + .debug_macro 0x00000000 0x124 src/ASF/sam0/drivers/extint/extint_sam_d_r_h/extint.o + .debug_macro 0x00000000 0xe2 src/ASF/sam0/drivers/extint/extint_sam_d_r_h/extint.o + .debug_macro 0x00000000 0xe2 src/ASF/sam0/drivers/extint/extint_sam_d_r_h/extint.o + .debug_macro 0x00000000 0xe2 src/ASF/sam0/drivers/extint/extint_sam_d_r_h/extint.o + .debug_macro 0x00000000 0xe2 src/ASF/sam0/drivers/extint/extint_sam_d_r_h/extint.o + .debug_macro 0x00000000 0xe2 src/ASF/sam0/drivers/extint/extint_sam_d_r_h/extint.o + .debug_macro 0x00000000 0x130 src/ASF/sam0/drivers/extint/extint_sam_d_r_h/extint.o + .debug_macro 0x00000000 0x106 src/ASF/sam0/drivers/extint/extint_sam_d_r_h/extint.o + .debug_macro 0x00000000 0xfa src/ASF/sam0/drivers/extint/extint_sam_d_r_h/extint.o + .debug_macro 0x00000000 0x40f src/ASF/sam0/drivers/extint/extint_sam_d_r_h/extint.o + .debug_macro 0x00000000 0x40 src/ASF/sam0/drivers/extint/extint_sam_d_r_h/extint.o + .debug_macro 0x00000000 0x37d src/ASF/sam0/drivers/extint/extint_sam_d_r_h/extint.o + .debug_macro 0x00000000 0x1e52 src/ASF/sam0/drivers/extint/extint_sam_d_r_h/extint.o + .debug_macro 0x00000000 0x6d src/ASF/sam0/drivers/extint/extint_sam_d_r_h/extint.o + .debug_macro 0x00000000 0x58 src/ASF/sam0/drivers/extint/extint_sam_d_r_h/extint.o + .debug_macro 0x00000000 0x35 src/ASF/sam0/drivers/extint/extint_sam_d_r_h/extint.o + .debug_macro 0x00000000 0x9c src/ASF/sam0/drivers/extint/extint_sam_d_r_h/extint.o + .debug_macro 0x00000000 0x16 src/ASF/sam0/drivers/extint/extint_sam_d_r_h/extint.o + .debug_macro 0x00000000 0x35 src/ASF/sam0/drivers/extint/extint_sam_d_r_h/extint.o + .debug_macro 0x00000000 0x34d src/ASF/sam0/drivers/extint/extint_sam_d_r_h/extint.o + .debug_macro 0x00000000 0x10 src/ASF/sam0/drivers/extint/extint_sam_d_r_h/extint.o + .debug_macro 0x00000000 0x58 src/ASF/sam0/drivers/extint/extint_sam_d_r_h/extint.o + .debug_macro 0x00000000 0x1f src/ASF/sam0/drivers/extint/extint_sam_d_r_h/extint.o + .debug_macro 0x00000000 0x43 src/ASF/sam0/drivers/extint/extint_sam_d_r_h/extint.o + .debug_macro 0x00000000 0x20 src/ASF/sam0/drivers/extint/extint_sam_d_r_h/extint.o + .debug_macro 0x00000000 0x187 src/ASF/sam0/drivers/extint/extint_sam_d_r_h/extint.o + .debug_macro 0x00000000 0x10 src/ASF/sam0/drivers/extint/extint_sam_d_r_h/extint.o + .debug_macro 0x00000000 0x1c src/ASF/sam0/drivers/extint/extint_sam_d_r_h/extint.o + .debug_macro 0x00000000 0x52 src/ASF/sam0/drivers/extint/extint_sam_d_r_h/extint.o + .debug_macro 0x00000000 0x40 src/ASF/sam0/drivers/extint/extint_sam_d_r_h/extint.o + .debug_macro 0x00000000 0x10 src/ASF/sam0/drivers/extint/extint_sam_d_r_h/extint.o + .debug_macro 0x00000000 0x40 src/ASF/sam0/drivers/extint/extint_sam_d_r_h/extint.o + .debug_macro 0x00000000 0xd7 src/ASF/sam0/drivers/extint/extint_sam_d_r_h/extint.o + .debug_macro 0x00000000 0x16 src/ASF/sam0/drivers/extint/extint_sam_d_r_h/extint.o + .debug_macro 0x00000000 0x18b src/ASF/sam0/drivers/extint/extint_sam_d_r_h/extint.o + .debug_macro 0x00000000 0x16 src/ASF/sam0/drivers/extint/extint_sam_d_r_h/extint.o + .debug_macro 0x00000000 0x16 src/ASF/sam0/drivers/extint/extint_sam_d_r_h/extint.o + .debug_macro 0x00000000 0x29 src/ASF/sam0/drivers/extint/extint_sam_d_r_h/extint.o + .debug_macro 0x00000000 0x51 src/ASF/sam0/drivers/extint/extint_sam_d_r_h/extint.o + .debug_macro 0x00000000 0x3e src/ASF/sam0/drivers/extint/extint_sam_d_r_h/extint.o + .debug_macro 0x00000000 0x3df src/ASF/sam0/drivers/extint/extint_sam_d_r_h/extint.o + .debug_macro 0x00000000 0x11 src/ASF/sam0/drivers/extint/extint_sam_d_r_h/extint.o + .debug_macro 0x00000000 0x18 src/ASF/sam0/drivers/extint/extint_sam_d_r_h/extint.o + .debug_macro 0x00000000 0x16 src/ASF/sam0/drivers/extint/extint_sam_d_r_h/extint.o + .debug_macro 0x00000000 0x2e src/ASF/sam0/drivers/extint/extint_sam_d_r_h/extint.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/sercom.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/sercom.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/sercom.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/sercom.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/sercom.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/sercom.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/sercom.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/sercom.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/sercom.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/sercom.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/sercom.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/sercom.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/sercom.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/sercom.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/sercom.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/sercom.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/sercom.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/sercom.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/sercom.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/sercom.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/sercom.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/sercom.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/sercom.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/sercom.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/sercom.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/sercom.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/sercom.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/sercom.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/sercom.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/sercom.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/sercom.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/sercom.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/sercom.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/sercom.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/sercom.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/sercom.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/sercom.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/sercom.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/sercom.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/sercom.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/sercom.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/sercom.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/sercom.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/sercom.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/sercom.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/sercom.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/sercom.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/sercom.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/sercom.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/sercom.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/sercom.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/sercom.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/sercom.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/sercom.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/sercom.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/sercom.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/sercom.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/sercom.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/sercom.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/sercom.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/sercom.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/sercom.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/sercom.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/sercom.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/sercom.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/sercom.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/sercom.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/sercom.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/sercom.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/sercom.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/sercom.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/sercom.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/sercom.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/sercom.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/sercom.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/sercom.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/sercom.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/sercom.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/sercom.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/sercom.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/sercom.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/sercom.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/sercom.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/sercom.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/sercom.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/sercom.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/sercom.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/sercom.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/sercom.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/sercom.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/sercom.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/sercom.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/sercom.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/sercom.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/sercom.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/sercom.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/sercom.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/sercom.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/sercom.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/sercom.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/sercom.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/sercom.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/sercom.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/sercom.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/sercom.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/sercom.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/sercom.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/sercom.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/sercom.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/sercom.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/sercom.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/sercom.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/sercom.o + .text 0x00000000 0x0 src/ASF/sam0/drivers/sercom/sercom.o + .data 0x00000000 0x0 src/ASF/sam0/drivers/sercom/sercom.o + .bss 0x00000000 0x0 src/ASF/sam0/drivers/sercom/sercom.o + .bss.cpu_irq_critical_section_counter + 0x00000000 0x4 src/ASF/sam0/drivers/sercom/sercom.o + .bss.cpu_irq_prev_interrupt_state + 0x00000000 0x1 src/ASF/sam0/drivers/sercom/sercom.o + .debug_macro 0x00000000 0x8ce src/ASF/sam0/drivers/sercom/sercom.o + .debug_macro 0x00000000 0x16d src/ASF/sam0/drivers/sercom/sercom.o + .debug_macro 0x00000000 0x708 src/ASF/sam0/drivers/sercom/sercom.o + .debug_macro 0x00000000 0x22 src/ASF/sam0/drivers/sercom/sercom.o + .debug_macro 0x00000000 0x87 src/ASF/sam0/drivers/sercom/sercom.o + .debug_macro 0x00000000 0x51 src/ASF/sam0/drivers/sercom/sercom.o + .debug_macro 0x00000000 0xef src/ASF/sam0/drivers/sercom/sercom.o + .debug_macro 0x00000000 0x6a src/ASF/sam0/drivers/sercom/sercom.o + .debug_macro 0x00000000 0x1df src/ASF/sam0/drivers/sercom/sercom.o + .debug_macro 0x00000000 0x10 src/ASF/sam0/drivers/sercom/sercom.o + .debug_macro 0x00000000 0x76 src/ASF/sam0/drivers/sercom/sercom.o + .debug_macro 0x00000000 0x16 src/ASF/sam0/drivers/sercom/sercom.o + .debug_macro 0x00000000 0x6db src/ASF/sam0/drivers/sercom/sercom.o + .debug_macro 0x00000000 0xdd8 src/ASF/sam0/drivers/sercom/sercom.o + .debug_macro 0x00000000 0x22 src/ASF/sam0/drivers/sercom/sercom.o + .debug_macro 0x00000000 0x40 src/ASF/sam0/drivers/sercom/sercom.o + .debug_macro 0x00000000 0x1c src/ASF/sam0/drivers/sercom/sercom.o + .debug_macro 0x00000000 0x22 src/ASF/sam0/drivers/sercom/sercom.o + .debug_macro 0x00000000 0xb5 src/ASF/sam0/drivers/sercom/sercom.o + .debug_macro 0x00000000 0x3ad src/ASF/sam0/drivers/sercom/sercom.o + .debug_macro 0x00000000 0x681 src/ASF/sam0/drivers/sercom/sercom.o + .debug_macro 0x00000000 0x8b5 src/ASF/sam0/drivers/sercom/sercom.o + .debug_macro 0x00000000 0x230 src/ASF/sam0/drivers/sercom/sercom.o + .debug_macro 0x00000000 0xd60 src/ASF/sam0/drivers/sercom/sercom.o + .debug_macro 0x00000000 0x4cb src/ASF/sam0/drivers/sercom/sercom.o + .debug_macro 0x00000000 0x9f8 src/ASF/sam0/drivers/sercom/sercom.o + .debug_macro 0x00000000 0x82b src/ASF/sam0/drivers/sercom/sercom.o + .debug_macro 0x00000000 0x455 src/ASF/sam0/drivers/sercom/sercom.o + .debug_macro 0x00000000 0x5e src/ASF/sam0/drivers/sercom/sercom.o + .debug_macro 0x00000000 0x8fd src/ASF/sam0/drivers/sercom/sercom.o + .debug_macro 0x00000000 0x21c src/ASF/sam0/drivers/sercom/sercom.o + .debug_macro 0x00000000 0x95b src/ASF/sam0/drivers/sercom/sercom.o + .debug_macro 0x00000000 0x5e src/ASF/sam0/drivers/sercom/sercom.o + .debug_macro 0x00000000 0x667 src/ASF/sam0/drivers/sercom/sercom.o + .debug_macro 0x00000000 0x3af src/ASF/sam0/drivers/sercom/sercom.o + .debug_macro 0x00000000 0xc7a src/ASF/sam0/drivers/sercom/sercom.o + .debug_macro 0x00000000 0x1092 src/ASF/sam0/drivers/sercom/sercom.o + .debug_macro 0x00000000 0xc4a src/ASF/sam0/drivers/sercom/sercom.o + .debug_macro 0x00000000 0x6ba src/ASF/sam0/drivers/sercom/sercom.o + .debug_macro 0x00000000 0x1bbf src/ASF/sam0/drivers/sercom/sercom.o + .debug_macro 0x00000000 0x1440 src/ASF/sam0/drivers/sercom/sercom.o + .debug_macro 0x00000000 0x344 src/ASF/sam0/drivers/sercom/sercom.o + .debug_macro 0x00000000 0x7c src/ASF/sam0/drivers/sercom/sercom.o + .debug_macro 0x00000000 0xa0 src/ASF/sam0/drivers/sercom/sercom.o + .debug_macro 0x00000000 0x4c src/ASF/sam0/drivers/sercom/sercom.o + .debug_macro 0x00000000 0xca src/ASF/sam0/drivers/sercom/sercom.o + .debug_macro 0x00000000 0x94 src/ASF/sam0/drivers/sercom/sercom.o + .debug_macro 0x00000000 0x58 src/ASF/sam0/drivers/sercom/sercom.o + .debug_macro 0x00000000 0x37d src/ASF/sam0/drivers/sercom/sercom.o + .debug_macro 0x00000000 0x82 src/ASF/sam0/drivers/sercom/sercom.o + .debug_macro 0x00000000 0x18d src/ASF/sam0/drivers/sercom/sercom.o + .debug_macro 0x00000000 0xb8 src/ASF/sam0/drivers/sercom/sercom.o + .debug_macro 0x00000000 0xa0 src/ASF/sam0/drivers/sercom/sercom.o + .debug_macro 0x00000000 0xb8 src/ASF/sam0/drivers/sercom/sercom.o + .debug_macro 0x00000000 0x1c src/ASF/sam0/drivers/sercom/sercom.o + .debug_macro 0x00000000 0x1c src/ASF/sam0/drivers/sercom/sercom.o + .debug_macro 0x00000000 0x1c src/ASF/sam0/drivers/sercom/sercom.o + .debug_macro 0x00000000 0x82 src/ASF/sam0/drivers/sercom/sercom.o + .debug_macro 0x00000000 0x15a src/ASF/sam0/drivers/sercom/sercom.o + .debug_macro 0x00000000 0xdc src/ASF/sam0/drivers/sercom/sercom.o + .debug_macro 0x00000000 0x128 src/ASF/sam0/drivers/sercom/sercom.o + .debug_macro 0x00000000 0x128 src/ASF/sam0/drivers/sercom/sercom.o + .debug_macro 0x00000000 0x128 src/ASF/sam0/drivers/sercom/sercom.o + .debug_macro 0x00000000 0x128 src/ASF/sam0/drivers/sercom/sercom.o + .debug_macro 0x00000000 0x128 src/ASF/sam0/drivers/sercom/sercom.o + .debug_macro 0x00000000 0x128 src/ASF/sam0/drivers/sercom/sercom.o + .debug_macro 0x00000000 0x124 src/ASF/sam0/drivers/sercom/sercom.o + .debug_macro 0x00000000 0xe2 src/ASF/sam0/drivers/sercom/sercom.o + .debug_macro 0x00000000 0xe2 src/ASF/sam0/drivers/sercom/sercom.o + .debug_macro 0x00000000 0xe2 src/ASF/sam0/drivers/sercom/sercom.o + .debug_macro 0x00000000 0xe2 src/ASF/sam0/drivers/sercom/sercom.o + .debug_macro 0x00000000 0xe2 src/ASF/sam0/drivers/sercom/sercom.o + .debug_macro 0x00000000 0x130 src/ASF/sam0/drivers/sercom/sercom.o + .debug_macro 0x00000000 0x106 src/ASF/sam0/drivers/sercom/sercom.o + .debug_macro 0x00000000 0xfa src/ASF/sam0/drivers/sercom/sercom.o + .debug_macro 0x00000000 0x40f src/ASF/sam0/drivers/sercom/sercom.o + .debug_macro 0x00000000 0x40 src/ASF/sam0/drivers/sercom/sercom.o + .debug_macro 0x00000000 0x37d src/ASF/sam0/drivers/sercom/sercom.o + .debug_macro 0x00000000 0x1e52 src/ASF/sam0/drivers/sercom/sercom.o + .debug_macro 0x00000000 0x6d src/ASF/sam0/drivers/sercom/sercom.o + .debug_macro 0x00000000 0x58 src/ASF/sam0/drivers/sercom/sercom.o + .debug_macro 0x00000000 0x35 src/ASF/sam0/drivers/sercom/sercom.o + .debug_macro 0x00000000 0x9c src/ASF/sam0/drivers/sercom/sercom.o + .debug_macro 0x00000000 0x16 src/ASF/sam0/drivers/sercom/sercom.o + .debug_macro 0x00000000 0x35 src/ASF/sam0/drivers/sercom/sercom.o + .debug_macro 0x00000000 0x34d src/ASF/sam0/drivers/sercom/sercom.o + .debug_macro 0x00000000 0x10 src/ASF/sam0/drivers/sercom/sercom.o + .debug_macro 0x00000000 0x58 src/ASF/sam0/drivers/sercom/sercom.o + .debug_macro 0x00000000 0x1f src/ASF/sam0/drivers/sercom/sercom.o + .debug_macro 0x00000000 0x43 src/ASF/sam0/drivers/sercom/sercom.o + .debug_macro 0x00000000 0x20 src/ASF/sam0/drivers/sercom/sercom.o + .debug_macro 0x00000000 0x187 src/ASF/sam0/drivers/sercom/sercom.o + .debug_macro 0x00000000 0x10 src/ASF/sam0/drivers/sercom/sercom.o + .debug_macro 0x00000000 0x1c src/ASF/sam0/drivers/sercom/sercom.o + .debug_macro 0x00000000 0x52 src/ASF/sam0/drivers/sercom/sercom.o + .debug_macro 0x00000000 0x40 src/ASF/sam0/drivers/sercom/sercom.o + .debug_macro 0x00000000 0x10 src/ASF/sam0/drivers/sercom/sercom.o + .debug_macro 0x00000000 0x40 src/ASF/sam0/drivers/sercom/sercom.o + .debug_macro 0x00000000 0xd7 src/ASF/sam0/drivers/sercom/sercom.o + .debug_macro 0x00000000 0x16 src/ASF/sam0/drivers/sercom/sercom.o + .debug_macro 0x00000000 0x18b src/ASF/sam0/drivers/sercom/sercom.o + .debug_macro 0x00000000 0x16 src/ASF/sam0/drivers/sercom/sercom.o + .debug_macro 0x00000000 0x16 src/ASF/sam0/drivers/sercom/sercom.o + .debug_macro 0x00000000 0x29 src/ASF/sam0/drivers/sercom/sercom.o + .debug_macro 0x00000000 0x51 src/ASF/sam0/drivers/sercom/sercom.o + .debug_macro 0x00000000 0x3e src/ASF/sam0/drivers/sercom/sercom.o + .debug_macro 0x00000000 0x3df src/ASF/sam0/drivers/sercom/sercom.o + .debug_macro 0x00000000 0x11 src/ASF/sam0/drivers/sercom/sercom.o + .debug_macro 0x00000000 0x18 src/ASF/sam0/drivers/sercom/sercom.o + .debug_macro 0x00000000 0x16 src/ASF/sam0/drivers/sercom/sercom.o + .debug_macro 0x00000000 0x2e src/ASF/sam0/drivers/sercom/sercom.o + .group 0x00000000 0x8 src/devices/motor.o + .group 0x00000000 0x8 src/devices/motor.o + .group 0x00000000 0x8 src/devices/motor.o + .group 0x00000000 0x8 src/devices/motor.o + .group 0x00000000 0x8 src/devices/motor.o + .group 0x00000000 0x8 src/devices/motor.o + .group 0x00000000 0x8 src/devices/motor.o + .group 0x00000000 0x8 src/devices/motor.o + .group 0x00000000 0x8 src/devices/motor.o + .group 0x00000000 0x8 src/devices/motor.o + .group 0x00000000 0x8 src/devices/motor.o + .group 0x00000000 0x8 src/devices/motor.o + .group 0x00000000 0x8 src/devices/motor.o + .group 0x00000000 0x8 src/devices/motor.o + .group 0x00000000 0x8 src/devices/motor.o + .group 0x00000000 0x8 src/devices/motor.o + .group 0x00000000 0x8 src/devices/motor.o + .group 0x00000000 0x8 src/devices/motor.o + .group 0x00000000 0x8 src/devices/motor.o + .group 0x00000000 0x8 src/devices/motor.o + .group 0x00000000 0x8 src/devices/motor.o + .group 0x00000000 0x8 src/devices/motor.o + .group 0x00000000 0x8 src/devices/motor.o + .group 0x00000000 0x8 src/devices/motor.o + .group 0x00000000 0x8 src/devices/motor.o + .group 0x00000000 0x8 src/devices/motor.o + .group 0x00000000 0x8 src/devices/motor.o + .group 0x00000000 0x8 src/devices/motor.o + .group 0x00000000 0x8 src/devices/motor.o + .group 0x00000000 0x8 src/devices/motor.o + .group 0x00000000 0x8 src/devices/motor.o + .group 0x00000000 0x8 src/devices/motor.o + .group 0x00000000 0x8 src/devices/motor.o + .group 0x00000000 0x8 src/devices/motor.o + .group 0x00000000 0x8 src/devices/motor.o + .group 0x00000000 0x8 src/devices/motor.o + .group 0x00000000 0x8 src/devices/motor.o + .group 0x00000000 0x8 src/devices/motor.o + .group 0x00000000 0x8 src/devices/motor.o + .group 0x00000000 0x8 src/devices/motor.o + .group 0x00000000 0x8 src/devices/motor.o + .group 0x00000000 0x8 src/devices/motor.o + .group 0x00000000 0x8 src/devices/motor.o + .group 0x00000000 0x8 src/devices/motor.o + .group 0x00000000 0x8 src/devices/motor.o + .group 0x00000000 0x8 src/devices/motor.o + .group 0x00000000 0x8 src/devices/motor.o + .group 0x00000000 0x8 src/devices/motor.o + .group 0x00000000 0x8 src/devices/motor.o + .group 0x00000000 0x8 src/devices/motor.o + .group 0x00000000 0x8 src/devices/motor.o + .group 0x00000000 0x8 src/devices/motor.o + .group 0x00000000 0x8 src/devices/motor.o + .group 0x00000000 0x8 src/devices/motor.o + .group 0x00000000 0x8 src/devices/motor.o + .group 0x00000000 0x8 src/devices/motor.o + .group 0x00000000 0x8 src/devices/motor.o + .group 0x00000000 0x8 src/devices/motor.o + .group 0x00000000 0x8 src/devices/motor.o + .group 0x00000000 0x8 src/devices/motor.o + .group 0x00000000 0x8 src/devices/motor.o + .group 0x00000000 0x8 src/devices/motor.o + .group 0x00000000 0x8 src/devices/motor.o + .group 0x00000000 0x8 src/devices/motor.o + .group 0x00000000 0x8 src/devices/motor.o + .group 0x00000000 0x8 src/devices/motor.o + .group 0x00000000 0x8 src/devices/motor.o + .group 0x00000000 0x8 src/devices/motor.o + .group 0x00000000 0x8 src/devices/motor.o + .group 0x00000000 0x8 src/devices/motor.o + .group 0x00000000 0x8 src/devices/motor.o + .group 0x00000000 0x8 src/devices/motor.o + .group 0x00000000 0x8 src/devices/motor.o + .group 0x00000000 0x8 src/devices/motor.o + .group 0x00000000 0x8 src/devices/motor.o + .group 0x00000000 0x8 src/devices/motor.o + .group 0x00000000 0x8 src/devices/motor.o + .group 0x00000000 0x8 src/devices/motor.o + .group 0x00000000 0x8 src/devices/motor.o + .group 0x00000000 0x8 src/devices/motor.o + .group 0x00000000 0x8 src/devices/motor.o + .group 0x00000000 0x8 src/devices/motor.o + .group 0x00000000 0x8 src/devices/motor.o + .group 0x00000000 0x8 src/devices/motor.o + .group 0x00000000 0x8 src/devices/motor.o + .group 0x00000000 0x8 src/devices/motor.o + .group 0x00000000 0x8 src/devices/motor.o + .group 0x00000000 0x8 src/devices/motor.o + .group 0x00000000 0x8 src/devices/motor.o + .group 0x00000000 0x8 src/devices/motor.o + .group 0x00000000 0x8 src/devices/motor.o + .group 0x00000000 0x8 src/devices/motor.o + .group 0x00000000 0x8 src/devices/motor.o + .group 0x00000000 0x8 src/devices/motor.o + .group 0x00000000 0x8 src/devices/motor.o + .group 0x00000000 0x8 src/devices/motor.o + .group 0x00000000 0x8 src/devices/motor.o + .group 0x00000000 0x8 src/devices/motor.o + .group 0x00000000 0x8 src/devices/motor.o + .group 0x00000000 0x8 src/devices/motor.o + .group 0x00000000 0x8 src/devices/motor.o + .group 0x00000000 0x8 src/devices/motor.o + .group 0x00000000 0x8 src/devices/motor.o + .group 0x00000000 0x8 src/devices/motor.o + .group 0x00000000 0x8 src/devices/motor.o + .group 0x00000000 0x8 src/devices/motor.o + .group 0x00000000 0x8 src/devices/motor.o + .group 0x00000000 0x8 src/devices/motor.o + .group 0x00000000 0x8 src/devices/motor.o + .group 0x00000000 0x8 src/devices/motor.o + .group 0x00000000 0x8 src/devices/motor.o + .group 0x00000000 0x8 src/devices/motor.o + .group 0x00000000 0x8 src/devices/motor.o + .group 0x00000000 0x8 src/devices/motor.o + .group 0x00000000 0x8 src/devices/motor.o + .group 0x00000000 0x8 src/devices/motor.o + .group 0x00000000 0x8 src/devices/motor.o + .group 0x00000000 0x8 src/devices/motor.o + .group 0x00000000 0x8 src/devices/motor.o + .group 0x00000000 0x8 src/devices/motor.o + .group 0x00000000 0x8 src/devices/motor.o + .group 0x00000000 0x8 src/devices/motor.o + .group 0x00000000 0x8 src/devices/motor.o + .group 0x00000000 0x8 src/devices/motor.o + .text 0x00000000 0x0 src/devices/motor.o + .data 0x00000000 0x0 src/devices/motor.o + .bss 0x00000000 0x0 src/devices/motor.o + .bss.cpu_irq_critical_section_counter + 0x00000000 0x4 src/devices/motor.o + .bss.cpu_irq_prev_interrupt_state + 0x00000000 0x1 src/devices/motor.o + .debug_macro 0x00000000 0x8ce src/devices/motor.o + .debug_macro 0x00000000 0x16d src/devices/motor.o + .debug_macro 0x00000000 0x708 src/devices/motor.o + .debug_macro 0x00000000 0x22 src/devices/motor.o + .debug_macro 0x00000000 0x87 src/devices/motor.o + .debug_macro 0x00000000 0x51 src/devices/motor.o + .debug_macro 0x00000000 0xef src/devices/motor.o + .debug_macro 0x00000000 0x6a src/devices/motor.o + .debug_macro 0x00000000 0x1df src/devices/motor.o + .debug_macro 0x00000000 0x10 src/devices/motor.o + .debug_macro 0x00000000 0x76 src/devices/motor.o + .debug_macro 0x00000000 0x16 src/devices/motor.o + .debug_macro 0x00000000 0x6db src/devices/motor.o + .debug_macro 0x00000000 0xdd8 src/devices/motor.o + .debug_macro 0x00000000 0x22 src/devices/motor.o + .debug_macro 0x00000000 0x40 src/devices/motor.o + .debug_macro 0x00000000 0x1c src/devices/motor.o + .debug_macro 0x00000000 0x22 src/devices/motor.o + .debug_macro 0x00000000 0xb5 src/devices/motor.o + .debug_macro 0x00000000 0x3ad src/devices/motor.o + .debug_macro 0x00000000 0x681 src/devices/motor.o + .debug_macro 0x00000000 0x8b5 src/devices/motor.o + .debug_macro 0x00000000 0x230 src/devices/motor.o + .debug_macro 0x00000000 0xd60 src/devices/motor.o + .debug_macro 0x00000000 0x4cb src/devices/motor.o + .debug_macro 0x00000000 0x9f8 src/devices/motor.o + .debug_macro 0x00000000 0x82b src/devices/motor.o + .debug_macro 0x00000000 0x455 src/devices/motor.o + .debug_macro 0x00000000 0x5e src/devices/motor.o + .debug_macro 0x00000000 0x8fd src/devices/motor.o + .debug_macro 0x00000000 0x21c src/devices/motor.o + .debug_macro 0x00000000 0x95b src/devices/motor.o + .debug_macro 0x00000000 0x5e src/devices/motor.o + .debug_macro 0x00000000 0x667 src/devices/motor.o + .debug_macro 0x00000000 0x3af src/devices/motor.o + .debug_macro 0x00000000 0xc7a src/devices/motor.o + .debug_macro 0x00000000 0x1092 src/devices/motor.o + .debug_macro 0x00000000 0xc4a src/devices/motor.o + .debug_macro 0x00000000 0x6ba src/devices/motor.o + .debug_macro 0x00000000 0x1bbf src/devices/motor.o + .debug_macro 0x00000000 0x1440 src/devices/motor.o + .debug_macro 0x00000000 0x344 src/devices/motor.o + .debug_macro 0x00000000 0x7c src/devices/motor.o + .debug_macro 0x00000000 0xa0 src/devices/motor.o + .debug_macro 0x00000000 0x4c src/devices/motor.o + .debug_macro 0x00000000 0xca src/devices/motor.o + .debug_macro 0x00000000 0x94 src/devices/motor.o + .debug_macro 0x00000000 0x58 src/devices/motor.o + .debug_macro 0x00000000 0x37d src/devices/motor.o + .debug_macro 0x00000000 0x82 src/devices/motor.o + .debug_macro 0x00000000 0x18d src/devices/motor.o + .debug_macro 0x00000000 0xb8 src/devices/motor.o + .debug_macro 0x00000000 0xa0 src/devices/motor.o + .debug_macro 0x00000000 0xb8 src/devices/motor.o + .debug_macro 0x00000000 0x1c src/devices/motor.o + .debug_macro 0x00000000 0x1c src/devices/motor.o + .debug_macro 0x00000000 0x1c src/devices/motor.o + .debug_macro 0x00000000 0x82 src/devices/motor.o + .debug_macro 0x00000000 0x15a src/devices/motor.o + .debug_macro 0x00000000 0xdc src/devices/motor.o + .debug_macro 0x00000000 0x128 src/devices/motor.o + .debug_macro 0x00000000 0x128 src/devices/motor.o + .debug_macro 0x00000000 0x128 src/devices/motor.o + .debug_macro 0x00000000 0x128 src/devices/motor.o + .debug_macro 0x00000000 0x128 src/devices/motor.o + .debug_macro 0x00000000 0x128 src/devices/motor.o + .debug_macro 0x00000000 0x124 src/devices/motor.o + .debug_macro 0x00000000 0xe2 src/devices/motor.o + .debug_macro 0x00000000 0xe2 src/devices/motor.o + .debug_macro 0x00000000 0xe2 src/devices/motor.o + .debug_macro 0x00000000 0xe2 src/devices/motor.o + .debug_macro 0x00000000 0xe2 src/devices/motor.o + .debug_macro 0x00000000 0x130 src/devices/motor.o + .debug_macro 0x00000000 0x106 src/devices/motor.o + .debug_macro 0x00000000 0xfa src/devices/motor.o + .debug_macro 0x00000000 0x40f src/devices/motor.o + .debug_macro 0x00000000 0x40 src/devices/motor.o + .debug_macro 0x00000000 0x37d src/devices/motor.o + .debug_macro 0x00000000 0x1e52 src/devices/motor.o + .debug_macro 0x00000000 0x6d src/devices/motor.o + .debug_macro 0x00000000 0x58 src/devices/motor.o + .debug_macro 0x00000000 0x35 src/devices/motor.o + .debug_macro 0x00000000 0x9c src/devices/motor.o + .debug_macro 0x00000000 0x16 src/devices/motor.o + .debug_macro 0x00000000 0x35 src/devices/motor.o + .debug_macro 0x00000000 0x34d src/devices/motor.o + .debug_macro 0x00000000 0x10 src/devices/motor.o + .debug_macro 0x00000000 0x58 src/devices/motor.o + .debug_macro 0x00000000 0x1f src/devices/motor.o + .debug_macro 0x00000000 0x43 src/devices/motor.o + .debug_macro 0x00000000 0x20 src/devices/motor.o + .debug_macro 0x00000000 0x187 src/devices/motor.o + .debug_macro 0x00000000 0x10 src/devices/motor.o + .debug_macro 0x00000000 0x1c src/devices/motor.o + .debug_macro 0x00000000 0x52 src/devices/motor.o + .debug_macro 0x00000000 0x40 src/devices/motor.o + .debug_macro 0x00000000 0x10 src/devices/motor.o + .debug_macro 0x00000000 0x40 src/devices/motor.o + .debug_macro 0x00000000 0xd7 src/devices/motor.o + .debug_macro 0x00000000 0x16 src/devices/motor.o + .debug_macro 0x00000000 0x18b src/devices/motor.o + .debug_macro 0x00000000 0x16 src/devices/motor.o + .debug_macro 0x00000000 0x16 src/devices/motor.o + .debug_macro 0x00000000 0x29 src/devices/motor.o + .debug_macro 0x00000000 0x51 src/devices/motor.o + .debug_macro 0x00000000 0x3e src/devices/motor.o + .debug_macro 0x00000000 0x3df src/devices/motor.o + .debug_macro 0x00000000 0x11 src/devices/motor.o + .debug_macro 0x00000000 0x18 src/devices/motor.o + .debug_macro 0x00000000 0x16 src/devices/motor.o + .debug_macro 0x00000000 0x2e src/devices/motor.o + .debug_macro 0x00000000 0x19 src/devices/motor.o + .debug_macro 0x00000000 0x1f src/devices/motor.o + .debug_macro 0x00000000 0xb2 src/devices/motor.o + .debug_macro 0x00000000 0x10 src/devices/motor.o + .group 0x00000000 0x8 src/drivers/p_adc.o + .group 0x00000000 0x8 src/drivers/p_adc.o + .group 0x00000000 0x8 src/drivers/p_adc.o + .group 0x00000000 0x8 src/drivers/p_adc.o + .group 0x00000000 0x8 src/drivers/p_adc.o + .group 0x00000000 0x8 src/drivers/p_adc.o + .group 0x00000000 0x8 src/drivers/p_adc.o + .group 0x00000000 0x8 src/drivers/p_adc.o + .group 0x00000000 0x8 src/drivers/p_adc.o + .group 0x00000000 0x8 src/drivers/p_adc.o + .group 0x00000000 0x8 src/drivers/p_adc.o + .group 0x00000000 0x8 src/drivers/p_adc.o + .group 0x00000000 0x8 src/drivers/p_adc.o + .group 0x00000000 0x8 src/drivers/p_adc.o + .group 0x00000000 0x8 src/drivers/p_adc.o + .group 0x00000000 0x8 src/drivers/p_adc.o + .group 0x00000000 0x8 src/drivers/p_adc.o + .group 0x00000000 0x8 src/drivers/p_adc.o + .group 0x00000000 0x8 src/drivers/p_adc.o + .group 0x00000000 0x8 src/drivers/p_adc.o + .group 0x00000000 0x8 src/drivers/p_adc.o + .group 0x00000000 0x8 src/drivers/p_adc.o + .group 0x00000000 0x8 src/drivers/p_adc.o + .group 0x00000000 0x8 src/drivers/p_adc.o + .group 0x00000000 0x8 src/drivers/p_adc.o + .group 0x00000000 0x8 src/drivers/p_adc.o + .group 0x00000000 0x8 src/drivers/p_adc.o + .group 0x00000000 0x8 src/drivers/p_adc.o + .group 0x00000000 0x8 src/drivers/p_adc.o + .group 0x00000000 0x8 src/drivers/p_adc.o + .group 0x00000000 0x8 src/drivers/p_adc.o + .group 0x00000000 0x8 src/drivers/p_adc.o + .group 0x00000000 0x8 src/drivers/p_adc.o + .group 0x00000000 0x8 src/drivers/p_adc.o + .group 0x00000000 0x8 src/drivers/p_adc.o + .group 0x00000000 0x8 src/drivers/p_adc.o + .group 0x00000000 0x8 src/drivers/p_adc.o + .group 0x00000000 0x8 src/drivers/p_adc.o + .group 0x00000000 0x8 src/drivers/p_adc.o + .group 0x00000000 0x8 src/drivers/p_adc.o + .group 0x00000000 0x8 src/drivers/p_adc.o + .group 0x00000000 0x8 src/drivers/p_adc.o + .group 0x00000000 0x8 src/drivers/p_adc.o + .group 0x00000000 0x8 src/drivers/p_adc.o + .group 0x00000000 0x8 src/drivers/p_adc.o + .group 0x00000000 0x8 src/drivers/p_adc.o + .group 0x00000000 0x8 src/drivers/p_adc.o + .group 0x00000000 0x8 src/drivers/p_adc.o + .group 0x00000000 0x8 src/drivers/p_adc.o + .group 0x00000000 0x8 src/drivers/p_adc.o + .group 0x00000000 0x8 src/drivers/p_adc.o + .group 0x00000000 0x8 src/drivers/p_adc.o + .group 0x00000000 0x8 src/drivers/p_adc.o + .group 0x00000000 0x8 src/drivers/p_adc.o + .group 0x00000000 0x8 src/drivers/p_adc.o + .group 0x00000000 0x8 src/drivers/p_adc.o + .group 0x00000000 0x8 src/drivers/p_adc.o + .group 0x00000000 0x8 src/drivers/p_adc.o + .group 0x00000000 0x8 src/drivers/p_adc.o + .group 0x00000000 0x8 src/drivers/p_adc.o + .group 0x00000000 0x8 src/drivers/p_adc.o + .group 0x00000000 0x8 src/drivers/p_adc.o + .group 0x00000000 0x8 src/drivers/p_adc.o + .group 0x00000000 0x8 src/drivers/p_adc.o + .group 0x00000000 0x8 src/drivers/p_adc.o + .group 0x00000000 0x8 src/drivers/p_adc.o + .group 0x00000000 0x8 src/drivers/p_adc.o + .group 0x00000000 0x8 src/drivers/p_adc.o + .group 0x00000000 0x8 src/drivers/p_adc.o + .group 0x00000000 0x8 src/drivers/p_adc.o + .group 0x00000000 0x8 src/drivers/p_adc.o + .group 0x00000000 0x8 src/drivers/p_adc.o + .group 0x00000000 0x8 src/drivers/p_adc.o + .group 0x00000000 0x8 src/drivers/p_adc.o + .group 0x00000000 0x8 src/drivers/p_adc.o + .group 0x00000000 0x8 src/drivers/p_adc.o + .group 0x00000000 0x8 src/drivers/p_adc.o + .group 0x00000000 0x8 src/drivers/p_adc.o + .group 0x00000000 0x8 src/drivers/p_adc.o + .group 0x00000000 0x8 src/drivers/p_adc.o + .group 0x00000000 0x8 src/drivers/p_adc.o + .group 0x00000000 0x8 src/drivers/p_adc.o + .group 0x00000000 0x8 src/drivers/p_adc.o + .group 0x00000000 0x8 src/drivers/p_adc.o + .group 0x00000000 0x8 src/drivers/p_adc.o + .group 0x00000000 0x8 src/drivers/p_adc.o + .group 0x00000000 0x8 src/drivers/p_adc.o + .group 0x00000000 0x8 src/drivers/p_adc.o + .group 0x00000000 0x8 src/drivers/p_adc.o + .group 0x00000000 0x8 src/drivers/p_adc.o + .group 0x00000000 0x8 src/drivers/p_adc.o + .group 0x00000000 0x8 src/drivers/p_adc.o + .group 0x00000000 0x8 src/drivers/p_adc.o + .group 0x00000000 0x8 src/drivers/p_adc.o + .group 0x00000000 0x8 src/drivers/p_adc.o + .group 0x00000000 0x8 src/drivers/p_adc.o + .group 0x00000000 0x8 src/drivers/p_adc.o + .group 0x00000000 0x8 src/drivers/p_adc.o + .group 0x00000000 0x8 src/drivers/p_adc.o + .group 0x00000000 0x8 src/drivers/p_adc.o + .group 0x00000000 0x8 src/drivers/p_adc.o + .group 0x00000000 0x8 src/drivers/p_adc.o + .group 0x00000000 0x8 src/drivers/p_adc.o + .group 0x00000000 0x8 src/drivers/p_adc.o + .group 0x00000000 0x8 src/drivers/p_adc.o + .group 0x00000000 0x8 src/drivers/p_adc.o + .group 0x00000000 0x8 src/drivers/p_adc.o + .group 0x00000000 0x8 src/drivers/p_adc.o + .group 0x00000000 0x8 src/drivers/p_adc.o + .group 0x00000000 0x8 src/drivers/p_adc.o + .group 0x00000000 0x8 src/drivers/p_adc.o + .group 0x00000000 0x8 src/drivers/p_adc.o + .group 0x00000000 0x8 src/drivers/p_adc.o + .group 0x00000000 0x8 src/drivers/p_adc.o + .group 0x00000000 0x8 src/drivers/p_adc.o + .group 0x00000000 0x8 src/drivers/p_adc.o + .group 0x00000000 0x8 src/drivers/p_adc.o + .group 0x00000000 0x8 src/drivers/p_adc.o + .group 0x00000000 0x8 src/drivers/p_adc.o + .group 0x00000000 0x8 src/drivers/p_adc.o + .group 0x00000000 0x8 src/drivers/p_adc.o + .group 0x00000000 0x8 src/drivers/p_adc.o + .group 0x00000000 0x8 src/drivers/p_adc.o + .text 0x00000000 0x0 src/drivers/p_adc.o + .data 0x00000000 0x0 src/drivers/p_adc.o + .bss 0x00000000 0x0 src/drivers/p_adc.o + .bss.cpu_irq_critical_section_counter + 0x00000000 0x4 src/drivers/p_adc.o + .bss.cpu_irq_prev_interrupt_state + 0x00000000 0x1 src/drivers/p_adc.o + .debug_macro 0x00000000 0x8ce src/drivers/p_adc.o + .debug_macro 0x00000000 0x16d src/drivers/p_adc.o + .debug_macro 0x00000000 0x708 src/drivers/p_adc.o + .debug_macro 0x00000000 0x22 src/drivers/p_adc.o + .debug_macro 0x00000000 0x87 src/drivers/p_adc.o + .debug_macro 0x00000000 0x51 src/drivers/p_adc.o + .debug_macro 0x00000000 0xef src/drivers/p_adc.o + .debug_macro 0x00000000 0x6a src/drivers/p_adc.o + .debug_macro 0x00000000 0x1df src/drivers/p_adc.o + .debug_macro 0x00000000 0x10 src/drivers/p_adc.o + .debug_macro 0x00000000 0x76 src/drivers/p_adc.o + .debug_macro 0x00000000 0x16 src/drivers/p_adc.o + .debug_macro 0x00000000 0x6db src/drivers/p_adc.o + .debug_macro 0x00000000 0xdd8 src/drivers/p_adc.o + .debug_macro 0x00000000 0x22 src/drivers/p_adc.o + .debug_macro 0x00000000 0x40 src/drivers/p_adc.o + .debug_macro 0x00000000 0x1c src/drivers/p_adc.o + .debug_macro 0x00000000 0x22 src/drivers/p_adc.o + .debug_macro 0x00000000 0xb5 src/drivers/p_adc.o + .debug_macro 0x00000000 0x3ad src/drivers/p_adc.o + .debug_macro 0x00000000 0x681 src/drivers/p_adc.o + .debug_macro 0x00000000 0x8b5 src/drivers/p_adc.o + .debug_macro 0x00000000 0x230 src/drivers/p_adc.o + .debug_macro 0x00000000 0xd60 src/drivers/p_adc.o + .debug_macro 0x00000000 0x4cb src/drivers/p_adc.o + .debug_macro 0x00000000 0x9f8 src/drivers/p_adc.o + .debug_macro 0x00000000 0x82b src/drivers/p_adc.o + .debug_macro 0x00000000 0x455 src/drivers/p_adc.o + .debug_macro 0x00000000 0x5e src/drivers/p_adc.o + .debug_macro 0x00000000 0x8fd src/drivers/p_adc.o + .debug_macro 0x00000000 0x21c src/drivers/p_adc.o + .debug_macro 0x00000000 0x95b src/drivers/p_adc.o + .debug_macro 0x00000000 0x5e src/drivers/p_adc.o + .debug_macro 0x00000000 0x667 src/drivers/p_adc.o + .debug_macro 0x00000000 0x3af src/drivers/p_adc.o + .debug_macro 0x00000000 0xc7a src/drivers/p_adc.o + .debug_macro 0x00000000 0x1092 src/drivers/p_adc.o + .debug_macro 0x00000000 0xc4a src/drivers/p_adc.o + .debug_macro 0x00000000 0x6ba src/drivers/p_adc.o + .debug_macro 0x00000000 0x1bbf src/drivers/p_adc.o + .debug_macro 0x00000000 0x1440 src/drivers/p_adc.o + .debug_macro 0x00000000 0x344 src/drivers/p_adc.o + .debug_macro 0x00000000 0x7c src/drivers/p_adc.o + .debug_macro 0x00000000 0xa0 src/drivers/p_adc.o + .debug_macro 0x00000000 0x4c src/drivers/p_adc.o + .debug_macro 0x00000000 0xca src/drivers/p_adc.o + .debug_macro 0x00000000 0x94 src/drivers/p_adc.o + .debug_macro 0x00000000 0x58 src/drivers/p_adc.o + .debug_macro 0x00000000 0x37d src/drivers/p_adc.o + .debug_macro 0x00000000 0x82 src/drivers/p_adc.o + .debug_macro 0x00000000 0x18d src/drivers/p_adc.o + .debug_macro 0x00000000 0xb8 src/drivers/p_adc.o + .debug_macro 0x00000000 0xa0 src/drivers/p_adc.o + .debug_macro 0x00000000 0xb8 src/drivers/p_adc.o + .debug_macro 0x00000000 0x1c src/drivers/p_adc.o + .debug_macro 0x00000000 0x1c src/drivers/p_adc.o + .debug_macro 0x00000000 0x1c src/drivers/p_adc.o + .debug_macro 0x00000000 0x82 src/drivers/p_adc.o + .debug_macro 0x00000000 0x15a src/drivers/p_adc.o + .debug_macro 0x00000000 0xdc src/drivers/p_adc.o + .debug_macro 0x00000000 0x128 src/drivers/p_adc.o + .debug_macro 0x00000000 0x128 src/drivers/p_adc.o + .debug_macro 0x00000000 0x128 src/drivers/p_adc.o + .debug_macro 0x00000000 0x128 src/drivers/p_adc.o + .debug_macro 0x00000000 0x128 src/drivers/p_adc.o + .debug_macro 0x00000000 0x128 src/drivers/p_adc.o + .debug_macro 0x00000000 0x124 src/drivers/p_adc.o + .debug_macro 0x00000000 0xe2 src/drivers/p_adc.o + .debug_macro 0x00000000 0xe2 src/drivers/p_adc.o + .debug_macro 0x00000000 0xe2 src/drivers/p_adc.o + .debug_macro 0x00000000 0xe2 src/drivers/p_adc.o + .debug_macro 0x00000000 0xe2 src/drivers/p_adc.o + .debug_macro 0x00000000 0x130 src/drivers/p_adc.o + .debug_macro 0x00000000 0x106 src/drivers/p_adc.o + .debug_macro 0x00000000 0xfa src/drivers/p_adc.o + .debug_macro 0x00000000 0x40f src/drivers/p_adc.o + .debug_macro 0x00000000 0x40 src/drivers/p_adc.o + .debug_macro 0x00000000 0x37d src/drivers/p_adc.o + .debug_macro 0x00000000 0x1e52 src/drivers/p_adc.o + .debug_macro 0x00000000 0x6d src/drivers/p_adc.o + .debug_macro 0x00000000 0x58 src/drivers/p_adc.o + .debug_macro 0x00000000 0x35 src/drivers/p_adc.o + .debug_macro 0x00000000 0x9c src/drivers/p_adc.o + .debug_macro 0x00000000 0x16 src/drivers/p_adc.o + .debug_macro 0x00000000 0x35 src/drivers/p_adc.o + .debug_macro 0x00000000 0x34d src/drivers/p_adc.o + .debug_macro 0x00000000 0x10 src/drivers/p_adc.o + .debug_macro 0x00000000 0x58 src/drivers/p_adc.o + .debug_macro 0x00000000 0x1f src/drivers/p_adc.o + .debug_macro 0x00000000 0x43 src/drivers/p_adc.o + .debug_macro 0x00000000 0x20 src/drivers/p_adc.o + .debug_macro 0x00000000 0x187 src/drivers/p_adc.o + .debug_macro 0x00000000 0x10 src/drivers/p_adc.o + .debug_macro 0x00000000 0x1c src/drivers/p_adc.o + .debug_macro 0x00000000 0x52 src/drivers/p_adc.o + .debug_macro 0x00000000 0x40 src/drivers/p_adc.o + .debug_macro 0x00000000 0x10 src/drivers/p_adc.o + .debug_macro 0x00000000 0x40 src/drivers/p_adc.o + .debug_macro 0x00000000 0xd7 src/drivers/p_adc.o + .debug_macro 0x00000000 0x16 src/drivers/p_adc.o + .debug_macro 0x00000000 0x18b src/drivers/p_adc.o + .debug_macro 0x00000000 0x16 src/drivers/p_adc.o + .debug_macro 0x00000000 0x16 src/drivers/p_adc.o + .debug_macro 0x00000000 0x29 src/drivers/p_adc.o + .debug_macro 0x00000000 0x51 src/drivers/p_adc.o + .debug_macro 0x00000000 0x3e src/drivers/p_adc.o + .debug_macro 0x00000000 0x3df src/drivers/p_adc.o + .debug_macro 0x00000000 0x11 src/drivers/p_adc.o + .debug_macro 0x00000000 0x18 src/drivers/p_adc.o + .debug_macro 0x00000000 0x16 src/drivers/p_adc.o + .debug_macro 0x00000000 0x2e src/drivers/p_adc.o + .debug_macro 0x00000000 0x19 src/drivers/p_adc.o + .debug_macro 0x00000000 0x1c src/drivers/p_adc.o + .debug_macro 0x00000000 0x16 src/drivers/p_adc.o + .debug_macro 0x00000000 0x1f src/drivers/p_adc.o + .debug_macro 0x00000000 0x2d8 src/drivers/p_adc.o + .debug_macro 0x00000000 0xe2 src/drivers/p_adc.o + .debug_macro 0x00000000 0x9f4 src/drivers/p_adc.o + .debug_macro 0x00000000 0x18 src/drivers/p_adc.o + .debug_macro 0x00000000 0xb2 src/drivers/p_adc.o + .debug_macro 0x00000000 0x10 src/drivers/p_adc.o + .debug_macro 0x00000000 0x57 src/drivers/p_adc.o + .debug_macro 0x00000000 0x8f src/drivers/p_adc.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/tcc/tcc.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/tcc/tcc.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/tcc/tcc.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/tcc/tcc.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/tcc/tcc.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/tcc/tcc.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/tcc/tcc.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/tcc/tcc.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/tcc/tcc.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/tcc/tcc.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/tcc/tcc.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/tcc/tcc.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/tcc/tcc.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/tcc/tcc.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/tcc/tcc.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/tcc/tcc.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/tcc/tcc.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/tcc/tcc.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/tcc/tcc.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/tcc/tcc.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/tcc/tcc.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/tcc/tcc.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/tcc/tcc.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/tcc/tcc.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/tcc/tcc.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/tcc/tcc.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/tcc/tcc.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/tcc/tcc.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/tcc/tcc.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/tcc/tcc.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/tcc/tcc.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/tcc/tcc.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/tcc/tcc.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/tcc/tcc.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/tcc/tcc.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/tcc/tcc.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/tcc/tcc.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/tcc/tcc.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/tcc/tcc.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/tcc/tcc.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/tcc/tcc.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/tcc/tcc.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/tcc/tcc.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/tcc/tcc.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/tcc/tcc.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/tcc/tcc.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/tcc/tcc.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/tcc/tcc.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/tcc/tcc.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/tcc/tcc.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/tcc/tcc.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/tcc/tcc.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/tcc/tcc.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/tcc/tcc.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/tcc/tcc.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/tcc/tcc.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/tcc/tcc.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/tcc/tcc.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/tcc/tcc.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/tcc/tcc.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/tcc/tcc.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/tcc/tcc.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/tcc/tcc.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/tcc/tcc.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/tcc/tcc.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/tcc/tcc.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/tcc/tcc.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/tcc/tcc.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/tcc/tcc.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/tcc/tcc.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/tcc/tcc.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/tcc/tcc.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/tcc/tcc.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/tcc/tcc.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/tcc/tcc.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/tcc/tcc.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/tcc/tcc.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/tcc/tcc.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/tcc/tcc.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/tcc/tcc.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/tcc/tcc.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/tcc/tcc.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/tcc/tcc.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/tcc/tcc.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/tcc/tcc.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/tcc/tcc.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/tcc/tcc.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/tcc/tcc.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/tcc/tcc.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/tcc/tcc.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/tcc/tcc.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/tcc/tcc.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/tcc/tcc.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/tcc/tcc.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/tcc/tcc.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/tcc/tcc.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/tcc/tcc.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/tcc/tcc.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/tcc/tcc.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/tcc/tcc.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/tcc/tcc.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/tcc/tcc.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/tcc/tcc.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/tcc/tcc.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/tcc/tcc.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/tcc/tcc.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/tcc/tcc.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/tcc/tcc.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/tcc/tcc.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/tcc/tcc.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/tcc/tcc.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/tcc/tcc.o + .text 0x00000000 0x0 src/ASF/sam0/drivers/tcc/tcc.o + .data 0x00000000 0x0 src/ASF/sam0/drivers/tcc/tcc.o + .bss 0x00000000 0x0 src/ASF/sam0/drivers/tcc/tcc.o + .text._tcc_set_top_value + 0x00000000 0x48 src/ASF/sam0/drivers/tcc/tcc.o + .text.tcc_enable_events + 0x00000000 0x164 src/ASF/sam0/drivers/tcc/tcc.o + .rodata.tcc_enable_events + 0x00000000 0x60 src/ASF/sam0/drivers/tcc/tcc.o + .text.tcc_disable_events + 0x00000000 0x9e src/ASF/sam0/drivers/tcc/tcc.o + .text.tcc_set_count_value + 0x00000000 0x30 src/ASF/sam0/drivers/tcc/tcc.o + .text.tcc_get_count_value + 0x00000000 0x38 src/ASF/sam0/drivers/tcc/tcc.o + .text.tcc_get_capture_value + 0x00000000 0x18 src/ASF/sam0/drivers/tcc/tcc.o + .text.tcc_set_double_buffer_compare_values + 0x00000000 0x28 src/ASF/sam0/drivers/tcc/tcc.o + .text.tcc_set_top_value + 0x00000000 0x10 src/ASF/sam0/drivers/tcc/tcc.o + .text.tcc_set_double_buffer_top_values + 0x00000000 0x24 src/ASF/sam0/drivers/tcc/tcc.o + .text.tcc_set_pattern + 0x00000000 0x7c src/ASF/sam0/drivers/tcc/tcc.o + .text.tcc_get_status + 0x00000000 0xdc src/ASF/sam0/drivers/tcc/tcc.o + .text.tcc_clear_status + 0x00000000 0x7c src/ASF/sam0/drivers/tcc/tcc.o + .text.tcc_enable_circular_buffer_compare + 0x00000000 0x38 src/ASF/sam0/drivers/tcc/tcc.o + .text.tcc_disable_circular_buffer_compare + 0x00000000 0x38 src/ASF/sam0/drivers/tcc/tcc.o + .bss.cpu_irq_critical_section_counter + 0x00000000 0x4 src/ASF/sam0/drivers/tcc/tcc.o + .bss.cpu_irq_prev_interrupt_state + 0x00000000 0x1 src/ASF/sam0/drivers/tcc/tcc.o + .rodata._tcc_exts + 0x00000000 0x3 src/ASF/sam0/drivers/tcc/tcc.o + .rodata._tcc_sizes + 0x00000000 0x3 src/ASF/sam0/drivers/tcc/tcc.o + .rodata.tcc_modules + 0x00000000 0xc src/ASF/sam0/drivers/tcc/tcc.o + .debug_macro 0x00000000 0x8ce src/ASF/sam0/drivers/tcc/tcc.o + .debug_macro 0x00000000 0x16d src/ASF/sam0/drivers/tcc/tcc.o + .debug_macro 0x00000000 0x708 src/ASF/sam0/drivers/tcc/tcc.o + .debug_macro 0x00000000 0x22 src/ASF/sam0/drivers/tcc/tcc.o + .debug_macro 0x00000000 0x87 src/ASF/sam0/drivers/tcc/tcc.o + .debug_macro 0x00000000 0x51 src/ASF/sam0/drivers/tcc/tcc.o + .debug_macro 0x00000000 0xef src/ASF/sam0/drivers/tcc/tcc.o + .debug_macro 0x00000000 0x6a src/ASF/sam0/drivers/tcc/tcc.o + .debug_macro 0x00000000 0x1df src/ASF/sam0/drivers/tcc/tcc.o + .debug_macro 0x00000000 0x10 src/ASF/sam0/drivers/tcc/tcc.o + .debug_macro 0x00000000 0x76 src/ASF/sam0/drivers/tcc/tcc.o + .debug_macro 0x00000000 0x16 src/ASF/sam0/drivers/tcc/tcc.o + .debug_macro 0x00000000 0x6db src/ASF/sam0/drivers/tcc/tcc.o + .debug_macro 0x00000000 0xdd8 src/ASF/sam0/drivers/tcc/tcc.o + .debug_macro 0x00000000 0x22 src/ASF/sam0/drivers/tcc/tcc.o + .debug_macro 0x00000000 0x40 src/ASF/sam0/drivers/tcc/tcc.o + .debug_macro 0x00000000 0x1c src/ASF/sam0/drivers/tcc/tcc.o + .debug_macro 0x00000000 0x22 src/ASF/sam0/drivers/tcc/tcc.o + .debug_macro 0x00000000 0xb5 src/ASF/sam0/drivers/tcc/tcc.o + .debug_macro 0x00000000 0x3ad src/ASF/sam0/drivers/tcc/tcc.o + .debug_macro 0x00000000 0x681 src/ASF/sam0/drivers/tcc/tcc.o + .debug_macro 0x00000000 0x8b5 src/ASF/sam0/drivers/tcc/tcc.o + .debug_macro 0x00000000 0x230 src/ASF/sam0/drivers/tcc/tcc.o + .debug_macro 0x00000000 0xd60 src/ASF/sam0/drivers/tcc/tcc.o + .debug_macro 0x00000000 0x4cb src/ASF/sam0/drivers/tcc/tcc.o + .debug_macro 0x00000000 0x9f8 src/ASF/sam0/drivers/tcc/tcc.o + .debug_macro 0x00000000 0x82b src/ASF/sam0/drivers/tcc/tcc.o + .debug_macro 0x00000000 0x455 src/ASF/sam0/drivers/tcc/tcc.o + .debug_macro 0x00000000 0x5e src/ASF/sam0/drivers/tcc/tcc.o + .debug_macro 0x00000000 0x8fd src/ASF/sam0/drivers/tcc/tcc.o + .debug_macro 0x00000000 0x21c src/ASF/sam0/drivers/tcc/tcc.o + .debug_macro 0x00000000 0x95b src/ASF/sam0/drivers/tcc/tcc.o + .debug_macro 0x00000000 0x5e src/ASF/sam0/drivers/tcc/tcc.o + .debug_macro 0x00000000 0x667 src/ASF/sam0/drivers/tcc/tcc.o + .debug_macro 0x00000000 0x3af src/ASF/sam0/drivers/tcc/tcc.o + .debug_macro 0x00000000 0xc7a src/ASF/sam0/drivers/tcc/tcc.o + .debug_macro 0x00000000 0x1092 src/ASF/sam0/drivers/tcc/tcc.o + .debug_macro 0x00000000 0xc4a src/ASF/sam0/drivers/tcc/tcc.o + .debug_macro 0x00000000 0x6ba src/ASF/sam0/drivers/tcc/tcc.o + .debug_macro 0x00000000 0x1bbf src/ASF/sam0/drivers/tcc/tcc.o + .debug_macro 0x00000000 0x1440 src/ASF/sam0/drivers/tcc/tcc.o + .debug_macro 0x00000000 0x344 src/ASF/sam0/drivers/tcc/tcc.o + .debug_macro 0x00000000 0x7c src/ASF/sam0/drivers/tcc/tcc.o + .debug_macro 0x00000000 0xa0 src/ASF/sam0/drivers/tcc/tcc.o + .debug_macro 0x00000000 0x4c src/ASF/sam0/drivers/tcc/tcc.o + .debug_macro 0x00000000 0xca src/ASF/sam0/drivers/tcc/tcc.o + .debug_macro 0x00000000 0x94 src/ASF/sam0/drivers/tcc/tcc.o + .debug_macro 0x00000000 0x58 src/ASF/sam0/drivers/tcc/tcc.o + .debug_macro 0x00000000 0x37d src/ASF/sam0/drivers/tcc/tcc.o + .debug_macro 0x00000000 0x82 src/ASF/sam0/drivers/tcc/tcc.o + .debug_macro 0x00000000 0x18d src/ASF/sam0/drivers/tcc/tcc.o + .debug_macro 0x00000000 0xb8 src/ASF/sam0/drivers/tcc/tcc.o + .debug_macro 0x00000000 0xa0 src/ASF/sam0/drivers/tcc/tcc.o + .debug_macro 0x00000000 0xb8 src/ASF/sam0/drivers/tcc/tcc.o + .debug_macro 0x00000000 0x1c src/ASF/sam0/drivers/tcc/tcc.o + .debug_macro 0x00000000 0x1c src/ASF/sam0/drivers/tcc/tcc.o + .debug_macro 0x00000000 0x1c src/ASF/sam0/drivers/tcc/tcc.o + .debug_macro 0x00000000 0x82 src/ASF/sam0/drivers/tcc/tcc.o + .debug_macro 0x00000000 0x15a src/ASF/sam0/drivers/tcc/tcc.o + .debug_macro 0x00000000 0xdc src/ASF/sam0/drivers/tcc/tcc.o + .debug_macro 0x00000000 0x128 src/ASF/sam0/drivers/tcc/tcc.o + .debug_macro 0x00000000 0x128 src/ASF/sam0/drivers/tcc/tcc.o + .debug_macro 0x00000000 0x128 src/ASF/sam0/drivers/tcc/tcc.o + .debug_macro 0x00000000 0x128 src/ASF/sam0/drivers/tcc/tcc.o + .debug_macro 0x00000000 0x128 src/ASF/sam0/drivers/tcc/tcc.o + .debug_macro 0x00000000 0x128 src/ASF/sam0/drivers/tcc/tcc.o + .debug_macro 0x00000000 0x124 src/ASF/sam0/drivers/tcc/tcc.o + .debug_macro 0x00000000 0xe2 src/ASF/sam0/drivers/tcc/tcc.o + .debug_macro 0x00000000 0xe2 src/ASF/sam0/drivers/tcc/tcc.o + .debug_macro 0x00000000 0xe2 src/ASF/sam0/drivers/tcc/tcc.o + .debug_macro 0x00000000 0xe2 src/ASF/sam0/drivers/tcc/tcc.o + .debug_macro 0x00000000 0xe2 src/ASF/sam0/drivers/tcc/tcc.o + .debug_macro 0x00000000 0x130 src/ASF/sam0/drivers/tcc/tcc.o + .debug_macro 0x00000000 0x106 src/ASF/sam0/drivers/tcc/tcc.o + .debug_macro 0x00000000 0xfa src/ASF/sam0/drivers/tcc/tcc.o + .debug_macro 0x00000000 0x40f src/ASF/sam0/drivers/tcc/tcc.o + .debug_macro 0x00000000 0x40 src/ASF/sam0/drivers/tcc/tcc.o + .debug_macro 0x00000000 0x37d src/ASF/sam0/drivers/tcc/tcc.o + .debug_macro 0x00000000 0x1e52 src/ASF/sam0/drivers/tcc/tcc.o + .debug_macro 0x00000000 0x6d src/ASF/sam0/drivers/tcc/tcc.o + .debug_macro 0x00000000 0x58 src/ASF/sam0/drivers/tcc/tcc.o + .debug_macro 0x00000000 0x35 src/ASF/sam0/drivers/tcc/tcc.o + .debug_macro 0x00000000 0x9c src/ASF/sam0/drivers/tcc/tcc.o + .debug_macro 0x00000000 0x16 src/ASF/sam0/drivers/tcc/tcc.o + .debug_macro 0x00000000 0x35 src/ASF/sam0/drivers/tcc/tcc.o + .debug_macro 0x00000000 0x34d src/ASF/sam0/drivers/tcc/tcc.o + .debug_macro 0x00000000 0x10 src/ASF/sam0/drivers/tcc/tcc.o + .debug_macro 0x00000000 0x58 src/ASF/sam0/drivers/tcc/tcc.o + .debug_macro 0x00000000 0x1f src/ASF/sam0/drivers/tcc/tcc.o + .debug_macro 0x00000000 0x43 src/ASF/sam0/drivers/tcc/tcc.o + .debug_macro 0x00000000 0x20 src/ASF/sam0/drivers/tcc/tcc.o + .debug_macro 0x00000000 0x187 src/ASF/sam0/drivers/tcc/tcc.o + .debug_macro 0x00000000 0x10 src/ASF/sam0/drivers/tcc/tcc.o + .debug_macro 0x00000000 0x1c src/ASF/sam0/drivers/tcc/tcc.o + .debug_macro 0x00000000 0x52 src/ASF/sam0/drivers/tcc/tcc.o + .debug_macro 0x00000000 0x40 src/ASF/sam0/drivers/tcc/tcc.o + .debug_macro 0x00000000 0x10 src/ASF/sam0/drivers/tcc/tcc.o + .debug_macro 0x00000000 0x40 src/ASF/sam0/drivers/tcc/tcc.o + .debug_macro 0x00000000 0xd7 src/ASF/sam0/drivers/tcc/tcc.o + .debug_macro 0x00000000 0x16 src/ASF/sam0/drivers/tcc/tcc.o + .debug_macro 0x00000000 0x18b src/ASF/sam0/drivers/tcc/tcc.o + .debug_macro 0x00000000 0x16 src/ASF/sam0/drivers/tcc/tcc.o + .debug_macro 0x00000000 0x16 src/ASF/sam0/drivers/tcc/tcc.o + .debug_macro 0x00000000 0x29 src/ASF/sam0/drivers/tcc/tcc.o + .debug_macro 0x00000000 0x51 src/ASF/sam0/drivers/tcc/tcc.o + .debug_macro 0x00000000 0x3e src/ASF/sam0/drivers/tcc/tcc.o + .debug_macro 0x00000000 0x3df src/ASF/sam0/drivers/tcc/tcc.o + .debug_macro 0x00000000 0x11 src/ASF/sam0/drivers/tcc/tcc.o + .debug_macro 0x00000000 0x18 src/ASF/sam0/drivers/tcc/tcc.o + .debug_macro 0x00000000 0x2e src/ASF/sam0/drivers/tcc/tcc.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/tcc/tcc_callback.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/tcc/tcc_callback.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/tcc/tcc_callback.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/tcc/tcc_callback.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/tcc/tcc_callback.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/tcc/tcc_callback.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/tcc/tcc_callback.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/tcc/tcc_callback.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/tcc/tcc_callback.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/tcc/tcc_callback.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/tcc/tcc_callback.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/tcc/tcc_callback.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/tcc/tcc_callback.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/tcc/tcc_callback.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/tcc/tcc_callback.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/tcc/tcc_callback.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/tcc/tcc_callback.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/tcc/tcc_callback.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/tcc/tcc_callback.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/tcc/tcc_callback.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/tcc/tcc_callback.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/tcc/tcc_callback.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/tcc/tcc_callback.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/tcc/tcc_callback.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/tcc/tcc_callback.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/tcc/tcc_callback.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/tcc/tcc_callback.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/tcc/tcc_callback.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/tcc/tcc_callback.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/tcc/tcc_callback.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/tcc/tcc_callback.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/tcc/tcc_callback.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/tcc/tcc_callback.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/tcc/tcc_callback.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/tcc/tcc_callback.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/tcc/tcc_callback.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/tcc/tcc_callback.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/tcc/tcc_callback.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/tcc/tcc_callback.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/tcc/tcc_callback.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/tcc/tcc_callback.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/tcc/tcc_callback.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/tcc/tcc_callback.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/tcc/tcc_callback.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/tcc/tcc_callback.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/tcc/tcc_callback.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/tcc/tcc_callback.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/tcc/tcc_callback.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/tcc/tcc_callback.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/tcc/tcc_callback.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/tcc/tcc_callback.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/tcc/tcc_callback.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/tcc/tcc_callback.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/tcc/tcc_callback.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/tcc/tcc_callback.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/tcc/tcc_callback.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/tcc/tcc_callback.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/tcc/tcc_callback.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/tcc/tcc_callback.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/tcc/tcc_callback.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/tcc/tcc_callback.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/tcc/tcc_callback.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/tcc/tcc_callback.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/tcc/tcc_callback.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/tcc/tcc_callback.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/tcc/tcc_callback.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/tcc/tcc_callback.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/tcc/tcc_callback.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/tcc/tcc_callback.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/tcc/tcc_callback.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/tcc/tcc_callback.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/tcc/tcc_callback.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/tcc/tcc_callback.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/tcc/tcc_callback.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/tcc/tcc_callback.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/tcc/tcc_callback.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/tcc/tcc_callback.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/tcc/tcc_callback.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/tcc/tcc_callback.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/tcc/tcc_callback.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/tcc/tcc_callback.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/tcc/tcc_callback.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/tcc/tcc_callback.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/tcc/tcc_callback.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/tcc/tcc_callback.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/tcc/tcc_callback.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/tcc/tcc_callback.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/tcc/tcc_callback.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/tcc/tcc_callback.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/tcc/tcc_callback.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/tcc/tcc_callback.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/tcc/tcc_callback.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/tcc/tcc_callback.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/tcc/tcc_callback.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/tcc/tcc_callback.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/tcc/tcc_callback.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/tcc/tcc_callback.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/tcc/tcc_callback.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/tcc/tcc_callback.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/tcc/tcc_callback.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/tcc/tcc_callback.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/tcc/tcc_callback.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/tcc/tcc_callback.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/tcc/tcc_callback.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/tcc/tcc_callback.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/tcc/tcc_callback.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/tcc/tcc_callback.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/tcc/tcc_callback.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/tcc/tcc_callback.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/tcc/tcc_callback.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/tcc/tcc_callback.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/tcc/tcc_callback.o + .text 0x00000000 0x0 src/ASF/sam0/drivers/tcc/tcc_callback.o + .data 0x00000000 0x0 src/ASF/sam0/drivers/tcc/tcc_callback.o + .bss 0x00000000 0x0 src/ASF/sam0/drivers/tcc/tcc_callback.o + .text.tcc_register_callback + 0x00000000 0x18 src/ASF/sam0/drivers/tcc/tcc_callback.o + .text.tcc_unregister_callback + 0x00000000 0x1c src/ASF/sam0/drivers/tcc/tcc_callback.o + .text.tcc_enable_callback + 0x00000000 0x40 src/ASF/sam0/drivers/tcc/tcc_callback.o + .text.tcc_disable_callback + 0x00000000 0x40 src/ASF/sam0/drivers/tcc/tcc_callback.o + .bss.cpu_irq_critical_section_counter + 0x00000000 0x4 src/ASF/sam0/drivers/tcc/tcc_callback.o + .bss.cpu_irq_prev_interrupt_state + 0x00000000 0x1 src/ASF/sam0/drivers/tcc/tcc_callback.o + .rodata.tcc_interrupt_vectors.12518 + 0x00000000 0x3 src/ASF/sam0/drivers/tcc/tcc_callback.o + .debug_macro 0x00000000 0x8ce src/ASF/sam0/drivers/tcc/tcc_callback.o + .debug_macro 0x00000000 0x16d src/ASF/sam0/drivers/tcc/tcc_callback.o + .debug_macro 0x00000000 0x708 src/ASF/sam0/drivers/tcc/tcc_callback.o + .debug_macro 0x00000000 0x22 src/ASF/sam0/drivers/tcc/tcc_callback.o + .debug_macro 0x00000000 0x87 src/ASF/sam0/drivers/tcc/tcc_callback.o + .debug_macro 0x00000000 0x51 src/ASF/sam0/drivers/tcc/tcc_callback.o + .debug_macro 0x00000000 0xef src/ASF/sam0/drivers/tcc/tcc_callback.o + .debug_macro 0x00000000 0x6a src/ASF/sam0/drivers/tcc/tcc_callback.o + .debug_macro 0x00000000 0x1df src/ASF/sam0/drivers/tcc/tcc_callback.o + .debug_macro 0x00000000 0x10 src/ASF/sam0/drivers/tcc/tcc_callback.o + .debug_macro 0x00000000 0x76 src/ASF/sam0/drivers/tcc/tcc_callback.o + .debug_macro 0x00000000 0x16 src/ASF/sam0/drivers/tcc/tcc_callback.o + .debug_macro 0x00000000 0x6db src/ASF/sam0/drivers/tcc/tcc_callback.o + .debug_macro 0x00000000 0xdd8 src/ASF/sam0/drivers/tcc/tcc_callback.o + .debug_macro 0x00000000 0x22 src/ASF/sam0/drivers/tcc/tcc_callback.o + .debug_macro 0x00000000 0x40 src/ASF/sam0/drivers/tcc/tcc_callback.o + .debug_macro 0x00000000 0x1c src/ASF/sam0/drivers/tcc/tcc_callback.o + .debug_macro 0x00000000 0x22 src/ASF/sam0/drivers/tcc/tcc_callback.o + .debug_macro 0x00000000 0xb5 src/ASF/sam0/drivers/tcc/tcc_callback.o + .debug_macro 0x00000000 0x3ad src/ASF/sam0/drivers/tcc/tcc_callback.o + .debug_macro 0x00000000 0x681 src/ASF/sam0/drivers/tcc/tcc_callback.o + .debug_macro 0x00000000 0x8b5 src/ASF/sam0/drivers/tcc/tcc_callback.o + .debug_macro 0x00000000 0x230 src/ASF/sam0/drivers/tcc/tcc_callback.o + .debug_macro 0x00000000 0xd60 src/ASF/sam0/drivers/tcc/tcc_callback.o + .debug_macro 0x00000000 0x4cb src/ASF/sam0/drivers/tcc/tcc_callback.o + .debug_macro 0x00000000 0x9f8 src/ASF/sam0/drivers/tcc/tcc_callback.o + .debug_macro 0x00000000 0x82b src/ASF/sam0/drivers/tcc/tcc_callback.o + .debug_macro 0x00000000 0x455 src/ASF/sam0/drivers/tcc/tcc_callback.o + .debug_macro 0x00000000 0x5e src/ASF/sam0/drivers/tcc/tcc_callback.o + .debug_macro 0x00000000 0x8fd src/ASF/sam0/drivers/tcc/tcc_callback.o + .debug_macro 0x00000000 0x21c src/ASF/sam0/drivers/tcc/tcc_callback.o + .debug_macro 0x00000000 0x95b src/ASF/sam0/drivers/tcc/tcc_callback.o + .debug_macro 0x00000000 0x5e src/ASF/sam0/drivers/tcc/tcc_callback.o + .debug_macro 0x00000000 0x667 src/ASF/sam0/drivers/tcc/tcc_callback.o + .debug_macro 0x00000000 0x3af src/ASF/sam0/drivers/tcc/tcc_callback.o + .debug_macro 0x00000000 0xc7a src/ASF/sam0/drivers/tcc/tcc_callback.o + .debug_macro 0x00000000 0x1092 src/ASF/sam0/drivers/tcc/tcc_callback.o + .debug_macro 0x00000000 0xc4a src/ASF/sam0/drivers/tcc/tcc_callback.o + .debug_macro 0x00000000 0x6ba src/ASF/sam0/drivers/tcc/tcc_callback.o + .debug_macro 0x00000000 0x1bbf src/ASF/sam0/drivers/tcc/tcc_callback.o + .debug_macro 0x00000000 0x1440 src/ASF/sam0/drivers/tcc/tcc_callback.o + .debug_macro 0x00000000 0x344 src/ASF/sam0/drivers/tcc/tcc_callback.o + .debug_macro 0x00000000 0x7c src/ASF/sam0/drivers/tcc/tcc_callback.o + .debug_macro 0x00000000 0xa0 src/ASF/sam0/drivers/tcc/tcc_callback.o + .debug_macro 0x00000000 0x4c src/ASF/sam0/drivers/tcc/tcc_callback.o + .debug_macro 0x00000000 0xca src/ASF/sam0/drivers/tcc/tcc_callback.o + .debug_macro 0x00000000 0x94 src/ASF/sam0/drivers/tcc/tcc_callback.o + .debug_macro 0x00000000 0x58 src/ASF/sam0/drivers/tcc/tcc_callback.o + .debug_macro 0x00000000 0x37d src/ASF/sam0/drivers/tcc/tcc_callback.o + .debug_macro 0x00000000 0x82 src/ASF/sam0/drivers/tcc/tcc_callback.o + .debug_macro 0x00000000 0x18d src/ASF/sam0/drivers/tcc/tcc_callback.o + .debug_macro 0x00000000 0xb8 src/ASF/sam0/drivers/tcc/tcc_callback.o + .debug_macro 0x00000000 0xa0 src/ASF/sam0/drivers/tcc/tcc_callback.o + .debug_macro 0x00000000 0xb8 src/ASF/sam0/drivers/tcc/tcc_callback.o + .debug_macro 0x00000000 0x1c src/ASF/sam0/drivers/tcc/tcc_callback.o + .debug_macro 0x00000000 0x1c src/ASF/sam0/drivers/tcc/tcc_callback.o + .debug_macro 0x00000000 0x1c src/ASF/sam0/drivers/tcc/tcc_callback.o + .debug_macro 0x00000000 0x82 src/ASF/sam0/drivers/tcc/tcc_callback.o + .debug_macro 0x00000000 0x15a src/ASF/sam0/drivers/tcc/tcc_callback.o + .debug_macro 0x00000000 0xdc src/ASF/sam0/drivers/tcc/tcc_callback.o + .debug_macro 0x00000000 0x128 src/ASF/sam0/drivers/tcc/tcc_callback.o + .debug_macro 0x00000000 0x128 src/ASF/sam0/drivers/tcc/tcc_callback.o + .debug_macro 0x00000000 0x128 src/ASF/sam0/drivers/tcc/tcc_callback.o + .debug_macro 0x00000000 0x128 src/ASF/sam0/drivers/tcc/tcc_callback.o + .debug_macro 0x00000000 0x128 src/ASF/sam0/drivers/tcc/tcc_callback.o + .debug_macro 0x00000000 0x128 src/ASF/sam0/drivers/tcc/tcc_callback.o + .debug_macro 0x00000000 0x124 src/ASF/sam0/drivers/tcc/tcc_callback.o + .debug_macro 0x00000000 0xe2 src/ASF/sam0/drivers/tcc/tcc_callback.o + .debug_macro 0x00000000 0xe2 src/ASF/sam0/drivers/tcc/tcc_callback.o + .debug_macro 0x00000000 0xe2 src/ASF/sam0/drivers/tcc/tcc_callback.o + .debug_macro 0x00000000 0xe2 src/ASF/sam0/drivers/tcc/tcc_callback.o + .debug_macro 0x00000000 0xe2 src/ASF/sam0/drivers/tcc/tcc_callback.o + .debug_macro 0x00000000 0x130 src/ASF/sam0/drivers/tcc/tcc_callback.o + .debug_macro 0x00000000 0x106 src/ASF/sam0/drivers/tcc/tcc_callback.o + .debug_macro 0x00000000 0xfa src/ASF/sam0/drivers/tcc/tcc_callback.o + .debug_macro 0x00000000 0x40f src/ASF/sam0/drivers/tcc/tcc_callback.o + .debug_macro 0x00000000 0x40 src/ASF/sam0/drivers/tcc/tcc_callback.o + .debug_macro 0x00000000 0x37d src/ASF/sam0/drivers/tcc/tcc_callback.o + .debug_macro 0x00000000 0x1e52 src/ASF/sam0/drivers/tcc/tcc_callback.o + .debug_macro 0x00000000 0x6d src/ASF/sam0/drivers/tcc/tcc_callback.o + .debug_macro 0x00000000 0x58 src/ASF/sam0/drivers/tcc/tcc_callback.o + .debug_macro 0x00000000 0x35 src/ASF/sam0/drivers/tcc/tcc_callback.o + .debug_macro 0x00000000 0x9c src/ASF/sam0/drivers/tcc/tcc_callback.o + .debug_macro 0x00000000 0x16 src/ASF/sam0/drivers/tcc/tcc_callback.o + .debug_macro 0x00000000 0x35 src/ASF/sam0/drivers/tcc/tcc_callback.o + .debug_macro 0x00000000 0x34d src/ASF/sam0/drivers/tcc/tcc_callback.o + .debug_macro 0x00000000 0x10 src/ASF/sam0/drivers/tcc/tcc_callback.o + .debug_macro 0x00000000 0x58 src/ASF/sam0/drivers/tcc/tcc_callback.o + .debug_macro 0x00000000 0x1f src/ASF/sam0/drivers/tcc/tcc_callback.o + .debug_macro 0x00000000 0x43 src/ASF/sam0/drivers/tcc/tcc_callback.o + .debug_macro 0x00000000 0x20 src/ASF/sam0/drivers/tcc/tcc_callback.o + .debug_macro 0x00000000 0x187 src/ASF/sam0/drivers/tcc/tcc_callback.o + .debug_macro 0x00000000 0x10 src/ASF/sam0/drivers/tcc/tcc_callback.o + .debug_macro 0x00000000 0x1c src/ASF/sam0/drivers/tcc/tcc_callback.o + .debug_macro 0x00000000 0x52 src/ASF/sam0/drivers/tcc/tcc_callback.o + .debug_macro 0x00000000 0x40 src/ASF/sam0/drivers/tcc/tcc_callback.o + .debug_macro 0x00000000 0x10 src/ASF/sam0/drivers/tcc/tcc_callback.o + .debug_macro 0x00000000 0x40 src/ASF/sam0/drivers/tcc/tcc_callback.o + .debug_macro 0x00000000 0xd7 src/ASF/sam0/drivers/tcc/tcc_callback.o + .debug_macro 0x00000000 0x16 src/ASF/sam0/drivers/tcc/tcc_callback.o + .debug_macro 0x00000000 0x18b src/ASF/sam0/drivers/tcc/tcc_callback.o + .debug_macro 0x00000000 0x16 src/ASF/sam0/drivers/tcc/tcc_callback.o + .debug_macro 0x00000000 0x16 src/ASF/sam0/drivers/tcc/tcc_callback.o + .debug_macro 0x00000000 0x29 src/ASF/sam0/drivers/tcc/tcc_callback.o + .debug_macro 0x00000000 0x51 src/ASF/sam0/drivers/tcc/tcc_callback.o + .debug_macro 0x00000000 0x3e src/ASF/sam0/drivers/tcc/tcc_callback.o + .debug_macro 0x00000000 0x3df src/ASF/sam0/drivers/tcc/tcc_callback.o + .debug_macro 0x00000000 0x11 src/ASF/sam0/drivers/tcc/tcc_callback.o + .debug_macro 0x00000000 0x18 src/ASF/sam0/drivers/tcc/tcc_callback.o + .debug_macro 0x00000000 0x19 src/ASF/sam0/drivers/tcc/tcc_callback.o + .debug_macro 0x00000000 0x2e src/ASF/sam0/drivers/tcc/tcc_callback.o + .debug_macro 0x00000000 0x74 src/ASF/sam0/drivers/tcc/tcc_callback.o + .group 0x00000000 0x8 src/drivers/p_io.o + .group 0x00000000 0x8 src/drivers/p_io.o + .group 0x00000000 0x8 src/drivers/p_io.o + .group 0x00000000 0x8 src/drivers/p_io.o + .group 0x00000000 0x8 src/drivers/p_io.o + .group 0x00000000 0x8 src/drivers/p_io.o + .group 0x00000000 0x8 src/drivers/p_io.o + .group 0x00000000 0x8 src/drivers/p_io.o + .group 0x00000000 0x8 src/drivers/p_io.o + .group 0x00000000 0x8 src/drivers/p_io.o + .group 0x00000000 0x8 src/drivers/p_io.o + .group 0x00000000 0x8 src/drivers/p_io.o + .group 0x00000000 0x8 src/drivers/p_io.o + .group 0x00000000 0x8 src/drivers/p_io.o + .group 0x00000000 0x8 src/drivers/p_io.o + .group 0x00000000 0x8 src/drivers/p_io.o + .group 0x00000000 0x8 src/drivers/p_io.o + .group 0x00000000 0x8 src/drivers/p_io.o + .group 0x00000000 0x8 src/drivers/p_io.o + .group 0x00000000 0x8 src/drivers/p_io.o + .group 0x00000000 0x8 src/drivers/p_io.o + .group 0x00000000 0x8 src/drivers/p_io.o + .group 0x00000000 0x8 src/drivers/p_io.o + .group 0x00000000 0x8 src/drivers/p_io.o + .group 0x00000000 0x8 src/drivers/p_io.o + .group 0x00000000 0x8 src/drivers/p_io.o + .group 0x00000000 0x8 src/drivers/p_io.o + .group 0x00000000 0x8 src/drivers/p_io.o + .group 0x00000000 0x8 src/drivers/p_io.o + .group 0x00000000 0x8 src/drivers/p_io.o + .group 0x00000000 0x8 src/drivers/p_io.o + .group 0x00000000 0x8 src/drivers/p_io.o + .group 0x00000000 0x8 src/drivers/p_io.o + .group 0x00000000 0x8 src/drivers/p_io.o + .group 0x00000000 0x8 src/drivers/p_io.o + .group 0x00000000 0x8 src/drivers/p_io.o + .group 0x00000000 0x8 src/drivers/p_io.o + .group 0x00000000 0x8 src/drivers/p_io.o + .group 0x00000000 0x8 src/drivers/p_io.o + .group 0x00000000 0x8 src/drivers/p_io.o + .group 0x00000000 0x8 src/drivers/p_io.o + .group 0x00000000 0x8 src/drivers/p_io.o + .group 0x00000000 0x8 src/drivers/p_io.o + .group 0x00000000 0x8 src/drivers/p_io.o + .group 0x00000000 0x8 src/drivers/p_io.o + .group 0x00000000 0x8 src/drivers/p_io.o + .group 0x00000000 0x8 src/drivers/p_io.o + .group 0x00000000 0x8 src/drivers/p_io.o + .group 0x00000000 0x8 src/drivers/p_io.o + .group 0x00000000 0x8 src/drivers/p_io.o + .group 0x00000000 0x8 src/drivers/p_io.o + .group 0x00000000 0x8 src/drivers/p_io.o + .group 0x00000000 0x8 src/drivers/p_io.o + .group 0x00000000 0x8 src/drivers/p_io.o + .group 0x00000000 0x8 src/drivers/p_io.o + .group 0x00000000 0x8 src/drivers/p_io.o + .group 0x00000000 0x8 src/drivers/p_io.o + .group 0x00000000 0x8 src/drivers/p_io.o + .group 0x00000000 0x8 src/drivers/p_io.o + .group 0x00000000 0x8 src/drivers/p_io.o + .group 0x00000000 0x8 src/drivers/p_io.o + .group 0x00000000 0x8 src/drivers/p_io.o + .group 0x00000000 0x8 src/drivers/p_io.o + .group 0x00000000 0x8 src/drivers/p_io.o + .group 0x00000000 0x8 src/drivers/p_io.o + .group 0x00000000 0x8 src/drivers/p_io.o + .group 0x00000000 0x8 src/drivers/p_io.o + .group 0x00000000 0x8 src/drivers/p_io.o + .group 0x00000000 0x8 src/drivers/p_io.o + .group 0x00000000 0x8 src/drivers/p_io.o + .group 0x00000000 0x8 src/drivers/p_io.o + .group 0x00000000 0x8 src/drivers/p_io.o + .group 0x00000000 0x8 src/drivers/p_io.o + .group 0x00000000 0x8 src/drivers/p_io.o + .group 0x00000000 0x8 src/drivers/p_io.o + .group 0x00000000 0x8 src/drivers/p_io.o + .group 0x00000000 0x8 src/drivers/p_io.o + .group 0x00000000 0x8 src/drivers/p_io.o + .group 0x00000000 0x8 src/drivers/p_io.o + .group 0x00000000 0x8 src/drivers/p_io.o + .group 0x00000000 0x8 src/drivers/p_io.o + .group 0x00000000 0x8 src/drivers/p_io.o + .group 0x00000000 0x8 src/drivers/p_io.o + .group 0x00000000 0x8 src/drivers/p_io.o + .group 0x00000000 0x8 src/drivers/p_io.o + .group 0x00000000 0x8 src/drivers/p_io.o + .group 0x00000000 0x8 src/drivers/p_io.o + .group 0x00000000 0x8 src/drivers/p_io.o + .group 0x00000000 0x8 src/drivers/p_io.o + .group 0x00000000 0x8 src/drivers/p_io.o + .group 0x00000000 0x8 src/drivers/p_io.o + .group 0x00000000 0x8 src/drivers/p_io.o + .group 0x00000000 0x8 src/drivers/p_io.o + .group 0x00000000 0x8 src/drivers/p_io.o + .group 0x00000000 0x8 src/drivers/p_io.o + .group 0x00000000 0x8 src/drivers/p_io.o + .group 0x00000000 0x8 src/drivers/p_io.o + .group 0x00000000 0x8 src/drivers/p_io.o + .group 0x00000000 0x8 src/drivers/p_io.o + .group 0x00000000 0x8 src/drivers/p_io.o + .group 0x00000000 0x8 src/drivers/p_io.o + .group 0x00000000 0x8 src/drivers/p_io.o + .group 0x00000000 0x8 src/drivers/p_io.o + .group 0x00000000 0x8 src/drivers/p_io.o + .group 0x00000000 0x8 src/drivers/p_io.o + .group 0x00000000 0x8 src/drivers/p_io.o + .group 0x00000000 0x8 src/drivers/p_io.o + .group 0x00000000 0x8 src/drivers/p_io.o + .group 0x00000000 0x8 src/drivers/p_io.o + .group 0x00000000 0x8 src/drivers/p_io.o + .group 0x00000000 0x8 src/drivers/p_io.o + .group 0x00000000 0x8 src/drivers/p_io.o + .group 0x00000000 0x8 src/drivers/p_io.o + .group 0x00000000 0x8 src/drivers/p_io.o + .group 0x00000000 0x8 src/drivers/p_io.o + .group 0x00000000 0x8 src/drivers/p_io.o + .group 0x00000000 0x8 src/drivers/p_io.o + .group 0x00000000 0x8 src/drivers/p_io.o + .group 0x00000000 0x8 src/drivers/p_io.o + .group 0x00000000 0x8 src/drivers/p_io.o + .group 0x00000000 0x8 src/drivers/p_io.o + .group 0x00000000 0x8 src/drivers/p_io.o + .group 0x00000000 0x8 src/drivers/p_io.o + .group 0x00000000 0x8 src/drivers/p_io.o + .text 0x00000000 0x0 src/drivers/p_io.o + .data 0x00000000 0x0 src/drivers/p_io.o + .bss 0x00000000 0x0 src/drivers/p_io.o + .bss.cpu_irq_critical_section_counter + 0x00000000 0x4 src/drivers/p_io.o + .bss.cpu_irq_prev_interrupt_state + 0x00000000 0x1 src/drivers/p_io.o + .debug_macro 0x00000000 0x8ce src/drivers/p_io.o + .debug_macro 0x00000000 0x16d src/drivers/p_io.o + .debug_macro 0x00000000 0x708 src/drivers/p_io.o + .debug_macro 0x00000000 0x22 src/drivers/p_io.o + .debug_macro 0x00000000 0x87 src/drivers/p_io.o + .debug_macro 0x00000000 0x51 src/drivers/p_io.o + .debug_macro 0x00000000 0xef src/drivers/p_io.o + .debug_macro 0x00000000 0x6a src/drivers/p_io.o + .debug_macro 0x00000000 0x1df src/drivers/p_io.o + .debug_macro 0x00000000 0x10 src/drivers/p_io.o + .debug_macro 0x00000000 0x76 src/drivers/p_io.o + .debug_macro 0x00000000 0x16 src/drivers/p_io.o + .debug_macro 0x00000000 0x6db src/drivers/p_io.o + .debug_macro 0x00000000 0xdd8 src/drivers/p_io.o + .debug_macro 0x00000000 0x22 src/drivers/p_io.o + .debug_macro 0x00000000 0x40 src/drivers/p_io.o + .debug_macro 0x00000000 0x1c src/drivers/p_io.o + .debug_macro 0x00000000 0x22 src/drivers/p_io.o + .debug_macro 0x00000000 0xb5 src/drivers/p_io.o + .debug_macro 0x00000000 0x3ad src/drivers/p_io.o + .debug_macro 0x00000000 0x681 src/drivers/p_io.o + .debug_macro 0x00000000 0x8b5 src/drivers/p_io.o + .debug_macro 0x00000000 0x230 src/drivers/p_io.o + .debug_macro 0x00000000 0xd60 src/drivers/p_io.o + .debug_macro 0x00000000 0x4cb src/drivers/p_io.o + .debug_macro 0x00000000 0x9f8 src/drivers/p_io.o + .debug_macro 0x00000000 0x82b src/drivers/p_io.o + .debug_macro 0x00000000 0x455 src/drivers/p_io.o + .debug_macro 0x00000000 0x5e src/drivers/p_io.o + .debug_macro 0x00000000 0x8fd src/drivers/p_io.o + .debug_macro 0x00000000 0x21c src/drivers/p_io.o + .debug_macro 0x00000000 0x95b src/drivers/p_io.o + .debug_macro 0x00000000 0x5e src/drivers/p_io.o + .debug_macro 0x00000000 0x667 src/drivers/p_io.o + .debug_macro 0x00000000 0x3af src/drivers/p_io.o + .debug_macro 0x00000000 0xc7a src/drivers/p_io.o + .debug_macro 0x00000000 0x1092 src/drivers/p_io.o + .debug_macro 0x00000000 0xc4a src/drivers/p_io.o + .debug_macro 0x00000000 0x6ba src/drivers/p_io.o + .debug_macro 0x00000000 0x1bbf src/drivers/p_io.o + .debug_macro 0x00000000 0x1440 src/drivers/p_io.o + .debug_macro 0x00000000 0x344 src/drivers/p_io.o + .debug_macro 0x00000000 0x7c src/drivers/p_io.o + .debug_macro 0x00000000 0xa0 src/drivers/p_io.o + .debug_macro 0x00000000 0x4c src/drivers/p_io.o + .debug_macro 0x00000000 0xca src/drivers/p_io.o + .debug_macro 0x00000000 0x94 src/drivers/p_io.o + .debug_macro 0x00000000 0x58 src/drivers/p_io.o + .debug_macro 0x00000000 0x37d src/drivers/p_io.o + .debug_macro 0x00000000 0x82 src/drivers/p_io.o + .debug_macro 0x00000000 0x18d src/drivers/p_io.o + .debug_macro 0x00000000 0xb8 src/drivers/p_io.o + .debug_macro 0x00000000 0xa0 src/drivers/p_io.o + .debug_macro 0x00000000 0xb8 src/drivers/p_io.o + .debug_macro 0x00000000 0x1c src/drivers/p_io.o + .debug_macro 0x00000000 0x1c src/drivers/p_io.o + .debug_macro 0x00000000 0x1c src/drivers/p_io.o + .debug_macro 0x00000000 0x82 src/drivers/p_io.o + .debug_macro 0x00000000 0x15a src/drivers/p_io.o + .debug_macro 0x00000000 0xdc src/drivers/p_io.o + .debug_macro 0x00000000 0x128 src/drivers/p_io.o + .debug_macro 0x00000000 0x128 src/drivers/p_io.o + .debug_macro 0x00000000 0x128 src/drivers/p_io.o + .debug_macro 0x00000000 0x128 src/drivers/p_io.o + .debug_macro 0x00000000 0x128 src/drivers/p_io.o + .debug_macro 0x00000000 0x128 src/drivers/p_io.o + .debug_macro 0x00000000 0x124 src/drivers/p_io.o + .debug_macro 0x00000000 0xe2 src/drivers/p_io.o + .debug_macro 0x00000000 0xe2 src/drivers/p_io.o + .debug_macro 0x00000000 0xe2 src/drivers/p_io.o + .debug_macro 0x00000000 0xe2 src/drivers/p_io.o + .debug_macro 0x00000000 0xe2 src/drivers/p_io.o + .debug_macro 0x00000000 0x130 src/drivers/p_io.o + .debug_macro 0x00000000 0x106 src/drivers/p_io.o + .debug_macro 0x00000000 0xfa src/drivers/p_io.o + .debug_macro 0x00000000 0x40f src/drivers/p_io.o + .debug_macro 0x00000000 0x40 src/drivers/p_io.o + .debug_macro 0x00000000 0x37d src/drivers/p_io.o + .debug_macro 0x00000000 0x1e52 src/drivers/p_io.o + .debug_macro 0x00000000 0x6d src/drivers/p_io.o + .debug_macro 0x00000000 0x58 src/drivers/p_io.o + .debug_macro 0x00000000 0x35 src/drivers/p_io.o + .debug_macro 0x00000000 0x9c src/drivers/p_io.o + .debug_macro 0x00000000 0x16 src/drivers/p_io.o + .debug_macro 0x00000000 0x35 src/drivers/p_io.o + .debug_macro 0x00000000 0x34d src/drivers/p_io.o + .debug_macro 0x00000000 0x10 src/drivers/p_io.o + .debug_macro 0x00000000 0x58 src/drivers/p_io.o + .debug_macro 0x00000000 0x1f src/drivers/p_io.o + .debug_macro 0x00000000 0x43 src/drivers/p_io.o + .debug_macro 0x00000000 0x20 src/drivers/p_io.o + .debug_macro 0x00000000 0x187 src/drivers/p_io.o + .debug_macro 0x00000000 0x10 src/drivers/p_io.o + .debug_macro 0x00000000 0x1c src/drivers/p_io.o + .debug_macro 0x00000000 0x52 src/drivers/p_io.o + .debug_macro 0x00000000 0x40 src/drivers/p_io.o + .debug_macro 0x00000000 0x10 src/drivers/p_io.o + .debug_macro 0x00000000 0x40 src/drivers/p_io.o + .debug_macro 0x00000000 0xd7 src/drivers/p_io.o + .debug_macro 0x00000000 0x16 src/drivers/p_io.o + .debug_macro 0x00000000 0x18b src/drivers/p_io.o + .debug_macro 0x00000000 0x16 src/drivers/p_io.o + .debug_macro 0x00000000 0x16 src/drivers/p_io.o + .debug_macro 0x00000000 0x29 src/drivers/p_io.o + .debug_macro 0x00000000 0x51 src/drivers/p_io.o + .debug_macro 0x00000000 0x3e src/drivers/p_io.o + .debug_macro 0x00000000 0x3df src/drivers/p_io.o + .debug_macro 0x00000000 0x11 src/drivers/p_io.o + .debug_macro 0x00000000 0x18 src/drivers/p_io.o + .debug_macro 0x00000000 0x16 src/drivers/p_io.o + .debug_macro 0x00000000 0x2e src/drivers/p_io.o + .debug_macro 0x00000000 0x19 src/drivers/p_io.o + .debug_macro 0x00000000 0x1c src/drivers/p_io.o + .debug_macro 0x00000000 0x16 src/drivers/p_io.o + .debug_macro 0x00000000 0x1f src/drivers/p_io.o + .debug_macro 0x00000000 0x2d8 src/drivers/p_io.o + .debug_macro 0x00000000 0xe2 src/drivers/p_io.o + .debug_macro 0x00000000 0x9f4 src/drivers/p_io.o + .debug_macro 0x00000000 0x18 src/drivers/p_io.o + .debug_macro 0x00000000 0xb2 src/drivers/p_io.o + .debug_macro 0x00000000 0x10 src/drivers/p_io.o + .debug_macro 0x00000000 0x57 src/drivers/p_io.o + .debug_macro 0x00000000 0x8f src/drivers/p_io.o + .debug_macro 0x00000000 0x10 src/drivers/p_io.o + .group 0x00000000 0x8 src/drivers/p_usart.o + .group 0x00000000 0x8 src/drivers/p_usart.o + .group 0x00000000 0x8 src/drivers/p_usart.o + .group 0x00000000 0x8 src/drivers/p_usart.o + .group 0x00000000 0x8 src/drivers/p_usart.o + .group 0x00000000 0x8 src/drivers/p_usart.o + .group 0x00000000 0x8 src/drivers/p_usart.o + .group 0x00000000 0x8 src/drivers/p_usart.o + .group 0x00000000 0x8 src/drivers/p_usart.o + .group 0x00000000 0x8 src/drivers/p_usart.o + .group 0x00000000 0x8 src/drivers/p_usart.o + .group 0x00000000 0x8 src/drivers/p_usart.o + .group 0x00000000 0x8 src/drivers/p_usart.o + .group 0x00000000 0x8 src/drivers/p_usart.o + .group 0x00000000 0x8 src/drivers/p_usart.o + .group 0x00000000 0x8 src/drivers/p_usart.o + .group 0x00000000 0x8 src/drivers/p_usart.o + .group 0x00000000 0x8 src/drivers/p_usart.o + .group 0x00000000 0x8 src/drivers/p_usart.o + .group 0x00000000 0x8 src/drivers/p_usart.o + .group 0x00000000 0x8 src/drivers/p_usart.o + .group 0x00000000 0x8 src/drivers/p_usart.o + .group 0x00000000 0x8 src/drivers/p_usart.o + .group 0x00000000 0x8 src/drivers/p_usart.o + .group 0x00000000 0x8 src/drivers/p_usart.o + .group 0x00000000 0x8 src/drivers/p_usart.o + .group 0x00000000 0x8 src/drivers/p_usart.o + .group 0x00000000 0x8 src/drivers/p_usart.o + .group 0x00000000 0x8 src/drivers/p_usart.o + .group 0x00000000 0x8 src/drivers/p_usart.o + .group 0x00000000 0x8 src/drivers/p_usart.o + .group 0x00000000 0x8 src/drivers/p_usart.o + .group 0x00000000 0x8 src/drivers/p_usart.o + .group 0x00000000 0x8 src/drivers/p_usart.o + .group 0x00000000 0x8 src/drivers/p_usart.o + .group 0x00000000 0x8 src/drivers/p_usart.o + .group 0x00000000 0x8 src/drivers/p_usart.o + .group 0x00000000 0x8 src/drivers/p_usart.o + .group 0x00000000 0x8 src/drivers/p_usart.o + .group 0x00000000 0x8 src/drivers/p_usart.o + .group 0x00000000 0x8 src/drivers/p_usart.o + .group 0x00000000 0x8 src/drivers/p_usart.o + .group 0x00000000 0x8 src/drivers/p_usart.o + .group 0x00000000 0x8 src/drivers/p_usart.o + .group 0x00000000 0x8 src/drivers/p_usart.o + .group 0x00000000 0x8 src/drivers/p_usart.o + .group 0x00000000 0x8 src/drivers/p_usart.o + .group 0x00000000 0x8 src/drivers/p_usart.o + .group 0x00000000 0x8 src/drivers/p_usart.o + .group 0x00000000 0x8 src/drivers/p_usart.o + .group 0x00000000 0x8 src/drivers/p_usart.o + .group 0x00000000 0x8 src/drivers/p_usart.o + .group 0x00000000 0x8 src/drivers/p_usart.o + .group 0x00000000 0x8 src/drivers/p_usart.o + .group 0x00000000 0x8 src/drivers/p_usart.o + .group 0x00000000 0x8 src/drivers/p_usart.o + .group 0x00000000 0x8 src/drivers/p_usart.o + .group 0x00000000 0x8 src/drivers/p_usart.o + .group 0x00000000 0x8 src/drivers/p_usart.o + .group 0x00000000 0x8 src/drivers/p_usart.o + .group 0x00000000 0x8 src/drivers/p_usart.o + .group 0x00000000 0x8 src/drivers/p_usart.o + .group 0x00000000 0x8 src/drivers/p_usart.o + .group 0x00000000 0x8 src/drivers/p_usart.o + .group 0x00000000 0x8 src/drivers/p_usart.o + .group 0x00000000 0x8 src/drivers/p_usart.o + .group 0x00000000 0x8 src/drivers/p_usart.o + .group 0x00000000 0x8 src/drivers/p_usart.o + .group 0x00000000 0x8 src/drivers/p_usart.o + .group 0x00000000 0x8 src/drivers/p_usart.o + .group 0x00000000 0x8 src/drivers/p_usart.o + .group 0x00000000 0x8 src/drivers/p_usart.o + .group 0x00000000 0x8 src/drivers/p_usart.o + .group 0x00000000 0x8 src/drivers/p_usart.o + .group 0x00000000 0x8 src/drivers/p_usart.o + .group 0x00000000 0x8 src/drivers/p_usart.o + .group 0x00000000 0x8 src/drivers/p_usart.o + .group 0x00000000 0x8 src/drivers/p_usart.o + .group 0x00000000 0x8 src/drivers/p_usart.o + .group 0x00000000 0x8 src/drivers/p_usart.o + .group 0x00000000 0x8 src/drivers/p_usart.o + .group 0x00000000 0x8 src/drivers/p_usart.o + .group 0x00000000 0x8 src/drivers/p_usart.o + .group 0x00000000 0x8 src/drivers/p_usart.o + .group 0x00000000 0x8 src/drivers/p_usart.o + .group 0x00000000 0x8 src/drivers/p_usart.o + .group 0x00000000 0x8 src/drivers/p_usart.o + .group 0x00000000 0x8 src/drivers/p_usart.o + .group 0x00000000 0x8 src/drivers/p_usart.o + .group 0x00000000 0x8 src/drivers/p_usart.o + .group 0x00000000 0x8 src/drivers/p_usart.o + .group 0x00000000 0x8 src/drivers/p_usart.o + .group 0x00000000 0x8 src/drivers/p_usart.o + .group 0x00000000 0x8 src/drivers/p_usart.o + .group 0x00000000 0x8 src/drivers/p_usart.o + .group 0x00000000 0x8 src/drivers/p_usart.o + .group 0x00000000 0x8 src/drivers/p_usart.o + .group 0x00000000 0x8 src/drivers/p_usart.o + .group 0x00000000 0x8 src/drivers/p_usart.o + .group 0x00000000 0x8 src/drivers/p_usart.o + .group 0x00000000 0x8 src/drivers/p_usart.o + .group 0x00000000 0x8 src/drivers/p_usart.o + .group 0x00000000 0x8 src/drivers/p_usart.o + .group 0x00000000 0x8 src/drivers/p_usart.o + .group 0x00000000 0x8 src/drivers/p_usart.o + .group 0x00000000 0x8 src/drivers/p_usart.o + .group 0x00000000 0x8 src/drivers/p_usart.o + .group 0x00000000 0x8 src/drivers/p_usart.o + .group 0x00000000 0x8 src/drivers/p_usart.o + .group 0x00000000 0x8 src/drivers/p_usart.o + .group 0x00000000 0x8 src/drivers/p_usart.o + .group 0x00000000 0x8 src/drivers/p_usart.o + .group 0x00000000 0x8 src/drivers/p_usart.o + .group 0x00000000 0x8 src/drivers/p_usart.o + .group 0x00000000 0x8 src/drivers/p_usart.o + .group 0x00000000 0x8 src/drivers/p_usart.o + .group 0x00000000 0x8 src/drivers/p_usart.o + .group 0x00000000 0x8 src/drivers/p_usart.o + .group 0x00000000 0x8 src/drivers/p_usart.o + .group 0x00000000 0x8 src/drivers/p_usart.o + .group 0x00000000 0x8 src/drivers/p_usart.o + .group 0x00000000 0x8 src/drivers/p_usart.o + .group 0x00000000 0x8 src/drivers/p_usart.o + .group 0x00000000 0x8 src/drivers/p_usart.o + .group 0x00000000 0x8 src/drivers/p_usart.o + .text 0x00000000 0x0 src/drivers/p_usart.o + .data 0x00000000 0x0 src/drivers/p_usart.o + .bss 0x00000000 0x0 src/drivers/p_usart.o + .bss.cpu_irq_critical_section_counter + 0x00000000 0x4 src/drivers/p_usart.o + .bss.cpu_irq_prev_interrupt_state + 0x00000000 0x1 src/drivers/p_usart.o + .debug_macro 0x00000000 0x8ce src/drivers/p_usart.o + .debug_macro 0x00000000 0x16d src/drivers/p_usart.o + .debug_macro 0x00000000 0x708 src/drivers/p_usart.o + .debug_macro 0x00000000 0x22 src/drivers/p_usart.o + .debug_macro 0x00000000 0x87 src/drivers/p_usart.o + .debug_macro 0x00000000 0x51 src/drivers/p_usart.o + .debug_macro 0x00000000 0xef src/drivers/p_usart.o + .debug_macro 0x00000000 0x6a src/drivers/p_usart.o + .debug_macro 0x00000000 0x1df src/drivers/p_usart.o + .debug_macro 0x00000000 0x10 src/drivers/p_usart.o + .debug_macro 0x00000000 0x76 src/drivers/p_usart.o + .debug_macro 0x00000000 0x16 src/drivers/p_usart.o + .debug_macro 0x00000000 0x6db src/drivers/p_usart.o + .debug_macro 0x00000000 0xdd8 src/drivers/p_usart.o + .debug_macro 0x00000000 0x22 src/drivers/p_usart.o + .debug_macro 0x00000000 0x40 src/drivers/p_usart.o + .debug_macro 0x00000000 0x1c src/drivers/p_usart.o + .debug_macro 0x00000000 0x22 src/drivers/p_usart.o + .debug_macro 0x00000000 0xb5 src/drivers/p_usart.o + .debug_macro 0x00000000 0x3ad src/drivers/p_usart.o + .debug_macro 0x00000000 0x681 src/drivers/p_usart.o + .debug_macro 0x00000000 0x8b5 src/drivers/p_usart.o + .debug_macro 0x00000000 0x230 src/drivers/p_usart.o + .debug_macro 0x00000000 0xd60 src/drivers/p_usart.o + .debug_macro 0x00000000 0x4cb src/drivers/p_usart.o + .debug_macro 0x00000000 0x9f8 src/drivers/p_usart.o + .debug_macro 0x00000000 0x82b src/drivers/p_usart.o + .debug_macro 0x00000000 0x455 src/drivers/p_usart.o + .debug_macro 0x00000000 0x5e src/drivers/p_usart.o + .debug_macro 0x00000000 0x8fd src/drivers/p_usart.o + .debug_macro 0x00000000 0x21c src/drivers/p_usart.o + .debug_macro 0x00000000 0x95b src/drivers/p_usart.o + .debug_macro 0x00000000 0x5e src/drivers/p_usart.o + .debug_macro 0x00000000 0x667 src/drivers/p_usart.o + .debug_macro 0x00000000 0x3af src/drivers/p_usart.o + .debug_macro 0x00000000 0xc7a src/drivers/p_usart.o + .debug_macro 0x00000000 0x1092 src/drivers/p_usart.o + .debug_macro 0x00000000 0xc4a src/drivers/p_usart.o + .debug_macro 0x00000000 0x6ba src/drivers/p_usart.o + .debug_macro 0x00000000 0x1bbf src/drivers/p_usart.o + .debug_macro 0x00000000 0x1440 src/drivers/p_usart.o + .debug_macro 0x00000000 0x344 src/drivers/p_usart.o + .debug_macro 0x00000000 0x7c src/drivers/p_usart.o + .debug_macro 0x00000000 0xa0 src/drivers/p_usart.o + .debug_macro 0x00000000 0x4c src/drivers/p_usart.o + .debug_macro 0x00000000 0xca src/drivers/p_usart.o + .debug_macro 0x00000000 0x94 src/drivers/p_usart.o + .debug_macro 0x00000000 0x58 src/drivers/p_usart.o + .debug_macro 0x00000000 0x37d src/drivers/p_usart.o + .debug_macro 0x00000000 0x82 src/drivers/p_usart.o + .debug_macro 0x00000000 0x18d src/drivers/p_usart.o + .debug_macro 0x00000000 0xb8 src/drivers/p_usart.o + .debug_macro 0x00000000 0xa0 src/drivers/p_usart.o + .debug_macro 0x00000000 0xb8 src/drivers/p_usart.o + .debug_macro 0x00000000 0x1c src/drivers/p_usart.o + .debug_macro 0x00000000 0x1c src/drivers/p_usart.o + .debug_macro 0x00000000 0x1c src/drivers/p_usart.o + .debug_macro 0x00000000 0x82 src/drivers/p_usart.o + .debug_macro 0x00000000 0x15a src/drivers/p_usart.o + .debug_macro 0x00000000 0xdc src/drivers/p_usart.o + .debug_macro 0x00000000 0x128 src/drivers/p_usart.o + .debug_macro 0x00000000 0x128 src/drivers/p_usart.o + .debug_macro 0x00000000 0x128 src/drivers/p_usart.o + .debug_macro 0x00000000 0x128 src/drivers/p_usart.o + .debug_macro 0x00000000 0x128 src/drivers/p_usart.o + .debug_macro 0x00000000 0x128 src/drivers/p_usart.o + .debug_macro 0x00000000 0x124 src/drivers/p_usart.o + .debug_macro 0x00000000 0xe2 src/drivers/p_usart.o + .debug_macro 0x00000000 0xe2 src/drivers/p_usart.o + .debug_macro 0x00000000 0xe2 src/drivers/p_usart.o + .debug_macro 0x00000000 0xe2 src/drivers/p_usart.o + .debug_macro 0x00000000 0xe2 src/drivers/p_usart.o + .debug_macro 0x00000000 0x130 src/drivers/p_usart.o + .debug_macro 0x00000000 0x106 src/drivers/p_usart.o + .debug_macro 0x00000000 0xfa src/drivers/p_usart.o + .debug_macro 0x00000000 0x40f src/drivers/p_usart.o + .debug_macro 0x00000000 0x40 src/drivers/p_usart.o + .debug_macro 0x00000000 0x37d src/drivers/p_usart.o + .debug_macro 0x00000000 0x1e52 src/drivers/p_usart.o + .debug_macro 0x00000000 0x6d src/drivers/p_usart.o + .debug_macro 0x00000000 0x58 src/drivers/p_usart.o + .debug_macro 0x00000000 0x35 src/drivers/p_usart.o + .debug_macro 0x00000000 0x9c src/drivers/p_usart.o + .debug_macro 0x00000000 0x16 src/drivers/p_usart.o + .debug_macro 0x00000000 0x35 src/drivers/p_usart.o + .debug_macro 0x00000000 0x34d src/drivers/p_usart.o + .debug_macro 0x00000000 0x10 src/drivers/p_usart.o + .debug_macro 0x00000000 0x58 src/drivers/p_usart.o + .debug_macro 0x00000000 0x1f src/drivers/p_usart.o + .debug_macro 0x00000000 0x43 src/drivers/p_usart.o + .debug_macro 0x00000000 0x20 src/drivers/p_usart.o + .debug_macro 0x00000000 0x187 src/drivers/p_usart.o + .debug_macro 0x00000000 0x10 src/drivers/p_usart.o + .debug_macro 0x00000000 0x1c src/drivers/p_usart.o + .debug_macro 0x00000000 0x52 src/drivers/p_usart.o + .debug_macro 0x00000000 0x40 src/drivers/p_usart.o + .debug_macro 0x00000000 0x10 src/drivers/p_usart.o + .debug_macro 0x00000000 0x40 src/drivers/p_usart.o + .debug_macro 0x00000000 0xd7 src/drivers/p_usart.o + .debug_macro 0x00000000 0x16 src/drivers/p_usart.o + .debug_macro 0x00000000 0x18b src/drivers/p_usart.o + .debug_macro 0x00000000 0x16 src/drivers/p_usart.o + .debug_macro 0x00000000 0x16 src/drivers/p_usart.o + .debug_macro 0x00000000 0x29 src/drivers/p_usart.o + .debug_macro 0x00000000 0x51 src/drivers/p_usart.o + .debug_macro 0x00000000 0x3e src/drivers/p_usart.o + .debug_macro 0x00000000 0x3df src/drivers/p_usart.o + .debug_macro 0x00000000 0x11 src/drivers/p_usart.o + .debug_macro 0x00000000 0x18 src/drivers/p_usart.o + .debug_macro 0x00000000 0x16 src/drivers/p_usart.o + .debug_macro 0x00000000 0x2e src/drivers/p_usart.o + .debug_macro 0x00000000 0x19 src/drivers/p_usart.o + .debug_macro 0x00000000 0x1c src/drivers/p_usart.o + .debug_macro 0x00000000 0x16 src/drivers/p_usart.o + .debug_macro 0x00000000 0x1f src/drivers/p_usart.o + .debug_macro 0x00000000 0x2d8 src/drivers/p_usart.o + .debug_macro 0x00000000 0xe2 src/drivers/p_usart.o + .debug_macro 0x00000000 0x9f4 src/drivers/p_usart.o + .debug_macro 0x00000000 0x18 src/drivers/p_usart.o + .debug_macro 0x00000000 0xb2 src/drivers/p_usart.o + .debug_macro 0x00000000 0x10 src/drivers/p_usart.o + .debug_macro 0x00000000 0x57 src/drivers/p_usart.o + .debug_macro 0x00000000 0x8f src/drivers/p_usart.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/usart/usart.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/usart/usart.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/usart/usart.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/usart/usart.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/usart/usart.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/usart/usart.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/usart/usart.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/usart/usart.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/usart/usart.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/usart/usart.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/usart/usart.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/usart/usart.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/usart/usart.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/usart/usart.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/usart/usart.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/usart/usart.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/usart/usart.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/usart/usart.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/usart/usart.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/usart/usart.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/usart/usart.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/usart/usart.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/usart/usart.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/usart/usart.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/usart/usart.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/usart/usart.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/usart/usart.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/usart/usart.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/usart/usart.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/usart/usart.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/usart/usart.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/usart/usart.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/usart/usart.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/usart/usart.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/usart/usart.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/usart/usart.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/usart/usart.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/usart/usart.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/usart/usart.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/usart/usart.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/usart/usart.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/usart/usart.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/usart/usart.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/usart/usart.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/usart/usart.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/usart/usart.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/usart/usart.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/usart/usart.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/usart/usart.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/usart/usart.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/usart/usart.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/usart/usart.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/usart/usart.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/usart/usart.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/usart/usart.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/usart/usart.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/usart/usart.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/usart/usart.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/usart/usart.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/usart/usart.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/usart/usart.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/usart/usart.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/usart/usart.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/usart/usart.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/usart/usart.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/usart/usart.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/usart/usart.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/usart/usart.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/usart/usart.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/usart/usart.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/usart/usart.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/usart/usart.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/usart/usart.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/usart/usart.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/usart/usart.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/usart/usart.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/usart/usart.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/usart/usart.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/usart/usart.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/usart/usart.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/usart/usart.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/usart/usart.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/usart/usart.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/usart/usart.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/usart/usart.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/usart/usart.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/usart/usart.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/usart/usart.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/usart/usart.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/usart/usart.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/usart/usart.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/usart/usart.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/usart/usart.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/usart/usart.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/usart/usart.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/usart/usart.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/usart/usart.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/usart/usart.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/usart/usart.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/usart/usart.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/usart/usart.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/usart/usart.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/usart/usart.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/usart/usart.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/usart/usart.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/usart/usart.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/usart/usart.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/usart/usart.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/usart/usart.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/usart/usart.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/usart/usart.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/usart/usart.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/usart/usart.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/usart/usart.o + .text 0x00000000 0x0 src/ASF/sam0/drivers/sercom/usart/usart.o + .data 0x00000000 0x0 src/ASF/sam0/drivers/sercom/usart/usart.o + .bss 0x00000000 0x0 src/ASF/sam0/drivers/sercom/usart/usart.o + .text.usart_read_wait + 0x00000000 0x6a src/ASF/sam0/drivers/sercom/usart/usart.o + .text.usart_read_buffer_wait + 0x00000000 0x98 src/ASF/sam0/drivers/sercom/usart/usart.o + .bss.cpu_irq_critical_section_counter + 0x00000000 0x4 src/ASF/sam0/drivers/sercom/usart/usart.o + .bss.cpu_irq_prev_interrupt_state + 0x00000000 0x1 src/ASF/sam0/drivers/sercom/usart/usart.o + .debug_macro 0x00000000 0x8ce src/ASF/sam0/drivers/sercom/usart/usart.o + .debug_macro 0x00000000 0x16d src/ASF/sam0/drivers/sercom/usart/usart.o + .debug_macro 0x00000000 0x708 src/ASF/sam0/drivers/sercom/usart/usart.o + .debug_macro 0x00000000 0x22 src/ASF/sam0/drivers/sercom/usart/usart.o + .debug_macro 0x00000000 0x87 src/ASF/sam0/drivers/sercom/usart/usart.o + .debug_macro 0x00000000 0x51 src/ASF/sam0/drivers/sercom/usart/usart.o + .debug_macro 0x00000000 0xef src/ASF/sam0/drivers/sercom/usart/usart.o + .debug_macro 0x00000000 0x6a src/ASF/sam0/drivers/sercom/usart/usart.o + .debug_macro 0x00000000 0x1df src/ASF/sam0/drivers/sercom/usart/usart.o + .debug_macro 0x00000000 0x10 src/ASF/sam0/drivers/sercom/usart/usart.o + .debug_macro 0x00000000 0x76 src/ASF/sam0/drivers/sercom/usart/usart.o + .debug_macro 0x00000000 0x16 src/ASF/sam0/drivers/sercom/usart/usart.o + .debug_macro 0x00000000 0x6db src/ASF/sam0/drivers/sercom/usart/usart.o + .debug_macro 0x00000000 0xdd8 src/ASF/sam0/drivers/sercom/usart/usart.o + .debug_macro 0x00000000 0x22 src/ASF/sam0/drivers/sercom/usart/usart.o + .debug_macro 0x00000000 0x40 src/ASF/sam0/drivers/sercom/usart/usart.o + .debug_macro 0x00000000 0x1c src/ASF/sam0/drivers/sercom/usart/usart.o + .debug_macro 0x00000000 0x22 src/ASF/sam0/drivers/sercom/usart/usart.o + .debug_macro 0x00000000 0xb5 src/ASF/sam0/drivers/sercom/usart/usart.o + .debug_macro 0x00000000 0x3ad src/ASF/sam0/drivers/sercom/usart/usart.o + .debug_macro 0x00000000 0x681 src/ASF/sam0/drivers/sercom/usart/usart.o + .debug_macro 0x00000000 0x8b5 src/ASF/sam0/drivers/sercom/usart/usart.o + .debug_macro 0x00000000 0x230 src/ASF/sam0/drivers/sercom/usart/usart.o + .debug_macro 0x00000000 0xd60 src/ASF/sam0/drivers/sercom/usart/usart.o + .debug_macro 0x00000000 0x4cb src/ASF/sam0/drivers/sercom/usart/usart.o + .debug_macro 0x00000000 0x9f8 src/ASF/sam0/drivers/sercom/usart/usart.o + .debug_macro 0x00000000 0x82b src/ASF/sam0/drivers/sercom/usart/usart.o + .debug_macro 0x00000000 0x455 src/ASF/sam0/drivers/sercom/usart/usart.o + .debug_macro 0x00000000 0x5e src/ASF/sam0/drivers/sercom/usart/usart.o + .debug_macro 0x00000000 0x8fd src/ASF/sam0/drivers/sercom/usart/usart.o + .debug_macro 0x00000000 0x21c src/ASF/sam0/drivers/sercom/usart/usart.o + .debug_macro 0x00000000 0x95b src/ASF/sam0/drivers/sercom/usart/usart.o + .debug_macro 0x00000000 0x5e src/ASF/sam0/drivers/sercom/usart/usart.o + .debug_macro 0x00000000 0x667 src/ASF/sam0/drivers/sercom/usart/usart.o + .debug_macro 0x00000000 0x3af src/ASF/sam0/drivers/sercom/usart/usart.o + .debug_macro 0x00000000 0xc7a src/ASF/sam0/drivers/sercom/usart/usart.o + .debug_macro 0x00000000 0x1092 src/ASF/sam0/drivers/sercom/usart/usart.o + .debug_macro 0x00000000 0xc4a src/ASF/sam0/drivers/sercom/usart/usart.o + .debug_macro 0x00000000 0x6ba src/ASF/sam0/drivers/sercom/usart/usart.o + .debug_macro 0x00000000 0x1bbf src/ASF/sam0/drivers/sercom/usart/usart.o + .debug_macro 0x00000000 0x1440 src/ASF/sam0/drivers/sercom/usart/usart.o + .debug_macro 0x00000000 0x344 src/ASF/sam0/drivers/sercom/usart/usart.o + .debug_macro 0x00000000 0x7c src/ASF/sam0/drivers/sercom/usart/usart.o + .debug_macro 0x00000000 0xa0 src/ASF/sam0/drivers/sercom/usart/usart.o + .debug_macro 0x00000000 0x4c src/ASF/sam0/drivers/sercom/usart/usart.o + .debug_macro 0x00000000 0xca src/ASF/sam0/drivers/sercom/usart/usart.o + .debug_macro 0x00000000 0x94 src/ASF/sam0/drivers/sercom/usart/usart.o + .debug_macro 0x00000000 0x58 src/ASF/sam0/drivers/sercom/usart/usart.o + .debug_macro 0x00000000 0x37d src/ASF/sam0/drivers/sercom/usart/usart.o + .debug_macro 0x00000000 0x82 src/ASF/sam0/drivers/sercom/usart/usart.o + .debug_macro 0x00000000 0x18d src/ASF/sam0/drivers/sercom/usart/usart.o + .debug_macro 0x00000000 0xb8 src/ASF/sam0/drivers/sercom/usart/usart.o + .debug_macro 0x00000000 0xa0 src/ASF/sam0/drivers/sercom/usart/usart.o + .debug_macro 0x00000000 0xb8 src/ASF/sam0/drivers/sercom/usart/usart.o + .debug_macro 0x00000000 0x1c src/ASF/sam0/drivers/sercom/usart/usart.o + .debug_macro 0x00000000 0x1c src/ASF/sam0/drivers/sercom/usart/usart.o + .debug_macro 0x00000000 0x1c src/ASF/sam0/drivers/sercom/usart/usart.o + .debug_macro 0x00000000 0x82 src/ASF/sam0/drivers/sercom/usart/usart.o + .debug_macro 0x00000000 0x15a src/ASF/sam0/drivers/sercom/usart/usart.o + .debug_macro 0x00000000 0xdc src/ASF/sam0/drivers/sercom/usart/usart.o + .debug_macro 0x00000000 0x128 src/ASF/sam0/drivers/sercom/usart/usart.o + .debug_macro 0x00000000 0x128 src/ASF/sam0/drivers/sercom/usart/usart.o + .debug_macro 0x00000000 0x128 src/ASF/sam0/drivers/sercom/usart/usart.o + .debug_macro 0x00000000 0x128 src/ASF/sam0/drivers/sercom/usart/usart.o + .debug_macro 0x00000000 0x128 src/ASF/sam0/drivers/sercom/usart/usart.o + .debug_macro 0x00000000 0x128 src/ASF/sam0/drivers/sercom/usart/usart.o + .debug_macro 0x00000000 0x124 src/ASF/sam0/drivers/sercom/usart/usart.o + .debug_macro 0x00000000 0xe2 src/ASF/sam0/drivers/sercom/usart/usart.o + .debug_macro 0x00000000 0xe2 src/ASF/sam0/drivers/sercom/usart/usart.o + .debug_macro 0x00000000 0xe2 src/ASF/sam0/drivers/sercom/usart/usart.o + .debug_macro 0x00000000 0xe2 src/ASF/sam0/drivers/sercom/usart/usart.o + .debug_macro 0x00000000 0xe2 src/ASF/sam0/drivers/sercom/usart/usart.o + .debug_macro 0x00000000 0x130 src/ASF/sam0/drivers/sercom/usart/usart.o + .debug_macro 0x00000000 0x106 src/ASF/sam0/drivers/sercom/usart/usart.o + .debug_macro 0x00000000 0xfa src/ASF/sam0/drivers/sercom/usart/usart.o + .debug_macro 0x00000000 0x40f src/ASF/sam0/drivers/sercom/usart/usart.o + .debug_macro 0x00000000 0x40 src/ASF/sam0/drivers/sercom/usart/usart.o + .debug_macro 0x00000000 0x37d src/ASF/sam0/drivers/sercom/usart/usart.o + .debug_macro 0x00000000 0x1e52 src/ASF/sam0/drivers/sercom/usart/usart.o + .debug_macro 0x00000000 0x6d src/ASF/sam0/drivers/sercom/usart/usart.o + .debug_macro 0x00000000 0x58 src/ASF/sam0/drivers/sercom/usart/usart.o + .debug_macro 0x00000000 0x35 src/ASF/sam0/drivers/sercom/usart/usart.o + .debug_macro 0x00000000 0x9c src/ASF/sam0/drivers/sercom/usart/usart.o + .debug_macro 0x00000000 0x16 src/ASF/sam0/drivers/sercom/usart/usart.o + .debug_macro 0x00000000 0x35 src/ASF/sam0/drivers/sercom/usart/usart.o + .debug_macro 0x00000000 0x34d src/ASF/sam0/drivers/sercom/usart/usart.o + .debug_macro 0x00000000 0x10 src/ASF/sam0/drivers/sercom/usart/usart.o + .debug_macro 0x00000000 0x58 src/ASF/sam0/drivers/sercom/usart/usart.o + .debug_macro 0x00000000 0x1f src/ASF/sam0/drivers/sercom/usart/usart.o + .debug_macro 0x00000000 0x43 src/ASF/sam0/drivers/sercom/usart/usart.o + .debug_macro 0x00000000 0x20 src/ASF/sam0/drivers/sercom/usart/usart.o + .debug_macro 0x00000000 0x187 src/ASF/sam0/drivers/sercom/usart/usart.o + .debug_macro 0x00000000 0x10 src/ASF/sam0/drivers/sercom/usart/usart.o + .debug_macro 0x00000000 0x1c src/ASF/sam0/drivers/sercom/usart/usart.o + .debug_macro 0x00000000 0x52 src/ASF/sam0/drivers/sercom/usart/usart.o + .debug_macro 0x00000000 0x40 src/ASF/sam0/drivers/sercom/usart/usart.o + .debug_macro 0x00000000 0x10 src/ASF/sam0/drivers/sercom/usart/usart.o + .debug_macro 0x00000000 0x40 src/ASF/sam0/drivers/sercom/usart/usart.o + .debug_macro 0x00000000 0xd7 src/ASF/sam0/drivers/sercom/usart/usart.o + .debug_macro 0x00000000 0x16 src/ASF/sam0/drivers/sercom/usart/usart.o + .debug_macro 0x00000000 0x18b src/ASF/sam0/drivers/sercom/usart/usart.o + .debug_macro 0x00000000 0x16 src/ASF/sam0/drivers/sercom/usart/usart.o + .debug_macro 0x00000000 0x16 src/ASF/sam0/drivers/sercom/usart/usart.o + .debug_macro 0x00000000 0x29 src/ASF/sam0/drivers/sercom/usart/usart.o + .debug_macro 0x00000000 0x51 src/ASF/sam0/drivers/sercom/usart/usart.o + .debug_macro 0x00000000 0x3e src/ASF/sam0/drivers/sercom/usart/usart.o + .debug_macro 0x00000000 0x3df src/ASF/sam0/drivers/sercom/usart/usart.o + .debug_macro 0x00000000 0x11 src/ASF/sam0/drivers/sercom/usart/usart.o + .debug_macro 0x00000000 0x18 src/ASF/sam0/drivers/sercom/usart/usart.o + .debug_macro 0x00000000 0x16 src/ASF/sam0/drivers/sercom/usart/usart.o + .debug_macro 0x00000000 0x2e src/ASF/sam0/drivers/sercom/usart/usart.o + .debug_macro 0x00000000 0xb2 src/ASF/sam0/drivers/sercom/usart/usart.o + .debug_macro 0x00000000 0x10 src/ASF/sam0/drivers/sercom/usart/usart.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/usart/usart_interrupt.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/usart/usart_interrupt.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/usart/usart_interrupt.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/usart/usart_interrupt.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/usart/usart_interrupt.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/usart/usart_interrupt.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/usart/usart_interrupt.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/usart/usart_interrupt.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/usart/usart_interrupt.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/usart/usart_interrupt.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/usart/usart_interrupt.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/usart/usart_interrupt.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/usart/usart_interrupt.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/usart/usart_interrupt.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/usart/usart_interrupt.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/usart/usart_interrupt.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/usart/usart_interrupt.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/usart/usart_interrupt.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/usart/usart_interrupt.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/usart/usart_interrupt.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/usart/usart_interrupt.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/usart/usart_interrupt.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/usart/usart_interrupt.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/usart/usart_interrupt.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/usart/usart_interrupt.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/usart/usart_interrupt.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/usart/usart_interrupt.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/usart/usart_interrupt.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/usart/usart_interrupt.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/usart/usart_interrupt.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/usart/usart_interrupt.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/usart/usart_interrupt.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/usart/usart_interrupt.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/usart/usart_interrupt.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/usart/usart_interrupt.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/usart/usart_interrupt.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/usart/usart_interrupt.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/usart/usart_interrupt.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/usart/usart_interrupt.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/usart/usart_interrupt.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/usart/usart_interrupt.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/usart/usart_interrupt.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/usart/usart_interrupt.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/usart/usart_interrupt.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/usart/usart_interrupt.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/usart/usart_interrupt.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/usart/usart_interrupt.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/usart/usart_interrupt.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/usart/usart_interrupt.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/usart/usart_interrupt.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/usart/usart_interrupt.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/usart/usart_interrupt.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/usart/usart_interrupt.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/usart/usart_interrupt.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/usart/usart_interrupt.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/usart/usart_interrupt.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/usart/usart_interrupt.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/usart/usart_interrupt.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/usart/usart_interrupt.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/usart/usart_interrupt.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/usart/usart_interrupt.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/usart/usart_interrupt.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/usart/usart_interrupt.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/usart/usart_interrupt.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/usart/usart_interrupt.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/usart/usart_interrupt.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/usart/usart_interrupt.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/usart/usart_interrupt.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/usart/usart_interrupt.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/usart/usart_interrupt.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/usart/usart_interrupt.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/usart/usart_interrupt.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/usart/usart_interrupt.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/usart/usart_interrupt.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/usart/usart_interrupt.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/usart/usart_interrupt.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/usart/usart_interrupt.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/usart/usart_interrupt.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/usart/usart_interrupt.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/usart/usart_interrupt.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/usart/usart_interrupt.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/usart/usart_interrupt.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/usart/usart_interrupt.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/usart/usart_interrupt.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/usart/usart_interrupt.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/usart/usart_interrupt.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/usart/usart_interrupt.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/usart/usart_interrupt.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/usart/usart_interrupt.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/usart/usart_interrupt.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/usart/usart_interrupt.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/usart/usart_interrupt.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/usart/usart_interrupt.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/usart/usart_interrupt.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/usart/usart_interrupt.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/usart/usart_interrupt.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/usart/usart_interrupt.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/usart/usart_interrupt.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/usart/usart_interrupt.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/usart/usart_interrupt.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/usart/usart_interrupt.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/usart/usart_interrupt.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/usart/usart_interrupt.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/usart/usart_interrupt.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/usart/usart_interrupt.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/usart/usart_interrupt.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/usart/usart_interrupt.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/usart/usart_interrupt.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/usart/usart_interrupt.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/usart/usart_interrupt.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/usart/usart_interrupt.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/usart/usart_interrupt.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/usart/usart_interrupt.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/usart/usart_interrupt.o + .text 0x00000000 0x0 src/ASF/sam0/drivers/sercom/usart/usart_interrupt.o + .data 0x00000000 0x0 src/ASF/sam0/drivers/sercom/usart/usart_interrupt.o + .bss 0x00000000 0x0 src/ASF/sam0/drivers/sercom/usart/usart_interrupt.o + .text._usart_write_buffer + 0x00000000 0x3c src/ASF/sam0/drivers/sercom/usart/usart_interrupt.o + .text.usart_unregister_callback + 0x00000000 0x18 src/ASF/sam0/drivers/sercom/usart/usart_interrupt.o + .text.usart_write_job + 0x00000000 0x1c src/ASF/sam0/drivers/sercom/usart/usart_interrupt.o + .text.usart_write_buffer_job + 0x00000000 0x20 src/ASF/sam0/drivers/sercom/usart/usart_interrupt.o + .text.usart_read_buffer_job + 0x00000000 0x20 src/ASF/sam0/drivers/sercom/usart/usart_interrupt.o + .text.usart_abort_job + 0x00000000 0x20 src/ASF/sam0/drivers/sercom/usart/usart_interrupt.o + .text.usart_get_job_status + 0x00000000 0x1c src/ASF/sam0/drivers/sercom/usart/usart_interrupt.o + .bss.cpu_irq_critical_section_counter + 0x00000000 0x4 src/ASF/sam0/drivers/sercom/usart/usart_interrupt.o + .bss.cpu_irq_prev_interrupt_state + 0x00000000 0x1 src/ASF/sam0/drivers/sercom/usart/usart_interrupt.o + .debug_macro 0x00000000 0x8ce src/ASF/sam0/drivers/sercom/usart/usart_interrupt.o + .debug_macro 0x00000000 0x16d src/ASF/sam0/drivers/sercom/usart/usart_interrupt.o + .debug_macro 0x00000000 0x708 src/ASF/sam0/drivers/sercom/usart/usart_interrupt.o + .debug_macro 0x00000000 0x22 src/ASF/sam0/drivers/sercom/usart/usart_interrupt.o + .debug_macro 0x00000000 0x87 src/ASF/sam0/drivers/sercom/usart/usart_interrupt.o + .debug_macro 0x00000000 0x51 src/ASF/sam0/drivers/sercom/usart/usart_interrupt.o + .debug_macro 0x00000000 0xef src/ASF/sam0/drivers/sercom/usart/usart_interrupt.o + .debug_macro 0x00000000 0x6a src/ASF/sam0/drivers/sercom/usart/usart_interrupt.o + .debug_macro 0x00000000 0x1df src/ASF/sam0/drivers/sercom/usart/usart_interrupt.o + .debug_macro 0x00000000 0x10 src/ASF/sam0/drivers/sercom/usart/usart_interrupt.o + .debug_macro 0x00000000 0x76 src/ASF/sam0/drivers/sercom/usart/usart_interrupt.o + .debug_macro 0x00000000 0x16 src/ASF/sam0/drivers/sercom/usart/usart_interrupt.o + .debug_macro 0x00000000 0x6db src/ASF/sam0/drivers/sercom/usart/usart_interrupt.o + .debug_macro 0x00000000 0xdd8 src/ASF/sam0/drivers/sercom/usart/usart_interrupt.o + .debug_macro 0x00000000 0x22 src/ASF/sam0/drivers/sercom/usart/usart_interrupt.o + .debug_macro 0x00000000 0x40 src/ASF/sam0/drivers/sercom/usart/usart_interrupt.o + .debug_macro 0x00000000 0x1c src/ASF/sam0/drivers/sercom/usart/usart_interrupt.o + .debug_macro 0x00000000 0x22 src/ASF/sam0/drivers/sercom/usart/usart_interrupt.o + .debug_macro 0x00000000 0xb5 src/ASF/sam0/drivers/sercom/usart/usart_interrupt.o + .debug_macro 0x00000000 0x3ad src/ASF/sam0/drivers/sercom/usart/usart_interrupt.o + .debug_macro 0x00000000 0x681 src/ASF/sam0/drivers/sercom/usart/usart_interrupt.o + .debug_macro 0x00000000 0x8b5 src/ASF/sam0/drivers/sercom/usart/usart_interrupt.o + .debug_macro 0x00000000 0x230 src/ASF/sam0/drivers/sercom/usart/usart_interrupt.o + .debug_macro 0x00000000 0xd60 src/ASF/sam0/drivers/sercom/usart/usart_interrupt.o + .debug_macro 0x00000000 0x4cb src/ASF/sam0/drivers/sercom/usart/usart_interrupt.o + .debug_macro 0x00000000 0x9f8 src/ASF/sam0/drivers/sercom/usart/usart_interrupt.o + .debug_macro 0x00000000 0x82b src/ASF/sam0/drivers/sercom/usart/usart_interrupt.o + .debug_macro 0x00000000 0x455 src/ASF/sam0/drivers/sercom/usart/usart_interrupt.o + .debug_macro 0x00000000 0x5e src/ASF/sam0/drivers/sercom/usart/usart_interrupt.o + .debug_macro 0x00000000 0x8fd src/ASF/sam0/drivers/sercom/usart/usart_interrupt.o + .debug_macro 0x00000000 0x21c src/ASF/sam0/drivers/sercom/usart/usart_interrupt.o + .debug_macro 0x00000000 0x95b src/ASF/sam0/drivers/sercom/usart/usart_interrupt.o + .debug_macro 0x00000000 0x5e src/ASF/sam0/drivers/sercom/usart/usart_interrupt.o + .debug_macro 0x00000000 0x667 src/ASF/sam0/drivers/sercom/usart/usart_interrupt.o + .debug_macro 0x00000000 0x3af src/ASF/sam0/drivers/sercom/usart/usart_interrupt.o + .debug_macro 0x00000000 0xc7a src/ASF/sam0/drivers/sercom/usart/usart_interrupt.o + .debug_macro 0x00000000 0x1092 src/ASF/sam0/drivers/sercom/usart/usart_interrupt.o + .debug_macro 0x00000000 0xc4a src/ASF/sam0/drivers/sercom/usart/usart_interrupt.o + .debug_macro 0x00000000 0x6ba src/ASF/sam0/drivers/sercom/usart/usart_interrupt.o + .debug_macro 0x00000000 0x1bbf src/ASF/sam0/drivers/sercom/usart/usart_interrupt.o + .debug_macro 0x00000000 0x1440 src/ASF/sam0/drivers/sercom/usart/usart_interrupt.o + .debug_macro 0x00000000 0x344 src/ASF/sam0/drivers/sercom/usart/usart_interrupt.o + .debug_macro 0x00000000 0x7c src/ASF/sam0/drivers/sercom/usart/usart_interrupt.o + .debug_macro 0x00000000 0xa0 src/ASF/sam0/drivers/sercom/usart/usart_interrupt.o + .debug_macro 0x00000000 0x4c src/ASF/sam0/drivers/sercom/usart/usart_interrupt.o + .debug_macro 0x00000000 0xca src/ASF/sam0/drivers/sercom/usart/usart_interrupt.o + .debug_macro 0x00000000 0x94 src/ASF/sam0/drivers/sercom/usart/usart_interrupt.o + .debug_macro 0x00000000 0x58 src/ASF/sam0/drivers/sercom/usart/usart_interrupt.o + .debug_macro 0x00000000 0x37d src/ASF/sam0/drivers/sercom/usart/usart_interrupt.o + .debug_macro 0x00000000 0x82 src/ASF/sam0/drivers/sercom/usart/usart_interrupt.o + .debug_macro 0x00000000 0x18d src/ASF/sam0/drivers/sercom/usart/usart_interrupt.o + .debug_macro 0x00000000 0xb8 src/ASF/sam0/drivers/sercom/usart/usart_interrupt.o + .debug_macro 0x00000000 0xa0 src/ASF/sam0/drivers/sercom/usart/usart_interrupt.o + .debug_macro 0x00000000 0xb8 src/ASF/sam0/drivers/sercom/usart/usart_interrupt.o + .debug_macro 0x00000000 0x1c src/ASF/sam0/drivers/sercom/usart/usart_interrupt.o + .debug_macro 0x00000000 0x1c src/ASF/sam0/drivers/sercom/usart/usart_interrupt.o + .debug_macro 0x00000000 0x1c src/ASF/sam0/drivers/sercom/usart/usart_interrupt.o + .debug_macro 0x00000000 0x82 src/ASF/sam0/drivers/sercom/usart/usart_interrupt.o + .debug_macro 0x00000000 0x15a src/ASF/sam0/drivers/sercom/usart/usart_interrupt.o + .debug_macro 0x00000000 0xdc src/ASF/sam0/drivers/sercom/usart/usart_interrupt.o + .debug_macro 0x00000000 0x128 src/ASF/sam0/drivers/sercom/usart/usart_interrupt.o + .debug_macro 0x00000000 0x128 src/ASF/sam0/drivers/sercom/usart/usart_interrupt.o + .debug_macro 0x00000000 0x128 src/ASF/sam0/drivers/sercom/usart/usart_interrupt.o + .debug_macro 0x00000000 0x128 src/ASF/sam0/drivers/sercom/usart/usart_interrupt.o + .debug_macro 0x00000000 0x128 src/ASF/sam0/drivers/sercom/usart/usart_interrupt.o + .debug_macro 0x00000000 0x128 src/ASF/sam0/drivers/sercom/usart/usart_interrupt.o + .debug_macro 0x00000000 0x124 src/ASF/sam0/drivers/sercom/usart/usart_interrupt.o + .debug_macro 0x00000000 0xe2 src/ASF/sam0/drivers/sercom/usart/usart_interrupt.o + .debug_macro 0x00000000 0xe2 src/ASF/sam0/drivers/sercom/usart/usart_interrupt.o + .debug_macro 0x00000000 0xe2 src/ASF/sam0/drivers/sercom/usart/usart_interrupt.o + .debug_macro 0x00000000 0xe2 src/ASF/sam0/drivers/sercom/usart/usart_interrupt.o + .debug_macro 0x00000000 0xe2 src/ASF/sam0/drivers/sercom/usart/usart_interrupt.o + .debug_macro 0x00000000 0x130 src/ASF/sam0/drivers/sercom/usart/usart_interrupt.o + .debug_macro 0x00000000 0x106 src/ASF/sam0/drivers/sercom/usart/usart_interrupt.o + .debug_macro 0x00000000 0xfa src/ASF/sam0/drivers/sercom/usart/usart_interrupt.o + .debug_macro 0x00000000 0x40f src/ASF/sam0/drivers/sercom/usart/usart_interrupt.o + .debug_macro 0x00000000 0x40 src/ASF/sam0/drivers/sercom/usart/usart_interrupt.o + .debug_macro 0x00000000 0x37d src/ASF/sam0/drivers/sercom/usart/usart_interrupt.o + .debug_macro 0x00000000 0x1e52 src/ASF/sam0/drivers/sercom/usart/usart_interrupt.o + .debug_macro 0x00000000 0x6d src/ASF/sam0/drivers/sercom/usart/usart_interrupt.o + .debug_macro 0x00000000 0x58 src/ASF/sam0/drivers/sercom/usart/usart_interrupt.o + .debug_macro 0x00000000 0x35 src/ASF/sam0/drivers/sercom/usart/usart_interrupt.o + .debug_macro 0x00000000 0x9c src/ASF/sam0/drivers/sercom/usart/usart_interrupt.o + .debug_macro 0x00000000 0x16 src/ASF/sam0/drivers/sercom/usart/usart_interrupt.o + .debug_macro 0x00000000 0x35 src/ASF/sam0/drivers/sercom/usart/usart_interrupt.o + .debug_macro 0x00000000 0x34d src/ASF/sam0/drivers/sercom/usart/usart_interrupt.o + .debug_macro 0x00000000 0x10 src/ASF/sam0/drivers/sercom/usart/usart_interrupt.o + .debug_macro 0x00000000 0x58 src/ASF/sam0/drivers/sercom/usart/usart_interrupt.o + .debug_macro 0x00000000 0x1f src/ASF/sam0/drivers/sercom/usart/usart_interrupt.o + .debug_macro 0x00000000 0x43 src/ASF/sam0/drivers/sercom/usart/usart_interrupt.o + .debug_macro 0x00000000 0x20 src/ASF/sam0/drivers/sercom/usart/usart_interrupt.o + .debug_macro 0x00000000 0x187 src/ASF/sam0/drivers/sercom/usart/usart_interrupt.o + .debug_macro 0x00000000 0x10 src/ASF/sam0/drivers/sercom/usart/usart_interrupt.o + .debug_macro 0x00000000 0x1c src/ASF/sam0/drivers/sercom/usart/usart_interrupt.o + .debug_macro 0x00000000 0x52 src/ASF/sam0/drivers/sercom/usart/usart_interrupt.o + .debug_macro 0x00000000 0x40 src/ASF/sam0/drivers/sercom/usart/usart_interrupt.o + .debug_macro 0x00000000 0x10 src/ASF/sam0/drivers/sercom/usart/usart_interrupt.o + .debug_macro 0x00000000 0x40 src/ASF/sam0/drivers/sercom/usart/usart_interrupt.o + .debug_macro 0x00000000 0xd7 src/ASF/sam0/drivers/sercom/usart/usart_interrupt.o + .debug_macro 0x00000000 0x16 src/ASF/sam0/drivers/sercom/usart/usart_interrupt.o + .debug_macro 0x00000000 0x18b src/ASF/sam0/drivers/sercom/usart/usart_interrupt.o + .debug_macro 0x00000000 0x16 src/ASF/sam0/drivers/sercom/usart/usart_interrupt.o + .debug_macro 0x00000000 0x16 src/ASF/sam0/drivers/sercom/usart/usart_interrupt.o + .debug_macro 0x00000000 0x29 src/ASF/sam0/drivers/sercom/usart/usart_interrupt.o + .debug_macro 0x00000000 0x51 src/ASF/sam0/drivers/sercom/usart/usart_interrupt.o + .debug_macro 0x00000000 0x3e src/ASF/sam0/drivers/sercom/usart/usart_interrupt.o + .debug_macro 0x00000000 0x3df src/ASF/sam0/drivers/sercom/usart/usart_interrupt.o + .debug_macro 0x00000000 0x11 src/ASF/sam0/drivers/sercom/usart/usart_interrupt.o + .debug_macro 0x00000000 0x18 src/ASF/sam0/drivers/sercom/usart/usart_interrupt.o + .debug_macro 0x00000000 0x16 src/ASF/sam0/drivers/sercom/usart/usart_interrupt.o + .debug_macro 0x00000000 0x2e src/ASF/sam0/drivers/sercom/usart/usart_interrupt.o + .debug_macro 0x00000000 0xb2 src/ASF/sam0/drivers/sercom/usart/usart_interrupt.o + .debug_macro 0x00000000 0x10 src/ASF/sam0/drivers/sercom/usart/usart_interrupt.o + .debug_macro 0x00000000 0x51 src/ASF/sam0/drivers/sercom/usart/usart_interrupt.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/sercom_interrupt.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/sercom_interrupt.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/sercom_interrupt.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/sercom_interrupt.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/sercom_interrupt.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/sercom_interrupt.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/sercom_interrupt.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/sercom_interrupt.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/sercom_interrupt.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/sercom_interrupt.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/sercom_interrupt.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/sercom_interrupt.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/sercom_interrupt.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/sercom_interrupt.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/sercom_interrupt.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/sercom_interrupt.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/sercom_interrupt.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/sercom_interrupt.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/sercom_interrupt.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/sercom_interrupt.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/sercom_interrupt.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/sercom_interrupt.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/sercom_interrupt.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/sercom_interrupt.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/sercom_interrupt.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/sercom_interrupt.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/sercom_interrupt.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/sercom_interrupt.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/sercom_interrupt.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/sercom_interrupt.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/sercom_interrupt.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/sercom_interrupt.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/sercom_interrupt.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/sercom_interrupt.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/sercom_interrupt.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/sercom_interrupt.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/sercom_interrupt.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/sercom_interrupt.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/sercom_interrupt.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/sercom_interrupt.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/sercom_interrupt.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/sercom_interrupt.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/sercom_interrupt.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/sercom_interrupt.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/sercom_interrupt.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/sercom_interrupt.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/sercom_interrupt.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/sercom_interrupt.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/sercom_interrupt.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/sercom_interrupt.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/sercom_interrupt.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/sercom_interrupt.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/sercom_interrupt.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/sercom_interrupt.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/sercom_interrupt.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/sercom_interrupt.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/sercom_interrupt.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/sercom_interrupt.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/sercom_interrupt.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/sercom_interrupt.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/sercom_interrupt.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/sercom_interrupt.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/sercom_interrupt.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/sercom_interrupt.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/sercom_interrupt.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/sercom_interrupt.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/sercom_interrupt.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/sercom_interrupt.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/sercom_interrupt.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/sercom_interrupt.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/sercom_interrupt.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/sercom_interrupt.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/sercom_interrupt.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/sercom_interrupt.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/sercom_interrupt.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/sercom_interrupt.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/sercom_interrupt.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/sercom_interrupt.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/sercom_interrupt.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/sercom_interrupt.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/sercom_interrupt.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/sercom_interrupt.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/sercom_interrupt.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/sercom_interrupt.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/sercom_interrupt.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/sercom_interrupt.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/sercom_interrupt.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/sercom_interrupt.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/sercom_interrupt.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/sercom_interrupt.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/sercom_interrupt.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/sercom_interrupt.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/sercom_interrupt.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/sercom_interrupt.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/sercom_interrupt.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/sercom_interrupt.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/sercom_interrupt.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/sercom_interrupt.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/sercom_interrupt.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/sercom_interrupt.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/sercom_interrupt.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/sercom_interrupt.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/sercom_interrupt.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/sercom_interrupt.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/sercom_interrupt.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/sercom_interrupt.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/sercom_interrupt.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/sercom_interrupt.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/sercom_interrupt.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/sercom_interrupt.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/sercom_interrupt.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/sercom_interrupt.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/sercom/sercom_interrupt.o + .text 0x00000000 0x0 src/ASF/sam0/drivers/sercom/sercom_interrupt.o + .data 0x00000000 0x0 src/ASF/sam0/drivers/sercom/sercom_interrupt.o + .bss 0x00000000 0x0 src/ASF/sam0/drivers/sercom/sercom_interrupt.o + .bss.cpu_irq_critical_section_counter + 0x00000000 0x4 src/ASF/sam0/drivers/sercom/sercom_interrupt.o + .bss.cpu_irq_prev_interrupt_state + 0x00000000 0x1 src/ASF/sam0/drivers/sercom/sercom_interrupt.o + .debug_macro 0x00000000 0x8ce src/ASF/sam0/drivers/sercom/sercom_interrupt.o + .debug_macro 0x00000000 0x16d src/ASF/sam0/drivers/sercom/sercom_interrupt.o + .debug_macro 0x00000000 0x708 src/ASF/sam0/drivers/sercom/sercom_interrupt.o + .debug_macro 0x00000000 0x22 src/ASF/sam0/drivers/sercom/sercom_interrupt.o + .debug_macro 0x00000000 0x87 src/ASF/sam0/drivers/sercom/sercom_interrupt.o + .debug_macro 0x00000000 0x51 src/ASF/sam0/drivers/sercom/sercom_interrupt.o + .debug_macro 0x00000000 0xef src/ASF/sam0/drivers/sercom/sercom_interrupt.o + .debug_macro 0x00000000 0x6a src/ASF/sam0/drivers/sercom/sercom_interrupt.o + .debug_macro 0x00000000 0x1df src/ASF/sam0/drivers/sercom/sercom_interrupt.o + .debug_macro 0x00000000 0x10 src/ASF/sam0/drivers/sercom/sercom_interrupt.o + .debug_macro 0x00000000 0x76 src/ASF/sam0/drivers/sercom/sercom_interrupt.o + .debug_macro 0x00000000 0x16 src/ASF/sam0/drivers/sercom/sercom_interrupt.o + .debug_macro 0x00000000 0x6db src/ASF/sam0/drivers/sercom/sercom_interrupt.o + .debug_macro 0x00000000 0xdd8 src/ASF/sam0/drivers/sercom/sercom_interrupt.o + .debug_macro 0x00000000 0x22 src/ASF/sam0/drivers/sercom/sercom_interrupt.o + .debug_macro 0x00000000 0x40 src/ASF/sam0/drivers/sercom/sercom_interrupt.o + .debug_macro 0x00000000 0x1c src/ASF/sam0/drivers/sercom/sercom_interrupt.o + .debug_macro 0x00000000 0x22 src/ASF/sam0/drivers/sercom/sercom_interrupt.o + .debug_macro 0x00000000 0xb5 src/ASF/sam0/drivers/sercom/sercom_interrupt.o + .debug_macro 0x00000000 0x3ad src/ASF/sam0/drivers/sercom/sercom_interrupt.o + .debug_macro 0x00000000 0x681 src/ASF/sam0/drivers/sercom/sercom_interrupt.o + .debug_macro 0x00000000 0x8b5 src/ASF/sam0/drivers/sercom/sercom_interrupt.o + .debug_macro 0x00000000 0x230 src/ASF/sam0/drivers/sercom/sercom_interrupt.o + .debug_macro 0x00000000 0xd60 src/ASF/sam0/drivers/sercom/sercom_interrupt.o + .debug_macro 0x00000000 0x4cb src/ASF/sam0/drivers/sercom/sercom_interrupt.o + .debug_macro 0x00000000 0x9f8 src/ASF/sam0/drivers/sercom/sercom_interrupt.o + .debug_macro 0x00000000 0x82b src/ASF/sam0/drivers/sercom/sercom_interrupt.o + .debug_macro 0x00000000 0x455 src/ASF/sam0/drivers/sercom/sercom_interrupt.o + .debug_macro 0x00000000 0x5e src/ASF/sam0/drivers/sercom/sercom_interrupt.o + .debug_macro 0x00000000 0x8fd src/ASF/sam0/drivers/sercom/sercom_interrupt.o + .debug_macro 0x00000000 0x21c src/ASF/sam0/drivers/sercom/sercom_interrupt.o + .debug_macro 0x00000000 0x95b src/ASF/sam0/drivers/sercom/sercom_interrupt.o + .debug_macro 0x00000000 0x5e src/ASF/sam0/drivers/sercom/sercom_interrupt.o + .debug_macro 0x00000000 0x667 src/ASF/sam0/drivers/sercom/sercom_interrupt.o + .debug_macro 0x00000000 0x3af src/ASF/sam0/drivers/sercom/sercom_interrupt.o + .debug_macro 0x00000000 0xc7a src/ASF/sam0/drivers/sercom/sercom_interrupt.o + .debug_macro 0x00000000 0x1092 src/ASF/sam0/drivers/sercom/sercom_interrupt.o + .debug_macro 0x00000000 0xc4a src/ASF/sam0/drivers/sercom/sercom_interrupt.o + .debug_macro 0x00000000 0x6ba src/ASF/sam0/drivers/sercom/sercom_interrupt.o + .debug_macro 0x00000000 0x1bbf src/ASF/sam0/drivers/sercom/sercom_interrupt.o + .debug_macro 0x00000000 0x1440 src/ASF/sam0/drivers/sercom/sercom_interrupt.o + .debug_macro 0x00000000 0x344 src/ASF/sam0/drivers/sercom/sercom_interrupt.o + .debug_macro 0x00000000 0x7c src/ASF/sam0/drivers/sercom/sercom_interrupt.o + .debug_macro 0x00000000 0xa0 src/ASF/sam0/drivers/sercom/sercom_interrupt.o + .debug_macro 0x00000000 0x4c src/ASF/sam0/drivers/sercom/sercom_interrupt.o + .debug_macro 0x00000000 0xca src/ASF/sam0/drivers/sercom/sercom_interrupt.o + .debug_macro 0x00000000 0x94 src/ASF/sam0/drivers/sercom/sercom_interrupt.o + .debug_macro 0x00000000 0x58 src/ASF/sam0/drivers/sercom/sercom_interrupt.o + .debug_macro 0x00000000 0x37d src/ASF/sam0/drivers/sercom/sercom_interrupt.o + .debug_macro 0x00000000 0x82 src/ASF/sam0/drivers/sercom/sercom_interrupt.o + .debug_macro 0x00000000 0x18d src/ASF/sam0/drivers/sercom/sercom_interrupt.o + .debug_macro 0x00000000 0xb8 src/ASF/sam0/drivers/sercom/sercom_interrupt.o + .debug_macro 0x00000000 0xa0 src/ASF/sam0/drivers/sercom/sercom_interrupt.o + .debug_macro 0x00000000 0xb8 src/ASF/sam0/drivers/sercom/sercom_interrupt.o + .debug_macro 0x00000000 0x1c src/ASF/sam0/drivers/sercom/sercom_interrupt.o + .debug_macro 0x00000000 0x1c src/ASF/sam0/drivers/sercom/sercom_interrupt.o + .debug_macro 0x00000000 0x1c src/ASF/sam0/drivers/sercom/sercom_interrupt.o + .debug_macro 0x00000000 0x82 src/ASF/sam0/drivers/sercom/sercom_interrupt.o + .debug_macro 0x00000000 0x15a src/ASF/sam0/drivers/sercom/sercom_interrupt.o + .debug_macro 0x00000000 0xdc src/ASF/sam0/drivers/sercom/sercom_interrupt.o + .debug_macro 0x00000000 0x128 src/ASF/sam0/drivers/sercom/sercom_interrupt.o + .debug_macro 0x00000000 0x128 src/ASF/sam0/drivers/sercom/sercom_interrupt.o + .debug_macro 0x00000000 0x128 src/ASF/sam0/drivers/sercom/sercom_interrupt.o + .debug_macro 0x00000000 0x128 src/ASF/sam0/drivers/sercom/sercom_interrupt.o + .debug_macro 0x00000000 0x128 src/ASF/sam0/drivers/sercom/sercom_interrupt.o + .debug_macro 0x00000000 0x128 src/ASF/sam0/drivers/sercom/sercom_interrupt.o + .debug_macro 0x00000000 0x124 src/ASF/sam0/drivers/sercom/sercom_interrupt.o + .debug_macro 0x00000000 0xe2 src/ASF/sam0/drivers/sercom/sercom_interrupt.o + .debug_macro 0x00000000 0xe2 src/ASF/sam0/drivers/sercom/sercom_interrupt.o + .debug_macro 0x00000000 0xe2 src/ASF/sam0/drivers/sercom/sercom_interrupt.o + .debug_macro 0x00000000 0xe2 src/ASF/sam0/drivers/sercom/sercom_interrupt.o + .debug_macro 0x00000000 0xe2 src/ASF/sam0/drivers/sercom/sercom_interrupt.o + .debug_macro 0x00000000 0x130 src/ASF/sam0/drivers/sercom/sercom_interrupt.o + .debug_macro 0x00000000 0x106 src/ASF/sam0/drivers/sercom/sercom_interrupt.o + .debug_macro 0x00000000 0xfa src/ASF/sam0/drivers/sercom/sercom_interrupt.o + .debug_macro 0x00000000 0x40f src/ASF/sam0/drivers/sercom/sercom_interrupt.o + .debug_macro 0x00000000 0x40 src/ASF/sam0/drivers/sercom/sercom_interrupt.o + .debug_macro 0x00000000 0x37d src/ASF/sam0/drivers/sercom/sercom_interrupt.o + .debug_macro 0x00000000 0x1e52 src/ASF/sam0/drivers/sercom/sercom_interrupt.o + .debug_macro 0x00000000 0x6d src/ASF/sam0/drivers/sercom/sercom_interrupt.o + .debug_macro 0x00000000 0x58 src/ASF/sam0/drivers/sercom/sercom_interrupt.o + .debug_macro 0x00000000 0x35 src/ASF/sam0/drivers/sercom/sercom_interrupt.o + .debug_macro 0x00000000 0x9c src/ASF/sam0/drivers/sercom/sercom_interrupt.o + .debug_macro 0x00000000 0x16 src/ASF/sam0/drivers/sercom/sercom_interrupt.o + .debug_macro 0x00000000 0x35 src/ASF/sam0/drivers/sercom/sercom_interrupt.o + .debug_macro 0x00000000 0x34d src/ASF/sam0/drivers/sercom/sercom_interrupt.o + .debug_macro 0x00000000 0x10 src/ASF/sam0/drivers/sercom/sercom_interrupt.o + .debug_macro 0x00000000 0x58 src/ASF/sam0/drivers/sercom/sercom_interrupt.o + .debug_macro 0x00000000 0x1f src/ASF/sam0/drivers/sercom/sercom_interrupt.o + .debug_macro 0x00000000 0x43 src/ASF/sam0/drivers/sercom/sercom_interrupt.o + .debug_macro 0x00000000 0x20 src/ASF/sam0/drivers/sercom/sercom_interrupt.o + .debug_macro 0x00000000 0x187 src/ASF/sam0/drivers/sercom/sercom_interrupt.o + .debug_macro 0x00000000 0x10 src/ASF/sam0/drivers/sercom/sercom_interrupt.o + .debug_macro 0x00000000 0x1c src/ASF/sam0/drivers/sercom/sercom_interrupt.o + .debug_macro 0x00000000 0x52 src/ASF/sam0/drivers/sercom/sercom_interrupt.o + .debug_macro 0x00000000 0x40 src/ASF/sam0/drivers/sercom/sercom_interrupt.o + .debug_macro 0x00000000 0x10 src/ASF/sam0/drivers/sercom/sercom_interrupt.o + .debug_macro 0x00000000 0x40 src/ASF/sam0/drivers/sercom/sercom_interrupt.o + .debug_macro 0x00000000 0xd7 src/ASF/sam0/drivers/sercom/sercom_interrupt.o + .debug_macro 0x00000000 0x16 src/ASF/sam0/drivers/sercom/sercom_interrupt.o + .debug_macro 0x00000000 0x18b src/ASF/sam0/drivers/sercom/sercom_interrupt.o + .debug_macro 0x00000000 0x16 src/ASF/sam0/drivers/sercom/sercom_interrupt.o + .debug_macro 0x00000000 0x16 src/ASF/sam0/drivers/sercom/sercom_interrupt.o + .debug_macro 0x00000000 0x29 src/ASF/sam0/drivers/sercom/sercom_interrupt.o + .debug_macro 0x00000000 0x51 src/ASF/sam0/drivers/sercom/sercom_interrupt.o + .debug_macro 0x00000000 0x3e src/ASF/sam0/drivers/sercom/sercom_interrupt.o + .debug_macro 0x00000000 0x3df src/ASF/sam0/drivers/sercom/sercom_interrupt.o + .debug_macro 0x00000000 0x11 src/ASF/sam0/drivers/sercom/sercom_interrupt.o + .debug_macro 0x00000000 0x18 src/ASF/sam0/drivers/sercom/sercom_interrupt.o + .debug_macro 0x00000000 0x16 src/ASF/sam0/drivers/sercom/sercom_interrupt.o + .debug_macro 0x00000000 0x2e src/ASF/sam0/drivers/sercom/sercom_interrupt.o + .debug_macro 0x00000000 0xb2 src/ASF/sam0/drivers/sercom/sercom_interrupt.o + .debug_macro 0x00000000 0x10 src/ASF/sam0/drivers/sercom/sercom_interrupt.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/extint/extint_callback.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/extint/extint_callback.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/extint/extint_callback.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/extint/extint_callback.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/extint/extint_callback.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/extint/extint_callback.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/extint/extint_callback.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/extint/extint_callback.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/extint/extint_callback.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/extint/extint_callback.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/extint/extint_callback.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/extint/extint_callback.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/extint/extint_callback.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/extint/extint_callback.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/extint/extint_callback.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/extint/extint_callback.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/extint/extint_callback.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/extint/extint_callback.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/extint/extint_callback.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/extint/extint_callback.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/extint/extint_callback.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/extint/extint_callback.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/extint/extint_callback.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/extint/extint_callback.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/extint/extint_callback.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/extint/extint_callback.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/extint/extint_callback.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/extint/extint_callback.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/extint/extint_callback.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/extint/extint_callback.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/extint/extint_callback.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/extint/extint_callback.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/extint/extint_callback.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/extint/extint_callback.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/extint/extint_callback.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/extint/extint_callback.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/extint/extint_callback.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/extint/extint_callback.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/extint/extint_callback.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/extint/extint_callback.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/extint/extint_callback.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/extint/extint_callback.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/extint/extint_callback.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/extint/extint_callback.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/extint/extint_callback.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/extint/extint_callback.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/extint/extint_callback.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/extint/extint_callback.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/extint/extint_callback.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/extint/extint_callback.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/extint/extint_callback.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/extint/extint_callback.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/extint/extint_callback.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/extint/extint_callback.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/extint/extint_callback.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/extint/extint_callback.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/extint/extint_callback.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/extint/extint_callback.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/extint/extint_callback.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/extint/extint_callback.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/extint/extint_callback.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/extint/extint_callback.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/extint/extint_callback.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/extint/extint_callback.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/extint/extint_callback.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/extint/extint_callback.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/extint/extint_callback.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/extint/extint_callback.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/extint/extint_callback.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/extint/extint_callback.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/extint/extint_callback.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/extint/extint_callback.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/extint/extint_callback.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/extint/extint_callback.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/extint/extint_callback.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/extint/extint_callback.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/extint/extint_callback.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/extint/extint_callback.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/extint/extint_callback.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/extint/extint_callback.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/extint/extint_callback.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/extint/extint_callback.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/extint/extint_callback.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/extint/extint_callback.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/extint/extint_callback.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/extint/extint_callback.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/extint/extint_callback.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/extint/extint_callback.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/extint/extint_callback.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/extint/extint_callback.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/extint/extint_callback.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/extint/extint_callback.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/extint/extint_callback.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/extint/extint_callback.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/extint/extint_callback.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/extint/extint_callback.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/extint/extint_callback.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/extint/extint_callback.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/extint/extint_callback.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/extint/extint_callback.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/extint/extint_callback.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/extint/extint_callback.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/extint/extint_callback.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/extint/extint_callback.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/extint/extint_callback.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/extint/extint_callback.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/extint/extint_callback.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/extint/extint_callback.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/extint/extint_callback.o + .text 0x00000000 0x0 src/ASF/sam0/drivers/extint/extint_callback.o + .data 0x00000000 0x0 src/ASF/sam0/drivers/extint/extint_callback.o + .bss 0x00000000 0x0 src/ASF/sam0/drivers/extint/extint_callback.o + .text.extint_unregister_callback + 0x00000000 0x28 src/ASF/sam0/drivers/extint/extint_callback.o + .text.extint_chan_disable_callback + 0x00000000 0x20 src/ASF/sam0/drivers/extint/extint_callback.o + .text.extint_get_current_channel + 0x00000000 0xc src/ASF/sam0/drivers/extint/extint_callback.o + .bss.cpu_irq_critical_section_counter + 0x00000000 0x4 src/ASF/sam0/drivers/extint/extint_callback.o + .bss.cpu_irq_prev_interrupt_state + 0x00000000 0x1 src/ASF/sam0/drivers/extint/extint_callback.o + .debug_macro 0x00000000 0x8ce src/ASF/sam0/drivers/extint/extint_callback.o + .debug_macro 0x00000000 0x16d src/ASF/sam0/drivers/extint/extint_callback.o + .debug_macro 0x00000000 0x708 src/ASF/sam0/drivers/extint/extint_callback.o + .debug_macro 0x00000000 0x22 src/ASF/sam0/drivers/extint/extint_callback.o + .debug_macro 0x00000000 0x87 src/ASF/sam0/drivers/extint/extint_callback.o + .debug_macro 0x00000000 0x51 src/ASF/sam0/drivers/extint/extint_callback.o + .debug_macro 0x00000000 0xef src/ASF/sam0/drivers/extint/extint_callback.o + .debug_macro 0x00000000 0x6a src/ASF/sam0/drivers/extint/extint_callback.o + .debug_macro 0x00000000 0x1df src/ASF/sam0/drivers/extint/extint_callback.o + .debug_macro 0x00000000 0x10 src/ASF/sam0/drivers/extint/extint_callback.o + .debug_macro 0x00000000 0x76 src/ASF/sam0/drivers/extint/extint_callback.o + .debug_macro 0x00000000 0x16 src/ASF/sam0/drivers/extint/extint_callback.o + .debug_macro 0x00000000 0x6db src/ASF/sam0/drivers/extint/extint_callback.o + .debug_macro 0x00000000 0xdd8 src/ASF/sam0/drivers/extint/extint_callback.o + .debug_macro 0x00000000 0x22 src/ASF/sam0/drivers/extint/extint_callback.o + .debug_macro 0x00000000 0x40 src/ASF/sam0/drivers/extint/extint_callback.o + .debug_macro 0x00000000 0x1c src/ASF/sam0/drivers/extint/extint_callback.o + .debug_macro 0x00000000 0x22 src/ASF/sam0/drivers/extint/extint_callback.o + .debug_macro 0x00000000 0xb5 src/ASF/sam0/drivers/extint/extint_callback.o + .debug_macro 0x00000000 0x3ad src/ASF/sam0/drivers/extint/extint_callback.o + .debug_macro 0x00000000 0x681 src/ASF/sam0/drivers/extint/extint_callback.o + .debug_macro 0x00000000 0x8b5 src/ASF/sam0/drivers/extint/extint_callback.o + .debug_macro 0x00000000 0x230 src/ASF/sam0/drivers/extint/extint_callback.o + .debug_macro 0x00000000 0xd60 src/ASF/sam0/drivers/extint/extint_callback.o + .debug_macro 0x00000000 0x4cb src/ASF/sam0/drivers/extint/extint_callback.o + .debug_macro 0x00000000 0x9f8 src/ASF/sam0/drivers/extint/extint_callback.o + .debug_macro 0x00000000 0x82b src/ASF/sam0/drivers/extint/extint_callback.o + .debug_macro 0x00000000 0x455 src/ASF/sam0/drivers/extint/extint_callback.o + .debug_macro 0x00000000 0x5e src/ASF/sam0/drivers/extint/extint_callback.o + .debug_macro 0x00000000 0x8fd src/ASF/sam0/drivers/extint/extint_callback.o + .debug_macro 0x00000000 0x21c src/ASF/sam0/drivers/extint/extint_callback.o + .debug_macro 0x00000000 0x95b src/ASF/sam0/drivers/extint/extint_callback.o + .debug_macro 0x00000000 0x5e src/ASF/sam0/drivers/extint/extint_callback.o + .debug_macro 0x00000000 0x667 src/ASF/sam0/drivers/extint/extint_callback.o + .debug_macro 0x00000000 0x3af src/ASF/sam0/drivers/extint/extint_callback.o + .debug_macro 0x00000000 0xc7a src/ASF/sam0/drivers/extint/extint_callback.o + .debug_macro 0x00000000 0x1092 src/ASF/sam0/drivers/extint/extint_callback.o + .debug_macro 0x00000000 0xc4a src/ASF/sam0/drivers/extint/extint_callback.o + .debug_macro 0x00000000 0x6ba src/ASF/sam0/drivers/extint/extint_callback.o + .debug_macro 0x00000000 0x1bbf src/ASF/sam0/drivers/extint/extint_callback.o + .debug_macro 0x00000000 0x1440 src/ASF/sam0/drivers/extint/extint_callback.o + .debug_macro 0x00000000 0x344 src/ASF/sam0/drivers/extint/extint_callback.o + .debug_macro 0x00000000 0x7c src/ASF/sam0/drivers/extint/extint_callback.o + .debug_macro 0x00000000 0xa0 src/ASF/sam0/drivers/extint/extint_callback.o + .debug_macro 0x00000000 0x4c src/ASF/sam0/drivers/extint/extint_callback.o + .debug_macro 0x00000000 0xca src/ASF/sam0/drivers/extint/extint_callback.o + .debug_macro 0x00000000 0x94 src/ASF/sam0/drivers/extint/extint_callback.o + .debug_macro 0x00000000 0x58 src/ASF/sam0/drivers/extint/extint_callback.o + .debug_macro 0x00000000 0x37d src/ASF/sam0/drivers/extint/extint_callback.o + .debug_macro 0x00000000 0x82 src/ASF/sam0/drivers/extint/extint_callback.o + .debug_macro 0x00000000 0x18d src/ASF/sam0/drivers/extint/extint_callback.o + .debug_macro 0x00000000 0xb8 src/ASF/sam0/drivers/extint/extint_callback.o + .debug_macro 0x00000000 0xa0 src/ASF/sam0/drivers/extint/extint_callback.o + .debug_macro 0x00000000 0xb8 src/ASF/sam0/drivers/extint/extint_callback.o + .debug_macro 0x00000000 0x1c src/ASF/sam0/drivers/extint/extint_callback.o + .debug_macro 0x00000000 0x1c src/ASF/sam0/drivers/extint/extint_callback.o + .debug_macro 0x00000000 0x1c src/ASF/sam0/drivers/extint/extint_callback.o + .debug_macro 0x00000000 0x82 src/ASF/sam0/drivers/extint/extint_callback.o + .debug_macro 0x00000000 0x15a src/ASF/sam0/drivers/extint/extint_callback.o + .debug_macro 0x00000000 0xdc src/ASF/sam0/drivers/extint/extint_callback.o + .debug_macro 0x00000000 0x128 src/ASF/sam0/drivers/extint/extint_callback.o + .debug_macro 0x00000000 0x128 src/ASF/sam0/drivers/extint/extint_callback.o + .debug_macro 0x00000000 0x128 src/ASF/sam0/drivers/extint/extint_callback.o + .debug_macro 0x00000000 0x128 src/ASF/sam0/drivers/extint/extint_callback.o + .debug_macro 0x00000000 0x128 src/ASF/sam0/drivers/extint/extint_callback.o + .debug_macro 0x00000000 0x128 src/ASF/sam0/drivers/extint/extint_callback.o + .debug_macro 0x00000000 0x124 src/ASF/sam0/drivers/extint/extint_callback.o + .debug_macro 0x00000000 0xe2 src/ASF/sam0/drivers/extint/extint_callback.o + .debug_macro 0x00000000 0xe2 src/ASF/sam0/drivers/extint/extint_callback.o + .debug_macro 0x00000000 0xe2 src/ASF/sam0/drivers/extint/extint_callback.o + .debug_macro 0x00000000 0xe2 src/ASF/sam0/drivers/extint/extint_callback.o + .debug_macro 0x00000000 0xe2 src/ASF/sam0/drivers/extint/extint_callback.o + .debug_macro 0x00000000 0x130 src/ASF/sam0/drivers/extint/extint_callback.o + .debug_macro 0x00000000 0x106 src/ASF/sam0/drivers/extint/extint_callback.o + .debug_macro 0x00000000 0xfa src/ASF/sam0/drivers/extint/extint_callback.o + .debug_macro 0x00000000 0x40f src/ASF/sam0/drivers/extint/extint_callback.o + .debug_macro 0x00000000 0x40 src/ASF/sam0/drivers/extint/extint_callback.o + .debug_macro 0x00000000 0x37d src/ASF/sam0/drivers/extint/extint_callback.o + .debug_macro 0x00000000 0x1e52 src/ASF/sam0/drivers/extint/extint_callback.o + .debug_macro 0x00000000 0x6d src/ASF/sam0/drivers/extint/extint_callback.o + .debug_macro 0x00000000 0x58 src/ASF/sam0/drivers/extint/extint_callback.o + .debug_macro 0x00000000 0x35 src/ASF/sam0/drivers/extint/extint_callback.o + .debug_macro 0x00000000 0x9c src/ASF/sam0/drivers/extint/extint_callback.o + .debug_macro 0x00000000 0x16 src/ASF/sam0/drivers/extint/extint_callback.o + .debug_macro 0x00000000 0x35 src/ASF/sam0/drivers/extint/extint_callback.o + .debug_macro 0x00000000 0x34d src/ASF/sam0/drivers/extint/extint_callback.o + .debug_macro 0x00000000 0x10 src/ASF/sam0/drivers/extint/extint_callback.o + .debug_macro 0x00000000 0x58 src/ASF/sam0/drivers/extint/extint_callback.o + .debug_macro 0x00000000 0x1f src/ASF/sam0/drivers/extint/extint_callback.o + .debug_macro 0x00000000 0x43 src/ASF/sam0/drivers/extint/extint_callback.o + .debug_macro 0x00000000 0x20 src/ASF/sam0/drivers/extint/extint_callback.o + .debug_macro 0x00000000 0x187 src/ASF/sam0/drivers/extint/extint_callback.o + .debug_macro 0x00000000 0x10 src/ASF/sam0/drivers/extint/extint_callback.o + .debug_macro 0x00000000 0x1c src/ASF/sam0/drivers/extint/extint_callback.o + .debug_macro 0x00000000 0x52 src/ASF/sam0/drivers/extint/extint_callback.o + .debug_macro 0x00000000 0x40 src/ASF/sam0/drivers/extint/extint_callback.o + .debug_macro 0x00000000 0x10 src/ASF/sam0/drivers/extint/extint_callback.o + .debug_macro 0x00000000 0x40 src/ASF/sam0/drivers/extint/extint_callback.o + .debug_macro 0x00000000 0xd7 src/ASF/sam0/drivers/extint/extint_callback.o + .debug_macro 0x00000000 0x16 src/ASF/sam0/drivers/extint/extint_callback.o + .debug_macro 0x00000000 0x18b src/ASF/sam0/drivers/extint/extint_callback.o + .debug_macro 0x00000000 0x16 src/ASF/sam0/drivers/extint/extint_callback.o + .debug_macro 0x00000000 0x16 src/ASF/sam0/drivers/extint/extint_callback.o + .debug_macro 0x00000000 0x29 src/ASF/sam0/drivers/extint/extint_callback.o + .debug_macro 0x00000000 0x51 src/ASF/sam0/drivers/extint/extint_callback.o + .debug_macro 0x00000000 0x3e src/ASF/sam0/drivers/extint/extint_callback.o + .debug_macro 0x00000000 0x3df src/ASF/sam0/drivers/extint/extint_callback.o + .debug_macro 0x00000000 0x18 src/ASF/sam0/drivers/extint/extint_callback.o + .group 0x00000000 0x8 src/ASF/common2/services/delay/sam0/systick_counter.o + .group 0x00000000 0x8 src/ASF/common2/services/delay/sam0/systick_counter.o + .group 0x00000000 0x8 src/ASF/common2/services/delay/sam0/systick_counter.o + .group 0x00000000 0x8 src/ASF/common2/services/delay/sam0/systick_counter.o + .group 0x00000000 0x8 src/ASF/common2/services/delay/sam0/systick_counter.o + .group 0x00000000 0x8 src/ASF/common2/services/delay/sam0/systick_counter.o + .group 0x00000000 0x8 src/ASF/common2/services/delay/sam0/systick_counter.o + .group 0x00000000 0x8 src/ASF/common2/services/delay/sam0/systick_counter.o + .group 0x00000000 0x8 src/ASF/common2/services/delay/sam0/systick_counter.o + .group 0x00000000 0x8 src/ASF/common2/services/delay/sam0/systick_counter.o + .group 0x00000000 0x8 src/ASF/common2/services/delay/sam0/systick_counter.o + .group 0x00000000 0x8 src/ASF/common2/services/delay/sam0/systick_counter.o + .group 0x00000000 0x8 src/ASF/common2/services/delay/sam0/systick_counter.o + .group 0x00000000 0x8 src/ASF/common2/services/delay/sam0/systick_counter.o + .group 0x00000000 0x8 src/ASF/common2/services/delay/sam0/systick_counter.o + .group 0x00000000 0x8 src/ASF/common2/services/delay/sam0/systick_counter.o + .group 0x00000000 0x8 src/ASF/common2/services/delay/sam0/systick_counter.o + .group 0x00000000 0x8 src/ASF/common2/services/delay/sam0/systick_counter.o + .group 0x00000000 0x8 src/ASF/common2/services/delay/sam0/systick_counter.o + .group 0x00000000 0x8 src/ASF/common2/services/delay/sam0/systick_counter.o + .group 0x00000000 0x8 src/ASF/common2/services/delay/sam0/systick_counter.o + .group 0x00000000 0x8 src/ASF/common2/services/delay/sam0/systick_counter.o + .group 0x00000000 0x8 src/ASF/common2/services/delay/sam0/systick_counter.o + .group 0x00000000 0x8 src/ASF/common2/services/delay/sam0/systick_counter.o + .group 0x00000000 0x8 src/ASF/common2/services/delay/sam0/systick_counter.o + .group 0x00000000 0x8 src/ASF/common2/services/delay/sam0/systick_counter.o + .group 0x00000000 0x8 src/ASF/common2/services/delay/sam0/systick_counter.o + .group 0x00000000 0x8 src/ASF/common2/services/delay/sam0/systick_counter.o + .group 0x00000000 0x8 src/ASF/common2/services/delay/sam0/systick_counter.o + .group 0x00000000 0x8 src/ASF/common2/services/delay/sam0/systick_counter.o + .group 0x00000000 0x8 src/ASF/common2/services/delay/sam0/systick_counter.o + .group 0x00000000 0x8 src/ASF/common2/services/delay/sam0/systick_counter.o + .group 0x00000000 0x8 src/ASF/common2/services/delay/sam0/systick_counter.o + .group 0x00000000 0x8 src/ASF/common2/services/delay/sam0/systick_counter.o + .group 0x00000000 0x8 src/ASF/common2/services/delay/sam0/systick_counter.o + .group 0x00000000 0x8 src/ASF/common2/services/delay/sam0/systick_counter.o + .group 0x00000000 0x8 src/ASF/common2/services/delay/sam0/systick_counter.o + .group 0x00000000 0x8 src/ASF/common2/services/delay/sam0/systick_counter.o + .group 0x00000000 0x8 src/ASF/common2/services/delay/sam0/systick_counter.o + .group 0x00000000 0x8 src/ASF/common2/services/delay/sam0/systick_counter.o + .group 0x00000000 0x8 src/ASF/common2/services/delay/sam0/systick_counter.o + .group 0x00000000 0x8 src/ASF/common2/services/delay/sam0/systick_counter.o + .group 0x00000000 0x8 src/ASF/common2/services/delay/sam0/systick_counter.o + .group 0x00000000 0x8 src/ASF/common2/services/delay/sam0/systick_counter.o + .group 0x00000000 0x8 src/ASF/common2/services/delay/sam0/systick_counter.o + .group 0x00000000 0x8 src/ASF/common2/services/delay/sam0/systick_counter.o + .group 0x00000000 0x8 src/ASF/common2/services/delay/sam0/systick_counter.o + .group 0x00000000 0x8 src/ASF/common2/services/delay/sam0/systick_counter.o + .group 0x00000000 0x8 src/ASF/common2/services/delay/sam0/systick_counter.o + .group 0x00000000 0x8 src/ASF/common2/services/delay/sam0/systick_counter.o + .group 0x00000000 0x8 src/ASF/common2/services/delay/sam0/systick_counter.o + .group 0x00000000 0x8 src/ASF/common2/services/delay/sam0/systick_counter.o + .group 0x00000000 0x8 src/ASF/common2/services/delay/sam0/systick_counter.o + .group 0x00000000 0x8 src/ASF/common2/services/delay/sam0/systick_counter.o + .group 0x00000000 0x8 src/ASF/common2/services/delay/sam0/systick_counter.o + .group 0x00000000 0x8 src/ASF/common2/services/delay/sam0/systick_counter.o + .group 0x00000000 0x8 src/ASF/common2/services/delay/sam0/systick_counter.o + .group 0x00000000 0x8 src/ASF/common2/services/delay/sam0/systick_counter.o + .group 0x00000000 0x8 src/ASF/common2/services/delay/sam0/systick_counter.o + .group 0x00000000 0x8 src/ASF/common2/services/delay/sam0/systick_counter.o + .group 0x00000000 0x8 src/ASF/common2/services/delay/sam0/systick_counter.o + .group 0x00000000 0x8 src/ASF/common2/services/delay/sam0/systick_counter.o + .group 0x00000000 0x8 src/ASF/common2/services/delay/sam0/systick_counter.o + .group 0x00000000 0x8 src/ASF/common2/services/delay/sam0/systick_counter.o + .group 0x00000000 0x8 src/ASF/common2/services/delay/sam0/systick_counter.o + .group 0x00000000 0x8 src/ASF/common2/services/delay/sam0/systick_counter.o + .group 0x00000000 0x8 src/ASF/common2/services/delay/sam0/systick_counter.o + .group 0x00000000 0x8 src/ASF/common2/services/delay/sam0/systick_counter.o + .group 0x00000000 0x8 src/ASF/common2/services/delay/sam0/systick_counter.o + .group 0x00000000 0x8 src/ASF/common2/services/delay/sam0/systick_counter.o + .group 0x00000000 0x8 src/ASF/common2/services/delay/sam0/systick_counter.o + .group 0x00000000 0x8 src/ASF/common2/services/delay/sam0/systick_counter.o + .group 0x00000000 0x8 src/ASF/common2/services/delay/sam0/systick_counter.o + .group 0x00000000 0x8 src/ASF/common2/services/delay/sam0/systick_counter.o + .group 0x00000000 0x8 src/ASF/common2/services/delay/sam0/systick_counter.o + .group 0x00000000 0x8 src/ASF/common2/services/delay/sam0/systick_counter.o + .group 0x00000000 0x8 src/ASF/common2/services/delay/sam0/systick_counter.o + .group 0x00000000 0x8 src/ASF/common2/services/delay/sam0/systick_counter.o + .group 0x00000000 0x8 src/ASF/common2/services/delay/sam0/systick_counter.o + .group 0x00000000 0x8 src/ASF/common2/services/delay/sam0/systick_counter.o + .group 0x00000000 0x8 src/ASF/common2/services/delay/sam0/systick_counter.o + .group 0x00000000 0x8 src/ASF/common2/services/delay/sam0/systick_counter.o + .group 0x00000000 0x8 src/ASF/common2/services/delay/sam0/systick_counter.o + .group 0x00000000 0x8 src/ASF/common2/services/delay/sam0/systick_counter.o + .group 0x00000000 0x8 src/ASF/common2/services/delay/sam0/systick_counter.o + .group 0x00000000 0x8 src/ASF/common2/services/delay/sam0/systick_counter.o + .group 0x00000000 0x8 src/ASF/common2/services/delay/sam0/systick_counter.o + .group 0x00000000 0x8 src/ASF/common2/services/delay/sam0/systick_counter.o + .group 0x00000000 0x8 src/ASF/common2/services/delay/sam0/systick_counter.o + .group 0x00000000 0x8 src/ASF/common2/services/delay/sam0/systick_counter.o + .group 0x00000000 0x8 src/ASF/common2/services/delay/sam0/systick_counter.o + .group 0x00000000 0x8 src/ASF/common2/services/delay/sam0/systick_counter.o + .group 0x00000000 0x8 src/ASF/common2/services/delay/sam0/systick_counter.o + .group 0x00000000 0x8 src/ASF/common2/services/delay/sam0/systick_counter.o + .group 0x00000000 0x8 src/ASF/common2/services/delay/sam0/systick_counter.o + .group 0x00000000 0x8 src/ASF/common2/services/delay/sam0/systick_counter.o + .group 0x00000000 0x8 src/ASF/common2/services/delay/sam0/systick_counter.o + .group 0x00000000 0x8 src/ASF/common2/services/delay/sam0/systick_counter.o + .group 0x00000000 0x8 src/ASF/common2/services/delay/sam0/systick_counter.o + .group 0x00000000 0x8 src/ASF/common2/services/delay/sam0/systick_counter.o + .group 0x00000000 0x8 src/ASF/common2/services/delay/sam0/systick_counter.o + .group 0x00000000 0x8 src/ASF/common2/services/delay/sam0/systick_counter.o + .group 0x00000000 0x8 src/ASF/common2/services/delay/sam0/systick_counter.o + .group 0x00000000 0x8 src/ASF/common2/services/delay/sam0/systick_counter.o + .group 0x00000000 0x8 src/ASF/common2/services/delay/sam0/systick_counter.o + .group 0x00000000 0x8 src/ASF/common2/services/delay/sam0/systick_counter.o + .group 0x00000000 0x8 src/ASF/common2/services/delay/sam0/systick_counter.o + .group 0x00000000 0x8 src/ASF/common2/services/delay/sam0/systick_counter.o + .group 0x00000000 0x8 src/ASF/common2/services/delay/sam0/systick_counter.o + .group 0x00000000 0x8 src/ASF/common2/services/delay/sam0/systick_counter.o + .text 0x00000000 0x0 src/ASF/common2/services/delay/sam0/systick_counter.o + .data 0x00000000 0x0 src/ASF/common2/services/delay/sam0/systick_counter.o + .bss 0x00000000 0x0 src/ASF/common2/services/delay/sam0/systick_counter.o + .text.delay_cycles_us + 0x00000000 0x2c src/ASF/common2/services/delay/sam0/systick_counter.o + .bss.cpu_irq_critical_section_counter + 0x00000000 0x4 src/ASF/common2/services/delay/sam0/systick_counter.o + .bss.cpu_irq_prev_interrupt_state + 0x00000000 0x1 src/ASF/common2/services/delay/sam0/systick_counter.o + .debug_macro 0x00000000 0x8ce src/ASF/common2/services/delay/sam0/systick_counter.o + .debug_macro 0x00000000 0x16d src/ASF/common2/services/delay/sam0/systick_counter.o + .debug_macro 0x00000000 0x708 src/ASF/common2/services/delay/sam0/systick_counter.o + .debug_macro 0x00000000 0x22 src/ASF/common2/services/delay/sam0/systick_counter.o + .debug_macro 0x00000000 0x87 src/ASF/common2/services/delay/sam0/systick_counter.o + .debug_macro 0x00000000 0x51 src/ASF/common2/services/delay/sam0/systick_counter.o + .debug_macro 0x00000000 0xef src/ASF/common2/services/delay/sam0/systick_counter.o + .debug_macro 0x00000000 0x6a src/ASF/common2/services/delay/sam0/systick_counter.o + .debug_macro 0x00000000 0x1df src/ASF/common2/services/delay/sam0/systick_counter.o + .debug_macro 0x00000000 0x10 src/ASF/common2/services/delay/sam0/systick_counter.o + .debug_macro 0x00000000 0x76 src/ASF/common2/services/delay/sam0/systick_counter.o + .debug_macro 0x00000000 0x16 src/ASF/common2/services/delay/sam0/systick_counter.o + .debug_macro 0x00000000 0x6db src/ASF/common2/services/delay/sam0/systick_counter.o + .debug_macro 0x00000000 0xdd8 src/ASF/common2/services/delay/sam0/systick_counter.o + .debug_macro 0x00000000 0x22 src/ASF/common2/services/delay/sam0/systick_counter.o + .debug_macro 0x00000000 0x40 src/ASF/common2/services/delay/sam0/systick_counter.o + .debug_macro 0x00000000 0x1c src/ASF/common2/services/delay/sam0/systick_counter.o + .debug_macro 0x00000000 0x22 src/ASF/common2/services/delay/sam0/systick_counter.o + .debug_macro 0x00000000 0xb5 src/ASF/common2/services/delay/sam0/systick_counter.o + .debug_macro 0x00000000 0x3ad src/ASF/common2/services/delay/sam0/systick_counter.o + .debug_macro 0x00000000 0x681 src/ASF/common2/services/delay/sam0/systick_counter.o + .debug_macro 0x00000000 0x8b5 src/ASF/common2/services/delay/sam0/systick_counter.o + .debug_macro 0x00000000 0x230 src/ASF/common2/services/delay/sam0/systick_counter.o + .debug_macro 0x00000000 0xd60 src/ASF/common2/services/delay/sam0/systick_counter.o + .debug_macro 0x00000000 0x4cb src/ASF/common2/services/delay/sam0/systick_counter.o + .debug_macro 0x00000000 0x9f8 src/ASF/common2/services/delay/sam0/systick_counter.o + .debug_macro 0x00000000 0x82b src/ASF/common2/services/delay/sam0/systick_counter.o + .debug_macro 0x00000000 0x455 src/ASF/common2/services/delay/sam0/systick_counter.o + .debug_macro 0x00000000 0x5e src/ASF/common2/services/delay/sam0/systick_counter.o + .debug_macro 0x00000000 0x8fd src/ASF/common2/services/delay/sam0/systick_counter.o + .debug_macro 0x00000000 0x21c src/ASF/common2/services/delay/sam0/systick_counter.o + .debug_macro 0x00000000 0x95b src/ASF/common2/services/delay/sam0/systick_counter.o + .debug_macro 0x00000000 0x5e src/ASF/common2/services/delay/sam0/systick_counter.o + .debug_macro 0x00000000 0x667 src/ASF/common2/services/delay/sam0/systick_counter.o + .debug_macro 0x00000000 0x3af src/ASF/common2/services/delay/sam0/systick_counter.o + .debug_macro 0x00000000 0xc7a src/ASF/common2/services/delay/sam0/systick_counter.o + .debug_macro 0x00000000 0x1092 src/ASF/common2/services/delay/sam0/systick_counter.o + .debug_macro 0x00000000 0xc4a src/ASF/common2/services/delay/sam0/systick_counter.o + .debug_macro 0x00000000 0x6ba src/ASF/common2/services/delay/sam0/systick_counter.o + .debug_macro 0x00000000 0x1bbf src/ASF/common2/services/delay/sam0/systick_counter.o + .debug_macro 0x00000000 0x1440 src/ASF/common2/services/delay/sam0/systick_counter.o + .debug_macro 0x00000000 0x344 src/ASF/common2/services/delay/sam0/systick_counter.o + .debug_macro 0x00000000 0x7c src/ASF/common2/services/delay/sam0/systick_counter.o + .debug_macro 0x00000000 0xa0 src/ASF/common2/services/delay/sam0/systick_counter.o + .debug_macro 0x00000000 0x4c src/ASF/common2/services/delay/sam0/systick_counter.o + .debug_macro 0x00000000 0xca src/ASF/common2/services/delay/sam0/systick_counter.o + .debug_macro 0x00000000 0x94 src/ASF/common2/services/delay/sam0/systick_counter.o + .debug_macro 0x00000000 0x58 src/ASF/common2/services/delay/sam0/systick_counter.o + .debug_macro 0x00000000 0x37d src/ASF/common2/services/delay/sam0/systick_counter.o + .debug_macro 0x00000000 0x82 src/ASF/common2/services/delay/sam0/systick_counter.o + .debug_macro 0x00000000 0x18d src/ASF/common2/services/delay/sam0/systick_counter.o + .debug_macro 0x00000000 0xb8 src/ASF/common2/services/delay/sam0/systick_counter.o + .debug_macro 0x00000000 0xa0 src/ASF/common2/services/delay/sam0/systick_counter.o + .debug_macro 0x00000000 0xb8 src/ASF/common2/services/delay/sam0/systick_counter.o + .debug_macro 0x00000000 0x1c src/ASF/common2/services/delay/sam0/systick_counter.o + .debug_macro 0x00000000 0x1c src/ASF/common2/services/delay/sam0/systick_counter.o + .debug_macro 0x00000000 0x1c src/ASF/common2/services/delay/sam0/systick_counter.o + .debug_macro 0x00000000 0x82 src/ASF/common2/services/delay/sam0/systick_counter.o + .debug_macro 0x00000000 0x15a src/ASF/common2/services/delay/sam0/systick_counter.o + .debug_macro 0x00000000 0xdc src/ASF/common2/services/delay/sam0/systick_counter.o + .debug_macro 0x00000000 0x128 src/ASF/common2/services/delay/sam0/systick_counter.o + .debug_macro 0x00000000 0x128 src/ASF/common2/services/delay/sam0/systick_counter.o + .debug_macro 0x00000000 0x128 src/ASF/common2/services/delay/sam0/systick_counter.o + .debug_macro 0x00000000 0x128 src/ASF/common2/services/delay/sam0/systick_counter.o + .debug_macro 0x00000000 0x128 src/ASF/common2/services/delay/sam0/systick_counter.o + .debug_macro 0x00000000 0x128 src/ASF/common2/services/delay/sam0/systick_counter.o + .debug_macro 0x00000000 0x124 src/ASF/common2/services/delay/sam0/systick_counter.o + .debug_macro 0x00000000 0xe2 src/ASF/common2/services/delay/sam0/systick_counter.o + .debug_macro 0x00000000 0xe2 src/ASF/common2/services/delay/sam0/systick_counter.o + .debug_macro 0x00000000 0xe2 src/ASF/common2/services/delay/sam0/systick_counter.o + .debug_macro 0x00000000 0xe2 src/ASF/common2/services/delay/sam0/systick_counter.o + .debug_macro 0x00000000 0xe2 src/ASF/common2/services/delay/sam0/systick_counter.o + .debug_macro 0x00000000 0x130 src/ASF/common2/services/delay/sam0/systick_counter.o + .debug_macro 0x00000000 0x106 src/ASF/common2/services/delay/sam0/systick_counter.o + .debug_macro 0x00000000 0xfa src/ASF/common2/services/delay/sam0/systick_counter.o + .debug_macro 0x00000000 0x40f src/ASF/common2/services/delay/sam0/systick_counter.o + .debug_macro 0x00000000 0x40 src/ASF/common2/services/delay/sam0/systick_counter.o + .debug_macro 0x00000000 0x37d src/ASF/common2/services/delay/sam0/systick_counter.o + .debug_macro 0x00000000 0x1e52 src/ASF/common2/services/delay/sam0/systick_counter.o + .debug_macro 0x00000000 0x6d src/ASF/common2/services/delay/sam0/systick_counter.o + .debug_macro 0x00000000 0x58 src/ASF/common2/services/delay/sam0/systick_counter.o + .debug_macro 0x00000000 0x35 src/ASF/common2/services/delay/sam0/systick_counter.o + .debug_macro 0x00000000 0x9c src/ASF/common2/services/delay/sam0/systick_counter.o + .debug_macro 0x00000000 0x16 src/ASF/common2/services/delay/sam0/systick_counter.o + .debug_macro 0x00000000 0x35 src/ASF/common2/services/delay/sam0/systick_counter.o + .debug_macro 0x00000000 0x34d src/ASF/common2/services/delay/sam0/systick_counter.o + .debug_macro 0x00000000 0x10 src/ASF/common2/services/delay/sam0/systick_counter.o + .debug_macro 0x00000000 0x58 src/ASF/common2/services/delay/sam0/systick_counter.o + .debug_macro 0x00000000 0x1f src/ASF/common2/services/delay/sam0/systick_counter.o + .debug_macro 0x00000000 0x43 src/ASF/common2/services/delay/sam0/systick_counter.o + .debug_macro 0x00000000 0x20 src/ASF/common2/services/delay/sam0/systick_counter.o + .debug_macro 0x00000000 0x187 src/ASF/common2/services/delay/sam0/systick_counter.o + .debug_macro 0x00000000 0x10 src/ASF/common2/services/delay/sam0/systick_counter.o + .debug_macro 0x00000000 0x1c src/ASF/common2/services/delay/sam0/systick_counter.o + .debug_macro 0x00000000 0x52 src/ASF/common2/services/delay/sam0/systick_counter.o + .debug_macro 0x00000000 0x40 src/ASF/common2/services/delay/sam0/systick_counter.o + .debug_macro 0x00000000 0x10 src/ASF/common2/services/delay/sam0/systick_counter.o + .debug_macro 0x00000000 0x40 src/ASF/common2/services/delay/sam0/systick_counter.o + .debug_macro 0x00000000 0xd7 src/ASF/common2/services/delay/sam0/systick_counter.o + .debug_macro 0x00000000 0x16 src/ASF/common2/services/delay/sam0/systick_counter.o + .debug_macro 0x00000000 0x18b src/ASF/common2/services/delay/sam0/systick_counter.o + .debug_macro 0x00000000 0x16 src/ASF/common2/services/delay/sam0/systick_counter.o + .debug_macro 0x00000000 0x16 src/ASF/common2/services/delay/sam0/systick_counter.o + .debug_macro 0x00000000 0x29 src/ASF/common2/services/delay/sam0/systick_counter.o + .debug_macro 0x00000000 0x51 src/ASF/common2/services/delay/sam0/systick_counter.o + .debug_macro 0x00000000 0x3e src/ASF/common2/services/delay/sam0/systick_counter.o + .debug_macro 0x00000000 0x3df src/ASF/common2/services/delay/sam0/systick_counter.o + .debug_macro 0x00000000 0x11 src/ASF/common2/services/delay/sam0/systick_counter.o + .debug_macro 0x00000000 0x16 src/ASF/common2/services/delay/sam0/systick_counter.o + .group 0x00000000 0x8 src/ASF/common/utils/interrupt/interrupt_sam_nvic.o + .group 0x00000000 0x8 src/ASF/common/utils/interrupt/interrupt_sam_nvic.o + .group 0x00000000 0x8 src/ASF/common/utils/interrupt/interrupt_sam_nvic.o + .group 0x00000000 0x8 src/ASF/common/utils/interrupt/interrupt_sam_nvic.o + .group 0x00000000 0x8 src/ASF/common/utils/interrupt/interrupt_sam_nvic.o + .group 0x00000000 0x8 src/ASF/common/utils/interrupt/interrupt_sam_nvic.o + .group 0x00000000 0x8 src/ASF/common/utils/interrupt/interrupt_sam_nvic.o + .group 0x00000000 0x8 src/ASF/common/utils/interrupt/interrupt_sam_nvic.o + .group 0x00000000 0x8 src/ASF/common/utils/interrupt/interrupt_sam_nvic.o + .group 0x00000000 0x8 src/ASF/common/utils/interrupt/interrupt_sam_nvic.o + .group 0x00000000 0x8 src/ASF/common/utils/interrupt/interrupt_sam_nvic.o + .group 0x00000000 0x8 src/ASF/common/utils/interrupt/interrupt_sam_nvic.o + .group 0x00000000 0x8 src/ASF/common/utils/interrupt/interrupt_sam_nvic.o + .group 0x00000000 0x8 src/ASF/common/utils/interrupt/interrupt_sam_nvic.o + .group 0x00000000 0x8 src/ASF/common/utils/interrupt/interrupt_sam_nvic.o + .group 0x00000000 0x8 src/ASF/common/utils/interrupt/interrupt_sam_nvic.o + .group 0x00000000 0x8 src/ASF/common/utils/interrupt/interrupt_sam_nvic.o + .group 0x00000000 0x8 src/ASF/common/utils/interrupt/interrupt_sam_nvic.o + .group 0x00000000 0x8 src/ASF/common/utils/interrupt/interrupt_sam_nvic.o + .group 0x00000000 0x8 src/ASF/common/utils/interrupt/interrupt_sam_nvic.o + .group 0x00000000 0x8 src/ASF/common/utils/interrupt/interrupt_sam_nvic.o + .group 0x00000000 0x8 src/ASF/common/utils/interrupt/interrupt_sam_nvic.o + .group 0x00000000 0x8 src/ASF/common/utils/interrupt/interrupt_sam_nvic.o + .group 0x00000000 0x8 src/ASF/common/utils/interrupt/interrupt_sam_nvic.o + .group 0x00000000 0x8 src/ASF/common/utils/interrupt/interrupt_sam_nvic.o + .group 0x00000000 0x8 src/ASF/common/utils/interrupt/interrupt_sam_nvic.o + .group 0x00000000 0x8 src/ASF/common/utils/interrupt/interrupt_sam_nvic.o + .group 0x00000000 0x8 src/ASF/common/utils/interrupt/interrupt_sam_nvic.o + .group 0x00000000 0x8 src/ASF/common/utils/interrupt/interrupt_sam_nvic.o + .group 0x00000000 0x8 src/ASF/common/utils/interrupt/interrupt_sam_nvic.o + .group 0x00000000 0x8 src/ASF/common/utils/interrupt/interrupt_sam_nvic.o + .group 0x00000000 0x8 src/ASF/common/utils/interrupt/interrupt_sam_nvic.o + .group 0x00000000 0x8 src/ASF/common/utils/interrupt/interrupt_sam_nvic.o + .group 0x00000000 0x8 src/ASF/common/utils/interrupt/interrupt_sam_nvic.o + .group 0x00000000 0x8 src/ASF/common/utils/interrupt/interrupt_sam_nvic.o + .group 0x00000000 0x8 src/ASF/common/utils/interrupt/interrupt_sam_nvic.o + .group 0x00000000 0x8 src/ASF/common/utils/interrupt/interrupt_sam_nvic.o + .group 0x00000000 0x8 src/ASF/common/utils/interrupt/interrupt_sam_nvic.o + .group 0x00000000 0x8 src/ASF/common/utils/interrupt/interrupt_sam_nvic.o + .group 0x00000000 0x8 src/ASF/common/utils/interrupt/interrupt_sam_nvic.o + .group 0x00000000 0x8 src/ASF/common/utils/interrupt/interrupt_sam_nvic.o + .group 0x00000000 0x8 src/ASF/common/utils/interrupt/interrupt_sam_nvic.o + .group 0x00000000 0x8 src/ASF/common/utils/interrupt/interrupt_sam_nvic.o + .group 0x00000000 0x8 src/ASF/common/utils/interrupt/interrupt_sam_nvic.o + .group 0x00000000 0x8 src/ASF/common/utils/interrupt/interrupt_sam_nvic.o + .group 0x00000000 0x8 src/ASF/common/utils/interrupt/interrupt_sam_nvic.o + .group 0x00000000 0x8 src/ASF/common/utils/interrupt/interrupt_sam_nvic.o + .group 0x00000000 0x8 src/ASF/common/utils/interrupt/interrupt_sam_nvic.o + .group 0x00000000 0x8 src/ASF/common/utils/interrupt/interrupt_sam_nvic.o + .group 0x00000000 0x8 src/ASF/common/utils/interrupt/interrupt_sam_nvic.o + .group 0x00000000 0x8 src/ASF/common/utils/interrupt/interrupt_sam_nvic.o + .group 0x00000000 0x8 src/ASF/common/utils/interrupt/interrupt_sam_nvic.o + .group 0x00000000 0x8 src/ASF/common/utils/interrupt/interrupt_sam_nvic.o + .group 0x00000000 0x8 src/ASF/common/utils/interrupt/interrupt_sam_nvic.o + .group 0x00000000 0x8 src/ASF/common/utils/interrupt/interrupt_sam_nvic.o + .group 0x00000000 0x8 src/ASF/common/utils/interrupt/interrupt_sam_nvic.o + .group 0x00000000 0x8 src/ASF/common/utils/interrupt/interrupt_sam_nvic.o + .group 0x00000000 0x8 src/ASF/common/utils/interrupt/interrupt_sam_nvic.o + .group 0x00000000 0x8 src/ASF/common/utils/interrupt/interrupt_sam_nvic.o + .group 0x00000000 0x8 src/ASF/common/utils/interrupt/interrupt_sam_nvic.o + .group 0x00000000 0x8 src/ASF/common/utils/interrupt/interrupt_sam_nvic.o + .group 0x00000000 0x8 src/ASF/common/utils/interrupt/interrupt_sam_nvic.o + .group 0x00000000 0x8 src/ASF/common/utils/interrupt/interrupt_sam_nvic.o + .group 0x00000000 0x8 src/ASF/common/utils/interrupt/interrupt_sam_nvic.o + .group 0x00000000 0x8 src/ASF/common/utils/interrupt/interrupt_sam_nvic.o + .group 0x00000000 0x8 src/ASF/common/utils/interrupt/interrupt_sam_nvic.o + .group 0x00000000 0x8 src/ASF/common/utils/interrupt/interrupt_sam_nvic.o + .group 0x00000000 0x8 src/ASF/common/utils/interrupt/interrupt_sam_nvic.o + .group 0x00000000 0x8 src/ASF/common/utils/interrupt/interrupt_sam_nvic.o + .group 0x00000000 0x8 src/ASF/common/utils/interrupt/interrupt_sam_nvic.o + .group 0x00000000 0x8 src/ASF/common/utils/interrupt/interrupt_sam_nvic.o + .group 0x00000000 0x8 src/ASF/common/utils/interrupt/interrupt_sam_nvic.o + .group 0x00000000 0x8 src/ASF/common/utils/interrupt/interrupt_sam_nvic.o + .group 0x00000000 0x8 src/ASF/common/utils/interrupt/interrupt_sam_nvic.o + .group 0x00000000 0x8 src/ASF/common/utils/interrupt/interrupt_sam_nvic.o + .group 0x00000000 0x8 src/ASF/common/utils/interrupt/interrupt_sam_nvic.o + .group 0x00000000 0x8 src/ASF/common/utils/interrupt/interrupt_sam_nvic.o + .group 0x00000000 0x8 src/ASF/common/utils/interrupt/interrupt_sam_nvic.o + .group 0x00000000 0x8 src/ASF/common/utils/interrupt/interrupt_sam_nvic.o + .group 0x00000000 0x8 src/ASF/common/utils/interrupt/interrupt_sam_nvic.o + .group 0x00000000 0x8 src/ASF/common/utils/interrupt/interrupt_sam_nvic.o + .group 0x00000000 0x8 src/ASF/common/utils/interrupt/interrupt_sam_nvic.o + .group 0x00000000 0x8 src/ASF/common/utils/interrupt/interrupt_sam_nvic.o + .group 0x00000000 0x8 src/ASF/common/utils/interrupt/interrupt_sam_nvic.o + .group 0x00000000 0x8 src/ASF/common/utils/interrupt/interrupt_sam_nvic.o + .group 0x00000000 0x8 src/ASF/common/utils/interrupt/interrupt_sam_nvic.o + .group 0x00000000 0x8 src/ASF/common/utils/interrupt/interrupt_sam_nvic.o + .group 0x00000000 0x8 src/ASF/common/utils/interrupt/interrupt_sam_nvic.o + .group 0x00000000 0x8 src/ASF/common/utils/interrupt/interrupt_sam_nvic.o + .group 0x00000000 0x8 src/ASF/common/utils/interrupt/interrupt_sam_nvic.o + .group 0x00000000 0x8 src/ASF/common/utils/interrupt/interrupt_sam_nvic.o + .group 0x00000000 0x8 src/ASF/common/utils/interrupt/interrupt_sam_nvic.o + .group 0x00000000 0x8 src/ASF/common/utils/interrupt/interrupt_sam_nvic.o + .group 0x00000000 0x8 src/ASF/common/utils/interrupt/interrupt_sam_nvic.o + .group 0x00000000 0x8 src/ASF/common/utils/interrupt/interrupt_sam_nvic.o + .group 0x00000000 0x8 src/ASF/common/utils/interrupt/interrupt_sam_nvic.o + .group 0x00000000 0x8 src/ASF/common/utils/interrupt/interrupt_sam_nvic.o + .group 0x00000000 0x8 src/ASF/common/utils/interrupt/interrupt_sam_nvic.o + .group 0x00000000 0x8 src/ASF/common/utils/interrupt/interrupt_sam_nvic.o + .group 0x00000000 0x8 src/ASF/common/utils/interrupt/interrupt_sam_nvic.o + .group 0x00000000 0x8 src/ASF/common/utils/interrupt/interrupt_sam_nvic.o + .group 0x00000000 0x8 src/ASF/common/utils/interrupt/interrupt_sam_nvic.o + .group 0x00000000 0x8 src/ASF/common/utils/interrupt/interrupt_sam_nvic.o + .group 0x00000000 0x8 src/ASF/common/utils/interrupt/interrupt_sam_nvic.o + .group 0x00000000 0x8 src/ASF/common/utils/interrupt/interrupt_sam_nvic.o + .group 0x00000000 0x8 src/ASF/common/utils/interrupt/interrupt_sam_nvic.o + .group 0x00000000 0x8 src/ASF/common/utils/interrupt/interrupt_sam_nvic.o + .text 0x00000000 0x0 src/ASF/common/utils/interrupt/interrupt_sam_nvic.o + .data 0x00000000 0x0 src/ASF/common/utils/interrupt/interrupt_sam_nvic.o + .bss 0x00000000 0x0 src/ASF/common/utils/interrupt/interrupt_sam_nvic.o + .debug_macro 0x00000000 0x8ce src/ASF/common/utils/interrupt/interrupt_sam_nvic.o + .debug_macro 0x00000000 0x16d src/ASF/common/utils/interrupt/interrupt_sam_nvic.o + .debug_macro 0x00000000 0x708 src/ASF/common/utils/interrupt/interrupt_sam_nvic.o + .debug_macro 0x00000000 0x22 src/ASF/common/utils/interrupt/interrupt_sam_nvic.o + .debug_macro 0x00000000 0x87 src/ASF/common/utils/interrupt/interrupt_sam_nvic.o + .debug_macro 0x00000000 0x51 src/ASF/common/utils/interrupt/interrupt_sam_nvic.o + .debug_macro 0x00000000 0xef src/ASF/common/utils/interrupt/interrupt_sam_nvic.o + .debug_macro 0x00000000 0x6a src/ASF/common/utils/interrupt/interrupt_sam_nvic.o + .debug_macro 0x00000000 0x1df src/ASF/common/utils/interrupt/interrupt_sam_nvic.o + .debug_macro 0x00000000 0x10 src/ASF/common/utils/interrupt/interrupt_sam_nvic.o + .debug_macro 0x00000000 0x76 src/ASF/common/utils/interrupt/interrupt_sam_nvic.o + .debug_macro 0x00000000 0x16 src/ASF/common/utils/interrupt/interrupt_sam_nvic.o + .debug_macro 0x00000000 0x6db src/ASF/common/utils/interrupt/interrupt_sam_nvic.o + .debug_macro 0x00000000 0xdd8 src/ASF/common/utils/interrupt/interrupt_sam_nvic.o + .debug_macro 0x00000000 0x22 src/ASF/common/utils/interrupt/interrupt_sam_nvic.o + .debug_macro 0x00000000 0x40 src/ASF/common/utils/interrupt/interrupt_sam_nvic.o + .debug_macro 0x00000000 0x1c src/ASF/common/utils/interrupt/interrupt_sam_nvic.o + .debug_macro 0x00000000 0x22 src/ASF/common/utils/interrupt/interrupt_sam_nvic.o + .debug_macro 0x00000000 0xb5 src/ASF/common/utils/interrupt/interrupt_sam_nvic.o + .debug_macro 0x00000000 0x3ad src/ASF/common/utils/interrupt/interrupt_sam_nvic.o + .debug_macro 0x00000000 0x681 src/ASF/common/utils/interrupt/interrupt_sam_nvic.o + .debug_macro 0x00000000 0x8b5 src/ASF/common/utils/interrupt/interrupt_sam_nvic.o + .debug_macro 0x00000000 0x230 src/ASF/common/utils/interrupt/interrupt_sam_nvic.o + .debug_macro 0x00000000 0xd60 src/ASF/common/utils/interrupt/interrupt_sam_nvic.o + .debug_macro 0x00000000 0x4cb src/ASF/common/utils/interrupt/interrupt_sam_nvic.o + .debug_macro 0x00000000 0x9f8 src/ASF/common/utils/interrupt/interrupt_sam_nvic.o + .debug_macro 0x00000000 0x82b src/ASF/common/utils/interrupt/interrupt_sam_nvic.o + .debug_macro 0x00000000 0x455 src/ASF/common/utils/interrupt/interrupt_sam_nvic.o + .debug_macro 0x00000000 0x5e src/ASF/common/utils/interrupt/interrupt_sam_nvic.o + .debug_macro 0x00000000 0x8fd src/ASF/common/utils/interrupt/interrupt_sam_nvic.o + .debug_macro 0x00000000 0x21c src/ASF/common/utils/interrupt/interrupt_sam_nvic.o + .debug_macro 0x00000000 0x95b src/ASF/common/utils/interrupt/interrupt_sam_nvic.o + .debug_macro 0x00000000 0x5e src/ASF/common/utils/interrupt/interrupt_sam_nvic.o + .debug_macro 0x00000000 0x667 src/ASF/common/utils/interrupt/interrupt_sam_nvic.o + .debug_macro 0x00000000 0x3af src/ASF/common/utils/interrupt/interrupt_sam_nvic.o + .debug_macro 0x00000000 0xc7a src/ASF/common/utils/interrupt/interrupt_sam_nvic.o + .debug_macro 0x00000000 0x1092 src/ASF/common/utils/interrupt/interrupt_sam_nvic.o + .debug_macro 0x00000000 0xc4a src/ASF/common/utils/interrupt/interrupt_sam_nvic.o + .debug_macro 0x00000000 0x6ba src/ASF/common/utils/interrupt/interrupt_sam_nvic.o + .debug_macro 0x00000000 0x1bbf src/ASF/common/utils/interrupt/interrupt_sam_nvic.o + .debug_macro 0x00000000 0x1440 src/ASF/common/utils/interrupt/interrupt_sam_nvic.o + .debug_macro 0x00000000 0x344 src/ASF/common/utils/interrupt/interrupt_sam_nvic.o + .debug_macro 0x00000000 0x7c src/ASF/common/utils/interrupt/interrupt_sam_nvic.o + .debug_macro 0x00000000 0xa0 src/ASF/common/utils/interrupt/interrupt_sam_nvic.o + .debug_macro 0x00000000 0x4c src/ASF/common/utils/interrupt/interrupt_sam_nvic.o + .debug_macro 0x00000000 0xca src/ASF/common/utils/interrupt/interrupt_sam_nvic.o + .debug_macro 0x00000000 0x94 src/ASF/common/utils/interrupt/interrupt_sam_nvic.o + .debug_macro 0x00000000 0x58 src/ASF/common/utils/interrupt/interrupt_sam_nvic.o + .debug_macro 0x00000000 0x37d src/ASF/common/utils/interrupt/interrupt_sam_nvic.o + .debug_macro 0x00000000 0x82 src/ASF/common/utils/interrupt/interrupt_sam_nvic.o + .debug_macro 0x00000000 0x18d src/ASF/common/utils/interrupt/interrupt_sam_nvic.o + .debug_macro 0x00000000 0xb8 src/ASF/common/utils/interrupt/interrupt_sam_nvic.o + .debug_macro 0x00000000 0xa0 src/ASF/common/utils/interrupt/interrupt_sam_nvic.o + .debug_macro 0x00000000 0xb8 src/ASF/common/utils/interrupt/interrupt_sam_nvic.o + .debug_macro 0x00000000 0x1c src/ASF/common/utils/interrupt/interrupt_sam_nvic.o + .debug_macro 0x00000000 0x1c src/ASF/common/utils/interrupt/interrupt_sam_nvic.o + .debug_macro 0x00000000 0x1c src/ASF/common/utils/interrupt/interrupt_sam_nvic.o + .debug_macro 0x00000000 0x82 src/ASF/common/utils/interrupt/interrupt_sam_nvic.o + .debug_macro 0x00000000 0x15a src/ASF/common/utils/interrupt/interrupt_sam_nvic.o + .debug_macro 0x00000000 0xdc src/ASF/common/utils/interrupt/interrupt_sam_nvic.o + .debug_macro 0x00000000 0x128 src/ASF/common/utils/interrupt/interrupt_sam_nvic.o + .debug_macro 0x00000000 0x128 src/ASF/common/utils/interrupt/interrupt_sam_nvic.o + .debug_macro 0x00000000 0x128 src/ASF/common/utils/interrupt/interrupt_sam_nvic.o + .debug_macro 0x00000000 0x128 src/ASF/common/utils/interrupt/interrupt_sam_nvic.o + .debug_macro 0x00000000 0x128 src/ASF/common/utils/interrupt/interrupt_sam_nvic.o + .debug_macro 0x00000000 0x128 src/ASF/common/utils/interrupt/interrupt_sam_nvic.o + .debug_macro 0x00000000 0x124 src/ASF/common/utils/interrupt/interrupt_sam_nvic.o + .debug_macro 0x00000000 0xe2 src/ASF/common/utils/interrupt/interrupt_sam_nvic.o + .debug_macro 0x00000000 0xe2 src/ASF/common/utils/interrupt/interrupt_sam_nvic.o + .debug_macro 0x00000000 0xe2 src/ASF/common/utils/interrupt/interrupt_sam_nvic.o + .debug_macro 0x00000000 0xe2 src/ASF/common/utils/interrupt/interrupt_sam_nvic.o + .debug_macro 0x00000000 0xe2 src/ASF/common/utils/interrupt/interrupt_sam_nvic.o + .debug_macro 0x00000000 0x130 src/ASF/common/utils/interrupt/interrupt_sam_nvic.o + .debug_macro 0x00000000 0x106 src/ASF/common/utils/interrupt/interrupt_sam_nvic.o + .debug_macro 0x00000000 0xfa src/ASF/common/utils/interrupt/interrupt_sam_nvic.o + .debug_macro 0x00000000 0x40f src/ASF/common/utils/interrupt/interrupt_sam_nvic.o + .debug_macro 0x00000000 0x40 src/ASF/common/utils/interrupt/interrupt_sam_nvic.o + .debug_macro 0x00000000 0x37d src/ASF/common/utils/interrupt/interrupt_sam_nvic.o + .debug_macro 0x00000000 0x1e52 src/ASF/common/utils/interrupt/interrupt_sam_nvic.o + .debug_macro 0x00000000 0x6d src/ASF/common/utils/interrupt/interrupt_sam_nvic.o + .debug_macro 0x00000000 0x58 src/ASF/common/utils/interrupt/interrupt_sam_nvic.o + .debug_macro 0x00000000 0x35 src/ASF/common/utils/interrupt/interrupt_sam_nvic.o + .debug_macro 0x00000000 0x9c src/ASF/common/utils/interrupt/interrupt_sam_nvic.o + .debug_macro 0x00000000 0x16 src/ASF/common/utils/interrupt/interrupt_sam_nvic.o + .debug_macro 0x00000000 0x35 src/ASF/common/utils/interrupt/interrupt_sam_nvic.o + .debug_macro 0x00000000 0x34d src/ASF/common/utils/interrupt/interrupt_sam_nvic.o + .debug_macro 0x00000000 0x10 src/ASF/common/utils/interrupt/interrupt_sam_nvic.o + .debug_macro 0x00000000 0x58 src/ASF/common/utils/interrupt/interrupt_sam_nvic.o + .debug_macro 0x00000000 0x1f src/ASF/common/utils/interrupt/interrupt_sam_nvic.o + .debug_macro 0x00000000 0x43 src/ASF/common/utils/interrupt/interrupt_sam_nvic.o + .debug_macro 0x00000000 0x20 src/ASF/common/utils/interrupt/interrupt_sam_nvic.o + .debug_macro 0x00000000 0x187 src/ASF/common/utils/interrupt/interrupt_sam_nvic.o + .debug_macro 0x00000000 0x10 src/ASF/common/utils/interrupt/interrupt_sam_nvic.o + .debug_macro 0x00000000 0x1c src/ASF/common/utils/interrupt/interrupt_sam_nvic.o + .debug_macro 0x00000000 0x52 src/ASF/common/utils/interrupt/interrupt_sam_nvic.o + .debug_macro 0x00000000 0x40 src/ASF/common/utils/interrupt/interrupt_sam_nvic.o + .debug_macro 0x00000000 0x10 src/ASF/common/utils/interrupt/interrupt_sam_nvic.o + .debug_macro 0x00000000 0x40 src/ASF/common/utils/interrupt/interrupt_sam_nvic.o + .debug_macro 0x00000000 0xd7 src/ASF/common/utils/interrupt/interrupt_sam_nvic.o + .debug_macro 0x00000000 0x16 src/ASF/common/utils/interrupt/interrupt_sam_nvic.o + .debug_macro 0x00000000 0x18b src/ASF/common/utils/interrupt/interrupt_sam_nvic.o + .debug_macro 0x00000000 0x16 src/ASF/common/utils/interrupt/interrupt_sam_nvic.o + .debug_macro 0x00000000 0x16 src/ASF/common/utils/interrupt/interrupt_sam_nvic.o + .debug_macro 0x00000000 0x29 src/ASF/common/utils/interrupt/interrupt_sam_nvic.o + .debug_macro 0x00000000 0x51 src/ASF/common/utils/interrupt/interrupt_sam_nvic.o + .debug_macro 0x00000000 0x3df src/ASF/common/utils/interrupt/interrupt_sam_nvic.o + .debug_macro 0x00000000 0x3e src/ASF/common/utils/interrupt/interrupt_sam_nvic.o + .group 0x00000000 0x8 src/ASF/sam0/boards/samd21_xplained_pro/board_init.o + .group 0x00000000 0x8 src/ASF/sam0/boards/samd21_xplained_pro/board_init.o + .group 0x00000000 0x8 src/ASF/sam0/boards/samd21_xplained_pro/board_init.o + .group 0x00000000 0x8 src/ASF/sam0/boards/samd21_xplained_pro/board_init.o + .group 0x00000000 0x8 src/ASF/sam0/boards/samd21_xplained_pro/board_init.o + .group 0x00000000 0x8 src/ASF/sam0/boards/samd21_xplained_pro/board_init.o + .group 0x00000000 0x8 src/ASF/sam0/boards/samd21_xplained_pro/board_init.o + .group 0x00000000 0x8 src/ASF/sam0/boards/samd21_xplained_pro/board_init.o + .group 0x00000000 0x8 src/ASF/sam0/boards/samd21_xplained_pro/board_init.o + .group 0x00000000 0x8 src/ASF/sam0/boards/samd21_xplained_pro/board_init.o + .group 0x00000000 0x8 src/ASF/sam0/boards/samd21_xplained_pro/board_init.o + .group 0x00000000 0x8 src/ASF/sam0/boards/samd21_xplained_pro/board_init.o + .group 0x00000000 0x8 src/ASF/sam0/boards/samd21_xplained_pro/board_init.o + .group 0x00000000 0x8 src/ASF/sam0/boards/samd21_xplained_pro/board_init.o + .group 0x00000000 0x8 src/ASF/sam0/boards/samd21_xplained_pro/board_init.o + .group 0x00000000 0x8 src/ASF/sam0/boards/samd21_xplained_pro/board_init.o + .group 0x00000000 0x8 src/ASF/sam0/boards/samd21_xplained_pro/board_init.o + .group 0x00000000 0x8 src/ASF/sam0/boards/samd21_xplained_pro/board_init.o + .group 0x00000000 0x8 src/ASF/sam0/boards/samd21_xplained_pro/board_init.o + .group 0x00000000 0x8 src/ASF/sam0/boards/samd21_xplained_pro/board_init.o + .group 0x00000000 0x8 src/ASF/sam0/boards/samd21_xplained_pro/board_init.o + .group 0x00000000 0x8 src/ASF/sam0/boards/samd21_xplained_pro/board_init.o + .group 0x00000000 0x8 src/ASF/sam0/boards/samd21_xplained_pro/board_init.o + .group 0x00000000 0x8 src/ASF/sam0/boards/samd21_xplained_pro/board_init.o + .group 0x00000000 0x8 src/ASF/sam0/boards/samd21_xplained_pro/board_init.o + .group 0x00000000 0x8 src/ASF/sam0/boards/samd21_xplained_pro/board_init.o + .group 0x00000000 0x8 src/ASF/sam0/boards/samd21_xplained_pro/board_init.o + .group 0x00000000 0x8 src/ASF/sam0/boards/samd21_xplained_pro/board_init.o + .group 0x00000000 0x8 src/ASF/sam0/boards/samd21_xplained_pro/board_init.o + .group 0x00000000 0x8 src/ASF/sam0/boards/samd21_xplained_pro/board_init.o + .group 0x00000000 0x8 src/ASF/sam0/boards/samd21_xplained_pro/board_init.o + .group 0x00000000 0x8 src/ASF/sam0/boards/samd21_xplained_pro/board_init.o + .group 0x00000000 0x8 src/ASF/sam0/boards/samd21_xplained_pro/board_init.o + .group 0x00000000 0x8 src/ASF/sam0/boards/samd21_xplained_pro/board_init.o + .group 0x00000000 0x8 src/ASF/sam0/boards/samd21_xplained_pro/board_init.o + .group 0x00000000 0x8 src/ASF/sam0/boards/samd21_xplained_pro/board_init.o + .group 0x00000000 0x8 src/ASF/sam0/boards/samd21_xplained_pro/board_init.o + .group 0x00000000 0x8 src/ASF/sam0/boards/samd21_xplained_pro/board_init.o + .group 0x00000000 0x8 src/ASF/sam0/boards/samd21_xplained_pro/board_init.o + .group 0x00000000 0x8 src/ASF/sam0/boards/samd21_xplained_pro/board_init.o + .group 0x00000000 0x8 src/ASF/sam0/boards/samd21_xplained_pro/board_init.o + .group 0x00000000 0x8 src/ASF/sam0/boards/samd21_xplained_pro/board_init.o + .group 0x00000000 0x8 src/ASF/sam0/boards/samd21_xplained_pro/board_init.o + .group 0x00000000 0x8 src/ASF/sam0/boards/samd21_xplained_pro/board_init.o + .group 0x00000000 0x8 src/ASF/sam0/boards/samd21_xplained_pro/board_init.o + .group 0x00000000 0x8 src/ASF/sam0/boards/samd21_xplained_pro/board_init.o + .group 0x00000000 0x8 src/ASF/sam0/boards/samd21_xplained_pro/board_init.o + .group 0x00000000 0x8 src/ASF/sam0/boards/samd21_xplained_pro/board_init.o + .group 0x00000000 0x8 src/ASF/sam0/boards/samd21_xplained_pro/board_init.o + .group 0x00000000 0x8 src/ASF/sam0/boards/samd21_xplained_pro/board_init.o + .group 0x00000000 0x8 src/ASF/sam0/boards/samd21_xplained_pro/board_init.o + .group 0x00000000 0x8 src/ASF/sam0/boards/samd21_xplained_pro/board_init.o + .group 0x00000000 0x8 src/ASF/sam0/boards/samd21_xplained_pro/board_init.o + .group 0x00000000 0x8 src/ASF/sam0/boards/samd21_xplained_pro/board_init.o + .group 0x00000000 0x8 src/ASF/sam0/boards/samd21_xplained_pro/board_init.o + .group 0x00000000 0x8 src/ASF/sam0/boards/samd21_xplained_pro/board_init.o + .group 0x00000000 0x8 src/ASF/sam0/boards/samd21_xplained_pro/board_init.o + .group 0x00000000 0x8 src/ASF/sam0/boards/samd21_xplained_pro/board_init.o + .group 0x00000000 0x8 src/ASF/sam0/boards/samd21_xplained_pro/board_init.o + .group 0x00000000 0x8 src/ASF/sam0/boards/samd21_xplained_pro/board_init.o + .group 0x00000000 0x8 src/ASF/sam0/boards/samd21_xplained_pro/board_init.o + .group 0x00000000 0x8 src/ASF/sam0/boards/samd21_xplained_pro/board_init.o + .group 0x00000000 0x8 src/ASF/sam0/boards/samd21_xplained_pro/board_init.o + .group 0x00000000 0x8 src/ASF/sam0/boards/samd21_xplained_pro/board_init.o + .group 0x00000000 0x8 src/ASF/sam0/boards/samd21_xplained_pro/board_init.o + .group 0x00000000 0x8 src/ASF/sam0/boards/samd21_xplained_pro/board_init.o + .group 0x00000000 0x8 src/ASF/sam0/boards/samd21_xplained_pro/board_init.o + .group 0x00000000 0x8 src/ASF/sam0/boards/samd21_xplained_pro/board_init.o + .group 0x00000000 0x8 src/ASF/sam0/boards/samd21_xplained_pro/board_init.o + .group 0x00000000 0x8 src/ASF/sam0/boards/samd21_xplained_pro/board_init.o + .group 0x00000000 0x8 src/ASF/sam0/boards/samd21_xplained_pro/board_init.o + .group 0x00000000 0x8 src/ASF/sam0/boards/samd21_xplained_pro/board_init.o + .group 0x00000000 0x8 src/ASF/sam0/boards/samd21_xplained_pro/board_init.o + .group 0x00000000 0x8 src/ASF/sam0/boards/samd21_xplained_pro/board_init.o + .group 0x00000000 0x8 src/ASF/sam0/boards/samd21_xplained_pro/board_init.o + .group 0x00000000 0x8 src/ASF/sam0/boards/samd21_xplained_pro/board_init.o + .group 0x00000000 0x8 src/ASF/sam0/boards/samd21_xplained_pro/board_init.o + .group 0x00000000 0x8 src/ASF/sam0/boards/samd21_xplained_pro/board_init.o + .group 0x00000000 0x8 src/ASF/sam0/boards/samd21_xplained_pro/board_init.o + .group 0x00000000 0x8 src/ASF/sam0/boards/samd21_xplained_pro/board_init.o + .group 0x00000000 0x8 src/ASF/sam0/boards/samd21_xplained_pro/board_init.o + .group 0x00000000 0x8 src/ASF/sam0/boards/samd21_xplained_pro/board_init.o + .group 0x00000000 0x8 src/ASF/sam0/boards/samd21_xplained_pro/board_init.o + .group 0x00000000 0x8 src/ASF/sam0/boards/samd21_xplained_pro/board_init.o + .group 0x00000000 0x8 src/ASF/sam0/boards/samd21_xplained_pro/board_init.o + .group 0x00000000 0x8 src/ASF/sam0/boards/samd21_xplained_pro/board_init.o + .group 0x00000000 0x8 src/ASF/sam0/boards/samd21_xplained_pro/board_init.o + .group 0x00000000 0x8 src/ASF/sam0/boards/samd21_xplained_pro/board_init.o + .group 0x00000000 0x8 src/ASF/sam0/boards/samd21_xplained_pro/board_init.o + .group 0x00000000 0x8 src/ASF/sam0/boards/samd21_xplained_pro/board_init.o + .group 0x00000000 0x8 src/ASF/sam0/boards/samd21_xplained_pro/board_init.o + .group 0x00000000 0x8 src/ASF/sam0/boards/samd21_xplained_pro/board_init.o + .group 0x00000000 0x8 src/ASF/sam0/boards/samd21_xplained_pro/board_init.o + .group 0x00000000 0x8 src/ASF/sam0/boards/samd21_xplained_pro/board_init.o + .group 0x00000000 0x8 src/ASF/sam0/boards/samd21_xplained_pro/board_init.o + .group 0x00000000 0x8 src/ASF/sam0/boards/samd21_xplained_pro/board_init.o + .group 0x00000000 0x8 src/ASF/sam0/boards/samd21_xplained_pro/board_init.o + .group 0x00000000 0x8 src/ASF/sam0/boards/samd21_xplained_pro/board_init.o + .group 0x00000000 0x8 src/ASF/sam0/boards/samd21_xplained_pro/board_init.o + .group 0x00000000 0x8 src/ASF/sam0/boards/samd21_xplained_pro/board_init.o + .group 0x00000000 0x8 src/ASF/sam0/boards/samd21_xplained_pro/board_init.o + .group 0x00000000 0x8 src/ASF/sam0/boards/samd21_xplained_pro/board_init.o + .group 0x00000000 0x8 src/ASF/sam0/boards/samd21_xplained_pro/board_init.o + .group 0x00000000 0x8 src/ASF/sam0/boards/samd21_xplained_pro/board_init.o + .group 0x00000000 0x8 src/ASF/sam0/boards/samd21_xplained_pro/board_init.o + .group 0x00000000 0x8 src/ASF/sam0/boards/samd21_xplained_pro/board_init.o + .group 0x00000000 0x8 src/ASF/sam0/boards/samd21_xplained_pro/board_init.o + .group 0x00000000 0x8 src/ASF/sam0/boards/samd21_xplained_pro/board_init.o + .group 0x00000000 0x8 src/ASF/sam0/boards/samd21_xplained_pro/board_init.o + .group 0x00000000 0x8 src/ASF/sam0/boards/samd21_xplained_pro/board_init.o + .group 0x00000000 0x8 src/ASF/sam0/boards/samd21_xplained_pro/board_init.o + .group 0x00000000 0x8 src/ASF/sam0/boards/samd21_xplained_pro/board_init.o + .text 0x00000000 0x0 src/ASF/sam0/boards/samd21_xplained_pro/board_init.o + .data 0x00000000 0x0 src/ASF/sam0/boards/samd21_xplained_pro/board_init.o + .bss 0x00000000 0x0 src/ASF/sam0/boards/samd21_xplained_pro/board_init.o + .bss.cpu_irq_critical_section_counter + 0x00000000 0x4 src/ASF/sam0/boards/samd21_xplained_pro/board_init.o + .bss.cpu_irq_prev_interrupt_state + 0x00000000 0x1 src/ASF/sam0/boards/samd21_xplained_pro/board_init.o + .debug_macro 0x00000000 0x8ce src/ASF/sam0/boards/samd21_xplained_pro/board_init.o + .debug_macro 0x00000000 0x16d src/ASF/sam0/boards/samd21_xplained_pro/board_init.o + .debug_macro 0x00000000 0x708 src/ASF/sam0/boards/samd21_xplained_pro/board_init.o + .debug_macro 0x00000000 0x22 src/ASF/sam0/boards/samd21_xplained_pro/board_init.o + .debug_macro 0x00000000 0x87 src/ASF/sam0/boards/samd21_xplained_pro/board_init.o + .debug_macro 0x00000000 0x51 src/ASF/sam0/boards/samd21_xplained_pro/board_init.o + .debug_macro 0x00000000 0xef src/ASF/sam0/boards/samd21_xplained_pro/board_init.o + .debug_macro 0x00000000 0x6a src/ASF/sam0/boards/samd21_xplained_pro/board_init.o + .debug_macro 0x00000000 0x1df src/ASF/sam0/boards/samd21_xplained_pro/board_init.o + .debug_macro 0x00000000 0x10 src/ASF/sam0/boards/samd21_xplained_pro/board_init.o + .debug_macro 0x00000000 0x76 src/ASF/sam0/boards/samd21_xplained_pro/board_init.o + .debug_macro 0x00000000 0x16 src/ASF/sam0/boards/samd21_xplained_pro/board_init.o + .debug_macro 0x00000000 0x6db src/ASF/sam0/boards/samd21_xplained_pro/board_init.o + .debug_macro 0x00000000 0xdd8 src/ASF/sam0/boards/samd21_xplained_pro/board_init.o + .debug_macro 0x00000000 0x22 src/ASF/sam0/boards/samd21_xplained_pro/board_init.o + .debug_macro 0x00000000 0x40 src/ASF/sam0/boards/samd21_xplained_pro/board_init.o + .debug_macro 0x00000000 0x1c src/ASF/sam0/boards/samd21_xplained_pro/board_init.o + .debug_macro 0x00000000 0x22 src/ASF/sam0/boards/samd21_xplained_pro/board_init.o + .debug_macro 0x00000000 0xb5 src/ASF/sam0/boards/samd21_xplained_pro/board_init.o + .debug_macro 0x00000000 0x3ad src/ASF/sam0/boards/samd21_xplained_pro/board_init.o + .debug_macro 0x00000000 0x681 src/ASF/sam0/boards/samd21_xplained_pro/board_init.o + .debug_macro 0x00000000 0x8b5 src/ASF/sam0/boards/samd21_xplained_pro/board_init.o + .debug_macro 0x00000000 0x230 src/ASF/sam0/boards/samd21_xplained_pro/board_init.o + .debug_macro 0x00000000 0xd60 src/ASF/sam0/boards/samd21_xplained_pro/board_init.o + .debug_macro 0x00000000 0x4cb src/ASF/sam0/boards/samd21_xplained_pro/board_init.o + .debug_macro 0x00000000 0x9f8 src/ASF/sam0/boards/samd21_xplained_pro/board_init.o + .debug_macro 0x00000000 0x82b src/ASF/sam0/boards/samd21_xplained_pro/board_init.o + .debug_macro 0x00000000 0x455 src/ASF/sam0/boards/samd21_xplained_pro/board_init.o + .debug_macro 0x00000000 0x5e src/ASF/sam0/boards/samd21_xplained_pro/board_init.o + .debug_macro 0x00000000 0x8fd src/ASF/sam0/boards/samd21_xplained_pro/board_init.o + .debug_macro 0x00000000 0x21c src/ASF/sam0/boards/samd21_xplained_pro/board_init.o + .debug_macro 0x00000000 0x95b src/ASF/sam0/boards/samd21_xplained_pro/board_init.o + .debug_macro 0x00000000 0x5e src/ASF/sam0/boards/samd21_xplained_pro/board_init.o + .debug_macro 0x00000000 0x667 src/ASF/sam0/boards/samd21_xplained_pro/board_init.o + .debug_macro 0x00000000 0x3af src/ASF/sam0/boards/samd21_xplained_pro/board_init.o + .debug_macro 0x00000000 0xc7a src/ASF/sam0/boards/samd21_xplained_pro/board_init.o + .debug_macro 0x00000000 0x1092 src/ASF/sam0/boards/samd21_xplained_pro/board_init.o + .debug_macro 0x00000000 0xc4a src/ASF/sam0/boards/samd21_xplained_pro/board_init.o + .debug_macro 0x00000000 0x6ba src/ASF/sam0/boards/samd21_xplained_pro/board_init.o + .debug_macro 0x00000000 0x1bbf src/ASF/sam0/boards/samd21_xplained_pro/board_init.o + .debug_macro 0x00000000 0x1440 src/ASF/sam0/boards/samd21_xplained_pro/board_init.o + .debug_macro 0x00000000 0x344 src/ASF/sam0/boards/samd21_xplained_pro/board_init.o + .debug_macro 0x00000000 0x7c src/ASF/sam0/boards/samd21_xplained_pro/board_init.o + .debug_macro 0x00000000 0xa0 src/ASF/sam0/boards/samd21_xplained_pro/board_init.o + .debug_macro 0x00000000 0x4c src/ASF/sam0/boards/samd21_xplained_pro/board_init.o + .debug_macro 0x00000000 0xca src/ASF/sam0/boards/samd21_xplained_pro/board_init.o + .debug_macro 0x00000000 0x94 src/ASF/sam0/boards/samd21_xplained_pro/board_init.o + .debug_macro 0x00000000 0x58 src/ASF/sam0/boards/samd21_xplained_pro/board_init.o + .debug_macro 0x00000000 0x37d src/ASF/sam0/boards/samd21_xplained_pro/board_init.o + .debug_macro 0x00000000 0x82 src/ASF/sam0/boards/samd21_xplained_pro/board_init.o + .debug_macro 0x00000000 0x18d src/ASF/sam0/boards/samd21_xplained_pro/board_init.o + .debug_macro 0x00000000 0xb8 src/ASF/sam0/boards/samd21_xplained_pro/board_init.o + .debug_macro 0x00000000 0xa0 src/ASF/sam0/boards/samd21_xplained_pro/board_init.o + .debug_macro 0x00000000 0xb8 src/ASF/sam0/boards/samd21_xplained_pro/board_init.o + .debug_macro 0x00000000 0x1c src/ASF/sam0/boards/samd21_xplained_pro/board_init.o + .debug_macro 0x00000000 0x1c src/ASF/sam0/boards/samd21_xplained_pro/board_init.o + .debug_macro 0x00000000 0x1c src/ASF/sam0/boards/samd21_xplained_pro/board_init.o + .debug_macro 0x00000000 0x82 src/ASF/sam0/boards/samd21_xplained_pro/board_init.o + .debug_macro 0x00000000 0x15a src/ASF/sam0/boards/samd21_xplained_pro/board_init.o + .debug_macro 0x00000000 0xdc src/ASF/sam0/boards/samd21_xplained_pro/board_init.o + .debug_macro 0x00000000 0x128 src/ASF/sam0/boards/samd21_xplained_pro/board_init.o + .debug_macro 0x00000000 0x128 src/ASF/sam0/boards/samd21_xplained_pro/board_init.o + .debug_macro 0x00000000 0x128 src/ASF/sam0/boards/samd21_xplained_pro/board_init.o + .debug_macro 0x00000000 0x128 src/ASF/sam0/boards/samd21_xplained_pro/board_init.o + .debug_macro 0x00000000 0x128 src/ASF/sam0/boards/samd21_xplained_pro/board_init.o + .debug_macro 0x00000000 0x128 src/ASF/sam0/boards/samd21_xplained_pro/board_init.o + .debug_macro 0x00000000 0x124 src/ASF/sam0/boards/samd21_xplained_pro/board_init.o + .debug_macro 0x00000000 0xe2 src/ASF/sam0/boards/samd21_xplained_pro/board_init.o + .debug_macro 0x00000000 0xe2 src/ASF/sam0/boards/samd21_xplained_pro/board_init.o + .debug_macro 0x00000000 0xe2 src/ASF/sam0/boards/samd21_xplained_pro/board_init.o + .debug_macro 0x00000000 0xe2 src/ASF/sam0/boards/samd21_xplained_pro/board_init.o + .debug_macro 0x00000000 0xe2 src/ASF/sam0/boards/samd21_xplained_pro/board_init.o + .debug_macro 0x00000000 0x130 src/ASF/sam0/boards/samd21_xplained_pro/board_init.o + .debug_macro 0x00000000 0x106 src/ASF/sam0/boards/samd21_xplained_pro/board_init.o + .debug_macro 0x00000000 0xfa src/ASF/sam0/boards/samd21_xplained_pro/board_init.o + .debug_macro 0x00000000 0x40f src/ASF/sam0/boards/samd21_xplained_pro/board_init.o + .debug_macro 0x00000000 0x40 src/ASF/sam0/boards/samd21_xplained_pro/board_init.o + .debug_macro 0x00000000 0x37d src/ASF/sam0/boards/samd21_xplained_pro/board_init.o + .debug_macro 0x00000000 0x1e52 src/ASF/sam0/boards/samd21_xplained_pro/board_init.o + .debug_macro 0x00000000 0x6d src/ASF/sam0/boards/samd21_xplained_pro/board_init.o + .debug_macro 0x00000000 0x58 src/ASF/sam0/boards/samd21_xplained_pro/board_init.o + .debug_macro 0x00000000 0x35 src/ASF/sam0/boards/samd21_xplained_pro/board_init.o + .debug_macro 0x00000000 0x9c src/ASF/sam0/boards/samd21_xplained_pro/board_init.o + .debug_macro 0x00000000 0x16 src/ASF/sam0/boards/samd21_xplained_pro/board_init.o + .debug_macro 0x00000000 0x35 src/ASF/sam0/boards/samd21_xplained_pro/board_init.o + .debug_macro 0x00000000 0x34d src/ASF/sam0/boards/samd21_xplained_pro/board_init.o + .debug_macro 0x00000000 0x10 src/ASF/sam0/boards/samd21_xplained_pro/board_init.o + .debug_macro 0x00000000 0x58 src/ASF/sam0/boards/samd21_xplained_pro/board_init.o + .debug_macro 0x00000000 0x1f src/ASF/sam0/boards/samd21_xplained_pro/board_init.o + .debug_macro 0x00000000 0x43 src/ASF/sam0/boards/samd21_xplained_pro/board_init.o + .debug_macro 0x00000000 0x20 src/ASF/sam0/boards/samd21_xplained_pro/board_init.o + .debug_macro 0x00000000 0x187 src/ASF/sam0/boards/samd21_xplained_pro/board_init.o + .debug_macro 0x00000000 0x10 src/ASF/sam0/boards/samd21_xplained_pro/board_init.o + .debug_macro 0x00000000 0x1c src/ASF/sam0/boards/samd21_xplained_pro/board_init.o + .debug_macro 0x00000000 0x52 src/ASF/sam0/boards/samd21_xplained_pro/board_init.o + .debug_macro 0x00000000 0x40 src/ASF/sam0/boards/samd21_xplained_pro/board_init.o + .debug_macro 0x00000000 0x10 src/ASF/sam0/boards/samd21_xplained_pro/board_init.o + .debug_macro 0x00000000 0x40 src/ASF/sam0/boards/samd21_xplained_pro/board_init.o + .debug_macro 0x00000000 0xd7 src/ASF/sam0/boards/samd21_xplained_pro/board_init.o + .debug_macro 0x00000000 0x16 src/ASF/sam0/boards/samd21_xplained_pro/board_init.o + .debug_macro 0x00000000 0x18b src/ASF/sam0/boards/samd21_xplained_pro/board_init.o + .debug_macro 0x00000000 0x16 src/ASF/sam0/boards/samd21_xplained_pro/board_init.o + .debug_macro 0x00000000 0x16 src/ASF/sam0/boards/samd21_xplained_pro/board_init.o + .debug_macro 0x00000000 0x29 src/ASF/sam0/boards/samd21_xplained_pro/board_init.o + .debug_macro 0x00000000 0x51 src/ASF/sam0/boards/samd21_xplained_pro/board_init.o + .debug_macro 0x00000000 0x3e src/ASF/sam0/boards/samd21_xplained_pro/board_init.o + .debug_macro 0x00000000 0x3df src/ASF/sam0/boards/samd21_xplained_pro/board_init.o + .debug_macro 0x00000000 0x2d8 src/ASF/sam0/boards/samd21_xplained_pro/board_init.o + .debug_macro 0x00000000 0xe2 src/ASF/sam0/boards/samd21_xplained_pro/board_init.o + .debug_macro 0x00000000 0x9f4 src/ASF/sam0/boards/samd21_xplained_pro/board_init.o + .debug_macro 0x00000000 0x18 src/ASF/sam0/boards/samd21_xplained_pro/board_init.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/port/port.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/port/port.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/port/port.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/port/port.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/port/port.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/port/port.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/port/port.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/port/port.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/port/port.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/port/port.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/port/port.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/port/port.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/port/port.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/port/port.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/port/port.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/port/port.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/port/port.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/port/port.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/port/port.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/port/port.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/port/port.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/port/port.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/port/port.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/port/port.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/port/port.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/port/port.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/port/port.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/port/port.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/port/port.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/port/port.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/port/port.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/port/port.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/port/port.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/port/port.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/port/port.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/port/port.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/port/port.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/port/port.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/port/port.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/port/port.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/port/port.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/port/port.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/port/port.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/port/port.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/port/port.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/port/port.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/port/port.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/port/port.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/port/port.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/port/port.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/port/port.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/port/port.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/port/port.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/port/port.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/port/port.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/port/port.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/port/port.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/port/port.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/port/port.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/port/port.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/port/port.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/port/port.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/port/port.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/port/port.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/port/port.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/port/port.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/port/port.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/port/port.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/port/port.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/port/port.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/port/port.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/port/port.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/port/port.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/port/port.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/port/port.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/port/port.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/port/port.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/port/port.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/port/port.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/port/port.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/port/port.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/port/port.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/port/port.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/port/port.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/port/port.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/port/port.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/port/port.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/port/port.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/port/port.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/port/port.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/port/port.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/port/port.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/port/port.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/port/port.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/port/port.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/port/port.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/port/port.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/port/port.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/port/port.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/port/port.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/port/port.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/port/port.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/port/port.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/port/port.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/port/port.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/port/port.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/port/port.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/port/port.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/port/port.o + .text 0x00000000 0x0 src/ASF/sam0/drivers/port/port.o + .data 0x00000000 0x0 src/ASF/sam0/drivers/port/port.o + .bss 0x00000000 0x0 src/ASF/sam0/drivers/port/port.o + .text.port_group_set_config + 0x00000000 0x24 src/ASF/sam0/drivers/port/port.o + .bss.cpu_irq_critical_section_counter + 0x00000000 0x4 src/ASF/sam0/drivers/port/port.o + .bss.cpu_irq_prev_interrupt_state + 0x00000000 0x1 src/ASF/sam0/drivers/port/port.o + .debug_macro 0x00000000 0x8ce src/ASF/sam0/drivers/port/port.o + .debug_macro 0x00000000 0x16d src/ASF/sam0/drivers/port/port.o + .debug_macro 0x00000000 0x708 src/ASF/sam0/drivers/port/port.o + .debug_macro 0x00000000 0x22 src/ASF/sam0/drivers/port/port.o + .debug_macro 0x00000000 0x87 src/ASF/sam0/drivers/port/port.o + .debug_macro 0x00000000 0x51 src/ASF/sam0/drivers/port/port.o + .debug_macro 0x00000000 0xef src/ASF/sam0/drivers/port/port.o + .debug_macro 0x00000000 0x6a src/ASF/sam0/drivers/port/port.o + .debug_macro 0x00000000 0x1df src/ASF/sam0/drivers/port/port.o + .debug_macro 0x00000000 0x10 src/ASF/sam0/drivers/port/port.o + .debug_macro 0x00000000 0x76 src/ASF/sam0/drivers/port/port.o + .debug_macro 0x00000000 0x16 src/ASF/sam0/drivers/port/port.o + .debug_macro 0x00000000 0x6db src/ASF/sam0/drivers/port/port.o + .debug_macro 0x00000000 0xdd8 src/ASF/sam0/drivers/port/port.o + .debug_macro 0x00000000 0x22 src/ASF/sam0/drivers/port/port.o + .debug_macro 0x00000000 0x40 src/ASF/sam0/drivers/port/port.o + .debug_macro 0x00000000 0x1c src/ASF/sam0/drivers/port/port.o + .debug_macro 0x00000000 0x22 src/ASF/sam0/drivers/port/port.o + .debug_macro 0x00000000 0xb5 src/ASF/sam0/drivers/port/port.o + .debug_macro 0x00000000 0x3ad src/ASF/sam0/drivers/port/port.o + .debug_macro 0x00000000 0x681 src/ASF/sam0/drivers/port/port.o + .debug_macro 0x00000000 0x8b5 src/ASF/sam0/drivers/port/port.o + .debug_macro 0x00000000 0x230 src/ASF/sam0/drivers/port/port.o + .debug_macro 0x00000000 0xd60 src/ASF/sam0/drivers/port/port.o + .debug_macro 0x00000000 0x4cb src/ASF/sam0/drivers/port/port.o + .debug_macro 0x00000000 0x9f8 src/ASF/sam0/drivers/port/port.o + .debug_macro 0x00000000 0x82b src/ASF/sam0/drivers/port/port.o + .debug_macro 0x00000000 0x455 src/ASF/sam0/drivers/port/port.o + .debug_macro 0x00000000 0x5e src/ASF/sam0/drivers/port/port.o + .debug_macro 0x00000000 0x8fd src/ASF/sam0/drivers/port/port.o + .debug_macro 0x00000000 0x21c src/ASF/sam0/drivers/port/port.o + .debug_macro 0x00000000 0x95b src/ASF/sam0/drivers/port/port.o + .debug_macro 0x00000000 0x5e src/ASF/sam0/drivers/port/port.o + .debug_macro 0x00000000 0x667 src/ASF/sam0/drivers/port/port.o + .debug_macro 0x00000000 0x3af src/ASF/sam0/drivers/port/port.o + .debug_macro 0x00000000 0xc7a src/ASF/sam0/drivers/port/port.o + .debug_macro 0x00000000 0x1092 src/ASF/sam0/drivers/port/port.o + .debug_macro 0x00000000 0xc4a src/ASF/sam0/drivers/port/port.o + .debug_macro 0x00000000 0x6ba src/ASF/sam0/drivers/port/port.o + .debug_macro 0x00000000 0x1bbf src/ASF/sam0/drivers/port/port.o + .debug_macro 0x00000000 0x1440 src/ASF/sam0/drivers/port/port.o + .debug_macro 0x00000000 0x344 src/ASF/sam0/drivers/port/port.o + .debug_macro 0x00000000 0x7c src/ASF/sam0/drivers/port/port.o + .debug_macro 0x00000000 0xa0 src/ASF/sam0/drivers/port/port.o + .debug_macro 0x00000000 0x4c src/ASF/sam0/drivers/port/port.o + .debug_macro 0x00000000 0xca src/ASF/sam0/drivers/port/port.o + .debug_macro 0x00000000 0x94 src/ASF/sam0/drivers/port/port.o + .debug_macro 0x00000000 0x58 src/ASF/sam0/drivers/port/port.o + .debug_macro 0x00000000 0x37d src/ASF/sam0/drivers/port/port.o + .debug_macro 0x00000000 0x82 src/ASF/sam0/drivers/port/port.o + .debug_macro 0x00000000 0x18d src/ASF/sam0/drivers/port/port.o + .debug_macro 0x00000000 0xb8 src/ASF/sam0/drivers/port/port.o + .debug_macro 0x00000000 0xa0 src/ASF/sam0/drivers/port/port.o + .debug_macro 0x00000000 0xb8 src/ASF/sam0/drivers/port/port.o + .debug_macro 0x00000000 0x1c src/ASF/sam0/drivers/port/port.o + .debug_macro 0x00000000 0x1c src/ASF/sam0/drivers/port/port.o + .debug_macro 0x00000000 0x1c src/ASF/sam0/drivers/port/port.o + .debug_macro 0x00000000 0x82 src/ASF/sam0/drivers/port/port.o + .debug_macro 0x00000000 0x15a src/ASF/sam0/drivers/port/port.o + .debug_macro 0x00000000 0xdc src/ASF/sam0/drivers/port/port.o + .debug_macro 0x00000000 0x128 src/ASF/sam0/drivers/port/port.o + .debug_macro 0x00000000 0x128 src/ASF/sam0/drivers/port/port.o + .debug_macro 0x00000000 0x128 src/ASF/sam0/drivers/port/port.o + .debug_macro 0x00000000 0x128 src/ASF/sam0/drivers/port/port.o + .debug_macro 0x00000000 0x128 src/ASF/sam0/drivers/port/port.o + .debug_macro 0x00000000 0x128 src/ASF/sam0/drivers/port/port.o + .debug_macro 0x00000000 0x124 src/ASF/sam0/drivers/port/port.o + .debug_macro 0x00000000 0xe2 src/ASF/sam0/drivers/port/port.o + .debug_macro 0x00000000 0xe2 src/ASF/sam0/drivers/port/port.o + .debug_macro 0x00000000 0xe2 src/ASF/sam0/drivers/port/port.o + .debug_macro 0x00000000 0xe2 src/ASF/sam0/drivers/port/port.o + .debug_macro 0x00000000 0xe2 src/ASF/sam0/drivers/port/port.o + .debug_macro 0x00000000 0x130 src/ASF/sam0/drivers/port/port.o + .debug_macro 0x00000000 0x106 src/ASF/sam0/drivers/port/port.o + .debug_macro 0x00000000 0xfa src/ASF/sam0/drivers/port/port.o + .debug_macro 0x00000000 0x40f src/ASF/sam0/drivers/port/port.o + .debug_macro 0x00000000 0x40 src/ASF/sam0/drivers/port/port.o + .debug_macro 0x00000000 0x37d src/ASF/sam0/drivers/port/port.o + .debug_macro 0x00000000 0x1e52 src/ASF/sam0/drivers/port/port.o + .debug_macro 0x00000000 0x6d src/ASF/sam0/drivers/port/port.o + .debug_macro 0x00000000 0x58 src/ASF/sam0/drivers/port/port.o + .debug_macro 0x00000000 0x35 src/ASF/sam0/drivers/port/port.o + .debug_macro 0x00000000 0x9c src/ASF/sam0/drivers/port/port.o + .debug_macro 0x00000000 0x16 src/ASF/sam0/drivers/port/port.o + .debug_macro 0x00000000 0x35 src/ASF/sam0/drivers/port/port.o + .debug_macro 0x00000000 0x34d src/ASF/sam0/drivers/port/port.o + .debug_macro 0x00000000 0x10 src/ASF/sam0/drivers/port/port.o + .debug_macro 0x00000000 0x58 src/ASF/sam0/drivers/port/port.o + .debug_macro 0x00000000 0x1f src/ASF/sam0/drivers/port/port.o + .debug_macro 0x00000000 0x43 src/ASF/sam0/drivers/port/port.o + .debug_macro 0x00000000 0x20 src/ASF/sam0/drivers/port/port.o + .debug_macro 0x00000000 0x187 src/ASF/sam0/drivers/port/port.o + .debug_macro 0x00000000 0x10 src/ASF/sam0/drivers/port/port.o + .debug_macro 0x00000000 0x1c src/ASF/sam0/drivers/port/port.o + .debug_macro 0x00000000 0x52 src/ASF/sam0/drivers/port/port.o + .debug_macro 0x00000000 0x40 src/ASF/sam0/drivers/port/port.o + .debug_macro 0x00000000 0x10 src/ASF/sam0/drivers/port/port.o + .debug_macro 0x00000000 0x40 src/ASF/sam0/drivers/port/port.o + .debug_macro 0x00000000 0xd7 src/ASF/sam0/drivers/port/port.o + .debug_macro 0x00000000 0x16 src/ASF/sam0/drivers/port/port.o + .debug_macro 0x00000000 0x18b src/ASF/sam0/drivers/port/port.o + .debug_macro 0x00000000 0x16 src/ASF/sam0/drivers/port/port.o + .debug_macro 0x00000000 0x16 src/ASF/sam0/drivers/port/port.o + .debug_macro 0x00000000 0x29 src/ASF/sam0/drivers/port/port.o + .debug_macro 0x00000000 0x51 src/ASF/sam0/drivers/port/port.o + .debug_macro 0x00000000 0x3e src/ASF/sam0/drivers/port/port.o + .debug_macro 0x00000000 0x3df src/ASF/sam0/drivers/port/port.o + .debug_macro 0x00000000 0x18 src/ASF/sam0/drivers/port/port.o + .debug_macro 0x00000000 0x12 src/ASF/sam0/drivers/port/port.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/clock.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/clock.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/clock.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/clock.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/clock.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/clock.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/clock.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/clock.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/clock.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/clock.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/clock.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/clock.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/clock.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/clock.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/clock.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/clock.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/clock.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/clock.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/clock.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/clock.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/clock.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/clock.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/clock.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/clock.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/clock.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/clock.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/clock.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/clock.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/clock.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/clock.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/clock.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/clock.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/clock.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/clock.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/clock.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/clock.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/clock.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/clock.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/clock.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/clock.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/clock.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/clock.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/clock.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/clock.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/clock.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/clock.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/clock.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/clock.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/clock.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/clock.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/clock.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/clock.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/clock.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/clock.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/clock.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/clock.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/clock.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/clock.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/clock.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/clock.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/clock.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/clock.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/clock.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/clock.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/clock.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/clock.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/clock.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/clock.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/clock.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/clock.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/clock.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/clock.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/clock.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/clock.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/clock.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/clock.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/clock.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/clock.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/clock.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/clock.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/clock.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/clock.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/clock.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/clock.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/clock.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/clock.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/clock.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/clock.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/clock.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/clock.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/clock.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/clock.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/clock.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/clock.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/clock.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/clock.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/clock.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/clock.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/clock.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/clock.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/clock.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/clock.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/clock.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/clock.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/clock.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/clock.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/clock.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/clock.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/clock.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/clock.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/clock.o + .text 0x00000000 0x0 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/clock.o + .data 0x00000000 0x0 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/clock.o + .bss 0x00000000 0x0 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/clock.o + .text.system_clock_source_osc32k_set_config + 0x00000000 0x7c src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/clock.o + .text.system_clock_source_xosc_set_config + 0x00000000 0xc0 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/clock.o + .text.system_clock_source_xosc32k_set_config + 0x00000000 0xb8 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/clock.o + .text.system_clock_source_dfll_set_config + 0x00000000 0x80 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/clock.o + .text.system_clock_source_dpll_set_config + 0x00000000 0xa4 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/clock.o + .text.system_clock_source_write_calibration + 0x00000000 0x90 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/clock.o + .text.system_clock_source_disable + 0x00000000 0x7c src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/clock.o + .rodata.system_clock_source_disable + 0x00000000 0x24 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/clock.o + .text.system_clock_source_is_ready + 0x00000000 0x54 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/clock.o + .rodata.system_clock_source_is_ready + 0x00000000 0x24 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/clock.o + .bss.cpu_irq_critical_section_counter + 0x00000000 0x4 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/clock.o + .bss.cpu_irq_prev_interrupt_state + 0x00000000 0x1 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/clock.o + .debug_macro 0x00000000 0x8ce src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/clock.o + .debug_macro 0x00000000 0x16d src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/clock.o + .debug_macro 0x00000000 0x708 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/clock.o + .debug_macro 0x00000000 0x22 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/clock.o + .debug_macro 0x00000000 0x87 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/clock.o + .debug_macro 0x00000000 0x51 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/clock.o + .debug_macro 0x00000000 0xef src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/clock.o + .debug_macro 0x00000000 0x6a src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/clock.o + .debug_macro 0x00000000 0x1df src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/clock.o + .debug_macro 0x00000000 0x10 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/clock.o + .debug_macro 0x00000000 0x76 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/clock.o + .debug_macro 0x00000000 0x16 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/clock.o + .debug_macro 0x00000000 0x6db src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/clock.o + .debug_macro 0x00000000 0xdd8 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/clock.o + .debug_macro 0x00000000 0x22 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/clock.o + .debug_macro 0x00000000 0x40 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/clock.o + .debug_macro 0x00000000 0x1c src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/clock.o + .debug_macro 0x00000000 0x22 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/clock.o + .debug_macro 0x00000000 0xb5 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/clock.o + .debug_macro 0x00000000 0x3ad src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/clock.o + .debug_macro 0x00000000 0x681 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/clock.o + .debug_macro 0x00000000 0x8b5 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/clock.o + .debug_macro 0x00000000 0x230 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/clock.o + .debug_macro 0x00000000 0xd60 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/clock.o + .debug_macro 0x00000000 0x4cb src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/clock.o + .debug_macro 0x00000000 0x9f8 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/clock.o + .debug_macro 0x00000000 0x82b src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/clock.o + .debug_macro 0x00000000 0x455 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/clock.o + .debug_macro 0x00000000 0x5e src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/clock.o + .debug_macro 0x00000000 0x8fd src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/clock.o + .debug_macro 0x00000000 0x21c src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/clock.o + .debug_macro 0x00000000 0x95b src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/clock.o + .debug_macro 0x00000000 0x5e src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/clock.o + .debug_macro 0x00000000 0x667 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/clock.o + .debug_macro 0x00000000 0x3af src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/clock.o + .debug_macro 0x00000000 0xc7a src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/clock.o + .debug_macro 0x00000000 0x1092 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/clock.o + .debug_macro 0x00000000 0xc4a src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/clock.o + .debug_macro 0x00000000 0x6ba src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/clock.o + .debug_macro 0x00000000 0x1bbf src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/clock.o + .debug_macro 0x00000000 0x1440 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/clock.o + .debug_macro 0x00000000 0x344 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/clock.o + .debug_macro 0x00000000 0x7c src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/clock.o + .debug_macro 0x00000000 0xa0 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/clock.o + .debug_macro 0x00000000 0x4c src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/clock.o + .debug_macro 0x00000000 0xca src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/clock.o + .debug_macro 0x00000000 0x94 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/clock.o + .debug_macro 0x00000000 0x58 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/clock.o + .debug_macro 0x00000000 0x37d src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/clock.o + .debug_macro 0x00000000 0x82 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/clock.o + .debug_macro 0x00000000 0x18d src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/clock.o + .debug_macro 0x00000000 0xb8 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/clock.o + .debug_macro 0x00000000 0xa0 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/clock.o + .debug_macro 0x00000000 0xb8 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/clock.o + .debug_macro 0x00000000 0x1c src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/clock.o + .debug_macro 0x00000000 0x1c src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/clock.o + .debug_macro 0x00000000 0x1c src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/clock.o + .debug_macro 0x00000000 0x82 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/clock.o + .debug_macro 0x00000000 0x15a src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/clock.o + .debug_macro 0x00000000 0xdc src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/clock.o + .debug_macro 0x00000000 0x128 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/clock.o + .debug_macro 0x00000000 0x128 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/clock.o + .debug_macro 0x00000000 0x128 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/clock.o + .debug_macro 0x00000000 0x128 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/clock.o + .debug_macro 0x00000000 0x128 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/clock.o + .debug_macro 0x00000000 0x128 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/clock.o + .debug_macro 0x00000000 0x124 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/clock.o + .debug_macro 0x00000000 0xe2 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/clock.o + .debug_macro 0x00000000 0xe2 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/clock.o + .debug_macro 0x00000000 0xe2 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/clock.o + .debug_macro 0x00000000 0xe2 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/clock.o + .debug_macro 0x00000000 0xe2 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/clock.o + .debug_macro 0x00000000 0x130 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/clock.o + .debug_macro 0x00000000 0x106 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/clock.o + .debug_macro 0x00000000 0xfa src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/clock.o + .debug_macro 0x00000000 0x40f src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/clock.o + .debug_macro 0x00000000 0x40 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/clock.o + .debug_macro 0x00000000 0x37d src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/clock.o + .debug_macro 0x00000000 0x1e52 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/clock.o + .debug_macro 0x00000000 0x6d src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/clock.o + .debug_macro 0x00000000 0x58 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/clock.o + .debug_macro 0x00000000 0x35 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/clock.o + .debug_macro 0x00000000 0x9c src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/clock.o + .debug_macro 0x00000000 0x16 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/clock.o + .debug_macro 0x00000000 0x35 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/clock.o + .debug_macro 0x00000000 0x34d src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/clock.o + .debug_macro 0x00000000 0x10 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/clock.o + .debug_macro 0x00000000 0x58 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/clock.o + .debug_macro 0x00000000 0x1f src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/clock.o + .debug_macro 0x00000000 0x43 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/clock.o + .debug_macro 0x00000000 0x20 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/clock.o + .debug_macro 0x00000000 0x187 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/clock.o + .debug_macro 0x00000000 0x10 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/clock.o + .debug_macro 0x00000000 0x1c src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/clock.o + .debug_macro 0x00000000 0x52 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/clock.o + .debug_macro 0x00000000 0x40 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/clock.o + .debug_macro 0x00000000 0x10 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/clock.o + .debug_macro 0x00000000 0x40 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/clock.o + .debug_macro 0x00000000 0xd7 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/clock.o + .debug_macro 0x00000000 0x16 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/clock.o + .debug_macro 0x00000000 0x18b src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/clock.o + .debug_macro 0x00000000 0x16 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/clock.o + .debug_macro 0x00000000 0x16 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/clock.o + .debug_macro 0x00000000 0x29 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/clock.o + .debug_macro 0x00000000 0x51 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/clock.o + .debug_macro 0x00000000 0x3e src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/clock.o + .debug_macro 0x00000000 0x3df src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/clock.o + .debug_macro 0x00000000 0x11 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/clock.o + .debug_macro 0x00000000 0x18 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/clock.o + .debug_macro 0x00000000 0x16 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/clock.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/gclk.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/gclk.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/gclk.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/gclk.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/gclk.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/gclk.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/gclk.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/gclk.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/gclk.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/gclk.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/gclk.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/gclk.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/gclk.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/gclk.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/gclk.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/gclk.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/gclk.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/gclk.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/gclk.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/gclk.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/gclk.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/gclk.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/gclk.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/gclk.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/gclk.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/gclk.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/gclk.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/gclk.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/gclk.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/gclk.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/gclk.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/gclk.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/gclk.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/gclk.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/gclk.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/gclk.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/gclk.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/gclk.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/gclk.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/gclk.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/gclk.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/gclk.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/gclk.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/gclk.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/gclk.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/gclk.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/gclk.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/gclk.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/gclk.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/gclk.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/gclk.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/gclk.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/gclk.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/gclk.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/gclk.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/gclk.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/gclk.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/gclk.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/gclk.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/gclk.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/gclk.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/gclk.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/gclk.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/gclk.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/gclk.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/gclk.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/gclk.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/gclk.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/gclk.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/gclk.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/gclk.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/gclk.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/gclk.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/gclk.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/gclk.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/gclk.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/gclk.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/gclk.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/gclk.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/gclk.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/gclk.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/gclk.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/gclk.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/gclk.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/gclk.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/gclk.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/gclk.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/gclk.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/gclk.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/gclk.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/gclk.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/gclk.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/gclk.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/gclk.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/gclk.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/gclk.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/gclk.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/gclk.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/gclk.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/gclk.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/gclk.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/gclk.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/gclk.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/gclk.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/gclk.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/gclk.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/gclk.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/gclk.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/gclk.o + .text 0x00000000 0x0 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/gclk.o + .data 0x00000000 0x0 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/gclk.o + .bss 0x00000000 0x0 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/gclk.o + .text.system_gclk_gen_disable + 0x00000000 0x50 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/gclk.o + .text.system_gclk_gen_is_enabled + 0x00000000 0x2c src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/gclk.o + .text.system_gclk_chan_is_enabled + 0x00000000 0x2c src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/gclk.o + .text.system_gclk_chan_lock + 0x00000000 0x30 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/gclk.o + .text.system_gclk_chan_is_locked + 0x00000000 0x2c src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/gclk.o + .bss.cpu_irq_critical_section_counter + 0x00000000 0x4 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/gclk.o + .bss.cpu_irq_prev_interrupt_state + 0x00000000 0x1 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/gclk.o + .debug_macro 0x00000000 0x8ce src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/gclk.o + .debug_macro 0x00000000 0x16d src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/gclk.o + .debug_macro 0x00000000 0x708 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/gclk.o + .debug_macro 0x00000000 0x22 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/gclk.o + .debug_macro 0x00000000 0x87 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/gclk.o + .debug_macro 0x00000000 0x51 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/gclk.o + .debug_macro 0x00000000 0xef src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/gclk.o + .debug_macro 0x00000000 0x6a src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/gclk.o + .debug_macro 0x00000000 0x1df src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/gclk.o + .debug_macro 0x00000000 0x10 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/gclk.o + .debug_macro 0x00000000 0x76 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/gclk.o + .debug_macro 0x00000000 0x16 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/gclk.o + .debug_macro 0x00000000 0x6db src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/gclk.o + .debug_macro 0x00000000 0xdd8 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/gclk.o + .debug_macro 0x00000000 0x22 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/gclk.o + .debug_macro 0x00000000 0x40 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/gclk.o + .debug_macro 0x00000000 0x1c src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/gclk.o + .debug_macro 0x00000000 0x22 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/gclk.o + .debug_macro 0x00000000 0xb5 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/gclk.o + .debug_macro 0x00000000 0x3ad src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/gclk.o + .debug_macro 0x00000000 0x681 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/gclk.o + .debug_macro 0x00000000 0x8b5 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/gclk.o + .debug_macro 0x00000000 0x230 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/gclk.o + .debug_macro 0x00000000 0xd60 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/gclk.o + .debug_macro 0x00000000 0x4cb src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/gclk.o + .debug_macro 0x00000000 0x9f8 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/gclk.o + .debug_macro 0x00000000 0x82b src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/gclk.o + .debug_macro 0x00000000 0x455 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/gclk.o + .debug_macro 0x00000000 0x5e src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/gclk.o + .debug_macro 0x00000000 0x8fd src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/gclk.o + .debug_macro 0x00000000 0x21c src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/gclk.o + .debug_macro 0x00000000 0x95b src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/gclk.o + .debug_macro 0x00000000 0x5e src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/gclk.o + .debug_macro 0x00000000 0x667 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/gclk.o + .debug_macro 0x00000000 0x3af src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/gclk.o + .debug_macro 0x00000000 0xc7a src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/gclk.o + .debug_macro 0x00000000 0x1092 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/gclk.o + .debug_macro 0x00000000 0xc4a src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/gclk.o + .debug_macro 0x00000000 0x6ba src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/gclk.o + .debug_macro 0x00000000 0x1bbf src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/gclk.o + .debug_macro 0x00000000 0x1440 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/gclk.o + .debug_macro 0x00000000 0x344 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/gclk.o + .debug_macro 0x00000000 0x7c src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/gclk.o + .debug_macro 0x00000000 0xa0 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/gclk.o + .debug_macro 0x00000000 0x4c src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/gclk.o + .debug_macro 0x00000000 0xca src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/gclk.o + .debug_macro 0x00000000 0x94 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/gclk.o + .debug_macro 0x00000000 0x58 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/gclk.o + .debug_macro 0x00000000 0x37d src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/gclk.o + .debug_macro 0x00000000 0x82 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/gclk.o + .debug_macro 0x00000000 0x18d src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/gclk.o + .debug_macro 0x00000000 0xb8 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/gclk.o + .debug_macro 0x00000000 0xa0 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/gclk.o + .debug_macro 0x00000000 0xb8 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/gclk.o + .debug_macro 0x00000000 0x1c src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/gclk.o + .debug_macro 0x00000000 0x1c src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/gclk.o + .debug_macro 0x00000000 0x1c src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/gclk.o + .debug_macro 0x00000000 0x82 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/gclk.o + .debug_macro 0x00000000 0x15a src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/gclk.o + .debug_macro 0x00000000 0xdc src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/gclk.o + .debug_macro 0x00000000 0x128 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/gclk.o + .debug_macro 0x00000000 0x128 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/gclk.o + .debug_macro 0x00000000 0x128 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/gclk.o + .debug_macro 0x00000000 0x128 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/gclk.o + .debug_macro 0x00000000 0x128 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/gclk.o + .debug_macro 0x00000000 0x128 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/gclk.o + .debug_macro 0x00000000 0x124 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/gclk.o + .debug_macro 0x00000000 0xe2 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/gclk.o + .debug_macro 0x00000000 0xe2 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/gclk.o + .debug_macro 0x00000000 0xe2 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/gclk.o + .debug_macro 0x00000000 0xe2 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/gclk.o + .debug_macro 0x00000000 0xe2 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/gclk.o + .debug_macro 0x00000000 0x130 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/gclk.o + .debug_macro 0x00000000 0x106 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/gclk.o + .debug_macro 0x00000000 0xfa src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/gclk.o + .debug_macro 0x00000000 0x40f src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/gclk.o + .debug_macro 0x00000000 0x40 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/gclk.o + .debug_macro 0x00000000 0x37d src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/gclk.o + .debug_macro 0x00000000 0x1e52 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/gclk.o + .debug_macro 0x00000000 0x6d src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/gclk.o + .debug_macro 0x00000000 0x58 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/gclk.o + .debug_macro 0x00000000 0x35 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/gclk.o + .debug_macro 0x00000000 0x9c src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/gclk.o + .debug_macro 0x00000000 0x16 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/gclk.o + .debug_macro 0x00000000 0x35 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/gclk.o + .debug_macro 0x00000000 0x34d src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/gclk.o + .debug_macro 0x00000000 0x10 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/gclk.o + .debug_macro 0x00000000 0x58 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/gclk.o + .debug_macro 0x00000000 0x1f src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/gclk.o + .debug_macro 0x00000000 0x43 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/gclk.o + .debug_macro 0x00000000 0x20 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/gclk.o + .debug_macro 0x00000000 0x187 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/gclk.o + .debug_macro 0x00000000 0x10 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/gclk.o + .debug_macro 0x00000000 0x1c src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/gclk.o + .debug_macro 0x00000000 0x52 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/gclk.o + .debug_macro 0x00000000 0x40 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/gclk.o + .debug_macro 0x00000000 0x10 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/gclk.o + .debug_macro 0x00000000 0x40 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/gclk.o + .debug_macro 0x00000000 0xd7 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/gclk.o + .debug_macro 0x00000000 0x16 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/gclk.o + .debug_macro 0x00000000 0x18b src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/gclk.o + .debug_macro 0x00000000 0x16 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/gclk.o + .debug_macro 0x00000000 0x16 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/gclk.o + .debug_macro 0x00000000 0x29 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/gclk.o + .debug_macro 0x00000000 0x51 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/gclk.o + .debug_macro 0x00000000 0x3e src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/gclk.o + .debug_macro 0x00000000 0x3df src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/gclk.o + .debug_macro 0x00000000 0x11 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/gclk.o + .debug_macro 0x00000000 0x2e src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/gclk.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/interrupt/system_interrupt.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/interrupt/system_interrupt.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/interrupt/system_interrupt.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/interrupt/system_interrupt.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/interrupt/system_interrupt.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/interrupt/system_interrupt.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/interrupt/system_interrupt.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/interrupt/system_interrupt.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/interrupt/system_interrupt.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/interrupt/system_interrupt.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/interrupt/system_interrupt.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/interrupt/system_interrupt.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/interrupt/system_interrupt.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/interrupt/system_interrupt.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/interrupt/system_interrupt.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/interrupt/system_interrupt.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/interrupt/system_interrupt.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/interrupt/system_interrupt.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/interrupt/system_interrupt.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/interrupt/system_interrupt.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/interrupt/system_interrupt.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/interrupt/system_interrupt.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/interrupt/system_interrupt.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/interrupt/system_interrupt.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/interrupt/system_interrupt.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/interrupt/system_interrupt.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/interrupt/system_interrupt.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/interrupt/system_interrupt.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/interrupt/system_interrupt.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/interrupt/system_interrupt.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/interrupt/system_interrupt.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/interrupt/system_interrupt.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/interrupt/system_interrupt.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/interrupt/system_interrupt.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/interrupt/system_interrupt.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/interrupt/system_interrupt.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/interrupt/system_interrupt.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/interrupt/system_interrupt.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/interrupt/system_interrupt.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/interrupt/system_interrupt.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/interrupt/system_interrupt.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/interrupt/system_interrupt.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/interrupt/system_interrupt.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/interrupt/system_interrupt.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/interrupt/system_interrupt.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/interrupt/system_interrupt.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/interrupt/system_interrupt.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/interrupt/system_interrupt.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/interrupt/system_interrupt.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/interrupt/system_interrupt.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/interrupt/system_interrupt.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/interrupt/system_interrupt.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/interrupt/system_interrupt.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/interrupt/system_interrupt.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/interrupt/system_interrupt.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/interrupt/system_interrupt.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/interrupt/system_interrupt.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/interrupt/system_interrupt.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/interrupt/system_interrupt.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/interrupt/system_interrupt.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/interrupt/system_interrupt.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/interrupt/system_interrupt.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/interrupt/system_interrupt.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/interrupt/system_interrupt.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/interrupt/system_interrupt.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/interrupt/system_interrupt.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/interrupt/system_interrupt.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/interrupt/system_interrupt.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/interrupt/system_interrupt.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/interrupt/system_interrupt.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/interrupt/system_interrupt.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/interrupt/system_interrupt.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/interrupt/system_interrupt.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/interrupt/system_interrupt.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/interrupt/system_interrupt.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/interrupt/system_interrupt.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/interrupt/system_interrupt.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/interrupt/system_interrupt.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/interrupt/system_interrupt.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/interrupt/system_interrupt.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/interrupt/system_interrupt.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/interrupt/system_interrupt.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/interrupt/system_interrupt.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/interrupt/system_interrupt.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/interrupt/system_interrupt.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/interrupt/system_interrupt.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/interrupt/system_interrupt.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/interrupt/system_interrupt.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/interrupt/system_interrupt.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/interrupt/system_interrupt.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/interrupt/system_interrupt.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/interrupt/system_interrupt.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/interrupt/system_interrupt.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/interrupt/system_interrupt.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/interrupt/system_interrupt.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/interrupt/system_interrupt.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/interrupt/system_interrupt.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/interrupt/system_interrupt.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/interrupt/system_interrupt.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/interrupt/system_interrupt.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/interrupt/system_interrupt.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/interrupt/system_interrupt.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/interrupt/system_interrupt.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/interrupt/system_interrupt.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/interrupt/system_interrupt.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/interrupt/system_interrupt.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/interrupt/system_interrupt.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/interrupt/system_interrupt.o + .text 0x00000000 0x0 src/ASF/sam0/drivers/system/interrupt/system_interrupt.o + .data 0x00000000 0x0 src/ASF/sam0/drivers/system/interrupt/system_interrupt.o + .bss 0x00000000 0x0 src/ASF/sam0/drivers/system/interrupt/system_interrupt.o + .text.system_interrupt_is_pending + 0x00000000 0x34 src/ASF/sam0/drivers/system/interrupt/system_interrupt.o + .text.system_interrupt_set_pending + 0x00000000 0x44 src/ASF/sam0/drivers/system/interrupt/system_interrupt.o + .text.system_interrupt_clear_pending + 0x00000000 0x30 src/ASF/sam0/drivers/system/interrupt/system_interrupt.o + .text.system_interrupt_set_priority + 0x00000000 0x58 src/ASF/sam0/drivers/system/interrupt/system_interrupt.o + .text.system_interrupt_get_priority + 0x00000000 0x4c src/ASF/sam0/drivers/system/interrupt/system_interrupt.o + .bss.cpu_irq_critical_section_counter + 0x00000000 0x4 src/ASF/sam0/drivers/system/interrupt/system_interrupt.o + .bss.cpu_irq_prev_interrupt_state + 0x00000000 0x1 src/ASF/sam0/drivers/system/interrupt/system_interrupt.o + .debug_info 0x00000000 0xf33 src/ASF/sam0/drivers/system/interrupt/system_interrupt.o + .debug_abbrev 0x00000000 0x253 src/ASF/sam0/drivers/system/interrupt/system_interrupt.o + .debug_loc 0x00000000 0x326 src/ASF/sam0/drivers/system/interrupt/system_interrupt.o + .debug_aranges + 0x00000000 0x40 src/ASF/sam0/drivers/system/interrupt/system_interrupt.o + .debug_ranges 0x00000000 0x30 src/ASF/sam0/drivers/system/interrupt/system_interrupt.o + .debug_macro 0x00000000 0x539 src/ASF/sam0/drivers/system/interrupt/system_interrupt.o + .debug_macro 0x00000000 0x8ce src/ASF/sam0/drivers/system/interrupt/system_interrupt.o + .debug_macro 0x00000000 0x16d src/ASF/sam0/drivers/system/interrupt/system_interrupt.o + .debug_macro 0x00000000 0x708 src/ASF/sam0/drivers/system/interrupt/system_interrupt.o + .debug_macro 0x00000000 0x22 src/ASF/sam0/drivers/system/interrupt/system_interrupt.o + .debug_macro 0x00000000 0x87 src/ASF/sam0/drivers/system/interrupt/system_interrupt.o + .debug_macro 0x00000000 0x51 src/ASF/sam0/drivers/system/interrupt/system_interrupt.o + .debug_macro 0x00000000 0xef src/ASF/sam0/drivers/system/interrupt/system_interrupt.o + .debug_macro 0x00000000 0x6a src/ASF/sam0/drivers/system/interrupt/system_interrupt.o + .debug_macro 0x00000000 0x1df src/ASF/sam0/drivers/system/interrupt/system_interrupt.o + .debug_macro 0x00000000 0x10 src/ASF/sam0/drivers/system/interrupt/system_interrupt.o + .debug_macro 0x00000000 0x76 src/ASF/sam0/drivers/system/interrupt/system_interrupt.o + .debug_macro 0x00000000 0x16 src/ASF/sam0/drivers/system/interrupt/system_interrupt.o + .debug_macro 0x00000000 0x6db src/ASF/sam0/drivers/system/interrupt/system_interrupt.o + .debug_macro 0x00000000 0xdd8 src/ASF/sam0/drivers/system/interrupt/system_interrupt.o + .debug_macro 0x00000000 0x22 src/ASF/sam0/drivers/system/interrupt/system_interrupt.o + .debug_macro 0x00000000 0x40 src/ASF/sam0/drivers/system/interrupt/system_interrupt.o + .debug_macro 0x00000000 0x1c src/ASF/sam0/drivers/system/interrupt/system_interrupt.o + .debug_macro 0x00000000 0x22 src/ASF/sam0/drivers/system/interrupt/system_interrupt.o + .debug_macro 0x00000000 0xb5 src/ASF/sam0/drivers/system/interrupt/system_interrupt.o + .debug_macro 0x00000000 0x3ad src/ASF/sam0/drivers/system/interrupt/system_interrupt.o + .debug_macro 0x00000000 0x681 src/ASF/sam0/drivers/system/interrupt/system_interrupt.o + .debug_macro 0x00000000 0x8b5 src/ASF/sam0/drivers/system/interrupt/system_interrupt.o + .debug_macro 0x00000000 0x230 src/ASF/sam0/drivers/system/interrupt/system_interrupt.o + .debug_macro 0x00000000 0xd60 src/ASF/sam0/drivers/system/interrupt/system_interrupt.o + .debug_macro 0x00000000 0x4cb src/ASF/sam0/drivers/system/interrupt/system_interrupt.o + .debug_macro 0x00000000 0x9f8 src/ASF/sam0/drivers/system/interrupt/system_interrupt.o + .debug_macro 0x00000000 0x82b src/ASF/sam0/drivers/system/interrupt/system_interrupt.o + .debug_macro 0x00000000 0x455 src/ASF/sam0/drivers/system/interrupt/system_interrupt.o + .debug_macro 0x00000000 0x5e src/ASF/sam0/drivers/system/interrupt/system_interrupt.o + .debug_macro 0x00000000 0x8fd src/ASF/sam0/drivers/system/interrupt/system_interrupt.o + .debug_macro 0x00000000 0x21c src/ASF/sam0/drivers/system/interrupt/system_interrupt.o + .debug_macro 0x00000000 0x95b src/ASF/sam0/drivers/system/interrupt/system_interrupt.o + .debug_macro 0x00000000 0x5e src/ASF/sam0/drivers/system/interrupt/system_interrupt.o + .debug_macro 0x00000000 0x667 src/ASF/sam0/drivers/system/interrupt/system_interrupt.o + .debug_macro 0x00000000 0x3af src/ASF/sam0/drivers/system/interrupt/system_interrupt.o + .debug_macro 0x00000000 0xc7a src/ASF/sam0/drivers/system/interrupt/system_interrupt.o + .debug_macro 0x00000000 0x1092 src/ASF/sam0/drivers/system/interrupt/system_interrupt.o + .debug_macro 0x00000000 0xc4a src/ASF/sam0/drivers/system/interrupt/system_interrupt.o + .debug_macro 0x00000000 0x6ba src/ASF/sam0/drivers/system/interrupt/system_interrupt.o + .debug_macro 0x00000000 0x1bbf src/ASF/sam0/drivers/system/interrupt/system_interrupt.o + .debug_macro 0x00000000 0x1440 src/ASF/sam0/drivers/system/interrupt/system_interrupt.o + .debug_macro 0x00000000 0x344 src/ASF/sam0/drivers/system/interrupt/system_interrupt.o + .debug_macro 0x00000000 0x7c src/ASF/sam0/drivers/system/interrupt/system_interrupt.o + .debug_macro 0x00000000 0xa0 src/ASF/sam0/drivers/system/interrupt/system_interrupt.o + .debug_macro 0x00000000 0x4c src/ASF/sam0/drivers/system/interrupt/system_interrupt.o + .debug_macro 0x00000000 0xca src/ASF/sam0/drivers/system/interrupt/system_interrupt.o + .debug_macro 0x00000000 0x94 src/ASF/sam0/drivers/system/interrupt/system_interrupt.o + .debug_macro 0x00000000 0x58 src/ASF/sam0/drivers/system/interrupt/system_interrupt.o + .debug_macro 0x00000000 0x37d src/ASF/sam0/drivers/system/interrupt/system_interrupt.o + .debug_macro 0x00000000 0x82 src/ASF/sam0/drivers/system/interrupt/system_interrupt.o + .debug_macro 0x00000000 0x18d src/ASF/sam0/drivers/system/interrupt/system_interrupt.o + .debug_macro 0x00000000 0xb8 src/ASF/sam0/drivers/system/interrupt/system_interrupt.o + .debug_macro 0x00000000 0xa0 src/ASF/sam0/drivers/system/interrupt/system_interrupt.o + .debug_macro 0x00000000 0xb8 src/ASF/sam0/drivers/system/interrupt/system_interrupt.o + .debug_macro 0x00000000 0x1c src/ASF/sam0/drivers/system/interrupt/system_interrupt.o + .debug_macro 0x00000000 0x1c src/ASF/sam0/drivers/system/interrupt/system_interrupt.o + .debug_macro 0x00000000 0x1c src/ASF/sam0/drivers/system/interrupt/system_interrupt.o + .debug_macro 0x00000000 0x82 src/ASF/sam0/drivers/system/interrupt/system_interrupt.o + .debug_macro 0x00000000 0x15a src/ASF/sam0/drivers/system/interrupt/system_interrupt.o + .debug_macro 0x00000000 0xdc src/ASF/sam0/drivers/system/interrupt/system_interrupt.o + .debug_macro 0x00000000 0x128 src/ASF/sam0/drivers/system/interrupt/system_interrupt.o + .debug_macro 0x00000000 0x128 src/ASF/sam0/drivers/system/interrupt/system_interrupt.o + .debug_macro 0x00000000 0x128 src/ASF/sam0/drivers/system/interrupt/system_interrupt.o + .debug_macro 0x00000000 0x128 src/ASF/sam0/drivers/system/interrupt/system_interrupt.o + .debug_macro 0x00000000 0x128 src/ASF/sam0/drivers/system/interrupt/system_interrupt.o + .debug_macro 0x00000000 0x128 src/ASF/sam0/drivers/system/interrupt/system_interrupt.o + .debug_macro 0x00000000 0x124 src/ASF/sam0/drivers/system/interrupt/system_interrupt.o + .debug_macro 0x00000000 0xe2 src/ASF/sam0/drivers/system/interrupt/system_interrupt.o + .debug_macro 0x00000000 0xe2 src/ASF/sam0/drivers/system/interrupt/system_interrupt.o + .debug_macro 0x00000000 0xe2 src/ASF/sam0/drivers/system/interrupt/system_interrupt.o + .debug_macro 0x00000000 0xe2 src/ASF/sam0/drivers/system/interrupt/system_interrupt.o + .debug_macro 0x00000000 0xe2 src/ASF/sam0/drivers/system/interrupt/system_interrupt.o + .debug_macro 0x00000000 0x130 src/ASF/sam0/drivers/system/interrupt/system_interrupt.o + .debug_macro 0x00000000 0x106 src/ASF/sam0/drivers/system/interrupt/system_interrupt.o + .debug_macro 0x00000000 0xfa src/ASF/sam0/drivers/system/interrupt/system_interrupt.o + .debug_macro 0x00000000 0x40f src/ASF/sam0/drivers/system/interrupt/system_interrupt.o + .debug_macro 0x00000000 0x40 src/ASF/sam0/drivers/system/interrupt/system_interrupt.o + .debug_macro 0x00000000 0x37d src/ASF/sam0/drivers/system/interrupt/system_interrupt.o + .debug_macro 0x00000000 0x1e52 src/ASF/sam0/drivers/system/interrupt/system_interrupt.o + .debug_macro 0x00000000 0x6d src/ASF/sam0/drivers/system/interrupt/system_interrupt.o + .debug_macro 0x00000000 0x58 src/ASF/sam0/drivers/system/interrupt/system_interrupt.o + .debug_macro 0x00000000 0x35 src/ASF/sam0/drivers/system/interrupt/system_interrupt.o + .debug_macro 0x00000000 0x9c src/ASF/sam0/drivers/system/interrupt/system_interrupt.o + .debug_macro 0x00000000 0x16 src/ASF/sam0/drivers/system/interrupt/system_interrupt.o + .debug_macro 0x00000000 0x35 src/ASF/sam0/drivers/system/interrupt/system_interrupt.o + .debug_macro 0x00000000 0x34d src/ASF/sam0/drivers/system/interrupt/system_interrupt.o + .debug_macro 0x00000000 0x10 src/ASF/sam0/drivers/system/interrupt/system_interrupt.o + .debug_macro 0x00000000 0x58 src/ASF/sam0/drivers/system/interrupt/system_interrupt.o + .debug_macro 0x00000000 0x1f src/ASF/sam0/drivers/system/interrupt/system_interrupt.o + .debug_macro 0x00000000 0x43 src/ASF/sam0/drivers/system/interrupt/system_interrupt.o + .debug_macro 0x00000000 0x20 src/ASF/sam0/drivers/system/interrupt/system_interrupt.o + .debug_macro 0x00000000 0x187 src/ASF/sam0/drivers/system/interrupt/system_interrupt.o + .debug_macro 0x00000000 0x10 src/ASF/sam0/drivers/system/interrupt/system_interrupt.o + .debug_macro 0x00000000 0x1c src/ASF/sam0/drivers/system/interrupt/system_interrupt.o + .debug_macro 0x00000000 0x52 src/ASF/sam0/drivers/system/interrupt/system_interrupt.o + .debug_macro 0x00000000 0x40 src/ASF/sam0/drivers/system/interrupt/system_interrupt.o + .debug_macro 0x00000000 0x10 src/ASF/sam0/drivers/system/interrupt/system_interrupt.o + .debug_macro 0x00000000 0x40 src/ASF/sam0/drivers/system/interrupt/system_interrupt.o + .debug_macro 0x00000000 0xd7 src/ASF/sam0/drivers/system/interrupt/system_interrupt.o + .debug_macro 0x00000000 0x16 src/ASF/sam0/drivers/system/interrupt/system_interrupt.o + .debug_macro 0x00000000 0x18b src/ASF/sam0/drivers/system/interrupt/system_interrupt.o + .debug_macro 0x00000000 0x16 src/ASF/sam0/drivers/system/interrupt/system_interrupt.o + .debug_macro 0x00000000 0x16 src/ASF/sam0/drivers/system/interrupt/system_interrupt.o + .debug_macro 0x00000000 0x29 src/ASF/sam0/drivers/system/interrupt/system_interrupt.o + .debug_macro 0x00000000 0x51 src/ASF/sam0/drivers/system/interrupt/system_interrupt.o + .debug_macro 0x00000000 0x3e src/ASF/sam0/drivers/system/interrupt/system_interrupt.o + .debug_macro 0x00000000 0x3df src/ASF/sam0/drivers/system/interrupt/system_interrupt.o + .debug_macro 0x00000000 0x2e src/ASF/sam0/drivers/system/interrupt/system_interrupt.o + .debug_line 0x00000000 0x9c5 src/ASF/sam0/drivers/system/interrupt/system_interrupt.o + .debug_str 0x00000000 0x846a0 src/ASF/sam0/drivers/system/interrupt/system_interrupt.o + .comment 0x00000000 0x5a src/ASF/sam0/drivers/system/interrupt/system_interrupt.o + .debug_frame 0x00000000 0x74 src/ASF/sam0/drivers/system/interrupt/system_interrupt.o + .ARM.attributes + 0x00000000 0x32 src/ASF/sam0/drivers/system/interrupt/system_interrupt.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/pinmux/pinmux.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/pinmux/pinmux.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/pinmux/pinmux.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/pinmux/pinmux.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/pinmux/pinmux.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/pinmux/pinmux.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/pinmux/pinmux.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/pinmux/pinmux.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/pinmux/pinmux.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/pinmux/pinmux.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/pinmux/pinmux.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/pinmux/pinmux.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/pinmux/pinmux.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/pinmux/pinmux.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/pinmux/pinmux.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/pinmux/pinmux.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/pinmux/pinmux.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/pinmux/pinmux.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/pinmux/pinmux.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/pinmux/pinmux.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/pinmux/pinmux.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/pinmux/pinmux.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/pinmux/pinmux.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/pinmux/pinmux.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/pinmux/pinmux.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/pinmux/pinmux.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/pinmux/pinmux.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/pinmux/pinmux.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/pinmux/pinmux.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/pinmux/pinmux.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/pinmux/pinmux.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/pinmux/pinmux.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/pinmux/pinmux.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/pinmux/pinmux.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/pinmux/pinmux.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/pinmux/pinmux.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/pinmux/pinmux.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/pinmux/pinmux.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/pinmux/pinmux.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/pinmux/pinmux.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/pinmux/pinmux.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/pinmux/pinmux.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/pinmux/pinmux.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/pinmux/pinmux.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/pinmux/pinmux.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/pinmux/pinmux.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/pinmux/pinmux.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/pinmux/pinmux.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/pinmux/pinmux.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/pinmux/pinmux.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/pinmux/pinmux.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/pinmux/pinmux.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/pinmux/pinmux.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/pinmux/pinmux.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/pinmux/pinmux.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/pinmux/pinmux.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/pinmux/pinmux.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/pinmux/pinmux.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/pinmux/pinmux.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/pinmux/pinmux.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/pinmux/pinmux.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/pinmux/pinmux.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/pinmux/pinmux.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/pinmux/pinmux.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/pinmux/pinmux.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/pinmux/pinmux.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/pinmux/pinmux.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/pinmux/pinmux.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/pinmux/pinmux.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/pinmux/pinmux.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/pinmux/pinmux.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/pinmux/pinmux.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/pinmux/pinmux.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/pinmux/pinmux.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/pinmux/pinmux.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/pinmux/pinmux.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/pinmux/pinmux.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/pinmux/pinmux.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/pinmux/pinmux.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/pinmux/pinmux.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/pinmux/pinmux.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/pinmux/pinmux.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/pinmux/pinmux.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/pinmux/pinmux.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/pinmux/pinmux.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/pinmux/pinmux.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/pinmux/pinmux.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/pinmux/pinmux.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/pinmux/pinmux.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/pinmux/pinmux.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/pinmux/pinmux.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/pinmux/pinmux.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/pinmux/pinmux.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/pinmux/pinmux.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/pinmux/pinmux.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/pinmux/pinmux.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/pinmux/pinmux.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/pinmux/pinmux.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/pinmux/pinmux.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/pinmux/pinmux.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/pinmux/pinmux.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/pinmux/pinmux.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/pinmux/pinmux.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/pinmux/pinmux.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/pinmux/pinmux.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/pinmux/pinmux.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/pinmux/pinmux.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/pinmux/pinmux.o + .text 0x00000000 0x0 src/ASF/sam0/drivers/system/pinmux/pinmux.o + .data 0x00000000 0x0 src/ASF/sam0/drivers/system/pinmux/pinmux.o + .bss 0x00000000 0x0 src/ASF/sam0/drivers/system/pinmux/pinmux.o + .text.system_pinmux_group_set_config + 0x00000000 0x34 src/ASF/sam0/drivers/system/pinmux/pinmux.o + .text.system_pinmux_group_set_input_sample_mode + 0x00000000 0x14 src/ASF/sam0/drivers/system/pinmux/pinmux.o + .text.system_pinmux_group_set_output_strength + 0x00000000 0x46 src/ASF/sam0/drivers/system/pinmux/pinmux.o + .bss.cpu_irq_critical_section_counter + 0x00000000 0x4 src/ASF/sam0/drivers/system/pinmux/pinmux.o + .bss.cpu_irq_prev_interrupt_state + 0x00000000 0x1 src/ASF/sam0/drivers/system/pinmux/pinmux.o + .debug_macro 0x00000000 0x8ce src/ASF/sam0/drivers/system/pinmux/pinmux.o + .debug_macro 0x00000000 0x16d src/ASF/sam0/drivers/system/pinmux/pinmux.o + .debug_macro 0x00000000 0x708 src/ASF/sam0/drivers/system/pinmux/pinmux.o + .debug_macro 0x00000000 0x22 src/ASF/sam0/drivers/system/pinmux/pinmux.o + .debug_macro 0x00000000 0x87 src/ASF/sam0/drivers/system/pinmux/pinmux.o + .debug_macro 0x00000000 0x51 src/ASF/sam0/drivers/system/pinmux/pinmux.o + .debug_macro 0x00000000 0xef src/ASF/sam0/drivers/system/pinmux/pinmux.o + .debug_macro 0x00000000 0x6a src/ASF/sam0/drivers/system/pinmux/pinmux.o + .debug_macro 0x00000000 0x1df src/ASF/sam0/drivers/system/pinmux/pinmux.o + .debug_macro 0x00000000 0x10 src/ASF/sam0/drivers/system/pinmux/pinmux.o + .debug_macro 0x00000000 0x76 src/ASF/sam0/drivers/system/pinmux/pinmux.o + .debug_macro 0x00000000 0x16 src/ASF/sam0/drivers/system/pinmux/pinmux.o + .debug_macro 0x00000000 0x6db src/ASF/sam0/drivers/system/pinmux/pinmux.o + .debug_macro 0x00000000 0xdd8 src/ASF/sam0/drivers/system/pinmux/pinmux.o + .debug_macro 0x00000000 0x22 src/ASF/sam0/drivers/system/pinmux/pinmux.o + .debug_macro 0x00000000 0x40 src/ASF/sam0/drivers/system/pinmux/pinmux.o + .debug_macro 0x00000000 0x1c src/ASF/sam0/drivers/system/pinmux/pinmux.o + .debug_macro 0x00000000 0x22 src/ASF/sam0/drivers/system/pinmux/pinmux.o + .debug_macro 0x00000000 0xb5 src/ASF/sam0/drivers/system/pinmux/pinmux.o + .debug_macro 0x00000000 0x3ad src/ASF/sam0/drivers/system/pinmux/pinmux.o + .debug_macro 0x00000000 0x681 src/ASF/sam0/drivers/system/pinmux/pinmux.o + .debug_macro 0x00000000 0x8b5 src/ASF/sam0/drivers/system/pinmux/pinmux.o + .debug_macro 0x00000000 0x230 src/ASF/sam0/drivers/system/pinmux/pinmux.o + .debug_macro 0x00000000 0xd60 src/ASF/sam0/drivers/system/pinmux/pinmux.o + .debug_macro 0x00000000 0x4cb src/ASF/sam0/drivers/system/pinmux/pinmux.o + .debug_macro 0x00000000 0x9f8 src/ASF/sam0/drivers/system/pinmux/pinmux.o + .debug_macro 0x00000000 0x82b src/ASF/sam0/drivers/system/pinmux/pinmux.o + .debug_macro 0x00000000 0x455 src/ASF/sam0/drivers/system/pinmux/pinmux.o + .debug_macro 0x00000000 0x5e src/ASF/sam0/drivers/system/pinmux/pinmux.o + .debug_macro 0x00000000 0x8fd src/ASF/sam0/drivers/system/pinmux/pinmux.o + .debug_macro 0x00000000 0x21c src/ASF/sam0/drivers/system/pinmux/pinmux.o + .debug_macro 0x00000000 0x95b src/ASF/sam0/drivers/system/pinmux/pinmux.o + .debug_macro 0x00000000 0x5e src/ASF/sam0/drivers/system/pinmux/pinmux.o + .debug_macro 0x00000000 0x667 src/ASF/sam0/drivers/system/pinmux/pinmux.o + .debug_macro 0x00000000 0x3af src/ASF/sam0/drivers/system/pinmux/pinmux.o + .debug_macro 0x00000000 0xc7a src/ASF/sam0/drivers/system/pinmux/pinmux.o + .debug_macro 0x00000000 0x1092 src/ASF/sam0/drivers/system/pinmux/pinmux.o + .debug_macro 0x00000000 0xc4a src/ASF/sam0/drivers/system/pinmux/pinmux.o + .debug_macro 0x00000000 0x6ba src/ASF/sam0/drivers/system/pinmux/pinmux.o + .debug_macro 0x00000000 0x1bbf src/ASF/sam0/drivers/system/pinmux/pinmux.o + .debug_macro 0x00000000 0x1440 src/ASF/sam0/drivers/system/pinmux/pinmux.o + .debug_macro 0x00000000 0x344 src/ASF/sam0/drivers/system/pinmux/pinmux.o + .debug_macro 0x00000000 0x7c src/ASF/sam0/drivers/system/pinmux/pinmux.o + .debug_macro 0x00000000 0xa0 src/ASF/sam0/drivers/system/pinmux/pinmux.o + .debug_macro 0x00000000 0x4c src/ASF/sam0/drivers/system/pinmux/pinmux.o + .debug_macro 0x00000000 0xca src/ASF/sam0/drivers/system/pinmux/pinmux.o + .debug_macro 0x00000000 0x94 src/ASF/sam0/drivers/system/pinmux/pinmux.o + .debug_macro 0x00000000 0x58 src/ASF/sam0/drivers/system/pinmux/pinmux.o + .debug_macro 0x00000000 0x37d src/ASF/sam0/drivers/system/pinmux/pinmux.o + .debug_macro 0x00000000 0x82 src/ASF/sam0/drivers/system/pinmux/pinmux.o + .debug_macro 0x00000000 0x18d src/ASF/sam0/drivers/system/pinmux/pinmux.o + .debug_macro 0x00000000 0xb8 src/ASF/sam0/drivers/system/pinmux/pinmux.o + .debug_macro 0x00000000 0xa0 src/ASF/sam0/drivers/system/pinmux/pinmux.o + .debug_macro 0x00000000 0xb8 src/ASF/sam0/drivers/system/pinmux/pinmux.o + .debug_macro 0x00000000 0x1c src/ASF/sam0/drivers/system/pinmux/pinmux.o + .debug_macro 0x00000000 0x1c src/ASF/sam0/drivers/system/pinmux/pinmux.o + .debug_macro 0x00000000 0x1c src/ASF/sam0/drivers/system/pinmux/pinmux.o + .debug_macro 0x00000000 0x82 src/ASF/sam0/drivers/system/pinmux/pinmux.o + .debug_macro 0x00000000 0x15a src/ASF/sam0/drivers/system/pinmux/pinmux.o + .debug_macro 0x00000000 0xdc src/ASF/sam0/drivers/system/pinmux/pinmux.o + .debug_macro 0x00000000 0x128 src/ASF/sam0/drivers/system/pinmux/pinmux.o + .debug_macro 0x00000000 0x128 src/ASF/sam0/drivers/system/pinmux/pinmux.o + .debug_macro 0x00000000 0x128 src/ASF/sam0/drivers/system/pinmux/pinmux.o + .debug_macro 0x00000000 0x128 src/ASF/sam0/drivers/system/pinmux/pinmux.o + .debug_macro 0x00000000 0x128 src/ASF/sam0/drivers/system/pinmux/pinmux.o + .debug_macro 0x00000000 0x128 src/ASF/sam0/drivers/system/pinmux/pinmux.o + .debug_macro 0x00000000 0x124 src/ASF/sam0/drivers/system/pinmux/pinmux.o + .debug_macro 0x00000000 0xe2 src/ASF/sam0/drivers/system/pinmux/pinmux.o + .debug_macro 0x00000000 0xe2 src/ASF/sam0/drivers/system/pinmux/pinmux.o + .debug_macro 0x00000000 0xe2 src/ASF/sam0/drivers/system/pinmux/pinmux.o + .debug_macro 0x00000000 0xe2 src/ASF/sam0/drivers/system/pinmux/pinmux.o + .debug_macro 0x00000000 0xe2 src/ASF/sam0/drivers/system/pinmux/pinmux.o + .debug_macro 0x00000000 0x130 src/ASF/sam0/drivers/system/pinmux/pinmux.o + .debug_macro 0x00000000 0x106 src/ASF/sam0/drivers/system/pinmux/pinmux.o + .debug_macro 0x00000000 0xfa src/ASF/sam0/drivers/system/pinmux/pinmux.o + .debug_macro 0x00000000 0x40f src/ASF/sam0/drivers/system/pinmux/pinmux.o + .debug_macro 0x00000000 0x40 src/ASF/sam0/drivers/system/pinmux/pinmux.o + .debug_macro 0x00000000 0x37d src/ASF/sam0/drivers/system/pinmux/pinmux.o + .debug_macro 0x00000000 0x1e52 src/ASF/sam0/drivers/system/pinmux/pinmux.o + .debug_macro 0x00000000 0x6d src/ASF/sam0/drivers/system/pinmux/pinmux.o + .debug_macro 0x00000000 0x58 src/ASF/sam0/drivers/system/pinmux/pinmux.o + .debug_macro 0x00000000 0x35 src/ASF/sam0/drivers/system/pinmux/pinmux.o + .debug_macro 0x00000000 0x9c src/ASF/sam0/drivers/system/pinmux/pinmux.o + .debug_macro 0x00000000 0x16 src/ASF/sam0/drivers/system/pinmux/pinmux.o + .debug_macro 0x00000000 0x35 src/ASF/sam0/drivers/system/pinmux/pinmux.o + .debug_macro 0x00000000 0x34d src/ASF/sam0/drivers/system/pinmux/pinmux.o + .debug_macro 0x00000000 0x10 src/ASF/sam0/drivers/system/pinmux/pinmux.o + .debug_macro 0x00000000 0x58 src/ASF/sam0/drivers/system/pinmux/pinmux.o + .debug_macro 0x00000000 0x1f src/ASF/sam0/drivers/system/pinmux/pinmux.o + .debug_macro 0x00000000 0x43 src/ASF/sam0/drivers/system/pinmux/pinmux.o + .debug_macro 0x00000000 0x20 src/ASF/sam0/drivers/system/pinmux/pinmux.o + .debug_macro 0x00000000 0x187 src/ASF/sam0/drivers/system/pinmux/pinmux.o + .debug_macro 0x00000000 0x10 src/ASF/sam0/drivers/system/pinmux/pinmux.o + .debug_macro 0x00000000 0x1c src/ASF/sam0/drivers/system/pinmux/pinmux.o + .debug_macro 0x00000000 0x52 src/ASF/sam0/drivers/system/pinmux/pinmux.o + .debug_macro 0x00000000 0x40 src/ASF/sam0/drivers/system/pinmux/pinmux.o + .debug_macro 0x00000000 0x10 src/ASF/sam0/drivers/system/pinmux/pinmux.o + .debug_macro 0x00000000 0x40 src/ASF/sam0/drivers/system/pinmux/pinmux.o + .debug_macro 0x00000000 0xd7 src/ASF/sam0/drivers/system/pinmux/pinmux.o + .debug_macro 0x00000000 0x16 src/ASF/sam0/drivers/system/pinmux/pinmux.o + .debug_macro 0x00000000 0x18b src/ASF/sam0/drivers/system/pinmux/pinmux.o + .debug_macro 0x00000000 0x16 src/ASF/sam0/drivers/system/pinmux/pinmux.o + .debug_macro 0x00000000 0x16 src/ASF/sam0/drivers/system/pinmux/pinmux.o + .debug_macro 0x00000000 0x29 src/ASF/sam0/drivers/system/pinmux/pinmux.o + .debug_macro 0x00000000 0x51 src/ASF/sam0/drivers/system/pinmux/pinmux.o + .debug_macro 0x00000000 0x3e src/ASF/sam0/drivers/system/pinmux/pinmux.o + .debug_macro 0x00000000 0x3df src/ASF/sam0/drivers/system/pinmux/pinmux.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/system.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/system.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/system.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/system.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/system.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/system.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/system.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/system.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/system.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/system.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/system.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/system.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/system.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/system.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/system.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/system.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/system.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/system.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/system.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/system.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/system.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/system.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/system.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/system.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/system.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/system.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/system.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/system.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/system.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/system.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/system.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/system.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/system.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/system.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/system.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/system.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/system.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/system.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/system.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/system.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/system.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/system.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/system.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/system.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/system.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/system.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/system.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/system.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/system.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/system.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/system.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/system.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/system.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/system.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/system.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/system.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/system.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/system.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/system.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/system.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/system.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/system.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/system.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/system.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/system.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/system.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/system.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/system.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/system.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/system.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/system.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/system.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/system.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/system.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/system.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/system.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/system.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/system.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/system.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/system.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/system.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/system.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/system.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/system.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/system.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/system.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/system.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/system.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/system.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/system.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/system.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/system.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/system.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/system.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/system.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/system.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/system.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/system.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/system.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/system.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/system.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/system.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/system.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/system.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/system.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/system.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/system.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/system.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/system.o + .group 0x00000000 0x8 src/ASF/sam0/drivers/system/system.o + .text 0x00000000 0x0 src/ASF/sam0/drivers/system/system.o + .data 0x00000000 0x0 src/ASF/sam0/drivers/system/system.o + .bss 0x00000000 0x0 src/ASF/sam0/drivers/system/system.o + .bss.cpu_irq_critical_section_counter + 0x00000000 0x4 src/ASF/sam0/drivers/system/system.o + .bss.cpu_irq_prev_interrupt_state + 0x00000000 0x1 src/ASF/sam0/drivers/system/system.o + .debug_macro 0x00000000 0x8ce src/ASF/sam0/drivers/system/system.o + .debug_macro 0x00000000 0x16d src/ASF/sam0/drivers/system/system.o + .debug_macro 0x00000000 0x708 src/ASF/sam0/drivers/system/system.o + .debug_macro 0x00000000 0x22 src/ASF/sam0/drivers/system/system.o + .debug_macro 0x00000000 0x87 src/ASF/sam0/drivers/system/system.o + .debug_macro 0x00000000 0x51 src/ASF/sam0/drivers/system/system.o + .debug_macro 0x00000000 0xef src/ASF/sam0/drivers/system/system.o + .debug_macro 0x00000000 0x6a src/ASF/sam0/drivers/system/system.o + .debug_macro 0x00000000 0x1df src/ASF/sam0/drivers/system/system.o + .debug_macro 0x00000000 0x10 src/ASF/sam0/drivers/system/system.o + .debug_macro 0x00000000 0x76 src/ASF/sam0/drivers/system/system.o + .debug_macro 0x00000000 0x16 src/ASF/sam0/drivers/system/system.o + .debug_macro 0x00000000 0x6db src/ASF/sam0/drivers/system/system.o + .debug_macro 0x00000000 0xdd8 src/ASF/sam0/drivers/system/system.o + .debug_macro 0x00000000 0x22 src/ASF/sam0/drivers/system/system.o + .debug_macro 0x00000000 0x40 src/ASF/sam0/drivers/system/system.o + .debug_macro 0x00000000 0x1c src/ASF/sam0/drivers/system/system.o + .debug_macro 0x00000000 0x22 src/ASF/sam0/drivers/system/system.o + .debug_macro 0x00000000 0xb5 src/ASF/sam0/drivers/system/system.o + .debug_macro 0x00000000 0x3ad src/ASF/sam0/drivers/system/system.o + .debug_macro 0x00000000 0x681 src/ASF/sam0/drivers/system/system.o + .debug_macro 0x00000000 0x8b5 src/ASF/sam0/drivers/system/system.o + .debug_macro 0x00000000 0x230 src/ASF/sam0/drivers/system/system.o + .debug_macro 0x00000000 0xd60 src/ASF/sam0/drivers/system/system.o + .debug_macro 0x00000000 0x4cb src/ASF/sam0/drivers/system/system.o + .debug_macro 0x00000000 0x9f8 src/ASF/sam0/drivers/system/system.o + .debug_macro 0x00000000 0x82b src/ASF/sam0/drivers/system/system.o + .debug_macro 0x00000000 0x455 src/ASF/sam0/drivers/system/system.o + .debug_macro 0x00000000 0x5e src/ASF/sam0/drivers/system/system.o + .debug_macro 0x00000000 0x8fd src/ASF/sam0/drivers/system/system.o + .debug_macro 0x00000000 0x21c src/ASF/sam0/drivers/system/system.o + .debug_macro 0x00000000 0x95b src/ASF/sam0/drivers/system/system.o + .debug_macro 0x00000000 0x5e src/ASF/sam0/drivers/system/system.o + .debug_macro 0x00000000 0x667 src/ASF/sam0/drivers/system/system.o + .debug_macro 0x00000000 0x3af src/ASF/sam0/drivers/system/system.o + .debug_macro 0x00000000 0xc7a src/ASF/sam0/drivers/system/system.o + .debug_macro 0x00000000 0x1092 src/ASF/sam0/drivers/system/system.o + .debug_macro 0x00000000 0xc4a src/ASF/sam0/drivers/system/system.o + .debug_macro 0x00000000 0x6ba src/ASF/sam0/drivers/system/system.o + .debug_macro 0x00000000 0x1bbf src/ASF/sam0/drivers/system/system.o + .debug_macro 0x00000000 0x1440 src/ASF/sam0/drivers/system/system.o + .debug_macro 0x00000000 0x344 src/ASF/sam0/drivers/system/system.o + .debug_macro 0x00000000 0x7c src/ASF/sam0/drivers/system/system.o + .debug_macro 0x00000000 0xa0 src/ASF/sam0/drivers/system/system.o + .debug_macro 0x00000000 0x4c src/ASF/sam0/drivers/system/system.o + .debug_macro 0x00000000 0xca src/ASF/sam0/drivers/system/system.o + .debug_macro 0x00000000 0x94 src/ASF/sam0/drivers/system/system.o + .debug_macro 0x00000000 0x58 src/ASF/sam0/drivers/system/system.o + .debug_macro 0x00000000 0x37d src/ASF/sam0/drivers/system/system.o + .debug_macro 0x00000000 0x82 src/ASF/sam0/drivers/system/system.o + .debug_macro 0x00000000 0x18d src/ASF/sam0/drivers/system/system.o + .debug_macro 0x00000000 0xb8 src/ASF/sam0/drivers/system/system.o + .debug_macro 0x00000000 0xa0 src/ASF/sam0/drivers/system/system.o + .debug_macro 0x00000000 0xb8 src/ASF/sam0/drivers/system/system.o + .debug_macro 0x00000000 0x1c src/ASF/sam0/drivers/system/system.o + .debug_macro 0x00000000 0x1c src/ASF/sam0/drivers/system/system.o + .debug_macro 0x00000000 0x1c src/ASF/sam0/drivers/system/system.o + .debug_macro 0x00000000 0x82 src/ASF/sam0/drivers/system/system.o + .debug_macro 0x00000000 0x15a src/ASF/sam0/drivers/system/system.o + .debug_macro 0x00000000 0xdc src/ASF/sam0/drivers/system/system.o + .debug_macro 0x00000000 0x128 src/ASF/sam0/drivers/system/system.o + .debug_macro 0x00000000 0x128 src/ASF/sam0/drivers/system/system.o + .debug_macro 0x00000000 0x128 src/ASF/sam0/drivers/system/system.o + .debug_macro 0x00000000 0x128 src/ASF/sam0/drivers/system/system.o + .debug_macro 0x00000000 0x128 src/ASF/sam0/drivers/system/system.o + .debug_macro 0x00000000 0x128 src/ASF/sam0/drivers/system/system.o + .debug_macro 0x00000000 0x124 src/ASF/sam0/drivers/system/system.o + .debug_macro 0x00000000 0xe2 src/ASF/sam0/drivers/system/system.o + .debug_macro 0x00000000 0xe2 src/ASF/sam0/drivers/system/system.o + .debug_macro 0x00000000 0xe2 src/ASF/sam0/drivers/system/system.o + .debug_macro 0x00000000 0xe2 src/ASF/sam0/drivers/system/system.o + .debug_macro 0x00000000 0xe2 src/ASF/sam0/drivers/system/system.o + .debug_macro 0x00000000 0x130 src/ASF/sam0/drivers/system/system.o + .debug_macro 0x00000000 0x106 src/ASF/sam0/drivers/system/system.o + .debug_macro 0x00000000 0xfa src/ASF/sam0/drivers/system/system.o + .debug_macro 0x00000000 0x40f src/ASF/sam0/drivers/system/system.o + .debug_macro 0x00000000 0x40 src/ASF/sam0/drivers/system/system.o + .debug_macro 0x00000000 0x37d src/ASF/sam0/drivers/system/system.o + .debug_macro 0x00000000 0x1e52 src/ASF/sam0/drivers/system/system.o + .debug_macro 0x00000000 0x6d src/ASF/sam0/drivers/system/system.o + .debug_macro 0x00000000 0x58 src/ASF/sam0/drivers/system/system.o + .debug_macro 0x00000000 0x35 src/ASF/sam0/drivers/system/system.o + .debug_macro 0x00000000 0x9c src/ASF/sam0/drivers/system/system.o + .debug_macro 0x00000000 0x16 src/ASF/sam0/drivers/system/system.o + .debug_macro 0x00000000 0x35 src/ASF/sam0/drivers/system/system.o + .debug_macro 0x00000000 0x34d src/ASF/sam0/drivers/system/system.o + .debug_macro 0x00000000 0x10 src/ASF/sam0/drivers/system/system.o + .debug_macro 0x00000000 0x58 src/ASF/sam0/drivers/system/system.o + .debug_macro 0x00000000 0x1f src/ASF/sam0/drivers/system/system.o + .debug_macro 0x00000000 0x43 src/ASF/sam0/drivers/system/system.o + .debug_macro 0x00000000 0x20 src/ASF/sam0/drivers/system/system.o + .debug_macro 0x00000000 0x187 src/ASF/sam0/drivers/system/system.o + .debug_macro 0x00000000 0x10 src/ASF/sam0/drivers/system/system.o + .debug_macro 0x00000000 0x1c src/ASF/sam0/drivers/system/system.o + .debug_macro 0x00000000 0x52 src/ASF/sam0/drivers/system/system.o + .debug_macro 0x00000000 0x40 src/ASF/sam0/drivers/system/system.o + .debug_macro 0x00000000 0x10 src/ASF/sam0/drivers/system/system.o + .debug_macro 0x00000000 0x40 src/ASF/sam0/drivers/system/system.o + .debug_macro 0x00000000 0xd7 src/ASF/sam0/drivers/system/system.o + .debug_macro 0x00000000 0x16 src/ASF/sam0/drivers/system/system.o + .debug_macro 0x00000000 0x18b src/ASF/sam0/drivers/system/system.o + .debug_macro 0x00000000 0x16 src/ASF/sam0/drivers/system/system.o + .debug_macro 0x00000000 0x16 src/ASF/sam0/drivers/system/system.o + .debug_macro 0x00000000 0x29 src/ASF/sam0/drivers/system/system.o + .debug_macro 0x00000000 0x51 src/ASF/sam0/drivers/system/system.o + .debug_macro 0x00000000 0x3e src/ASF/sam0/drivers/system/system.o + .debug_macro 0x00000000 0x3df src/ASF/sam0/drivers/system/system.o + .debug_macro 0x00000000 0x11 src/ASF/sam0/drivers/system/system.o + .debug_macro 0x00000000 0x18 src/ASF/sam0/drivers/system/system.o + .debug_macro 0x00000000 0x16 src/ASF/sam0/drivers/system/system.o + .group 0x00000000 0x8 src/ASF/sam0/utils/cmsis/samd21/source/gcc/startup_samd21.o + .group 0x00000000 0x8 src/ASF/sam0/utils/cmsis/samd21/source/gcc/startup_samd21.o + .group 0x00000000 0x8 src/ASF/sam0/utils/cmsis/samd21/source/gcc/startup_samd21.o + .group 0x00000000 0x8 src/ASF/sam0/utils/cmsis/samd21/source/gcc/startup_samd21.o + .group 0x00000000 0x8 src/ASF/sam0/utils/cmsis/samd21/source/gcc/startup_samd21.o + .group 0x00000000 0x8 src/ASF/sam0/utils/cmsis/samd21/source/gcc/startup_samd21.o + .group 0x00000000 0x8 src/ASF/sam0/utils/cmsis/samd21/source/gcc/startup_samd21.o + .group 0x00000000 0x8 src/ASF/sam0/utils/cmsis/samd21/source/gcc/startup_samd21.o + .group 0x00000000 0x8 src/ASF/sam0/utils/cmsis/samd21/source/gcc/startup_samd21.o + .group 0x00000000 0x8 src/ASF/sam0/utils/cmsis/samd21/source/gcc/startup_samd21.o + .group 0x00000000 0x8 src/ASF/sam0/utils/cmsis/samd21/source/gcc/startup_samd21.o + .group 0x00000000 0x8 src/ASF/sam0/utils/cmsis/samd21/source/gcc/startup_samd21.o + .group 0x00000000 0x8 src/ASF/sam0/utils/cmsis/samd21/source/gcc/startup_samd21.o + .group 0x00000000 0x8 src/ASF/sam0/utils/cmsis/samd21/source/gcc/startup_samd21.o + .group 0x00000000 0x8 src/ASF/sam0/utils/cmsis/samd21/source/gcc/startup_samd21.o + .group 0x00000000 0x8 src/ASF/sam0/utils/cmsis/samd21/source/gcc/startup_samd21.o + .group 0x00000000 0x8 src/ASF/sam0/utils/cmsis/samd21/source/gcc/startup_samd21.o + .group 0x00000000 0x8 src/ASF/sam0/utils/cmsis/samd21/source/gcc/startup_samd21.o + .group 0x00000000 0x8 src/ASF/sam0/utils/cmsis/samd21/source/gcc/startup_samd21.o + .group 0x00000000 0x8 src/ASF/sam0/utils/cmsis/samd21/source/gcc/startup_samd21.o + .group 0x00000000 0x8 src/ASF/sam0/utils/cmsis/samd21/source/gcc/startup_samd21.o + .group 0x00000000 0x8 src/ASF/sam0/utils/cmsis/samd21/source/gcc/startup_samd21.o + .group 0x00000000 0x8 src/ASF/sam0/utils/cmsis/samd21/source/gcc/startup_samd21.o + .group 0x00000000 0x8 src/ASF/sam0/utils/cmsis/samd21/source/gcc/startup_samd21.o + .group 0x00000000 0x8 src/ASF/sam0/utils/cmsis/samd21/source/gcc/startup_samd21.o + .group 0x00000000 0x8 src/ASF/sam0/utils/cmsis/samd21/source/gcc/startup_samd21.o + .group 0x00000000 0x8 src/ASF/sam0/utils/cmsis/samd21/source/gcc/startup_samd21.o + .group 0x00000000 0x8 src/ASF/sam0/utils/cmsis/samd21/source/gcc/startup_samd21.o + .group 0x00000000 0x8 src/ASF/sam0/utils/cmsis/samd21/source/gcc/startup_samd21.o + .group 0x00000000 0x8 src/ASF/sam0/utils/cmsis/samd21/source/gcc/startup_samd21.o + .group 0x00000000 0x8 src/ASF/sam0/utils/cmsis/samd21/source/gcc/startup_samd21.o + .group 0x00000000 0x8 src/ASF/sam0/utils/cmsis/samd21/source/gcc/startup_samd21.o + .group 0x00000000 0x8 src/ASF/sam0/utils/cmsis/samd21/source/gcc/startup_samd21.o + .group 0x00000000 0x8 src/ASF/sam0/utils/cmsis/samd21/source/gcc/startup_samd21.o + .group 0x00000000 0x8 src/ASF/sam0/utils/cmsis/samd21/source/gcc/startup_samd21.o + .group 0x00000000 0x8 src/ASF/sam0/utils/cmsis/samd21/source/gcc/startup_samd21.o + .group 0x00000000 0x8 src/ASF/sam0/utils/cmsis/samd21/source/gcc/startup_samd21.o + .group 0x00000000 0x8 src/ASF/sam0/utils/cmsis/samd21/source/gcc/startup_samd21.o + .group 0x00000000 0x8 src/ASF/sam0/utils/cmsis/samd21/source/gcc/startup_samd21.o + .group 0x00000000 0x8 src/ASF/sam0/utils/cmsis/samd21/source/gcc/startup_samd21.o + .group 0x00000000 0x8 src/ASF/sam0/utils/cmsis/samd21/source/gcc/startup_samd21.o + .group 0x00000000 0x8 src/ASF/sam0/utils/cmsis/samd21/source/gcc/startup_samd21.o + .group 0x00000000 0x8 src/ASF/sam0/utils/cmsis/samd21/source/gcc/startup_samd21.o + .group 0x00000000 0x8 src/ASF/sam0/utils/cmsis/samd21/source/gcc/startup_samd21.o + .group 0x00000000 0x8 src/ASF/sam0/utils/cmsis/samd21/source/gcc/startup_samd21.o + .group 0x00000000 0x8 src/ASF/sam0/utils/cmsis/samd21/source/gcc/startup_samd21.o + .group 0x00000000 0x8 src/ASF/sam0/utils/cmsis/samd21/source/gcc/startup_samd21.o + .group 0x00000000 0x8 src/ASF/sam0/utils/cmsis/samd21/source/gcc/startup_samd21.o + .group 0x00000000 0x8 src/ASF/sam0/utils/cmsis/samd21/source/gcc/startup_samd21.o + .group 0x00000000 0x8 src/ASF/sam0/utils/cmsis/samd21/source/gcc/startup_samd21.o + .group 0x00000000 0x8 src/ASF/sam0/utils/cmsis/samd21/source/gcc/startup_samd21.o + .group 0x00000000 0x8 src/ASF/sam0/utils/cmsis/samd21/source/gcc/startup_samd21.o + .group 0x00000000 0x8 src/ASF/sam0/utils/cmsis/samd21/source/gcc/startup_samd21.o + .group 0x00000000 0x8 src/ASF/sam0/utils/cmsis/samd21/source/gcc/startup_samd21.o + .group 0x00000000 0x8 src/ASF/sam0/utils/cmsis/samd21/source/gcc/startup_samd21.o + .group 0x00000000 0x8 src/ASF/sam0/utils/cmsis/samd21/source/gcc/startup_samd21.o + .group 0x00000000 0x8 src/ASF/sam0/utils/cmsis/samd21/source/gcc/startup_samd21.o + .group 0x00000000 0x8 src/ASF/sam0/utils/cmsis/samd21/source/gcc/startup_samd21.o + .group 0x00000000 0x8 src/ASF/sam0/utils/cmsis/samd21/source/gcc/startup_samd21.o + .group 0x00000000 0x8 src/ASF/sam0/utils/cmsis/samd21/source/gcc/startup_samd21.o + .group 0x00000000 0x8 src/ASF/sam0/utils/cmsis/samd21/source/gcc/startup_samd21.o + .group 0x00000000 0x8 src/ASF/sam0/utils/cmsis/samd21/source/gcc/startup_samd21.o + .group 0x00000000 0x8 src/ASF/sam0/utils/cmsis/samd21/source/gcc/startup_samd21.o + .group 0x00000000 0x8 src/ASF/sam0/utils/cmsis/samd21/source/gcc/startup_samd21.o + .group 0x00000000 0x8 src/ASF/sam0/utils/cmsis/samd21/source/gcc/startup_samd21.o + .group 0x00000000 0x8 src/ASF/sam0/utils/cmsis/samd21/source/gcc/startup_samd21.o + .group 0x00000000 0x8 src/ASF/sam0/utils/cmsis/samd21/source/gcc/startup_samd21.o + .group 0x00000000 0x8 src/ASF/sam0/utils/cmsis/samd21/source/gcc/startup_samd21.o + .group 0x00000000 0x8 src/ASF/sam0/utils/cmsis/samd21/source/gcc/startup_samd21.o + .group 0x00000000 0x8 src/ASF/sam0/utils/cmsis/samd21/source/gcc/startup_samd21.o + .group 0x00000000 0x8 src/ASF/sam0/utils/cmsis/samd21/source/gcc/startup_samd21.o + .group 0x00000000 0x8 src/ASF/sam0/utils/cmsis/samd21/source/gcc/startup_samd21.o + .text 0x00000000 0x0 src/ASF/sam0/utils/cmsis/samd21/source/gcc/startup_samd21.o + .data 0x00000000 0x0 src/ASF/sam0/utils/cmsis/samd21/source/gcc/startup_samd21.o + .bss 0x00000000 0x0 src/ASF/sam0/utils/cmsis/samd21/source/gcc/startup_samd21.o + .debug_macro 0x00000000 0x8ce src/ASF/sam0/utils/cmsis/samd21/source/gcc/startup_samd21.o + .debug_macro 0x00000000 0x22 src/ASF/sam0/utils/cmsis/samd21/source/gcc/startup_samd21.o + .debug_macro 0x00000000 0x87 src/ASF/sam0/utils/cmsis/samd21/source/gcc/startup_samd21.o + .debug_macro 0x00000000 0x51 src/ASF/sam0/utils/cmsis/samd21/source/gcc/startup_samd21.o + .debug_macro 0x00000000 0xef src/ASF/sam0/utils/cmsis/samd21/source/gcc/startup_samd21.o + .debug_macro 0x00000000 0x6a src/ASF/sam0/utils/cmsis/samd21/source/gcc/startup_samd21.o + .debug_macro 0x00000000 0x1df src/ASF/sam0/utils/cmsis/samd21/source/gcc/startup_samd21.o + .debug_macro 0x00000000 0x1c src/ASF/sam0/utils/cmsis/samd21/source/gcc/startup_samd21.o + .debug_macro 0x00000000 0x22 src/ASF/sam0/utils/cmsis/samd21/source/gcc/startup_samd21.o + .debug_macro 0x00000000 0xb5 src/ASF/sam0/utils/cmsis/samd21/source/gcc/startup_samd21.o + .debug_macro 0x00000000 0x3ad src/ASF/sam0/utils/cmsis/samd21/source/gcc/startup_samd21.o + .debug_macro 0x00000000 0x681 src/ASF/sam0/utils/cmsis/samd21/source/gcc/startup_samd21.o + .debug_macro 0x00000000 0x8b5 src/ASF/sam0/utils/cmsis/samd21/source/gcc/startup_samd21.o + .debug_macro 0x00000000 0x230 src/ASF/sam0/utils/cmsis/samd21/source/gcc/startup_samd21.o + .debug_macro 0x00000000 0xd60 src/ASF/sam0/utils/cmsis/samd21/source/gcc/startup_samd21.o + .debug_macro 0x00000000 0x4cb src/ASF/sam0/utils/cmsis/samd21/source/gcc/startup_samd21.o + .debug_macro 0x00000000 0x9f8 src/ASF/sam0/utils/cmsis/samd21/source/gcc/startup_samd21.o + .debug_macro 0x00000000 0x82b src/ASF/sam0/utils/cmsis/samd21/source/gcc/startup_samd21.o + .debug_macro 0x00000000 0x455 src/ASF/sam0/utils/cmsis/samd21/source/gcc/startup_samd21.o + .debug_macro 0x00000000 0x5e src/ASF/sam0/utils/cmsis/samd21/source/gcc/startup_samd21.o + .debug_macro 0x00000000 0x8fd src/ASF/sam0/utils/cmsis/samd21/source/gcc/startup_samd21.o + .debug_macro 0x00000000 0x21c src/ASF/sam0/utils/cmsis/samd21/source/gcc/startup_samd21.o + .debug_macro 0x00000000 0x95b src/ASF/sam0/utils/cmsis/samd21/source/gcc/startup_samd21.o + .debug_macro 0x00000000 0x5e src/ASF/sam0/utils/cmsis/samd21/source/gcc/startup_samd21.o + .debug_macro 0x00000000 0x667 src/ASF/sam0/utils/cmsis/samd21/source/gcc/startup_samd21.o + .debug_macro 0x00000000 0x3af src/ASF/sam0/utils/cmsis/samd21/source/gcc/startup_samd21.o + .debug_macro 0x00000000 0xc7a src/ASF/sam0/utils/cmsis/samd21/source/gcc/startup_samd21.o + .debug_macro 0x00000000 0x1092 src/ASF/sam0/utils/cmsis/samd21/source/gcc/startup_samd21.o + .debug_macro 0x00000000 0xc4a src/ASF/sam0/utils/cmsis/samd21/source/gcc/startup_samd21.o + .debug_macro 0x00000000 0x6ba src/ASF/sam0/utils/cmsis/samd21/source/gcc/startup_samd21.o + .debug_macro 0x00000000 0x1bbf src/ASF/sam0/utils/cmsis/samd21/source/gcc/startup_samd21.o + .debug_macro 0x00000000 0x1440 src/ASF/sam0/utils/cmsis/samd21/source/gcc/startup_samd21.o + .debug_macro 0x00000000 0x344 src/ASF/sam0/utils/cmsis/samd21/source/gcc/startup_samd21.o + .debug_macro 0x00000000 0x7c src/ASF/sam0/utils/cmsis/samd21/source/gcc/startup_samd21.o + .debug_macro 0x00000000 0xa0 src/ASF/sam0/utils/cmsis/samd21/source/gcc/startup_samd21.o + .debug_macro 0x00000000 0x4c src/ASF/sam0/utils/cmsis/samd21/source/gcc/startup_samd21.o + .debug_macro 0x00000000 0xca src/ASF/sam0/utils/cmsis/samd21/source/gcc/startup_samd21.o + .debug_macro 0x00000000 0x94 src/ASF/sam0/utils/cmsis/samd21/source/gcc/startup_samd21.o + .debug_macro 0x00000000 0x58 src/ASF/sam0/utils/cmsis/samd21/source/gcc/startup_samd21.o + .debug_macro 0x00000000 0x37d src/ASF/sam0/utils/cmsis/samd21/source/gcc/startup_samd21.o + .debug_macro 0x00000000 0x82 src/ASF/sam0/utils/cmsis/samd21/source/gcc/startup_samd21.o + .debug_macro 0x00000000 0x18d src/ASF/sam0/utils/cmsis/samd21/source/gcc/startup_samd21.o + .debug_macro 0x00000000 0xb8 src/ASF/sam0/utils/cmsis/samd21/source/gcc/startup_samd21.o + .debug_macro 0x00000000 0xa0 src/ASF/sam0/utils/cmsis/samd21/source/gcc/startup_samd21.o + .debug_macro 0x00000000 0xb8 src/ASF/sam0/utils/cmsis/samd21/source/gcc/startup_samd21.o + .debug_macro 0x00000000 0x1c src/ASF/sam0/utils/cmsis/samd21/source/gcc/startup_samd21.o + .debug_macro 0x00000000 0x1c src/ASF/sam0/utils/cmsis/samd21/source/gcc/startup_samd21.o + .debug_macro 0x00000000 0x1c src/ASF/sam0/utils/cmsis/samd21/source/gcc/startup_samd21.o + .debug_macro 0x00000000 0x82 src/ASF/sam0/utils/cmsis/samd21/source/gcc/startup_samd21.o + .debug_macro 0x00000000 0x15a src/ASF/sam0/utils/cmsis/samd21/source/gcc/startup_samd21.o + .debug_macro 0x00000000 0xdc src/ASF/sam0/utils/cmsis/samd21/source/gcc/startup_samd21.o + .debug_macro 0x00000000 0x128 src/ASF/sam0/utils/cmsis/samd21/source/gcc/startup_samd21.o + .debug_macro 0x00000000 0x128 src/ASF/sam0/utils/cmsis/samd21/source/gcc/startup_samd21.o + .debug_macro 0x00000000 0x128 src/ASF/sam0/utils/cmsis/samd21/source/gcc/startup_samd21.o + .debug_macro 0x00000000 0x128 src/ASF/sam0/utils/cmsis/samd21/source/gcc/startup_samd21.o + .debug_macro 0x00000000 0x128 src/ASF/sam0/utils/cmsis/samd21/source/gcc/startup_samd21.o + .debug_macro 0x00000000 0x128 src/ASF/sam0/utils/cmsis/samd21/source/gcc/startup_samd21.o + .debug_macro 0x00000000 0x124 src/ASF/sam0/utils/cmsis/samd21/source/gcc/startup_samd21.o + .debug_macro 0x00000000 0xe2 src/ASF/sam0/utils/cmsis/samd21/source/gcc/startup_samd21.o + .debug_macro 0x00000000 0xe2 src/ASF/sam0/utils/cmsis/samd21/source/gcc/startup_samd21.o + .debug_macro 0x00000000 0xe2 src/ASF/sam0/utils/cmsis/samd21/source/gcc/startup_samd21.o + .debug_macro 0x00000000 0xe2 src/ASF/sam0/utils/cmsis/samd21/source/gcc/startup_samd21.o + .debug_macro 0x00000000 0xe2 src/ASF/sam0/utils/cmsis/samd21/source/gcc/startup_samd21.o + .debug_macro 0x00000000 0x130 src/ASF/sam0/utils/cmsis/samd21/source/gcc/startup_samd21.o + .debug_macro 0x00000000 0x106 src/ASF/sam0/utils/cmsis/samd21/source/gcc/startup_samd21.o + .debug_macro 0x00000000 0xfa src/ASF/sam0/utils/cmsis/samd21/source/gcc/startup_samd21.o + .debug_macro 0x00000000 0x40f src/ASF/sam0/utils/cmsis/samd21/source/gcc/startup_samd21.o + .debug_macro 0x00000000 0x40 src/ASF/sam0/utils/cmsis/samd21/source/gcc/startup_samd21.o + .debug_macro 0x00000000 0x37d src/ASF/sam0/utils/cmsis/samd21/source/gcc/startup_samd21.o + .debug_macro 0x00000000 0x1e52 src/ASF/sam0/utils/cmsis/samd21/source/gcc/startup_samd21.o + .debug_macro 0x00000000 0x6d src/ASF/sam0/utils/cmsis/samd21/source/gcc/startup_samd21.o + .group 0x00000000 0x8 src/ASF/sam0/utils/cmsis/samd21/source/system_samd21.o + .group 0x00000000 0x8 src/ASF/sam0/utils/cmsis/samd21/source/system_samd21.o + .group 0x00000000 0x8 src/ASF/sam0/utils/cmsis/samd21/source/system_samd21.o + .group 0x00000000 0x8 src/ASF/sam0/utils/cmsis/samd21/source/system_samd21.o + .group 0x00000000 0x8 src/ASF/sam0/utils/cmsis/samd21/source/system_samd21.o + .group 0x00000000 0x8 src/ASF/sam0/utils/cmsis/samd21/source/system_samd21.o + .group 0x00000000 0x8 src/ASF/sam0/utils/cmsis/samd21/source/system_samd21.o + .group 0x00000000 0x8 src/ASF/sam0/utils/cmsis/samd21/source/system_samd21.o + .group 0x00000000 0x8 src/ASF/sam0/utils/cmsis/samd21/source/system_samd21.o + .group 0x00000000 0x8 src/ASF/sam0/utils/cmsis/samd21/source/system_samd21.o + .group 0x00000000 0x8 src/ASF/sam0/utils/cmsis/samd21/source/system_samd21.o + .group 0x00000000 0x8 src/ASF/sam0/utils/cmsis/samd21/source/system_samd21.o + .group 0x00000000 0x8 src/ASF/sam0/utils/cmsis/samd21/source/system_samd21.o + .group 0x00000000 0x8 src/ASF/sam0/utils/cmsis/samd21/source/system_samd21.o + .group 0x00000000 0x8 src/ASF/sam0/utils/cmsis/samd21/source/system_samd21.o + .group 0x00000000 0x8 src/ASF/sam0/utils/cmsis/samd21/source/system_samd21.o + .group 0x00000000 0x8 src/ASF/sam0/utils/cmsis/samd21/source/system_samd21.o + .group 0x00000000 0x8 src/ASF/sam0/utils/cmsis/samd21/source/system_samd21.o + .group 0x00000000 0x8 src/ASF/sam0/utils/cmsis/samd21/source/system_samd21.o + .group 0x00000000 0x8 src/ASF/sam0/utils/cmsis/samd21/source/system_samd21.o + .group 0x00000000 0x8 src/ASF/sam0/utils/cmsis/samd21/source/system_samd21.o + .group 0x00000000 0x8 src/ASF/sam0/utils/cmsis/samd21/source/system_samd21.o + .group 0x00000000 0x8 src/ASF/sam0/utils/cmsis/samd21/source/system_samd21.o + .group 0x00000000 0x8 src/ASF/sam0/utils/cmsis/samd21/source/system_samd21.o + .group 0x00000000 0x8 src/ASF/sam0/utils/cmsis/samd21/source/system_samd21.o + .group 0x00000000 0x8 src/ASF/sam0/utils/cmsis/samd21/source/system_samd21.o + .group 0x00000000 0x8 src/ASF/sam0/utils/cmsis/samd21/source/system_samd21.o + .group 0x00000000 0x8 src/ASF/sam0/utils/cmsis/samd21/source/system_samd21.o + .group 0x00000000 0x8 src/ASF/sam0/utils/cmsis/samd21/source/system_samd21.o + .group 0x00000000 0x8 src/ASF/sam0/utils/cmsis/samd21/source/system_samd21.o + .group 0x00000000 0x8 src/ASF/sam0/utils/cmsis/samd21/source/system_samd21.o + .group 0x00000000 0x8 src/ASF/sam0/utils/cmsis/samd21/source/system_samd21.o + .group 0x00000000 0x8 src/ASF/sam0/utils/cmsis/samd21/source/system_samd21.o + .group 0x00000000 0x8 src/ASF/sam0/utils/cmsis/samd21/source/system_samd21.o + .group 0x00000000 0x8 src/ASF/sam0/utils/cmsis/samd21/source/system_samd21.o + .group 0x00000000 0x8 src/ASF/sam0/utils/cmsis/samd21/source/system_samd21.o + .group 0x00000000 0x8 src/ASF/sam0/utils/cmsis/samd21/source/system_samd21.o + .group 0x00000000 0x8 src/ASF/sam0/utils/cmsis/samd21/source/system_samd21.o + .group 0x00000000 0x8 src/ASF/sam0/utils/cmsis/samd21/source/system_samd21.o + .group 0x00000000 0x8 src/ASF/sam0/utils/cmsis/samd21/source/system_samd21.o + .group 0x00000000 0x8 src/ASF/sam0/utils/cmsis/samd21/source/system_samd21.o + .group 0x00000000 0x8 src/ASF/sam0/utils/cmsis/samd21/source/system_samd21.o + .group 0x00000000 0x8 src/ASF/sam0/utils/cmsis/samd21/source/system_samd21.o + .group 0x00000000 0x8 src/ASF/sam0/utils/cmsis/samd21/source/system_samd21.o + .group 0x00000000 0x8 src/ASF/sam0/utils/cmsis/samd21/source/system_samd21.o + .group 0x00000000 0x8 src/ASF/sam0/utils/cmsis/samd21/source/system_samd21.o + .group 0x00000000 0x8 src/ASF/sam0/utils/cmsis/samd21/source/system_samd21.o + .group 0x00000000 0x8 src/ASF/sam0/utils/cmsis/samd21/source/system_samd21.o + .group 0x00000000 0x8 src/ASF/sam0/utils/cmsis/samd21/source/system_samd21.o + .group 0x00000000 0x8 src/ASF/sam0/utils/cmsis/samd21/source/system_samd21.o + .group 0x00000000 0x8 src/ASF/sam0/utils/cmsis/samd21/source/system_samd21.o + .group 0x00000000 0x8 src/ASF/sam0/utils/cmsis/samd21/source/system_samd21.o + .group 0x00000000 0x8 src/ASF/sam0/utils/cmsis/samd21/source/system_samd21.o + .group 0x00000000 0x8 src/ASF/sam0/utils/cmsis/samd21/source/system_samd21.o + .group 0x00000000 0x8 src/ASF/sam0/utils/cmsis/samd21/source/system_samd21.o + .group 0x00000000 0x8 src/ASF/sam0/utils/cmsis/samd21/source/system_samd21.o + .group 0x00000000 0x8 src/ASF/sam0/utils/cmsis/samd21/source/system_samd21.o + .group 0x00000000 0x8 src/ASF/sam0/utils/cmsis/samd21/source/system_samd21.o + .group 0x00000000 0x8 src/ASF/sam0/utils/cmsis/samd21/source/system_samd21.o + .group 0x00000000 0x8 src/ASF/sam0/utils/cmsis/samd21/source/system_samd21.o + .group 0x00000000 0x8 src/ASF/sam0/utils/cmsis/samd21/source/system_samd21.o + .group 0x00000000 0x8 src/ASF/sam0/utils/cmsis/samd21/source/system_samd21.o + .group 0x00000000 0x8 src/ASF/sam0/utils/cmsis/samd21/source/system_samd21.o + .group 0x00000000 0x8 src/ASF/sam0/utils/cmsis/samd21/source/system_samd21.o + .group 0x00000000 0x8 src/ASF/sam0/utils/cmsis/samd21/source/system_samd21.o + .group 0x00000000 0x8 src/ASF/sam0/utils/cmsis/samd21/source/system_samd21.o + .group 0x00000000 0x8 src/ASF/sam0/utils/cmsis/samd21/source/system_samd21.o + .group 0x00000000 0x8 src/ASF/sam0/utils/cmsis/samd21/source/system_samd21.o + .group 0x00000000 0x8 src/ASF/sam0/utils/cmsis/samd21/source/system_samd21.o + .group 0x00000000 0x8 src/ASF/sam0/utils/cmsis/samd21/source/system_samd21.o + .group 0x00000000 0x8 src/ASF/sam0/utils/cmsis/samd21/source/system_samd21.o + .group 0x00000000 0x8 src/ASF/sam0/utils/cmsis/samd21/source/system_samd21.o + .text 0x00000000 0x0 src/ASF/sam0/utils/cmsis/samd21/source/system_samd21.o + .data 0x00000000 0x0 src/ASF/sam0/utils/cmsis/samd21/source/system_samd21.o + .bss 0x00000000 0x0 src/ASF/sam0/utils/cmsis/samd21/source/system_samd21.o + .text.SystemInit + 0x00000000 0x10 src/ASF/sam0/utils/cmsis/samd21/source/system_samd21.o + .text.SystemCoreClockUpdate + 0x00000000 0x10 src/ASF/sam0/utils/cmsis/samd21/source/system_samd21.o + .data.SystemCoreClock + 0x00000000 0x4 src/ASF/sam0/utils/cmsis/samd21/source/system_samd21.o + .debug_info 0x00000000 0xd5 src/ASF/sam0/utils/cmsis/samd21/source/system_samd21.o + .debug_abbrev 0x00000000 0x72 src/ASF/sam0/utils/cmsis/samd21/source/system_samd21.o + .debug_aranges + 0x00000000 0x28 src/ASF/sam0/utils/cmsis/samd21/source/system_samd21.o + .debug_ranges 0x00000000 0x18 src/ASF/sam0/utils/cmsis/samd21/source/system_samd21.o + .debug_macro 0x00000000 0x30c src/ASF/sam0/utils/cmsis/samd21/source/system_samd21.o + .debug_macro 0x00000000 0x8ce src/ASF/sam0/utils/cmsis/samd21/source/system_samd21.o + .debug_macro 0x00000000 0x22 src/ASF/sam0/utils/cmsis/samd21/source/system_samd21.o + .debug_macro 0x00000000 0x87 src/ASF/sam0/utils/cmsis/samd21/source/system_samd21.o + .debug_macro 0x00000000 0x51 src/ASF/sam0/utils/cmsis/samd21/source/system_samd21.o + .debug_macro 0x00000000 0xef src/ASF/sam0/utils/cmsis/samd21/source/system_samd21.o + .debug_macro 0x00000000 0x6a src/ASF/sam0/utils/cmsis/samd21/source/system_samd21.o + .debug_macro 0x00000000 0x1df src/ASF/sam0/utils/cmsis/samd21/source/system_samd21.o + .debug_macro 0x00000000 0x3a src/ASF/sam0/utils/cmsis/samd21/source/system_samd21.o + .debug_macro 0x00000000 0x1c src/ASF/sam0/utils/cmsis/samd21/source/system_samd21.o + .debug_macro 0x00000000 0x22 src/ASF/sam0/utils/cmsis/samd21/source/system_samd21.o + .debug_macro 0x00000000 0xb5 src/ASF/sam0/utils/cmsis/samd21/source/system_samd21.o + .debug_macro 0x00000000 0x3ad src/ASF/sam0/utils/cmsis/samd21/source/system_samd21.o + .debug_macro 0x00000000 0x681 src/ASF/sam0/utils/cmsis/samd21/source/system_samd21.o + .debug_macro 0x00000000 0x8b5 src/ASF/sam0/utils/cmsis/samd21/source/system_samd21.o + .debug_macro 0x00000000 0x230 src/ASF/sam0/utils/cmsis/samd21/source/system_samd21.o + .debug_macro 0x00000000 0xd60 src/ASF/sam0/utils/cmsis/samd21/source/system_samd21.o + .debug_macro 0x00000000 0x4cb src/ASF/sam0/utils/cmsis/samd21/source/system_samd21.o + .debug_macro 0x00000000 0x9f8 src/ASF/sam0/utils/cmsis/samd21/source/system_samd21.o + .debug_macro 0x00000000 0x82b src/ASF/sam0/utils/cmsis/samd21/source/system_samd21.o + .debug_macro 0x00000000 0x455 src/ASF/sam0/utils/cmsis/samd21/source/system_samd21.o + .debug_macro 0x00000000 0x5e src/ASF/sam0/utils/cmsis/samd21/source/system_samd21.o + .debug_macro 0x00000000 0x8fd src/ASF/sam0/utils/cmsis/samd21/source/system_samd21.o + .debug_macro 0x00000000 0x21c src/ASF/sam0/utils/cmsis/samd21/source/system_samd21.o + .debug_macro 0x00000000 0x95b src/ASF/sam0/utils/cmsis/samd21/source/system_samd21.o + .debug_macro 0x00000000 0x5e src/ASF/sam0/utils/cmsis/samd21/source/system_samd21.o + .debug_macro 0x00000000 0x667 src/ASF/sam0/utils/cmsis/samd21/source/system_samd21.o + .debug_macro 0x00000000 0x3af src/ASF/sam0/utils/cmsis/samd21/source/system_samd21.o + .debug_macro 0x00000000 0xc7a src/ASF/sam0/utils/cmsis/samd21/source/system_samd21.o + .debug_macro 0x00000000 0x1092 src/ASF/sam0/utils/cmsis/samd21/source/system_samd21.o + .debug_macro 0x00000000 0xc4a src/ASF/sam0/utils/cmsis/samd21/source/system_samd21.o + .debug_macro 0x00000000 0x6ba src/ASF/sam0/utils/cmsis/samd21/source/system_samd21.o + .debug_macro 0x00000000 0x1bbf src/ASF/sam0/utils/cmsis/samd21/source/system_samd21.o + .debug_macro 0x00000000 0x1440 src/ASF/sam0/utils/cmsis/samd21/source/system_samd21.o + .debug_macro 0x00000000 0x344 src/ASF/sam0/utils/cmsis/samd21/source/system_samd21.o + .debug_macro 0x00000000 0x7c src/ASF/sam0/utils/cmsis/samd21/source/system_samd21.o + .debug_macro 0x00000000 0xa0 src/ASF/sam0/utils/cmsis/samd21/source/system_samd21.o + .debug_macro 0x00000000 0x4c src/ASF/sam0/utils/cmsis/samd21/source/system_samd21.o + .debug_macro 0x00000000 0xca src/ASF/sam0/utils/cmsis/samd21/source/system_samd21.o + .debug_macro 0x00000000 0x94 src/ASF/sam0/utils/cmsis/samd21/source/system_samd21.o + .debug_macro 0x00000000 0x58 src/ASF/sam0/utils/cmsis/samd21/source/system_samd21.o + .debug_macro 0x00000000 0x37d src/ASF/sam0/utils/cmsis/samd21/source/system_samd21.o + .debug_macro 0x00000000 0x82 src/ASF/sam0/utils/cmsis/samd21/source/system_samd21.o + .debug_macro 0x00000000 0x18d src/ASF/sam0/utils/cmsis/samd21/source/system_samd21.o + .debug_macro 0x00000000 0xb8 src/ASF/sam0/utils/cmsis/samd21/source/system_samd21.o + .debug_macro 0x00000000 0xa0 src/ASF/sam0/utils/cmsis/samd21/source/system_samd21.o + .debug_macro 0x00000000 0xb8 src/ASF/sam0/utils/cmsis/samd21/source/system_samd21.o + .debug_macro 0x00000000 0x1c src/ASF/sam0/utils/cmsis/samd21/source/system_samd21.o + .debug_macro 0x00000000 0x1c src/ASF/sam0/utils/cmsis/samd21/source/system_samd21.o + .debug_macro 0x00000000 0x1c src/ASF/sam0/utils/cmsis/samd21/source/system_samd21.o + .debug_macro 0x00000000 0x82 src/ASF/sam0/utils/cmsis/samd21/source/system_samd21.o + .debug_macro 0x00000000 0x15a src/ASF/sam0/utils/cmsis/samd21/source/system_samd21.o + .debug_macro 0x00000000 0xdc src/ASF/sam0/utils/cmsis/samd21/source/system_samd21.o + .debug_macro 0x00000000 0x128 src/ASF/sam0/utils/cmsis/samd21/source/system_samd21.o + .debug_macro 0x00000000 0x128 src/ASF/sam0/utils/cmsis/samd21/source/system_samd21.o + .debug_macro 0x00000000 0x128 src/ASF/sam0/utils/cmsis/samd21/source/system_samd21.o + .debug_macro 0x00000000 0x128 src/ASF/sam0/utils/cmsis/samd21/source/system_samd21.o + .debug_macro 0x00000000 0x128 src/ASF/sam0/utils/cmsis/samd21/source/system_samd21.o + .debug_macro 0x00000000 0x128 src/ASF/sam0/utils/cmsis/samd21/source/system_samd21.o + .debug_macro 0x00000000 0x124 src/ASF/sam0/utils/cmsis/samd21/source/system_samd21.o + .debug_macro 0x00000000 0xe2 src/ASF/sam0/utils/cmsis/samd21/source/system_samd21.o + .debug_macro 0x00000000 0xe2 src/ASF/sam0/utils/cmsis/samd21/source/system_samd21.o + .debug_macro 0x00000000 0xe2 src/ASF/sam0/utils/cmsis/samd21/source/system_samd21.o + .debug_macro 0x00000000 0xe2 src/ASF/sam0/utils/cmsis/samd21/source/system_samd21.o + .debug_macro 0x00000000 0xe2 src/ASF/sam0/utils/cmsis/samd21/source/system_samd21.o + .debug_macro 0x00000000 0x130 src/ASF/sam0/utils/cmsis/samd21/source/system_samd21.o + .debug_macro 0x00000000 0x106 src/ASF/sam0/utils/cmsis/samd21/source/system_samd21.o + .debug_macro 0x00000000 0xfa src/ASF/sam0/utils/cmsis/samd21/source/system_samd21.o + .debug_macro 0x00000000 0x40f src/ASF/sam0/utils/cmsis/samd21/source/system_samd21.o + .debug_macro 0x00000000 0x40 src/ASF/sam0/utils/cmsis/samd21/source/system_samd21.o + .debug_macro 0x00000000 0x37d src/ASF/sam0/utils/cmsis/samd21/source/system_samd21.o + .debug_macro 0x00000000 0x1e52 src/ASF/sam0/utils/cmsis/samd21/source/system_samd21.o + .debug_macro 0x00000000 0x6d src/ASF/sam0/utils/cmsis/samd21/source/system_samd21.o + .debug_line 0x00000000 0x627 src/ASF/sam0/utils/cmsis/samd21/source/system_samd21.o + .debug_str 0x00000000 0x6dcc1 src/ASF/sam0/utils/cmsis/samd21/source/system_samd21.o + .comment 0x00000000 0x5a src/ASF/sam0/utils/cmsis/samd21/source/system_samd21.o + .debug_frame 0x00000000 0x30 src/ASF/sam0/utils/cmsis/samd21/source/system_samd21.o + .ARM.attributes + 0x00000000 0x32 src/ASF/sam0/utils/cmsis/samd21/source/system_samd21.o + .group 0x00000000 0x8 src/ASF/sam0/utils/syscalls/gcc/syscalls.o + .group 0x00000000 0x8 src/ASF/sam0/utils/syscalls/gcc/syscalls.o + .group 0x00000000 0x8 src/ASF/sam0/utils/syscalls/gcc/syscalls.o + .group 0x00000000 0x8 src/ASF/sam0/utils/syscalls/gcc/syscalls.o + .group 0x00000000 0x8 src/ASF/sam0/utils/syscalls/gcc/syscalls.o + .group 0x00000000 0x8 src/ASF/sam0/utils/syscalls/gcc/syscalls.o + .group 0x00000000 0x8 src/ASF/sam0/utils/syscalls/gcc/syscalls.o + .group 0x00000000 0x8 src/ASF/sam0/utils/syscalls/gcc/syscalls.o + .group 0x00000000 0x8 src/ASF/sam0/utils/syscalls/gcc/syscalls.o + .group 0x00000000 0x8 src/ASF/sam0/utils/syscalls/gcc/syscalls.o + .group 0x00000000 0x8 src/ASF/sam0/utils/syscalls/gcc/syscalls.o + .group 0x00000000 0x8 src/ASF/sam0/utils/syscalls/gcc/syscalls.o + .group 0x00000000 0x8 src/ASF/sam0/utils/syscalls/gcc/syscalls.o + .group 0x00000000 0x8 src/ASF/sam0/utils/syscalls/gcc/syscalls.o + .group 0x00000000 0x8 src/ASF/sam0/utils/syscalls/gcc/syscalls.o + .group 0x00000000 0x8 src/ASF/sam0/utils/syscalls/gcc/syscalls.o + .group 0x00000000 0x8 src/ASF/sam0/utils/syscalls/gcc/syscalls.o + .group 0x00000000 0x8 src/ASF/sam0/utils/syscalls/gcc/syscalls.o + .group 0x00000000 0x8 src/ASF/sam0/utils/syscalls/gcc/syscalls.o + .group 0x00000000 0x8 src/ASF/sam0/utils/syscalls/gcc/syscalls.o + .group 0x00000000 0x8 src/ASF/sam0/utils/syscalls/gcc/syscalls.o + .group 0x00000000 0x8 src/ASF/sam0/utils/syscalls/gcc/syscalls.o + .group 0x00000000 0x8 src/ASF/sam0/utils/syscalls/gcc/syscalls.o + .group 0x00000000 0x8 src/ASF/sam0/utils/syscalls/gcc/syscalls.o + .group 0x00000000 0x8 src/ASF/sam0/utils/syscalls/gcc/syscalls.o + .group 0x00000000 0x8 src/ASF/sam0/utils/syscalls/gcc/syscalls.o + .group 0x00000000 0x8 src/ASF/sam0/utils/syscalls/gcc/syscalls.o + .group 0x00000000 0x8 src/ASF/sam0/utils/syscalls/gcc/syscalls.o + .group 0x00000000 0x8 src/ASF/sam0/utils/syscalls/gcc/syscalls.o + .group 0x00000000 0x8 src/ASF/sam0/utils/syscalls/gcc/syscalls.o + .group 0x00000000 0x8 src/ASF/sam0/utils/syscalls/gcc/syscalls.o + .group 0x00000000 0x8 src/ASF/sam0/utils/syscalls/gcc/syscalls.o + .group 0x00000000 0x8 src/ASF/sam0/utils/syscalls/gcc/syscalls.o + .group 0x00000000 0x8 src/ASF/sam0/utils/syscalls/gcc/syscalls.o + .text 0x00000000 0x0 src/ASF/sam0/utils/syscalls/gcc/syscalls.o + .data 0x00000000 0x0 src/ASF/sam0/utils/syscalls/gcc/syscalls.o + .bss 0x00000000 0x0 src/ASF/sam0/utils/syscalls/gcc/syscalls.o + .text.link 0x00000000 0x6 src/ASF/sam0/utils/syscalls/gcc/syscalls.o + .text._close 0x00000000 0x6 src/ASF/sam0/utils/syscalls/gcc/syscalls.o + .text._fstat 0x00000000 0xa src/ASF/sam0/utils/syscalls/gcc/syscalls.o + .text._isatty 0x00000000 0x4 src/ASF/sam0/utils/syscalls/gcc/syscalls.o + .text._lseek 0x00000000 0x4 src/ASF/sam0/utils/syscalls/gcc/syscalls.o + .text._exit 0x00000000 0x4 src/ASF/sam0/utils/syscalls/gcc/syscalls.o + .text._kill 0x00000000 0x2 src/ASF/sam0/utils/syscalls/gcc/syscalls.o + .text._getpid 0x00000000 0x6 src/ASF/sam0/utils/syscalls/gcc/syscalls.o + .debug_macro 0x00000000 0x8ce src/ASF/sam0/utils/syscalls/gcc/syscalls.o + .debug_macro 0x00000000 0x22 src/ASF/sam0/utils/syscalls/gcc/syscalls.o + .debug_macro 0x00000000 0x35 src/ASF/sam0/utils/syscalls/gcc/syscalls.o + .debug_macro 0x00000000 0x9c src/ASF/sam0/utils/syscalls/gcc/syscalls.o + .debug_macro 0x00000000 0x16 src/ASF/sam0/utils/syscalls/gcc/syscalls.o + .debug_macro 0x00000000 0x10 src/ASF/sam0/utils/syscalls/gcc/syscalls.o + .debug_macro 0x00000000 0x58 src/ASF/sam0/utils/syscalls/gcc/syscalls.o + .debug_macro 0x00000000 0x1f src/ASF/sam0/utils/syscalls/gcc/syscalls.o + .debug_macro 0x00000000 0x43 src/ASF/sam0/utils/syscalls/gcc/syscalls.o + .debug_macro 0x00000000 0x20 src/ASF/sam0/utils/syscalls/gcc/syscalls.o + .debug_macro 0x00000000 0x187 src/ASF/sam0/utils/syscalls/gcc/syscalls.o + .debug_macro 0x00000000 0x10 src/ASF/sam0/utils/syscalls/gcc/syscalls.o + .debug_macro 0x00000000 0x6a src/ASF/sam0/utils/syscalls/gcc/syscalls.o + .debug_macro 0x00000000 0x1c src/ASF/sam0/utils/syscalls/gcc/syscalls.o + .debug_macro 0x00000000 0x52 src/ASF/sam0/utils/syscalls/gcc/syscalls.o + .debug_macro 0x00000000 0x40 src/ASF/sam0/utils/syscalls/gcc/syscalls.o + .debug_macro 0x00000000 0x10 src/ASF/sam0/utils/syscalls/gcc/syscalls.o + .debug_macro 0x00000000 0x40 src/ASF/sam0/utils/syscalls/gcc/syscalls.o + .debug_macro 0x00000000 0xd7 src/ASF/sam0/utils/syscalls/gcc/syscalls.o + .debug_macro 0x00000000 0x16 src/ASF/sam0/utils/syscalls/gcc/syscalls.o + .debug_macro 0x00000000 0x18b src/ASF/sam0/utils/syscalls/gcc/syscalls.o + .debug_macro 0x00000000 0x4c src/ASF/sam0/utils/syscalls/gcc/syscalls.o + .debug_macro 0x00000000 0x35 src/ASF/sam0/utils/syscalls/gcc/syscalls.o + .group 0x00000000 0x8 src/main.o + .group 0x00000000 0x8 src/main.o + .group 0x00000000 0x8 src/main.o + .group 0x00000000 0x8 src/main.o + .group 0x00000000 0x8 src/main.o + .group 0x00000000 0x8 src/main.o + .group 0x00000000 0x8 src/main.o + .group 0x00000000 0x8 src/main.o + .group 0x00000000 0x8 src/main.o + .group 0x00000000 0x8 src/main.o + .group 0x00000000 0x8 src/main.o + .group 0x00000000 0x8 src/main.o + .group 0x00000000 0x8 src/main.o + .group 0x00000000 0x8 src/main.o + .group 0x00000000 0x8 src/main.o + .group 0x00000000 0x8 src/main.o + .group 0x00000000 0x8 src/main.o + .group 0x00000000 0x8 src/main.o + .group 0x00000000 0x8 src/main.o + .group 0x00000000 0x8 src/main.o + .group 0x00000000 0x8 src/main.o + .group 0x00000000 0x8 src/main.o + .group 0x00000000 0x8 src/main.o + .group 0x00000000 0x8 src/main.o + .group 0x00000000 0x8 src/main.o + .group 0x00000000 0x8 src/main.o + .group 0x00000000 0x8 src/main.o + .group 0x00000000 0x8 src/main.o + .group 0x00000000 0x8 src/main.o + .group 0x00000000 0x8 src/main.o + .group 0x00000000 0x8 src/main.o + .group 0x00000000 0x8 src/main.o + .group 0x00000000 0x8 src/main.o + .group 0x00000000 0x8 src/main.o + .group 0x00000000 0x8 src/main.o + .group 0x00000000 0x8 src/main.o + .group 0x00000000 0x8 src/main.o + .group 0x00000000 0x8 src/main.o + .group 0x00000000 0x8 src/main.o + .group 0x00000000 0x8 src/main.o + .group 0x00000000 0x8 src/main.o + .group 0x00000000 0x8 src/main.o + .group 0x00000000 0x8 src/main.o + .group 0x00000000 0x8 src/main.o + .group 0x00000000 0x8 src/main.o + .group 0x00000000 0x8 src/main.o + .group 0x00000000 0x8 src/main.o + .group 0x00000000 0x8 src/main.o + .group 0x00000000 0x8 src/main.o + .group 0x00000000 0x8 src/main.o + .group 0x00000000 0x8 src/main.o + .group 0x00000000 0x8 src/main.o + .group 0x00000000 0x8 src/main.o + .group 0x00000000 0x8 src/main.o + .group 0x00000000 0x8 src/main.o + .group 0x00000000 0x8 src/main.o + .group 0x00000000 0x8 src/main.o + .group 0x00000000 0x8 src/main.o + .group 0x00000000 0x8 src/main.o + .group 0x00000000 0x8 src/main.o + .group 0x00000000 0x8 src/main.o + .group 0x00000000 0x8 src/main.o + .group 0x00000000 0x8 src/main.o + .group 0x00000000 0x8 src/main.o + .group 0x00000000 0x8 src/main.o + .group 0x00000000 0x8 src/main.o + .group 0x00000000 0x8 src/main.o + .group 0x00000000 0x8 src/main.o + .group 0x00000000 0x8 src/main.o + .group 0x00000000 0x8 src/main.o + .group 0x00000000 0x8 src/main.o + .group 0x00000000 0x8 src/main.o + .group 0x00000000 0x8 src/main.o + .group 0x00000000 0x8 src/main.o + .group 0x00000000 0x8 src/main.o + .group 0x00000000 0x8 src/main.o + .group 0x00000000 0x8 src/main.o + .group 0x00000000 0x8 src/main.o + .group 0x00000000 0x8 src/main.o + .group 0x00000000 0x8 src/main.o + .group 0x00000000 0x8 src/main.o + .group 0x00000000 0x8 src/main.o + .group 0x00000000 0x8 src/main.o + .group 0x00000000 0x8 src/main.o + .group 0x00000000 0x8 src/main.o + .group 0x00000000 0x8 src/main.o + .group 0x00000000 0x8 src/main.o + .group 0x00000000 0x8 src/main.o + .group 0x00000000 0x8 src/main.o + .group 0x00000000 0x8 src/main.o + .group 0x00000000 0x8 src/main.o + .group 0x00000000 0x8 src/main.o + .group 0x00000000 0x8 src/main.o + .group 0x00000000 0x8 src/main.o + .group 0x00000000 0x8 src/main.o + .group 0x00000000 0x8 src/main.o + .group 0x00000000 0x8 src/main.o + .group 0x00000000 0x8 src/main.o + .group 0x00000000 0x8 src/main.o + .group 0x00000000 0x8 src/main.o + .group 0x00000000 0x8 src/main.o + .group 0x00000000 0x8 src/main.o + .group 0x00000000 0x8 src/main.o + .group 0x00000000 0x8 src/main.o + .group 0x00000000 0x8 src/main.o + .group 0x00000000 0x8 src/main.o + .group 0x00000000 0x8 src/main.o + .group 0x00000000 0x8 src/main.o + .group 0x00000000 0x8 src/main.o + .group 0x00000000 0x8 src/main.o + .group 0x00000000 0x8 src/main.o + .group 0x00000000 0x8 src/main.o + .group 0x00000000 0x8 src/main.o + .group 0x00000000 0x8 src/main.o + .group 0x00000000 0x8 src/main.o + .group 0x00000000 0x8 src/main.o + .group 0x00000000 0x8 src/main.o + .group 0x00000000 0x8 src/main.o + .group 0x00000000 0x8 src/main.o + .group 0x00000000 0x8 src/main.o + .group 0x00000000 0x8 src/main.o + .group 0x00000000 0x8 src/main.o + .group 0x00000000 0x8 src/main.o + .text 0x00000000 0x0 src/main.o + .data 0x00000000 0x0 src/main.o + .bss 0x00000000 0x0 src/main.o + .bss.cpu_irq_critical_section_counter + 0x00000000 0x4 src/main.o + .bss.cpu_irq_prev_interrupt_state + 0x00000000 0x1 src/main.o + .debug_macro 0x00000000 0x8ce src/main.o + .debug_macro 0x00000000 0x16d src/main.o + .debug_macro 0x00000000 0x708 src/main.o + .debug_macro 0x00000000 0x22 src/main.o + .debug_macro 0x00000000 0x87 src/main.o + .debug_macro 0x00000000 0x51 src/main.o + .debug_macro 0x00000000 0xef src/main.o + .debug_macro 0x00000000 0x6a src/main.o + .debug_macro 0x00000000 0x1df src/main.o + .debug_macro 0x00000000 0x10 src/main.o + .debug_macro 0x00000000 0x76 src/main.o + .debug_macro 0x00000000 0x16 src/main.o + .debug_macro 0x00000000 0x6db src/main.o + .debug_macro 0x00000000 0xdd8 src/main.o + .debug_macro 0x00000000 0x22 src/main.o + .debug_macro 0x00000000 0x40 src/main.o + .debug_macro 0x00000000 0x1c src/main.o + .debug_macro 0x00000000 0x22 src/main.o + .debug_macro 0x00000000 0xb5 src/main.o + .debug_macro 0x00000000 0x3ad src/main.o + .debug_macro 0x00000000 0x681 src/main.o + .debug_macro 0x00000000 0x8b5 src/main.o + .debug_macro 0x00000000 0x230 src/main.o + .debug_macro 0x00000000 0xd60 src/main.o + .debug_macro 0x00000000 0x4cb src/main.o + .debug_macro 0x00000000 0x9f8 src/main.o + .debug_macro 0x00000000 0x82b src/main.o + .debug_macro 0x00000000 0x455 src/main.o + .debug_macro 0x00000000 0x5e src/main.o + .debug_macro 0x00000000 0x8fd src/main.o + .debug_macro 0x00000000 0x21c src/main.o + .debug_macro 0x00000000 0x95b src/main.o + .debug_macro 0x00000000 0x5e src/main.o + .debug_macro 0x00000000 0x667 src/main.o + .debug_macro 0x00000000 0x3af src/main.o + .debug_macro 0x00000000 0xc7a src/main.o + .debug_macro 0x00000000 0x1092 src/main.o + .debug_macro 0x00000000 0xc4a src/main.o + .debug_macro 0x00000000 0x6ba src/main.o + .debug_macro 0x00000000 0x1bbf src/main.o + .debug_macro 0x00000000 0x1440 src/main.o + .debug_macro 0x00000000 0x344 src/main.o + .debug_macro 0x00000000 0x7c src/main.o + .debug_macro 0x00000000 0xa0 src/main.o + .debug_macro 0x00000000 0x4c src/main.o + .debug_macro 0x00000000 0xca src/main.o + .debug_macro 0x00000000 0x94 src/main.o + .debug_macro 0x00000000 0x58 src/main.o + .debug_macro 0x00000000 0x37d src/main.o + .debug_macro 0x00000000 0x82 src/main.o + .debug_macro 0x00000000 0x18d src/main.o + .debug_macro 0x00000000 0xb8 src/main.o + .debug_macro 0x00000000 0xa0 src/main.o + .debug_macro 0x00000000 0xb8 src/main.o + .debug_macro 0x00000000 0x1c src/main.o + .debug_macro 0x00000000 0x1c src/main.o + .debug_macro 0x00000000 0x1c src/main.o + .debug_macro 0x00000000 0x82 src/main.o + .debug_macro 0x00000000 0x15a src/main.o + .debug_macro 0x00000000 0xdc src/main.o + .debug_macro 0x00000000 0x128 src/main.o + .debug_macro 0x00000000 0x128 src/main.o + .debug_macro 0x00000000 0x128 src/main.o + .debug_macro 0x00000000 0x128 src/main.o + .debug_macro 0x00000000 0x128 src/main.o + .debug_macro 0x00000000 0x128 src/main.o + .debug_macro 0x00000000 0x124 src/main.o + .debug_macro 0x00000000 0xe2 src/main.o + .debug_macro 0x00000000 0xe2 src/main.o + .debug_macro 0x00000000 0xe2 src/main.o + .debug_macro 0x00000000 0xe2 src/main.o + .debug_macro 0x00000000 0xe2 src/main.o + .debug_macro 0x00000000 0x130 src/main.o + .debug_macro 0x00000000 0x106 src/main.o + .debug_macro 0x00000000 0xfa src/main.o + .debug_macro 0x00000000 0x40f src/main.o + .debug_macro 0x00000000 0x40 src/main.o + .debug_macro 0x00000000 0x37d src/main.o + .debug_macro 0x00000000 0x1e52 src/main.o + .debug_macro 0x00000000 0x6d src/main.o + .debug_macro 0x00000000 0x58 src/main.o + .debug_macro 0x00000000 0x35 src/main.o + .debug_macro 0x00000000 0x9c src/main.o + .debug_macro 0x00000000 0x16 src/main.o + .debug_macro 0x00000000 0x35 src/main.o + .debug_macro 0x00000000 0x34d src/main.o + .debug_macro 0x00000000 0x10 src/main.o + .debug_macro 0x00000000 0x58 src/main.o + .debug_macro 0x00000000 0x1f src/main.o + .debug_macro 0x00000000 0x43 src/main.o + .debug_macro 0x00000000 0x20 src/main.o + .debug_macro 0x00000000 0x187 src/main.o + .debug_macro 0x00000000 0x10 src/main.o + .debug_macro 0x00000000 0x1c src/main.o + .debug_macro 0x00000000 0x52 src/main.o + .debug_macro 0x00000000 0x40 src/main.o + .debug_macro 0x00000000 0x10 src/main.o + .debug_macro 0x00000000 0x40 src/main.o + .debug_macro 0x00000000 0xd7 src/main.o + .debug_macro 0x00000000 0x16 src/main.o + .debug_macro 0x00000000 0x18b src/main.o + .debug_macro 0x00000000 0x16 src/main.o + .debug_macro 0x00000000 0x16 src/main.o + .debug_macro 0x00000000 0x29 src/main.o + .debug_macro 0x00000000 0x51 src/main.o + .debug_macro 0x00000000 0x3e src/main.o + .debug_macro 0x00000000 0x3df src/main.o + .debug_macro 0x00000000 0x11 src/main.o + .debug_macro 0x00000000 0x18 src/main.o + .debug_macro 0x00000000 0x16 src/main.o + .debug_macro 0x00000000 0x2e src/main.o + .debug_macro 0x00000000 0x19 src/main.o + .debug_macro 0x00000000 0x1c src/main.o + .debug_macro 0x00000000 0x16 src/main.o + .debug_macro 0x00000000 0x1f src/main.o + .debug_macro 0x00000000 0x2d8 src/main.o + .debug_macro 0x00000000 0xe2 src/main.o + .debug_macro 0x00000000 0x9f4 src/main.o + .debug_macro 0x00000000 0x18 src/main.o + .debug_macro 0x00000000 0xb2 src/main.o + .debug_macro 0x00000000 0x10 src/main.o + .debug_macro 0x00000000 0x57 src/main.o + .debug_macro 0x00000000 0x8f src/main.o + .data 0x00000000 0x0 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/thumb/v6-m\libgcc.a(_udivsi3.o) + .bss 0x00000000 0x0 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/thumb/v6-m\libgcc.a(_udivsi3.o) + .data 0x00000000 0x0 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/thumb/v6-m\libgcc.a(_dvmd_tls.o) + .bss 0x00000000 0x0 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/thumb/v6-m\libgcc.a(_dvmd_tls.o) + .data 0x00000000 0x0 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/thumb/v6-m\libgcc.a(_muldi3.o) + .bss 0x00000000 0x0 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/thumb/v6-m\libgcc.a(_muldi3.o) + .data 0x00000000 0x0 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/thumb/v6-m\libgcc.a(_floatundisf.o) + .bss 0x00000000 0x0 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/thumb/v6-m\libgcc.a(_floatundisf.o) + .data 0x00000000 0x0 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/thumb/v6-m\libgcc.a(addsf3.o) + .bss 0x00000000 0x0 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/thumb/v6-m\libgcc.a(addsf3.o) + .data 0x00000000 0x0 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/thumb/v6-m\libgcc.a(divsf3.o) + .bss 0x00000000 0x0 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/thumb/v6-m\libgcc.a(divsf3.o) + .data 0x00000000 0x0 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/thumb/v6-m\libgcc.a(mulsf3.o) + .bss 0x00000000 0x0 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/thumb/v6-m\libgcc.a(mulsf3.o) + .data 0x00000000 0x0 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/thumb/v6-m\libgcc.a(fixsfsi.o) + .bss 0x00000000 0x0 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/thumb/v6-m\libgcc.a(fixsfsi.o) + .data 0x00000000 0x0 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/thumb/v6-m\libgcc.a(floatsisf.o) + .bss 0x00000000 0x0 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/thumb/v6-m\libgcc.a(floatsisf.o) + .data 0x00000000 0x0 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/thumb/v6-m\libgcc.a(floatunsisf.o) + .bss 0x00000000 0x0 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/thumb/v6-m\libgcc.a(floatunsisf.o) + .data 0x00000000 0x0 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/thumb/v6-m\libgcc.a(adddf3.o) + .bss 0x00000000 0x0 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/thumb/v6-m\libgcc.a(adddf3.o) + .data 0x00000000 0x0 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/thumb/v6-m\libgcc.a(muldf3.o) + .bss 0x00000000 0x0 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/thumb/v6-m\libgcc.a(muldf3.o) + .data 0x00000000 0x0 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/thumb/v6-m\libgcc.a(floatunsidf.o) + .bss 0x00000000 0x0 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/thumb/v6-m\libgcc.a(floatunsidf.o) + .data 0x00000000 0x0 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/thumb/v6-m\libgcc.a(truncdfsf2.o) + .bss 0x00000000 0x0 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/thumb/v6-m\libgcc.a(truncdfsf2.o) + .data 0x00000000 0x0 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/thumb/v6-m\libgcc.a(_clzsi2.o) + .bss 0x00000000 0x0 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/thumb/v6-m\libgcc.a(_clzsi2.o) + .text 0x00000000 0x0 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-exit.o) + .data 0x00000000 0x0 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-exit.o) + .bss 0x00000000 0x0 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-exit.o) + .text.exit 0x00000000 0x20 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-exit.o) + .debug_frame 0x00000000 0x28 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-exit.o) + .ARM.attributes + 0x00000000 0x2c c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-exit.o) + .text 0x00000000 0x0 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-impure.o) + .data 0x00000000 0x0 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-impure.o) + .bss 0x00000000 0x0 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-impure.o) + .text 0x00000000 0x0 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-init.o) + .data 0x00000000 0x0 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-init.o) + .bss 0x00000000 0x0 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-init.o) + .text 0x00000000 0x0 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-memcpy-stub.o) + .data 0x00000000 0x0 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-memcpy-stub.o) + .bss 0x00000000 0x0 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-memcpy-stub.o) + .text 0x00000000 0x0 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-memset.o) + .data 0x00000000 0x0 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-memset.o) + .bss 0x00000000 0x0 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-memset.o) + .text 0x00000000 0x0 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-strlen-stub.o) + .data 0x00000000 0x0 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-strlen-stub.o) + .bss 0x00000000 0x0 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-strlen-stub.o) + .text 0x00000000 0x0 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-vsprintf.o) + .data 0x00000000 0x0 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-vsprintf.o) + .bss 0x00000000 0x0 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-vsprintf.o) + .text 0x00000000 0x0 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-__call_atexit.o) + .data 0x00000000 0x0 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-__call_atexit.o) + .bss 0x00000000 0x0 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-__call_atexit.o) + .text.__call_exitprocs + 0x00000000 0x110 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-__call_atexit.o) + .text 0x00000000 0x0 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-atexit.o) + .data 0x00000000 0x0 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-atexit.o) + .bss 0x00000000 0x0 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-atexit.o) + .text 0x00000000 0x0 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-fini.o) + .data 0x00000000 0x0 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-fini.o) + .bss 0x00000000 0x0 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-fini.o) + .text 0x00000000 0x0 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-lock.o) + .data 0x00000000 0x0 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-lock.o) + .bss 0x00000000 0x0 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-lock.o) + .text.__retarget_lock_init + 0x00000000 0x4 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-lock.o) + .text.__retarget_lock_init_recursive + 0x00000000 0x4 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-lock.o) + .text.__retarget_lock_close + 0x00000000 0x4 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-lock.o) + .text.__retarget_lock_close_recursive + 0x00000000 0x4 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-lock.o) + .text.__retarget_lock_acquire + 0x00000000 0x4 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-lock.o) + .text.__retarget_lock_try_acquire + 0x00000000 0x4 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-lock.o) + .text.__retarget_lock_try_acquire_recursive + 0x00000000 0x4 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-lock.o) + .text.__retarget_lock_release + 0x00000000 0x4 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-lock.o) + .text 0x00000000 0x0 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-svfprintf.o) + .data 0x00000000 0x0 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-svfprintf.o) + .bss 0x00000000 0x0 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-svfprintf.o) + .text 0x00000000 0x0 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-__atexit.o) + .data 0x00000000 0x0 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-__atexit.o) + .bss 0x00000000 0x0 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-__atexit.o) + .text 0x00000000 0x0 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-dtoa.o) + .data 0x00000000 0x0 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-dtoa.o) + .bss 0x00000000 0x0 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-dtoa.o) + .text 0x00000000 0x0 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-localeconv.o) + .data 0x00000000 0x0 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-localeconv.o) + .bss 0x00000000 0x0 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-localeconv.o) + .text.__localeconv_l + 0x00000000 0x4 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-localeconv.o) + .text.localeconv + 0x00000000 0x1c c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-localeconv.o) + .text 0x00000000 0x0 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-mallocr.o) + .data 0x00000000 0x0 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-mallocr.o) + .bss 0x00000000 0x0 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-mallocr.o) + .text 0x00000000 0x0 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-memchr-stub.o) + .data 0x00000000 0x0 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-memchr-stub.o) + .bss 0x00000000 0x0 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-memchr-stub.o) + .text 0x00000000 0x0 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-mlock.o) + .data 0x00000000 0x0 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-mlock.o) + .bss 0x00000000 0x0 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-mlock.o) + .text 0x00000000 0x0 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-mprec.o) + .data 0x00000000 0x0 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-mprec.o) + .bss 0x00000000 0x0 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-mprec.o) + .text.__s2b 0x00000000 0x94 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-mprec.o) + .text.__ulp 0x00000000 0x4c c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-mprec.o) + .text.__b2d 0x00000000 0xd8 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-mprec.o) + .text.__ratio 0x00000000 0x74 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-mprec.o) + .text._mprec_log10 + 0x00000000 0x34 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-mprec.o) + .text.__copybits + 0x00000000 0x40 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-mprec.o) + .text.__any_on + 0x00000000 0x60 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-mprec.o) + .rodata.__mprec_tinytens + 0x00000000 0x28 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-mprec.o) + .text 0x00000000 0x0 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-sbrkr.o) + .data 0x00000000 0x0 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-sbrkr.o) + .bss 0x00000000 0x0 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-sbrkr.o) + .text 0x00000000 0x0 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-svfiprintf.o) + .data 0x00000000 0x0 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-svfiprintf.o) + .bss 0x00000000 0x0 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-svfiprintf.o) + .text._svfiprintf_r + 0x00000000 0xa80 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-svfiprintf.o) + .rodata._svfiprintf_r + 0x00000000 0x164 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-svfiprintf.o) + .rodata._svfiprintf_r.str1.4 + 0x00000000 0x2f c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-svfiprintf.o) + .rodata.blanks.7203 + 0x00000000 0x10 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-svfiprintf.o) + .rodata.zeroes.7204 + 0x00000000 0x10 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-svfiprintf.o) + .text 0x00000000 0x0 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-callocr.o) + .data 0x00000000 0x0 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-callocr.o) + .bss 0x00000000 0x0 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-callocr.o) + .text 0x00000000 0x0 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-freer.o) + .data 0x00000000 0x0 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-freer.o) + .bss 0x00000000 0x0 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-freer.o) + .text 0x00000000 0x0 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-locale.o) + .data 0x00000000 0x0 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-locale.o) + .bss 0x00000000 0x0 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-locale.o) + .text._setlocale_r + 0x00000000 0x44 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-locale.o) + .text.__locale_mb_cur_max + 0x00000000 0x20 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-locale.o) + .text.__locale_ctype_ptr_l + 0x00000000 0x8 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-locale.o) + .text.__locale_ctype_ptr + 0x00000000 0x1c c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-locale.o) + .text.setlocale + 0x00000000 0x18 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-locale.o) + .bss._PathLocale + 0x00000000 0x4 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-locale.o) + .text 0x00000000 0x0 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-mbtowc_r.o) + .data 0x00000000 0x0 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-mbtowc_r.o) + .bss 0x00000000 0x0 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-mbtowc_r.o) + .text._mbtowc_r + 0x00000000 0x28 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-mbtowc_r.o) + .text 0x00000000 0x0 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-memmove.o) + .data 0x00000000 0x0 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-memmove.o) + .bss 0x00000000 0x0 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-memmove.o) + .text 0x00000000 0x0 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-reallocr.o) + .data 0x00000000 0x0 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-reallocr.o) + .bss 0x00000000 0x0 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-reallocr.o) + .text 0x00000000 0x0 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-reent.o) + .data 0x00000000 0x0 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-reent.o) + .bss 0x00000000 0x0 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-reent.o) + .text.cleanup_glue + 0x00000000 0x1c c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-reent.o) + .text._reclaim_reent + 0x00000000 0x94 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-reent.o) + .text 0x00000000 0x88 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-strcmp.o) + .data 0x00000000 0x0 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-strcmp.o) + .bss 0x00000000 0x0 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-strcmp.o) + .debug_frame 0x00000000 0x20 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-strcmp.o) + .ARM.attributes + 0x00000000 0x1b c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-strcmp.o) + .text 0x00000000 0x0 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-wctomb_r.o) + .data 0x00000000 0x0 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-wctomb_r.o) + .bss 0x00000000 0x0 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-wctomb_r.o) + .text._wctomb_r + 0x00000000 0x20 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-wctomb_r.o) + .text 0x00000000 0x0 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-ctype_.o) + .data 0x00000000 0x0 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-ctype_.o) + .bss 0x00000000 0x0 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-ctype_.o) + .data 0x00000000 0x0 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/thumb/v6-m\libgcc.a(_divsi3.o) + .bss 0x00000000 0x0 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/thumb/v6-m\libgcc.a(_divsi3.o) + .data 0x00000000 0x0 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/thumb/v6-m\libgcc.a(_arm_cmpdf2.o) + .bss 0x00000000 0x0 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/thumb/v6-m\libgcc.a(_arm_cmpdf2.o) + .data 0x00000000 0x0 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/thumb/v6-m\libgcc.a(_aeabi_uldivmod.o) + .bss 0x00000000 0x0 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/thumb/v6-m\libgcc.a(_aeabi_uldivmod.o) + .data 0x00000000 0x0 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/thumb/v6-m\libgcc.a(_udivmoddi4.o) + .bss 0x00000000 0x0 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/thumb/v6-m\libgcc.a(_udivmoddi4.o) + .ARM.extab 0x00000000 0x0 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/thumb/v6-m\libgcc.a(_udivmoddi4.o) + .data 0x00000000 0x0 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/thumb/v6-m\libgcc.a(divdf3.o) + .bss 0x00000000 0x0 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/thumb/v6-m\libgcc.a(divdf3.o) + .data 0x00000000 0x0 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/thumb/v6-m\libgcc.a(eqdf2.o) + .bss 0x00000000 0x0 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/thumb/v6-m\libgcc.a(eqdf2.o) + .data 0x00000000 0x0 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/thumb/v6-m\libgcc.a(gedf2.o) + .bss 0x00000000 0x0 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/thumb/v6-m\libgcc.a(gedf2.o) + .data 0x00000000 0x0 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/thumb/v6-m\libgcc.a(ledf2.o) + .bss 0x00000000 0x0 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/thumb/v6-m\libgcc.a(ledf2.o) + .data 0x00000000 0x0 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/thumb/v6-m\libgcc.a(subdf3.o) + .bss 0x00000000 0x0 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/thumb/v6-m\libgcc.a(subdf3.o) + .data 0x00000000 0x0 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/thumb/v6-m\libgcc.a(unorddf2.o) + .bss 0x00000000 0x0 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/thumb/v6-m\libgcc.a(unorddf2.o) + .data 0x00000000 0x0 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/thumb/v6-m\libgcc.a(fixdfsi.o) + .bss 0x00000000 0x0 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/thumb/v6-m\libgcc.a(fixdfsi.o) + .data 0x00000000 0x0 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/thumb/v6-m\libgcc.a(floatsidf.o) + .bss 0x00000000 0x0 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/thumb/v6-m\libgcc.a(floatsidf.o) + .data 0x00000000 0x0 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/thumb/v6-m\libgcc.a(_clzdi2.o) + .bss 0x00000000 0x0 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/thumb/v6-m\libgcc.a(_clzdi2.o) + .text 0x00000000 0x0 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/thumb/v6-m/crtend.o + .data 0x00000000 0x0 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/thumb/v6-m/crtend.o + .bss 0x00000000 0x0 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/thumb/v6-m/crtend.o + .eh_frame 0x00000000 0x4 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/thumb/v6-m/crtend.o + .jcr 0x00000000 0x4 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/thumb/v6-m/crtend.o + .ARM.attributes + 0x00000000 0x2c c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/thumb/v6-m/crtend.o + .text 0x00000000 0x0 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/thumb/v6-m/crtn.o + .data 0x00000000 0x0 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/thumb/v6-m/crtn.o + .bss 0x00000000 0x0 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/thumb/v6-m/crtn.o + +Memory Configuration + +Name Origin Length Attributes +rom 0x00000000 0x00040000 xr +ram 0x20000000 0x00008000 xrw +*default* 0x00000000 0xffffffff + +Linker script and memory map + +LOAD c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/thumb/v6-m/crti.o +LOAD c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/thumb/v6-m/crtbegin.o +LOAD c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m/crt0.o +LOAD src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc.o +LOAD src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc_callback.o +LOAD src/ASF/sam0/drivers/extint/extint_sam_d_r_h/extint.o +LOAD src/ASF/sam0/drivers/sercom/sercom.o +LOAD src/devices/motor.o +LOAD src/drivers/p_adc.o +LOAD src/ASF/sam0/drivers/tcc/tcc.o +LOAD src/ASF/sam0/drivers/tcc/tcc_callback.o +LOAD src/drivers/p_io.o +LOAD src/drivers/p_usart.o +LOAD src/ASF/sam0/drivers/sercom/usart/usart.o +LOAD src/ASF/sam0/drivers/sercom/usart/usart_interrupt.o +LOAD src/ASF/sam0/drivers/sercom/sercom_interrupt.o +LOAD src/ASF/sam0/drivers/extint/extint_callback.o +LOAD src/ASF/common2/services/delay/sam0/systick_counter.o +LOAD src/ASF/common/utils/interrupt/interrupt_sam_nvic.o +LOAD src/ASF/sam0/boards/samd21_xplained_pro/board_init.o +LOAD src/ASF/sam0/drivers/port/port.o +LOAD src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/clock.o +LOAD src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/gclk.o +LOAD src/ASF/sam0/drivers/system/interrupt/system_interrupt.o +LOAD src/ASF/sam0/drivers/system/pinmux/pinmux.o +LOAD src/ASF/sam0/drivers/system/system.o +LOAD src/ASF/sam0/utils/cmsis/samd21/source/gcc/startup_samd21.o +LOAD src/ASF/sam0/utils/cmsis/samd21/source/system_samd21.o +LOAD src/ASF/sam0/utils/syscalls/gcc/syscalls.o +LOAD src/main.o +START GROUP +LOAD ../src/ASF/thirdparty/CMSIS/Lib/GCC\libarm_cortexM0l_math.a +LOAD c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libm.a +END GROUP +START GROUP +LOAD c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/thumb/v6-m\libgcc.a +LOAD c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a +END GROUP +LOAD c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/thumb/v6-m/crtend.o +LOAD c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/thumb/v6-m/crtn.o + 0x00002000 STACK_SIZE = DEFINED (STACK_SIZE)?STACK_SIZE:DEFINED (__stack_size__)?__stack_size__:0x2000 + +.text 0x00000000 0x9b14 + 0x00000000 . = ALIGN (0x4) + 0x00000000 _sfixed = . + *(.vectors .vectors.*) + .vectors 0x00000000 0xb4 src/ASF/sam0/utils/cmsis/samd21/source/gcc/startup_samd21.o + 0x00000000 exception_table + *(.text .text.* .gnu.linkonce.t.*) + .text 0x000000b4 0x60 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/thumb/v6-m/crtbegin.o + .text.adc_get_config_defaults + 0x00000114 0x46 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc.o + 0x00000114 adc_get_config_defaults + *fill* 0x0000015a 0x2 + .text.adc_init + 0x0000015c 0x428 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc.o + 0x0000015c adc_init + .text.ADC_Handler + 0x00000584 0xc4 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc_callback.o + 0x00000584 ADC_Handler + .text.adc_register_callback + 0x00000648 0x14 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc_callback.o + 0x00000648 adc_register_callback + .text.adc_read_buffer_job + 0x0000065c 0x4c src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc_callback.o + 0x0000065c adc_read_buffer_job + .text._extint_enable + 0x000006a8 0x18 src/ASF/sam0/drivers/extint/extint_sam_d_r_h/extint.o + .text._system_extint_init + 0x000006c0 0x6c src/ASF/sam0/drivers/extint/extint_sam_d_r_h/extint.o + 0x000006c0 _system_extint_init + .text.extint_chan_get_config_defaults + 0x0000072c 0x14 src/ASF/sam0/drivers/extint/extint_sam_d_r_h/extint.o + 0x0000072c extint_chan_get_config_defaults + .text.extint_chan_set_config + 0x00000740 0x78 src/ASF/sam0/drivers/extint/extint_sam_d_r_h/extint.o + 0x00000740 extint_chan_set_config + .text.long_division + 0x000007b8 0xba src/ASF/sam0/drivers/sercom/sercom.o + .text._sercom_get_sync_baud_val + 0x00000872 0x28 src/ASF/sam0/drivers/sercom/sercom.o + 0x00000872 _sercom_get_sync_baud_val + *fill* 0x0000089a 0x2 + .text._sercom_get_async_baud_val + 0x0000089c 0x94 src/ASF/sam0/drivers/sercom/sercom.o + 0x0000089c _sercom_get_async_baud_val + .text.sercom_set_gclk_generator + 0x00000930 0x4c src/ASF/sam0/drivers/sercom/sercom.o + 0x00000930 sercom_set_gclk_generator + .text._sercom_get_default_pad + 0x0000097c 0x178 src/ASF/sam0/drivers/sercom/sercom.o + 0x0000097c _sercom_get_default_pad + .text._sercom_get_sercom_inst_index + 0x00000af4 0x38 src/ASF/sam0/drivers/sercom/sercom.o + 0x00000af4 _sercom_get_sercom_inst_index + .text.match_val_from_pulse_width + 0x00000b2c 0x44 src/devices/motor.o + 0x00000b2c match_val_from_pulse_width + .text.motor_init + 0x00000b70 0x98 src/devices/motor.o + 0x00000b70 motor_init + .text.motor_run + 0x00000c08 0x138 src/devices/motor.o + 0x00000c08 motor_run + .text.motor_update_state + 0x00000d40 0x2c src/devices/motor.o + 0x00000d40 motor_update_state + .text.p_adc_cb + 0x00000d6c 0xc src/drivers/p_adc.o + .text.p_adc_get_voltage + 0x00000d78 0x60 src/drivers/p_adc.o + .text.p_adc_init + 0x00000dd8 0x8c src/drivers/p_adc.o + 0x00000dd8 p_adc_init + .text.p_get_forward_pot_voltage + 0x00000e64 0x2c src/drivers/p_adc.o + 0x00000e64 p_get_forward_pot_voltage + .text.p_get_reverse_pot_voltage + 0x00000e90 0x30 src/drivers/p_adc.o + 0x00000e90 p_get_reverse_pot_voltage + .text._tcc_get_inst_index + 0x00000ec0 0x34 src/ASF/sam0/drivers/tcc/tcc.o + 0x00000ec0 _tcc_get_inst_index + .text._tcc_set_compare_value + 0x00000ef4 0x74 src/ASF/sam0/drivers/tcc/tcc.o + .text.tcc_get_config_defaults + 0x00000f68 0x14c src/ASF/sam0/drivers/tcc/tcc.o + 0x00000f68 tcc_get_config_defaults + .text.tcc_init + 0x000010b4 0x40c src/ASF/sam0/drivers/tcc/tcc.o + 0x000010b4 tcc_init + .text.tcc_set_compare_value + 0x000014c0 0x10 src/ASF/sam0/drivers/tcc/tcc.o + 0x000014c0 tcc_set_compare_value + .text._tcc_interrupt_handler + 0x000014d0 0x4c src/ASF/sam0/drivers/tcc/tcc_callback.o + 0x000014d0 _tcc_interrupt_handler + .text.TCC0_Handler + 0x0000151c 0x10 src/ASF/sam0/drivers/tcc/tcc_callback.o + 0x0000151c TCC0_Handler + .text.TCC1_Handler + 0x0000152c 0x10 src/ASF/sam0/drivers/tcc/tcc_callback.o + 0x0000152c TCC1_Handler + .text.TCC2_Handler + 0x0000153c 0x10 src/ASF/sam0/drivers/tcc/tcc_callback.o + 0x0000153c TCC2_Handler + .text.p_stop_btn_cb + 0x0000154c 0x34 src/drivers/p_io.o + .text.p_reverse_btn_cb + 0x00001580 0x34 src/drivers/p_io.o + .text.p_forward_btn_cb + 0x000015b4 0x34 src/drivers/p_io.o + .text._p_io_init + 0x000015e8 0x54 src/drivers/p_io.o + .text.p_io_enable + 0x0000163c 0x10 src/drivers/p_io.o + 0x0000163c p_io_enable + .text.p_io_init + 0x0000164c 0x64 src/drivers/p_io.o + 0x0000164c p_io_init + .text.p_button_pressed + 0x000016b0 0x14 src/drivers/p_io.o + 0x000016b0 p_button_pressed + .text.p_button_state + 0x000016c4 0xc src/drivers/p_io.o + 0x000016c4 p_button_state + .text.p_printf + 0x000016d0 0x6c src/drivers/p_usart.o + 0x000016d0 p_printf + .text.p_usart_init + 0x0000173c 0xd4 src/drivers/p_usart.o + 0x0000173c p_usart_init + .text.p_usart_debug_rx_cb + 0x00001810 0x30 src/drivers/p_usart.o + .text.usart_init + 0x00001840 0x33c src/ASF/sam0/drivers/sercom/usart/usart.o + 0x00001840 usart_init + .text.usart_write_wait + 0x00001b7c 0x26 src/ASF/sam0/drivers/sercom/usart/usart.o + 0x00001b7c usart_write_wait + *fill* 0x00001ba2 0x2 + .text.usart_write_buffer_wait + 0x00001ba4 0xbc src/ASF/sam0/drivers/sercom/usart/usart.o + 0x00001ba4 usart_write_buffer_wait + .text._usart_read_buffer + 0x00001c60 0x50 src/ASF/sam0/drivers/sercom/usart/usart_interrupt.o + 0x00001c60 _usart_read_buffer + .text.usart_register_callback + 0x00001cb0 0x18 src/ASF/sam0/drivers/sercom/usart/usart_interrupt.o + 0x00001cb0 usart_register_callback + .text.usart_read_job + 0x00001cc8 0x10 src/ASF/sam0/drivers/sercom/usart/usart_interrupt.o + 0x00001cc8 usart_read_job + .text._usart_interrupt_handler + 0x00001cd8 0x194 src/ASF/sam0/drivers/sercom/usart/usart_interrupt.o + 0x00001cd8 _usart_interrupt_handler + .text._sercom_default_handler + 0x00001e6c 0x2 src/ASF/sam0/drivers/sercom/sercom_interrupt.o + *fill* 0x00001e6e 0x2 + .text._sercom_set_handler + 0x00001e70 0x3c src/ASF/sam0/drivers/sercom/sercom_interrupt.o + 0x00001e70 _sercom_set_handler + .text._sercom_get_interrupt_vector + 0x00001eac 0x30 src/ASF/sam0/drivers/sercom/sercom_interrupt.o + 0x00001eac _sercom_get_interrupt_vector + .text.SERCOM0_Handler + 0x00001edc 0x10 src/ASF/sam0/drivers/sercom/sercom_interrupt.o + 0x00001edc SERCOM0_Handler + .text.SERCOM1_Handler + 0x00001eec 0x10 src/ASF/sam0/drivers/sercom/sercom_interrupt.o + 0x00001eec SERCOM1_Handler + .text.SERCOM2_Handler + 0x00001efc 0x10 src/ASF/sam0/drivers/sercom/sercom_interrupt.o + 0x00001efc SERCOM2_Handler + .text.SERCOM3_Handler + 0x00001f0c 0x10 src/ASF/sam0/drivers/sercom/sercom_interrupt.o + 0x00001f0c SERCOM3_Handler + .text.SERCOM4_Handler + 0x00001f1c 0x10 src/ASF/sam0/drivers/sercom/sercom_interrupt.o + 0x00001f1c SERCOM4_Handler + .text.SERCOM5_Handler + 0x00001f2c 0x10 src/ASF/sam0/drivers/sercom/sercom_interrupt.o + 0x00001f2c SERCOM5_Handler + .text.extint_register_callback + 0x00001f3c 0x2c src/ASF/sam0/drivers/extint/extint_callback.o + 0x00001f3c extint_register_callback + .text.extint_chan_enable_callback + 0x00001f68 0x20 src/ASF/sam0/drivers/extint/extint_callback.o + 0x00001f68 extint_chan_enable_callback + .text.EIC_Handler + 0x00001f88 0x54 src/ASF/sam0/drivers/extint/extint_callback.o + 0x00001f88 EIC_Handler + .text.delay_init + 0x00001fdc 0x40 src/ASF/common2/services/delay/sam0/systick_counter.o + 0x00001fdc delay_init + .text.delay_cycles_ms + 0x0000201c 0x2c src/ASF/common2/services/delay/sam0/systick_counter.o + 0x0000201c delay_cycles_ms + .text.cpu_irq_enter_critical + 0x00002048 0x40 src/ASF/common/utils/interrupt/interrupt_sam_nvic.o + 0x00002048 cpu_irq_enter_critical + .text.cpu_irq_leave_critical + 0x00002088 0x30 src/ASF/common/utils/interrupt/interrupt_sam_nvic.o + 0x00002088 cpu_irq_leave_critical + .text.system_board_init + 0x000020b8 0x38 src/ASF/sam0/boards/samd21_xplained_pro/board_init.o + 0x000020b8 board_init + 0x000020b8 system_board_init + .text.port_pin_set_config + 0x000020f0 0x24 src/ASF/sam0/drivers/port/port.o + 0x000020f0 port_pin_set_config + .text.system_clock_source_get_hz + 0x00002114 0x94 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/clock.o + 0x00002114 system_clock_source_get_hz + .text.system_clock_source_osc8m_set_config + 0x000021a8 0x3c src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/clock.o + 0x000021a8 system_clock_source_osc8m_set_config + .text.system_clock_source_enable + 0x000021e4 0xa8 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/clock.o + 0x000021e4 system_clock_source_enable + .text.system_clock_init + 0x0000228c 0x98 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/clock.o + 0x0000228c system_clock_init + .text.system_gclk_init + 0x00002324 0x24 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/gclk.o + 0x00002324 system_gclk_init + .text.system_gclk_gen_set_config + 0x00002348 0xb8 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/gclk.o + 0x00002348 system_gclk_gen_set_config + .text.system_gclk_gen_enable + 0x00002400 0x44 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/gclk.o + 0x00002400 system_gclk_gen_enable + .text.system_gclk_gen_get_hz + 0x00002444 0x8c src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/gclk.o + 0x00002444 system_gclk_gen_get_hz + .text.system_gclk_chan_enable + 0x000024d0 0x30 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/gclk.o + 0x000024d0 system_gclk_chan_enable + .text.system_gclk_chan_disable + 0x00002500 0x5c src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/gclk.o + 0x00002500 system_gclk_chan_disable + .text.system_gclk_chan_set_config + 0x0000255c 0x1c src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/gclk.o + 0x0000255c system_gclk_chan_set_config + .text.system_gclk_chan_get_hz + 0x00002578 0x34 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/gclk.o + 0x00002578 system_gclk_chan_get_hz + .text._system_pinmux_config + 0x000025ac 0xa8 src/ASF/sam0/drivers/system/pinmux/pinmux.o + .text.system_pinmux_pin_set_config + 0x00002654 0x30 src/ASF/sam0/drivers/system/pinmux/pinmux.o + 0x00002654 system_pinmux_pin_set_config + .text._system_dummy_init + 0x00002684 0x2 src/ASF/sam0/drivers/system/system.o + 0x00002684 _system_events_init + 0x00002684 _system_dummy_init + 0x00002684 _system_divas_init + *fill* 0x00002686 0x2 + .text.system_init + 0x00002688 0x2c src/ASF/sam0/drivers/system/system.o + 0x00002688 system_init + .text.Dummy_Handler + 0x000026b4 0x2 src/ASF/sam0/utils/cmsis/samd21/source/gcc/startup_samd21.o + 0x000026b4 DMAC_Handler + 0x000026b4 HardFault_Handler + 0x000026b4 AC_Handler + 0x000026b4 SysTick_Handler + 0x000026b4 PendSV_Handler + 0x000026b4 NMI_Handler + 0x000026b4 TC7_Handler + 0x000026b4 RTC_Handler + 0x000026b4 TC6_Handler + 0x000026b4 WDT_Handler + 0x000026b4 TC4_Handler + 0x000026b4 USB_Handler + 0x000026b4 TC3_Handler + 0x000026b4 Dummy_Handler + 0x000026b4 PM_Handler + 0x000026b4 SVC_Handler + 0x000026b4 EVSYS_Handler + 0x000026b4 I2S_Handler + 0x000026b4 NVMCTRL_Handler + 0x000026b4 DAC_Handler + 0x000026b4 PTC_Handler + 0x000026b4 TC5_Handler + 0x000026b4 SYSCTRL_Handler + *fill* 0x000026b6 0x2 + .text.Reset_Handler + 0x000026b8 0xe4 src/ASF/sam0/utils/cmsis/samd21/source/gcc/startup_samd21.o + 0x000026b8 Reset_Handler + .text._sbrk 0x0000279c 0x24 src/ASF/sam0/utils/syscalls/gcc/syscalls.o + 0x0000279c _sbrk + .text.main 0x000027c0 0x90 src/main.o + 0x000027c0 main + .text 0x00002850 0x114 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/thumb/v6-m\libgcc.a(_udivsi3.o) + 0x00002850 __aeabi_uidiv + 0x00002850 __udivsi3 + 0x0000295c __aeabi_uidivmod + .text 0x00002964 0x4 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/thumb/v6-m\libgcc.a(_dvmd_tls.o) + 0x00002964 __aeabi_idiv0 + 0x00002964 __aeabi_ldiv0 + .text 0x00002968 0x54 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/thumb/v6-m\libgcc.a(_muldi3.o) + 0x00002968 __muldi3 + 0x00002968 __aeabi_lmul + .text 0x000029bc 0x48 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/thumb/v6-m\libgcc.a(_floatundisf.o) + 0x000029bc __aeabi_ul2f + 0x000029bc __floatundisf + .text 0x00002a04 0x324 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/thumb/v6-m\libgcc.a(addsf3.o) + 0x00002a04 __aeabi_fadd + .text 0x00002d28 0x290 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/thumb/v6-m\libgcc.a(divsf3.o) + 0x00002d28 __aeabi_fdiv + .text 0x00002fb8 0x240 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/thumb/v6-m\libgcc.a(mulsf3.o) + 0x00002fb8 __aeabi_fmul + .text 0x000031f8 0x40 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/thumb/v6-m\libgcc.a(fixsfsi.o) + 0x000031f8 __aeabi_f2iz + .text 0x00003238 0xa0 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/thumb/v6-m\libgcc.a(floatsisf.o) + 0x00003238 __aeabi_i2f + .text 0x000032d8 0x8c c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/thumb/v6-m\libgcc.a(floatunsisf.o) + 0x000032d8 __aeabi_ui2f + .text 0x00003364 0x620 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/thumb/v6-m\libgcc.a(adddf3.o) + 0x00003364 __aeabi_dadd + .text 0x00003984 0x500 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/thumb/v6-m\libgcc.a(muldf3.o) + 0x00003984 __aeabi_dmul + .text 0x00003e84 0x70 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/thumb/v6-m\libgcc.a(floatunsidf.o) + 0x00003e84 __aeabi_ui2d + .text 0x00003ef4 0x114 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/thumb/v6-m\libgcc.a(truncdfsf2.o) + 0x00003ef4 __aeabi_d2f + .text 0x00004008 0x3c c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/thumb/v6-m\libgcc.a(_clzsi2.o) + 0x00004008 __clzsi2 + .text.__libc_init_array + 0x00004044 0x48 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-init.o) + 0x00004044 __libc_init_array + .text.memcpy 0x0000408c 0x84 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-memcpy-stub.o) + 0x0000408c memcpy + .text.memset 0x00004110 0x94 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-memset.o) + 0x00004110 memset + .text.strlen 0x000041a4 0x64 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-strlen-stub.o) + 0x000041a4 strlen + .text._vsprintf_r + 0x00004208 0x30 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-vsprintf.o) + 0x00004208 _vsprintf_r + .text.vsprintf + 0x00004238 0x18 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-vsprintf.o) + 0x00004238 vsprintf + .text.startup.register_fini + 0x00004250 0x18 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-__call_atexit.o) + .text.atexit 0x00004268 0x10 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-atexit.o) + 0x00004268 atexit + .text.__libc_fini_array + 0x00004278 0x34 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-fini.o) + 0x00004278 __libc_fini_array + .text.__retarget_lock_acquire_recursive + 0x000042ac 0x4 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-lock.o) + 0x000042ac __retarget_lock_acquire_recursive + .text.__retarget_lock_release_recursive + 0x000042b0 0x4 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-lock.o) + 0x000042b0 __retarget_lock_release_recursive + .text._svfprintf_r + 0x000042b4 0x1608 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-svfprintf.o) + 0x000042b4 _svfprintf_r + .text.__register_exitproc + 0x000058bc 0xf4 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-__atexit.o) + 0x000058bc __register_exitproc + .text.quorem 0x000059b0 0x154 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-dtoa.o) + .text._dtoa_r 0x00005b04 0xf88 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-dtoa.o) + 0x00005b04 _dtoa_r + .text._localeconv_r + 0x00006a8c 0x1c c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-localeconv.o) + 0x00006a8c _localeconv_r + .text._malloc_r + 0x00006aa8 0x568 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-mallocr.o) + 0x00006aa8 _malloc_r + .text.memchr 0x00007010 0x80 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-memchr-stub.o) + 0x00007010 memchr + .text.__malloc_lock + 0x00007090 0x10 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-mlock.o) + 0x00007090 __malloc_lock + .text.__malloc_unlock + 0x000070a0 0x10 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-mlock.o) + 0x000070a0 __malloc_unlock + .text._Balloc 0x000070b0 0x50 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-mprec.o) + 0x000070b0 _Balloc + .text._Bfree 0x00007100 0x14 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-mprec.o) + 0x00007100 _Bfree + .text.__multadd + 0x00007114 0x8c c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-mprec.o) + 0x00007114 __multadd + .text.__hi0bits + 0x000071a0 0x34 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-mprec.o) + 0x000071a0 __hi0bits + .text.__lo0bits + 0x000071d4 0x5c c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-mprec.o) + 0x000071d4 __lo0bits + .text.__i2b 0x00007230 0x14 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-mprec.o) + 0x00007230 __i2b + .text.__multiply + 0x00007244 0x154 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-mprec.o) + 0x00007244 __multiply + .text.__pow5mult + 0x00007398 0xc0 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-mprec.o) + 0x00007398 __pow5mult + .text.__lshift + 0x00007458 0xc0 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-mprec.o) + 0x00007458 __lshift + .text.__mcmp 0x00007518 0x34 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-mprec.o) + 0x00007518 __mcmp + .text.__mdiff 0x0000754c 0x138 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-mprec.o) + 0x0000754c __mdiff + .text.__d2b 0x00007684 0xbc c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-mprec.o) + 0x00007684 __d2b + .text._sbrk_r 0x00007740 0x24 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-sbrkr.o) + 0x00007740 _sbrk_r + .text.__ssprint_r + 0x00007764 0x120 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-svfiprintf.o) + 0x00007764 __ssprint_r + .text._calloc_r + 0x00007884 0x58 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-callocr.o) + 0x00007884 _calloc_r + .text._malloc_trim_r + 0x000078dc 0xa0 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-freer.o) + 0x000078dc _malloc_trim_r + .text._free_r 0x0000797c 0x1bc c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-freer.o) + 0x0000797c _free_r + .text.__ascii_mbtowc + 0x00007b38 0x2c c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-mbtowc_r.o) + 0x00007b38 __ascii_mbtowc + .text.memmove 0x00007b64 0xa0 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-memmove.o) + 0x00007b64 memmove + .text._realloc_r + 0x00007c04 0x37c c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-reallocr.o) + 0x00007c04 _realloc_r + .text.__ascii_wctomb + 0x00007f80 0x1c c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-wctomb_r.o) + 0x00007f80 __ascii_wctomb + .text 0x00007f9c 0x1d4 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/thumb/v6-m\libgcc.a(_divsi3.o) + 0x00007f9c __divsi3 + 0x00007f9c __aeabi_idiv + 0x00008168 __aeabi_idivmod + .text 0x00008170 0x7c c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/thumb/v6-m\libgcc.a(_arm_cmpdf2.o) + 0x00008170 __aeabi_cdrcmple + 0x00008180 __aeabi_cdcmple + 0x00008180 __aeabi_cdcmpeq + 0x00008190 __aeabi_dcmpeq + 0x0000819c __aeabi_dcmplt + 0x000081b0 __aeabi_dcmple + 0x000081c4 __aeabi_dcmpgt + 0x000081d8 __aeabi_dcmpge + .text 0x000081ec 0x40 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/thumb/v6-m\libgcc.a(_aeabi_uldivmod.o) + 0x000081ec __aeabi_uldivmod + .text 0x0000822c 0x180 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/thumb/v6-m\libgcc.a(_udivmoddi4.o) + 0x0000822c __udivmoddi4 + .text 0x000083ac 0x668 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/thumb/v6-m\libgcc.a(divdf3.o) + 0x000083ac __aeabi_ddiv + .text 0x00008a14 0x74 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/thumb/v6-m\libgcc.a(eqdf2.o) + 0x00008a14 __nedf2 + 0x00008a14 __eqdf2 + .text 0x00008a88 0xc8 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/thumb/v6-m\libgcc.a(gedf2.o) + 0x00008a88 __gedf2 + 0x00008a88 __gtdf2 + .text 0x00008b50 0xc4 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/thumb/v6-m\libgcc.a(ledf2.o) + 0x00008b50 __ledf2 + 0x00008b50 __ltdf2 + .text 0x00008c14 0x62c c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/thumb/v6-m\libgcc.a(subdf3.o) + 0x00008c14 __aeabi_dsub + .text 0x00009240 0x40 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/thumb/v6-m\libgcc.a(unorddf2.o) + 0x00009240 __aeabi_dcmpun + .text 0x00009280 0x68 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/thumb/v6-m\libgcc.a(fixdfsi.o) + 0x00009280 __aeabi_d2iz + .text 0x000092e8 0x84 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/thumb/v6-m\libgcc.a(floatsidf.o) + 0x000092e8 __aeabi_i2d + .text 0x0000936c 0x18 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/thumb/v6-m\libgcc.a(_clzdi2.o) + 0x0000936c __clzdi2 + *(.glue_7t) + .glue_7t 0x00009384 0x0 linker stubs + *(.glue_7) + .glue_7 0x00009384 0x0 linker stubs + *(.rodata .rodata* .gnu.linkonce.r.*) + .rodata.adc_init + 0x00009384 0xd4 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc.o + .rodata 0x00009458 0x50 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc.o + .rodata 0x000094a8 0x18 src/ASF/sam0/drivers/sercom/sercom.o + .rodata.motor_run.str1.4 + 0x000094c0 0x11 src/devices/motor.o + *fill* 0x000094d1 0x3 + .rodata._tcc_apbcmasks + 0x000094d4 0xc src/ASF/sam0/drivers/tcc/tcc.o + 0x000094d4 _tcc_apbcmasks + .rodata._tcc_cc_nums + 0x000094e0 0x3 src/ASF/sam0/drivers/tcc/tcc.o + 0x000094e0 _tcc_cc_nums + *fill* 0x000094e3 0x1 + .rodata._tcc_gclk_ids + 0x000094e4 0x3 src/ASF/sam0/drivers/tcc/tcc.o + 0x000094e4 _tcc_gclk_ids + *fill* 0x000094e7 0x1 + .rodata._tcc_maxs + 0x000094e8 0xc src/ASF/sam0/drivers/tcc/tcc.o + 0x000094e8 _tcc_maxs + .rodata._tcc_ow_nums + 0x000094f4 0x3 src/ASF/sam0/drivers/tcc/tcc.o + 0x000094f4 _tcc_ow_nums + *fill* 0x000094f7 0x1 + .rodata._tcc_intflag + 0x000094f8 0x30 src/ASF/sam0/drivers/tcc/tcc_callback.o + 0x000094f8 _tcc_intflag + .rodata.p_forward_btn_cb.str1.4 + 0x00009528 0x10 src/drivers/p_io.o + .rodata.p_reverse_btn_cb.str1.4 + 0x00009538 0x12 src/drivers/p_io.o + *fill* 0x0000954a 0x2 + .rodata.p_stop_btn_cb.str1.4 + 0x0000954c 0xb src/drivers/p_io.o + *fill* 0x00009557 0x1 + .rodata.p_usart_debug_rx_cb.str1.4 + 0x00009558 0x3 src/drivers/p_usart.o + *fill* 0x0000955b 0x1 + .rodata.p_usart_init.str1.4 + 0x0000955c 0x1d src/drivers/p_usart.o + *fill* 0x00009579 0x3 + .rodata.system_clock_source_get_hz + 0x0000957c 0x24 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/clock.o + .rodata.system_clock_source_enable + 0x000095a0 0x24 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/clock.o + .rodata 0x000095c4 0x80 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/thumb/v6-m\libgcc.a(divsf3.o) + .rodata 0x00009644 0x40 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/thumb/v6-m\libgcc.a(mulsf3.o) + .rodata 0x00009684 0x40 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/thumb/v6-m\libgcc.a(muldf3.o) + .rodata._global_impure_ptr + 0x000096c4 0x4 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-impure.o) + 0x000096c4 _global_impure_ptr + .rodata._svfprintf_r + 0x000096c8 0x164 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-svfprintf.o) + .rodata._svfprintf_r.str1.4 + 0x0000982c 0x42 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-svfprintf.o) + *fill* 0x0000986e 0x2 + .rodata.blanks.7223 + 0x00009870 0x10 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-svfprintf.o) + .rodata.zeroes.7224 + 0x00009880 0x10 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-svfprintf.o) + .rodata._dtoa_r.str1.4 + 0x00009890 0x10 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-dtoa.o) + 0x12 (size before relaxing) + .rodata.__mprec_bigtens + 0x000098a0 0x28 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-mprec.o) + 0x000098a0 __mprec_bigtens + .rodata.__mprec_tens + 0x000098c8 0xc8 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-mprec.o) + 0x000098c8 __mprec_tens + .rodata.p05.6055 + 0x00009990 0xc c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-mprec.o) + .rodata._setlocale_r.str1.4 + 0x0000999c 0xa c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-locale.o) + 0xd (size before relaxing) + *fill* 0x000099a6 0x2 + .rodata.str1.4 + 0x000099a8 0x4 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-locale.o) + 0x2 (size before relaxing) + .rodata._ctype_ + 0x000099ac 0x101 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-ctype_.o) + 0x000099ac _ctype_ + *fill* 0x00009aad 0x3 + .rodata 0x00009ab0 0x40 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/thumb/v6-m\libgcc.a(divdf3.o) + *(.ARM.extab* .gnu.linkonce.armextab.*) + 0x00009af0 . = ALIGN (0x4) + *(.init) + .init 0x00009af0 0x4 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/thumb/v6-m/crti.o + 0x00009af0 _init + .init 0x00009af4 0x8 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/thumb/v6-m/crtn.o + 0x00009afc . = ALIGN (0x4) + 0x00009afc __preinit_array_start = . + *(.preinit_array) + 0x00009afc __preinit_array_end = . + 0x00009afc . = ALIGN (0x4) + 0x00009afc __init_array_start = . + *(SORT(.init_array.*)) + .init_array.00000 + 0x00009afc 0x4 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-__call_atexit.o) + *(.init_array) + .init_array 0x00009b00 0x4 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/thumb/v6-m/crtbegin.o + 0x00009b04 __init_array_end = . + 0x00009b04 . = ALIGN (0x4) + *crtbegin.o(.ctors) + *(EXCLUDE_FILE(*crtend.o) .ctors) + *(SORT(.ctors.*)) + *crtend.o(.ctors) + 0x00009b04 . = ALIGN (0x4) + *(.fini) + .fini 0x00009b04 0x4 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/thumb/v6-m/crti.o + 0x00009b04 _fini + .fini 0x00009b08 0x8 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/thumb/v6-m/crtn.o + 0x00009b10 . = ALIGN (0x4) + 0x00009b10 __fini_array_start = . + *(.fini_array) + .fini_array 0x00009b10 0x4 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/thumb/v6-m/crtbegin.o + *(SORT(.fini_array.*)) + 0x00009b14 __fini_array_end = . + *crtbegin.o(.dtors) + *(EXCLUDE_FILE(*crtend.o) .dtors) + *(SORT(.dtors.*)) + *crtend.o(.dtors) + 0x00009b14 . = ALIGN (0x4) + 0x00009b14 _efixed = . + [!provide] PROVIDE (__exidx_start, .) + +.vfp11_veneer 0x00009b14 0x0 + .vfp11_veneer 0x00009b14 0x0 linker stubs + +.v4_bx 0x00009b14 0x0 + .v4_bx 0x00009b14 0x0 linker stubs + +.iplt 0x00009b14 0x0 + .iplt 0x00009b14 0x0 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/thumb/v6-m/crtbegin.o + +.ARM.exidx 0x00009b14 0x8 + *(.ARM.exidx* .gnu.linkonce.armexidx.*) + .ARM.exidx 0x00009b14 0x8 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/thumb/v6-m\libgcc.a(_udivmoddi4.o) + [!provide] PROVIDE (__exidx_end, .) + +.eh_frame 0x00009b1c 0x0 + .eh_frame 0x00009b1c 0x0 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/thumb/v6-m/crtbegin.o + +.rel.dyn 0x00009b1c 0x0 + .rel.iplt 0x00009b1c 0x0 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/thumb/v6-m/crtbegin.o + +.jcr 0x00009b1c 0x0 + .jcr 0x00009b1c 0x0 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/thumb/v6-m/crtbegin.o + +.igot.plt 0x00009b1c 0x0 + .igot.plt 0x00009b1c 0x0 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/thumb/v6-m/crtbegin.o + 0x00009b1c . = ALIGN (0x4) + 0x00009b1c _etext = . + +.relocate 0x20000000 0x9b8 load address 0x00009b1c + 0x20000000 . = ALIGN (0x4) + 0x20000000 _srelocate = . + *(.ramfunc .ramfunc.*) + *(.data .data.*) + .data.cycles_per_ms + 0x20000000 0x4 src/ASF/common2/services/delay/sam0/systick_counter.o + .data.cycles_per_us + 0x20000004 0x4 src/ASF/common2/services/delay/sam0/systick_counter.o + .data.g_interrupt_enabled + 0x20000008 0x1 src/ASF/common/utils/interrupt/interrupt_sam_nvic.o + 0x20000008 g_interrupt_enabled + *fill* 0x20000009 0x3 + .data._impure_ptr + 0x2000000c 0x4 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-impure.o) + 0x2000000c _impure_ptr + .data.impure_data + 0x20000010 0x428 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-impure.o) + .data.__atexit_recursive_mutex + 0x20000438 0x4 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-__call_atexit.o) + 0x20000438 __atexit_recursive_mutex + .data.__malloc_av_ + 0x2000043c 0x408 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-mallocr.o) + 0x2000043c __malloc_av_ + .data.__malloc_sbrk_base + 0x20000844 0x4 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-mallocr.o) + 0x20000844 __malloc_sbrk_base + .data.__malloc_trim_threshold + 0x20000848 0x4 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-mallocr.o) + 0x20000848 __malloc_trim_threshold + .data.__global_locale + 0x2000084c 0x16c c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-locale.o) + 0x2000084c __global_locale + 0x200009b8 . = ALIGN (0x4) + 0x200009b8 _erelocate = . + +.bss 0x200009b8 0x408 load address 0x0000a4d4 + 0x200009b8 . = ALIGN (0x4) + 0x200009b8 _sbss = . + 0x200009b8 _szero = . + *(.bss .bss.*) + .bss 0x200009b8 0x1c c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/thumb/v6-m/crtbegin.o + .bss._sercom_config + 0x200009d4 0x2 src/ASF/sam0/drivers/sercom/sercom.o + .bss.current_val + 0x200009d6 0x2 src/devices/motor.o + .bss.motor_state + 0x200009d8 0x1 src/devices/motor.o + *fill* 0x200009d9 0x1 + .bss.target_val + 0x200009da 0x2 src/devices/motor.o + .bss.b_adc_read_finished + 0x200009dc 0x1 src/drivers/p_adc.o + *fill* 0x200009dd 0x3 + .bss.p_adc_result_buffer + 0x200009e0 0x100 src/drivers/p_adc.o + .bss.b_new_button_state + 0x20000ae0 0x1 src/drivers/p_io.o + .bss.btn_state + 0x20000ae1 0x1 src/drivers/p_io.o + .bss.debug_rc 0x20000ae2 0x1 src/drivers/p_usart.o + *fill* 0x20000ae3 0x1 + .bss.p_debug_conf.13523 + 0x20000ae4 0x40 src/drivers/p_usart.o + .bss.p_printf_buffer + 0x20000b24 0x100 src/drivers/p_usart.o + 0x20000b24 p_printf_buffer + .bss._handler_table_initialized + 0x20000c24 0x1 src/ASF/sam0/drivers/sercom/sercom_interrupt.o + *fill* 0x20000c25 0x3 + .bss._sercom_interrupt_handlers + 0x20000c28 0x18 src/ASF/sam0/drivers/sercom/sercom_interrupt.o + .bss.cpu_irq_critical_section_counter + 0x20000c40 0x4 src/ASF/common/utils/interrupt/interrupt_sam_nvic.o + .bss.cpu_irq_prev_interrupt_state + 0x20000c44 0x1 src/ASF/common/utils/interrupt/interrupt_sam_nvic.o + *fill* 0x20000c45 0x3 + .bss._system_clock_inst + 0x20000c48 0x18 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/clock.o + .bss.heap.5296 + 0x20000c60 0x4 src/ASF/sam0/utils/syscalls/gcc/syscalls.o + .bss.__malloc_current_mallinfo + 0x20000c64 0x28 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-mallocr.o) + 0x20000c64 __malloc_current_mallinfo + .bss.__malloc_max_sbrked_mem + 0x20000c8c 0x4 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-mallocr.o) + 0x20000c8c __malloc_max_sbrked_mem + .bss.__malloc_max_total_mem + 0x20000c90 0x4 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-mallocr.o) + 0x20000c90 __malloc_max_total_mem + .bss.__malloc_top_pad + 0x20000c94 0x4 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-mallocr.o) + 0x20000c94 __malloc_top_pad + *(COMMON) + COMMON 0x20000c98 0x4 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc_callback.o + 0x20000c98 _adc_instances + COMMON 0x20000c9c 0x40 src/ASF/sam0/drivers/extint/extint_sam_d_r_h/extint.o + 0x20000c9c _extint_dev + COMMON 0x20000cdc 0x94 src/devices/motor.o + 0x20000cdc tcc_instance + 0x20000d1c p_debug_inst + 0x20000d50 p_adc_inst + COMMON 0x20000d70 0xc src/ASF/sam0/drivers/tcc/tcc_callback.o + 0x20000d70 _tcc_instances + COMMON 0x20000d7c 0x18 src/ASF/sam0/drivers/sercom/sercom_interrupt.o + 0x20000d7c _sercom_instances + COMMON 0x20000d94 0x1 src/ASF/sam0/drivers/extint/extint_callback.o + 0x20000d94 _current_channel + *fill* 0x20000d95 0x3 + COMMON 0x20000d98 0x21 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-lock.o) + 0x20000d98 __lock___atexit_recursive_mutex + 0x20000d9c __lock___arc4random_mutex + 0x20000da0 __lock___env_recursive_mutex + 0x20000da4 __lock___sinit_recursive_mutex + 0x20000da8 __lock___malloc_recursive_mutex + 0x20000dac __lock___at_quick_exit_mutex + 0x20000db0 __lock___dd_hash_mutex + 0x20000db4 __lock___tz_mutex + 0x20000db8 __lock___sfp_recursive_mutex + *fill* 0x20000db9 0x3 + COMMON 0x20000dbc 0x4 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-reent.o) + 0x20000dbc errno + 0x20000dc0 . = ALIGN (0x4) + 0x20000dc0 _ebss = . + 0x20000dc0 _ezero = . + +.stack 0x20000dc0 0x2000 load address 0x0000a8dc + 0x20000dc0 . = ALIGN (0x8) + 0x20000dc0 _sstack = . + 0x20002dc0 . = (. + STACK_SIZE) + *fill* 0x20000dc0 0x2000 + 0x20002dc0 . = ALIGN (0x8) + 0x20002dc0 _estack = . + 0x20002dc0 . = ALIGN (0x4) + 0x20002dc0 _end = . +OUTPUT(ePenguin-Boaty-Testbed.elf elf32-littlearm) + +.ARM.attributes + 0x00000000 0x28 + .ARM.attributes + 0x00000000 0x1e c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/thumb/v6-m/crti.o + .ARM.attributes + 0x0000001e 0x2c c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/thumb/v6-m/crtbegin.o + .ARM.attributes + 0x0000004a 0x32 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc.o + .ARM.attributes + 0x0000007c 0x32 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc_callback.o + .ARM.attributes + 0x000000ae 0x32 src/ASF/sam0/drivers/extint/extint_sam_d_r_h/extint.o + .ARM.attributes + 0x000000e0 0x32 src/ASF/sam0/drivers/sercom/sercom.o + .ARM.attributes + 0x00000112 0x32 src/devices/motor.o + .ARM.attributes + 0x00000144 0x32 src/drivers/p_adc.o + .ARM.attributes + 0x00000176 0x32 src/ASF/sam0/drivers/tcc/tcc.o + .ARM.attributes + 0x000001a8 0x32 src/ASF/sam0/drivers/tcc/tcc_callback.o + .ARM.attributes + 0x000001da 0x32 src/drivers/p_io.o + .ARM.attributes + 0x0000020c 0x32 src/drivers/p_usart.o + .ARM.attributes + 0x0000023e 0x32 src/ASF/sam0/drivers/sercom/usart/usart.o + .ARM.attributes + 0x00000270 0x32 src/ASF/sam0/drivers/sercom/usart/usart_interrupt.o + .ARM.attributes + 0x000002a2 0x32 src/ASF/sam0/drivers/sercom/sercom_interrupt.o + .ARM.attributes + 0x000002d4 0x32 src/ASF/sam0/drivers/extint/extint_callback.o + .ARM.attributes + 0x00000306 0x32 src/ASF/common2/services/delay/sam0/systick_counter.o + .ARM.attributes + 0x00000338 0x32 src/ASF/common/utils/interrupt/interrupt_sam_nvic.o + .ARM.attributes + 0x0000036a 0x32 src/ASF/sam0/boards/samd21_xplained_pro/board_init.o + .ARM.attributes + 0x0000039c 0x32 src/ASF/sam0/drivers/port/port.o + .ARM.attributes + 0x000003ce 0x32 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/clock.o + .ARM.attributes + 0x00000400 0x32 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/gclk.o + .ARM.attributes + 0x00000432 0x32 src/ASF/sam0/drivers/system/pinmux/pinmux.o + .ARM.attributes + 0x00000464 0x32 src/ASF/sam0/drivers/system/system.o + .ARM.attributes + 0x00000496 0x32 src/ASF/sam0/utils/cmsis/samd21/source/gcc/startup_samd21.o + .ARM.attributes + 0x000004c8 0x32 src/ASF/sam0/utils/syscalls/gcc/syscalls.o + .ARM.attributes + 0x000004fa 0x32 src/main.o + .ARM.attributes + 0x0000052c 0x1e c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/thumb/v6-m\libgcc.a(_udivsi3.o) + .ARM.attributes + 0x0000054a 0x1e c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/thumb/v6-m\libgcc.a(_dvmd_tls.o) + .ARM.attributes + 0x00000568 0x2c c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/thumb/v6-m\libgcc.a(_muldi3.o) + .ARM.attributes + 0x00000594 0x2c c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/thumb/v6-m\libgcc.a(_floatundisf.o) + .ARM.attributes + 0x000005c0 0x2c c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/thumb/v6-m\libgcc.a(addsf3.o) + .ARM.attributes + 0x000005ec 0x2c c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/thumb/v6-m\libgcc.a(divsf3.o) + .ARM.attributes + 0x00000618 0x2c c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/thumb/v6-m\libgcc.a(mulsf3.o) + .ARM.attributes + 0x00000644 0x2c c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/thumb/v6-m\libgcc.a(fixsfsi.o) + .ARM.attributes + 0x00000670 0x2c c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/thumb/v6-m\libgcc.a(floatsisf.o) + .ARM.attributes + 0x0000069c 0x2c c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/thumb/v6-m\libgcc.a(floatunsisf.o) + .ARM.attributes + 0x000006c8 0x2c c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/thumb/v6-m\libgcc.a(adddf3.o) + .ARM.attributes + 0x000006f4 0x2c c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/thumb/v6-m\libgcc.a(muldf3.o) + .ARM.attributes + 0x00000720 0x2c c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/thumb/v6-m\libgcc.a(floatunsidf.o) + .ARM.attributes + 0x0000074c 0x2c c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/thumb/v6-m\libgcc.a(truncdfsf2.o) + .ARM.attributes + 0x00000778 0x1e c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/thumb/v6-m\libgcc.a(_clzsi2.o) + .ARM.attributes + 0x00000796 0x2c c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-impure.o) + .ARM.attributes + 0x000007c2 0x2c c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-init.o) + .ARM.attributes + 0x000007ee 0x2c c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-memcpy-stub.o) + .ARM.attributes + 0x0000081a 0x2c c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-memset.o) + .ARM.attributes + 0x00000846 0x2c c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-strlen-stub.o) + .ARM.attributes + 0x00000872 0x2c c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-vsprintf.o) + .ARM.attributes + 0x0000089e 0x2c c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-__call_atexit.o) + .ARM.attributes + 0x000008ca 0x2c c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-atexit.o) + .ARM.attributes + 0x000008f6 0x2c c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-fini.o) + .ARM.attributes + 0x00000922 0x2c c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-lock.o) + .ARM.attributes + 0x0000094e 0x2c c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-svfprintf.o) + .ARM.attributes + 0x0000097a 0x2c c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-__atexit.o) + .ARM.attributes + 0x000009a6 0x2c c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-dtoa.o) + .ARM.attributes + 0x000009d2 0x2c c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-localeconv.o) + .ARM.attributes + 0x000009fe 0x2c c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-mallocr.o) + .ARM.attributes + 0x00000a2a 0x2c c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-memchr-stub.o) + .ARM.attributes + 0x00000a56 0x2c c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-mlock.o) + .ARM.attributes + 0x00000a82 0x2c c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-mprec.o) + .ARM.attributes + 0x00000aae 0x2c c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-sbrkr.o) + .ARM.attributes + 0x00000ada 0x2c c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-svfiprintf.o) + .ARM.attributes + 0x00000b06 0x2c c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-callocr.o) + .ARM.attributes + 0x00000b32 0x2c c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-freer.o) + .ARM.attributes + 0x00000b5e 0x2c c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-locale.o) + .ARM.attributes + 0x00000b8a 0x2c c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-mbtowc_r.o) + .ARM.attributes + 0x00000bb6 0x2c c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-memmove.o) + .ARM.attributes + 0x00000be2 0x2c c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-reallocr.o) + .ARM.attributes + 0x00000c0e 0x2c c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-reent.o) + .ARM.attributes + 0x00000c3a 0x2c c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-wctomb_r.o) + .ARM.attributes + 0x00000c66 0x2c c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-ctype_.o) + .ARM.attributes + 0x00000c92 0x1e c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/thumb/v6-m\libgcc.a(_divsi3.o) + .ARM.attributes + 0x00000cb0 0x1e c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/thumb/v6-m\libgcc.a(_arm_cmpdf2.o) + .ARM.attributes + 0x00000cce 0x1e c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/thumb/v6-m\libgcc.a(_aeabi_uldivmod.o) + .ARM.attributes + 0x00000cec 0x2c c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/thumb/v6-m\libgcc.a(_udivmoddi4.o) + .ARM.attributes + 0x00000d18 0x2c c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/thumb/v6-m\libgcc.a(divdf3.o) + .ARM.attributes + 0x00000d44 0x2c c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/thumb/v6-m\libgcc.a(eqdf2.o) + .ARM.attributes + 0x00000d70 0x2c c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/thumb/v6-m\libgcc.a(gedf2.o) + .ARM.attributes + 0x00000d9c 0x2c c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/thumb/v6-m\libgcc.a(ledf2.o) + .ARM.attributes + 0x00000dc8 0x2c c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/thumb/v6-m\libgcc.a(subdf3.o) + .ARM.attributes + 0x00000df4 0x2c c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/thumb/v6-m\libgcc.a(unorddf2.o) + .ARM.attributes + 0x00000e20 0x2c c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/thumb/v6-m\libgcc.a(fixdfsi.o) + .ARM.attributes + 0x00000e4c 0x2c c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/thumb/v6-m\libgcc.a(floatsidf.o) + .ARM.attributes + 0x00000e78 0x1e c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/thumb/v6-m\libgcc.a(_clzdi2.o) + .ARM.attributes + 0x00000e96 0x1e c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/thumb/v6-m/crtn.o + +.comment 0x00000000 0x59 + .comment 0x00000000 0x59 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc.o + 0x5a (size before relaxing) + .comment 0x00000059 0x5a src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc_callback.o + .comment 0x00000059 0x5a src/ASF/sam0/drivers/extint/extint_sam_d_r_h/extint.o + .comment 0x00000059 0x5a src/ASF/sam0/drivers/sercom/sercom.o + .comment 0x00000059 0x5a src/devices/motor.o + .comment 0x00000059 0x5a src/drivers/p_adc.o + .comment 0x00000059 0x5a src/ASF/sam0/drivers/tcc/tcc.o + .comment 0x00000059 0x5a src/ASF/sam0/drivers/tcc/tcc_callback.o + .comment 0x00000059 0x5a src/drivers/p_io.o + .comment 0x00000059 0x5a src/drivers/p_usart.o + .comment 0x00000059 0x5a src/ASF/sam0/drivers/sercom/usart/usart.o + .comment 0x00000059 0x5a src/ASF/sam0/drivers/sercom/usart/usart_interrupt.o + .comment 0x00000059 0x5a src/ASF/sam0/drivers/sercom/sercom_interrupt.o + .comment 0x00000059 0x5a src/ASF/sam0/drivers/extint/extint_callback.o + .comment 0x00000059 0x5a src/ASF/common2/services/delay/sam0/systick_counter.o + .comment 0x00000059 0x5a src/ASF/common/utils/interrupt/interrupt_sam_nvic.o + .comment 0x00000059 0x5a src/ASF/sam0/boards/samd21_xplained_pro/board_init.o + .comment 0x00000059 0x5a src/ASF/sam0/drivers/port/port.o + .comment 0x00000059 0x5a src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/clock.o + .comment 0x00000059 0x5a src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/gclk.o + .comment 0x00000059 0x5a src/ASF/sam0/drivers/system/pinmux/pinmux.o + .comment 0x00000059 0x5a src/ASF/sam0/drivers/system/system.o + .comment 0x00000059 0x5a src/ASF/sam0/utils/cmsis/samd21/source/gcc/startup_samd21.o + .comment 0x00000059 0x5a src/ASF/sam0/utils/syscalls/gcc/syscalls.o + .comment 0x00000059 0x5a src/main.o + +.debug_info 0x00000000 0x4262e + .debug_info 0x00000000 0x3e46 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc.o + .debug_info 0x00003e46 0x1c06 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc_callback.o + .debug_info 0x00005a4c 0x2b17 src/ASF/sam0/drivers/extint/extint_sam_d_r_h/extint.o + .debug_info 0x00008563 0x2ddf src/ASF/sam0/drivers/sercom/sercom.o + .debug_info 0x0000b342 0x616f src/devices/motor.o + .debug_info 0x000114b1 0x24d6 src/drivers/p_adc.o + .debug_info 0x00013987 0x4cf6 src/ASF/sam0/drivers/tcc/tcc.o + .debug_info 0x0001867d 0x316b src/ASF/sam0/drivers/tcc/tcc_callback.o + .debug_info 0x0001b7e8 0x3bbe src/drivers/p_io.o + .debug_info 0x0001f3a6 0x4104 src/drivers/p_usart.o + .debug_info 0x000234aa 0x499e src/ASF/sam0/drivers/sercom/usart/usart.o + .debug_info 0x00027e48 0x3048 src/ASF/sam0/drivers/sercom/usart/usart_interrupt.o + .debug_info 0x0002ae90 0x2be7 src/ASF/sam0/drivers/sercom/sercom_interrupt.o + .debug_info 0x0002da77 0x19a7 src/ASF/sam0/drivers/extint/extint_callback.o + .debug_info 0x0002f41e 0xb8d src/ASF/common2/services/delay/sam0/systick_counter.o + .debug_info 0x0002ffab 0xb05 src/ASF/common/utils/interrupt/interrupt_sam_nvic.o + .debug_info 0x00030ab0 0x12ad src/ASF/sam0/boards/samd21_xplained_pro/board_init.o + .debug_info 0x00031d5d 0x12b6 src/ASF/sam0/drivers/port/port.o + .debug_info 0x00033013 0x37aa src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/clock.o + .debug_info 0x000367bd 0x1ec7 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/gclk.o + .debug_info 0x00038684 0x13f3 src/ASF/sam0/drivers/system/pinmux/pinmux.o + .debug_info 0x00039a77 0xa73 src/ASF/sam0/drivers/system/system.o + .debug_info 0x0003a4ea 0x3a3f src/ASF/sam0/utils/cmsis/samd21/source/gcc/startup_samd21.o + .debug_info 0x0003df29 0xd98 src/ASF/sam0/utils/syscalls/gcc/syscalls.o + .debug_info 0x0003ecc1 0x396d src/main.o + +.debug_abbrev 0x00000000 0x5509 + .debug_abbrev 0x00000000 0x45c src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc.o + .debug_abbrev 0x0000045c 0x3b8 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc_callback.o + .debug_abbrev 0x00000814 0x4b4 src/ASF/sam0/drivers/extint/extint_sam_d_r_h/extint.o + .debug_abbrev 0x00000cc8 0x378 src/ASF/sam0/drivers/sercom/sercom.o + .debug_abbrev 0x00001040 0x3e4 src/devices/motor.o + .debug_abbrev 0x00001424 0x40e src/drivers/p_adc.o + .debug_abbrev 0x00001832 0x479 src/ASF/sam0/drivers/tcc/tcc.o + .debug_abbrev 0x00001cab 0x3aa src/ASF/sam0/drivers/tcc/tcc_callback.o + .debug_abbrev 0x00002055 0x2f8 src/drivers/p_io.o + .debug_abbrev 0x0000234d 0x408 src/drivers/p_usart.o + .debug_abbrev 0x00002755 0x467 src/ASF/sam0/drivers/sercom/usart/usart.o + .debug_abbrev 0x00002bbc 0x416 src/ASF/sam0/drivers/sercom/usart/usart_interrupt.o + .debug_abbrev 0x00002fd2 0x2d8 src/ASF/sam0/drivers/sercom/sercom_interrupt.o + .debug_abbrev 0x000032aa 0x333 src/ASF/sam0/drivers/extint/extint_callback.o + .debug_abbrev 0x000035dd 0x24b src/ASF/common2/services/delay/sam0/systick_counter.o + .debug_abbrev 0x00003828 0x23b src/ASF/common/utils/interrupt/interrupt_sam_nvic.o + .debug_abbrev 0x00003a63 0x2dc src/ASF/sam0/boards/samd21_xplained_pro/board_init.o + .debug_abbrev 0x00003d3f 0x298 src/ASF/sam0/drivers/port/port.o + .debug_abbrev 0x00003fd7 0x465 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/clock.o + .debug_abbrev 0x0000443c 0x40d src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/gclk.o + .debug_abbrev 0x00004849 0x361 src/ASF/sam0/drivers/system/pinmux/pinmux.o + .debug_abbrev 0x00004baa 0x1e1 src/ASF/sam0/drivers/system/system.o + .debug_abbrev 0x00004d8b 0x234 src/ASF/sam0/utils/cmsis/samd21/source/gcc/startup_samd21.o + .debug_abbrev 0x00004fbf 0x257 src/ASF/sam0/utils/syscalls/gcc/syscalls.o + .debug_abbrev 0x00005216 0x2f3 src/main.o + +.debug_loc 0x00000000 0x6e7d + .debug_loc 0x00000000 0x891 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc.o + .debug_loc 0x00000891 0x34a src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc_callback.o + .debug_loc 0x00000bdb 0x43d src/ASF/sam0/drivers/extint/extint_sam_d_r_h/extint.o + .debug_loc 0x00001018 0x9d5 src/ASF/sam0/drivers/sercom/sercom.o + .debug_loc 0x000019ed 0x2ba src/devices/motor.o + .debug_loc 0x00001ca7 0x28e src/drivers/p_adc.o + .debug_loc 0x00001f35 0x15d2 src/ASF/sam0/drivers/tcc/tcc.o + .debug_loc 0x00003507 0x245 src/ASF/sam0/drivers/tcc/tcc_callback.o + .debug_loc 0x0000374c 0x1f7 src/drivers/p_io.o + .debug_loc 0x00003943 0x189 src/drivers/p_usart.o + .debug_loc 0x00003acc 0xd40 src/ASF/sam0/drivers/sercom/usart/usart.o + .debug_loc 0x0000480c 0x711 src/ASF/sam0/drivers/sercom/usart/usart_interrupt.o + .debug_loc 0x00004f1d 0x161 src/ASF/sam0/drivers/sercom/sercom_interrupt.o + .debug_loc 0x0000507e 0x2ac src/ASF/sam0/drivers/extint/extint_callback.o + .debug_loc 0x0000532a 0xe4 src/ASF/common2/services/delay/sam0/systick_counter.o + .debug_loc 0x0000540e 0x8b src/ASF/sam0/boards/samd21_xplained_pro/board_init.o + .debug_loc 0x00005499 0x13d src/ASF/sam0/drivers/port/port.o + .debug_loc 0x000055d6 0xec7 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/clock.o + .debug_loc 0x0000649d 0x504 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/gclk.o + .debug_loc 0x000069a1 0x36d src/ASF/sam0/drivers/system/pinmux/pinmux.o + .debug_loc 0x00006d0e 0x20 src/ASF/sam0/drivers/system/system.o + .debug_loc 0x00006d2e 0x40 src/ASF/sam0/utils/cmsis/samd21/source/gcc/startup_samd21.o + .debug_loc 0x00006d6e 0xef src/ASF/sam0/utils/syscalls/gcc/syscalls.o + .debug_loc 0x00006e5d 0x20 src/main.o + +.debug_aranges 0x00000000 0x720 + .debug_aranges + 0x00000000 0x38 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc.o + .debug_aranges + 0x00000038 0x48 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc_callback.o + .debug_aranges + 0x00000080 0x50 src/ASF/sam0/drivers/extint/extint_sam_d_r_h/extint.o + .debug_aranges + 0x000000d0 0x48 src/ASF/sam0/drivers/sercom/sercom.o + .debug_aranges + 0x00000118 0x38 src/devices/motor.o + .debug_aranges + 0x00000150 0x40 src/drivers/p_adc.o + .debug_aranges + 0x00000190 0xb0 src/ASF/sam0/drivers/tcc/tcc.o + .debug_aranges + 0x00000240 0x58 src/ASF/sam0/drivers/tcc/tcc_callback.o + .debug_aranges + 0x00000298 0x58 src/drivers/p_io.o + .debug_aranges + 0x000002f0 0x30 src/drivers/p_usart.o + .debug_aranges + 0x00000320 0x40 src/ASF/sam0/drivers/sercom/usart/usart.o + .debug_aranges + 0x00000360 0x70 src/ASF/sam0/drivers/sercom/usart/usart_interrupt.o + .debug_aranges + 0x000003d0 0x60 src/ASF/sam0/drivers/sercom/sercom_interrupt.o + .debug_aranges + 0x00000430 0x48 src/ASF/sam0/drivers/extint/extint_callback.o + .debug_aranges + 0x00000478 0x30 src/ASF/common2/services/delay/sam0/systick_counter.o + .debug_aranges + 0x000004a8 0x28 src/ASF/common/utils/interrupt/interrupt_sam_nvic.o + .debug_aranges + 0x000004d0 0x20 src/ASF/sam0/boards/samd21_xplained_pro/board_init.o + .debug_aranges + 0x000004f0 0x28 src/ASF/sam0/drivers/port/port.o + .debug_aranges + 0x00000518 0x78 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/clock.o + .debug_aranges + 0x00000590 0x80 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/gclk.o + .debug_aranges + 0x00000610 0x40 src/ASF/sam0/drivers/system/pinmux/pinmux.o + .debug_aranges + 0x00000650 0x28 src/ASF/sam0/drivers/system/system.o + .debug_aranges + 0x00000678 0x28 src/ASF/sam0/utils/cmsis/samd21/source/gcc/startup_samd21.o + .debug_aranges + 0x000006a0 0x60 src/ASF/sam0/utils/syscalls/gcc/syscalls.o + .debug_aranges + 0x00000700 0x20 src/main.o + +.debug_ranges 0x00000000 0x900 + .debug_ranges 0x00000000 0xa0 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc.o + .debug_ranges 0x000000a0 0x50 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc_callback.o + .debug_ranges 0x000000f0 0x40 src/ASF/sam0/drivers/extint/extint_sam_d_r_h/extint.o + .debug_ranges 0x00000130 0x50 src/ASF/sam0/drivers/sercom/sercom.o + .debug_ranges 0x00000180 0x58 src/devices/motor.o + .debug_ranges 0x000001d8 0x30 src/drivers/p_adc.o + .debug_ranges 0x00000208 0x188 src/ASF/sam0/drivers/tcc/tcc.o + .debug_ranges 0x00000390 0x48 src/ASF/sam0/drivers/tcc/tcc_callback.o + .debug_ranges 0x000003d8 0x48 src/drivers/p_io.o + .debug_ranges 0x00000420 0x20 src/drivers/p_usart.o + .debug_ranges 0x00000440 0x140 src/ASF/sam0/drivers/sercom/usart/usart.o + .debug_ranges 0x00000580 0x60 src/ASF/sam0/drivers/sercom/usart/usart_interrupt.o + .debug_ranges 0x000005e0 0x50 src/ASF/sam0/drivers/sercom/sercom_interrupt.o + .debug_ranges 0x00000630 0x90 src/ASF/sam0/drivers/extint/extint_callback.o + .debug_ranges 0x000006c0 0x50 src/ASF/common2/services/delay/sam0/systick_counter.o + .debug_ranges 0x00000710 0x18 src/ASF/common/utils/interrupt/interrupt_sam_nvic.o + .debug_ranges 0x00000728 0x10 src/ASF/sam0/boards/samd21_xplained_pro/board_init.o + .debug_ranges 0x00000738 0x18 src/ASF/sam0/drivers/port/port.o + .debug_ranges 0x00000750 0x68 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/clock.o + .debug_ranges 0x000007b8 0x88 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/gclk.o + .debug_ranges 0x00000840 0x30 src/ASF/sam0/drivers/system/pinmux/pinmux.o + .debug_ranges 0x00000870 0x18 src/ASF/sam0/drivers/system/system.o + .debug_ranges 0x00000888 0x18 src/ASF/sam0/utils/cmsis/samd21/source/gcc/startup_samd21.o + .debug_ranges 0x000008a0 0x50 src/ASF/sam0/utils/syscalls/gcc/syscalls.o + .debug_ranges 0x000008f0 0x10 src/main.o + +.debug_macro 0x00000000 0x1e5f6 + .debug_macro 0x00000000 0x59e src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc.o + .debug_macro 0x0000059e 0x8ce src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc.o + .debug_macro 0x00000e6c 0x16d src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc.o + .debug_macro 0x00000fd9 0x708 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc.o + .debug_macro 0x000016e1 0x22 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc.o + .debug_macro 0x00001703 0x87 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc.o + .debug_macro 0x0000178a 0x51 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc.o + .debug_macro 0x000017db 0xef src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc.o + .debug_macro 0x000018ca 0x6a src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc.o + .debug_macro 0x00001934 0x1df src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc.o + .debug_macro 0x00001b13 0x10 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc.o + .debug_macro 0x00001b23 0x76 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc.o + .debug_macro 0x00001b99 0x16 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc.o + .debug_macro 0x00001baf 0x6db src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc.o + .debug_macro 0x0000228a 0xdd8 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc.o + .debug_macro 0x00003062 0x22 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc.o + .debug_macro 0x00003084 0x40 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc.o + .debug_macro 0x000030c4 0x1c src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc.o + .debug_macro 0x000030e0 0x22 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc.o + .debug_macro 0x00003102 0xb5 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc.o + .debug_macro 0x000031b7 0x3ad src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc.o + .debug_macro 0x00003564 0x681 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc.o + .debug_macro 0x00003be5 0x8b5 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc.o + .debug_macro 0x0000449a 0x230 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc.o + .debug_macro 0x000046ca 0xd60 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc.o + .debug_macro 0x0000542a 0x4cb src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc.o + .debug_macro 0x000058f5 0x9f8 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc.o + .debug_macro 0x000062ed 0x82b src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc.o + .debug_macro 0x00006b18 0x455 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc.o + .debug_macro 0x00006f6d 0x5e src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc.o + .debug_macro 0x00006fcb 0x8fd src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc.o + .debug_macro 0x000078c8 0x21c src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc.o + .debug_macro 0x00007ae4 0x95b src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc.o + .debug_macro 0x0000843f 0x5e src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc.o + .debug_macro 0x0000849d 0x667 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc.o + .debug_macro 0x00008b04 0x3af src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc.o + .debug_macro 0x00008eb3 0xc7a src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc.o + .debug_macro 0x00009b2d 0x1092 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc.o + .debug_macro 0x0000abbf 0xc4a src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc.o + .debug_macro 0x0000b809 0x6ba src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc.o + .debug_macro 0x0000bec3 0x1bbf src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc.o + .debug_macro 0x0000da82 0x1440 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc.o + .debug_macro 0x0000eec2 0x344 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc.o + .debug_macro 0x0000f206 0x7c src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc.o + .debug_macro 0x0000f282 0xa0 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc.o + .debug_macro 0x0000f322 0x4c src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc.o + .debug_macro 0x0000f36e 0xca src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc.o + .debug_macro 0x0000f438 0x94 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc.o + .debug_macro 0x0000f4cc 0x58 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc.o + .debug_macro 0x0000f524 0x37d src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc.o + .debug_macro 0x0000f8a1 0x82 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc.o + .debug_macro 0x0000f923 0x18d src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc.o + .debug_macro 0x0000fab0 0xb8 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc.o + .debug_macro 0x0000fb68 0xa0 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc.o + .debug_macro 0x0000fc08 0xb8 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc.o + .debug_macro 0x0000fcc0 0x1c src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc.o + .debug_macro 0x0000fcdc 0x1c src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc.o + .debug_macro 0x0000fcf8 0x1c src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc.o + .debug_macro 0x0000fd14 0x82 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc.o + .debug_macro 0x0000fd96 0x15a src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc.o + .debug_macro 0x0000fef0 0xdc src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc.o + .debug_macro 0x0000ffcc 0x128 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc.o + .debug_macro 0x000100f4 0x128 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc.o + .debug_macro 0x0001021c 0x128 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc.o + .debug_macro 0x00010344 0x128 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc.o + .debug_macro 0x0001046c 0x128 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc.o + .debug_macro 0x00010594 0x128 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc.o + .debug_macro 0x000106bc 0x124 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc.o + .debug_macro 0x000107e0 0xe2 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc.o + .debug_macro 0x000108c2 0xe2 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc.o + .debug_macro 0x000109a4 0xe2 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc.o + .debug_macro 0x00010a86 0xe2 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc.o + .debug_macro 0x00010b68 0xe2 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc.o + .debug_macro 0x00010c4a 0x130 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc.o + .debug_macro 0x00010d7a 0x106 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc.o + .debug_macro 0x00010e80 0xfa src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc.o + .debug_macro 0x00010f7a 0x40f src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc.o + .debug_macro 0x00011389 0x40 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc.o + .debug_macro 0x000113c9 0x37d src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc.o + .debug_macro 0x00011746 0x1e52 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc.o + .debug_macro 0x00013598 0x6d src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc.o + .debug_macro 0x00013605 0x58 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc.o + .debug_macro 0x0001365d 0x35 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc.o + .debug_macro 0x00013692 0x9c src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc.o + .debug_macro 0x0001372e 0x16 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc.o + .debug_macro 0x00013744 0x35 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc.o + .debug_macro 0x00013779 0x34d src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc.o + .debug_macro 0x00013ac6 0x10 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc.o + .debug_macro 0x00013ad6 0x58 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc.o + .debug_macro 0x00013b2e 0x1f src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc.o + .debug_macro 0x00013b4d 0x43 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc.o + .debug_macro 0x00013b90 0x20 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc.o + .debug_macro 0x00013bb0 0x187 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc.o + .debug_macro 0x00013d37 0x10 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc.o + .debug_macro 0x00013d47 0x1c src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc.o + .debug_macro 0x00013d63 0x52 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc.o + .debug_macro 0x00013db5 0x40 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc.o + .debug_macro 0x00013df5 0x10 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc.o + .debug_macro 0x00013e05 0x40 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc.o + .debug_macro 0x00013e45 0xd7 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc.o + .debug_macro 0x00013f1c 0x16 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc.o + .debug_macro 0x00013f32 0x18b src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc.o + .debug_macro 0x000140bd 0x16 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc.o + .debug_macro 0x000140d3 0x16 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc.o + .debug_macro 0x000140e9 0x29 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc.o + .debug_macro 0x00014112 0x51 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc.o + .debug_macro 0x00014163 0x3e src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc.o + .debug_macro 0x000141a1 0x3df src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc.o + .debug_macro 0x00014580 0x11 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc.o + .debug_macro 0x00014591 0x18 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc.o + .debug_macro 0x000145a9 0x16 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc.o + .debug_macro 0x000145bf 0x2e src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc.o + .debug_macro 0x000145ed 0x19 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc.o + .debug_macro 0x00014606 0x5a1 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc_callback.o + .debug_macro 0x00014ba7 0x59e src/ASF/sam0/drivers/extint/extint_sam_d_r_h/extint.o + .debug_macro 0x00015145 0x1f src/ASF/sam0/drivers/extint/extint_sam_d_r_h/extint.o + .debug_macro 0x00015164 0x16 src/ASF/sam0/drivers/extint/extint_sam_d_r_h/extint.o + .debug_macro 0x0001517a 0x5ac src/ASF/sam0/drivers/sercom/sercom.o + .debug_macro 0x00015726 0xb2 src/ASF/sam0/drivers/sercom/sercom.o + .debug_macro 0x000157d8 0x10 src/ASF/sam0/drivers/sercom/sercom.o + .debug_macro 0x000157e8 0x6b6 src/devices/motor.o + .debug_macro 0x00015e9e 0x1c src/devices/motor.o + .debug_macro 0x00015eba 0x16 src/devices/motor.o + .debug_macro 0x00015ed0 0x2d8 src/devices/motor.o + .debug_macro 0x000161a8 0xe2 src/devices/motor.o + .debug_macro 0x0001628a 0x9f4 src/devices/motor.o + .debug_macro 0x00016c7e 0x18 src/devices/motor.o + .debug_macro 0x00016c96 0x57 src/devices/motor.o + .debug_macro 0x00016ced 0x8f src/devices/motor.o + .debug_macro 0x00016d7c 0x10 src/devices/motor.o + .debug_macro 0x00016d8c 0x68f src/drivers/p_adc.o + .debug_macro 0x0001741b 0x666 src/ASF/sam0/drivers/tcc/tcc.o + .debug_macro 0x00017a81 0x19 src/ASF/sam0/drivers/tcc/tcc.o + .debug_macro 0x00017a9a 0x74 src/ASF/sam0/drivers/tcc/tcc.o + .debug_macro 0x00017b0e 0x599 src/ASF/sam0/drivers/tcc/tcc_callback.o + .debug_macro 0x000180a7 0x692 src/drivers/p_io.o + .debug_macro 0x00018739 0x6c3 src/drivers/p_usart.o + .debug_macro 0x00018dfc 0x4c src/drivers/p_usart.o + .debug_macro 0x00018e48 0x16 src/drivers/p_usart.o + .debug_macro 0x00018e5e 0x5bd src/ASF/sam0/drivers/sercom/usart/usart.o + .debug_macro 0x0001941b 0x51 src/ASF/sam0/drivers/sercom/usart/usart.o + .debug_macro 0x0001946c 0x5bd src/ASF/sam0/drivers/sercom/usart/usart_interrupt.o + .debug_macro 0x00019a29 0x5a9 src/ASF/sam0/drivers/sercom/sercom_interrupt.o + .debug_macro 0x00019fd2 0x544 src/ASF/sam0/drivers/extint/extint_callback.o + .debug_macro 0x0001a516 0x19 src/ASF/sam0/drivers/extint/extint_callback.o + .debug_macro 0x0001a52f 0x55a src/ASF/common2/services/delay/sam0/systick_counter.o + .debug_macro 0x0001aa89 0x16 src/ASF/common2/services/delay/sam0/systick_counter.o + .debug_macro 0x0001aa9f 0x51f src/ASF/common/utils/interrupt/interrupt_sam_nvic.o + .debug_macro 0x0001afbe 0x564 src/ASF/sam0/boards/samd21_xplained_pro/board_init.o + .debug_macro 0x0001b522 0x12 src/ASF/sam0/boards/samd21_xplained_pro/board_init.o + .debug_macro 0x0001b534 0x539 src/ASF/sam0/drivers/port/port.o + .debug_macro 0x0001ba6d 0x590 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/clock.o + .debug_macro 0x0001bffd 0x298 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/clock.o + .debug_macro 0x0001c295 0x555 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/gclk.o + .debug_macro 0x0001c7ea 0x52f src/ASF/sam0/drivers/system/pinmux/pinmux.o + .debug_macro 0x0001cd19 0x12 src/ASF/sam0/drivers/system/pinmux/pinmux.o + .debug_macro 0x0001cd2b 0x562 src/ASF/sam0/drivers/system/system.o + .debug_macro 0x0001d28d 0x306 src/ASF/sam0/utils/cmsis/samd21/source/gcc/startup_samd21.o + .debug_macro 0x0001d593 0x3a src/ASF/sam0/utils/cmsis/samd21/source/gcc/startup_samd21.o + .debug_macro 0x0001d5cd 0x1d6 src/ASF/sam0/utils/syscalls/gcc/syscalls.o + .debug_macro 0x0001d7a3 0x52 src/ASF/sam0/utils/syscalls/gcc/syscalls.o + .debug_macro 0x0001d7f5 0x8d src/ASF/sam0/utils/syscalls/gcc/syscalls.o + .debug_macro 0x0001d882 0x57 src/ASF/sam0/utils/syscalls/gcc/syscalls.o + .debug_macro 0x0001d8d9 0x97 src/ASF/sam0/utils/syscalls/gcc/syscalls.o + .debug_macro 0x0001d970 0x353 src/ASF/sam0/utils/syscalls/gcc/syscalls.o + .debug_macro 0x0001dcc3 0xf6 src/ASF/sam0/utils/syscalls/gcc/syscalls.o + .debug_macro 0x0001ddb9 0x16 src/ASF/sam0/utils/syscalls/gcc/syscalls.o + .debug_macro 0x0001ddcf 0x10 src/ASF/sam0/utils/syscalls/gcc/syscalls.o + .debug_macro 0x0001dddf 0x10 src/ASF/sam0/utils/syscalls/gcc/syscalls.o + .debug_macro 0x0001ddef 0x35 src/ASF/sam0/utils/syscalls/gcc/syscalls.o + .debug_macro 0x0001de24 0x122 src/ASF/sam0/utils/syscalls/gcc/syscalls.o + .debug_macro 0x0001df46 0x6b0 src/main.o + +.debug_line 0x00000000 0x11d83 + .debug_line 0x00000000 0xd58 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc.o + .debug_line 0x00000d58 0xc1b src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc_callback.o + .debug_line 0x00001973 0xc4d src/ASF/sam0/drivers/extint/extint_sam_d_r_h/extint.o + .debug_line 0x000025c0 0xbf0 src/ASF/sam0/drivers/sercom/sercom.o + .debug_line 0x000031b0 0xe2b src/devices/motor.o + .debug_line 0x00003fdb 0xe50 src/drivers/p_adc.o + .debug_line 0x00004e2b 0xe71 src/ASF/sam0/drivers/tcc/tcc.o + .debug_line 0x00005c9c 0xad4 src/ASF/sam0/drivers/tcc/tcc_callback.o + .debug_line 0x00006770 0xe16 src/drivers/p_io.o + .debug_line 0x00007586 0xe29 src/drivers/p_usart.o + .debug_line 0x000083af 0xd27 src/ASF/sam0/drivers/sercom/usart/usart.o + .debug_line 0x000090d6 0xcea src/ASF/sam0/drivers/sercom/usart/usart_interrupt.o + .debug_line 0x00009dc0 0xb94 src/ASF/sam0/drivers/sercom/sercom_interrupt.o + .debug_line 0x0000a954 0x9ed src/ASF/sam0/drivers/extint/extint_callback.o + .debug_line 0x0000b341 0x9e1 src/ASF/common2/services/delay/sam0/systick_counter.o + .debug_line 0x0000bd22 0x8e5 src/ASF/common/utils/interrupt/interrupt_sam_nvic.o + .debug_line 0x0000c607 0x9aa src/ASF/sam0/boards/samd21_xplained_pro/board_init.o + .debug_line 0x0000cfb1 0x917 src/ASF/sam0/drivers/port/port.o + .debug_line 0x0000d8c8 0xc6d src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/clock.o + .debug_line 0x0000e535 0xc93 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/gclk.o + .debug_line 0x0000f1c8 0x964 src/ASF/sam0/drivers/system/pinmux/pinmux.o + .debug_line 0x0000fb2c 0xa0e src/ASF/sam0/drivers/system/system.o + .debug_line 0x0001053a 0x669 src/ASF/sam0/utils/cmsis/samd21/source/gcc/startup_samd21.o + .debug_line 0x00010ba3 0x409 src/ASF/sam0/utils/syscalls/gcc/syscalls.o + .debug_line 0x00010fac 0xdd7 src/main.o + +.debug_str 0x00000000 0x9328e + .debug_str 0x00000000 0x8517b src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc.o + 0x85cc5 (size before relaxing) + .debug_str 0x0008517b 0x306 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc_callback.o + 0x84a90 (size before relaxing) + .debug_str 0x00085481 0xbe1 src/ASF/sam0/drivers/extint/extint_sam_d_r_h/extint.o + 0x855d0 (size before relaxing) + .debug_str 0x00086062 0xe71 src/ASF/sam0/drivers/sercom/sercom.o + 0x8542d (size before relaxing) + .debug_str 0x00086ed3 0x5cbb src/devices/motor.o + 0x8b37b (size before relaxing) + .debug_str 0x0008cb8e 0xc7 src/drivers/p_adc.o + 0x8aa7e (size before relaxing) + .debug_str 0x0008cc55 0x129c src/ASF/sam0/drivers/tcc/tcc.o + 0x8721a (size before relaxing) + .debug_str 0x0008def1 0x1bb src/ASF/sam0/drivers/tcc/tcc_callback.o + 0x856f9 (size before relaxing) + .debug_str 0x0008e0ac 0x162 src/drivers/p_io.o + 0x8a414 (size before relaxing) + .debug_str 0x0008e20e 0x70d src/drivers/p_usart.o + 0x8ae30 (size before relaxing) + .debug_str 0x0008e91b 0x3b6 src/ASF/sam0/drivers/sercom/usart/usart.o + 0x861e6 (size before relaxing) + .debug_str 0x0008ecd1 0x1d3 src/ASF/sam0/drivers/sercom/usart/usart_interrupt.o + 0x8542c (size before relaxing) + .debug_str 0x0008eea4 0x158 src/ASF/sam0/drivers/sercom/sercom_interrupt.o + 0x852c8 (size before relaxing) + .debug_str 0x0008effc 0xcb src/ASF/sam0/drivers/extint/extint_callback.o + 0x8457d (size before relaxing) + .debug_str 0x0008f0c7 0xa6 src/ASF/common2/services/delay/sam0/systick_counter.o + 0x83f4a (size before relaxing) + .debug_str 0x0008f16d 0x66 src/ASF/common/utils/interrupt/interrupt_sam_nvic.o + 0x83d3a (size before relaxing) + .debug_str 0x0008f1d3 0x301 src/ASF/sam0/boards/samd21_xplained_pro/board_init.o + 0x88073 (size before relaxing) + .debug_str 0x0008f4d4 0x5e src/ASF/sam0/drivers/port/port.o + 0x84166 (size before relaxing) + .debug_str 0x0008f532 0x23fd src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/clock.o + 0x86ed3 (size before relaxing) + .debug_str 0x0009192f 0x1c2 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/gclk.o + 0x849fd (size before relaxing) + .debug_str 0x00091af1 0x179 src/ASF/sam0/drivers/system/pinmux/pinmux.o + 0x841dc (size before relaxing) + .debug_str 0x00091c6a 0x47 src/ASF/sam0/drivers/system/system.o + 0x83e17 (size before relaxing) + .debug_str 0x00091cb1 0xf10 src/ASF/sam0/utils/cmsis/samd21/source/gcc/startup_samd21.o + 0x6ee3e (size before relaxing) + .debug_str 0x00092bc1 0x6a0 src/ASF/sam0/utils/syscalls/gcc/syscalls.o + 0x73f5 (size before relaxing) + .debug_str 0x00093261 0x2d src/main.o + 0x8a281 (size before relaxing) + +.debug_frame 0x00000000 0x1df0 + .debug_frame 0x00000000 0x98 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc.o + .debug_frame 0x00000098 0x84 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc_callback.o + .debug_frame 0x0000011c 0xb8 src/ASF/sam0/drivers/extint/extint_sam_d_r_h/extint.o + .debug_frame 0x000001d4 0xbc src/ASF/sam0/drivers/sercom/sercom.o + .debug_frame 0x00000290 0x84 src/devices/motor.o + .debug_frame 0x00000314 0x84 src/drivers/p_adc.o + .debug_frame 0x00000398 0x21c src/ASF/sam0/drivers/tcc/tcc.o + .debug_frame 0x000005b4 0xd4 src/ASF/sam0/drivers/tcc/tcc_callback.o + .debug_frame 0x00000688 0xd4 src/drivers/p_io.o + .debug_frame 0x0000075c 0x68 src/drivers/p_usart.o + .debug_frame 0x000007c4 0xac src/ASF/sam0/drivers/sercom/usart/usart.o + .debug_frame 0x00000870 0x110 src/ASF/sam0/drivers/sercom/usart/usart_interrupt.o + .debug_frame 0x00000980 0xe8 src/ASF/sam0/drivers/sercom/sercom_interrupt.o + .debug_frame 0x00000a68 0x7c src/ASF/sam0/drivers/extint/extint_callback.o + .debug_frame 0x00000ae4 0x64 src/ASF/common2/services/delay/sam0/systick_counter.o + .debug_frame 0x00000b48 0x30 src/ASF/common/utils/interrupt/interrupt_sam_nvic.o + .debug_frame 0x00000b78 0x30 src/ASF/sam0/boards/samd21_xplained_pro/board_init.o + .debug_frame 0x00000ba8 0x44 src/ASF/sam0/drivers/port/port.o + .debug_frame 0x00000bec 0x14c src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/clock.o + .debug_frame 0x00000d38 0x148 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/gclk.o + .debug_frame 0x00000e80 0x98 src/ASF/sam0/drivers/system/pinmux/pinmux.o + .debug_frame 0x00000f18 0x38 src/ASF/sam0/drivers/system/system.o + .debug_frame 0x00000f50 0x40 src/ASF/sam0/utils/cmsis/samd21/source/gcc/startup_samd21.o + .debug_frame 0x00000f90 0xa0 src/ASF/sam0/utils/syscalls/gcc/syscalls.o + .debug_frame 0x00001030 0x2c src/main.o + .debug_frame 0x0000105c 0x20 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/thumb/v6-m\libgcc.a(_udivsi3.o) + .debug_frame 0x0000107c 0x34 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/thumb/v6-m\libgcc.a(_muldi3.o) + .debug_frame 0x000010b0 0x2c c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/thumb/v6-m\libgcc.a(_floatundisf.o) + .debug_frame 0x000010dc 0x34 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/thumb/v6-m\libgcc.a(addsf3.o) + .debug_frame 0x00001110 0x3c c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/thumb/v6-m\libgcc.a(divsf3.o) + .debug_frame 0x0000114c 0x3c c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/thumb/v6-m\libgcc.a(mulsf3.o) + .debug_frame 0x00001188 0x20 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/thumb/v6-m\libgcc.a(fixsfsi.o) + .debug_frame 0x000011a8 0x2c c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/thumb/v6-m\libgcc.a(floatsisf.o) + .debug_frame 0x000011d4 0x28 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/thumb/v6-m\libgcc.a(floatunsisf.o) + .debug_frame 0x000011fc 0x3c c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/thumb/v6-m\libgcc.a(adddf3.o) + .debug_frame 0x00001238 0x3c c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/thumb/v6-m\libgcc.a(muldf3.o) + .debug_frame 0x00001274 0x28 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/thumb/v6-m\libgcc.a(floatunsidf.o) + .debug_frame 0x0000129c 0x30 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/thumb/v6-m\libgcc.a(truncdfsf2.o) + .debug_frame 0x000012cc 0x2c c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-init.o) + .debug_frame 0x000012f8 0x30 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-memcpy-stub.o) + .debug_frame 0x00001328 0x30 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-memset.o) + .debug_frame 0x00001358 0x28 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-strlen-stub.o) + .debug_frame 0x00001380 0x44 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-vsprintf.o) + .debug_frame 0x000013c4 0x54 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-__call_atexit.o) + .debug_frame 0x00001418 0x28 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-atexit.o) + .debug_frame 0x00001440 0x2c c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-fini.o) + .debug_frame 0x0000146c 0xb0 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-lock.o) + .debug_frame 0x0000151c 0x3c c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-svfprintf.o) + .debug_frame 0x00001558 0x3c c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-__atexit.o) + .debug_frame 0x00001594 0x68 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-dtoa.o) + .debug_frame 0x000015fc 0x40 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-localeconv.o) + .debug_frame 0x0000163c 0x3c c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-mallocr.o) + .debug_frame 0x00001678 0x2c c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-memchr-stub.o) + .debug_frame 0x000016a4 0x40 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-mlock.o) + .debug_frame 0x000016e4 0x260 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-mprec.o) + .debug_frame 0x00001944 0x2c c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-sbrkr.o) + .debug_frame 0x00001970 0x68 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-svfiprintf.o) + .debug_frame 0x000019d8 0x28 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-callocr.o) + .debug_frame 0x00001a00 0x50 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-freer.o) + .debug_frame 0x00001a50 0x74 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-locale.o) + .debug_frame 0x00001ac4 0x40 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-mbtowc_r.o) + .debug_frame 0x00001b04 0x30 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-memmove.o) + .debug_frame 0x00001b34 0x3c c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-reallocr.o) + .debug_frame 0x00001b70 0x48 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-reent.o) + .debug_frame 0x00001bb8 0x3c c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-wctomb_r.o) + .debug_frame 0x00001bf4 0x20 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/thumb/v6-m\libgcc.a(_divsi3.o) + .debug_frame 0x00001c14 0x3c c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/thumb/v6-m\libgcc.a(_udivmoddi4.o) + .debug_frame 0x00001c50 0x3c c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/thumb/v6-m\libgcc.a(divdf3.o) + .debug_frame 0x00001c8c 0x38 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/thumb/v6-m\libgcc.a(eqdf2.o) + .debug_frame 0x00001cc4 0x38 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/thumb/v6-m\libgcc.a(gedf2.o) + .debug_frame 0x00001cfc 0x38 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/thumb/v6-m\libgcc.a(ledf2.o) + .debug_frame 0x00001d34 0x38 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/thumb/v6-m\libgcc.a(subdf3.o) + .debug_frame 0x00001d6c 0x2c c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/thumb/v6-m\libgcc.a(unorddf2.o) + .debug_frame 0x00001d98 0x2c c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/thumb/v6-m\libgcc.a(fixdfsi.o) + .debug_frame 0x00001dc4 0x2c c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/thumb/v6-m\libgcc.a(floatsidf.o) + +Cross Reference Table + +Symbol File +AC_Handler src/ASF/sam0/utils/cmsis/samd21/source/gcc/startup_samd21.o +ADC_Handler src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc_callback.o +DAC_Handler src/ASF/sam0/utils/cmsis/samd21/source/gcc/startup_samd21.o +DMAC_Handler src/ASF/sam0/utils/cmsis/samd21/source/gcc/startup_samd21.o +Dummy_Handler src/ASF/sam0/utils/cmsis/samd21/source/gcc/startup_samd21.o +EIC_Handler src/ASF/sam0/drivers/extint/extint_callback.o +EVSYS_Handler src/ASF/sam0/utils/cmsis/samd21/source/gcc/startup_samd21.o +HardFault_Handler src/ASF/sam0/utils/cmsis/samd21/source/gcc/startup_samd21.o +I2S_Handler src/ASF/sam0/utils/cmsis/samd21/source/gcc/startup_samd21.o +NMI_Handler src/ASF/sam0/utils/cmsis/samd21/source/gcc/startup_samd21.o +NVMCTRL_Handler src/ASF/sam0/utils/cmsis/samd21/source/gcc/startup_samd21.o +PM_Handler src/ASF/sam0/utils/cmsis/samd21/source/gcc/startup_samd21.o +PTC_Handler src/ASF/sam0/utils/cmsis/samd21/source/gcc/startup_samd21.o +PendSV_Handler src/ASF/sam0/utils/cmsis/samd21/source/gcc/startup_samd21.o +RTC_Handler src/ASF/sam0/utils/cmsis/samd21/source/gcc/startup_samd21.o +Reset_Handler src/ASF/sam0/utils/cmsis/samd21/source/gcc/startup_samd21.o +SERCOM0_Handler src/ASF/sam0/drivers/sercom/sercom_interrupt.o +SERCOM1_Handler src/ASF/sam0/drivers/sercom/sercom_interrupt.o +SERCOM2_Handler src/ASF/sam0/drivers/sercom/sercom_interrupt.o +SERCOM3_Handler src/ASF/sam0/drivers/sercom/sercom_interrupt.o +SERCOM4_Handler src/ASF/sam0/drivers/sercom/sercom_interrupt.o +SERCOM5_Handler src/ASF/sam0/drivers/sercom/sercom_interrupt.o +SVC_Handler src/ASF/sam0/utils/cmsis/samd21/source/gcc/startup_samd21.o +SYSCTRL_Handler src/ASF/sam0/utils/cmsis/samd21/source/gcc/startup_samd21.o +SysTick_Handler src/ASF/sam0/utils/cmsis/samd21/source/gcc/startup_samd21.o +SystemCoreClock src/ASF/sam0/utils/cmsis/samd21/source/system_samd21.o +SystemCoreClockUpdate src/ASF/sam0/utils/cmsis/samd21/source/system_samd21.o +SystemInit src/ASF/sam0/utils/cmsis/samd21/source/system_samd21.o +TC3_Handler src/ASF/sam0/utils/cmsis/samd21/source/gcc/startup_samd21.o +TC4_Handler src/ASF/sam0/utils/cmsis/samd21/source/gcc/startup_samd21.o +TC5_Handler src/ASF/sam0/utils/cmsis/samd21/source/gcc/startup_samd21.o +TC6_Handler src/ASF/sam0/utils/cmsis/samd21/source/gcc/startup_samd21.o +TC7_Handler src/ASF/sam0/utils/cmsis/samd21/source/gcc/startup_samd21.o +TCC0_Handler src/ASF/sam0/drivers/tcc/tcc_callback.o +TCC1_Handler src/ASF/sam0/drivers/tcc/tcc_callback.o +TCC2_Handler src/ASF/sam0/drivers/tcc/tcc_callback.o +USB_Handler src/ASF/sam0/utils/cmsis/samd21/source/gcc/startup_samd21.o +WDT_Handler src/ASF/sam0/utils/cmsis/samd21/source/gcc/startup_samd21.o +_Balloc c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-mprec.o) + c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-dtoa.o) +_Bfree c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-mprec.o) + c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-dtoa.o) +_Jv_RegisterClasses c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/thumb/v6-m/crtbegin.o +_PathLocale c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-locale.o) +__aeabi_cdcmpeq c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/thumb/v6-m\libgcc.a(_arm_cmpdf2.o) +__aeabi_cdcmple c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/thumb/v6-m\libgcc.a(_arm_cmpdf2.o) +__aeabi_cdrcmple c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/thumb/v6-m\libgcc.a(_arm_cmpdf2.o) +__aeabi_d2f c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/thumb/v6-m\libgcc.a(truncdfsf2.o) + c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/thumb/v6-m\libgcc.a(_floatundisf.o) +__aeabi_d2iz c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/thumb/v6-m\libgcc.a(fixdfsi.o) + c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-dtoa.o) +__aeabi_dadd c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/thumb/v6-m\libgcc.a(adddf3.o) + c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-dtoa.o) + c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/thumb/v6-m\libgcc.a(_floatundisf.o) +__aeabi_dcmpeq c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/thumb/v6-m\libgcc.a(_arm_cmpdf2.o) + c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-dtoa.o) + c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-svfprintf.o) +__aeabi_dcmpge c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/thumb/v6-m\libgcc.a(_arm_cmpdf2.o) + c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-dtoa.o) +__aeabi_dcmpgt c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/thumb/v6-m\libgcc.a(_arm_cmpdf2.o) + c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-dtoa.o) +__aeabi_dcmple c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/thumb/v6-m\libgcc.a(_arm_cmpdf2.o) + c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-svfprintf.o) +__aeabi_dcmplt c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/thumb/v6-m\libgcc.a(_arm_cmpdf2.o) + c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-dtoa.o) + c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-svfprintf.o) +__aeabi_dcmpun c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/thumb/v6-m\libgcc.a(unorddf2.o) + c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-svfprintf.o) +__aeabi_ddiv c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/thumb/v6-m\libgcc.a(divdf3.o) + c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-mprec.o) + c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-dtoa.o) +__aeabi_dmul c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/thumb/v6-m\libgcc.a(muldf3.o) + c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-mprec.o) + c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-dtoa.o) + c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/thumb/v6-m\libgcc.a(_floatundisf.o) +__aeabi_dsub c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/thumb/v6-m\libgcc.a(subdf3.o) + c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-dtoa.o) +__aeabi_f2iz c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/thumb/v6-m\libgcc.a(fixsfsi.o) + src/devices/motor.o +__aeabi_fadd c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/thumb/v6-m\libgcc.a(addsf3.o) + src/devices/motor.o +__aeabi_fdiv c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/thumb/v6-m\libgcc.a(divsf3.o) + src/devices/motor.o +__aeabi_fmul c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/thumb/v6-m\libgcc.a(mulsf3.o) + src/drivers/p_adc.o + src/devices/motor.o +__aeabi_i2d c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/thumb/v6-m\libgcc.a(floatsidf.o) + c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-dtoa.o) +__aeabi_i2f c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/thumb/v6-m\libgcc.a(floatsisf.o) + src/devices/motor.o +__aeabi_idiv c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/thumb/v6-m\libgcc.a(_divsi3.o) + c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-mprec.o) + c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-svfprintf.o) +__aeabi_idiv0 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/thumb/v6-m\libgcc.a(_dvmd_tls.o) + c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/thumb/v6-m\libgcc.a(_divsi3.o) + c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/thumb/v6-m\libgcc.a(_udivsi3.o) +__aeabi_idivmod c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/thumb/v6-m\libgcc.a(_divsi3.o) + c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-svfprintf.o) +__aeabi_ldiv0 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/thumb/v6-m\libgcc.a(_dvmd_tls.o) + c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/thumb/v6-m\libgcc.a(_aeabi_uldivmod.o) +__aeabi_lmul c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/thumb/v6-m\libgcc.a(_muldi3.o) + src/ASF/sam0/drivers/sercom/sercom.o +__aeabi_ui2d c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/thumb/v6-m\libgcc.a(floatunsidf.o) + c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-dtoa.o) + c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/thumb/v6-m\libgcc.a(_floatundisf.o) +__aeabi_ui2f c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/thumb/v6-m\libgcc.a(floatunsisf.o) + src/drivers/p_adc.o +__aeabi_uidiv c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/thumb/v6-m\libgcc.a(_udivsi3.o) + c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/thumb/v6-m\libgcc.a(divdf3.o) + c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-dtoa.o) + src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/gclk.o + src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/clock.o + src/ASF/common2/services/delay/sam0/systick_counter.o +__aeabi_uidivmod c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/thumb/v6-m\libgcc.a(_udivsi3.o) + c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/thumb/v6-m\libgcc.a(divdf3.o) +__aeabi_ul2f c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/thumb/v6-m\libgcc.a(_floatundisf.o) + src/devices/motor.o +__aeabi_uldivmod c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/thumb/v6-m\libgcc.a(_aeabi_uldivmod.o) + c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-svfiprintf.o) + c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-svfprintf.o) +__any_on c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-mprec.o) +__ascii_mbtowc c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-mbtowc_r.o) + c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-locale.o) +__ascii_wctomb c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-wctomb_r.o) + c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-locale.o) +__atexit_recursive_mutex c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-__call_atexit.o) + c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-__atexit.o) +__b2d c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-mprec.o) +__bss_end__ c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m/crt0.o +__bss_start__ c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m/crt0.o +__call_exitprocs c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-__call_atexit.o) + c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-exit.o) +__clzdi2 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/thumb/v6-m\libgcc.a(_clzdi2.o) + c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/thumb/v6-m\libgcc.a(_udivmoddi4.o) +__clzsi2 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/thumb/v6-m\libgcc.a(_clzsi2.o) + c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/thumb/v6-m\libgcc.a(_clzdi2.o) + c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/thumb/v6-m\libgcc.a(floatsidf.o) + c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/thumb/v6-m\libgcc.a(subdf3.o) + c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/thumb/v6-m\libgcc.a(divdf3.o) + c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/thumb/v6-m\libgcc.a(floatunsidf.o) + c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/thumb/v6-m\libgcc.a(muldf3.o) + c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/thumb/v6-m\libgcc.a(adddf3.o) + c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/thumb/v6-m\libgcc.a(floatunsisf.o) + c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/thumb/v6-m\libgcc.a(floatsisf.o) + c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/thumb/v6-m\libgcc.a(mulsf3.o) + c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/thumb/v6-m\libgcc.a(divsf3.o) + c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/thumb/v6-m\libgcc.a(addsf3.o) +__copybits c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-mprec.o) +__d2b c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-mprec.o) + c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-dtoa.o) +__deregister_frame_info c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/thumb/v6-m/crtbegin.o +__divsi3 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/thumb/v6-m\libgcc.a(_divsi3.o) +__dso_handle c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/thumb/v6-m/crtbegin.o +__eqdf2 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/thumb/v6-m\libgcc.a(eqdf2.o) + c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/thumb/v6-m\libgcc.a(_arm_cmpdf2.o) +__fini_array_end c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-fini.o) +__fini_array_start c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-fini.o) +__floatundisf c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/thumb/v6-m\libgcc.a(_floatundisf.o) +__gedf2 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/thumb/v6-m\libgcc.a(gedf2.o) + c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/thumb/v6-m\libgcc.a(_arm_cmpdf2.o) +__global_locale c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-locale.o) + c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-wctomb_r.o) + c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-mbtowc_r.o) + c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-localeconv.o) +__gtdf2 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/thumb/v6-m\libgcc.a(gedf2.o) +__hi0bits c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-mprec.o) + c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-dtoa.o) +__i2b c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-mprec.o) + c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-dtoa.o) +__init_array_end c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-init.o) +__init_array_start c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-init.o) +__ledf2 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/thumb/v6-m\libgcc.a(ledf2.o) + c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/thumb/v6-m\libgcc.a(_arm_cmpdf2.o) +__libc_fini c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-__call_atexit.o) +__libc_fini_array c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-fini.o) + c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-__call_atexit.o) + c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m/crt0.o +__libc_init_array c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-init.o) + src/ASF/sam0/utils/cmsis/samd21/source/gcc/startup_samd21.o + c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m/crt0.o +__lo0bits c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-mprec.o) +__locale_ctype_ptr c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-locale.o) +__locale_ctype_ptr_l c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-locale.o) +__locale_mb_cur_max c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-locale.o) +__localeconv_l c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-localeconv.o) +__lock___arc4random_mutex c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-lock.o) +__lock___at_quick_exit_mutex c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-lock.o) +__lock___atexit_recursive_mutex c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-lock.o) + c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-__call_atexit.o) +__lock___dd_hash_mutex c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-lock.o) +__lock___env_recursive_mutex c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-lock.o) +__lock___malloc_recursive_mutex c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-lock.o) + c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-mlock.o) +__lock___sfp_recursive_mutex c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-lock.o) +__lock___sinit_recursive_mutex c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-lock.o) +__lock___tz_mutex c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-lock.o) +__lshift c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-mprec.o) + c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-dtoa.o) +__ltdf2 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/thumb/v6-m\libgcc.a(ledf2.o) +__malloc_av_ c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-mallocr.o) + c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-reallocr.o) + c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-freer.o) +__malloc_current_mallinfo c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-mallocr.o) + c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-freer.o) +__malloc_lock c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-mlock.o) + c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-reallocr.o) + c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-freer.o) + c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-mallocr.o) +__malloc_max_sbrked_mem c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-mallocr.o) +__malloc_max_total_mem c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-mallocr.o) +__malloc_sbrk_base c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-mallocr.o) + c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-freer.o) +__malloc_top_pad c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-mallocr.o) + c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-freer.o) +__malloc_trim_threshold c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-mallocr.o) + c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-freer.o) +__malloc_unlock c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-mlock.o) + c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-reallocr.o) + c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-freer.o) + c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-mallocr.o) +__mcmp c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-mprec.o) + c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-dtoa.o) +__mdiff c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-mprec.o) + c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-dtoa.o) +__mprec_bigtens c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-mprec.o) + c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-dtoa.o) +__mprec_tens c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-mprec.o) + c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-dtoa.o) +__mprec_tinytens c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-mprec.o) +__muldi3 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/thumb/v6-m\libgcc.a(_muldi3.o) +__multadd c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-mprec.o) + c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-dtoa.o) +__multiply c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-mprec.o) + c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-dtoa.o) +__nedf2 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/thumb/v6-m\libgcc.a(eqdf2.o) +__pow5mult c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-mprec.o) + c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-dtoa.o) +__preinit_array_end c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-init.o) +__preinit_array_start c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-init.o) +__ratio c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-mprec.o) +__register_exitproc c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-__atexit.o) + c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-atexit.o) +__register_frame_info c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/thumb/v6-m/crtbegin.o +__retarget_lock_acquire c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-lock.o) +__retarget_lock_acquire_recursive c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-lock.o) + c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-mlock.o) + c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-__atexit.o) + c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-__call_atexit.o) +__retarget_lock_close c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-lock.o) +__retarget_lock_close_recursive c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-lock.o) +__retarget_lock_init c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-lock.o) +__retarget_lock_init_recursive c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-lock.o) +__retarget_lock_release c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-lock.o) +__retarget_lock_release_recursive c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-lock.o) + c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-mlock.o) + c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-__atexit.o) + c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-__call_atexit.o) +__retarget_lock_try_acquire c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-lock.o) +__retarget_lock_try_acquire_recursive c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-lock.o) +__s2b c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-mprec.o) +__ssprint_r c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-svfiprintf.o) + c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-svfprintf.o) +__stack c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m/crt0.o +__udivmoddi4 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/thumb/v6-m\libgcc.a(_udivmoddi4.o) + c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/thumb/v6-m\libgcc.a(_aeabi_uldivmod.o) +__udivsi3 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/thumb/v6-m\libgcc.a(_udivsi3.o) +__ulp c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-mprec.o) +_adc_instances src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc_callback.o + src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc.o +_calloc_r c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-callocr.o) + c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-mprec.o) +_close src/ASF/sam0/utils/syscalls/gcc/syscalls.o +_ctype_ c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-ctype_.o) + c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-locale.o) +_current_channel src/ASF/sam0/drivers/extint/extint_callback.o +_dtoa_r c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-dtoa.o) + c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-svfprintf.o) +_end src/ASF/sam0/utils/syscalls/gcc/syscalls.o +_erelocate src/ASF/sam0/utils/cmsis/samd21/source/gcc/startup_samd21.o +_estack src/ASF/sam0/utils/cmsis/samd21/source/gcc/startup_samd21.o +_etext src/ASF/sam0/utils/cmsis/samd21/source/gcc/startup_samd21.o +_exit src/ASF/sam0/utils/syscalls/gcc/syscalls.o + c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-exit.o) +_extint_dev src/ASF/sam0/drivers/extint/extint_sam_d_r_h/extint.o + src/ASF/sam0/drivers/extint/extint_callback.o +_ezero src/ASF/sam0/utils/cmsis/samd21/source/gcc/startup_samd21.o +_fini c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/thumb/v6-m/crti.o + c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-fini.o) +_free_r c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-freer.o) + c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-reent.o) + c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-reallocr.o) + c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-svfiprintf.o) + c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-mallocr.o) +_fstat src/ASF/sam0/utils/syscalls/gcc/syscalls.o +_getpid src/ASF/sam0/utils/syscalls/gcc/syscalls.o +_global_impure_ptr c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-impure.o) + c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-__atexit.o) + c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-__call_atexit.o) + c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-exit.o) +_impure_ptr c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-impure.o) + c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-wctomb_r.o) + c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-reent.o) + c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-mbtowc_r.o) + c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-locale.o) + c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-localeconv.o) + c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-vsprintf.o) +_init c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/thumb/v6-m/crti.o + c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-init.o) +_isatty src/ASF/sam0/utils/syscalls/gcc/syscalls.o +_kill src/ASF/sam0/utils/syscalls/gcc/syscalls.o +_localeconv_r c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-localeconv.o) + c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-svfprintf.o) +_lseek src/ASF/sam0/utils/syscalls/gcc/syscalls.o +_mainCRTStartup c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m/crt0.o +_malloc_r c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-mallocr.o) + c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-reallocr.o) + c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-callocr.o) + c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-svfiprintf.o) + c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-svfprintf.o) +_malloc_trim_r c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-freer.o) +_mbtowc_r c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-mbtowc_r.o) +_mprec_log10 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-mprec.o) +_realloc_r c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-reallocr.o) + c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-svfiprintf.o) +_reclaim_reent c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-reent.o) +_sbrk src/ASF/sam0/utils/syscalls/gcc/syscalls.o + c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-sbrkr.o) +_sbrk_r c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-sbrkr.o) + c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-freer.o) + c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-mallocr.o) +_sercom_get_async_baud_val src/ASF/sam0/drivers/sercom/sercom.o + src/ASF/sam0/drivers/sercom/usart/usart.o +_sercom_get_default_pad src/ASF/sam0/drivers/sercom/sercom.o + src/ASF/sam0/drivers/sercom/usart/usart.o +_sercom_get_interrupt_vector src/ASF/sam0/drivers/sercom/sercom_interrupt.o + src/drivers/p_usart.o +_sercom_get_sercom_inst_index src/ASF/sam0/drivers/sercom/sercom.o + src/ASF/sam0/drivers/sercom/sercom_interrupt.o + src/ASF/sam0/drivers/sercom/usart/usart.o +_sercom_get_sync_baud_val src/ASF/sam0/drivers/sercom/sercom.o + src/ASF/sam0/drivers/sercom/usart/usart.o +_sercom_instances src/ASF/sam0/drivers/sercom/sercom_interrupt.o + src/ASF/sam0/drivers/sercom/usart/usart_interrupt.o + src/ASF/sam0/drivers/sercom/usart/usart.o +_sercom_set_handler src/ASF/sam0/drivers/sercom/sercom_interrupt.o + src/ASF/sam0/drivers/sercom/usart/usart.o +_setlocale_r c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-locale.o) +_sfixed src/ASF/sam0/utils/cmsis/samd21/source/gcc/startup_samd21.o +_srelocate src/ASF/sam0/utils/cmsis/samd21/source/gcc/startup_samd21.o +_start c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m/crt0.o +_svfiprintf_r c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-svfiprintf.o) +_svfprintf_r c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-svfprintf.o) + c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-vsprintf.o) +_system_divas_init src/ASF/sam0/drivers/system/system.o +_system_dummy_init src/ASF/sam0/drivers/system/system.o +_system_events_init src/ASF/sam0/drivers/system/system.o +_system_extint_init src/ASF/sam0/drivers/extint/extint_sam_d_r_h/extint.o +_szero src/ASF/sam0/utils/cmsis/samd21/source/gcc/startup_samd21.o +_tcc_apbcmasks src/ASF/sam0/drivers/tcc/tcc.o +_tcc_cc_nums src/ASF/sam0/drivers/tcc/tcc.o +_tcc_exts src/ASF/sam0/drivers/tcc/tcc.o +_tcc_gclk_ids src/ASF/sam0/drivers/tcc/tcc.o +_tcc_get_inst_index src/ASF/sam0/drivers/tcc/tcc.o + src/ASF/sam0/drivers/tcc/tcc_callback.o +_tcc_instances src/ASF/sam0/drivers/tcc/tcc_callback.o + src/ASF/sam0/drivers/tcc/tcc.o +_tcc_interrupt_handler src/ASF/sam0/drivers/tcc/tcc_callback.o +_tcc_intflag src/ASF/sam0/drivers/tcc/tcc_callback.o +_tcc_maxs src/ASF/sam0/drivers/tcc/tcc.o +_tcc_ow_nums src/ASF/sam0/drivers/tcc/tcc.o +_tcc_sizes src/ASF/sam0/drivers/tcc/tcc.o +_usart_interrupt_handler src/ASF/sam0/drivers/sercom/usart/usart_interrupt.o + src/ASF/sam0/drivers/sercom/usart/usart.o +_usart_read_buffer src/ASF/sam0/drivers/sercom/usart/usart_interrupt.o +_usart_write_buffer src/ASF/sam0/drivers/sercom/usart/usart_interrupt.o +_vsprintf_r c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-vsprintf.o) +_wctomb_r c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-wctomb_r.o) +adc_abort_job src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc_callback.o +adc_get_config_defaults src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc.o + src/drivers/p_adc.o +adc_get_job_status src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc_callback.o +adc_init src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc.o + src/drivers/p_adc.o +adc_read_buffer_job src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc_callback.o + src/drivers/p_adc.o +adc_register_callback src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc_callback.o + src/drivers/p_adc.o +adc_regular_ain_channel src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc.o +adc_set_window_mode src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc.o +adc_unregister_callback src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc_callback.o +atexit c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-atexit.o) + c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-__call_atexit.o) + c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m/crt0.o +board_init src/ASF/sam0/boards/samd21_xplained_pro/board_init.o +cleanup_glue c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-reent.o) +cpu_irq_enter_critical src/ASF/common/utils/interrupt/interrupt_sam_nvic.o + src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/gclk.o + src/ASF/sam0/drivers/sercom/usart/usart_interrupt.o +cpu_irq_leave_critical src/ASF/common/utils/interrupt/interrupt_sam_nvic.o + src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/gclk.o + src/ASF/sam0/drivers/sercom/usart/usart_interrupt.o +delay_cycles_ms src/ASF/common2/services/delay/sam0/systick_counter.o + src/main.o + src/drivers/p_usart.o +delay_cycles_us src/ASF/common2/services/delay/sam0/systick_counter.o +delay_init src/ASF/common2/services/delay/sam0/systick_counter.o + src/main.o +errno c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-reent.o) + c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-sbrkr.o) +exception_table src/ASF/sam0/utils/cmsis/samd21/source/gcc/startup_samd21.o +exit c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-exit.o) + c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m/crt0.o +extint_chan_disable_callback src/ASF/sam0/drivers/extint/extint_callback.o +extint_chan_enable_callback src/ASF/sam0/drivers/extint/extint_callback.o + src/drivers/p_io.o +extint_chan_get_config_defaults src/ASF/sam0/drivers/extint/extint_sam_d_r_h/extint.o + src/drivers/p_io.o +extint_chan_set_config src/ASF/sam0/drivers/extint/extint_sam_d_r_h/extint.o + src/drivers/p_io.o +extint_disable_events src/ASF/sam0/drivers/extint/extint_sam_d_r_h/extint.o +extint_enable_events src/ASF/sam0/drivers/extint/extint_sam_d_r_h/extint.o +extint_get_current_channel src/ASF/sam0/drivers/extint/extint_callback.o +extint_nmi_set_config src/ASF/sam0/drivers/extint/extint_sam_d_r_h/extint.o +extint_register_callback src/ASF/sam0/drivers/extint/extint_callback.o + src/drivers/p_io.o +extint_unregister_callback src/ASF/sam0/drivers/extint/extint_callback.o +free c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-__call_atexit.o) +g_interrupt_enabled src/ASF/common/utils/interrupt/interrupt_sam_nvic.o + src/main.o +hardware_init_hook c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m/crt0.o +link src/ASF/sam0/utils/syscalls/gcc/syscalls.o +localeconv c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-localeconv.o) +main src/main.o + src/ASF/sam0/utils/cmsis/samd21/source/gcc/startup_samd21.o + c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m/crt0.o +malloc c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-__atexit.o) +match_val_from_pulse_width src/devices/motor.o +memchr c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-memchr-stub.o) + c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-svfiprintf.o) + c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-svfprintf.o) +memcpy c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-memcpy-stub.o) + c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-svfiprintf.o) + c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-mprec.o) + c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-dtoa.o) + src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc.o +memmove c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-memmove.o) + c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-reallocr.o) + c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-svfiprintf.o) +memset c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-memset.o) + c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-callocr.o) + src/drivers/p_usart.o + c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m/crt0.o +motor_init src/devices/motor.o + src/main.o +motor_run src/devices/motor.o + src/main.o +motor_update_state src/devices/motor.o + src/main.o +p_adc_init src/drivers/p_adc.o + src/main.o +p_adc_inst src/main.o + src/drivers/p_adc.o + src/devices/motor.o +p_button_pressed src/drivers/p_io.o + src/main.o +p_button_state src/drivers/p_io.o + src/main.o +p_debug_inst src/main.o + src/drivers/p_usart.o + src/drivers/p_io.o + src/devices/motor.o +p_get_forward_pot_voltage src/drivers/p_adc.o + src/devices/motor.o +p_get_reverse_pot_voltage src/drivers/p_adc.o + src/devices/motor.o +p_io_enable src/drivers/p_io.o +p_io_init src/drivers/p_io.o + src/main.o +p_printf src/drivers/p_usart.o + src/drivers/p_io.o + src/devices/motor.o +p_printf_buffer src/drivers/p_usart.o +p_usart_init src/drivers/p_usart.o + src/main.o +port_group_set_config src/ASF/sam0/drivers/port/port.o +port_pin_set_config src/ASF/sam0/drivers/port/port.o + src/ASF/sam0/boards/samd21_xplained_pro/board_init.o +sercom_set_gclk_generator src/ASF/sam0/drivers/sercom/sercom.o + src/ASF/sam0/drivers/sercom/usart/usart.o +setlocale c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-locale.o) +software_init_hook c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m/crt0.o +strcmp c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-strcmp.o) + c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-locale.o) +strlen c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-strlen-stub.o) + c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-svfiprintf.o) + c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-svfprintf.o) + src/drivers/p_usart.o +system_board_init src/ASF/sam0/boards/samd21_xplained_pro/board_init.o +system_clock_init src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/clock.o +system_clock_source_dfll_set_config src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/clock.o +system_clock_source_disable src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/clock.o +system_clock_source_dpll_set_config src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/clock.o +system_clock_source_enable src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/clock.o +system_clock_source_get_hz src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/clock.o + src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/gclk.o +system_clock_source_is_ready src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/clock.o +system_clock_source_osc32k_set_config src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/clock.o +system_clock_source_osc8m_set_config src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/clock.o +system_clock_source_write_calibration src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/clock.o +system_clock_source_xosc32k_set_config src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/clock.o +system_clock_source_xosc_set_config src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/clock.o +system_gclk_chan_disable src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/gclk.o + src/ASF/sam0/drivers/extint/extint_sam_d_r_h/extint.o +system_gclk_chan_enable src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/gclk.o + src/ASF/sam0/drivers/sercom/usart/usart.o + src/ASF/sam0/drivers/tcc/tcc.o + src/ASF/sam0/drivers/sercom/sercom.o + src/ASF/sam0/drivers/extint/extint_sam_d_r_h/extint.o + src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc.o +system_gclk_chan_get_hz src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/gclk.o + src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/clock.o + src/ASF/sam0/drivers/sercom/usart/usart.o +system_gclk_chan_is_enabled src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/gclk.o +system_gclk_chan_is_locked src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/gclk.o +system_gclk_chan_lock src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/gclk.o +system_gclk_chan_set_config src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/gclk.o + src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/clock.o + src/ASF/sam0/drivers/sercom/usart/usart.o + src/ASF/sam0/drivers/tcc/tcc.o + src/ASF/sam0/drivers/sercom/sercom.o + src/ASF/sam0/drivers/extint/extint_sam_d_r_h/extint.o + src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc.o +system_gclk_gen_disable src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/gclk.o +system_gclk_gen_enable src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/gclk.o + src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/clock.o +system_gclk_gen_get_hz src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/gclk.o + src/ASF/common2/services/delay/sam0/systick_counter.o +system_gclk_gen_is_enabled src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/gclk.o +system_gclk_gen_set_config src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/gclk.o + src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/clock.o +system_gclk_init src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/gclk.o + src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/clock.o +system_init src/ASF/sam0/drivers/system/system.o + src/main.o +system_interrupt_clear_pending src/ASF/sam0/drivers/system/interrupt/system_interrupt.o +system_interrupt_get_priority src/ASF/sam0/drivers/system/interrupt/system_interrupt.o +system_interrupt_is_pending src/ASF/sam0/drivers/system/interrupt/system_interrupt.o +system_interrupt_set_pending src/ASF/sam0/drivers/system/interrupt/system_interrupt.o +system_interrupt_set_priority src/ASF/sam0/drivers/system/interrupt/system_interrupt.o +system_pinmux_group_set_config src/ASF/sam0/drivers/system/pinmux/pinmux.o + src/ASF/sam0/drivers/port/port.o +system_pinmux_group_set_input_sample_mode src/ASF/sam0/drivers/system/pinmux/pinmux.o +system_pinmux_group_set_output_strength src/ASF/sam0/drivers/system/pinmux/pinmux.o +system_pinmux_pin_set_config src/ASF/sam0/drivers/system/pinmux/pinmux.o + src/ASF/sam0/drivers/port/port.o + src/ASF/sam0/drivers/sercom/usart/usart.o + src/ASF/sam0/drivers/tcc/tcc.o + src/ASF/sam0/drivers/extint/extint_sam_d_r_h/extint.o + src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc.o +tcc_clear_status src/ASF/sam0/drivers/tcc/tcc.o +tcc_disable_callback src/ASF/sam0/drivers/tcc/tcc_callback.o +tcc_disable_circular_buffer_compare src/ASF/sam0/drivers/tcc/tcc.o +tcc_disable_events src/ASF/sam0/drivers/tcc/tcc.o +tcc_enable_callback src/ASF/sam0/drivers/tcc/tcc_callback.o +tcc_enable_circular_buffer_compare src/ASF/sam0/drivers/tcc/tcc.o +tcc_enable_events src/ASF/sam0/drivers/tcc/tcc.o +tcc_get_capture_value src/ASF/sam0/drivers/tcc/tcc.o +tcc_get_config_defaults src/ASF/sam0/drivers/tcc/tcc.o + src/devices/motor.o +tcc_get_count_value src/ASF/sam0/drivers/tcc/tcc.o +tcc_get_status src/ASF/sam0/drivers/tcc/tcc.o +tcc_init src/ASF/sam0/drivers/tcc/tcc.o + src/devices/motor.o +tcc_instance src/devices/motor.o +tcc_modules src/ASF/sam0/drivers/tcc/tcc.o +tcc_register_callback src/ASF/sam0/drivers/tcc/tcc_callback.o +tcc_set_compare_value src/ASF/sam0/drivers/tcc/tcc.o + src/devices/motor.o +tcc_set_count_value src/ASF/sam0/drivers/tcc/tcc.o +tcc_set_double_buffer_compare_values src/ASF/sam0/drivers/tcc/tcc.o +tcc_set_double_buffer_top_values src/ASF/sam0/drivers/tcc/tcc.o +tcc_set_pattern src/ASF/sam0/drivers/tcc/tcc.o +tcc_set_top_value src/ASF/sam0/drivers/tcc/tcc.o +tcc_unregister_callback src/ASF/sam0/drivers/tcc/tcc_callback.o +usart_abort_job src/ASF/sam0/drivers/sercom/usart/usart_interrupt.o +usart_get_job_status src/ASF/sam0/drivers/sercom/usart/usart_interrupt.o +usart_init src/ASF/sam0/drivers/sercom/usart/usart.o + src/drivers/p_usart.o +usart_read_buffer_job src/ASF/sam0/drivers/sercom/usart/usart_interrupt.o +usart_read_buffer_wait src/ASF/sam0/drivers/sercom/usart/usart.o +usart_read_job src/ASF/sam0/drivers/sercom/usart/usart_interrupt.o + src/drivers/p_usart.o +usart_read_wait src/ASF/sam0/drivers/sercom/usart/usart.o +usart_register_callback src/ASF/sam0/drivers/sercom/usart/usart_interrupt.o + src/drivers/p_usart.o +usart_unregister_callback src/ASF/sam0/drivers/sercom/usart/usart_interrupt.o +usart_write_buffer_job src/ASF/sam0/drivers/sercom/usart/usart_interrupt.o +usart_write_buffer_wait src/ASF/sam0/drivers/sercom/usart/usart.o + src/drivers/p_usart.o +usart_write_job src/ASF/sam0/drivers/sercom/usart/usart_interrupt.o +usart_write_wait src/ASF/sam0/drivers/sercom/usart/usart.o +vsprintf c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc.a(lib_a-vsprintf.o) + src/drivers/p_usart.o diff --git a/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/Debug/ePenguin-Boaty-Testbed.srec b/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/Debug/ePenguin-Boaty-Testbed.srec new file mode 100644 index 0000000..e69d43c --- /dev/null +++ b/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/Debug/ePenguin-Boaty-Testbed.srec @@ -0,0 +1,2641 @@ +S01E00006550656E6775696E2D426F6174792D546573746265642E73726563A7 +S1130000C02D0020B9260000B5260000B52600004A +S113001000000000000000000000000000000000DC +S1130020000000000000000000000000B5260000F1 +S11300300000000000000000B5260000B526000006 +S1130040B5260000B5260000B5260000B526000040 +S1130050891F0000B5260000B5260000B526000063 +S1130060B5260000DD1E0000ED1E0000FD1E000090 +S11300700D1F00001D1F00002D1F00001D15000096 +S11300802D1500003D150000B5260000B526000022 +S1130090B5260000B5260000B52600008505000041 +S11300A0B5260000B5260000B5260000B5260000E0 +S11300B00000000010B5064C2378002B07D1054B37 +S11300C0002B02D0044800E000BF0123237010BDC0 +S11300D0B8090020000000001C9B0000084B10B56C +S11300E0002B03D00749084800E000BF0748036815 +S11300F0002B00D110BD064B002BFBD09847F9E72D +S113010000000000BC0900201C9B00001C9B000098 +S11301100000000010B5002200230270427000218C +S11301204280017103760262C26182600373C0245B +S11301306401C481037443748374C37403752A24EF +S1130140035543758375063C0355C2840285C17506 +S11301502B23C1540133C15410BD0000F0B5D64661 +S11301604F464646C0B596B0070016000160C64A21 +S1130170106A80235B02034313620B780520DB07BC +S113018005D516B01CBC90469946A246F0BD0B7826 +S113019017309B07F5D473783B71002B04D1BB4A0D +S11301A0136C04210B4313640023BB60FB603B61AD +S11301B0BB76FB763B833B77B54B1F602A23F35C0E +S11301C0002B05D1337D002B02D101337B7701E075 +S11301D000237B773B68984633786A4613706946F8 +S11301E01E20AC4B98471E20AB4B98472C23F25C47 +S11301F0002A54D0013BF55C337BEB18DBB2D118F9 +S1130200C9B28B4221D25219D3B29946A34B9A4612 +S113021003E00135EDB24D4517D00F242C40337B5C +S1130220E41850229E4902A8D047132CF1D8A40008 +S113023002ABE05801A900234B70CB708B700133E3 +S11302400B70C0B2974B9847E3E7F4895022944966 +S113025002A8924B9847132C13D9737D9B00DBB2F1 +S113026042461370B37DDB0172781343DBB242461E +S113027053703379342B00D97BE19B008A4AD358DD +S11302809F46A40002ABE05801A900234B70CB7039 +S11302908B7001330B70C0B2824B9847DDE7347B1F +S11302A050227F4902A87D4B9847132C15D9F48915 +S11302B050227B4902A8794B9847132CCDD8A4002F +S11302C002ABE05801A900234B70CB708B70013353 +S11302D00B70C0B2734B9847BFE7A40002ABE05861 +S11302E001A900234B70CB708B7001330B70C0B22B +S11302F06C4B9847DBE70423102402211AE0717C3D +S1130300337C102416E006231024012112E0082374 +S1130310102400210EE00023302400210AE00023F1 +S11303202024002106E000230024002102E002230F +S113033010240121090170220A401343424693709C +S1130340F37D17203F2B00D91BE7D3703A68537E07 +S11303505BB2002BFBDBF37C728813432422B25C78 +S1130360D2001343327D92001343B27C52001343F4 +S1130370234342469380337E002B20D0102C00D19F +S1130380D9E000D898E0202C00D1B6E0302C16D16A +S1130390F27C002A0AD0F26980321720FF2A00D9A1 +S11303A0EFE6326A8032FF2A00D9EAE61720F269C2 +S11303B0FF2A00DDE5E6326AFF2A00DDE1E639685E +S11303C04A7E52B2002AFBDB424613723A68537EDD +S11303D05BB2002BFBDBB38B424693833A68537EBC +S11303E05BB2002BFBDB338C424613842C23F35C7F +S11303F0002B05D0013BDBB217200F2B00D9C0E640 +S11304002B22B15C17200F2900D9BAE63868427E46 +S113041052B2002AFBDBF289307B0243B06802430C +S113042009050A431B041343424613612A23F35C60 +S113043013750F2393751533F35C002B12D0F38CD3 +S11304401A4A1720934200D99BE642469384328D80 +S113045080231B01D31815499BB28B4200D990E627 +S11304604346DA84124B1B685B01E022D20013403E +S1130470104A516849011268D20E0A43D2B213439A +S11304804246138500207CE600040040000800403A +S1130490980C00205D250000D12400008D40000050 +S11304A0589400005526000084930000FF0F0000BC +S11304B02460800020608000002C00D07FE7F27C64 +S11304C0002A0FD0F269802109018C4662442A492E +S11304D017208A4200D954E6326A624426498A4285 +S11304E000D94EE6244A1720F169914200DD48E61E +S11304F0316A914200DD44E661E7F27C002A0FD0C4 +S1130500F269802189008C4662441C4917208A4282 +S113051000D936E6326A624418498A4200D930E684 +S1130520164A1720F169914200DD2AE6316A9142A8 +S113053000DD26E643E7F27C002A0FD0F269802131 +S113054009028C4662440E4917208A4200D918E6F3 +S1130550326A62440A498A4200D912E6084A1720DC +S1130560F169914200DD0CE6316A914200DD08E652 +S113057025E7172005E6C046FF0F0000FF03000033 +S1130580FFFF000070B52F4B1D682B681A7EDC7DC1 +S11305901440E20716D4630708D504232A681376A7 +S11305A0EB7E9B0702D5AB7E9B0742D4A30708D5FD +S11305B002232A681376EB7E5B0702D5AB7E5B07CA +S11305C03BD470BD01221A762A68537E5BB2002B9D +S11305D0FBDB69698B1C6B61538B9BB20B802B8B90 +S11305E0013B9BB22B83002B11D06B7F002BD2D00D +S11305F02A68537E5BB2002BFBDB137B02210B4387 +S113060013732A68537E5BB2002BFBDBC3E7012321 +S11306102A6893752B7F052BBDD100232B77EB7EA6 +S1130620DB07B8D5AB7EDB07B5D52800AB689847A8 +S1130630B1E72800EB689847B8E72B69280098478A +S1130640BFE7C046980C0020931C9B00195001235F +S113065093401A00837E13438376704710B5038B4F +S11306609BB20524002B01D0200010BD037F052B75 +S1130670FAD00523037702834161043B0268D375F2 +S1130680437F0024002BEFD00268537E5BB2002B23 +S1130690FBDB137B02210B4313730268537E5BB2B3 +S11306A0002BFBDB0024DFE7044A137802210B4311 +S11306B0137053785BB2002BFBDB704700180040CB +S11306C000B583B0124A936940210B43936101A999 +S11306D000230B7005200F4B984705200E4B9847BD +S11306E00E4A137801210B43137053785BB2002B2D +S11306F0FBDB0B4B19004031002204C39942FCD1AF +S11307001022084B1A60084B984703B000BDC0463E +S1130710000400405D250000D124000000180040C2 +S11307209C0C002000E100E0A90600000023036007 +S1130730436001220272427283720233C3727047B1 +S1130740F0B583B005000C0001A900234B70CB70F9 +S113075023790B70237A8B702078154B98470020EF +S11307601F2D00D8134807222A409200E77AA37A63 +S1130770002B01D008231F43EB089B00C318996981 +S11307800F269640B14397403A000A439A61637A30 +S1130790002B06D143690122AA409343436103B06D +S11307A0F0BD42690123AB4013434361F7E7C04600 +S11307B05526000000180040F0B5DE4657464E4668 +S11307C04546E0B587B08046049116001F0000221C +S11307D0002300218B463F2401202100009601972D +S11307E05C4603944446059413E02024641A0500EF +S11307F0E540A84614E0009C019D121BAB415C46F9 +S11308004D462C43A346039C45462C43039401398F +S113081025D3202464420C19E7D40500A540A8463A +S113082004008C40A14692185B4114001D00059EF3 +S11308304F463E40B446049E47463E40B246664656 +S113084057463E4303D00600264332002B00009C4B +S1130850019D9D42DBD8CED19442D8D8CBE7039BEF +S11308605846190007B03CBC90469946A246AB4690 +S1130870F0BD10B5490840230024814202D218007B +S113088010BD1C00091A631C9BB28842F9D940238D +S1130890FF2CF4D814800023F1E70000F0B583B0F6 +S11308A00F00160008AA117804004C434022BC42F1 +S11308B002D9100003B0F0BD002B14D102000800CF +S11308C00021194CA04701003A0000230020174CD6 +S11308D0A04700220123121A8B41120C1B041A4355 +S11308E032800022E5E70022012BF9D10A0000231F +S11308F000210D4CA04702000B0000920193380028 +S113090000210A4CA047050080239B014022984205 +S1130910CFD8790FF800009A019BA047EA00821A09 +S1130920D2B252032A43DBE769290000B907000069 +S113093010B582B004000E4B1B78002B07D00029A1 +S113094005D10B4B5B78834210D01D200CE001A92C +S11309500C701320074B98471320074B9847044B00 +S11309605C7001221A70002002B010BD0020FBE769 +S1130970D40900205D250000D1240000404B98429A +S113098031D00AD93F4B98424DD03F4B98425AD070 +S11309903E4B984237D0002070473D4B98420CD0D4 +S11309A03C4B9842F7D1012917D000295DD0022988 +S11309B015D0032915D00020EEE7012907D000291E +S11309C051D0022905D0032905D00020E4E732489C +S11309D0E2E73248E0E73248DEE73248DCE7324813 +S11309E0DAE73248D8E7012907D000293FD00229A5 +S11309F005D0032905D00020CEE72D48CCE72D48AB +S1130A00CAE72D48C8E7012907D0002931D00229B7 +S1130A1005D0032905D00020BEE72848BCE72848B4 +S1130A20BAE72848B8E7012907D0002923D00229CA +S1130A3005D0032905D00020AEE72348ACE72348BE +S1130A40AAE72348A8E7012907D0002915D00229DD +S1130A5005D0032905D000209EE71E489CE71E48C8 +S1130A609AE71E4898E71E4896E7032094E71D4836 +S1130A7092E71D4890E71D488EE71D488CE7C04665 +S1130A800010004200180042001C00420014004202 +S1130A9000080042000C00420300050003000600A9 +S1130AA0030007000300010003001E0003001F00F1 +S1130AB00300090003000A0003000B0003001100F7 +S1130AC0030012000300130003000D0003000E00D6 +S1130AD003000F00030017000300180003001900AF +S1130AE003000400030008000300100003000C00CE +S1130AF00300160030B587B00B4B6A4632CB32C2C6 +S1130B0032CB32C2009B83420BD001239A00694648 +S1130B105258824206D00133062BF7D1002007B089 +S1130B2030BD0023D8B2FAE7A894000010B582B013 +S1130B30084B98470849094B9847094C0949A0476D +S1130B400949A047094B98470190C046019880B2D3 +S1130B5002B010BDBD29000000247449292D0000F5 +S1130B60B92F000000301C4500004842F931000054 +S1130B70F0B5ABB01B4E01AC310020001A4B9847C6 +S1130B800523E372194B636002232376184800217E +S1130B90184B9847E06101229823E254943BA365E3 +S1130BA0A3670023A372144D220031002800134BC5 +S1130BB098472A68022193681942FCD113680221DC +S1130BC00B4313600A4E002730003900094CA0473C +S1130BD00B4B188030003900A0470A4B18802BB00B +S1130BE0F0BDC04600200042690F0000C3090000A8 +S1130BF0DC0500002D0B0000DC0C0020B51000000B +S1130C00DA090020D609002010B582B0364B1B78D3 +S1130C10013B012B11D9354B1B88354A128893426D +S1130C2003D05CD80133314A1380304B1A88002139 +S1130C303048314B984702B010BD2B4B1B78DBB2C8 +S1130C40012B03D0022B28D0002023E02B4B984704 +S1130C502B492C4B98472C4B9847A52800DDA52001 +S1130C602A4B98472A49274B98472A492A4B9847A1 +S1130C702A492B4B9847244B98472A4B181A019022 +S1130C80019A294929482A4B98470198C117294BA9 +S1130C909847C046164B1880BDE7274B984718491C +S1130CA0184B9847184B9847A52800DDA520174BEB +S1130CB098471749134B98471649174B98471F49AC +S1130CC0174B9847104B98470400020016491748E1 +S1130CD0174B9847E1172000164B9847DAE7013B7A +S1130CE0024A1380A1E7C046D8090020D609002093 +S1130CF0DA090020DC0C0020C1140000650E00009D +S1130D000000C842B92F0000F93100003932000058 +S1130D100080C74300002543292D0000008089443A +S1130D20052A0000270A0000C09400001C0D0020C2 +S1130D30D11600002D0B0000910E000000A0BB4452 +S1130D4010B5064B18701B78002B00D010BD04485A +S1130D500021044B9847044B1880F7E7D80900207A +S1130D60DC0500002D0B0000DA0900200122014BF4 +S1130D701A707047DC09002010B500220F4B1A705E +S1130D8080320F490F48104B98470C4A1378002BB8 +S1130D90FCD00B4B591CFF3100201A8880180233F9 +S1130DA08B42FAD1C00980B2084B9847084CE6211F +S1130DB08905A0470749A04710BDC046DC090020AB +S1130DC0E0090020500D00205D060000D93200002B +S1130DD0B92F000068B30E4010B58CB068461A4BAA +S1130DE09847002302936A4653801373C0235B0120 +S1130DF0D3810023137101235370144C1449200030 +S1130E00144B98472268537E5BB2002BFBDB802196 +S1130E100904114B19600F2393751376137802217B +S1130E200B431370094B1A68537E5BB2002BFBDB38 +S1130E30064C002209492000094B9847E37E012211 +S1130E401343E3760CB010BD15010000500D0020D3 +S1130E50004000425D01000000E100E06D0D000073 +S1130E604906000010B5084B1A68537E5BB2002B8C +S1130E70FBDB13691F218B431361537E5BB2002B91 +S1130E80FBDB024B984710BD500D0020790D00008C +S1130E9010B5094B1A68537E5BB2002BFBDB136958 +S1130EA01F218B431A390B431361537E5BB2002B12 +S1130EB0FBDB024B984710BD500D0020790D00005C +S1130EC0094B98420CD0094B984207D0084A00239A +S1130ED0904201D018007047023302E0012300E081 +S1130EE00023DBB2F6E7C0460020004200240042A3 +S1130EF000280042F8B50F0015001E000468200009 +S1130F00164B9847164B1A5C1723BA4201D818009F +S1130F10F8BD8000134BC2581723AA42F7D3002E02 +S1130F2010D080225202BA40236B1A42FCD1802294 +S1130F301203BA40A3681A42FCD11C37BF003D51CA +S1130F400023E4E780225200BA40A3681A42FCD18D +S1130F501037BF00E41965600023D8E7C10E000014 +S1130F60E0940000E894000010B5040008004F4B22 +S1130F7098470023236080004D4A82586260A37220 +S1130F80E372237363722372E36123626362A36275 +S1130F9023756375A375E37523766376237463748D +S1130FA0A374E3742C22A3540132A3540132A35436 +S1130FB00132A3540132A3540132A3540132A35485 +S1130FC00132A3540132A3540132A3540132A35475 +S1130FD00132A3540132A3540132A3540132A35465 +S1130FE00132A3540132A3540132A3540132A35455 +S1130FF00132A3540132A3540132A3540132A35445 +S11310000132A3540132A3540132A3540132A35434 +S11310100132A3540132A3540132A3540132A35424 +S11310200132A3540132A3540132A3540132A35414 +S11310300132A3540132A3540132A3540132A35404 +S11310400132A3540132A3540132A3540132A354F4 +S11310500132A3544132A354A365A3670132A354BC +S1131060E365E3670132A35423661A3AA3501B32A3 +S1131070A3546366173AA3501832A354A366143AD0 +S1131080A3501532A354E366113AA3501232A35469 +S113109023670E3AA3500F32A35463670B3AA3504D +S11310A001210C32A1540132A35410BDC10E000021 +S11310B0E8940000F0B5DE4657464E464546E0B596 +S11310C091B001900C0015000800C34B9847030031 +S11310D00100C248026A9E00C14FF7593A430262B6 +S11310E022681C20920706D511B03CBC9046994654 +S11310F0A246AB46F0BD226801271740F4D1B94897 +S1131100325817202E68B242EED36E68B242EBD347 +S1131110E869824200D2B9E1286A824200D2B7E18A +S1131120686A824200D2B5E1A86A824200D2B3E181 +S113113098229446AC4462460892002003E00130B1 +S11311400132082808D01678002EF8D0A64E765C16 +S11311508642F4DC1720C7E7002202928020400474 +S1131160844602E00132042A0ED0A818007C01282B +S1131170F8D19E48405C904200DA8FE1604690408E +S1131180029E06430296EDE79D32AA5C002A04D033 +S1131190802212010299114302912A7A511E8A4136 +S11311A0920006926A7A012A22D0904AD25C1100F7 +S11311B005923522AA5C8A4200D379E12C21695C2C +S11311C00F2900D974E1287B0A90E87A0B902D202E +S11311D08246AA44002004970EAE0796C026360124 +S11311E0B1468446A046280055460993824635E018 +S11311F0069911430691D8E792024F463A400A43B2 +S113120019798B4603215F4639400A4316435A79BC +S1131210520160210A40324399790902C026B6007E +S11312200E401643DA791203E021C9010A4016433D +S11312303443039A14432043624607995050042AC6 +S11312402AD09A7C0599914200D831E1597A0A351D +S113125004239B46DC440F2900D929E10906F02325 +S11312601B0519402B002E783604FF20000406408D +S113127068788024002800D1049C98780827039774 +S1131280002801D104980390D878834610205F4643 +S1131290002FB1D10498AFE744465546099B524A02 +S11312A0D25C9146514650315046413000270022CD +S11312B00126B2460226FF36B34680267602B046A1 +S11312C0A4461C004B460FE00678002E07D093423C +S11312D000D8E7E0022E14D0564696403743013238 +S11312E001310230082A10D00E78002EECD093423F +S11312F000D8D5E04646964037430678002EE9D11B +S1131300EDE75E4696403743E9E799462300644695 +S11313106A7E120130211140287E072202401143C7 +S11313200022802040020E0002E00132042A0BD089 +S1131330A918097D0029F8D00599914200DCB3E091 +S1131340010091400E43F0E7B246019802000432D6 +S11313503430002102C28242FCD10022019842634F +S113136082639900224A88500460A022A95C643AEE +S113137081540DA9AA7A0A701E4AD65C30001E4B0D +S1131380984730001D4B98474B46002B3CDD2E0000 +S1131390583698339846A84401239946AB464546A7 +S11313A0A046089C03E001340436AC422AD02378DA +S11313B0002BF8D00CAB4A469A7000230CAAD370C9 +S11313C013002022B21812781A704A465A703078E4 +S11313D019000B4B9847E6E7C10E000000040040DB +S11313E0D4940000E8940000F4940000E094000019 +S11313F0700D0020E49400005D250000D12400005D +S11314005526000044465D460A9B1B030B9A1202B4 +S11314101343029A134323600422A3681A42FCD1A3 +S1131420FF2323710422A3681A42FCD16B461B7E5E +S113143063710E9BE3600F9B2361A7611D4AA36840 +S11314401342FCD15346E3631022A3681A42FCD131 +S11314502B686363184AA3681342FCD16B68236446 +S11314600598002822DD1C350021144E32008A40E4 +S1131470A3681A42FCD104CD0B0010339B00E3187F +S11314805A6001318842F1DC00202DE617202BE65A +S1131490172029E6172027E6172025E6172023E63C +S11314A0172021E617201FE617201DE600201BE663 +S11314B0172019E640000200800004000001080023 +S11314C010B53C23C35C014CA04710BDF50E0000D1 +S11314D0F0B5C64600B580000E4BC7583B68DE6ABF +S11314E0BB6B7A6B13401E4000240B4B984602E002 +S11314F00434302C0AD04346E5583542F8D03B1921 +S11315005B68380098473B68DD62F1E704BC9046AD +S1131510F0BDC046700D0020F894000010B5002006 +S1131520014B984710BDC046D114000010B50120EE +S1131530014B984710BDC046D114000010B50220DD +S1131540014B984710BDC046D114000010B507499F +S11315500748084B9847084B1B78002B05D00022FE +S1131560054B1A700132054B1A7010BD4C950000E2 +S11315701C0D0020D1160000E10A0020E00A002022 +S113158010B507490748084B9847084B1B78022BAE +S113159005D00222054B1A70013A054B1A7010BD92 +S11315A0389500001C0D0020D1160000E10A00202F +S11315B0E00A002010B507490748084B9847084B34 +S11315C01B78012B04D00123054A1370054A1370BC +S11315D010BDC046289500001C0D0020D116000047 +S11315E0E10A0020E00A0020F0B5CE46474680B567 +S11315F085B08146884617001E000CAB1D7801ACEF +S113160020000B4B98474B46019343466360277277 +S1131610E67221002800074B9847002229000D9804 +S1131620054B984705B00CBC90469946F0BDC046A2 +S11316302D070000410700003D1F000010B50021E8 +S1131640014B984710BDC046691F000010B582B019 +S1131650124B01930A230093093B002200210A2024 +S11316600F4CA0470F4B01930B2300930A3B00221E +S113167000210B20A0470C4B01930C2300930B3B40 +S1131680002200210C20A0470A20084CA0470B2070 +S1131690A0470C20A04702B010BDC046B5150000FD +S11316A0E9150000811500004D1500003D160000ED +S11316B0034B1878C0B2002801D000221A7070477A +S11316C0E00A0020014B1878C0B27047E10A0020FC +S11316D00EB430B582B004000598124B984783B21B +S11316E0FF2B1AD80204120C01320F4D00212800DE +S11316F00E4B984706AA0192059928000C4B98476F +S11317002800084B984782B229002000094B9847CB +S113171002B030BC08BC03B01847FA20C000064B26 +S11317209847F5E7A5410000240B00201141000073 +S113173039420000A51B00001D20000070B5284A96 +S11317408023DB05136000235360FF2111810021F6 +S11317509372D372012424201454013014540130A0 +S1131760135401301354936205301354013013544D +S113177053611382D37611761177517613239376BE +S11317805177184B1363184B536301235B429363E4 +S1131790D36380235B03D360E1235B021362134EA4 +S11317A013493000134B984735682800124B98476B +S11317B01F2318408440114B1C603268D369002BEE +S11317C0FCD12B68022213432B60084C013A0C49CC +S11317D020000C4B98470C4920000C4B984770BDD7 +S11317E0E40A002002001600020017001C0D00206D +S11317F00014004241180000AD1E000000E100E0AA +S113180011180000B11C00005C950000D116000006 +S113181070B5064D2A78D2B2054C06492000064B15 +S1131820984729002000054B984770BDE20A002024 +S11318301C0D002058950000D1160000C91C0000A2 +S1131840F0B5DE4657464E464546E0B591B0050034 +S11318500C00160029600800BA4B98470200236860 +S11318600520DB0706D511B03CBC90469946A2463C +S1131870AB46F0BD236817309B07F4D4B249086A1D +S1131880971C0123BB4003430B620FA92D27F35D73 +S11318900B701432D3B202931800AC4B98470298E1 +S11318A0AB4B9847F05D0021AA4B9847F37A6B71D4 +S11318B02423F35CAB712523F35CEB71F37E2B7271 +S11318C0337F6B722B68984618009E4B98471430F0 +S11318D000220E2306A98C4663441A80328A02929F +S11318E08023DB019A4200D19AE00FD9C023DB01A7 +S11318F0029A9A4200D18EE080231B029A4200D0C1 +S11319001BE1032306930023079308E080239B0134 +S11319109A4200D011E1102306930F3B07933368DA +S11319200593F3689B4673690393337E04932623DC +S1131930F35C9A4673689946002B00D19CE080239F +S11319405B05994500D180E0737E002B02D0B37E05 +S1131950424693730E2306AA944663441B88424668 +S11319609381059B5A461343039A13434A461343F0 +S1131970029F1F43049B1B021F4353465B071F43E5 +S11319802723F35C002B01D104331F43737E9B0296 +S1131990327F52021343727F120213432422B25C39 +S11319A0520413432522B25C12041343B17AF27A2F +S11319B0114319433389FF2B00D181E08022520463 +S11319C0174319432C23F35C002B03D1624B9B7800 +S11319D09B0701D580231F432A68D369002BFCD1C0 +S11319E0434659602A68D369002BFCD143461F60E3 +S11319F00EAB80221A7000225A70DA709A70336B20 +S1131A000A93736B0B93B36B0C93F36B02930D9369 +S1131A1000270AAE63E008230693073B07937EE79B +S1131A2033680593F3689B4673690393337E049389 +S1131A302623F35C9A4673689946002B18D08023BA +S1131A405B05994501D0002025E02723F35C002B9A +S1131A5000D079E7336A1F00C0B2404B98470100B9 +S1131A600E2206AB9C46624438003D4B984712E078 +S1131A7008230693002307932723F35C002B0ED03F +S1131A80069B0093079B0E2206A98C466244B16A0A +S1131A90306A344FB847002800D0E4E654E7336A8C +S1131AA01F00C0B22D4B98470100069B0093079B73 +S1131AB00E2206A88446624438002A4FB847EAE753 +S1131AC0F37E002B00D17DE78023DB041F4379E7FD +S1131AD02000254B984707E00137042F0DD0F9B2B9 +S1131AE0BB0098590028F3D0431CF5D00EA9087008 +S1131AF0000CC0B21D4B9847EEE70023EB602B614E +S1131B006B61AB61EB612B62AB626B620022EB85B4 +S1131B10AB853033EA540133EA540133EA540133D8 +S1131B20EA542868074B984704001149114B984719 +S1131B30A400114BE550002095E6102306930023E2 +S1131B400793ECE6F50A0000000400405D25000060 +S1131B50D124000031090000002000417925000053 +S1131B60730800009D0800007D0900005526000050 +S1131B70D91C0000711E00007C0D0020C2791C23BA +S1131B80002A01D118007047C28D92B2173B002A77 +S1131B90F8D1026811850221137E0B42FCD0002388 +S1131BA0F0E70000F0B5CE46474680B583B00500A7 +S1131BB001911720002A04D103B00CBC9046994629 +S1131BC0F0BDEB790530002BF6D02C68013A93B2C6 +S1131BD0994600260127204B984611E0731C9BB2BE +S1131BE0019A915D6A79012A17D089B21E002800F2 +S1131BF01A4B98474B46013B9BB29946434513D039 +S1131C00237E3B42EAD1144B227E3A42E6D1012B99 +S1131C1019D0013B002BF7D1E0E70236B6B2019AA6 +S1131C20D35C1B021943E2E7237E9B070DD40A4BC6 +S1131C300221227E0A420AD1012B0AD0013B002B49 +S1131C40F7D10020B8E71220B6E70020B4E700205F +S1131C50B2E71220B0E7C046FFFF00007D1B000082 +S1131C60F8B504000D00160007680F4B9847A38DC4 +S1131C709BB2002B03D00D4B98470520F8BDA685D9 +S1131C800A4B9847656205223223E2542E3BBB750A +S1131C90237A002B01D02023BB75637A0020002B0C +S1131CA0ECD00823BB75E9E7492000008920000037 +S1131CB0931C9B00C31859603021012393401A00E0 +S1131CC0435C13434354704710B50122014B9847BA +S1131CD010BDC046611C0000F8B58000624BC558B9 +S1131CE02C68E369002BFCD1237EA67D1E403023A3 +S1131CF0EB5C3122AF5C1F40F30722D5EB8D9BB226 +S1131D00002B1CD0AA6A1378DBB2511CA962697932 +S1131D1001290ED09BB2DB05DB0D2385EB8D013B46 +S1131D209BB2EB85002B0CD1013323750133A375D2 +S1131D3007E0517809020B430232AA62EBE7012360 +S1131D402375B30706D50223237500223133EA54E1 +S1131D50FB071AD4730765D5AB8D9BB2002B5FD0FC +S1131D60638BDBB21A0714D43F221340002B34D008 +S1131D709A0711D51A223223EA54303B63837B0736 +S1131D8050D528006B6998474CE02800EB689847C9 +S1131D90E0E737221340E9E75A0705D51E2232232C +S1131DA0EA542E3B6383EAE7DA0705D5132232238C +S1131DB0EA54313B6383E2E7DA0605D54222322353 +S1131DC0EA54223B6383DAE720221A42D7D0213235 +S1131DD03223EA54123B6383D1E7238DDB05DB0D09 +S1131DE0DAB2696A0A706A6A511C696269790129FE +S1131DF010D0AB8D013B9BB2AB85002B12D10433C9 +S1131E00237500222E33EA54BB070BD528002B6917 +S1131E10984707E01B0A53706B6A01336B62E8E76B +S1131E2004232375F30604D5102323752376FB06B8 +S1131E300ED4B30604D52023237523763B070BD495 +S1131E40330704D5082323752376BB0608D4F8BDCD +S1131E502800EB699847ECE72800AB699847EFE75F +S1131E602B6A28009847F2E77C0D00207047000099 +S1131E70F0B50A4B1B78002B0CD1094F094E0A4DC3 +S1131E800024DE515A1914600433182BF9D10122AD +S1131E90024B1A708000024BC150F0BD240C00208C +S1131EA0280C00206D1E00007C0D002000B583B0BE +S1131EB009236A461370013353700133937001335D +S1131EC0D3700133137101335371034B98476B463D +S1131ED0185603B000BDC046F50A000010B5024B09 +S1131EE01B680020984710BD280C002010B5024B39 +S1131EF05B680120984710BD280C002010B5024BE8 +S1131F009B680220984710BD280C002010B5024B96 +S1131F10DB680320984710BD280C002010B5024B45 +S1131F201B690420984710BD280C002010B5024BF3 +S1131F305B690520984710BD280C00201723002A50 +S1131F4001D0180070478B00064A9B58002B03D021 +S1131F50834205D01D23F4E7890088500023F0E76D +S1131F600023EEE79C0C00201723002901D0180061 +S1131F70704700221F2800D8024A01238340D360FF +S1131F800023F4E70018004070B50022104B1A70CB +S1131F90002310491F25104E0D4C0AE00D4908E09E +S1131FA023780133DBB223700F2B10D800211F2BB1 +S1131FB0F4D9280018400122824008691042EFD069 +S1131FC00A619B009B59002BEAD09847E8E770BD53 +S1131FD0940D0020001800409C0C002070B50020D7 +S1131FE0084B98470500084CFA218900A047074B85 +S1131FF0186007492800A047064B18600522064BC5 +S11320001A6070BD45240000512800000000002023 +S113201040420F000400002010E000E030B5084BFF +S11320201C68084A002580214902013807D3002C86 +S1132030FBD05460956013680B42FCD0F5E730BDCB +S11320400000002010E000E00C4B1B68002B06D1C0 +S1132050EFF31083002B07D00022094B1A70074AB4 +S1132060136801331360704772B6BFF35F8F0022A9 +S1132070044B1A700132024B1A70F0E7400C002036 +S1132080440C002008000020084B1A68013A1A602A +S11320901B68002B09D1064B1B78002B05D00122AD +S11320A0044B1A70BFF35F8F62B67047400C002078 +S11320B0440C002008000020F0B583B001AC0125D9 +S11320C065700027A770257021003E20064EB0479A +S11320D08022D205054B9A612770657021000F207C +S11320E0B04703B0F0BDC046F12000008044004179 +S11320F000B583B001AB80221A700A785A704A780E +S11321009A708A78DA701900014B984703B000BDC1 +S11321105526000010B5082803D880001C4B1B5816 +S11321209F46002032E01B4B18692FE01A4B1B6AB4 +S11321309B059B0F1948D84028E0164B586925E0A9 +S1132140144B1B6800209B0720D513491022CB6831 +S11321501A42FCD00F4B1A6824231340042B01D0DD +S11321600F4813E000200F4B98470A4B9B681B0451 +S11321701B0C58430AE05023074AD35C00205B073A +S113218004D5044BD86801E08020000210BDC0468D +S11321907C950000480C00200008004000127A00E2 +S11321A0006CDC027925000070B50C490B6A0478D8 +S11321B0857840780122104080014026B3430343D0 +S11321C02A40D20180208343134303222240120277 +S11321D00348034013430B6270BDC046000800402F +S11321E0FFFCFFFF082803D88000254B1B589F469F +S11321F0172044E0234A136A02210B431362002090 +S11322003DE0204A936902210B439361002036E0AC +S11322101C4A138A02210B43138200202FE0194A1F +S1132220938A02210B439382002028E016490B680D +S1132230022213430B60134B9A8419000E32CB68AD +S11322401A42FCD0104A91680E4BD96252689A62C5 +S113225000229A8419001032CB681A42FCD00A4B2F +S11322601B689BB2074A9384002008E00549442276 +S11322708B5C022003438B54002000E00020704755 +S1132280A095000000080040480C002030B585B03F +S1132290C222D2001A4B9A601A4A53681E218B43F9 +S11322A0536001236A4613700024174DE0B2694657 +S11322B0A8470134252CF9D103A800244470012532 +S11322C085700470114B98470620114B9847114BA9 +S11322D09847114B1C725C729C72DC7201956B46C0 +S11322E05C7006236A4613701472547269460020A7 +S11322F00A4B984700200A4B984705B030BDC046AA +S113230000080040004000415D250000A9210000B4 +S1132310E5210000252300000004004049230000BB +S113232001240000064A936908210B4393610122AA +S1132330044B1A7019000B781342FCD17047C04645 +S113234000040040000C004070B5060004000D7845 +S11323502D0205434B78002B02D08023DB021D4362 +S11323604B7A002B02D080231B031D4348680128AD +S113237010D9431E184234D1022830D90223002236 +S113238001325B009842FBD81202324314008023CE +S11323905B031D430B7A002B02D080239B031D4358 +S11323A0134A53785BB2002BFBDB124B9847124B5A +S11323B01E700F4A53785BB2002BFBDB0C4B9C6006 +S11323C01A0053785BB2002BFBDB094A5368802167 +S11323D049020B401D435560084B984770BD0022CD +S11323E0D2E70402344380239B021D43D2E7C04654 +S11323F0000C004049200000080C00408920000027 +S113240010B504000B4A53785BB2002BFBDB0A4B7C +S113241098470A4B1C70074A53785BB2002BFBDBCE +S1132420044A516880235B020B435360044B984772 +S113243010BDC046000C004049200000040C0040C0 +S11324408920000070B504001A4A53785BB2002B4F +S1132450FBDB194B9847194B1C70164A53785BB237 +S1132460002BFBDB134E7068C004C00E144B98475E +S11324700500124B1C707668F602F60F114B1C70A7 +S11324800C4A53785BB2002BFBDB0A4B9C6824029A +S1132490240C0D4B9847002E07D1012C07D921009D +S11324A028000A4B9847050001E00134E540280064 +S11324B070BDC046000C004049200000040C0040E0 +S11324C015210000080C004089200000512800005C +S11324D010B50400064B9847064B1C70064A5388F7 +S11324E08021C9010B435380044B984710BDC0465B +S11324F049200000020C0040000C0040892000002C +S113250010B504000F4B98470F4B1C700F4A5388AB +S11325101B05180F53880E490B40538053880D49EF +S11325200B40538011008022D2014B881342FCD10E +S113253006494A8803020648024013434B80064B6F +S1132540984710BD49200000020C0040000C0040D8 +S1132550FFF0FFFFFFBFFFFF8920000010B50C78DC +S113256024020443024B9847A4B2024B5C8010BD82 +S113257001250000000C004010B50400064B9847EC +S1132580064B1C70064B5C882405240F054B9847AA +S11325902000054B984710BD49200000020C004064 +S11325A0000C0040892000004524000030B5D37899 +S11325B0002B35D11378802B29D01B06802464028C +S11325C0234354780225AC4306D19478002C20D1BF +S11325D08024A402234341605478013C012C1CD97B +S11325E00D042D0CA024E4052C431C4384620D0C23 +S11325F0D02424062C431C438462D478002C22D19A +S11326005B031CD59378012B1ED0416117E0002396 +S1132610D7E7C024E4022343DDE70D4C2340DFE782 +S113262041600C04240CA023DB05234383620C0CBF +S1132630D0231B0623438362D378002B03D1537822 +S1132640013B012B02D930BD8161F8E78160FAE7D3 +S1132650FFFFFBFF10B50A00C1090023002904D1C4 +S11326604309DB0105498C4663441F2420400121B2 +S113267081401800024B984710BDC04600440041F9 +S1132680AD2500007047000010B5054B9847054B79 +S11326909847054B9847054B9847054B984710BDFD +S11326A08D220000B920000085260000C10600002C +S11326B085260000FEE70000F8B52A4A2A4B9A4214 +S11326C011D01A00294B9A420DD2294A03339B1A7E +S11326D09B0801339B000022234822498C588450D4 +S11326E004329A42FAD1234A234B9A420AD2D34360 +S11326F021495B1803218B4304339B18002102C238 +S11327009342FCD11D4AFF211D4B8B439360FD393D +S113271090235B001B4AD1501B4AD3780325AB435B +S113272002242343D370D3780C27BB4308263343B6 +S1132730D370164B987B3022904320221043987319 +S1132740997BB943314399739A7BAA4322439A7381 +S11327500F4A536880210B4353600E4B98470E4B2E +S11327609847FEE71C9B000000000020B8090020E9 +S113277004000020B8090020C00D002000ED00E096 +S1132780000000000070004100500041004800417A +S11327900040004145400000C12700000300064AF4 +S11327A01268002A04D0044A1068C31813607047E2 +S11327B00249014A1160F6E7600C0020C02D002098 +S11327C070B5174B9847174B98470122164B1A7050 +S11327D0BFF35F8F62B6154B9847154B9847154B5F +S11327E09847154B9847154C154D164E07E0002099 +S11327F0144B9847144B98470A20144B9847A0470A +S11328000028F7D0A847012807D00028EFD00228D5 +S1132810F0D102200B4B9847ECE70120B047E9E7E1 +S113282089260000DD1F0000080000203D1700007D +S1132830D90D00004D160000710B0000B116000008 +S1132840C5160000410D0000090C00001D20000009 +S1132850002243088B4274D303098B425FD3030ADB +S11328608B4244D3030B8B4228D3030C8B420DD3EE +S1132870FF22090212BA030C8B4202D3121209027C +S113288065D0030B8B4219D300E0090AC30B8B42BA +S113289001D3CB03C01A5241830B8B4201D38B0368 +S11328A0C01A5241430B8B4201D34B03C01A52410D +S11328B0030B8B4201D30B03C01A5241C30A8B4250 +S11328C001D3CB02C01A5241830A8B4201D38B023B +S11328D0C01A5241430A8B4201D34B02C01A5241DF +S11328E0030A8B4201D30B02C01A5241CDD2C30951 +S11328F08B4201D3CB01C01A524183098B4201D3CD +S11329008B01C01A524143098B4201D34B01C01AB7 +S1132910524103098B4201D30B01C01A5241C3082F +S11329208B4201D3CB00C01A524183088B4201D39E +S11329308B00C01A524143088B4201D34B00C01A8A +S11329405241411A00D20146524110467047FFE7F6 +S113295001B5002000F006F802BDC0460029F7D0FA +S113296076E770477047C046F0B5CE464746150433 +S11329702D0C2E0080B50704140C3F0C9946030C53 +S11329807E435D43674363437F19340CE4199C46DB +S1132990A54203D980235B029846C4444B46514365 +S11329A043433604360C250C24046544A4195918F1 +S11329B0491920000CBC90469946F0BD0F4BD0B588 +S11329C00400994206D9430504D08023C40AE402D2 +S11329D01B011C43080001F055FA0022084B00F0CB +S11329E0D1FF06000F00200001F04CFA32003B003A +S11329F000F0B8FC01F07EFAD0BDC046FFFF1F0016 +S1132A000000F041F0B5C6464E024702760A7B0A42 +S1132A104400C50FF7004800984600B5240E2A006C +S1132A20DB00000EC90FBC468D4267D0221A002A73 +S1132A3000DCA5E000283AD1002F00D193E0511E1C +S1132A40002900D0BCE00124DB1B5A0146D59B01C0 +S1132A509E09300001F0D8FA05388640844200DD32 +S1132A609DE0041B320020200134E240041BA640F8 +S1132A7033005E1EB341002413435A0704D00F22CF +S1132A801A40042A00D004335A0129D50134FF2CFA +S1132A9000D181E02A009B015B0AE4B25B02E405F9 +S1132AA0580AD2072043104304BC9046F0BDFF2CC3 +S1132AB0E3D080213800C904084384461B2A00DD82 +S1132AC082E020206146D140821A60469040020094 +S1132AD0501E82410A439B1A5A01B8D45A07CED1D8 +S1132AE0DE082A00FF2C3AD1002E00D1AEE080236C +S1132AF0DB0333435B025B0AFF24CFE7211A00297F +S1132B0052DD002831D0FF2CB7D080203E00C00415 +S1132B100643B4461B2900DDAAE020266046C840CF +S1132B20711A66468E4031004E1EB14101435B1856 +S1132B305901D3D50134FF2C00D187E00122784913 +S1132B401A405B080B40134397E7002C00D0A7E022 +S1132B50002B00D0B6E03B1E62D100260022730297 +S1132B605B0AE4B29AE7140087E7002F4DD0481EB1 +S1132B70002857D1634401245A01AFD50224DDE76C +S1132B80002A24D1621CD2B2012ADEDDDE1B7201CE +S1132B9035D5FE1A0D005CE72A0000237EE73300DA +S1132BA0604A241A134068E7002963D1611CC8B243 +S1132BB001284EDDFF2949D063445B080C005CE723 +S1132BC0FF2A41D00A0079E701229B1A84E7002CEE +S1132BD01DD0FF2822D08024E404524223431B2A20 +S1132BE000DD8AE01C002025D440AA1A93405A1E16 +S1132BF09341234362460400D31A0D0025E7002EB7 +S1132C0000D026E700220024A9E70C0035E7002BBA +S1132C104DD0D243002AEDD0FF28E0D16346FF24F3 +S1132C200D002AE7FF290FD0010073E7002B61D0C4 +S1132C30FF24002F00D120E780224146D203114215 +S1132C4002D0164200D13B00FF2416E7FF240023E4 +S1132C5024E7002CEAD1002B58D0002F00D10CE738 +S1132C6063445A0100D439E72E4A0C00134004E7A8 +S1132C7001215CE7002C1ED1002B40D0C943002960 +S1132C800BD0FF2836D01B2947DC1C002026CC4063 +S1132C90711A8B40591E8B4123436344040047E758 +S1132CA0002B18D13B1E2DD00D00FF24E5E63B0080 +S1132CB004000D00E1E6FF281CD08024E40449420E +S1132CC02343E0E7002F00D1D7E6DE1B72011FD5B6 +S1132CD0FB1A0D00D1E6FF24002F00D1CDE680229F +S1132CE04046D2031042AFD01642ADD13B000D0096 +S1132CF0FF24C2E66346FF24BFE601237AE73B00D4 +S1132D000400BAE680260022F603F0E63B00B4E6AF +S1132D10331E00D0E2E6002221E70123BDE7C046CE +S1132D20FFFFFF7DFFFFFFFBF0B557464E46DE4633 +S1132D304546E0B544024300C60F83B00F1C640A45 +S1132D401B0EB24653D0FF2B27D08022E400D204BE +S1132D5014437F22524290469844002399469B464E +S1132D607D027800FB0F6D0A000E009324D0FF282B +S1132D7046D080230021ED00DB041D437F38474605 +S1132D80381A4F460F43BF00B9463300009A874FA5 +S1132D9053404A46BA5801939746002C4ED1082313 +S1132DA09946F7339846FD3B9B467D027800FB0F1E +S1132DB06D0A000E0093DAD1002D26D100200121E6 +S1132DC03300009A7A4F53404246101A4A460A4347 +S1132DD09200BA581D009746009B2C009A468B46D9 +S1132DE05B46022B31D15346FF21002438E0002CEE +S1132DF017D1042399460023984601339B46AFE735 +S1132E00FF20002D0BD10221DAE7280001F0FCF8A5 +S1132E10431F9D4076235B42181A0021AFE703212C +S1132E20ADE7200001F0F0F8431F9C4076235B429D +S1132E301B1A9846002399469B4691E70C23994612 +S1132E40F3339846FC3B9B468AE7032B00D1A5E06D +S1132E505546012B00D081E00123002100242B40A2 +S1132E606402C905600ADB070843184303B03CBC8D +S1132E7090469946A246AB46F0BD80240023E40365 +S1132E80FF21EDE7FF210024EAE70123591A1B295A +S1132E9066DD019A134000210024E1E78023DB036F +S1132EA01C4238D01D4251D01C436402640A3300D2 +S1132EB0FF21D5E763016C01A3423BD21B2600210D +S1132EC0013801251F0049005B00002F01DB9C42F3 +S1132ED001D81B1B2943013E002EF3D11C00631EA5 +S1132EE09C410C4301007F310029CEDD630704D0EF +S1132EF00F232340042B00D00434230103D5010005 +S1132F002C4B80311C40FE290DDD0123019AFF2149 +S1132F1013400024A4E78023DB031C436402640AF7 +S1132F203300FF219CE70123019AA401640AC9B27A +S1132F30134095E71B1B1A260121C2E7009B8B4611 +S1132F409A4600244CE76302E5D500258024E40377 +S1132F502C436402640A009BFF2181E70195C1E7C9 +S1132F6023002020CB40411A8C40611E8C411C431D +S1132F70630704D00F232340042B00D004346301DF +S1132F8005D50123019A01211340002468E7012398 +S1132F90019AA401640A1340002161E78023DB0342 +S1132FA01C436402640A5346FF2159E7C495000098 +S1132FB004960000FFFFFFF7F8B557464E46454616 +S1132FC0DE46E0B54702460088467F0A360EC40F47 +S1132FD0002E47D0FF2E24D0FB008027FF041F4380 +S1132FE0002399469A467F3E43465D025800DB0F14 +S1132FF06D0A000E984643D0FF283BD0EB00802595 +S11330000022ED041D437F383618731C41469B464D +S11330104B46614013430F2B64D875489B00C3583B +S11330209F46002F42D108239946063BFF269A4625 +S1133030DAE74146022A28D0032A00D1CEE0012A49 +S113304000D0ACE0114000200022CCB24002D205F6 +S1133050400AE407104320433CBC90469946A246EC +S1133060AB46F8BD002F15D104239946033B002637 +S11330709A46B9E7FF200222002DC5D00322C3E7F8 +S1133080002D19D100200122BEE70124FF220C40AB +S11330900020DBE7380000F0B7FF7626431F9F408F +S11330A000237642361A99469A469DE70C239946A0 +S11330B0093BFF269A4697E7280000F0A5FF431F27 +S11330C09D4076235B42181A00229DE7802000244D +S11330D0C003FF22BAE73D005246ABE73D002100A2 +S11330E05246A7E73B0C9C462A04120C2B0C1400F6 +S11330F0604665463F043F0C7C4342435D437B434B +S1133100270C9B18FF18BA4203D980235B029C4604 +S1133110654424043A04240C121993015C1EA3414F +S11331203F0C920E7D191A43AD0115432B0104D5B2 +S113313001235E466A081D40154332007F32002A8F +S113314025DD6B0704D00F232B40042B00D004355E +S11331502B0103D53200274B80321D40FE2A94DC1C +S11331600124A801400AD2B20C406FE78020C003BA +S1133170074207D0054205D128434002400A44468D +S1133180FF2263E738434002400AFF225EE701243E +S1133190A31A1B2B05DD0C400022002056E75E46D7 +S11331A0CBE72A002020DA40C31A9D402B005D1E85 +S11331B0AB4113435A0704D00F221A40042A00D00B +S11331C004335A0104D5012401220C4000203DE7B8 +S11331D001249B01580A0C40002237E78020012477 +S11331E0C00328434002400A0C40FF222EE7C04699 +S11331F044960000FFFFFFF741024300C20F490A53 +S11332001B0E00207E2B0DDD9D2B0CDC802000048A +S11332100143952B0ADC9620C31AD9404842002A60 +S113322000D108007047034BD018FBE7963B994048 +S1133230F4E7C046FFFFFF7F70B5002830D0C31706 +S1133240C4185C40C50F200000F0DEFE9E231B1A4C +S1133250962B0DDC9622D21A94402A006402640A4A +S1133260DBB26402DB05600AD2071843104370BD69 +S1133270992B19DC9922D21A002A29DD94402200C4 +S1133280144C1440510704D00F210A40042A00D0E2 +S11332900434620113D4A401640ADBB22A00E0E717 +S11332A0002200230024DCE705222100121AD14069 +S11332B0B922D21A9440621E94410C43DAE7054BBA +S11332C02A001C409F23A4011B1A640ADBB2C8E72E +S11332D02200D5E7FFFFFFFB10B5041E27D000F046 +S11332E093FE9E231B1A962B0ADC9622D21A944034 +S11332F06402640ADBB26402DB05600A184310BD91 +S1133300992B17DC9922D21A002A27DD9440220037 +S1133310134C1440510704D00F210A40042A00D052 +S11333200434620112D4A401640ADBB2E3E700238B +S11333300024E0E7B9222100D21A91400A00511E6C +S11333408A410521091ACC401443DBE7044B1C4095 +S11333509F23A4011B1A640ADBB2CCE72200D7E73F +S1133360FFFFFFFBF8B54546DE4657464E460C03C5 +S1133370E0B54E00C90F88460D00610A440F0C43A6 +S1133380C70019035800DB0F9B464B0A510F0B4330 +S1133390760D400D1900D200D84500D1AEE0351AA3 +S11333A0002D00DCF6E000280FD1134300D1DBE050 +S11333B06B1E002B00D037E1BA1A9742BF41641A42 +S11333C07F42E41B0126170024E0C64B9E424DD0E9 +S11333D080231B041943382D00DD07E11F2D00DD78 +S11333E038E12020431B9A460B00504683409946FF +S11333F013004846EB401843030050468240501ED9 +S11334008241E9401A43BA1A611A9742A44117004B +S113341064420C1B230262D56402650A002D00D1AC +S1133420DFE0280000F0F0FD0300083B1F2B00DD67 +S1133430D2E020223C00D21A9D40D4409F40254334 +S11334409E4200DDC4E09E1B731C1F2B00DDF1E0D7 +S1133450202238002900D21AD840914097402C00ED +S11334600143781E8741DC4000260F437B0709D0C7 +S11334700F233B40042B05D03B1DBB42BF417F4281 +S1133480E4191F0023022CD5964B01369E4200D12D +S11334909AE04546944BFF081C4060077605640299 +S11334A00743240B760D00212403230B0C0D8F4AB4 +S11334B024051C431440330523435B00ED075B08DC +S11334C02B43380019003CBC90469946A246AB46B3 +S11334D0F8BD6446044300D111E2040067467B074B +S11334E0C6D145466007FF080743E4087D4B9E426A +S11334F030D024037605240B760DD4E7331A9A468C +S1133500002B78DD002831D076488642AED080206A +S1133510000401435346382B00DCE9E00A43511E02 +S11335208A410021D219BA42BF4109197C421700CD +S11335300C192302D3D56B4B01369E4200D13AE1DC +S11335400120694B1C407B0807401F43E0070743E9 +S113355064088BE723003B4300D1CBE180221203B4 +S113356014432403240B9EE72E007FE70800104336 +S113357000D1B4E0581E002800D0DEE0BA18BA42E8 +S11335809B4164185B42E418170001262302A6D568 +S11335900226D5E7002D6ED1701C4005400D012890 +S11335A000DCF9E0B81A844687428041E51A4042BB +S11335B02D1A280200D489E0D71BBA4292411C1B61 +S11335C05242A51AD84629E74546002400276AE74F +S11335D0454CF61A2C4049E73D0028388540002721 +S11335E02EE7380000F010FD20301DE70A43511E7D +S11335F08A41002107E7002B00D0F3E0701C43054B +S11336005B0D012B00DCADE0364B984200D1D1E0DC +S1133610BA18BA42BF4164187F42E419E707520856 +S113362017436408060021E72E48854200D193E041 +S11336301D00D0E629001F3EF140202B00D18DE073 +S11336404022D31A9D402F437D1EAF4100240F43D7 +S1133650002644E72B000800203BD8400300202D1F +S113366000D17DE04020451BA9400A43511E8A41F8 +S113367000211A43C7E6002E50D01A4EB04257D04C +S113368080266B429946360434434B46382B00DD82 +S1133690D6E01F2B00DD35E12026F51A2600AE40CA +S11336A0B2463E00DE40AC46350056462E436546E3 +S11336B0AF407D1EAF41DC403743D71BBA42924135 +S11336C00C1B5242A41A0600D846A3E66446674679 +S11336D02C4300D0A2E600250026002706E71E00A2 +S11336E0C4E6C046FF070000FFFF7FFFFFFF0F8017 +S11336F01F2B63DC2020C31A080098409C46834695 +S113370053461000D84003005846184363469A4075 +S1133710531E9A4153460243D94003E726003E43D1 +S113372006D0EB439946002BC7D0944EB042ACD19F +S11337300C0017000600D84698E6904B9A450BD02B +S11337408246E7E6002800D09EE01800104300D12E +S1133750E9E01C001700D846884E87E6002572E78A +S1133760002182E723003B43002E00D0ABE0002B76 +S113377000D1E7E00B00134300D177E6BA18BA4250 +S1133780BF4164187F42E419230200D4F2E07C4B69 +S113379017001C40060069E620003843002ED1D1F2 +S11337A000285BD11C00144300D1A8E01C001700C2 +S11337B0D8465BE606000024002797E650460B0037 +S11337C02038C34099465346202B00D195E040232E +S11337D050461B1A99400A43511E8A414B46002108 +S11337E01A439FE6002E30D126003E4367D0DB43C8 +S11337F09A46002B1CD0614EB04260D05346382B01 +S113380000DD96E01F2B00DD9FE02026F31A260042 +S11338109E409C46B34653463E00DE4033005E461F +S11338201E4363469F407B1E9F415346DC40374303 +S1133830BF189742924164185242A418060078E6D1 +S113384027437C1EA741002437E74C4EB04236D0B4 +S113385080265B4236049A463443CFE7180010436F +S113386000D103E6B81A84466745AD41E01A6D42BB +S1133870401B050200D42CE6D71BBA4292411C1B04 +S11338805242A41AD846F1E51800104300D163E768 +S1133890F808670707438020E4080003044208D0BF +S11338A0DD08054205D1D208590711430F002C0049 +S11338B0D8467B0FE4001C43FF00304ED6E50C00D5 +S11338C017000600D2E5002B38D00B00134300D1BB +S11338D042E7F808670707438020E408000304422E +S11338E0E7D0CB080342E4D1D208490711430F00C3 +S11338F01C00DEE700270024D5E500216BE7002546 +S11339000027F3E54E462500203EF5404B462E00A9 +S1133910202B2DD04025ED1AAC4027437C1EA74117 +S113392000243743C9E6802400252403134E0027CE +S1133930DCE527437C1EA741002479E70C0017002F +S11339400E4E93E50C00170090E556462300203EEA +S1133950F34099465346202B0ED0402356469B1BDA +S11339609C4027437C1EA7414B4600241F435FE72E +S11339700024D2E71700B2E50024F2E7FF070000B5 +S1133980FFFF7FFFF0B557464546DE464E46E0B59D +S11339900C0398464E00230B87B0070092469B46C3 +S11339A0760DCD0F002E6BD06D4B9E4235D080240A +S11339B05B46420F2404DB0014431C43C3009946B6 +S11339C0684BA3469C460023002766440293434663 +S11339D01C035A00DB0F5046240B520D984600D1AD +S11339E076E05F4B9A426DD08023410F1B040B435A +S11339F05C49E4008C461C43C300002062444146F9 +S1133A00B6186940721C0191944607430F2F00D9E0 +S1133A10B0E0554ABF00D25997465B4603439946E6 +S1133A2000D087E000239B46023308270293CEE7A9 +S1133A3042460192022867D0032800D10EE20128F1 +S1133A4000D062E10023002400229946019901403C +S1133A50CDB2002112030B0D120B1B051343434A75 +S1133A60240513401C436400ED0764082C434846B6 +S1133A70210007B03CBC90469946A246AB46F0BD37 +S1133A80034399464FD05B46002B00D189E1584649 +S1133A9000F0BAFA03000B3B1C2B00DD7AE11D2277 +S1133AA0D31A3A0001005C46DA4008398C4013000E +S1133AB08F4023439B46B94600232D4E0027361AD8 +S1133AC0029384E7534623432AD10024022096E735 +S1133AD05346234320D0002C00D157E1200000F0AE +S1133AE093FA03000B3B1C2B00DD49E11D21CB1A8B +S1133AF051460200D9405346083A944093400C433F +S1133B001B4A121A00207AE70125019B144C1D4020 +S1133B100023002299469CE70024002201206EE73E +S1133B20534603206BE700239B46013304270026FA +S1133B3002934CE7032381460C27029347E7802234 +S1133B400023002512039946054C82E75C464B4648 +S1133B5002986FE75C464B46019502986AE7C046B7 +S1133B60FF07000001FCFFFF84960000FFFF0F80A9 +S1133B700DFCFFFF4A464946170C1A0C1B041B0C8C +S1133B8008041900000C41431500884619007D43C0 +S1133B907943039589462900150045434D44029510 +S1133BA045462D0CAA46029D5544A94506D98A4688 +S1133BB0802149028946CA4451460391290C049143 +S1133BC0414609042D04090C88462900250C2404C7 +S1133BD04144240C05912100414388462100794346 +S1133BE08A466843414650448146080C48446F4322 +S1133BF0824503D98021490289464F44010C8946F4 +S1133C0039004944029141460F0404993F0C884607 +S1133C100004C01980444146049159460F0C09041C +S1133C20090C884659438A4639005143894641461E +S1133C304A435146090C8B467B43D2185A4493425B +S1133C4003D980235B029B46D94451460904090CDD +S1133C508A46414661437C43130C12044B4452444C +S1133C60A1468A463C0041466C434D4351464D446F +S1133C700F0C7D19A94503D9802149028846444483 +S1133C80049F0399B84641448B4683458041414291 +S1133C908846514608042F04000C3F1858460299E0 +S1133CA010188946904292414F44BA46524299466E +S1133CB09346C244D144CB448F42BF41C24589415B +S1133CC099459B41934592417F4249422D0C524272 +S1133CD00F435B4213437F19FF185B463C19DB0D0E +S1133CE0059A64021C43430213435D1EAB415A46CA +S1133CF0C00D034352021343E20156D501205A0872 +S1133D0003401343E207134364085A4860440028FD +S1133D104DDD5A0709D00F221A40042A05D01A1D76 +S1133D209A429B415B42E4181300E20104D58020CF +S1133D30514AC00014406044504A904200DDE3E61A +S1133D400125DB0862071A436402019B9146220B9A +S1133D504405640D1D407CE680225946120311423D +S1133D6008D0144206D122431203120B4546994649 +S1133D70434C6EE65B461A431203120B404C68E652 +S1133D8003005446283B9C400023B9E600F03CF96C +S1133D902030A6E60300283B9F400023BB469946FB +S1133DA08AE600F031F9203074E6B446ADE7012527 +S1133DB02A1A382A06DD019B00241D400023002214 +S1133DC0994646E61F2A21DC20252000AD1A1E0054 +S1133DD0AB40A840D6405D1EAB4130431843D440AD +S1133DE0430709D00F230340042B05D00300181DFB +S1133DF098429B415B42E418230221D50125019B93 +S1133E0001241D4000230022994622E61F2521009B +S1133E106D42281AC1400800202A1DD05F35AA1A15 +S1133E20944023435C1EA341072503431D40002205 +S1133E30002D09D00F2200241A401800042AD6D1DC +S1133E40030065076402220BDB082B430125994616 +S1133E50019B00241D40FCE50024E2E780220125AB +S1133E601203224301991203120B0D409946044C8C +S1133E70EFE5C046FF030000FFFFFFFEFE07000062 +S1133E80FF07000010B5041E28D000F0BDF8154B44 +S1133E90154A1B1AD21A1F2A15DD144AD21A944045 +S1133EA0002224035B05240B5B0D00211000240376 +S1133EB00A0D240B120522430D4C1B05224013430B +S1133EC05B00590810BD210091400A000B21081A1B +S1133ED0C4405B052403240B5B0DE6E700230024A8 +S1133EE00022E2E71E040000330400001304000073 +S1133EF0FFFF0F80F0B54C00640D0B03621C450FEF +S1133F005B0A52052B43C90FC500520D012A28DD57 +S1133F103A4AA618FE2E1BDC002E3EDD800102006C +S1133F20501E82416D0F2A43DB0013435A0704D00D +S1133F300F221A40042A00D004338022D2041A40EB +S1133F405AD00136FF2E03D09B015B0AF4B201E084 +S1133F50FF2400235802E405400AC907204308430C +S1133F60F0BD002C07D01D43F2D08020DB0080047C +S1133F700343FF26DAE72B4303D00523DB08FF2C9A +S1133F8003D05B025B0AE4B2E4E7002B32D080206A +S1133F90C00303435B025B0ADCE73200173214DB25 +S1133FA080221E2712041343BF1B1F2F0FDC144A49 +S1133FB0944664442A00A5402E00A340751EAE41D9 +S1133FC0FA40334313430026B0E70024D5E7022226 +S1133FD05242961B1A00F240202F09D00948844609 +S1133FE06444A3402B435D1EAB41002613439DE76D +S1133FF00023F7E70023ADE73400BFE780FCFFFFB1 +S113400082FCFFFFA2FCFFFF1C2101231B0498423A +S113401001D3000C10391B0A984201D3000A083955 +S11340201B09984201D30009043902A2105C40180C +S11340307047C046040302020101010100000000B0 +S11340400000000070B50D4E0D4D0024AD1BAD10E9 +S113405005D0A300F35801349847A542F9D105F0DF +S113406047FD084E084D0024AD1BAD1005D0A3003C +S1134070F35801349847A542F9D170BDFC9A000069 +S1134080FC9A0000FC9A0000049B0000F0B50500B7 +S11340900F2A2FD90B0003439B0734D116000C00C1 +S11340A00300103E350901352D01451927681F60AD +S11340B067685F60A7689F60E7681034DF6010334B +S11340C09D42F3D10F239E4310368519891913405D +S11340D0032B1AD91E1F0023B4080134A400CF589F +S11340E0EF500433A342FAD10324A643331D2240E4 +S11340F0C918ED18002A05D00023CC5CEC54013318 +S11341009342FAD1F0BD0500F6E71A00F2E7C04683 +S1134110F0B5830743D0541E002A3FD0CEB202002C +S1134120032502E01A00013C38D3531C16702B42BD +S1134130F8D1032C2AD9FF220A40150215432A0478 +S113414015430F2C14D927001A00103F3E090136DD +S113415036019E19156055609560D56010329642FF +S1134160F8D10F2297431037DB191440032C0DD9D3 +S11341701A00271FBE080136B6009E1920C2B2429B +S1134180FCD1032297430437DB191440002C05D0DB +S1134190C9B21C19197001339C42FBD1F0BD140043 +S11341A00300C6E710B5830725D00378002B24D07D +S11341B00300032102E01A78002A1AD001330B42CB +S11341C0F9D119680E4A0F4C8A188A43224206D143 +S11341D0043319680A4A8A188A432242F8D01A001A +S11341E01B78002B03D0013211780029FBD1101A5F +S11341F010BD181AFCE70300E3E70020F8E7C04607 +S1134200FFFEFEFE8080808030B59BB0009104915B +S113421008496D4602910591012182244942E981B0 +S1134220A4006946AC8100F045F80023009A13709D +S11342301BB030BDFFFFFF7F10B504001300034A1D +S113424010680A002100FFF7DFFF10BD0C000020FA +S1134250034B10B5002B02D0024800F005F810BD46 +S1134260000000007942000010B501000023002284 +S1134270002001F023FB10BD70B5094B094CE41A72 +S1134280A41009D0084AA518AD00ED182B68013C0C +S11342909847043D002CF9D105F034FC70BDC046AC +S11342A0109B0000149B0000FFFFFF3F7047C046B7 +S11342B07047C046F0B5DE46454657464E46E0B523 +S11342C0C3B00D00069114000F93099002F0DEFBB9 +S11342D0036818001993FFF765FF1890AB891B0654 +S11342E005D52B690793002B01D101F063F832AB9C +S11342F025930023A34625AFBB607B6014931693DC +S1134300159332AE17931A930A935B461B785C4657 +S1134310002B1CD0252B02D119E0252B03D001340E +S11343202378002BF9D15B46E51A10D05B46336045 +S1134330BB6875605B19BB607B6801337B60072BCE +S11343402EDC08360A9B9C46AC4463460A932378C9 +S1134350002B2ED0631C9B46002316AAD377012280 +S113436052429246002200210B9220329146203282 +S113437063788846002000249446594601311A0087 +S1134380203A582A00D9FDE2D74D9200AA58974600 +S11343900B9B0F925B420B9304231C430B78EDE7BA +S11343A03A000699099803F0DDF9002809D132AEE4 +S11343B0C8E7BB68002B04D03A000699099803F0BB +S11343C0D1F9069B9B895B0601D501F0CEF80A98CA +S11343D043B03CBC90469946A246AB46F0BD012290 +S11343E00B7890462B20C9E74B1C9B460B782A2B55 +S11343F001D101F01BFA1A000021303A8A465946CD +S1134400092ABCD80300110050465A469A46A346CE +S113441083001B1814785B0058182100531C303992 +S11344201A000929F4D952461900824623001000C3 +S11344305C46A4E780231C430B789FE78B464146E8 +S11344401293002901D001F01FFA10231C430F9A84 +S1134450A30601D500F088FEE30601D500F080FD37 +S1134460630601D400F07CFD0021535E0C930432FA +S1134470DB170D930F9201D500F086FE0C990D9A6F +S1134480080016ABDB7F1043984602000123514617 +S1134490013100D1FFE08021200088430890002AE8 +S11344A000D0FCE05246002A01D000F02CFC002B86 +S11344B001D000F004FD012032AB20400E90119396 +S11344C008D02723302128AAD15416AA9446483369 +S11344D06344119353460E9A0793924500DA079268 +S11344E0002313934346002B02D0079B0133079309 +S11344F00223089A1A40914602D0079B023307937D +S11345008423089A1A40109200D04DE20B9B079A1C +S11345109C1A002C00DC47E27449BA687B68884620 +S1134520102C1FDD31001025464603E0103C0831F5 +S1134530102C15DD103201330E604D60BA607B60C3 +S1134540072BF3DD3A000699099803F00BF90028CC +S113455000D036E7103CBA687B6832A9102CE9DC3D +S1134560B0460E00414674600133A4183160BC604B +S11345707B60072B01DD00F0A8FC16ABDB7F08365F +S1134580984612E28B4641461293002901D001F06D +S113459077F907220F9B07339343013294469C44D7 +S11345A062460F921A6816925B6801221593159B56 +S11345B0169D5B005B08984652424D4B28004146CD +S11345C004F03EFE002801D000F0FDFD0122484B1E +S11345D052422800414603F0EBFD002801D000F0D0 +S11345E0F2FD002200231698159903F0D7FD002848 +S11345F001D001F022F816ABDB7F9846129B472BC3 +S113460001DD00F0C7FE3B4B119380239C437D3BAF +S113461007930E93002308949A46139362E70022AB +S1134620303B15001A000300079408002C009B4639 +S1134630A3001C190378640014191A000131303ADC +S11346400800092AF4D90B945846079C97E60823D6 +S11346501C430B7892E6129310231C438B46A3064B +S113466000D57BE1E30601D500F07EFC630601D4AE +S113467000F07AFC0F9B1A880C92002204330F93EB +S113468000230D920C9A002116A8C1778846514642 +S1134690013100D0FFE6002A00D135E30894012B54 +S11346A000D1E5E3022B00D062E3179C0F20A14662 +S11346B0B44632AB19000C9A0D9B04004D461440CD +S11346C02C5D1E07150901392E430C701C092300AB +S11346D0340032001C43F0D10C920D9332AB5B1AC0 +S11346E0119166460E93F5E6C89600007098000096 +S11346F0FFFFEF7F2C980000129310231C438B467E +S1134700A30600D511E1E30601D500F031FC6306F0 +S113471001D400F02DFC0F9B1A880C920022043364 +S11347200D920F930C9A0123ADE78B4641461293E9 +S1134730002901D001F090F8B84B1793A30600D5D7 +S1134740ABE0E30601D500F007FC630601D400F0FA +S113475003FC0F9B1A880C92002204330D920F93D2 +S1134760E30700D4A9E00C990D9A0B0013431A0037 +S11347700223002A00D186E730201EA908704825AC +S11347806846401900781C4348707CE78B464146D4 +S1134790002901D001F083F8A30601D500F0E9FD5A +S11347A0E30601D500F09BFD630601D400F097FDFC +S11347B069460F9B098D1A680433079211800F9381 +S11347C0A3E54B461C430B78D8E512930F9B8B460D +S11347D01D1D1B6816A91A0011930023CB77002A0C +S11347E001D100F0FBFE5346013301D100F038FE45 +S11347F052460021119802F00BFC002801D100F070 +S113480054FF119BC31A1A000E93DB43DB171A40A3 +S113481016ABDB7F0792984600230F9508949A46BF +S113482013935FE60F9A1293136828AD07936B46B0 +S11348301B7F8B462B70002316A9CB771300043300 +S11348400F93002308949846013307930E93002393 +S113485011959A4613934BE68B46414612930029D1 +S113486000D1F4E516ABD877F1E563461C430B7829 +S113487084E50B786C2B01D100F086FD10221443E3 +S11348807CE58B4641461293002901D000F0E8FFF5 +S1134890634B1793A30600D453E707220F9B0733F8 +S11348A09343013294469C4462460F921A685B68B3 +S11348B00C920D93E30700D555E70C990D9A080067 +S11348C0104302230200DEE68B460F9930220B6868 +S11348D00C9300230D9302331C431EAB1A70483211 +S11348E05A700B0004330F934D4B129217930C9A8A +S11348F00223C8E601231C430B783FE50F9B1A1DD6 +S11349001B680B93002B00DA42E50B780F9235E518 +S11349100B78002800D031E50122203090462DE5A7 +S11349208B461293A30600D4EDE607220F9B0733B0 +S11349309343013294469C4462460F921A685B6822 +S113494011001A00080010430C910D92012302007B +S113495099E68B461293A30600D483E607220F9BA5 +S113496007339343013294469C4462460F921A687B +S11349705B6811001A00080010430C910D9200238B +S1134980020080E68B4641461293002901D000F0D4 +S11349907FFF129B002B00D10BE528AD2B70002369 +S11349A016AAD37708944EE7BC684346002B0FD071 +S11349B016AA1F23944663443360012373607B6803 +S11349C001340133BC607B60072B00DDB3E10836A2 +S11349D04B46002B0CD01EAB3360022373607B6804 +S11349E002340133BC607B60072B00DDAFE1083685 +S11349F0109B802B00D120E153460E9A9D1A002D66 +S1134A003CDD084A7B689146102D2CDD10222100E4 +S1134A109246099C32002E004D4609E03C98000065 +S1134A205098000080980000103E0832102E16DDC9 +S1134A3050461031013315605060B9607B60072B1C +S1134A40F2DD3A000699200002F08CFE002800D026 +S1134A50B7E4103EB9687B6832AA102EE8DCA94698 +S1134A600C00350016004A46641901333260756043 +S1134A70BC607B60072B00DD51E10836089BDB0539 +S1134A8000D5B6E0119B33600E9B9C4673607B6837 +S1134A9064440133BC607B60072B00DD9DE0083675 +S1134AA0089B5B0741D50B9B079A9D1A002D3CDDA3 +S1134AB0C44A7B689046102D26DD102221009146C1 +S1134AC0099C32002E00069D03E0103E0832102E91 +S1134AD017DDBC4810311060484601335060B9609E +S1134AE07B60072BF1DD3A002900200002F03AFE3A +S1134AF0002800D065E4103EB9687B6832AA102E05 +S1134B00E7DC35000C00160042466419013324C664 +S1134B10BC607B60072B08DD3A000699099802F017 +S1134B2021FE002800D04CE4BC680B9B07998B4203 +S1134B3000DA0B000A9A94469C4463460A93002CBC +S1134B4000D0D6E0002332AE7B60FFF7DEFB149B7F +S1134B50012B00DCAEE0119B013433600123736050 +S1134B607B68BC6001337B60072B00DDDFE2083625 +S1134B70199A01333260189A9846944664447260D4 +S1134B80BC607B60072B00DDDEE2083600220023D8 +S1134B901698159903F0FCFA002800D0A4E1119DA1 +S1134BA0149B0135013B35607360E41801239C4676 +S1134BB0E0444346BC607B60072B00DD8BE0083695 +S1134BC021AB33601A9B9C467360434664440133B3 +S1134BD0BC607B60072B00DC61E73A00069909980A +S1134BE002F0C0FD002801D0FFF7EBFBBC6832AE39 +S1134BF056E7129B652BAADD00220023169815990F +S1134C0003F0C6FA002800D1E2E06F4B01343360B0 +S1134C10012373607B68BC6001337B60072B00DD7C +S1134C2066E308361F9B149A934200DAA4E1089BBA +S1134C30DB0700D5A0E1BC6832E70B9B079A9D1AFD +S1134C40002D00DCD8E6614A7B689146102D25DDF5 +S1134C50102221009046099C32004E4603E0103D8C +S1134C600832102D17DD40461031013316605060B4 +S1134C70B9607B60072BF2DD3A000699200002F050 +S1134C8071FD002801D0FFF79CFB103DB9687B68DB +S1134C9032AA102DE7DCB1460C0016004A4664190E +S1134CA0013332607560BC607B60072B00DD7EE2FF +S1134CB00836A1E60123089A134200D04BE773603B +S1134CC07B68119A013301343260BC6098467B6082 +S1134CD0072B00DC73E73A000699099802F042FDBD +S1134CE0002801D0FFF76DFB7B68BC68984632AEA4 +S1134CF066E73A000699099802F034FD002800D1CD +S1134D0020E7FFF75EFB089C012B00D184E1022B16 +S1134D1029D10894002300240C930D94C5E43A008F +S1134D200699099802F01EFD002801D0FFF749FBFF +S1134D30BC6832AEA2E63A000699099802F012FD68 +S1134D40002801D0FFF73DFBBC6832AE40E63A00D4 +S1134D500699099802F006FD002801D0FFF731FBFF +S1134D60BC6832AE44E60894002300240C930D94EE +S1134D700C980D995B4632AA07939146B34600E01E +S1134D80A1464A0794464B4665465C1EC60807235F +S1134D90CA08354311002A00034030332370280029 +S1134DA00A43EDD10C900D9107995E468B46089904 +S1134DB04A461194C90700D53DE132AB1B1B0E9343 +S1134DC0FFF788FB709800006C9800008098000042 +S1134DD01F98002800DC96E2139A14991300904659 +S1134DE08B4200DD88464346002B0CDD119B444476 +S1134DF03360434673607B68BC6001337B60072B80 +S1134E0000DDB7E308364346DB434246DB17134075 +S1134E10139AD31A9846002B00DC28E1102B01DCEE +S1134E2000F0E7FCCF4A2100914610227B689246AD +S1134E30099D32004C46464604E00832103E102ECE +S1134E4000DC04E150461031013314605060B96055 +S1134E507B60072BF1DD3A000699280002F082FC02 +S1134E60002801D0FFF7ADFAB9687B6832AAE5E7FC +S1134E700D9B002B00D1CAE00C9C0D9D32ABB146BA +S1134E801E00200029000A22002303F0AFF9013E8E +S1134E90303232700023200029000A2203F0A6F9E0 +S1134EA0030004000D000B43EBD1320032AB9B1A1C +S1134EB011960C940D954E460E93FFF70BFB0023B1 +S1134EC00E9332AB1193FFF705FB3A00069909984C +S1134ED002F048FC002801D0FFF773FA16ABDB7F21 +S1134EE0BC68984632AE60E5149B5D1E002D00DC64 +S1134EF066E69C4B9946102D29DD102332009A4614 +S1134F002E0021004346099C4D4603E0103E083222 +S1134F10102E17DD50461031013315605060B96012 +S1134F207B60072BF2DD3A000699200002F01AFCA0 +S1134F30002801D0FFF745FA103EB9687B6832AA11 +S1134F40102EE7DCA9460C003500984616004B46A7 +S1134F5075603360641929E60F9B1A68FFF7FBFB41 +S1134F6013680793FFF782FA0F9B1A68FFF784FB15 +S1134F700F9B1A68FFF7D1FB199BBA683360189B23 +S1134F809C4673607B68624401331400BA607B60A2 +S1134F90072B00DD02E20836149B5D1E002D00DCA9 +S1134FA07EE5704A7B689146102D25DD1022210094 +S1134FB09046099C32002E004D4603E00832103E14 +S1134FC0102E15DD40461031013315605060B96074 +S1134FD07B60072BF2DD3A000699200002F0C2FB49 +S1134FE0002801D0FFF7EDF9B9687B6832AAE6E73B +S1134FF0A9460C00350016004A4664190133326094 +S11350007560BC607B60072B00DC48E5E5E50C9B24 +S1135010092B00D930E7089C27220C9B28A93033A0 +S11350208B54012316AA94460E936E33634408945A +S11350301193FFF74FFA302B00D10BE23023023AE1 +S1135040137032AB9B1A0E931192FFF743FAB046DA +S1135050A14616000C004A463260424644440133DD +S11350607260BC607B60072B00DD9CE208361F9BEE +S1135070149A93424CDB089AD20749D4149A139990 +S1135080D31A521A90469A4200DD98464246002AA4 +S11350900FDD1399119A8C46624432604246726065 +S11350A07A6844440132BC607A60072A00DD86E2F3 +S11350B008364246D543ED1715405D1B002D00DC34 +S11350C0EEE4284A7B689146102D95DD10222100DC +S11350D09046099C32002E004D4603E00832103EF3 +S11350E0102E85DD40461031013315605060B960E3 +S11350F07B60072BF2DD3A000699200002F032FBB8 +S1135100002801D0FFF75DF9B9687B6832AAE6E7A9 +S1135110199A3260189A944672607A68644401322B +S1135120BC607A60072A00DD30E20836A6E73A0060 +S11351300699099802F016FB002801D0FFF741F9FF +S1135140BC687B6832AE13E53A000699099802F010 +S113515009FB002801D0FFF734F97B68BC68984646 +S113516032AE13E580980000072307329A430133D7 +S11351709C46944463460F93536812680D930C92B3 +S1135180002B01DBFFF77AF90C980D9900234242BA +S11351908B4111001A002D2316A8C3770800104371 +S11351A00C910D92984602002C3BFFF770F93A00DF +S11351B00699099802F0D6FA002801D0FFF701F900 +S11351C0BC6832AE18E41699159D0A0008002B003D +S11351D0290004F035F8002800D0E6E253460133F4 +S11351E000D10DE22023129A9A430E92472A00D14D +S11351F01CE180235B0023430893159B002B00DAFA +S113520021E2169A0793002391461093129B662B72 +S113521000D1FCE1462B00D1DBE00E9A0998453A17 +S113522013005942594120AB0D0003931FAB029365 +S1135230022323AA55441B92049200930195079BD1 +S11352404A4600F05FFC129B1190672B00D039E2B4 +S1135250119B9846A844E30700D48BE20023002264 +S11352604846079902F094FF434600280AD1239B3D +S1135270434507D2302140465A1C23921970239B80 +S11352809842F9D8119A9B1A14930E9B472B00D17C +S1135290F6E0129B652B00DC26E2129B662B00D104 +S11352A0F4E11F9B1393149B139A1900914200DDA0 +S11352B0D4E1E30700D549E2D343DB1711001A40D8 +S11352C0672307920E911293109B002B00D0CFE01E +S11352D016ABDB7F984600239A46FFF703F90F9A33 +S11352E00A9913681960130004330F93FFF70DF83C +S11352F03A000699099802F035FA002801D0FFF720 +S113530060F832AE8EE4DE4B013433600123736007 +S11353107B68BC6001337B60072B7ADC083600288D +S113532007D1149B002B04D1089BDB0701D4FFF7A2 +S1135330B7FB199B3360189B191973607B68B960BC +S113534001337B60072B00DDF2E1320008320028D4 +S113535000DACCE111980133106014987B60441892 +S11353605060BC60072B00DD37E408321600FFF7FD +S113537097FB0F990A9A0B681A60D2175A600B00B0 +S113538004330F93FEF7C1FF4B4601311C430B78E6 +S1135390FEF7F4FFBB4B1193FFF737F93A00069978 +S11353A0099802F0DFF9002801D0FFF70AF8BC6879 +S11353B032AEF1E54021099801F076FB069B1860B6 +S11353C01861002800D14FE24023069A5361FEF78A +S11353D08EFF23AB1B93049320AB03931FAB029369 +S11353E05346019303234A4600930998079B00F010 +S11353F089FB55461190119B9846129BA844462B55 +S113540000D02BE7119B1B78302B16D01F9B9844A0 +S113541024E73A000699099802F0A4F9002801D07B +S1135420FEF7CFFF1F98BC6832AE78E75346002BD7 +S113543000D0DEE601339A46DBE60022002348462C +S1135440079902F0A5FE0028E0D101235B1B1F93FE +S1135450984403E7119A32AB9B1A0E93FFF73AF87C +S11354601198FEF79FFE02000E900300FFF7CDF99E +S11354702D2316AAD377984600239A46FFF735F8CA +S11354801F9B1393DA1C02DB9A4500DB0BE7129B8C +S1135490023B12932C22139B48215D1E16AB9B18D2 +S11354A06A46521812781F951A70002D00DAA4E18A +S11354B02D212B2316AA52181370092D00DC4CE160 +S11354C016AA3B23944663449A46B146A0465646E0 +S11354D000E0260028000A2102F046FE741E303146 +S11354E0217028000A2102F059FD05000928F0DC8A +S11354F023004446B0464E46994603003033D8B2A2 +S11355004346023B18709A4500D8B4E142461B9BBF +S11355104546991A012307315B4201E0E85C0133F7 +S113552021AAD218D0708B42F8D116A98C462E220B +S11355304B4662449446FB1A634421AA14999B1A6D +S11355409C460A0062441A930E92012900DC45E14C +S1135550189A0E9B944663441A000E93DB43DB17A0 +S11355601A40002307921393AEE601235B420A9389 +S1135570FEF72DFF3A000699099802F0F3F8002887 +S113558001D0FEF71EFFBC6832AE3CE43A00069937 +S1135590099802F0E7F8002801D0FEF712FF1F9BDC +S11355A0BC6832AE6AE53A000699099802F0DAF866 +S11355B0002801D0FEF705FFBC6832AE57E53A007B +S11355C00699099802F0CEF8002801D0FEF7F9FEFA +S11355D0149B1F9ABC689B1A32AE6AE55346079324 +S11355E0062B01D906230793079B0F950E930023DF +S11355F098469A461393244B08941193FEF778FF28 +S11356002023129A9A431A3B0E929A46F1E523AB51 +S11356101B93049320AB03931FAB02935346019354 +S113562003234A4600930998079B00F06BFA030092 +S11356305344119098465546E4E62D2316AAD37791 +S11356409846FEF7DBFF802212069446169B994685 +S1135650159B634407932D231093D7E5189A149B45 +S11356609446139A63440E93002A00DCCEE01A0099 +S1135670DB43DB171A4067230792129324E6C046E4 +S11356806C98000030980000649800001F9B1393EE +S1135690002B00DCD5E05246002A00D092E0E2075D +S11356A000D58FE007930E930EE616ABDB7F0F95C4 +S11356B09846534607930E93002308949A461393EF +S11356C0FEF710FF119B9846129BA844472B00D06D +S11356D0C4E5E30700D58EE6239B119A9B1A149325 +S11356E00E9B472B00D1CBE61F9B1393D2E644427B +S11356F0103000DBD0E06E481026050003E00832CD +S1135700103C102C38DD1031013315605660B9603F +S11357107B60072BF3DD3A000699099802F022F822 +S1135720002801D0FEF74DFEB9687B6832AAE7E78E +S11357303A000699099802F015F8002801D0FEF7FE +S113574040FE1F98B9687B6832AA00E6189A139B3A +S1135750944663441A000E938AE72E21302316AA36 +S1135760521813702B0016AA0131303352181370DB +S113577022ABE2E6239B85E5A94648460919013395 +S113578010605460B96008327B60072B00DCE1E5EF +S11357903A000699099801F0E5FF002801D0FEF7C8 +S11357A010FEB9687B6832AAD4E5159B002B38DB60 +S11357B016ABDB7F9846129B472B2EDC3D4B119397 +S11357C0FEF723FF189A139B9446634453441A002C +S11357D00E93DB43DB171A40079275E50123234040 +S11357E0139300D0B4E60E9AD343DB171A40079202 +S11357F06AE52F4A7B6891462DE40123139A1B39ED +S11358009D1A16AA2C335218137056E60E9B139A3F +S1135810981A431C1A000E932AE7274B1193FEF79C +S1135820F4FE2D2316AAD3779846C4E70F9B1A1DBE +S11358301B689A46002B36DB4B780F925946FEF7CD +S11358409DFD5346002B01D1E30703D5189B581C3B +S11358500300BBE7012325E716ABD877FEF76CFFFF +S113586016ABD877FFF714F80C23099A13600D3B95 +S11358700A93FEF7ACFD16AA2E23944663445CE615 +S113588016ABD877FEF785FE16ABD877FEF7DDFDAD +S113589016ABD877FFF77DF8054881466DE716AB60 +S11358A0D877FEF779FF01235B429A46C4E7C046E6 +S11358B0809800003498000038980000F0B54E46F7 +S11358C04546DE465746E0B5364D83B006002868A7 +S11358D098460F009146FEF7E9FC334B1C68A4235D +S11358E05B00E058002852D043681F2B13DC5A1C7D +S11358F00192002E28D1019A02339B0042601F506E +S11359002868FEF7D5FC002003B03CBC90469946BD +S1135910A246AB46F0BD254B002B3DD0C82040002D +S113592000E000BF002837D0A42200235200A15871 +S113593043600160A05040328350043283500133ED +S113594001930023002ED6D09A00924682444A4600 +S1135950882154466250C4225200914681444A46EA +S11359608739994012688B460A4394464A466146F1 +S11359701160842241465200A150022EBBD1020084 +S11359805C468D32FF3211680C431460B3E720008B +S11359904D30FF30E050A7E72868FEF789FC01206E +S11359A04042B1E738040020C49600000000000023 +S11359B0F0B545468046DE4657464E464246E0B57B +S11359C00C69126985B00B0002910020944200DD3D +S11359D090E014229446634499464A46013CA3004D +S11359E0D6181422424493469B4433681500591C2C +S11359F05B4618680192FCF72BFF031E009042D00F +S1135A00290000274D460020B146A2463E0004006E +S1135A109C462F0008000395634604CF15042D0C03 +S1135A205D43120C5A43AD192B0CD21803682D0494 +S1135A301904090C0919160C2D0C1204491B120C1B +S1135A401B0C9B1A0A149B1809041C14090C1B0434 +S1135A50194302C0B945DFD2039B4E4699465B46C3 +S1135A601B685446002B0ED15B46019A043B9A42B4 +S1135A7004D306E0043B013C9A4202D2196800298F +S1135A80F8D043461C610299404601F045FD0028C8 +S1135A902FDB4F460020009B019D013300932B68B0 +S1135AA002CF1A04120C10180A04120C821A090CE0 +S1135AB01B0C5B1A11145B1812041814120C1B042F +S1135AC0134308C5BE42EAD20199A3008C4663443D +S1135AD01A68002A0DD1043B0A00994204D306E057 +S1135AE0043B013C9A4202D219680029F8D043468B +S1135AF01C61009805B03CBC90469946A246AB4652 +S1135B00F0BDC046F0B557464E464546DE46E0B5C4 +S1135B10016C99B082461D0016001F00002909D0AF +S1135B200123426C93404A608B6001F0E9FA002340 +S1135B3052461364B846002F37DB0023259A1360BE +S1135B404246D64B1A409A4218D000220023300015 +S1135B50390002F01DFB00282FD00123249A136082 +S1135B60269B002B00D12AE2CD481860013819B0D9 +S1135B703CBC90469946A246AB46F0BDC94B249A1C +S1135B801360002E0BD14346180308D1269BC64848 +S1135B90002BECD003000833269A1360E7E7269B1A +S1135BA0C248002BE3D0C31CF6E70123259A680002 +S1135BB01360430898461F00C2E716AB019317AB66 +S1135BC0009332003B00504601F05CFD434683469F +S1135BD01A0D00D1D6E13B03B54C1B0B1C43B54B4E +S1135BE030009846169B21009946002390440F9359 +S1135BF00022B14B03F00EF8B04AB14BFDF7C2FEE0 +S1135C00B04AB14BFDF7AEFB040040460D0003F073 +S1135C106BFBAE4AAE4BFDF7B5FE02000B00200055 +S1135C202900FDF79FFB04000D0003F029FB00226F +S1135C30039000232000290002F0B0FA002800D0CD +S1135C40B1E20123039C0C93162C10D8A149E30064 +S1135C50C9183200086849683B0002F0B3FA00280A +S1135C6000D11DE32300013B039300230C934B4617 +S1135C7042469A1A002306931300013B049300D56D +S1135C80A1E2039B002B00DA84E29C460D930023DF +S1135C90049A9946110061440491229B092B00D96E +S1135CA08FE10124052B02DD0024043B2293229B77 +S1135CB0032B01D100F0CEFC01DC00F092FC229B0E +S1135CC0042B01D100F040FC01230B93229B052BF4 +S1135CD001D000F08BFC239A039B944663440E93FB +S1135CE0013307931D1E01DC00F049FD079B984614 +S1135CF00023524600215364172D0AD9012204338C +S1135D005B0018001430110001328542F8D253466A +S1135D105964504601F0CCF95346186443460A903E +S1135D200E2B00D961E1002C00D15EE11096119791 +S1135D30039E002E01DC00F025FD32000F21654B8F +S1135D400A40D2009B1836111C685D68F30601D422 +S1135D5000F0CAFC604B0E401A6A5B6A10981199F5 +S1135D6002F024FB0323984608900991002E11D0D9 +S1135D70594F0123334209D09C463A687B6820007E +S1135D802900E044FDF7FEFD04000D0076100837FD +S1135D90002EEED12200089809992B0002F006FB90 +S1135DA006000F000C9B002B09D00022404B300052 +S1135DB0390002F0F3F9002801D000F0C2FD40469A +S1135DC003F092FA32003B00FDF7DCFD0022434B66 +S1135DD0FDF7C8FA424A0B009446634408900991BF +S1135DE00993079B002B01D100F050FC039B1393F4 +S1135DF0079B12930B9B002B01D100F01DFD129BFE +S1135E0000205A1E334BD2009B181A685B68354930 +S1135E1002F0CCFA089A099B02F0FCFE0890099162 +S1135E203900300003F02CFA040003F05DFA02009C +S1135E300B003000390002F0EDFE05000E000A9A56 +S1135E403034511CE7B21491177033000898099943 +S1135E502A0002F0B7F9002801D000F0FEFD2A0064 +S1135E6033000020124902F0D5FE02000B0008980E +S1135E70099902F0A7F9002801D000F0E7FD129B70 +S1135E80012B01D100F078FC0A9A129B94466344DA +S1135E9098464B461293149B994638E00000F07FD5 +S1135EA06D9800000F270000909800009C98000057 +S1135EB00000F03F01FCFFFF0000F83F61436F6307 +S1135EC0A787D23FB3C8608B288AC63FFB799F500F +S1135ED01344D33FC8980000A098000000001C4061 +S1135EE00000C0FC0000E03F2A0033000020B94954 +S1135EF002F090FE089A099B02F050F9002801D0A4 +S1135F0000F074FDA146444501D100F033FC08982B +S1135F1009990022B04BFDF735FD0022AE4B0890E5 +S1135F20099128003100FDF72DFD0D00040003F058 +S1135F30A7F9070003F0D8F902000B00200029009C +S1135F4002F068FE4B463037FFB25C1C1F70089AA3 +S1135F50099B05000E0002F021F90028C4D0139B10 +S1135F6003935946504601F0CBF800232370039B5A +S1135F70249A01331360269B002B00D1A8E31C60F4 +S1135F800A98F4E5169B9946179B4B441C00934BC7 +S1135F90E318202B00DC7EE13100914A4046A21830 +S1135FA0D1400A004021CB1A98401043FDF76AFF04 +S1135FB0631E984601238B4D0F93491918E68A48AE +S1135FC0D5E50023524600215364504601F070F891 +S1135FD05346186401235B4207930E930233002255 +S1135FE00B9300230A9023922293179B002B00DA31 +S1135FF0ABE0039A0E2A00DDA7E07C4BD2009B188D +S11360005C681B6804930594239B002B00DAA7E2C9 +S1136010049C059D300022002B00390002F0C6F9D3 +S113602003F02EF9804603F05FF922002B00FDF700 +S1136030A9FC02000B003000390002F0EBFD4346DE +S11360400A9A30331370079B06000F00541C012B6F +S11360504ED00022604BFDF795FC00220023060081 +S11360600F0002F095F8002800D07AE70A9B079AFF +S11360709D1C9C465B46069353466244AA46049C78 +S1136080059D914607930FE00022534BFDF77AFCE0 +S113609001239C460022002306000F00E24402F084 +S11360A077F8002800D0D9E222002B003000390014 +S11360B002F07CF903F0E4F8804603F015F92200BD +S11360C02B00FDF75FFC02000B003000390002F0EA +S11360D0A1FD53464246013B303206000F00D34631 +S11360E01A70D145D0D1069B54469B46079B9A46CD +S11360F032003B0030003900FDF734F906000F0090 +S113610002000B000498059902F048F800280CD10D +S11361100498059932003B0002F03AF8002800D1B7 +S11361201FE74346DB0700D41BE7651E2F780A9B55 +S113613006E09D4200D151E3023C27782C00013D4A +S1136140392FF6D001372F700BE70B9A002A4FD066 +S1136150229A012A00DC2CE2079B5C1E4B46A145D7 +S113616000DAB8E21C1B079B002B00DAD4E3069B81 +S11361700893079B069A012194469C446246069222 +S1136180049A504694469C446346049301F050F8A4 +S1136190804632E0069A039BD21A5B42994600235A +S11361A006920D9379E5039803F09EF80B00020024 +S11361B02900200001F0ECFF020050425041039BF3 +S11361C01B1A03933DE501239B1A069300230493B2 +S11361D057E5C0460000F03F0000244032040000B0 +S11361E012040000000010FE6C980000C898000023 +S11361F0069B4C4608930023984608990B1E0EDD17 +S1136200049A002A0BDD934200DD87E1069AD21A34 +S11362100692089AD21A0892049AD31A04934B4607 +S1136220002B1AD00B9B002B00D1BBE1002C10DDFE +S113623041462200504601F0AFF85A46010080461C +S1136240504600F0FFFF05005946504600F058FF45 +S1136250AB464B461A1B00D0A5E10121504600F085 +S1136260E7FF0D9B8146002B1DDD1A0001005046FF +S113627001F092F8229B8146012B00DC50E10024BE +S11362804B461B6903339B004B44586800F088FF5E +S113629020231B1A10E020223000D31A984085E6F0 +S11362A000230C93E3E4229B0024012B00DC8BE10C +S11362B00D9A0123002AE3D104991F208C466344DC +S11362C0184000D1AEE020231B1A042B00DCCCE3E1 +S11362D01C23181A069B9C46844463460693089B19 +S11362E09C46844463468C468444089363460493E2 +S11362F0069B002B05DD59461A00504601F0ACF808 +S11363008346049B002B05DD49461A00504601F0E4 +S1136310A3F881460C9B002B00D094E0079B002B34 +S113632000DC75E10B9B002B00D1A6E0089B002B41 +S113633005DD41461A00504601F08EF8804643467A +S11363400C93002C00D050E2079C0A9A013C2300D5 +S11363509446634408930123334007934B460693C2 +S11363600C9B574645465E4692469846069B30002F +S113637019009946FFF71CFB03000B9030332900EA +S11363803000049301F0C8F849460400424638003E +S113639001F0DCF8C3688146002B00D01EE1010047 +S11363A0300001F0B9F883464946380000F0A8FEF1 +S11363B05B46229A134303D1079B002B00D106E3CB +S11363C0002C00DAA8E1229B1C4303D1079B002B7D +S11363D000D1A1E15B46002B00DD82E26946524612 +S11363E05346097C5C1C1170089A524500D18AE21C +S11363F0310000230A22380000F08CFE002306003E +S11364000A2229003800454500D1E1E000F082FE6F +S11364104146050000230A22380000F07BFEA24614 +S11364208046A3E71C20069B9C468444634606934F +S1136430089B9C46844463460893049B9C4684447E +S11364406346049354E74946584601F065F800282A +S113645000DB63E7039B5946013B03930A220023B5 +S1136460504600F057FE0B9B8346002B00D0CAE237 +S11364700E9B002B00DCD8E207930A9B5D460024A8 +S1136480079F9B4606E0290000230A22504600F09D +S113649041FE050049462800FFF78AFA5B46303082 +S11364A018550134BC42EEDBAB460600079C002CB9 +S11364B000DC37E20A9B00279C46644459460122CB +S11364C0504600F0C9FF4946834601F025F80028EC +S11364D000DC44E1651E2B780A9A06E0954200D15F +S11364E0B1E0023C23782C00013D392BF6D0013376 +S11364F02B704946504600F003FE4346002B00D162 +S11365002FE5002F05D0474503D03900504600F051 +S1136510F7FD4146504600F0F3FD22E5130075E611 +S1136520002E00D0ABE63B030024002B00D0BFE6D6 +S1136530BA4B3B4200D1BBE6069B013401330693C0 +S1136540049B01330493B3E601230B93239B002B99 +S113655000DCD1E01D0098460E930793FFF7C8FBBB +S1136560079B002B00DD53E500D0ADE004980599AE +S11365700022AB4BFDF706FA3B00320001F02CFE83 +S1136580002399469846002855D0239B0A9CDB4358 +S113659003934946504600F0B3FD4346002B00D117 +S11365A0DFE4B6E74A465946504600F0F5FE834616 +S11365B053E60F9A002A00D1B6E19A4A4C46944613 +S11365C0069A63440892D5E5002E00D070E6AAE747 +S11365D000F0A0FDA24605008046C7E601239B46C5 +S11365E0E2E600230B93229B022BAFD000245346F8 +S11365F021005C64504600F05BFD5346186401239F +S11366005B4207930E9302330A9023940B93ECE4BA +S1136610229B022B00DC85E6079B002BB5D1494663 +S11366200522504600F076FD81460100584600F0F0 +S113663073FF0028A9DD31230A9A1370039B541CAD +S113664001330393A5E7039B0A9A01330393312390 +S113665013704EE700230B93FFF73DFB069B5C464C +S11366609B46079B9A467CE4404602F03DFE32007E +S11366703B00FDF787F900226B4BFCF773FE6B4A76 +S11366800B00944663440890099109930022644BDB +S11366903000390002F0BEFA089E099F32003B0028 +S11366A004000D0001F08EFD002800D0B2E080202F +S11366B000068446390061440B00320020002900A2 +S11366C001F06CFD002857D00023994698465CE7FA +S11366D00A98FFF74CFAE21A0D9BA1469C46944493 +S11366E0634600240D933EE5109A119B089209938A +S11366F002239846FFF73AFB0023524600215364D5 +S1136700504600F0D5FC5346186401230A900793C1 +S113671023930E93FFF707FB43460C935B46069ABD +S1136720A846B3465546049E9146BA46002B10DD52 +S113673059460122380000F08FFE4946834600F096 +S1136740EBFE002800DC57E1392E00D122E10B9E3C +S113675031360C9B47466C1C2E709846C9E60028BF +S113676003D1F30701D5B5E61C00631E1A78302A5D +S1136770FAD0BEE6129B9946109E119F35E401257E +S1136780FFF7B4FA039B002B00D1D4E010981199C1 +S11367905C420F23264A2340DB00D3181A685B6847 +S11367A0FDF7F0F8241106000F00002C00D149E198 +S11367B0022398461F4D0123234209D09C462A6890 +S11367C06B6830003900E044FDF7DCF806000F0088 +S11367D064100835002CEED1FFF7E4FA039B302750 +S11367E00133039330232B70ACE45968504600F016 +S11367F05FFC4346414604001B690C319A1C92001D +S11368000C30FDF743FC01222100504600F024FE29 +S11368100C9099E50023994698460CE70000F07F18 +S1136820000014403304000000001C400000C0FCC1 +S1136830C8980000A0980000129B8F49013BDB0020 +S1136840C91808684968089A099BFDF79BF81490D1 +S113685015913900300002F013FD050002F044FDEB +S113686002000B003000390002F0D4F9129B0890AA +S113687009910A991A008C46303562444C1C0D70FB +S11368809046012B1BD008980999250000227B4BC8 +S1136890FDF778F80F00060002F0F2FC040002F0A5 +S11368A023FD303402000B003000390002F0B2F94D +S11368B02C700135A845E9D14446089009911498F3 +S11368C0159900226E4BFCF74DFD089A099B01F0C7 +S11368D065FC002867D0139B651E03932F780A9BE1 +S11368E02EE44346B3460C93049E069BA846994661 +S11368F05546BA46392E4DD00C9B013647466C1C82 +S11369002E709846F5E54246069BB346BA46049E69 +S113691099462F009046D1E5069B079A9B1A089347 +S1136920002327E40124C5E53623169A4C469B1A16 +S1136930069A08921EE40223109E119F9846FFF7C0 +S113694031FA079B002B00D18EE60E9C002C00DC54 +S113695012E7039B0022013B13933000474B39009D +S1136960FDF710F8060040460F00013002F0BCFCB1 +S113697032003B00FDF706F80022424BFCF7F2FC24 +S1136980414A0B0094466344089009911294099378 +S1136990FFF730FA39232B700C9B47466C1C984642 +S11369A00A9A3923A1E5149A159B0020344902F070 +S11369B031F9089A099B01F005FC002801D1DBE6B6 +S11369C01C00631E1A78302AFAD0FFF7C8FA43462F +S11369D0B3460C93049E069BA84699465546BA4670 +S11369E0392ED7D0002C00DDB1E6B2E6139A4D461D +S11369F003920A9BFFF7A4FB002800D0A9E6F30743 +S1136A0000D4A6E6A0E6002341460A22504600F040 +S1136A1081FB0E9B8046002B01DD079386E4229BBD +S1136A20022B1FDC0E9B079380E4229B022B19DCB4 +S1136A304946FEF7BDFF0A9B303018700E9B0600D6 +S1136A40079333E502239846FFF7ACF9139B149C94 +S1136A5003930A9B1D00FFF773FB139B149C039382 +S1136A60FFF77FFA0E9B0793D6E5042B00D13FE492 +S1136A703C23181AD7E4C046C898000000002440FC +S1136A800000E03F00001C400000C0FC044B1B68F9 +S1136A90586B002801D0F03070470248FBE7C0462D +S1136AA00C0000204C080020F0B557464546DE4651 +S1136AB04E46E0B50D000B3583B00700162D00D807 +S1136AC09FE007239D4300D5C4E0A94200D9C1E05B +S1136AD000F0DEFAF823FF339D4200D88FE2680A03 +S1136AE000D1BBE0042800D962E138239846A80904 +S1136AF080443930C100D24E71180839CC68A142A3 +S1136B0019D0032362689A431300521B0F2A00DD35 +S1136B10AAE0002A00DB88E003239C4608E06246E2 +S1136B20636893435A1B0F2A00DD9DE0002A7CDA38 +S1136B30E468A142F3D1320034690832944200D1AE +S1136B4090E10323616899438946491B0F2900DDBD +S1136B5062E172613261002900DB87E0B94A4B4689 +S1136B60914500D930E1DB08FF3A9910FF3A8A4099 +S1136B70DB0071689B190A4399687260E360A16045 +S1136B809C601300CC6001218210914099426FD81F +S1136B900B4205D103229043490004300B42FBD041 +S1136BA003239846C3009946B144CC4682466346C3 +S1136BB0DC68A44507D157E1002A00DB66E1E468FC +S1136BC0A44500D150E14246636893435A1B0F2AFF +S1136BD0F2DD01208046611905436560A068E5681F +S1136BE00836C560A8604046F160B1601043486053 +S1136BF0CE608E603800E25000F052FA2000083077 +S1136C0021E0102926D8380000F042FA1025182374 +S1136C1002208B4EF3181A005C68083A944200D1A3 +S1136C202EE1032362689A431300E268A168CA60F4 +S1136C3091600122E318596838000A435A6000F051 +S1136C402FFA2000083003B03CBC90469946A24677 +S1136C50AB46F0BD0C2300203B60F4E780213F23CA +S1136C6040208900984646E7404664E74B46E0E703 +S1136C700323B46862689A439046AA4203D3531B21 +S1136C800F2B00DD86E0230043446F4A01936F4BD2 +S1136C9093461B681268EB18013200D168E16C4A14 +S1136CA0944663441B0B1B0300930099380000F0C7 +S1136CB047FD03008146013361D0019B834200D923 +S1136CC0FFE0644B009A9A461B689C465346624414 +S1136CD01A60019B1100834200D155E15B461B6899 +S1136CE0013300D16CE14B46019A9B1A5918534663 +S1136CF0196007234A46134000D124E1082189463C +S1136D005549D21A9144CB1A009A38004A441105C5 +S1136D10090D5B1A19009B4600F012FD431C00D1BB +S1136D2042E14B46C01A01235844184353461B689A +S1136D305B441900534619604B46B3605860B44233 +S1136D4013D043460F2B00D8E8E04346072260687F +S1136D500C3B9343063A024005201A436260E21852 +S1136D60506090600F2B00D922E13C4B1A6891428D +S1136D7000D919603A4B1A68914200D9196003236B +S1136D80B46862689A43531B954200D9C9E00F2B3B +S1136D9000DCC6E001222900134311436519616038 +S1136DA03800B5606B6000F07BF9200008304AE7DA +S1136DB014287AD9542800D9BAE06E239846280BAF +S1136DC080446F30C10096E65A0A042A73D9142A03 +S1136DD000D9D0E011005C325B31D20008235B4261 +S1136DE09C46B218944463469A6803239846944593 +S1136DF000D1ABE0434651689943894500D395E0FF +S1136E0092689445F6D16346DA6873686146E26035 +S1136E10A1609460CC60B6E6012360191D436560EF +S1136E2070613061C26082601A004B460A4342605E +S1136E303800E15000F034F92000083003E7C04680 +S1136E403C040020FF01000044080020940C0020B2 +S1136E500F100000640C0020081000008C0C0020AF +S1136E60900C002073688EE608239B46073BDC44A5 +S1136E709B46DA4443465246134200D097E637E035 +S1136E80DC680230A34200D155E6CAE60122E318C9 +S1136E90596838000A435A60E368A268D3609A606C +S1136EA000F0FEF820000830CDE65B2398468044CD +S1136EB05C30C1001FE69A09110039323831D20022 +S1136EC08CE7B44200D05AE74F4B009A9A461B68AD +S1136ED09C465346624411001A60FFE608235B4255 +S1136EE09C46E1444B469B680138994500D084E0B8 +S1136EF043460342F2D173688B437360490099425D +S1136F0000D9B5E6002900D1B2E650460B4200D0C4 +S1136F1048E6490004300B42FBD043E601234A46CD +S1136F205360380000F0BCF800208CE694466AE711 +S1136F30AA235B00984211D8DD3B9846E80B8044B5 +S1136F407830C100D7E580235B01DDE68910023B80 +S1136F508B40726813437360624657E72B4B984229 +S1136F601CD87C239846A80C80447D30C100C2E51F +S1136F701033009399E6542A26D84B461A0B110075 +S1136F806F326E31D20029E71B0500D0A6E601203E +S1136F90009BB268434403435360E6E6FE217E232C +S1136FA07F2089009846A6E5002301209B46BDE684 +S1136FB021003800083100F0E1FC53461968D4E69A +S1136FC05B464A461A6094E6AA2149008A4206D8DA +S1136FD04B46DA0B110078327731D200FEE60B49CA +S1136FE08A4206D84B469A0C11007D327C31D2007D +S1136FF0F4E6FE227E219200F0E673687EE72B0021 +S1137000E808083305E6C046640C00205405000077 +S113701070B5CDB2830734D0541E002A1BD0037838 +S1137020AB4219D0032204E0013C14D30378AB42F1 +S113703012D001301042F7D1032C0ED8002C0AD004 +S11370400378AB4208D0041902E00378AB4203D0C2 +S113705001308442F9D1002070BDFF220B061B0CC5 +S1137060114019430B04084E19430368074A4B4067 +S11370709A189A433242E3D1043C0430032CF4D8E6 +S1137080DCE71400D8E7C04680808080FFFEFEFE67 +S113709010B50248FDF70AF910BDC046A80D00203E +S11370A010B50248FDF704F910BDC046A80D002034 +S11370B070B50400C06C0D0000280AD0AB00C318E2 +S11370C0186800280FD002681A6000230361C360A7 +S11370D070BD21220421200000F0D4FBE0640028CC +S11370E0ECD10020F4E70126AE40721D920001218C +S11370F0200000F0C7FB0028F3D045608660E4E779 +S1137100002906D04B689A00C36C9B181A680A6061 +S113711019607047F8B5CE4647468146080080B5E9 +S11371200D000C691F0000211430036801311E0496 +S1137130360C56431B0C5343F619370CDB19360433 +S11371401F0C360C1B049B1908C08C42EDDC002F6D +S113715008D0AB689C420ADA231D9B00EB1801346B +S11371605F602C6128000CBC90469946F8BD6B68A2 +S11371704846591CFFF79CFF29002B6980469A1C3E +S113718092000C310C30FCF781FF6B689A004B467F +S1137190DB6C9B181A682A601D604546DCE7C04614 +S11371A00300020C0020002A01D11B0410301A0E27 +S11371B001D108301B021A0F01D104301B019A0FB0 +S11371C001D102309B00002B03DB01305B0000D4B3 +S11371D02020704703685A0709D00022D90704D435 +S11371E09A0720D402229B080360100070471904F8 +S11371F00022002901D11B0C1032FF21194201D1B8 +S113720008321B0A190701D104321B09990701D15D +S113721002329B08D90704D45B0801D12022E4E799 +S113722001320360E1E75B0803600122DDE7C04649 +S113723010B50C000121FFF73BFF012344610361FA +S113724010BDC046F0B557464E464546DE46E0B54D +S113725014690E6985B00F001500A64204DA3300E4 +S1137260170026000D001C0033199846BB68796886 +S1137270984500DD0131FFF71BFF142203009446FB +S113728063449B4643469B005B441900029303906E +S11372905B4600228B4503D2029904C39942FCD871 +S11372A01423A4009A4614372300BC46AA44B6000B +S11372B053440097B44401939A454FD253461B68F4 +S11372C01E04360C20D05C460027009D210008CC0B +S11372D004CD9946484613041B0C73430004000C68 +S11372E01B18D819130C4A467343120C9B18020C32 +S11372F09B1802041F0C120C1B0413430B60AC45B7 +S1137300E4D8534627601B681E0C20D05B4600213E +S11373101B685C4618000F006246009D2988000C1B +S113732071430918C9191B0408041B0C0343236087 +S113733008CD60681B0C734307043F0CDB19090C70 +S11373405B181F0C0434AA42E8D894462360042333 +S11373509946019BCA44CB445345AFD84346002BBE +S11373600EDD029B043B1A68002A09D1424603E061 +S1137370043B1968002902D1013A002AF8D1904649 +S1137380039B424618001A6105B03CBC90469946DE +S1137390A246AB46F0BDC046F8B54746CE460323E9 +S11373A080B580460F00140013403AD1A4103E006B +S11373B0002C25D043469D6C002D3BD03E0000237D +S11373C001279946274207D1641019D0286800285C +S11373D01BD005002742F7D02A0031004046FFF7B2 +S11373E031FF002E1BD04246D26C736894469B003A +S11373F063441A68641032601E600600002CE5D1F4 +S113740030000CBC90469946F8BD2A00290040463D +S1137410FFF718FF4B46286003600500DAE7060013 +S1137420D2E70B4A013B9B009A580023FFF772FEF8 +S11374300700BBE701214046FFF73AFE054B050074 +S11374404361012303614346986400230360B5E765 +S11374509099000071020000F8B54E464546DE469C +S11374605746E0B50E00336954119846A04443468C +S11374705D1CB3688346914649689D4203DD013132 +S11374805B009D42FBDC5846FFF712FE0300844676 +S11374901433002C06DD0021A4001A001B1902C2BB +S11374A09342FCD132694846970031001F221431BF +S11374B01040CF198146002825D02022121A924666 +S11374C0002248460C688440504614431C6004C99A +S11374D00433C2408F42F4D81A60002A01D04546D2 +S11374E002356346013D1D61736860469A005B4640 +S11374F0DB6C9B181A6832601E603CBC904699464F +S1137500A246AB46F8BD04C904C38F42E9D904C9F5 +S113751004C38F42F7D8E4E70A69036930B505006C +S1137520981A11D1920014351431AB18891801E05E +S11375309D4209D2043B04391C680A689442F7D07E +S1137540944280410122104330BDC046F8B54546FF +S1137550DE4657464E4614000B691269E0B588466C +S11375609D1A1AD10F0014218C4692001437A4449A +S1137570BB18624402E09F4200D370E0043B043A2B +S11375801E6811688E42F6D000D371E043463E0077 +S1137590A04667461C00012506E0002D6ADB47462D +S11375A0260000251437143643465968FFF780FD3A +S11375B043468146C56018694D4683009C4623694D +S11375C0BC449B0098460023B04414359A4600E01E +S11375D0270004CE3C009346594608CC09041A04FB +S11375E0120C5244090C521A190C5B461B0CCB1A90 +S11375F011145B1812041914120C1B048A46134349 +S1137600291D2B600D00B045E2D8A44516D908CC3D +S11376101A04120C524416141B0C9B1912041E1447 +S1137620120C1B041343B24608C5A445EFD86246A6 +S11376300324D21B053AA243043289180439002BCF +S113764004D104390B680138002BFAD04B46186179 +S113765048463CBC90469946A246AB46F8BD00213C +S1137660FFF726FD01230361002381464361EFE711 +S1137670664699E727000E00A046143714360C001E +S1137680012591E7F0B501211C0083B0089E150087 +S1137690FFF70EFD2303640007001B0B640D02D0EB +S11376A08022520313430193002D19D0684600959C +S11376B0FFF790FD002830D1009B7B61019BBB61EB +S11376C05A1E93415D1C3D61002C14D0194B9C46FD +S11376D0352364442418181A099B3460186019E08F +S11376E001A8FFF777FD019B20307B610123012571 +S11376F03B61002CEAD1104B9C46104B6044EB18C4 +S11377009B00FB1830605869FFF74AFD6B01181A9B +S1137710099B1860380003B0F0BD019B20221900BA +S1137720121A91400A00C340009901930A437A61F6 +S1137730C5E7C046CDFBFFFFCEFBFFFFFFFFFF3FCA +S1137740002370B5064C050008002360FBF726F8FB +S1137750431C00D070BD2368002BFBD02B60F9E7DD +S1137760BC0D0020F0B557464E46DE464546E0B512 +S1137770936883B001900E009246002B70D08D6800 +S113778013682C0008681D0046E09022B389D200DB +S1137790134230D03169421A93467069420012187C +S11377A0D00F8218521090465A46501CC0194246B7 +S11377B0404501D9804602008020C000034238D0F1 +S11377C011000198FFF770F9041E54D05A4631692C +S11377D0FCF75CFCB3892A4A134080221343B3812B +S11377E0434620005A463461B8463C00584473610D +S11377F09B1A3060B3604246494600F0B3F9B3685F +S11378001C1B3368B46043443360180053469B68C0 +S1137810DF1B53469F6023D06F682B000835002F71 +S1137820FAD01B68A0469946A742AED23C00B8469F +S1137830E1E7019800F0E6F9041ED1D1019C316919 +S1137840200000F09BF80C2323604022B389012020 +S11378501343B3815246002340429360536003E0D4 +S1137860002352460020536003B03CBC9046994626 +S1137870A246AB46F0BD0C23019A1360E5E7C0466F +S11378807FFBFFFF10B55143FFF70EF9041E1CD018 +S11378900300083B5A6803239A43043A242A16D85F +S11378A00300132A0DD900210833016041601B2A0B +S11378B007D98160C160242A0DD103000161183306 +S11378C0416100221A605A609A60200010BD0021B4 +S11378D0FCF71EFCF9E703001033F2E7F8B50C00DF +S11378E00600FFF7D5FB204FBB685D6803239D436B +S11378F01E4B2C1B9C466444240B1D4B013C24034F +S11379009C4207DD00213000FFF71AFFBB685B19BA +S1137910984204D03000FFF7C3FB0020F8BD614259 +S11379203000FFF70DFF431C0DD00122BB682D1B57 +S113793015435D600F4B30001A68141B1C60FFF781 +S1137940AFFB0120EAE700213000FFF7F9FEBA6837 +S1137950831A0F2BDEDD08490968401A05490860BF +S113796001210B435360D5E73C040020EF0F0000D6 +S1137970FF0F0000640C002044080020F8B5040048 +S11379800D1E3CD0FFF784FB290008394868012309 +S1137990050003269D434A199C46614F5368B3432F +S11379A0BE68B24256D06646536006420AD13E00D3 +S11379B008680836091A2D188868B04265D0CE6860 +S11379C0C660B0600120D6187668064233D0554BA5 +S11379D0284348604D519D4212D8ED08FF3BAA1040 +S11379E0FF3B93407A68ED0013437B60EF19BB685B +S11379F0CF608B60B960D9602000FFF751FBF8BD00 +S1137A00680A042850D8A809020039303832C00066 +S1137A10381808388368032698424CD05A68B24311 +S1137A20954230D29B689842F8D1C368CB60886095 +S1137A309960C160E0E7ED183B4E9368B34242D0D1 +S1137A40D2682843DA609360364B48604D519D42BA +S1137A50D6D8C2E76246EB18024206D10A68891AF0 +S1137A6088689B18CA68C260906001221A434A6001 +S1137A702E4AB96012689342BED32D4B2000196878 +S1137A80FFF72CFFB8E71800CFE76646D018406828 +S1137A9030423FD190685D19D368C36098606346F3 +S1137AA02B434B604D51A7E7142814D802005C30D7 +S1137AB05B32C000ACE70123921093407A68134311 +S1137AC07B600300B2E72843D9609960CB608B6088 +S1137AD048604D5190E7542805D8280B02006F30B8 +S1137AE06E32C00094E7AA225200904205D8E80BF7 +S1137AF0020078307732C0008AE70E4A904205D8F7 +S1137B00A80C02007D307C32C00081E7FE207E227A +S1137B1080007DE763462B434B6015606CE7C046ED +S1137B203C040020FF010000440400204808002019 +S1137B30940C00205405000082B000290AD0002AC9 +S1137B400BD0002B0BD013780B601078431E984198 +S1137B5002B0704701A9002AF3D10020F8E70220FF +S1137B604042F5E7F0B588420AD98B18984207D20B +S1137B70531E002A03D0CA5CC254013BFBD2F0BDA1 +S1137B8005000F2A08D8002AF9D00023CC5CEC5455 +S1137B9001339342FAD1F2E70B0003439B072DD143 +S1137BA015000C000300103D2F0901373F01C719D0 +S1137BB026681E6066685E60A6689E60E66810348B +S1137BC0DE6010339F42F3D10F24A54310354919C9 +S1137BD014404519032C13D90023271FBE0801366E +S1137BE0B600CC58EC500433B342FAD10326B74361 +S1137BF03C1D09192D193240C7D1C0E70500C4E75F +S1137C002200C0E7F0B54E464546DE465746E0B58D +S1137C1085B001900E001500002900D19EE03700C8 +S1137C200198083FFFF734FA7A68032314009C4351 +S1137C302B000B33B946162B47D810211023884646 +S1137C40454546D89C4249DACC4938198B4689685F +S1137C500290884200D1C2E001218A4640680100B6 +S1137C600390504681438C4602998B46DC4461461E +S1137C70496801424DD0104200D1A2E02900019888 +S1137C80FEF712FF051E39D0012302007968083A75 +S1137C9099437F18BA4200D12EE1221F242A00D929 +S1137CA014E1132A00D9E8E00300320011681960D6 +S1137CB05168596092689A60019C31002000FFF776 +S1137CC05DFE2000FFF7ECF91BE007218B4398468B +S1137CD0B6D50C23019A0025136012E03500434603 +S1137CE0E31A0F2B25D84B46012249465B68134003 +S1137CF023434B604C4463681A4362600198FFF766 +S1137D00CFF9280005B03CBC90469946A246AB4644 +S1137D10F0BD032103988C46884321188B46994271 +S1137D2021DB029A3500D36892685C46D3609A607E +S1137D30D5E74A4601204646526849460240324346 +S1137D404E464144034372604C444B6063680831BF +S1137D50184360600198FFF711FECFE71100FEF7AA +S1137D60A3FE0500CDE75146114200D086E76146E7 +S1137D703A68BA1A924652688A4380188346A344E2 +S1137D809B4526DB029AD3689268D3609A60534677 +S1137D90524655469268DB680835D3609A60221FC4 +S1137DA0242A00D996E0132A72D95346316899607F +S1137DB07168D9601B2A00D9A4E03200103308325C +S1137DC068E03A68BA1A92465146032249689143D8 +S1137DD00A009346A3449B4500DA4FE7D7E7032004 +S1137DE0029984464968814340460919103002903B +S1137DF0814258DAD20700D540E760463A68BA1A99 +S1137E009246526882430298511803918842E0DCFA +S1137E105346524655469268DB680835D3609A60EB +S1137E20221F242A00D98EE0132A00D888E0534662 +S1137E30316899607168D9601B2A00D988E03200E2 +S1137E4010330832116819605168596092689A6059 +S1137E5051465B46424641449960039B01989A1AF5 +S1137E6001231A434A605246526813404246134360 +S1137E7052465360FFF714F943E7336803607368AD +S1137E8043601B2A2DD803003200083308320DE763 +S1137E902B00320011685C4619605168D146596064 +S1137EA092689A601BE74346FA185B469A60434619 +S1137EB0C91A0123194351607A6801981340424654 +S1137EC013437B60FFF7ECF835001AE73100FFF746 +S1137ED049FEF1E631002800FFF744FE5C46D14636 +S1137EE0FDE6B3688360F368C360242A15D00300F9 +S1137EF0320010331032D9E6536803229343E41856 +S1137F003500ECE65346B1681961F1685961242AD9 +S1137F100CD0320018331032BCE7336932000361ED +S1137F2003007169183318324161BFE65346326960 +S1137F3051469A613200706920331832C861A9E74A +S1137F402B0032007EE731002800FFF70BFE7FE7AD +S1137F505346B1681961F1685961242A03D032008B +S1137F60183310326EE75346326951469A61320033 +S1137F70706920331832C86164E7C0463C040020AD +S1137F80002904D0FF2A04D801200A707047002079 +S1137F90FCE78A23036001204042F7E703460B43D2 +S1137FA07FD4002243088B4274D303098B425FD3EE +S1137FB0030A8B4244D3030B8B4228D3030C8B421A +S1137FC00DD3FF22090212BA030C8B4202D3121200 +S1137FD0090265D0030B8B4219D300E0090AC30BD5 +S1137FE08B4201D3CB03C01A5241830B8B4201D382 +S1137FF08B03C01A5241430B8B4201D34B03C01A6B +S11380005241030B8B4201D30B03C01A5241C30AE2 +S11380108B4201D3CB02C01A5241830A8B4201D353 +S11380208B02C01A5241430A8B4201D34B02C01A3D +S11380305241030A8B4201D30B02C01A5241CDD2E2 +S1138040C3098B4201D3CB01C01A524183098B422D +S113805001D38B01C01A524143098B4201D34B0116 +S1138060C01A524103098B4201D30B01C01A524179 +S1138070C3088B4201D3CB00C01A524183088B4200 +S113808001D38B00C01A524143088B4201D34B00E9 +S1138090C01A5241411A00D201465241104670475B +S11380A05DE0CA0F00D04942031000D34042534060 +S11380B000229C4603098B422DD3030A8B4212D320 +S11380C0FC22890112BA030A8B420CD38901921152 +S11380D08B4208D3890192118B4204D389013AD08F +S11380E0921100E08909C3098B4201D3CB01C01A64 +S11380F0524183098B4201D38B01C01A5241430977 +S11381008B4201D34B01C01A524103098B4201D364 +S11381100B01C01A5241C3088B4201D3CB00C01AD1 +S1138120524183088B4201D38B00C01A5241D9D2E9 +S113813043088B4201D34B00C01A5241411A00D26A +S11381400146634652415B10104601D34042002B66 +S113815000D54942704763465B1000D3404201B5E5 +S11381600020FAF7FFFB02BD0029F8D016E770479C +S11381708446101C62468C46191C634600E0C046C7 +S11381801FB500F0E5FC002801D40021C8421FBD42 +S113819010B500F03FFC4042013010BD10B500F0B6 +S11381A0D7FC002801DB002010BD012010BDC04613 +S11381B010B500F0CDFC002801DD002010BD012029 +S11381C010BDC04610B500F05FFC002801DC0020A3 +S11381D010BD012010BDC04610B500F055FC0028AC +S11381E001DA002010BD012010BDC046002B11D1C2 +S11381F0002A0FD1002900D1002802D00021C94350 +S1138200081C07B4024802A14018029003BDC046EE +S113821055A7FFFF03B4684601B5029800F006F8BD +S1138220019B9E4602B00CBC7047C046F0B5574651 +S11382304E464546DE46E0B5040083B00D00924646 +S113824099468B422FD82CD04946504601F08EF8DF +S113825029000600200001F089F8331A9846203BD3 +S11382609B4600D574E053465A4693401F0053463C +S1138270424693401E00AF4229D826D05B46A41B39 +S1138280BD41002B00DA79E0002200230092019323 +S113829001235A469340019301234246934000939D +S11382A019E08242D0D900220023009201930C9B52 +S11382B0002B01D01C605D600098019903B03CBCA8 +S11382C090469946A246AB46F0BDA342D6D90022B9 +S11382D00023009201934346002BE8D0FB07720869 +S11382E01A4346467B080EE0AB4201D1A2420CD8A9 +S11382F0A41A9D41012024196D410021013E241836 +S11383004D41002E06D0AB42EED9013E24196D41F9 +S1138310002EF8D15B460098019900196941002BA1 +S113832022DB2B005A46D3402A004446E2401C007C +S11383305B461500002B2CDB26009E4033002600F4 +S11383404746BE403200801A994100900191AEE741 +S1138350424620239B1A5246DA40414613004A46BD +S11383608A4017001F4382E7424620239B1A2A00B3 +S113837046469A402300F3401343D5E74246202360 +S113838000219B1A0022009101920122DA400192FD +S113839082E74246202326009B1ADE402F00B44683 +S11383A0974066463B003343C9E7C046F0B557469D +S11383B04546DE464E46E0B54C000E0387B0834684 +S11383C092461D008046360B640DCF0F002C4FD013 +S11383D06F4B9C4235D08023420F1B04F60013439D +S11383E033439946C30098466A4B00269C460023B3 +S11383F0644403932B031B0B9B466B00ED0F504609 +S11384005B0D01955ED0624A934253D05A46D10027 +S11384108022400F120402430A4393465246D1007D +S11384205C4A9446002263443800684084460290C3 +S1138430E41A16430F2E00D9B4E0574BB6009B59EB +S11384409F460300334399466CD100239846023378 +S113845008260393CEE7CB464146039A0197022AA6 +S113846065D1019B4A4C9C460023002298466BE050 +S11384700300334399464ED0002E00D1BCE13000B6 +S1138480FBF7C2FD03000B3B1C2B00DDACE11D22FE +S1138490D31A5A460100DA4008398E401300334398 +S11384A099465B468B40984600233C4C0026241A90 +S11384B003939FE751465A46114329D1002293461C +S11384C00232B1E7594601431ED05B46002B00D16E +S11384D09EE15846FBF798FD03000B3B1C2B00DD87 +S11384E08FE102005946083A91408B461D21CB1A70 +S11384F05146D9400B0059460B4351469B46914087 +S1138500264B00221B1A8FE7002301229B468BE790 +S11385105146032288E700239846013304260024A9 +S1138520039367E70323B14603930C2662E7032A08 +S113853000D15CE2019B012A00D0E4E113409C4697 +S1138540002300240022984600211203130B0A0D75 +S113855012051A432305124C404622401343624637 +S11385605B00D2075B081343190007B03CBC90467C +S11385709946A246AB46F0BD002380229C461203D6 +S11385809846034CE0E70023014C00229846DBE7C1 +S1138590FF07000001FCFFFFB09A00000DFCFFFF85 +S11385A0FFFF0F80D94500D939E100D134E1002320 +S11385B046464D469A46013C5B460A0E1B021A4348 +S11385C00B02170C039313041B0C3900280090466C +S11385D00193FAF73DF90200019B83465A432800B0 +S11385E039009146FAF7BAF9350C09040D43A94547 +S11385F00DD95B464544013BA84500D93AE1A9455C +S113860000D837E102235B429C464544E3444B4691 +S1138610EB1A390018000493FAF71AF9019B0500C4 +S11386204343390004989946FAF798F93304090446 +S11386301B0C0B43994509D943446A1E984500D93C +S11386401AE1994500D817E1023D43444A469B1A72 +S11386505A4612042A4303999346100C0A0C914675 +S113866009045A46090C4E460D001204120C4543E7 +S1138670059151437243704352190E0CB21895423E +S113868003D980256D02AC466044150C090412041C +S1138690090C28185218834200D2CEE000D1C8E059 +S11386A01D1A53469E1AB24592415242AB1A9A463B +S11386B0984500D117E139001800FAF7C9F8019B71 +S11386C005004343390050460493FAF747F90498E8 +S11386D00B04310C1943884209D941446B1E884567 +S11386E000D907E1884200D804E1023D4144049BDB +S11386F0CB1A180039000493FAF7AAF8019B8246B2 +S11387004343390004980193FAF728F901980B04BC +S11387103104090C194388420DD953464144013BA5 +S1138720884500D9E8E0884200D8E5E002235B42AE +S11387309C464144E244019B2D04CE1A51462943F0 +S1138740059D4F462A000B04080C1B0C5A43454355 +S11387507B4378435B19170CFB189D4203D9802592 +S11387606D02AC4660441D0C12041B04120C281844 +S11387709B18864200D293E000D18EE00123194376 +S1138780A04BE318002B00DC99E04A0700D09EE0E0 +S11387905A46D20106D55A469B4B1A40802393462B +S11387A0DB00E318994A934268DD0123029A984C4E +S11387B01A400023944698460022C5E680224B4680 +S11387C0120313420AD05B46134206D11A43120322 +S11387D0120BAC4688468E4CB6E64B461A4312033F +S11387E0120BBC468A4CAFE603005A46283B9A401B +S11387F000239146984657E65846FBF705FC20307F +S113880040E603005246283B9A400021934677E60F +S1138810FBF7FAFB20305FE6884500D2C7E64B46FB +S1138820DE075D0843465B081E434346DB079A4662 +S1138830C2E60025924500D333E7039E5946B44669 +S1138840E244B245AD416D424544EB1801399845C7 +S113885007D2984200D97FE000D1BCE01D1A8B46B4 +S11388601FE79845FAD1039D5545F2D943468B46F7 +S11388701D1A16E79B46CAE61500E7E65A46C908DC +S113888052070A435B0590465C0D5A460123029940 +S113889052021940120B8C4656E6002B00D16FE7AA +S11388A046444A1EB04529D91100864200D065E7E6 +S11388B0039A934200D061E762E701214942012013 +S11388C0C21A382A21DD029B03409C4638E60F2257 +S11388D00A40042A00D15BE70A00111D914292412B +S11388E05242934454E7474BE318002BE5DD012241 +S11388F05242F2E71D00FAE69A461CE7B04239D824 +S11389006ED011003AE702933AE71F2A3CDC202399 +S11389109B1A0C005846994098404B1E99415B465F +S1138920D440D340204308431A00430709D00F23FF +S11389300340042B05D00100081D88429B415B4283 +S1138940D21813023AD50123029A01241A400023B3 +S1138950944698460022F7E5022149428C46039D3D +S1138960E344AC46E244AA45AD416D424544ED18AA +S11389702D1A96E68A1E03994D008D42894149427B +S11389804144761803958FE71F204042C31A584686 +S1138990D8400300202A28D040205D46821A954002 +S11389A029434A1E91411943072300220B4009D051 +S11389B00F2300220B400800042BBDD101005307F4 +S11389C05202120BC9081943012388460299002454 +S11389D019408C46B8E55245BED88B46002560E662 +S11389E0039D9D42C6D3110062E70025D8E780228B +S11389F05B4612031A43019B1203120B9C468846E2 +S1138A00034CA1E5FF030000FFFFFFFEFE0700008B +S1138A10FF070000F0B54F464646D6465C00C0B599 +S1138A201F03DB0F9A46174B0E034D008446804606 +S1138A30360B6D0DC90F91463F0B640D01209D420D +S1138A4008D09C4201D0A5420BD01CBC904699464C +S1138A50A246F0BD63463343F7D1AC42F5D13A4365 +S1138A60F3D10120BE42F0D1C845EED1514507D023 +S1138A70002DEAD163461E433000461EB041E4E7B0 +S1138A800020E2E7FF070000F0B54546DE46574602 +S1138A904E46E0B51F033D0B2C4F0E034C00AB4676 +S1138AA05D008446360B640DC90F90466D0DDB0FD7 +S1138AB0BC422AD0254FBD422DD0002C0FD13043CB +S1138AC00700814678427841C0B2002D17D15F4635 +S1138AD03A4314D14B460020002B0AD006E0002D67 +S1138AE002D15846024301D0994218D0484201218C +S1138AF008433CBC90469946A246AB46F0BD0028CC +S1138B00F2D00120013B1843F3E737000743D1D0EB +S1138B1002204042EDE75F461743CED0F8E7AC426F +S1138B20E4DC03DA481E01210843E2E75E45DDD8B0 +S1138B3006D000205E45DCD20123481E1843D8E746 +S1138B40C445D3D80020C445F6D3D2E7FF070000BC +S1138B50F0B54E464546DE4657465C00E0B51F0379 +S1138B60DB0F99462A4B0E034D00C90F8446360B82 +S1138B706D0D8B4690463F0B640D9D4220D0244BD7 +S1138B809C4222D0002D12D1304343424341DBB2F8 +S1138B90002C1FD0002B0CD04B460120013B03437B +S1138BA018003CBC90469946A246AB46F0BD002C4A +S1138BB016D0CB4517D05B46594201230B43EFE750 +S1138BC0310002230143EBD1D9E7390002231143D9 +S1138BD0E6D1D7E73A43DDD100230028E0D0EAE725 +S1138BE03A43E6D1E7E7A542E5DC05DBBE42E2D83D +S1138BF007D00023BE42D3D25946012301390B4387 +S1138C00CEE7C445D7D80023C445F5D3C8E7C0464A +S1138C10FF070000F0B54646D6464F460C03C0B5E4 +S1138C20CD0F4E00610A440F0C43C1005800400DA3 +S1138C3084468A460F001903500F490A0143C64867 +S1138C40760DA846DB0FD200844500D1D8E0012080 +S1138C504340AB4200D1A6E06046351A002D00DC4B +S1138C6005E1002810D10B00134300D1D7E06B1E9F +S1138C70002B00D04BE153469F1ABA458041641A39 +S1138C804042241A01261EE0B34B9E4248D0802362 +S1138C901B041943382D00DD19E11F2D00DD4CE1C3 +S1138CA020230F005B1B10009A409F40E840531E96 +S1138CB09A41E940074317435346DF1B611ABA45FB +S1138CC0A44164420C1B230200D4C5E06402650A7B +S1138CD0002D00D1F6E02800FBF796F90300083BCD +S1138CE01F2B00DDE9E020223C00D21A9D40D44035 +S1138CF09F4025439E4200DDDBE09E1B731C1F2B1F +S1138D0000DD0AE120223800D21A290097402C0005 +S1138D109140D8407A1E9741DC40002601430F431E +S1138D207B0709D00F233B40042B05D03B1DBB42DE +S1138D30BF417F42E4191F00230225D5864B01362B +S1138D409E4200D1AFE0854B01251C40434662079B +S1138D50FF08640276051743240B760D1D4000219D +S1138D602403230B0C0D7E4A24051C4314403305B5 +S1138D7023435B00ED075B082B43380019001CBC40 +S1138D8090469946A246F0BD012543466207FF0876 +S1138D901743E4081D40704B9E4236D024037605E9 +S1138DA0240B760DDBE76346F31A002B00DC94E01A +S1138DB06046002835D068488642B1D080273F04F9 +S1138DC03943382B00DCFDE00A43170000217A1EEA +S1138DD09741574457458041091944420C192302CD +S1138DE03AD55D4B01369E4200D14BE101225B4BEB +S1138DF01C407B0817401F43E207174364088FE7B2 +S1138E000800104300D024E721E723003B4300D1AE +S1138E10B9E18022120314432403240B9FE72E009C +S1138E207EE70800104300D1CAE0581E844600289B +S1138E3000D0E7E05244524580416418404224186F +S1138E4017000126230207D50226CFE764462C43E8 +S1138E5000D1B3E12C0067467B0700D062E76307CB +S1138E60FF081F4301254346E4081D4093E7002DF6 +S1138E7078D1751C6D056D0D012D00DCF2E05046B6 +S1138E80801A8245BF41651A7F42ED1B8446280241 +S1138E9000D48CE05046171ABA4292410C1B55423A +S1138EA0651B984614E70125434600241D4000270E +S1138EB055E72A4CF61A2C4032E73D002838854005 +S1138EC0002717E73800FBF79FF8203006E70A432E +S1138ED0170000217A1E9741EEE6002B00D0E5E052 +S1138EE0731C9C465B055B0D012B00DC9FE01A4B59 +S1138EF09C4500D1C5E0524452458041641840422B +S1138F002418E707520817436408664608E712481E +S1138F10854200D185E01D00BCE629001F3EF140DA +S1138F20202B00D17FE04022D31A9D402F437D1E89 +S1138F30AF4100240F4300268EE72B000F00203B97 +S1138F40DF40202D71D040235D1BA9400A43511EF0 +S1138F508A4100211743AFE6FF070000FFFF7FFFB0 +S1138F60FFFF0F80002E3ED0B34EB44545D080267F +S1138F7036046D423443382D00DDA8E01F2D00DD9A +S1138F801FE1202627005046761BB740E8400743E0 +S1138F905046B040461EB041EC403843171ABA421E +S1138FA092410C1B5242A41A664698468BE66446CC +S1138FB067462C4300D08BE6002500260027EAE60E +S1138FC01E00ADE61F2B60DC2027F81A0F00844634 +S1138FD087401000D840074360468240501E8241BB +S1138FE0D9401743F5E626005046064305D0ED4325 +S1138FF0002DD3D0904EB445BDD10C001700664669 +S113900098468DE68C4883420BD06346D9E6002D02 +S113901000D096E00800104300D1E2E00C001700F5 +S11390209846854E7CE6002580E700218EE72300E4 +S113903050460343002E00D0A8E0002B00D1DEE010 +S11390400B00134300D16BE652445245804164182F +S1139050404224181700230200D4FDE6774B6646ED +S11390601C405DE6250050460543002ECFD1002D5F +S11390704FD10C00144300D1A0E00C001700984617 +S11390804EE666460024002785E61F000800203FC0 +S1139090F8400700202B00D18EE04020C31A9940ED +S11390A00A43511E8A410021174392E6002E14D12F +S11390B026005046064362D0DB43002B5CD1871860 +S11390C09742924164185242A418664687E6504675 +S11390D02043441EA041002460E7574EB4454ED0BF +S11390E0802636045B423443382B00DD7FE01F2B9F +S11390F000DD8BE0202627005046F61AB740D84002 +S113910007435046B040461EB0410743DC40BF18F9 +S1139110D6E70D00154300D102E65046801A824579 +S1139120BF41651A7F42ED1B8446280200D48DE6B8 +S11391305046171ABA4292410C1B5242A41A98463E +S1139140EEE50D00154300D16BE750466707C008F4 +S113915007438020E4080003044207D0CD080542F9 +S113916004D12C009846D70849070F437B0FE4002D +S11391701C43FF00304ED3E52F4EB445B4D10C0050 +S113918017006646CCE500270024E8E5002B39D01B +S11391900B00134300D144E7C0086707074380204E +S11391A0E40800030442E1D0CB080342DED1D7082F +S11391B049070F431C00D9E7002171E70025002768 +S11391C0E9E52E002700203EF740202D2FD0402631 +S11391D0751BAC4050462043441EA0410024384334 +S11391E0DCE6802400252403134E0027D3E55046F3 +S11391F020430700781E87410024BF1860E70C0055 +S113920017008DE50C0017000B4E89E51E002700A2 +S1139210203EF740202B0CD04026F31A9C405046A9 +S11392202043441EA04107430024BF1848E70024FC +S1139230D0E70024F3E7C046FF070000FFFF7FFFED +S113924070B50E4E0D031C0349005B002D0B490D38 +S1139250240B5B0DB14204D0084900208B4208D096 +S113926070BD05430120002DFAD1044900208B4232 +S1139270F6D114432000441EA041F1E7FF0700008B +S113928030B5134D0A034B00120B5B0DC90F0024BC +S1139290AB4210DD0F4CA3420FDC80240E4D64035F +S11392A02243ED1A1F2D0BDD0C48C31ADA40544239 +S11392B0002900D11400200030BD094BCC18FAE776 +S11392C0084CE840A44663449A400243EFE7C04692 +S11392D0FE0300001D04000033040000130400001A +S11392E0FFFFFF7FEDFBFFFF70B5002830D0C317F1 +S11392F0C4185C40C50F2000FAF786FE174B184AC5 +S11393001B1AD21A1F2A18DD164AD21A94400022B8 +S113931024035B05240B5B0D0021100024030A0DBC +S1139320240B12052243104C1B05224013435B00FF +S1139330ED075B082B43190070BD210091400A0022 +S11393400B21081AC4405B052403240B5B0DE3E7DF +S11393500025002300240022DEE7C0461E0400008E +S11393603304000013040000FFFF0F8010B5002930 +S113937003D1FAF749FE203002E0081CFAF744FE54 +S113938010BDC046260300007205000072050000EF +S113939072050000720500007205000072050000ED +S11393A072050000720500007205000072050000DD +S11393B072050000720500007205000072050000CD +S11393C0720500000E030000720500007205000023 +S11393D072050000720500007205000072050000AD +S11393E0720500007205000072050000720500009D +S11393F0720500007205000072050000720500008D +S1139400720500001E0300007205000072050000D2 +S1139410720500007205000072050000720500006C +S1139420720500007205000072050000720500005C +S1139430720500007205000072050000720500004C +S113944072050000160300002E030000F60200005F +S113945006030000FE0200000200000003000000FA +S1139460280000002900000004000000050000009E +S1139470060000000700000020000000210000009A +S1139480220000002300000024000000250000004A +S1139490260000002700000008000000090000006A +S11394A00A0000000B00000000080042000C00420B +S11394B0001000420014004200180042001C004248 +S11394C050756C73652077696474683A2025640A62 +S11394D00000000000010000000200000004000081 +S11394E0040202001A1A1B00FFFFFF00FFFFFF0027 +S11394F0FFFF000008040200010000000200000059 +S1139500040000000800000000100000002000001B +S11395100040000000800000000001000000020084 +S11395200000040000000800476F696E6720666F42 +S11395307277617264210A00476F696E6720626105 +S1139540636B7761726473210A00000053746F7057 +S113955070696E67210A000025630000555341526B +S11395605420446562756767696E6720696E697423 +S113957069616C697A65640A0000000026210000B4 +S113958022210000222100008821000088210000FF +S11395903A2100002C210000402100007621000027 +S11395A010220000F0210000F02100007C220000C5 +S11395B0022200001E220000F42100002C220000E0 +S11395C06C220000B42E0000842E0000962E0000B1 +S11395D0D82D0000962E00007A2E0000962E000052 +S11395E0D82D0000842E0000842E00007A2E000066 +S11395F0D82D0000E02D0000E02D0000E02D00003B +S11396009C2E0000842E0000842E0000582E0000A2 +S11396103C2F0000582E00007A2E0000582E000027 +S11396203C2F0000842E0000842E00007A2E0000BF +S11396303C2F0000E02D0000E02D0000E02D000094 +S1139640462F0000E43000003430000034300000C5 +S113965032300000D6300000D6300000CC3000009C +S113966032300000D6300000CC300000D63000008C +S113967032300000DC300000DC300000DC30000060 +S11396806C310000743B0000343A0000343A0000AE +S1139690303A00004C3B00004C3B00003E3B0000D5 +S11396A0303A00004C3B00003E3B00004C3B0000C5 +S11396B0303A0000543B0000543B0000543B00008F +S11396C0583D0000100000201049000084490000AB +S11396D084490000F44800008449000084490000E3 +S11396E08449000084490000844900008449000042 +S11396F0FC480000DE430000844900009843000059 +S1139700E843000084490000344400001E46000081 +S11397101E4600001E4600001E4600001E460000B5 +S11397201E4600001E4600001E4600001E460000A5 +S113973084490000844900008449000084490000F1 +S113974084490000844900008449000084490000E1 +S113975084490000844900003C4400008445000022 +S113976084490000844500008449000084490000C5 +S113977084490000844900004E46000084490000EA +S113978084490000564600008449000084490000D2 +S1139790844900008449000084490000F846000020 +S11397A084490000844900002A47000084490000DD +S11397B08449000084490000844900008449000071 +S11397C08449000084490000844900008449000061 +S11397D084490000244800005848000084450000E3 +S11397E084450000844500006A4800005848000091 +S11397F08449000084490000724800008449000044 +S11398008C47000052490000C8480000C2470000CD +S113981084490000CA470000844900002049000030 +S1139820844900008449000082480000494E4600F3 +S1139830696E66004E414E006E616E003031323307 +S11398403435363738394142434445460000000038 +S113985030313233343536373839616263646566A2 +S113986000000000286E756C6C29000030000000B8 +S113987020202020202020202020202020202020E4 +S113988030303030303030303030303030303030D4 +S1139890496E66696E697479000000004E614E007D +S11398A00080E03779C34143176E05B5B5B89346D8 +S11398B0F5F93FE9034F384D321D30F94877825AA4 +S11398C03CBF737FDD4F1575000000000000F03FC2 +S11398D00000000000002440000000000000594087 +S11398E00000000000408F40000000000088C340DA +S11398F000000000006AF8400000000080842E414F +S113990000000000D01263410000000084D797419A +S11399100000000065CDCD41000000205FA00242A0 +S1139920000000E876483742000000A2941A6D4215 +S1139930000040E59C30A2420000901EC4BCD64208 +S113994000003426F56B0C430080E03779C34143B3 +S113995000A0D8855734764300C84E676DC1AB4329 +S1139960003D9160E458E143408CB5781DAF154447 +S113997050EFE2D6E41A4B4492D54D06CFF0804422 +S1139980F64AE1C7022DB544B49DD9794378EA4437 +S113999005000000190000007D00000043000000E5 +S11399A0504F5349580000002E0000000020202092 +S11399B0202020202020282828282820202020207B +S11399C0202020202020202020202020208810104B +S11399D010101010101010101010101010040404A7 +S11399E00404040404040410101010101010414165 +S11399F04141414101010101010101010101010153 +S1139A000101010101010101101010101010424266 +S1139A104242424202020202020202020202020222 +S1139A2002020202020202021010101020000000C2 +S1139A300000000000000000000000000000000022 +S1139A400000000000000000000000000000000012 +S1139A500000000000000000000000000000000002 +S1139A6000000000000000000000000000000000F2 +S1139A7000000000000000000000000000000000E2 +S1139A8000000000000000000000000000000000D2 +S1139A9000000000000000000000000000000000C2 +S1139AA000000000000000000000000000000000B2 +S1139AB0A485000086850000408500005E840000C7 +S1139AC04085000078850000408500005E84000029 +S1139AD08685000086850000788500005E8400008D +S1139AE0568400005684000056840000BC870000A1 +S1139AF0F8B5C046F8BC08BC9E4670475142000009 +S1139B00DD000000F8B5C046F8BC08BC9E467047AE +S1079B10B500000098 +S10B9B1418E7FF7F01000000C7 +S1139B1C401F00000800000001000000100000209D +S1139B2C00000000FC02002064030020CC03002091 +S1139B3C0000000000000000000000000000000015 +S1139B4C0000000000000000000000000000000005 +S1139B5C00000000000000000000000000000000F5 +S1139B6C00000000000000000000000000000000E5 +S1139B7C00000000000000000000000000000000D5 +S1139B8C00000000000000000000000000000000C5 +S1139B9C00000000000000000000000000000000B5 +S1139BAC00000000000000000000000000000000A5 +S1139BBC0000000000000000000000000000000095 +S1139BCC0000000000000000010000000000000084 +S1139BDC0E33CDAB34126DE6ECDE05000B00000049 +S1139BEC0000000000000000000000000000000065 +S1139BFC0000000000000000000000000000000055 +S1139C0C0000000000000000000000000000000044 +S1139C1C0000000000000000000000000000000034 +S1139C2C0000000000000000000000000000000024 +S1139C3C0000000000000000000000000000000014 +S1139C4C0000000000000000000000000000000004 +S1139C5C00000000000000000000000000000000F4 +S1139C6C00000000000000000000000000000000E4 +S1139C7C00000000000000000000000000000000D4 +S1139C8C00000000000000000000000000000000C4 +S1139C9C00000000000000000000000000000000B4 +S1139CAC00000000000000000000000000000000A4 +S1139CBC0000000000000000000000000000000094 +S1139CCC0000000000000000000000000000000084 +S1139CDC0000000000000000000000000000000074 +S1139CEC0000000000000000000000000000000064 +S1139CFC0000000000000000000000000000000054 +S1139D0C0000000000000000000000000000000043 +S1139D1C0000000000000000000000000000000033 +S1139D2C0000000000000000000000000000000023 +S1139D3C0000000000000000000000000000000013 +S1139D4C0000000000000000000000000000000003 +S1139D5C00000000000000000000000000000000F3 +S1139D6C00000000000000000000000000000000E3 +S1139D7C00000000000000000000000000000000D3 +S1139D8C00000000000000000000000000000000C3 +S1139D9C00000000000000000000000000000000B3 +S1139DAC00000000000000000000000000000000A3 +S1139DBC0000000000000000000000000000000093 +S1139DCC0000000000000000000000000000000083 +S1139DDC0000000000000000000000000000000073 +S1139DEC0000000000000000000000000000000063 +S1139DFC0000000000000000000000000000000053 +S1139E0C0000000000000000000000000000000042 +S1139E1C0000000000000000000000000000000032 +S1139E2C0000000000000000000000000000000022 +S1139E3C0000000000000000000000000000000012 +S1139E4C0000000000000000000000000000000002 +S1139E5C00000000000000000000000000000000F2 +S1139E6C00000000000000000000000000000000E2 +S1139E7C00000000000000000000000000000000D2 +S1139E8C00000000000000000000000000000000C2 +S1139E9C00000000000000000000000000000000B2 +S1139EAC00000000000000000000000000000000A2 +S1139EBC0000000000000000000000000000000092 +S1139ECC0000000000000000000000000000000082 +S1139EDC0000000000000000000000000000000072 +S1139EEC0000000000000000000000000000000062 +S1139EFC0000000000000000000000000000000052 +S1139F0C0000000000000000000000000000000041 +S1139F1C0000000000000000000000000000000031 +S1139F2C0000000000000000000000000000000021 +S1139F3C0000000000000000000000000000000011 +S1139F4C0000000000000000980D0020000000003C +S1139F5C000000003C0400203C04002044040020C9 +S1139F6C440400204C0400204C0400205404002021 +S1139F7C540400205C0400205C04002064040020D1 +S1139F8C640400206C0400206C0400207404002081 +S1139F9C740400207C0400207C0400208404002031 +S1139FAC840400208C0400208C04002094040020E1 +S1139FBC940400209C0400209C040020A404002091 +S1139FCCA4040020AC040020AC040020B404002041 +S1139FDCB4040020BC040020BC040020C4040020F1 +S1139FECC4040020CC040020CC040020D4040020A1 +S1139FFCD4040020DC040020DC040020E404002051 +S113A00CE4040020EC040020EC040020F404002000 +S113A01CF4040020FC040020FC04002004050020AF +S113A02C040500200C0500200C050020140500205C +S113A03C140500201C0500201C050020240500200C +S113A04C240500202C0500202C05002034050020BC +S113A05C340500203C0500203C050020440500206C +S113A06C440500204C0500204C050020540500201C +S113A07C540500205C0500205C05002064050020CC +S113A08C640500206C0500206C050020740500207C +S113A09C740500207C0500207C050020840500202C +S113A0AC840500208C0500208C05002094050020DC +S113A0BC940500209C0500209C050020A40500208C +S113A0CCA4050020AC050020AC050020B40500203C +S113A0DCB4050020BC050020BC050020C4050020EC +S113A0ECC4050020CC050020CC050020D40500209C +S113A0FCD4050020DC050020DC050020E40500204C +S113A10CE4050020EC050020EC050020F4050020FB +S113A11CF4050020FC050020FC05002004060020AA +S113A12C040600200C0600200C0600201406002057 +S113A13C140600201C0600201C0600202406002007 +S113A14C240600202C0600202C06002034060020B7 +S113A15C340600203C0600203C0600204406002067 +S113A16C440600204C0600204C0600205406002017 +S113A17C540600205C0600205C06002064060020C7 +S113A18C640600206C0600206C0600207406002077 +S113A19C740600207C0600207C0600208406002027 +S113A1AC840600208C0600208C06002094060020D7 +S113A1BC940600209C0600209C060020A406002087 +S113A1CCA4060020AC060020AC060020B406002037 +S113A1DCB4060020BC060020BC060020C4060020E7 +S113A1ECC4060020CC060020CC060020D406002097 +S113A1FCD4060020DC060020DC060020E406002047 +S113A20CE4060020EC060020EC060020F4060020F6 +S113A21CF4060020FC060020FC06002004070020A5 +S113A22C040700200C0700200C0700201407002052 +S113A23C140700201C0700201C0700202407002002 +S113A24C240700202C0700202C07002034070020B2 +S113A25C340700203C0700203C0700204407002062 +S113A26C440700204C0700204C0700205407002012 +S113A27C540700205C0700205C07002064070020C2 +S113A28C640700206C0700206C0700207407002072 +S113A29C740700207C0700207C0700208407002022 +S113A2AC840700208C0700208C07002094070020D2 +S113A2BC940700209C0700209C070020A407002082 +S113A2CCA4070020AC070020AC070020B407002032 +S113A2DCB4070020BC070020BC070020C4070020E2 +S113A2ECC4070020CC070020CC070020D407002092 +S113A2FCD4070020DC070020DC070020E407002042 +S113A30CE4070020EC070020EC070020F4070020F1 +S113A31CF4070020FC070020FC07002004080020A0 +S113A32C040800200C0800200C080020140800204D +S113A33C140800201C0800201C08002024080020FD +S113A34C240800202C0800202C08002034080020AD +S113A35C34080020FFFFFFFF000002004300000050 +S113A36C00000000000000000000000000000000DD +S113A37C000000000000000000000000430000008A +S113A38C00000000000000000000000000000000BD +S113A39C000000000000000000000000430000006A +S113A3AC000000000000000000000000000000009D +S113A3BC000000000000000000000000430000004A +S113A3CC000000000000000000000000000000007D +S113A3DC000000000000000000000000430000002A +S113A3EC000000000000000000000000000000005D +S113A3FC000000000000000000000000430000000A +S113A40C000000000000000000000000000000003C +S113A41C00000000000000000000000043000000E9 +S113A42C000000000000000000000000000000001C +S113A43C000000000000000000000000817F00000C +S113A44C397B000000000000AC990000A8990000C2 +S113A45CD0940000D0940000D0940000D09400005C +S113A46CD0940000D0940000D0940000D09400004C +S113A47CD0940000FFFFFFFFFFFFFFFFFFFFFFFF74 +S113A48CFFFF000001004153434949000000000054 +S113A49C00000000000000000000000000000000AC +S113A4AC0000000000004153434949000000000033 +S113A4BC000000000000000000000000000000008C +S10BA4CC000000000000000084 +S90326B91D diff --git a/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/Debug/makedep.mk b/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/Debug/makedep.mk new file mode 100644 index 0000000..e556b0e --- /dev/null +++ b/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/Debug/makedep.mk @@ -0,0 +1,58 @@ +################################################################################ +# Automatically-generated file. Do not edit or delete the file +################################################################################ + +src\ASF\sam0\drivers\adc\adc_sam_d_r_h\adc.c + +src\ASF\sam0\drivers\adc\adc_sam_d_r_h\adc_callback.c + +src\ASF\sam0\drivers\extint\extint_sam_d_r_h\extint.c + +src\ASF\sam0\drivers\sercom\sercom.c + +src\devices\motor.c + +src\drivers\p_adc.c + +src\ASF\sam0\drivers\tcc\tcc.c + +src\ASF\sam0\drivers\tcc\tcc_callback.c + +src\drivers\p_io.c + +src\drivers\p_usart.c + +src\ASF\sam0\drivers\sercom\usart\usart.c + +src\ASF\sam0\drivers\sercom\usart\usart_interrupt.c + +src\ASF\sam0\drivers\sercom\sercom_interrupt.c + +src\ASF\sam0\drivers\extint\extint_callback.c + +src\ASF\common2\services\delay\sam0\systick_counter.c + +src\ASF\common\utils\interrupt\interrupt_sam_nvic.c + +src\ASF\sam0\boards\samd21_xplained_pro\board_init.c + +src\ASF\sam0\drivers\port\port.c + +src\ASF\sam0\drivers\system\clock\clock_samd21_r21_da_ha1\clock.c + +src\ASF\sam0\drivers\system\clock\clock_samd21_r21_da_ha1\gclk.c + +src\ASF\sam0\drivers\system\interrupt\system_interrupt.c + +src\ASF\sam0\drivers\system\pinmux\pinmux.c + +src\ASF\sam0\drivers\system\system.c + +src\ASF\sam0\utils\cmsis\samd21\source\gcc\startup_samd21.c + +src\ASF\sam0\utils\cmsis\samd21\source\system_samd21.c + +src\ASF\sam0\utils\syscalls\gcc\syscalls.c + +src\main.c + diff --git a/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/Release/.gitignore b/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/Release/.gitignore new file mode 100644 index 0000000..71bcfc6 --- /dev/null +++ b/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/Release/.gitignore @@ -0,0 +1 @@ +src/* diff --git a/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/Release/Makefile b/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/Release/Makefile new file mode 100644 index 0000000..f0dcbb3 --- /dev/null +++ b/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/Release/Makefile @@ -0,0 +1,499 @@ +################################################################################ +# Automatically-generated file. Do not edit! +################################################################################ + +SHELL := cmd.exe +RM := rm -rf + +USER_OBJS := + +LIBS := +PROJ := + +O_SRCS := +C_SRCS := +S_SRCS := +S_UPPER_SRCS := +OBJ_SRCS := +ASM_SRCS := +PREPROCESSING_SRCS := +OBJS := +OBJS_AS_ARGS := +C_DEPS := +C_DEPS_AS_ARGS := +EXECUTABLES := +OUTPUT_FILE_PATH := +OUTPUT_FILE_PATH_AS_ARGS := +AVR_APP_PATH :=$$$AVR_APP_PATH$$$ +QUOTE := " +ADDITIONAL_DEPENDENCIES:= +OUTPUT_FILE_DEP:= +LIB_DEP:= +LINKER_SCRIPT_DEP:= + +# Every subdirectory with source files must be described here +SUBDIRS := \ +../src/ \ +../src/ASF/ \ +../src/ASF/common2/ \ +../src/ASF/common2/services/ \ +../src/ASF/common2/services/delay/ \ +../src/ASF/common2/services/delay/sam0/ \ +../src/ASF/common/ \ +../src/ASF/common/boards/ \ +../src/ASF/common/utils/ \ +../src/ASF/common/utils/interrupt/ \ +../src/ASF/sam0/ \ +../src/ASF/sam0/boards/ \ +../src/ASF/sam0/boards/samd21_xplained_pro/ \ +../src/ASF/sam0/drivers/ \ +../src/ASF/sam0/drivers/adc/ \ +../src/ASF/sam0/drivers/adc/adc_sam_d_r_h/ \ +../src/ASF/sam0/drivers/extint/ \ +../src/ASF/sam0/drivers/extint/extint_sam_d_r_h/ \ +../src/ASF/sam0/drivers/port/ \ +../src/ASF/sam0/drivers/port/quick_start/ \ +../src/ASF/sam0/drivers/sercom/ \ +../src/ASF/sam0/drivers/sercom/usart/ \ +../src/ASF/sam0/drivers/sercom/usart/quick_start/ \ +../src/ASF/sam0/drivers/sercom/usart/quick_start_callback/ \ +../src/ASF/sam0/drivers/sercom/usart/quick_start_dma/ \ +../src/ASF/sam0/drivers/sercom/usart/quick_start_lin/ \ +../src/ASF/sam0/drivers/system/ \ +../src/ASF/sam0/drivers/system/clock/ \ +../src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/ \ +../src/ASF/sam0/drivers/system/interrupt/ \ +../src/ASF/sam0/drivers/system/interrupt/system_interrupt_samd21/ \ +../src/ASF/sam0/drivers/system/pinmux/ \ +../src/ASF/sam0/drivers/system/pinmux/quick_start/ \ +../src/ASF/sam0/drivers/system/power/ \ +../src/ASF/sam0/drivers/system/power/power_sam_d_r_h/ \ +../src/ASF/sam0/drivers/system/reset/ \ +../src/ASF/sam0/drivers/system/reset/reset_sam_d_r_h/ \ +../src/ASF/sam0/drivers/tcc/ \ +../src/ASF/sam0/drivers/tcc/quick_start/ \ +../src/ASF/sam0/drivers/tcc/quick_start_buffering/ \ +../src/ASF/sam0/drivers/tcc/quick_start_callback/ \ +../src/ASF/sam0/drivers/tcc/quick_start_dma/ \ +../src/ASF/sam0/drivers/tcc/quick_start_faultn/ \ +../src/ASF/sam0/drivers/tcc/quick_start_faultx/ \ +../src/ASF/sam0/drivers/tcc/quick_start_timer/ \ +../src/ASF/sam0/utils/ \ +../src/ASF/sam0/utils/cmsis/ \ +../src/ASF/sam0/utils/cmsis/samd21/ \ +../src/ASF/sam0/utils/cmsis/samd21/include/ \ +../src/ASF/sam0/utils/cmsis/samd21/include/component/ \ +../src/ASF/sam0/utils/cmsis/samd21/include/instance/ \ +../src/ASF/sam0/utils/cmsis/samd21/include/pio/ \ +../src/ASF/sam0/utils/cmsis/samd21/source/ \ +../src/ASF/sam0/utils/cmsis/samd21/source/gcc/ \ +../src/ASF/sam0/utils/header_files/ \ +../src/ASF/sam0/utils/linker_scripts/ \ +../src/ASF/sam0/utils/linker_scripts/samd21/ \ +../src/ASF/sam0/utils/linker_scripts/samd21/gcc/ \ +../src/ASF/sam0/utils/make/ \ +../src/ASF/sam0/utils/preprocessor/ \ +../src/ASF/sam0/utils/syscalls/ \ +../src/ASF/sam0/utils/syscalls/gcc/ \ +../src/ASF/thirdparty/ \ +../src/ASF/thirdparty/CMSIS/ \ +../src/ASF/thirdparty/CMSIS/Include/ \ +../src/ASF/thirdparty/CMSIS/Lib/ \ +../src/ASF/thirdparty/CMSIS/Lib/GCC/ \ +../src/config/ \ +../src/drivers \ +../src/devices + + +# Add inputs and outputs from these tool invocations to the build variables +C_SRCS += \ +../src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc.c \ +../src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc_callback.c \ +../src/ASF/sam0/drivers/extint/extint_sam_d_r_h/extint.c \ +../src/ASF/sam0/drivers/sercom/sercom.c \ +../src/drivers/p_adc.c \ +../src/ASF/sam0/drivers/tcc/tcc.c \ +../src/ASF/sam0/drivers/tcc/tcc_callback.c \ +../src/drivers/p_io.c \ +../src/drivers/p_usart.c \ +../src/ASF/sam0/drivers/sercom/usart/usart.c \ +../src/ASF/sam0/drivers/sercom/usart/usart_interrupt.c \ +../src/ASF/sam0/drivers/sercom/sercom_interrupt.c \ +../src/ASF/sam0/drivers/extint/extint_callback.c \ +../src/ASF/common2/services/delay/sam0/systick_counter.c \ +../src/ASF/common/utils/interrupt/interrupt_sam_nvic.c \ +../src/ASF/sam0/boards/samd21_xplained_pro/board_init.c \ +../src/ASF/sam0/drivers/port/port.c \ +../src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/clock.c \ +../src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/gclk.c \ +../src/ASF/sam0/drivers/system/interrupt/system_interrupt.c \ +../src/ASF/sam0/drivers/system/pinmux/pinmux.c \ +../src/ASF/sam0/drivers/system/system.c \ +../src/ASF/sam0/utils/cmsis/samd21/source/gcc/startup_samd21.c \ +../src/ASF/sam0/utils/cmsis/samd21/source/system_samd21.c \ +../src/ASF/sam0/utils/syscalls/gcc/syscalls.c \ +../src/main.c + + +PREPROCESSING_SRCS += + + +ASM_SRCS += + + +OBJS += \ +src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc.o \ +src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc_callback.o \ +src/ASF/sam0/drivers/extint/extint_sam_d_r_h/extint.o \ +src/ASF/sam0/drivers/sercom/sercom.o \ +src/drivers/p_adc.o \ +src/ASF/sam0/drivers/tcc/tcc.o \ +src/ASF/sam0/drivers/tcc/tcc_callback.o \ +src/drivers/p_io.o \ +src/drivers/p_usart.o \ +src/ASF/sam0/drivers/sercom/usart/usart.o \ +src/ASF/sam0/drivers/sercom/usart/usart_interrupt.o \ +src/ASF/sam0/drivers/sercom/sercom_interrupt.o \ +src/ASF/sam0/drivers/extint/extint_callback.o \ +src/ASF/common2/services/delay/sam0/systick_counter.o \ +src/ASF/common/utils/interrupt/interrupt_sam_nvic.o \ +src/ASF/sam0/boards/samd21_xplained_pro/board_init.o \ +src/ASF/sam0/drivers/port/port.o \ +src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/clock.o \ +src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/gclk.o \ +src/ASF/sam0/drivers/system/interrupt/system_interrupt.o \ +src/ASF/sam0/drivers/system/pinmux/pinmux.o \ +src/ASF/sam0/drivers/system/system.o \ +src/ASF/sam0/utils/cmsis/samd21/source/gcc/startup_samd21.o \ +src/ASF/sam0/utils/cmsis/samd21/source/system_samd21.o \ +src/ASF/sam0/utils/syscalls/gcc/syscalls.o \ +src/main.o + +OBJS_AS_ARGS += \ +src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc.o \ +src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc_callback.o \ +src/ASF/sam0/drivers/extint/extint_sam_d_r_h/extint.o \ +src/ASF/sam0/drivers/sercom/sercom.o \ +src/drivers/p_adc.o \ +src/ASF/sam0/drivers/tcc/tcc.o \ +src/ASF/sam0/drivers/tcc/tcc_callback.o \ +src/drivers/p_io.o \ +src/drivers/p_usart.o \ +src/ASF/sam0/drivers/sercom/usart/usart.o \ +src/ASF/sam0/drivers/sercom/usart/usart_interrupt.o \ +src/ASF/sam0/drivers/sercom/sercom_interrupt.o \ +src/ASF/sam0/drivers/extint/extint_callback.o \ +src/ASF/common2/services/delay/sam0/systick_counter.o \ +src/ASF/common/utils/interrupt/interrupt_sam_nvic.o \ +src/ASF/sam0/boards/samd21_xplained_pro/board_init.o \ +src/ASF/sam0/drivers/port/port.o \ +src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/clock.o \ +src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/gclk.o \ +src/ASF/sam0/drivers/system/interrupt/system_interrupt.o \ +src/ASF/sam0/drivers/system/pinmux/pinmux.o \ +src/ASF/sam0/drivers/system/system.o \ +src/ASF/sam0/utils/cmsis/samd21/source/gcc/startup_samd21.o \ +src/ASF/sam0/utils/cmsis/samd21/source/system_samd21.o \ +src/ASF/sam0/utils/syscalls/gcc/syscalls.o \ +src/main.o + +C_DEPS += \ +src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc.d \ +src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc_callback.d \ +src/ASF/sam0/drivers/extint/extint_sam_d_r_h/extint.d \ +src/ASF/sam0/drivers/sercom/sercom.d \ +src/drivers/p_adc.d \ +src/ASF/sam0/drivers/tcc/tcc.d \ +src/ASF/sam0/drivers/tcc/tcc_callback.d \ +src/drivers/p_io.d \ +src/drivers/p_usart.d \ +src/ASF/sam0/drivers/sercom/usart/usart.d \ +src/ASF/sam0/drivers/sercom/usart/usart_interrupt.d \ +src/ASF/sam0/drivers/sercom/sercom_interrupt.d \ +src/ASF/sam0/drivers/extint/extint_callback.d \ +src/ASF/common2/services/delay/sam0/systick_counter.d \ +src/ASF/common/utils/interrupt/interrupt_sam_nvic.d \ +src/ASF/sam0/boards/samd21_xplained_pro/board_init.d \ +src/ASF/sam0/drivers/port/port.d \ +src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/clock.d \ +src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/gclk.d \ +src/ASF/sam0/drivers/system/interrupt/system_interrupt.d \ +src/ASF/sam0/drivers/system/pinmux/pinmux.d \ +src/ASF/sam0/drivers/system/system.d \ +src/ASF/sam0/utils/cmsis/samd21/source/gcc/startup_samd21.d \ +src/ASF/sam0/utils/cmsis/samd21/source/system_samd21.d \ +src/ASF/sam0/utils/syscalls/gcc/syscalls.d \ +src/main.d + +C_DEPS_AS_ARGS += \ +src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc.d \ +src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc_callback.d \ +src/ASF/sam0/drivers/extint/extint_sam_d_r_h/extint.d \ +src/ASF/sam0/drivers/sercom/sercom.d \ +src/drivers/p_adc.d \ +src/ASF/sam0/drivers/tcc/tcc.d \ +src/ASF/sam0/drivers/tcc/tcc_callback.d \ +src/drivers/p_io.d \ +src/drivers/p_usart.d \ +src/ASF/sam0/drivers/sercom/usart/usart.d \ +src/ASF/sam0/drivers/sercom/usart/usart_interrupt.d \ +src/ASF/sam0/drivers/sercom/sercom_interrupt.d \ +src/ASF/sam0/drivers/extint/extint_callback.d \ +src/ASF/common2/services/delay/sam0/systick_counter.d \ +src/ASF/common/utils/interrupt/interrupt_sam_nvic.d \ +src/ASF/sam0/boards/samd21_xplained_pro/board_init.d \ +src/ASF/sam0/drivers/port/port.d \ +src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/clock.d \ +src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/gclk.d \ +src/ASF/sam0/drivers/system/interrupt/system_interrupt.d \ +src/ASF/sam0/drivers/system/pinmux/pinmux.d \ +src/ASF/sam0/drivers/system/system.d \ +src/ASF/sam0/utils/cmsis/samd21/source/gcc/startup_samd21.d \ +src/ASF/sam0/utils/cmsis/samd21/source/system_samd21.d \ +src/ASF/sam0/utils/syscalls/gcc/syscalls.d \ +src/main.d + +OUTPUT_FILE_PATH +=ePenguin-Boaty-Testbed.elf + +OUTPUT_FILE_PATH_AS_ARGS +=ePenguin-Boaty-Testbed.elf + +ADDITIONAL_DEPENDENCIES:= + +OUTPUT_FILE_DEP:= ./makedep.mk + +LIB_DEP+= + +LINKER_SCRIPT_DEP+= \ +../src/ASF/sam0/utils/linker_scripts/samd21/gcc/samd21j18a_flash.ld + + +# AVR32/GNU C Compiler +src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc.o: ../src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc.c + @echo Building file: $< + @echo Invoking: ARM/GNU C Compiler : 6.3.1 + $(QUOTE)C:\Program Files (x86)\Atmel\Studio\7.0\toolchain\arm\arm-gnu-toolchain\bin\arm-none-eabi-gcc.exe$(QUOTE) -x c -mthumb -D__SAMD21J18A__ -DNDEBUG -DBOARD=SAMD21_XPLAINED_PRO -D__SAMD21J18A__ -DARM_MATH_CM0PLUS=true -DSYSTICK_MODE -DADC_CALLBACK_MODE=true -DEXTINT_CALLBACK_MODE=true -DUSART_CALLBACK_MODE=true -DTCC_ASYNC=true -I"../src/ASF/common/boards" -I"../src/ASF/sam0/utils" -I"../src/ASF/sam0/utils/header_files" -I"../src/ASF/sam0/utils/preprocessor" -I"../src/ASF/thirdparty/CMSIS/Include" -I"../src/ASF/thirdparty/CMSIS/Lib/GCC" -I"../src/ASF/common/utils" -I"../src/ASF/sam0/utils/cmsis/samd21/include" -I"../src/ASF/sam0/utils/cmsis/samd21/source" -I"../src/ASF/sam0/drivers/port" -I"../src/ASF/sam0/drivers/system/pinmux" -I"../src/ASF/sam0/drivers/system" -I"../src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1" -I"../src/ASF/sam0/drivers/system/clock" -I"../src/ASF/sam0/drivers/system/interrupt" -I"../src/ASF/sam0/drivers/system/interrupt/system_interrupt_samd21" -I"../src/ASF/sam0/drivers/system/power" -I"../src/ASF/sam0/drivers/system/power/power_sam_d_r_h" -I"../src/ASF/sam0/drivers/system/reset" -I"../src/ASF/sam0/drivers/system/reset/reset_sam_d_r_h" -I"../src/ASF/sam0/boards/samd21_xplained_pro" -I"../src/ASF/sam0/boards" -I"../src" -I"../src/config" -I"../src/ASF/common2/services/delay" -I"../src/ASF/common2/services/delay/sam0" -I"../src/ASF/sam0/drivers/adc" -I"../src/ASF/sam0/drivers/adc/adc_sam_d_r_h" -I"../src/ASF/sam0/drivers/extint" -I"../src/ASF/sam0/drivers/extint/extint_sam_d_r_h" -I"../src/ASF/sam0/drivers/sercom" -I"../src/ASF/sam0/drivers/sercom/usart" -I"../src/ASF/sam0/drivers/tcc" -I"../src/drivers" -I"../src/devices" -Os -fdata-sections -ffunction-sections -mlong-calls -Wall -mcpu=cortex-m0plus -c -pipe -fno-strict-aliasing -Wall -Wstrict-prototypes -Wmissing-prototypes -Werror-implicit-function-declaration -Wpointer-arith -std=gnu99 -ffunction-sections -fdata-sections -Wchar-subscripts -Wcomment -Wformat=2 -Wimplicit-int -Wmain -Wparentheses -Wsequence-point -Wreturn-type -Wswitch -Wtrigraphs -Wunused -Wuninitialized -Wunknown-pragmas -Wfloat-equal -Wundef -Wshadow -Wbad-function-cast -Wwrite-strings -Wsign-compare -Waggregate-return -Wmissing-declarations -Wformat -Wmissing-format-attribute -Wno-deprecated-declarations -Wpacked -Wredundant-decls -Wnested-externs -Wlong-long -Wunreachable-code -Wcast-align --param max-inline-insns-single=500 -MD -MP -MF "$(@:%.o=%.d)" -MT"$(@:%.o=%.d)" -MT"$(@:%.o=%.o)" -o "$@" "$<" + @echo Finished building: $< + + +src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc_callback.o: ../src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc_callback.c + @echo Building file: $< + @echo Invoking: ARM/GNU C Compiler : 6.3.1 + $(QUOTE)C:\Program Files (x86)\Atmel\Studio\7.0\toolchain\arm\arm-gnu-toolchain\bin\arm-none-eabi-gcc.exe$(QUOTE) -x c -mthumb -D__SAMD21J18A__ -DNDEBUG -DBOARD=SAMD21_XPLAINED_PRO -D__SAMD21J18A__ -DARM_MATH_CM0PLUS=true -DSYSTICK_MODE -DADC_CALLBACK_MODE=true -DEXTINT_CALLBACK_MODE=true -DUSART_CALLBACK_MODE=true -DTCC_ASYNC=true -I"../src/ASF/common/boards" -I"../src/ASF/sam0/utils" -I"../src/ASF/sam0/utils/header_files" -I"../src/ASF/sam0/utils/preprocessor" -I"../src/ASF/thirdparty/CMSIS/Include" -I"../src/ASF/thirdparty/CMSIS/Lib/GCC" -I"../src/ASF/common/utils" -I"../src/ASF/sam0/utils/cmsis/samd21/include" -I"../src/ASF/sam0/utils/cmsis/samd21/source" -I"../src/ASF/sam0/drivers/port" -I"../src/ASF/sam0/drivers/system/pinmux" -I"../src/ASF/sam0/drivers/system" -I"../src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1" -I"../src/ASF/sam0/drivers/system/clock" -I"../src/ASF/sam0/drivers/system/interrupt" -I"../src/ASF/sam0/drivers/system/interrupt/system_interrupt_samd21" -I"../src/ASF/sam0/drivers/system/power" -I"../src/ASF/sam0/drivers/system/power/power_sam_d_r_h" -I"../src/ASF/sam0/drivers/system/reset" -I"../src/ASF/sam0/drivers/system/reset/reset_sam_d_r_h" -I"../src/ASF/sam0/boards/samd21_xplained_pro" -I"../src/ASF/sam0/boards" -I"../src" -I"../src/config" -I"../src/ASF/common2/services/delay" -I"../src/ASF/common2/services/delay/sam0" -I"../src/ASF/sam0/drivers/adc" -I"../src/ASF/sam0/drivers/adc/adc_sam_d_r_h" -I"../src/ASF/sam0/drivers/extint" -I"../src/ASF/sam0/drivers/extint/extint_sam_d_r_h" -I"../src/ASF/sam0/drivers/sercom" -I"../src/ASF/sam0/drivers/sercom/usart" -I"../src/ASF/sam0/drivers/tcc" -I"../src/drivers" -I"../src/devices" -Os -fdata-sections -ffunction-sections -mlong-calls -Wall -mcpu=cortex-m0plus -c -pipe -fno-strict-aliasing -Wall -Wstrict-prototypes -Wmissing-prototypes -Werror-implicit-function-declaration -Wpointer-arith -std=gnu99 -ffunction-sections -fdata-sections -Wchar-subscripts -Wcomment -Wformat=2 -Wimplicit-int -Wmain -Wparentheses -Wsequence-point -Wreturn-type -Wswitch -Wtrigraphs -Wunused -Wuninitialized -Wunknown-pragmas -Wfloat-equal -Wundef -Wshadow -Wbad-function-cast -Wwrite-strings -Wsign-compare -Waggregate-return -Wmissing-declarations -Wformat -Wmissing-format-attribute -Wno-deprecated-declarations -Wpacked -Wredundant-decls -Wnested-externs -Wlong-long -Wunreachable-code -Wcast-align --param max-inline-insns-single=500 -MD -MP -MF "$(@:%.o=%.d)" -MT"$(@:%.o=%.d)" -MT"$(@:%.o=%.o)" -o "$@" "$<" + @echo Finished building: $< + + +src/ASF/sam0/drivers/extint/extint_sam_d_r_h/extint.o: ../src/ASF/sam0/drivers/extint/extint_sam_d_r_h/extint.c + @echo Building file: $< + @echo Invoking: ARM/GNU C Compiler : 6.3.1 + $(QUOTE)C:\Program Files (x86)\Atmel\Studio\7.0\toolchain\arm\arm-gnu-toolchain\bin\arm-none-eabi-gcc.exe$(QUOTE) -x c -mthumb -D__SAMD21J18A__ -DNDEBUG -DBOARD=SAMD21_XPLAINED_PRO -D__SAMD21J18A__ -DARM_MATH_CM0PLUS=true -DSYSTICK_MODE -DADC_CALLBACK_MODE=true -DEXTINT_CALLBACK_MODE=true -DUSART_CALLBACK_MODE=true -DTCC_ASYNC=true -I"../src/ASF/common/boards" -I"../src/ASF/sam0/utils" -I"../src/ASF/sam0/utils/header_files" -I"../src/ASF/sam0/utils/preprocessor" -I"../src/ASF/thirdparty/CMSIS/Include" -I"../src/ASF/thirdparty/CMSIS/Lib/GCC" -I"../src/ASF/common/utils" -I"../src/ASF/sam0/utils/cmsis/samd21/include" -I"../src/ASF/sam0/utils/cmsis/samd21/source" -I"../src/ASF/sam0/drivers/port" -I"../src/ASF/sam0/drivers/system/pinmux" -I"../src/ASF/sam0/drivers/system" -I"../src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1" -I"../src/ASF/sam0/drivers/system/clock" -I"../src/ASF/sam0/drivers/system/interrupt" -I"../src/ASF/sam0/drivers/system/interrupt/system_interrupt_samd21" -I"../src/ASF/sam0/drivers/system/power" -I"../src/ASF/sam0/drivers/system/power/power_sam_d_r_h" -I"../src/ASF/sam0/drivers/system/reset" -I"../src/ASF/sam0/drivers/system/reset/reset_sam_d_r_h" -I"../src/ASF/sam0/boards/samd21_xplained_pro" -I"../src/ASF/sam0/boards" -I"../src" -I"../src/config" -I"../src/ASF/common2/services/delay" -I"../src/ASF/common2/services/delay/sam0" -I"../src/ASF/sam0/drivers/adc" -I"../src/ASF/sam0/drivers/adc/adc_sam_d_r_h" -I"../src/ASF/sam0/drivers/extint" -I"../src/ASF/sam0/drivers/extint/extint_sam_d_r_h" -I"../src/ASF/sam0/drivers/sercom" -I"../src/ASF/sam0/drivers/sercom/usart" -I"../src/ASF/sam0/drivers/tcc" -I"../src/drivers" -I"../src/devices" -Os -fdata-sections -ffunction-sections -mlong-calls -Wall -mcpu=cortex-m0plus -c -pipe -fno-strict-aliasing -Wall -Wstrict-prototypes -Wmissing-prototypes -Werror-implicit-function-declaration -Wpointer-arith -std=gnu99 -ffunction-sections -fdata-sections -Wchar-subscripts -Wcomment -Wformat=2 -Wimplicit-int -Wmain -Wparentheses -Wsequence-point -Wreturn-type -Wswitch -Wtrigraphs -Wunused -Wuninitialized -Wunknown-pragmas -Wfloat-equal -Wundef -Wshadow -Wbad-function-cast -Wwrite-strings -Wsign-compare -Waggregate-return -Wmissing-declarations -Wformat -Wmissing-format-attribute -Wno-deprecated-declarations -Wpacked -Wredundant-decls -Wnested-externs -Wlong-long -Wunreachable-code -Wcast-align --param max-inline-insns-single=500 -MD -MP -MF "$(@:%.o=%.d)" -MT"$(@:%.o=%.d)" -MT"$(@:%.o=%.o)" -o "$@" "$<" + @echo Finished building: $< + + +src/ASF/sam0/drivers/sercom/sercom.o: ../src/ASF/sam0/drivers/sercom/sercom.c + @echo Building file: $< + @echo Invoking: ARM/GNU C Compiler : 6.3.1 + $(QUOTE)C:\Program Files (x86)\Atmel\Studio\7.0\toolchain\arm\arm-gnu-toolchain\bin\arm-none-eabi-gcc.exe$(QUOTE) -x c -mthumb -D__SAMD21J18A__ -DNDEBUG -DBOARD=SAMD21_XPLAINED_PRO -D__SAMD21J18A__ -DARM_MATH_CM0PLUS=true -DSYSTICK_MODE -DADC_CALLBACK_MODE=true -DEXTINT_CALLBACK_MODE=true -DUSART_CALLBACK_MODE=true -DTCC_ASYNC=true -I"../src/ASF/common/boards" -I"../src/ASF/sam0/utils" -I"../src/ASF/sam0/utils/header_files" -I"../src/ASF/sam0/utils/preprocessor" -I"../src/ASF/thirdparty/CMSIS/Include" -I"../src/ASF/thirdparty/CMSIS/Lib/GCC" -I"../src/ASF/common/utils" -I"../src/ASF/sam0/utils/cmsis/samd21/include" -I"../src/ASF/sam0/utils/cmsis/samd21/source" -I"../src/ASF/sam0/drivers/port" -I"../src/ASF/sam0/drivers/system/pinmux" -I"../src/ASF/sam0/drivers/system" -I"../src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1" -I"../src/ASF/sam0/drivers/system/clock" -I"../src/ASF/sam0/drivers/system/interrupt" -I"../src/ASF/sam0/drivers/system/interrupt/system_interrupt_samd21" -I"../src/ASF/sam0/drivers/system/power" -I"../src/ASF/sam0/drivers/system/power/power_sam_d_r_h" -I"../src/ASF/sam0/drivers/system/reset" -I"../src/ASF/sam0/drivers/system/reset/reset_sam_d_r_h" -I"../src/ASF/sam0/boards/samd21_xplained_pro" -I"../src/ASF/sam0/boards" -I"../src" -I"../src/config" -I"../src/ASF/common2/services/delay" -I"../src/ASF/common2/services/delay/sam0" -I"../src/ASF/sam0/drivers/adc" -I"../src/ASF/sam0/drivers/adc/adc_sam_d_r_h" -I"../src/ASF/sam0/drivers/extint" -I"../src/ASF/sam0/drivers/extint/extint_sam_d_r_h" -I"../src/ASF/sam0/drivers/sercom" -I"../src/ASF/sam0/drivers/sercom/usart" -I"../src/ASF/sam0/drivers/tcc" -I"../src/drivers" -I"../src/devices" -Os -fdata-sections -ffunction-sections -mlong-calls -Wall -mcpu=cortex-m0plus -c -pipe -fno-strict-aliasing -Wall -Wstrict-prototypes -Wmissing-prototypes -Werror-implicit-function-declaration -Wpointer-arith -std=gnu99 -ffunction-sections -fdata-sections -Wchar-subscripts -Wcomment -Wformat=2 -Wimplicit-int -Wmain -Wparentheses -Wsequence-point -Wreturn-type -Wswitch -Wtrigraphs -Wunused -Wuninitialized -Wunknown-pragmas -Wfloat-equal -Wundef -Wshadow -Wbad-function-cast -Wwrite-strings -Wsign-compare -Waggregate-return -Wmissing-declarations -Wformat -Wmissing-format-attribute -Wno-deprecated-declarations -Wpacked -Wredundant-decls -Wnested-externs -Wlong-long -Wunreachable-code -Wcast-align --param max-inline-insns-single=500 -MD -MP -MF "$(@:%.o=%.d)" -MT"$(@:%.o=%.d)" -MT"$(@:%.o=%.o)" -o "$@" "$<" + @echo Finished building: $< + + +src/drivers/p_adc.o: ../src/drivers/p_adc.c + @echo Building file: $< + @echo Invoking: ARM/GNU C Compiler : 6.3.1 + $(QUOTE)C:\Program Files (x86)\Atmel\Studio\7.0\toolchain\arm\arm-gnu-toolchain\bin\arm-none-eabi-gcc.exe$(QUOTE) -x c -mthumb -D__SAMD21J18A__ -DNDEBUG -DBOARD=SAMD21_XPLAINED_PRO -D__SAMD21J18A__ -DARM_MATH_CM0PLUS=true -DSYSTICK_MODE -DADC_CALLBACK_MODE=true -DEXTINT_CALLBACK_MODE=true -DUSART_CALLBACK_MODE=true -DTCC_ASYNC=true -I"../src/ASF/common/boards" -I"../src/ASF/sam0/utils" -I"../src/ASF/sam0/utils/header_files" -I"../src/ASF/sam0/utils/preprocessor" -I"../src/ASF/thirdparty/CMSIS/Include" -I"../src/ASF/thirdparty/CMSIS/Lib/GCC" -I"../src/ASF/common/utils" -I"../src/ASF/sam0/utils/cmsis/samd21/include" -I"../src/ASF/sam0/utils/cmsis/samd21/source" -I"../src/ASF/sam0/drivers/port" -I"../src/ASF/sam0/drivers/system/pinmux" -I"../src/ASF/sam0/drivers/system" -I"../src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1" -I"../src/ASF/sam0/drivers/system/clock" -I"../src/ASF/sam0/drivers/system/interrupt" -I"../src/ASF/sam0/drivers/system/interrupt/system_interrupt_samd21" -I"../src/ASF/sam0/drivers/system/power" -I"../src/ASF/sam0/drivers/system/power/power_sam_d_r_h" -I"../src/ASF/sam0/drivers/system/reset" -I"../src/ASF/sam0/drivers/system/reset/reset_sam_d_r_h" -I"../src/ASF/sam0/boards/samd21_xplained_pro" -I"../src/ASF/sam0/boards" -I"../src" -I"../src/config" -I"../src/ASF/common2/services/delay" -I"../src/ASF/common2/services/delay/sam0" -I"../src/ASF/sam0/drivers/adc" -I"../src/ASF/sam0/drivers/adc/adc_sam_d_r_h" -I"../src/ASF/sam0/drivers/extint" -I"../src/ASF/sam0/drivers/extint/extint_sam_d_r_h" -I"../src/ASF/sam0/drivers/sercom" -I"../src/ASF/sam0/drivers/sercom/usart" -I"../src/ASF/sam0/drivers/tcc" -I"../src/drivers" -I"../src/devices" -Os -fdata-sections -ffunction-sections -mlong-calls -Wall -mcpu=cortex-m0plus -c -pipe -fno-strict-aliasing -Wall -Wstrict-prototypes -Wmissing-prototypes -Werror-implicit-function-declaration -Wpointer-arith -std=gnu99 -ffunction-sections -fdata-sections -Wchar-subscripts -Wcomment -Wformat=2 -Wimplicit-int -Wmain -Wparentheses -Wsequence-point -Wreturn-type -Wswitch -Wtrigraphs -Wunused -Wuninitialized -Wunknown-pragmas -Wfloat-equal -Wundef -Wshadow -Wbad-function-cast -Wwrite-strings -Wsign-compare -Waggregate-return -Wmissing-declarations -Wformat -Wmissing-format-attribute -Wno-deprecated-declarations -Wpacked -Wredundant-decls -Wnested-externs -Wlong-long -Wunreachable-code -Wcast-align --param max-inline-insns-single=500 -MD -MP -MF "$(@:%.o=%.d)" -MT"$(@:%.o=%.d)" -MT"$(@:%.o=%.o)" -o "$@" "$<" + @echo Finished building: $< + + +src/ASF/sam0/drivers/tcc/tcc.o: ../src/ASF/sam0/drivers/tcc/tcc.c + @echo Building file: $< + @echo Invoking: ARM/GNU C Compiler : 6.3.1 + $(QUOTE)C:\Program Files (x86)\Atmel\Studio\7.0\toolchain\arm\arm-gnu-toolchain\bin\arm-none-eabi-gcc.exe$(QUOTE) -x c -mthumb -D__SAMD21J18A__ -DNDEBUG -DBOARD=SAMD21_XPLAINED_PRO -D__SAMD21J18A__ -DARM_MATH_CM0PLUS=true -DSYSTICK_MODE -DADC_CALLBACK_MODE=true -DEXTINT_CALLBACK_MODE=true -DUSART_CALLBACK_MODE=true -DTCC_ASYNC=true -I"../src/ASF/common/boards" -I"../src/ASF/sam0/utils" -I"../src/ASF/sam0/utils/header_files" -I"../src/ASF/sam0/utils/preprocessor" -I"../src/ASF/thirdparty/CMSIS/Include" -I"../src/ASF/thirdparty/CMSIS/Lib/GCC" -I"../src/ASF/common/utils" -I"../src/ASF/sam0/utils/cmsis/samd21/include" -I"../src/ASF/sam0/utils/cmsis/samd21/source" -I"../src/ASF/sam0/drivers/port" -I"../src/ASF/sam0/drivers/system/pinmux" -I"../src/ASF/sam0/drivers/system" -I"../src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1" -I"../src/ASF/sam0/drivers/system/clock" -I"../src/ASF/sam0/drivers/system/interrupt" -I"../src/ASF/sam0/drivers/system/interrupt/system_interrupt_samd21" -I"../src/ASF/sam0/drivers/system/power" -I"../src/ASF/sam0/drivers/system/power/power_sam_d_r_h" -I"../src/ASF/sam0/drivers/system/reset" -I"../src/ASF/sam0/drivers/system/reset/reset_sam_d_r_h" -I"../src/ASF/sam0/boards/samd21_xplained_pro" -I"../src/ASF/sam0/boards" -I"../src" -I"../src/config" -I"../src/ASF/common2/services/delay" -I"../src/ASF/common2/services/delay/sam0" -I"../src/ASF/sam0/drivers/adc" -I"../src/ASF/sam0/drivers/adc/adc_sam_d_r_h" -I"../src/ASF/sam0/drivers/extint" -I"../src/ASF/sam0/drivers/extint/extint_sam_d_r_h" -I"../src/ASF/sam0/drivers/sercom" -I"../src/ASF/sam0/drivers/sercom/usart" -I"../src/ASF/sam0/drivers/tcc" -I"../src/drivers" -I"../src/devices" -Os -fdata-sections -ffunction-sections -mlong-calls -Wall -mcpu=cortex-m0plus -c -pipe -fno-strict-aliasing -Wall -Wstrict-prototypes -Wmissing-prototypes -Werror-implicit-function-declaration -Wpointer-arith -std=gnu99 -ffunction-sections -fdata-sections -Wchar-subscripts -Wcomment -Wformat=2 -Wimplicit-int -Wmain -Wparentheses -Wsequence-point -Wreturn-type -Wswitch -Wtrigraphs -Wunused -Wuninitialized -Wunknown-pragmas -Wfloat-equal -Wundef -Wshadow -Wbad-function-cast -Wwrite-strings -Wsign-compare -Waggregate-return -Wmissing-declarations -Wformat -Wmissing-format-attribute -Wno-deprecated-declarations -Wpacked -Wredundant-decls -Wnested-externs -Wlong-long -Wunreachable-code -Wcast-align --param max-inline-insns-single=500 -MD -MP -MF "$(@:%.o=%.d)" -MT"$(@:%.o=%.d)" -MT"$(@:%.o=%.o)" -o "$@" "$<" + @echo Finished building: $< + + +src/ASF/sam0/drivers/tcc/tcc_callback.o: ../src/ASF/sam0/drivers/tcc/tcc_callback.c + @echo Building file: $< + @echo Invoking: ARM/GNU C Compiler : 6.3.1 + $(QUOTE)C:\Program Files (x86)\Atmel\Studio\7.0\toolchain\arm\arm-gnu-toolchain\bin\arm-none-eabi-gcc.exe$(QUOTE) -x c -mthumb -D__SAMD21J18A__ -DNDEBUG -DBOARD=SAMD21_XPLAINED_PRO -D__SAMD21J18A__ -DARM_MATH_CM0PLUS=true -DSYSTICK_MODE -DADC_CALLBACK_MODE=true -DEXTINT_CALLBACK_MODE=true -DUSART_CALLBACK_MODE=true -DTCC_ASYNC=true -I"../src/ASF/common/boards" -I"../src/ASF/sam0/utils" -I"../src/ASF/sam0/utils/header_files" -I"../src/ASF/sam0/utils/preprocessor" -I"../src/ASF/thirdparty/CMSIS/Include" -I"../src/ASF/thirdparty/CMSIS/Lib/GCC" -I"../src/ASF/common/utils" -I"../src/ASF/sam0/utils/cmsis/samd21/include" -I"../src/ASF/sam0/utils/cmsis/samd21/source" -I"../src/ASF/sam0/drivers/port" -I"../src/ASF/sam0/drivers/system/pinmux" -I"../src/ASF/sam0/drivers/system" -I"../src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1" -I"../src/ASF/sam0/drivers/system/clock" -I"../src/ASF/sam0/drivers/system/interrupt" -I"../src/ASF/sam0/drivers/system/interrupt/system_interrupt_samd21" -I"../src/ASF/sam0/drivers/system/power" -I"../src/ASF/sam0/drivers/system/power/power_sam_d_r_h" -I"../src/ASF/sam0/drivers/system/reset" -I"../src/ASF/sam0/drivers/system/reset/reset_sam_d_r_h" -I"../src/ASF/sam0/boards/samd21_xplained_pro" -I"../src/ASF/sam0/boards" -I"../src" -I"../src/config" -I"../src/ASF/common2/services/delay" -I"../src/ASF/common2/services/delay/sam0" -I"../src/ASF/sam0/drivers/adc" -I"../src/ASF/sam0/drivers/adc/adc_sam_d_r_h" -I"../src/ASF/sam0/drivers/extint" -I"../src/ASF/sam0/drivers/extint/extint_sam_d_r_h" -I"../src/ASF/sam0/drivers/sercom" -I"../src/ASF/sam0/drivers/sercom/usart" -I"../src/ASF/sam0/drivers/tcc" -I"../src/drivers" -I"../src/devices" -Os -fdata-sections -ffunction-sections -mlong-calls -Wall -mcpu=cortex-m0plus -c -pipe -fno-strict-aliasing -Wall -Wstrict-prototypes -Wmissing-prototypes -Werror-implicit-function-declaration -Wpointer-arith -std=gnu99 -ffunction-sections -fdata-sections -Wchar-subscripts -Wcomment -Wformat=2 -Wimplicit-int -Wmain -Wparentheses -Wsequence-point -Wreturn-type -Wswitch -Wtrigraphs -Wunused -Wuninitialized -Wunknown-pragmas -Wfloat-equal -Wundef -Wshadow -Wbad-function-cast -Wwrite-strings -Wsign-compare -Waggregate-return -Wmissing-declarations -Wformat -Wmissing-format-attribute -Wno-deprecated-declarations -Wpacked -Wredundant-decls -Wnested-externs -Wlong-long -Wunreachable-code -Wcast-align --param max-inline-insns-single=500 -MD -MP -MF "$(@:%.o=%.d)" -MT"$(@:%.o=%.d)" -MT"$(@:%.o=%.o)" -o "$@" "$<" + @echo Finished building: $< + + +src/drivers/p_io.o: ../src/drivers/p_io.c + @echo Building file: $< + @echo Invoking: ARM/GNU C Compiler : 6.3.1 + $(QUOTE)C:\Program Files (x86)\Atmel\Studio\7.0\toolchain\arm\arm-gnu-toolchain\bin\arm-none-eabi-gcc.exe$(QUOTE) -x c -mthumb -D__SAMD21J18A__ -DNDEBUG -DBOARD=SAMD21_XPLAINED_PRO -D__SAMD21J18A__ -DARM_MATH_CM0PLUS=true -DSYSTICK_MODE -DADC_CALLBACK_MODE=true -DEXTINT_CALLBACK_MODE=true -DUSART_CALLBACK_MODE=true -DTCC_ASYNC=true -I"../src/ASF/common/boards" -I"../src/ASF/sam0/utils" -I"../src/ASF/sam0/utils/header_files" -I"../src/ASF/sam0/utils/preprocessor" -I"../src/ASF/thirdparty/CMSIS/Include" -I"../src/ASF/thirdparty/CMSIS/Lib/GCC" -I"../src/ASF/common/utils" -I"../src/ASF/sam0/utils/cmsis/samd21/include" -I"../src/ASF/sam0/utils/cmsis/samd21/source" -I"../src/ASF/sam0/drivers/port" -I"../src/ASF/sam0/drivers/system/pinmux" -I"../src/ASF/sam0/drivers/system" -I"../src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1" -I"../src/ASF/sam0/drivers/system/clock" -I"../src/ASF/sam0/drivers/system/interrupt" -I"../src/ASF/sam0/drivers/system/interrupt/system_interrupt_samd21" -I"../src/ASF/sam0/drivers/system/power" -I"../src/ASF/sam0/drivers/system/power/power_sam_d_r_h" -I"../src/ASF/sam0/drivers/system/reset" -I"../src/ASF/sam0/drivers/system/reset/reset_sam_d_r_h" -I"../src/ASF/sam0/boards/samd21_xplained_pro" -I"../src/ASF/sam0/boards" -I"../src" -I"../src/config" -I"../src/ASF/common2/services/delay" -I"../src/ASF/common2/services/delay/sam0" -I"../src/ASF/sam0/drivers/adc" -I"../src/ASF/sam0/drivers/adc/adc_sam_d_r_h" -I"../src/ASF/sam0/drivers/extint" -I"../src/ASF/sam0/drivers/extint/extint_sam_d_r_h" -I"../src/ASF/sam0/drivers/sercom" -I"../src/ASF/sam0/drivers/sercom/usart" -I"../src/ASF/sam0/drivers/tcc" -I"../src/drivers" -I"../src/devices" -Os -fdata-sections -ffunction-sections -mlong-calls -Wall -mcpu=cortex-m0plus -c -pipe -fno-strict-aliasing -Wall -Wstrict-prototypes -Wmissing-prototypes -Werror-implicit-function-declaration -Wpointer-arith -std=gnu99 -ffunction-sections -fdata-sections -Wchar-subscripts -Wcomment -Wformat=2 -Wimplicit-int -Wmain -Wparentheses -Wsequence-point -Wreturn-type -Wswitch -Wtrigraphs -Wunused -Wuninitialized -Wunknown-pragmas -Wfloat-equal -Wundef -Wshadow -Wbad-function-cast -Wwrite-strings -Wsign-compare -Waggregate-return -Wmissing-declarations -Wformat -Wmissing-format-attribute -Wno-deprecated-declarations -Wpacked -Wredundant-decls -Wnested-externs -Wlong-long -Wunreachable-code -Wcast-align --param max-inline-insns-single=500 -MD -MP -MF "$(@:%.o=%.d)" -MT"$(@:%.o=%.d)" -MT"$(@:%.o=%.o)" -o "$@" "$<" + @echo Finished building: $< + + +src/drivers/p_usart.o: ../src/drivers/p_usart.c + @echo Building file: $< + @echo Invoking: ARM/GNU C Compiler : 6.3.1 + $(QUOTE)C:\Program Files (x86)\Atmel\Studio\7.0\toolchain\arm\arm-gnu-toolchain\bin\arm-none-eabi-gcc.exe$(QUOTE) -x c -mthumb -D__SAMD21J18A__ -DNDEBUG -DBOARD=SAMD21_XPLAINED_PRO -D__SAMD21J18A__ -DARM_MATH_CM0PLUS=true -DSYSTICK_MODE -DADC_CALLBACK_MODE=true -DEXTINT_CALLBACK_MODE=true -DUSART_CALLBACK_MODE=true -DTCC_ASYNC=true -I"../src/ASF/common/boards" -I"../src/ASF/sam0/utils" -I"../src/ASF/sam0/utils/header_files" -I"../src/ASF/sam0/utils/preprocessor" -I"../src/ASF/thirdparty/CMSIS/Include" -I"../src/ASF/thirdparty/CMSIS/Lib/GCC" -I"../src/ASF/common/utils" -I"../src/ASF/sam0/utils/cmsis/samd21/include" -I"../src/ASF/sam0/utils/cmsis/samd21/source" -I"../src/ASF/sam0/drivers/port" -I"../src/ASF/sam0/drivers/system/pinmux" -I"../src/ASF/sam0/drivers/system" -I"../src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1" -I"../src/ASF/sam0/drivers/system/clock" -I"../src/ASF/sam0/drivers/system/interrupt" -I"../src/ASF/sam0/drivers/system/interrupt/system_interrupt_samd21" -I"../src/ASF/sam0/drivers/system/power" -I"../src/ASF/sam0/drivers/system/power/power_sam_d_r_h" -I"../src/ASF/sam0/drivers/system/reset" -I"../src/ASF/sam0/drivers/system/reset/reset_sam_d_r_h" -I"../src/ASF/sam0/boards/samd21_xplained_pro" -I"../src/ASF/sam0/boards" -I"../src" -I"../src/config" -I"../src/ASF/common2/services/delay" -I"../src/ASF/common2/services/delay/sam0" -I"../src/ASF/sam0/drivers/adc" -I"../src/ASF/sam0/drivers/adc/adc_sam_d_r_h" -I"../src/ASF/sam0/drivers/extint" -I"../src/ASF/sam0/drivers/extint/extint_sam_d_r_h" -I"../src/ASF/sam0/drivers/sercom" -I"../src/ASF/sam0/drivers/sercom/usart" -I"../src/ASF/sam0/drivers/tcc" -I"../src/drivers" -I"../src/devices" -Os -fdata-sections -ffunction-sections -mlong-calls -Wall -mcpu=cortex-m0plus -c -pipe -fno-strict-aliasing -Wall -Wstrict-prototypes -Wmissing-prototypes -Werror-implicit-function-declaration -Wpointer-arith -std=gnu99 -ffunction-sections -fdata-sections -Wchar-subscripts -Wcomment -Wformat=2 -Wimplicit-int -Wmain -Wparentheses -Wsequence-point -Wreturn-type -Wswitch -Wtrigraphs -Wunused -Wuninitialized -Wunknown-pragmas -Wfloat-equal -Wundef -Wshadow -Wbad-function-cast -Wwrite-strings -Wsign-compare -Waggregate-return -Wmissing-declarations -Wformat -Wmissing-format-attribute -Wno-deprecated-declarations -Wpacked -Wredundant-decls -Wnested-externs -Wlong-long -Wunreachable-code -Wcast-align --param max-inline-insns-single=500 -MD -MP -MF "$(@:%.o=%.d)" -MT"$(@:%.o=%.d)" -MT"$(@:%.o=%.o)" -o "$@" "$<" + @echo Finished building: $< + + +src/ASF/sam0/drivers/sercom/usart/usart.o: ../src/ASF/sam0/drivers/sercom/usart/usart.c + @echo Building file: $< + @echo Invoking: ARM/GNU C Compiler : 6.3.1 + $(QUOTE)C:\Program Files (x86)\Atmel\Studio\7.0\toolchain\arm\arm-gnu-toolchain\bin\arm-none-eabi-gcc.exe$(QUOTE) -x c -mthumb -D__SAMD21J18A__ -DNDEBUG -DBOARD=SAMD21_XPLAINED_PRO -D__SAMD21J18A__ -DARM_MATH_CM0PLUS=true -DSYSTICK_MODE -DADC_CALLBACK_MODE=true -DEXTINT_CALLBACK_MODE=true -DUSART_CALLBACK_MODE=true -DTCC_ASYNC=true -I"../src/ASF/common/boards" -I"../src/ASF/sam0/utils" -I"../src/ASF/sam0/utils/header_files" -I"../src/ASF/sam0/utils/preprocessor" -I"../src/ASF/thirdparty/CMSIS/Include" -I"../src/ASF/thirdparty/CMSIS/Lib/GCC" -I"../src/ASF/common/utils" -I"../src/ASF/sam0/utils/cmsis/samd21/include" -I"../src/ASF/sam0/utils/cmsis/samd21/source" -I"../src/ASF/sam0/drivers/port" -I"../src/ASF/sam0/drivers/system/pinmux" -I"../src/ASF/sam0/drivers/system" -I"../src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1" -I"../src/ASF/sam0/drivers/system/clock" -I"../src/ASF/sam0/drivers/system/interrupt" -I"../src/ASF/sam0/drivers/system/interrupt/system_interrupt_samd21" -I"../src/ASF/sam0/drivers/system/power" -I"../src/ASF/sam0/drivers/system/power/power_sam_d_r_h" -I"../src/ASF/sam0/drivers/system/reset" -I"../src/ASF/sam0/drivers/system/reset/reset_sam_d_r_h" -I"../src/ASF/sam0/boards/samd21_xplained_pro" -I"../src/ASF/sam0/boards" -I"../src" -I"../src/config" -I"../src/ASF/common2/services/delay" -I"../src/ASF/common2/services/delay/sam0" -I"../src/ASF/sam0/drivers/adc" -I"../src/ASF/sam0/drivers/adc/adc_sam_d_r_h" -I"../src/ASF/sam0/drivers/extint" -I"../src/ASF/sam0/drivers/extint/extint_sam_d_r_h" -I"../src/ASF/sam0/drivers/sercom" -I"../src/ASF/sam0/drivers/sercom/usart" -I"../src/ASF/sam0/drivers/tcc" -I"../src/drivers" -I"../src/devices" -Os -fdata-sections -ffunction-sections -mlong-calls -Wall -mcpu=cortex-m0plus -c -pipe -fno-strict-aliasing -Wall -Wstrict-prototypes -Wmissing-prototypes -Werror-implicit-function-declaration -Wpointer-arith -std=gnu99 -ffunction-sections -fdata-sections -Wchar-subscripts -Wcomment -Wformat=2 -Wimplicit-int -Wmain -Wparentheses -Wsequence-point -Wreturn-type -Wswitch -Wtrigraphs -Wunused -Wuninitialized -Wunknown-pragmas -Wfloat-equal -Wundef -Wshadow -Wbad-function-cast -Wwrite-strings -Wsign-compare -Waggregate-return -Wmissing-declarations -Wformat -Wmissing-format-attribute -Wno-deprecated-declarations -Wpacked -Wredundant-decls -Wnested-externs -Wlong-long -Wunreachable-code -Wcast-align --param max-inline-insns-single=500 -MD -MP -MF "$(@:%.o=%.d)" -MT"$(@:%.o=%.d)" -MT"$(@:%.o=%.o)" -o "$@" "$<" + @echo Finished building: $< + + +src/ASF/sam0/drivers/sercom/usart/usart_interrupt.o: ../src/ASF/sam0/drivers/sercom/usart/usart_interrupt.c + @echo Building file: $< + @echo Invoking: ARM/GNU C Compiler : 6.3.1 + $(QUOTE)C:\Program Files (x86)\Atmel\Studio\7.0\toolchain\arm\arm-gnu-toolchain\bin\arm-none-eabi-gcc.exe$(QUOTE) -x c -mthumb -D__SAMD21J18A__ -DNDEBUG -DBOARD=SAMD21_XPLAINED_PRO -D__SAMD21J18A__ -DARM_MATH_CM0PLUS=true -DSYSTICK_MODE -DADC_CALLBACK_MODE=true -DEXTINT_CALLBACK_MODE=true -DUSART_CALLBACK_MODE=true -DTCC_ASYNC=true -I"../src/ASF/common/boards" -I"../src/ASF/sam0/utils" -I"../src/ASF/sam0/utils/header_files" -I"../src/ASF/sam0/utils/preprocessor" -I"../src/ASF/thirdparty/CMSIS/Include" -I"../src/ASF/thirdparty/CMSIS/Lib/GCC" -I"../src/ASF/common/utils" -I"../src/ASF/sam0/utils/cmsis/samd21/include" -I"../src/ASF/sam0/utils/cmsis/samd21/source" -I"../src/ASF/sam0/drivers/port" -I"../src/ASF/sam0/drivers/system/pinmux" -I"../src/ASF/sam0/drivers/system" -I"../src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1" -I"../src/ASF/sam0/drivers/system/clock" -I"../src/ASF/sam0/drivers/system/interrupt" -I"../src/ASF/sam0/drivers/system/interrupt/system_interrupt_samd21" -I"../src/ASF/sam0/drivers/system/power" -I"../src/ASF/sam0/drivers/system/power/power_sam_d_r_h" -I"../src/ASF/sam0/drivers/system/reset" -I"../src/ASF/sam0/drivers/system/reset/reset_sam_d_r_h" -I"../src/ASF/sam0/boards/samd21_xplained_pro" -I"../src/ASF/sam0/boards" -I"../src" -I"../src/config" -I"../src/ASF/common2/services/delay" -I"../src/ASF/common2/services/delay/sam0" -I"../src/ASF/sam0/drivers/adc" -I"../src/ASF/sam0/drivers/adc/adc_sam_d_r_h" -I"../src/ASF/sam0/drivers/extint" -I"../src/ASF/sam0/drivers/extint/extint_sam_d_r_h" -I"../src/ASF/sam0/drivers/sercom" -I"../src/ASF/sam0/drivers/sercom/usart" -I"../src/ASF/sam0/drivers/tcc" -I"../src/drivers" -I"../src/devices" -Os -fdata-sections -ffunction-sections -mlong-calls -Wall -mcpu=cortex-m0plus -c -pipe -fno-strict-aliasing -Wall -Wstrict-prototypes -Wmissing-prototypes -Werror-implicit-function-declaration -Wpointer-arith -std=gnu99 -ffunction-sections -fdata-sections -Wchar-subscripts -Wcomment -Wformat=2 -Wimplicit-int -Wmain -Wparentheses -Wsequence-point -Wreturn-type -Wswitch -Wtrigraphs -Wunused -Wuninitialized -Wunknown-pragmas -Wfloat-equal -Wundef -Wshadow -Wbad-function-cast -Wwrite-strings -Wsign-compare -Waggregate-return -Wmissing-declarations -Wformat -Wmissing-format-attribute -Wno-deprecated-declarations -Wpacked -Wredundant-decls -Wnested-externs -Wlong-long -Wunreachable-code -Wcast-align --param max-inline-insns-single=500 -MD -MP -MF "$(@:%.o=%.d)" -MT"$(@:%.o=%.d)" -MT"$(@:%.o=%.o)" -o "$@" "$<" + @echo Finished building: $< + + +src/ASF/sam0/drivers/sercom/sercom_interrupt.o: ../src/ASF/sam0/drivers/sercom/sercom_interrupt.c + @echo Building file: $< + @echo Invoking: ARM/GNU C Compiler : 6.3.1 + $(QUOTE)C:\Program Files (x86)\Atmel\Studio\7.0\toolchain\arm\arm-gnu-toolchain\bin\arm-none-eabi-gcc.exe$(QUOTE) -x c -mthumb -D__SAMD21J18A__ -DNDEBUG -DBOARD=SAMD21_XPLAINED_PRO -D__SAMD21J18A__ -DARM_MATH_CM0PLUS=true -DSYSTICK_MODE -DADC_CALLBACK_MODE=true -DEXTINT_CALLBACK_MODE=true -DUSART_CALLBACK_MODE=true -DTCC_ASYNC=true -I"../src/ASF/common/boards" -I"../src/ASF/sam0/utils" -I"../src/ASF/sam0/utils/header_files" -I"../src/ASF/sam0/utils/preprocessor" -I"../src/ASF/thirdparty/CMSIS/Include" -I"../src/ASF/thirdparty/CMSIS/Lib/GCC" -I"../src/ASF/common/utils" -I"../src/ASF/sam0/utils/cmsis/samd21/include" -I"../src/ASF/sam0/utils/cmsis/samd21/source" -I"../src/ASF/sam0/drivers/port" -I"../src/ASF/sam0/drivers/system/pinmux" -I"../src/ASF/sam0/drivers/system" -I"../src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1" -I"../src/ASF/sam0/drivers/system/clock" -I"../src/ASF/sam0/drivers/system/interrupt" -I"../src/ASF/sam0/drivers/system/interrupt/system_interrupt_samd21" -I"../src/ASF/sam0/drivers/system/power" -I"../src/ASF/sam0/drivers/system/power/power_sam_d_r_h" -I"../src/ASF/sam0/drivers/system/reset" -I"../src/ASF/sam0/drivers/system/reset/reset_sam_d_r_h" -I"../src/ASF/sam0/boards/samd21_xplained_pro" -I"../src/ASF/sam0/boards" -I"../src" -I"../src/config" -I"../src/ASF/common2/services/delay" -I"../src/ASF/common2/services/delay/sam0" -I"../src/ASF/sam0/drivers/adc" -I"../src/ASF/sam0/drivers/adc/adc_sam_d_r_h" -I"../src/ASF/sam0/drivers/extint" -I"../src/ASF/sam0/drivers/extint/extint_sam_d_r_h" -I"../src/ASF/sam0/drivers/sercom" -I"../src/ASF/sam0/drivers/sercom/usart" -I"../src/ASF/sam0/drivers/tcc" -I"../src/drivers" -I"../src/devices" -Os -fdata-sections -ffunction-sections -mlong-calls -Wall -mcpu=cortex-m0plus -c -pipe -fno-strict-aliasing -Wall -Wstrict-prototypes -Wmissing-prototypes -Werror-implicit-function-declaration -Wpointer-arith -std=gnu99 -ffunction-sections -fdata-sections -Wchar-subscripts -Wcomment -Wformat=2 -Wimplicit-int -Wmain -Wparentheses -Wsequence-point -Wreturn-type -Wswitch -Wtrigraphs -Wunused -Wuninitialized -Wunknown-pragmas -Wfloat-equal -Wundef -Wshadow -Wbad-function-cast -Wwrite-strings -Wsign-compare -Waggregate-return -Wmissing-declarations -Wformat -Wmissing-format-attribute -Wno-deprecated-declarations -Wpacked -Wredundant-decls -Wnested-externs -Wlong-long -Wunreachable-code -Wcast-align --param max-inline-insns-single=500 -MD -MP -MF "$(@:%.o=%.d)" -MT"$(@:%.o=%.d)" -MT"$(@:%.o=%.o)" -o "$@" "$<" + @echo Finished building: $< + + +src/ASF/sam0/drivers/extint/extint_callback.o: ../src/ASF/sam0/drivers/extint/extint_callback.c + @echo Building file: $< + @echo Invoking: ARM/GNU C Compiler : 6.3.1 + $(QUOTE)C:\Program Files (x86)\Atmel\Studio\7.0\toolchain\arm\arm-gnu-toolchain\bin\arm-none-eabi-gcc.exe$(QUOTE) -x c -mthumb -D__SAMD21J18A__ -DNDEBUG -DBOARD=SAMD21_XPLAINED_PRO -D__SAMD21J18A__ -DARM_MATH_CM0PLUS=true -DSYSTICK_MODE -DADC_CALLBACK_MODE=true -DEXTINT_CALLBACK_MODE=true -DUSART_CALLBACK_MODE=true -DTCC_ASYNC=true -I"../src/ASF/common/boards" -I"../src/ASF/sam0/utils" -I"../src/ASF/sam0/utils/header_files" -I"../src/ASF/sam0/utils/preprocessor" -I"../src/ASF/thirdparty/CMSIS/Include" -I"../src/ASF/thirdparty/CMSIS/Lib/GCC" -I"../src/ASF/common/utils" -I"../src/ASF/sam0/utils/cmsis/samd21/include" -I"../src/ASF/sam0/utils/cmsis/samd21/source" -I"../src/ASF/sam0/drivers/port" -I"../src/ASF/sam0/drivers/system/pinmux" -I"../src/ASF/sam0/drivers/system" -I"../src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1" -I"../src/ASF/sam0/drivers/system/clock" -I"../src/ASF/sam0/drivers/system/interrupt" -I"../src/ASF/sam0/drivers/system/interrupt/system_interrupt_samd21" -I"../src/ASF/sam0/drivers/system/power" -I"../src/ASF/sam0/drivers/system/power/power_sam_d_r_h" -I"../src/ASF/sam0/drivers/system/reset" -I"../src/ASF/sam0/drivers/system/reset/reset_sam_d_r_h" -I"../src/ASF/sam0/boards/samd21_xplained_pro" -I"../src/ASF/sam0/boards" -I"../src" -I"../src/config" -I"../src/ASF/common2/services/delay" -I"../src/ASF/common2/services/delay/sam0" -I"../src/ASF/sam0/drivers/adc" -I"../src/ASF/sam0/drivers/adc/adc_sam_d_r_h" -I"../src/ASF/sam0/drivers/extint" -I"../src/ASF/sam0/drivers/extint/extint_sam_d_r_h" -I"../src/ASF/sam0/drivers/sercom" -I"../src/ASF/sam0/drivers/sercom/usart" -I"../src/ASF/sam0/drivers/tcc" -I"../src/drivers" -I"../src/devices" -Os -fdata-sections -ffunction-sections -mlong-calls -Wall -mcpu=cortex-m0plus -c -pipe -fno-strict-aliasing -Wall -Wstrict-prototypes -Wmissing-prototypes -Werror-implicit-function-declaration -Wpointer-arith -std=gnu99 -ffunction-sections -fdata-sections -Wchar-subscripts -Wcomment -Wformat=2 -Wimplicit-int -Wmain -Wparentheses -Wsequence-point -Wreturn-type -Wswitch -Wtrigraphs -Wunused -Wuninitialized -Wunknown-pragmas -Wfloat-equal -Wundef -Wshadow -Wbad-function-cast -Wwrite-strings -Wsign-compare -Waggregate-return -Wmissing-declarations -Wformat -Wmissing-format-attribute -Wno-deprecated-declarations -Wpacked -Wredundant-decls -Wnested-externs -Wlong-long -Wunreachable-code -Wcast-align --param max-inline-insns-single=500 -MD -MP -MF "$(@:%.o=%.d)" -MT"$(@:%.o=%.d)" -MT"$(@:%.o=%.o)" -o "$@" "$<" + @echo Finished building: $< + + +src/ASF/common2/services/delay/sam0/systick_counter.o: ../src/ASF/common2/services/delay/sam0/systick_counter.c + @echo Building file: $< + @echo Invoking: ARM/GNU C Compiler : 6.3.1 + $(QUOTE)C:\Program Files (x86)\Atmel\Studio\7.0\toolchain\arm\arm-gnu-toolchain\bin\arm-none-eabi-gcc.exe$(QUOTE) -x c -mthumb -D__SAMD21J18A__ -DNDEBUG -DBOARD=SAMD21_XPLAINED_PRO -D__SAMD21J18A__ -DARM_MATH_CM0PLUS=true -DSYSTICK_MODE -DADC_CALLBACK_MODE=true -DEXTINT_CALLBACK_MODE=true -DUSART_CALLBACK_MODE=true -DTCC_ASYNC=true -I"../src/ASF/common/boards" -I"../src/ASF/sam0/utils" -I"../src/ASF/sam0/utils/header_files" -I"../src/ASF/sam0/utils/preprocessor" -I"../src/ASF/thirdparty/CMSIS/Include" -I"../src/ASF/thirdparty/CMSIS/Lib/GCC" -I"../src/ASF/common/utils" -I"../src/ASF/sam0/utils/cmsis/samd21/include" -I"../src/ASF/sam0/utils/cmsis/samd21/source" -I"../src/ASF/sam0/drivers/port" -I"../src/ASF/sam0/drivers/system/pinmux" -I"../src/ASF/sam0/drivers/system" -I"../src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1" -I"../src/ASF/sam0/drivers/system/clock" -I"../src/ASF/sam0/drivers/system/interrupt" -I"../src/ASF/sam0/drivers/system/interrupt/system_interrupt_samd21" -I"../src/ASF/sam0/drivers/system/power" -I"../src/ASF/sam0/drivers/system/power/power_sam_d_r_h" -I"../src/ASF/sam0/drivers/system/reset" -I"../src/ASF/sam0/drivers/system/reset/reset_sam_d_r_h" -I"../src/ASF/sam0/boards/samd21_xplained_pro" -I"../src/ASF/sam0/boards" -I"../src" -I"../src/config" -I"../src/ASF/common2/services/delay" -I"../src/ASF/common2/services/delay/sam0" -I"../src/ASF/sam0/drivers/adc" -I"../src/ASF/sam0/drivers/adc/adc_sam_d_r_h" -I"../src/ASF/sam0/drivers/extint" -I"../src/ASF/sam0/drivers/extint/extint_sam_d_r_h" -I"../src/ASF/sam0/drivers/sercom" -I"../src/ASF/sam0/drivers/sercom/usart" -I"../src/ASF/sam0/drivers/tcc" -I"../src/drivers" -I"../src/devices" -Os -fdata-sections -ffunction-sections -mlong-calls -Wall -mcpu=cortex-m0plus -c -pipe -fno-strict-aliasing -Wall -Wstrict-prototypes -Wmissing-prototypes -Werror-implicit-function-declaration -Wpointer-arith -std=gnu99 -ffunction-sections -fdata-sections -Wchar-subscripts -Wcomment -Wformat=2 -Wimplicit-int -Wmain -Wparentheses -Wsequence-point -Wreturn-type -Wswitch -Wtrigraphs -Wunused -Wuninitialized -Wunknown-pragmas -Wfloat-equal -Wundef -Wshadow -Wbad-function-cast -Wwrite-strings -Wsign-compare -Waggregate-return -Wmissing-declarations -Wformat -Wmissing-format-attribute -Wno-deprecated-declarations -Wpacked -Wredundant-decls -Wnested-externs -Wlong-long -Wunreachable-code -Wcast-align --param max-inline-insns-single=500 -MD -MP -MF "$(@:%.o=%.d)" -MT"$(@:%.o=%.d)" -MT"$(@:%.o=%.o)" -o "$@" "$<" + @echo Finished building: $< + + +src/ASF/common/utils/interrupt/interrupt_sam_nvic.o: ../src/ASF/common/utils/interrupt/interrupt_sam_nvic.c + @echo Building file: $< + @echo Invoking: ARM/GNU C Compiler : 6.3.1 + $(QUOTE)C:\Program Files (x86)\Atmel\Studio\7.0\toolchain\arm\arm-gnu-toolchain\bin\arm-none-eabi-gcc.exe$(QUOTE) -x c -mthumb -D__SAMD21J18A__ -DNDEBUG -DBOARD=SAMD21_XPLAINED_PRO -D__SAMD21J18A__ -DARM_MATH_CM0PLUS=true -DSYSTICK_MODE -DADC_CALLBACK_MODE=true -DEXTINT_CALLBACK_MODE=true -DUSART_CALLBACK_MODE=true -DTCC_ASYNC=true -I"../src/ASF/common/boards" -I"../src/ASF/sam0/utils" -I"../src/ASF/sam0/utils/header_files" -I"../src/ASF/sam0/utils/preprocessor" -I"../src/ASF/thirdparty/CMSIS/Include" -I"../src/ASF/thirdparty/CMSIS/Lib/GCC" -I"../src/ASF/common/utils" -I"../src/ASF/sam0/utils/cmsis/samd21/include" -I"../src/ASF/sam0/utils/cmsis/samd21/source" -I"../src/ASF/sam0/drivers/port" -I"../src/ASF/sam0/drivers/system/pinmux" -I"../src/ASF/sam0/drivers/system" -I"../src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1" -I"../src/ASF/sam0/drivers/system/clock" -I"../src/ASF/sam0/drivers/system/interrupt" -I"../src/ASF/sam0/drivers/system/interrupt/system_interrupt_samd21" -I"../src/ASF/sam0/drivers/system/power" -I"../src/ASF/sam0/drivers/system/power/power_sam_d_r_h" -I"../src/ASF/sam0/drivers/system/reset" -I"../src/ASF/sam0/drivers/system/reset/reset_sam_d_r_h" -I"../src/ASF/sam0/boards/samd21_xplained_pro" -I"../src/ASF/sam0/boards" -I"../src" -I"../src/config" -I"../src/ASF/common2/services/delay" -I"../src/ASF/common2/services/delay/sam0" -I"../src/ASF/sam0/drivers/adc" -I"../src/ASF/sam0/drivers/adc/adc_sam_d_r_h" -I"../src/ASF/sam0/drivers/extint" -I"../src/ASF/sam0/drivers/extint/extint_sam_d_r_h" -I"../src/ASF/sam0/drivers/sercom" -I"../src/ASF/sam0/drivers/sercom/usart" -I"../src/ASF/sam0/drivers/tcc" -I"../src/drivers" -I"../src/devices" -Os -fdata-sections -ffunction-sections -mlong-calls -Wall -mcpu=cortex-m0plus -c -pipe -fno-strict-aliasing -Wall -Wstrict-prototypes -Wmissing-prototypes -Werror-implicit-function-declaration -Wpointer-arith -std=gnu99 -ffunction-sections -fdata-sections -Wchar-subscripts -Wcomment -Wformat=2 -Wimplicit-int -Wmain -Wparentheses -Wsequence-point -Wreturn-type -Wswitch -Wtrigraphs -Wunused -Wuninitialized -Wunknown-pragmas -Wfloat-equal -Wundef -Wshadow -Wbad-function-cast -Wwrite-strings -Wsign-compare -Waggregate-return -Wmissing-declarations -Wformat -Wmissing-format-attribute -Wno-deprecated-declarations -Wpacked -Wredundant-decls -Wnested-externs -Wlong-long -Wunreachable-code -Wcast-align --param max-inline-insns-single=500 -MD -MP -MF "$(@:%.o=%.d)" -MT"$(@:%.o=%.d)" -MT"$(@:%.o=%.o)" -o "$@" "$<" + @echo Finished building: $< + + +src/ASF/sam0/boards/samd21_xplained_pro/board_init.o: ../src/ASF/sam0/boards/samd21_xplained_pro/board_init.c + @echo Building file: $< + @echo Invoking: ARM/GNU C Compiler : 6.3.1 + $(QUOTE)C:\Program Files (x86)\Atmel\Studio\7.0\toolchain\arm\arm-gnu-toolchain\bin\arm-none-eabi-gcc.exe$(QUOTE) -x c -mthumb -D__SAMD21J18A__ -DNDEBUG -DBOARD=SAMD21_XPLAINED_PRO -D__SAMD21J18A__ -DARM_MATH_CM0PLUS=true -DSYSTICK_MODE -DADC_CALLBACK_MODE=true -DEXTINT_CALLBACK_MODE=true -DUSART_CALLBACK_MODE=true -DTCC_ASYNC=true -I"../src/ASF/common/boards" -I"../src/ASF/sam0/utils" -I"../src/ASF/sam0/utils/header_files" -I"../src/ASF/sam0/utils/preprocessor" -I"../src/ASF/thirdparty/CMSIS/Include" -I"../src/ASF/thirdparty/CMSIS/Lib/GCC" -I"../src/ASF/common/utils" -I"../src/ASF/sam0/utils/cmsis/samd21/include" -I"../src/ASF/sam0/utils/cmsis/samd21/source" -I"../src/ASF/sam0/drivers/port" -I"../src/ASF/sam0/drivers/system/pinmux" -I"../src/ASF/sam0/drivers/system" -I"../src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1" -I"../src/ASF/sam0/drivers/system/clock" -I"../src/ASF/sam0/drivers/system/interrupt" -I"../src/ASF/sam0/drivers/system/interrupt/system_interrupt_samd21" -I"../src/ASF/sam0/drivers/system/power" -I"../src/ASF/sam0/drivers/system/power/power_sam_d_r_h" -I"../src/ASF/sam0/drivers/system/reset" -I"../src/ASF/sam0/drivers/system/reset/reset_sam_d_r_h" -I"../src/ASF/sam0/boards/samd21_xplained_pro" -I"../src/ASF/sam0/boards" -I"../src" -I"../src/config" -I"../src/ASF/common2/services/delay" -I"../src/ASF/common2/services/delay/sam0" -I"../src/ASF/sam0/drivers/adc" -I"../src/ASF/sam0/drivers/adc/adc_sam_d_r_h" -I"../src/ASF/sam0/drivers/extint" -I"../src/ASF/sam0/drivers/extint/extint_sam_d_r_h" -I"../src/ASF/sam0/drivers/sercom" -I"../src/ASF/sam0/drivers/sercom/usart" -I"../src/ASF/sam0/drivers/tcc" -I"../src/drivers" -I"../src/devices" -Os -fdata-sections -ffunction-sections -mlong-calls -Wall -mcpu=cortex-m0plus -c -pipe -fno-strict-aliasing -Wall -Wstrict-prototypes -Wmissing-prototypes -Werror-implicit-function-declaration -Wpointer-arith -std=gnu99 -ffunction-sections -fdata-sections -Wchar-subscripts -Wcomment -Wformat=2 -Wimplicit-int -Wmain -Wparentheses -Wsequence-point -Wreturn-type -Wswitch -Wtrigraphs -Wunused -Wuninitialized -Wunknown-pragmas -Wfloat-equal -Wundef -Wshadow -Wbad-function-cast -Wwrite-strings -Wsign-compare -Waggregate-return -Wmissing-declarations -Wformat -Wmissing-format-attribute -Wno-deprecated-declarations -Wpacked -Wredundant-decls -Wnested-externs -Wlong-long -Wunreachable-code -Wcast-align --param max-inline-insns-single=500 -MD -MP -MF "$(@:%.o=%.d)" -MT"$(@:%.o=%.d)" -MT"$(@:%.o=%.o)" -o "$@" "$<" + @echo Finished building: $< + + +src/ASF/sam0/drivers/port/port.o: ../src/ASF/sam0/drivers/port/port.c + @echo Building file: $< + @echo Invoking: ARM/GNU C Compiler : 6.3.1 + $(QUOTE)C:\Program Files (x86)\Atmel\Studio\7.0\toolchain\arm\arm-gnu-toolchain\bin\arm-none-eabi-gcc.exe$(QUOTE) -x c -mthumb -D__SAMD21J18A__ -DNDEBUG -DBOARD=SAMD21_XPLAINED_PRO -D__SAMD21J18A__ -DARM_MATH_CM0PLUS=true -DSYSTICK_MODE -DADC_CALLBACK_MODE=true -DEXTINT_CALLBACK_MODE=true -DUSART_CALLBACK_MODE=true -DTCC_ASYNC=true -I"../src/ASF/common/boards" -I"../src/ASF/sam0/utils" -I"../src/ASF/sam0/utils/header_files" -I"../src/ASF/sam0/utils/preprocessor" -I"../src/ASF/thirdparty/CMSIS/Include" -I"../src/ASF/thirdparty/CMSIS/Lib/GCC" -I"../src/ASF/common/utils" -I"../src/ASF/sam0/utils/cmsis/samd21/include" -I"../src/ASF/sam0/utils/cmsis/samd21/source" -I"../src/ASF/sam0/drivers/port" -I"../src/ASF/sam0/drivers/system/pinmux" -I"../src/ASF/sam0/drivers/system" -I"../src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1" -I"../src/ASF/sam0/drivers/system/clock" -I"../src/ASF/sam0/drivers/system/interrupt" -I"../src/ASF/sam0/drivers/system/interrupt/system_interrupt_samd21" -I"../src/ASF/sam0/drivers/system/power" -I"../src/ASF/sam0/drivers/system/power/power_sam_d_r_h" -I"../src/ASF/sam0/drivers/system/reset" -I"../src/ASF/sam0/drivers/system/reset/reset_sam_d_r_h" -I"../src/ASF/sam0/boards/samd21_xplained_pro" -I"../src/ASF/sam0/boards" -I"../src" -I"../src/config" -I"../src/ASF/common2/services/delay" -I"../src/ASF/common2/services/delay/sam0" -I"../src/ASF/sam0/drivers/adc" -I"../src/ASF/sam0/drivers/adc/adc_sam_d_r_h" -I"../src/ASF/sam0/drivers/extint" -I"../src/ASF/sam0/drivers/extint/extint_sam_d_r_h" -I"../src/ASF/sam0/drivers/sercom" -I"../src/ASF/sam0/drivers/sercom/usart" -I"../src/ASF/sam0/drivers/tcc" -I"../src/drivers" -I"../src/devices" -Os -fdata-sections -ffunction-sections -mlong-calls -Wall -mcpu=cortex-m0plus -c -pipe -fno-strict-aliasing -Wall -Wstrict-prototypes -Wmissing-prototypes -Werror-implicit-function-declaration -Wpointer-arith -std=gnu99 -ffunction-sections -fdata-sections -Wchar-subscripts -Wcomment -Wformat=2 -Wimplicit-int -Wmain -Wparentheses -Wsequence-point -Wreturn-type -Wswitch -Wtrigraphs -Wunused -Wuninitialized -Wunknown-pragmas -Wfloat-equal -Wundef -Wshadow -Wbad-function-cast -Wwrite-strings -Wsign-compare -Waggregate-return -Wmissing-declarations -Wformat -Wmissing-format-attribute -Wno-deprecated-declarations -Wpacked -Wredundant-decls -Wnested-externs -Wlong-long -Wunreachable-code -Wcast-align --param max-inline-insns-single=500 -MD -MP -MF "$(@:%.o=%.d)" -MT"$(@:%.o=%.d)" -MT"$(@:%.o=%.o)" -o "$@" "$<" + @echo Finished building: $< + + +src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/clock.o: ../src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/clock.c + @echo Building file: $< + @echo Invoking: ARM/GNU C Compiler : 6.3.1 + $(QUOTE)C:\Program Files (x86)\Atmel\Studio\7.0\toolchain\arm\arm-gnu-toolchain\bin\arm-none-eabi-gcc.exe$(QUOTE) -x c -mthumb -D__SAMD21J18A__ -DNDEBUG -DBOARD=SAMD21_XPLAINED_PRO -D__SAMD21J18A__ -DARM_MATH_CM0PLUS=true -DSYSTICK_MODE -DADC_CALLBACK_MODE=true -DEXTINT_CALLBACK_MODE=true -DUSART_CALLBACK_MODE=true -DTCC_ASYNC=true -I"../src/ASF/common/boards" -I"../src/ASF/sam0/utils" -I"../src/ASF/sam0/utils/header_files" -I"../src/ASF/sam0/utils/preprocessor" -I"../src/ASF/thirdparty/CMSIS/Include" -I"../src/ASF/thirdparty/CMSIS/Lib/GCC" -I"../src/ASF/common/utils" -I"../src/ASF/sam0/utils/cmsis/samd21/include" -I"../src/ASF/sam0/utils/cmsis/samd21/source" -I"../src/ASF/sam0/drivers/port" -I"../src/ASF/sam0/drivers/system/pinmux" -I"../src/ASF/sam0/drivers/system" -I"../src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1" -I"../src/ASF/sam0/drivers/system/clock" -I"../src/ASF/sam0/drivers/system/interrupt" -I"../src/ASF/sam0/drivers/system/interrupt/system_interrupt_samd21" -I"../src/ASF/sam0/drivers/system/power" -I"../src/ASF/sam0/drivers/system/power/power_sam_d_r_h" -I"../src/ASF/sam0/drivers/system/reset" -I"../src/ASF/sam0/drivers/system/reset/reset_sam_d_r_h" -I"../src/ASF/sam0/boards/samd21_xplained_pro" -I"../src/ASF/sam0/boards" -I"../src" -I"../src/config" -I"../src/ASF/common2/services/delay" -I"../src/ASF/common2/services/delay/sam0" -I"../src/ASF/sam0/drivers/adc" -I"../src/ASF/sam0/drivers/adc/adc_sam_d_r_h" -I"../src/ASF/sam0/drivers/extint" -I"../src/ASF/sam0/drivers/extint/extint_sam_d_r_h" -I"../src/ASF/sam0/drivers/sercom" -I"../src/ASF/sam0/drivers/sercom/usart" -I"../src/ASF/sam0/drivers/tcc" -I"../src/drivers" -I"../src/devices" -Os -fdata-sections -ffunction-sections -mlong-calls -Wall -mcpu=cortex-m0plus -c -pipe -fno-strict-aliasing -Wall -Wstrict-prototypes -Wmissing-prototypes -Werror-implicit-function-declaration -Wpointer-arith -std=gnu99 -ffunction-sections -fdata-sections -Wchar-subscripts -Wcomment -Wformat=2 -Wimplicit-int -Wmain -Wparentheses -Wsequence-point -Wreturn-type -Wswitch -Wtrigraphs -Wunused -Wuninitialized -Wunknown-pragmas -Wfloat-equal -Wundef -Wshadow -Wbad-function-cast -Wwrite-strings -Wsign-compare -Waggregate-return -Wmissing-declarations -Wformat -Wmissing-format-attribute -Wno-deprecated-declarations -Wpacked -Wredundant-decls -Wnested-externs -Wlong-long -Wunreachable-code -Wcast-align --param max-inline-insns-single=500 -MD -MP -MF "$(@:%.o=%.d)" -MT"$(@:%.o=%.d)" -MT"$(@:%.o=%.o)" -o "$@" "$<" + @echo Finished building: $< + + +src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/gclk.o: ../src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/gclk.c + @echo Building file: $< + @echo Invoking: ARM/GNU C Compiler : 6.3.1 + $(QUOTE)C:\Program Files (x86)\Atmel\Studio\7.0\toolchain\arm\arm-gnu-toolchain\bin\arm-none-eabi-gcc.exe$(QUOTE) -x c -mthumb -D__SAMD21J18A__ -DNDEBUG -DBOARD=SAMD21_XPLAINED_PRO -D__SAMD21J18A__ -DARM_MATH_CM0PLUS=true -DSYSTICK_MODE -DADC_CALLBACK_MODE=true -DEXTINT_CALLBACK_MODE=true -DUSART_CALLBACK_MODE=true -DTCC_ASYNC=true -I"../src/ASF/common/boards" -I"../src/ASF/sam0/utils" -I"../src/ASF/sam0/utils/header_files" -I"../src/ASF/sam0/utils/preprocessor" -I"../src/ASF/thirdparty/CMSIS/Include" -I"../src/ASF/thirdparty/CMSIS/Lib/GCC" -I"../src/ASF/common/utils" -I"../src/ASF/sam0/utils/cmsis/samd21/include" -I"../src/ASF/sam0/utils/cmsis/samd21/source" -I"../src/ASF/sam0/drivers/port" -I"../src/ASF/sam0/drivers/system/pinmux" -I"../src/ASF/sam0/drivers/system" -I"../src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1" -I"../src/ASF/sam0/drivers/system/clock" -I"../src/ASF/sam0/drivers/system/interrupt" -I"../src/ASF/sam0/drivers/system/interrupt/system_interrupt_samd21" -I"../src/ASF/sam0/drivers/system/power" -I"../src/ASF/sam0/drivers/system/power/power_sam_d_r_h" -I"../src/ASF/sam0/drivers/system/reset" -I"../src/ASF/sam0/drivers/system/reset/reset_sam_d_r_h" -I"../src/ASF/sam0/boards/samd21_xplained_pro" -I"../src/ASF/sam0/boards" -I"../src" -I"../src/config" -I"../src/ASF/common2/services/delay" -I"../src/ASF/common2/services/delay/sam0" -I"../src/ASF/sam0/drivers/adc" -I"../src/ASF/sam0/drivers/adc/adc_sam_d_r_h" -I"../src/ASF/sam0/drivers/extint" -I"../src/ASF/sam0/drivers/extint/extint_sam_d_r_h" -I"../src/ASF/sam0/drivers/sercom" -I"../src/ASF/sam0/drivers/sercom/usart" -I"../src/ASF/sam0/drivers/tcc" -I"../src/drivers" -I"../src/devices" -Os -fdata-sections -ffunction-sections -mlong-calls -Wall -mcpu=cortex-m0plus -c -pipe -fno-strict-aliasing -Wall -Wstrict-prototypes -Wmissing-prototypes -Werror-implicit-function-declaration -Wpointer-arith -std=gnu99 -ffunction-sections -fdata-sections -Wchar-subscripts -Wcomment -Wformat=2 -Wimplicit-int -Wmain -Wparentheses -Wsequence-point -Wreturn-type -Wswitch -Wtrigraphs -Wunused -Wuninitialized -Wunknown-pragmas -Wfloat-equal -Wundef -Wshadow -Wbad-function-cast -Wwrite-strings -Wsign-compare -Waggregate-return -Wmissing-declarations -Wformat -Wmissing-format-attribute -Wno-deprecated-declarations -Wpacked -Wredundant-decls -Wnested-externs -Wlong-long -Wunreachable-code -Wcast-align --param max-inline-insns-single=500 -MD -MP -MF "$(@:%.o=%.d)" -MT"$(@:%.o=%.d)" -MT"$(@:%.o=%.o)" -o "$@" "$<" + @echo Finished building: $< + + +src/ASF/sam0/drivers/system/interrupt/system_interrupt.o: ../src/ASF/sam0/drivers/system/interrupt/system_interrupt.c + @echo Building file: $< + @echo Invoking: ARM/GNU C Compiler : 6.3.1 + $(QUOTE)C:\Program Files (x86)\Atmel\Studio\7.0\toolchain\arm\arm-gnu-toolchain\bin\arm-none-eabi-gcc.exe$(QUOTE) -x c -mthumb -D__SAMD21J18A__ -DNDEBUG -DBOARD=SAMD21_XPLAINED_PRO -D__SAMD21J18A__ -DARM_MATH_CM0PLUS=true -DSYSTICK_MODE -DADC_CALLBACK_MODE=true -DEXTINT_CALLBACK_MODE=true -DUSART_CALLBACK_MODE=true -DTCC_ASYNC=true -I"../src/ASF/common/boards" -I"../src/ASF/sam0/utils" -I"../src/ASF/sam0/utils/header_files" -I"../src/ASF/sam0/utils/preprocessor" -I"../src/ASF/thirdparty/CMSIS/Include" -I"../src/ASF/thirdparty/CMSIS/Lib/GCC" -I"../src/ASF/common/utils" -I"../src/ASF/sam0/utils/cmsis/samd21/include" -I"../src/ASF/sam0/utils/cmsis/samd21/source" -I"../src/ASF/sam0/drivers/port" -I"../src/ASF/sam0/drivers/system/pinmux" -I"../src/ASF/sam0/drivers/system" -I"../src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1" -I"../src/ASF/sam0/drivers/system/clock" -I"../src/ASF/sam0/drivers/system/interrupt" -I"../src/ASF/sam0/drivers/system/interrupt/system_interrupt_samd21" -I"../src/ASF/sam0/drivers/system/power" -I"../src/ASF/sam0/drivers/system/power/power_sam_d_r_h" -I"../src/ASF/sam0/drivers/system/reset" -I"../src/ASF/sam0/drivers/system/reset/reset_sam_d_r_h" -I"../src/ASF/sam0/boards/samd21_xplained_pro" -I"../src/ASF/sam0/boards" -I"../src" -I"../src/config" -I"../src/ASF/common2/services/delay" -I"../src/ASF/common2/services/delay/sam0" -I"../src/ASF/sam0/drivers/adc" -I"../src/ASF/sam0/drivers/adc/adc_sam_d_r_h" -I"../src/ASF/sam0/drivers/extint" -I"../src/ASF/sam0/drivers/extint/extint_sam_d_r_h" -I"../src/ASF/sam0/drivers/sercom" -I"../src/ASF/sam0/drivers/sercom/usart" -I"../src/ASF/sam0/drivers/tcc" -I"../src/drivers" -I"../src/devices" -Os -fdata-sections -ffunction-sections -mlong-calls -Wall -mcpu=cortex-m0plus -c -pipe -fno-strict-aliasing -Wall -Wstrict-prototypes -Wmissing-prototypes -Werror-implicit-function-declaration -Wpointer-arith -std=gnu99 -ffunction-sections -fdata-sections -Wchar-subscripts -Wcomment -Wformat=2 -Wimplicit-int -Wmain -Wparentheses -Wsequence-point -Wreturn-type -Wswitch -Wtrigraphs -Wunused -Wuninitialized -Wunknown-pragmas -Wfloat-equal -Wundef -Wshadow -Wbad-function-cast -Wwrite-strings -Wsign-compare -Waggregate-return -Wmissing-declarations -Wformat -Wmissing-format-attribute -Wno-deprecated-declarations -Wpacked -Wredundant-decls -Wnested-externs -Wlong-long -Wunreachable-code -Wcast-align --param max-inline-insns-single=500 -MD -MP -MF "$(@:%.o=%.d)" -MT"$(@:%.o=%.d)" -MT"$(@:%.o=%.o)" -o "$@" "$<" + @echo Finished building: $< + + +src/ASF/sam0/drivers/system/pinmux/pinmux.o: ../src/ASF/sam0/drivers/system/pinmux/pinmux.c + @echo Building file: $< + @echo Invoking: ARM/GNU C Compiler : 6.3.1 + $(QUOTE)C:\Program Files (x86)\Atmel\Studio\7.0\toolchain\arm\arm-gnu-toolchain\bin\arm-none-eabi-gcc.exe$(QUOTE) -x c -mthumb -D__SAMD21J18A__ -DNDEBUG -DBOARD=SAMD21_XPLAINED_PRO -D__SAMD21J18A__ -DARM_MATH_CM0PLUS=true -DSYSTICK_MODE -DADC_CALLBACK_MODE=true -DEXTINT_CALLBACK_MODE=true -DUSART_CALLBACK_MODE=true -DTCC_ASYNC=true -I"../src/ASF/common/boards" -I"../src/ASF/sam0/utils" -I"../src/ASF/sam0/utils/header_files" -I"../src/ASF/sam0/utils/preprocessor" -I"../src/ASF/thirdparty/CMSIS/Include" -I"../src/ASF/thirdparty/CMSIS/Lib/GCC" -I"../src/ASF/common/utils" -I"../src/ASF/sam0/utils/cmsis/samd21/include" -I"../src/ASF/sam0/utils/cmsis/samd21/source" -I"../src/ASF/sam0/drivers/port" -I"../src/ASF/sam0/drivers/system/pinmux" -I"../src/ASF/sam0/drivers/system" -I"../src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1" -I"../src/ASF/sam0/drivers/system/clock" -I"../src/ASF/sam0/drivers/system/interrupt" -I"../src/ASF/sam0/drivers/system/interrupt/system_interrupt_samd21" -I"../src/ASF/sam0/drivers/system/power" -I"../src/ASF/sam0/drivers/system/power/power_sam_d_r_h" -I"../src/ASF/sam0/drivers/system/reset" -I"../src/ASF/sam0/drivers/system/reset/reset_sam_d_r_h" -I"../src/ASF/sam0/boards/samd21_xplained_pro" -I"../src/ASF/sam0/boards" -I"../src" -I"../src/config" -I"../src/ASF/common2/services/delay" -I"../src/ASF/common2/services/delay/sam0" -I"../src/ASF/sam0/drivers/adc" -I"../src/ASF/sam0/drivers/adc/adc_sam_d_r_h" -I"../src/ASF/sam0/drivers/extint" -I"../src/ASF/sam0/drivers/extint/extint_sam_d_r_h" -I"../src/ASF/sam0/drivers/sercom" -I"../src/ASF/sam0/drivers/sercom/usart" -I"../src/ASF/sam0/drivers/tcc" -I"../src/drivers" -I"../src/devices" -Os -fdata-sections -ffunction-sections -mlong-calls -Wall -mcpu=cortex-m0plus -c -pipe -fno-strict-aliasing -Wall -Wstrict-prototypes -Wmissing-prototypes -Werror-implicit-function-declaration -Wpointer-arith -std=gnu99 -ffunction-sections -fdata-sections -Wchar-subscripts -Wcomment -Wformat=2 -Wimplicit-int -Wmain -Wparentheses -Wsequence-point -Wreturn-type -Wswitch -Wtrigraphs -Wunused -Wuninitialized -Wunknown-pragmas -Wfloat-equal -Wundef -Wshadow -Wbad-function-cast -Wwrite-strings -Wsign-compare -Waggregate-return -Wmissing-declarations -Wformat -Wmissing-format-attribute -Wno-deprecated-declarations -Wpacked -Wredundant-decls -Wnested-externs -Wlong-long -Wunreachable-code -Wcast-align --param max-inline-insns-single=500 -MD -MP -MF "$(@:%.o=%.d)" -MT"$(@:%.o=%.d)" -MT"$(@:%.o=%.o)" -o "$@" "$<" + @echo Finished building: $< + + +src/ASF/sam0/drivers/system/system.o: ../src/ASF/sam0/drivers/system/system.c + @echo Building file: $< + @echo Invoking: ARM/GNU C Compiler : 6.3.1 + $(QUOTE)C:\Program Files (x86)\Atmel\Studio\7.0\toolchain\arm\arm-gnu-toolchain\bin\arm-none-eabi-gcc.exe$(QUOTE) -x c -mthumb -D__SAMD21J18A__ -DNDEBUG -DBOARD=SAMD21_XPLAINED_PRO -D__SAMD21J18A__ -DARM_MATH_CM0PLUS=true -DSYSTICK_MODE -DADC_CALLBACK_MODE=true -DEXTINT_CALLBACK_MODE=true -DUSART_CALLBACK_MODE=true -DTCC_ASYNC=true -I"../src/ASF/common/boards" -I"../src/ASF/sam0/utils" -I"../src/ASF/sam0/utils/header_files" -I"../src/ASF/sam0/utils/preprocessor" -I"../src/ASF/thirdparty/CMSIS/Include" -I"../src/ASF/thirdparty/CMSIS/Lib/GCC" -I"../src/ASF/common/utils" -I"../src/ASF/sam0/utils/cmsis/samd21/include" -I"../src/ASF/sam0/utils/cmsis/samd21/source" -I"../src/ASF/sam0/drivers/port" -I"../src/ASF/sam0/drivers/system/pinmux" -I"../src/ASF/sam0/drivers/system" -I"../src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1" -I"../src/ASF/sam0/drivers/system/clock" -I"../src/ASF/sam0/drivers/system/interrupt" -I"../src/ASF/sam0/drivers/system/interrupt/system_interrupt_samd21" -I"../src/ASF/sam0/drivers/system/power" -I"../src/ASF/sam0/drivers/system/power/power_sam_d_r_h" -I"../src/ASF/sam0/drivers/system/reset" -I"../src/ASF/sam0/drivers/system/reset/reset_sam_d_r_h" -I"../src/ASF/sam0/boards/samd21_xplained_pro" -I"../src/ASF/sam0/boards" -I"../src" -I"../src/config" -I"../src/ASF/common2/services/delay" -I"../src/ASF/common2/services/delay/sam0" -I"../src/ASF/sam0/drivers/adc" -I"../src/ASF/sam0/drivers/adc/adc_sam_d_r_h" -I"../src/ASF/sam0/drivers/extint" -I"../src/ASF/sam0/drivers/extint/extint_sam_d_r_h" -I"../src/ASF/sam0/drivers/sercom" -I"../src/ASF/sam0/drivers/sercom/usart" -I"../src/ASF/sam0/drivers/tcc" -I"../src/drivers" -I"../src/devices" -Os -fdata-sections -ffunction-sections -mlong-calls -Wall -mcpu=cortex-m0plus -c -pipe -fno-strict-aliasing -Wall -Wstrict-prototypes -Wmissing-prototypes -Werror-implicit-function-declaration -Wpointer-arith -std=gnu99 -ffunction-sections -fdata-sections -Wchar-subscripts -Wcomment -Wformat=2 -Wimplicit-int -Wmain -Wparentheses -Wsequence-point -Wreturn-type -Wswitch -Wtrigraphs -Wunused -Wuninitialized -Wunknown-pragmas -Wfloat-equal -Wundef -Wshadow -Wbad-function-cast -Wwrite-strings -Wsign-compare -Waggregate-return -Wmissing-declarations -Wformat -Wmissing-format-attribute -Wno-deprecated-declarations -Wpacked -Wredundant-decls -Wnested-externs -Wlong-long -Wunreachable-code -Wcast-align --param max-inline-insns-single=500 -MD -MP -MF "$(@:%.o=%.d)" -MT"$(@:%.o=%.d)" -MT"$(@:%.o=%.o)" -o "$@" "$<" + @echo Finished building: $< + + +src/ASF/sam0/utils/cmsis/samd21/source/gcc/startup_samd21.o: ../src/ASF/sam0/utils/cmsis/samd21/source/gcc/startup_samd21.c + @echo Building file: $< + @echo Invoking: ARM/GNU C Compiler : 6.3.1 + $(QUOTE)C:\Program Files (x86)\Atmel\Studio\7.0\toolchain\arm\arm-gnu-toolchain\bin\arm-none-eabi-gcc.exe$(QUOTE) -x c -mthumb -D__SAMD21J18A__ -DNDEBUG -DBOARD=SAMD21_XPLAINED_PRO -D__SAMD21J18A__ -DARM_MATH_CM0PLUS=true -DSYSTICK_MODE -DADC_CALLBACK_MODE=true -DEXTINT_CALLBACK_MODE=true -DUSART_CALLBACK_MODE=true -DTCC_ASYNC=true -I"../src/ASF/common/boards" -I"../src/ASF/sam0/utils" -I"../src/ASF/sam0/utils/header_files" -I"../src/ASF/sam0/utils/preprocessor" -I"../src/ASF/thirdparty/CMSIS/Include" -I"../src/ASF/thirdparty/CMSIS/Lib/GCC" -I"../src/ASF/common/utils" -I"../src/ASF/sam0/utils/cmsis/samd21/include" -I"../src/ASF/sam0/utils/cmsis/samd21/source" -I"../src/ASF/sam0/drivers/port" -I"../src/ASF/sam0/drivers/system/pinmux" -I"../src/ASF/sam0/drivers/system" -I"../src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1" -I"../src/ASF/sam0/drivers/system/clock" -I"../src/ASF/sam0/drivers/system/interrupt" -I"../src/ASF/sam0/drivers/system/interrupt/system_interrupt_samd21" -I"../src/ASF/sam0/drivers/system/power" -I"../src/ASF/sam0/drivers/system/power/power_sam_d_r_h" -I"../src/ASF/sam0/drivers/system/reset" -I"../src/ASF/sam0/drivers/system/reset/reset_sam_d_r_h" -I"../src/ASF/sam0/boards/samd21_xplained_pro" -I"../src/ASF/sam0/boards" -I"../src" -I"../src/config" -I"../src/ASF/common2/services/delay" -I"../src/ASF/common2/services/delay/sam0" -I"../src/ASF/sam0/drivers/adc" -I"../src/ASF/sam0/drivers/adc/adc_sam_d_r_h" -I"../src/ASF/sam0/drivers/extint" -I"../src/ASF/sam0/drivers/extint/extint_sam_d_r_h" -I"../src/ASF/sam0/drivers/sercom" -I"../src/ASF/sam0/drivers/sercom/usart" -I"../src/ASF/sam0/drivers/tcc" -I"../src/drivers" -I"../src/devices" -Os -fdata-sections -ffunction-sections -mlong-calls -Wall -mcpu=cortex-m0plus -c -pipe -fno-strict-aliasing -Wall -Wstrict-prototypes -Wmissing-prototypes -Werror-implicit-function-declaration -Wpointer-arith -std=gnu99 -ffunction-sections -fdata-sections -Wchar-subscripts -Wcomment -Wformat=2 -Wimplicit-int -Wmain -Wparentheses -Wsequence-point -Wreturn-type -Wswitch -Wtrigraphs -Wunused -Wuninitialized -Wunknown-pragmas -Wfloat-equal -Wundef -Wshadow -Wbad-function-cast -Wwrite-strings -Wsign-compare -Waggregate-return -Wmissing-declarations -Wformat -Wmissing-format-attribute -Wno-deprecated-declarations -Wpacked -Wredundant-decls -Wnested-externs -Wlong-long -Wunreachable-code -Wcast-align --param max-inline-insns-single=500 -MD -MP -MF "$(@:%.o=%.d)" -MT"$(@:%.o=%.d)" -MT"$(@:%.o=%.o)" -o "$@" "$<" + @echo Finished building: $< + + +src/ASF/sam0/utils/cmsis/samd21/source/system_samd21.o: ../src/ASF/sam0/utils/cmsis/samd21/source/system_samd21.c + @echo Building file: $< + @echo Invoking: ARM/GNU C Compiler : 6.3.1 + $(QUOTE)C:\Program Files (x86)\Atmel\Studio\7.0\toolchain\arm\arm-gnu-toolchain\bin\arm-none-eabi-gcc.exe$(QUOTE) -x c -mthumb -D__SAMD21J18A__ -DNDEBUG -DBOARD=SAMD21_XPLAINED_PRO -D__SAMD21J18A__ -DARM_MATH_CM0PLUS=true -DSYSTICK_MODE -DADC_CALLBACK_MODE=true -DEXTINT_CALLBACK_MODE=true -DUSART_CALLBACK_MODE=true -DTCC_ASYNC=true -I"../src/ASF/common/boards" -I"../src/ASF/sam0/utils" -I"../src/ASF/sam0/utils/header_files" -I"../src/ASF/sam0/utils/preprocessor" -I"../src/ASF/thirdparty/CMSIS/Include" -I"../src/ASF/thirdparty/CMSIS/Lib/GCC" -I"../src/ASF/common/utils" -I"../src/ASF/sam0/utils/cmsis/samd21/include" -I"../src/ASF/sam0/utils/cmsis/samd21/source" -I"../src/ASF/sam0/drivers/port" -I"../src/ASF/sam0/drivers/system/pinmux" -I"../src/ASF/sam0/drivers/system" -I"../src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1" -I"../src/ASF/sam0/drivers/system/clock" -I"../src/ASF/sam0/drivers/system/interrupt" -I"../src/ASF/sam0/drivers/system/interrupt/system_interrupt_samd21" -I"../src/ASF/sam0/drivers/system/power" -I"../src/ASF/sam0/drivers/system/power/power_sam_d_r_h" -I"../src/ASF/sam0/drivers/system/reset" -I"../src/ASF/sam0/drivers/system/reset/reset_sam_d_r_h" -I"../src/ASF/sam0/boards/samd21_xplained_pro" -I"../src/ASF/sam0/boards" -I"../src" -I"../src/config" -I"../src/ASF/common2/services/delay" -I"../src/ASF/common2/services/delay/sam0" -I"../src/ASF/sam0/drivers/adc" -I"../src/ASF/sam0/drivers/adc/adc_sam_d_r_h" -I"../src/ASF/sam0/drivers/extint" -I"../src/ASF/sam0/drivers/extint/extint_sam_d_r_h" -I"../src/ASF/sam0/drivers/sercom" -I"../src/ASF/sam0/drivers/sercom/usart" -I"../src/ASF/sam0/drivers/tcc" -I"../src/drivers" -I"../src/devices" -Os -fdata-sections -ffunction-sections -mlong-calls -Wall -mcpu=cortex-m0plus -c -pipe -fno-strict-aliasing -Wall -Wstrict-prototypes -Wmissing-prototypes -Werror-implicit-function-declaration -Wpointer-arith -std=gnu99 -ffunction-sections -fdata-sections -Wchar-subscripts -Wcomment -Wformat=2 -Wimplicit-int -Wmain -Wparentheses -Wsequence-point -Wreturn-type -Wswitch -Wtrigraphs -Wunused -Wuninitialized -Wunknown-pragmas -Wfloat-equal -Wundef -Wshadow -Wbad-function-cast -Wwrite-strings -Wsign-compare -Waggregate-return -Wmissing-declarations -Wformat -Wmissing-format-attribute -Wno-deprecated-declarations -Wpacked -Wredundant-decls -Wnested-externs -Wlong-long -Wunreachable-code -Wcast-align --param max-inline-insns-single=500 -MD -MP -MF "$(@:%.o=%.d)" -MT"$(@:%.o=%.d)" -MT"$(@:%.o=%.o)" -o "$@" "$<" + @echo Finished building: $< + + +src/ASF/sam0/utils/syscalls/gcc/syscalls.o: ../src/ASF/sam0/utils/syscalls/gcc/syscalls.c + @echo Building file: $< + @echo Invoking: ARM/GNU C Compiler : 6.3.1 + $(QUOTE)C:\Program Files (x86)\Atmel\Studio\7.0\toolchain\arm\arm-gnu-toolchain\bin\arm-none-eabi-gcc.exe$(QUOTE) -x c -mthumb -D__SAMD21J18A__ -DNDEBUG -DBOARD=SAMD21_XPLAINED_PRO -D__SAMD21J18A__ -DARM_MATH_CM0PLUS=true -DSYSTICK_MODE -DADC_CALLBACK_MODE=true -DEXTINT_CALLBACK_MODE=true -DUSART_CALLBACK_MODE=true -DTCC_ASYNC=true -I"../src/ASF/common/boards" -I"../src/ASF/sam0/utils" -I"../src/ASF/sam0/utils/header_files" -I"../src/ASF/sam0/utils/preprocessor" -I"../src/ASF/thirdparty/CMSIS/Include" -I"../src/ASF/thirdparty/CMSIS/Lib/GCC" -I"../src/ASF/common/utils" -I"../src/ASF/sam0/utils/cmsis/samd21/include" -I"../src/ASF/sam0/utils/cmsis/samd21/source" -I"../src/ASF/sam0/drivers/port" -I"../src/ASF/sam0/drivers/system/pinmux" -I"../src/ASF/sam0/drivers/system" -I"../src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1" -I"../src/ASF/sam0/drivers/system/clock" -I"../src/ASF/sam0/drivers/system/interrupt" -I"../src/ASF/sam0/drivers/system/interrupt/system_interrupt_samd21" -I"../src/ASF/sam0/drivers/system/power" -I"../src/ASF/sam0/drivers/system/power/power_sam_d_r_h" -I"../src/ASF/sam0/drivers/system/reset" -I"../src/ASF/sam0/drivers/system/reset/reset_sam_d_r_h" -I"../src/ASF/sam0/boards/samd21_xplained_pro" -I"../src/ASF/sam0/boards" -I"../src" -I"../src/config" -I"../src/ASF/common2/services/delay" -I"../src/ASF/common2/services/delay/sam0" -I"../src/ASF/sam0/drivers/adc" -I"../src/ASF/sam0/drivers/adc/adc_sam_d_r_h" -I"../src/ASF/sam0/drivers/extint" -I"../src/ASF/sam0/drivers/extint/extint_sam_d_r_h" -I"../src/ASF/sam0/drivers/sercom" -I"../src/ASF/sam0/drivers/sercom/usart" -I"../src/ASF/sam0/drivers/tcc" -I"../src/drivers" -I"../src/devices" -Os -fdata-sections -ffunction-sections -mlong-calls -Wall -mcpu=cortex-m0plus -c -pipe -fno-strict-aliasing -Wall -Wstrict-prototypes -Wmissing-prototypes -Werror-implicit-function-declaration -Wpointer-arith -std=gnu99 -ffunction-sections -fdata-sections -Wchar-subscripts -Wcomment -Wformat=2 -Wimplicit-int -Wmain -Wparentheses -Wsequence-point -Wreturn-type -Wswitch -Wtrigraphs -Wunused -Wuninitialized -Wunknown-pragmas -Wfloat-equal -Wundef -Wshadow -Wbad-function-cast -Wwrite-strings -Wsign-compare -Waggregate-return -Wmissing-declarations -Wformat -Wmissing-format-attribute -Wno-deprecated-declarations -Wpacked -Wredundant-decls -Wnested-externs -Wlong-long -Wunreachable-code -Wcast-align --param max-inline-insns-single=500 -MD -MP -MF "$(@:%.o=%.d)" -MT"$(@:%.o=%.d)" -MT"$(@:%.o=%.o)" -o "$@" "$<" + @echo Finished building: $< + + +src/main.o: ../src/main.c + @echo Building file: $< + @echo Invoking: ARM/GNU C Compiler : 6.3.1 + $(QUOTE)C:\Program Files (x86)\Atmel\Studio\7.0\toolchain\arm\arm-gnu-toolchain\bin\arm-none-eabi-gcc.exe$(QUOTE) -x c -mthumb -D__SAMD21J18A__ -DNDEBUG -DBOARD=SAMD21_XPLAINED_PRO -D__SAMD21J18A__ -DARM_MATH_CM0PLUS=true -DSYSTICK_MODE -DADC_CALLBACK_MODE=true -DEXTINT_CALLBACK_MODE=true -DUSART_CALLBACK_MODE=true -DTCC_ASYNC=true -I"../src/ASF/common/boards" -I"../src/ASF/sam0/utils" -I"../src/ASF/sam0/utils/header_files" -I"../src/ASF/sam0/utils/preprocessor" -I"../src/ASF/thirdparty/CMSIS/Include" -I"../src/ASF/thirdparty/CMSIS/Lib/GCC" -I"../src/ASF/common/utils" -I"../src/ASF/sam0/utils/cmsis/samd21/include" -I"../src/ASF/sam0/utils/cmsis/samd21/source" -I"../src/ASF/sam0/drivers/port" -I"../src/ASF/sam0/drivers/system/pinmux" -I"../src/ASF/sam0/drivers/system" -I"../src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1" -I"../src/ASF/sam0/drivers/system/clock" -I"../src/ASF/sam0/drivers/system/interrupt" -I"../src/ASF/sam0/drivers/system/interrupt/system_interrupt_samd21" -I"../src/ASF/sam0/drivers/system/power" -I"../src/ASF/sam0/drivers/system/power/power_sam_d_r_h" -I"../src/ASF/sam0/drivers/system/reset" -I"../src/ASF/sam0/drivers/system/reset/reset_sam_d_r_h" -I"../src/ASF/sam0/boards/samd21_xplained_pro" -I"../src/ASF/sam0/boards" -I"../src" -I"../src/config" -I"../src/ASF/common2/services/delay" -I"../src/ASF/common2/services/delay/sam0" -I"../src/ASF/sam0/drivers/adc" -I"../src/ASF/sam0/drivers/adc/adc_sam_d_r_h" -I"../src/ASF/sam0/drivers/extint" -I"../src/ASF/sam0/drivers/extint/extint_sam_d_r_h" -I"../src/ASF/sam0/drivers/sercom" -I"../src/ASF/sam0/drivers/sercom/usart" -I"../src/ASF/sam0/drivers/tcc" -I"../src/drivers" -I"../src/devices" -Os -fdata-sections -ffunction-sections -mlong-calls -Wall -mcpu=cortex-m0plus -c -pipe -fno-strict-aliasing -Wall -Wstrict-prototypes -Wmissing-prototypes -Werror-implicit-function-declaration -Wpointer-arith -std=gnu99 -ffunction-sections -fdata-sections -Wchar-subscripts -Wcomment -Wformat=2 -Wimplicit-int -Wmain -Wparentheses -Wsequence-point -Wreturn-type -Wswitch -Wtrigraphs -Wunused -Wuninitialized -Wunknown-pragmas -Wfloat-equal -Wundef -Wshadow -Wbad-function-cast -Wwrite-strings -Wsign-compare -Waggregate-return -Wmissing-declarations -Wformat -Wmissing-format-attribute -Wno-deprecated-declarations -Wpacked -Wredundant-decls -Wnested-externs -Wlong-long -Wunreachable-code -Wcast-align --param max-inline-insns-single=500 -MD -MP -MF "$(@:%.o=%.d)" -MT"$(@:%.o=%.d)" -MT"$(@:%.o=%.o)" -o "$@" "$<" + @echo Finished building: $< + + + + + +# AVR32/GNU Preprocessing Assembler + + + +# AVR32/GNU Assembler + + + + +ifneq ($(MAKECMDGOALS),clean) +ifneq ($(strip $(C_DEPS)),) +-include $(C_DEPS) +endif +endif + +# Add inputs and outputs from these tool invocations to the build variables + +# All Target +all: $(OUTPUT_FILE_PATH) $(ADDITIONAL_DEPENDENCIES) + +$(OUTPUT_FILE_PATH): $(OBJS) $(USER_OBJS) $(OUTPUT_FILE_DEP) $(LIB_DEP) $(LINKER_SCRIPT_DEP) + @echo Building target: $@ + @echo Invoking: ARM/GNU Linker : 6.3.1 + $(QUOTE)C:\Program Files (x86)\Atmel\Studio\7.0\toolchain\arm\arm-gnu-toolchain\bin\arm-none-eabi-gcc.exe$(QUOTE) -o$(OUTPUT_FILE_PATH_AS_ARGS) $(OBJS_AS_ARGS) $(USER_OBJS) $(LIBS) -mthumb -Wl,-Map="ePenguin-Boaty-Testbed.map" --specs=nano.specs -Wl,--start-group -larm_cortexM0l_math -lm -Wl,--end-group -L"../src/ASF/thirdparty/CMSIS/Lib/GCC" -Wl,--gc-sections -mcpu=cortex-m0plus -Wl,--entry=Reset_Handler -Wl,--cref -mthumb -T../src/ASF/sam0/utils/linker_scripts/samd21/gcc/samd21j18a_flash.ld + @echo Finished building target: $@ + "C:\Program Files (x86)\Atmel\Studio\7.0\toolchain\arm\arm-gnu-toolchain\bin\arm-none-eabi-objcopy.exe" -O binary "ePenguin-Boaty-Testbed.elf" "ePenguin-Boaty-Testbed.bin" + "C:\Program Files (x86)\Atmel\Studio\7.0\toolchain\arm\arm-gnu-toolchain\bin\arm-none-eabi-objcopy.exe" -O ihex -R .eeprom -R .fuse -R .lock -R .signature "ePenguin-Boaty-Testbed.elf" "ePenguin-Boaty-Testbed.hex" + "C:\Program Files (x86)\Atmel\Studio\7.0\toolchain\arm\arm-gnu-toolchain\bin\arm-none-eabi-objcopy.exe" -j .eeprom --set-section-flags=.eeprom=alloc,load --change-section-lma .eeprom=0 --no-change-warnings -O binary "ePenguin-Boaty-Testbed.elf" "ePenguin-Boaty-Testbed.eep" || exit 0 + "C:\Program Files (x86)\Atmel\Studio\7.0\toolchain\arm\arm-gnu-toolchain\bin\arm-none-eabi-objdump.exe" -h -S "ePenguin-Boaty-Testbed.elf" > "ePenguin-Boaty-Testbed.lss" + "C:\Program Files (x86)\Atmel\Studio\7.0\toolchain\arm\arm-gnu-toolchain\bin\arm-none-eabi-objcopy.exe" -O srec -R .eeprom -R .fuse -R .lock -R .signature "ePenguin-Boaty-Testbed.elf" "ePenguin-Boaty-Testbed.srec" + "C:\Program Files (x86)\Atmel\Studio\7.0\toolchain\arm\arm-gnu-toolchain\bin\arm-none-eabi-size.exe" "ePenguin-Boaty-Testbed.elf" + + + + + + + +# Other Targets +clean: + -$(RM) $(OBJS_AS_ARGS) $(EXECUTABLES) + -$(RM) $(C_DEPS_AS_ARGS) + rm -rf "ePenguin-Boaty-Testbed.elf" "ePenguin-Boaty-Testbed.a" "ePenguin-Boaty-Testbed.hex" "ePenguin-Boaty-Testbed.bin" "ePenguin-Boaty-Testbed.lss" "ePenguin-Boaty-Testbed.eep" "ePenguin-Boaty-Testbed.map" "ePenguin-Boaty-Testbed.srec" + \ No newline at end of file diff --git a/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/Release/ePenguin-Boaty-Testbed.bin b/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/Release/ePenguin-Boaty-Testbed.bin new file mode 100644 index 0000000000000000000000000000000000000000..5c4375409e9cf3fe864a99a60547189b2f0968b7 GIT binary patch literal 3548 zcmaJ^4{Q_X6@TB^cRu?ZY{vu=Cn0B_2}zwuY13?DOw+{|;=~syg;okAQ=L$x3$W>1 zSUZ<$U<#E&t+ivBrj)c5D{Ng0NGQ}5o3NTKtF(51jlR3q7LITVVBL=wr}$o+;wx33spSs(gJ%p zW6QptG1Qr)F#wvW)2j@{2<&_NM`bDrl|}1vfk%UezQE}p7_Qphr>959{3#_(){TxS z2O;7$NhoMM^+<3(U+*=QAHKWKA9d%Bv0+*RbNiX-EV^YW1aNgM71g}f}$66BTWygU*kihDs$m@5(fvlW^OP#I59|LGZ|dD zTIDhF@<#esDp6%G4{0hV{b;cnY8v5EsqP5AxVK(C3?J-;yGTw9trex?}iV> zpTg1dpA4MSh<2o}Z!Za9q2*ptw+^_pZGAIYhK^`k`>q$>bj|xTo57OPQ}Bmw#pvJl z&d%ez{OT%I)IaY2I%ax%MUTPqs2Kn3x3@GkernEQo=#v4DXbB!Dw&{PEO*yAHYRtB zx!cC9W~MU&Jb8wkk}+o`uo7)!7Jg1@w0~{2oS^)#7kDA9xP$Z$rMaE^$G*(CG+FYyeUT< z>UeYTwbws;=o!9Kq$KF00fXFw`Y{#xZ766)#xKDj-wY%wvD-K?1C`jT_#6q@^#EnM z{jc55pTP)W4LK!l48phN9rPu-nx2WJLcD%~4?~cBCEB$Dyylm*m;^rJIBdcEutOQY?@8xRC`A$XH)%})K4*XW~(??EY2>(^3sjv zJnvo>aLD(|AkP#yr7S+*$rvt;`<}v?Cq6;!i622c{KT~a7lLrf zMrlK{;l9tWH78yxP23woo7-S?fd_87Kb zNct+uMsuc1e?CzS^EegSWo+jBYL&J-!6R!ndl6#^VqQh`jrsQ=Vw&N>*>%ja#da7` zucmA?XQmV(-oxE*NSJM=PruZ+FVUaLIG}vv8B2d9vR3Lflnk@+oLRPEg>D$*_VH!7 z;{qA2p}UMpZqh@BeaM>UoHp3{kkLl2(G3yNB#rjVGInYgKDA?se~~3E|50xg7JXlQ z_rDk7U@@@Xg1avWs3Yi(coj`4_YX}H^gLz9XRKGVxVa^MGyXE1Tc&%E@6kP7-9uZ4 zfcL3eQ+W3T@$Q3E=mO~-T8^u_Z3sA*%4yqD>@D8xqP^mDvB+{+e7#s?zIbuXZF-oq zYj}>(PmJ}ZyxHg3UX7evK2}jd?;R5KFdz1?`eXUMWpiqrDH9Y{1~$HVV&mkX^4P~IuD_I-liW3hO%=*`%` z1#QmXIYB-Uc2H_f=(n)Y6{-V^^wQVXadM`lQyzv({0>&8pB=}(!_N12YH(_9epTobETtgd7G4u z*5z&PbhIR23^}>d-!jbQOG};HjvSk<$m7oGnm|PIf3l4SHn$$MaN5F}g>?%vHpxpC zoGtW`O!V?$^^1QH$ObfFd+kfh3a*r0+No>5GW}w!+p``2K$`jsSMV%(p z!t~v2o(lmrMSfwBxP zbl*2SvuZ6$>i)Q@yFXr6%}#&ky?)*O={G$y(w$q|wke7ttfGo4L8{s<#Cn`pEmwt5 zg=4+YaHYIp`8#K*$PoPqY2@pD^fc{@(&YW0!)AjFaajO z1egF5U;<2l2`~XBzyz286JP>NfC(@GCcp%k025#WOn?b60Vco%m;e)C0!)AjFaajO z1egF5U;<2l2`~XBzyz286JP>NfC(@GCcp%k025#WOn?b60Vco%m;e)C0!)AjFaajO z1egF5U;<2l2`~XBzyz286JP>NfC(@GCcp%k025#WOn?b60Vco%m;e)C0!)AjFaajO z1egF5U;<2l2`~XBzyz286JP>NfC(@GCcp%k025#WOn?b60Vco%m;e)C0!)AjFaajO z1egF5U;<2l2`~XBzyz286JP>NfC(@GCcp%k025#WOn?b60Vco%m;e)C0!)AjFaajO z1egF5U;<2l2`~XBzyz286JP>NfC(@GCcp%k025#WOn?b60Vco%m;e)C0!)AjFaajO z1egF5U;<2l2`~XBzyz286JP>NfC(@GCcp%k025#WOn?b60Vco%m;e)C0!)AjFaajO z1egF5U;<2l2`~XBzyz286JP>NfC(@GCcp%k025#WOn?dezaVf%6I!)fi0jPbFAa)( ztYZ1+p1*3Jjb+&`+l0u+^(8o}acsfSf@1@&Z^dyl4$D_QZ%{sbo%;8TINQ8wQIj|B z2#6YW%)VVritj64ukINw6hb4Pu_7T{0ndo2v5n=mxD1cH?Y5Yx5#ydwC)&L~cD(uW z6#074hWzQEVvF5+$IjE@Bk!MAE0)||;4e$6v5q_To<^JVdb1GvNL652%o{7apK=S7LGlN-~2I6JQ_RR?3fJSN%PS}N#J<1-MhTeJysE0Fz{b@s5h21I>sKkqpXpv zzlN_WS4INq#}c4AJ8z)uP6PM^)ks22;L>h+A+TT9Yz{{r2H9z@mqU~zUE z*mX?181#NGa5A>maXbL&O$D+)NY)*Qtrd#JPmtd}#zLx6*q^dF&?r zm%3Z`9(IT!T}v-O#C2jtt$3j{kXQc5;cDN#;x~uIN0c#F#nt}e>p$=Nf^UuZz3U&u zgNyHvpYbdH2STC4N(B;a>|4G)@dE#?p-ZDwd%(XZbb0ETg3OqvN04%XLGh#A-dNYc zmv4LY-~!*ZK3Cwa-J3uauUBul?irG&r5W90rji$SO_2xQN|lm9&zh z)j67S=HiG`+;d7fsexIMxCXI7;fu=3aHls>E~ny+hk8>1({=BhGPW z;9l|b-C~t({HHs-NCwa70&%4Ay|Lxq=_$$ycvU;cS5!G)xcbJseYVz#PB*;t=4U!* zUZ&g;UVTKl&fVtKz3Ji_@uEIjExzP)wR+;NM(0>b$k{q9hIiwx#@*~qE9<=a@25^t zuAwc(*GKX(&*RPSmAl&R6%G)~3*@yd?yN%1QQ-_M?sOt=_0iW{LX;x~Q8Zs;F;W;z zCdFiaU`b3=yT{-9lV>omRa7~~6W{s%pMqa-w77JoyhJaHDQnTb*$4k790;S~PKYTt zlyxq}Zj%oJOR-lu#*_+spiHN>UEi7Oe+e@b*DEJoHx8yr5yKo)s~;d z${MeXA^Tjyr;oV6SX?Z6-{o-B*O$5%Vbv=&p^si2SQdY8YEj_owxzcXJBEud`2I9i z64)2NI91#(Dr;iHd9Oe3LEOrUn%DxLy{2Sb6SOOwjGZ{$hXug#WpXM8^bhSL8 zxNkeFJn66TKkB#nZJO${Z!cACz6E}FmyWqpteGn_Gt=f=zVY5dhokVSvOI0QxJH{E zRlQ4EOK!vN)+Mw{Q>u4SYi1{-dTDFPeXxA?ZPbffA3*)sXJ4OED@0|{P44z}vBHlp z@UQFq){!&KPsU#FO2!`VI*Iza*zoDckNgMPILy6od@3^znj6ij31hl*mjEQ*jB_VdB|Gq zxeAi+YdErdexdNWF!Brq#cOL_pqHeVG+r4;PQYKlK0Q*H4x}qpC+-cqpPoL0-t+1* zf8cPYzSM?#OsOe-@srms_kmZfb8NXf=-uESR`Vv64LikyjqgtkdTZ4U{=M*Zo9%{C zFZ}o!;~7KG3wPjJoz#`_g20zMmy1k&u;O5Br@Fwm%-`MVfYmv@4-}bN(i=Hs9z;d0`mGMEZvvsffiI^L-slA?UZcB}8-ne(7I(B6WluW+J`GmzK1Ods@q;^=t=BOkQm8tv6I zZ&eyM`CkRwRe@so7YB;lb|2kyR5(g}dj@eXF2}h<3|2g=>^r&;t9t8Ep%(a5|E+`6 zi)Yk|H*;}jhFH#ge`bcp;=!8R0+p)WkN1eciPQTAJ)>WyXEl6g$GA*)2KF6w1}Ytu z#gu=dbaXa^~I@%PT_rdsv-0??#G##_h&pKHc=p&@_&#ow7VMBaeK?8;#<6; z-0iz|%a?qrF?NA{b1U{BWIq_td~y%Z=vL(4Jz(@M{EF1f`GYB}-}Z_YedK7PeN1?@ zwx2D2q;c(pC|?m+(R!?L&BRRkwWtmGk9DdQh1a<%>sKxdEZ=@>*SYkSEkphV{&V`d z^y7Xn&Wi)bZ$IUC3Qeo`A5R{?{hNNf{~?@@`c?mf$w6;PYbKj%$ED+gsUPpQuUpjl z<0@Lch1L%vQmcVTrDDhUyJyBllrvYjJ>YH?;2`MP1y2>8iNzIf}zHy37dPUv1-Cr zIMi4)F;kJRmVS@w>O^U2z8W1P>yimPISbCArcC_1?QGf3hP#dWkWu#=^?*?)Z)L)5 z)XyP0{8hu>s1F%+zflhubs7QujruR1J%>@Dg<`ZY>O)4|Z`1=uokorpM*SS-0)Jun z8}%WhPIFWy0!F=|OgyV>+u7jRrZ>+_DR|ct7oF28J%6e%jSWoEo7mZH`iNLr*k05Y zS$e|r^~U^hu~J-IGhNVLU|w;I>!VMK*LP#z*!YJjtM5;SBrk{2_{S}PvC0J!WLhf9c025#WOn?b60Vco%m;e)C0!)Aj zFaajO1egF5U;<2l2`~XBzyz286JP>NfC(@GCcp%k025#WOn?b60Vco%m;e)C0!)Aj zFaajO1egF5U;<2l2`~XBzyz286JP>NfC(@GCcp%k025#WOn?b60Vco%m;e)C0!)Aj zFaajO1egF5U;<2l2`~XBzyz286JP>NfC(@GCcp%k025#WOn?b60Vco%m;e)C0!)Aj zFaajO1egF5U;<2l2`~XBzyz286JP>NfC(@GCcp%k025#WOn?b60Vco%m;e)C0!)Aj zFaajO1egF5U;<2l2`~XBzyz286JP>NfC(@GCcp%k025#WOn?b60Vco%m;e)C0!)Aj zFaajO1egF5U;<2l2`~XBzyz286JP>NfC(@GCcp%k025#WOn?b60Vco%m;e)C0!)Aj zFaajO1egF5U;<2l2`~XBzyz286JP>NfC(@GCcp%k025#WOn?b60Vco%m;e)C0!)Aj zFaaj;zf8clLI@XPDmWUh$4@94>WT|xIjWA09kuPkS(w+Juaw#sDvOkBY>SmLrP=Sl zL91#=^+db1uKsv;gER_BQNnUmfk~ zibf*QNbSbju0*Ie9Mclffp{|B*Q>2vzh(WpO`k-Uq7cUniXxQHTvb?PXu4hwLjeXk zYgY~XV%Rhsn~Q|lj&s9Ro+I{qY=5hMo@Vsti_Ms^Vb|!_CR9TpzNu}7ek!Z&hPHle z!eLd7vrRa2blz+au-L`hGo?6Jx-B9eO2e(X741Sgde`9MxnvijT`?QN-=2d4$k1LTi%0J(D)Lk{M5-q-i|6Bu(*BIr^xi$^W9H-+{J@HU4SI zPX4PhX^NW3L(*jTNt*g^k~GEU_$o0RP2@5*konf(HnG#n_Z zcp}qYqb3S8`J=AkgrbUnft|Evew0kq$z$nNBgq<*~H6;Pdd|| zP2eFWnxLs$;!EvG?@QyQ{;x=y?Efb9PxhZmdjCB9o|F3Tf&F=C`T21{vQxZCNmGB* zk|w+H@?P?WdD0fQ~QS`P4)|tCi^>* zCcCQuKSs&K_eh%T^^!g^55FeK{yEsULLWgpEB}5Z*{T1ZN}A%oA?ZiwiT{pdr}op5 zruH7`{p#dA?O&Db;?6Th3M{d(znTQQHF z-g`48bN}i&y52G){=4(EKPCASud|X)WS@1j&-bS!JNf@e(lj5WqlOcTD&9i-6Xujl zu-|GkdT12G13s5>^as#e!OV*1&g@;LzbdYVUIHJ>z7l#iz9Ke3Z;;wI zLBEUpc^Uen@pVF5-&LimB5s40`3#Uh=5MXXz2uK$z1jX@)L+9I95wYnLlU@%^O1Z15j|u15YnZTcU9z88&kQx8MS{e2@xKPhSI?+4ID zXdg4%KM(zi#A6aVg8qH5)BW*=)SmMH5_Ajvt@X{r{7SGM7XKB{cfqci@o$8_2MjHH zJM`DUkK)sKBG4Pa2SXASSf578pZZHcTi<__&-Xx|Lio&j*~Ay2Ujv^iGu|*XY5w%=+#+cg<|g;I5V{BXT~Fgdyj3~& zk3!4$M-%jS!Amp!cSHX`%Adc6K9ezH4eVk+^kr#21JLsQaUb+njPZUm-b2vV_b$!v zl;lt2I|n_2HMaa;hNc1r#(wn&XnB6`L3d(2Kw#ucKIZxa#oLAJE3RyBUP+LEV=zb*uRWpx9NWbb$NXEL(B7h6k5)= zZ$m#L?WezlrZv~hc)!YNPkWUdUqM@0i)1R4NcHQ%WT+>yc1>MaRHj5_M1&KmWU7Dv zeq0C!BYnXG-F;o5?qDR>I>(RTTsc58b^Tv&v=64G2kN3udp+q8dC>ZTc zB@T)GiBL~880qinIVAeJZi|LfXufGJnoE`-TBYVR3q``gaHzYxD-=G65s@^;9SryN z4n!052QU#$r{cXSSTmJiJQ++L>J7(x4~U?7DcT$A>W+$3cuq7u81F+fAV~G;!LC$q zFx(}Abk!J09r{S7^hBRtR}Uxr!3`ZoEk8ZDzc2CWP$DvWp+5|q%$N*UG*70)fp9min`s~=FOMGY?dea$Znex@pvB!EKVY_k zxhE9wC9hPhzo%;r5(3N6|EYLgp9uCx;seR}I#lb-YA|^)t_N|sKA4JP2*JoePb8S? zPQoXA!)mPO0py~#KMtZ=ReJNr>eV6oYwT*IeI(wudQ)Bf>QrA}cQ}S#SBDZkbkrW` z?XR7^+67Bp-Rkam*Xje|u;I|#*Bh;+KmV>a{*t@e80+eRjkP_iaZAxy|Ia$_B~X<6 zv?TcBaTF2Opx9(XC^$=@VxWU@xJaZOR z)Flt~fELcFMCKf`YQ_dymz_`@-O6wyB6axpWL+qgO2oVR@w^pyYwGF2;)=RRw5$I> z=JgKmsQ=Tl6pr-GgjajBDB150x0}(E|4F+tJj!k@}u|j zLil|Xb*otM=(~sf$&bFH$j`1pn1#kfWfKng=!U=#`O!CkRV=?|T%bC|rLrD=dooqy zmuz(GFwe$C{M-+}HcQ}ajgNfk+tVr+pe9Q)4Dg+0_<3-am>8~4m#W5huhov?P(f3R TouPk$Kd2l3L^f1rY*hVkphO2h literal 0 HcmV?d00001 diff --git a/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/Release/ePenguin-Boaty-Testbed.hex b/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/Release/ePenguin-Boaty-Testbed.hex new file mode 100644 index 0000000..032919c --- /dev/null +++ b/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/Release/ePenguin-Boaty-Testbed.hex @@ -0,0 +1,224 @@ +:10000000B8200020290B0000250B0000250B000064 +:1000100000000000000000000000000000000000E0 +:10002000000000000000000000000000250B0000A0 +:100030000000000000000000250B0000250B000060 +:10004000250B0000250B0000250B0000250B0000F0 +:10005000A1040000250B0000250B0000250B00006B +:10006000250B0000F903000009040000190400003A +:100070002904000039040000490400003503000091 +:100080004503000055030000250B0000250B000070 +:10009000250B0000250B0000250B0000350100009A +:1000A000250B0000250B0000250B0000250B000090 +:1000B0000000000010B5064C2378002B07D1054B3B +:1000C000002B02D0044800E000BF0123237010BDC4 +:1000D0000C00002000000000D00D0000084B10B5FF +:1000E000002B03D00749084800E000BF0748036819 +:1000F000002B00D110BD064B002BFBD09847F9E731 +:100100000000000010000020D00D0000D00D000005 +:100110000000000003685A7E52B2002AFBDB022274 +:10012000197B0A431A730268537E5BB2002BFBDB18 +:100130007047000070B5284B1C6823681A7EDD7D6F +:1001400015400122154228D01A7621684B7E5BB2F9 +:10015000002BFBDB6269931C63614B8B9BB21380AA +:10016000238B013B9BB22383002B10D101222168FA +:100170008A75217F052910D12377E37E13420CD0A5 +:10018000A37E134209D02000A368984705E0637F4F +:10019000002B02D02000114B984704231D420BD0A6 +:1001A00022681376E27E023B1A4205D0A27E1A42F2 +:1001B00002D02000E368984702231D420BD022683A +:1001C0001376E27EDB181A4205D0A27E1A4202D0D4 +:1001D00023692000984770BD6000002015010000D1 +:1001E000014B5878C009704700180040022310B531 +:1001F000044A11780B431370034B98470028FBD136 +:1002000010BDC04600180040E1010000402307B5C2 +:10021000104A052091690B439361002301A90B70DB +:100220000D4B98470D4B0520984701230C4A117838 +:100230000B4313700B4B98470028FBD102000A4B6D +:100240001A5004304028FBD11022084B1A60084B8A +:10025000984707BD00040040F50900006D09000043 +:1002600000180040E10100006400002000E100E00F +:10027000ED0100000023012203604360837202331A +:1002800002724272C3727047F7B50C0000262379E0 +:1002900001A94E70CE700B70237A05008B70207808 +:1002A000134B984733001F2D00D8124B0721A27A19 +:1002B00029408900E67A002A01D0082216430F2738 +:1002C0008E408F403100EA0892009A189069B84336 +:1002D00001439161617A0122002904D0AA40596941 +:1002E0000A435A61F7BDAA40596991435961F9E738 +:1002F000C90A000000180040F8B500250B4B80002B +:10030000C4582368626BDE6AA36B13401E40084B1F +:10031000EF58374205D063195B682000984723687F +:10032000DF620435302DF2D1F8BDC046A4000020B4 +:10033000800D000010B50020014B984710BDC0464D +:10034000F902000010B50120014B984710BDC046CE +:10035000F902000010B50220014B984710BDC046BD +:10036000F902000070470000F0B5060085B001AC4E +:1003700020000A4B0D001700984700230196012624 +:100380006360237221002800054BE6729847320013 +:1003900029003800034B984705B0F0BD75020000F6 +:1003A0008902000059040000704770470A2110B507 +:1003B00008000B4C0B4AA0470B210B4A0800A04732 +:1003C0000C210A4A0800A047094C01210A20A04735 +:1003D00001210B20A04701210C20A04710BDC046E1 +:1003E00069030000AB030000A903000065030000DF +:1003F000810400007047000010B5024B00201B680C +:10040000984710BD2800002010B5024B01205B6802 +:10041000984710BD2800002010B5024B02209B68B1 +:10042000984710BD2800002010B5024B0320DB6860 +:10043000984710BD2800002010B5024B04201B690E +:10044000984710BD2800002010B5024B05205B69BD +:10045000984710BD2800002010B51723002A06D1A8 +:10046000064B8900CC58002C03D1C850230018003B +:1004700010BD13008442FAD01D23F8E76400002069 +:100480001723002906D11F2806D8163B8340034AAC +:10049000D3600B0018007047C960FFDE00180040F1 +:1004A000002370B501250B4C237023780F2B00D946 +:1004B00070BD29009940084A1069084206D01161B0 +:1004C000064A9B009B58002B00D0984723780133A5 +:1004D0002370EAE7B000002000180040640000200C +:1004E00070B5094B00209847FA21084C8900050097 +:1004F000A047074B074918602800A0470522064B74 +:100500001860064B1A6070BDE5080000210C000061 +:100510000000002040420F000400002010E000E036 +:10052000094B196800290BD1EFF31080074A002806 +:1005300005D172B6BFF35F8F0549087001211170B4 +:100540001A6801321A607047400000204400002001 +:1005500008000020084B1A68013A1A601B68002B3B +:1005600009D1064B1B78002B05D00122044B1A70D1 +:10057000BFF35F8F62B67047400000204400002048 +:1005800008000020F7B50125002701AC084E210026 +:100590003E206570A7702570B0478022054BD205BC +:1005A0001A6021000F2027706570B047F7BDC04664 +:1005B000B90500009844004107B5802201AB1A70CC +:1005C0000A785A704A789A708A781900DA70014B62 +:1005D000984707BDC90A000010230249CA681A4299 +:1005E000FCD070470008004070B5082806D800F01D +:1005F0000DFB0805053030120B15280000242000E3 +:1006000070BD164B1C69FAE7154B164C1B6A9B050F +:100610009B0FDC40F3E7114B5C69F0E70F4D0024C2 +:100620002B689B07EBD5104B984724222B6813406F +:10063000042B11D120000D4B9847AC68A4B2444361 +:10064000DDE70B4B00241B785B07D8D5034BDC6838 +:10065000D5E780242402D2E7064CD0E748000020EA +:100660000008004000127A00D9050000110A0000BD +:1006700050080040006CDC0270B584780278457840 +:10068000012040260540204080240849AD010B6A26 +:10069000C001B3432B43A343034303200240044858 +:1006A0001202034013430B6270BDC04600080040B5 +:1006B000FFFCFFFFF8B5082806D800F0A7FA1405DC +:1006C000050C0E1A072034001720F8BD0223194A22 +:1006D000116A0B4313620020F7E70223154A916960 +:1006E0000B439361F7E70223124A118A0B431382EB +:1006F000F1E702230F4A918A0B439382EBE7022230 +:1007000000240D4E0B4D33680C4F13433360AA8405 +:10071000B847B368EB627368AB62AC84B8473368C0 +:100720009BB2AB84D7E70223054A11780B431370C1 +:10073000D1E7C0460008004048000020D90500006D +:10074000440800407FB5C2221E21194BD2009A6096 +:10075000184A0024536801AD8B43536001232B706A +:10076000E0B22900144B01349847252CF8D100241D +:100770006B4601265C709E701C7068460F4B984754 +:100780000F4B062098470F4B98470F4B29001C72C0 +:100790005C729C72DC72062320002B700B4B6E6027 +:1007A0006C702C726C7298472000094B98477FBD83 +:1007B0000008004000400041F509000079060000F3 +:1007C000B5060000E1070000000400400108000039 +:1007D000A5080000014B5878C0097047000C004084 +:1007E0000823054A91690B4393610123034A13705F +:1007F00011781942FCD1704700040040000C004001 +:10080000F8B50C784B782402060005000443002B51 +:1008100002D08023DB021C434B7A002B02D08023C2 +:100820001B031C434B68012B12D95D1E1D40022285 +:10083000002D06D01D02802335439B0207E00135C1 +:1008400052009A42FBD380232D0235435B031C43A5 +:100850000B7A002B02D080239B031C430C4FB8471C +:100860000028FBD10B4B98470B4B1E70B847002854 +:10087000FCD10A4B9D601D00B8470028FCD18022A6 +:100880006B68520213401C436C60054B9847F8BDDF +:10089000D507000021050000080C0040000C0040B6 +:1008A0005505000070B50500094CA0470028FBD194 +:1008B000084B9847084B1D70A0470028FCD18023A7 +:1008C000064A5B0251680B435360054B984770BD65 +:1008D000D507000021050000040C0040000C00407A +:1008E00055050000F7B50700184EB0470028FBD1AA +:1008F000174B9847174B1F700193B0470028FCD146 +:10090000154D164B6868C004C00E98470400019B43 +:100910001F706B68DB02DB0F0193114B1F70B04738 +:100920000028FCD1AD680F4B9847019B2D022D0C80 +:10093000002B08D1012D04D9200029000A4B98472B +:1009400004002000FEBD0135EC40FAE7D5070000A9 +:1009500021050000040C0040000C0040E9050000E7 +:10096000080C004055050000210C000010B50400E3 +:10097000064B9847064B074A1C7080235188DB01C1 +:100980000B435380044B984710BDC046210500001F +:10099000020C0040000C00405505000010B504009A +:1009A0000E4B98470E4B0F4A1C700F4B0F4C58883C +:1009B00059880005114059805988000F21405980FD +:1009C00011008022D2015C881442FCD15A880002B6 +:1009D0000A4002435A80064B984710BD210500008B +:1009E000020C0040FFF0FFFF000C0040FFBFFFFFC4 +:1009F0005505000010B50C78034B240204439847BA +:100A0000024BA4B25C8010BD9D090000000C0040A8 +:100A100010B50400064B9847064B1C70064B5C88CB +:100A2000064B2405240F98472000054B984710BD1E +:100A300021050000020C0040000C0040550500009C +:100A4000E5080000D37830B5002B35D11478802C20 +:100A500003D0802324065B02234302255478AC4351 +:100A600006D19478002C24D18024A4022343416031 +:100A70005478013C012C01D8124C2340A0248DB2A3 +:100A8000E4052C431C438462D0240D0C24062C4323 +:100A90001C438462D478002C0AD15B0303D593787D +:100AA000012B0CD181615378013B012B00D881606F +:100AB00030BDC024E402D9E741600023DEE7416194 +:100AC000F1E7C046FFFFFBFF10B503000A00440931 +:100AD000C1090020814202D10449E00140181F21D0 +:100AE0000B401E399940024B984710BD004400410D +:100AF000450A00007047000010B5054B9847054BAC +:100B00009847054B9847054B9847054B984710BDAC +:100B10004507000085050000F50A00000D020000F1 +:100B2000F50A0000FEE700002148224970B588421E +:100B300004D00023204CCA18A24232D300211F4BFC +:100B40001F4A934231D3FF211E4B1F4A8B439360B0 +:100B500002220C25082430261C4B1D485A62C378FB +:100B6000FC398B431343C370C378AB432343C37037 +:100B7000184B987BB0430600202030439873987B35 +:100B8000A84304439C73987B884302439A73802351 +:100B9000114A51680B435360104B9847104B9847CC +:100BA000FEE7C55804331560C5E702C3C9E7C04670 +:100BB000D00D0000000000200C0000200C000020E0 +:100BC000B40000200000000000ED00E0FC700041D7 +:100BD000005000410048004100400041390D000034 +:100BE000E50B000010B5054B9847054B9847054BA2 +:100BF0009847054B9847002010BDC046F90A0000F1 +:100C0000E1040000F5030000AD03000002B47146EA +:100C100049084900095C49008E4402BC7047C0463F +:100C2000002243088B4274D303098B425FD3030A2B +:100C30008B4244D3030B8B4228D3030C8B420DD33E +:100C4000FF22090212BA030C8B4202D312120902CC +:100C500065D0030B8B4219D300E0090AC30B8B420A +:100C600001D3CB03C01A5241830B8B4201D38B03B8 +:100C7000C01A5241430B8B4201D34B03C01A52415D +:100C8000030B8B4201D30B03C01A5241C30A8B42A0 +:100C900001D3CB02C01A5241830A8B4201D38B028B +:100CA000C01A5241430A8B4201D34B02C01A52412F +:100CB000030A8B4201D30B02C01A5241CDD2C309A1 +:100CC0008B4201D3CB01C01A524183098B4201D31D +:100CD0008B01C01A524143098B4201D34B01C01A08 +:100CE000524103098B4201D30B01C01A5241C30880 +:100CF0008B4201D3CB00C01A524183088B4201D3EF +:100D00008B00C01A524143088B4201D34B00C01ADA +:100D10005241411A00D20146524110467047FFE746 +:100D200001B5002000F006F802BDC0460029F7D04A +:100D300076E770477047C04670B500260C4D0D4CE5 +:100D4000641BA410A64209D1002600F031F80A4D18 +:100D50000A4C641BA410A64205D170BDB300EB5829 +:100D600098470136EEE7B300EB5898470136F2E7B3 +:100D7000BC0D0000BC0D0000BC0D0000C00D00004B +:100D80000100000002000000040000000800000054 +:100D90000010000000200000004000000080000063 +:100DA0000000010000000200000004000000080034 +:100DB000F8B5C046F8BC08BC9E467047DD00000090 +:100DC000F8B5C046F8BC08BC9E467047B5000000A8 +:0C0DD000401F00000800000001000000AF +:0400000300000B29C5 +:00000001FF diff --git a/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/Release/ePenguin-Boaty-Testbed.lss b/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/Release/ePenguin-Boaty-Testbed.lss new file mode 100644 index 0000000..fde4a96 --- /dev/null +++ b/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/Release/ePenguin-Boaty-Testbed.lss @@ -0,0 +1,1658 @@ + +ePenguin-Boaty-Testbed.elf: file format elf32-littlearm + +Sections: +Idx Name Size VMA LMA File off Algn + 0 .text 00000dd0 00000000 00000000 00010000 2**2 + CONTENTS, ALLOC, LOAD, READONLY, CODE + 1 .relocate 0000000c 20000000 00000dd0 00020000 2**2 + CONTENTS, ALLOC, LOAD, DATA + 2 .bss 000000a8 2000000c 00000ddc 0002000c 2**2 + ALLOC + 3 .stack 00002004 200000b4 00000e84 0002000c 2**0 + ALLOC + 4 .ARM.attributes 00000028 00000000 00000000 0002000c 2**0 + CONTENTS, READONLY + 5 .comment 00000059 00000000 00000000 00020034 2**0 + CONTENTS, READONLY + 6 .debug_frame 0000004c 00000000 00000000 00020090 2**2 + CONTENTS, READONLY, DEBUGGING + +Disassembly of section .text: + +00000000 : + 0: b8 20 00 20 29 0b 00 00 25 0b 00 00 25 0b 00 00 . . )...%...%... + ... + 2c: 25 0b 00 00 00 00 00 00 00 00 00 00 25 0b 00 00 %...........%... + 3c: 25 0b 00 00 25 0b 00 00 25 0b 00 00 25 0b 00 00 %...%...%...%... + 4c: 25 0b 00 00 a1 04 00 00 25 0b 00 00 25 0b 00 00 %.......%...%... + 5c: 25 0b 00 00 25 0b 00 00 f9 03 00 00 09 04 00 00 %...%........... + 6c: 19 04 00 00 29 04 00 00 39 04 00 00 49 04 00 00 ....)...9...I... + 7c: 35 03 00 00 45 03 00 00 55 03 00 00 25 0b 00 00 5...E...U...%... + 8c: 25 0b 00 00 25 0b 00 00 25 0b 00 00 25 0b 00 00 %...%...%...%... + 9c: 35 01 00 00 25 0b 00 00 25 0b 00 00 25 0b 00 00 5...%...%...%... + ac: 25 0b 00 00 00 00 00 00 %....... + +000000b4 <__do_global_dtors_aux>: + b4: b510 push {r4, lr} + b6: 4c06 ldr r4, [pc, #24] ; (d0 <__do_global_dtors_aux+0x1c>) + b8: 7823 ldrb r3, [r4, #0] + ba: 2b00 cmp r3, #0 + bc: d107 bne.n ce <__do_global_dtors_aux+0x1a> + be: 4b05 ldr r3, [pc, #20] ; (d4 <__do_global_dtors_aux+0x20>) + c0: 2b00 cmp r3, #0 + c2: d002 beq.n ca <__do_global_dtors_aux+0x16> + c4: 4804 ldr r0, [pc, #16] ; (d8 <__do_global_dtors_aux+0x24>) + c6: e000 b.n ca <__do_global_dtors_aux+0x16> + c8: bf00 nop + ca: 2301 movs r3, #1 + cc: 7023 strb r3, [r4, #0] + ce: bd10 pop {r4, pc} + d0: 2000000c .word 0x2000000c + d4: 00000000 .word 0x00000000 + d8: 00000dd0 .word 0x00000dd0 + +000000dc : + dc: 4b08 ldr r3, [pc, #32] ; (100 ) + de: b510 push {r4, lr} + e0: 2b00 cmp r3, #0 + e2: d003 beq.n ec + e4: 4907 ldr r1, [pc, #28] ; (104 ) + e6: 4808 ldr r0, [pc, #32] ; (108 ) + e8: e000 b.n ec + ea: bf00 nop + ec: 4807 ldr r0, [pc, #28] ; (10c ) + ee: 6803 ldr r3, [r0, #0] + f0: 2b00 cmp r3, #0 + f2: d100 bne.n f6 + f4: bd10 pop {r4, pc} + f6: 4b06 ldr r3, [pc, #24] ; (110 ) + f8: 2b00 cmp r3, #0 + fa: d0fb beq.n f4 + fc: 4798 blx r3 + fe: e7f9 b.n f4 + 100: 00000000 .word 0x00000000 + 104: 20000010 .word 0x20000010 + 108: 00000dd0 .word 0x00000dd0 + 10c: 00000dd0 .word 0x00000dd0 + 110: 00000000 .word 0x00000000 + +00000114 : + 114: 6803 ldr r3, [r0, #0] + 116: 7e5a ldrb r2, [r3, #25] + 118: b252 sxtb r2, r2 + 11a: 2a00 cmp r2, #0 + 11c: dbfb blt.n 116 + 11e: 2202 movs r2, #2 + 120: 7b19 ldrb r1, [r3, #12] + 122: 430a orrs r2, r1 + 124: 731a strb r2, [r3, #12] + 126: 6802 ldr r2, [r0, #0] + 128: 7e53 ldrb r3, [r2, #25] + 12a: b25b sxtb r3, r3 + 12c: 2b00 cmp r3, #0 + 12e: dbfb blt.n 128 + 130: 4770 bx lr + ... + +00000134 : + 134: b570 push {r4, r5, r6, lr} + 136: 4b28 ldr r3, [pc, #160] ; (1d8 ) + 138: 681c ldr r4, [r3, #0] + 13a: 6823 ldr r3, [r4, #0] + 13c: 7e1a ldrb r2, [r3, #24] + 13e: 7ddd ldrb r5, [r3, #23] + 140: 4015 ands r5, r2 + 142: 2201 movs r2, #1 + 144: 4215 tst r5, r2 + 146: d028 beq.n 19a + 148: 761a strb r2, [r3, #24] + 14a: 6821 ldr r1, [r4, #0] + 14c: 7e4b ldrb r3, [r1, #25] + 14e: b25b sxtb r3, r3 + 150: 2b00 cmp r3, #0 + 152: dbfb blt.n 14c + 154: 6962 ldr r2, [r4, #20] + 156: 1c93 adds r3, r2, #2 + 158: 6163 str r3, [r4, #20] + 15a: 8b4b ldrh r3, [r1, #26] + 15c: b29b uxth r3, r3 + 15e: 8013 strh r3, [r2, #0] + 160: 8b23 ldrh r3, [r4, #24] + 162: 3b01 subs r3, #1 + 164: b29b uxth r3, r3 + 166: 8323 strh r3, [r4, #24] + 168: 2b00 cmp r3, #0 + 16a: d110 bne.n 18e + 16c: 2201 movs r2, #1 + 16e: 6821 ldr r1, [r4, #0] + 170: 758a strb r2, [r1, #22] + 172: 7f21 ldrb r1, [r4, #28] + 174: 2905 cmp r1, #5 + 176: d110 bne.n 19a + 178: 7723 strb r3, [r4, #28] + 17a: 7ee3 ldrb r3, [r4, #27] + 17c: 4213 tst r3, r2 + 17e: d00c beq.n 19a + 180: 7ea3 ldrb r3, [r4, #26] + 182: 4213 tst r3, r2 + 184: d009 beq.n 19a + 186: 0020 movs r0, r4 + 188: 68a3 ldr r3, [r4, #8] + 18a: 4798 blx r3 + 18c: e005 b.n 19a + 18e: 7f63 ldrb r3, [r4, #29] + 190: 2b00 cmp r3, #0 + 192: d002 beq.n 19a + 194: 0020 movs r0, r4 + 196: 4b11 ldr r3, [pc, #68] ; (1dc ) + 198: 4798 blx r3 + 19a: 2304 movs r3, #4 + 19c: 421d tst r5, r3 + 19e: d00b beq.n 1b8 + 1a0: 6822 ldr r2, [r4, #0] + 1a2: 7613 strb r3, [r2, #24] + 1a4: 7ee2 ldrb r2, [r4, #27] + 1a6: 3b02 subs r3, #2 + 1a8: 421a tst r2, r3 + 1aa: d005 beq.n 1b8 + 1ac: 7ea2 ldrb r2, [r4, #26] + 1ae: 421a tst r2, r3 + 1b0: d002 beq.n 1b8 + 1b2: 0020 movs r0, r4 + 1b4: 68e3 ldr r3, [r4, #12] + 1b6: 4798 blx r3 + 1b8: 2302 movs r3, #2 + 1ba: 421d tst r5, r3 + 1bc: d00b beq.n 1d6 + 1be: 6822 ldr r2, [r4, #0] + 1c0: 7613 strb r3, [r2, #24] + 1c2: 7ee2 ldrb r2, [r4, #27] + 1c4: 18db adds r3, r3, r3 + 1c6: 421a tst r2, r3 + 1c8: d005 beq.n 1d6 + 1ca: 7ea2 ldrb r2, [r4, #26] + 1cc: 421a tst r2, r3 + 1ce: d002 beq.n 1d6 + 1d0: 6923 ldr r3, [r4, #16] + 1d2: 0020 movs r0, r4 + 1d4: 4798 blx r3 + 1d6: bd70 pop {r4, r5, r6, pc} + 1d8: 20000060 .word 0x20000060 + 1dc: 00000115 .word 0x00000115 + +000001e0 : + 1e0: 4b01 ldr r3, [pc, #4] ; (1e8 ) + 1e2: 7858 ldrb r0, [r3, #1] + 1e4: 09c0 lsrs r0, r0, #7 + 1e6: 4770 bx lr + 1e8: 40001800 .word 0x40001800 + +000001ec <_extint_enable>: + 1ec: 2302 movs r3, #2 + 1ee: b510 push {r4, lr} + 1f0: 4a04 ldr r2, [pc, #16] ; (204 <_extint_enable+0x18>) + 1f2: 7811 ldrb r1, [r2, #0] + 1f4: 430b orrs r3, r1 + 1f6: 7013 strb r3, [r2, #0] + 1f8: 4b03 ldr r3, [pc, #12] ; (208 <_extint_enable+0x1c>) + 1fa: 4798 blx r3 + 1fc: 2800 cmp r0, #0 + 1fe: d1fb bne.n 1f8 <_extint_enable+0xc> + 200: bd10 pop {r4, pc} + 202: 46c0 nop ; (mov r8, r8) + 204: 40001800 .word 0x40001800 + 208: 000001e1 .word 0x000001e1 + +0000020c <_system_extint_init>: + 20c: 2340 movs r3, #64 ; 0x40 + 20e: b507 push {r0, r1, r2, lr} + 210: 4a10 ldr r2, [pc, #64] ; (254 <_system_extint_init+0x48>) + 212: 2005 movs r0, #5 + 214: 6991 ldr r1, [r2, #24] + 216: 430b orrs r3, r1 + 218: 6193 str r3, [r2, #24] + 21a: 2300 movs r3, #0 + 21c: a901 add r1, sp, #4 + 21e: 700b strb r3, [r1, #0] + 220: 4b0d ldr r3, [pc, #52] ; (258 <_system_extint_init+0x4c>) + 222: 4798 blx r3 + 224: 4b0d ldr r3, [pc, #52] ; (25c <_system_extint_init+0x50>) + 226: 2005 movs r0, #5 + 228: 4798 blx r3 + 22a: 2301 movs r3, #1 + 22c: 4a0c ldr r2, [pc, #48] ; (260 <_system_extint_init+0x54>) + 22e: 7811 ldrb r1, [r2, #0] + 230: 430b orrs r3, r1 + 232: 7013 strb r3, [r2, #0] + 234: 4b0b ldr r3, [pc, #44] ; (264 <_system_extint_init+0x58>) + 236: 4798 blx r3 + 238: 2800 cmp r0, #0 + 23a: d1fb bne.n 234 <_system_extint_init+0x28> + 23c: 0002 movs r2, r0 + 23e: 4b0a ldr r3, [pc, #40] ; (268 <_system_extint_init+0x5c>) + 240: 501a str r2, [r3, r0] + 242: 3004 adds r0, #4 + 244: 2840 cmp r0, #64 ; 0x40 + 246: d1fb bne.n 240 <_system_extint_init+0x34> + 248: 2210 movs r2, #16 + 24a: 4b08 ldr r3, [pc, #32] ; (26c <_system_extint_init+0x60>) + 24c: 601a str r2, [r3, #0] + 24e: 4b08 ldr r3, [pc, #32] ; (270 <_system_extint_init+0x64>) + 250: 4798 blx r3 + 252: bd07 pop {r0, r1, r2, pc} + 254: 40000400 .word 0x40000400 + 258: 000009f5 .word 0x000009f5 + 25c: 0000096d .word 0x0000096d + 260: 40001800 .word 0x40001800 + 264: 000001e1 .word 0x000001e1 + 268: 20000064 .word 0x20000064 + 26c: e000e100 .word 0xe000e100 + 270: 000001ed .word 0x000001ed + +00000274 : + 274: 2300 movs r3, #0 + 276: 2201 movs r2, #1 + 278: 6003 str r3, [r0, #0] + 27a: 6043 str r3, [r0, #4] + 27c: 7283 strb r3, [r0, #10] + 27e: 3302 adds r3, #2 + 280: 7202 strb r2, [r0, #8] + 282: 7242 strb r2, [r0, #9] + 284: 72c3 strb r3, [r0, #11] + 286: 4770 bx lr + +00000288 : + 288: b5f7 push {r0, r1, r2, r4, r5, r6, r7, lr} + 28a: 000c movs r4, r1 + 28c: 2600 movs r6, #0 + 28e: 7923 ldrb r3, [r4, #4] + 290: a901 add r1, sp, #4 + 292: 704e strb r6, [r1, #1] + 294: 70ce strb r6, [r1, #3] + 296: 700b strb r3, [r1, #0] + 298: 7a23 ldrb r3, [r4, #8] + 29a: 0005 movs r5, r0 + 29c: 708b strb r3, [r1, #2] + 29e: 7820 ldrb r0, [r4, #0] + 2a0: 4b13 ldr r3, [pc, #76] ; (2f0 ) + 2a2: 4798 blx r3 + 2a4: 0033 movs r3, r6 + 2a6: 2d1f cmp r5, #31 + 2a8: d800 bhi.n 2ac + 2aa: 4b12 ldr r3, [pc, #72] ; (2f4 ) + 2ac: 2107 movs r1, #7 + 2ae: 7aa2 ldrb r2, [r4, #10] + 2b0: 4029 ands r1, r5 + 2b2: 0089 lsls r1, r1, #2 + 2b4: 7ae6 ldrb r6, [r4, #11] + 2b6: 2a00 cmp r2, #0 + 2b8: d001 beq.n 2be + 2ba: 2208 movs r2, #8 + 2bc: 4316 orrs r6, r2 + 2be: 270f movs r7, #15 + 2c0: 408e lsls r6, r1 + 2c2: 408f lsls r7, r1 + 2c4: 0031 movs r1, r6 + 2c6: 08ea lsrs r2, r5, #3 + 2c8: 0092 lsls r2, r2, #2 + 2ca: 189a adds r2, r3, r2 + 2cc: 6990 ldr r0, [r2, #24] + 2ce: 43b8 bics r0, r7 + 2d0: 4301 orrs r1, r0 + 2d2: 6191 str r1, [r2, #24] + 2d4: 7a61 ldrb r1, [r4, #9] + 2d6: 2201 movs r2, #1 + 2d8: 2900 cmp r1, #0 + 2da: d004 beq.n 2e6 + 2dc: 40aa lsls r2, r5 + 2de: 6959 ldr r1, [r3, #20] + 2e0: 430a orrs r2, r1 + 2e2: 615a str r2, [r3, #20] + 2e4: bdf7 pop {r0, r1, r2, r4, r5, r6, r7, pc} + 2e6: 40aa lsls r2, r5 + 2e8: 6959 ldr r1, [r3, #20] + 2ea: 4391 bics r1, r2 + 2ec: 6159 str r1, [r3, #20] + 2ee: e7f9 b.n 2e4 + 2f0: 00000ac9 .word 0x00000ac9 + 2f4: 40001800 .word 0x40001800 + +000002f8 <_tcc_interrupt_handler>: + 2f8: b5f8 push {r3, r4, r5, r6, r7, lr} + 2fa: 2500 movs r5, #0 + 2fc: 4b0b ldr r3, [pc, #44] ; (32c <_tcc_interrupt_handler+0x34>) + 2fe: 0080 lsls r0, r0, #2 + 300: 58c4 ldr r4, [r0, r3] + 302: 6823 ldr r3, [r4, #0] + 304: 6b62 ldr r2, [r4, #52] ; 0x34 + 306: 6ade ldr r6, [r3, #44] ; 0x2c + 308: 6ba3 ldr r3, [r4, #56] ; 0x38 + 30a: 4013 ands r3, r2 + 30c: 401e ands r6, r3 + 30e: 4b08 ldr r3, [pc, #32] ; (330 <_tcc_interrupt_handler+0x38>) + 310: 58ef ldr r7, [r5, r3] + 312: 4237 tst r7, r6 + 314: d005 beq.n 322 <_tcc_interrupt_handler+0x2a> + 316: 1963 adds r3, r4, r5 + 318: 685b ldr r3, [r3, #4] + 31a: 0020 movs r0, r4 + 31c: 4798 blx r3 + 31e: 6823 ldr r3, [r4, #0] + 320: 62df str r7, [r3, #44] ; 0x2c + 322: 3504 adds r5, #4 + 324: 2d30 cmp r5, #48 ; 0x30 + 326: d1f2 bne.n 30e <_tcc_interrupt_handler+0x16> + 328: bdf8 pop {r3, r4, r5, r6, r7, pc} + 32a: 46c0 nop ; (mov r8, r8) + 32c: 200000a4 .word 0x200000a4 + 330: 00000d80 .word 0x00000d80 + +00000334 : + 334: b510 push {r4, lr} + 336: 2000 movs r0, #0 + 338: 4b01 ldr r3, [pc, #4] ; (340 ) + 33a: 4798 blx r3 + 33c: bd10 pop {r4, pc} + 33e: 46c0 nop ; (mov r8, r8) + 340: 000002f9 .word 0x000002f9 + +00000344 : + 344: b510 push {r4, lr} + 346: 2001 movs r0, #1 + 348: 4b01 ldr r3, [pc, #4] ; (350 ) + 34a: 4798 blx r3 + 34c: bd10 pop {r4, pc} + 34e: 46c0 nop ; (mov r8, r8) + 350: 000002f9 .word 0x000002f9 + +00000354 : + 354: b510 push {r4, lr} + 356: 2002 movs r0, #2 + 358: 4b01 ldr r3, [pc, #4] ; (360 ) + 35a: 4798 blx r3 + 35c: bd10 pop {r4, pc} + 35e: 46c0 nop ; (mov r8, r8) + 360: 000002f9 .word 0x000002f9 + +00000364 : + 364: 4770 bx lr + ... + +00000368 <_p_io_init.constprop.0>: + 368: b5f0 push {r4, r5, r6, r7, lr} + 36a: 0006 movs r6, r0 + 36c: b085 sub sp, #20 + 36e: ac01 add r4, sp, #4 + 370: 0020 movs r0, r4 + 372: 4b0a ldr r3, [pc, #40] ; (39c <_p_io_init.constprop.0+0x34>) + 374: 000d movs r5, r1 + 376: 0017 movs r7, r2 + 378: 4798 blx r3 + 37a: 2300 movs r3, #0 + 37c: 9601 str r6, [sp, #4] + 37e: 2601 movs r6, #1 + 380: 6063 str r3, [r4, #4] + 382: 7223 strb r3, [r4, #8] + 384: 0021 movs r1, r4 + 386: 0028 movs r0, r5 + 388: 4b05 ldr r3, [pc, #20] ; (3a0 <_p_io_init.constprop.0+0x38>) + 38a: 72e6 strb r6, [r4, #11] + 38c: 4798 blx r3 + 38e: 0032 movs r2, r6 + 390: 0029 movs r1, r5 + 392: 0038 movs r0, r7 + 394: 4b03 ldr r3, [pc, #12] ; (3a4 <_p_io_init.constprop.0+0x3c>) + 396: 4798 blx r3 + 398: b005 add sp, #20 + 39a: bdf0 pop {r4, r5, r6, r7, pc} + 39c: 00000275 .word 0x00000275 + 3a0: 00000289 .word 0x00000289 + 3a4: 00000459 .word 0x00000459 + +000003a8 : + 3a8: 4770 bx lr + +000003aa : + 3aa: 4770 bx lr + +000003ac : + 3ac: 210a movs r1, #10 + 3ae: b510 push {r4, lr} + 3b0: 0008 movs r0, r1 + 3b2: 4c0b ldr r4, [pc, #44] ; (3e0 ) + 3b4: 4a0b ldr r2, [pc, #44] ; (3e4 ) + 3b6: 47a0 blx r4 + 3b8: 210b movs r1, #11 + 3ba: 4a0b ldr r2, [pc, #44] ; (3e8 ) + 3bc: 0008 movs r0, r1 + 3be: 47a0 blx r4 + 3c0: 210c movs r1, #12 + 3c2: 4a0a ldr r2, [pc, #40] ; (3ec ) + 3c4: 0008 movs r0, r1 + 3c6: 47a0 blx r4 + 3c8: 4c09 ldr r4, [pc, #36] ; (3f0 ) + 3ca: 2101 movs r1, #1 + 3cc: 200a movs r0, #10 + 3ce: 47a0 blx r4 + 3d0: 2101 movs r1, #1 + 3d2: 200b movs r0, #11 + 3d4: 47a0 blx r4 + 3d6: 2101 movs r1, #1 + 3d8: 200c movs r0, #12 + 3da: 47a0 blx r4 + 3dc: bd10 pop {r4, pc} + 3de: 46c0 nop ; (mov r8, r8) + 3e0: 00000369 .word 0x00000369 + 3e4: 000003ab .word 0x000003ab + 3e8: 000003a9 .word 0x000003a9 + 3ec: 00000365 .word 0x00000365 + 3f0: 00000481 .word 0x00000481 + +000003f4 : + 3f4: 4770 bx lr + ... + +000003f8 : + 3f8: b510 push {r4, lr} + 3fa: 4b02 ldr r3, [pc, #8] ; (404 ) + 3fc: 2000 movs r0, #0 + 3fe: 681b ldr r3, [r3, #0] + 400: 4798 blx r3 + 402: bd10 pop {r4, pc} + 404: 20000028 .word 0x20000028 + +00000408 : + 408: b510 push {r4, lr} + 40a: 4b02 ldr r3, [pc, #8] ; (414 ) + 40c: 2001 movs r0, #1 + 40e: 685b ldr r3, [r3, #4] + 410: 4798 blx r3 + 412: bd10 pop {r4, pc} + 414: 20000028 .word 0x20000028 + +00000418 : + 418: b510 push {r4, lr} + 41a: 4b02 ldr r3, [pc, #8] ; (424 ) + 41c: 2002 movs r0, #2 + 41e: 689b ldr r3, [r3, #8] + 420: 4798 blx r3 + 422: bd10 pop {r4, pc} + 424: 20000028 .word 0x20000028 + +00000428 : + 428: b510 push {r4, lr} + 42a: 4b02 ldr r3, [pc, #8] ; (434 ) + 42c: 2003 movs r0, #3 + 42e: 68db ldr r3, [r3, #12] + 430: 4798 blx r3 + 432: bd10 pop {r4, pc} + 434: 20000028 .word 0x20000028 + +00000438 : + 438: b510 push {r4, lr} + 43a: 4b02 ldr r3, [pc, #8] ; (444 ) + 43c: 2004 movs r0, #4 + 43e: 691b ldr r3, [r3, #16] + 440: 4798 blx r3 + 442: bd10 pop {r4, pc} + 444: 20000028 .word 0x20000028 + +00000448 : + 448: b510 push {r4, lr} + 44a: 4b02 ldr r3, [pc, #8] ; (454 ) + 44c: 2005 movs r0, #5 + 44e: 695b ldr r3, [r3, #20] + 450: 4798 blx r3 + 452: bd10 pop {r4, pc} + 454: 20000028 .word 0x20000028 + +00000458 : + 458: b510 push {r4, lr} + 45a: 2317 movs r3, #23 + 45c: 2a00 cmp r2, #0 + 45e: d106 bne.n 46e + 460: 4b06 ldr r3, [pc, #24] ; (47c ) + 462: 0089 lsls r1, r1, #2 + 464: 58cc ldr r4, [r1, r3] + 466: 2c00 cmp r4, #0 + 468: d103 bne.n 472 + 46a: 50c8 str r0, [r1, r3] + 46c: 0023 movs r3, r4 + 46e: 0018 movs r0, r3 + 470: bd10 pop {r4, pc} + 472: 0013 movs r3, r2 + 474: 4284 cmp r4, r0 + 476: d0fa beq.n 46e + 478: 231d movs r3, #29 + 47a: e7f8 b.n 46e + 47c: 20000064 .word 0x20000064 + +00000480 : + 480: 2317 movs r3, #23 + 482: 2900 cmp r1, #0 + 484: d106 bne.n 494 + 486: 281f cmp r0, #31 + 488: d806 bhi.n 498 + 48a: 3b16 subs r3, #22 + 48c: 4083 lsls r3, r0 + 48e: 4a03 ldr r2, [pc, #12] ; (49c ) + 490: 60d3 str r3, [r2, #12] + 492: 000b movs r3, r1 + 494: 0018 movs r0, r3 + 496: 4770 bx lr + 498: 60c9 str r1, [r1, #12] + 49a: deff udf #255 ; 0xff + 49c: 40001800 .word 0x40001800 + +000004a0 : + 4a0: 2300 movs r3, #0 + 4a2: b570 push {r4, r5, r6, lr} + 4a4: 2501 movs r5, #1 + 4a6: 4c0b ldr r4, [pc, #44] ; (4d4 ) + 4a8: 7023 strb r3, [r4, #0] + 4aa: 7823 ldrb r3, [r4, #0] + 4ac: 2b0f cmp r3, #15 + 4ae: d900 bls.n 4b2 + 4b0: bd70 pop {r4, r5, r6, pc} + 4b2: 0029 movs r1, r5 + 4b4: 4099 lsls r1, r3 + 4b6: 4a08 ldr r2, [pc, #32] ; (4d8 ) + 4b8: 6910 ldr r0, [r2, #16] + 4ba: 4208 tst r0, r1 + 4bc: d006 beq.n 4cc + 4be: 6111 str r1, [r2, #16] + 4c0: 4a06 ldr r2, [pc, #24] ; (4dc ) + 4c2: 009b lsls r3, r3, #2 + 4c4: 589b ldr r3, [r3, r2] + 4c6: 2b00 cmp r3, #0 + 4c8: d000 beq.n 4cc + 4ca: 4798 blx r3 + 4cc: 7823 ldrb r3, [r4, #0] + 4ce: 3301 adds r3, #1 + 4d0: 7023 strb r3, [r4, #0] + 4d2: e7ea b.n 4aa + 4d4: 200000b0 .word 0x200000b0 + 4d8: 40001800 .word 0x40001800 + 4dc: 20000064 .word 0x20000064 + +000004e0 : + 4e0: b570 push {r4, r5, r6, lr} + 4e2: 4b09 ldr r3, [pc, #36] ; (508 ) + 4e4: 2000 movs r0, #0 + 4e6: 4798 blx r3 + 4e8: 21fa movs r1, #250 ; 0xfa + 4ea: 4c08 ldr r4, [pc, #32] ; (50c ) + 4ec: 0089 lsls r1, r1, #2 + 4ee: 0005 movs r5, r0 + 4f0: 47a0 blx r4 + 4f2: 4b07 ldr r3, [pc, #28] ; (510 ) + 4f4: 4907 ldr r1, [pc, #28] ; (514 ) + 4f6: 6018 str r0, [r3, #0] + 4f8: 0028 movs r0, r5 + 4fa: 47a0 blx r4 + 4fc: 2205 movs r2, #5 + 4fe: 4b06 ldr r3, [pc, #24] ; (518 ) + 500: 6018 str r0, [r3, #0] + 502: 4b06 ldr r3, [pc, #24] ; (51c ) + 504: 601a str r2, [r3, #0] + 506: bd70 pop {r4, r5, r6, pc} + 508: 000008e5 .word 0x000008e5 + 50c: 00000c21 .word 0x00000c21 + 510: 20000000 .word 0x20000000 + 514: 000f4240 .word 0x000f4240 + 518: 20000004 .word 0x20000004 + 51c: e000e010 .word 0xe000e010 + +00000520 : + 520: 4b09 ldr r3, [pc, #36] ; (548 ) + 522: 6819 ldr r1, [r3, #0] + 524: 2900 cmp r1, #0 + 526: d10b bne.n 540 + 528: f3ef 8010 mrs r0, PRIMASK + 52c: 4a07 ldr r2, [pc, #28] ; (54c ) + 52e: 2800 cmp r0, #0 + 530: d105 bne.n 53e + 532: b672 cpsid i + 534: f3bf 8f5f dmb sy + 538: 4905 ldr r1, [pc, #20] ; (550 ) + 53a: 7008 strb r0, [r1, #0] + 53c: 2101 movs r1, #1 + 53e: 7011 strb r1, [r2, #0] + 540: 681a ldr r2, [r3, #0] + 542: 3201 adds r2, #1 + 544: 601a str r2, [r3, #0] + 546: 4770 bx lr + 548: 20000040 .word 0x20000040 + 54c: 20000044 .word 0x20000044 + 550: 20000008 .word 0x20000008 + +00000554 : + 554: 4b08 ldr r3, [pc, #32] ; (578 ) + 556: 681a ldr r2, [r3, #0] + 558: 3a01 subs r2, #1 + 55a: 601a str r2, [r3, #0] + 55c: 681b ldr r3, [r3, #0] + 55e: 2b00 cmp r3, #0 + 560: d109 bne.n 576 + 562: 4b06 ldr r3, [pc, #24] ; (57c ) + 564: 781b ldrb r3, [r3, #0] + 566: 2b00 cmp r3, #0 + 568: d005 beq.n 576 + 56a: 2201 movs r2, #1 + 56c: 4b04 ldr r3, [pc, #16] ; (580 ) + 56e: 701a strb r2, [r3, #0] + 570: f3bf 8f5f dmb sy + 574: b662 cpsie i + 576: 4770 bx lr + 578: 20000040 .word 0x20000040 + 57c: 20000044 .word 0x20000044 + 580: 20000008 .word 0x20000008 + +00000584 : + 584: b5f7 push {r0, r1, r2, r4, r5, r6, r7, lr} + 586: 2501 movs r5, #1 + 588: 2700 movs r7, #0 + 58a: ac01 add r4, sp, #4 + 58c: 4e08 ldr r6, [pc, #32] ; (5b0 ) + 58e: 0021 movs r1, r4 + 590: 203e movs r0, #62 ; 0x3e + 592: 7065 strb r5, [r4, #1] + 594: 70a7 strb r7, [r4, #2] + 596: 7025 strb r5, [r4, #0] + 598: 47b0 blx r6 + 59a: 2280 movs r2, #128 ; 0x80 + 59c: 4b05 ldr r3, [pc, #20] ; (5b4 ) + 59e: 05d2 lsls r2, r2, #23 + 5a0: 601a str r2, [r3, #0] + 5a2: 0021 movs r1, r4 + 5a4: 200f movs r0, #15 + 5a6: 7027 strb r7, [r4, #0] + 5a8: 7065 strb r5, [r4, #1] + 5aa: 47b0 blx r6 + 5ac: bdf7 pop {r0, r1, r2, r4, r5, r6, r7, pc} + 5ae: 46c0 nop ; (mov r8, r8) + 5b0: 000005b9 .word 0x000005b9 + 5b4: 41004498 .word 0x41004498 + +000005b8 : + 5b8: b507 push {r0, r1, r2, lr} + 5ba: 2280 movs r2, #128 ; 0x80 + 5bc: ab01 add r3, sp, #4 + 5be: 701a strb r2, [r3, #0] + 5c0: 780a ldrb r2, [r1, #0] + 5c2: 705a strb r2, [r3, #1] + 5c4: 784a ldrb r2, [r1, #1] + 5c6: 709a strb r2, [r3, #2] + 5c8: 788a ldrb r2, [r1, #2] + 5ca: 0019 movs r1, r3 + 5cc: 70da strb r2, [r3, #3] + 5ce: 4b01 ldr r3, [pc, #4] ; (5d4 ) + 5d0: 4798 blx r3 + 5d2: bd07 pop {r0, r1, r2, pc} + 5d4: 00000ac9 .word 0x00000ac9 + +000005d8 <_system_dfll_wait_for_sync>: + 5d8: 2310 movs r3, #16 + 5da: 4902 ldr r1, [pc, #8] ; (5e4 <_system_dfll_wait_for_sync+0xc>) + 5dc: 68ca ldr r2, [r1, #12] + 5de: 421a tst r2, r3 + 5e0: d0fc beq.n 5dc <_system_dfll_wait_for_sync+0x4> + 5e2: 4770 bx lr + 5e4: 40000800 .word 0x40000800 + +000005e8 : + 5e8: b570 push {r4, r5, r6, lr} + 5ea: 2808 cmp r0, #8 + 5ec: d806 bhi.n 5fc + 5ee: f000 fb0d bl c0c <__gnu_thumb1_case_uqi> + 5f2: 0508 .short 0x0508 + 5f4: 12303005 .word 0x12303005 + 5f8: 150b .short 0x150b + 5fa: 28 .byte 0x28 + 5fb: 00 .byte 0x00 + 5fc: 2400 movs r4, #0 + 5fe: 0020 movs r0, r4 + 600: bd70 pop {r4, r5, r6, pc} + 602: 4b16 ldr r3, [pc, #88] ; (65c ) + 604: 691c ldr r4, [r3, #16] + 606: e7fa b.n 5fe + 608: 4b15 ldr r3, [pc, #84] ; (660 ) + 60a: 4c16 ldr r4, [pc, #88] ; (664 ) + 60c: 6a1b ldr r3, [r3, #32] + 60e: 059b lsls r3, r3, #22 + 610: 0f9b lsrs r3, r3, #30 + 612: 40dc lsrs r4, r3 + 614: e7f3 b.n 5fe + 616: 4b11 ldr r3, [pc, #68] ; (65c ) + 618: 695c ldr r4, [r3, #20] + 61a: e7f0 b.n 5fe + 61c: 4d0f ldr r5, [pc, #60] ; (65c ) + 61e: 2400 movs r4, #0 + 620: 682b ldr r3, [r5, #0] + 622: 079b lsls r3, r3, #30 + 624: d5eb bpl.n 5fe + 626: 4b10 ldr r3, [pc, #64] ; (668 ) + 628: 4798 blx r3 + 62a: 2224 movs r2, #36 ; 0x24 + 62c: 682b ldr r3, [r5, #0] + 62e: 4013 ands r3, r2 + 630: 2b04 cmp r3, #4 + 632: d111 bne.n 658 + 634: 0020 movs r0, r4 + 636: 4b0d ldr r3, [pc, #52] ; (66c ) + 638: 4798 blx r3 + 63a: 68ac ldr r4, [r5, #8] + 63c: b2a4 uxth r4, r4 + 63e: 4344 muls r4, r0 + 640: e7dd b.n 5fe + 642: 4b0b ldr r3, [pc, #44] ; (670 ) + 644: 2400 movs r4, #0 + 646: 781b ldrb r3, [r3, #0] + 648: 075b lsls r3, r3, #29 + 64a: d5d8 bpl.n 5fe + 64c: 4b03 ldr r3, [pc, #12] ; (65c ) + 64e: 68dc ldr r4, [r3, #12] + 650: e7d5 b.n 5fe + 652: 2480 movs r4, #128 ; 0x80 + 654: 0224 lsls r4, r4, #8 + 656: e7d2 b.n 5fe + 658: 4c06 ldr r4, [pc, #24] ; (674 ) + 65a: e7d0 b.n 5fe + 65c: 20000048 .word 0x20000048 + 660: 40000800 .word 0x40000800 + 664: 007a1200 .word 0x007a1200 + 668: 000005d9 .word 0x000005d9 + 66c: 00000a11 .word 0x00000a11 + 670: 40000850 .word 0x40000850 + 674: 02dc6c00 .word 0x02dc6c00 + +00000678 : + 678: b570 push {r4, r5, r6, lr} + 67a: 7884 ldrb r4, [r0, #2] + 67c: 7802 ldrb r2, [r0, #0] + 67e: 7845 ldrb r5, [r0, #1] + 680: 2001 movs r0, #1 + 682: 2640 movs r6, #64 ; 0x40 + 684: 4005 ands r5, r0 + 686: 4020 ands r0, r4 + 688: 2480 movs r4, #128 ; 0x80 + 68a: 4908 ldr r1, [pc, #32] ; (6ac ) + 68c: 01ad lsls r5, r5, #6 + 68e: 6a0b ldr r3, [r1, #32] + 690: 01c0 lsls r0, r0, #7 + 692: 43b3 bics r3, r6 + 694: 432b orrs r3, r5 + 696: 43a3 bics r3, r4 + 698: 4303 orrs r3, r0 + 69a: 2003 movs r0, #3 + 69c: 4002 ands r2, r0 + 69e: 4804 ldr r0, [pc, #16] ; (6b0 ) + 6a0: 0212 lsls r2, r2, #8 + 6a2: 4003 ands r3, r0 + 6a4: 4313 orrs r3, r2 + 6a6: 620b str r3, [r1, #32] + 6a8: bd70 pop {r4, r5, r6, pc} + 6aa: 46c0 nop ; (mov r8, r8) + 6ac: 40000800 .word 0x40000800 + 6b0: fffffcff .word 0xfffffcff + +000006b4 : + 6b4: b5f8 push {r3, r4, r5, r6, r7, lr} + 6b6: 2808 cmp r0, #8 + 6b8: d806 bhi.n 6c8 + 6ba: f000 faa7 bl c0c <__gnu_thumb1_case_uqi> + 6be: 0514 .short 0x0514 + 6c0: 1a0e0c05 .word 0x1a0e0c05 + 6c4: 2007 .short 0x2007 + 6c6: 34 .byte 0x34 + 6c7: 00 .byte 0x00 + 6c8: 2017 movs r0, #23 + 6ca: bdf8 pop {r3, r4, r5, r6, r7, pc} + 6cc: 2302 movs r3, #2 + 6ce: 4a19 ldr r2, [pc, #100] ; (734 ) + 6d0: 6a11 ldr r1, [r2, #32] + 6d2: 430b orrs r3, r1 + 6d4: 6213 str r3, [r2, #32] + 6d6: 2000 movs r0, #0 + 6d8: e7f7 b.n 6ca + 6da: 2302 movs r3, #2 + 6dc: 4a15 ldr r2, [pc, #84] ; (734 ) + 6de: 6991 ldr r1, [r2, #24] + 6e0: 430b orrs r3, r1 + 6e2: 6193 str r3, [r2, #24] + 6e4: e7f7 b.n 6d6 + 6e6: 2302 movs r3, #2 + 6e8: 4a12 ldr r2, [pc, #72] ; (734 ) + 6ea: 8a11 ldrh r1, [r2, #16] + 6ec: 430b orrs r3, r1 + 6ee: 8213 strh r3, [r2, #16] + 6f0: e7f1 b.n 6d6 + 6f2: 2302 movs r3, #2 + 6f4: 4a0f ldr r2, [pc, #60] ; (734 ) + 6f6: 8a91 ldrh r1, [r2, #20] + 6f8: 430b orrs r3, r1 + 6fa: 8293 strh r3, [r2, #20] + 6fc: e7eb b.n 6d6 + 6fe: 2202 movs r2, #2 + 700: 2400 movs r4, #0 + 702: 4e0d ldr r6, [pc, #52] ; (738 ) + 704: 4d0b ldr r5, [pc, #44] ; (734 ) + 706: 6833 ldr r3, [r6, #0] + 708: 4f0c ldr r7, [pc, #48] ; (73c ) + 70a: 4313 orrs r3, r2 + 70c: 6033 str r3, [r6, #0] + 70e: 84aa strh r2, [r5, #36] ; 0x24 + 710: 47b8 blx r7 + 712: 68b3 ldr r3, [r6, #8] + 714: 62eb str r3, [r5, #44] ; 0x2c + 716: 6873 ldr r3, [r6, #4] + 718: 62ab str r3, [r5, #40] ; 0x28 + 71a: 84ac strh r4, [r5, #36] ; 0x24 + 71c: 47b8 blx r7 + 71e: 6833 ldr r3, [r6, #0] + 720: b29b uxth r3, r3 + 722: 84ab strh r3, [r5, #36] ; 0x24 + 724: e7d7 b.n 6d6 + 726: 2302 movs r3, #2 + 728: 4a05 ldr r2, [pc, #20] ; (740 ) + 72a: 7811 ldrb r1, [r2, #0] + 72c: 430b orrs r3, r1 + 72e: 7013 strb r3, [r2, #0] + 730: e7d1 b.n 6d6 + 732: 46c0 nop ; (mov r8, r8) + 734: 40000800 .word 0x40000800 + 738: 20000048 .word 0x20000048 + 73c: 000005d9 .word 0x000005d9 + 740: 40000844 .word 0x40000844 + +00000744 : + 744: b57f push {r0, r1, r2, r3, r4, r5, r6, lr} + 746: 22c2 movs r2, #194 ; 0xc2 + 748: 211e movs r1, #30 + 74a: 4b19 ldr r3, [pc, #100] ; (7b0 ) + 74c: 00d2 lsls r2, r2, #3 + 74e: 609a str r2, [r3, #8] + 750: 4a18 ldr r2, [pc, #96] ; (7b4 ) + 752: 2400 movs r4, #0 + 754: 6853 ldr r3, [r2, #4] + 756: ad01 add r5, sp, #4 + 758: 438b bics r3, r1 + 75a: 6053 str r3, [r2, #4] + 75c: 2301 movs r3, #1 + 75e: 702b strb r3, [r5, #0] + 760: b2e0 uxtb r0, r4 + 762: 0029 movs r1, r5 + 764: 4b14 ldr r3, [pc, #80] ; (7b8 ) + 766: 3401 adds r4, #1 + 768: 4798 blx r3 + 76a: 2c25 cmp r4, #37 ; 0x25 + 76c: d1f8 bne.n 760 + 76e: 2400 movs r4, #0 + 770: 466b mov r3, sp + 772: 2601 movs r6, #1 + 774: 705c strb r4, [r3, #1] + 776: 709e strb r6, [r3, #2] + 778: 701c strb r4, [r3, #0] + 77a: 4668 mov r0, sp + 77c: 4b0f ldr r3, [pc, #60] ; (7bc ) + 77e: 4798 blx r3 + 780: 4b0f ldr r3, [pc, #60] ; (7c0 ) + 782: 2006 movs r0, #6 + 784: 4798 blx r3 + 786: 4b0f ldr r3, [pc, #60] ; (7c4 ) + 788: 4798 blx r3 + 78a: 4b0f ldr r3, [pc, #60] ; (7c8 ) + 78c: 0029 movs r1, r5 + 78e: 721c strb r4, [r3, #8] + 790: 725c strb r4, [r3, #9] + 792: 729c strb r4, [r3, #10] + 794: 72dc strb r4, [r3, #11] + 796: 2306 movs r3, #6 + 798: 0020 movs r0, r4 + 79a: 702b strb r3, [r5, #0] + 79c: 4b0b ldr r3, [pc, #44] ; (7cc ) + 79e: 606e str r6, [r5, #4] + 7a0: 706c strb r4, [r5, #1] + 7a2: 722c strb r4, [r5, #8] + 7a4: 726c strb r4, [r5, #9] + 7a6: 4798 blx r3 + 7a8: 0020 movs r0, r4 + 7aa: 4b09 ldr r3, [pc, #36] ; (7d0 ) + 7ac: 4798 blx r3 + 7ae: bd7f pop {r0, r1, r2, r3, r4, r5, r6, pc} + 7b0: 40000800 .word 0x40000800 + 7b4: 41004000 .word 0x41004000 + 7b8: 000009f5 .word 0x000009f5 + 7bc: 00000679 .word 0x00000679 + 7c0: 000006b5 .word 0x000006b5 + 7c4: 000007e1 .word 0x000007e1 + 7c8: 40000400 .word 0x40000400 + 7cc: 00000801 .word 0x00000801 + 7d0: 000008a5 .word 0x000008a5 + +000007d4 : + 7d4: 4b01 ldr r3, [pc, #4] ; (7dc ) + 7d6: 7858 ldrb r0, [r3, #1] + 7d8: 09c0 lsrs r0, r0, #7 + 7da: 4770 bx lr + 7dc: 40000c00 .word 0x40000c00 + +000007e0 : + 7e0: 2308 movs r3, #8 + 7e2: 4a05 ldr r2, [pc, #20] ; (7f8 ) + 7e4: 6991 ldr r1, [r2, #24] + 7e6: 430b orrs r3, r1 + 7e8: 6193 str r3, [r2, #24] + 7ea: 2301 movs r3, #1 + 7ec: 4a03 ldr r2, [pc, #12] ; (7fc ) + 7ee: 7013 strb r3, [r2, #0] + 7f0: 7811 ldrb r1, [r2, #0] + 7f2: 4219 tst r1, r3 + 7f4: d1fc bne.n 7f0 + 7f6: 4770 bx lr + 7f8: 40000400 .word 0x40000400 + 7fc: 40000c00 .word 0x40000c00 + +00000800 : + 800: b5f8 push {r3, r4, r5, r6, r7, lr} + 802: 780c ldrb r4, [r1, #0] + 804: 784b ldrb r3, [r1, #1] + 806: 0224 lsls r4, r4, #8 + 808: 0006 movs r6, r0 + 80a: 0005 movs r5, r0 + 80c: 4304 orrs r4, r0 + 80e: 2b00 cmp r3, #0 + 810: d002 beq.n 818 + 812: 2380 movs r3, #128 ; 0x80 + 814: 02db lsls r3, r3, #11 + 816: 431c orrs r4, r3 + 818: 7a4b ldrb r3, [r1, #9] + 81a: 2b00 cmp r3, #0 + 81c: d002 beq.n 824 + 81e: 2380 movs r3, #128 ; 0x80 + 820: 031b lsls r3, r3, #12 + 822: 431c orrs r4, r3 + 824: 684b ldr r3, [r1, #4] + 826: 2b01 cmp r3, #1 + 828: d912 bls.n 850 + 82a: 1e5d subs r5, r3, #1 + 82c: 401d ands r5, r3 + 82e: 2202 movs r2, #2 + 830: 2d00 cmp r5, #0 + 832: d006 beq.n 842 + 834: 021d lsls r5, r3, #8 + 836: 2380 movs r3, #128 ; 0x80 + 838: 4335 orrs r5, r6 + 83a: 029b lsls r3, r3, #10 + 83c: e007 b.n 84e + 83e: 3501 adds r5, #1 + 840: 0052 lsls r2, r2, #1 + 842: 429a cmp r2, r3 + 844: d3fb bcc.n 83e + 846: 2380 movs r3, #128 ; 0x80 + 848: 022d lsls r5, r5, #8 + 84a: 4335 orrs r5, r6 + 84c: 035b lsls r3, r3, #13 + 84e: 431c orrs r4, r3 + 850: 7a0b ldrb r3, [r1, #8] + 852: 2b00 cmp r3, #0 + 854: d002 beq.n 85c + 856: 2380 movs r3, #128 ; 0x80 + 858: 039b lsls r3, r3, #14 + 85a: 431c orrs r4, r3 + 85c: 4f0c ldr r7, [pc, #48] ; (890 ) + 85e: 47b8 blx r7 + 860: 2800 cmp r0, #0 + 862: d1fb bne.n 85c + 864: 4b0b ldr r3, [pc, #44] ; (894 ) + 866: 4798 blx r3 + 868: 4b0b ldr r3, [pc, #44] ; (898 ) + 86a: 701e strb r6, [r3, #0] + 86c: 47b8 blx r7 + 86e: 2800 cmp r0, #0 + 870: d1fc bne.n 86c + 872: 4b0a ldr r3, [pc, #40] ; (89c ) + 874: 609d str r5, [r3, #8] + 876: 001d movs r5, r3 + 878: 47b8 blx r7 + 87a: 2800 cmp r0, #0 + 87c: d1fc bne.n 878 + 87e: 2280 movs r2, #128 ; 0x80 + 880: 686b ldr r3, [r5, #4] + 882: 0252 lsls r2, r2, #9 + 884: 4013 ands r3, r2 + 886: 431c orrs r4, r3 + 888: 606c str r4, [r5, #4] + 88a: 4b05 ldr r3, [pc, #20] ; (8a0 ) + 88c: 4798 blx r3 + 88e: bdf8 pop {r3, r4, r5, r6, r7, pc} + 890: 000007d5 .word 0x000007d5 + 894: 00000521 .word 0x00000521 + 898: 40000c08 .word 0x40000c08 + 89c: 40000c00 .word 0x40000c00 + 8a0: 00000555 .word 0x00000555 + +000008a4 : + 8a4: b570 push {r4, r5, r6, lr} + 8a6: 0005 movs r5, r0 + 8a8: 4c09 ldr r4, [pc, #36] ; (8d0 ) + 8aa: 47a0 blx r4 + 8ac: 2800 cmp r0, #0 + 8ae: d1fb bne.n 8a8 + 8b0: 4b08 ldr r3, [pc, #32] ; (8d4 ) + 8b2: 4798 blx r3 + 8b4: 4b08 ldr r3, [pc, #32] ; (8d8 ) + 8b6: 701d strb r5, [r3, #0] + 8b8: 47a0 blx r4 + 8ba: 2800 cmp r0, #0 + 8bc: d1fc bne.n 8b8 + 8be: 2380 movs r3, #128 ; 0x80 + 8c0: 4a06 ldr r2, [pc, #24] ; (8dc ) + 8c2: 025b lsls r3, r3, #9 + 8c4: 6851 ldr r1, [r2, #4] + 8c6: 430b orrs r3, r1 + 8c8: 6053 str r3, [r2, #4] + 8ca: 4b05 ldr r3, [pc, #20] ; (8e0 ) + 8cc: 4798 blx r3 + 8ce: bd70 pop {r4, r5, r6, pc} + 8d0: 000007d5 .word 0x000007d5 + 8d4: 00000521 .word 0x00000521 + 8d8: 40000c04 .word 0x40000c04 + 8dc: 40000c00 .word 0x40000c00 + 8e0: 00000555 .word 0x00000555 + +000008e4 : + 8e4: b5f7 push {r0, r1, r2, r4, r5, r6, r7, lr} + 8e6: 0007 movs r7, r0 + 8e8: 4e18 ldr r6, [pc, #96] ; (94c ) + 8ea: 47b0 blx r6 + 8ec: 2800 cmp r0, #0 + 8ee: d1fb bne.n 8e8 + 8f0: 4b17 ldr r3, [pc, #92] ; (950 ) + 8f2: 4798 blx r3 + 8f4: 4b17 ldr r3, [pc, #92] ; (954 ) + 8f6: 701f strb r7, [r3, #0] + 8f8: 9301 str r3, [sp, #4] + 8fa: 47b0 blx r6 + 8fc: 2800 cmp r0, #0 + 8fe: d1fc bne.n 8fa + 900: 4d15 ldr r5, [pc, #84] ; (958 ) + 902: 4b16 ldr r3, [pc, #88] ; (95c ) + 904: 6868 ldr r0, [r5, #4] + 906: 04c0 lsls r0, r0, #19 + 908: 0ec0 lsrs r0, r0, #27 + 90a: 4798 blx r3 + 90c: 0004 movs r4, r0 + 90e: 9b01 ldr r3, [sp, #4] + 910: 701f strb r7, [r3, #0] + 912: 686b ldr r3, [r5, #4] + 914: 02db lsls r3, r3, #11 + 916: 0fdb lsrs r3, r3, #31 + 918: 9301 str r3, [sp, #4] + 91a: 4b11 ldr r3, [pc, #68] ; (960 ) + 91c: 701f strb r7, [r3, #0] + 91e: 47b0 blx r6 + 920: 2800 cmp r0, #0 + 922: d1fc bne.n 91e + 924: 68ad ldr r5, [r5, #8] + 926: 4b0f ldr r3, [pc, #60] ; (964 ) + 928: 4798 blx r3 + 92a: 9b01 ldr r3, [sp, #4] + 92c: 022d lsls r5, r5, #8 + 92e: 0c2d lsrs r5, r5, #16 + 930: 2b00 cmp r3, #0 + 932: d108 bne.n 946 + 934: 2d01 cmp r5, #1 + 936: d904 bls.n 942 + 938: 0020 movs r0, r4 + 93a: 0029 movs r1, r5 + 93c: 4b0a ldr r3, [pc, #40] ; (968 ) + 93e: 4798 blx r3 + 940: 0004 movs r4, r0 + 942: 0020 movs r0, r4 + 944: bdfe pop {r1, r2, r3, r4, r5, r6, r7, pc} + 946: 3501 adds r5, #1 + 948: 40ec lsrs r4, r5 + 94a: e7fa b.n 942 + 94c: 000007d5 .word 0x000007d5 + 950: 00000521 .word 0x00000521 + 954: 40000c04 .word 0x40000c04 + 958: 40000c00 .word 0x40000c00 + 95c: 000005e9 .word 0x000005e9 + 960: 40000c08 .word 0x40000c08 + 964: 00000555 .word 0x00000555 + 968: 00000c21 .word 0x00000c21 + +0000096c : + 96c: b510 push {r4, lr} + 96e: 0004 movs r4, r0 + 970: 4b06 ldr r3, [pc, #24] ; (98c ) + 972: 4798 blx r3 + 974: 4b06 ldr r3, [pc, #24] ; (990 ) + 976: 4a07 ldr r2, [pc, #28] ; (994 ) + 978: 701c strb r4, [r3, #0] + 97a: 2380 movs r3, #128 ; 0x80 + 97c: 8851 ldrh r1, [r2, #2] + 97e: 01db lsls r3, r3, #7 + 980: 430b orrs r3, r1 + 982: 8053 strh r3, [r2, #2] + 984: 4b04 ldr r3, [pc, #16] ; (998 ) + 986: 4798 blx r3 + 988: bd10 pop {r4, pc} + 98a: 46c0 nop ; (mov r8, r8) + 98c: 00000521 .word 0x00000521 + 990: 40000c02 .word 0x40000c02 + 994: 40000c00 .word 0x40000c00 + 998: 00000555 .word 0x00000555 + +0000099c : + 99c: b510 push {r4, lr} + 99e: 0004 movs r4, r0 + 9a0: 4b0e ldr r3, [pc, #56] ; (9dc ) + 9a2: 4798 blx r3 + 9a4: 4b0e ldr r3, [pc, #56] ; (9e0 ) + 9a6: 4a0f ldr r2, [pc, #60] ; (9e4 ) + 9a8: 701c strb r4, [r3, #0] + 9aa: 4b0f ldr r3, [pc, #60] ; (9e8 ) + 9ac: 4c0f ldr r4, [pc, #60] ; (9ec ) + 9ae: 8858 ldrh r0, [r3, #2] + 9b0: 8859 ldrh r1, [r3, #2] + 9b2: 0500 lsls r0, r0, #20 + 9b4: 4011 ands r1, r2 + 9b6: 8059 strh r1, [r3, #2] + 9b8: 8859 ldrh r1, [r3, #2] + 9ba: 0f00 lsrs r0, r0, #28 + 9bc: 4021 ands r1, r4 + 9be: 8059 strh r1, [r3, #2] + 9c0: 0011 movs r1, r2 + 9c2: 2280 movs r2, #128 ; 0x80 + 9c4: 01d2 lsls r2, r2, #7 + 9c6: 885c ldrh r4, [r3, #2] + 9c8: 4214 tst r4, r2 + 9ca: d1fc bne.n 9c6 + 9cc: 885a ldrh r2, [r3, #2] + 9ce: 0200 lsls r0, r0, #8 + 9d0: 400a ands r2, r1 + 9d2: 4302 orrs r2, r0 + 9d4: 805a strh r2, [r3, #2] + 9d6: 4b06 ldr r3, [pc, #24] ; (9f0 ) + 9d8: 4798 blx r3 + 9da: bd10 pop {r4, pc} + 9dc: 00000521 .word 0x00000521 + 9e0: 40000c02 .word 0x40000c02 + 9e4: fffff0ff .word 0xfffff0ff + 9e8: 40000c00 .word 0x40000c00 + 9ec: ffffbfff .word 0xffffbfff + 9f0: 00000555 .word 0x00000555 + +000009f4 : + 9f4: b510 push {r4, lr} + 9f6: 780c ldrb r4, [r1, #0] + 9f8: 4b03 ldr r3, [pc, #12] ; (a08 ) + 9fa: 0224 lsls r4, r4, #8 + 9fc: 4304 orrs r4, r0 + 9fe: 4798 blx r3 + a00: 4b02 ldr r3, [pc, #8] ; (a0c ) + a02: b2a4 uxth r4, r4 + a04: 805c strh r4, [r3, #2] + a06: bd10 pop {r4, pc} + a08: 0000099d .word 0x0000099d + a0c: 40000c00 .word 0x40000c00 + +00000a10 : + a10: b510 push {r4, lr} + a12: 0004 movs r4, r0 + a14: 4b06 ldr r3, [pc, #24] ; (a30 ) + a16: 4798 blx r3 + a18: 4b06 ldr r3, [pc, #24] ; (a34 ) + a1a: 701c strb r4, [r3, #0] + a1c: 4b06 ldr r3, [pc, #24] ; (a38 ) + a1e: 885c ldrh r4, [r3, #2] + a20: 4b06 ldr r3, [pc, #24] ; (a3c ) + a22: 0524 lsls r4, r4, #20 + a24: 0f24 lsrs r4, r4, #28 + a26: 4798 blx r3 + a28: 0020 movs r0, r4 + a2a: 4b05 ldr r3, [pc, #20] ; (a40 ) + a2c: 4798 blx r3 + a2e: bd10 pop {r4, pc} + a30: 00000521 .word 0x00000521 + a34: 40000c02 .word 0x40000c02 + a38: 40000c00 .word 0x40000c00 + a3c: 00000555 .word 0x00000555 + a40: 000008e5 .word 0x000008e5 + +00000a44 <_system_pinmux_config>: + a44: 78d3 ldrb r3, [r2, #3] + a46: b530 push {r4, r5, lr} + a48: 2b00 cmp r3, #0 + a4a: d135 bne.n ab8 <_system_pinmux_config+0x74> + a4c: 7814 ldrb r4, [r2, #0] + a4e: 2c80 cmp r4, #128 ; 0x80 + a50: d003 beq.n a5a <_system_pinmux_config+0x16> + a52: 2380 movs r3, #128 ; 0x80 + a54: 0624 lsls r4, r4, #24 + a56: 025b lsls r3, r3, #9 + a58: 4323 orrs r3, r4 + a5a: 2502 movs r5, #2 + a5c: 7854 ldrb r4, [r2, #1] + a5e: 43ac bics r4, r5 + a60: d106 bne.n a70 <_system_pinmux_config+0x2c> + a62: 7894 ldrb r4, [r2, #2] + a64: 2c00 cmp r4, #0 + a66: d124 bne.n ab2 <_system_pinmux_config+0x6e> + a68: 2480 movs r4, #128 ; 0x80 + a6a: 02a4 lsls r4, r4, #10 + a6c: 4323 orrs r3, r4 + a6e: 6041 str r1, [r0, #4] + a70: 7854 ldrb r4, [r2, #1] + a72: 3c01 subs r4, #1 + a74: 2c01 cmp r4, #1 + a76: d801 bhi.n a7c <_system_pinmux_config+0x38> + a78: 4c12 ldr r4, [pc, #72] ; (ac4 <_system_pinmux_config+0x80>) + a7a: 4023 ands r3, r4 + a7c: 24a0 movs r4, #160 ; 0xa0 + a7e: b28d uxth r5, r1 + a80: 05e4 lsls r4, r4, #23 + a82: 432c orrs r4, r5 + a84: 431c orrs r4, r3 + a86: 6284 str r4, [r0, #40] ; 0x28 + a88: 24d0 movs r4, #208 ; 0xd0 + a8a: 0c0d lsrs r5, r1, #16 + a8c: 0624 lsls r4, r4, #24 + a8e: 432c orrs r4, r5 + a90: 431c orrs r4, r3 + a92: 6284 str r4, [r0, #40] ; 0x28 + a94: 78d4 ldrb r4, [r2, #3] + a96: 2c00 cmp r4, #0 + a98: d10a bne.n ab0 <_system_pinmux_config+0x6c> + a9a: 035b lsls r3, r3, #13 + a9c: d503 bpl.n aa6 <_system_pinmux_config+0x62> + a9e: 7893 ldrb r3, [r2, #2] + aa0: 2b01 cmp r3, #1 + aa2: d10c bne.n abe <_system_pinmux_config+0x7a> + aa4: 6181 str r1, [r0, #24] + aa6: 7853 ldrb r3, [r2, #1] + aa8: 3b01 subs r3, #1 + aaa: 2b01 cmp r3, #1 + aac: d800 bhi.n ab0 <_system_pinmux_config+0x6c> + aae: 6081 str r1, [r0, #8] + ab0: bd30 pop {r4, r5, pc} + ab2: 24c0 movs r4, #192 ; 0xc0 + ab4: 02e4 lsls r4, r4, #11 + ab6: e7d9 b.n a6c <_system_pinmux_config+0x28> + ab8: 6041 str r1, [r0, #4] + aba: 2300 movs r3, #0 + abc: e7de b.n a7c <_system_pinmux_config+0x38> + abe: 6141 str r1, [r0, #20] + ac0: e7f1 b.n aa6 <_system_pinmux_config+0x62> + ac2: 46c0 nop ; (mov r8, r8) + ac4: fffbffff .word 0xfffbffff + +00000ac8 : + ac8: b510 push {r4, lr} + aca: 0003 movs r3, r0 + acc: 000a movs r2, r1 + ace: 0944 lsrs r4, r0, #5 + ad0: 09c1 lsrs r1, r0, #7 + ad2: 2000 movs r0, #0 + ad4: 4281 cmp r1, r0 + ad6: d102 bne.n ade + ad8: 4904 ldr r1, [pc, #16] ; (aec ) + ada: 01e0 lsls r0, r4, #7 + adc: 1840 adds r0, r0, r1 + ade: 211f movs r1, #31 + ae0: 400b ands r3, r1 + ae2: 391e subs r1, #30 + ae4: 4099 lsls r1, r3 + ae6: 4b02 ldr r3, [pc, #8] ; (af0 ) + ae8: 4798 blx r3 + aea: bd10 pop {r4, pc} + aec: 41004400 .word 0x41004400 + af0: 00000a45 .word 0x00000a45 + +00000af4 <_system_dummy_init>: + af4: 4770 bx lr + ... + +00000af8 : + af8: b510 push {r4, lr} + afa: 4b05 ldr r3, [pc, #20] ; (b10 ) + afc: 4798 blx r3 + afe: 4b05 ldr r3, [pc, #20] ; (b14 ) + b00: 4798 blx r3 + b02: 4b05 ldr r3, [pc, #20] ; (b18 ) + b04: 4798 blx r3 + b06: 4b05 ldr r3, [pc, #20] ; (b1c ) + b08: 4798 blx r3 + b0a: 4b05 ldr r3, [pc, #20] ; (b20 ) + b0c: 4798 blx r3 + b0e: bd10 pop {r4, pc} + b10: 00000745 .word 0x00000745 + b14: 00000585 .word 0x00000585 + b18: 00000af5 .word 0x00000af5 + b1c: 0000020d .word 0x0000020d + b20: 00000af5 .word 0x00000af5 + +00000b24 : + b24: e7fe b.n b24 + ... + +00000b28 : + b28: 4821 ldr r0, [pc, #132] ; (bb0 ) + b2a: 4922 ldr r1, [pc, #136] ; (bb4 ) + b2c: b570 push {r4, r5, r6, lr} + b2e: 4288 cmp r0, r1 + b30: d004 beq.n b3c + b32: 2300 movs r3, #0 + b34: 4c20 ldr r4, [pc, #128] ; (bb8 ) + b36: 18ca adds r2, r1, r3 + b38: 42a2 cmp r2, r4 + b3a: d332 bcc.n ba2 + b3c: 2100 movs r1, #0 + b3e: 4b1f ldr r3, [pc, #124] ; (bbc ) + b40: 4a1f ldr r2, [pc, #124] ; (bc0 ) + b42: 4293 cmp r3, r2 + b44: d331 bcc.n baa + b46: 21ff movs r1, #255 ; 0xff + b48: 4b1e ldr r3, [pc, #120] ; (bc4 ) + b4a: 4a1f ldr r2, [pc, #124] ; (bc8 ) + b4c: 438b bics r3, r1 + b4e: 6093 str r3, [r2, #8] + b50: 2202 movs r2, #2 + b52: 250c movs r5, #12 + b54: 2408 movs r4, #8 + b56: 2630 movs r6, #48 ; 0x30 + b58: 4b1c ldr r3, [pc, #112] ; (bcc ) + b5a: 481d ldr r0, [pc, #116] ; (bd0 ) + b5c: 625a str r2, [r3, #36] ; 0x24 + b5e: 78c3 ldrb r3, [r0, #3] + b60: 39fc subs r1, #252 ; 0xfc + b62: 438b bics r3, r1 + b64: 4313 orrs r3, r2 + b66: 70c3 strb r3, [r0, #3] + b68: 78c3 ldrb r3, [r0, #3] + b6a: 43ab bics r3, r5 + b6c: 4323 orrs r3, r4 + b6e: 70c3 strb r3, [r0, #3] + b70: 4b18 ldr r3, [pc, #96] ; (bd4 ) + b72: 7b98 ldrb r0, [r3, #14] + b74: 43b0 bics r0, r6 + b76: 0006 movs r6, r0 + b78: 2020 movs r0, #32 + b7a: 4330 orrs r0, r6 + b7c: 7398 strb r0, [r3, #14] + b7e: 7b98 ldrb r0, [r3, #14] + b80: 43a8 bics r0, r5 + b82: 4304 orrs r4, r0 + b84: 739c strb r4, [r3, #14] + b86: 7b98 ldrb r0, [r3, #14] + b88: 4388 bics r0, r1 + b8a: 4302 orrs r2, r0 + b8c: 739a strb r2, [r3, #14] + b8e: 2380 movs r3, #128 ; 0x80 + b90: 4a11 ldr r2, [pc, #68] ; (bd8 ) + b92: 6851 ldr r1, [r2, #4] + b94: 430b orrs r3, r1 + b96: 6053 str r3, [r2, #4] + b98: 4b10 ldr r3, [pc, #64] ; (bdc ) + b9a: 4798 blx r3 + b9c: 4b10 ldr r3, [pc, #64] ; (be0 ) + b9e: 4798 blx r3 + ba0: e7fe b.n ba0 + ba2: 58c5 ldr r5, [r0, r3] + ba4: 3304 adds r3, #4 + ba6: 6015 str r5, [r2, #0] + ba8: e7c5 b.n b36 + baa: c302 stmia r3!, {r1} + bac: e7c9 b.n b42 + bae: 46c0 nop ; (mov r8, r8) + bb0: 00000dd0 .word 0x00000dd0 + bb4: 20000000 .word 0x20000000 + bb8: 2000000c .word 0x2000000c + bbc: 2000000c .word 0x2000000c + bc0: 200000b4 .word 0x200000b4 + bc4: 00000000 .word 0x00000000 + bc8: e000ed00 .word 0xe000ed00 + bcc: 410070fc .word 0x410070fc + bd0: 41005000 .word 0x41005000 + bd4: 41004800 .word 0x41004800 + bd8: 41004000 .word 0x41004000 + bdc: 00000d39 .word 0x00000d39 + be0: 00000be5 .word 0x00000be5 + +00000be4
    : + be4: b510 push {r4, lr} + be6: 4b05 ldr r3, [pc, #20] ; (bfc ) + be8: 4798 blx r3 + bea: 4b05 ldr r3, [pc, #20] ; (c00 ) + bec: 4798 blx r3 + bee: 4b05 ldr r3, [pc, #20] ; (c04 ) + bf0: 4798 blx r3 + bf2: 4b05 ldr r3, [pc, #20] ; (c08 ) + bf4: 4798 blx r3 + bf6: 2000 movs r0, #0 + bf8: bd10 pop {r4, pc} + bfa: 46c0 nop ; (mov r8, r8) + bfc: 00000af9 .word 0x00000af9 + c00: 000004e1 .word 0x000004e1 + c04: 000003f5 .word 0x000003f5 + c08: 000003ad .word 0x000003ad + +00000c0c <__gnu_thumb1_case_uqi>: + c0c: b402 push {r1} + c0e: 4671 mov r1, lr + c10: 0849 lsrs r1, r1, #1 + c12: 0049 lsls r1, r1, #1 + c14: 5c09 ldrb r1, [r1, r0] + c16: 0049 lsls r1, r1, #1 + c18: 448e add lr, r1 + c1a: bc02 pop {r1} + c1c: 4770 bx lr + c1e: 46c0 nop ; (mov r8, r8) + +00000c20 <__udivsi3>: + c20: 2200 movs r2, #0 + c22: 0843 lsrs r3, r0, #1 + c24: 428b cmp r3, r1 + c26: d374 bcc.n d12 <__udivsi3+0xf2> + c28: 0903 lsrs r3, r0, #4 + c2a: 428b cmp r3, r1 + c2c: d35f bcc.n cee <__udivsi3+0xce> + c2e: 0a03 lsrs r3, r0, #8 + c30: 428b cmp r3, r1 + c32: d344 bcc.n cbe <__udivsi3+0x9e> + c34: 0b03 lsrs r3, r0, #12 + c36: 428b cmp r3, r1 + c38: d328 bcc.n c8c <__udivsi3+0x6c> + c3a: 0c03 lsrs r3, r0, #16 + c3c: 428b cmp r3, r1 + c3e: d30d bcc.n c5c <__udivsi3+0x3c> + c40: 22ff movs r2, #255 ; 0xff + c42: 0209 lsls r1, r1, #8 + c44: ba12 rev r2, r2 + c46: 0c03 lsrs r3, r0, #16 + c48: 428b cmp r3, r1 + c4a: d302 bcc.n c52 <__udivsi3+0x32> + c4c: 1212 asrs r2, r2, #8 + c4e: 0209 lsls r1, r1, #8 + c50: d065 beq.n d1e <__udivsi3+0xfe> + c52: 0b03 lsrs r3, r0, #12 + c54: 428b cmp r3, r1 + c56: d319 bcc.n c8c <__udivsi3+0x6c> + c58: e000 b.n c5c <__udivsi3+0x3c> + c5a: 0a09 lsrs r1, r1, #8 + c5c: 0bc3 lsrs r3, r0, #15 + c5e: 428b cmp r3, r1 + c60: d301 bcc.n c66 <__udivsi3+0x46> + c62: 03cb lsls r3, r1, #15 + c64: 1ac0 subs r0, r0, r3 + c66: 4152 adcs r2, r2 + c68: 0b83 lsrs r3, r0, #14 + c6a: 428b cmp r3, r1 + c6c: d301 bcc.n c72 <__udivsi3+0x52> + c6e: 038b lsls r3, r1, #14 + c70: 1ac0 subs r0, r0, r3 + c72: 4152 adcs r2, r2 + c74: 0b43 lsrs r3, r0, #13 + c76: 428b cmp r3, r1 + c78: d301 bcc.n c7e <__udivsi3+0x5e> + c7a: 034b lsls r3, r1, #13 + c7c: 1ac0 subs r0, r0, r3 + c7e: 4152 adcs r2, r2 + c80: 0b03 lsrs r3, r0, #12 + c82: 428b cmp r3, r1 + c84: d301 bcc.n c8a <__udivsi3+0x6a> + c86: 030b lsls r3, r1, #12 + c88: 1ac0 subs r0, r0, r3 + c8a: 4152 adcs r2, r2 + c8c: 0ac3 lsrs r3, r0, #11 + c8e: 428b cmp r3, r1 + c90: d301 bcc.n c96 <__udivsi3+0x76> + c92: 02cb lsls r3, r1, #11 + c94: 1ac0 subs r0, r0, r3 + c96: 4152 adcs r2, r2 + c98: 0a83 lsrs r3, r0, #10 + c9a: 428b cmp r3, r1 + c9c: d301 bcc.n ca2 <__udivsi3+0x82> + c9e: 028b lsls r3, r1, #10 + ca0: 1ac0 subs r0, r0, r3 + ca2: 4152 adcs r2, r2 + ca4: 0a43 lsrs r3, r0, #9 + ca6: 428b cmp r3, r1 + ca8: d301 bcc.n cae <__udivsi3+0x8e> + caa: 024b lsls r3, r1, #9 + cac: 1ac0 subs r0, r0, r3 + cae: 4152 adcs r2, r2 + cb0: 0a03 lsrs r3, r0, #8 + cb2: 428b cmp r3, r1 + cb4: d301 bcc.n cba <__udivsi3+0x9a> + cb6: 020b lsls r3, r1, #8 + cb8: 1ac0 subs r0, r0, r3 + cba: 4152 adcs r2, r2 + cbc: d2cd bcs.n c5a <__udivsi3+0x3a> + cbe: 09c3 lsrs r3, r0, #7 + cc0: 428b cmp r3, r1 + cc2: d301 bcc.n cc8 <__udivsi3+0xa8> + cc4: 01cb lsls r3, r1, #7 + cc6: 1ac0 subs r0, r0, r3 + cc8: 4152 adcs r2, r2 + cca: 0983 lsrs r3, r0, #6 + ccc: 428b cmp r3, r1 + cce: d301 bcc.n cd4 <__udivsi3+0xb4> + cd0: 018b lsls r3, r1, #6 + cd2: 1ac0 subs r0, r0, r3 + cd4: 4152 adcs r2, r2 + cd6: 0943 lsrs r3, r0, #5 + cd8: 428b cmp r3, r1 + cda: d301 bcc.n ce0 <__udivsi3+0xc0> + cdc: 014b lsls r3, r1, #5 + cde: 1ac0 subs r0, r0, r3 + ce0: 4152 adcs r2, r2 + ce2: 0903 lsrs r3, r0, #4 + ce4: 428b cmp r3, r1 + ce6: d301 bcc.n cec <__udivsi3+0xcc> + ce8: 010b lsls r3, r1, #4 + cea: 1ac0 subs r0, r0, r3 + cec: 4152 adcs r2, r2 + cee: 08c3 lsrs r3, r0, #3 + cf0: 428b cmp r3, r1 + cf2: d301 bcc.n cf8 <__udivsi3+0xd8> + cf4: 00cb lsls r3, r1, #3 + cf6: 1ac0 subs r0, r0, r3 + cf8: 4152 adcs r2, r2 + cfa: 0883 lsrs r3, r0, #2 + cfc: 428b cmp r3, r1 + cfe: d301 bcc.n d04 <__udivsi3+0xe4> + d00: 008b lsls r3, r1, #2 + d02: 1ac0 subs r0, r0, r3 + d04: 4152 adcs r2, r2 + d06: 0843 lsrs r3, r0, #1 + d08: 428b cmp r3, r1 + d0a: d301 bcc.n d10 <__udivsi3+0xf0> + d0c: 004b lsls r3, r1, #1 + d0e: 1ac0 subs r0, r0, r3 + d10: 4152 adcs r2, r2 + d12: 1a41 subs r1, r0, r1 + d14: d200 bcs.n d18 <__udivsi3+0xf8> + d16: 4601 mov r1, r0 + d18: 4152 adcs r2, r2 + d1a: 4610 mov r0, r2 + d1c: 4770 bx lr + d1e: e7ff b.n d20 <__udivsi3+0x100> + d20: b501 push {r0, lr} + d22: 2000 movs r0, #0 + d24: f000 f806 bl d34 <__aeabi_idiv0> + d28: bd02 pop {r1, pc} + d2a: 46c0 nop ; (mov r8, r8) + +00000d2c <__aeabi_uidivmod>: + d2c: 2900 cmp r1, #0 + d2e: d0f7 beq.n d20 <__udivsi3+0x100> + d30: e776 b.n c20 <__udivsi3> + d32: 4770 bx lr + +00000d34 <__aeabi_idiv0>: + d34: 4770 bx lr + d36: 46c0 nop ; (mov r8, r8) + +00000d38 <__libc_init_array>: + d38: b570 push {r4, r5, r6, lr} + d3a: 2600 movs r6, #0 + d3c: 4d0c ldr r5, [pc, #48] ; (d70 <__libc_init_array+0x38>) + d3e: 4c0d ldr r4, [pc, #52] ; (d74 <__libc_init_array+0x3c>) + d40: 1b64 subs r4, r4, r5 + d42: 10a4 asrs r4, r4, #2 + d44: 42a6 cmp r6, r4 + d46: d109 bne.n d5c <__libc_init_array+0x24> + d48: 2600 movs r6, #0 + d4a: f000 f831 bl db0 <_init> + d4e: 4d0a ldr r5, [pc, #40] ; (d78 <__libc_init_array+0x40>) + d50: 4c0a ldr r4, [pc, #40] ; (d7c <__libc_init_array+0x44>) + d52: 1b64 subs r4, r4, r5 + d54: 10a4 asrs r4, r4, #2 + d56: 42a6 cmp r6, r4 + d58: d105 bne.n d66 <__libc_init_array+0x2e> + d5a: bd70 pop {r4, r5, r6, pc} + d5c: 00b3 lsls r3, r6, #2 + d5e: 58eb ldr r3, [r5, r3] + d60: 4798 blx r3 + d62: 3601 adds r6, #1 + d64: e7ee b.n d44 <__libc_init_array+0xc> + d66: 00b3 lsls r3, r6, #2 + d68: 58eb ldr r3, [r5, r3] + d6a: 4798 blx r3 + d6c: 3601 adds r6, #1 + d6e: e7f2 b.n d56 <__libc_init_array+0x1e> + d70: 00000dbc .word 0x00000dbc + d74: 00000dbc .word 0x00000dbc + d78: 00000dbc .word 0x00000dbc + d7c: 00000dc0 .word 0x00000dc0 + +00000d80 <_tcc_intflag>: + d80: 00000001 00000002 00000004 00000008 ................ + d90: 00001000 00002000 00004000 00008000 ..... ...@...... + da0: 00010000 00020000 00040000 00080000 ................ + +00000db0 <_init>: + db0: b5f8 push {r3, r4, r5, r6, r7, lr} + db2: 46c0 nop ; (mov r8, r8) + db4: bcf8 pop {r3, r4, r5, r6, r7} + db6: bc08 pop {r3} + db8: 469e mov lr, r3 + dba: 4770 bx lr + +00000dbc <__init_array_start>: + dbc: 000000dd .word 0x000000dd + +00000dc0 <_fini>: + dc0: b5f8 push {r3, r4, r5, r6, r7, lr} + dc2: 46c0 nop ; (mov r8, r8) + dc4: bcf8 pop {r3, r4, r5, r6, r7} + dc6: bc08 pop {r3} + dc8: 469e mov lr, r3 + dca: 4770 bx lr + +00000dcc <__fini_array_start>: + dcc: 000000b5 .word 0x000000b5 diff --git a/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/Release/ePenguin-Boaty-Testbed.map b/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/Release/ePenguin-Boaty-Testbed.map new file mode 100644 index 0000000..4120691 --- /dev/null +++ b/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/Release/ePenguin-Boaty-Testbed.map @@ -0,0 +1,1287 @@ +Archive member included to satisfy reference by file (symbol) + +c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/thumb/v6-m\libgcc.a(_thumb1_case_uqi.o) + src/ASF/sam0/drivers/sercom/sercom.o (__gnu_thumb1_case_uqi) +c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/thumb/v6-m\libgcc.a(_udivsi3.o) + src/ASF/common2/services/delay/sam0/systick_counter.o (__aeabi_uidiv) +c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/thumb/v6-m\libgcc.a(_dvmd_tls.o) + c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/thumb/v6-m\libgcc.a(_udivsi3.o) (__aeabi_idiv0) +c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/thumb/v6-m\libgcc.a(_ashldi3.o) + src/ASF/sam0/drivers/sercom/sercom.o (__aeabi_llsl) +c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/thumb/v6-m\libgcc.a(_muldi3.o) + src/ASF/sam0/drivers/sercom/sercom.o (__aeabi_lmul) +c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc_nano.a(lib_a-exit.o) + c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m/crt0.o (exit) +c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc_nano.a(lib_a-impure.o) + c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc_nano.a(lib_a-exit.o) (_global_impure_ptr) +c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc_nano.a(lib_a-init.o) + c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m/crt0.o (__libc_init_array) +c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc_nano.a(lib_a-memcpy-stub.o) + src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc.o (memcpy) +c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc_nano.a(lib_a-memset.o) + c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m/crt0.o (memset) + +Allocating common symbols +Common symbol size file + +_tcc_instances 0xc src/ASF/sam0/drivers/tcc/tcc_callback.o +_sercom_instances 0x18 src/ASF/sam0/drivers/sercom/sercom_interrupt.o +_extint_dev 0x40 src/ASF/sam0/drivers/extint/extint_sam_d_r_h/extint.o +_current_channel 0x1 src/ASF/sam0/drivers/extint/extint_callback.o +_adc_instances 0x4 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc_callback.o + +Discarded input sections + + .text 0x00000000 0x0 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/thumb/v6-m/crti.o + .data 0x00000000 0x0 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/thumb/v6-m/crti.o + .bss 0x00000000 0x0 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/thumb/v6-m/crti.o + .data 0x00000000 0x4 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/thumb/v6-m/crtbegin.o + .text 0x00000000 0x78 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m/crt0.o + .data 0x00000000 0x0 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m/crt0.o + .bss 0x00000000 0x0 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m/crt0.o + .ARM.extab 0x00000000 0x0 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m/crt0.o + .ARM.exidx 0x00000000 0x8 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m/crt0.o + .ARM.attributes + 0x00000000 0x1b c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m/crt0.o + .text 0x00000000 0x0 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc.o + .data 0x00000000 0x0 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc.o + .bss 0x00000000 0x0 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc.o + .text.adc_is_syncing + 0x00000000 0x8 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc.o + .text._adc_configure_ain_pin + 0x00000000 0x40 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc.o + .text.adc_get_config_defaults + 0x00000000 0x42 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc.o + .text.adc_set_window_mode + 0x00000000 0x3c src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc.o + .text.adc_regular_ain_channel + 0x00000000 0x20 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc.o + .text.adc_init + 0x00000000 0x318 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc.o + .rodata 0x00000000 0x50 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc.o + .bss.cpu_irq_critical_section_counter + 0x00000000 0x4 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc.o + .bss.cpu_irq_prev_interrupt_state + 0x00000000 0x1 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc.o + .comment 0x00000000 0x5a src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc.o + .ARM.attributes + 0x00000000 0x32 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc.o + .text 0x00000000 0x0 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc_callback.o + .data 0x00000000 0x0 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc_callback.o + .bss 0x00000000 0x0 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc_callback.o + .text.adc_register_callback + 0x00000000 0x14 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc_callback.o + .text.adc_unregister_callback + 0x00000000 0x14 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc_callback.o + .text.adc_read_buffer_job + 0x00000000 0x34 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc_callback.o + .text.adc_get_job_status + 0x00000000 0xe src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc_callback.o + .text.adc_abort_job + 0x00000000 0x12 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc_callback.o + .bss.cpu_irq_critical_section_counter + 0x00000000 0x4 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc_callback.o + .bss.cpu_irq_prev_interrupt_state + 0x00000000 0x1 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc_callback.o + .text 0x00000000 0x0 src/ASF/sam0/drivers/extint/extint_sam_d_r_h/extint.o + .data 0x00000000 0x0 src/ASF/sam0/drivers/extint/extint_sam_d_r_h/extint.o + .bss 0x00000000 0x0 src/ASF/sam0/drivers/extint/extint_sam_d_r_h/extint.o + .text.extint_nmi_set_config + 0x00000000 0x70 src/ASF/sam0/drivers/extint/extint_sam_d_r_h/extint.o + .text.extint_enable_events + 0x00000000 0x28 src/ASF/sam0/drivers/extint/extint_sam_d_r_h/extint.o + .text.extint_disable_events + 0x00000000 0x28 src/ASF/sam0/drivers/extint/extint_sam_d_r_h/extint.o + .bss.cpu_irq_critical_section_counter + 0x00000000 0x4 src/ASF/sam0/drivers/extint/extint_sam_d_r_h/extint.o + .bss.cpu_irq_prev_interrupt_state + 0x00000000 0x1 src/ASF/sam0/drivers/extint/extint_sam_d_r_h/extint.o + .text 0x00000000 0x0 src/ASF/sam0/drivers/sercom/sercom.o + .data 0x00000000 0x0 src/ASF/sam0/drivers/sercom/sercom.o + .bss 0x00000000 0x0 src/ASF/sam0/drivers/sercom/sercom.o + .text.long_division + 0x00000000 0x6c src/ASF/sam0/drivers/sercom/sercom.o + .text._sercom_get_sync_baud_val + 0x00000000 0x28 src/ASF/sam0/drivers/sercom/sercom.o + .text._sercom_get_async_baud_val + 0x00000000 0x98 src/ASF/sam0/drivers/sercom/sercom.o + .text.sercom_set_gclk_generator + 0x00000000 0x44 src/ASF/sam0/drivers/sercom/sercom.o + .text._sercom_get_default_pad + 0x00000000 0x15c src/ASF/sam0/drivers/sercom/sercom.o + .text._sercom_get_sercom_inst_index + 0x00000000 0x30 src/ASF/sam0/drivers/sercom/sercom.o + .rodata 0x00000000 0x18 src/ASF/sam0/drivers/sercom/sercom.o + .bss._sercom_config + 0x00000000 0x2 src/ASF/sam0/drivers/sercom/sercom.o + .bss.cpu_irq_critical_section_counter + 0x00000000 0x4 src/ASF/sam0/drivers/sercom/sercom.o + .bss.cpu_irq_prev_interrupt_state + 0x00000000 0x1 src/ASF/sam0/drivers/sercom/sercom.o + .comment 0x00000000 0x5a src/ASF/sam0/drivers/sercom/sercom.o + .ARM.attributes + 0x00000000 0x32 src/ASF/sam0/drivers/sercom/sercom.o + .text 0x00000000 0x0 src/drivers/p_adc.o + .data 0x00000000 0x0 src/drivers/p_adc.o + .bss 0x00000000 0x0 src/drivers/p_adc.o + .text.p_adc_init + 0x00000000 0x2 src/drivers/p_adc.o + .bss.cpu_irq_critical_section_counter + 0x00000000 0x4 src/drivers/p_adc.o + .bss.cpu_irq_prev_interrupt_state + 0x00000000 0x1 src/drivers/p_adc.o + .comment 0x00000000 0x5a src/drivers/p_adc.o + .ARM.attributes + 0x00000000 0x32 src/drivers/p_adc.o + .text 0x00000000 0x0 src/ASF/sam0/drivers/tcc/tcc.o + .data 0x00000000 0x0 src/ASF/sam0/drivers/tcc/tcc.o + .bss 0x00000000 0x0 src/ASF/sam0/drivers/tcc/tcc.o + .text._tcc_get_inst_index + 0x00000000 0x30 src/ASF/sam0/drivers/tcc/tcc.o + .text._tcc_set_compare_value.isra.1 + 0x00000000 0x6c src/ASF/sam0/drivers/tcc/tcc.o + .text.tcc_get_config_defaults + 0x00000000 0xf4 src/ASF/sam0/drivers/tcc/tcc.o + .text.tcc_init + 0x00000000 0x33c src/ASF/sam0/drivers/tcc/tcc.o + .text.tcc_enable_events + 0x00000000 0x134 src/ASF/sam0/drivers/tcc/tcc.o + .text.tcc_disable_events + 0x00000000 0x92 src/ASF/sam0/drivers/tcc/tcc.o + .text.tcc_set_count_value + 0x00000000 0x2c src/ASF/sam0/drivers/tcc/tcc.o + .text.tcc_get_count_value + 0x00000000 0x38 src/ASF/sam0/drivers/tcc/tcc.o + .text.tcc_get_capture_value + 0x00000000 0x18 src/ASF/sam0/drivers/tcc/tcc.o + .text.tcc_set_compare_value + 0x00000000 0x14 src/ASF/sam0/drivers/tcc/tcc.o + .text.tcc_set_double_buffer_compare_values + 0x00000000 0x24 src/ASF/sam0/drivers/tcc/tcc.o + .text.tcc_set_top_value + 0x00000000 0x44 src/ASF/sam0/drivers/tcc/tcc.o + .text.tcc_set_double_buffer_top_values + 0x00000000 0x54 src/ASF/sam0/drivers/tcc/tcc.o + .text.tcc_set_pattern + 0x00000000 0x74 src/ASF/sam0/drivers/tcc/tcc.o + .text.tcc_get_status + 0x00000000 0xda src/ASF/sam0/drivers/tcc/tcc.o + .text.tcc_clear_status + 0x00000000 0x78 src/ASF/sam0/drivers/tcc/tcc.o + .text.tcc_enable_circular_buffer_compare + 0x00000000 0x34 src/ASF/sam0/drivers/tcc/tcc.o + .text.tcc_disable_circular_buffer_compare + 0x00000000 0x34 src/ASF/sam0/drivers/tcc/tcc.o + .bss.cpu_irq_critical_section_counter + 0x00000000 0x4 src/ASF/sam0/drivers/tcc/tcc.o + .bss.cpu_irq_prev_interrupt_state + 0x00000000 0x1 src/ASF/sam0/drivers/tcc/tcc.o + .rodata._tcc_apbcmasks + 0x00000000 0xc src/ASF/sam0/drivers/tcc/tcc.o + .rodata._tcc_cc_nums + 0x00000000 0x3 src/ASF/sam0/drivers/tcc/tcc.o + .rodata._tcc_exts + 0x00000000 0x3 src/ASF/sam0/drivers/tcc/tcc.o + .rodata._tcc_gclk_ids + 0x00000000 0x3 src/ASF/sam0/drivers/tcc/tcc.o + .rodata._tcc_maxs + 0x00000000 0xc src/ASF/sam0/drivers/tcc/tcc.o + .rodata._tcc_ow_nums + 0x00000000 0x3 src/ASF/sam0/drivers/tcc/tcc.o + .rodata._tcc_sizes + 0x00000000 0x3 src/ASF/sam0/drivers/tcc/tcc.o + .rodata.tcc_modules + 0x00000000 0xc src/ASF/sam0/drivers/tcc/tcc.o + .comment 0x00000000 0x5a src/ASF/sam0/drivers/tcc/tcc.o + .ARM.attributes + 0x00000000 0x32 src/ASF/sam0/drivers/tcc/tcc.o + .text 0x00000000 0x0 src/ASF/sam0/drivers/tcc/tcc_callback.o + .data 0x00000000 0x0 src/ASF/sam0/drivers/tcc/tcc_callback.o + .bss 0x00000000 0x0 src/ASF/sam0/drivers/tcc/tcc_callback.o + .text.tcc_register_callback + 0x00000000 0x18 src/ASF/sam0/drivers/tcc/tcc_callback.o + .text.tcc_unregister_callback + 0x00000000 0x1c src/ASF/sam0/drivers/tcc/tcc_callback.o + .text.tcc_enable_callback + 0x00000000 0x40 src/ASF/sam0/drivers/tcc/tcc_callback.o + .text.tcc_disable_callback + 0x00000000 0x40 src/ASF/sam0/drivers/tcc/tcc_callback.o + .bss.cpu_irq_critical_section_counter + 0x00000000 0x4 src/ASF/sam0/drivers/tcc/tcc_callback.o + .bss.cpu_irq_prev_interrupt_state + 0x00000000 0x1 src/ASF/sam0/drivers/tcc/tcc_callback.o + .rodata.tcc_interrupt_vectors.12518 + 0x00000000 0x3 src/ASF/sam0/drivers/tcc/tcc_callback.o + .text 0x00000000 0x0 src/drivers/p_io.o + .data 0x00000000 0x0 src/drivers/p_io.o + .bss 0x00000000 0x0 src/drivers/p_io.o + .text.p_io_enable + 0x00000000 0xc src/drivers/p_io.o + .bss.cpu_irq_critical_section_counter + 0x00000000 0x4 src/drivers/p_io.o + .bss.cpu_irq_prev_interrupt_state + 0x00000000 0x1 src/drivers/p_io.o + .text 0x00000000 0x0 src/drivers/p_usart.o + .data 0x00000000 0x0 src/drivers/p_usart.o + .bss 0x00000000 0x0 src/drivers/p_usart.o + .text.p_usart_debug_init + 0x00000000 0x2 src/drivers/p_usart.o + .text.p_usart_debug_rx_cb + 0x00000000 0x2 src/drivers/p_usart.o + .bss.cpu_irq_critical_section_counter + 0x00000000 0x4 src/drivers/p_usart.o + .bss.cpu_irq_prev_interrupt_state + 0x00000000 0x1 src/drivers/p_usart.o + .text 0x00000000 0x0 src/ASF/sam0/drivers/sercom/usart/usart.o + .data 0x00000000 0x0 src/ASF/sam0/drivers/sercom/usart/usart.o + .bss 0x00000000 0x0 src/ASF/sam0/drivers/sercom/usart/usart.o + .text.usart_init + 0x00000000 0x2b8 src/ASF/sam0/drivers/sercom/usart/usart.o + .text.usart_write_wait + 0x00000000 0x22 src/ASF/sam0/drivers/sercom/usart/usart.o + .text.usart_read_wait + 0x00000000 0x68 src/ASF/sam0/drivers/sercom/usart/usart.o + .text.usart_write_buffer_wait + 0x00000000 0x7c src/ASF/sam0/drivers/sercom/usart/usart.o + .text.usart_read_buffer_wait + 0x00000000 0x78 src/ASF/sam0/drivers/sercom/usart/usart.o + .bss.cpu_irq_critical_section_counter + 0x00000000 0x4 src/ASF/sam0/drivers/sercom/usart/usart.o + .bss.cpu_irq_prev_interrupt_state + 0x00000000 0x1 src/ASF/sam0/drivers/sercom/usart/usart.o + .comment 0x00000000 0x5a src/ASF/sam0/drivers/sercom/usart/usart.o + .ARM.attributes + 0x00000000 0x32 src/ASF/sam0/drivers/sercom/usart/usart.o + .text 0x00000000 0x0 src/ASF/sam0/drivers/sercom/usart/usart_interrupt.o + .data 0x00000000 0x0 src/ASF/sam0/drivers/sercom/usart/usart_interrupt.o + .bss 0x00000000 0x0 src/ASF/sam0/drivers/sercom/usart/usart_interrupt.o + .text._usart_write_buffer + 0x00000000 0x40 src/ASF/sam0/drivers/sercom/usart/usart_interrupt.o + .text._usart_read_buffer + 0x00000000 0x50 src/ASF/sam0/drivers/sercom/usart/usart_interrupt.o + .text.usart_register_callback + 0x00000000 0x18 src/ASF/sam0/drivers/sercom/usart/usart_interrupt.o + .text.usart_unregister_callback + 0x00000000 0x18 src/ASF/sam0/drivers/sercom/usart/usart_interrupt.o + .text.usart_write_job + 0x00000000 0x1c src/ASF/sam0/drivers/sercom/usart/usart_interrupt.o + .text.usart_read_job + 0x00000000 0x10 src/ASF/sam0/drivers/sercom/usart/usart_interrupt.o + .text.usart_write_buffer_job + 0x00000000 0x20 src/ASF/sam0/drivers/sercom/usart/usart_interrupt.o + .text.usart_read_buffer_job + 0x00000000 0x20 src/ASF/sam0/drivers/sercom/usart/usart_interrupt.o + .text.usart_abort_job + 0x00000000 0x1e src/ASF/sam0/drivers/sercom/usart/usart_interrupt.o + .text.usart_get_job_status + 0x00000000 0x18 src/ASF/sam0/drivers/sercom/usart/usart_interrupt.o + .text._usart_interrupt_handler + 0x00000000 0x168 src/ASF/sam0/drivers/sercom/usart/usart_interrupt.o + .bss.cpu_irq_critical_section_counter + 0x00000000 0x4 src/ASF/sam0/drivers/sercom/usart/usart_interrupt.o + .bss.cpu_irq_prev_interrupt_state + 0x00000000 0x1 src/ASF/sam0/drivers/sercom/usart/usart_interrupt.o + .comment 0x00000000 0x5a src/ASF/sam0/drivers/sercom/usart/usart_interrupt.o + .ARM.attributes + 0x00000000 0x32 src/ASF/sam0/drivers/sercom/usart/usart_interrupt.o + .text 0x00000000 0x0 src/ASF/sam0/drivers/sercom/sercom_interrupt.o + .data 0x00000000 0x0 src/ASF/sam0/drivers/sercom/sercom_interrupt.o + .bss 0x00000000 0x0 src/ASF/sam0/drivers/sercom/sercom_interrupt.o + .text._sercom_default_handler + 0x00000000 0x2 src/ASF/sam0/drivers/sercom/sercom_interrupt.o + .text._sercom_set_handler + 0x00000000 0x38 src/ASF/sam0/drivers/sercom/sercom_interrupt.o + .text._sercom_get_interrupt_vector + 0x00000000 0x2c src/ASF/sam0/drivers/sercom/sercom_interrupt.o + .bss._handler_table_initialized + 0x00000000 0x1 src/ASF/sam0/drivers/sercom/sercom_interrupt.o + .bss.cpu_irq_critical_section_counter + 0x00000000 0x4 src/ASF/sam0/drivers/sercom/sercom_interrupt.o + .bss.cpu_irq_prev_interrupt_state + 0x00000000 0x1 src/ASF/sam0/drivers/sercom/sercom_interrupt.o + COMMON 0x00000000 0x18 src/ASF/sam0/drivers/sercom/sercom_interrupt.o + .text 0x00000000 0x0 src/ASF/sam0/drivers/extint/extint_callback.o + .data 0x00000000 0x0 src/ASF/sam0/drivers/extint/extint_callback.o + .bss 0x00000000 0x0 src/ASF/sam0/drivers/extint/extint_callback.o + .text.extint_unregister_callback + 0x00000000 0x20 src/ASF/sam0/drivers/extint/extint_callback.o + .text.extint_chan_disable_callback + 0x00000000 0x20 src/ASF/sam0/drivers/extint/extint_callback.o + .text.extint_get_current_channel + 0x00000000 0xc src/ASF/sam0/drivers/extint/extint_callback.o + .bss.cpu_irq_critical_section_counter + 0x00000000 0x4 src/ASF/sam0/drivers/extint/extint_callback.o + .bss.cpu_irq_prev_interrupt_state + 0x00000000 0x1 src/ASF/sam0/drivers/extint/extint_callback.o + .text 0x00000000 0x0 src/ASF/common2/services/delay/sam0/systick_counter.o + .data 0x00000000 0x0 src/ASF/common2/services/delay/sam0/systick_counter.o + .bss 0x00000000 0x0 src/ASF/common2/services/delay/sam0/systick_counter.o + .text.delay_cycles_us + 0x00000000 0x2c src/ASF/common2/services/delay/sam0/systick_counter.o + .text.delay_cycles_ms + 0x00000000 0x2c src/ASF/common2/services/delay/sam0/systick_counter.o + .bss.cpu_irq_critical_section_counter + 0x00000000 0x4 src/ASF/common2/services/delay/sam0/systick_counter.o + .bss.cpu_irq_prev_interrupt_state + 0x00000000 0x1 src/ASF/common2/services/delay/sam0/systick_counter.o + .text 0x00000000 0x0 src/ASF/common/utils/interrupt/interrupt_sam_nvic.o + .data 0x00000000 0x0 src/ASF/common/utils/interrupt/interrupt_sam_nvic.o + .bss 0x00000000 0x0 src/ASF/common/utils/interrupt/interrupt_sam_nvic.o + .text 0x00000000 0x0 src/ASF/sam0/boards/samd21_xplained_pro/board_init.o + .data 0x00000000 0x0 src/ASF/sam0/boards/samd21_xplained_pro/board_init.o + .bss 0x00000000 0x0 src/ASF/sam0/boards/samd21_xplained_pro/board_init.o + .bss.cpu_irq_critical_section_counter + 0x00000000 0x4 src/ASF/sam0/boards/samd21_xplained_pro/board_init.o + .bss.cpu_irq_prev_interrupt_state + 0x00000000 0x1 src/ASF/sam0/boards/samd21_xplained_pro/board_init.o + .text 0x00000000 0x0 src/ASF/sam0/drivers/port/port.o + .data 0x00000000 0x0 src/ASF/sam0/drivers/port/port.o + .bss 0x00000000 0x0 src/ASF/sam0/drivers/port/port.o + .text.port_group_set_config + 0x00000000 0x20 src/ASF/sam0/drivers/port/port.o + .bss.cpu_irq_critical_section_counter + 0x00000000 0x4 src/ASF/sam0/drivers/port/port.o + .bss.cpu_irq_prev_interrupt_state + 0x00000000 0x1 src/ASF/sam0/drivers/port/port.o + .text 0x00000000 0x0 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/clock.o + .data 0x00000000 0x0 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/clock.o + .bss 0x00000000 0x0 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/clock.o + .text.system_clock_source_osc32k_set_config + 0x00000000 0x70 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/clock.o + .text.system_clock_source_xosc_set_config + 0x00000000 0xcc src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/clock.o + .text.system_clock_source_xosc32k_set_config + 0x00000000 0x9c src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/clock.o + .text.system_clock_source_dfll_set_config + 0x00000000 0x7c src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/clock.o + .text.system_clock_source_dpll_set_config + 0x00000000 0xa8 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/clock.o + .text.system_clock_source_write_calibration + 0x00000000 0x84 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/clock.o + .text.system_clock_source_disable + 0x00000000 0x78 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/clock.o + .text.system_clock_source_is_ready + 0x00000000 0x54 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/clock.o + .bss.cpu_irq_critical_section_counter + 0x00000000 0x4 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/clock.o + .bss.cpu_irq_prev_interrupt_state + 0x00000000 0x1 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/clock.o + .text 0x00000000 0x0 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/gclk.o + .data 0x00000000 0x0 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/gclk.o + .bss 0x00000000 0x0 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/gclk.o + .text.system_gclk_gen_disable + 0x00000000 0x4c src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/gclk.o + .text.system_gclk_gen_is_enabled + 0x00000000 0x2c src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/gclk.o + .text.system_gclk_chan_is_enabled + 0x00000000 0x2c src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/gclk.o + .text.system_gclk_chan_lock + 0x00000000 0x30 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/gclk.o + .text.system_gclk_chan_is_locked + 0x00000000 0x2c src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/gclk.o + .bss.cpu_irq_critical_section_counter + 0x00000000 0x4 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/gclk.o + .bss.cpu_irq_prev_interrupt_state + 0x00000000 0x1 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/gclk.o + .text 0x00000000 0x0 src/ASF/sam0/drivers/system/interrupt/system_interrupt.o + .data 0x00000000 0x0 src/ASF/sam0/drivers/system/interrupt/system_interrupt.o + .bss 0x00000000 0x0 src/ASF/sam0/drivers/system/interrupt/system_interrupt.o + .text.system_interrupt_is_pending + 0x00000000 0x30 src/ASF/sam0/drivers/system/interrupt/system_interrupt.o + .text.system_interrupt_set_pending + 0x00000000 0x38 src/ASF/sam0/drivers/system/interrupt/system_interrupt.o + .text.system_interrupt_clear_pending + 0x00000000 0x30 src/ASF/sam0/drivers/system/interrupt/system_interrupt.o + .text.system_interrupt_set_priority + 0x00000000 0x44 src/ASF/sam0/drivers/system/interrupt/system_interrupt.o + .text.system_interrupt_get_priority + 0x00000000 0x34 src/ASF/sam0/drivers/system/interrupt/system_interrupt.o + .bss.cpu_irq_critical_section_counter + 0x00000000 0x4 src/ASF/sam0/drivers/system/interrupt/system_interrupt.o + .bss.cpu_irq_prev_interrupt_state + 0x00000000 0x1 src/ASF/sam0/drivers/system/interrupt/system_interrupt.o + .comment 0x00000000 0x5a src/ASF/sam0/drivers/system/interrupt/system_interrupt.o + .ARM.attributes + 0x00000000 0x32 src/ASF/sam0/drivers/system/interrupt/system_interrupt.o + .text 0x00000000 0x0 src/ASF/sam0/drivers/system/pinmux/pinmux.o + .data 0x00000000 0x0 src/ASF/sam0/drivers/system/pinmux/pinmux.o + .bss 0x00000000 0x0 src/ASF/sam0/drivers/system/pinmux/pinmux.o + .text.system_pinmux_group_set_config + 0x00000000 0x2c src/ASF/sam0/drivers/system/pinmux/pinmux.o + .text.system_pinmux_group_set_input_sample_mode + 0x00000000 0x12 src/ASF/sam0/drivers/system/pinmux/pinmux.o + .text.system_pinmux_group_set_output_strength + 0x00000000 0x2a src/ASF/sam0/drivers/system/pinmux/pinmux.o + .bss.cpu_irq_critical_section_counter + 0x00000000 0x4 src/ASF/sam0/drivers/system/pinmux/pinmux.o + .bss.cpu_irq_prev_interrupt_state + 0x00000000 0x1 src/ASF/sam0/drivers/system/pinmux/pinmux.o + .text 0x00000000 0x0 src/ASF/sam0/drivers/system/system.o + .data 0x00000000 0x0 src/ASF/sam0/drivers/system/system.o + .bss 0x00000000 0x0 src/ASF/sam0/drivers/system/system.o + .bss.cpu_irq_critical_section_counter + 0x00000000 0x4 src/ASF/sam0/drivers/system/system.o + .bss.cpu_irq_prev_interrupt_state + 0x00000000 0x1 src/ASF/sam0/drivers/system/system.o + .text 0x00000000 0x0 src/ASF/sam0/utils/cmsis/samd21/source/gcc/startup_samd21.o + .data 0x00000000 0x0 src/ASF/sam0/utils/cmsis/samd21/source/gcc/startup_samd21.o + .bss 0x00000000 0x0 src/ASF/sam0/utils/cmsis/samd21/source/gcc/startup_samd21.o + .text 0x00000000 0x0 src/ASF/sam0/utils/cmsis/samd21/source/system_samd21.o + .data 0x00000000 0x0 src/ASF/sam0/utils/cmsis/samd21/source/system_samd21.o + .bss 0x00000000 0x0 src/ASF/sam0/utils/cmsis/samd21/source/system_samd21.o + .text.SystemInit + 0x00000000 0x10 src/ASF/sam0/utils/cmsis/samd21/source/system_samd21.o + .text.SystemCoreClockUpdate + 0x00000000 0x10 src/ASF/sam0/utils/cmsis/samd21/source/system_samd21.o + .data.SystemCoreClock + 0x00000000 0x4 src/ASF/sam0/utils/cmsis/samd21/source/system_samd21.o + .comment 0x00000000 0x5a src/ASF/sam0/utils/cmsis/samd21/source/system_samd21.o + .ARM.attributes + 0x00000000 0x32 src/ASF/sam0/utils/cmsis/samd21/source/system_samd21.o + .text 0x00000000 0x0 src/ASF/sam0/utils/syscalls/gcc/syscalls.o + .data 0x00000000 0x0 src/ASF/sam0/utils/syscalls/gcc/syscalls.o + .bss 0x00000000 0x0 src/ASF/sam0/utils/syscalls/gcc/syscalls.o + .text._sbrk 0x00000000 0x20 src/ASF/sam0/utils/syscalls/gcc/syscalls.o + .text.link 0x00000000 0x6 src/ASF/sam0/utils/syscalls/gcc/syscalls.o + .text._close 0x00000000 0x6 src/ASF/sam0/utils/syscalls/gcc/syscalls.o + .text._fstat 0x00000000 0xa src/ASF/sam0/utils/syscalls/gcc/syscalls.o + .text._isatty 0x00000000 0x4 src/ASF/sam0/utils/syscalls/gcc/syscalls.o + .text._lseek 0x00000000 0x4 src/ASF/sam0/utils/syscalls/gcc/syscalls.o + .text._exit 0x00000000 0x4 src/ASF/sam0/utils/syscalls/gcc/syscalls.o + .text._kill 0x00000000 0x2 src/ASF/sam0/utils/syscalls/gcc/syscalls.o + .text._getpid 0x00000000 0x6 src/ASF/sam0/utils/syscalls/gcc/syscalls.o + .bss.heap.5296 + 0x00000000 0x4 src/ASF/sam0/utils/syscalls/gcc/syscalls.o + .comment 0x00000000 0x5a src/ASF/sam0/utils/syscalls/gcc/syscalls.o + .ARM.attributes + 0x00000000 0x32 src/ASF/sam0/utils/syscalls/gcc/syscalls.o + .text 0x00000000 0x0 src/main.o + .data 0x00000000 0x0 src/main.o + .bss 0x00000000 0x0 src/main.o + .bss.cpu_irq_critical_section_counter + 0x00000000 0x4 src/main.o + .bss.cpu_irq_prev_interrupt_state + 0x00000000 0x1 src/main.o + .data 0x00000000 0x0 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/thumb/v6-m\libgcc.a(_thumb1_case_uqi.o) + .bss 0x00000000 0x0 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/thumb/v6-m\libgcc.a(_thumb1_case_uqi.o) + .data 0x00000000 0x0 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/thumb/v6-m\libgcc.a(_udivsi3.o) + .bss 0x00000000 0x0 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/thumb/v6-m\libgcc.a(_udivsi3.o) + .data 0x00000000 0x0 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/thumb/v6-m\libgcc.a(_dvmd_tls.o) + .bss 0x00000000 0x0 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/thumb/v6-m\libgcc.a(_dvmd_tls.o) + .text 0x00000000 0x18 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/thumb/v6-m\libgcc.a(_ashldi3.o) + .data 0x00000000 0x0 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/thumb/v6-m\libgcc.a(_ashldi3.o) + .bss 0x00000000 0x0 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/thumb/v6-m\libgcc.a(_ashldi3.o) + .ARM.attributes + 0x00000000 0x1e c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/thumb/v6-m\libgcc.a(_ashldi3.o) + .text 0x00000000 0x54 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/thumb/v6-m\libgcc.a(_muldi3.o) + .data 0x00000000 0x0 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/thumb/v6-m\libgcc.a(_muldi3.o) + .bss 0x00000000 0x0 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/thumb/v6-m\libgcc.a(_muldi3.o) + .debug_frame 0x00000000 0x34 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/thumb/v6-m\libgcc.a(_muldi3.o) + .ARM.attributes + 0x00000000 0x2c c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/thumb/v6-m\libgcc.a(_muldi3.o) + .text 0x00000000 0x0 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc_nano.a(lib_a-exit.o) + .data 0x00000000 0x0 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc_nano.a(lib_a-exit.o) + .bss 0x00000000 0x0 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc_nano.a(lib_a-exit.o) + .text.exit 0x00000000 0x2c c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc_nano.a(lib_a-exit.o) + .debug_frame 0x00000000 0x28 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc_nano.a(lib_a-exit.o) + .ARM.attributes + 0x00000000 0x2c c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc_nano.a(lib_a-exit.o) + .text 0x00000000 0x0 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc_nano.a(lib_a-impure.o) + .data 0x00000000 0x0 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc_nano.a(lib_a-impure.o) + .bss 0x00000000 0x0 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc_nano.a(lib_a-impure.o) + .data._impure_ptr + 0x00000000 0x4 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc_nano.a(lib_a-impure.o) + .data.impure_data + 0x00000000 0x60 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc_nano.a(lib_a-impure.o) + .rodata._global_impure_ptr + 0x00000000 0x4 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc_nano.a(lib_a-impure.o) + .ARM.attributes + 0x00000000 0x2c c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc_nano.a(lib_a-impure.o) + .text 0x00000000 0x0 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc_nano.a(lib_a-init.o) + .data 0x00000000 0x0 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc_nano.a(lib_a-init.o) + .bss 0x00000000 0x0 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc_nano.a(lib_a-init.o) + .text 0x00000000 0x0 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc_nano.a(lib_a-memcpy-stub.o) + .data 0x00000000 0x0 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc_nano.a(lib_a-memcpy-stub.o) + .bss 0x00000000 0x0 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc_nano.a(lib_a-memcpy-stub.o) + .text.memcpy 0x00000000 0x12 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc_nano.a(lib_a-memcpy-stub.o) + .debug_frame 0x00000000 0x28 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc_nano.a(lib_a-memcpy-stub.o) + .ARM.attributes + 0x00000000 0x2c c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc_nano.a(lib_a-memcpy-stub.o) + .text 0x00000000 0x0 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc_nano.a(lib_a-memset.o) + .data 0x00000000 0x0 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc_nano.a(lib_a-memset.o) + .bss 0x00000000 0x0 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc_nano.a(lib_a-memset.o) + .text.memset 0x00000000 0x10 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc_nano.a(lib_a-memset.o) + .debug_frame 0x00000000 0x20 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc_nano.a(lib_a-memset.o) + .ARM.attributes + 0x00000000 0x2c c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc_nano.a(lib_a-memset.o) + .text 0x00000000 0x0 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/thumb/v6-m/crtend.o + .data 0x00000000 0x0 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/thumb/v6-m/crtend.o + .bss 0x00000000 0x0 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/thumb/v6-m/crtend.o + .eh_frame 0x00000000 0x4 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/thumb/v6-m/crtend.o + .jcr 0x00000000 0x4 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/thumb/v6-m/crtend.o + .ARM.attributes + 0x00000000 0x2c c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/thumb/v6-m/crtend.o + .text 0x00000000 0x0 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/thumb/v6-m/crtn.o + .data 0x00000000 0x0 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/thumb/v6-m/crtn.o + .bss 0x00000000 0x0 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/thumb/v6-m/crtn.o + +Memory Configuration + +Name Origin Length Attributes +rom 0x00000000 0x00040000 xr +ram 0x20000000 0x00008000 xrw +*default* 0x00000000 0xffffffff + +Linker script and memory map + +LOAD c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/thumb/v6-m/crti.o +LOAD c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/thumb/v6-m/crtbegin.o +LOAD c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m/crt0.o +LOAD src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc.o +LOAD src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc_callback.o +LOAD src/ASF/sam0/drivers/extint/extint_sam_d_r_h/extint.o +LOAD src/ASF/sam0/drivers/sercom/sercom.o +LOAD src/drivers/p_adc.o +LOAD src/ASF/sam0/drivers/tcc/tcc.o +LOAD src/ASF/sam0/drivers/tcc/tcc_callback.o +LOAD src/drivers/p_io.o +LOAD src/drivers/p_usart.o +LOAD src/ASF/sam0/drivers/sercom/usart/usart.o +LOAD src/ASF/sam0/drivers/sercom/usart/usart_interrupt.o +LOAD src/ASF/sam0/drivers/sercom/sercom_interrupt.o +LOAD src/ASF/sam0/drivers/extint/extint_callback.o +LOAD src/ASF/common2/services/delay/sam0/systick_counter.o +LOAD src/ASF/common/utils/interrupt/interrupt_sam_nvic.o +LOAD src/ASF/sam0/boards/samd21_xplained_pro/board_init.o +LOAD src/ASF/sam0/drivers/port/port.o +LOAD src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/clock.o +LOAD src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/gclk.o +LOAD src/ASF/sam0/drivers/system/interrupt/system_interrupt.o +LOAD src/ASF/sam0/drivers/system/pinmux/pinmux.o +LOAD src/ASF/sam0/drivers/system/system.o +LOAD src/ASF/sam0/utils/cmsis/samd21/source/gcc/startup_samd21.o +LOAD src/ASF/sam0/utils/cmsis/samd21/source/system_samd21.o +LOAD src/ASF/sam0/utils/syscalls/gcc/syscalls.o +LOAD src/main.o +START GROUP +LOAD ../src/ASF/thirdparty/CMSIS/Lib/GCC\libarm_cortexM0l_math.a +LOAD c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libm.a +END GROUP +START GROUP +LOAD c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/thumb/v6-m\libgcc.a +LOAD c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc_nano.a +END GROUP +START GROUP +LOAD c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/thumb/v6-m\libgcc.a +LOAD c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc_nano.a +END GROUP +LOAD c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/thumb/v6-m/crtend.o +LOAD c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/thumb/v6-m/crtn.o + 0x00002000 STACK_SIZE = DEFINED (STACK_SIZE)?STACK_SIZE:DEFINED (__stack_size__)?__stack_size__:0x2000 + +.text 0x00000000 0xdd0 + 0x00000000 . = ALIGN (0x4) + 0x00000000 _sfixed = . + *(.vectors .vectors.*) + .vectors 0x00000000 0xb4 src/ASF/sam0/utils/cmsis/samd21/source/gcc/startup_samd21.o + 0x00000000 exception_table + *(.text .text.* .gnu.linkonce.t.*) + .text 0x000000b4 0x60 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/thumb/v6-m/crtbegin.o + .text.adc_start_conversion + 0x00000114 0x1e src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc_callback.o + *fill* 0x00000132 0x2 + .text.ADC_Handler + 0x00000134 0xac src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc_callback.o + 0x00000134 ADC_Handler + .text.extint_is_syncing + 0x000001e0 0xc src/ASF/sam0/drivers/extint/extint_sam_d_r_h/extint.o + .text._extint_enable + 0x000001ec 0x20 src/ASF/sam0/drivers/extint/extint_sam_d_r_h/extint.o + .text._system_extint_init + 0x0000020c 0x68 src/ASF/sam0/drivers/extint/extint_sam_d_r_h/extint.o + 0x0000020c _system_extint_init + .text.extint_chan_get_config_defaults + 0x00000274 0x14 src/ASF/sam0/drivers/extint/extint_sam_d_r_h/extint.o + 0x00000274 extint_chan_get_config_defaults + .text.extint_chan_set_config + 0x00000288 0x70 src/ASF/sam0/drivers/extint/extint_sam_d_r_h/extint.o + 0x00000288 extint_chan_set_config + .text._tcc_interrupt_handler + 0x000002f8 0x3c src/ASF/sam0/drivers/tcc/tcc_callback.o + 0x000002f8 _tcc_interrupt_handler + .text.TCC0_Handler + 0x00000334 0x10 src/ASF/sam0/drivers/tcc/tcc_callback.o + 0x00000334 TCC0_Handler + .text.TCC1_Handler + 0x00000344 0x10 src/ASF/sam0/drivers/tcc/tcc_callback.o + 0x00000344 TCC1_Handler + .text.TCC2_Handler + 0x00000354 0x10 src/ASF/sam0/drivers/tcc/tcc_callback.o + 0x00000354 TCC2_Handler + .text.p_stop_btn_cb + 0x00000364 0x2 src/drivers/p_io.o + *fill* 0x00000366 0x2 + .text._p_io_init.constprop.0 + 0x00000368 0x40 src/drivers/p_io.o + .text.p_reverse_btn_cb + 0x000003a8 0x2 src/drivers/p_io.o + .text.p_forward_btn_cb + 0x000003aa 0x2 src/drivers/p_io.o + .text.p_io_init + 0x000003ac 0x48 src/drivers/p_io.o + 0x000003ac p_io_init + .text.p_usart_init + 0x000003f4 0x2 src/drivers/p_usart.o + 0x000003f4 p_usart_init + *fill* 0x000003f6 0x2 + .text.SERCOM0_Handler + 0x000003f8 0x10 src/ASF/sam0/drivers/sercom/sercom_interrupt.o + 0x000003f8 SERCOM0_Handler + .text.SERCOM1_Handler + 0x00000408 0x10 src/ASF/sam0/drivers/sercom/sercom_interrupt.o + 0x00000408 SERCOM1_Handler + .text.SERCOM2_Handler + 0x00000418 0x10 src/ASF/sam0/drivers/sercom/sercom_interrupt.o + 0x00000418 SERCOM2_Handler + .text.SERCOM3_Handler + 0x00000428 0x10 src/ASF/sam0/drivers/sercom/sercom_interrupt.o + 0x00000428 SERCOM3_Handler + .text.SERCOM4_Handler + 0x00000438 0x10 src/ASF/sam0/drivers/sercom/sercom_interrupt.o + 0x00000438 SERCOM4_Handler + .text.SERCOM5_Handler + 0x00000448 0x10 src/ASF/sam0/drivers/sercom/sercom_interrupt.o + 0x00000448 SERCOM5_Handler + .text.extint_register_callback + 0x00000458 0x28 src/ASF/sam0/drivers/extint/extint_callback.o + 0x00000458 extint_register_callback + .text.extint_chan_enable_callback + 0x00000480 0x20 src/ASF/sam0/drivers/extint/extint_callback.o + 0x00000480 extint_chan_enable_callback + .text.EIC_Handler + 0x000004a0 0x40 src/ASF/sam0/drivers/extint/extint_callback.o + 0x000004a0 EIC_Handler + .text.delay_init + 0x000004e0 0x40 src/ASF/common2/services/delay/sam0/systick_counter.o + 0x000004e0 delay_init + .text.cpu_irq_enter_critical + 0x00000520 0x34 src/ASF/common/utils/interrupt/interrupt_sam_nvic.o + 0x00000520 cpu_irq_enter_critical + .text.cpu_irq_leave_critical + 0x00000554 0x30 src/ASF/common/utils/interrupt/interrupt_sam_nvic.o + 0x00000554 cpu_irq_leave_critical + .text.system_board_init + 0x00000584 0x34 src/ASF/sam0/boards/samd21_xplained_pro/board_init.o + 0x00000584 board_init + 0x00000584 system_board_init + .text.port_pin_set_config + 0x000005b8 0x20 src/ASF/sam0/drivers/port/port.o + 0x000005b8 port_pin_set_config + .text._system_dfll_wait_for_sync + 0x000005d8 0x10 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/clock.o + .text.system_clock_source_get_hz + 0x000005e8 0x90 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/clock.o + 0x000005e8 system_clock_source_get_hz + .text.system_clock_source_osc8m_set_config + 0x00000678 0x3c src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/clock.o + 0x00000678 system_clock_source_osc8m_set_config + .text.system_clock_source_enable + 0x000006b4 0x90 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/clock.o + 0x000006b4 system_clock_source_enable + .text.system_clock_init + 0x00000744 0x90 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/clock.o + 0x00000744 system_clock_init + .text.system_gclk_is_syncing + 0x000007d4 0xc src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/gclk.o + .text.system_gclk_init + 0x000007e0 0x20 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/gclk.o + 0x000007e0 system_gclk_init + .text.system_gclk_gen_set_config + 0x00000800 0xa4 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/gclk.o + 0x00000800 system_gclk_gen_set_config + .text.system_gclk_gen_enable + 0x000008a4 0x40 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/gclk.o + 0x000008a4 system_gclk_gen_enable + .text.system_gclk_gen_get_hz + 0x000008e4 0x88 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/gclk.o + 0x000008e4 system_gclk_gen_get_hz + .text.system_gclk_chan_enable + 0x0000096c 0x30 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/gclk.o + 0x0000096c system_gclk_chan_enable + .text.system_gclk_chan_disable + 0x0000099c 0x58 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/gclk.o + 0x0000099c system_gclk_chan_disable + .text.system_gclk_chan_set_config + 0x000009f4 0x1c src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/gclk.o + 0x000009f4 system_gclk_chan_set_config + .text.system_gclk_chan_get_hz + 0x00000a10 0x34 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/gclk.o + 0x00000a10 system_gclk_chan_get_hz + .text._system_pinmux_config + 0x00000a44 0x84 src/ASF/sam0/drivers/system/pinmux/pinmux.o + .text.system_pinmux_pin_set_config + 0x00000ac8 0x2c src/ASF/sam0/drivers/system/pinmux/pinmux.o + 0x00000ac8 system_pinmux_pin_set_config + .text._system_dummy_init + 0x00000af4 0x2 src/ASF/sam0/drivers/system/system.o + 0x00000af4 _system_events_init + 0x00000af4 _system_dummy_init + 0x00000af4 _system_divas_init + *fill* 0x00000af6 0x2 + .text.system_init + 0x00000af8 0x2c src/ASF/sam0/drivers/system/system.o + 0x00000af8 system_init + .text.Dummy_Handler + 0x00000b24 0x2 src/ASF/sam0/utils/cmsis/samd21/source/gcc/startup_samd21.o + 0x00000b24 DMAC_Handler + 0x00000b24 HardFault_Handler + 0x00000b24 AC_Handler + 0x00000b24 SysTick_Handler + 0x00000b24 PendSV_Handler + 0x00000b24 NMI_Handler + 0x00000b24 TC7_Handler + 0x00000b24 RTC_Handler + 0x00000b24 TC6_Handler + 0x00000b24 WDT_Handler + 0x00000b24 TC4_Handler + 0x00000b24 USB_Handler + 0x00000b24 TC3_Handler + 0x00000b24 Dummy_Handler + 0x00000b24 PM_Handler + 0x00000b24 SVC_Handler + 0x00000b24 EVSYS_Handler + 0x00000b24 I2S_Handler + 0x00000b24 NVMCTRL_Handler + 0x00000b24 DAC_Handler + 0x00000b24 PTC_Handler + 0x00000b24 TC5_Handler + 0x00000b24 SYSCTRL_Handler + *fill* 0x00000b26 0x2 + .text.Reset_Handler + 0x00000b28 0xbc src/ASF/sam0/utils/cmsis/samd21/source/gcc/startup_samd21.o + 0x00000b28 Reset_Handler + .text.startup.main + 0x00000be4 0x28 src/main.o + 0x00000be4 main + .text 0x00000c0c 0x14 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/thumb/v6-m\libgcc.a(_thumb1_case_uqi.o) + 0x00000c0c __gnu_thumb1_case_uqi + .text 0x00000c20 0x114 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/thumb/v6-m\libgcc.a(_udivsi3.o) + 0x00000c20 __aeabi_uidiv + 0x00000c20 __udivsi3 + 0x00000d2c __aeabi_uidivmod + .text 0x00000d34 0x4 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/thumb/v6-m\libgcc.a(_dvmd_tls.o) + 0x00000d34 __aeabi_idiv0 + 0x00000d34 __aeabi_ldiv0 + .text.__libc_init_array + 0x00000d38 0x48 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc_nano.a(lib_a-init.o) + 0x00000d38 __libc_init_array + *(.glue_7t) + .glue_7t 0x00000d80 0x0 linker stubs + *(.glue_7) + .glue_7 0x00000d80 0x0 linker stubs + *(.rodata .rodata* .gnu.linkonce.r.*) + .rodata._tcc_intflag + 0x00000d80 0x30 src/ASF/sam0/drivers/tcc/tcc_callback.o + 0x00000d80 _tcc_intflag + *(.ARM.extab* .gnu.linkonce.armextab.*) + 0x00000db0 . = ALIGN (0x4) + *(.init) + .init 0x00000db0 0x4 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/thumb/v6-m/crti.o + 0x00000db0 _init + .init 0x00000db4 0x8 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/thumb/v6-m/crtn.o + 0x00000dbc . = ALIGN (0x4) + 0x00000dbc __preinit_array_start = . + *(.preinit_array) + 0x00000dbc __preinit_array_end = . + 0x00000dbc . = ALIGN (0x4) + 0x00000dbc __init_array_start = . + *(SORT(.init_array.*)) + *(.init_array) + .init_array 0x00000dbc 0x4 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/thumb/v6-m/crtbegin.o + 0x00000dc0 __init_array_end = . + 0x00000dc0 . = ALIGN (0x4) + *crtbegin.o(.ctors) + *(EXCLUDE_FILE(*crtend.o) .ctors) + *(SORT(.ctors.*)) + *crtend.o(.ctors) + 0x00000dc0 . = ALIGN (0x4) + *(.fini) + .fini 0x00000dc0 0x4 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/thumb/v6-m/crti.o + 0x00000dc0 _fini + .fini 0x00000dc4 0x8 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/thumb/v6-m/crtn.o + 0x00000dcc . = ALIGN (0x4) + 0x00000dcc __fini_array_start = . + *(.fini_array) + .fini_array 0x00000dcc 0x4 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/thumb/v6-m/crtbegin.o + *(SORT(.fini_array.*)) + 0x00000dd0 __fini_array_end = . + *crtbegin.o(.dtors) + *(EXCLUDE_FILE(*crtend.o) .dtors) + *(SORT(.dtors.*)) + *crtend.o(.dtors) + 0x00000dd0 . = ALIGN (0x4) + 0x00000dd0 _efixed = . + [!provide] PROVIDE (__exidx_start, .) + +.vfp11_veneer 0x00000dd0 0x0 + .vfp11_veneer 0x00000dd0 0x0 linker stubs + +.v4_bx 0x00000dd0 0x0 + .v4_bx 0x00000dd0 0x0 linker stubs + +.iplt 0x00000dd0 0x0 + .iplt 0x00000dd0 0x0 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/thumb/v6-m/crtbegin.o + +.eh_frame 0x00000dd0 0x0 + .eh_frame 0x00000dd0 0x0 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/thumb/v6-m/crtbegin.o + +.rel.dyn 0x00000dd0 0x0 + .rel.iplt 0x00000dd0 0x0 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/thumb/v6-m/crtbegin.o + +.jcr 0x00000dd0 0x0 + .jcr 0x00000dd0 0x0 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/thumb/v6-m/crtbegin.o + +.igot.plt 0x00000dd0 0x0 + .igot.plt 0x00000dd0 0x0 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/thumb/v6-m/crtbegin.o + +.ARM.exidx + *(.ARM.exidx* .gnu.linkonce.armexidx.*) + [!provide] PROVIDE (__exidx_end, .) + 0x00000dd0 . = ALIGN (0x4) + 0x00000dd0 _etext = . + +.relocate 0x20000000 0xc load address 0x00000dd0 + 0x20000000 . = ALIGN (0x4) + 0x20000000 _srelocate = . + *(.ramfunc .ramfunc.*) + *(.data .data.*) + .data.cycles_per_ms + 0x20000000 0x4 src/ASF/common2/services/delay/sam0/systick_counter.o + .data.cycles_per_us + 0x20000004 0x4 src/ASF/common2/services/delay/sam0/systick_counter.o + .data.g_interrupt_enabled + 0x20000008 0x1 src/ASF/common/utils/interrupt/interrupt_sam_nvic.o + 0x20000008 g_interrupt_enabled + 0x2000000c . = ALIGN (0x4) + *fill* 0x20000009 0x3 + 0x2000000c _erelocate = . + +.bss 0x2000000c 0xa8 load address 0x00000ddc + 0x2000000c . = ALIGN (0x4) + 0x2000000c _sbss = . + 0x2000000c _szero = . + *(.bss .bss.*) + .bss 0x2000000c 0x1c c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/thumb/v6-m/crtbegin.o + .bss._sercom_interrupt_handlers + 0x20000028 0x18 src/ASF/sam0/drivers/sercom/sercom_interrupt.o + .bss.cpu_irq_critical_section_counter + 0x20000040 0x4 src/ASF/common/utils/interrupt/interrupt_sam_nvic.o + .bss.cpu_irq_prev_interrupt_state + 0x20000044 0x1 src/ASF/common/utils/interrupt/interrupt_sam_nvic.o + *fill* 0x20000045 0x3 + .bss._system_clock_inst + 0x20000048 0x18 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/clock.o + *(COMMON) + COMMON 0x20000060 0x4 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc_callback.o + 0x20000060 _adc_instances + COMMON 0x20000064 0x40 src/ASF/sam0/drivers/extint/extint_sam_d_r_h/extint.o + 0x20000064 _extint_dev + COMMON 0x200000a4 0xc src/ASF/sam0/drivers/tcc/tcc_callback.o + 0x200000a4 _tcc_instances + COMMON 0x200000b0 0x1 src/ASF/sam0/drivers/extint/extint_callback.o + 0x200000b0 _current_channel + 0x200000b4 . = ALIGN (0x4) + *fill* 0x200000b1 0x3 + 0x200000b4 _ebss = . + 0x200000b4 _ezero = . + +.stack 0x200000b4 0x2004 load address 0x00000e84 + 0x200000b8 . = ALIGN (0x8) + *fill* 0x200000b4 0x4 + 0x200000b8 _sstack = . + 0x200020b8 . = (. + STACK_SIZE) + *fill* 0x200000b8 0x2000 + 0x200020b8 . = ALIGN (0x8) + 0x200020b8 _estack = . + 0x200020b8 . = ALIGN (0x4) + 0x200020b8 _end = . +OUTPUT(ePenguin-Boaty-Testbed.elf elf32-littlearm) + +.ARM.attributes + 0x00000000 0x28 + .ARM.attributes + 0x00000000 0x1e c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/thumb/v6-m/crti.o + .ARM.attributes + 0x0000001e 0x2c c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/thumb/v6-m/crtbegin.o + .ARM.attributes + 0x0000004a 0x32 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc_callback.o + .ARM.attributes + 0x0000007c 0x32 src/ASF/sam0/drivers/extint/extint_sam_d_r_h/extint.o + .ARM.attributes + 0x000000ae 0x32 src/ASF/sam0/drivers/tcc/tcc_callback.o + .ARM.attributes + 0x000000e0 0x32 src/drivers/p_io.o + .ARM.attributes + 0x00000112 0x32 src/drivers/p_usart.o + .ARM.attributes + 0x00000144 0x32 src/ASF/sam0/drivers/sercom/sercom_interrupt.o + .ARM.attributes + 0x00000176 0x32 src/ASF/sam0/drivers/extint/extint_callback.o + .ARM.attributes + 0x000001a8 0x32 src/ASF/common2/services/delay/sam0/systick_counter.o + .ARM.attributes + 0x000001da 0x32 src/ASF/common/utils/interrupt/interrupt_sam_nvic.o + .ARM.attributes + 0x0000020c 0x32 src/ASF/sam0/boards/samd21_xplained_pro/board_init.o + .ARM.attributes + 0x0000023e 0x32 src/ASF/sam0/drivers/port/port.o + .ARM.attributes + 0x00000270 0x32 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/clock.o + .ARM.attributes + 0x000002a2 0x32 src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/gclk.o + .ARM.attributes + 0x000002d4 0x32 src/ASF/sam0/drivers/system/pinmux/pinmux.o + .ARM.attributes + 0x00000306 0x32 src/ASF/sam0/drivers/system/system.o + .ARM.attributes + 0x00000338 0x32 src/ASF/sam0/utils/cmsis/samd21/source/gcc/startup_samd21.o + .ARM.attributes + 0x0000036a 0x32 src/main.o + .ARM.attributes + 0x0000039c 0x1e c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/thumb/v6-m\libgcc.a(_thumb1_case_uqi.o) + .ARM.attributes + 0x000003ba 0x1e c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/thumb/v6-m\libgcc.a(_udivsi3.o) + .ARM.attributes + 0x000003d8 0x1e c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/thumb/v6-m\libgcc.a(_dvmd_tls.o) + .ARM.attributes + 0x000003f6 0x2c c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc_nano.a(lib_a-init.o) + .ARM.attributes + 0x00000422 0x1e c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/thumb/v6-m/crtn.o + +.comment 0x00000000 0x59 + .comment 0x00000000 0x59 src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc_callback.o + 0x5a (size before relaxing) + .comment 0x00000059 0x5a src/ASF/sam0/drivers/extint/extint_sam_d_r_h/extint.o + .comment 0x00000059 0x5a src/ASF/sam0/drivers/tcc/tcc_callback.o + .comment 0x00000059 0x5a src/drivers/p_io.o + .comment 0x00000059 0x5a src/drivers/p_usart.o + .comment 0x00000059 0x5a src/ASF/sam0/drivers/sercom/sercom_interrupt.o + .comment 0x00000059 0x5a src/ASF/sam0/drivers/extint/extint_callback.o + .comment 0x00000059 0x5a src/ASF/common2/services/delay/sam0/systick_counter.o + .comment 0x00000059 0x5a src/ASF/common/utils/interrupt/interrupt_sam_nvic.o + .comment 0x00000059 0x5a src/ASF/sam0/boards/samd21_xplained_pro/board_init.o + .comment 0x00000059 0x5a src/ASF/sam0/drivers/port/port.o + .comment 0x00000059 0x5a src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/clock.o + .comment 0x00000059 0x5a src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/gclk.o + .comment 0x00000059 0x5a src/ASF/sam0/drivers/system/pinmux/pinmux.o + .comment 0x00000059 0x5a src/ASF/sam0/drivers/system/system.o + .comment 0x00000059 0x5a src/ASF/sam0/utils/cmsis/samd21/source/gcc/startup_samd21.o + .comment 0x00000059 0x5a src/main.o + +.debug_frame 0x00000000 0x4c + .debug_frame 0x00000000 0x20 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/thumb/v6-m\libgcc.a(_udivsi3.o) + .debug_frame 0x00000020 0x2c c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc_nano.a(lib_a-init.o) + +Cross Reference Table + +Symbol File +AC_Handler src/ASF/sam0/utils/cmsis/samd21/source/gcc/startup_samd21.o +ADC_Handler src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc_callback.o +DAC_Handler src/ASF/sam0/utils/cmsis/samd21/source/gcc/startup_samd21.o +DMAC_Handler src/ASF/sam0/utils/cmsis/samd21/source/gcc/startup_samd21.o +Dummy_Handler src/ASF/sam0/utils/cmsis/samd21/source/gcc/startup_samd21.o +EIC_Handler src/ASF/sam0/drivers/extint/extint_callback.o +EVSYS_Handler src/ASF/sam0/utils/cmsis/samd21/source/gcc/startup_samd21.o +HardFault_Handler src/ASF/sam0/utils/cmsis/samd21/source/gcc/startup_samd21.o +I2S_Handler src/ASF/sam0/utils/cmsis/samd21/source/gcc/startup_samd21.o +NMI_Handler src/ASF/sam0/utils/cmsis/samd21/source/gcc/startup_samd21.o +NVMCTRL_Handler src/ASF/sam0/utils/cmsis/samd21/source/gcc/startup_samd21.o +PM_Handler src/ASF/sam0/utils/cmsis/samd21/source/gcc/startup_samd21.o +PTC_Handler src/ASF/sam0/utils/cmsis/samd21/source/gcc/startup_samd21.o +PendSV_Handler src/ASF/sam0/utils/cmsis/samd21/source/gcc/startup_samd21.o +RTC_Handler src/ASF/sam0/utils/cmsis/samd21/source/gcc/startup_samd21.o +Reset_Handler src/ASF/sam0/utils/cmsis/samd21/source/gcc/startup_samd21.o +SERCOM0_Handler src/ASF/sam0/drivers/sercom/sercom_interrupt.o +SERCOM1_Handler src/ASF/sam0/drivers/sercom/sercom_interrupt.o +SERCOM2_Handler src/ASF/sam0/drivers/sercom/sercom_interrupt.o +SERCOM3_Handler src/ASF/sam0/drivers/sercom/sercom_interrupt.o +SERCOM4_Handler src/ASF/sam0/drivers/sercom/sercom_interrupt.o +SERCOM5_Handler src/ASF/sam0/drivers/sercom/sercom_interrupt.o +SVC_Handler src/ASF/sam0/utils/cmsis/samd21/source/gcc/startup_samd21.o +SYSCTRL_Handler src/ASF/sam0/utils/cmsis/samd21/source/gcc/startup_samd21.o +SysTick_Handler src/ASF/sam0/utils/cmsis/samd21/source/gcc/startup_samd21.o +SystemCoreClock src/ASF/sam0/utils/cmsis/samd21/source/system_samd21.o +SystemCoreClockUpdate src/ASF/sam0/utils/cmsis/samd21/source/system_samd21.o +SystemInit src/ASF/sam0/utils/cmsis/samd21/source/system_samd21.o +TC3_Handler src/ASF/sam0/utils/cmsis/samd21/source/gcc/startup_samd21.o +TC4_Handler src/ASF/sam0/utils/cmsis/samd21/source/gcc/startup_samd21.o +TC5_Handler src/ASF/sam0/utils/cmsis/samd21/source/gcc/startup_samd21.o +TC6_Handler src/ASF/sam0/utils/cmsis/samd21/source/gcc/startup_samd21.o +TC7_Handler src/ASF/sam0/utils/cmsis/samd21/source/gcc/startup_samd21.o +TCC0_Handler src/ASF/sam0/drivers/tcc/tcc_callback.o +TCC1_Handler src/ASF/sam0/drivers/tcc/tcc_callback.o +TCC2_Handler src/ASF/sam0/drivers/tcc/tcc_callback.o +USB_Handler src/ASF/sam0/utils/cmsis/samd21/source/gcc/startup_samd21.o +WDT_Handler src/ASF/sam0/utils/cmsis/samd21/source/gcc/startup_samd21.o +_Jv_RegisterClasses c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/thumb/v6-m/crtbegin.o +__aeabi_idiv0 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/thumb/v6-m\libgcc.a(_dvmd_tls.o) + c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/thumb/v6-m\libgcc.a(_udivsi3.o) +__aeabi_ldiv0 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/thumb/v6-m\libgcc.a(_dvmd_tls.o) +__aeabi_llsl c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/thumb/v6-m\libgcc.a(_ashldi3.o) + src/ASF/sam0/drivers/sercom/sercom.o +__aeabi_lmul c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/thumb/v6-m\libgcc.a(_muldi3.o) + src/ASF/sam0/drivers/sercom/sercom.o +__aeabi_uidiv c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/thumb/v6-m\libgcc.a(_udivsi3.o) + src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/gclk.o + src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/clock.o + src/ASF/common2/services/delay/sam0/systick_counter.o +__aeabi_uidivmod c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/thumb/v6-m\libgcc.a(_udivsi3.o) +__ashldi3 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/thumb/v6-m\libgcc.a(_ashldi3.o) +__bss_end__ c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m/crt0.o +__bss_start__ c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m/crt0.o +__call_exitprocs c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc_nano.a(lib_a-exit.o) +__deregister_frame_info c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/thumb/v6-m/crtbegin.o +__dso_handle c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/thumb/v6-m/crtbegin.o +__gnu_thumb1_case_uqi c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/thumb/v6-m\libgcc.a(_thumb1_case_uqi.o) + src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/clock.o + src/ASF/sam0/drivers/tcc/tcc.o + src/ASF/sam0/drivers/sercom/sercom.o +__init_array_end c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc_nano.a(lib_a-init.o) +__init_array_start c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc_nano.a(lib_a-init.o) +__libc_fini_array c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m/crt0.o +__libc_init_array c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc_nano.a(lib_a-init.o) + src/ASF/sam0/utils/cmsis/samd21/source/gcc/startup_samd21.o + c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m/crt0.o +__muldi3 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/thumb/v6-m\libgcc.a(_muldi3.o) +__preinit_array_end c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc_nano.a(lib_a-init.o) +__preinit_array_start c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc_nano.a(lib_a-init.o) +__register_frame_info c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/thumb/v6-m/crtbegin.o +__sf_fake_stderr c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc_nano.a(lib_a-impure.o) +__sf_fake_stdin c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc_nano.a(lib_a-impure.o) +__sf_fake_stdout c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc_nano.a(lib_a-impure.o) +__stack c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m/crt0.o +__udivsi3 c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/thumb/v6-m\libgcc.a(_udivsi3.o) +_adc_instances src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc_callback.o + src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc.o +_close src/ASF/sam0/utils/syscalls/gcc/syscalls.o +_current_channel src/ASF/sam0/drivers/extint/extint_callback.o +_end src/ASF/sam0/utils/syscalls/gcc/syscalls.o +_erelocate src/ASF/sam0/utils/cmsis/samd21/source/gcc/startup_samd21.o +_estack src/ASF/sam0/utils/cmsis/samd21/source/gcc/startup_samd21.o +_etext src/ASF/sam0/utils/cmsis/samd21/source/gcc/startup_samd21.o +_exit src/ASF/sam0/utils/syscalls/gcc/syscalls.o + c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc_nano.a(lib_a-exit.o) +_extint_dev src/ASF/sam0/drivers/extint/extint_sam_d_r_h/extint.o + src/ASF/sam0/drivers/extint/extint_callback.o +_ezero src/ASF/sam0/utils/cmsis/samd21/source/gcc/startup_samd21.o +_fini c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/thumb/v6-m/crti.o +_fstat src/ASF/sam0/utils/syscalls/gcc/syscalls.o +_getpid src/ASF/sam0/utils/syscalls/gcc/syscalls.o +_global_impure_ptr c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc_nano.a(lib_a-impure.o) + c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc_nano.a(lib_a-exit.o) +_impure_ptr c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc_nano.a(lib_a-impure.o) +_init c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/thumb/v6-m/crti.o + c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc_nano.a(lib_a-init.o) +_isatty src/ASF/sam0/utils/syscalls/gcc/syscalls.o +_kill src/ASF/sam0/utils/syscalls/gcc/syscalls.o +_lseek src/ASF/sam0/utils/syscalls/gcc/syscalls.o +_mainCRTStartup c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m/crt0.o +_sbrk src/ASF/sam0/utils/syscalls/gcc/syscalls.o +_sercom_get_async_baud_val src/ASF/sam0/drivers/sercom/sercom.o + src/ASF/sam0/drivers/sercom/usart/usart.o +_sercom_get_default_pad src/ASF/sam0/drivers/sercom/sercom.o + src/ASF/sam0/drivers/sercom/usart/usart.o +_sercom_get_interrupt_vector src/ASF/sam0/drivers/sercom/sercom_interrupt.o +_sercom_get_sercom_inst_index src/ASF/sam0/drivers/sercom/sercom.o + src/ASF/sam0/drivers/sercom/sercom_interrupt.o + src/ASF/sam0/drivers/sercom/usart/usart.o +_sercom_get_sync_baud_val src/ASF/sam0/drivers/sercom/sercom.o + src/ASF/sam0/drivers/sercom/usart/usart.o +_sercom_instances src/ASF/sam0/drivers/sercom/sercom_interrupt.o + src/ASF/sam0/drivers/sercom/usart/usart_interrupt.o + src/ASF/sam0/drivers/sercom/usart/usart.o +_sercom_set_handler src/ASF/sam0/drivers/sercom/sercom_interrupt.o + src/ASF/sam0/drivers/sercom/usart/usart.o +_sfixed src/ASF/sam0/utils/cmsis/samd21/source/gcc/startup_samd21.o +_srelocate src/ASF/sam0/utils/cmsis/samd21/source/gcc/startup_samd21.o +_start c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m/crt0.o +_system_divas_init src/ASF/sam0/drivers/system/system.o +_system_dummy_init src/ASF/sam0/drivers/system/system.o +_system_events_init src/ASF/sam0/drivers/system/system.o +_system_extint_init src/ASF/sam0/drivers/extint/extint_sam_d_r_h/extint.o +_szero src/ASF/sam0/utils/cmsis/samd21/source/gcc/startup_samd21.o +_tcc_apbcmasks src/ASF/sam0/drivers/tcc/tcc.o +_tcc_cc_nums src/ASF/sam0/drivers/tcc/tcc.o +_tcc_exts src/ASF/sam0/drivers/tcc/tcc.o +_tcc_gclk_ids src/ASF/sam0/drivers/tcc/tcc.o +_tcc_get_inst_index src/ASF/sam0/drivers/tcc/tcc.o + src/ASF/sam0/drivers/tcc/tcc_callback.o +_tcc_instances src/ASF/sam0/drivers/tcc/tcc_callback.o + src/ASF/sam0/drivers/tcc/tcc.o +_tcc_interrupt_handler src/ASF/sam0/drivers/tcc/tcc_callback.o +_tcc_intflag src/ASF/sam0/drivers/tcc/tcc_callback.o +_tcc_maxs src/ASF/sam0/drivers/tcc/tcc.o +_tcc_ow_nums src/ASF/sam0/drivers/tcc/tcc.o +_tcc_sizes src/ASF/sam0/drivers/tcc/tcc.o +_usart_interrupt_handler src/ASF/sam0/drivers/sercom/usart/usart_interrupt.o + src/ASF/sam0/drivers/sercom/usart/usart.o +_usart_read_buffer src/ASF/sam0/drivers/sercom/usart/usart_interrupt.o +_usart_write_buffer src/ASF/sam0/drivers/sercom/usart/usart_interrupt.o +adc_abort_job src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc_callback.o +adc_get_config_defaults src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc.o +adc_get_job_status src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc_callback.o +adc_init src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc.o +adc_read_buffer_job src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc_callback.o +adc_register_callback src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc_callback.o +adc_regular_ain_channel src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc.o +adc_set_window_mode src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc.o +adc_unregister_callback src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc_callback.o +atexit c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m/crt0.o +board_init src/ASF/sam0/boards/samd21_xplained_pro/board_init.o +cpu_irq_enter_critical src/ASF/common/utils/interrupt/interrupt_sam_nvic.o + src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/gclk.o + src/ASF/sam0/drivers/sercom/usart/usart_interrupt.o +cpu_irq_leave_critical src/ASF/common/utils/interrupt/interrupt_sam_nvic.o + src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/gclk.o + src/ASF/sam0/drivers/sercom/usart/usart_interrupt.o +delay_cycles_ms src/ASF/common2/services/delay/sam0/systick_counter.o +delay_cycles_us src/ASF/common2/services/delay/sam0/systick_counter.o +delay_init src/ASF/common2/services/delay/sam0/systick_counter.o + src/main.o +exception_table src/ASF/sam0/utils/cmsis/samd21/source/gcc/startup_samd21.o +exit c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc_nano.a(lib_a-exit.o) + c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m/crt0.o +extint_chan_disable_callback src/ASF/sam0/drivers/extint/extint_callback.o +extint_chan_enable_callback src/ASF/sam0/drivers/extint/extint_callback.o + src/drivers/p_io.o +extint_chan_get_config_defaults src/ASF/sam0/drivers/extint/extint_sam_d_r_h/extint.o + src/drivers/p_io.o +extint_chan_set_config src/ASF/sam0/drivers/extint/extint_sam_d_r_h/extint.o + src/drivers/p_io.o +extint_disable_events src/ASF/sam0/drivers/extint/extint_sam_d_r_h/extint.o +extint_enable_events src/ASF/sam0/drivers/extint/extint_sam_d_r_h/extint.o +extint_get_current_channel src/ASF/sam0/drivers/extint/extint_callback.o +extint_nmi_set_config src/ASF/sam0/drivers/extint/extint_sam_d_r_h/extint.o +extint_register_callback src/ASF/sam0/drivers/extint/extint_callback.o + src/drivers/p_io.o +extint_unregister_callback src/ASF/sam0/drivers/extint/extint_callback.o +g_interrupt_enabled src/ASF/common/utils/interrupt/interrupt_sam_nvic.o +hardware_init_hook c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m/crt0.o +link src/ASF/sam0/utils/syscalls/gcc/syscalls.o +main src/main.o + src/ASF/sam0/utils/cmsis/samd21/source/gcc/startup_samd21.o + c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m/crt0.o +memcpy c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc_nano.a(lib_a-memcpy-stub.o) + src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc.o +memset c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m\libc_nano.a(lib_a-memset.o) + c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m/crt0.o +p_adc_init src/drivers/p_adc.o +p_io_enable src/drivers/p_io.o +p_io_init src/drivers/p_io.o + src/main.o +p_usart_debug_init src/drivers/p_usart.o +p_usart_debug_rx_cb src/drivers/p_usart.o +p_usart_init src/drivers/p_usart.o + src/main.o +port_group_set_config src/ASF/sam0/drivers/port/port.o +port_pin_set_config src/ASF/sam0/drivers/port/port.o + src/ASF/sam0/boards/samd21_xplained_pro/board_init.o +sercom_set_gclk_generator src/ASF/sam0/drivers/sercom/sercom.o + src/ASF/sam0/drivers/sercom/usart/usart.o +software_init_hook c:/program files (x86)/atmel/studio/7.0/toolchain/arm/arm-gnu-toolchain/bin/../lib/gcc/arm-none-eabi/6.3.1/../../../../arm-none-eabi/lib/thumb/v6-m/crt0.o +system_board_init src/ASF/sam0/boards/samd21_xplained_pro/board_init.o +system_clock_init src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/clock.o +system_clock_source_dfll_set_config src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/clock.o +system_clock_source_disable src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/clock.o +system_clock_source_dpll_set_config src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/clock.o +system_clock_source_enable src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/clock.o +system_clock_source_get_hz src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/clock.o + src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/gclk.o +system_clock_source_is_ready src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/clock.o +system_clock_source_osc32k_set_config src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/clock.o +system_clock_source_osc8m_set_config src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/clock.o +system_clock_source_write_calibration src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/clock.o +system_clock_source_xosc32k_set_config src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/clock.o +system_clock_source_xosc_set_config src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/clock.o +system_gclk_chan_disable src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/gclk.o + src/ASF/sam0/drivers/extint/extint_sam_d_r_h/extint.o +system_gclk_chan_enable src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/gclk.o + src/ASF/sam0/drivers/sercom/usart/usart.o + src/ASF/sam0/drivers/tcc/tcc.o + src/ASF/sam0/drivers/sercom/sercom.o + src/ASF/sam0/drivers/extint/extint_sam_d_r_h/extint.o + src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc.o +system_gclk_chan_get_hz src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/gclk.o + src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/clock.o + src/ASF/sam0/drivers/sercom/usart/usart.o +system_gclk_chan_is_enabled src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/gclk.o +system_gclk_chan_is_locked src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/gclk.o +system_gclk_chan_lock src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/gclk.o +system_gclk_chan_set_config src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/gclk.o + src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/clock.o + src/ASF/sam0/drivers/sercom/usart/usart.o + src/ASF/sam0/drivers/tcc/tcc.o + src/ASF/sam0/drivers/sercom/sercom.o + src/ASF/sam0/drivers/extint/extint_sam_d_r_h/extint.o + src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc.o +system_gclk_gen_disable src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/gclk.o +system_gclk_gen_enable src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/gclk.o + src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/clock.o +system_gclk_gen_get_hz src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/gclk.o + src/ASF/common2/services/delay/sam0/systick_counter.o +system_gclk_gen_is_enabled src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/gclk.o +system_gclk_gen_set_config src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/gclk.o + src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/clock.o +system_gclk_init src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/gclk.o + src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/clock.o +system_init src/ASF/sam0/drivers/system/system.o + src/main.o +system_interrupt_clear_pending src/ASF/sam0/drivers/system/interrupt/system_interrupt.o +system_interrupt_get_priority src/ASF/sam0/drivers/system/interrupt/system_interrupt.o +system_interrupt_is_pending src/ASF/sam0/drivers/system/interrupt/system_interrupt.o +system_interrupt_set_pending src/ASF/sam0/drivers/system/interrupt/system_interrupt.o +system_interrupt_set_priority src/ASF/sam0/drivers/system/interrupt/system_interrupt.o +system_pinmux_group_set_config src/ASF/sam0/drivers/system/pinmux/pinmux.o + src/ASF/sam0/drivers/port/port.o +system_pinmux_group_set_input_sample_mode src/ASF/sam0/drivers/system/pinmux/pinmux.o +system_pinmux_group_set_output_strength src/ASF/sam0/drivers/system/pinmux/pinmux.o +system_pinmux_pin_set_config src/ASF/sam0/drivers/system/pinmux/pinmux.o + src/ASF/sam0/drivers/port/port.o + src/ASF/sam0/drivers/sercom/usart/usart.o + src/ASF/sam0/drivers/tcc/tcc.o + src/ASF/sam0/drivers/extint/extint_sam_d_r_h/extint.o + src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc.o +tcc_clear_status src/ASF/sam0/drivers/tcc/tcc.o +tcc_disable_callback src/ASF/sam0/drivers/tcc/tcc_callback.o +tcc_disable_circular_buffer_compare src/ASF/sam0/drivers/tcc/tcc.o +tcc_disable_events src/ASF/sam0/drivers/tcc/tcc.o +tcc_enable_callback src/ASF/sam0/drivers/tcc/tcc_callback.o +tcc_enable_circular_buffer_compare src/ASF/sam0/drivers/tcc/tcc.o +tcc_enable_events src/ASF/sam0/drivers/tcc/tcc.o +tcc_get_capture_value src/ASF/sam0/drivers/tcc/tcc.o +tcc_get_config_defaults src/ASF/sam0/drivers/tcc/tcc.o +tcc_get_count_value src/ASF/sam0/drivers/tcc/tcc.o +tcc_get_status src/ASF/sam0/drivers/tcc/tcc.o +tcc_init src/ASF/sam0/drivers/tcc/tcc.o +tcc_modules src/ASF/sam0/drivers/tcc/tcc.o +tcc_register_callback src/ASF/sam0/drivers/tcc/tcc_callback.o +tcc_set_compare_value src/ASF/sam0/drivers/tcc/tcc.o +tcc_set_count_value src/ASF/sam0/drivers/tcc/tcc.o +tcc_set_double_buffer_compare_values src/ASF/sam0/drivers/tcc/tcc.o +tcc_set_double_buffer_top_values src/ASF/sam0/drivers/tcc/tcc.o +tcc_set_pattern src/ASF/sam0/drivers/tcc/tcc.o +tcc_set_top_value src/ASF/sam0/drivers/tcc/tcc.o +tcc_unregister_callback src/ASF/sam0/drivers/tcc/tcc_callback.o +usart_abort_job src/ASF/sam0/drivers/sercom/usart/usart_interrupt.o +usart_get_job_status src/ASF/sam0/drivers/sercom/usart/usart_interrupt.o +usart_init src/ASF/sam0/drivers/sercom/usart/usart.o +usart_read_buffer_job src/ASF/sam0/drivers/sercom/usart/usart_interrupt.o +usart_read_buffer_wait src/ASF/sam0/drivers/sercom/usart/usart.o +usart_read_job src/ASF/sam0/drivers/sercom/usart/usart_interrupt.o +usart_read_wait src/ASF/sam0/drivers/sercom/usart/usart.o +usart_register_callback src/ASF/sam0/drivers/sercom/usart/usart_interrupt.o +usart_unregister_callback src/ASF/sam0/drivers/sercom/usart/usart_interrupt.o +usart_write_buffer_job src/ASF/sam0/drivers/sercom/usart/usart_interrupt.o +usart_write_buffer_wait src/ASF/sam0/drivers/sercom/usart/usart.o +usart_write_job src/ASF/sam0/drivers/sercom/usart/usart_interrupt.o +usart_write_wait src/ASF/sam0/drivers/sercom/usart/usart.o diff --git a/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/Release/ePenguin-Boaty-Testbed.srec b/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/Release/ePenguin-Boaty-Testbed.srec new file mode 100644 index 0000000..3475c8d --- /dev/null +++ b/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/Release/ePenguin-Boaty-Testbed.srec @@ -0,0 +1,224 @@ +S01E00006550656E6775696E2D426F6174792D546573746265642E73726563A7 +S1130000B8200020290B0000250B0000250B000060 +S113001000000000000000000000000000000000DC +S1130020000000000000000000000000250B00009C +S11300300000000000000000250B0000250B00005C +S1130040250B0000250B0000250B0000250B0000EC +S1130050A1040000250B0000250B0000250B000067 +S1130060250B0000F9030000090400001904000036 +S1130070290400003904000049040000350300008D +S11300804503000055030000250B0000250B00006C +S1130090250B0000250B0000250B00003501000096 +S11300A0250B0000250B0000250B0000250B00008C +S11300B00000000010B5064C2378002B07D1054B37 +S11300C0002B02D0044800E000BF0123237010BDC0 +S11300D00C00002000000000D00D0000084B10B5FB +S11300E0002B03D00749084800E000BF0748036815 +S11300F0002B00D110BD064B002BFBD09847F9E72D +S11301000000000010000020D00D0000D00D000001 +S11301100000000003685A7E52B2002AFBDB022270 +S1130120197B0A431A730268537E5BB2002BFBDB14 +S11301307047000070B5284B1C6823681A7EDD7D6B +S113014015400122154228D01A7621684B7E5BB2F5 +S1130150002BFBDB6269931C63614B8B9BB21380A6 +S1130160238B013B9BB22383002B10D101222168F6 +S11301708A75217F052910D12377E37E13420CD0A1 +S1130180A37E134209D02000A368984705E0637F4B +S1130190002B02D02000114B984704231D420BD0A2 +S11301A022681376E27E023B1A4205D0A27E1A42EE +S11301B002D02000E368984702231D420BD0226836 +S11301C01376E27EDB181A4205D0A27E1A4202D0D0 +S11301D023692000984770BD6000002015010000CD +S11301E0014B5878C009704700180040022310B52D +S11301F0044A11780B431370034B98470028FBD132 +S113020010BDC04600180040E1010000402307B5BE +S1130210104A052091690B439361002301A90B70D7 +S11302200D4B98470D4B0520984701230C4A117834 +S11302300B4313700B4B98470028FBD102000A4B69 +S11302401A5004304028FBD11022084B1A60084B86 +S1130250984707BD00040040F50900006D0900003F +S113026000180040E10100006400002000E100E00B +S1130270ED01000000230122036043608372023316 +S113028002724272C3727047F7B50C0000262379DC +S113029001A94E70CE700B70237A05008B70207804 +S11302A0134B984733001F2D00D8124B0721A27A15 +S11302B029408900E67A002A01D0082216430F2734 +S11302C08E408F403100EA0892009A189069B84332 +S11302D001439161617A0122002904D0AA4059693D +S11302E00A435A61F7BDAA40596991435961F9E734 +S11302F0C90A000000180040F8B500250B4B800027 +S1130300C4582368626BDE6AA36B13401E40084B1B +S1130310EF58374205D063195B682000984723687B +S1130320DF620435302DF2D1F8BDC046A4000020B0 +S1130330800D000010B50020014B984710BDC04649 +S1130340F902000010B50120014B984710BDC046CA +S1130350F902000010B50220014B984710BDC046B9 +S1130360F902000070470000F0B5060085B001AC4A +S113037020000A4B0D001700984700230196012620 +S11303806360237221002800054BE672984732000F +S113039029003800034B984705B0F0BD75020000F2 +S11303A08902000059040000704770470A2110B503 +S11303B008000B4C0B4AA0470B210B4A0800A0472E +S11303C00C210A4A0800A047094C01210A20A04731 +S11303D001210B20A04701210C20A04710BDC046DD +S11303E069030000AB030000A903000065030000DB +S11303F0810400007047000010B5024B00201B6808 +S1130400984710BD2800002010B5024B01205B68FE +S1130410984710BD2800002010B5024B02209B68AD +S1130420984710BD2800002010B5024B0320DB685C +S1130430984710BD2800002010B5024B04201B690A +S1130440984710BD2800002010B5024B05205B69B9 +S1130450984710BD2800002010B51723002A06D1A4 +S1130460064B8900CC58002C03D1C8502300180037 +S113047010BD13008442FAD01D23F8E76400002065 +S11304801723002906D11F2806D8163B8340034AA8 +S1130490D3600B0018007047C960FFDE00180040ED +S11304A0002370B501250B4C237023780F2B00D942 +S11304B070BD29009940084A1069084206D01161AC +S11304C0064A9B009B58002B00D0984723780133A1 +S11304D02370EAE7B0000020001800406400002008 +S11304E070B5094B00209847FA21084C8900050093 +S11304F0A047074B074918602800A0470522064B70 +S11305001860064B1A6070BDE5080000210C00005D +S11305100000002040420F000400002010E000E032 +S1130520094B196800290BD1EFF31080074A002802 +S113053005D172B6BFF35F8F0549087001211170B0 +S11305401A6801321A6070474000002044000020FD +S113055008000020084B1A68013A1A601B68002B37 +S113056009D1064B1B78002B05D00122044B1A70CD +S1130570BFF35F8F62B67047400000204400002044 +S113058008000020F7B50125002701AC084E210022 +S11305903E206570A7702570B0478022054BD205B8 +S11305A01A6021000F2027706570B047F7BDC04660 +S11305B0B90500009844004107B5802201AB1A70C8 +S11305C00A785A704A789A708A781900DA70014B5E +S11305D0984707BDC90A000010230249CA681A4295 +S11305E0FCD070470008004070B5082806D800F019 +S11305F00DFB0805053030120B15280000242000DF +S113060070BD164B1C69FAE7154B164C1B6A9B050B +S11306109B0FDC40F3E7114B5C69F0E70F4D0024BE +S11306202B689B07EBD5104B984724222B6813406B +S1130630042B11D120000D4B9847AC68A4B244435D +S1130640DDE70B4B00241B785B07D8D5034BDC6834 +S1130650D5E780242402D2E7064CD0E748000020E6 +S11306600008004000127A00D9050000110A0000B9 +S113067050080040006CDC0270B58478027845783C +S1130680012040260540204080240849AD010B6A22 +S1130690C001B3432B43A343034303200240044854 +S11306A01202034013430B6270BDC04600080040B1 +S11306B0FFFCFFFFF8B5082806D800F0A7FA1405D8 +S11306C0050C0E1A072034001720F8BD0223194A1E +S11306D0116A0B4313620020F7E70223154A91695C +S11306E00B439361F7E70223124A118A0B431382E7 +S11306F0F1E702230F4A918A0B439382EBE702222C +S113070000240D4E0B4D33680C4F13433360AA8401 +S1130710B847B368EB627368AB62AC84B8473368BC +S11307209BB2AB84D7E70223054A11780B431370BD +S1130730D1E7C0460008004048000020D905000069 +S1130740440800407FB5C2221E21194BD2009A6092 +S1130750184A0024536801AD8B43536001232B7066 +S1130760E0B22900144B01349847252CF8D1002419 +S11307706B4601265C709E701C7068460F4B984750 +S11307800F4B062098470F4B98470F4B29001C72BC +S11307905C729C72DC72062320002B700B4B6E6023 +S11307A06C702C726C7298472000094B98477FBD7F +S11307B00008004000400041F509000079060000EF +S11307C0B5060000E1070000000400400108000035 +S11307D0A5080000014B5878C0097047000C004080 +S11307E00823054A91690B4393610123034A13705B +S11307F011781942FCD1704700040040000C0040FD +S1130800F8B50C784B782402060005000443002B4D +S113081002D08023DB021C434B7A002B02D08023BE +S11308201B031C434B68012B12D95D1E1D40022281 +S1130830002D06D01D02802335439B0207E00135BD +S113084052009A42FBD380232D0235435B031C43A1 +S11308500B7A002B02D080239B031C430C4FB84718 +S11308600028FBD10B4B98470B4B1E70B847002850 +S1130870FCD10A4B9D601D00B8470028FCD18022A2 +S11308806B68520213401C436C60054B9847F8BDDB +S1130890D507000021050000080C0040000C0040B2 +S11308A05505000070B50500094CA0470028FBD190 +S11308B0084B9847084B1D70A0470028FCD18023A3 +S11308C0064A5B0251680B435360054B984770BD61 +S11308D0D507000021050000040C0040000C004076 +S11308E055050000F7B50700184EB0470028FBD1A6 +S11308F0174B9847174B1F700193B0470028FCD142 +S1130900154D164B6868C004C00E98470400019B3F +S11309101F706B68DB02DB0F0193114B1F70B04734 +S11309200028FCD1AD680F4B9847019B2D022D0C7C +S1130930002B08D1012D04D9200029000A4B984727 +S113094004002000FEBD0135EC40FAE7D5070000A5 +S113095021050000040C0040000C0040E9050000E3 +S1130960080C004055050000210C000010B50400DF +S1130970064B9847064B074A1C7080235188DB01BD +S11309800B435380044B984710BDC046210500001B +S1130990020C0040000C00405505000010B5040096 +S11309A00E4B98470E4B0F4A1C700F4B0F4C588838 +S11309B059880005114059805988000F21405980F9 +S11309C011008022D2015C881442FCD15A880002B2 +S11309D00A4002435A80064B984710BD2105000087 +S11309E0020C0040FFF0FFFF000C0040FFBFFFFFC0 +S11309F05505000010B50C78034B240204439847B6 +S1130A00024BA4B25C8010BD9D090000000C0040A4 +S1130A1010B50400064B9847064B1C70064B5C88C7 +S1130A20064B2405240F98472000054B984710BD1A +S1130A3021050000020C0040000C00405505000098 +S1130A40E5080000D37830B5002B35D11478802C1C +S1130A5003D0802324065B02234302255478AC434D +S1130A6006D19478002C24D18024A402234341602D +S1130A705478013C012C01D8124C2340A0248DB29F +S1130A80E4052C431C438462D0240D0C24062C431F +S1130A901C438462D478002C0AD15B0303D5937879 +S1130AA0012B0CD181615378013B012B00D881606B +S1130AB030BDC024E402D9E741600023DEE7416190 +S1130AC0F1E7C046FFFFFBFF10B503000A0044092D +S1130AD0C1090020814202D10449E00140181F21CC +S1130AE00B401E399940024B984710BD0044004109 +S1130AF0450A00007047000010B5054B9847054BA8 +S1130B009847054B9847054B9847054B984710BDA8 +S1130B104507000085050000F50A00000D020000ED +S1130B20F50A0000FEE700002148224970B588421A +S1130B3004D00023204CCA18A24232D300211F4BF8 +S1130B401F4A934231D3FF211E4B1F4A8B439360AC +S1130B5002220C25082430261C4B1D485A62C378F7 +S1130B60FC398B431343C370C378AB432343C37033 +S1130B70184B987BB0430600202030439873987B31 +S1130B80A84304439C73987B884302439A7380234D +S1130B90114A51680B435360104B9847104B9847C8 +S1130BA0FEE7C55804331560C5E702C3C9E7C0466C +S1130BB0D00D0000000000200C0000200C000020DC +S1130BC0B40000200000000000ED00E0FC700041D3 +S1130BD0005000410048004100400041390D000030 +S1130BE0E50B000010B5054B9847054B9847054B9E +S1130BF09847054B9847002010BDC046F90A0000ED +S1130C00E1040000F5030000AD03000002B47146E6 +S1130C1049084900095C49008E4402BC7047C0463B +S1130C20002243088B4274D303098B425FD3030A27 +S1130C308B4244D3030B8B4228D3030C8B420DD33A +S1130C40FF22090212BA030C8B4202D312120902C8 +S1130C5065D0030B8B4219D300E0090AC30B8B4206 +S1130C6001D3CB03C01A5241830B8B4201D38B03B4 +S1130C70C01A5241430B8B4201D34B03C01A524159 +S1130C80030B8B4201D30B03C01A5241C30A8B429C +S1130C9001D3CB02C01A5241830A8B4201D38B0287 +S1130CA0C01A5241430A8B4201D34B02C01A52412B +S1130CB0030A8B4201D30B02C01A5241CDD2C3099D +S1130CC08B4201D3CB01C01A524183098B4201D319 +S1130CD08B01C01A524143098B4201D34B01C01A04 +S1130CE0524103098B4201D30B01C01A5241C3087C +S1130CF08B4201D3CB00C01A524183088B4201D3EB +S1130D008B00C01A524143088B4201D34B00C01AD6 +S1130D105241411A00D20146524110467047FFE742 +S1130D2001B5002000F006F802BDC0460029F7D046 +S1130D3076E770477047C04670B500260C4D0D4CE1 +S1130D40641BA410A64209D1002600F031F80A4D14 +S1130D500A4C641BA410A64205D170BDB300EB5825 +S1130D6098470136EEE7B300EB5898470136F2E7AF +S1130D70BC0D0000BC0D0000BC0D0000C00D000047 +S1130D800100000002000000040000000800000050 +S1130D90001000000020000000400000008000005F +S1130DA00000010000000200000004000000080030 +S1130DB0F8B5C046F8BC08BC9E467047DD0000008C +S1130DC0F8B5C046F8BC08BC9E467047B5000000A4 +S10F0DD0401F00000800000001000000AB +S9030B29C8 diff --git a/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/Release/makedep.mk b/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/Release/makedep.mk new file mode 100644 index 0000000..bf410d0 --- /dev/null +++ b/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/Release/makedep.mk @@ -0,0 +1,56 @@ +################################################################################ +# Automatically-generated file. Do not edit or delete the file +################################################################################ + +src\ASF\sam0\drivers\adc\adc_sam_d_r_h\adc.c + +src\ASF\sam0\drivers\adc\adc_sam_d_r_h\adc_callback.c + +src\ASF\sam0\drivers\extint\extint_sam_d_r_h\extint.c + +src\ASF\sam0\drivers\sercom\sercom.c + +src\drivers\p_adc.c + +src\ASF\sam0\drivers\tcc\tcc.c + +src\ASF\sam0\drivers\tcc\tcc_callback.c + +src\drivers\p_io.c + +src\drivers\p_usart.c + +src\ASF\sam0\drivers\sercom\usart\usart.c + +src\ASF\sam0\drivers\sercom\usart\usart_interrupt.c + +src\ASF\sam0\drivers\sercom\sercom_interrupt.c + +src\ASF\sam0\drivers\extint\extint_callback.c + +src\ASF\common2\services\delay\sam0\systick_counter.c + +src\ASF\common\utils\interrupt\interrupt_sam_nvic.c + +src\ASF\sam0\boards\samd21_xplained_pro\board_init.c + +src\ASF\sam0\drivers\port\port.c + +src\ASF\sam0\drivers\system\clock\clock_samd21_r21_da_ha1\clock.c + +src\ASF\sam0\drivers\system\clock\clock_samd21_r21_da_ha1\gclk.c + +src\ASF\sam0\drivers\system\interrupt\system_interrupt.c + +src\ASF\sam0\drivers\system\pinmux\pinmux.c + +src\ASF\sam0\drivers\system\system.c + +src\ASF\sam0\utils\cmsis\samd21\source\gcc\startup_samd21.c + +src\ASF\sam0\utils\cmsis\samd21\source\system_samd21.c + +src\ASF\sam0\utils\syscalls\gcc\syscalls.c + +src\main.c + diff --git a/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/ePenguin-Boaty-Testbed.componentinfo.xml b/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/ePenguin-Boaty-Testbed.componentinfo.xml new file mode 100644 index 0000000..e275755 --- /dev/null +++ b/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/ePenguin-Boaty-Testbed.componentinfo.xml @@ -0,0 +1,4 @@ + + + + \ No newline at end of file diff --git a/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/ePenguin-Boaty-Testbed.cproj b/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/ePenguin-Boaty-Testbed.cproj new file mode 100644 index 0000000..0124ad9 --- /dev/null +++ b/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/ePenguin-Boaty-Testbed.cproj @@ -0,0 +1,1394 @@ + + + + 2.0 + 7.0 + com.Atmel.ARMGCC.C + dce6c7e3-ee26-4d79-826b-08594b9ad897 + ATSAMD21J18A + samd21 + Executable + C + $(MSBuildProjectName) + .elf + $(MSBuildProjectDirectory)\$(Configuration) + ePenguin-Boaty-Testbed + ePenguin-Boaty-Testbed + ePenguin-Boaty-Testbed + Native + true + false + true + true + 0x20000000 + + true + exception_table + 2 + 0 + 0 + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + com.atmel.avrdbg.tool.edbg + ATML2130021800025113 + 0x10010300 + SWD + + + + 2000000 + + SWD + + com.atmel.avrdbg.tool.edbg + ATML2130021800025113 + EDBG + + 2000000 + + + + + True + True + True + True + True + + + NDEBUG + BOARD=SAMD21_XPLAINED_PRO + __SAMD21J18A__ + ARM_MATH_CM0PLUS=true + SYSTICK_MODE + ADC_CALLBACK_MODE=true + EXTINT_CALLBACK_MODE=true + USART_CALLBACK_MODE=true + TCC_ASYNC=true + + + + + ../src/ASF/common/boards + ../src/ASF/sam0/utils + ../src/ASF/sam0/utils/header_files + ../src/ASF/sam0/utils/preprocessor + ../src/ASF/thirdparty/CMSIS/Include + ../src/ASF/thirdparty/CMSIS/Lib/GCC + ../src/ASF/common/utils + ../src/ASF/sam0/utils/cmsis/samd21/include + ../src/ASF/sam0/utils/cmsis/samd21/source + ../src/ASF/sam0/drivers/port + ../src/ASF/sam0/drivers/system/pinmux + ../src/ASF/sam0/drivers/system + ../src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1 + ../src/ASF/sam0/drivers/system/clock + ../src/ASF/sam0/drivers/system/interrupt + ../src/ASF/sam0/drivers/system/interrupt/system_interrupt_samd21 + ../src/ASF/sam0/drivers/system/power + ../src/ASF/sam0/drivers/system/power/power_sam_d_r_h + ../src/ASF/sam0/drivers/system/reset + ../src/ASF/sam0/drivers/system/reset/reset_sam_d_r_h + ../src/ASF/sam0/boards/samd21_xplained_pro + ../src/ASF/sam0/boards + ../src + ../src/config + ../src/ASF/common2/services/delay + ../src/ASF/common2/services/delay/sam0 + ../src/ASF/sam0/drivers/adc + ../src/ASF/sam0/drivers/adc/adc_sam_d_r_h + ../src/ASF/sam0/drivers/extint + ../src/ASF/sam0/drivers/extint/extint_sam_d_r_h + ../src/ASF/sam0/drivers/sercom + ../src/ASF/sam0/drivers/sercom/usart + ../src/ASF/sam0/drivers/tcc + ../src/drivers + ../src/devices + + + Optimize for size (-Os) + -fdata-sections + True + True + -pipe -fno-strict-aliasing -Wall -Wstrict-prototypes -Wmissing-prototypes -Werror-implicit-function-declaration -Wpointer-arith -std=gnu99 -ffunction-sections -fdata-sections -Wchar-subscripts -Wcomment -Wformat=2 -Wimplicit-int -Wmain -Wparentheses -Wsequence-point -Wreturn-type -Wswitch -Wtrigraphs -Wunused -Wuninitialized -Wunknown-pragmas -Wfloat-equal -Wundef -Wshadow -Wbad-function-cast -Wwrite-strings -Wsign-compare -Waggregate-return -Wmissing-declarations -Wformat -Wmissing-format-attribute -Wno-deprecated-declarations -Wpacked -Wredundant-decls -Wnested-externs -Wlong-long -Wunreachable-code -Wcast-align --param max-inline-insns-single=500 + True + + + libarm_cortexM0l_math + libm + + + + + ../src/ASF/thirdparty/CMSIS/Lib/GCC + + + True + + -Wl,--entry=Reset_Handler -Wl,--cref -mthumb -T../src/ASF/sam0/utils/linker_scripts/samd21/gcc/samd21j18a_flash.ld + + + ../src/ASF/common/boards + ../src/ASF/sam0/utils + ../src/ASF/sam0/utils/header_files + ../src/ASF/sam0/utils/preprocessor + ../src/ASF/thirdparty/CMSIS/Include + ../src/ASF/thirdparty/CMSIS/Lib/GCC + ../src/ASF/common/utils + ../src/ASF/sam0/utils/cmsis/samd21/include + ../src/ASF/sam0/utils/cmsis/samd21/source + ../src/ASF/sam0/drivers/port + ../src/ASF/sam0/drivers/system/pinmux + ../src/ASF/sam0/drivers/system + ../src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1 + ../src/ASF/sam0/drivers/system/clock + ../src/ASF/sam0/drivers/system/interrupt + ../src/ASF/sam0/drivers/system/interrupt/system_interrupt_samd21 + ../src/ASF/sam0/drivers/system/power + ../src/ASF/sam0/drivers/system/power/power_sam_d_r_h + ../src/ASF/sam0/drivers/system/reset + ../src/ASF/sam0/drivers/system/reset/reset_sam_d_r_h + ../src/ASF/sam0/boards/samd21_xplained_pro + ../src/ASF/sam0/boards + ../src + ../src/config + ../src/ASF/common2/services/delay + ../src/ASF/common2/services/delay/sam0 + ../src/ASF/sam0/drivers/adc + ../src/ASF/sam0/drivers/adc/adc_sam_d_r_h + ../src/ASF/sam0/drivers/extint + ../src/ASF/sam0/drivers/extint/extint_sam_d_r_h + ../src/ASF/sam0/drivers/sercom + ../src/ASF/sam0/drivers/sercom/usart + ../src/ASF/sam0/drivers/tcc + + + -DARM_MATH_CM0PLUS=true -DBOARD=SAMD21_XPLAINED_PRO -D__SAMD21J18A__ -DSYSTICK_MODE -DADC_CALLBACK_MODE=true -DEXTINT_CALLBACK_MODE=true -DUSART_CALLBACK_MODE=true -DTCC_ASYNC=true + + + ../src/ASF/common/boards + ../src/ASF/sam0/utils + ../src/ASF/sam0/utils/header_files + ../src/ASF/sam0/utils/preprocessor + ../src/ASF/thirdparty/CMSIS/Include + ../src/ASF/thirdparty/CMSIS/Lib/GCC + ../src/ASF/common/utils + ../src/ASF/sam0/utils/cmsis/samd21/include + ../src/ASF/sam0/utils/cmsis/samd21/source + ../src/ASF/sam0/drivers/port + ../src/ASF/sam0/drivers/system/pinmux + ../src/ASF/sam0/drivers/system + ../src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1 + ../src/ASF/sam0/drivers/system/clock + ../src/ASF/sam0/drivers/system/interrupt + ../src/ASF/sam0/drivers/system/interrupt/system_interrupt_samd21 + ../src/ASF/sam0/drivers/system/power + ../src/ASF/sam0/drivers/system/power/power_sam_d_r_h + ../src/ASF/sam0/drivers/system/reset + ../src/ASF/sam0/drivers/system/reset/reset_sam_d_r_h + ../src/ASF/sam0/boards/samd21_xplained_pro + ../src/ASF/sam0/boards + ../src + ../src/config + ../src/ASF/common2/services/delay + ../src/ASF/common2/services/delay/sam0 + ../src/ASF/sam0/drivers/adc + ../src/ASF/sam0/drivers/adc/adc_sam_d_r_h + ../src/ASF/sam0/drivers/extint + ../src/ASF/sam0/drivers/extint/extint_sam_d_r_h + ../src/ASF/sam0/drivers/sercom + ../src/ASF/sam0/drivers/sercom/usart + ../src/ASF/sam0/drivers/tcc + + + + + + + + + True + True + True + True + True + + + DEBUG + BOARD=SAMD21_XPLAINED_PRO + __SAMD21J18A__ + ARM_MATH_CM0PLUS=true + SYSTICK_MODE + ADC_CALLBACK_MODE=true + EXTINT_CALLBACK_MODE=true + USART_CALLBACK_MODE=true + TCC_ASYNC=true + + + + + ../src/ASF/common/boards + ../src/ASF/sam0/utils + ../src/ASF/sam0/utils/header_files + ../src/ASF/sam0/utils/preprocessor + ../src/ASF/thirdparty/CMSIS/Include + ../src/ASF/thirdparty/CMSIS/Lib/GCC + ../src/ASF/common/utils + ../src/ASF/sam0/utils/cmsis/samd21/include + ../src/ASF/sam0/utils/cmsis/samd21/source + ../src/ASF/sam0/drivers/port + ../src/ASF/sam0/drivers/system/pinmux + ../src/ASF/sam0/drivers/system + ../src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1 + ../src/ASF/sam0/drivers/system/clock + ../src/ASF/sam0/drivers/system/interrupt + ../src/ASF/sam0/drivers/system/interrupt/system_interrupt_samd21 + ../src/ASF/sam0/drivers/system/power + ../src/ASF/sam0/drivers/system/power/power_sam_d_r_h + ../src/ASF/sam0/drivers/system/reset + ../src/ASF/sam0/drivers/system/reset/reset_sam_d_r_h + ../src/ASF/sam0/boards/samd21_xplained_pro + ../src/ASF/sam0/boards + ../src + ../src/config + ../src/ASF/common2/services/delay + ../src/ASF/common2/services/delay/sam0 + ../src/ASF/sam0/drivers/adc + ../src/ASF/sam0/drivers/adc/adc_sam_d_r_h + ../src/ASF/sam0/drivers/extint + ../src/ASF/sam0/drivers/extint/extint_sam_d_r_h + ../src/ASF/sam0/drivers/sercom + ../src/ASF/sam0/drivers/sercom/usart + ../src/ASF/sam0/drivers/tcc + ../src/devices + ../src/drivers + + + Optimize (-O1) + -fdata-sections + True + Maximum (-g3) + True + -pipe -fno-strict-aliasing -Wall -Wstrict-prototypes -Wmissing-prototypes -Werror-implicit-function-declaration -Wpointer-arith -std=gnu99 -ffunction-sections -fdata-sections -Wchar-subscripts -Wcomment -Wformat=2 -Wimplicit-int -Wmain -Wparentheses -Wsequence-point -Wreturn-type -Wswitch -Wtrigraphs -Wunused -Wuninitialized -Wunknown-pragmas -Wfloat-equal -Wundef -Wshadow -Wbad-function-cast -Wwrite-strings -Wsign-compare -Waggregate-return -Wmissing-declarations -Wformat -Wmissing-format-attribute -Wno-deprecated-declarations -Wpacked -Wredundant-decls -Wnested-externs -Wlong-long -Wunreachable-code -Wcast-align --param max-inline-insns-single=500 + + + libarm_cortexM0l_math + libm + + + + + ../src/ASF/thirdparty/CMSIS/Lib/GCC + + + True + + -Wl,--entry=Reset_Handler -Wl,--cref -mthumb -T../src/ASF/sam0/utils/linker_scripts/samd21/gcc/samd21j18a_flash.ld + + + ../src/ASF/common/boards + ../src/ASF/sam0/utils + ../src/ASF/sam0/utils/header_files + ../src/ASF/sam0/utils/preprocessor + ../src/ASF/thirdparty/CMSIS/Include + ../src/ASF/thirdparty/CMSIS/Lib/GCC + ../src/ASF/common/utils + ../src/ASF/sam0/utils/cmsis/samd21/include + ../src/ASF/sam0/utils/cmsis/samd21/source + ../src/ASF/sam0/drivers/port + ../src/ASF/sam0/drivers/system/pinmux + ../src/ASF/sam0/drivers/system + ../src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1 + ../src/ASF/sam0/drivers/system/clock + ../src/ASF/sam0/drivers/system/interrupt + ../src/ASF/sam0/drivers/system/interrupt/system_interrupt_samd21 + ../src/ASF/sam0/drivers/system/power + ../src/ASF/sam0/drivers/system/power/power_sam_d_r_h + ../src/ASF/sam0/drivers/system/reset + ../src/ASF/sam0/drivers/system/reset/reset_sam_d_r_h + ../src/ASF/sam0/boards/samd21_xplained_pro + ../src/ASF/sam0/boards + ../src + ../src/config + ../src/ASF/common2/services/delay + ../src/ASF/common2/services/delay/sam0 + ../src/ASF/sam0/drivers/adc + ../src/ASF/sam0/drivers/adc/adc_sam_d_r_h + ../src/ASF/sam0/drivers/extint + ../src/ASF/sam0/drivers/extint/extint_sam_d_r_h + ../src/ASF/sam0/drivers/sercom + ../src/ASF/sam0/drivers/sercom/usart + ../src/ASF/sam0/drivers/tcc + + + Default (-g) + -DARM_MATH_CM0PLUS=true -DBOARD=SAMD21_XPLAINED_PRO -D__SAMD21J18A__ -DSYSTICK_MODE -DADC_CALLBACK_MODE=true -DEXTINT_CALLBACK_MODE=true -DUSART_CALLBACK_MODE=true -DTCC_ASYNC=true + + + ../src/ASF/common/boards + ../src/ASF/sam0/utils + ../src/ASF/sam0/utils/header_files + ../src/ASF/sam0/utils/preprocessor + ../src/ASF/thirdparty/CMSIS/Include + ../src/ASF/thirdparty/CMSIS/Lib/GCC + ../src/ASF/common/utils + ../src/ASF/sam0/utils/cmsis/samd21/include + ../src/ASF/sam0/utils/cmsis/samd21/source + ../src/ASF/sam0/drivers/port + ../src/ASF/sam0/drivers/system/pinmux + ../src/ASF/sam0/drivers/system + ../src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1 + ../src/ASF/sam0/drivers/system/clock + ../src/ASF/sam0/drivers/system/interrupt + ../src/ASF/sam0/drivers/system/interrupt/system_interrupt_samd21 + ../src/ASF/sam0/drivers/system/power + ../src/ASF/sam0/drivers/system/power/power_sam_d_r_h + ../src/ASF/sam0/drivers/system/reset + ../src/ASF/sam0/drivers/system/reset/reset_sam_d_r_h + ../src/ASF/sam0/boards/samd21_xplained_pro + ../src/ASF/sam0/boards + ../src + ../src/config + ../src/ASF/common2/services/delay + ../src/ASF/common2/services/delay/sam0 + ../src/ASF/sam0/drivers/adc + ../src/ASF/sam0/drivers/adc/adc_sam_d_r_h + ../src/ASF/sam0/drivers/extint + ../src/ASF/sam0/drivers/extint/extint_sam_d_r_h + ../src/ASF/sam0/drivers/sercom + ../src/ASF/sam0/drivers/sercom/usart + ../src/ASF/sam0/drivers/tcc + + + Default (-Wa,-g) + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + compile + + + compile + + + compile + + + compile + + + compile + + + compile + + + compile + + + compile + + + compile + + + compile + + + compile + + + compile + + + compile + + + compile + + + compile + + + compile + + + compile + + + compile + + + compile + + + compile + + + compile + + + compile + + + compile + + + compile + + + compile + + + compile + + + compile + + + compile + + + compile + + + compile + + + compile + + + compile + + + compile + + + compile + + + compile + + + compile + + + compile + + + compile + + + compile + + + compile + + + compile + + + compile + + + compile + + + compile + + + compile + + + compile + + + compile + + + compile + + + compile + + + compile + + + compile + + + compile + + + compile + + + compile + + + compile + + + compile + + + compile + + + compile + + + compile + + + compile + + + compile + + + compile + + + compile + + + compile + + + compile + + + compile + + + compile + + + compile + + + compile + + + compile + + + compile + + + compile + + + compile + + + compile + + + compile + + + compile + + + compile + + + compile + + + compile + + + compile + + + compile + + + compile + + + compile + + + compile + + + compile + + + compile + + + compile + + + compile + + + compile + + + compile + + + compile + + + compile + + + compile + + + compile + + + compile + + + compile + + + compile + + + compile + + + compile + + + compile + + + compile + + + compile + + + compile + + + compile + + + compile + + + compile + + + compile + + + compile + + + compile + + + compile + + + compile + + + compile + + + compile + + + compile + + + compile + + + compile + + + compile + + + compile + + + compile + + + compile + + + compile + + + compile + + + compile + + + compile + + + compile + + + compile + + + compile + + + compile + + + compile + + + compile + + + compile + + + compile + + + compile + + + compile + + + compile + + + compile + + + compile + + + compile + + + compile + + + compile + + + compile + + + compile + + + compile + + + compile + + + compile + + + compile + + + compile + + + compile + + + compile + + + compile + + + compile + + + compile + + + compile + + + compile + + + compile + + + compile + + + compile + + + compile + + + compile + + + compile + + + compile + + + compile + + + compile + + + compile + + + compile + + + compile + + + compile + + + compile + + + compile + + + compile + + + compile + + + compile + + + compile + + + compile + + + compile + + + compile + + + compile + + + compile + + + compile + + + compile + + + compile + + + compile + + + compile + + + compile + + + compile + + + compile + + + compile + + + compile + + + compile + + + compile + + + compile + + + compile + + + compile + + + compile + + + compile + + + compile + + + compile + + + compile + + + compile + + + compile + + + compile + + + compile + + + compile + + + compile + + + compile + + + compile + + + compile + + + compile + + + compile + + + compile + + + compile + + + compile + + + compile + + + compile + + + compile + + + compile + + + compile + + + compile + + + compile + + + compile + + + compile + + + compile + + + compile + + + compile + + + compile + + + compile + + + compile + + + compile + + + compile + + + compile + + + compile + + + compile + + + compile + + + compile + + + + \ No newline at end of file diff --git a/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/common/boards/board.h b/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/common/boards/board.h new file mode 100644 index 0000000..54680c7 --- /dev/null +++ b/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/common/boards/board.h @@ -0,0 +1,450 @@ +/** + * \file + * + * \brief Standard board header file. + * + * This file includes the appropriate board header file according to the + * defined board (parameter BOARD). + * + * Copyright (c) 2009-2018 Microchip Technology Inc. and its subsidiaries. + * + * \asf_license_start + * + * \page License + * + * Subject to your compliance with these terms, you may use Microchip + * software and any derivatives exclusively with Microchip products. + * It is your responsibility to comply with third party license terms applicable + * to your use of third party software (including open source software) that + * may accompany Microchip software. + * + * THIS SOFTWARE IS SUPPLIED BY MICROCHIP "AS IS". NO WARRANTIES, + * WHETHER EXPRESS, IMPLIED OR STATUTORY, APPLY TO THIS SOFTWARE, + * INCLUDING ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, + * AND FITNESS FOR A PARTICULAR PURPOSE. IN NO EVENT WILL MICROCHIP BE + * LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL OR CONSEQUENTIAL + * LOSS, DAMAGE, COST OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE + * SOFTWARE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE + * POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT + * ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY + * RELATED TO THIS SOFTWARE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, + * THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THIS SOFTWARE. + * + * \asf_license_stop + * + */ +/* + * Support and FAQ: visit Microchip Support + */ + +#ifndef _BOARD_H_ +#define _BOARD_H_ + +/** + * \defgroup group_common_boards Generic board support + * + * The generic board support module includes board-specific definitions + * and function prototypes, such as the board initialization function. + * + * \{ + */ + +#include "compiler.h" + +#ifdef __cplusplus +extern "C" { +#endif + + +/*! \name Base Boards + */ +//! @{ +#define EVK1100 1 //!< AT32UC3A EVK1100 board. +#define EVK1101 2 //!< AT32UC3B EVK1101 board. +#define UC3C_EK 3 //!< AT32UC3C UC3C-EK board. +#define EVK1104 4 //!< AT32UC3A3 EVK1104 board. +#define EVK1105 5 //!< AT32UC3A EVK1105 board. +#define STK600_RCUC3L0 6 //!< STK600 RCUC3L0 board. +#define UC3L_EK 7 //!< AT32UC3L-EK board. +#define XPLAIN 8 //!< ATxmega128A1 Xplain board. +#define STK600_RC064X 10 //!< ATxmega256A3 STK600 board. +#define STK600_RC100X 11 //!< ATxmega128A1 STK600 board. +#define UC3_A3_XPLAINED 13 //!< ATUC3A3 UC3-A3 Xplained board. +#define UC3_L0_XPLAINED 15 //!< ATUC3L0 UC3-L0 Xplained board. +#define STK600_RCUC3D 16 //!< STK600 RCUC3D board. +#define STK600_RCUC3C0 17 //!< STK600 RCUC3C board. +#define XMEGA_B1_XPLAINED 18 //!< ATxmega128B1 Xplained board. +#define XMEGA_A1_XPLAINED 19 //!< ATxmega128A1 Xplain-A1 board. +#define XMEGA_A1U_XPLAINED_PRO 20 //!< ATxmega128A1U XMEGA-A1U Xplained Pro board. +#define STK600_RCUC3L4 21 //!< ATUCL4 STK600 board. +#define UC3_L0_XPLAINED_BC 22 //!< ATUC3L0 UC3-L0 Xplained board controller board. +#define MEGA1284P_XPLAINED_BC 23 //!< ATmega1284P-Xplained board controller board. +#define STK600_RC044X 24 //!< STK600 with RC044X routing card board. +#define STK600_RCUC3B0 25 //!< STK600 RCUC3B0 board. +#define UC3_L0_QT600 26 //!< QT600 UC3L0 MCU board. +#define XMEGA_A3BU_XPLAINED 27 //!< ATxmega256A3BU Xplained board. +#define STK600_RC064X_LCDX 28 //!< XMEGAB3 STK600 RC064X LCDX board. +#define STK600_RC100X_LCDX 29 //!< XMEGAB1 STK600 RC100X LCDX board. +#define UC3B_BOARD_CONTROLLER 30 //!< AT32UC3B1 board controller for Atmel boards. +#define RZ600 31 //!< AT32UC3A RZ600 MCU board. +#define SAM3S_EK 32 //!< SAM3S-EK board. +#define SAM3U_EK 33 //!< SAM3U-EK board. +#define SAM3X_EK 34 //!< SAM3X-EK board. +#define SAM3N_EK 35 //!< SAM3N-EK board. +#define SAM3S_EK2 36 //!< SAM3S-EK2 board. +#define SAM4S_EK 37 //!< SAM4S-EK board. +#define STK600_RCUC3A0 38 //!< STK600 RCUC3A0 board. +#define STK600_MEGA 39 //!< STK600 MEGA board. +#define MEGA_1284P_XPLAINED 40 //!< ATmega1284P Xplained board. +#define SAM4S_XPLAINED 41 //!< SAM4S Xplained board. +#define ATXMEGA128A1_QT600 42 //!< QT600 ATXMEGA128A1 MCU board. +#define ARDUINO_DUE_X 43 //!< Arduino Due/X board. +#define STK600_RCUC3L3 44 //!< ATUCL3 STK600 board. +#define SAM4L_EK 45 //!< SAM4L-EK board. +#define STK600_MEGA_RF 46 //!< STK600 MEGA RF EVK board. +#define XMEGA_C3_XPLAINED 47 //!< ATxmega384C3 Xplained board. +#define STK600_RC032X 48 //!< STK600 with RC032X routing card board. +#define SAM4S_EK2 49 //!< SAM4S-EK2 board. +#define XMEGA_E5_XPLAINED 50 //!< ATxmega32E5 Xplained board. +#define SAM4E_EK 51 //!< SAM4E-EK board. +#define ATMEGA256RFR2_XPLAINED_PRO 52 //!< ATmega256RFR2 Xplained Pro board. +#define SAM4S_XPLAINED_PRO 53 //!< SAM4S Xplained Pro board. +#define SAM4L_XPLAINED_PRO 54 //!< SAM4L Xplained Pro board. +#define ATMEGA256RFR2_ZIGBIT 55 //!< ATmega256RFR2 zigbit. +#define XMEGA_RF233_ZIGBIT 56 //!< ATxmega256A3U with AT86RF233 Zigbit. +#define XMEGA_RF212B_ZIGBIT 57 //!< ATxmega256A3U with AT86RF212B Zigbit. +#define SAM4S_WPIR_RD 58 //!< SAM4S-WPIR-RD board. +#define SAMD20_XPLAINED_PRO 59 //!< SAM D20 Xplained Pro board. +#define SAM4L8_XPLAINED_PRO 60 //!< SAM4L8 Xplained Pro board. +#define SAM4N_XPLAINED_PRO 61 //!< SAM4N Xplained Pro board. +#define XMEGA_A3_REB_CBB 62 //!< XMEGA REB Controller Base board. +#define ATMEGARFX_RCB 63 //!< RFR2 & RFA1 RCB. +#define SAM4C_EK 64 //!< SAM4C-EK board. +#define RCB256RFR2_XPRO 65 //!< RFR2 RCB Xplained Pro board. +#define SAMG53_XPLAINED_PRO 66 //!< SAMG53 Xplained Pro board. +#define SAM4CP16BMB 67 //!< SAM4CP16BMB board. +#define SAM4E_XPLAINED_PRO 68 //!< SAM4E Xplained Pro board. +#define SAMD21_XPLAINED_PRO 69 //!< SAM D21 Xplained Pro board. +#define SAMR21_XPLAINED_PRO 70 //!< SAM R21 Xplained Pro board. +#define SAM4CMP_DB 71 //!< SAM4CMP demo board. +#define SAM4CMS_DB 72 //!< SAM4CMS demo board. +#define ATPL230AMB 73 //!< ATPL230AMB board. +#define SAMD11_XPLAINED_PRO 74 //!< SAM D11 Xplained Pro board. +#define SAMG55_XPLAINED_PRO 75 //!< SAMG55 Xplained Pro board. +#define SAML21_XPLAINED_PRO 76 //!< SAM L21 Xplained Pro board. +#define SAMD10_XPLAINED_MINI 77 //!< SAM D10 Xplained Mini board. +#define SAMDA1_XPLAINED_PRO 78 //!< SAM DA1 Xplained Pro board. +#define SAMW25_XPLAINED_PRO 79 //!< SAMW25 Xplained Pro board. +#define SAMC21_XPLAINED_PRO 80 //!< SAM C21 Xplained Pro board. +#define SAMV71_XPLAINED_ULTRA 81 //!< SAMV71 Xplained Ultra board. +#define ATMEGA328P_XPLAINED_MINI 82 //!< ATMEGA328P Xplained MINI board. +#define ATMEGA328PB_XPLAINED_MINI 83 //!< ATMEGA328PB Xplained MINI board. +#define SAMB11_XPLAINED_PRO 84 //!< SAM B11 Xplained Pro board. +#define SAME70_XPLAINED 85 //!< SAME70 Xplained board. +#define SAML22_XPLAINED_PRO 86 //!< SAM L22 Xplained Pro board. +#define SAML22_XPLAINED_PRO_B 87 //!< SAM L22 Xplained Pro board. +#define SAMR21ZLL_EK 88 //!< SAMR21ZLL-EK board. +#define ATMEGA168PB_XPLAINED_MINI 89 //!< ATMEGA168PB Xplained MINI board. +#define ATMEGA324PB_XPLAINED_PRO 90 //!< ATMEGA324PB Xplained Pro board. +#define SAMB11ZR_XPLAINED_PRO 92 //!< SAM B11 ZR Xplained Pro board. +#define SAMR30_XPLAINED_PRO 93 //!< SAM R30 Xplained Pro board. +#define SAMHA1G16A_XPLAINED_PRO 94 //!< SAM HA1G16A Xplained Pro board. +#define SAMR34_XPLAINED_PRO 95 //!< SAM R34 Xplained Pro board. +#define SIMULATOR_XMEGA_A1 97 //!< Simulator for XMEGA A1 devices. +#define AVR_SIMULATOR_UC3 98 //!< Simulator for the AVR UC3 device family. +#define USER_BOARD 99 //!< User-reserved board (if any). +#define DUMMY_BOARD 100 //!< Dummy board to support board-independent applications (e.g. bootloader). +#define SAMB11ZR_SENSOR_TAG 101 //!< SAMB11ZR sensor tag board +#define SAMR30_MODULE_XPLAINED_PRO 102 //!< SAM R30 Module Xplained Pro board. +#define SAMR21G18_MODULE 103 //!< SAMR21G18-MR210UA Module. +#define SAMR21B18_MODULE 104 //!< SAMR21B18-MZ210PA Module. +//! @} + +/*! \name Extension Boards + */ +//! @{ +#define EXT1102 1 //!< AT32UC3B EXT1102 board +#define MC300 2 //!< AT32UC3 MC300 board +#define SENSORS_XPLAINED_INERTIAL_1 3 //!< Xplained inertial sensor board 1 +#define SENSORS_XPLAINED_INERTIAL_2 4 //!< Xplained inertial sensor board 2 +#define SENSORS_XPLAINED_PRESSURE_1 5 //!< Xplained pressure sensor board +#define SENSORS_XPLAINED_LIGHTPROX_1 6 //!< Xplained light & proximity sensor board +#define SENSORS_XPLAINED_INERTIAL_A1 7 //!< Xplained inertial sensor board "A" +#define RZ600_AT86RF231 8 //!< AT86RF231 RF board in RZ600 +#define RZ600_AT86RF230B 9 //!< AT86RF230B RF board in RZ600 +#define RZ600_AT86RF212 10 //!< AT86RF212 RF board in RZ600 +#define SENSORS_XPLAINED_BREADBOARD 11 //!< Xplained sensor development breadboard +#define SECURITY_XPLAINED 12 //!< Xplained ATSHA204 board +#define USER_EXT_BOARD 99 //!< User-reserved extension board (if any). +//! @} + +#if BOARD == EVK1100 +# include "evk1100/evk1100.h" +#elif BOARD == EVK1101 +# include "evk1101/evk1101.h" +#elif BOARD == UC3C_EK +# include "uc3c_ek/uc3c_ek.h" +#elif BOARD == EVK1104 +# include "evk1104/evk1104.h" +#elif BOARD == EVK1105 +# include "evk1105/evk1105.h" +#elif BOARD == STK600_RCUC3L0 +# include "stk600/rcuc3l0/stk600_rcuc3l0.h" +#elif BOARD == UC3L_EK +# include "uc3l_ek/uc3l_ek.h" +#elif BOARD == STK600_RCUC3L4 +# include "stk600/rcuc3l4/stk600_rcuc3l4.h" +#elif BOARD == XPLAIN +# include "xplain/xplain.h" +#elif BOARD == STK600_MEGA + /*No header-file to include*/ +#elif BOARD == STK600_MEGA_RF +# include "stk600.h" +#elif BOARD == ATMEGA256RFR2_XPLAINED_PRO +# include "atmega256rfr2_xplained_pro/atmega256rfr2_xplained_pro.h" +#elif BOARD == ATMEGA256RFR2_ZIGBIT +# include "atmega256rfr2_zigbit/atmega256rfr2_zigbit.h" +#elif BOARD == STK600_RC032X +# include "stk600/rc032x/stk600_rc032x.h" +#elif BOARD == STK600_RC044X +# include "stk600/rc044x/stk600_rc044x.h" +#elif BOARD == STK600_RC064X +# include "stk600/rc064x/stk600_rc064x.h" +#elif BOARD == STK600_RC100X +# include "stk600/rc100x/stk600_rc100x.h" +#elif BOARD == UC3_A3_XPLAINED +# include "uc3_a3_xplained/uc3_a3_xplained.h" +#elif BOARD == UC3_L0_XPLAINED +# include "uc3_l0_xplained/uc3_l0_xplained.h" +#elif BOARD == STK600_RCUC3B0 +# include "stk600/rcuc3b0/stk600_rcuc3b0.h" +#elif BOARD == STK600_RCUC3D +# include "stk600/rcuc3d/stk600_rcuc3d.h" +#elif BOARD == STK600_RCUC3C0 +# include "stk600/rcuc3c0/stk600_rcuc3c0.h" +#elif BOARD == SAMG53_XPLAINED_PRO +# include "samg53_xplained_pro/samg53_xplained_pro.h" +#elif BOARD == SAMG55_XPLAINED_PRO +# include "samg55_xplained_pro/samg55_xplained_pro.h" +#elif BOARD == XMEGA_B1_XPLAINED +# include "xmega_b1_xplained/xmega_b1_xplained.h" +#elif BOARD == STK600_RC064X_LCDX +# include "stk600/rc064x_lcdx/stk600_rc064x_lcdx.h" +#elif BOARD == STK600_RC100X_LCDX +# include "stk600/rc100x_lcdx/stk600_rc100x_lcdx.h" +#elif BOARD == XMEGA_A1_XPLAINED +# include "xmega_a1_xplained/xmega_a1_xplained.h" +#elif BOARD == XMEGA_A1U_XPLAINED_PRO +# include "xmega_a1u_xplained_pro/xmega_a1u_xplained_pro.h" +#elif BOARD == UC3_L0_XPLAINED_BC +# include "uc3_l0_xplained_bc/uc3_l0_xplained_bc.h" +#elif BOARD == SAM3S_EK +# include "sam3s_ek/sam3s_ek.h" +# include "system_sam3s.h" +#elif BOARD == SAM3S_EK2 +# include "sam3s_ek2/sam3s_ek2.h" +# include "system_sam3sd8.h" +#elif BOARD == SAM3U_EK +# include "sam3u_ek/sam3u_ek.h" +# include "system_sam3u.h" +#elif BOARD == SAM3X_EK +# include "sam3x_ek/sam3x_ek.h" +# include "system_sam3x.h" +#elif BOARD == SAM3N_EK +# include "sam3n_ek/sam3n_ek.h" +# include "system_sam3n.h" +#elif BOARD == SAM4S_EK +# include "sam4s_ek/sam4s_ek.h" +# include "system_sam4s.h" +#elif BOARD == SAM4S_WPIR_RD +# include "sam4s_wpir_rd/sam4s_wpir_rd.h" +# include "system_sam4s.h" +#elif BOARD == SAM4S_XPLAINED +# include "sam4s_xplained/sam4s_xplained.h" +# include "system_sam4s.h" +#elif BOARD == SAM4S_EK2 +# include "sam4s_ek2/sam4s_ek2.h" +# include "system_sam4s.h" +#elif BOARD == MEGA_1284P_XPLAINED + /*No header-file to include*/ +#elif BOARD == ARDUINO_DUE_X +# include "arduino_due_x/arduino_due_x.h" +# include "system_sam3x.h" +#elif BOARD == SAM4L_EK +# include "sam4l_ek/sam4l_ek.h" +#elif BOARD == SAM4E_EK +# include "sam4e_ek/sam4e_ek.h" +#elif BOARD == SAMD20_XPLAINED_PRO +# include "samd20_xplained_pro/samd20_xplained_pro.h" +#elif BOARD == SAMD21_XPLAINED_PRO +# include "samd21_xplained_pro/samd21_xplained_pro.h" +#elif BOARD == SAMR21_XPLAINED_PRO +# include "samr21_xplained_pro/samr21_xplained_pro.h" +#elif BOARD == SAMR30_XPLAINED_PRO && defined(__SAMR30G18A__) +# include "samr30_xplained_pro/samr30_xplained_pro.h" +#elif BOARD == SAMR30_MODULE_XPLAINED_PRO && defined(__SAMR30E18A__) +# include "samr30_module_xplained_pro/samr30_module_xplained_pro.h" +#elif BOARD == SAMR21ZLL_EK +# include "samr21zll_ek/samr21zll_ek.h" +#elif BOARD == SAMD11_XPLAINED_PRO +# include "samd11_xplained_pro/samd11_xplained_pro.h" +#elif BOARD == SAML21_XPLAINED_PRO && defined(__SAML21J18A__) +# include "saml21_xplained_pro/saml21_xplained_pro.h" +#elif BOARD == SAML22_XPLAINED_PRO +# include "saml22_xplained_pro/saml22_xplained_pro.h" +#elif BOARD == SAML22_XPLAINED_PRO_B +# include "saml22_xplained_pro_b/saml22_xplained_pro_b.h" +#elif BOARD == SAML21_XPLAINED_PRO && defined(__SAML21J18B__) +# include "saml21_xplained_pro_b/saml21_xplained_pro.h" +#elif BOARD == SAMD10_XPLAINED_MINI +# include "samd10_xplained_mini/samd10_xplained_mini.h" +#elif BOARD == SAMDA1_XPLAINED_PRO +# include "samda1_xplained_pro/samda1_xplained_pro.h" +#elif BOARD == SAMHA1G16A_XPLAINED_PRO +# include "samha1g16a_xplained_pro/samha1g16a_xplained_pro.h" +#elif BOARD == SAMC21_XPLAINED_PRO +# include "samc21_xplained_pro/samc21_xplained_pro.h" +#elif BOARD == SAM4N_XPLAINED_PRO +# include "sam4n_xplained_pro/sam4n_xplained_pro.h" +#elif BOARD == SAMW25_XPLAINED_PRO +# include "samw25_xplained_pro/samw25_xplained_pro.h" +#elif BOARD == SAMV71_XPLAINED_ULTRA +# include "samv71_xplained_ultra/samv71_xplained_ultra.h" +#elif BOARD == MEGA1284P_XPLAINED_BC +# include "mega1284p_xplained_bc/mega1284p_xplained_bc.h" +#elif BOARD == UC3_L0_QT600 +# include "uc3_l0_qt600/uc3_l0_qt600.h" +#elif BOARD == XMEGA_A3BU_XPLAINED +# include "xmega_a3bu_xplained/xmega_a3bu_xplained.h" +#elif BOARD == XMEGA_E5_XPLAINED +# include "xmega_e5_xplained/xmega_e5_xplained.h" +#elif BOARD == UC3B_BOARD_CONTROLLER +# include "uc3b_board_controller/uc3b_board_controller.h" +#elif BOARD == RZ600 +# include "rz600/rz600.h" +#elif BOARD == STK600_RCUC3A0 +# include "stk600/rcuc3a0/stk600_rcuc3a0.h" +#elif BOARD == ATXMEGA128A1_QT600 +# include "atxmega128a1_qt600/atxmega128a1_qt600.h" +#elif BOARD == STK600_RCUC3L3 +# include "stk600/rcuc3l3/stk600_rcuc3l3.h" +#elif BOARD == SAM4S_XPLAINED_PRO +# include "sam4s_xplained_pro/sam4s_xplained_pro.h" +#elif BOARD == SAM4L_XPLAINED_PRO +# include "sam4l_xplained_pro/sam4l_xplained_pro.h" +#elif BOARD == SAM4L8_XPLAINED_PRO +# include "sam4l8_xplained_pro/sam4l8_xplained_pro.h" +#elif BOARD == SAM4C_EK +# include "sam4c_ek/sam4c_ek.h" +#elif BOARD == SAM4CMP_DB +# include "sam4cmp_db/sam4cmp_db.h" +#elif BOARD == SAM4CMS_DB +# include "sam4cms_db/sam4cms_db.h" +#elif BOARD == SAM4CP16BMB +# include "sam4cp16bmb/sam4cp16bmb.h" +#elif BOARD == ATPL230AMB +# include "atpl230amb/atpl230amb.h" +#elif BOARD == XMEGA_C3_XPLAINED +# include "xmega_c3_xplained/xmega_c3_xplained.h" +#elif BOARD == XMEGA_RF233_ZIGBIT +# include "xmega_rf233_zigbit/xmega_rf233_zigbit.h" +#elif BOARD == XMEGA_A3_REB_CBB +# include "xmega_a3_reb_cbb/xmega_a3_reb_cbb.h" +#elif BOARD == ATMEGARFX_RCB +# include "atmegarfx_rcb/atmegarfx_rcb.h" +#elif BOARD == RCB256RFR2_XPRO +# include "atmega256rfr2_rcb_xpro/atmega256rfr2_rcb_xpro.h" +#elif BOARD == XMEGA_RF212B_ZIGBIT +# include "xmega_rf212b_zigbit/xmega_rf212b_zigbit.h" +#elif BOARD == SAM4E_XPLAINED_PRO +# include "sam4e_xplained_pro/sam4e_xplained_pro.h" +#elif BOARD == ATMEGA328P_XPLAINED_MINI +# include "atmega328p_xplained_mini/atmega328p_xplained_mini.h" +#elif BOARD == ATMEGA328PB_XPLAINED_MINI +# include "atmega328pb_xplained_mini/atmega328pb_xplained_mini.h" +#elif BOARD == SAMB11_XPLAINED_PRO +# include "samb11_xplained_pro/samb11_xplained_pro.h" +#elif BOARD == SAME70_XPLAINED +# include "same70_xplained/same70_xplained.h" +#elif BOARD == ATMEGA168PB_XPLAINED_MINI +# include "atmega168pb_xplained_mini/atmega168pb_xplained_mini.h" +#elif BOARD == ATMEGA324PB_XPLAINED_PRO +# include "atmega324pb_xplained_pro/atmega324pb_xplained_pro.h" +#elif BOARD == SAMB11ZR_XPLAINED_PRO +# include "samb11zr_xplained_pro/samb11zr_xplained_pro.h" +#elif BOARD == SIMULATOR_XMEGA_A1 +# include "simulator/xmega_a1/simulator_xmega_a1.h" +#elif BOARD == AVR_SIMULATOR_UC3 +# include "avr_simulator_uc3/avr_simulator_uc3.h" +#elif BOARD == SAMR21G18_MODULE +# include "samr21g18_module/samr21g18_module.h" +#elif BOARD == SAMR21B18_MODULE +# include "samr21b18_module/samr21b18_module.h" +#elif BOARD == SAMR34_XPLAINED_PRO && defined(__SAMR34J18B__) +# include "samr34_xplained_pro/samr34_xplained_pro.h" +#elif BOARD == USER_BOARD +// User-reserved area: #include the header file of your board here (if any). +# include "user_board.h" +#elif BOARD == DUMMY_BOARD +# include "dummy/dummy_board.h" +#elif BOARD == SAMB11ZR_SENSOR_TAG +# include "samb11zr_sensor_tag/samb11zr_sensor_tag.h" +#else +# error No known Atmel board defined +#endif + +#if (defined EXT_BOARD) +# if EXT_BOARD == MC300 +# include "mc300/mc300.h" +# elif (EXT_BOARD == SENSORS_XPLAINED_INERTIAL_1) || \ + (EXT_BOARD == SENSORS_XPLAINED_INERTIAL_2) || \ + (EXT_BOARD == SENSORS_XPLAINED_INERTIAL_A1) || \ + (EXT_BOARD == SENSORS_XPLAINED_PRESSURE_1) || \ + (EXT_BOARD == SENSORS_XPLAINED_LIGHTPROX_1) || \ + (EXT_BOARD == SENSORS_XPLAINED_BREADBOARD) +# include "sensors_xplained/sensors_xplained.h" +# elif EXT_BOARD == RZ600_AT86RF231 +# include "at86rf231/at86rf231.h" +# elif EXT_BOARD == RZ600_AT86RF230B +# include "at86rf230b/at86rf230b.h" +# elif EXT_BOARD == RZ600_AT86RF212 +# include "at86rf212/at86rf212.h" +# elif EXT_BOARD == SECURITY_XPLAINED +# include "security_xplained.h" +# elif EXT_BOARD == USER_EXT_BOARD + // User-reserved area: #include the header file of your extension board here + // (if any). +# endif +#endif + + +#if (defined(__GNUC__) && defined(__AVR32__)) || (defined(__ICCAVR32__) || defined(__AAVR32__)) +#ifdef __AVR32_ABI_COMPILER__ // Automatically defined when compiling for AVR32, not when assembling. + +/*! \brief This function initializes the board target resources + * + * This function should be called to ensure proper initialization of the target + * board hardware connected to the part. + */ +extern void board_init(void); + +#endif // #ifdef __AVR32_ABI_COMPILER__ +#else +/*! \brief This function initializes the board target resources + * + * This function should be called to ensure proper initialization of the target + * board hardware connected to the part. + */ +extern void board_init(void); +#endif + + +#ifdef __cplusplus +} +#endif + +/** + * \} + */ + +#endif // _BOARD_H_ diff --git a/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/common/utils/interrupt.h b/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/common/utils/interrupt.h new file mode 100644 index 0000000..450d0f9 --- /dev/null +++ b/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/common/utils/interrupt.h @@ -0,0 +1,132 @@ +/** + * \file + * + * \brief Global interrupt management for 8- and 32-bit AVR + * + * Copyright (c) 2010-2018 Microchip Technology Inc. and its subsidiaries. + * + * \asf_license_start + * + * \page License + * + * Subject to your compliance with these terms, you may use Microchip + * software and any derivatives exclusively with Microchip products. + * It is your responsibility to comply with third party license terms applicable + * to your use of third party software (including open source software) that + * may accompany Microchip software. + * + * THIS SOFTWARE IS SUPPLIED BY MICROCHIP "AS IS". NO WARRANTIES, + * WHETHER EXPRESS, IMPLIED OR STATUTORY, APPLY TO THIS SOFTWARE, + * INCLUDING ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, + * AND FITNESS FOR A PARTICULAR PURPOSE. IN NO EVENT WILL MICROCHIP BE + * LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL OR CONSEQUENTIAL + * LOSS, DAMAGE, COST OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE + * SOFTWARE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE + * POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT + * ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY + * RELATED TO THIS SOFTWARE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, + * THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THIS SOFTWARE. + * + * \asf_license_stop + * + */ +/* + * Support and FAQ: visit Microchip Support + */ +#ifndef UTILS_INTERRUPT_H +#define UTILS_INTERRUPT_H + +#include + +#if XMEGA || MEGA +# include "interrupt/interrupt_avr8.h" +#elif UC3 +# include "interrupt/interrupt_avr32.h" +#elif SAM || SAMB +# include "interrupt/interrupt_sam_nvic.h" +#else +# error Unsupported device. +#endif + +/** + * \defgroup interrupt_group Global interrupt management + * + * This is a driver for global enabling and disabling of interrupts. + * + * @{ + */ + +#if defined(__DOXYGEN__) +/** + * \def CONFIG_INTERRUPT_FORCE_INTC + * \brief Force usage of the ASF INTC driver + * + * Predefine this symbol when preprocessing to force the use of the ASF INTC driver. + * This is useful to ensure compatibility across compilers and shall be used only when required + * by the application needs. + */ +# define CONFIG_INTERRUPT_FORCE_INTC +#endif + +//! \name Global interrupt flags +//@{ +/** + * \typedef irqflags_t + * \brief Type used for holding state of interrupt flag + */ + +/** + * \def cpu_irq_enable + * \brief Enable interrupts globally + */ + +/** + * \def cpu_irq_disable + * \brief Disable interrupts globally + */ + +/** + * \fn irqflags_t cpu_irq_save(void) + * \brief Get and clear the global interrupt flags + * + * Use in conjunction with \ref cpu_irq_restore. + * + * \return Current state of interrupt flags. + * + * \note This function leaves interrupts disabled. + */ + +/** + * \fn void cpu_irq_restore(irqflags_t flags) + * \brief Restore global interrupt flags + * + * Use in conjunction with \ref cpu_irq_save. + * + * \param flags State to set interrupt flag to. + */ + +/** + * \fn bool cpu_irq_is_enabled_flags(irqflags_t flags) + * \brief Check if interrupts are globally enabled in supplied flags + * + * \param flags Currents state of interrupt flags. + * + * \return True if interrupts are enabled. + */ + +/** + * \def cpu_irq_is_enabled + * \brief Check if interrupts are globally enabled + * + * \return True if interrupts are enabled. + */ +//@} + +//! @} + +/** + * \ingroup interrupt_group + * \defgroup interrupt_deprecated_group Deprecated interrupt definitions + */ + +#endif /* UTILS_INTERRUPT_H */ diff --git a/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/common/utils/interrupt/interrupt_sam_nvic.c b/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/common/utils/interrupt/interrupt_sam_nvic.c new file mode 100644 index 0000000..269b4ce --- /dev/null +++ b/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/common/utils/interrupt/interrupt_sam_nvic.c @@ -0,0 +1,76 @@ +/** + * \file + * + * \brief Global interrupt management for SAM D20, SAM3 and SAM4 (NVIC based) + * + * Copyright (c) 2012-2018 Microchip Technology Inc. and its subsidiaries. + * + * \asf_license_start + * + * \page License + * + * Subject to your compliance with these terms, you may use Microchip + * software and any derivatives exclusively with Microchip products. + * It is your responsibility to comply with third party license terms applicable + * to your use of third party software (including open source software) that + * may accompany Microchip software. + * + * THIS SOFTWARE IS SUPPLIED BY MICROCHIP "AS IS". NO WARRANTIES, + * WHETHER EXPRESS, IMPLIED OR STATUTORY, APPLY TO THIS SOFTWARE, + * INCLUDING ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, + * AND FITNESS FOR A PARTICULAR PURPOSE. IN NO EVENT WILL MICROCHIP BE + * LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL OR CONSEQUENTIAL + * LOSS, DAMAGE, COST OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE + * SOFTWARE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE + * POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT + * ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY + * RELATED TO THIS SOFTWARE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, + * THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THIS SOFTWARE. + * + * \asf_license_stop + * + */ +/* + * Support and FAQ: visit Microchip Support + */ + +#include "interrupt_sam_nvic.h" + +#if !defined(__DOXYGEN__) +/* Deprecated - global flag to determine the global interrupt state. Required by + * QTouch library, however new applications should use cpu_irq_is_enabled() + * which probes the true global interrupt state from the CPU special registers. + */ +volatile bool g_interrupt_enabled = true; +#endif + +void cpu_irq_enter_critical(void) +{ + if (cpu_irq_critical_section_counter == 0) { + if (cpu_irq_is_enabled()) { + cpu_irq_disable(); + cpu_irq_prev_interrupt_state = true; + } else { + /* Make sure the to save the prev state as false */ + cpu_irq_prev_interrupt_state = false; + } + + } + + cpu_irq_critical_section_counter++; +} + +void cpu_irq_leave_critical(void) +{ + /* Check if the user is trying to leave a critical section when not in a critical section */ + Assert(cpu_irq_critical_section_counter > 0); + + cpu_irq_critical_section_counter--; + + /* Only enable global interrupts when the counter reaches 0 and the state of the global interrupt flag + was enabled when entering critical state */ + if ((cpu_irq_critical_section_counter == 0) && (cpu_irq_prev_interrupt_state)) { + cpu_irq_enable(); + } +} + diff --git a/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/common/utils/interrupt/interrupt_sam_nvic.h b/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/common/utils/interrupt/interrupt_sam_nvic.h new file mode 100644 index 0000000..7d215cf --- /dev/null +++ b/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/common/utils/interrupt/interrupt_sam_nvic.h @@ -0,0 +1,179 @@ +/** + * \file + * + * \brief Global interrupt management for SAM D20, SAM3 and SAM4 (NVIC based) + * + * Copyright (c) 2012-2018 Microchip Technology Inc. and its subsidiaries. + * + * \asf_license_start + * + * \page License + * + * Subject to your compliance with these terms, you may use Microchip + * software and any derivatives exclusively with Microchip products. + * It is your responsibility to comply with third party license terms applicable + * to your use of third party software (including open source software) that + * may accompany Microchip software. + * + * THIS SOFTWARE IS SUPPLIED BY MICROCHIP "AS IS". NO WARRANTIES, + * WHETHER EXPRESS, IMPLIED OR STATUTORY, APPLY TO THIS SOFTWARE, + * INCLUDING ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, + * AND FITNESS FOR A PARTICULAR PURPOSE. IN NO EVENT WILL MICROCHIP BE + * LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL OR CONSEQUENTIAL + * LOSS, DAMAGE, COST OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE + * SOFTWARE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE + * POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT + * ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY + * RELATED TO THIS SOFTWARE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, + * THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THIS SOFTWARE. + * + * \asf_license_stop + * + */ +/* + * Support and FAQ: visit Microchip Support + */ + +#ifndef UTILS_INTERRUPT_INTERRUPT_H +#define UTILS_INTERRUPT_INTERRUPT_H + +#include +#include + +#ifdef __cplusplus +extern "C" { +#endif + +/** + * \weakgroup interrupt_group + * + * @{ + */ + +/** + * \name Interrupt Service Routine definition + * + * @{ + */ + +/** + * \brief Define service routine + * + * \note For NVIC devices the interrupt service routines are predefined to + * add to vector table in binary generation, so there is no service + * register at run time. The routine collections are in exceptions.h. + * + * Usage: + * \code + ISR(foo_irq_handler) + { + // Function definition + ... + } +\endcode + * + * \param func Name for the function. + */ +# define ISR(func) \ + void func (void) + +/** + * \brief Initialize interrupt vectors + * + * For NVIC the interrupt vectors are put in vector table. So nothing + * to do to initialize them, except defined the vector function with + * right name. + * + * This must be called prior to \ref irq_register_handler. + */ +# define irq_initialize_vectors() \ + do { \ + } while(0) + +/** + * \brief Register handler for interrupt + * + * For NVIC the interrupt vectors are put in vector table. So nothing + * to do to register them, except defined the vector function with + * right name. + * + * Usage: + * \code + irq_initialize_vectors(); + irq_register_handler(foo_irq_handler); +\endcode + * + * \note The function \a func must be defined with the \ref ISR macro. + * \note The functions prototypes can be found in the device exception header + * files (exceptions.h). + */ +# define irq_register_handler(int_num, int_prio) \ + NVIC_ClearPendingIRQ( (IRQn_Type)int_num); \ + NVIC_SetPriority( (IRQn_Type)int_num, int_prio); \ + NVIC_EnableIRQ( (IRQn_Type)int_num); \ + +//@} + +# define cpu_irq_enable() \ + do { \ + g_interrupt_enabled = true; \ + __DMB(); \ + __enable_irq(); \ + } while (0) +# define cpu_irq_disable() \ + do { \ + __disable_irq(); \ + __DMB(); \ + g_interrupt_enabled = false; \ + } while (0) + +typedef uint32_t irqflags_t; + +#if !defined(__DOXYGEN__) +extern volatile bool g_interrupt_enabled; +#endif + +#define cpu_irq_is_enabled() (__get_PRIMASK() == 0) + +static volatile uint32_t cpu_irq_critical_section_counter; +static volatile bool cpu_irq_prev_interrupt_state; + +static inline irqflags_t cpu_irq_save(void) +{ + volatile irqflags_t flags = cpu_irq_is_enabled(); + cpu_irq_disable(); + return flags; +} + +static inline bool cpu_irq_is_enabled_flags(irqflags_t flags) +{ + return (flags); +} + +static inline void cpu_irq_restore(irqflags_t flags) +{ + if (cpu_irq_is_enabled_flags(flags)) + cpu_irq_enable(); +} + +void cpu_irq_enter_critical(void); +void cpu_irq_leave_critical(void); + +/** + * \weakgroup interrupt_deprecated_group + * @{ + */ + +#define Enable_global_interrupt() cpu_irq_enable() +#define Disable_global_interrupt() cpu_irq_disable() +#define Is_global_interrupt_enabled() cpu_irq_is_enabled() + +//@} + +//@} + +#ifdef __cplusplus +} +#endif + +#endif /* UTILS_INTERRUPT_INTERRUPT_H */ diff --git a/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/common/utils/parts.h b/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/common/utils/parts.h new file mode 100644 index 0000000..1c147bf --- /dev/null +++ b/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/common/utils/parts.h @@ -0,0 +1,1754 @@ +/** + * \file + * + * \brief Atmel part identification macros + * + * Copyright (c) 2012-2018 Microchip Technology Inc. and its subsidiaries. + * + * \asf_license_start + * + * \page License + * + * Subject to your compliance with these terms, you may use Microchip + * software and any derivatives exclusively with Microchip products. + * It is your responsibility to comply with third party license terms applicable + * to your use of third party software (including open source software) that + * may accompany Microchip software. + * + * THIS SOFTWARE IS SUPPLIED BY MICROCHIP "AS IS". NO WARRANTIES, + * WHETHER EXPRESS, IMPLIED OR STATUTORY, APPLY TO THIS SOFTWARE, + * INCLUDING ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, + * AND FITNESS FOR A PARTICULAR PURPOSE. IN NO EVENT WILL MICROCHIP BE + * LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL OR CONSEQUENTIAL + * LOSS, DAMAGE, COST OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE + * SOFTWARE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE + * POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT + * ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY + * RELATED TO THIS SOFTWARE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, + * THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THIS SOFTWARE. + * + * \asf_license_stop + * + */ +/* + * Support and FAQ: visit Microchip Support + */ + +#ifndef ATMEL_PARTS_H +#define ATMEL_PARTS_H + +/** + * \defgroup part_macros_group Atmel part identification macros + * + * This collection of macros identify which series and families that the various + * Atmel parts belong to. These can be used to select part-dependent sections of + * code at compile time. + * + * @{ + */ + +/** + * \name Convenience macros for part checking + * @{ + */ +/* ! Check GCC and IAR part definition for 8-bit AVR */ +#define AVR8_PART_IS_DEFINED(part) \ + (defined(__ ## part ## __) || defined(__AVR_ ## part ## __)) + +/* ! Check GCC and IAR part definition for 32-bit AVR */ +#define AVR32_PART_IS_DEFINED(part) \ + (defined(__AT32 ## part ## __) || defined(__AVR32_ ## part ## __)) + +/* ! Check GCC and IAR part definition for SAM */ +#define SAM_PART_IS_DEFINED(part) (defined(__ ## part ## __)) +/** @} */ + +/** + * \defgroup uc3_part_macros_group AVR UC3 parts + * @{ + */ + +/** + * \name AVR UC3 A series + * @{ + */ +#define UC3A0 ( \ + AVR32_PART_IS_DEFINED(UC3A0128) || \ + AVR32_PART_IS_DEFINED(UC3A0256) || \ + AVR32_PART_IS_DEFINED(UC3A0512) \ + ) + +#define UC3A1 ( \ + AVR32_PART_IS_DEFINED(UC3A1128) || \ + AVR32_PART_IS_DEFINED(UC3A1256) || \ + AVR32_PART_IS_DEFINED(UC3A1512) \ + ) + +#define UC3A3 ( \ + AVR32_PART_IS_DEFINED(UC3A364) || \ + AVR32_PART_IS_DEFINED(UC3A364S) || \ + AVR32_PART_IS_DEFINED(UC3A3128) || \ + AVR32_PART_IS_DEFINED(UC3A3128S) || \ + AVR32_PART_IS_DEFINED(UC3A3256) || \ + AVR32_PART_IS_DEFINED(UC3A3256S) \ + ) + +#define UC3A4 ( \ + AVR32_PART_IS_DEFINED(UC3A464) || \ + AVR32_PART_IS_DEFINED(UC3A464S) || \ + AVR32_PART_IS_DEFINED(UC3A4128) || \ + AVR32_PART_IS_DEFINED(UC3A4128S) || \ + AVR32_PART_IS_DEFINED(UC3A4256) || \ + AVR32_PART_IS_DEFINED(UC3A4256S) \ + ) +/** @} */ + +/** + * \name AVR UC3 B series + * @{ + */ +#define UC3B0 ( \ + AVR32_PART_IS_DEFINED(UC3B064) || \ + AVR32_PART_IS_DEFINED(UC3B0128) || \ + AVR32_PART_IS_DEFINED(UC3B0256) || \ + AVR32_PART_IS_DEFINED(UC3B0512) \ + ) + +#define UC3B1 ( \ + AVR32_PART_IS_DEFINED(UC3B164) || \ + AVR32_PART_IS_DEFINED(UC3B1128) || \ + AVR32_PART_IS_DEFINED(UC3B1256) || \ + AVR32_PART_IS_DEFINED(UC3B1512) \ + ) +/** @} */ + +/** + * \name AVR UC3 C series + * @{ + */ +#define UC3C0 ( \ + AVR32_PART_IS_DEFINED(UC3C064C) || \ + AVR32_PART_IS_DEFINED(UC3C0128C) || \ + AVR32_PART_IS_DEFINED(UC3C0256C) || \ + AVR32_PART_IS_DEFINED(UC3C0512C) \ + ) + +#define UC3C1 ( \ + AVR32_PART_IS_DEFINED(UC3C164C) || \ + AVR32_PART_IS_DEFINED(UC3C1128C) || \ + AVR32_PART_IS_DEFINED(UC3C1256C) || \ + AVR32_PART_IS_DEFINED(UC3C1512C) \ + ) + +#define UC3C2 ( \ + AVR32_PART_IS_DEFINED(UC3C264C) || \ + AVR32_PART_IS_DEFINED(UC3C2128C) || \ + AVR32_PART_IS_DEFINED(UC3C2256C) || \ + AVR32_PART_IS_DEFINED(UC3C2512C) \ + ) +/** @} */ + +/** + * \name AVR UC3 D series + * @{ + */ +#define UC3D3 ( \ + AVR32_PART_IS_DEFINED(UC64D3) || \ + AVR32_PART_IS_DEFINED(UC128D3) \ + ) + +#define UC3D4 ( \ + AVR32_PART_IS_DEFINED(UC64D4) || \ + AVR32_PART_IS_DEFINED(UC128D4) \ + ) +/** @} */ + +/** + * \name AVR UC3 L series + * @{ + */ +#define UC3L0 ( \ + AVR32_PART_IS_DEFINED(UC3L016) || \ + AVR32_PART_IS_DEFINED(UC3L032) || \ + AVR32_PART_IS_DEFINED(UC3L064) \ + ) + +#define UC3L0128 ( \ + AVR32_PART_IS_DEFINED(UC3L0128) \ + ) + +#define UC3L0256 ( \ + AVR32_PART_IS_DEFINED(UC3L0256) \ + ) + +#define UC3L3 ( \ + AVR32_PART_IS_DEFINED(UC64L3U) || \ + AVR32_PART_IS_DEFINED(UC128L3U) || \ + AVR32_PART_IS_DEFINED(UC256L3U) \ + ) + +#define UC3L4 ( \ + AVR32_PART_IS_DEFINED(UC64L4U) || \ + AVR32_PART_IS_DEFINED(UC128L4U) || \ + AVR32_PART_IS_DEFINED(UC256L4U) \ + ) + +#define UC3L3_L4 (UC3L3 || UC3L4) +/** @} */ + +/** + * \name AVR UC3 families + * @{ + */ +/** AVR UC3 A family */ +#define UC3A (UC3A0 || UC3A1 || UC3A3 || UC3A4) + +/** AVR UC3 B family */ +#define UC3B (UC3B0 || UC3B1) + +/** AVR UC3 C family */ +#define UC3C (UC3C0 || UC3C1 || UC3C2) + +/** AVR UC3 D family */ +#define UC3D (UC3D3 || UC3D4) + +/** AVR UC3 L family */ +#define UC3L (UC3L0 || UC3L0128 || UC3L0256 || UC3L3_L4) +/** @} */ + +/** AVR UC3 product line */ +#define UC3 (UC3A || UC3B || UC3C || UC3D || UC3L) + +/** @} */ + +/** + * \defgroup xmega_part_macros_group AVR XMEGA parts + * @{ + */ + +/** + * \name AVR XMEGA A series + * @{ + */ +#define XMEGA_A1 ( \ + AVR8_PART_IS_DEFINED(ATxmega64A1) || \ + AVR8_PART_IS_DEFINED(ATxmega128A1) \ + ) + +#define XMEGA_A3 ( \ + AVR8_PART_IS_DEFINED(ATxmega64A3) || \ + AVR8_PART_IS_DEFINED(ATxmega128A3) || \ + AVR8_PART_IS_DEFINED(ATxmega192A3) || \ + AVR8_PART_IS_DEFINED(ATxmega256A3) \ + ) + +#define XMEGA_A3B ( \ + AVR8_PART_IS_DEFINED(ATxmega256A3B) \ + ) + +#define XMEGA_A4 ( \ + AVR8_PART_IS_DEFINED(ATxmega16A4) || \ + AVR8_PART_IS_DEFINED(ATxmega32A4) \ + ) +/** @} */ + +/** + * \name AVR XMEGA AU series + * @{ + */ +#define XMEGA_A1U ( \ + AVR8_PART_IS_DEFINED(ATxmega64A1U) || \ + AVR8_PART_IS_DEFINED(ATxmega128A1U) \ + ) + +#define XMEGA_A3U ( \ + AVR8_PART_IS_DEFINED(ATxmega64A3U) || \ + AVR8_PART_IS_DEFINED(ATxmega128A3U) || \ + AVR8_PART_IS_DEFINED(ATxmega192A3U) || \ + AVR8_PART_IS_DEFINED(ATxmega256A3U) \ + ) + +#define XMEGA_A3BU ( \ + AVR8_PART_IS_DEFINED(ATxmega256A3BU) \ + ) + +#define XMEGA_A4U ( \ + AVR8_PART_IS_DEFINED(ATxmega16A4U) || \ + AVR8_PART_IS_DEFINED(ATxmega32A4U) || \ + AVR8_PART_IS_DEFINED(ATxmega64A4U) || \ + AVR8_PART_IS_DEFINED(ATxmega128A4U) \ + ) +/** @} */ + +/** + * \name AVR XMEGA B series + * @{ + */ +#define XMEGA_B1 ( \ + AVR8_PART_IS_DEFINED(ATxmega64B1) || \ + AVR8_PART_IS_DEFINED(ATxmega128B1) \ + ) + +#define XMEGA_B3 ( \ + AVR8_PART_IS_DEFINED(ATxmega64B3) || \ + AVR8_PART_IS_DEFINED(ATxmega128B3) \ + ) +/** @} */ + +/** + * \name AVR XMEGA C series + * @{ + */ +#define XMEGA_C3 ( \ + AVR8_PART_IS_DEFINED(ATxmega384C3) || \ + AVR8_PART_IS_DEFINED(ATxmega256C3) || \ + AVR8_PART_IS_DEFINED(ATxmega192C3) || \ + AVR8_PART_IS_DEFINED(ATxmega128C3) || \ + AVR8_PART_IS_DEFINED(ATxmega64C3) || \ + AVR8_PART_IS_DEFINED(ATxmega32C3) \ + ) + +#define XMEGA_C4 ( \ + AVR8_PART_IS_DEFINED(ATxmega32C4) || \ + AVR8_PART_IS_DEFINED(ATxmega16C4) \ + ) +/** @} */ + +/** + * \name AVR XMEGA D series + * @{ + */ +#define XMEGA_D3 ( \ + AVR8_PART_IS_DEFINED(ATxmega32D3) || \ + AVR8_PART_IS_DEFINED(ATxmega64D3) || \ + AVR8_PART_IS_DEFINED(ATxmega128D3) || \ + AVR8_PART_IS_DEFINED(ATxmega192D3) || \ + AVR8_PART_IS_DEFINED(ATxmega256D3) || \ + AVR8_PART_IS_DEFINED(ATxmega384D3) \ + ) + +#define XMEGA_D4 ( \ + AVR8_PART_IS_DEFINED(ATxmega16D4) || \ + AVR8_PART_IS_DEFINED(ATxmega32D4) || \ + AVR8_PART_IS_DEFINED(ATxmega64D4) || \ + AVR8_PART_IS_DEFINED(ATxmega128D4) \ + ) +/** @} */ + +/** + * \name AVR XMEGA E series + * @{ + */ +#define XMEGA_E5 ( \ + AVR8_PART_IS_DEFINED(ATxmega8E5) || \ + AVR8_PART_IS_DEFINED(ATxmega16E5) || \ + AVR8_PART_IS_DEFINED(ATxmega32E5) \ + ) +/** @} */ + + +/** + * \name AVR XMEGA families + * @{ + */ +/** AVR XMEGA A family */ +#define XMEGA_A (XMEGA_A1 || XMEGA_A3 || XMEGA_A3B || XMEGA_A4) + +/** AVR XMEGA AU family */ +#define XMEGA_AU (XMEGA_A1U || XMEGA_A3U || XMEGA_A3BU || XMEGA_A4U) + +/** AVR XMEGA B family */ +#define XMEGA_B (XMEGA_B1 || XMEGA_B3) + +/** AVR XMEGA C family */ +#define XMEGA_C (XMEGA_C3 || XMEGA_C4) + +/** AVR XMEGA D family */ +#define XMEGA_D (XMEGA_D3 || XMEGA_D4) + +/** AVR XMEGA E family */ +#define XMEGA_E (XMEGA_E5) +/** @} */ + + +/** AVR XMEGA product line */ +#define XMEGA (XMEGA_A || XMEGA_AU || XMEGA_B || XMEGA_C || XMEGA_D || XMEGA_E) + +/** @} */ + +/** + * \defgroup mega_part_macros_group megaAVR parts + * + * \note These megaAVR groupings are based on the groups in AVR Libc for the + * part header files. They are not names of official megaAVR device series or + * families. + * + * @{ + */ + +/** + * \name ATmegaxx0/xx1 subgroups + * @{ + */ +#define MEGA_XX0 ( \ + AVR8_PART_IS_DEFINED(ATmega640) || \ + AVR8_PART_IS_DEFINED(ATmega1280) || \ + AVR8_PART_IS_DEFINED(ATmega2560) \ + ) + +#define MEGA_XX1 ( \ + AVR8_PART_IS_DEFINED(ATmega1281) || \ + AVR8_PART_IS_DEFINED(ATmega2561) \ + ) +/** @} */ + +/** + * \name megaAVR groups + * @{ + */ +/** ATmegaxx0/xx1 group */ +#define MEGA_XX0_1 (MEGA_XX0 || MEGA_XX1) + +/** ATmegaxx4 group */ +#define MEGA_XX4 ( \ + AVR8_PART_IS_DEFINED(ATmega164A) || \ + AVR8_PART_IS_DEFINED(ATmega164PA) || \ + AVR8_PART_IS_DEFINED(ATmega324A) || \ + AVR8_PART_IS_DEFINED(ATmega324PA) || \ + AVR8_PART_IS_DEFINED(ATmega324PB) || \ + AVR8_PART_IS_DEFINED(ATmega644) || \ + AVR8_PART_IS_DEFINED(ATmega644A) || \ + AVR8_PART_IS_DEFINED(ATmega644PA) || \ + AVR8_PART_IS_DEFINED(ATmega1284P) || \ + AVR8_PART_IS_DEFINED(ATmega128RFA1) \ + ) + +/** ATmegaxx4 group */ +#define MEGA_XX4_A ( \ + AVR8_PART_IS_DEFINED(ATmega164A) || \ + AVR8_PART_IS_DEFINED(ATmega164PA) || \ + AVR8_PART_IS_DEFINED(ATmega324A) || \ + AVR8_PART_IS_DEFINED(ATmega324PA) || \ + AVR8_PART_IS_DEFINED(ATmega644A) || \ + AVR8_PART_IS_DEFINED(ATmega644PA) || \ + AVR8_PART_IS_DEFINED(ATmega1284P) \ + ) + +/** ATmegaxx8 group */ +#define MEGA_XX8 ( \ + AVR8_PART_IS_DEFINED(ATmega48) || \ + AVR8_PART_IS_DEFINED(ATmega48A) || \ + AVR8_PART_IS_DEFINED(ATmega48PA) || \ + AVR8_PART_IS_DEFINED(ATmega48PB) || \ + AVR8_PART_IS_DEFINED(ATmega88) || \ + AVR8_PART_IS_DEFINED(ATmega88A) || \ + AVR8_PART_IS_DEFINED(ATmega88PA) || \ + AVR8_PART_IS_DEFINED(ATmega88PB) || \ + AVR8_PART_IS_DEFINED(ATmega168) || \ + AVR8_PART_IS_DEFINED(ATmega168A) || \ + AVR8_PART_IS_DEFINED(ATmega168PA) || \ + AVR8_PART_IS_DEFINED(ATmega168PB) || \ + AVR8_PART_IS_DEFINED(ATmega328) || \ + AVR8_PART_IS_DEFINED(ATmega328P) || \ + AVR8_PART_IS_DEFINED(ATmega328PB) \ + ) + +/** ATmegaxx8A/P/PA group */ +#define MEGA_XX8_A ( \ + AVR8_PART_IS_DEFINED(ATmega48A) || \ + AVR8_PART_IS_DEFINED(ATmega48PA) || \ + AVR8_PART_IS_DEFINED(ATmega88A) || \ + AVR8_PART_IS_DEFINED(ATmega88PA) || \ + AVR8_PART_IS_DEFINED(ATmega168A) || \ + AVR8_PART_IS_DEFINED(ATmega168PA) || \ + AVR8_PART_IS_DEFINED(ATmega328P) \ + ) + +/** ATmegaxx group */ +#define MEGA_XX ( \ + AVR8_PART_IS_DEFINED(ATmega16) || \ + AVR8_PART_IS_DEFINED(ATmega16A) || \ + AVR8_PART_IS_DEFINED(ATmega32) || \ + AVR8_PART_IS_DEFINED(ATmega32A) || \ + AVR8_PART_IS_DEFINED(ATmega64) || \ + AVR8_PART_IS_DEFINED(ATmega64A) || \ + AVR8_PART_IS_DEFINED(ATmega128) || \ + AVR8_PART_IS_DEFINED(ATmega128A) \ + ) + +/** ATmegaxxA/P/PA group */ +#define MEGA_XX_A ( \ + AVR8_PART_IS_DEFINED(ATmega16A) || \ + AVR8_PART_IS_DEFINED(ATmega32A) || \ + AVR8_PART_IS_DEFINED(ATmega64A) || \ + AVR8_PART_IS_DEFINED(ATmega128A) \ + ) +/** ATmegaxxRFA1 group */ +#define MEGA_RFA1 ( \ + AVR8_PART_IS_DEFINED(ATmega128RFA1) \ + ) + +/** ATmegaxxRFR2 group */ +#define MEGA_RFR2 ( \ + AVR8_PART_IS_DEFINED(ATmega64RFR2) || \ + AVR8_PART_IS_DEFINED(ATmega128RFR2) || \ + AVR8_PART_IS_DEFINED(ATmega256RFR2) || \ + AVR8_PART_IS_DEFINED(ATmega644RFR2) || \ + AVR8_PART_IS_DEFINED(ATmega1284RFR2) || \ + AVR8_PART_IS_DEFINED(ATmega2564RFR2) \ + ) + + +/** ATmegaxxRFxx group */ +#define MEGA_RF (MEGA_RFA1 || MEGA_RFR2) + +/** + * \name ATmegaxx_un0/un1/un2 subgroups + * @{ + */ +#define MEGA_XX_UN0 ( \ + AVR8_PART_IS_DEFINED(ATmega16) || \ + AVR8_PART_IS_DEFINED(ATmega16A) || \ + AVR8_PART_IS_DEFINED(ATmega32) || \ + AVR8_PART_IS_DEFINED(ATmega32A) \ + ) + +/** ATmegaxx group without power reduction and + * And interrupt sense register. + */ +#define MEGA_XX_UN1 ( \ + AVR8_PART_IS_DEFINED(ATmega64) || \ + AVR8_PART_IS_DEFINED(ATmega64A) || \ + AVR8_PART_IS_DEFINED(ATmega128) || \ + AVR8_PART_IS_DEFINED(ATmega128A) \ + ) + +/** ATmegaxx group without power reduction and + * And interrupt sense register. + */ +#define MEGA_XX_UN2 ( \ + AVR8_PART_IS_DEFINED(ATmega169P) || \ + AVR8_PART_IS_DEFINED(ATmega169PA) || \ + AVR8_PART_IS_DEFINED(ATmega329P) || \ + AVR8_PART_IS_DEFINED(ATmega329PA) \ + ) + +/** Devices added to complete megaAVR offering. + * Please do not use this group symbol as it is not intended + * to be permanent: the devices should be regrouped. + */ +#define MEGA_UNCATEGORIZED ( \ + AVR8_PART_IS_DEFINED(AT90CAN128) || \ + AVR8_PART_IS_DEFINED(AT90CAN32) || \ + AVR8_PART_IS_DEFINED(AT90CAN64) || \ + AVR8_PART_IS_DEFINED(AT90PWM1) || \ + AVR8_PART_IS_DEFINED(AT90PWM216) || \ + AVR8_PART_IS_DEFINED(AT90PWM2B) || \ + AVR8_PART_IS_DEFINED(AT90PWM316) || \ + AVR8_PART_IS_DEFINED(AT90PWM3B) || \ + AVR8_PART_IS_DEFINED(AT90PWM81) || \ + AVR8_PART_IS_DEFINED(AT90USB1286) || \ + AVR8_PART_IS_DEFINED(AT90USB1287) || \ + AVR8_PART_IS_DEFINED(AT90USB162) || \ + AVR8_PART_IS_DEFINED(AT90USB646) || \ + AVR8_PART_IS_DEFINED(AT90USB647) || \ + AVR8_PART_IS_DEFINED(AT90USB82) || \ + AVR8_PART_IS_DEFINED(ATmega1284) || \ + AVR8_PART_IS_DEFINED(ATmega162) || \ + AVR8_PART_IS_DEFINED(ATmega164P) || \ + AVR8_PART_IS_DEFINED(ATmega165A) || \ + AVR8_PART_IS_DEFINED(ATmega165P) || \ + AVR8_PART_IS_DEFINED(ATmega165PA) || \ + AVR8_PART_IS_DEFINED(ATmega168P) || \ + AVR8_PART_IS_DEFINED(ATmega169A) || \ + AVR8_PART_IS_DEFINED(ATmega16M1) || \ + AVR8_PART_IS_DEFINED(ATmega16U2) || \ + AVR8_PART_IS_DEFINED(ATmega16U4) || \ + AVR8_PART_IS_DEFINED(ATmega256RFA2) || \ + AVR8_PART_IS_DEFINED(ATmega324P) || \ + AVR8_PART_IS_DEFINED(ATmega325) || \ + AVR8_PART_IS_DEFINED(ATmega3250) || \ + AVR8_PART_IS_DEFINED(ATmega3250A) || \ + AVR8_PART_IS_DEFINED(ATmega3250P) || \ + AVR8_PART_IS_DEFINED(ATmega3250PA) || \ + AVR8_PART_IS_DEFINED(ATmega325A) || \ + AVR8_PART_IS_DEFINED(ATmega325P) || \ + AVR8_PART_IS_DEFINED(ATmega325PA) || \ + AVR8_PART_IS_DEFINED(ATmega329) || \ + AVR8_PART_IS_DEFINED(ATmega3290) || \ + AVR8_PART_IS_DEFINED(ATmega3290A) || \ + AVR8_PART_IS_DEFINED(ATmega3290P) || \ + AVR8_PART_IS_DEFINED(ATmega3290PA) || \ + AVR8_PART_IS_DEFINED(ATmega329A) || \ + AVR8_PART_IS_DEFINED(ATmega32M1) || \ + AVR8_PART_IS_DEFINED(ATmega32U2) || \ + AVR8_PART_IS_DEFINED(ATmega32U4) || \ + AVR8_PART_IS_DEFINED(ATmega48P) || \ + AVR8_PART_IS_DEFINED(ATmega644P) || \ + AVR8_PART_IS_DEFINED(ATmega645) || \ + AVR8_PART_IS_DEFINED(ATmega6450) || \ + AVR8_PART_IS_DEFINED(ATmega6450A) || \ + AVR8_PART_IS_DEFINED(ATmega6450P) || \ + AVR8_PART_IS_DEFINED(ATmega645A) || \ + AVR8_PART_IS_DEFINED(ATmega645P) || \ + AVR8_PART_IS_DEFINED(ATmega649) || \ + AVR8_PART_IS_DEFINED(ATmega6490) || \ + AVR8_PART_IS_DEFINED(ATmega6490A) || \ + AVR8_PART_IS_DEFINED(ATmega6490P) || \ + AVR8_PART_IS_DEFINED(ATmega649A) || \ + AVR8_PART_IS_DEFINED(ATmega649P) || \ + AVR8_PART_IS_DEFINED(ATmega64M1) || \ + AVR8_PART_IS_DEFINED(ATmega64RFA2) || \ + AVR8_PART_IS_DEFINED(ATmega8) || \ + AVR8_PART_IS_DEFINED(ATmega8515) || \ + AVR8_PART_IS_DEFINED(ATmega8535) || \ + AVR8_PART_IS_DEFINED(ATmega88P) || \ + AVR8_PART_IS_DEFINED(ATmega8A) || \ + AVR8_PART_IS_DEFINED(ATmega8U2) \ + ) + +/** Unspecified group */ +#define MEGA_UNSPECIFIED (MEGA_XX_UN0 || MEGA_XX_UN1 || MEGA_XX_UN2 || \ + MEGA_UNCATEGORIZED) + +/** @} */ + +/** megaAVR product line */ +#define MEGA (MEGA_XX0_1 || MEGA_XX4 || MEGA_XX8 || MEGA_XX || MEGA_RF || \ + MEGA_UNSPECIFIED) + +/** @} */ + +/** + * \defgroup sam_part_macros_group SAM parts + * @{ + */ + +/** + * \name SAM3S series + * @{ + */ +#define SAM3S1 ( \ + SAM_PART_IS_DEFINED(SAM3S1A) || \ + SAM_PART_IS_DEFINED(SAM3S1B) || \ + SAM_PART_IS_DEFINED(SAM3S1C) \ + ) + +#define SAM3S2 ( \ + SAM_PART_IS_DEFINED(SAM3S2A) || \ + SAM_PART_IS_DEFINED(SAM3S2B) || \ + SAM_PART_IS_DEFINED(SAM3S2C) \ + ) + +#define SAM3S4 ( \ + SAM_PART_IS_DEFINED(SAM3S4A) || \ + SAM_PART_IS_DEFINED(SAM3S4B) || \ + SAM_PART_IS_DEFINED(SAM3S4C) \ + ) + +#define SAM3S8 ( \ + SAM_PART_IS_DEFINED(SAM3S8B) || \ + SAM_PART_IS_DEFINED(SAM3S8C) \ + ) + +#define SAM3SD8 ( \ + SAM_PART_IS_DEFINED(SAM3SD8B) || \ + SAM_PART_IS_DEFINED(SAM3SD8C) \ + ) +/** @} */ + +/** + * \name SAM3U series + * @{ + */ +#define SAM3U1 ( \ + SAM_PART_IS_DEFINED(SAM3U1C) || \ + SAM_PART_IS_DEFINED(SAM3U1E) \ + ) + +#define SAM3U2 ( \ + SAM_PART_IS_DEFINED(SAM3U2C) || \ + SAM_PART_IS_DEFINED(SAM3U2E) \ + ) + +#define SAM3U4 ( \ + SAM_PART_IS_DEFINED(SAM3U4C) || \ + SAM_PART_IS_DEFINED(SAM3U4E) \ + ) +/** @} */ + +/** + * \name SAM3N series + * @{ + */ +#define SAM3N00 ( \ + SAM_PART_IS_DEFINED(SAM3N00A) || \ + SAM_PART_IS_DEFINED(SAM3N00B) \ + ) + +#define SAM3N0 ( \ + SAM_PART_IS_DEFINED(SAM3N0A) || \ + SAM_PART_IS_DEFINED(SAM3N0B) || \ + SAM_PART_IS_DEFINED(SAM3N0C) \ + ) + +#define SAM3N1 ( \ + SAM_PART_IS_DEFINED(SAM3N1A) || \ + SAM_PART_IS_DEFINED(SAM3N1B) || \ + SAM_PART_IS_DEFINED(SAM3N1C) \ + ) + +#define SAM3N2 ( \ + SAM_PART_IS_DEFINED(SAM3N2A) || \ + SAM_PART_IS_DEFINED(SAM3N2B) || \ + SAM_PART_IS_DEFINED(SAM3N2C) \ + ) + +#define SAM3N4 ( \ + SAM_PART_IS_DEFINED(SAM3N4A) || \ + SAM_PART_IS_DEFINED(SAM3N4B) || \ + SAM_PART_IS_DEFINED(SAM3N4C) \ + ) +/** @} */ + +/** + * \name SAM3X series + * @{ + */ +#define SAM3X4 ( \ + SAM_PART_IS_DEFINED(SAM3X4C) || \ + SAM_PART_IS_DEFINED(SAM3X4E) \ + ) + +#define SAM3X8 ( \ + SAM_PART_IS_DEFINED(SAM3X8C) || \ + SAM_PART_IS_DEFINED(SAM3X8E) || \ + SAM_PART_IS_DEFINED(SAM3X8H) \ + ) +/** @} */ + +/** + * \name SAM3A series + * @{ + */ +#define SAM3A4 ( \ + SAM_PART_IS_DEFINED(SAM3A4C) \ + ) + +#define SAM3A8 ( \ + SAM_PART_IS_DEFINED(SAM3A8C) \ + ) +/** @} */ + +/** + * \name SAM4S series + * @{ + */ +#define SAM4S2 ( \ + SAM_PART_IS_DEFINED(SAM4S2A) || \ + SAM_PART_IS_DEFINED(SAM4S2B) || \ + SAM_PART_IS_DEFINED(SAM4S2C) \ + ) + +#define SAM4S4 ( \ + SAM_PART_IS_DEFINED(SAM4S4A) || \ + SAM_PART_IS_DEFINED(SAM4S4B) || \ + SAM_PART_IS_DEFINED(SAM4S4C) \ + ) + +#define SAM4S8 ( \ + SAM_PART_IS_DEFINED(SAM4S8B) || \ + SAM_PART_IS_DEFINED(SAM4S8C) \ + ) + +#define SAM4S16 ( \ + SAM_PART_IS_DEFINED(SAM4S16B) || \ + SAM_PART_IS_DEFINED(SAM4S16C) \ + ) + +#define SAM4SA16 ( \ + SAM_PART_IS_DEFINED(SAM4SA16B) || \ + SAM_PART_IS_DEFINED(SAM4SA16C) \ + ) + +#define SAM4SD16 ( \ + SAM_PART_IS_DEFINED(SAM4SD16B) || \ + SAM_PART_IS_DEFINED(SAM4SD16C) \ + ) + +#define SAM4SD32 ( \ + SAM_PART_IS_DEFINED(SAM4SD32B) || \ + SAM_PART_IS_DEFINED(SAM4SD32C) \ + ) +/** @} */ + +/** + * \name SAM4L series + * @{ + */ +#define SAM4LS ( \ + SAM_PART_IS_DEFINED(SAM4LS2A) || \ + SAM_PART_IS_DEFINED(SAM4LS2B) || \ + SAM_PART_IS_DEFINED(SAM4LS2C) || \ + SAM_PART_IS_DEFINED(SAM4LS4A) || \ + SAM_PART_IS_DEFINED(SAM4LS4B) || \ + SAM_PART_IS_DEFINED(SAM4LS4C) || \ + SAM_PART_IS_DEFINED(SAM4LS8A) || \ + SAM_PART_IS_DEFINED(SAM4LS8B) || \ + SAM_PART_IS_DEFINED(SAM4LS8C) \ + ) + +#define SAM4LC ( \ + SAM_PART_IS_DEFINED(SAM4LC2A) || \ + SAM_PART_IS_DEFINED(SAM4LC2B) || \ + SAM_PART_IS_DEFINED(SAM4LC2C) || \ + SAM_PART_IS_DEFINED(SAM4LC4A) || \ + SAM_PART_IS_DEFINED(SAM4LC4B) || \ + SAM_PART_IS_DEFINED(SAM4LC4C) || \ + SAM_PART_IS_DEFINED(SAM4LC8A) || \ + SAM_PART_IS_DEFINED(SAM4LC8B) || \ + SAM_PART_IS_DEFINED(SAM4LC8C) \ + ) +/** @} */ + +/** + * \name SAMD20 series + * @{ + */ +#define SAMD20J ( \ + SAM_PART_IS_DEFINED(SAMD20J14) || \ + SAM_PART_IS_DEFINED(SAMD20J15) || \ + SAM_PART_IS_DEFINED(SAMD20J16) || \ + SAM_PART_IS_DEFINED(SAMD20J14B) || \ + SAM_PART_IS_DEFINED(SAMD20J15B) || \ + SAM_PART_IS_DEFINED(SAMD20J16B) || \ + SAM_PART_IS_DEFINED(SAMD20J17) || \ + SAM_PART_IS_DEFINED(SAMD20J18) \ + ) + +#define SAMD20G ( \ + SAM_PART_IS_DEFINED(SAMD20G14) || \ + SAM_PART_IS_DEFINED(SAMD20G15) || \ + SAM_PART_IS_DEFINED(SAMD20G16) || \ + SAM_PART_IS_DEFINED(SAMD20G14B) || \ + SAM_PART_IS_DEFINED(SAMD20G15B) || \ + SAM_PART_IS_DEFINED(SAMD20G16B) || \ + SAM_PART_IS_DEFINED(SAMD20G17) || \ + SAM_PART_IS_DEFINED(SAMD20G17U) || \ + SAM_PART_IS_DEFINED(SAMD20G18) || \ + SAM_PART_IS_DEFINED(SAMD20G18U) \ + ) + +#define SAMD20E ( \ + SAM_PART_IS_DEFINED(SAMD20E14) || \ + SAM_PART_IS_DEFINED(SAMD20E15) || \ + SAM_PART_IS_DEFINED(SAMD20E16) || \ + SAM_PART_IS_DEFINED(SAMD20E14B) || \ + SAM_PART_IS_DEFINED(SAMD20E15B) || \ + SAM_PART_IS_DEFINED(SAMD20E16B) || \ + SAM_PART_IS_DEFINED(SAMD20E17) || \ + SAM_PART_IS_DEFINED(SAMD20E18) \ + ) + +/** @} */ + +/** + * \name SAMD21 series + * @{ + */ +#define SAMD21J ( \ + SAM_PART_IS_DEFINED(SAMD21J15A) || \ + SAM_PART_IS_DEFINED(SAMD21J16A) || \ + SAM_PART_IS_DEFINED(SAMD21J17A) || \ + SAM_PART_IS_DEFINED(SAMD21J18A) || \ + SAM_PART_IS_DEFINED(SAMD21J15B) || \ + SAM_PART_IS_DEFINED(SAMD21J16B) || \ + SAM_PART_IS_DEFINED(SAMD21J17D) \ + ) + +#define SAMD21G ( \ + SAM_PART_IS_DEFINED(SAMD21G15A) || \ + SAM_PART_IS_DEFINED(SAMD21G16A) || \ + SAM_PART_IS_DEFINED(SAMD21G17A) || \ + SAM_PART_IS_DEFINED(SAMD21G17AU) || \ + SAM_PART_IS_DEFINED(SAMD21G18A) || \ + SAM_PART_IS_DEFINED(SAMD21G18AU) || \ + SAM_PART_IS_DEFINED(SAMD21G15B) || \ + SAM_PART_IS_DEFINED(SAMD21G16B) || \ + SAM_PART_IS_DEFINED(SAMD21G15L) || \ + SAM_PART_IS_DEFINED(SAMD21G16L) || \ + SAM_PART_IS_DEFINED(SAMD21G17D) || \ + SAM_PART_IS_DEFINED(SAMD21G17L) \ + ) + +#define SAMD21GXXL ( \ + SAM_PART_IS_DEFINED(SAMD21G15L) || \ + SAM_PART_IS_DEFINED(SAMD21G16L) || \ + SAM_PART_IS_DEFINED(SAMD21G17L) \ + ) + +#define SAMD21E ( \ + SAM_PART_IS_DEFINED(SAMD21E15A) || \ + SAM_PART_IS_DEFINED(SAMD21E16A) || \ + SAM_PART_IS_DEFINED(SAMD21E17A) || \ + SAM_PART_IS_DEFINED(SAMD21E18A) || \ + SAM_PART_IS_DEFINED(SAMD21E15B) || \ + SAM_PART_IS_DEFINED(SAMD21E15BU) || \ + SAM_PART_IS_DEFINED(SAMD21E16B) || \ + SAM_PART_IS_DEFINED(SAMD21E16BU) || \ + SAM_PART_IS_DEFINED(SAMD21E15L) || \ + SAM_PART_IS_DEFINED(SAMD21E16L) || \ + SAM_PART_IS_DEFINED(SAMD21E17D) || \ + SAM_PART_IS_DEFINED(SAMD21E17DU) || \ + SAM_PART_IS_DEFINED(SAMD21E17L) \ + ) + +#define SAMD21EXXL ( \ + SAM_PART_IS_DEFINED(SAMD21E15L) || \ + SAM_PART_IS_DEFINED(SAMD21E16L) || \ + SAM_PART_IS_DEFINED(SAMD21E17L) \ + ) + +/** @} */ + +/** + * \name SAMR21 series + * @{ + */ +#define SAMR21G ( \ + SAM_PART_IS_DEFINED(SAMR21G16A) || \ + SAM_PART_IS_DEFINED(SAMR21G17A) || \ + SAM_PART_IS_DEFINED(SAMR21G18A) \ + ) + +#define SAMR21E ( \ + SAM_PART_IS_DEFINED(SAMR21E16A) || \ + SAM_PART_IS_DEFINED(SAMR21E17A) || \ + SAM_PART_IS_DEFINED(SAMR21E18A) || \ + SAM_PART_IS_DEFINED(SAMR21E19A) \ + ) +/** @} */ + +/** + * \name SAMR30 series + * @{ + */ +#define SAMR30G ( \ + SAM_PART_IS_DEFINED(SAMR30G18A) \ + ) + +#define SAMR30E ( \ + SAM_PART_IS_DEFINED(SAMR30E18A) \ + ) +/** @} */ + +/** + * \name SAMR34 series + * @{ + */ +#define SAMR34J ( \ + SAM_PART_IS_DEFINED(SAMR34J18A) || \ + SAM_PART_IS_DEFINED(SAMR34J17A) || \ + SAM_PART_IS_DEFINED(SAMR34J16A) || \ + SAM_PART_IS_DEFINED(SAMR34J18B) || \ + SAM_PART_IS_DEFINED(SAMR34J17B) || \ + SAM_PART_IS_DEFINED(SAMR34J16B) \ + ) + +/* Group for SAMR34 A variant: SAMR34J [16/17/18]A */ +#define SAMR34JXXA ( \ + SAM_PART_IS_DEFINED(SAMR34J18A) || \ + SAM_PART_IS_DEFINED(SAMR34J17A) || \ + SAM_PART_IS_DEFINED(SAMR34J16A) \ +) +/* Group for SAMR34 B variant: SAMR34J [16/17/18]B */ +#define SAMR34JXXB ( \ + SAM_PART_IS_DEFINED(SAMR34J18B) || \ + SAM_PART_IS_DEFINED(SAMR34J17B) || \ + SAM_PART_IS_DEFINED(SAMR34J16B) \ +) + +/* Group for SAMR35 B variant: SAMR35J [16/17/18]B */ +#define SAMR35J ( \ + SAM_PART_IS_DEFINED(SAMR35J18B) || \ + SAM_PART_IS_DEFINED(SAMR35J17B) || \ + SAM_PART_IS_DEFINED(SAMR35J16B) \ +) +/* Group for SAMR35 B variant: SAMR35J [16/17/18]B */ +#define SAMR35JXXB ( \ + SAM_PART_IS_DEFINED(SAMR35J18B) || \ + SAM_PART_IS_DEFINED(SAMR35J17B) || \ + SAM_PART_IS_DEFINED(SAMR35J16B) \ +) + +/** + * \name SAMB11 series + * @{ + */ +#define SAMB11G ( \ + SAM_PART_IS_DEFINED(SAMB11G18A) || \ + SAM_PART_IS_DEFINED(SAMB11ZR) \ + ) +#define BTLC1000 ( \ + SAM_PART_IS_DEFINED(BTLC1000WLCSP) \ + ) + +/** @} */ + +/** + * \name SAMD09 series + * @{ + */ +#define SAMD09C ( \ + SAM_PART_IS_DEFINED(SAMD09C13A) \ + ) + +#define SAMD09D ( \ + SAM_PART_IS_DEFINED(SAMD09D14A) \ + ) +/** @} */ + +/** + * \name SAMD10 series + * @{ + */ +#define SAMD10C ( \ + SAM_PART_IS_DEFINED(SAMD10C12A) || \ + SAM_PART_IS_DEFINED(SAMD10C13A) || \ + SAM_PART_IS_DEFINED(SAMD10C14A) \ + ) + +#define SAMD10DS ( \ + SAM_PART_IS_DEFINED(SAMD10D12AS) || \ + SAM_PART_IS_DEFINED(SAMD10D13AS) || \ + SAM_PART_IS_DEFINED(SAMD10D14AS) \ + ) + +#define SAMD10DM ( \ + SAM_PART_IS_DEFINED(SAMD10D12AM) || \ + SAM_PART_IS_DEFINED(SAMD10D13AM) || \ + SAM_PART_IS_DEFINED(SAMD10D14AM) \ + ) + +#define SAMD10DU ( \ + SAM_PART_IS_DEFINED(SAMD10D14AU) \ + ) +/** @} */ + +/** + * \name SAMD11 series + * @{ + */ +#define SAMD11C ( \ + SAM_PART_IS_DEFINED(SAMD11C14A) \ + ) + +#define SAMD11DS ( \ + SAM_PART_IS_DEFINED(SAMD11D14AS) \ + ) + +#define SAMD11DM ( \ + SAM_PART_IS_DEFINED(SAMD11D14AM) \ + ) + +#define SAMD11DU ( \ + SAM_PART_IS_DEFINED(SAMD11D14AU) \ + ) +/** @} */ + +/** + * \name SAML21 series + * @{ + */ +#define SAML21E ( \ + SAM_PART_IS_DEFINED(SAML21E18A) || \ + SAM_PART_IS_DEFINED(SAML21E15B) || \ + SAM_PART_IS_DEFINED(SAML21E16B) || \ + SAM_PART_IS_DEFINED(SAML21E17B) || \ + SAM_PART_IS_DEFINED(SAML21E18B) \ + ) + +#define SAML21G ( \ + SAM_PART_IS_DEFINED(SAML21G18A) || \ + SAM_PART_IS_DEFINED(SAML21G16B) || \ + SAM_PART_IS_DEFINED(SAML21G17B) || \ + SAM_PART_IS_DEFINED(SAML21G18B) \ + ) + +#define SAML21J ( \ + SAM_PART_IS_DEFINED(SAML21J18A) || \ + SAM_PART_IS_DEFINED(SAML21J16B) || \ + SAM_PART_IS_DEFINED(SAML21J17B) || \ + SAM_PART_IS_DEFINED(SAML21J18B) \ + ) + +/* Group for SAML21 A variant: SAML21[E/G/J][18]A */ +#define SAML21XXXA ( \ + SAM_PART_IS_DEFINED(SAML21E18A) || \ + SAM_PART_IS_DEFINED(SAML21G18A) || \ + SAM_PART_IS_DEFINED(SAML21J18A) \ + ) + +/* Group for SAML21 B variant: SAML21[E/G/J][15/16/1718]B */ +#define SAML21XXXB ( \ + SAM_PART_IS_DEFINED(SAML21E15B) || \ + SAM_PART_IS_DEFINED(SAML21E16B) || \ + SAM_PART_IS_DEFINED(SAML21E17B) || \ + SAM_PART_IS_DEFINED(SAML21E18B) || \ + SAM_PART_IS_DEFINED(SAML21G16B) || \ + SAM_PART_IS_DEFINED(SAML21G17B) || \ + SAM_PART_IS_DEFINED(SAML21G18B) || \ + SAM_PART_IS_DEFINED(SAML21J16B) || \ + SAM_PART_IS_DEFINED(SAML21J17B) || \ + SAM_PART_IS_DEFINED(SAML21J18B) \ + ) + +/** @} */ + +/** + * \name SAML22 series + * @{ + */ +#define SAML22N ( \ + SAM_PART_IS_DEFINED(SAML22N16A) || \ + SAM_PART_IS_DEFINED(SAML22N17A) || \ + SAM_PART_IS_DEFINED(SAML22N18A) \ + ) + +#define SAML22G ( \ + SAM_PART_IS_DEFINED(SAML22G16A) || \ + SAM_PART_IS_DEFINED(SAML22G17A) || \ + SAM_PART_IS_DEFINED(SAML22G18A) \ + ) + +#define SAML22J ( \ + SAM_PART_IS_DEFINED(SAML22J16A) || \ + SAM_PART_IS_DEFINED(SAML22J17A) || \ + SAM_PART_IS_DEFINED(SAML22J18A) \ + ) +/** @} */ + +/** + * \name SAMDA1 series + * @{ + */ +#define SAMDA1J ( \ + SAM_PART_IS_DEFINED(SAMDA1J14A) || \ + SAM_PART_IS_DEFINED(SAMDA1J15B) || \ + SAM_PART_IS_DEFINED(SAMDA1J15A) || \ + SAM_PART_IS_DEFINED(SAMDA1J15B) || \ + SAM_PART_IS_DEFINED(SAMDA1J16A) || \ + SAM_PART_IS_DEFINED(SAMDA1J16B) \ + ) + +#define SAMDA1G ( \ + SAM_PART_IS_DEFINED(SAMDA1G14A) || \ + SAM_PART_IS_DEFINED(SAMDA1G14B) || \ + SAM_PART_IS_DEFINED(SAMDA1G15A) || \ + SAM_PART_IS_DEFINED(SAMDA1G15B) || \ + SAM_PART_IS_DEFINED(SAMDA1G16A) || \ + SAM_PART_IS_DEFINED(SAMDA1G16B) \ + ) + +#define SAMDA1E ( \ + SAM_PART_IS_DEFINED(SAMDA1E14A) || \ + SAM_PART_IS_DEFINED(SAMDA1E14B) || \ + SAM_PART_IS_DEFINED(SAMDA1E15A) || \ + SAM_PART_IS_DEFINED(SAMDA1E15B) || \ + SAM_PART_IS_DEFINED(SAMDA1E16A) || \ + SAM_PART_IS_DEFINED(SAMDA1E16B) \ + ) +/** @} */ + +/** + * \name SAMHA1 series + * @{ + */ +#define SAMHA1G ( \ + SAM_PART_IS_DEFINED(SAMHA1G14A) || \ + SAM_PART_IS_DEFINED(SAMHA1G15A) || \ + SAM_PART_IS_DEFINED(SAMHA1G16A) || \ + SAM_PART_IS_DEFINED(SAMHA1G14AB) || \ + SAM_PART_IS_DEFINED(SAMHA1G15AB) || \ + SAM_PART_IS_DEFINED(SAMHA1G16AB) \ + ) + +#define SAMHA1E ( \ + SAM_PART_IS_DEFINED(SAMHA1E14A) || \ + SAM_PART_IS_DEFINED(SAMHA1E15A) || \ + SAM_PART_IS_DEFINED(SAMHA1E16A) || \ + SAM_PART_IS_DEFINED(SAMHA1E14AB) || \ + SAM_PART_IS_DEFINED(SAMHA1E15AB) || \ + SAM_PART_IS_DEFINED(SAMHA1E16AB) \ + ) + +/** @} */ + +/** + * \name SAMHA0 series + * @{ + */ +#define SAMHA0G ( \ + SAM_PART_IS_DEFINED(SAMHA0G14AB) || \ + SAM_PART_IS_DEFINED(SAMHA0G15AB) || \ + SAM_PART_IS_DEFINED(SAMHA0G16AB) \ + ) + +#define SAMHA0E ( \ + SAM_PART_IS_DEFINED(SAMHA0E14AB) || \ + SAM_PART_IS_DEFINED(SAMHA0E15AB) || \ + SAM_PART_IS_DEFINED(SAMHA0E16AB) \ + ) + +/** @} */ + +/** + * \name SAMC20 series + * @{ + */ +#define SAMC20E ( \ + SAM_PART_IS_DEFINED(SAMC20E15A) || \ + SAM_PART_IS_DEFINED(SAMC20E16A) || \ + SAM_PART_IS_DEFINED(SAMC20E17A) || \ + SAM_PART_IS_DEFINED(SAMC20E18A) \ + ) + +#define SAMC20G ( \ + SAM_PART_IS_DEFINED(SAMC20G15A) || \ + SAM_PART_IS_DEFINED(SAMC20G16A) || \ + SAM_PART_IS_DEFINED(SAMC20G17A) || \ + SAM_PART_IS_DEFINED(SAMC20G18A) \ + ) + +#define SAMC20J ( \ + SAM_PART_IS_DEFINED(SAMC20J15A) || \ + SAM_PART_IS_DEFINED(SAMC20J16A) || \ + SAM_PART_IS_DEFINED(SAMC20J17A) || \ + SAM_PART_IS_DEFINED(SAMC20J18A) \ + ) +/** @} */ + +/** + * \name SAMC21 series + * @{ + */ +#define SAMC21E ( \ + SAM_PART_IS_DEFINED(SAMC21E15A) || \ + SAM_PART_IS_DEFINED(SAMC21E16A) || \ + SAM_PART_IS_DEFINED(SAMC21E17A) || \ + SAM_PART_IS_DEFINED(SAMC21E18A) \ + ) + +#define SAMC21G ( \ + SAM_PART_IS_DEFINED(SAMC21G15A) || \ + SAM_PART_IS_DEFINED(SAMC21G16A) || \ + SAM_PART_IS_DEFINED(SAMC21G17A) || \ + SAM_PART_IS_DEFINED(SAMC21G18A) \ + ) + +#define SAMC21J ( \ + SAM_PART_IS_DEFINED(SAMC21J15A) || \ + SAM_PART_IS_DEFINED(SAMC21J16A) || \ + SAM_PART_IS_DEFINED(SAMC21J17A) || \ + SAM_PART_IS_DEFINED(SAMC21J18A) \ + ) +/** @} */ + +/** + * \name SAM4E series + * @{ + */ +#define SAM4E8 ( \ + SAM_PART_IS_DEFINED(SAM4E8C) || \ + SAM_PART_IS_DEFINED(SAM4E8CB) || \ + SAM_PART_IS_DEFINED(SAM4E8E) \ + ) + +#define SAM4E16 ( \ + SAM_PART_IS_DEFINED(SAM4E16C) || \ + SAM_PART_IS_DEFINED(SAM4E16CB) || \ + SAM_PART_IS_DEFINED(SAM4E16E) \ + ) +/** @} */ + +/** + * \name SAM4N series + * @{ + */ +#define SAM4N8 ( \ + SAM_PART_IS_DEFINED(SAM4N8A) || \ + SAM_PART_IS_DEFINED(SAM4N8B) || \ + SAM_PART_IS_DEFINED(SAM4N8C) \ + ) + +#define SAM4N16 ( \ + SAM_PART_IS_DEFINED(SAM4N16B) || \ + SAM_PART_IS_DEFINED(SAM4N16C) \ + ) +/** @} */ + +/** + * \name SAM4C series + * @{ + */ +#define SAM4C4_0 ( \ + SAM_PART_IS_DEFINED(SAM4C4C_0) \ + ) + +#define SAM4C4_1 ( \ + SAM_PART_IS_DEFINED(SAM4C4C_1) \ + ) + +#define SAM4C4 (SAM4C4_0 || SAM4C4_1) + +#define SAM4C8_0 ( \ + SAM_PART_IS_DEFINED(SAM4C8C_0) \ + ) + +#define SAM4C8_1 ( \ + SAM_PART_IS_DEFINED(SAM4C8C_1) \ + ) + +#define SAM4C8 (SAM4C8_0 || SAM4C8_1) + +#define SAM4C16_0 ( \ + SAM_PART_IS_DEFINED(SAM4C16C_0) \ + ) + +#define SAM4C16_1 ( \ + SAM_PART_IS_DEFINED(SAM4C16C_1) \ + ) + +#define SAM4C16 (SAM4C16_0 || SAM4C16_1) + +#define SAM4C32_0 ( \ + SAM_PART_IS_DEFINED(SAM4C32C_0) ||\ + SAM_PART_IS_DEFINED(SAM4C32E_0) \ + ) + +#define SAM4C32_1 ( \ + SAM_PART_IS_DEFINED(SAM4C32C_1) ||\ + SAM_PART_IS_DEFINED(SAM4C32E_1) \ + ) + + +#define SAM4C32 (SAM4C32_0 || SAM4C32_1) + +/** @} */ + +/** + * \name SAM4CM series + * @{ + */ +#define SAM4CMP8_0 ( \ + SAM_PART_IS_DEFINED(SAM4CMP8C_0) \ + ) + +#define SAM4CMP8_1 ( \ + SAM_PART_IS_DEFINED(SAM4CMP8C_1) \ + ) + +#define SAM4CMP8 (SAM4CMP8_0 || SAM4CMP8_1) + +#define SAM4CMP16_0 ( \ + SAM_PART_IS_DEFINED(SAM4CMP16C_0) \ + ) + +#define SAM4CMP16_1 ( \ + SAM_PART_IS_DEFINED(SAM4CMP16C_1) \ + ) + +#define SAM4CMP16 (SAM4CMP16_0 || SAM4CMP16_1) + +#define SAM4CMP32_0 ( \ + SAM_PART_IS_DEFINED(SAM4CMP32C_0) \ + ) + +#define SAM4CMP32_1 ( \ + SAM_PART_IS_DEFINED(SAM4CMP32C_1) \ + ) + +#define SAM4CMP32 (SAM4CMP32_0 || SAM4CMP32_1) + +#define SAM4CMS4_0 ( \ + SAM_PART_IS_DEFINED(SAM4CMS4C_0) \ + ) + +#define SAM4CMS4_1 ( \ + SAM_PART_IS_DEFINED(SAM4CMS4C_1) \ + ) + +#define SAM4CMS4 (SAM4CMS4_0 || SAM4CMS4_1) + +#define SAM4CMS8_0 ( \ + SAM_PART_IS_DEFINED(SAM4CMS8C_0) \ + ) + +#define SAM4CMS8_1 ( \ + SAM_PART_IS_DEFINED(SAM4CMS8C_1) \ + ) + +#define SAM4CMS8 (SAM4CMS8_0 || SAM4CMS8_1) + +#define SAM4CMS16_0 ( \ + SAM_PART_IS_DEFINED(SAM4CMS16C_0) \ + ) + +#define SAM4CMS16_1 ( \ + SAM_PART_IS_DEFINED(SAM4CMS16C_1) \ + ) + +#define SAM4CMS16 (SAM4CMS16_0 || SAM4CMS16_1) + +#define SAM4CMS32_0 ( \ + SAM_PART_IS_DEFINED(SAM4CMS32C_0) \ + ) + +#define SAM4CMS32_1 ( \ + SAM_PART_IS_DEFINED(SAM4CMS32C_1) \ + ) + +#define SAM4CMS32 (SAM4CMS32_0 || SAM4CMS32_1) + +/** @} */ + +/** + * \name SAM4CP series + * @{ + */ +#define SAM4CP16_0 ( \ + SAM_PART_IS_DEFINED(SAM4CP16B_0) \ + ) + +#define SAM4CP16_1 ( \ + SAM_PART_IS_DEFINED(SAM4CP16B_1) \ + ) + +#define SAM4CP16 (SAM4CP16_0 || SAM4CP16_1) +/** @} */ + +/** + * \name SAMG series + * @{ + */ +#define SAMG51 ( \ + SAM_PART_IS_DEFINED(SAMG51G18) \ + ) + +#define SAMG53 ( \ + SAM_PART_IS_DEFINED(SAMG53G19) ||\ + SAM_PART_IS_DEFINED(SAMG53N19) \ + ) + +#define SAMG54 ( \ + SAM_PART_IS_DEFINED(SAMG54G19) ||\ + SAM_PART_IS_DEFINED(SAMG54J19) ||\ + SAM_PART_IS_DEFINED(SAMG54N19) \ + ) + +#define SAMG55 ( \ + SAM_PART_IS_DEFINED(SAMG55G18) ||\ + SAM_PART_IS_DEFINED(SAMG55G19) ||\ + SAM_PART_IS_DEFINED(SAMG55J18) ||\ + SAM_PART_IS_DEFINED(SAMG55J19) ||\ + SAM_PART_IS_DEFINED(SAMG55N19) \ + ) +/** @} */ + +/** + * \name SAMV71 series + * @{ + */ +#define SAMV71J ( \ + SAM_PART_IS_DEFINED(SAMV71J19) || \ + SAM_PART_IS_DEFINED(SAMV71J20) || \ + SAM_PART_IS_DEFINED(SAMV71J21) \ + ) + +#define SAMV71JB ( \ + SAM_PART_IS_DEFINED(SAMV71J19B) || \ + SAM_PART_IS_DEFINED(SAMV71J20B) || \ + SAM_PART_IS_DEFINED(SAMV71J21B) \ + ) + +#define SAMV71N ( \ + SAM_PART_IS_DEFINED(SAMV71N19) || \ + SAM_PART_IS_DEFINED(SAMV71N20) || \ + SAM_PART_IS_DEFINED(SAMV71N21) \ + ) + +#define SAMV71NB ( \ + SAM_PART_IS_DEFINED(SAMV71N19B) || \ + SAM_PART_IS_DEFINED(SAMV71N20B) || \ + SAM_PART_IS_DEFINED(SAMV71N21B) \ + ) + +#define SAMV71Q ( \ + SAM_PART_IS_DEFINED(SAMV71Q19) || \ + SAM_PART_IS_DEFINED(SAMV71Q20) || \ + SAM_PART_IS_DEFINED(SAMV71Q21) \ + ) + +#define SAMV71QB ( \ + SAM_PART_IS_DEFINED(SAMV71Q19B) || \ + SAM_PART_IS_DEFINED(SAMV71Q20B) || \ + SAM_PART_IS_DEFINED(SAMV71Q21B) \ + ) + +/** @} */ + +/** + * \name SAMV70 series + * @{ + */ +#define SAMV70J ( \ + SAM_PART_IS_DEFINED(SAMV70J19) || \ + SAM_PART_IS_DEFINED(SAMV70J20) \ + ) + +#define SAMV70JB ( \ + SAM_PART_IS_DEFINED(SAMV70J19B) || \ + SAM_PART_IS_DEFINED(SAMV70J20B) \ + ) + +#define SAMV70N ( \ + SAM_PART_IS_DEFINED(SAMV70N19) || \ + SAM_PART_IS_DEFINED(SAMV70N20) \ + ) + +#define SAMV70NB ( \ + SAM_PART_IS_DEFINED(SAMV70N19B) || \ + SAM_PART_IS_DEFINED(SAMV70N20B) \ + ) + +#define SAMV70Q ( \ + SAM_PART_IS_DEFINED(SAMV70Q19) || \ + SAM_PART_IS_DEFINED(SAMV70Q20) \ + ) +#define SAMV70QB ( \ + SAM_PART_IS_DEFINED(SAMV70Q19B) || \ + SAM_PART_IS_DEFINED(SAMV70Q20B) \ + ) +/** @} */ + +/** + * \name SAMS70 series + * @{ + */ +#define SAMS70J ( \ + SAM_PART_IS_DEFINED(SAMS70J19) || \ + SAM_PART_IS_DEFINED(SAMS70J20) || \ + SAM_PART_IS_DEFINED(SAMS70J21) \ + ) + +#define SAMS70JB ( \ + SAM_PART_IS_DEFINED(SAMS70J19B) || \ + SAM_PART_IS_DEFINED(SAMS70J20B) || \ + SAM_PART_IS_DEFINED(SAMS70J21B) \ + ) + +#define SAMS70N ( \ + SAM_PART_IS_DEFINED(SAMS70N19) || \ + SAM_PART_IS_DEFINED(SAMS70N20) || \ + SAM_PART_IS_DEFINED(SAMS70N21) \ + ) + +#define SAMS70NB ( \ + SAM_PART_IS_DEFINED(SAMS70N19B) || \ + SAM_PART_IS_DEFINED(SAMS70N20B) || \ + SAM_PART_IS_DEFINED(SAMS70N21B) \ + ) + +#define SAMS70Q ( \ + SAM_PART_IS_DEFINED(SAMS70Q19) || \ + SAM_PART_IS_DEFINED(SAMS70Q20) || \ + SAM_PART_IS_DEFINED(SAMS70Q21) \ + ) + +#define SAMS70QB ( \ + SAM_PART_IS_DEFINED(SAMS70Q19B) || \ + SAM_PART_IS_DEFINED(SAMS70Q20B) || \ + SAM_PART_IS_DEFINED(SAMS70Q21B) \ + ) +/** @} */ + +/** + * \name SAME70 series + * @{ + */ +#define SAME70J ( \ + SAM_PART_IS_DEFINED(SAME70J19) || \ + SAM_PART_IS_DEFINED(SAME70J20) || \ + SAM_PART_IS_DEFINED(SAME70J21) \ + ) + +#define SAME70JB ( \ + SAM_PART_IS_DEFINED(SAME70J19B) || \ + SAM_PART_IS_DEFINED(SAME70J20B) || \ + SAM_PART_IS_DEFINED(SAME70J21B) \ + ) + +#define SAME70N ( \ + SAM_PART_IS_DEFINED(SAME70N19) || \ + SAM_PART_IS_DEFINED(SAME70N20) || \ + SAM_PART_IS_DEFINED(SAME70N21) \ + ) + +#define SAME70NB ( \ + SAM_PART_IS_DEFINED(SAME70N19B) || \ + SAM_PART_IS_DEFINED(SAME70N20B) || \ + SAM_PART_IS_DEFINED(SAME70N21B) \ + ) + +#define SAME70Q ( \ + SAM_PART_IS_DEFINED(SAME70Q19) || \ + SAM_PART_IS_DEFINED(SAME70Q20) || \ + SAM_PART_IS_DEFINED(SAME70Q21) \ + ) + +#define SAME70QB ( \ + SAM_PART_IS_DEFINED(SAME70Q19B) || \ + SAM_PART_IS_DEFINED(SAME70Q20B) || \ + SAM_PART_IS_DEFINED(SAME70Q21B) \ + ) +/** @} */ + +/** + * \name SAM families + * @{ + */ +/** SAM3S Family */ +#define SAM3S (SAM3S1 || SAM3S2 || SAM3S4 || SAM3S8 || SAM3SD8) + +/** SAM3U Family */ +#define SAM3U (SAM3U1 || SAM3U2 || SAM3U4) + +/** SAM3N Family */ +#define SAM3N (SAM3N00 || SAM3N0 || SAM3N1 || SAM3N2 || SAM3N4) + +/** SAM3XA Family */ +#define SAM3XA (SAM3X4 || SAM3X8 || SAM3A4 || SAM3A8) + +/** SAM4S Family */ +#define SAM4S (SAM4S2 || SAM4S4 || SAM4S8 || SAM4S16 || SAM4SA16 || SAM4SD16 || SAM4SD32) + +/** SAM4L Family */ +#define SAM4L (SAM4LS || SAM4LC) + +/** SAMD20 Family */ +#define SAMD20 (SAMD20J || SAMD20G || SAMD20E) + +/** SAMD21 Family */ +#define SAMD21 (SAMD21J || SAMD21G || SAMD21E) + +/** SAMD09 Family */ +#define SAMD09 (SAMD09C || SAMD09D) + +/** SAMD10 Family */ +#define SAMD10 (SAMD10C || SAMD10DS || SAMD10DM || SAMD10DU) + +/** SAMD11 Family */ +#define SAMD11 (SAMD11C || SAMD11DS || SAMD11DM || SAMD11DU) + +/** SAMDA1 Family */ +#define SAMDA1 (SAMDA1J || SAMDA1G || SAMDA1E) + +/** SAMHA1 Family */ +#define SAMHA1 (SAMHA1G || SAMHA1E) + +/** SAMHA0 Family */ +#define SAMHA0 (SAMHA0G || SAMHA0E) + +/** SAMD Family */ +#define SAMD (SAMD20 || SAMD21 || SAMD09 || SAMD10 || SAMD11 || SAMDA1) + +/** SAMR21 Family */ +#define SAMR21 (SAMR21G || SAMR21E) + +/** SAMR30 Family */ +#define SAMR30 (SAMR30G || SAMR30E) + +/** SAMR34 Family */ +#define SAMR34 (SAMR34J) + +/** SAMR35 Family */ +#define SAMR35 (SAMR35J) + +/** SAMB11 Family */ +#define SAMB11 (SAMB11G || BTLC1000) + +/** SAML21 Family */ +#define SAML21 (SAML21J || SAML21G || SAML21E) + +/** SAML22 Family */ +#define SAML22 (SAML22J || SAML22G || SAML22N) +/** SAMC20 Family */ +#define SAMC20 (SAMC20J || SAMC20G || SAMC20E) + +/** SAMC21 Family */ +#define SAMC21 (SAMC21J || SAMC21G || SAMC21E) + +/** SAM4E Family */ +#define SAM4E (SAM4E8 || SAM4E16) + +/** SAM4N Family */ +#define SAM4N (SAM4N8 || SAM4N16) + +/** SAM4C Family */ +#define SAM4C_0 (SAM4C4_0 || SAM4C8_0 || SAM4C16_0 || SAM4C32_0) +#define SAM4C_1 (SAM4C4_1 || SAM4C8_1 || SAM4C16_1 || SAM4C32_1) +#define SAM4C (SAM4C4 || SAM4C8 || SAM4C16 || SAM4C32) + +/** SAM4CM Family */ +#define SAM4CM_0 (SAM4CMP8_0 || SAM4CMP16_0 || SAM4CMP32_0 || \ + SAM4CMS4_0 || SAM4CMS8_0 || SAM4CMS16_0 || SAM4CMS32_0) +#define SAM4CM_1 (SAM4CMP8_1 || SAM4CMP16_1 || SAM4CMP32_1 || \ + SAM4CMS4_1 || SAM4CMS8_1 || SAM4CMS16_1 || SAM4CMS32_1) +#define SAM4CM (SAM4CMP8 || SAM4CMP16 || SAM4CMP32 || \ + SAM4CMS4 || SAM4CMS8 || SAM4CMS16 || SAM4CMS32) + +/** SAM4CP Family */ +#define SAM4CP_0 (SAM4CP16_0) +#define SAM4CP_1 (SAM4CP16_1) +#define SAM4CP (SAM4CP16) + +/** SAMG Family */ +#define SAMG (SAMG51 || SAMG53 || SAMG54 || SAMG55) + +/** SAMB Family */ +#define SAMB (SAMB11) + +/** SAMV71 Family */ +#define SAMV71 (SAMV71J || SAMV71N || SAMV71Q || SAMV71JB || SAMV71NB || SAMV71QB) +#define SAMV71B (SAMV71JB || SAMV71NB || SAMV71QB) + +/** SAMV70 Family */ +#define SAMV70 (SAMV70J || SAMV70N || SAMV70Q || SAMV70JB || SAMV70NB || SAMV70QB) +#define SAMV70B (SAMV70JB || SAMV70NB || SAMV70QB) + +/** SAME70 Family */ +#define SAME70 (SAME70J || SAME70N || SAME70Q || SAME70JB || SAME70NB || SAME70QB) +#define SAME70B (SAME70JB || SAME70NB || SAME70QB) + +/** SAMS70 Family */ +#define SAMS70 (SAMS70J || SAMS70N || SAMS70Q || SAMS70JB || SAMS70NB || SAMS70QB) +#define SAMS70B (SAMS70JB || SAMS70NB || SAMS70QB) + +/** SAM0 product line (cortex-m0+) */ +#define SAM0 (SAMD20 || SAMD21 || SAMR21 || SAMD10 || SAMD11 || SAML21 ||\ + SAMDA1 || SAMC20 || SAMC21 || SAML22 || SAMD09 || SAMR30 || SAMHA1 ||\ + SAMHA0 || SAMR34 || SAMR35) + +/** @} */ + +/** SAM product line */ +#define SAM (SAM3S || SAM3U || SAM3N || SAM3XA || SAM4S || SAM4L || SAM4E || \ + SAM0 || SAM4N || SAM4C || SAM4CM || SAM4CP || SAMG || SAMV71 || SAMV70 || SAME70 || SAMS70) + +/** @} */ + +/** @} */ + +/** @} */ + +#endif /* ATMEL_PARTS_H */ diff --git a/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/common2/services/delay/delay.h b/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/common2/services/delay/delay.h new file mode 100644 index 0000000..ad7a533 --- /dev/null +++ b/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/common2/services/delay/delay.h @@ -0,0 +1,91 @@ +/** + * \file + * + * \brief Common Delay Service + * + * Copyright (c) 2013-2018 Microchip Technology Inc. and its subsidiaries. + * + * \asf_license_start + * + * \page License + * + * Subject to your compliance with these terms, you may use Microchip + * software and any derivatives exclusively with Microchip products. + * It is your responsibility to comply with third party license terms applicable + * to your use of third party software (including open source software) that + * may accompany Microchip software. + * + * THIS SOFTWARE IS SUPPLIED BY MICROCHIP "AS IS". NO WARRANTIES, + * WHETHER EXPRESS, IMPLIED OR STATUTORY, APPLY TO THIS SOFTWARE, + * INCLUDING ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, + * AND FITNESS FOR A PARTICULAR PURPOSE. IN NO EVENT WILL MICROCHIP BE + * LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL OR CONSEQUENTIAL + * LOSS, DAMAGE, COST OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE + * SOFTWARE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE + * POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT + * ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY + * RELATED TO THIS SOFTWARE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, + * THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THIS SOFTWARE. + * + * \asf_license_stop + * + */ +/* + * Support and FAQ: visit Microchip Support + */ +#ifndef DELAY_H_INCLUDED +#define DELAY_H_INCLUDED + +#ifdef __cplusplus +extern "C" { +#endif + +/** + * @defgroup group_common_services_delay Busy-Wait Delay Routines + * + * This module provides simple loop-based delay routines for those + * applications requiring a brief wait during execution. Common for + * API ver. 2. + * + * @{ + */ + +#ifdef SYSTICK_MODE +#include "sam0/systick_counter.h" +#endif +#ifdef CYCLE_MODE +#include "sam0/cycle_counter.h" +#endif + +void delay_init(void); + +/** + * \def delay_s + * \brief Delay in at least specified number of seconds. + * \param delay Delay in seconds + */ +#define delay_s(delay) ((delay) ? cpu_delay_s(delay) : cpu_delay_us(1)) + +/** + * \def delay_ms + * \brief Delay in at least specified number of milliseconds. + * \param delay Delay in milliseconds + */ +#define delay_ms(delay) ((delay) ? cpu_delay_ms(delay) : cpu_delay_us(1)) + +/** + * \def delay_us + * \brief Delay in at least specified number of microseconds. + * \param delay Delay in microseconds + */ +#define delay_us(delay) ((delay) ? cpu_delay_us(delay) : cpu_delay_us(1)) + +#ifdef __cplusplus +} +#endif + +/** + * @} + */ + +#endif /* DELAY_H_INCLUDED */ diff --git a/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/common2/services/delay/sam0/systick_counter.c b/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/common2/services/delay/sam0/systick_counter.c new file mode 100644 index 0000000..736d052 --- /dev/null +++ b/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/common2/services/delay/sam0/systick_counter.c @@ -0,0 +1,86 @@ +/** + * \file + * + * \brief ARM functions for busy-wait delay loops + * + * Copyright (c) 2014-2018 Microchip Technology Inc. and its subsidiaries. + * + * \asf_license_start + * + * \page License + * + * Subject to your compliance with these terms, you may use Microchip + * software and any derivatives exclusively with Microchip products. + * It is your responsibility to comply with third party license terms applicable + * to your use of third party software (including open source software) that + * may accompany Microchip software. + * + * THIS SOFTWARE IS SUPPLIED BY MICROCHIP "AS IS". NO WARRANTIES, + * WHETHER EXPRESS, IMPLIED OR STATUTORY, APPLY TO THIS SOFTWARE, + * INCLUDING ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, + * AND FITNESS FOR A PARTICULAR PURPOSE. IN NO EVENT WILL MICROCHIP BE + * LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL OR CONSEQUENTIAL + * LOSS, DAMAGE, COST OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE + * SOFTWARE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE + * POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT + * ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY + * RELATED TO THIS SOFTWARE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, + * THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THIS SOFTWARE. + * + * \asf_license_stop + * + */ +/* + * Support and FAQ: visit Microchip Support + */ + +#include "delay.h" + +/** + * Value used to calculate ms delay. Default to be used with a 8MHz clock; + */ +static uint32_t cycles_per_ms = 8000000UL / 1000; +static uint32_t cycles_per_us = 8000000UL / 1000000; + +/** + * \brief Initialize the delay driver. + * + * This must be called during start up to initialize the delay routine with + * the current used main clock. It must run any time the main CPU clock is changed. + */ +void delay_init(void) +{ + cycles_per_ms = system_gclk_gen_get_hz(0); + cycles_per_ms /= 1000; + cycles_per_us = cycles_per_ms / 1000; + + SysTick->CTRL = SysTick_CTRL_CLKSOURCE_Msk | SysTick_CTRL_ENABLE_Msk; +} + +/** + * \brief Delay loop to delay at least n number of microseconds + * + * \param n Number of microseconds to wait + */ +void delay_cycles_us( + uint32_t n) +{ + while (n--) { + /* Devide up to blocks of 10u */ + delay_cycles(cycles_per_us); + } +} + +/** + * \brief Delay loop to delay at least n number of milliseconds + * + * \param n Number of milliseconds to wait + */ +void delay_cycles_ms( + uint32_t n) +{ + while (n--) { + /* Devide up to blocks of 1ms */ + delay_cycles(cycles_per_ms); + } +} diff --git a/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/common2/services/delay/sam0/systick_counter.h b/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/common2/services/delay/sam0/systick_counter.h new file mode 100644 index 0000000..3f37b9f --- /dev/null +++ b/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/common2/services/delay/sam0/systick_counter.h @@ -0,0 +1,103 @@ +/** + * \file + * + * \brief ARM functions for busy-wait delay loops + * + * Copyright (c) 2014-2018 Microchip Technology Inc. and its subsidiaries. + * + * \asf_license_start + * + * \page License + * + * Subject to your compliance with these terms, you may use Microchip + * software and any derivatives exclusively with Microchip products. + * It is your responsibility to comply with third party license terms applicable + * to your use of third party software (including open source software) that + * may accompany Microchip software. + * + * THIS SOFTWARE IS SUPPLIED BY MICROCHIP "AS IS". NO WARRANTIES, + * WHETHER EXPRESS, IMPLIED OR STATUTORY, APPLY TO THIS SOFTWARE, + * INCLUDING ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, + * AND FITNESS FOR A PARTICULAR PURPOSE. IN NO EVENT WILL MICROCHIP BE + * LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL OR CONSEQUENTIAL + * LOSS, DAMAGE, COST OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE + * SOFTWARE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE + * POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT + * ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY + * RELATED TO THIS SOFTWARE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, + * THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THIS SOFTWARE. + * + * \asf_license_stop + * + */ +/* + * Support and FAQ: visit Microchip Support + */ +#ifndef CYCLE_COUNTER_H_INCLUDED +#define CYCLE_COUNTER_H_INCLUDED + +#include +#include + +#ifdef __cplusplus +extern "C" { +#endif + +/** + * \name Convenience functions for busy-wait delay loops + * + * @{ + */ + +/** + * \brief Delay loop to delay n number of cycles + * Delay program execution for at least the specified number of CPU cycles. + * + * \param n Number of cycles to delay + */ +static inline void delay_cycles( + const uint32_t n) +{ + if (n > 0) { + SysTick->LOAD = n; + SysTick->VAL = 0; + + while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk)) { + }; + } +} + +void delay_cycles_us(uint32_t n); + +void delay_cycles_ms(uint32_t n); + +/** + * \brief Delay program execution for at least the specified number of microseconds. + * + * \param delay number of microseconds to wait + */ +#define cpu_delay_us(delay) delay_cycles_us(delay) + +/** + * \brief Delay program execution for at least the specified number of milliseconds. + * + * \param delay number of milliseconds to wait + */ +#define cpu_delay_ms(delay) delay_cycles_ms(delay) + +/** + * \brief Delay program execution for at least the specified number of seconds. + * + * \param delay number of seconds to wait + */ +#define cpu_delay_s(delay) delay_cycles_ms(1000 * delay) + +/** + * @} + */ + +#ifdef __cplusplus +} +#endif + +#endif /* CYCLE_COUNTER_H_INCLUDED */ diff --git a/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/boards/samd21_xplained_pro/board_init.c b/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/boards/samd21_xplained_pro/board_init.c new file mode 100644 index 0000000..2d36580 --- /dev/null +++ b/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/boards/samd21_xplained_pro/board_init.c @@ -0,0 +1,80 @@ +/** + * \file + * + * \brief SAM D21 Xplained Pro board initialization + * + * Copyright (c) 2013-2018 Microchip Technology Inc. and its subsidiaries. + * + * \asf_license_start + * + * \page License + * + * Subject to your compliance with these terms, you may use Microchip + * software and any derivatives exclusively with Microchip products. + * It is your responsibility to comply with third party license terms applicable + * to your use of third party software (including open source software) that + * may accompany Microchip software. + * + * THIS SOFTWARE IS SUPPLIED BY MICROCHIP "AS IS". NO WARRANTIES, + * WHETHER EXPRESS, IMPLIED OR STATUTORY, APPLY TO THIS SOFTWARE, + * INCLUDING ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, + * AND FITNESS FOR A PARTICULAR PURPOSE. IN NO EVENT WILL MICROCHIP BE + * LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL OR CONSEQUENTIAL + * LOSS, DAMAGE, COST OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE + * SOFTWARE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE + * POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT + * ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY + * RELATED TO THIS SOFTWARE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, + * THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THIS SOFTWARE. + * + * \asf_license_stop + * + */ +/* + * Support and FAQ: visit Microchip Support + */ + +#include +#include +#include +#include + +#if defined(__GNUC__) +void board_init(void) WEAK __attribute__((alias("system_board_init"))); +#elif defined(__ICCARM__) +void board_init(void); +# pragma weak board_init=system_board_init +#endif + +void system_board_init(void) +{ + struct port_config pin_conf; + port_get_config_defaults(&pin_conf); + + /* Configure LEDs as outputs, turn them off */ + pin_conf.direction = PORT_PIN_DIR_OUTPUT; + port_pin_set_config(LED_0_PIN, &pin_conf); + port_pin_set_output_level(LED_0_PIN, LED_0_INACTIVE); + + /* Set buttons as inputs */ + pin_conf.direction = PORT_PIN_DIR_INPUT; + pin_conf.input_pull = PORT_PIN_PULL_UP; + port_pin_set_config(BUTTON_0_PIN, &pin_conf); + +#ifdef CONF_BOARD_AT86RFX + port_get_config_defaults(&pin_conf); + pin_conf.direction = PORT_PIN_DIR_OUTPUT; + port_pin_set_config(AT86RFX_SPI_SCK, &pin_conf); + port_pin_set_config(AT86RFX_SPI_MOSI, &pin_conf); + port_pin_set_config(AT86RFX_SPI_CS, &pin_conf); + port_pin_set_config(AT86RFX_RST_PIN, &pin_conf); + port_pin_set_config(AT86RFX_SLP_PIN, &pin_conf); + port_pin_set_output_level(AT86RFX_SPI_SCK, true); + port_pin_set_output_level(AT86RFX_SPI_MOSI, true); + port_pin_set_output_level(AT86RFX_SPI_CS, true); + port_pin_set_output_level(AT86RFX_RST_PIN, true); + port_pin_set_output_level(AT86RFX_SLP_PIN, true); + pin_conf.direction = PORT_PIN_DIR_INPUT; + port_pin_set_config(AT86RFX_SPI_MISO, &pin_conf); +#endif +} diff --git a/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/boards/samd21_xplained_pro/samd21_xplained_pro.h b/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/boards/samd21_xplained_pro/samd21_xplained_pro.h new file mode 100644 index 0000000..f166cde --- /dev/null +++ b/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/boards/samd21_xplained_pro/samd21_xplained_pro.h @@ -0,0 +1,699 @@ +/** + * \file + * + * \brief SAM D21 Xplained Pro board definition + * + * Copyright (c) 2014-2018 Microchip Technology Inc. and its subsidiaries. + * + * \asf_license_start + * + * \page License + * + * Subject to your compliance with these terms, you may use Microchip + * software and any derivatives exclusively with Microchip products. + * It is your responsibility to comply with third party license terms applicable + * to your use of third party software (including open source software) that + * may accompany Microchip software. + * + * THIS SOFTWARE IS SUPPLIED BY MICROCHIP "AS IS". NO WARRANTIES, + * WHETHER EXPRESS, IMPLIED OR STATUTORY, APPLY TO THIS SOFTWARE, + * INCLUDING ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, + * AND FITNESS FOR A PARTICULAR PURPOSE. IN NO EVENT WILL MICROCHIP BE + * LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL OR CONSEQUENTIAL + * LOSS, DAMAGE, COST OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE + * SOFTWARE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE + * POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT + * ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY + * RELATED TO THIS SOFTWARE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, + * THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THIS SOFTWARE. + * + * \asf_license_stop + * + */ +/* + * Support and FAQ: visit Microchip Support + */ + +#ifndef SAMD21_XPLAINED_PRO_H_INCLUDED +#define SAMD21_XPLAINED_PRO_H_INCLUDED + +#include +#include + +#ifdef __cplusplus +extern "C" { +#endif + +/** + * \ingroup group_common_boards + * \defgroup samd21_xplained_pro_group SAM D21 Xplained Pro board + * + * @{ + */ + +void system_board_init(void); + +/** + * \defgroup samd21_xplained_pro_features_group Features + * + * Symbols that describe features and capabilities of the board. + * + * @{ + */ + +/** Name string macro */ +#define BOARD_NAME "SAMD21_XPLAINED_PRO" + +/** \name Resonator definitions + * @{ */ +#define BOARD_FREQ_SLCK_XTAL (32768U) +#define BOARD_FREQ_SLCK_BYPASS (32768U) +#define BOARD_FREQ_MAINCK_XTAL 0 /* Not Mounted */ +#define BOARD_FREQ_MAINCK_BYPASS 0 /* Not Mounted */ +#define BOARD_MCK CHIP_FREQ_CPU_MAX +#define BOARD_OSC_STARTUP_US 15625 +/** @} */ + +/** \name LED0 definitions + * @{ */ +#define LED0_PIN PIN_PB30 +#define LED0_ACTIVE false +#define LED0_INACTIVE !LED0_ACTIVE +/** @} */ + +/** \name SW0 definitions + * @{ */ +#define SW0_PIN PIN_PA15 +#define SW0_ACTIVE false +#define SW0_INACTIVE !SW0_ACTIVE +#define SW0_EIC_PIN PIN_PA15A_EIC_EXTINT15 +#define SW0_EIC_MUX MUX_PA15A_EIC_EXTINT15 +#define SW0_EIC_PINMUX PINMUX_PA15A_EIC_EXTINT15 +#define SW0_EIC_LINE 15 +/** @} */ + +/** + * \name LED #0 definitions + * + * Wrapper macros for LED0, to ensure common naming across all Xplained Pro + * boards. + * + * @{ */ +#define LED_0_NAME "LED0 (yellow)" +#define LED_0_PIN LED0_PIN +#define LED_0_ACTIVE LED0_ACTIVE +#define LED_0_INACTIVE LED0_INACTIVE +#define LED0_GPIO LED0_PIN +#define LED0 LED0_PIN + +#define LED_0_PWM4CTRL_MODULE TCC0 +#define LED_0_PWM4CTRL_CHANNEL 0 +#define LED_0_PWM4CTRL_OUTPUT 0 +#define LED_0_PWM4CTRL_PIN PIN_PB30E_TCC0_WO0 +#define LED_0_PWM4CTRL_MUX MUX_PB30E_TCC0_WO0 +#define LED_0_PWM4CTRL_PINMUX PINMUX_PB30E_TCC0_WO0 +/** @} */ + +/** Number of on-board LEDs */ +#define LED_COUNT 1 + +/** + * \name Serialflash definitions + * + * On board Serialflash definitions. + * + * @{ */ +#define SERIALFLASH_SPI_MODULE SERCOM5 +#define SERIALFLASH_SPI_MUX_SETTING SPI_SIGNAL_MUX_SETTING_E +#define SERIALFLASH_SPI_PINMUX_PAD0 PINMUX_PB16C_SERCOM5_PAD0 +#define SERIALFLASH_SPI_PINMUX_PAD1 PINMUX_UNUSED +#define SERIALFLASH_SPI_PINMUX_PAD2 PINMUX_PB22D_SERCOM5_PAD2 +#define SERIALFLASH_SPI_PINMUX_PAD3 PINMUX_PB23D_SERCOM5_PAD3 +#define SERIALFLASH_SPI_CS PIN_PA13 +/** @} */ + +/** + * \name Button #0 definitions + * + * Wrapper macros for SW0, to ensure common naming across all Xplained Pro + * boards. + * + * @{ */ +#define BUTTON_0_NAME "SW0" +#define BUTTON_0_PIN SW0_PIN +#define BUTTON_0_ACTIVE SW0_ACTIVE +#define BUTTON_0_INACTIVE SW0_INACTIVE +#define BUTTON_0_EIC_PIN SW0_EIC_PIN +#define BUTTON_0_EIC_MUX SW0_EIC_MUX +#define BUTTON_0_EIC_PINMUX SW0_EIC_PINMUX +#define BUTTON_0_EIC_LINE SW0_EIC_LINE +/** @} */ + +/** Number of on-board buttons */ +#define BUTTON_COUNT 1 + +/** \name Extension header #1 pin definitions + * @{ + */ +#define EXT1_PIN_3 PIN_PB00 +#define EXT1_PIN_4 PIN_PB01 +#define EXT1_PIN_5 PIN_PB06 +#define EXT1_PIN_6 PIN_PB07 +#define EXT1_PIN_7 PIN_PB02 +#define EXT1_PIN_8 PIN_PB03 +#define EXT1_PIN_9 PIN_PB04 +#define EXT1_PIN_10 PIN_PB05 +#define EXT1_PIN_11 PIN_PA08 +#define EXT1_PIN_12 PIN_PA09 +#define EXT1_PIN_13 PIN_PB09 +#define EXT1_PIN_14 PIN_PB08 +#define EXT1_PIN_15 PIN_PA05 +#define EXT1_PIN_16 PIN_PA06 +#define EXT1_PIN_17 PIN_PA04 +#define EXT1_PIN_18 PIN_PA07 +/** @} */ + +/** \name Extension header #1 pin definitions by function + * @{ + */ +#define EXT1_PIN_ADC_0 EXT1_PIN_3 +#define EXT1_PIN_ADC_1 EXT1_PIN_4 +#define EXT1_PIN_GPIO_0 EXT1_PIN_5 +#define EXT1_PIN_GPIO_1 EXT1_PIN_6 +#define EXT1_PIN_PWM_0 EXT1_PIN_7 +#define EXT1_PIN_PWM_1 EXT1_PIN_8 +#define EXT1_PIN_IRQ EXT1_PIN_9 +#define EXT1_PIN_I2C_SDA EXT1_PIN_11 +#define EXT1_PIN_I2C_SCL EXT1_PIN_12 +#define EXT1_PIN_UART_RX EXT1_PIN_13 +#define EXT1_PIN_UART_TX EXT1_PIN_14 +#define EXT1_PIN_SPI_SS_1 EXT1_PIN_10 +#define EXT1_PIN_SPI_SS_0 EXT1_PIN_15 +#define EXT1_PIN_SPI_MOSI EXT1_PIN_16 +#define EXT1_PIN_SPI_MISO EXT1_PIN_17 +#define EXT1_PIN_SPI_SCK EXT1_PIN_18 +/** @} */ + +/** \name Extension header #1 ADC definitions + * @{ + */ +#define EXT1_ADC_MODULE ADC +#define EXT1_ADC_0_CHANNEL 8 +#define EXT1_ADC_0_PIN PIN_PB00B_ADC_AIN8 +#define EXT1_ADC_0_MUX MUX_PB00B_ADC_AIN8 +#define EXT1_ADC_0_PINMUX PINMUX_PB00B_ADC_AIN8 +#define EXT1_ADC_1_CHANNEL 9 +#define EXT1_ADC_1_PIN PIN_PB01B_ADC_AIN9 +#define EXT1_ADC_1_MUX MUX_PB01B_ADC_AIN9 +#define EXT1_ADC_1_PINMUX PINMUX_PB01B_ADC_AIN9 +/** @} */ + +/** \name Extension header #1 PWM definitions + * @{ + */ +#define EXT1_PWM_MODULE TC6 +#define EXT1_PWM_0_CHANNEL 0 +#define EXT1_PWM_0_PIN PIN_PB02E_TC6_WO0 +#define EXT1_PWM_0_MUX MUX_PB02E_TC6_WO0 +#define EXT1_PWM_0_PINMUX PINMUX_PB02E_TC6_WO0 +#define EXT1_PWM_1_CHANNEL 1 +#define EXT1_PWM_1_PIN PIN_PB03E_TC6_WO1 +#define EXT1_PWM_1_MUX MUX_PB03E_TC6_WO1 +#define EXT1_PWM_1_PINMUX PINMUX_PB03E_TC6_WO1 +/** @} */ + +/** \name Extension header #1 IRQ/External interrupt definitions + * @{ + */ +#define EXT1_IRQ_MODULE EIC +#define EXT1_IRQ_INPUT 4 +#define EXT1_IRQ_PIN PIN_PB04A_EIC_EXTINT4 +#define EXT1_IRQ_MUX MUX_PB04A_EIC_EXTINT4 +#define EXT1_IRQ_PINMUX PINMUX_PB04A_EIC_EXTINT4 +/** @} */ + +/** \name Extension header #1 I2C definitions + * @{ + */ +#define EXT1_I2C_MODULE SERCOM2 +#define EXT1_I2C_SERCOM_PINMUX_PAD0 PINMUX_PA08D_SERCOM2_PAD0 +#define EXT1_I2C_SERCOM_PINMUX_PAD1 PINMUX_PA09D_SERCOM2_PAD1 +#define EXT1_I2C_SERCOM_DMAC_ID_TX SERCOM2_DMAC_ID_TX +#define EXT1_I2C_SERCOM_DMAC_ID_RX SERCOM2_DMAC_ID_RX +/** @} */ + +/** \name Extension header #1 UART definitions + * @{ + */ +#define EXT1_UART_MODULE SERCOM4 +#define EXT1_UART_SERCOM_MUX_SETTING USART_RX_1_TX_0_XCK_1 +#define EXT1_UART_SERCOM_PINMUX_PAD0 PINMUX_PB08D_SERCOM4_PAD0 +#define EXT1_UART_SERCOM_PINMUX_PAD1 PINMUX_PB09D_SERCOM4_PAD1 +#define EXT1_UART_SERCOM_PINMUX_PAD2 PINMUX_UNUSED +#define EXT1_UART_SERCOM_PINMUX_PAD3 PINMUX_UNUSED +#define EXT1_UART_SERCOM_DMAC_ID_TX SERCOM4_DMAC_ID_TX +#define EXT1_UART_SERCOM_DMAC_ID_RX SERCOM4_DMAC_ID_RX +/** @} */ + +/** \name Extension header #1 SPI definitions + * @{ + */ +#define EXT1_SPI_MODULE SERCOM0 +#define EXT1_SPI_SERCOM_MUX_SETTING SPI_SIGNAL_MUX_SETTING_E +#define EXT1_SPI_SERCOM_PINMUX_PAD0 PINMUX_PA04D_SERCOM0_PAD0 +#define EXT1_SPI_SERCOM_PINMUX_PAD1 PINMUX_PA05D_SERCOM0_PAD1 +#define EXT1_SPI_SERCOM_PINMUX_PAD2 PINMUX_PA06D_SERCOM0_PAD2 +#define EXT1_SPI_SERCOM_PINMUX_PAD3 PINMUX_PA07D_SERCOM0_PAD3 +#define EXT1_SPI_SERCOM_DMAC_ID_TX SERCOM0_DMAC_ID_TX +#define EXT1_SPI_SERCOM_DMAC_ID_RX SERCOM0_DMAC_ID_RX +/** @} */ + +/** \name Extension header #2 pin definitions + * @{ + */ +#define EXT2_PIN_3 PIN_PA10 +#define EXT2_PIN_4 PIN_PA11 +#define EXT2_PIN_5 PIN_PA20 +#define EXT2_PIN_6 PIN_PA21 +#define EXT2_PIN_7 PIN_PB12 +#define EXT2_PIN_8 PIN_PB13 +#define EXT2_PIN_9 PIN_PB14 +#define EXT2_PIN_10 PIN_PB15 +#define EXT2_PIN_11 PIN_PA08 +#define EXT2_PIN_12 PIN_PA09 +#define EXT2_PIN_13 PIN_PB11 +#define EXT2_PIN_14 PIN_PB10 +#define EXT2_PIN_15 PIN_PA17 +#define EXT2_PIN_16 PIN_PA18 +#define EXT2_PIN_17 PIN_PA16 +#define EXT2_PIN_18 PIN_PA19 +/** @} */ + +/** \name Extension header #2 pin definitions by function + * @{ + */ +#define EXT2_PIN_ADC_0 EXT2_PIN_3 +#define EXT2_PIN_ADC_1 EXT2_PIN_4 +#define EXT2_PIN_GPIO_0 EXT2_PIN_5 +#define EXT2_PIN_GPIO_1 EXT2_PIN_6 +#define EXT2_PIN_PWM_0 EXT2_PIN_7 +#define EXT2_PIN_PWM_1 EXT2_PIN_8 +#define EXT2_PIN_IRQ EXT2_PIN_9 +#define EXT2_PIN_I2C_SDA EXT2_PIN_11 +#define EXT2_PIN_I2C_SCL EXT2_PIN_12 +#define EXT2_PIN_UART_RX EXT2_PIN_13 +#define EXT2_PIN_UART_TX EXT2_PIN_14 +#define EXT2_PIN_SPI_SS_1 EXT2_PIN_10 +#define EXT2_PIN_SPI_SS_0 EXT2_PIN_15 +#define EXT2_PIN_SPI_MOSI EXT2_PIN_16 +#define EXT2_PIN_SPI_MISO EXT2_PIN_17 +#define EXT2_PIN_SPI_SCK EXT2_PIN_18 +/** @} */ + +/** \name Extension header #2 ADC definitions + * @{ + */ +#define EXT2_ADC_MODULE ADC +#define EXT2_ADC_0_CHANNEL 18 +#define EXT2_ADC_0_PIN PIN_PA10B_ADC_AIN18 +#define EXT2_ADC_0_MUX MUX_PA10B_ADC_AIN18 +#define EXT2_ADC_0_PINMUX PINMUX_PA10B_ADC_AIN18 +#define EXT2_ADC_1_CHANNEL 19 +#define EXT2_ADC_1_PIN PIN_PA11B_ADC_AIN19 +#define EXT2_ADC_1_MUX MUX_PA11B_ADC_AIN19 +#define EXT2_ADC_1_PINMUX PINMUX_PA11B_ADC_AIN19 +/** @} */ + +/** \name Extension header #2 PWM definitions + * @{ + */ +#define EXT2_PWM_MODULE TC4 +#define EXT2_PWM_0_CHANNEL 0 +#define EXT2_PWM_0_PIN PIN_PB12E_TC4_WO0 +#define EXT2_PWM_0_MUX MUX_PB12E_TC4_WO0 +#define EXT2_PWM_0_PINMUX PINMUX_PB12E_TC4_WO0 +#define EXT2_PWM_1_CHANNEL 1 +#define EXT2_PWM_1_PIN PIN_PB13E_TC4_WO1 +#define EXT2_PWM_1_MUX MUX_PB13E_TC4_WO1 +#define EXT2_PWM_1_PINMUX PINMUX_PB13E_TC4_WO1 +/** @} */ + +/** \name Extension header #2 PWM for Control definitions + * @{ + */ +#define EXT2_PWM4CTRL_MODULE TCC0 +#define EXT2_PWM4CTRL_0_CHANNEL 2 +#define EXT2_PWM4CTRL_0_OUTPUT 6 +#define EXT2_PWM4CTRL_0_PIN PIN_PB12F_TCC0_WO6 +#define EXT2_PWM4CTRL_0_MUX MUX_PB12F_TCC0_WO6 +#define EXT2_PWM4CTRL_0_PINMUX PINMUX_PB12F_TCC0_WO6 +#define EXT2_PWM4CTRL_1_CHANNEL 3 +#define EXT2_PWM4CTRL_1_OUTPUT 7 +#define EXT2_PWM4CTRL_1_PIN PIN_PB13F_TCC0_WO7 +#define EXT2_PWM4CTRL_1_MUX MUX_PB13F_TCC0_WO7 +#define EXT2_PWM4CTRL_1_PINMUX PINMUX_PB13F_TCC0_WO7 +/** @} */ + +/** \name Extension header #2 IRQ/External interrupt definitions + * @{ + */ +#define EXT2_IRQ_MODULE EIC +#define EXT2_IRQ_INPUT 14 +#define EXT2_IRQ_PIN PIN_PB14A_EIC_EXTINT14 +#define EXT2_IRQ_MUX MUX_PB14A_EIC_EXTINT14 +#define EXT2_IRQ_PINMUX PINMUX_PB14A_EIC_EXTINT14 +/** @} */ + + /** \name Extension header #2 I2C definitions + * @{ + */ +#define EXT2_I2C_MODULE SERCOM2 +#define EXT2_I2C_SERCOM_PINMUX_PAD0 PINMUX_PA08D_SERCOM2_PAD0 +#define EXT2_I2C_SERCOM_PINMUX_PAD1 PINMUX_PA09D_SERCOM2_PAD1 +#define EXT2_I2C_SERCOM_DMAC_ID_TX SERCOM2_DMAC_ID_TX +#define EXT2_I2C_SERCOM_DMAC_ID_RX SERCOM2_DMAC_ID_RX +/** @} */ + +/** \name Extension header #2 UART definitions + * @{ + */ +#define EXT2_UART_MODULE SERCOM4 +#define EXT2_UART_SERCOM_MUX_SETTING USART_RX_1_TX_0_XCK_1 +#define EXT2_UART_SERCOM_PINMUX_PAD0 PINMUX_PB12C_SERCOM4_PAD0 +#define EXT2_UART_SERCOM_PINMUX_PAD1 PINMUX_PB13C_SERCOM4_PAD1 +#define EXT2_UART_SERCOM_PINMUX_PAD2 PINMUX_UNUSED +#define EXT2_UART_SERCOM_PINMUX_PAD3 PINMUX_UNUSED +#define EXT2_UART_SERCOM_DMAC_ID_TX SERCOM4_DMAC_ID_TX +#define EXT2_UART_SERCOM_DMAC_ID_RX SERCOM4_DMAC_ID_RX +/** @} */ + +/** \name Extension header #2 SPI definitions + * @{ + */ +#define EXT2_SPI_MODULE SERCOM1 +#define EXT2_SPI_SERCOM_MUX_SETTING SPI_SIGNAL_MUX_SETTING_E +#define EXT2_SPI_SERCOM_PINMUX_PAD0 PINMUX_PA16C_SERCOM1_PAD0 +#define EXT2_SPI_SERCOM_PINMUX_PAD1 PINMUX_PA17C_SERCOM1_PAD1 +#define EXT2_SPI_SERCOM_PINMUX_PAD2 PINMUX_PA18C_SERCOM1_PAD2 +#define EXT2_SPI_SERCOM_PINMUX_PAD3 PINMUX_PA19C_SERCOM1_PAD3 +#define EXT2_SPI_SERCOM_DMAC_ID_TX SERCOM1_DMAC_ID_TX +#define EXT2_SPI_SERCOM_DMAC_ID_RX SERCOM1_DMAC_ID_RX +/** @} */ + +/** \name Extension header #3 pin definitions + * @{ + */ +#define EXT3_PIN_3 PIN_PA02 +#define EXT3_PIN_4 PIN_PA03 +#define EXT3_PIN_5 PIN_PB30 +#define EXT3_PIN_6 PIN_PA15 +#define EXT3_PIN_7 PIN_PA12 +#define EXT3_PIN_8 PIN_PA13 +#define EXT3_PIN_9 PIN_PA28 +#define EXT3_PIN_10 PIN_PA27 +#define EXT3_PIN_11 PIN_PA08 +#define EXT3_PIN_12 PIN_PA09 +#define EXT3_PIN_13 PIN_PB11 +#define EXT3_PIN_14 PIN_PB10 +#define EXT3_PIN_15 PIN_PB17 +#define EXT3_PIN_16 PIN_PB22 +#define EXT3_PIN_17 PIN_PB16 +#define EXT3_PIN_18 PIN_PB23 +/** @} */ + +/** \name Extension header #3 pin definitions by function + * @{ + */ +#define EXT3_PIN_ADC_0 EXT3_PIN_3 +#define EXT3_PIN_ADC_1 EXT3_PIN_4 +#define EXT3_PIN_GPIO_0 EXT3_PIN_5 +#define EXT3_PIN_GPIO_1 EXT3_PIN_6 +#define EXT3_PIN_PWM_0 EXT3_PIN_7 +#define EXT3_PIN_PWM_1 EXT3_PIN_8 +#define EXT3_PIN_IRQ EXT3_PIN_9 +#define EXT3_PIN_I2C_SDA EXT3_PIN_11 +#define EXT3_PIN_I2C_SCL EXT3_PIN_12 +#define EXT3_PIN_UART_RX EXT3_PIN_13 +#define EXT3_PIN_UART_TX EXT3_PIN_14 +#define EXT3_PIN_SPI_SS_1 EXT3_PIN_10 +#define EXT3_PIN_SPI_SS_0 EXT3_PIN_15 +#define EXT3_PIN_SPI_MOSI EXT3_PIN_16 +#define EXT3_PIN_SPI_MISO EXT3_PIN_17 +#define EXT3_PIN_SPI_SCK EXT3_PIN_18 +/** @} */ + +/** \name Extension header #3 ADC definitions + * @{ + */ +#define EXT3_ADC_MODULE ADC +#define EXT3_ADC_0_CHANNEL 0 +#define EXT3_ADC_0_PIN PIN_PA02B_ADC_AIN0 +#define EXT3_ADC_0_MUX MUX_PA02B_ADC_AIN0 +#define EXT3_ADC_0_PINMUX PINMUX_PA02B_ADC_AIN0 +#define EXT3_ADC_1_CHANNEL 1 +#define EXT3_ADC_1_PIN PIN_PA03B_ADC_AIN1 +#define EXT3_ADC_1_MUX MUX_PA03B_ADC_AIN1 +#define EXT3_ADC_1_PINMUX PINMUX_PA03B_ADC_AIN1 +/** @} */ + +/** \name Extension header #3 PWM for Control definitions + * @{ + */ +#define EXT3_PWM4CTRL_MODULE TCC2 +#define EXT3_PWM4CTRL_0_CHANNEL 0 +#define EXT3_PWM4CTRL_0_OUTPUT 0 +#define EXT3_PWM4CTRL_0_PIN PIN_PA12E_TCC2_WO0 +#define EXT3_PWM4CTRL_0_MUX MUX_PA12E_TCC2_WO0 +#define EXT3_PWM4CTRL_0_PINMUX PINMUX_PA12E_TCC2_WO0 +#define EXT3_PWM4CTRL_1_CHANNEL 1 +#define EXT3_PWM4CTRL_1_OUTPUT 1 +#define EXT3_PWM4CTRL_1_PIN PIN_PA13E_TCC2_WO1 +#define EXT3_PWM4CTRL_1_MUX MUX_PA13E_TCC2_WO1 +#define EXT3_PWM4CTRL_1_PINMUX PINMUX_PA13E_TCC2_WO1 +/** @} */ + +/** \name Extension header #3 IRQ/External interrupt definitions + * @{ + */ +#define EXT3_IRQ_MODULE EIC +#define EXT3_IRQ_INPUT 8 +#define EXT3_IRQ_PIN PIN_PA28A_EIC_EXTINT8 +#define EXT3_IRQ_MUX MUX_PA28A_EIC_EXTINT8 +#define EXT3_IRQ_PINMUX PINMUX_PA28A_EIC_EXTINT8 +/** @} */ + +/** \name Extension header #3 I2C definitions + * @{ + */ +#define EXT3_I2C_MODULE SERCOM2 +#define EXT3_I2C_SERCOM_PINMUX_PAD0 PINMUX_PA08D_SERCOM2_PAD0 +#define EXT3_I2C_SERCOM_PINMUX_PAD1 PINMUX_PA09D_SERCOM2_PAD1 +#define EXT3_I2C_SERCOM_DMAC_ID_TX SERCOM2_DMAC_ID_TX +#define EXT3_I2C_SERCOM_DMAC_ID_RX SERCOM2_DMAC_ID_RX +/** @} */ + +/** \name Extension header #3 UART definitions + * @{ + */ +#define EXT3_UART_MODULE SERCOM4 +#define EXT3_UART_SERCOM_MUX_SETTING USART_RX_3_TX_2_XCK_3 +#define EXT3_UART_SERCOM_PINMUX_PAD0 PINMUX_UNUSED +#define EXT3_UART_SERCOM_PINMUX_PAD1 PINMUX_UNUSED +#define EXT3_UART_SERCOM_PINMUX_PAD2 PINMUX_PB10D_SERCOM4_PAD2 +#define EXT3_UART_SERCOM_PINMUX_PAD3 PINMUX_PB11D_SERCOM4_PAD3 +#define EXT3_UART_SERCOM_DMAC_ID_TX SERCOM4_DMAC_ID_TX +#define EXT3_UART_SERCOM_DMAC_ID_RX SERCOM4_DMAC_ID_RX +/** @} */ + +/** \name Extension header #3 SPI definitions + * @{ + */ +#define EXT3_SPI_MODULE SERCOM5 +#define EXT3_SPI_SERCOM_MUX_SETTING SPI_SIGNAL_MUX_SETTING_E +#define EXT3_SPI_SERCOM_PINMUX_PAD0 PINMUX_PB16C_SERCOM5_PAD0 +#define EXT3_SPI_SERCOM_PINMUX_PAD1 PINMUX_PB17C_SERCOM5_PAD1 +#define EXT3_SPI_SERCOM_PINMUX_PAD2 PINMUX_PB22D_SERCOM5_PAD2 +#define EXT3_SPI_SERCOM_PINMUX_PAD3 PINMUX_PB23D_SERCOM5_PAD3 +#define EXT3_SPI_SERCOM_DMAC_ID_TX SERCOM5_DMAC_ID_TX +#define EXT3_SPI_SERCOM_DMAC_ID_RX SERCOM5_DMAC_ID_RX +/** @} */ + +/** \name Extension header #3 Dataflash + * @{ + */ +#define EXT3_DATAFLASH_SPI_MODULE EXT3_SPI_MODULE +#define EXT3_DATAFLASH_SPI_MUX_SETTING EXT3_SPI_SERCOM_MUX_SETTING +#define EXT3_DATAFLASH_SPI_PINMUX_PAD0 EXT3_SPI_SERCOM_PINMUX_PAD0 +#define EXT3_DATAFLASH_SPI_PINMUX_PAD1 EXT3_SPI_SERCOM_PINMUX_PAD1 +#define EXT3_DATAFLASH_SPI_PINMUX_PAD2 EXT3_SPI_SERCOM_PINMUX_PAD2 +#define EXT3_DATAFLASH_SPI_PINMUX_PAD3 EXT3_SPI_SERCOM_PINMUX_PAD3 +/** @} */ + +/** \name USB definitions + * @{ + */ +#define USB_ID +#define USB_TARGET_DP_PIN PIN_PA25G_USB_DP +#define USB_TARGET_DP_MUX MUX_PA25G_USB_DP +#define USB_TARGET_DP_PINMUX PINMUX_PA25G_USB_DP +#define USB_TARGET_DM_PIN PIN_PA24G_USB_DM +#define USB_TARGET_DM_MUX MUX_PA24G_USB_DM +#define USB_TARGET_DM_PINMUX PINMUX_PA24G_USB_DM +#define USB_VBUS_PIN PIN_PA14 +#define USB_VBUS_EIC_LINE 14 +#define USB_VBUS_EIC_MUX MUX_PA14A_EIC_EXTINT14 +#define USB_VBUS_EIC_PINMUX PINMUX_PA14A_EIC_EXTINT14 +#define USB_ID_PIN PIN_PA03 +#define USB_ID_EIC_LINE 3 +#define USB_ID_EIC_MUX MUX_PA03A_EIC_EXTINT3 +#define USB_ID_EIC_PINMUX PINMUX_PA03A_EIC_EXTINT3 +/** @} */ + +/** \name Embedded debugger GPIO interface definitions + * @{ + */ +#define EDBG_GPIO0_PIN PIN_PA27 +#define EDBG_GPIO1_PIN PIN_PA28 +#define EDBG_GPIO2_PIN PIN_PA20 +#define EDBG_GPIO3_PIN PIN_PA21 +/** @} */ + +/** \name Embedded debugger USART interface definitions + * @{ + */ +#define EDBG_UART_MODULE -1 /* Not available on this board */ +#define EDBG_UART_RX_PIN -1 /* Not available on this board */ +#define EDBG_UART_RX_MUX -1 /* Not available on this board */ +#define EDBG_UART_RX_PINMUX -1 /* Not available on this board */ +#define EDBG_UART_RX_SERCOM_PAD -1 /* Not available on this board */ +#define EDBG_UART_TX_PIN -1 /* Not available on this board */ +#define EDBG_UART_TX_MUX -1 /* Not available on this board */ +#define EDBG_UART_TX_PINMUX -1 /* Not available on this board */ +#define EDBG_UART_TX_SERCOM_PAD -1 /* Not available on this board */ +/** @} */ + +/** \name Embedded debugger I2C interface definitions + * @{ + */ +#define EDBG_I2C_MODULE SERCOM2 +#define EDBG_I2C_SERCOM_PINMUX_PAD0 PINMUX_PA08D_SERCOM2_PAD0 +#define EDBG_I2C_SERCOM_PINMUX_PAD1 PINMUX_PA09D_SERCOM2_PAD1 +#define EDBG_I2C_SERCOM_DMAC_ID_TX SERCOM2_DMAC_ID_TX +#define EDBG_I2C_SERCOM_DMAC_ID_RX SERCOM2_DMAC_ID_RX +/** @} */ + +/** \name Embedded debugger SPI interface definitions + * @{ + */ +#define EDBG_SPI_MODULE SERCOM5 +#define EDBG_SPI_SERCOM_MUX_SETTING SPI_SIGNAL_MUX_SETTING_E +#define EDBG_SPI_SERCOM_PINMUX_PAD0 PINMUX_PB16C_SERCOM5_PAD0 +#define EDBG_SPI_SERCOM_PINMUX_PAD1 PINMUX_PB31D_SERCOM5_PAD1 +#define EDBG_SPI_SERCOM_PINMUX_PAD2 PINMUX_PB22D_SERCOM5_PAD2 +#define EDBG_SPI_SERCOM_PINMUX_PAD3 PINMUX_PB23D_SERCOM5_PAD3 +#define EDBG_SPI_SERCOM_DMAC_ID_TX SERCOM5_DMAC_ID_TX +#define EDBG_SPI_SERCOM_DMAC_ID_RX SERCOM5_DMAC_ID_RX +/** @} */ + +/** \name Embedded debugger CDC Gateway USART interface definitions + * @{ + */ +#define EDBG_CDC_MODULE SERCOM3 +#define EDBG_CDC_SERCOM_MUX_SETTING USART_RX_1_TX_0_XCK_1 +#define EDBG_CDC_SERCOM_PINMUX_PAD0 PINMUX_PA22C_SERCOM3_PAD0 +#define EDBG_CDC_SERCOM_PINMUX_PAD1 PINMUX_PA23C_SERCOM3_PAD1 +#define EDBG_CDC_SERCOM_PINMUX_PAD2 PINMUX_UNUSED +#define EDBG_CDC_SERCOM_PINMUX_PAD3 PINMUX_UNUSED +#define EDBG_CDC_SERCOM_DMAC_ID_TX SERCOM3_DMAC_ID_TX +#define EDBG_CDC_SERCOM_DMAC_ID_RX SERCOM3_DMAC_ID_RX +/** @} */ + +/** @} */ + +/** \name 802.15.4 TRX Interface definitions + * @{ + */ +#ifndef EXT2_CONFIG +#define AT86RFX_SPI EXT1_SPI_MODULE +#define AT86RFX_RST_PIN EXT1_PIN_7 +#define AT86RFX_MISC_PIN EXT1_PIN_12 +#define AT86RFX_IRQ_PIN EXT1_PIN_9 +#define AT86RFX_SLP_PIN EXT1_PIN_10 +#define AT86RFX_SPI_CS EXT1_PIN_15 +#define AT86RFX_SPI_MOSI EXT1_PIN_16 +#define AT86RFX_SPI_MISO EXT1_PIN_17 +#define AT86RFX_SPI_SCK EXT1_PIN_18 +#define AT86RFX_CSD EXT1_PIN_5 +#define AT86RFX_CPS EXT1_PIN_8 + +#define AT86RFX_SPI_SERCOM_MUX_SETTING EXT1_SPI_SERCOM_MUX_SETTING +#define AT86RFX_SPI_SERCOM_PINMUX_PAD0 EXT1_SPI_SERCOM_PINMUX_PAD0 +#define AT86RFX_SPI_SERCOM_PINMUX_PAD1 PINMUX_UNUSED +#define AT86RFX_SPI_SERCOM_PINMUX_PAD2 EXT1_SPI_SERCOM_PINMUX_PAD2 +#define AT86RFX_SPI_SERCOM_PINMUX_PAD3 EXT1_SPI_SERCOM_PINMUX_PAD3 + +#define AT86RFX_IRQ_CHAN EXT1_IRQ_INPUT +#define AT86RFX_IRQ_PINMUX EXT1_IRQ_PINMUX + + +#endif +/** Enables the transceiver main interrupt. */ +#define ENABLE_TRX_IRQ() \ + extint_chan_enable_callback(AT86RFX_IRQ_CHAN, EXTINT_CALLBACK_TYPE_DETECT) + +/** Disables the transceiver main interrupt. */ +#define DISABLE_TRX_IRQ() \ + extint_chan_disable_callback(AT86RFX_IRQ_CHAN, EXTINT_CALLBACK_TYPE_DETECT) + +/** Clears the transceiver main interrupt. */ +#define CLEAR_TRX_IRQ() \ + extint_chan_clear_detected(AT86RFX_IRQ_CHAN); + +/* + * This macro saves the trx interrupt status and disables the trx interrupt. + */ +#define ENTER_TRX_REGION() \ + { extint_chan_disable_callback(AT86RFX_IRQ_CHAN, EXTINT_CALLBACK_TYPE_DETECT) + +/* + * This macro restores the transceiver interrupt status + */ +#define LEAVE_TRX_REGION() \ + extint_chan_enable_callback(AT86RFX_IRQ_CHAN, EXTINT_CALLBACK_TYPE_DETECT); } + +/** @} */ + +/** + * \brief Turns off the specified LEDs. + * + * \param led_gpio LED to turn off (LEDx_GPIO). + * + * \note The pins of the specified LEDs are set to GPIO output mode. + */ +#define LED_Off(led_gpio) port_pin_set_output_level(led_gpio,true) + +/** + * \brief Turns on the specified LEDs. + * + * \param led_gpio LED to turn on (LEDx_GPIO). + * + * \note The pins of the specified LEDs are set to GPIO output mode. + */ +#define LED_On(led_gpio) port_pin_set_output_level(led_gpio,false) + +/** + * \brief Toggles the specified LEDs. + * + * \param led_gpio LED to toggle (LEDx_GPIO). + * + * \note The pins of the specified LEDs are set to GPIO output mode. + */ +#define LED_Toggle(led_gpio) port_pin_toggle_output_level(led_gpio) + +/** @} */ + +#ifdef __cplusplus +} +#endif + +#endif /* SAMD21_XPLAINED_PRO_H_INCLUDED */ diff --git a/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/drivers/adc/adc.h b/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/drivers/adc/adc.h new file mode 100644 index 0000000..1236203 --- /dev/null +++ b/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/drivers/adc/adc.h @@ -0,0 +1,1147 @@ +/** + * \file + * + * \brief SAM Peripheral Analog-to-Digital Converter Driver + * + * Copyright (c) 2012-2018 Microchip Technology Inc. and its subsidiaries. + * + * \asf_license_start + * + * \page License + * + * Subject to your compliance with these terms, you may use Microchip + * software and any derivatives exclusively with Microchip products. + * It is your responsibility to comply with third party license terms applicable + * to your use of third party software (including open source software) that + * may accompany Microchip software. + * + * THIS SOFTWARE IS SUPPLIED BY MICROCHIP "AS IS". NO WARRANTIES, + * WHETHER EXPRESS, IMPLIED OR STATUTORY, APPLY TO THIS SOFTWARE, + * INCLUDING ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, + * AND FITNESS FOR A PARTICULAR PURPOSE. IN NO EVENT WILL MICROCHIP BE + * LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL OR CONSEQUENTIAL + * LOSS, DAMAGE, COST OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE + * SOFTWARE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE + * POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT + * ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY + * RELATED TO THIS SOFTWARE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, + * THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THIS SOFTWARE. + * + * \asf_license_stop + * + */ +/* + * Support and FAQ: visit Microchip Support + */ + +#ifndef ADC_H_INCLUDED +#define ADC_H_INCLUDED + +/** + * \defgroup asfdoc_sam0_adc_group SAM Analog-to-Digital Converter (ADC) Driver + * + * This driver for Atmel® | SMART ARM®-based microcontrollers provides an interface for the configuration + * and management of the device's Analog-to-Digital Converter functionality, for + * the conversion of analog voltages into a corresponding digital form. + * The following driver Application Programming Interface (API) modes are covered by this manual: + * - Polled APIs + * \if ADC_CALLBACK_MODE + * - Callback APIs + * \endif + * + * The following peripheral is used by this module: + * - ADC (Analog-to-Digital Converter) + * + * The following devices can use this module: + * \if DEVICE_SAML21_SUPPORT + * - Atmel | SMART SAM L21/L22 + * - Atmel | SMART SAM C20/C21 + * - Atmel | SMART SAM R34/R35 + * \else + * - Atmel | SMART SAM D20/D21 + * - Atmel | SMART SAM R21 + * - Atmel | SMART SAM D09/D10/D11 + * - Atmel | SMART SAM DA1 + * - Atmel | SMART SAM HA1 + * \endif + * + * The outline of this documentation is as follows: + * - \ref asfdoc_sam0_adc_prerequisites + * - \ref asfdoc_sam0_adc_module_overview + * - \ref asfdoc_sam0_adc_special_considerations + * - \ref asfdoc_sam0_adc_extra_info + * - \ref asfdoc_sam0_adc_examples + * - \ref asfdoc_sam0_adc_api_overview + * + * + * \section asfdoc_sam0_adc_prerequisites Prerequisites + * + * There are no prerequisites for this module. + * + * + * \section asfdoc_sam0_adc_module_overview Module Overview + * + * This driver provides an interface for the Analog-to-Digital conversion + * functions on the device, to convert analog voltages to a corresponding + * digital value. The ADC has up to 12-bit resolution, and is capable of + * \if DEVICE_SAML21_SUPPORT + * converting up to 1,000,000 samples per second (MSPS). + * \else + * converting up to 500K samples per second (KSPS). + * \endif + * + * The ADC has a compare function for accurate monitoring of user defined + * thresholds with minimum software intervention required. + * The ADC may be configured for 8-, 10-, or 12-bit result, reducing the + * conversion time. ADC conversion results are provided left or right adjusted + * which eases calculation when the result is represented as a signed integer. + * + * The input selection is flexible, and both single-ended and differential + * measurements can be made. For differential measurements, an optional gain + * stage is available to increase the dynamic range. In addition, several + * internal signal inputs are available. The ADC can provide both signed and + * unsigned results. + * + * The ADC measurements can either be started by application software or an + * incoming event from another peripheral in the device, and both internal and + * external reference voltages can be selected. + * + * \note Internal references will be enabled by the driver, but not disabled. + * Any reference not used by the application should be disabled by the application. + * + * A simplified block diagram of the ADC can be seen in + * \ref asfdoc_sam0_adc_module_block_diagram "the figure below". + * + * \anchor asfdoc_sam0_adc_module_block_diagram + * \dot + * digraph overview { + * splines = false; + * rankdir=LR; + * + * mux1 [label="Positive input", shape=box]; + * mux2 [label="Negative input", shape=box]; + * + * + * mux3 [label="Reference", shape=box]; + * + * adc [label="ADC", shape=polygon, sides=5, orientation=90, distortion=-0.6, style=filled, fillcolor=darkolivegreen1, height=1, width=1]; + * prescaler [label="PRESCALER", shape=box, style=filled, fillcolor=lightblue]; + * + * mux1 -> adc; + * mux2 -> adc; + * mux3 -> adc:sw; + * prescaler -> adc; + * + * postproc [label="Post processing", shape=box]; + * result [label="RESULT", shape=box, style=filled, fillcolor=lightblue]; + * + * adc:e -> postproc:w; + * postproc:e -> result:w; + * + * {rank=same; mux1 mux2} + * {rank=same; prescaler adc} + * + * } + * \enddot + * + * + * \subsection asfdoc_sam0_adc_module_overview_prescaler Sample Clock Prescaler + * The ADC features a prescaler, which enables conversion at lower clock rates + * than the input Generic Clock to the ADC module. This feature can be used to + * lower the synchronization time of the digital interface to the ADC module + * via a high speed Generic Clock frequency, while still allowing the ADC + * sampling rate to be reduced. + * + * \subsection asfdoc_sam0_adc_module_overview_resolution ADC Resolution + * The ADC supports full 8-, 10-, or 12-bit resolution. Hardware + * oversampling and decimation can be used to increase the + * effective resolution at the expense of throughput. Using oversampling and + * decimation mode the ADC resolution is increased from 12-bit to an effective + * 13-, 14-, 15-, or 16-bit. In these modes the conversion rate is reduced, as + * a greater number of samples is used to achieve the increased resolution. The + * available resolutions and effective conversion rate is listed in + * \ref asfdoc_sam0_adc_module_conversion_rate "the table below". + * + * \anchor asfdoc_sam0_adc_module_conversion_rate + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + *
    Effective ADC Conversion Speed Using Oversampling
    ResolutionEffective conversion rate
    13-bitConversion rate divided by 4
    14-bitConversion rate divided by 16
    15-bitConversion rate divided by 64
    16-bitConversion rate divided by 256
    + * + * \subsection asfdoc_sam0_adc_module_overview_conversion Conversion Modes + * ADC conversions can be software triggered on demand by the user application, + * if continuous sampling is not required. It is also possible to configure the + * ADC in free running mode, where new conversions are started as soon as the + * previous conversion is completed, or configure the ADC to scan across a + * number of input pins (see \ref asfdoc_sam0_adc_module_overview_pin_scan). + * + * \subsection asfdoc_sam0_adc_module_overview_diff_mode Differential and Single-ended Conversion + * The ADC has two conversion modes; differential and single-ended. When + * measuring signals where the positive input pin is always at a higher voltage + * than the negative input pin, the single-ended conversion mode should be used + * in order to achieve a full 12-bit output resolution. + * + * If however the positive input pin voltage may drop below the negative input + * pin the signed differential mode should be used. + * + * \subsection asfdoc_sam0_adc_module_overview_sample_time Sample Time + * The sample time for each ADC conversion is configurable as a number of half + * prescaled ADC clock cycles (depending on the prescaler value), allowing the + * user application to achieve faster or slower sampling depending on the + * source impedance of the ADC input channels. For applications with high + * impedance inputs the sample time can be increased to give the ADC an adequate + * time to sample and convert the input channel. + * + * The resulting sampling time is given by the following equation: + * \f[ + * t_{SAMPLE} = (sample\_length+1) \times \frac{ADC_{CLK}} {2} + * \f] + * + * \subsection asfdoc_sam0_adc_module_overview_averaging Averaging + * The ADC can be configured to trade conversion speed for accuracy by averaging + * multiple samples in hardware. This feature is suitable when operating in + * noisy conditions. + * + * You can specify any number of samples to accumulate (up to 1024) and the + * divide ratio to use (up to divide by 128). To modify these settings the + * ADC_RESOLUTION_CUSTOM needs to be set as the resolution. When this is set + * the number of samples to accumulate and the division ratio can be set by + * the configuration struct members \ref adc_config.accumulate_samples and + * \ref adc_config.divide_result. When using this mode the ADC result register + * will be set to be 16-bit wide to accommodate the larger result sizes + * produced by the accumulator. + * + * The effective ADC conversion rate will be reduced by a factor of the number + * of accumulated samples; + * however, the effective resolution will be increased according to + * \ref asfdoc_sam0_adc_module_hw_av_resolution "the table below". + * + * \anchor asfdoc_sam0_adc_module_hw_av_resolution + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + *
    Effective ADC Resolution From Various Hardware Averaging Modes
    Number of samples
    Final result
    112-bit
    213-bit
    414-bit
    815-bit
    1616-bit
    3216-bit
    6416-bit
    12816-bit
    25616-bit
    51216-bit
    102416-bit
    + * + * + * \subsection asfdoc_sam0_adc_module_overview_offset_corr Offset and Gain Correction + * Inherent gain and offset errors affect the absolute accuracy of the ADC. + * + * The offset error is defined as the deviation of the ADC's actual transfer + * function from ideal straight line at zero input voltage. + * + * The gain error is defined as the deviation of the last output step's + * midpoint from the ideal straight line, after compensating for offset error. + * + * The offset correction value is subtracted from the converted data before the + * result is ready. The gain correction value is multiplied with the offset + * corrected value. + * + * The equation for both offset and gain error compensation is shown below: + * \f[ + * ADC_{RESULT} = (VALUE_{CONV} + CORR_{OFFSET}) \times CORR_{GAIN} + * \f] + * + * When enabled, a given set of offset and gain correction values can be applied + * to the sampled data in hardware, giving a corrected stream of sample data to + * the user application at the cost of an increased sample latency. + * + * In single conversion, a latency of 13 ADC Generic Clock cycles is added for + * the final sample result availability. As the correction time is always less + * than the propagation delay, in free running mode this latency appears only + * during the first conversion. After the first conversion is complete, future + * conversion results are available at the defined sampling rate. + * + * \subsection asfdoc_sam0_adc_module_overview_pin_scan Pin Scan + * In pin scan mode, the first ADC conversion will begin from the configured + * positive channel, plus the requested starting offset. When the first + * conversion is completed, the next conversion will start at the next positive + * input channel and so on, until all requested pins to scan have been sampled + * and converted. + * SAM L21/L22 has automatic sequences feature instead of pin scan mode. In automatic + * sequence mode, all of 32 positives inputs can be included in a sequence. The + * sequence starts from the lowest input, and go to the next enabled input + * automatically. + * + * Pin scanning gives a simple mechanism to sample a large number of physical + * input channel samples, using a single physical ADC channel. + * + * \subsection asfdoc_sam0_adc_module_overview_window_monitor Window Monitor + * The ADC module window monitor function can be used to automatically compare + * the conversion result against a preconfigured pair of upper and lower + * threshold values. + * + * The threshold values are evaluated differently, depending on whether + * differential or single-ended mode is selected. In differential mode, the + * upper and lower thresholds are evaluated as signed values for the comparison, + * while in single-ended mode the comparisons are made as a set of unsigned + * values. + * + * The significant bits of the lower window monitor threshold and upper window + * monitor threshold values are user-configurable, and follow the overall ADC + * sampling bit precision set when the ADC is configured by the user application. + * For example, only the eight lower bits of the window threshold values will be + * compared to the sampled data whilst the ADC is configured in 8-bit mode. + * In addition, if using differential mode, the 8th bit will be considered as + * the sign bit even if bit 9 is zero. + * + * \subsection asfdoc_sam0_adc_module_overview_events Events + * Event generation and event actions are configurable in the ADC. + * + * The ADC has two actions that can be triggered upon event reception: + * \li Start conversion + * \li Flush pipeline and start conversion + * + * The ADC can generate two events: + * \li Window monitor + * \li Result ready + * + * If the event actions are enabled in the configuration, any incoming event + * will trigger the action. + * + * If the window monitor event is enabled, an event will be generated + * when the configured window condition is detected. + * + * If the result ready event is enabled, an event will be generated when a + * conversion is completed. + * + * \note The connection of events between modules requires the use of the + * \ref asfdoc_sam0_events_group "SAM Event System Driver (EVENTS)" + * to route output event of one module to the input event of another. + * For more information on event routing, refer to the event driver + * documentation. + * + * + * \section asfdoc_sam0_adc_special_considerations Special Considerations + * + * An integrated analog temperature sensor is available for use with the ADC. + * The bandgap voltage, as well as the scaled I/O and core voltages can also be + * measured by the ADC. For internal ADC inputs, the internal source(s) may need + * to be manually enabled by the user application before they can be measured. + * + * + * \section asfdoc_sam0_adc_extra_info Extra Information + * + * For extra information, see \ref asfdoc_sam0_adc_extra. This includes: + * - \ref asfdoc_sam0_adc_extra_acronyms + * - \ref asfdoc_sam0_adc_extra_dependencies + * - \ref asfdoc_sam0_adc_extra_errata + * - \ref asfdoc_sam0_adc_extra_history + * + * + * \section asfdoc_sam0_adc_examples Examples + * + * For a list of examples related to this driver, see + * \ref asfdoc_sam0_adc_exqsg. + * + * + * \section asfdoc_sam0_adc_api_overview API Overview + * @{ + */ + +#ifdef __cplusplus +extern "C" { +#endif + +#include +#include +#include + +/** + * \name Module Status Flags + * + * ADC status flags, returned by \ref adc_get_status() and cleared by + * \ref adc_clear_status(). + * + * @{ + */ + +/** ADC result ready. */ +#define ADC_STATUS_RESULT_READY (1UL << 0) +/** Window monitor match. */ +#define ADC_STATUS_WINDOW (1UL << 1) +/** ADC result overwritten before read. */ +#define ADC_STATUS_OVERRUN (1UL << 2) + +/** @} */ + +#if ADC_CALLBACK_MODE == true +# if (ADC_INST_NUM > 1) +# define _ADC_INTERRUPT_VECT_NUM(n, unused) \ + SYSTEM_INTERRUPT_MODULE_ADC##n, +/** + * \internal Get the interrupt vector for the given device instance + * + * \param[in] The ADC module instance number + * + * \return Interrupt vector for of the given ADC module instance. + */ +static enum system_interrupt_vector _adc_interrupt_get_interrupt_vector( + uint32_t inst_num) +{ + static uint8_t adc_interrupt_vectors[ADC_INST_NUM] = { + MREPEAT(ADC_INST_NUM, _ADC_INTERRUPT_VECT_NUM, 0) + }; + + return (enum system_interrupt_vector)adc_interrupt_vectors[inst_num]; +} +# endif +#endif + +#if !defined(__DOXYGEN__) +uint8_t _adc_get_inst_index( + Adc *const hw); +#endif + +/** + * \name Driver Initialization and Configuration + * @{ + */ +enum status_code adc_init( + struct adc_module *const module_inst, + Adc *hw, + struct adc_config *config); + +void adc_get_config_defaults( + struct adc_config *const config); + +#if (SAMD) || (SAMHA1) || (SAMHA0) || (SAMR21) +void adc_regular_ain_channel( + uint32_t *pin_array, uint8_t size); +#endif + +/** @} */ + +/** + * \name Status Management + * @{ + */ + +/** + * \brief Retrieves the current module status. + * + * Retrieves the status of the module, giving overall state information. + * + * \param[in] module_inst Pointer to the ADC software instance struct + * + * \return Bitmask of \c ADC_STATUS_* flags. + * + * \retval ADC_STATUS_RESULT_READY ADC result is ready to be read + * \retval ADC_STATUS_WINDOW ADC has detected a value inside the set + * window range + * \retval ADC_STATUS_OVERRUN ADC result has overrun + */ +static inline uint32_t adc_get_status( + struct adc_module *const module_inst) +{ + /* Sanity check arguments */ + Assert(module_inst); + Assert(module_inst->hw); + + Adc *const adc_module = module_inst->hw; + + uint32_t int_flags = adc_module->INTFLAG.reg; + + uint32_t status_flags = 0; + + /* Check for ADC Result Ready */ + if (int_flags & ADC_INTFLAG_RESRDY) { + status_flags |= ADC_STATUS_RESULT_READY; + } + + /* Check for ADC Window Match */ + if (int_flags & ADC_INTFLAG_WINMON) { + status_flags |= ADC_STATUS_WINDOW; + } + + /* Check for ADC Overrun */ + if (int_flags & ADC_INTFLAG_OVERRUN) { + status_flags |= ADC_STATUS_OVERRUN; + } + + return status_flags; +} + +/** + * \brief Clears a module status flag. + * + * Clears the given status flag of the module. + * + * \param[in] module_inst Pointer to the ADC software instance struct + * \param[in] status_flags Bitmask of \c ADC_STATUS_* flags to clear + */ +static inline void adc_clear_status( + struct adc_module *const module_inst, + const uint32_t status_flags) +{ + /* Sanity check arguments */ + Assert(module_inst); + Assert(module_inst->hw); + + Adc *const adc_module = module_inst->hw; + + uint32_t int_flags = 0; + + /* Check for ADC Result Ready */ + if (status_flags & ADC_STATUS_RESULT_READY) { + int_flags |= ADC_INTFLAG_RESRDY; + } + + /* Check for ADC Window Match */ + if (status_flags & ADC_STATUS_WINDOW) { + int_flags |= ADC_INTFLAG_WINMON; + } + + /* Check for ADC Overrun */ + if (status_flags & ADC_STATUS_OVERRUN) { + int_flags |= ADC_INTFLAG_OVERRUN; + } + + /* Clear interrupt flag */ + adc_module->INTFLAG.reg = int_flags; +} +/** @} */ + +/** + * \name Enable, Disable, and Reset ADC Module, Start Conversion and Read Result + * @{ + */ + +/** + * \brief Enables the ADC module. + * + * Enables an ADC module that has previously been configured. If any internal reference + * is selected it will be enabled. + * + * \param[in] module_inst Pointer to the ADC software instance struct + */ +static inline enum status_code adc_enable( + struct adc_module *const module_inst) +{ + Assert(module_inst); + Assert(module_inst->hw); + + Adc *const adc_module = module_inst->hw; + + while (adc_is_syncing(module_inst)) { + /* Wait for synchronization */ + } + +#if ADC_CALLBACK_MODE == true +# if (ADC_INST_NUM > 1) + system_interrupt_enable(_adc_interrupt_get_interrupt_vector( + _adc_get_inst_index(adc_module))); +# elif (SAMC20) + system_interrupt_enable(SYSTEM_INTERRUPT_MODULE_ADC0); +# else + system_interrupt_enable(SYSTEM_INTERRUPT_MODULE_ADC); +# endif +#endif + + /* Disbale interrupt */ + adc_module->INTENCLR.reg = ADC_INTENCLR_MASK; + /* Clear interrupt flag */ + adc_module->INTFLAG.reg = ADC_INTFLAG_MASK; + + adc_module->CTRLA.reg |= ADC_CTRLA_ENABLE; + + while (adc_is_syncing(module_inst)) { + /* Wait for synchronization */ + } + return STATUS_OK; +} + +/** + * \brief Disables the ADC module. + * + * Disables an ADC module that was previously enabled. + * + * \param[in] module_inst Pointer to the ADC software instance struct + */ +static inline enum status_code adc_disable( + struct adc_module *const module_inst) +{ + Assert(module_inst); + Assert(module_inst->hw); + + Adc *const adc_module = module_inst->hw; + +#if ADC_CALLBACK_MODE == true +# if (ADC_INST_NUM > 1) + system_interrupt_disable(_adc_interrupt_get_interrupt_vector( + _adc_get_inst_index(adc_module))); +# elif (SAMC20) + system_interrupt_disable(SYSTEM_INTERRUPT_MODULE_ADC0); +# else + system_interrupt_disable(SYSTEM_INTERRUPT_MODULE_ADC); +# endif +#endif + + while (adc_is_syncing(module_inst)) { + /* Wait for synchronization */ + } + + /* Disbale interrupt */ + adc_module->INTENCLR.reg = ADC_INTENCLR_MASK; + /* Clear interrupt flag */ + adc_module->INTFLAG.reg = ADC_INTFLAG_MASK; + + adc_module->CTRLA.reg &= ~ADC_CTRLA_ENABLE; + + while (adc_is_syncing(module_inst)) { + /* Wait for synchronization */ + } + return STATUS_OK; +} + +/** + * \brief Resets the ADC module. + * + * Resets an ADC module, clearing all module state, and registers to their + * default values. + * + * \param[in] module_inst Pointer to the ADC software instance struct + */ +static inline enum status_code adc_reset( + struct adc_module *const module_inst) +{ + /* Sanity check arguments */ + Assert(module_inst); + Assert(module_inst->hw); + + Adc *const adc_module = module_inst->hw; + + /* Disable to make sure the pipeline is flushed before reset */ + adc_disable(module_inst); + + /* Software reset the module */ + adc_module->CTRLA.reg |= ADC_CTRLA_SWRST; + + while (adc_is_syncing(module_inst)) { + /* Wait for synchronization */ + } + return STATUS_OK; +} + + +/** + * \brief Enables an ADC event input or output. + * + * Enables one or more input or output events to or from the ADC module. See + * \ref adc_events "Struct adc_events" for a list of events this module supports. + * + * \note Events cannot be altered while the module is enabled. + * + * \param[in] module_inst Software instance for the ADC peripheral + * \param[in] events Struct containing flags of events to enable + */ +static inline void adc_enable_events( + struct adc_module *const module_inst, + struct adc_events *const events) +{ + /* Sanity check arguments */ + Assert(module_inst); + Assert(module_inst->hw); + Assert(events); + + Adc *const adc_module = module_inst->hw; + + uint32_t event_mask = 0; + + /* Configure Window Monitor event */ + if (events->generate_event_on_window_monitor) { + event_mask |= ADC_EVCTRL_WINMONEO; + } + + /* Configure Result Ready event */ + if (events->generate_event_on_conversion_done) { + event_mask |= ADC_EVCTRL_RESRDYEO; + } + + adc_module->EVCTRL.reg |= event_mask; +} + +/** + * \brief Disables an ADC event input or output. + * + * Disables one or more input or output events to or from the ADC module. See + * \ref adc_events "Struct adc_events" for a list of events this module supports. + * + * \note Events cannot be altered while the module is enabled. + * + * \param[in] module_inst Software instance for the ADC peripheral + * \param[in] events Struct containing flags of events to disable + */ +static inline void adc_disable_events( + struct adc_module *const module_inst, + struct adc_events *const events) +{ + /* Sanity check arguments */ + Assert(module_inst); + Assert(module_inst->hw); + Assert(events); + + Adc *const adc_module = module_inst->hw; + + uint32_t event_mask = 0; + + /* Configure Window Monitor event */ + if (events->generate_event_on_window_monitor) { + event_mask |= ADC_EVCTRL_WINMONEO; + } + + /* Configure Result Ready event */ + if (events->generate_event_on_conversion_done) { + event_mask |= ADC_EVCTRL_RESRDYEO; + } + + adc_module->EVCTRL.reg &= ~event_mask; +} + +/** + * \brief Starts an ADC conversion. + * + * Starts a new ADC conversion. + * + * \param[in] module_inst Pointer to the ADC software instance struct + */ +static inline void adc_start_conversion( + struct adc_module *const module_inst) +{ + Assert(module_inst); + Assert(module_inst->hw); + + Adc *const adc_module = module_inst->hw; + + while (adc_is_syncing(module_inst)) { + /* Wait for synchronization */ + } + + adc_module->SWTRIG.reg |= ADC_SWTRIG_START; + + while (adc_is_syncing(module_inst)) { + /* Wait for synchronization */ + } +} + +/** + * \brief Reads the ADC result. + * + * Reads the result from an ADC conversion that was previously started. + * + * \param[in] module_inst Pointer to the ADC software instance struct + * \param[out] result Pointer to store the result value in + * + * \return Status of the ADC read request. + * \retval STATUS_OK The result was retrieved successfully + * \retval STATUS_BUSY A conversion result was not ready + * \retval STATUS_ERR_OVERFLOW The result register has been overwritten by the + * ADC module before the result was read by the software + */ +static inline enum status_code adc_read( + struct adc_module *const module_inst, + uint16_t *result) +{ + Assert(module_inst); + Assert(module_inst->hw); + Assert(result); + + if (!(adc_get_status(module_inst) & ADC_STATUS_RESULT_READY)) { + /* Result not ready */ + return STATUS_BUSY; + } + + Adc *const adc_module = module_inst->hw; + +#if (SAMD) || (SAMHA1) || (SAMHA0) || (SAMR21) + while (adc_is_syncing(module_inst)) { + /* Wait for synchronization */ + } +#endif + + /* Get ADC result */ + *result = adc_module->RESULT.reg; + + /* Reset ready flag */ + adc_clear_status(module_inst, ADC_STATUS_RESULT_READY); + + if (adc_get_status(module_inst) & ADC_STATUS_OVERRUN) { + adc_clear_status(module_inst, ADC_STATUS_OVERRUN); + return STATUS_ERR_OVERFLOW; + } + + return STATUS_OK; +} + +/** @} */ + +/** + * \name Runtime Changes of ADC Module + * @{ + */ + +/** + * \brief Flushes the ADC pipeline. + * + * Flushes the pipeline and restarts the ADC clock on the next peripheral clock + * edge. All conversions in progress will be lost. When flush is complete, the + * module will resume where it left off. + * + * \param[in] module_inst Pointer to the ADC software instance struct + */ +static inline void adc_flush( + struct adc_module *const module_inst) +{ + Assert(module_inst); + Assert(module_inst->hw); + + Adc *const adc_module = module_inst->hw; + + while (adc_is_syncing(module_inst)) { + /* Wait for synchronization */ + } + + adc_module->SWTRIG.reg |= ADC_SWTRIG_FLUSH; + + while (adc_is_syncing(module_inst)) { + /* Wait for synchronization */ + } +} +void adc_set_window_mode( + struct adc_module *const module_inst, + const enum adc_window_mode window_mode, + const int16_t window_lower_value, + const int16_t window_upper_value); + +/** + * \brief Sets positive ADC input pin. + * + * Sets the positive ADC input pin selection. + * + * \param[in] module_inst Pointer to the ADC software instance struct + * \param[in] positive_input Positive input pin + */ +static inline void adc_set_positive_input( + struct adc_module *const module_inst, + const enum adc_positive_input positive_input) +{ + /* Sanity check arguments */ + Assert(module_inst); + Assert(module_inst->hw); + + Adc *const adc_module = module_inst->hw; + + while (adc_is_syncing(module_inst)) { + /* Wait for synchronization */ + } + + /* Set positive input pin */ + adc_module->INPUTCTRL.reg = + (adc_module->INPUTCTRL.reg & ~ADC_INPUTCTRL_MUXPOS_Msk) | + (positive_input); + + while (adc_is_syncing(module_inst)) { + /* Wait for synchronization */ + } +} + + +/** + * \brief Sets negative ADC input pin for differential mode. + * + * Sets the negative ADC input pin, when the ADC is configured in differential + * mode. + * + * \param[in] module_inst Pointer to the ADC software instance struct + * \param[in] negative_input Negative input pin + */ +static inline void adc_set_negative_input( + struct adc_module *const module_inst, + const enum adc_negative_input negative_input) +{ + /* Sanity check arguments */ + Assert(module_inst); + Assert(module_inst->hw); + + Adc *const adc_module = module_inst->hw; + + while (adc_is_syncing(module_inst)) { + /* Wait for synchronization */ + } + + /* Set negative input pin */ + adc_module->INPUTCTRL.reg = + (adc_module->INPUTCTRL.reg & ~ADC_INPUTCTRL_MUXNEG_Msk) | + (negative_input); + + while (adc_is_syncing(module_inst)) { + /* Wait for synchronization */ + } +} + +/** @} */ + +#if ADC_CALLBACK_MODE == true +/** + * \name Enable and Disable Interrupts + * @{ + */ + +/** + * \brief Enable interrupt. + * + * Enable the given interrupt request from the ADC module. + * + * \param[in] module_inst Pointer to the ADC software instance struct + * \param[in] interrupt Interrupt to enable + */ +static inline void adc_enable_interrupt(struct adc_module *const module_inst, + enum adc_interrupt_flag interrupt) +{ + /* Sanity check arguments */ + Assert(module_inst); + Assert(module_inst->hw); + + Adc *const adc_module = module_inst->hw; + /* Enable interrupt */ + adc_module->INTENSET.reg = interrupt; +} + +/** + * \brief Disable interrupt. + * + * Disable the given interrupt request from the ADC module. + * + * \param[in] module_inst Pointer to the ADC software instance struct + * \param[in] interrupt Interrupt to disable + */ +static inline void adc_disable_interrupt(struct adc_module *const module_inst, + enum adc_interrupt_flag interrupt) +{ + /* Sanity check arguments */ + Assert(module_inst); + Assert(module_inst->hw); + + Adc *const adc_module = module_inst->hw; + /* Enable interrupt */ + adc_module->INTENCLR.reg = interrupt; +} + +/** @} */ +#endif /* ADC_CALLBACK_MODE == true */ + +#ifdef __cplusplus +} +#endif + +/** @} */ + + +/** + * \page asfdoc_sam0_adc_extra Extra Information for ADC Driver + * + * \section asfdoc_sam0_adc_extra_acronyms Acronyms + * Below is a table listing the acronyms used in this module, along with their + * intended meanings. + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + *
    AcronymDescription
    ADCAnalog-to-Digital Converter
    DACDigital-to-Analog Converter
    LSBLeast Significant Bit
    MSBMost Significant Bit
    DMADirect Memory Access
    + * + * + * \section asfdoc_sam0_adc_extra_dependencies Dependencies + * This driver has the following dependencies: + * + * - \ref asfdoc_sam0_system_pinmux_group "System Pin Multiplexer Driver" + * + * + * \section asfdoc_sam0_adc_extra_errata Errata + * There are no errata related to this driver. + * + * + * \section asfdoc_sam0_adc_extra_history Module History + * An overview of the module history is presented in the table below, with + * details on the enhancements and fixes made to the module since its first + * release. The current version of this corresponds to the newest version in + * the table. + * + * + * + * + * + * \if DEVICE_SAML21_SUPPORT + * + * + * + * \else + * + * + * + * + * + * + * + * + * + * + * + * + * \endif + *
    Changelog
    Initial Release
    Added support for SAM R21
    Added support for SAM D21 and new DMA quick start guide
    Added ADC calibration constant loading from the device signature + * row when the module is initialized
    Initial Release
    + */ + +/** + * \page asfdoc_sam0_adc_exqsg Examples for ADC Driver + * + * This is a list of the available Quick Start guides (QSGs) and example + * applications for \ref asfdoc_sam0_adc_group. QSGs are simple examples with + * step-by-step instructions to configure and use this driver in a selection of + * use cases. Note that a QSG can be compiled as a standalone application or be + * added to the user application. + * + * - \subpage asfdoc_sam0_adc_basic_use_case + * \if ADC_CALLBACK_MODE + * - \subpage asfdoc_sam0_adc_basic_use_case_callback + * \endif + * - \subpage asfdoc_sam0_adc_dma_use_case + * + * \page asfdoc_sam0_adc_document_revision_history Document Revision History + * + * + * + * + * + * + * + * \if DEVICE_SAML21_SUPPORT + * + * + * + * + * + * + * + * + * + * + * \else + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * \endif + *
    Doc. Rev.DateComments
    42451B12/2015Added support for SAM L22
    42451A07/2015Initial document release
    42109E12/2015Added support for SAM DA1 and SAM D09
    42109D12/2014Added support for SAM R21 and SAM D10/D11
    42109C01/2014Added support for SAM D21
    42109B06/2013Added additional documentation on the event system. Corrected + * documentation typos.
    42109A06/2013Initial release
    + */ + +#endif /* ADC_H_INCLUDED */ diff --git a/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/drivers/adc/adc_callback.h b/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/drivers/adc/adc_callback.h new file mode 100644 index 0000000..02b6888 --- /dev/null +++ b/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/drivers/adc/adc_callback.h @@ -0,0 +1,172 @@ +/** + * \file + * + * \brief SAM Peripheral Analog-to-Digital Converter Driver + * + * Copyright (c) 2012-2018 Microchip Technology Inc. and its subsidiaries. + * + * \asf_license_start + * + * \page License + * + * Subject to your compliance with these terms, you may use Microchip + * software and any derivatives exclusively with Microchip products. + * It is your responsibility to comply with third party license terms applicable + * to your use of third party software (including open source software) that + * may accompany Microchip software. + * + * THIS SOFTWARE IS SUPPLIED BY MICROCHIP "AS IS". NO WARRANTIES, + * WHETHER EXPRESS, IMPLIED OR STATUTORY, APPLY TO THIS SOFTWARE, + * INCLUDING ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, + * AND FITNESS FOR A PARTICULAR PURPOSE. IN NO EVENT WILL MICROCHIP BE + * LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL OR CONSEQUENTIAL + * LOSS, DAMAGE, COST OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE + * SOFTWARE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE + * POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT + * ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY + * RELATED TO THIS SOFTWARE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, + * THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THIS SOFTWARE. + * + * \asf_license_stop + * + */ +/* + * Support and FAQ: visit Microchip Support + */ + +#ifndef ADC_CALLBACK_H_INCLUDED +#define ADC_CALLBACK_H_INCLUDED + +#ifdef __cplusplus +extern "C" { +#endif + +/** + * \addtogroup asfdoc_sam0_adc_group + * + * @{ + */ + +#include + +/** + * Enum for the possible types of ADC asynchronous jobs that may be issued to + * the driver. + */ +enum adc_job_type { + /** Asynchronous ADC read into a user provided buffer */ + ADC_JOB_READ_BUFFER, +}; + +/** + * \name Callback Management + * @{ + */ +void adc_register_callback( + struct adc_module *const module, + adc_callback_t callback_func, + enum adc_callback callback_type); + +void adc_unregister_callback( + struct adc_module *module, + enum adc_callback callback_type); + +/** + * \brief Enables callback. + * + * Enables the callback function registered by \ref + * adc_register_callback. The callback function will be called from the + * interrupt handler when the conditions for the callback type are met. + * + * \param[in] module Pointer to ADC software instance struct + * \param[in] callback_type Callback type given by an enum + * + * \return Status of the operation. + * \retval STATUS_OK If operation was completed + * \retval STATUS_ERR_INVALID If operation was not completed, + * due to invalid callback_type + * + */ +static inline void adc_enable_callback( + struct adc_module *const module, + enum adc_callback callback_type) +{ + /* Sanity check arguments */ + Assert(module); + + /* Enable callback */ + module->enabled_callback_mask |= (1 << callback_type); + + /* Enable window interrupt if this is a window callback */ + if (callback_type == ADC_CALLBACK_WINDOW) { + adc_enable_interrupt(module, ADC_INTERRUPT_WINDOW); + } + /* Enable overrun interrupt if error callback is registered */ + if (callback_type == ADC_CALLBACK_ERROR) { + adc_enable_interrupt(module, ADC_INTERRUPT_OVERRUN); + } +} + +/** + * \brief Disables callback. + * + * Disables the callback function registered by the \ref + * adc_register_callback. + * + * \param[in] module Pointer to ADC software instance struct + * \param[in] callback_type Callback type given by an enum + * + * \return Status of the operation. + * \retval STATUS_OK If operation was completed + * \retval STATUS_ERR_INVALID If operation was not completed, + * due to invalid callback_type + * + */ +static inline void adc_disable_callback( + struct adc_module *const module, + enum adc_callback callback_type) +{ + /* Sanity check arguments */ + Assert(module); + + /* Disable callback */ + module->enabled_callback_mask &= ~(1 << callback_type); + + /* Disable window interrupt if this is a window callback */ + if (callback_type == ADC_CALLBACK_WINDOW) { + adc_disable_interrupt(module, ADC_INTERRUPT_WINDOW); + } + /* Disable overrun interrupt if this is the error callback */ + if (callback_type == ADC_CALLBACK_ERROR) { + adc_disable_interrupt(module, ADC_INTERRUPT_OVERRUN); + } +} + +/** @} */ + + +/** + * \name Job Management + * @{ + */ +enum status_code adc_read_buffer_job( + struct adc_module *const module_inst, + uint16_t *buffer, + uint16_t samples); + +enum status_code adc_get_job_status( + struct adc_module *module_inst, + enum adc_job_type type); + +void adc_abort_job( + struct adc_module *module_inst, + enum adc_job_type type); +/** @} */ + +/** @} */ + +#ifdef __cplusplus +} +#endif + +#endif /* ADC_CALLBACK_H_INCLUDED */ diff --git a/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc.c b/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc.c new file mode 100644 index 0000000..32ce661 --- /dev/null +++ b/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc.c @@ -0,0 +1,726 @@ +/** + * \file + * + * \brief SAM Peripheral Analog-to-Digital Converter Driver + * + * Copyright (c) 2012-2018 Microchip Technology Inc. and its subsidiaries. + * + * \asf_license_start + * + * \page License + * + * Subject to your compliance with these terms, you may use Microchip + * software and any derivatives exclusively with Microchip products. + * It is your responsibility to comply with third party license terms applicable + * to your use of third party software (including open source software) that + * may accompany Microchip software. + * + * THIS SOFTWARE IS SUPPLIED BY MICROCHIP "AS IS". NO WARRANTIES, + * WHETHER EXPRESS, IMPLIED OR STATUTORY, APPLY TO THIS SOFTWARE, + * INCLUDING ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, + * AND FITNESS FOR A PARTICULAR PURPOSE. IN NO EVENT WILL MICROCHIP BE + * LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL OR CONSEQUENTIAL + * LOSS, DAMAGE, COST OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE + * SOFTWARE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE + * POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT + * ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY + * RELATED TO THIS SOFTWARE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, + * THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THIS SOFTWARE. + * + * \asf_license_stop + * + */ +/* + * Support and FAQ: visit Microchip Support + */ + +#include "adc.h" + +#if SAMD20 +/* The Die revision D number */ +#define REVISON_D_NUM 3 +#endif + +/** + * \brief Initializes an ADC configuration structure to defaults + * + * Initializes a given ADC configuration struct to a set of known default + * values. This function should be called on any new instance of the + * configuration struct before being modified by the user application. + * + * The default configuration is as follows: + * \li GCLK generator 0 (GCLK main) clock source + * \li 1V from internal bandgap reference + * \li Div 4 clock prescaler + * \li 12-bit resolution + * \li Window monitor disabled + * \li No gain + * \li Positive input on ADC PIN 0 + * \li Negative input on ADC PIN 1 + * \li Averaging disabled + * \li Oversampling disabled + * \li Right adjust data + * \li Single-ended mode + * \li Free running disabled + * \li All events (input and generation) disabled + * \li Sleep operation disabled + * \li No reference compensation + * \li No gain/offset correction + * \li No added sampling time + * \li Pin scan mode disabled + * + * \param[out] config Pointer to configuration struct to initialize to + * default values + */ +void adc_get_config_defaults(struct adc_config *const config) +{ + Assert(config); + config->clock_source = GCLK_GENERATOR_0; + config->reference = ADC_REFERENCE_INT1V; + config->clock_prescaler = ADC_CLOCK_PRESCALER_DIV4; + config->resolution = ADC_RESOLUTION_12BIT; + config->window.window_mode = ADC_WINDOW_MODE_DISABLE; + config->window.window_upper_value = 0; + config->window.window_lower_value = 0; + config->gain_factor = ADC_GAIN_FACTOR_1X; +#if SAMR21 + config->positive_input = ADC_POSITIVE_INPUT_PIN6 ; +#else + config->positive_input = ADC_POSITIVE_INPUT_PIN0 ; +#endif + config->negative_input = ADC_NEGATIVE_INPUT_GND ; + config->accumulate_samples = ADC_ACCUMULATE_DISABLE; + config->divide_result = ADC_DIVIDE_RESULT_DISABLE; + config->left_adjust = false; + config->differential_mode = false; + config->freerunning = false; + config->event_action = ADC_EVENT_ACTION_DISABLED; + config->run_in_standby = false; + config->reference_compensation_enable = false; + config->correction.correction_enable = false; + config->correction.gain_correction = ADC_GAINCORR_RESETVALUE; + config->correction.offset_correction = ADC_OFFSETCORR_RESETVALUE; + config->sample_length = 0; + config->pin_scan.offset_start_scan = 0; + config->pin_scan.inputs_to_scan = 0; +} + +/** + * \brief Sets the ADC window mode + * + * Sets the ADC window mode to a given mode and value range. + * + * \param[in] module_inst Pointer to the ADC software instance struct + * \param[in] window_mode Window monitor mode to set + * \param[in] window_lower_value Lower window monitor threshold value + * \param[in] window_upper_value Upper window monitor threshold value + */ +void adc_set_window_mode( + struct adc_module *const module_inst, + const enum adc_window_mode window_mode, + const int16_t window_lower_value, + const int16_t window_upper_value) +{ + /* Sanity check arguments */ + Assert(module_inst); + Assert(module_inst->hw); + + Adc *const adc_module = module_inst->hw; + + while (adc_is_syncing(module_inst)) { + /* Wait for synchronization */ + } + + /* Set window mode */ + adc_module->WINCTRL.reg = window_mode << ADC_WINCTRL_WINMODE_Pos; + + while (adc_is_syncing(module_inst)) { + /* Wait for synchronization */ + } + + /* Set lower window monitor threshold value */ + adc_module->WINLT.reg = window_lower_value << ADC_WINLT_WINLT_Pos; + + while (adc_is_syncing(module_inst)) { + /* Wait for synchronization */ + } + + /* Set upper window monitor threshold value */ + adc_module->WINUT.reg = window_upper_value << ADC_WINUT_WINUT_Pos; +} + +/** +* \internal Configure MUX settings for the analog pins +* +* This function will set the given ADC input pins +* to the analog function in the pinmux, giving +* the ADC access to the analog signal +* +* \param [in] pin AINxx pin to configure +*/ +static inline void _adc_configure_ain_pin(uint32_t pin) +{ +#define PIN_INVALID_ADC_AIN 0xFFFFUL + + /* Pinmapping table for AINxx -> GPIO pin number */ + const uint32_t pinmapping[] = { +#if (SAMD20E) || (SAMD21E)|| (SAMDA1E) + PIN_PA02B_ADC_AIN0, PIN_PA03B_ADC_AIN1, + PIN_INVALID_ADC_AIN, PIN_INVALID_ADC_AIN, + PIN_PA04B_ADC_AIN4, PIN_PA05B_ADC_AIN5, + PIN_PA06B_ADC_AIN6, PIN_PA07B_ADC_AIN7, + PIN_INVALID_ADC_AIN, PIN_INVALID_ADC_AIN, + PIN_INVALID_ADC_AIN, PIN_INVALID_ADC_AIN, + PIN_INVALID_ADC_AIN, PIN_INVALID_ADC_AIN, + PIN_INVALID_ADC_AIN, PIN_INVALID_ADC_AIN, + PIN_PA08B_ADC_AIN16, PIN_PA09B_ADC_AIN17, + PIN_PA10B_ADC_AIN18, PIN_PA11B_ADC_AIN19, +#elif (SAMD20G) || (SAMD21G)|| (SAMDA1G) + PIN_PA02B_ADC_AIN0, PIN_PA03B_ADC_AIN1, + PIN_PB08B_ADC_AIN2, PIN_PB09B_ADC_AIN3, + PIN_PA04B_ADC_AIN4, PIN_PA05B_ADC_AIN5, + PIN_PA06B_ADC_AIN6, PIN_PA07B_ADC_AIN7, + PIN_INVALID_ADC_AIN, PIN_INVALID_ADC_AIN, + PIN_PB02B_ADC_AIN10, PIN_PB03B_ADC_AIN11, + PIN_INVALID_ADC_AIN, PIN_INVALID_ADC_AIN, + PIN_INVALID_ADC_AIN, PIN_INVALID_ADC_AIN, + PIN_PA08B_ADC_AIN16, PIN_PA09B_ADC_AIN17, + PIN_PA10B_ADC_AIN18, PIN_PA11B_ADC_AIN19, +#elif (SAMD20J) || (SAMD21J)|| (SAMDA1J) + PIN_PA02B_ADC_AIN0, PIN_PA03B_ADC_AIN1, + PIN_PB08B_ADC_AIN2, PIN_PB09B_ADC_AIN3, + PIN_PA04B_ADC_AIN4, PIN_PA05B_ADC_AIN5, + PIN_PA06B_ADC_AIN6, PIN_PA07B_ADC_AIN7, + PIN_PB00B_ADC_AIN8, PIN_PB01B_ADC_AIN9, + PIN_PB02B_ADC_AIN10, PIN_PB03B_ADC_AIN11, + PIN_PB04B_ADC_AIN12, PIN_PB05B_ADC_AIN13, + PIN_PB06B_ADC_AIN14, PIN_PB07B_ADC_AIN15, + PIN_PA08B_ADC_AIN16, PIN_PA09B_ADC_AIN17, + PIN_PA10B_ADC_AIN18, PIN_PA11B_ADC_AIN19, +#elif SAMR21E + PIN_INVALID_ADC_AIN, PIN_INVALID_ADC_AIN, + PIN_INVALID_ADC_AIN, PIN_INVALID_ADC_AIN, + PIN_INVALID_ADC_AIN, PIN_INVALID_ADC_AIN, + PIN_PA06B_ADC_AIN6, PIN_PA07B_ADC_AIN7, + PIN_INVALID_ADC_AIN, PIN_INVALID_ADC_AIN, + PIN_INVALID_ADC_AIN, PIN_INVALID_ADC_AIN, + PIN_INVALID_ADC_AIN, PIN_INVALID_ADC_AIN, + PIN_INVALID_ADC_AIN, PIN_INVALID_ADC_AIN, + PIN_PA08B_ADC_AIN16, PIN_PA09B_ADC_AIN17, + PIN_INVALID_ADC_AIN, PIN_INVALID_ADC_AIN, +#elif SAMR21G + PIN_INVALID_ADC_AIN, PIN_INVALID_ADC_AIN, + PIN_INVALID_ADC_AIN, PIN_INVALID_ADC_AIN, + PIN_PA04B_ADC_AIN4, PIN_PA05B_ADC_AIN5, + PIN_PA06B_ADC_AIN6, PIN_PA07B_ADC_AIN7, + PIN_INVALID_ADC_AIN, PIN_INVALID_ADC_AIN, + PIN_PB02B_ADC_AIN10, PIN_PB03B_ADC_AIN11, + PIN_INVALID_ADC_AIN, PIN_INVALID_ADC_AIN, + PIN_INVALID_ADC_AIN, PIN_INVALID_ADC_AIN, + PIN_PA08B_ADC_AIN16, PIN_PA09B_ADC_AIN17, + PIN_INVALID_ADC_AIN, PIN_INVALID_ADC_AIN, +#elif (SAMD09C) || (SAMD10C) || (SAMD11C) + PIN_PA02B_ADC_AIN0, PIN_INVALID_ADC_AIN, + PIN_PA04B_ADC_AIN2, PIN_PA05B_ADC_AIN3, + PIN_INVALID_ADC_AIN, PIN_INVALID_ADC_AIN, + PIN_PA14B_ADC_AIN6, PIN_PA15B_ADC_AIN7, + PIN_INVALID_ADC_AIN, PIN_INVALID_ADC_AIN, + PIN_INVALID_ADC_AIN, PIN_INVALID_ADC_AIN, + PIN_INVALID_ADC_AIN, PIN_INVALID_ADC_AIN, + PIN_INVALID_ADC_AIN, PIN_INVALID_ADC_AIN, + PIN_INVALID_ADC_AIN, PIN_INVALID_ADC_AIN, + PIN_INVALID_ADC_AIN, PIN_INVALID_ADC_AIN, +#elif (SAMD09D) + PIN_PA02B_ADC_AIN0, PIN_PA03B_ADC_AIN1, + PIN_PA04B_ADC_AIN2, PIN_PA05B_ADC_AIN3, + PIN_PA06B_ADC_AIN4, PIN_PA07B_ADC_AIN5, + PIN_PA14B_ADC_AIN6, PIN_PA15B_ADC_AIN7, + PIN_INVALID_ADC_AIN, PIN_INVALID_ADC_AIN, + PIN_INVALID_ADC_AIN, PIN_INVALID_ADC_AIN, + PIN_INVALID_ADC_AIN, PIN_INVALID_ADC_AIN, + PIN_INVALID_ADC_AIN, PIN_INVALID_ADC_AIN, + PIN_INVALID_ADC_AIN, PIN_INVALID_ADC_AIN, + PIN_INVALID_ADC_AIN, PIN_INVALID_ADC_AIN, +#elif (SAMD10DS) || (SAMD10DU) || (SAMD11DS) || (SAMD11DU) + PIN_PA02B_ADC_AIN0, PIN_PA03B_ADC_AIN1, + PIN_PA04B_ADC_AIN2, PIN_PA05B_ADC_AIN3, + PIN_PA06B_ADC_AIN4, PIN_PA07B_ADC_AIN5, + PIN_PA14B_ADC_AIN6, PIN_PA15B_ADC_AIN7, + PIN_INVALID_ADC_AIN, PIN_INVALID_ADC_AIN, + PIN_INVALID_ADC_AIN, PIN_INVALID_ADC_AIN, + PIN_INVALID_ADC_AIN, PIN_INVALID_ADC_AIN, + PIN_INVALID_ADC_AIN, PIN_INVALID_ADC_AIN, + PIN_INVALID_ADC_AIN, PIN_INVALID_ADC_AIN, + PIN_INVALID_ADC_AIN, PIN_INVALID_ADC_AIN, +#elif (SAMD10DM) || (SAMD11DM) + PIN_PA02B_ADC_AIN0, PIN_PA03B_ADC_AIN1, + PIN_PA04B_ADC_AIN2, PIN_PA05B_ADC_AIN3, + PIN_PA06B_ADC_AIN4, PIN_PA07B_ADC_AIN5, + PIN_PA14B_ADC_AIN6, PIN_PA15B_ADC_AIN7, + PIN_PA10B_ADC_AIN8, PIN_PA11B_ADC_AIN9, + PIN_INVALID_ADC_AIN, PIN_INVALID_ADC_AIN, + PIN_INVALID_ADC_AIN, PIN_INVALID_ADC_AIN, + PIN_INVALID_ADC_AIN, PIN_INVALID_ADC_AIN, + PIN_INVALID_ADC_AIN, PIN_INVALID_ADC_AIN, + PIN_INVALID_ADC_AIN, PIN_INVALID_ADC_AIN, +#elif (SAMHA1G) || (SAMHA0G) + PIN_PA02B_ADC_AIN0, PIN_PA03B_ADC_AIN1, + PIN_INVALID_ADC_AIN, PIN_INVALID_ADC_AIN, + PIN_PA04B_ADC_AIN4, PIN_PA05B_ADC_AIN5, + PIN_PA06B_ADC_AIN6, PIN_PA07B_ADC_AIN7, + PIN_INVALID_ADC_AIN, PIN_INVALID_ADC_AIN, + PIN_INVALID_ADC_AIN, PIN_PB03B_ADC_AIN11, + PIN_INVALID_ADC_AIN, PIN_INVALID_ADC_AIN, + PIN_PB06B_ADC_AIN14, PIN_PB07B_ADC_AIN15, + PIN_PA08B_ADC_AIN16, PIN_PA09B_ADC_AIN17, + PIN_PA10B_ADC_AIN18, PIN_PA11B_ADC_AIN19, +#elif (SAMHA1E) || (SAMHA0E) + PIN_PA02B_ADC_AIN0, PIN_PA03B_ADC_AIN1, + PIN_INVALID_ADC_AIN, PIN_INVALID_ADC_AIN, + PIN_INVALID_ADC_AIN, PIN_INVALID_ADC_AIN, + PIN_PA06B_ADC_AIN6, PIN_PA07B_ADC_AIN7, + PIN_INVALID_ADC_AIN, PIN_INVALID_ADC_AIN, + PIN_INVALID_ADC_AIN, PIN_INVALID_ADC_AIN, + PIN_INVALID_ADC_AIN, PIN_INVALID_ADC_AIN, + PIN_INVALID_ADC_AIN, PIN_INVALID_ADC_AIN, + PIN_PA08B_ADC_AIN16, PIN_PA09B_ADC_AIN17, +#else +# error ADC pin mappings are not defined for this device. +#endif + }; + + uint32_t pin_map_result = PIN_INVALID_ADC_AIN; + + if (pin <= ADC_EXTCHANNEL_MSB) { + pin_map_result = pinmapping[pin >> ADC_INPUTCTRL_MUXPOS_Pos]; + + Assert(pin_map_result != PIN_INVALID_ADC_AIN); + + struct system_pinmux_config config; + system_pinmux_get_config_defaults(&config); + + /* Analog functions are all on MUX setting B */ + config.input_pull = SYSTEM_PINMUX_PIN_PULL_NONE; + config.mux_position = 1; + + system_pinmux_pin_set_config(pin_map_result, &config); + } +} + +/** + * \internal Writes an ADC configuration to the hardware module + * + * Writes out a given ADC module configuration to the hardware module. + * + * \param[out] module_inst Pointer to the ADC software instance struct + * \param[in] config Pointer to configuration struct + * + * \return Status of the configuration procedure + * \retval STATUS_OK The configuration was successful + * \retval STATUS_ERR_INVALID_ARG Invalid argument(s) were provided + */ +static enum status_code _adc_set_config( + struct adc_module *const module_inst, + struct adc_config *const config) +{ + uint8_t adjres = 0; + uint32_t resolution = ADC_RESOLUTION_16BIT; + enum adc_accumulate_samples accumulate = ADC_ACCUMULATE_DISABLE; +#if SAMD20 + uint8_t revision_num = ((REG_DSU_DID & DSU_DID_REVISION_Msk) >> DSU_DID_REVISION_Pos); +#endif + + /* Get the hardware module pointer */ + Adc *const adc_module = module_inst->hw; + + /* Configure GCLK channel and enable clock */ + struct system_gclk_chan_config gclk_chan_conf; + system_gclk_chan_get_config_defaults(&gclk_chan_conf); + gclk_chan_conf.source_generator = config->clock_source; + system_gclk_chan_set_config(ADC_GCLK_ID, &gclk_chan_conf); + system_gclk_chan_enable(ADC_GCLK_ID); + + /* Setup pinmuxing for analog inputs */ + if (config->pin_scan.inputs_to_scan != 0) { + uint8_t offset = config->pin_scan.offset_start_scan; + uint8_t start_pin = + offset +(uint8_t)config->positive_input; + uint8_t end_pin = + start_pin + config->pin_scan.inputs_to_scan; + + while (start_pin < end_pin) { + _adc_configure_ain_pin((offset % 16)+(uint8_t)config->positive_input); + start_pin++; + offset++; + } + _adc_configure_ain_pin(config->negative_input); + } else { + _adc_configure_ain_pin(config->positive_input); + _adc_configure_ain_pin(config->negative_input); + } + + /* Configure run in standby */ + adc_module->CTRLA.reg = (config->run_in_standby << ADC_CTRLA_RUNSTDBY_Pos); + + /* Configure reference */ + adc_module->REFCTRL.reg = + (config->reference_compensation_enable << ADC_REFCTRL_REFCOMP_Pos) | + (config->reference); + + /* Set adjusting result and number of samples */ + switch (config->resolution) { + + case ADC_RESOLUTION_CUSTOM: + adjres = config->divide_result; + accumulate = config->accumulate_samples; + /* 16-bit result register */ + resolution = ADC_RESOLUTION_16BIT; + break; + + case ADC_RESOLUTION_13BIT: + /* Increase resolution by 1 bit */ + adjres = ADC_DIVIDE_RESULT_2; + accumulate = ADC_ACCUMULATE_SAMPLES_4; + /* 16-bit result register */ + resolution = ADC_RESOLUTION_16BIT; + break; + + case ADC_RESOLUTION_14BIT: + /* Increase resolution by 2 bit */ + adjres = ADC_DIVIDE_RESULT_4; + accumulate = ADC_ACCUMULATE_SAMPLES_16; + /* 16-bit result register */ + resolution = ADC_RESOLUTION_16BIT; + break; +#if SAMD20 + /* See $35.1.8 for ADC errata of SAM D20. + The revisions before D have this issue.*/ + case ADC_RESOLUTION_15BIT: + /* Increase resolution by 3 bit */ + if(revision_num < REVISON_D_NUM) { + adjres = ADC_DIVIDE_RESULT_8; + } else { + adjres = ADC_DIVIDE_RESULT_2; + } + accumulate = ADC_ACCUMULATE_SAMPLES_64; + /* 16-bit result register */ + resolution = ADC_RESOLUTION_16BIT; + break; + + case ADC_RESOLUTION_16BIT: + if(revision_num < REVISON_D_NUM) { + /* Increase resolution by 4 bit */ + adjres = ADC_DIVIDE_RESULT_16; + } else { + adjres = ADC_DIVIDE_RESULT_DISABLE; + } + accumulate = ADC_ACCUMULATE_SAMPLES_256; + /* 16-bit result register */ + resolution = ADC_RESOLUTION_16BIT; + break; +#else + case ADC_RESOLUTION_15BIT: + /* Increase resolution by 3 bit */ + adjres = ADC_DIVIDE_RESULT_2; + accumulate = ADC_ACCUMULATE_SAMPLES_64; + /* 16-bit result register */ + resolution = ADC_RESOLUTION_16BIT; + break; + + case ADC_RESOLUTION_16BIT: + /* Increase resolution by 4 bit */ + adjres = ADC_DIVIDE_RESULT_DISABLE; + accumulate = ADC_ACCUMULATE_SAMPLES_256; + /* 16-bit result register */ + resolution = ADC_RESOLUTION_16BIT; + break; +#endif + case ADC_RESOLUTION_8BIT: + /* 8-bit result register */ + resolution = ADC_RESOLUTION_8BIT; + break; + case ADC_RESOLUTION_10BIT: + /* 10-bit result register */ + resolution = ADC_RESOLUTION_10BIT; + break; + case ADC_RESOLUTION_12BIT: + /* 12-bit result register */ + resolution = ADC_RESOLUTION_12BIT; + break; + + default: + /* Unknown. Abort. */ + return STATUS_ERR_INVALID_ARG; + } + + adc_module->AVGCTRL.reg = ADC_AVGCTRL_ADJRES(adjres) | accumulate; + + /* Check validity of sample length value */ + if (config->sample_length > 63) { + return STATUS_ERR_INVALID_ARG; + } else { + /* Configure sample length */ + adc_module->SAMPCTRL.reg = + (config->sample_length << ADC_SAMPCTRL_SAMPLEN_Pos); + } + + while (adc_is_syncing(module_inst)) { + /* Wait for synchronization */ + } + + /* Configure CTRLB */ + adc_module->CTRLB.reg = + config->clock_prescaler | + resolution | + (config->correction.correction_enable << ADC_CTRLB_CORREN_Pos) | + (config->freerunning << ADC_CTRLB_FREERUN_Pos) | + (config->left_adjust << ADC_CTRLB_LEFTADJ_Pos) | + (config->differential_mode << ADC_CTRLB_DIFFMODE_Pos); + + /* Check validity of window thresholds */ + if (config->window.window_mode != ADC_WINDOW_MODE_DISABLE) { + switch (resolution) { + case ADC_RESOLUTION_8BIT: + if (config->differential_mode && + (config->window.window_lower_value > 127 || + config->window.window_lower_value < -128 || + config->window.window_upper_value > 127 || + config->window.window_upper_value < -128)) { + /* Invalid value */ + return STATUS_ERR_INVALID_ARG; + } else if (config->window.window_lower_value > 255 || + config->window.window_upper_value > 255){ + /* Invalid value */ + return STATUS_ERR_INVALID_ARG; + } + break; + case ADC_RESOLUTION_10BIT: + if (config->differential_mode && + (config->window.window_lower_value > 511 || + config->window.window_lower_value < -512 || + config->window.window_upper_value > 511 || + config->window.window_upper_value < -512)) { + /* Invalid value */ + return STATUS_ERR_INVALID_ARG; + } else if (config->window.window_lower_value > 1023 || + config->window.window_upper_value > 1023){ + /* Invalid value */ + return STATUS_ERR_INVALID_ARG; + } + break; + case ADC_RESOLUTION_12BIT: + if (config->differential_mode && + (config->window.window_lower_value > 2047 || + config->window.window_lower_value < -2048 || + config->window.window_upper_value > 2047 || + config->window.window_upper_value < -2048)) { + /* Invalid value */ + return STATUS_ERR_INVALID_ARG; + } else if (config->window.window_lower_value > 4095 || + config->window.window_upper_value > 4095){ + /* Invalid value */ + return STATUS_ERR_INVALID_ARG; + } + break; + case ADC_RESOLUTION_16BIT: + if (config->differential_mode && + (config->window.window_lower_value > 32767 || + config->window.window_lower_value < -32768 || + config->window.window_upper_value > 32767 || + config->window.window_upper_value < -32768)) { + /* Invalid value */ + return STATUS_ERR_INVALID_ARG; + } else if (config->window.window_lower_value > 65535 || + config->window.window_upper_value > 65535){ + /* Invalid value */ + return STATUS_ERR_INVALID_ARG; + } + break; + } + } + + while (adc_is_syncing(module_inst)) { + /* Wait for synchronization */ + } + + /* Configure window mode */ + adc_module->WINCTRL.reg = config->window.window_mode; + + while (adc_is_syncing(module_inst)) { + /* Wait for synchronization */ + } + + /* Configure lower threshold */ + adc_module->WINLT.reg = + config->window.window_lower_value << ADC_WINLT_WINLT_Pos; + + while (adc_is_syncing(module_inst)) { + /* Wait for synchronization */ + } + + /* Configure lower threshold */ + adc_module->WINUT.reg = config->window.window_upper_value << + ADC_WINUT_WINUT_Pos; + + uint8_t inputs_to_scan = config->pin_scan.inputs_to_scan; + if (inputs_to_scan > 0) { + /* + * Number of input sources included is the value written to INPUTSCAN + * plus 1. + */ + inputs_to_scan--; + } + + if (inputs_to_scan > (ADC_INPUTCTRL_INPUTSCAN_Msk >> ADC_INPUTCTRL_INPUTSCAN_Pos) || + config->pin_scan.offset_start_scan > (ADC_INPUTCTRL_INPUTOFFSET_Msk >> ADC_INPUTCTRL_INPUTOFFSET_Pos)) { + /* Invalid number of input pins or input offset */ + return STATUS_ERR_INVALID_ARG; + } + + while (adc_is_syncing(module_inst)) { + /* Wait for synchronization */ + } + + /* Configure pin scan mode and positive and negative input pins */ + adc_module->INPUTCTRL.reg = + config->gain_factor | + (config->pin_scan.offset_start_scan << + ADC_INPUTCTRL_INPUTOFFSET_Pos) | + (inputs_to_scan << ADC_INPUTCTRL_INPUTSCAN_Pos) | + config->negative_input | + config->positive_input; + + /* Configure events */ + adc_module->EVCTRL.reg = config->event_action; + + /* Disable all interrupts */ + adc_module->INTENCLR.reg = + (1 << ADC_INTENCLR_SYNCRDY_Pos) | (1 << ADC_INTENCLR_WINMON_Pos) | + (1 << ADC_INTENCLR_OVERRUN_Pos) | (1 << ADC_INTENCLR_RESRDY_Pos); + + if (config->correction.correction_enable){ + /* Make sure gain_correction value is valid */ + if (config->correction.gain_correction > ADC_GAINCORR_GAINCORR_Msk) { + return STATUS_ERR_INVALID_ARG; + } else { + /* Set gain correction value */ + adc_module->GAINCORR.reg = config->correction.gain_correction << + ADC_GAINCORR_GAINCORR_Pos; + } + + /* Make sure offset correction value is valid */ + if (config->correction.offset_correction > 2047 || + config->correction.offset_correction < -2048) { + return STATUS_ERR_INVALID_ARG; + } else { + /* Set offset correction value */ + adc_module->OFFSETCORR.reg = config->correction.offset_correction << + ADC_OFFSETCORR_OFFSETCORR_Pos; + } + } + + /* Load in the fixed device ADC calibration constants */ + adc_module->CALIB.reg = + ADC_CALIB_BIAS_CAL( + (*(uint32_t *)ADC_FUSES_BIASCAL_ADDR >> ADC_FUSES_BIASCAL_Pos) + ) | + ADC_CALIB_LINEARITY_CAL( + (*(uint64_t *)ADC_FUSES_LINEARITY_0_ADDR >> ADC_FUSES_LINEARITY_0_Pos) + ); + + return STATUS_OK; +} + +/** + * \brief Initializes the ADC channel sequence + * + * Like SAMD and SAMR21 the INPUTOFFSET register will be incremented one + * automatically after a conversion done, causing the next conversion + * to be done with the positive input equal to MUXPOS + INPUTOFFSET, + * it is scanning continuously one by one even ADC channels are not continuous. + * + * Initializes the ADC channel sequence by the sequence of pin_array. + * + * \param[in] pin_array The array of the Mux selection for the positive ADC input + * \param[in] size The size of pin_array + */ +void adc_regular_ain_channel(uint32_t *pin_array, uint8_t size) +{ + for (int i = 0; i < size; i++) { + _adc_configure_ain_pin(pin_array[i]); + } +} + +/** + * \brief Initializes the ADC + * + * Initializes the ADC device struct and the hardware module based on the + * given configuration struct values. + * + * \param[out] module_inst Pointer to the ADC software instance struct + * \param[in] hw Pointer to the ADC module instance + * \param[in] config Pointer to the configuration struct + * + * \return Status of the initialization procedure. + * \retval STATUS_OK The initialization was successful + * \retval STATUS_ERR_INVALID_ARG Invalid argument(s) were provided + * \retval STATUS_BUSY The module is busy with a reset operation + * \retval STATUS_ERR_DENIED The module is enabled + */ +enum status_code adc_init( + struct adc_module *const module_inst, + Adc *hw, + struct adc_config *config) +{ + /* Sanity check arguments */ + Assert(module_inst); + Assert(hw); + Assert(config); + + /* Associate the software module instance with the hardware module */ + module_inst->hw = hw; + + /* Turn on the digital interface clock */ + system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, PM_APBCMASK_ADC); + + if (hw->CTRLA.reg & ADC_CTRLA_SWRST) { + /* We are in the middle of a reset. Abort. */ + return STATUS_BUSY; + } + + if (hw->CTRLA.reg & ADC_CTRLA_ENABLE) { + /* Module must be disabled before initialization. Abort. */ + return STATUS_ERR_DENIED; + } + + /* Store the selected reference for later use */ + module_inst->reference = config->reference; + + /* Make sure bandgap is enabled if requested by the config */ + if (module_inst->reference == ADC_REFERENCE_INT1V) { + system_voltage_reference_enable(SYSTEM_VOLTAGE_REFERENCE_BANDGAP); + } + +#if ADC_CALLBACK_MODE == true + for (uint8_t i = 0; i < ADC_CALLBACK_N; i++) { + module_inst->callback[i] = NULL; + }; + + module_inst->registered_callback_mask = 0; + module_inst->enabled_callback_mask = 0; + module_inst->remaining_conversions = 0; + module_inst->job_status = STATUS_OK; + + _adc_instances[0] = module_inst; + + if (config->event_action == ADC_EVENT_ACTION_DISABLED && + !config->freerunning) { + module_inst->software_trigger = true; + } else { + module_inst->software_trigger = false; + } +#endif + + /* Write configuration to module */ + return _adc_set_config(module_inst, config); +} diff --git a/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc_callback.c b/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc_callback.c new file mode 100644 index 0000000..d726377 --- /dev/null +++ b/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc_callback.c @@ -0,0 +1,247 @@ +/** + * \file + * + * \brief SAM Peripheral Analog-to-Digital Converter Driver + * + * Copyright (c) 2012-2018 Microchip Technology Inc. and its subsidiaries. + * + * \asf_license_start + * + * \page License + * + * Subject to your compliance with these terms, you may use Microchip + * software and any derivatives exclusively with Microchip products. + * It is your responsibility to comply with third party license terms applicable + * to your use of third party software (including open source software) that + * may accompany Microchip software. + * + * THIS SOFTWARE IS SUPPLIED BY MICROCHIP "AS IS". NO WARRANTIES, + * WHETHER EXPRESS, IMPLIED OR STATUTORY, APPLY TO THIS SOFTWARE, + * INCLUDING ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, + * AND FITNESS FOR A PARTICULAR PURPOSE. IN NO EVENT WILL MICROCHIP BE + * LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL OR CONSEQUENTIAL + * LOSS, DAMAGE, COST OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE + * SOFTWARE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE + * POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT + * ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY + * RELATED TO THIS SOFTWARE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, + * THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THIS SOFTWARE. + * + * \asf_license_stop + * + */ +/* + * Support and FAQ: visit Microchip Support + */ +#include "adc_callback.h" + +struct adc_module *_adc_instances[ADC_INST_NUM]; + +static void _adc_interrupt_handler(const uint8_t instance) +{ + struct adc_module *module = _adc_instances[instance]; + + /* get interrupt flags and mask out enabled callbacks */ + uint32_t flags = module->hw->INTFLAG.reg & module->hw->INTENSET.reg; + + if (flags & ADC_INTFLAG_RESRDY) { + /* clear interrupt flag */ + module->hw->INTFLAG.reg = ADC_INTFLAG_RESRDY; + + while (adc_is_syncing(module)) { + /* Wait for synchronization */ + } + + /* store ADC result in job buffer */ + *(module->job_buffer++) = module->hw->RESULT.reg; + + if (--module->remaining_conversions > 0) { + if (module->software_trigger == true) { + adc_start_conversion(module); + } + } else { + adc_disable_interrupt(module, ADC_INTERRUPT_RESULT_READY); + if (module->job_status == STATUS_BUSY) { + /* job is complete. update status,disable interrupt + *and call callback */ + module->job_status = STATUS_OK; + + if ((module->enabled_callback_mask & + (1 << ADC_CALLBACK_READ_BUFFER)) && + (module->registered_callback_mask & + (1 << ADC_CALLBACK_READ_BUFFER))) { + (module->callback[ADC_CALLBACK_READ_BUFFER])(module); + } + } + } + } + + if (flags & ADC_INTFLAG_WINMON) { + module->hw->INTFLAG.reg = ADC_INTFLAG_WINMON; + if ((module->enabled_callback_mask & (1 << ADC_CALLBACK_WINDOW)) && + (module->registered_callback_mask & (1 << ADC_CALLBACK_WINDOW))) { + (module->callback[ADC_CALLBACK_WINDOW])(module); + } + + } + + if (flags & ADC_INTFLAG_OVERRUN) { + module->hw->INTFLAG.reg = ADC_INTFLAG_OVERRUN; + if ((module->enabled_callback_mask & (1 << ADC_CALLBACK_ERROR)) && + (module->registered_callback_mask & (1 << ADC_CALLBACK_ERROR))) { + (module->callback[ADC_CALLBACK_ERROR])(module); + } + } +} + +/** Interrupt handler for the ADC module. */ +void ADC_Handler(void) +{ + _adc_interrupt_handler(0); +} + +/** + * \brief Registers a callback + * + * Registers a callback function which is implemented by the user. + * + * \note The callback must be enabled by for the interrupt handler to call it + * when the condition for the callback is met. + * + * \param[in] module Pointer to ADC software instance struct + * \param[in] callback_func Pointer to callback function + * \param[in] callback_type Callback type given by an enum + * + */ +void adc_register_callback( + struct adc_module *const module, + adc_callback_t callback_func, + enum adc_callback callback_type) +{ + /* Sanity check arguments */ + Assert(module); + Assert(callback_func); + + /* Register callback function */ + module->callback[callback_type] = callback_func; + + /* Set the bit corresponding to the callback_type */ + module->registered_callback_mask |= (1 << callback_type); +} + +/** + * \brief Unregisters a callback + * + * Unregisters a callback function which is implemented by the user. + * + * \param[in] module Pointer to ADC software instance struct + * \param[in] callback_type Callback type given by an enum + * + */ +void adc_unregister_callback( + struct adc_module *const module, + enum adc_callback callback_type) +{ + /* Sanity check arguments */ + Assert(module); + + /* Unregister callback function */ + module->callback[callback_type] = NULL; + + /* Clear the bit corresponding to the callback_type */ + module->registered_callback_mask &= ~(1 << callback_type); +} + +/** + * \brief Read multiple samples from ADC + * + * Read \c samples samples from the ADC into the buffer \c buffer. + * If there is no hardware trigger defined (event action) the + * driver will retrigger the ADC conversion whenever a conversion + * is complete until \c samples samples has been acquired. To avoid + * jitter in the sampling frequency using an event trigger is advised. + * + * \param[in] module_inst Pointer to the ADC software instance struct + * \param[in] samples Number of samples to acquire + * \param[out] buffer Buffer to store the ADC samples + * + * \return Status of the job start. + * \retval STATUS_OK The conversion job was started successfully and is + * in progress + * \retval STATUS_BUSY The ADC is already busy with another job + */ +enum status_code adc_read_buffer_job( + struct adc_module *const module_inst, + uint16_t *buffer, + uint16_t samples) +{ + Assert(module_inst); + Assert(samples); + Assert(buffer); + + if(module_inst->remaining_conversions != 0 || + module_inst->job_status == STATUS_BUSY){ + return STATUS_BUSY; + } + + module_inst->job_status = STATUS_BUSY; + module_inst->remaining_conversions = samples; + module_inst->job_buffer = buffer; + + adc_enable_interrupt(module_inst, ADC_INTERRUPT_RESULT_READY); + + if(module_inst->software_trigger == true) { + adc_start_conversion(module_inst); + } + + return STATUS_OK; +} + +/** + * \brief Gets the status of a job + * + * Gets the status of an ongoing or the last job. + * + * \param [in] module_inst Pointer to the ADC software instance struct + * \param [in] type Type of job to get status + * + * \return Status of the job. + */ +enum status_code adc_get_job_status( + struct adc_module *module_inst, + enum adc_job_type type) +{ + /* Sanity check arguments */ + Assert(module_inst); + + if (type == ADC_JOB_READ_BUFFER ) { + return module_inst->job_status; + } else { + return STATUS_ERR_INVALID_ARG; + } +} + +/** + * \brief Aborts an ongoing job + * + * Aborts an ongoing job. + * + * \param [in] module_inst Pointer to the ADC software instance struct + * \param [in] type Type of job to abort + */ +void adc_abort_job( + struct adc_module *module_inst, + enum adc_job_type type) +{ + /* Sanity check arguments */ + Assert(module_inst); + + if (type == ADC_JOB_READ_BUFFER) { + /* Disable interrupt */ + adc_disable_interrupt(module_inst, ADC_INTERRUPT_RESULT_READY); + /* Mark job as aborted */ + module_inst->job_status = STATUS_ABORTED; + module_inst->remaining_conversions = 0; + } +} + diff --git a/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc_feature.h b/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc_feature.h new file mode 100644 index 0000000..d715b9d --- /dev/null +++ b/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/drivers/adc/adc_sam_d_r_h/adc_feature.h @@ -0,0 +1,718 @@ +/** + * \file + * + * \brief SAM ADC functionality + * + * Copyright (c) 2014-2018 Microchip Technology Inc. and its subsidiaries. + * + * \asf_license_start + * + * \page License + * + * Subject to your compliance with these terms, you may use Microchip + * software and any derivatives exclusively with Microchip products. + * It is your responsibility to comply with third party license terms applicable + * to your use of third party software (including open source software) that + * may accompany Microchip software. + * + * THIS SOFTWARE IS SUPPLIED BY MICROCHIP "AS IS". NO WARRANTIES, + * WHETHER EXPRESS, IMPLIED OR STATUTORY, APPLY TO THIS SOFTWARE, + * INCLUDING ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, + * AND FITNESS FOR A PARTICULAR PURPOSE. IN NO EVENT WILL MICROCHIP BE + * LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL OR CONSEQUENTIAL + * LOSS, DAMAGE, COST OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE + * SOFTWARE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE + * POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT + * ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY + * RELATED TO THIS SOFTWARE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, + * THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THIS SOFTWARE. + * + * \asf_license_stop + * + */ +/* + * Support and FAQ: visit Microchip Support + */ +#ifndef ADC_FEATURE_H_INCLUDED +#define ADC_FEATURE_H_INCLUDED + +/** + * \addtogroup asfdoc_sam0_adc_group + * @{ + */ + +#ifdef __cplusplus +extern "C" { +#endif + +#if ADC_CALLBACK_MODE == true +# include + +#if !defined(__DOXYGEN__) +extern struct adc_module *_adc_instances[ADC_INST_NUM]; +#endif + +/** Forward definition of the device instance. */ +struct adc_module; + +/** Type of the callback functions. */ +typedef void (*adc_callback_t)(struct adc_module *const module); + +/** + * \brief ADC Callback enum + * + * Callback types for ADC callback driver. + * + */ +enum adc_callback { + /** Callback for buffer received */ + ADC_CALLBACK_READ_BUFFER, + /** Callback when window is hit */ + ADC_CALLBACK_WINDOW, + /** Callback for error */ + ADC_CALLBACK_ERROR, +# if !defined(__DOXYGEN__) + /** Number of available callbacks */ + ADC_CALLBACK_N, +# endif +}; + +#endif + +/** + * \brief ADC reference voltage enum + * + * Enum for the possible reference voltages for the ADC. + * + */ +enum adc_reference { + /** 1.0V voltage reference */ + ADC_REFERENCE_INT1V = ADC_REFCTRL_REFSEL_INT1V, + /** 1/1.48VCC reference */ + ADC_REFERENCE_INTVCC0 = ADC_REFCTRL_REFSEL_INTVCC0, + /** 1/2VCC (only for internal VCC > 2.1V) */ + ADC_REFERENCE_INTVCC1 = ADC_REFCTRL_REFSEL_INTVCC1, + /** External reference A */ + ADC_REFERENCE_AREFA = ADC_REFCTRL_REFSEL_AREFA, + /** External reference B */ + ADC_REFERENCE_AREFB = ADC_REFCTRL_REFSEL_AREFB, +}; + +/** + * \brief ADC clock prescaler enum + * + * Enum for the possible clock prescaler values for the ADC. + * + */ +enum adc_clock_prescaler { + /** ADC clock division factor 4 */ + ADC_CLOCK_PRESCALER_DIV4 = ADC_CTRLB_PRESCALER_DIV4, + /** ADC clock division factor 8 */ + ADC_CLOCK_PRESCALER_DIV8 = ADC_CTRLB_PRESCALER_DIV8, + /** ADC clock division factor 16 */ + ADC_CLOCK_PRESCALER_DIV16 = ADC_CTRLB_PRESCALER_DIV16, + /** ADC clock division factor 32 */ + ADC_CLOCK_PRESCALER_DIV32 = ADC_CTRLB_PRESCALER_DIV32, + /** ADC clock division factor 64 */ + ADC_CLOCK_PRESCALER_DIV64 = ADC_CTRLB_PRESCALER_DIV64, + /** ADC clock division factor 128 */ + ADC_CLOCK_PRESCALER_DIV128 = ADC_CTRLB_PRESCALER_DIV128, + /** ADC clock division factor 256 */ + ADC_CLOCK_PRESCALER_DIV256 = ADC_CTRLB_PRESCALER_DIV256, + /** ADC clock division factor 512 */ + ADC_CLOCK_PRESCALER_DIV512 = ADC_CTRLB_PRESCALER_DIV512, +}; + +/** + * \brief ADC resolution enum + * + * Enum for the possible resolution values for the ADC. + * + */ +enum adc_resolution { + /** ADC 12-bit resolution */ + ADC_RESOLUTION_12BIT = ADC_CTRLB_RESSEL_12BIT, + /** ADC 16-bit resolution using oversampling and decimation */ + ADC_RESOLUTION_16BIT = ADC_CTRLB_RESSEL_16BIT, + /** ADC 10-bit resolution */ + ADC_RESOLUTION_10BIT = ADC_CTRLB_RESSEL_10BIT, + /** ADC 8-bit resolution */ + ADC_RESOLUTION_8BIT = ADC_CTRLB_RESSEL_8BIT, + /** ADC 13-bit resolution using oversampling and decimation */ + ADC_RESOLUTION_13BIT, + /** ADC 14-bit resolution using oversampling and decimation */ + ADC_RESOLUTION_14BIT, + /** ADC 15-bit resolution using oversampling and decimation */ + ADC_RESOLUTION_15BIT, + /** ADC 16-bit result register for use with averaging. When using this mode + * the ADC result register will be set to 16-bit wide, and the number of + * samples to accumulate and the division factor is configured by the + * \ref adc_config.accumulate_samples and \ref adc_config.divide_result + * members in the configuration struct. + */ + ADC_RESOLUTION_CUSTOM, +}; + +/** + * \brief ADC window monitor mode enum + * + * Enum for the possible window monitor modes for the ADC. + * + */ +enum adc_window_mode { + /** No window mode */ + ADC_WINDOW_MODE_DISABLE = ADC_WINCTRL_WINMODE_DISABLE, + /** RESULT > WINLT */ + ADC_WINDOW_MODE_ABOVE_LOWER = ADC_WINCTRL_WINMODE_MODE1, + /** RESULT < WINUT */ + ADC_WINDOW_MODE_BELOW_UPPER = ADC_WINCTRL_WINMODE_MODE2, + /** WINLT < RESULT < WINUT */ + ADC_WINDOW_MODE_BETWEEN = ADC_WINCTRL_WINMODE_MODE3, + /** !(WINLT < RESULT < WINUT) */ + ADC_WINDOW_MODE_BETWEEN_INVERTED = ADC_WINCTRL_WINMODE_MODE4, +}; + +/** + * \brief ADC gain factor selection enum + * + * Enum for the possible gain factor values for the ADC. + * + */ +enum adc_gain_factor { + /** 1x gain */ + ADC_GAIN_FACTOR_1X = ADC_INPUTCTRL_GAIN_1X, + /** 2x gain */ + ADC_GAIN_FACTOR_2X = ADC_INPUTCTRL_GAIN_2X, + /** 4x gain */ + ADC_GAIN_FACTOR_4X = ADC_INPUTCTRL_GAIN_4X, + /** 8x gain */ + ADC_GAIN_FACTOR_8X = ADC_INPUTCTRL_GAIN_8X, + /** 16x gain */ + ADC_GAIN_FACTOR_16X = ADC_INPUTCTRL_GAIN_16X, + /** 1/2x gain */ + ADC_GAIN_FACTOR_DIV2 = ADC_INPUTCTRL_GAIN_DIV2, +}; + +/** + * \brief ADC event action enum + * + * Enum for the possible actions to take on an incoming event. + * + */ +enum adc_event_action { + /** Event action disabled */ + ADC_EVENT_ACTION_DISABLED = 0, + /** Flush ADC and start conversion */ + ADC_EVENT_ACTION_FLUSH_START_CONV = ADC_EVCTRL_SYNCEI, + /** Start conversion */ + ADC_EVENT_ACTION_START_CONV = ADC_EVCTRL_STARTEI, +}; + +/** + * \brief ADC positive MUX input selection enum + * + * Enum for the possible positive MUX input selections for the ADC. + * + */ +enum adc_positive_input { + /** ADC0 pin */ + ADC_POSITIVE_INPUT_PIN0 = ADC_INPUTCTRL_MUXPOS_PIN0, + /** ADC1 pin */ + ADC_POSITIVE_INPUT_PIN1 = ADC_INPUTCTRL_MUXPOS_PIN1, + /** ADC2 pin */ + ADC_POSITIVE_INPUT_PIN2 = ADC_INPUTCTRL_MUXPOS_PIN2, + /** ADC3 pin */ + ADC_POSITIVE_INPUT_PIN3 = ADC_INPUTCTRL_MUXPOS_PIN3, + /** ADC4 pin */ + ADC_POSITIVE_INPUT_PIN4 = ADC_INPUTCTRL_MUXPOS_PIN4, + /** ADC5 pin */ + ADC_POSITIVE_INPUT_PIN5 = ADC_INPUTCTRL_MUXPOS_PIN5, + /** ADC6 pin */ + ADC_POSITIVE_INPUT_PIN6 = ADC_INPUTCTRL_MUXPOS_PIN6, + /** ADC7 pin */ + ADC_POSITIVE_INPUT_PIN7 = ADC_INPUTCTRL_MUXPOS_PIN7, + /** ADC8 pin */ + ADC_POSITIVE_INPUT_PIN8 = ADC_INPUTCTRL_MUXPOS_PIN8, + /** ADC9 pin */ + ADC_POSITIVE_INPUT_PIN9 = ADC_INPUTCTRL_MUXPOS_PIN9, + /** ADC10 pin */ + ADC_POSITIVE_INPUT_PIN10 = ADC_INPUTCTRL_MUXPOS_PIN10, + /** ADC11 pin */ + ADC_POSITIVE_INPUT_PIN11 = ADC_INPUTCTRL_MUXPOS_PIN11, + /** ADC12 pin */ + ADC_POSITIVE_INPUT_PIN12 = ADC_INPUTCTRL_MUXPOS_PIN12, + /** ADC13 pin */ + ADC_POSITIVE_INPUT_PIN13 = ADC_INPUTCTRL_MUXPOS_PIN13, + /** ADC14 pin */ + ADC_POSITIVE_INPUT_PIN14 = ADC_INPUTCTRL_MUXPOS_PIN14, + /** ADC15 pin */ + ADC_POSITIVE_INPUT_PIN15 = ADC_INPUTCTRL_MUXPOS_PIN15, + /** ADC16 pin */ + ADC_POSITIVE_INPUT_PIN16 = ADC_INPUTCTRL_MUXPOS_PIN16, + /** ADC17 pin */ + ADC_POSITIVE_INPUT_PIN17 = ADC_INPUTCTRL_MUXPOS_PIN17, + /** ADC18 pin */ + ADC_POSITIVE_INPUT_PIN18 = ADC_INPUTCTRL_MUXPOS_PIN18, + /** ADC19 pin */ + ADC_POSITIVE_INPUT_PIN19 = ADC_INPUTCTRL_MUXPOS_PIN19, + /** Temperature reference */ + ADC_POSITIVE_INPUT_TEMP = ADC_INPUTCTRL_MUXPOS_TEMP, + /** Bandgap voltage */ + ADC_POSITIVE_INPUT_BANDGAP = ADC_INPUTCTRL_MUXPOS_BANDGAP, + /** 1/4 scaled core supply */ + ADC_POSITIVE_INPUT_SCALEDCOREVCC = ADC_INPUTCTRL_MUXPOS_SCALEDCOREVCC, + /** 1/4 scaled I/O supply */ + ADC_POSITIVE_INPUT_SCALEDIOVCC = ADC_INPUTCTRL_MUXPOS_SCALEDIOVCC, + /** DAC input */ + ADC_POSITIVE_INPUT_DAC = ADC_INPUTCTRL_MUXPOS_DAC, +}; + +/** + * \brief ADC negative Multiplexer(MUX) input selection enum + * + * Enum for the possible negative Multiplexer(MUX) input selections for the ADC. + * + */ +enum adc_negative_input { + /** ADC0 pin */ + ADC_NEGATIVE_INPUT_PIN0 = ADC_INPUTCTRL_MUXNEG_PIN0, + /** ADC1 pin */ + ADC_NEGATIVE_INPUT_PIN1 = ADC_INPUTCTRL_MUXNEG_PIN1, + /** ADC2 pin */ + ADC_NEGATIVE_INPUT_PIN2 = ADC_INPUTCTRL_MUXNEG_PIN2, + /** ADC3 pin */ + ADC_NEGATIVE_INPUT_PIN3 = ADC_INPUTCTRL_MUXNEG_PIN3, + /** ADC4 pin */ + ADC_NEGATIVE_INPUT_PIN4 = ADC_INPUTCTRL_MUXNEG_PIN4, + /** ADC5 pin */ + ADC_NEGATIVE_INPUT_PIN5 = ADC_INPUTCTRL_MUXNEG_PIN5, + /** ADC6 pin */ + ADC_NEGATIVE_INPUT_PIN6 = ADC_INPUTCTRL_MUXNEG_PIN6, + /** ADC7 pin */ + ADC_NEGATIVE_INPUT_PIN7 = ADC_INPUTCTRL_MUXNEG_PIN7, + /** Internal ground */ + ADC_NEGATIVE_INPUT_GND = ADC_INPUTCTRL_MUXNEG_GND, + /** I/O ground */ + ADC_NEGATIVE_INPUT_IOGND = ADC_INPUTCTRL_MUXNEG_IOGND, +}; + +/** + * \brief ADC number of accumulated samples enum + * + * Enum for the possible numbers of ADC samples to accumulate. + * This setting is only used when the \ref ADC_RESOLUTION_CUSTOM + * resolution setting is used. + * + */ +enum adc_accumulate_samples { + /** No averaging */ + ADC_ACCUMULATE_DISABLE = ADC_AVGCTRL_SAMPLENUM_1, + /** Average 2 samples */ + ADC_ACCUMULATE_SAMPLES_2 = ADC_AVGCTRL_SAMPLENUM_2, + /** Average 4 samples */ + ADC_ACCUMULATE_SAMPLES_4 = ADC_AVGCTRL_SAMPLENUM_4, + /** Average 8 samples */ + ADC_ACCUMULATE_SAMPLES_8 = ADC_AVGCTRL_SAMPLENUM_8, + /** Average 16 samples */ + ADC_ACCUMULATE_SAMPLES_16 = ADC_AVGCTRL_SAMPLENUM_16, + /** Average 32 samples */ + ADC_ACCUMULATE_SAMPLES_32 = ADC_AVGCTRL_SAMPLENUM_32, + /** Average 64 samples */ + ADC_ACCUMULATE_SAMPLES_64 = ADC_AVGCTRL_SAMPLENUM_64, + /** Average 128 samples */ + ADC_ACCUMULATE_SAMPLES_128 = ADC_AVGCTRL_SAMPLENUM_128, + /** Average 256 samples */ + ADC_ACCUMULATE_SAMPLES_256 = ADC_AVGCTRL_SAMPLENUM_256, + /** Average 512 samples */ + ADC_ACCUMULATE_SAMPLES_512 = ADC_AVGCTRL_SAMPLENUM_512, + /** Average 1024 samples */ + ADC_ACCUMULATE_SAMPLES_1024 = ADC_AVGCTRL_SAMPLENUM_1024, +}; + +/** + * \brief ADC possible dividers for the result register + * + * Enum for the possible division factors to use when accumulating + * multiple samples. To keep the same resolution for the averaged + * result and the actual input value, the division factor must + * be equal to the number of samples accumulated. This setting is only + * used when the \ref ADC_RESOLUTION_CUSTOM resolution setting is used. + */ +enum adc_divide_result { + /** Don't divide result register after accumulation */ + ADC_DIVIDE_RESULT_DISABLE = 0, + /** Divide result register by 2 after accumulation */ + ADC_DIVIDE_RESULT_2 = 1, + /** Divide result register by 4 after accumulation */ + ADC_DIVIDE_RESULT_4 = 2, + /** Divide result register by 8 after accumulation */ + ADC_DIVIDE_RESULT_8 = 3, + /** Divide result register by 16 after accumulation */ + ADC_DIVIDE_RESULT_16 = 4, + /** Divide result register by 32 after accumulation */ + ADC_DIVIDE_RESULT_32 = 5, + /** Divide result register by 64 after accumulation */ + ADC_DIVIDE_RESULT_64 = 6, + /** Divide result register by 128 after accumulation */ + ADC_DIVIDE_RESULT_128 = 7, +}; + +#if ADC_CALLBACK_MODE == true +/** + * Enum for the possible ADC interrupt flags. + */ +enum adc_interrupt_flag { + /** ADC result ready */ + ADC_INTERRUPT_RESULT_READY = ADC_INTFLAG_RESRDY, + /** Window monitor match */ + ADC_INTERRUPT_WINDOW = ADC_INTFLAG_WINMON, + /** ADC result overwritten before read */ + ADC_INTERRUPT_OVERRUN = ADC_INTFLAG_OVERRUN, +}; +#endif + +/** + * \brief ADC oversampling and decimation enum + * + * Enum for the possible numbers of bits resolution can be increased by when + * using oversampling and decimation. + * + */ +enum adc_oversampling_and_decimation { + /** Don't use oversampling and decimation mode */ + ADC_OVERSAMPLING_AND_DECIMATION_DISABLE = 0, + /** 1-bit resolution increase */ + ADC_OVERSAMPLING_AND_DECIMATION_1BIT, + /** 2-bit resolution increase */ + ADC_OVERSAMPLING_AND_DECIMATION_2BIT, + /** 3-bit resolution increase */ + ADC_OVERSAMPLING_AND_DECIMATION_3BIT, + /** 4-bit resolution increase */ + ADC_OVERSAMPLING_AND_DECIMATION_4BIT +}; + +/** + * \brief Window monitor configuration structure + * + * Window monitor configuration structure. + */ +struct adc_window_config { + /** Selected window mode */ + enum adc_window_mode window_mode; + /** Lower window value */ + int32_t window_lower_value; + /** Upper window value */ + int32_t window_upper_value; +}; + +/** + * \brief ADC event enable/disable structure. + * + * Event flags for the ADC module. This is used to enable and + * disable events via \ref adc_enable_events() and \ref adc_disable_events(). + */ +struct adc_events { + /** Enable event generation on conversion done */ + bool generate_event_on_conversion_done; + /** Enable event generation on window monitor */ + bool generate_event_on_window_monitor; +}; + +/** + * \brief Gain and offset correction configuration structure + * + * Gain and offset correction configuration structure. + * Part of the \ref adc_config struct and will be initialized by + * \ref adc_get_config_defaults. + */ +struct adc_correction_config { + /** + * Enables correction for gain and offset based on values of gain_correction and + * offset_correction if set to true + */ + bool correction_enable; + /** + * This value defines how the ADC conversion result is compensated for gain + * error before written to the result register. This is a fractional value, + * 1-bit integer plus an 11-bit fraction, therefore + * 1/2 <= gain_correction < 2. Valid \c gain_correction values ranges from + * \c 0b010000000000 to \c 0b111111111111. + */ + uint16_t gain_correction; + /** + * This value defines how the ADC conversion result is compensated for + * offset error before written to the result register. This is a 12-bit + * value in two's complement format. + */ + int16_t offset_correction; +}; + +/** + * \brief Pin scan configuration structure + * + * Pin scan configuration structure. Part of the \ref adc_config struct and will + * be initialized by \ref adc_get_config_defaults. + */ +struct adc_pin_scan_config { + /** + * Offset (relative to selected positive input) of the first input pin to be + * used in pin scan mode + */ + uint8_t offset_start_scan; + /** + * Number of input pins to scan in pin scan mode. A value below two will + * disable pin scan mode. + */ + uint8_t inputs_to_scan; +}; + +/** + * \brief ADC configuration structure + * + * Configuration structure for an ADC instance. This structure should be + * initialized by the \ref adc_get_config_defaults() + * function before being modified by the user application. + */ +struct adc_config { + /** GCLK generator used to clock the peripheral */ + enum gclk_generator clock_source; + /** Voltage reference */ + enum adc_reference reference; + /** Clock prescaler */ + enum adc_clock_prescaler clock_prescaler; + /** Result resolution */ + enum adc_resolution resolution; + /** Gain factor */ + enum adc_gain_factor gain_factor; + /** Positive Multiplexer (MUX) input */ + enum adc_positive_input positive_input; + /** Negative MUX input. For singled-ended conversion mode, the negative + * input must be connected to ground. This ground could be the internal + * GND, IOGND or an external ground connected to a pin. */ + enum adc_negative_input negative_input; + /** Number of ADC samples to accumulate when using the + * \c ADC_RESOLUTION_CUSTOM mode. Note: if the result width increases, + * result resolution will be changed accordingly. + */ + enum adc_accumulate_samples accumulate_samples; + /** Division ration when using the ADC_RESOLUTION_CUSTOM mode */ + enum adc_divide_result divide_result; + /** Left adjusted result */ + bool left_adjust; + /** Enables differential mode if true. + * if false, ADC will run in singled-ended mode. */ + bool differential_mode; + /** Enables free running mode if true */ + bool freerunning; + /** Enables ADC in standby sleep mode if true */ + bool run_in_standby; + /** + * Enables reference buffer offset compensation if true. + * This will increase the accuracy of the gain stage, but decreases the input + * impedance; therefore the startup time of the reference must be increased. + */ + bool reference_compensation_enable; + /** + * This value (0-63) control the ADC sampling time in number of half ADC + * prescaled clock cycles (depends of \c ADC_PRESCALER value), thus + * controlling the ADC input impedance. Sampling time is set according to + * the formula: + * Sample time = (sample_length+1) * (ADCclk / 2). + */ + uint8_t sample_length; + /** Window monitor configuration structure */ + struct adc_window_config window; + /** Gain and offset correction configuration structure */ + struct adc_correction_config correction; + /** Event action to take on incoming event */ + enum adc_event_action event_action; + /** Pin scan configuration structure */ + struct adc_pin_scan_config pin_scan; +}; + +/** + * \brief ADC software device instance structure. + * + * ADC software instance structure, used to retain software state information + * of an associated hardware module instance. + * + * \note The fields of this structure should not be altered by the user + * application; they are reserved for module-internal use only. + */ +struct adc_module { +#if !defined(__DOXYGEN__) + /** Pointer to ADC hardware module */ + Adc *hw; + /** Keep reference configuration so we know when enable is called */ + enum adc_reference reference; +# if ADC_CALLBACK_MODE == true + /** Array to store callback functions */ + adc_callback_t callback[ADC_CALLBACK_N]; + /** Pointer to buffer used for ADC results */ + volatile uint16_t *job_buffer; + /** Remaining number of conversions in current job */ + volatile uint16_t remaining_conversions; + /** Bit mask for callbacks registered */ + uint8_t registered_callback_mask; + /** Bit mask for callbacks enabled */ + uint8_t enabled_callback_mask; + /** Holds the status of the ongoing or last conversion job */ + volatile enum status_code job_status; + /** If software triggering is needed */ + bool software_trigger; +# endif +#endif +}; + +#if !defined(__DOXYGEN__) + +/** + * \brief Determines if the hardware module(s) are currently synchronizing to the bus. + * + * Checks to see if the underlying hardware peripheral module(s) are currently + * synchronizing across multiple clock domains to the hardware bus. This + * function can be used to delay further operations on a module until such time + * that it is ready, to prevent blocking delays for synchronization in the + * user application. + * + * \param[in] module_inst Pointer to the ADC software instance struct + * + * \return Synchronization status of the underlying hardware module(s). + * + * \retval true if the module synchronization is ongoing + * \retval false if the module has completed synchronization + */ +static inline bool adc_is_syncing( + struct adc_module *const module_inst) +{ + /* Sanity check arguments */ + Assert(module_inst); + + Adc *const adc_module = module_inst->hw; + + if (adc_module->STATUS.reg & ADC_STATUS_SYNCBUSY) { + return true; + } + + return false; +} +#endif + +/** + * \name ADC Gain and Pin Scan Mode + * @{ + */ + +/** + * \brief Sets ADC gain factor + * + * Sets the ADC gain factor to a specified gain setting. + * + * \param[in] module_inst Pointer to the ADC software instance struct + * \param[in] gain_factor Gain factor value to set + */ +static inline void adc_set_gain( + struct adc_module *const module_inst, + const enum adc_gain_factor gain_factor) +{ + /* Sanity check arguments */ + Assert(module_inst); + Assert(module_inst->hw); + + Adc *const adc_module = module_inst->hw; + + while (adc_is_syncing(module_inst)) { + /* Wait for synchronization */ + } + + /* Set new gain factor */ + adc_module->INPUTCTRL.reg = + (adc_module->INPUTCTRL.reg & ~ADC_INPUTCTRL_GAIN_Msk) | + (gain_factor); +} + +/** + * \brief Sets the ADC pin scan mode + * + * Configures the pin scan mode of the ADC module. In pin scan mode, the first + * conversion will start at the configured positive input + start_offset. When + * a conversion is done, a conversion will start on the next input, until + * \c inputs_to_scan number of conversions are made. + * + * \param[in] module_inst Pointer to the ADC software instance struct + * \param[in] inputs_to_scan Number of input pins to perform a conversion on + * (must be two or more) + * \param[in] start_offset Offset of first pin to scan (relative to + * configured positive input) + * + * \return Status of the pin scan configuration set request. + * + * \retval STATUS_OK Pin scan mode has been set successfully + * \retval STATUS_ERR_INVALID_ARG Number of input pins to scan or offset has + * an invalid value + */ +static inline enum status_code adc_set_pin_scan_mode( + struct adc_module *const module_inst, + uint8_t inputs_to_scan, + const uint8_t start_offset) + +{ + /* Sanity check arguments */ + Assert(module_inst); + Assert(module_inst->hw); + + Adc *const adc_module = module_inst->hw; + + if (inputs_to_scan > 0) { + /* + * Number of input sources included is the value written to INPUTSCAN + * plus 1. + */ + inputs_to_scan--; + } + + if (inputs_to_scan > (ADC_INPUTCTRL_INPUTSCAN_Msk >> ADC_INPUTCTRL_INPUTSCAN_Pos) || + start_offset > (ADC_INPUTCTRL_INPUTOFFSET_Msk >> ADC_INPUTCTRL_INPUTOFFSET_Pos)) { + /* Invalid number of input pins */ + return STATUS_ERR_INVALID_ARG; + } + + while (adc_is_syncing(module_inst)) { + /* Wait for synchronization */ + } + + /* Set pin scan mode */ + adc_module->INPUTCTRL.reg = + (adc_module->INPUTCTRL.reg & + ~(ADC_INPUTCTRL_INPUTSCAN_Msk | ADC_INPUTCTRL_INPUTOFFSET_Msk)) | + (start_offset << ADC_INPUTCTRL_INPUTOFFSET_Pos) | + (inputs_to_scan << ADC_INPUTCTRL_INPUTSCAN_Pos); + + return STATUS_OK; +} + +/** + * \brief Disables pin scan mode + * + * Disables pin scan mode. The next conversion will be made on only one pin + * (the configured positive input pin). + * + * \param[in] module_inst Pointer to the ADC software instance struct + */ +static inline void adc_disable_pin_scan_mode( + struct adc_module *const module_inst) +{ + /* Disable pin scan mode */ + adc_set_pin_scan_mode(module_inst, 0, 0); +} + +/** @} */ + +#ifdef __cplusplus +} +#endif + +/** @} */ + +#endif /* ADC_FEATURE_H_INCLUDED */ + diff --git a/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/drivers/extint/extint.h b/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/drivers/extint/extint.h new file mode 100644 index 0000000..bd1d9d9 --- /dev/null +++ b/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/drivers/extint/extint.h @@ -0,0 +1,699 @@ +/** + * \file + * + * \brief SAM External Interrupt Driver + * + * Copyright (c) 2012-2018 Microchip Technology Inc. and its subsidiaries. + * + * \asf_license_start + * + * \page License + * + * Subject to your compliance with these terms, you may use Microchip + * software and any derivatives exclusively with Microchip products. + * It is your responsibility to comply with third party license terms applicable + * to your use of third party software (including open source software) that + * may accompany Microchip software. + * + * THIS SOFTWARE IS SUPPLIED BY MICROCHIP "AS IS". NO WARRANTIES, + * WHETHER EXPRESS, IMPLIED OR STATUTORY, APPLY TO THIS SOFTWARE, + * INCLUDING ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, + * AND FITNESS FOR A PARTICULAR PURPOSE. IN NO EVENT WILL MICROCHIP BE + * LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL OR CONSEQUENTIAL + * LOSS, DAMAGE, COST OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE + * SOFTWARE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE + * POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT + * ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY + * RELATED TO THIS SOFTWARE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, + * THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THIS SOFTWARE. + * + * \asf_license_stop + * + */ +/* + * Support and FAQ: visit Microchip Support + */ +#ifndef EXTINT_H_INCLUDED +#define EXTINT_H_INCLUDED + +/** + * \defgroup asfdoc_sam0_extint_group SAM External Interrupt (EXTINT) Driver + * + * This driver for Atmel® | SMART ARM®-based microcontrollers provides + * an interface for the configuration and management of external interrupts + * generated by the physical device pins, including edge detection. + * The following driver API modes are covered by this + * manual: + * + * - Polled APIs + * \if EXTINT_CALLBACK_MODE + * - Callback APIs + * \endif + * + * The following peripheral is used by this module: + * - EIC (External Interrupt Controller) + * + * The following devices can use this module: + * - Atmel | SMART SAM D20/D21 + * - Atmel | SMART SAM R21 + * - Atmel | SMART SAM D09/D10/D11 + * - Atmel | SMART SAM L21/L22 + * - Atmel | SMART SAM DA1 + * - Atmel | SMART SAM C20/C21 + * - Atmel | SMART SAM HA1 + * - Atmel | SMART SAM R34/R35 + * + * The outline of this documentation is as follows: + * - \ref asfdoc_sam0_extint_prerequisites + * - \ref asfdoc_sam0_extint_module_overview + * - \ref asfdoc_sam0_extint_special_considerations + * - \ref asfdoc_sam0_extint_extra_info + * - \ref asfdoc_sam0_extint_examples + * - \ref asfdoc_sam0_extint_api_overview + * + * + * \section asfdoc_sam0_extint_prerequisites Prerequisites + * + * There are no prerequisites for this module. + * + * + * \section asfdoc_sam0_extint_module_overview Module Overview + * + * The External Interrupt (EXTINT) module provides a method of asynchronously + * detecting rising edge, falling edge, or specific level detection on individual + * I/O pins of a device. This detection can then be used to trigger a software + * interrupt or event, or polled for later use if required. External interrupts + * can also optionally be used to automatically wake up the device from sleep + * mode, allowing the device to conserve power while still being able to react + * to an external stimulus in a timely manner. + * + * \subsection asfdoc_sam0_extint_logical_channels Logical Channels + * The External Interrupt module contains a number of logical channels, each of + * which is capable of being individually configured for a given pin routing, + * detection mode, and filtering/wake up characteristics. + * + * Each individual logical external interrupt channel may be routed to a single + * physical device I/O pin in order to detect a particular edge or level of the + * incoming signal. + * + * \subsection asfdoc_sam0_extint_module_overview_nmi_chanel NMI Channels + * + * One or more Non Maskable Interrupt (NMI) channels are provided within each + * physical External Interrupt Controller module, allowing a single physical pin + * of the device to fire a single NMI interrupt in response to a particular + * edge or level stimulus. An NMI cannot, as the name suggests, be disabled in + * firmware and will take precedence over any in-progress interrupt sources. + * + * NMIs can be used to implement critical device features such as forced + * software reset or other functionality where the action should be executed in + * preference to all other running code with a minimum amount of latency. + * + * \subsection asfdoc_sam0_extint_module_overview_filtering Input Filtering and Detection + * + * To reduce the possibility of noise or other transient signals causing + * unwanted device wake-ups, interrupts, and/or events via an external interrupt + * channel. A hardware signal filter can be enabled on individual channels. This + * filter provides a Majority-of-Three voter filter on the incoming signal, so + * that the input state is considered to be the majority vote of three + * subsequent samples of the pin input buffer. The possible sampled input and + * resulting filtered output when the filter is enabled is shown in + * \ref asfdoc_sam0_extint_filter_table "the table below". + * + * \anchor asfdoc_sam0_extint_filter_table + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + *
    Sampled Input and Resulting Filtered Output
    Input Sample 1Input Sample 2Input Sample 3Filtered Output
    0 0 0 0
    0 0 1 0
    0 1 0 0
    0 1 1 1
    1 0 0 0
    1 0 1 1
    1 1 0 1
    1 1 1 1
    + * + * \subsection asfdoc_sam0_extint_module_overview_events Events and Interrupts + * + * Channel detection states may be polled inside the application for synchronous + * detection, or events and interrupts may be used for asynchronous behavior. + * Each channel can be configured to give an asynchronous hardware event (which + * may in turn trigger actions in other hardware modules) or an asynchronous + * software interrupt. + * + * \note The connection of events between modules requires the use of the + * \ref asfdoc_sam0_events_group "SAM Event System Driver (EVENTS)" + * to route output event of one module to the input event of another. + * For more information on event routing, refer to the event driver + * documentation. + * + * \subsection asfdoc_sam0_extint_module_overview_physical Physical Connection + * + * \ref asfdoc_sam0_extint_int_connections "The diagram below" shows how this + * module is interconnected within the device. + * + * \anchor asfdoc_sam0_extint_int_connections + * \dot + * digraph overview { + * node [label="Port Pad" shape=square] pad; + * + * subgraph driver { + * node [label="Peripheral MUX" shape=trapezium] pinmux; + * node [label="EIC Module" shape=ellipse] eic; + * node [label="Other Peripheral Modules" shape=ellipse style=filled fillcolor=lightgray] peripherals; + * } + * + * pinmux -> eic; + * pad -> pinmux; + * pinmux -> peripherals; + * } + * \enddot + * + * \section asfdoc_sam0_extint_special_considerations Special Considerations + * + * Not all devices support disabling of the NMI channel(s) detection mode - see + * your device datasheet. + * + * + * \section asfdoc_sam0_extint_extra_info Extra Information + * + * For extra information, see \ref asfdoc_sam0_extint_extra. This includes: + * - \ref asfdoc_sam0_extint_extra_acronyms + * - \ref asfdoc_sam0_extint_extra_dependencies + * - \ref asfdoc_sam0_extint_extra_errata + * - \ref asfdoc_sam0_extint_extra_history + * + * + * \section asfdoc_sam0_extint_examples Examples + * + * For a list of examples related to this driver, see + * \ref asfdoc_sam0_extint_exqsg. + * + * + * \section asfdoc_sam0_extint_api_overview API Overview + * @{ + */ + +#include +#include + +#ifdef __cplusplus +extern "C" { +#endif + +/** + * \brief External interrupt edge detection configuration enum. + * + * Enum for the possible signal edge detection modes of the External + * Interrupt Controller module. + */ +enum extint_detect { + /** No edge detection. Not allowed as a NMI detection mode on some + * devices. */ + EXTINT_DETECT_NONE = 0, + /** Detect rising signal edges */ + EXTINT_DETECT_RISING = 1, + /** Detect falling signal edges */ + EXTINT_DETECT_FALLING = 2, + /** Detect both signal edges */ + EXTINT_DETECT_BOTH = 3, + /** Detect high signal levels */ + EXTINT_DETECT_HIGH = 4, + /** Detect low signal levels */ + EXTINT_DETECT_LOW = 5, +}; + +/** + * \brief External interrupt internal pull configuration enum. + * + * Enum for the possible pin internal pull configurations. + * + * \note Disabling the internal pull resistor is not recommended if the driver + * is used in interrupt (callback) mode, due the possibility of floating + * inputs generating continuous interrupts. + */ +enum extint_pull { + /** Internal pull-up resistor is enabled on the pin */ + EXTINT_PULL_UP = SYSTEM_PINMUX_PIN_PULL_UP, + /** Internal pull-down resistor is enabled on the pin */ + EXTINT_PULL_DOWN = SYSTEM_PINMUX_PIN_PULL_DOWN, + /** Internal pull resistor is disconnected from the pin */ + EXTINT_PULL_NONE = SYSTEM_PINMUX_PIN_PULL_NONE, +}; + +/** The EIC is clocked by GCLK_EIC. */ +#define EXTINT_CLK_GCLK 0 +/** The EIC is clocked by CLK_ULP32K. */ +#define EXTINT_CLK_ULP32K 1 + +/** + * \brief External Interrupt Controller channel configuration structure. + * + * Configuration structure for the edge detection mode of an external + * interrupt channel. + */ +struct extint_chan_conf { + /** GPIO pin the NMI should be connected to */ + uint32_t gpio_pin; + /** MUX position the GPIO pin should be configured to */ + uint32_t gpio_pin_mux; + /** Internal pull to enable on the input pin */ + enum extint_pull gpio_pin_pull; +#if (SAML21) || (SAML22) || (SAMC20) || (SAMC21) || (SAMR30) || (SAMR34) || (SAMR35) + /** Enable asynchronous edge detection. */ + bool enable_async_edge_detection; +#else + /** Wake up the device if the channel interrupt fires during sleep mode */ + bool wake_if_sleeping; +#endif + /** Filter the raw input signal to prevent noise from triggering an + * interrupt accidentally, using a three sample majority filter */ + bool filter_input_signal; + /** Edge detection mode to use */ + enum extint_detect detection_criteria; +}; + +/** + * \brief External Interrupt event enable/disable structure. + * + * Event flags for the \ref extint_enable_events() and + * \ref extint_disable_events(). + */ +struct extint_events { + /** If \c true, an event will be generated when an external interrupt + * channel detection state changes */ + bool generate_event_on_detect[32 * EIC_INST_NUM]; +}; + +/** + * \brief External Interrupt Controller NMI configuration structure. + * + * Configuration structure for the edge detection mode of an external + * interrupt NMI channel. + */ +struct extint_nmi_conf { + /** GPIO pin the NMI should be connected to */ + uint32_t gpio_pin; + /** MUX position the GPIO pin should be configured to */ + uint32_t gpio_pin_mux; + /** Internal pull to enable on the input pin */ + enum extint_pull gpio_pin_pull; + /** Filter the raw input signal to prevent noise from triggering an + * interrupt accidentally, using a three sample majority filter */ + bool filter_input_signal; + /** Edge detection mode to use. Not all devices support all possible + * detection modes for NMIs. + */ + enum extint_detect detection_criteria; +#if (SAML21) || (SAML22) || (SAMC20) || (SAMC21) || (SAMR30) || (SAMR34) || (SAMR35) + /** Enable asynchronous edge detection. */ + bool enable_async_edge_detection; +#endif +}; + +#if EXTINT_CALLBACK_MODE == true +/** Type definition for an EXTINT module callback function */ +typedef void (*extint_callback_t)(void); + +#ifndef EIC_NUMBER_OF_INTERRUPTS +# define EIC_NUMBER_OF_INTERRUPTS 16 +#endif +#endif + +#if !defined(__DOXYGEN__) +/** \internal + * Internal EXTINT module device instance structure definition. + */ +struct _extint_module +{ +# if EXTINT_CALLBACK_MODE == true + /** Asynchronous channel callback table, for user-registered handlers */ + extint_callback_t callbacks[EIC_NUMBER_OF_INTERRUPTS]; +# else + /** Dummy value to ensure the struct has at least one member */ + uint8_t _dummy; +# endif +}; + +/** + * \brief Retrieves the base EIC module address from a given channel number. + * + * Retrieves the base address of a EIC hardware module associated with the + * given external interrupt channel. + * + * \param[in] channel External interrupt channel index to convert + * + * \return Base address of the associated EIC module. + */ +static inline Eic * _extint_get_eic_from_channel( + const uint8_t channel) +{ + uint8_t eic_index = (channel / 32); + + if (eic_index < EIC_INST_NUM) { + /* Array of available EICs */ + Eic *const eics[EIC_INST_NUM] = EIC_INSTS; + + return eics[eic_index]; + } else { + Assert(false); + return NULL; + } +} + +/** + * \brief Retrieves the base EIC module address from a given NMI channel number. + * + * Retrieves the base address of a EIC hardware module associated with the + * given non-maskable external interrupt channel. + * + * \param[in] nmi_channel Non-Maskable interrupt channel index to convert + * + * \return Base address of the associated EIC module. + */ +static inline Eic * _extint_get_eic_from_nmi( + const uint8_t nmi_channel) +{ + uint8_t eic_index = nmi_channel; + + if (eic_index < EIC_INST_NUM) { + /* Array of available EICs */ + Eic *const eics[EIC_INST_NUM] = EIC_INSTS; + + return eics[eic_index]; + } else { + Assert(false); + return NULL; + } +} +#endif + +/** \name Event Management + * @{ + */ + +void extint_enable_events( + struct extint_events *const events); + +void extint_disable_events( + struct extint_events *const events); + +/** @} */ + +/** \name Configuration and Initialization (Channel) + * @{ + */ + +void extint_chan_get_config_defaults( + struct extint_chan_conf *const config); + +void extint_chan_set_config( + const uint8_t channel, + const struct extint_chan_conf *const config); + +/** @} */ + +/** \name Configuration and Initialization (NMI) + * @{ + */ + +/** + * \brief Initializes an External Interrupt NMI channel configuration structure to defaults. + * + * Initializes a given External Interrupt NMI channel configuration structure + * to a set of known default values. This function should be called on all new + * instances of these configuration structures before being modified by the + * user application. + * + * The default configuration is as follows: + * \li Input filtering disabled + * \li Detect falling edges of a signal + * \li Asynchronous edge detection is disabled + * + * \param[out] config Configuration structure to initialize to default values + */ +static inline void extint_nmi_get_config_defaults( + struct extint_nmi_conf *const config) +{ + /* Sanity check arguments */ + Assert(config); + + /* Default configuration values */ + config->gpio_pin = 0; + config->gpio_pin_mux = 0; + config->gpio_pin_pull = EXTINT_PULL_UP; + config->filter_input_signal = false; + config->detection_criteria = EXTINT_DETECT_FALLING; +#if (SAML21) || (SAML22) || (SAMC20) || (SAMC21) || (SAMR30) || (SAMR34) || (SAMR35) + config->enable_async_edge_detection = false; +#endif + +} + +enum status_code extint_nmi_set_config( + const uint8_t nmi_channel, + const struct extint_nmi_conf *const config); + +/** @} */ + +/** \name Detection testing and clearing (channel) + * @{ + */ + +/** + * \brief Retrieves the edge detection state of a configured channel. + * + * Reads the current state of a configured channel, and determines + * if the detection criteria of the channel has been met. + * + * \param[in] channel External Interrupt channel index to check + * + * \return Status of the requested channel's edge detection state. + * \retval true If the channel's edge/level detection criteria was met + * \retval false If the channel has not detected its configured criteria + */ +static inline bool extint_chan_is_detected( + const uint8_t channel) +{ + Eic *const eic_module = _extint_get_eic_from_channel(channel); + uint32_t eic_mask = (1UL << (channel % 32)); + + return (eic_module->INTFLAG.reg & eic_mask); +} + +/** + * \brief Clears the edge detection state of a configured channel. + * + * Clears the current state of a configured channel, readying it for + * the next level or edge detection. + * + * \param[in] channel External Interrupt channel index to check + */ +static inline void extint_chan_clear_detected( + const uint8_t channel) +{ + Eic *const eic_module = _extint_get_eic_from_channel(channel); + uint32_t eic_mask = (1UL << (channel % 32)); + + eic_module->INTFLAG.reg = eic_mask; +} + +/** @} */ + +/** \name Detection Testing and Clearing (NMI) + * @{ + */ + +/** + * \brief Retrieves the edge detection state of a configured NMI channel. + * + * Reads the current state of a configured NMI channel, and determines + * if the detection criteria of the NMI channel has been met. + * + * \param[in] nmi_channel External Interrupt NMI channel index to check + * + * \return Status of the requested NMI channel's edge detection state. + * \retval true If the NMI channel's edge/level detection criteria was met + * \retval false If the NMI channel has not detected its configured criteria + */ +static inline bool extint_nmi_is_detected( + const uint8_t nmi_channel) +{ + Eic *const eic_module = _extint_get_eic_from_nmi(nmi_channel); + + return (eic_module->NMIFLAG.reg & EIC_NMIFLAG_NMI); +} + +/** + * \brief Clears the edge detection state of a configured NMI channel. + * + * Clears the current state of a configured NMI channel, readying it for + * the next level or edge detection. + * + * \param[in] nmi_channel External Interrupt NMI channel index to check + */ +static inline void extint_nmi_clear_detected( + const uint8_t nmi_channel) +{ + Eic *const eic_module = _extint_get_eic_from_nmi(nmi_channel); + + eic_module->NMIFLAG.reg = EIC_NMIFLAG_NMI; +} + +/** @} */ + +#ifdef __cplusplus +} +#endif + +/** @} */ + +#if EXTINT_CALLBACK_MODE == true +# include "extint_callback.h" +#endif + +/** + * \page asfdoc_sam0_extint_extra Extra Information for EXTINT Driver + * + * \section asfdoc_sam0_extint_extra_acronyms Acronyms + * The table below presents the acronyms used in this module: + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + *
    AcronymDescription
    EICExternal Interrupt Controller
    MUXMultiplexer
    NMINon-Maskable Interrupt
    + * + * + * \section asfdoc_sam0_extint_extra_dependencies Dependencies + * This driver has the following dependencies: + * + * - \ref asfdoc_sam0_system_pinmux_group "System Pin Multiplexer Driver" + * + * + * \section asfdoc_sam0_extint_extra_errata Errata + * There are no errata related to this driver. + * + * + * \section asfdoc_sam0_extint_extra_history Module History + * An overview of the module history is presented in the table below, with + * details on the enhancements and fixes made to the module since its first + * release. The current version of this corresponds to the newest version in + * the table. + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + *
    Changelog
    + * \li Driver updated to follow driver type convention + * \li Removed \c %extint_reset(), \c %extint_disable() and + * \c extint_enable() functions. Added internal function + * \c %_system_extint_init(). + * \li Added configuration EXTINT_CLOCK_SOURCE in conf_extint.h + * \li Removed configuration EXTINT_CALLBACKS_MAX in conf_extint.h, and + * added channel parameter in the register functions + * \c %extint_register_callback() and \c %extint_unregister_callback() + *
    Updated interrupt handler to clear interrupt flag before calling + * callback function
    Updated initialization function to also enable the digital interface + * clock to the module if it is disabled
    Initial Release
    + */ + +/** + * \page asfdoc_sam0_extint_exqsg Examples for EXTINT Driver + * + * This is a list of the available Quick Start guides (QSGs) and example + * applications for \ref asfdoc_sam0_extint_group. + * QSGs are simple examples with step-by-step instructions to configure and + * use this driver in a selection of use cases. Note that a QSG can be compiled + * as a standalone application or be added to the user application. + * + * - \subpage asfdoc_sam0_extint_basic_use_case + * \if EXTINT_CALLBACK_MODE + * - \subpage asfdoc_sam0_extint_callback_use_case + * \endif + * + * \page asfdoc_sam0_extint_document_revision_history Document Revision History + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + *
    Doc. Rev.DateComments
    42112E12/2015Added support for SAM L21/L22, SAM C21, SAM D09, and SAM DA1
    42112D12/2014Added support for SAM R21 and SAM D10/D11
    42112C01/2014Added support for SAM D21
    42112B06/2013Added additional documentation on the event system. Corrected + * documentation typos.
    42112A06/2013Initial release
    + */ + +#endif diff --git a/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/drivers/extint/extint_callback.c b/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/drivers/extint/extint_callback.c new file mode 100644 index 0000000..04a0af8 --- /dev/null +++ b/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/drivers/extint/extint_callback.c @@ -0,0 +1,222 @@ +/** + * \file + * + * \brief SAM External Interrupt Driver + * + * Copyright (c) 2012-2018 Microchip Technology Inc. and its subsidiaries. + * + * \asf_license_start + * + * \page License + * + * Subject to your compliance with these terms, you may use Microchip + * software and any derivatives exclusively with Microchip products. + * It is your responsibility to comply with third party license terms applicable + * to your use of third party software (including open source software) that + * may accompany Microchip software. + * + * THIS SOFTWARE IS SUPPLIED BY MICROCHIP "AS IS". NO WARRANTIES, + * WHETHER EXPRESS, IMPLIED OR STATUTORY, APPLY TO THIS SOFTWARE, + * INCLUDING ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, + * AND FITNESS FOR A PARTICULAR PURPOSE. IN NO EVENT WILL MICROCHIP BE + * LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL OR CONSEQUENTIAL + * LOSS, DAMAGE, COST OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE + * SOFTWARE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE + * POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT + * ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY + * RELATED TO THIS SOFTWARE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, + * THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THIS SOFTWARE. + * + * \asf_license_stop + * + */ +/* + * Support and FAQ: visit Microchip Support + */ +#include "extint.h" +#include "extint_callback.h" + +/** + * \internal + * Internal driver device instance struct, declared in the main module driver. + */ +extern struct _extint_module _extint_dev; + +/** + * \internal + * This is the number of the channel whose callback is currently running. + */ +uint8_t _current_channel; + +/** + * \brief Registers an asynchronous callback function with the driver. + * + * Registers an asynchronous callback with the EXTINT driver, fired when a + * channel detects the configured channel detection criteria + * (e.g. edge or level). Callbacks are fired once for each detected channel. + * + * \note NMI channel callbacks cannot be registered via this function; the + * device's NMI interrupt should be hooked directly in the user + * application and the NMI flags manually cleared via + * \ref extint_nmi_clear_detected(). + * + * \param[in] callback Pointer to the callback function to register + * \param[in] channel Logical channel to register callback for + * \param[in] type Type of callback function to register + * + * \return Status of the registration operation. + * \retval STATUS_OK The callback was registered successfully + * \retval STATUS_ERR_INVALID_ARG If an invalid callback type was supplied + * \retval STATUS_ERR_ALREADY_INITIALIZED Callback function has been + * registered, need unregister first + */ +enum status_code extint_register_callback( + const extint_callback_t callback, + const uint8_t channel, + const enum extint_callback_type type) +{ + /* Sanity check arguments */ + Assert(callback); + + if (type != EXTINT_CALLBACK_TYPE_DETECT) { + Assert(false); + return STATUS_ERR_INVALID_ARG; + } + + if (_extint_dev.callbacks[channel] == NULL) { + _extint_dev.callbacks[channel] = callback; + return STATUS_OK; + } else if (_extint_dev.callbacks[channel] == callback) { + return STATUS_OK; + } + + return STATUS_ERR_ALREADY_INITIALIZED; +} + +/** + * \brief Unregisters an asynchronous callback function with the driver. + * + * Unregisters an asynchronous callback with the EXTINT driver, removing it + * from the internal callback registration table. + * + * \param[in] callback Pointer to the callback function to unregister + * \param[in] channel Logical channel to unregister callback for + * \param[in] type Type of callback function to unregister + * + * \return Status of the de-registration operation. + * \retval STATUS_OK The callback was unregistered successfully + * \retval STATUS_ERR_INVALID_ARG If an invalid callback type was supplied + * \retval STATUS_ERR_BAD_ADDRESS No matching entry was found in the + * registration table + */ +enum status_code extint_unregister_callback( + const extint_callback_t callback, + const uint8_t channel, + const enum extint_callback_type type) +{ + /* Sanity check arguments */ + Assert(callback); + + if (type != EXTINT_CALLBACK_TYPE_DETECT) { + Assert(false); + return STATUS_ERR_INVALID_ARG; + } + + if (_extint_dev.callbacks[channel] == callback) { + _extint_dev.callbacks[channel] = NULL; + return STATUS_OK; + } + + return STATUS_ERR_BAD_ADDRESS; +} + +/** + * \brief Enables asynchronous callback generation for a given channel and type. + * + * Enables asynchronous callbacks for a given logical external interrupt channel + * and type. This must be called before an external interrupt channel will + * generate callback events. + * + * \param[in] channel Logical channel to enable callback generation for + * \param[in] type Type of callback function callbacks to enable + * + * \return Status of the callback enable operation. + * \retval STATUS_OK The callback was enabled successfully + * \retval STATUS_ERR_INVALID_ARG If an invalid callback type was supplied + */ +enum status_code extint_chan_enable_callback( + const uint8_t channel, + const enum extint_callback_type type) +{ + if (type == EXTINT_CALLBACK_TYPE_DETECT) { + Eic *const eic = _extint_get_eic_from_channel(channel); + + eic->INTENSET.reg = (1UL << channel); + } + else { + Assert(false); + return STATUS_ERR_INVALID_ARG; + } + + return STATUS_OK; +} + +/** + * \brief Disables asynchronous callback generation for a given channel and type. + * + * Disables asynchronous callbacks for a given logical external interrupt + * channel and type. + * + * \param[in] channel Logical channel to disable callback generation for + * \param[in] type Type of callback function callbacks to disable + * + * \return Status of the callback disable operation. + * \retval STATUS_OK The callback was disabled successfully + * \retval STATUS_ERR_INVALID_ARG If an invalid callback type was supplied + */ +enum status_code extint_chan_disable_callback( + const uint8_t channel, + const enum extint_callback_type type) +{ + if (type == EXTINT_CALLBACK_TYPE_DETECT) { + Eic *const eic = _extint_get_eic_from_channel(channel); + + eic->INTENCLR.reg = (1UL << channel); + } + else { + Assert(false); + return STATUS_ERR_INVALID_ARG; + } + + return STATUS_OK; +} + +/** + * \brief Find what channel caused the callback. + * + * Can be used in an EXTINT callback function to find what channel caused + * the callback in case the same callback is used by multiple channels. + * + * \return Channel number. + */ +uint8_t extint_get_current_channel(void) +{ + return _current_channel; +} + +/** Handler for the EXTINT hardware module interrupt. */ +void EIC_Handler(void) +{ + /* Find any triggered channels, run associated callback handlers */ + for (_current_channel = 0; _current_channel < EIC_NUMBER_OF_INTERRUPTS ; _current_channel++) { + if (extint_chan_is_detected(_current_channel)) { + /* Clear flag */ + extint_chan_clear_detected(_current_channel); + /* Find any associated callback entries in the callback table */ + if (_extint_dev.callbacks[_current_channel] != NULL) { + /* Run the registered callback */ + _extint_dev.callbacks[_current_channel](); + } + } + } +} diff --git a/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/drivers/extint/extint_callback.h b/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/drivers/extint/extint_callback.h new file mode 100644 index 0000000..a2941f1 --- /dev/null +++ b/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/drivers/extint/extint_callback.h @@ -0,0 +1,98 @@ +/** + * \file + * + * \brief SAM External Interrupt Driver + * + * Copyright (c) 2012-2018 Microchip Technology Inc. and its subsidiaries. + * + * \asf_license_start + * + * \page License + * + * Subject to your compliance with these terms, you may use Microchip + * software and any derivatives exclusively with Microchip products. + * It is your responsibility to comply with third party license terms applicable + * to your use of third party software (including open source software) that + * may accompany Microchip software. + * + * THIS SOFTWARE IS SUPPLIED BY MICROCHIP "AS IS". NO WARRANTIES, + * WHETHER EXPRESS, IMPLIED OR STATUTORY, APPLY TO THIS SOFTWARE, + * INCLUDING ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, + * AND FITNESS FOR A PARTICULAR PURPOSE. IN NO EVENT WILL MICROCHIP BE + * LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL OR CONSEQUENTIAL + * LOSS, DAMAGE, COST OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE + * SOFTWARE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE + * POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT + * ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY + * RELATED TO THIS SOFTWARE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, + * THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THIS SOFTWARE. + * + * \asf_license_stop + * + */ +/* + * Support and FAQ: visit Microchip Support + */ +#ifndef EXTINT_CALLBACK_H_INCLUDED +#define EXTINT_CALLBACK_H_INCLUDED + +#include + +#ifdef __cplusplus +extern "C" { +#endif + +/** + * \addtogroup asfdoc_sam0_extint_group + * + * @{ + */ + +/** \name Callback Configuration and Initialization + * @{ + */ + +/** Enum for the possible callback types for the EXTINT module. */ +enum extint_callback_type +{ + /** Callback type for when an external interrupt detects the configured + * channel criteria (i.e. edge or level detection) + */ + EXTINT_CALLBACK_TYPE_DETECT, +}; + +enum status_code extint_register_callback( + const extint_callback_t callback, + const uint8_t channel, + const enum extint_callback_type type); + +enum status_code extint_unregister_callback( + const extint_callback_t callback, + const uint8_t channel, + const enum extint_callback_type type); + +uint8_t extint_get_current_channel(void); + +/** @} */ + +/** \name Callback Enabling and Disabling (Channel) + * @{ + */ + +enum status_code extint_chan_enable_callback( + const uint8_t channel, + const enum extint_callback_type type); + +enum status_code extint_chan_disable_callback( + const uint8_t channel, + const enum extint_callback_type type); + +/** @} */ + +/** @} */ + +#ifdef __cplusplus +} +#endif + +#endif diff --git a/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/drivers/extint/extint_sam_d_r_h/extint.c b/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/drivers/extint/extint_sam_d_r_h/extint.c new file mode 100644 index 0000000..6de9740 --- /dev/null +++ b/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/drivers/extint/extint_sam_d_r_h/extint.c @@ -0,0 +1,415 @@ +/** + * \file + * + * \brief SAM External Interrupt Driver + * + * Copyright (c) 2012-2018 Microchip Technology Inc. and its subsidiaries. + * + * \asf_license_start + * + * \page License + * + * Subject to your compliance with these terms, you may use Microchip + * software and any derivatives exclusively with Microchip products. + * It is your responsibility to comply with third party license terms applicable + * to your use of third party software (including open source software) that + * may accompany Microchip software. + * + * THIS SOFTWARE IS SUPPLIED BY MICROCHIP "AS IS". NO WARRANTIES, + * WHETHER EXPRESS, IMPLIED OR STATUTORY, APPLY TO THIS SOFTWARE, + * INCLUDING ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, + * AND FITNESS FOR A PARTICULAR PURPOSE. IN NO EVENT WILL MICROCHIP BE + * LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL OR CONSEQUENTIAL + * LOSS, DAMAGE, COST OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE + * SOFTWARE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE + * POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT + * ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY + * RELATED TO THIS SOFTWARE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, + * THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THIS SOFTWARE. + * + * \asf_license_stop + * + */ +/* + * Support and FAQ: visit Microchip Support + */ +#include +#include +#include +#include + +#if !defined(EXTINT_CLOCK_SOURCE) || defined(__DOXYGEN__) +# warning EXTINT_CLOCK_SOURCE is not defined, assuming GCLK_GENERATOR_0. + +/** Configuration option, setting the EIC clock source which can be used for + * EIC edge detection or filtering. This option may be overridden in the module + * configuration header file \c conf_extint.h. + */ +# define EXTINT_CLOCK_SOURCE GCLK_GENERATOR_0 +#endif + +/** + * \internal + * Internal driver device instance struct. + */ +struct _extint_module _extint_dev; + +/** + * \brief Determin if the general clock is required + * + * \param[in] filter_input_signal Filter the raw input signal to prevent noise + * \param[in] detection_criteria Edge detection mode to use (\ref extint_detect) + */ +#define _extint_is_gclk_required(filter_input_signal, detection_criteria) \ + ((filter_input_signal) ? true : (\ + (EXTINT_DETECT_RISING == (detection_criteria)) ? true : (\ + (EXTINT_DETECT_FALLING == (detection_criteria)) ? true : (\ + (EXTINT_DETECT_BOTH == (detection_criteria)) ? true : false)))) + +static void _extint_enable(void); +static void _extint_disable(void); + +/** + * \brief Determines if the hardware module(s) are currently synchronizing to the bus. + * + * Checks to see if the underlying hardware peripheral module(s) are currently + * synchronizing across multiple clock domains to the hardware bus, This + * function can be used to delay further operations on a module until such time + * that it is ready, to prevent blocking delays for synchronization in the + * user application. + * + * \return Synchronization status of the underlying hardware module(s). + * + * \retval true If the module synchronization is ongoing + * \retval false If the module has completed synchronization + */ +static inline bool extint_is_syncing(void) +{ + Eic *const eics[EIC_INST_NUM] = EIC_INSTS; + + for (uint32_t i = 0; i < EIC_INST_NUM; i++) { + if (eics[i]->STATUS.reg & EIC_STATUS_SYNCBUSY) { + return true; + } + } + return false; +} +/** + * \internal + * \brief Initializes and enables the External Interrupt driver. + * + * Enable the clocks used by External Interrupt driver. + * + * Resets the External Interrupt driver, resetting all hardware + * module registers to their power-on defaults, then enable it for further use. + * + * Reset the callback list if callback mode is used. + * + * This function must be called before attempting to use any NMI or standard + * external interrupt channel functions. + * + * \note When SYSTEM module is used, this function will be invoked by + * \ref system_init() automatically if the module is included. + */ +void _system_extint_init(void); +void _system_extint_init(void) +{ + Eic *const eics[EIC_INST_NUM] = EIC_INSTS; + + /* Turn on the digital interface clock */ + system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBA, PM_APBAMASK_EIC); + + /* Configure the generic clock for the module and enable it */ + struct system_gclk_chan_config gclk_chan_conf; + system_gclk_chan_get_config_defaults(&gclk_chan_conf); + gclk_chan_conf.source_generator = EXTINT_CLOCK_SOURCE; + system_gclk_chan_set_config(EIC_GCLK_ID, &gclk_chan_conf); + + /* Enable the clock anyway, since when needed it will be requested + * by External Interrupt driver */ + system_gclk_chan_enable(EIC_GCLK_ID); + + /* Reset all EIC hardware modules. */ + for (uint32_t i = 0; i < EIC_INST_NUM; i++) { + eics[i]->CTRL.reg |= EIC_CTRL_SWRST; + } + + while (extint_is_syncing()) { + /* Wait for all hardware modules to complete synchronization */ + } + + /* Reset the software module */ +#if EXTINT_CALLBACK_MODE == true + /* Clear callback registration table */ + for (uint8_t j = 0; j < EIC_NUMBER_OF_INTERRUPTS; j++) { + _extint_dev.callbacks[j] = NULL; + } + system_interrupt_enable(SYSTEM_INTERRUPT_MODULE_EIC); +#endif + + /* Enables the driver for further use */ + _extint_enable(); +} + +/** + * \internal + * \brief Enables the External Interrupt driver. + * + * Enables EIC modules. + * Registered callback list will not be affected if callback mode is used. + */ +void _extint_enable(void) +{ + Eic *const eics[EIC_INST_NUM] = EIC_INSTS; + + /* Enable all EIC hardware modules. */ + for (uint32_t i = 0; i < EIC_INST_NUM; i++) { + eics[i]->CTRL.reg |= EIC_CTRL_ENABLE; + } + + while (extint_is_syncing()) { + /* Wait for all hardware modules to complete synchronization */ + } +} + +/** + * \internal + * \brief Disables the External Interrupt driver. + * + * Disables EIC modules that were previously started via a call to + * \ref _extint_enable(). + * Registered callback list will not be affected if callback mode is used. + */ +void _extint_disable(void) +{ + Eic *const eics[EIC_INST_NUM] = EIC_INSTS; + + /* Disable all EIC hardware modules. */ + for (uint32_t i = 0; i < EIC_INST_NUM; i++) { + eics[i]->CTRL.reg &= ~EIC_CTRL_ENABLE; + } + + while (extint_is_syncing()) { + /* Wait for all hardware modules to complete synchronization */ + } +} + +/** + * \brief Initializes an External Interrupt channel configuration structure to defaults. + * + * Initializes a given External Interrupt channel configuration structure to a + * set of known default values. This function should be called on all new + * instances of these configuration structures before being modified by the + * user application. + * + * The default configuration is as follows: + * \li Wake the device if an edge detection occurs whilst in sleep + * \li Input filtering disabled + * \li Internal pull-up enabled + * \li Detect falling edges of a signal + * + * \param[out] config Configuration structure to initialize to default values + */ +void extint_chan_get_config_defaults( + struct extint_chan_conf *const config) +{ + /* Sanity check arguments */ + Assert(config); + + /* Default configuration values */ + config->gpio_pin = 0; + config->gpio_pin_mux = 0; + config->gpio_pin_pull = EXTINT_PULL_UP; + config->wake_if_sleeping = true; + config->filter_input_signal = false; + config->detection_criteria = EXTINT_DETECT_FALLING; +} + +/** + * \brief Writes an External Interrupt channel configuration to the hardware module. + * + * Writes out a given configuration of an External Interrupt channel + * configuration to the hardware module. If the channel is already configured, + * the new configuration will replace the existing one. + * + * \param[in] channel External Interrupt channel to configure + * \param[in] config Configuration settings for the channel + + */ +void extint_chan_set_config( + const uint8_t channel, + const struct extint_chan_conf *const config) +{ + /* Sanity check arguments */ + Assert(config); + /* Sanity check clock requirements */ + Assert(!(!system_gclk_gen_is_enabled(EXTINT_CLOCK_SOURCE) && + _extint_is_gclk_required(config->filter_input_signal, + config->detection_criteria))); + + struct system_pinmux_config pinmux_config; + system_pinmux_get_config_defaults(&pinmux_config); + + pinmux_config.mux_position = config->gpio_pin_mux; + pinmux_config.direction = SYSTEM_PINMUX_PIN_DIR_INPUT; + pinmux_config.input_pull = (enum system_pinmux_pin_pull)config->gpio_pin_pull; + system_pinmux_pin_set_config(config->gpio_pin, &pinmux_config); + + /* Get a pointer to the module hardware instance */ + Eic *const EIC_module = _extint_get_eic_from_channel(channel); + + uint32_t config_pos = (4 * (channel % 8)); + uint32_t new_config; + + /* Determine the channel's new edge detection configuration */ + new_config = (config->detection_criteria << EIC_CONFIG_SENSE0_Pos); + + /* Enable the hardware signal filter if requested in the config */ + if (config->filter_input_signal) { + new_config |= EIC_CONFIG_FILTEN0; + } + + /* Clear the existing and set the new channel configuration */ + EIC_module->CONFIG[channel / 8].reg + = (EIC_module->CONFIG[channel / 8].reg & + ~((EIC_CONFIG_SENSE0_Msk | EIC_CONFIG_FILTEN0) << config_pos)) | + (new_config << config_pos); + + /* Set the channel's new wake up mode setting */ + if (config->wake_if_sleeping) { + EIC_module->WAKEUP.reg |= (1UL << channel); + } else { + EIC_module->WAKEUP.reg &= ~(1UL << channel); + } +} + +/** + * \brief Writes an External Interrupt NMI channel configuration to the hardware module. + * + * Writes out a given configuration of an External Interrupt NMI channel + * configuration to the hardware module. If the channel is already configured, + * the new configuration will replace the existing one. + * + * \param[in] nmi_channel External Interrupt NMI channel to configure + * \param[in] config Configuration settings for the channel + * + * \returns Status code indicating the success or failure of the request. + * \retval STATUS_OK Configuration succeeded + * \retval STATUS_ERR_PIN_MUX_INVALID An invalid pinmux value was supplied + * \retval STATUS_ERR_BAD_FORMAT An invalid detection mode was requested + */ +enum status_code extint_nmi_set_config( + const uint8_t nmi_channel, + const struct extint_nmi_conf *const config) +{ + /* Sanity check arguments */ + Assert(config); + /* Sanity check clock requirements */ + Assert(!(!system_gclk_gen_is_enabled(EXTINT_CLOCK_SOURCE) && + _extint_is_gclk_required(config->filter_input_signal, + config->detection_criteria))); + + struct system_pinmux_config pinmux_config; + system_pinmux_get_config_defaults(&pinmux_config); + + pinmux_config.mux_position = config->gpio_pin_mux; + pinmux_config.direction = SYSTEM_PINMUX_PIN_DIR_INPUT; + pinmux_config.input_pull = SYSTEM_PINMUX_PIN_PULL_UP; + pinmux_config.input_pull = (enum system_pinmux_pin_pull)config->gpio_pin_pull; + system_pinmux_pin_set_config(config->gpio_pin, &pinmux_config); + + /* Get a pointer to the module hardware instance */ + Eic *const EIC_module = _extint_get_eic_from_channel(nmi_channel); + + uint32_t new_config; + + /* Determine the NMI's new edge detection configuration */ + new_config = (config->detection_criteria << EIC_NMICTRL_NMISENSE_Pos); + + /* Enable the hardware signal filter if requested in the config */ + if (config->filter_input_signal) { + new_config |= EIC_NMICTRL_NMIFILTEN; + } + + /* Disable EIC and general clock to configure NMI */ + _extint_disable(); + system_gclk_chan_disable(EIC_GCLK_ID); + + EIC_module->NMICTRL.reg = new_config; + + /* Enable the general clock and EIC after configure NMI */ + system_gclk_chan_enable(EIC_GCLK_ID); + _extint_enable(); + + return STATUS_OK; +} + +/** + * \brief Enables an External Interrupt event output. + * + * Enables one or more output events from the External Interrupt module. See + * \ref extint_events "here" for a list of events this module supports. + * + * \note Events cannot be altered while the module is enabled. + * + * \param[in] events Struct containing flags of events to enable + */ +void extint_enable_events( + struct extint_events *const events) +{ + /* Sanity check arguments */ + Assert(events); + + /* Array of available EICs. */ + Eic *const eics[EIC_INST_NUM] = EIC_INSTS; + + /* Update the event control register for each physical EIC instance */ + for (uint32_t i = 0; i < EIC_INST_NUM; i++) { + uint32_t event_mask = 0; + + /* Create an enable mask for the current EIC module */ + for (uint32_t j = 0; j < 32; j++) { + if (events->generate_event_on_detect[(32 * i) + j]) { + event_mask |= (1UL << j); + } + } + + /* Enable the masked events */ + eics[i]->EVCTRL.reg |= event_mask; + } +} + +/** + * \brief Disables an External Interrupt event output. + * + * Disables one or more output events from the External Interrupt module. See + * \ref extint_events "here" for a list of events this module supports. + * + * \note Events cannot be altered while the module is enabled. + * + * \param[in] events Struct containing flags of events to disable + */ +void extint_disable_events( + struct extint_events *const events) +{ + /* Sanity check arguments */ + Assert(events); + + /* Array of available EICs. */ + Eic *const eics[EIC_INST_NUM] = EIC_INSTS; + + /* Update the event control register for each physical EIC instance */ + for (uint32_t i = 0; i < EIC_INST_NUM; i++) { + uint32_t event_mask = 0; + + /* Create a disable mask for the current EIC module */ + for (uint32_t j = 0; j < 32; j++) { + if (events->generate_event_on_detect[(32 * i) + j]) { + event_mask |= (1UL << j); + } + } + + /* Disable the masked events */ + eics[i]->EVCTRL.reg &= ~event_mask; + } +} diff --git a/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/drivers/port/port.c b/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/drivers/port/port.c new file mode 100644 index 0000000..d7a834f --- /dev/null +++ b/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/drivers/port/port.c @@ -0,0 +1,99 @@ +/** + * \file + * + * \brief SAM GPIO Port Driver + * + * Copyright (c) 2012-2018 Microchip Technology Inc. and its subsidiaries. + * + * \asf_license_start + * + * \page License + * + * Subject to your compliance with these terms, you may use Microchip + * software and any derivatives exclusively with Microchip products. + * It is your responsibility to comply with third party license terms applicable + * to your use of third party software (including open source software) that + * may accompany Microchip software. + * + * THIS SOFTWARE IS SUPPLIED BY MICROCHIP "AS IS". NO WARRANTIES, + * WHETHER EXPRESS, IMPLIED OR STATUTORY, APPLY TO THIS SOFTWARE, + * INCLUDING ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, + * AND FITNESS FOR A PARTICULAR PURPOSE. IN NO EVENT WILL MICROCHIP BE + * LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL OR CONSEQUENTIAL + * LOSS, DAMAGE, COST OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE + * SOFTWARE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE + * POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT + * ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY + * RELATED TO THIS SOFTWARE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, + * THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THIS SOFTWARE. + * + * \asf_license_stop + * + */ +/* + * Support and FAQ: visit Microchip Support + */ +#include + +/** + * \brief Writes a Port pin configuration to the hardware module. + * + * Writes out a given configuration of a Port pin configuration to the hardware + * module. + * + * \note If the pin direction is set as an output, the pull-up/pull-down input + * configuration setting is ignored. + * + * \param[in] gpio_pin Index of the GPIO pin to configure + * \param[in] config Configuration settings for the pin + */ +void port_pin_set_config( + const uint8_t gpio_pin, + const struct port_config *const config) +{ + /* Sanity check arguments */ + Assert(config); + + struct system_pinmux_config pinmux_config; + system_pinmux_get_config_defaults(&pinmux_config); + + pinmux_config.mux_position = SYSTEM_PINMUX_GPIO; + pinmux_config.direction = (enum system_pinmux_pin_dir)config->direction; + pinmux_config.input_pull = (enum system_pinmux_pin_pull)config->input_pull; + pinmux_config.powersave = config->powersave; + + system_pinmux_pin_set_config(gpio_pin, &pinmux_config); +} + +/** + * \brief Writes a Port group configuration group to the hardware module. + * + * Writes out a given configuration of a Port group configuration to the + * hardware module. + * + * \note If the pin direction is set as an output, the pull-up/pull-down input + * configuration setting is ignored. + * + * \param[out] port Base of the PORT module to write to + * \param[in] mask Mask of the port pin(s) to configure + * \param[in] config Configuration settings for the pin group + */ +void port_group_set_config( + PortGroup *const port, + const uint32_t mask, + const struct port_config *const config) +{ + /* Sanity check arguments */ + Assert(port); + Assert(config); + + struct system_pinmux_config pinmux_config; + system_pinmux_get_config_defaults(&pinmux_config); + + pinmux_config.mux_position = SYSTEM_PINMUX_GPIO; + pinmux_config.direction = (enum system_pinmux_pin_dir)config->direction; + pinmux_config.input_pull = (enum system_pinmux_pin_pull)config->input_pull; + pinmux_config.powersave = config->powersave; + + system_pinmux_group_set_config(port, mask, &pinmux_config); +} diff --git a/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/drivers/port/port.h b/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/drivers/port/port.h new file mode 100644 index 0000000..f3c50f6 --- /dev/null +++ b/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/drivers/port/port.h @@ -0,0 +1,785 @@ +/** + * \file + * + * \brief SAM GPIO Port Driver + * + * Copyright (c) 2012-2018 Microchip Technology Inc. and its subsidiaries. + * + * \asf_license_start + * + * \page License + * + * Subject to your compliance with these terms, you may use Microchip + * software and any derivatives exclusively with Microchip products. + * It is your responsibility to comply with third party license terms applicable + * to your use of third party software (including open source software) that + * may accompany Microchip software. + * + * THIS SOFTWARE IS SUPPLIED BY MICROCHIP "AS IS". NO WARRANTIES, + * WHETHER EXPRESS, IMPLIED OR STATUTORY, APPLY TO THIS SOFTWARE, + * INCLUDING ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, + * AND FITNESS FOR A PARTICULAR PURPOSE. IN NO EVENT WILL MICROCHIP BE + * LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL OR CONSEQUENTIAL + * LOSS, DAMAGE, COST OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE + * SOFTWARE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE + * POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT + * ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY + * RELATED TO THIS SOFTWARE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, + * THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THIS SOFTWARE. + * + * \asf_license_stop + * + */ +/* + * Support and FAQ: visit Microchip Support + */ +#ifndef PORT_H_INCLUDED +#define PORT_H_INCLUDED + +/** + * \defgroup asfdoc_sam0_port_group SAM Port (PORT) Driver + * + * This driver for Atmel® | SMART ARM®-based microcontrollers provides + * an interface for the configuration and management of the device's General + * Purpose Input/Output (GPIO) pin functionality, for manual pin state reading + * and writing. + * + * The following peripheral is used by this module: + * - PORT (GPIO Management) + * + * The following devices can use this module: + * - Atmel | SMART SAM D20/D21 + * - Atmel | SMART SAM R21 + * - Atmel | SMART SAM D09/D10/D11 + * - Atmel | SMART SAM L21/L22 + * - Atmel | SMART SAM DA1 + * - Atmel | SMART SAM C20/C21 + * - Atmel | SMART SAM HA1 + * - Atmel | SMART SAM R30 + * - Atmel | SMART SAM R34 + * - Atmel | SMART SAM R35 + * + * The outline of this documentation is as follows: + * - \ref asfdoc_sam0_port_prerequisites + * - \ref asfdoc_sam0_port_module_overview + * - \ref asfdoc_sam0_port_special_considerations + * - \ref asfdoc_sam0_port_extra_info + * - \ref asfdoc_sam0_port_examples + * - \ref asfdoc_sam0_port_api_overview + * + * + * \section asfdoc_sam0_port_prerequisites Prerequisites + * + * There are no prerequisites for this module. + * + * + * \section asfdoc_sam0_port_module_overview Module Overview + * + * The device GPIO (PORT) module provides an interface between the user + * application logic and external hardware peripherals, when general pin state + * manipulation is required. This driver provides an easy-to-use interface to + * the physical pin input samplers and output drivers, so that pins can be read + * from or written to for general purpose external hardware control. + * + * \subsection asfdoc_sam0_port_features Driver Feature Macro Definition + * + * + * + * + * + * + * + * + * + *
    Driver Feature MacroSupported devices
    FEATURE_PORT_INPUT_EVENTSAM L21/L22/C20/C21/R30/R34/R35
    + * \note The specific features are only available in the driver when the + * selected device supports those features. + * + * \subsection asfdoc_sam0_port_module_overview_pin_numbering Physical and Logical GPIO Pins + * SAM devices use two naming conventions for the I/O pins in the device; one + * physical and one logical. Each physical pin on a device package is assigned + * both a physical port and pin identifier (e.g. "PORTA.0") as well as a + * monotonically incrementing logical GPIO number (e.g. "GPIO0"). While the + * former is used to map physical pins to their physical internal device module + * counterparts, for simplicity the design of this driver uses the logical GPIO + * numbers instead. + * + * \subsection asfdoc_sam0_port_module_overview_physical Physical Connection + * + * \ref asfdoc_sam0_port_module_int_connections "The diagram below" shows how + * this module is interconnected within the device. + * + * \anchor asfdoc_sam0_port_module_int_connections + * \dot + * digraph overview { + * node [label="Port Pad" shape=square] pad; + * + * subgraph driver { + * node [label="Peripheral MUX" shape=trapezium] pinmux; + * node [label="GPIO Module" shape=ellipse] gpio; + * node [label="Other Peripheral Modules" shape=ellipse style=filled fillcolor=lightgray] peripherals; + * } + * + * pinmux -> gpio; + * pad -> pinmux; + * pinmux -> peripherals; + * } + * \enddot + * + * + * \section asfdoc_sam0_port_special_considerations Special Considerations + * + * The SAM port pin input sampler can be disabled when the pin is configured + * in pure output mode to save power; reading the pin state of a pin configured + * in output-only mode will read the logical output state that was last set. + * + * \section asfdoc_sam0_port_extra_info Extra Information + * + * For extra information, see \ref asfdoc_sam0_port_extra. This includes: + * - \ref asfdoc_sam0_port_extra_acronyms + * - \ref asfdoc_sam0_port_extra_dependencies + * - \ref asfdoc_sam0_port_extra_errata + * - \ref asfdoc_sam0_port_extra_history + * + * + * \section asfdoc_sam0_port_examples Examples + * + * For a list of examples related to this driver, see + * \ref asfdoc_sam0_port_exqsg. + * + * + * \section asfdoc_sam0_port_api_overview API Overview + * @{ + */ + +#include +#include + +#ifdef __cplusplus +extern "C" { +#endif + +/** + * \name Driver Feature Definition + * Define port features set according to different device family. + * @{ +*/ +#if (SAML21) || (SAML22) || (SAMC20) || (SAMC21) || (SAMR30) || (SAMR34) || (SAMR35) || defined(__DOXYGEN__) +/** Event input control feature support for PORT group. */ +# define FEATURE_PORT_INPUT_EVENT +#endif +/*@}*/ + +/** \name PORT Alias Macros + * @{ + */ + +/** Convenience definition for GPIO module group A on the device (if + * available). */ +#if (PORT_GROUPS > 0) || defined(__DOXYGEN__) +# define PORTA PORT->Group[0] +#endif + +#if (PORT_GROUPS > 1) || defined(__DOXYGEN__) +/** Convenience definition for GPIO module group B on the device (if + * available). */ +# define PORTB PORT->Group[1] +#endif + +#if (PORT_GROUPS > 2) || defined(__DOXYGEN__) +/** Convenience definition for GPIO module group C on the device (if + * available). */ +# define PORTC PORT->Group[2] +#endif + +#if (PORT_GROUPS > 3) || defined(__DOXYGEN__) +/** Convenience definition for GPIO module group D on the device (if + * available). */ +# define PORTD PORT->Group[3] +#endif + +/** @} */ + +/** + * \brief Port pin direction configuration enum. + * + * Enum for the possible pin direction settings of the port pin configuration + * structure, to indicate the direction the pin should use. + */ +enum port_pin_dir { + /** The pin's input buffer should be enabled, so that the pin state can + * be read */ + PORT_PIN_DIR_INPUT = SYSTEM_PINMUX_PIN_DIR_INPUT, + /** The pin's output buffer should be enabled, so that the pin state can + * be set */ + PORT_PIN_DIR_OUTPUT = SYSTEM_PINMUX_PIN_DIR_OUTPUT, + /** The pin's output and input buffers should be enabled, so that the pin + * state can be set and read back */ + PORT_PIN_DIR_OUTPUT_WTH_READBACK = SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK, +}; + +/** + * \brief Port pin input pull configuration enum. + * + * Enum for the possible pin pull settings of the port pin configuration + * structure, to indicate the type of logic level pull the pin should use. + */ +enum port_pin_pull { + /** No logical pull should be applied to the pin */ + PORT_PIN_PULL_NONE = SYSTEM_PINMUX_PIN_PULL_NONE, + /** Pin should be pulled up when idle */ + PORT_PIN_PULL_UP = SYSTEM_PINMUX_PIN_PULL_UP, + /** Pin should be pulled down when idle */ + PORT_PIN_PULL_DOWN = SYSTEM_PINMUX_PIN_PULL_DOWN, +}; + +#ifdef FEATURE_PORT_INPUT_EVENT +/** + * \brief Port input event action. + * + * List of port input events action on pin. + */ +enum port_input_event_action { + /** Event out to pin */ + PORT_INPUT_EVENT_ACTION_OUT = 0, + /** Set output register of pin on event */ + PORT_INPUT_EVENT_ACTION_SET, + /** Clear output register pin on event */ + PORT_INPUT_EVENT_ACTION_CLR, + /** Toggle output register pin on event */ + PORT_INPUT_EVENT_ACTION_TGL, +}; + +/** + * \brief Port input event. + * + * List of port input events. + */ +enum port_input_event{ + /** Port input event 0 */ + PORT_INPUT_EVENT_0 = 0, + /** Port input event 1 */ + PORT_INPUT_EVENT_1 = 1, + /** Port input event 2 */ + PORT_INPUT_EVENT_2 = 2, + /** Port input event 3 */ + PORT_INPUT_EVENT_3 = 3, +}; + +/** + * \brief Port input event configuration structure. + * + * Configuration structure for a port input event. + */ +struct port_input_event_config{ + /** Port input event action */ + enum port_input_event_action action; + /** GPIO pin */ + uint8_t gpio_pin; +}; +#endif + +/** + * \brief Port pin configuration structure. + * + * Configuration structure for a port pin instance. This structure should be + * initialized by the \ref port_get_config_defaults() function before being + * modified by the user application. + */ +struct port_config { + /** Port buffer input/output direction */ + enum port_pin_dir direction; + + /** Port pull-up/pull-down for input pins */ + enum port_pin_pull input_pull; + + /** Enable lowest possible powerstate on the pin + * + * \note All other configurations will be ignored, the pin will be disabled. + */ + bool powersave; +}; + +/** \name State Reading/Writing (Physical Group Orientated) + * @{ + */ + +/** + * \brief Retrieves the PORT module group instance from a given GPIO pin number. + * + * Retrieves the PORT module group instance associated with a given logical + * GPIO pin number. + * + * \param[in] gpio_pin Index of the GPIO pin to convert + * + * \return Base address of the associated PORT module. + */ +static inline PortGroup* port_get_group_from_gpio_pin( + const uint8_t gpio_pin) +{ + return system_pinmux_get_group_from_gpio_pin(gpio_pin); +} + +/** + * \brief Retrieves the state of a group of port pins that are configured as inputs. + * + * Reads the current logic level of a port module's pins and returns the + * current levels as a bitmask. + * + * \param[in] port Base of the PORT module to read from + * \param[in] mask Mask of the port pin(s) to read + * + * \return Status of the port pin(s) input buffers. + */ +static inline uint32_t port_group_get_input_level( + const PortGroup *const port, + const uint32_t mask) +{ + /* Sanity check arguments */ + Assert(port); + + return (port->IN.reg & mask); +} + +/** + * \brief Retrieves the state of a group of port pins that are configured as outputs. + * + * Reads the current logical output level of a port module's pins and returns + * the current levels as a bitmask. + * + * \param[in] port Base of the PORT module to read from + * \param[in] mask Mask of the port pin(s) to read + * + * \return Status of the port pin(s) output buffers. + */ +static inline uint32_t port_group_get_output_level( + const PortGroup *const port, + const uint32_t mask) +{ + /* Sanity check arguments */ + Assert(port); + + return (port->OUT.reg & mask); +} + +/** + * \brief Sets the state of a group of port pins that are configured as outputs. + * + * Sets the current output level of a port module's pins to a given logic + * level. + * + * \param[out] port Base of the PORT module to write to + * \param[in] mask Mask of the port pin(s) to change + * \param[in] level_mask Mask of the port level(s) to set + */ +static inline void port_group_set_output_level( + PortGroup *const port, + const uint32_t mask, + const uint32_t level_mask) +{ + /* Sanity check arguments */ + Assert(port); + + port->OUTSET.reg = (mask & level_mask); + port->OUTCLR.reg = (mask & ~level_mask); +} + +/** + * \brief Toggles the state of a group of port pins that are configured as an outputs. + * + * Toggles the current output levels of a port module's pins. + * + * \param[out] port Base of the PORT module to write to + * \param[in] mask Mask of the port pin(s) to toggle + */ +static inline void port_group_toggle_output_level( + PortGroup *const port, + const uint32_t mask) +{ + /* Sanity check arguments */ + Assert(port); + + port->OUTTGL.reg = mask; +} + +/** @} */ + +/** \name Configuration and Initialization + * @{ + */ + +/** + * \brief Initializes a Port pin/group configuration structure to defaults. + * + * Initializes a given Port pin/group configuration structure to a set of + * known default values. This function should be called on all new + * instances of these configuration structures before being modified by the + * user application. + * + * The default configuration is as follows: + * \li Input mode with internal pull-up enabled + * + * \param[out] config Configuration structure to initialize to default values + */ +static inline void port_get_config_defaults( + struct port_config *const config) +{ + /* Sanity check arguments */ + Assert(config); + + /* Default configuration values */ + config->direction = PORT_PIN_DIR_INPUT; + config->input_pull = PORT_PIN_PULL_UP; + config->powersave = false; +} + +void port_pin_set_config( + const uint8_t gpio_pin, + const struct port_config *const config); + +void port_group_set_config( + PortGroup *const port, + const uint32_t mask, + const struct port_config *const config); + +/** @} */ + +/** \name State Reading/Writing (Logical Pin Orientated) + * @{ + */ + +/** + * \brief Retrieves the state of a port pin that is configured as an input. + * + * Reads the current logic level of a port pin and returns the current + * level as a Boolean value. + * + * \param[in] gpio_pin Index of the GPIO pin to read + * + * \return Status of the port pin's input buffer. + */ +static inline bool port_pin_get_input_level( + const uint8_t gpio_pin) +{ + PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin); + uint32_t pin_mask = (1UL << (gpio_pin % 32)); + + return (port_base->IN.reg & pin_mask); +} + +/** + * \brief Retrieves the state of a port pin that is configured as an output. + * + * Reads the current logical output level of a port pin and returns the current + * level as a Boolean value. + * + * \param[in] gpio_pin Index of the GPIO pin to read + * + * \return Status of the port pin's output buffer. + */ +static inline bool port_pin_get_output_level( + const uint8_t gpio_pin) +{ + PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin); + uint32_t pin_mask = (1UL << (gpio_pin % 32)); + + return (port_base->OUT.reg & pin_mask); +} + +/** + * \brief Sets the state of a port pin that is configured as an output. + * + * Sets the current output level of a port pin to a given logic level. + * + * \param[in] gpio_pin Index of the GPIO pin to write to + * \param[in] level Logical level to set the given pin to + */ +static inline void port_pin_set_output_level( + const uint8_t gpio_pin, + const bool level) +{ + PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin); + uint32_t pin_mask = (1UL << (gpio_pin % 32)); + + /* Set the pin to high or low atomically based on the requested level */ + if (level) { + port_base->OUTSET.reg = pin_mask; + } else { + port_base->OUTCLR.reg = pin_mask; + } +} + +/** + * \brief Toggles the state of a port pin that is configured as an output. + * + * Toggles the current output level of a port pin. + * + * \param[in] gpio_pin Index of the GPIO pin to toggle + */ +static inline void port_pin_toggle_output_level( + const uint8_t gpio_pin) +{ + PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin); + uint32_t pin_mask = (1UL << (gpio_pin % 32)); + + /* Toggle pin output level */ + port_base->OUTTGL.reg = pin_mask; +} + +/** @} */ + +#ifdef FEATURE_PORT_INPUT_EVENT + +/** \name Port Input Event + * @{ + */ + +/** + * \brief Enable the port event input. + * + * Enable the port event input with the given pin and event. + * + * \param[in] gpio_pin Index of the GPIO pin + * \param[in] n Port input event + * + * \retval STATUS_ERR_INVALID_ARG Invalid parameter + * \retval STATUS_OK Successfully + */ +static inline enum status_code port_enable_input_event( + const uint8_t gpio_pin, + const enum port_input_event n) +{ + PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin); + switch (n) { + case PORT_INPUT_EVENT_0: + port_base->EVCTRL.reg |= PORT_EVCTRL_PORTEI0; + break; + case PORT_INPUT_EVENT_1: + port_base->EVCTRL.reg |= PORT_EVCTRL_PORTEI1; + break; + case PORT_INPUT_EVENT_2: + port_base->EVCTRL.reg |= PORT_EVCTRL_PORTEI2; + break; + case PORT_INPUT_EVENT_3: + port_base->EVCTRL.reg |= PORT_EVCTRL_PORTEI3; + break; + default: + Assert(false); + return STATUS_ERR_INVALID_ARG; + } + return STATUS_OK; +} + +/** + * \brief Disable the port event input. + * + * Disable the port event input with the given pin and event. + * + * \param[in] gpio_pin Index of the GPIO pin + * \param[in] gpio_pin Port input event + * + * \retval STATUS_ERR_INVALID_ARG Invalid parameter + * \retval STATUS_OK Successfully + */ +static inline enum status_code port_disable_input_event( + const uint8_t gpio_pin, + const enum port_input_event n) +{ + PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin); + switch (n) { + case PORT_INPUT_EVENT_0: + port_base->EVCTRL.reg &= ~PORT_EVCTRL_PORTEI0; + break; + case PORT_INPUT_EVENT_1: + port_base->EVCTRL.reg &= ~PORT_EVCTRL_PORTEI1; + break; + case PORT_INPUT_EVENT_2: + port_base->EVCTRL.reg &= ~PORT_EVCTRL_PORTEI2; + break; + case PORT_INPUT_EVENT_3: + port_base->EVCTRL.reg &= ~PORT_EVCTRL_PORTEI3; + break; + default: + Assert(false); + return STATUS_ERR_INVALID_ARG; + } + return STATUS_OK; +} + +/** + * \brief Retrieve the default configuration for port input event. + * + * Fills a configuration structure with the default configuration for port input event: + * - Event output to pin + * - Event action to be executed on PIN 0 + * + * \param[out] config Configuration structure to fill with default values + */ +static inline void port_input_event_get_config_defaults( + struct port_input_event_config *const config) +{ + Assert(config); + config->action = PORT_INPUT_EVENT_ACTION_OUT; + config->gpio_pin = 0; +} + +/** + * \brief Configure port input event. + * + * Configures port input event with the given configuration settings. + * + * \param[in] config Port input even configuration structure containing the new config + * + * \retval STATUS_ERR_INVALID_ARG Invalid parameter + * \retval STATUS_OK Successfully + */ + +static inline enum status_code port_input_event_set_config( + const enum port_input_event n, + struct port_input_event_config *const config) +{ + Assert(config); + PortGroup *const port_base = port_get_group_from_gpio_pin(config->gpio_pin); + uint8_t pin_index = config->gpio_pin % 32; + struct port_config pin_conf; + + port_get_config_defaults(&pin_conf); + /* Configure the GPIO pin as outputs*/ + pin_conf.direction = PORT_PIN_DIR_OUTPUT; + port_pin_set_config(config->gpio_pin, &pin_conf); + + switch (n) { + case PORT_INPUT_EVENT_0: + port_base->EVCTRL.reg |= PORT_EVCTRL_EVACT0(config->action) + | PORT_EVCTRL_PID0(pin_index); + break; + case PORT_INPUT_EVENT_1: + port_base->EVCTRL.reg |= PORT_EVCTRL_EVACT1(config->action) + | PORT_EVCTRL_PID1(pin_index); + break; + case PORT_INPUT_EVENT_2: + port_base->EVCTRL.reg |= PORT_EVCTRL_EVACT2(config->action) + | PORT_EVCTRL_PID2(pin_index); + break; + case PORT_INPUT_EVENT_3: + port_base->EVCTRL.reg |= PORT_EVCTRL_EVACT3(config->action) + | PORT_EVCTRL_PID3(pin_index); + break; + default: + Assert(false); + return STATUS_ERR_INVALID_ARG; + } + return STATUS_OK; +} + +/** @} */ + +#endif + +#ifdef __cplusplus +} +#endif + +/** @} */ + +/** + * \page asfdoc_sam0_port_extra Extra Information for PORT Driver + * + * \section asfdoc_sam0_port_extra_acronyms Acronyms + * Below is a table listing the acronyms used in this module, along with their + * intended meanings. + * + * + * + * + * + * + * + * + * + * + * + * + * + * + *
    AcronymDescription
    GPIOGeneral Purpose Input/Output
    MUXMultiplexer
    + * + * + * \section asfdoc_sam0_port_extra_dependencies Dependencies + * This driver has the following dependencies: + * + * - \ref asfdoc_sam0_system_pinmux_group "System Pin Multiplexer Driver" + * + * + * \section asfdoc_sam0_port_extra_errata Errata + * There are no errata related to this driver. + * + * + * \section asfdoc_sam0_port_extra_history Module History + * An overview of the module history is presented in the table below, with + * details on the enhancements and fixes made to the module since its first + * release. The current version of this corresponds to the newest version in + * the table. + * + * + * + * + * + * + * + * + * + * + * + *
    Changelog
    Added input event feature
    Initial release
    + */ + +/** + * \page asfdoc_sam0_port_exqsg Examples for PORT Driver + * + * This is a list of the available Quick Start guides (QSGs) and example + * applications for \ref asfdoc_sam0_port_group. QSGs are simple examples with + * step-by-step instructions to configure and use this driver in a selection of + * use cases. Note that a QSG can be compiled as a standalone application or be + * added to the user application. + * + * - \subpage asfdoc_sam0_port_basic_use_case + * + * \page asfdoc_sam0_port_document_revision_history Document Revision History + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + *
    Doc. Rev. + * Date + * Comments + *
    42113E12/2015Added input event feature. + * Added support for SAM L21/L22, SAM C21, SAM D09, SAMR30/R34 and SAM DA1.
    42113D12/2014Added support for SAM R21 and SAM D10/D11
    42113C01/2014Added support for SAM D21
    42113B06/2013Corrected documentation typos
    42113A06/2013Initial document release
    + */ + +#endif diff --git a/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/drivers/port/quick_start/qs_port_basic.h b/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/drivers/port/quick_start/qs_port_basic.h new file mode 100644 index 0000000..5281e1a --- /dev/null +++ b/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/drivers/port/quick_start/qs_port_basic.h @@ -0,0 +1,98 @@ +/** + * \file + * + * \brief SAM GPIO Port Driver Quick Start + * + * Copyright (c) 2012-2018 Microchip Technology Inc. and its subsidiaries. + * + * \asf_license_start + * + * \page License + * + * Subject to your compliance with these terms, you may use Microchip + * software and any derivatives exclusively with Microchip products. + * It is your responsibility to comply with third party license terms applicable + * to your use of third party software (including open source software) that + * may accompany Microchip software. + * + * THIS SOFTWARE IS SUPPLIED BY MICROCHIP "AS IS". NO WARRANTIES, + * WHETHER EXPRESS, IMPLIED OR STATUTORY, APPLY TO THIS SOFTWARE, + * INCLUDING ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, + * AND FITNESS FOR A PARTICULAR PURPOSE. IN NO EVENT WILL MICROCHIP BE + * LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL OR CONSEQUENTIAL + * LOSS, DAMAGE, COST OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE + * SOFTWARE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE + * POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT + * ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY + * RELATED TO THIS SOFTWARE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, + * THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THIS SOFTWARE. + * + * \asf_license_stop + * + */ + +/** + * \page asfdoc_sam0_port_basic_use_case Quick Start Guide for PORT - Basic + * + * In this use case, the PORT module is configured for: + * \li One pin in input mode, with pull-up enabled + * \li One pin in output mode + * + * This use case sets up the PORT to read the current state of a GPIO pin set as + * an input, and mirrors the opposite logical state on a pin configured as an + * output. + * + * \section asfdoc_sam0_port_basic_use_case_setup Setup + * + * \subsection asfdoc_sam0_port_basic_use_case_setup_prereq Prerequisites + * There are no special setup requirements for this use-case. + * + * \subsection asfdoc_sam0_port_basic_use_case_setup_code Code + * Copy-paste the following setup code to your user application: + * \snippet qs_port_basic.c setup + * + * Add to user application initialization (typically the start of \c main()): + * \snippet qs_port_basic.c setup_init + * + * \subsection asfdoc_sam0_port_basic_use_case_setup_flow Workflow + * -# Create a PORT module pin configuration struct, which can be filled out to + * adjust the configuration of a single port pin. + * \snippet qs_port_basic.c setup_1 + * -# Initialize the pin configuration struct with the module's default values. + * \snippet qs_port_basic.c setup_2 + * \note This should always be performed before using the configuration + * struct to ensure that all values are initialized to known default + * settings. + * + * -# Adjust the configuration struct to request an input pin. + * \snippet qs_port_basic.c setup_3 + * -# Configure push button pin with the initialized pin configuration struct, to enable + * the input sampler on the pin. + * \snippet qs_port_basic.c setup_4 + * -# Adjust the configuration struct to request an output pin. + * \snippet qs_port_basic.c setup_5 + * \note The existing configuration struct may be re-used, as long as any + * values that have been altered from the default settings are taken + * into account by the user application. + * + * -# Configure LED pin with the initialized pin configuration struct, to enable + * the output driver on the pin. + * \snippet qs_port_basic.c setup_6 + * + * \section asfdoc_sam0_port_basic_use_case_use_main Use Case + * + * \subsection asfdoc_sam0_port_basic_use_case_code Code + * Copy-paste the following code to your user application: + * \snippet qs_port_basic.c main + * + * \subsection asfdoc_sam0_port_basic_use_case_flow Workflow + * -# Read in the current input sampler state of push button pin, which has been + * configured as an input in the use-case setup code. + * \snippet qs_port_basic.c main_1 + * -# Write the inverted pin level state to LED pin, which has been configured as + * an output in the use-case setup code. + * \snippet qs_port_basic.c main_2 + */ +/* + * Support and FAQ: visit Microchip Support + */ diff --git a/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/drivers/sercom/sercom.c b/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/drivers/sercom/sercom.c new file mode 100644 index 0000000..4ec5611 --- /dev/null +++ b/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/drivers/sercom/sercom.c @@ -0,0 +1,280 @@ +/** + * \file + * + * \brief SAM Serial Peripheral Interface Driver + * + * Copyright (c) 2012-2018 Microchip Technology Inc. and its subsidiaries. + * + * \asf_license_start + * + * \page License + * + * Subject to your compliance with these terms, you may use Microchip + * software and any derivatives exclusively with Microchip products. + * It is your responsibility to comply with third party license terms applicable + * to your use of third party software (including open source software) that + * may accompany Microchip software. + * + * THIS SOFTWARE IS SUPPLIED BY MICROCHIP "AS IS". NO WARRANTIES, + * WHETHER EXPRESS, IMPLIED OR STATUTORY, APPLY TO THIS SOFTWARE, + * INCLUDING ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, + * AND FITNESS FOR A PARTICULAR PURPOSE. IN NO EVENT WILL MICROCHIP BE + * LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL OR CONSEQUENTIAL + * LOSS, DAMAGE, COST OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE + * SOFTWARE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE + * POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT + * ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY + * RELATED TO THIS SOFTWARE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, + * THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THIS SOFTWARE. + * + * \asf_license_stop + * + */ +/* + * Support and FAQ: visit Microchip Support + */ +#include "sercom.h" + +#define SHIFT 32 +#define BAUD_INT_MAX 8192 +#define BAUD_FP_MAX 8 + +#if !defined(__DOXYGEN__) +/** + * \internal Configuration structure to save current gclk status. + */ +struct _sercom_conf { + /* Status of gclk generator initialization */ + bool generator_is_set; + /* Sercom gclk generator used */ + enum gclk_generator generator_source; +}; + +static struct _sercom_conf _sercom_config; + + +/** + * \internal Calculate 64 bit division, ref can be found in + * http://en.wikipedia.org/wiki/Division_algorithm#Long_division + */ +static uint64_t long_division(uint64_t n, uint64_t d) +{ + int32_t i; + uint64_t q = 0, r = 0, bit_shift; + for (i = 63; i >= 0; i--) { + bit_shift = (uint64_t)1 << i; + + r = r << 1; + + if (n & bit_shift) { + r |= 0x01; + } + + if (r >= d) { + r = r - d; + q |= bit_shift; + } + } + + return q; +} + +/** + * \internal Calculate synchronous baudrate value (SPI/UART) + */ +enum status_code _sercom_get_sync_baud_val( + const uint32_t baudrate, + const uint32_t external_clock, + uint16_t *const baudvalue) +{ + /* Baud value variable */ + uint16_t baud_calculated = 0; + uint32_t clock_value = external_clock; + + + /* Check if baudrate is outside of valid range */ + if (baudrate > (external_clock / 2)) { + /* Return with error code */ + return STATUS_ERR_BAUDRATE_UNAVAILABLE; + } + + /* Calculate BAUD value from clock frequency and baudrate */ + clock_value = external_clock / 2; + while (clock_value >= baudrate) { + clock_value = clock_value - baudrate; + baud_calculated++; + } + baud_calculated = baud_calculated - 1; + + /* Check if BAUD value is more than 255, which is maximum + * for synchronous mode */ + if (baud_calculated > 0xFF) { + /* Return with an error code */ + return STATUS_ERR_BAUDRATE_UNAVAILABLE; + } else { + *baudvalue = baud_calculated; + return STATUS_OK; + } +} + +/** + * \internal Calculate asynchronous baudrate value (UART) +*/ +enum status_code _sercom_get_async_baud_val( + const uint32_t baudrate, + const uint32_t peripheral_clock, + uint16_t *const baudval, + enum sercom_asynchronous_operation_mode mode, + enum sercom_asynchronous_sample_num sample_num) +{ + /* Temporary variables */ + uint64_t ratio = 0; + uint64_t scale = 0; + uint64_t baud_calculated = 0; + uint8_t baud_fp; + uint32_t baud_int = 0; + uint64_t temp1; + + /* Check if the baudrate is outside of valid range */ + if ((baudrate * sample_num) > peripheral_clock) { + /* Return with error code */ + return STATUS_ERR_BAUDRATE_UNAVAILABLE; + } + + if(mode == SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC) { + /* Calculate the BAUD value */ + temp1 = ((sample_num * (uint64_t)baudrate) << SHIFT); + ratio = long_division(temp1, peripheral_clock); + scale = ((uint64_t)1 << SHIFT) - ratio; + baud_calculated = (65536 * scale) >> SHIFT; + } else if(mode == SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL) { + temp1 = ((uint64_t)baudrate * sample_num); + baud_int = long_division( peripheral_clock, temp1); + if(baud_int > BAUD_INT_MAX) { + return STATUS_ERR_BAUDRATE_UNAVAILABLE; + } + temp1 = long_division( 8 * (uint64_t)peripheral_clock, temp1); + baud_fp = temp1 - 8 * baud_int; + baud_calculated = baud_int | (baud_fp << 13); + } + + *baudval = baud_calculated; + return STATUS_OK; +} +#endif + +/** + * \brief Set GCLK channel to generator. + * + * This will set the appropriate GCLK channel to the requested GCLK generator. + * This will set the generator for all SERCOM instances, and the user will thus + * only be able to set the same generator that has previously been set, if any. + * + * After the generator has been set the first time, the generator can be changed + * using the \c force_change flag. + * + * \param[in] generator_source The generator to use for SERCOM. + * \param[in] force_change Force change the generator. + * + * \return Status code indicating the GCLK generator change operation. + * \retval STATUS_OK If the generator update request was + * successful. + * \retval STATUS_ERR_ALREADY_INITIALIZED If a generator was already configured + * and the new configuration was not + * forced. + */ +enum status_code sercom_set_gclk_generator( + const enum gclk_generator generator_source, + const bool force_change) +{ + /* Check if valid option */ + if (!_sercom_config.generator_is_set || force_change) { + /* Create and fill a GCLK configuration structure for the new config */ + struct system_gclk_chan_config gclk_chan_conf; + system_gclk_chan_get_config_defaults(&gclk_chan_conf); + gclk_chan_conf.source_generator = generator_source; + system_gclk_chan_set_config(SERCOM_GCLK_ID, &gclk_chan_conf); + system_gclk_chan_enable(SERCOM_GCLK_ID); + + /* Save config */ + _sercom_config.generator_source = generator_source; + _sercom_config.generator_is_set = true; + + return STATUS_OK; + } else if (generator_source == _sercom_config.generator_source) { + /* Return status OK if same config */ + return STATUS_OK; + } + + /* Return invalid config to already initialized GCLK */ + return STATUS_ERR_ALREADY_INITIALIZED; +} + +/** \internal + * Creates a switch statement case entry to convert a SERCOM instance and pad + * index to the default SERCOM pad MUX setting. + */ +#define _SERCOM_PAD_DEFAULTS_CASE(n, pad) \ + case (uintptr_t)SERCOM##n: \ + switch (pad) { \ + case 0: \ + return SERCOM##n##_PAD0_DEFAULT; \ + case 1: \ + return SERCOM##n##_PAD1_DEFAULT; \ + case 2: \ + return SERCOM##n##_PAD2_DEFAULT; \ + case 3: \ + return SERCOM##n##_PAD3_DEFAULT; \ + } \ + break; + +/** + * \internal Gets the default PAD pinout for a given SERCOM. + * + * Returns the pinmux settings for the given SERCOM and pad. This is used + * for default configuration of pins. + * + * \param[in] sercom_module Pointer to the SERCOM module + * \param[in] pad PAD to get default pinout for + * + * \returns The default pinmux for the given SERCOM instance and PAD + * + */ +uint32_t _sercom_get_default_pad( + Sercom *const sercom_module, + const uint8_t pad) +{ + switch ((uintptr_t)sercom_module) { + /* Auto-generate a lookup table for the default SERCOM pad defaults */ + MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad) + } + + Assert(false); + return 0; +} + +/** + * \internal + * Find index of given instance. + * + * \param[in] sercom_instance Instance pointer. + * + * \return Index of given instance. + */ +uint8_t _sercom_get_sercom_inst_index( + Sercom *const sercom_instance) +{ + /* Save all available SERCOM instances for compare */ + Sercom *sercom_instances[SERCOM_INST_NUM] = SERCOM_INSTS; + + /* Find index for sercom instance */ + for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) { + if ((uintptr_t)sercom_instance == (uintptr_t)sercom_instances[i]) { + return i; + } + } + + /* Invalid data given */ + Assert(false); + return 0; +} diff --git a/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/drivers/sercom/sercom.h b/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/drivers/sercom/sercom.h new file mode 100644 index 0000000..58bd15f --- /dev/null +++ b/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/drivers/sercom/sercom.h @@ -0,0 +1,108 @@ +/** + * \file + * + * \brief SAM Serial Peripheral Interface Driver + * + * Copyright (c) 2012-2018 Microchip Technology Inc. and its subsidiaries. + * + * \asf_license_start + * + * \page License + * + * Subject to your compliance with these terms, you may use Microchip + * software and any derivatives exclusively with Microchip products. + * It is your responsibility to comply with third party license terms applicable + * to your use of third party software (including open source software) that + * may accompany Microchip software. + * + * THIS SOFTWARE IS SUPPLIED BY MICROCHIP "AS IS". NO WARRANTIES, + * WHETHER EXPRESS, IMPLIED OR STATUTORY, APPLY TO THIS SOFTWARE, + * INCLUDING ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, + * AND FITNESS FOR A PARTICULAR PURPOSE. IN NO EVENT WILL MICROCHIP BE + * LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL OR CONSEQUENTIAL + * LOSS, DAMAGE, COST OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE + * SOFTWARE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE + * POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT + * ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY + * RELATED TO THIS SOFTWARE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, + * THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THIS SOFTWARE. + * + * \asf_license_stop + * + */ +/* + * Support and FAQ: visit Microchip Support + */ + +#ifndef SERCOM_H_INCLUDED +#define SERCOM_H_INCLUDED + +#include +#include +#include +#include +#include "sercom_pinout.h" + +#ifdef __cplusplus +extern "C" { +#endif + +/* SERCOM modules should share same slow GCLK channel ID */ +#define SERCOM_GCLK_ID SERCOM0_GCLK_ID_SLOW + +#if (0x1ff >= REV_SERCOM) +# define FEATURE_SERCOM_SYNCBUSY_SCHEME_VERSION_1 +#elif (0x400 >= REV_SERCOM) +# define FEATURE_SERCOM_SYNCBUSY_SCHEME_VERSION_2 +#else +# error "Unknown SYNCBUSY scheme for this SERCOM revision" +#endif + +/** + * \brief sercom asynchronous operation mode + * + * Select sercom asynchronous operation mode + */ +enum sercom_asynchronous_operation_mode { + SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC = 0, + SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL, +}; + +/** + * \brief sercom asynchronous samples per bit + * + * Select number of samples per bit + */ +enum sercom_asynchronous_sample_num { + SERCOM_ASYNC_SAMPLE_NUM_3 = 3, + SERCOM_ASYNC_SAMPLE_NUM_8 = 8, + SERCOM_ASYNC_SAMPLE_NUM_16 = 16, +}; + +enum status_code sercom_set_gclk_generator( + const enum gclk_generator generator_source, + const bool force_change); + +enum status_code _sercom_get_sync_baud_val( + const uint32_t baudrate, + const uint32_t external_clock, + uint16_t *const baudval); + +enum status_code _sercom_get_async_baud_val( + const uint32_t baudrate, + const uint32_t peripheral_clock, + uint16_t *const baudval, + enum sercom_asynchronous_operation_mode mode, + enum sercom_asynchronous_sample_num sample_num); + +uint32_t _sercom_get_default_pad( + Sercom *const sercom_module, + const uint8_t pad); + +uint8_t _sercom_get_sercom_inst_index( + Sercom *const sercom_instance); +#ifdef __cplusplus +} +#endif + +#endif //__SERCOM_H_INCLUDED diff --git a/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/drivers/sercom/sercom_interrupt.c b/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/drivers/sercom/sercom_interrupt.c new file mode 100644 index 0000000..8b0032d --- /dev/null +++ b/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/drivers/sercom/sercom_interrupt.c @@ -0,0 +1,131 @@ +/** + * \file + * + * \brief SAM Serial Peripheral Interface Driver + * + * Copyright (c) 2012-2018 Microchip Technology Inc. and its subsidiaries. + * + * \asf_license_start + * + * \page License + * + * Subject to your compliance with these terms, you may use Microchip + * software and any derivatives exclusively with Microchip products. + * It is your responsibility to comply with third party license terms applicable + * to your use of third party software (including open source software) that + * may accompany Microchip software. + * + * THIS SOFTWARE IS SUPPLIED BY MICROCHIP "AS IS". NO WARRANTIES, + * WHETHER EXPRESS, IMPLIED OR STATUTORY, APPLY TO THIS SOFTWARE, + * INCLUDING ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, + * AND FITNESS FOR A PARTICULAR PURPOSE. IN NO EVENT WILL MICROCHIP BE + * LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL OR CONSEQUENTIAL + * LOSS, DAMAGE, COST OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE + * SOFTWARE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE + * POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT + * ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY + * RELATED TO THIS SOFTWARE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, + * THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THIS SOFTWARE. + * + * \asf_license_stop + * + */ +/* + * Support and FAQ: visit Microchip Support + */ +#include "sercom_interrupt.h" + +void *_sercom_instances[SERCOM_INST_NUM]; + +/** Save status of initialized handlers */ +static bool _handler_table_initialized = false; + +/** Void pointers for saving device instance structures */ +static void (*_sercom_interrupt_handlers[SERCOM_INST_NUM])(const uint8_t instance); + +/** + * \internal + * Default interrupt handler. + * + * \param[in] instance SERCOM instance used. + */ +static void _sercom_default_handler( + const uint8_t instance) +{ + Assert(false); +} + +/** + * \internal + * Saves the given callback handler. + * + * \param[in] instance Instance index. + * \param[in] interrupt_handler Pointer to instance callback handler. + */ +void _sercom_set_handler( + const uint8_t instance, + const sercom_handler_t interrupt_handler) +{ + /* Initialize handlers with default handler and device instances with 0 */ + if (_handler_table_initialized == false) { + for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) { + _sercom_interrupt_handlers[i] = &_sercom_default_handler; + _sercom_instances[i] = NULL; + } + + _handler_table_initialized = true; + } + + /* Save interrupt handler */ + _sercom_interrupt_handlers[instance] = interrupt_handler; +} + + +/** \internal + * Converts a given SERCOM index to its interrupt vector index. + */ +#define _SERCOM_INTERRUPT_VECT_NUM(n, unused) \ + SYSTEM_INTERRUPT_MODULE_SERCOM##n, + +/** \internal + * Generates a SERCOM interrupt handler function for a given SERCOM index. + */ +#define _SERCOM_INTERRUPT_HANDLER(n, unused) \ + void SERCOM##n##_Handler(void) \ + { \ + _sercom_interrupt_handlers[n](n); \ + } + +/** + * \internal + * Returns the system interrupt vector. + * + * \param[in] sercom_instance Instance pointer + * + * \return Enum of system interrupt vector + * \retval SYSTEM_INTERRUPT_MODULE_SERCOM0 + * \retval SYSTEM_INTERRUPT_MODULE_SERCOM1 + * \retval SYSTEM_INTERRUPT_MODULE_SERCOM2 + * \retval SYSTEM_INTERRUPT_MODULE_SERCOM3 + * \retval SYSTEM_INTERRUPT_MODULE_SERCOM4 + * \retval SYSTEM_INTERRUPT_MODULE_SERCOM5 + * \retval SYSTEM_INTERRUPT_MODULE_SERCOM6 + * \retval SYSTEM_INTERRUPT_MODULE_SERCOM7 + */ +enum system_interrupt_vector _sercom_get_interrupt_vector( + Sercom *const sercom_instance) +{ + const uint8_t sercom_int_vectors[SERCOM_INST_NUM] = + { + MREPEAT(SERCOM_INST_NUM, _SERCOM_INTERRUPT_VECT_NUM, ~) + }; + + /* Retrieve the index of the SERCOM being requested */ + uint8_t instance_index = _sercom_get_sercom_inst_index(sercom_instance); + + /* Get the vector number from the lookup table for the requested SERCOM */ + return (enum system_interrupt_vector)sercom_int_vectors[instance_index]; +} + +/** Auto-generate a set of interrupt handlers for each SERCOM in the device */ +MREPEAT(SERCOM_INST_NUM, _SERCOM_INTERRUPT_HANDLER, ~) diff --git a/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/drivers/sercom/sercom_interrupt.h b/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/drivers/sercom/sercom_interrupt.h new file mode 100644 index 0000000..0c61efe --- /dev/null +++ b/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/drivers/sercom/sercom_interrupt.h @@ -0,0 +1,62 @@ +/** + * \file + * + * \brief SAM Serial Peripheral Interface Driver + * + * Copyright (c) 2012-2018 Microchip Technology Inc. and its subsidiaries. + * + * \asf_license_start + * + * \page License + * + * Subject to your compliance with these terms, you may use Microchip + * software and any derivatives exclusively with Microchip products. + * It is your responsibility to comply with third party license terms applicable + * to your use of third party software (including open source software) that + * may accompany Microchip software. + * + * THIS SOFTWARE IS SUPPLIED BY MICROCHIP "AS IS". NO WARRANTIES, + * WHETHER EXPRESS, IMPLIED OR STATUTORY, APPLY TO THIS SOFTWARE, + * INCLUDING ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, + * AND FITNESS FOR A PARTICULAR PURPOSE. IN NO EVENT WILL MICROCHIP BE + * LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL OR CONSEQUENTIAL + * LOSS, DAMAGE, COST OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE + * SOFTWARE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE + * POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT + * ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY + * RELATED TO THIS SOFTWARE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, + * THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THIS SOFTWARE. + * + * \asf_license_stop + * + */ +/* + * Support and FAQ: visit Microchip Support + */ +#ifndef SERCOM_INTERRUPT_H_INCLUDED +#define SERCOM_INTERRUPT_H_INCLUDED + +#include "sercom.h" +#include + +#ifdef __cplusplus +extern "C" { +#endif + +/* Look-up table for device instances */ +extern void *_sercom_instances[SERCOM_INST_NUM]; + +typedef void (*sercom_handler_t)(uint8_t instance); + +enum system_interrupt_vector _sercom_get_interrupt_vector( + Sercom *const sercom_instance); + +void _sercom_set_handler( + const uint8_t instance, + const sercom_handler_t interrupt_handler); + +#ifdef __cplusplus +} +#endif + +#endif /* SERCOM_INTERRUPT_H_INCLUDED */ diff --git a/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/drivers/sercom/sercom_pinout.h b/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/drivers/sercom/sercom_pinout.h new file mode 100644 index 0000000..e4cc8c6 --- /dev/null +++ b/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/drivers/sercom/sercom_pinout.h @@ -0,0 +1,612 @@ +/** + * \file + * + * \brief SAM SERCOM Module Pinout Definitions + * + * + * Copyright (c) 2012-2018 Microchip Technology Inc. and its subsidiaries. + * + * \asf_license_start + * + * \page License + * + * Subject to your compliance with these terms, you may use Microchip + * software and any derivatives exclusively with Microchip products. + * It is your responsibility to comply with third party license terms applicable + * to your use of third party software (including open source software) that + * may accompany Microchip software. + * + * THIS SOFTWARE IS SUPPLIED BY MICROCHIP "AS IS". NO WARRANTIES, + * WHETHER EXPRESS, IMPLIED OR STATUTORY, APPLY TO THIS SOFTWARE, + * INCLUDING ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, + * AND FITNESS FOR A PARTICULAR PURPOSE. IN NO EVENT WILL MICROCHIP BE + * LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL OR CONSEQUENTIAL + * LOSS, DAMAGE, COST OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE + * SOFTWARE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE + * POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT + * ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY + * RELATED TO THIS SOFTWARE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, + * THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THIS SOFTWARE. + * + * \asf_license_stop + * + */ +/* + * Support and FAQ: visit Microchip Support + */ +#ifndef SERCOM_PINOUT_H_INCLUDED +#define SERCOM_PINOUT_H_INCLUDED + +#include + +#if SAMR21E + /* SERCOM0 */ + #define SERCOM0_PAD0_DEFAULT PINMUX_PA08C_SERCOM0_PAD0 + #define SERCOM0_PAD1_DEFAULT PINMUX_PA09C_SERCOM0_PAD1 + #define SERCOM0_PAD2_DEFAULT PINMUX_PA06D_SERCOM0_PAD2 + #define SERCOM0_PAD3_DEFAULT PINMUX_PA07D_SERCOM0_PAD3 + + /* SERCOM1 */ + #define SERCOM1_PAD0_DEFAULT PINMUX_PA16C_SERCOM1_PAD0 + #define SERCOM1_PAD1_DEFAULT PINMUX_PA17C_SERCOM1_PAD1 + #define SERCOM1_PAD2_DEFAULT PINMUX_PA18C_SERCOM1_PAD2 + #define SERCOM1_PAD3_DEFAULT PINMUX_PA19C_SERCOM1_PAD3 + + /* SERCOM2 */ + #define SERCOM2_PAD0_DEFAULT PINMUX_PA08D_SERCOM2_PAD0 + #define SERCOM2_PAD1_DEFAULT PINMUX_PA09D_SERCOM2_PAD1 + #define SERCOM2_PAD2_DEFAULT PINMUX_PA14C_SERCOM2_PAD2 + #define SERCOM2_PAD3_DEFAULT PINMUX_PA15C_SERCOM2_PAD3 + + /* SERCOM3 */ +# if SAM_PART_IS_DEFINED(SAMR21E19A) + #define SERCOM3_PAD0_DEFAULT PINMUX_PA16D_SERCOM3_PAD0 + #define SERCOM3_PAD1_DEFAULT PINMUX_PA17D_SERCOM3_PAD1 +# else + #define SERCOM3_PAD0_DEFAULT PINMUX_PA27F_SERCOM3_PAD0 + #define SERCOM3_PAD1_DEFAULT PINMUX_PA28F_SERCOM3_PAD1 +#endif + #define SERCOM3_PAD2_DEFAULT PINMUX_PA24C_SERCOM3_PAD2 + #define SERCOM3_PAD3_DEFAULT PINMUX_PA25C_SERCOM3_PAD3 + + /* SERCOM4 */ +# if SAM_PART_IS_DEFINED(SAMR21E19A) + #define SERCOM4_PAD0_DEFAULT PINMUX_PB08D_SERCOM4_PAD0 + #define SERCOM4_PAD1_DEFAULT PINMUX_PB09D_SERCOM4_PAD1 + #define SERCOM4_PAD2_DEFAULT PINMUX_PA14D_SERCOM4_PAD2 + #define SERCOM4_PAD3_DEFAULT PINMUX_PA15D_SERCOM4_PAD3 +# else + #define SERCOM4_PAD0_DEFAULT PINMUX_PC19F_SERCOM4_PAD0 + #define SERCOM4_PAD1_DEFAULT PINMUX_PB31F_SERCOM4_PAD1 + #define SERCOM4_PAD2_DEFAULT PINMUX_PB30F_SERCOM4_PAD2 + #define SERCOM4_PAD3_DEFAULT PINMUX_PC18F_SERCOM4_PAD3 +# endif + + /* SERCOM5 */ + #define SERCOM5_PAD0_DEFAULT PINMUX_PB30D_SERCOM5_PAD0 + #define SERCOM5_PAD1_DEFAULT PINMUX_PB31D_SERCOM5_PAD1 + #define SERCOM5_PAD2_DEFAULT PINMUX_PA24D_SERCOM5_PAD2 + #define SERCOM5_PAD3_DEFAULT PINMUX_PA25D_SERCOM5_PAD3 + +#elif SAMR21G + /* SERCOM0 */ + #define SERCOM0_PAD0_DEFAULT PINMUX_PA04D_SERCOM0_PAD0 + #define SERCOM0_PAD1_DEFAULT PINMUX_PA05D_SERCOM0_PAD1 + #define SERCOM0_PAD2_DEFAULT PINMUX_PA06D_SERCOM0_PAD2 + #define SERCOM0_PAD3_DEFAULT PINMUX_PA07D_SERCOM0_PAD3 + + /* SERCOM1 */ + #define SERCOM1_PAD0_DEFAULT PINMUX_PA00D_SERCOM1_PAD0 + #define SERCOM1_PAD1_DEFAULT PINMUX_PA01D_SERCOM1_PAD1 + #define SERCOM1_PAD2_DEFAULT PINMUX_PA30D_SERCOM1_PAD2 + #define SERCOM1_PAD3_DEFAULT PINMUX_PA31D_SERCOM1_PAD3 + + /* SERCOM2 */ + #define SERCOM2_PAD0_DEFAULT PINMUX_PA12C_SERCOM2_PAD0 + #define SERCOM2_PAD1_DEFAULT PINMUX_PA13C_SERCOM2_PAD1 + #define SERCOM2_PAD2_DEFAULT PINMUX_PA14C_SERCOM2_PAD2 + #define SERCOM2_PAD3_DEFAULT PINMUX_PA15C_SERCOM2_PAD3 + + /* SERCOM3 */ + #define SERCOM3_PAD0_DEFAULT PINMUX_PA16D_SERCOM3_PAD0 + #define SERCOM3_PAD1_DEFAULT PINMUX_PA17D_SERCOM3_PAD1 + #define SERCOM3_PAD2_DEFAULT PINMUX_PA18D_SERCOM3_PAD2 + #define SERCOM3_PAD3_DEFAULT PINMUX_PA19D_SERCOM3_PAD3 + + /* SERCOM4 */ + #define SERCOM4_PAD0_DEFAULT PINMUX_PC19F_SERCOM4_PAD0 + #define SERCOM4_PAD1_DEFAULT PINMUX_PB31F_SERCOM4_PAD1 + #define SERCOM4_PAD2_DEFAULT PINMUX_PB30F_SERCOM4_PAD2 + #define SERCOM4_PAD3_DEFAULT PINMUX_PC18F_SERCOM4_PAD3 + + /* SERCOM5 */ + #define SERCOM5_PAD0_DEFAULT PINMUX_PA22D_SERCOM5_PAD0 + #define SERCOM5_PAD1_DEFAULT PINMUX_PA23D_SERCOM5_PAD1 + #define SERCOM5_PAD2_DEFAULT PINMUX_PA24D_SERCOM5_PAD2 + #define SERCOM5_PAD3_DEFAULT PINMUX_PA25D_SERCOM5_PAD3 + +#elif (SAMD09) + /* SERCOM0 */ + #define SERCOM0_PAD0_DEFAULT PINMUX_PA04D_SERCOM0_PAD0 + #define SERCOM0_PAD1_DEFAULT PINMUX_PA05D_SERCOM0_PAD1 + #define SERCOM0_PAD2_DEFAULT PINMUX_PA08D_SERCOM0_PAD2 + #define SERCOM0_PAD3_DEFAULT PINMUX_PA09D_SERCOM0_PAD3 + + /* SERCOM1 */ + #define SERCOM1_PAD0_DEFAULT PINMUX_PA30C_SERCOM1_PAD0 + #define SERCOM1_PAD1_DEFAULT PINMUX_PA31C_SERCOM1_PAD1 + #define SERCOM1_PAD2_DEFAULT PINMUX_PA24C_SERCOM1_PAD2 + #define SERCOM1_PAD3_DEFAULT PINMUX_PA25C_SERCOM1_PAD3 + +#elif (SAMD10DS) || (SAMD10DM) || (SAMD10DU) || (SAMD11DS) || (SAMD11DM) || (SAMD11DU) + /* SERCOM0 */ + #define SERCOM0_PAD0_DEFAULT PINMUX_PA04D_SERCOM0_PAD0 + #define SERCOM0_PAD1_DEFAULT PINMUX_PA05D_SERCOM0_PAD1 + #define SERCOM0_PAD2_DEFAULT PINMUX_PA06D_SERCOM0_PAD2 + #define SERCOM0_PAD3_DEFAULT PINMUX_PA07D_SERCOM0_PAD3 + + /* SERCOM1 */ + #define SERCOM1_PAD0_DEFAULT PINMUX_PA22C_SERCOM1_PAD0 + #define SERCOM1_PAD1_DEFAULT PINMUX_PA23C_SERCOM1_PAD1 + #define SERCOM1_PAD2_DEFAULT PINMUX_PA30D_SERCOM1_PAD2 + #define SERCOM1_PAD3_DEFAULT PINMUX_PA31D_SERCOM1_PAD3 + + /* SERCOM2 */ + #define SERCOM2_PAD0_DEFAULT PINMUX_PA22D_SERCOM2_PAD0 + #define SERCOM2_PAD1_DEFAULT PINMUX_PA23D_SERCOM2_PAD1 + #define SERCOM2_PAD2_DEFAULT PINMUX_PA16D_SERCOM2_PAD2 + #define SERCOM2_PAD3_DEFAULT PINMUX_PA25D_SERCOM2_PAD3 + +#elif (SAMD10C) || (SAMD11C) + /* SERCOM0 */ + #define SERCOM0_PAD0_DEFAULT PINMUX_PA04D_SERCOM0_PAD0 + #define SERCOM0_PAD1_DEFAULT PINMUX_PA05D_SERCOM0_PAD1 + #define SERCOM0_PAD2_DEFAULT PINMUX_PA08D_SERCOM0_PAD2 + #define SERCOM0_PAD3_DEFAULT PINMUX_PA09D_SERCOM0_PAD3 + + /* SERCOM1 */ + #define SERCOM1_PAD0_DEFAULT PINMUX_PA30C_SERCOM1_PAD0 + #define SERCOM1_PAD1_DEFAULT PINMUX_PA31C_SERCOM1_PAD1 + #define SERCOM1_PAD2_DEFAULT PINMUX_PA24C_SERCOM1_PAD2 + #define SERCOM1_PAD3_DEFAULT PINMUX_PA25C_SERCOM1_PAD3 + +#elif SAM_PART_IS_DEFINED(SAMD21E15L) || SAM_PART_IS_DEFINED(SAMD21E16L) + + /* SERCOM0 */ + #define SERCOM0_PAD0_DEFAULT PINMUX_PA04D_SERCOM0_PAD0 + #define SERCOM0_PAD1_DEFAULT PINMUX_PA05D_SERCOM0_PAD1 + #define SERCOM0_PAD2_DEFAULT PINMUX_PA06D_SERCOM0_PAD2 + #define SERCOM0_PAD3_DEFAULT PINMUX_PA07D_SERCOM0_PAD3 + + /* SERCOM1 */ + #define SERCOM1_PAD0_DEFAULT PINMUX_PA16C_SERCOM1_PAD0 + #define SERCOM1_PAD1_DEFAULT PINMUX_PA17C_SERCOM1_PAD1 + #define SERCOM1_PAD2_DEFAULT PINMUX_PA18C_SERCOM1_PAD2 + #define SERCOM1_PAD3_DEFAULT PINMUX_PA19C_SERCOM1_PAD3 + + /* SERCOM2 */ + #define SERCOM2_PAD0_DEFAULT PINMUX_PA08D_SERCOM2_PAD0 + #define SERCOM2_PAD1_DEFAULT PINMUX_PA09D_SERCOM2_PAD1 + #define SERCOM2_PAD2_DEFAULT PINMUX_PA10D_SERCOM2_PAD2 + #define SERCOM2_PAD3_DEFAULT PINMUX_PA11D_SERCOM2_PAD3 + + /* SERCOM3 */ + #define SERCOM3_PAD0_DEFAULT PINMUX_PA22C_SERCOM3_PAD0 + #define SERCOM3_PAD1_DEFAULT PINMUX_PA23C_SERCOM3_PAD1 + #define SERCOM3_PAD2_DEFAULT PINMUX_PA24C_SERCOM3_PAD2 + #define SERCOM3_PAD3_DEFAULT PINMUX_PA25C_SERCOM3_PAD3 + +#elif (SAML22N) + /* SERCOM0 */ + #define SERCOM0_PAD0_DEFAULT PINMUX_PA08C_SERCOM0_PAD0 + #define SERCOM0_PAD1_DEFAULT PINMUX_PA09C_SERCOM0_PAD1 + #define SERCOM0_PAD2_DEFAULT PINMUX_PA10C_SERCOM0_PAD2 + #define SERCOM0_PAD3_DEFAULT PINMUX_PA11C_SERCOM0_PAD3 + + /* SERCOM1 */ + #define SERCOM1_PAD0_DEFAULT PINMUX_PA16C_SERCOM1_PAD0 + #define SERCOM1_PAD1_DEFAULT PINMUX_PA17C_SERCOM1_PAD1 + #define SERCOM1_PAD2_DEFAULT PINMUX_PA18C_SERCOM1_PAD2 + #define SERCOM1_PAD3_DEFAULT PINMUX_PA19C_SERCOM1_PAD3 + + /* SERCOM2 */ + #define SERCOM2_PAD0_DEFAULT PINMUX_PA22D_SERCOM2_PAD0 + #define SERCOM2_PAD1_DEFAULT PINMUX_PA23D_SERCOM2_PAD1 + #define SERCOM2_PAD2_DEFAULT PINMUX_PA20D_SERCOM2_PAD2 + #define SERCOM2_PAD3_DEFAULT PINMUX_PA21D_SERCOM2_PAD3 + + /* SERCOM3 */ + #define SERCOM3_PAD0_DEFAULT PINMUX_PB02C_SERCOM3_PAD0 + #define SERCOM3_PAD1_DEFAULT PINMUX_PB21C_SERCOM3_PAD1 + #define SERCOM3_PAD2_DEFAULT PINMUX_PB00C_SERCOM3_PAD2 + #define SERCOM3_PAD3_DEFAULT PINMUX_PB01C_SERCOM3_PAD3 + + /* SERCOM4 */ + #define SERCOM4_PAD0_DEFAULT PINMUX_PA12C_SERCOM4_PAD0 + #define SERCOM4_PAD1_DEFAULT PINMUX_PA13C_SERCOM4_PAD1 + #define SERCOM4_PAD2_DEFAULT PINMUX_PA14C_SERCOM4_PAD2 + #define SERCOM4_PAD3_DEFAULT PINMUX_PA15C_SERCOM4_PAD3 + + /* SERCOM5 */ + #define SERCOM5_PAD0_DEFAULT PINMUX_PB30D_SERCOM5_PAD0 + #define SERCOM5_PAD1_DEFAULT PINMUX_PB31D_SERCOM5_PAD1 + #define SERCOM5_PAD2_DEFAULT PINMUX_PB22D_SERCOM5_PAD2 + #define SERCOM5_PAD3_DEFAULT PINMUX_PB23D_SERCOM5_PAD3 +#elif (SAML22J) || (SAML22G) + /* SERCOM0 */ + #define SERCOM0_PAD0_DEFAULT PINMUX_PA08C_SERCOM0_PAD0 + #define SERCOM0_PAD1_DEFAULT PINMUX_PA09C_SERCOM0_PAD1 + #define SERCOM0_PAD2_DEFAULT PINMUX_PA10C_SERCOM0_PAD2 + #define SERCOM0_PAD3_DEFAULT PINMUX_PA11C_SERCOM0_PAD3 + + /* SERCOM1 */ + #define SERCOM1_PAD0_DEFAULT PINMUX_PA16C_SERCOM1_PAD0 + #define SERCOM1_PAD1_DEFAULT PINMUX_PA17C_SERCOM1_PAD1 + #define SERCOM1_PAD2_DEFAULT PINMUX_PA18C_SERCOM1_PAD2 + #define SERCOM1_PAD3_DEFAULT PINMUX_PA19C_SERCOM1_PAD3 + + /* SERCOM2 */ + #define SERCOM2_PAD0_DEFAULT PINMUX_PA22D_SERCOM2_PAD0 + #define SERCOM2_PAD1_DEFAULT PINMUX_PA23D_SERCOM2_PAD1 + #define SERCOM2_PAD2_DEFAULT PINMUX_PA20D_SERCOM2_PAD2 + #define SERCOM2_PAD3_DEFAULT PINMUX_PA21D_SERCOM2_PAD3 + + /* SERCOM3 */ + #define SERCOM3_PAD0_DEFAULT PINMUX_PA12D_SERCOM3_PAD0 + #define SERCOM3_PAD1_DEFAULT PINMUX_PA13D_SERCOM3_PAD1 + #define SERCOM3_PAD2_DEFAULT PINMUX_PA14D_SERCOM3_PAD2 + #define SERCOM3_PAD3_DEFAULT PINMUX_PA15D_SERCOM3_PAD3 +#elif (SAMC20E) || (SAMC21E) + /* SERCOM0 */ + #define SERCOM0_PAD0_DEFAULT PINMUX_PA04D_SERCOM0_PAD0 + #define SERCOM0_PAD1_DEFAULT PINMUX_PA05D_SERCOM0_PAD1 + #define SERCOM0_PAD2_DEFAULT PINMUX_PA06D_SERCOM0_PAD2 + #define SERCOM0_PAD3_DEFAULT PINMUX_PA07D_SERCOM0_PAD3 + + /* SERCOM1 */ + #define SERCOM1_PAD0_DEFAULT PINMUX_PA16C_SERCOM1_PAD0 + #define SERCOM1_PAD1_DEFAULT PINMUX_PA17C_SERCOM1_PAD1 + #define SERCOM1_PAD2_DEFAULT PINMUX_PA18C_SERCOM1_PAD2 + #define SERCOM1_PAD3_DEFAULT PINMUX_PA19C_SERCOM1_PAD3 + + /* SERCOM2 */ + #define SERCOM2_PAD0_DEFAULT PINMUX_PA08D_SERCOM2_PAD0 + #define SERCOM2_PAD1_DEFAULT PINMUX_PA09D_SERCOM2_PAD1 + #define SERCOM2_PAD2_DEFAULT PINMUX_PA10D_SERCOM2_PAD2 + #define SERCOM2_PAD3_DEFAULT PINMUX_PA11D_SERCOM2_PAD3 + + /* SERCOM3 */ + #define SERCOM3_PAD0_DEFAULT PINMUX_PA22C_SERCOM3_PAD0 + #define SERCOM3_PAD1_DEFAULT PINMUX_PA23C_SERCOM3_PAD1 + #define SERCOM3_PAD2_DEFAULT PINMUX_PA24C_SERCOM3_PAD2 + #define SERCOM3_PAD3_DEFAULT PINMUX_PA25C_SERCOM3_PAD3 + +#elif (SAMC20G) || (SAMC21G) + /* SERCOM0 */ + #define SERCOM0_PAD0_DEFAULT PINMUX_PA04D_SERCOM0_PAD0 + #define SERCOM0_PAD1_DEFAULT PINMUX_PA05D_SERCOM0_PAD1 + #define SERCOM0_PAD2_DEFAULT PINMUX_PA06D_SERCOM0_PAD2 + #define SERCOM0_PAD3_DEFAULT PINMUX_PA07D_SERCOM0_PAD3 + + /* SERCOM1 */ + #define SERCOM1_PAD0_DEFAULT PINMUX_PA16C_SERCOM1_PAD0 + #define SERCOM1_PAD1_DEFAULT PINMUX_PA17C_SERCOM1_PAD1 + #define SERCOM1_PAD2_DEFAULT PINMUX_PA18C_SERCOM1_PAD2 + #define SERCOM1_PAD3_DEFAULT PINMUX_PA19C_SERCOM1_PAD3 + + /* SERCOM2 */ + #define SERCOM2_PAD0_DEFAULT PINMUX_PA12C_SERCOM2_PAD0 + #define SERCOM2_PAD1_DEFAULT PINMUX_PA13C_SERCOM2_PAD1 + #define SERCOM2_PAD2_DEFAULT PINMUX_PA14C_SERCOM2_PAD2 + #define SERCOM2_PAD3_DEFAULT PINMUX_PA15C_SERCOM2_PAD3 + + /* SERCOM3 */ + #define SERCOM3_PAD0_DEFAULT PINMUX_PA22C_SERCOM3_PAD0 + #define SERCOM3_PAD1_DEFAULT PINMUX_PA23C_SERCOM3_PAD1 + #define SERCOM3_PAD2_DEFAULT PINMUX_PA24C_SERCOM3_PAD2 + #define SERCOM3_PAD3_DEFAULT PINMUX_PA25C_SERCOM3_PAD3 + + #ifdef ID_SERCOM4 + /* SERCOM4 */ + #define SERCOM4_PAD0_DEFAULT PINMUX_PB08D_SERCOM4_PAD0 + #define SERCOM4_PAD1_DEFAULT PINMUX_PB09D_SERCOM4_PAD1 + #define SERCOM4_PAD2_DEFAULT PINMUX_PB10D_SERCOM4_PAD2 + #define SERCOM4_PAD3_DEFAULT PINMUX_PB11D_SERCOM4_PAD3 + #endif + + #ifdef ID_SERCOM5 + /* SERCOM5 */ + #define SERCOM5_PAD0_DEFAULT PINMUX_PB02D_SERCOM5_PAD0 + #define SERCOM5_PAD1_DEFAULT PINMUX_PB03D_SERCOM5_PAD1 + #define SERCOM5_PAD2_DEFAULT PINMUX_PB22D_SERCOM5_PAD2 + #define SERCOM5_PAD3_DEFAULT PINMUX_PB23D_SERCOM5_PAD3 + #endif + +#elif (SAMC20J) || (SAMC21J) + /* SERCOM0 */ + #define SERCOM0_PAD0_DEFAULT PINMUX_PA04D_SERCOM0_PAD0 + #define SERCOM0_PAD1_DEFAULT PINMUX_PA05D_SERCOM0_PAD1 + #define SERCOM0_PAD2_DEFAULT PINMUX_PA06D_SERCOM0_PAD2 + #define SERCOM0_PAD3_DEFAULT PINMUX_PA07D_SERCOM0_PAD3 + + /* SERCOM1 */ + #define SERCOM1_PAD0_DEFAULT PINMUX_PA16C_SERCOM1_PAD0 + #define SERCOM1_PAD1_DEFAULT PINMUX_PA17C_SERCOM1_PAD1 + #define SERCOM1_PAD2_DEFAULT PINMUX_PA18C_SERCOM1_PAD2 + #define SERCOM1_PAD3_DEFAULT PINMUX_PA19C_SERCOM1_PAD3 + + /* SERCOM2 */ + #define SERCOM2_PAD0_DEFAULT PINMUX_PA12C_SERCOM2_PAD0 + #define SERCOM2_PAD1_DEFAULT PINMUX_PA13C_SERCOM2_PAD1 + #define SERCOM2_PAD2_DEFAULT PINMUX_PA14C_SERCOM2_PAD2 + #define SERCOM2_PAD3_DEFAULT PINMUX_PA15C_SERCOM2_PAD3 + + /* SERCOM3 */ + #define SERCOM3_PAD0_DEFAULT PINMUX_PA22C_SERCOM3_PAD0 + #define SERCOM3_PAD1_DEFAULT PINMUX_PA23C_SERCOM3_PAD1 + #define SERCOM3_PAD2_DEFAULT PINMUX_PA24C_SERCOM3_PAD2 + #define SERCOM3_PAD3_DEFAULT PINMUX_PA25C_SERCOM3_PAD3 + + #ifdef ID_SERCOM4 + /* SERCOM4 */ + #define SERCOM4_PAD0_DEFAULT PINMUX_PB08D_SERCOM4_PAD0 + #define SERCOM4_PAD1_DEFAULT PINMUX_PB09D_SERCOM4_PAD1 + #define SERCOM4_PAD2_DEFAULT PINMUX_PB10D_SERCOM4_PAD2 + #define SERCOM4_PAD3_DEFAULT PINMUX_PB11D_SERCOM4_PAD3 + #endif + + #ifdef ID_SERCOM5 + /* SERCOM5 */ + #define SERCOM5_PAD0_DEFAULT PINMUX_PB02D_SERCOM5_PAD0 + #define SERCOM5_PAD1_DEFAULT PINMUX_PB03D_SERCOM5_PAD1 + #define SERCOM5_PAD2_DEFAULT PINMUX_PB00D_SERCOM5_PAD2 + #define SERCOM5_PAD3_DEFAULT PINMUX_PB01D_SERCOM5_PAD3 + #endif + +#elif (SAMDA1) + /* SERCOM0 */ + #define SERCOM0_PAD0_DEFAULT PINMUX_PA04D_SERCOM0_PAD0 + #define SERCOM0_PAD1_DEFAULT PINMUX_PA05D_SERCOM0_PAD1 + #define SERCOM0_PAD2_DEFAULT PINMUX_PA06D_SERCOM0_PAD2 + #define SERCOM0_PAD3_DEFAULT PINMUX_PA07D_SERCOM0_PAD3 + + /* SERCOM1 */ + #define SERCOM1_PAD0_DEFAULT PINMUX_PA00D_SERCOM1_PAD0 + #define SERCOM1_PAD1_DEFAULT PINMUX_PA01D_SERCOM1_PAD1 + #define SERCOM1_PAD2_DEFAULT PINMUX_PA30D_SERCOM1_PAD2 + #define SERCOM1_PAD3_DEFAULT PINMUX_PA31D_SERCOM1_PAD3 + + /* SERCOM2 */ + #define SERCOM2_PAD0_DEFAULT PINMUX_PA08D_SERCOM2_PAD0 + #define SERCOM2_PAD1_DEFAULT PINMUX_PA09D_SERCOM2_PAD1 + #define SERCOM2_PAD2_DEFAULT PINMUX_PA10D_SERCOM2_PAD2 + #define SERCOM2_PAD3_DEFAULT PINMUX_PA11D_SERCOM2_PAD3 + + /* SERCOM3 */ + #define SERCOM3_PAD0_DEFAULT PINMUX_PA16D_SERCOM3_PAD0 + #define SERCOM3_PAD1_DEFAULT PINMUX_PA17D_SERCOM3_PAD1 + #define SERCOM3_PAD2_DEFAULT PINMUX_PA18D_SERCOM3_PAD2 + #define SERCOM3_PAD3_DEFAULT PINMUX_PA19D_SERCOM3_PAD3 + + #if (SAMDA1E) + /* SERCOM4 */ + #define SERCOM4_PAD0_DEFAULT 0 /* No available pin */ + #define SERCOM4_PAD1_DEFAULT 0 /* No available pin */ + #define SERCOM4_PAD2_DEFAULT PINMUX_PA14D_SERCOM4_PAD2 + #define SERCOM4_PAD3_DEFAULT PINMUX_PA15D_SERCOM4_PAD3 + #else + /* SERCOM4 */ + #define SERCOM4_PAD0_DEFAULT PINMUX_PA12D_SERCOM4_PAD0 + #define SERCOM4_PAD1_DEFAULT PINMUX_PA13D_SERCOM4_PAD1 + #define SERCOM4_PAD2_DEFAULT PINMUX_PA14D_SERCOM4_PAD2 + #define SERCOM4_PAD3_DEFAULT PINMUX_PA15D_SERCOM4_PAD3 + #endif + + /* SERCOM5 */ + #define SERCOM5_PAD0_DEFAULT PINMUX_PA22D_SERCOM5_PAD0 + #define SERCOM5_PAD1_DEFAULT PINMUX_PA23D_SERCOM5_PAD1 + #define SERCOM5_PAD2_DEFAULT PINMUX_PA24D_SERCOM5_PAD2 + #define SERCOM5_PAD3_DEFAULT PINMUX_PA25D_SERCOM5_PAD3 + +#elif (SAMHA1E) || (SAMHA0E) + + /* SERCOM0 */ + #define SERCOM0_PAD0_DEFAULT PINMUX_PA08C_SERCOM0_PAD0 + #define SERCOM0_PAD1_DEFAULT PINMUX_PA09C_SERCOM0_PAD1 + #define SERCOM0_PAD2_DEFAULT PINMUX_PA06D_SERCOM0_PAD2 + #define SERCOM0_PAD3_DEFAULT PINMUX_PA07D_SERCOM0_PAD3 + + /* SERCOM1 */ + #define SERCOM1_PAD0_DEFAULT PINMUX_PA16C_SERCOM1_PAD0 + #define SERCOM1_PAD1_DEFAULT PINMUX_PA17C_SERCOM1_PAD1 + #define SERCOM1_PAD2_DEFAULT PINMUX_PA18C_SERCOM1_PAD2 + #define SERCOM1_PAD3_DEFAULT PINMUX_PA19C_SERCOM1_PAD3 + + /* SERCOM2 */ + #define SERCOM2_PAD0_DEFAULT PINMUX_PA08D_SERCOM2_PAD0 + #define SERCOM2_PAD1_DEFAULT PINMUX_PA09D_SERCOM2_PAD1 + #define SERCOM2_PAD2_DEFAULT PINMUX_PA14C_SERCOM2_PAD2 + #define SERCOM2_PAD3_DEFAULT PINMUX_PA15C_SERCOM2_PAD3 + + /* SERCOM3 */ + #define SERCOM3_PAD0_DEFAULT PINMUX_PA16D_SERCOM3_PAD0 + #define SERCOM3_PAD1_DEFAULT PINMUX_PA17D_SERCOM3_PAD1 + #define SERCOM3_PAD2_DEFAULT PINMUX_PA18D_SERCOM3_PAD2 + #define SERCOM3_PAD3_DEFAULT PINMUX_PA19D_SERCOM3_PAD3 + + /* SERCOM4 */ + #define SERCOM4_PAD0_DEFAULT 0 /* No available pin */ + #define SERCOM4_PAD1_DEFAULT PINMUX_PA13D_SERCOM4_PAD1 + #define SERCOM4_PAD2_DEFAULT PINMUX_PA14D_SERCOM4_PAD2 + #define SERCOM4_PAD3_DEFAULT PINMUX_PB11D_SERCOM4_PAD3 + + /* SERCOM5 */ + #define SERCOM5_PAD0_DEFAULT 0 /* No available pin */ + #define SERCOM5_PAD1_DEFAULT 0 /* No available pin */ + #define SERCOM5_PAD2_DEFAULT PINMUX_PA20C_SERCOM5_PAD2 + #define SERCOM5_PAD3_DEFAULT 0 /* No available pin */ + +#elif (SAMHA1G) || (SAMHA0G) + + /* SERCOM0 */ + #define SERCOM0_PAD0_DEFAULT PINMUX_PA04D_SERCOM0_PAD0 + #define SERCOM0_PAD1_DEFAULT PINMUX_PA05D_SERCOM0_PAD1 + #define SERCOM0_PAD2_DEFAULT PINMUX_PA10C_SERCOM0_PAD2 + #define SERCOM0_PAD3_DEFAULT PINMUX_PA11C_SERCOM0_PAD3 + + /* SERCOM1 */ + #define SERCOM1_PAD0_DEFAULT PINMUX_PA16C_SERCOM1_PAD0 + #define SERCOM1_PAD1_DEFAULT PINMUX_PA17C_SERCOM1_PAD1 + #define SERCOM1_PAD2_DEFAULT PINMUX_PA18C_SERCOM1_PAD2 + #define SERCOM1_PAD3_DEFAULT PINMUX_PA19C_SERCOM1_PAD3 + + /* SERCOM2 */ + #define SERCOM2_PAD0_DEFAULT PINMUX_PA08D_SERCOM2_PAD0 + #define SERCOM2_PAD1_DEFAULT PINMUX_PA09D_SERCOM2_PAD1 + #define SERCOM2_PAD2_DEFAULT PINMUX_PA14C_SERCOM2_PAD2 + #define SERCOM2_PAD3_DEFAULT PINMUX_PA15C_SERCOM2_PAD3 + + /* SERCOM3 */ + #define SERCOM3_PAD0_DEFAULT PINMUX_PA16D_SERCOM3_PAD0 + #define SERCOM3_PAD1_DEFAULT PINMUX_PA17D_SERCOM3_PAD1 + #define SERCOM3_PAD2_DEFAULT PINMUX_PA18D_SERCOM3_PAD2 + #define SERCOM3_PAD3_DEFAULT PINMUX_PA19D_SERCOM3_PAD3 + + /* SERCOM4 */ + #define SERCOM4_PAD0_DEFAULT 0 /* No available pin */ + #define SERCOM4_PAD1_DEFAULT 0 /* No available pin */ + #define SERCOM4_PAD2_DEFAULT PINMUX_PB10D_SERCOM4_PAD2 + #define SERCOM4_PAD3_DEFAULT PINMUX_PB11D_SERCOM4_PAD3 + + /* SERCOM5 */ + #define SERCOM5_PAD0_DEFAULT PINMUX_PB16C_SERCOM5_PAD0 + #define SERCOM5_PAD1_DEFAULT PINMUX_PB17C_SERCOM5_PAD1 + #define SERCOM5_PAD2_DEFAULT PINMUX_PA20C_SERCOM5_PAD2 + #define SERCOM5_PAD3_DEFAULT PINMUX_PA21C_SERCOM5_PAD3 + +#elif (SAML21E) || (SAMR34) || (SAMR35) + + /* SERCOM0 */ + #define SERCOM0_PAD0_DEFAULT PINMUX_PA04D_SERCOM0_PAD0 + #define SERCOM0_PAD1_DEFAULT PINMUX_PA05D_SERCOM0_PAD1 + #define SERCOM0_PAD2_DEFAULT PINMUX_PA06D_SERCOM0_PAD2 + #define SERCOM0_PAD3_DEFAULT PINMUX_PA07D_SERCOM0_PAD3 + + /* SERCOM1 */ + #define SERCOM1_PAD0_DEFAULT PINMUX_PA00D_SERCOM1_PAD0 + #define SERCOM1_PAD1_DEFAULT PINMUX_PA01D_SERCOM1_PAD1 + #define SERCOM1_PAD2_DEFAULT PINMUX_PA30D_SERCOM1_PAD2 + #define SERCOM1_PAD3_DEFAULT PINMUX_PA31D_SERCOM1_PAD3 + + /* SERCOM2 */ + #define SERCOM2_PAD0_DEFAULT PINMUX_PA08D_SERCOM2_PAD0 + #define SERCOM2_PAD1_DEFAULT PINMUX_PA09D_SERCOM2_PAD1 + #define SERCOM2_PAD2_DEFAULT PINMUX_PA10D_SERCOM2_PAD2 + #define SERCOM2_PAD3_DEFAULT PINMUX_PA11D_SERCOM2_PAD3 + + /* SERCOM3 */ + #define SERCOM3_PAD0_DEFAULT PINMUX_PA16D_SERCOM3_PAD0 + #define SERCOM3_PAD1_DEFAULT PINMUX_PA17D_SERCOM3_PAD1 + #define SERCOM3_PAD2_DEFAULT PINMUX_PA18D_SERCOM3_PAD2 + #define SERCOM3_PAD3_DEFAULT PINMUX_PA19D_SERCOM3_PAD3 + + #if !SAM_PART_IS_DEFINED(SAML21E18A) + /* SERCOM4 */ + #define SERCOM4_PAD0_DEFAULT 0 /* No available pin */ + #define SERCOM4_PAD1_DEFAULT 0 /* No available pin */ + #define SERCOM4_PAD2_DEFAULT PINMUX_PA14D_SERCOM4_PAD2 + #define SERCOM4_PAD3_DEFAULT PINMUX_PA15D_SERCOM4_PAD3 + + /* SERCOM5 */ + #define SERCOM5_PAD0_DEFAULT PINMUX_PA22D_SERCOM5_PAD0 + #define SERCOM5_PAD1_DEFAULT PINMUX_PA23D_SERCOM5_PAD1 + #define SERCOM5_PAD2_DEFAULT PINMUX_PA24D_SERCOM5_PAD2 + #define SERCOM5_PAD3_DEFAULT PINMUX_PA25D_SERCOM5_PAD3 + #endif + +#elif (SAMR30E) + + /* SERCOM0 */ + #define SERCOM0_PAD0_DEFAULT 0 /* No available pin */ + #define SERCOM0_PAD1_DEFAULT 0 /* No available pin */ + #define SERCOM0_PAD2_DEFAULT PINMUX_PA06D_SERCOM0_PAD2 + #define SERCOM0_PAD3_DEFAULT PINMUX_PA07D_SERCOM0_PAD3 + + /* SERCOM1 */ + #define SERCOM1_PAD0_DEFAULT 0 /* No available pin */ + #define SERCOM1_PAD1_DEFAULT 0 /* No available pin */ + #define SERCOM1_PAD2_DEFAULT PINMUX_PA30D_SERCOM1_PAD2 + #define SERCOM1_PAD3_DEFAULT PINMUX_PA31D_SERCOM1_PAD3 + + /* SERCOM2 */ + #define SERCOM2_PAD0_DEFAULT PINMUX_PA08D_SERCOM2_PAD0 + #define SERCOM2_PAD1_DEFAULT PINMUX_PA09D_SERCOM2_PAD1 + #define SERCOM2_PAD2_DEFAULT 0 /* No available pin */ + #define SERCOM2_PAD3_DEFAULT 0 /* No available pin */ + + /* SERCOM3 */ + #define SERCOM3_PAD0_DEFAULT PINMUX_PA16D_SERCOM3_PAD0 + #define SERCOM3_PAD1_DEFAULT PINMUX_PA17D_SERCOM3_PAD1 + #define SERCOM3_PAD2_DEFAULT PINMUX_PA18D_SERCOM3_PAD2 + #define SERCOM3_PAD3_DEFAULT PINMUX_PA19D_SERCOM3_PAD3 + + /* SERCOM4 */ + #define SERCOM4_PAD0_DEFAULT 0 /* No available pin */ + #define SERCOM4_PAD1_DEFAULT 0 /* No available pin */ + #define SERCOM4_PAD2_DEFAULT PINMUX_PA14D_SERCOM4_PAD2 + #define SERCOM4_PAD3_DEFAULT PINMUX_PA15D_SERCOM4_PAD3 + + /* SERCOM5 */ + #define SERCOM5_PAD0_DEFAULT 0 + #define SERCOM5_PAD1_DEFAULT 0 + #define SERCOM5_PAD2_DEFAULT PINMUX_PA24D_SERCOM5_PAD2 + #define SERCOM5_PAD3_DEFAULT PINMUX_PA25D_SERCOM5_PAD3 + +#else + /* SERCOM0 */ + #define SERCOM0_PAD0_DEFAULT PINMUX_PA04D_SERCOM0_PAD0 + #define SERCOM0_PAD1_DEFAULT PINMUX_PA05D_SERCOM0_PAD1 + #define SERCOM0_PAD2_DEFAULT PINMUX_PA06D_SERCOM0_PAD2 + #define SERCOM0_PAD3_DEFAULT PINMUX_PA07D_SERCOM0_PAD3 + + /* SERCOM1 */ +#if SAM_PART_IS_DEFINED(SAMD21G15L) || SAM_PART_IS_DEFINED(SAMD21G16L) + #define SERCOM1_PAD0_DEFAULT PINMUX_PA16C_SERCOM1_PAD0 + #define SERCOM1_PAD1_DEFAULT PINMUX_PA17C_SERCOM1_PAD1 + #define SERCOM1_PAD2_DEFAULT PINMUX_PA18C_SERCOM1_PAD2 + #define SERCOM1_PAD3_DEFAULT PINMUX_PA19C_SERCOM1_PAD3 +#else + #define SERCOM1_PAD0_DEFAULT PINMUX_PA00D_SERCOM1_PAD0 + #define SERCOM1_PAD1_DEFAULT PINMUX_PA01D_SERCOM1_PAD1 + #define SERCOM1_PAD2_DEFAULT PINMUX_PA30D_SERCOM1_PAD2 + #define SERCOM1_PAD3_DEFAULT PINMUX_PA31D_SERCOM1_PAD3 +#endif + + /* SERCOM2 */ + #define SERCOM2_PAD0_DEFAULT PINMUX_PA08D_SERCOM2_PAD0 + #define SERCOM2_PAD1_DEFAULT PINMUX_PA09D_SERCOM2_PAD1 + #define SERCOM2_PAD2_DEFAULT PINMUX_PA10D_SERCOM2_PAD2 + #define SERCOM2_PAD3_DEFAULT PINMUX_PA11D_SERCOM2_PAD3 + + /* SERCOM3 */ + #define SERCOM3_PAD0_DEFAULT PINMUX_PA16D_SERCOM3_PAD0 + #define SERCOM3_PAD1_DEFAULT PINMUX_PA17D_SERCOM3_PAD1 + #define SERCOM3_PAD2_DEFAULT PINMUX_PA18D_SERCOM3_PAD2 + #define SERCOM3_PAD3_DEFAULT PINMUX_PA19D_SERCOM3_PAD3 + + #if !(SAMD20E || SAMD21E) + /* SERCOM4 */ + #define SERCOM4_PAD0_DEFAULT PINMUX_PA12D_SERCOM4_PAD0 + #define SERCOM4_PAD1_DEFAULT PINMUX_PA13D_SERCOM4_PAD1 + #define SERCOM4_PAD2_DEFAULT PINMUX_PA14D_SERCOM4_PAD2 + #define SERCOM4_PAD3_DEFAULT PINMUX_PA15D_SERCOM4_PAD3 + + /* SERCOM5 */ + #define SERCOM5_PAD0_DEFAULT PINMUX_PA22D_SERCOM5_PAD0 + #define SERCOM5_PAD1_DEFAULT PINMUX_PA23D_SERCOM5_PAD1 + #define SERCOM5_PAD2_DEFAULT PINMUX_PA24D_SERCOM5_PAD2 + #define SERCOM5_PAD3_DEFAULT PINMUX_PA25D_SERCOM5_PAD3 + #endif + +#endif +#endif /* SERCOM_PINOUT_H_INCLUDED */ diff --git a/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/drivers/sercom/usart/quick_start/qs_usart_basic_use.h b/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/drivers/sercom/usart/quick_start/qs_usart_basic_use.h new file mode 100644 index 0000000..a01f06c --- /dev/null +++ b/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/drivers/sercom/usart/quick_start/qs_usart_basic_use.h @@ -0,0 +1,106 @@ +/** + * \file + * + * \brief SAM USART Quick Start + * + * Copyright (c) 2012-2018 Microchip Technology Inc. and its subsidiaries. + * + * \asf_license_start + * + * \page License + * + * Subject to your compliance with these terms, you may use Microchip + * software and any derivatives exclusively with Microchip products. + * It is your responsibility to comply with third party license terms applicable + * to your use of third party software (including open source software) that + * may accompany Microchip software. + * + * THIS SOFTWARE IS SUPPLIED BY MICROCHIP "AS IS". NO WARRANTIES, + * WHETHER EXPRESS, IMPLIED OR STATUTORY, APPLY TO THIS SOFTWARE, + * INCLUDING ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, + * AND FITNESS FOR A PARTICULAR PURPOSE. IN NO EVENT WILL MICROCHIP BE + * LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL OR CONSEQUENTIAL + * LOSS, DAMAGE, COST OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE + * SOFTWARE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE + * POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT + * ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY + * RELATED TO THIS SOFTWARE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, + * THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THIS SOFTWARE. + * + * \asf_license_stop + * + */ + +/** + * \page asfdoc_sam0_sercom_usart_basic_use_case Quick Start Guide for SERCOM USART - Basic + * + * This quick start will echo back characters typed into the terminal. In this + * use case the USART will be configured with the following settings: + * - Asynchronous mode + * - 9600 Baudrate + * - 8-bits, No Parity and one Stop Bit + * - TX and RX enabled and connected to the Xplained Pro Embedded Debugger virtual COM port + * + * \section asfdoc_sam0_sercom_usart_basic_use_case_setup Setup + * + * \subsection asfdoc_sam0_sercom_usart_basic_use_case_prereq Prerequisites + * There are no special setup requirements for this use-case. + * + * \subsection asfdoc_sam0_usart_basic_use_case_setup_code Code + * Add to the main application source file, outside of any functions: + * \snippet qs_usart_basic_use.c module_inst + * + * Copy-paste the following setup code to your user application: + * \snippet qs_usart_basic_use.c setup + * + * Add to user application initialization (typically the start of \c main()): + * \snippet qs_usart_basic_use.c setup_init + * + * \subsection asfdoc_sam0_usart_basic_use_case_setup_flow Workflow + * -# Create a module software instance structure for the USART module to store + * the USART driver state while it is in use. + * \snippet qs_usart_basic_use.c module_inst + * \note This should never go out of scope as long as the module is in use. + * In most cases, this should be global. + * + * -# Configure the USART module. + * -# Create a USART module configuration struct, which can be filled out to + * adjust the configuration of a physical USART peripheral. + * \snippet qs_usart_basic_use.c setup_config + * -# Initialize the USART configuration struct with the module's default values. + * \snippet qs_usart_basic_use.c setup_config_defaults + * \note This should always be performed before using the configuration + * struct to ensure that all values are initialized to known default + * settings. + * + * -# Alter the USART settings to configure the physical pinout, baudrate, and + * other relevant parameters. + * \snippet qs_usart_basic_use.c setup_change_config + * -# Configure the USART module with the desired settings, retrying while the + * driver is busy until the configuration is stressfully set. + * \snippet qs_usart_basic_use.c setup_set_config + * -# Enable the USART module. + * \snippet qs_usart_basic_use.c setup_enable + * + * + * \section asfdoc_sam0_usart_basic_use_case_main Use Case + * + * \subsection asfdoc_sam0_usart_basic_use_case_main_code Code + * Copy-paste the following code to your user application: + * \snippet qs_usart_basic_use.c main + * + * \subsection asfdoc_sam0_usart_basic_use_case_main_flow Workflow + * -# Send a string to the USART to show the demo is running, blocking until + * all characters have been sent. + * \snippet qs_usart_basic_use.c main_send_string + * -# Enter an infinite loop to continuously echo received values on the USART. + * \snippet qs_usart_basic_use.c main_loop + * -# Perform a blocking read of the USART, storing the received character into + * the previously declared temporary variable. + * \snippet qs_usart_basic_use.c main_read + * -# Echo the received variable back to the USART via a blocking write. + * \snippet qs_usart_basic_use.c main_write + */ +/* + * Support and FAQ: visit Microchip Support + */ diff --git a/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/drivers/sercom/usart/quick_start_callback/qs_usart_callback.h b/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/drivers/sercom/usart/quick_start_callback/qs_usart_callback.h new file mode 100644 index 0000000..b399fed --- /dev/null +++ b/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/drivers/sercom/usart/quick_start_callback/qs_usart_callback.h @@ -0,0 +1,120 @@ +/** + * \file + * + * \brief SAM USART Quick Start + * + * Copyright (c) 2012-2018 Microchip Technology Inc. and its subsidiaries. + * + * \asf_license_start + * + * \page License + * + * Subject to your compliance with these terms, you may use Microchip + * software and any derivatives exclusively with Microchip products. + * It is your responsibility to comply with third party license terms applicable + * to your use of third party software (including open source software) that + * may accompany Microchip software. + * + * THIS SOFTWARE IS SUPPLIED BY MICROCHIP "AS IS". NO WARRANTIES, + * WHETHER EXPRESS, IMPLIED OR STATUTORY, APPLY TO THIS SOFTWARE, + * INCLUDING ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, + * AND FITNESS FOR A PARTICULAR PURPOSE. IN NO EVENT WILL MICROCHIP BE + * LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL OR CONSEQUENTIAL + * LOSS, DAMAGE, COST OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE + * SOFTWARE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE + * POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT + * ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY + * RELATED TO THIS SOFTWARE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, + * THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THIS SOFTWARE. + * + * \asf_license_stop + * + */ + +/** + * \page asfdoc_sam0_sercom_usart_callback_use_case Quick Start Guide for SERCOM USART - Callback + * + * This quick start will echo back characters typed into the terminal, using + * asynchronous TX and RX callbacks from the USART peripheral. In this use case + * the USART will be configured with the following settings: + * - Asynchronous mode + * - 9600 Baudrate + * - 8-bits, No Parity and one Stop Bit + * - TX and RX enabled and connected to the Xplained Pro Embedded Debugger virtual COM port + * + * \section asfdoc_sam0_sercom_usart_callback_use_case_setup Setup + * + * \subsection asfdoc_sam0_sercom_usart_callback_use_case_prereq Prerequisites + * There are no special setup requirements for this use-case. + * + * \subsection asfdoc_sam0_usart_callback_use_case_setup_code Code + * Add to the main application source file, outside of any functions: + * \snippet qs_usart_callback.c module_inst + * \snippet qs_usart_callback.c rx_buffer_var + * + * Copy-paste the following callback function code to your user application: + * \snippet qs_usart_callback.c callback_funcs + * + * Copy-paste the following setup code to your user application: + * \snippet qs_usart_callback.c setup + * + * Add to user application initialization (typically the start of \c main()): + * \snippet qs_usart_callback.c setup_init + * + * \subsection asfdoc_sam0_usart_callback_use_case_setup_flow Workflow + * -# Create a module software instance structure for the USART module to store + * the USART driver state while it is in use. + * \snippet qs_usart_callback.c module_inst + * \note This should never go out of scope as long as the module is in use. + * In most cases, this should be global. + * + * -# Configure the USART module. + * -# Create a USART module configuration struct, which can be filled out to + * adjust the configuration of a physical USART peripheral. + * \snippet qs_usart_callback.c setup_config + * -# Initialize the USART configuration struct with the module's default values. + * \snippet qs_usart_callback.c setup_config_defaults + * \note This should always be performed before using the configuration + * struct to ensure that all values are initialized to known default + * settings. + * + * -# Alter the USART settings to configure the physical pinout, baudrate, and + * other relevant parameters. + * \snippet qs_usart_callback.c setup_change_config + * -# Configure the USART module with the desired settings, retrying while the + * driver is busy until the configuration is stressfully set. + * \snippet qs_usart_callback.c setup_set_config + * -# Enable the USART module. + * \snippet qs_usart_callback.c setup_enable + * -# Configure the USART callbacks. + * -# Register the TX and RX callback functions with the driver. + * \snippet qs_usart_callback.c setup_register_callbacks + * -# Enable the TX and RX callbacks so that they will be called by the driver + * when appropriate. + * \snippet qs_usart_callback.c setup_enable_callbacks + * + * \section asfdoc_sam0_usart_callback_use_case_main Use Case + * + * \subsection asfdoc_sam0_usart_callback_use_case_main_code Code + * Copy-paste the following code to your user application: + * \snippet qs_usart_callback.c main + * + * \subsection asfdoc_sam0_usart_callback_use_case_main_flow Workflow + * -# Enable global interrupts, so that the callbacks can be fired. + * \snippet qs_usart_callback.c enable_global_interrupts + * -# Send a string to the USART to show the demo is running, blocking until + * all characters have been sent. + * \snippet qs_usart_callback.c main_send_string + * -# Enter an infinite loop to continuously echo received values on the USART. + * \snippet qs_usart_callback.c main_loop + * -# Perform an asynchronous read of the USART, which will fire the registered + * callback when characters are received. + * \snippet qs_usart_callback.c main_read + */ +/* + * Support and FAQ: visit Microchip Support + */ + +#include +#include + diff --git a/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/drivers/sercom/usart/quick_start_dma/qs_usart_dma_use.h b/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/drivers/sercom/usart/quick_start_dma/qs_usart_dma_use.h new file mode 100644 index 0000000..862fcfe --- /dev/null +++ b/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/drivers/sercom/usart/quick_start_dma/qs_usart_dma_use.h @@ -0,0 +1,208 @@ +/** + * \file + * + * \brief SAM Quick Start Guide for Using Usart driver with DMA + * + * Copyright (c) 2014-2018 Microchip Technology Inc. and its subsidiaries. + * + * \asf_license_start + * + * \page License + * + * Subject to your compliance with these terms, you may use Microchip + * software and any derivatives exclusively with Microchip products. + * It is your responsibility to comply with third party license terms applicable + * to your use of third party software (including open source software) that + * may accompany Microchip software. + * + * THIS SOFTWARE IS SUPPLIED BY MICROCHIP "AS IS". NO WARRANTIES, + * WHETHER EXPRESS, IMPLIED OR STATUTORY, APPLY TO THIS SOFTWARE, + * INCLUDING ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, + * AND FITNESS FOR A PARTICULAR PURPOSE. IN NO EVENT WILL MICROCHIP BE + * LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL OR CONSEQUENTIAL + * LOSS, DAMAGE, COST OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE + * SOFTWARE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE + * POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT + * ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY + * RELATED TO THIS SOFTWARE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, + * THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THIS SOFTWARE. + * + * \asf_license_stop + * + */ +/* + * Support and FAQ: visit Microchip Support + */ + +/** + * \page asfdoc_sam0_sercom_usart_dma_use_case Quick Start Guide for Using DMA with SERCOM USART + * + * The supported board list: + * - SAM D21 Xplained Pro + * - SAM R21 Xplained Pro + * - SAM D11 Xplained Pro + * - SAM DA1 Xplained Pro + * - SAM HA1G16A Xplained Pro + * - SAM L21 Xplained Pro + * - SAM L22 Xplained Pro + * - SAM C21 Xplained Pro + * + * This quick start will receive eight bytes of data from the PC terminal and transmit back the string + * to the terminal through DMA. In this use case the USART will be configured with the following + * settings: + * - Asynchronous mode + * - 9600 Baudrate + * - 8-bits, No Parity and one Stop Bit + * - TX and RX enabled and connected to the Xplained Pro Embedded Debugger virtual COM port + * + * \section asfdoc_sam0_sercom_usart_dma_use_case_setup Setup + * + * \subsection asfdoc_sam0_sercom_usart_dma_use_case_prereq Prerequisites + * There are no special setup requirements for this use-case. + * + * \subsection asfdoc_sam0_usart_dma_use_case_setup_code Code + * Add to the main application source file, outside of any functions: + * \snippet qs_usart_dma_use.c module_inst + * \snippet qs_usart_dma_use.c dma_resource + * \snippet qs_usart_dma_use.c usart_buffer + * \snippet qs_usart_dma_use.c transfer_descriptor + * + * Copy-paste the following setup code to your user application: + * \snippet qs_usart_dma_use.c setup + * + * Add to user application initialization (typically the start of \c main()): + * \snippet qs_usart_dma_use.c setup_init + * + * \subsection asfdoc_sam0_usart_dma_use_case_setup_flow Workflow + * + * \subsubsection asfdoc_sam0_usart_dma_use_case_setup_flow_inst Create variables + * -# Create a module software instance structure for the USART module to store + * the USART driver state while it is in use. + * \snippet qs_usart_dma_use.c module_inst + * \note This should never go out of scope as long as the module is in use. + * In most cases, this should be global. + * + * -# Create module software instance structures for DMA resources to store + * the DMA resource state while it is in use. + * \snippet qs_usart_dma_use.c dma_resource + * \note This should never go out of scope as long as the module is in use. + * In most cases, this should be global. + * + * -# Create a buffer to store the data to be transferred /received. + * \snippet qs_usart_dma_use.c usart_buffer + * -# Create DMA transfer descriptors for RX/TX. + * \snippet qs_usart_dma_use.c transfer_descriptor + * + * \subsubsection asfdoc_sam0_usart_dma_use_case_setup_flow_usart Configure the USART + * -# Create a USART module configuration struct, which can be filled out to + * adjust the configuration of a physical USART peripheral. + * \snippet qs_usart_dma_use.c setup_config + * -# Initialize the USART configuration struct with the module's default values. + * \snippet qs_usart_dma_use.c setup_config_defaults + * \note This should always be performed before using the configuration + * struct to ensure that all values are initialized to known default + * settings. + * + * -# Alter the USART settings to configure the physical pinout, baudrate, and + * other relevant parameters. + * \snippet qs_usart_dma_use.c setup_change_config + * -# Configure the USART module with the desired settings, retrying while the + * driver is busy until the configuration is stressfully set. + * \snippet qs_usart_dma_use.c setup_set_config + * -# Enable the USART module. + * \snippet qs_usart_dma_use.c setup_enable + * + * \subsubsection asfdoc_sam0_usart_dma_use_case_setup_flow_dma Configure DMA + * -# Create a callback function of receiver done. + * \snippet qs_usart_dma_use.c transfer_done_rx + * + * -# Create a callback function of transmission done. + * \snippet qs_usart_dma_use.c transfer_done_tx + * + * -# Create a DMA resource configuration structure, which can be filled out to + * adjust the configuration of a single DMA transfer. + * \snippet qs_usart_dma_use.c setup_rx_1 + * + * -# Initialize the DMA resource configuration struct with the module's + * default values. + * \snippet qs_usart_dma_use.c setup_rx_2 + * \note This should always be performed before using the configuration + * struct to ensure that all values are initialized to known default + * settings. + * + * -# Set extra configurations for the DMA resource. It is using peripheral + * trigger. SERCOM TX empty trigger causes a beat transfer in + * this example. + * \snippet qs_usart_dma_use.c setup_rx_3 + * + * -# Allocate a DMA resource with the configurations. + * \snippet qs_usart_dma_use.c setup_rx_4 + * + * -# Create a DMA transfer descriptor configuration structure, which can be + * filled out to adjust the configuration of a single DMA transfer. + * \snippet qs_usart_dma_use.c setup_rx_5 + * + * -# Initialize the DMA transfer descriptor configuration struct with the module's + * default values. + * \snippet qs_usart_dma_use.c setup_rx_6 + * \note This should always be performed before using the configuration + * struct to ensure that all values are initialized to known default + * settings. + * + * -# Set the specific parameters for a DMA transfer with transfer size, source + * address, and destination address. + * \snippet qs_usart_dma_use.c setup_rx_7 + * + * -# Create the DMA transfer descriptor. + * \snippet qs_usart_dma_use.c setup_rx_8 + * + * -# Create a DMA resource configuration structure for TX, which can be filled + * out to adjust the configuration of a single DMA transfer. + * \snippet qs_usart_dma_use.c setup_tx_1 + * + * -# Initialize the DMA resource configuration struct with the module's + * default values. + * \snippet qs_usart_dma_use.c setup_tx_2 + * \note This should always be performed before using the configuration + * struct to ensure that all values are initialized to known default + * settings. + * + * -# Set extra configurations for the DMA resource. It is using peripheral + * trigger. SERCOM RX Ready trigger causes a beat transfer in + * this example. + * \snippet qs_usart_dma_use.c setup_tx_3 + * + * -# Allocate a DMA resource with the configurations. + * \snippet qs_usart_dma_use.c setup_tx_4 + * + * -# Create a DMA transfer descriptor configuration structure, which can be + * filled out to adjust the configuration of a single DMA transfer. + * \snippet qs_usart_dma_use.c setup_tx_5 + * + * -# Initialize the DMA transfer descriptor configuration struct with the module's + * default values. + * \snippet qs_usart_dma_use.c setup_tx_6 + * \note This should always be performed before using the configuration + * struct to ensure that all values are initialized to known default + * settings. + * + * -# Set the specific parameters for a DMA transfer with transfer size, source + * address, and destination address. + * \snippet qs_usart_dma_use.c setup_tx_7 + * + * -# Create the DMA transfer descriptor. + * \snippet qs_usart_dma_use.c setup_tx_8 + * + * \section asfdoc_sam0_usart_dma_use_case_main Use Case + * + * \subsection asfdoc_sam0_usart_dma_use_case_main_code Code + * Copy-paste the following code to your user application: + * \snippet qs_usart_dma_use.c main + * + * \subsection asfdoc_sam0_usart_dma_use_case_main_flow Workflow + * -# Wait for receiving data. + * \snippet qs_usart_dma_use.c main_1 + * + * -# Enter endless loop. + * \snippet qs_usart_dma_use.c endless_loop + */ diff --git a/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/drivers/sercom/usart/quick_start_lin/qs_lin.h b/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/drivers/sercom/usart/quick_start_lin/qs_lin.h new file mode 100644 index 0000000..79c8162 --- /dev/null +++ b/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/drivers/sercom/usart/quick_start_lin/qs_lin.h @@ -0,0 +1,94 @@ +/** + * \file + * + * \brief SAM USART LIN Quick Start + * + * Copyright (c) 2015-2018 Microchip Technology Inc. and its subsidiaries. + * + * \asf_license_start + * + * \page License + * + * Subject to your compliance with these terms, you may use Microchip + * software and any derivatives exclusively with Microchip products. + * It is your responsibility to comply with third party license terms applicable + * to your use of third party software (including open source software) that + * may accompany Microchip software. + * + * THIS SOFTWARE IS SUPPLIED BY MICROCHIP "AS IS". NO WARRANTIES, + * WHETHER EXPRESS, IMPLIED OR STATUTORY, APPLY TO THIS SOFTWARE, + * INCLUDING ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, + * AND FITNESS FOR A PARTICULAR PURPOSE. IN NO EVENT WILL MICROCHIP BE + * LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL OR CONSEQUENTIAL + * LOSS, DAMAGE, COST OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE + * SOFTWARE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE + * POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT + * ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY + * RELATED TO THIS SOFTWARE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, + * THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THIS SOFTWARE. + * + * \asf_license_stop + * + */ + +/** + * \page asfdoc_sam0_sercom_usart_lin_use_case Quick Start Guide for SERCOM USART LIN + * + * The supported board list: + * - SAMC21 Xplained Pro + * + * This quick start will set up LIN frame format transmission according to your + * configuration \c CONF_LIN_NODE_TYPE. + * For LIN master, it will send LIN command after startup. + * For LIN salve, once received a format from LIN master with ID \c LIN_ID_FIELD_VALUE, + * it will reply four data bytes plus a checksum. + * + * \section asfdoc_sam0_sercom_usart_lin_use_case_setup Setup + * + * \subsection asfdoc_sam0_sercom_usart_lin_use_case_prereq Prerequisites + * When verify data transmission between LIN master and slave, two boards are needed: + * one is for LIN master and the other is for LIN slave. + * connect LIN master LIN PIN with LIN slave LIN PIN. + * + * \subsection asfdoc_sam0_usart_lin_use_case_setup_code Code + * Add to the main application source file, outside of any functions: + * \snippet qs_lin.c module_var + * + * Copy-paste the following setup code to your user application: + * \snippet qs_lin.c setup + * + * Add to user application initialization (typically the start of \c main()): + * \snippet qs_lin.c setup_init + * + * \subsection asfdoc_sam0_usart_lin_use_case_setup_flow Workflow + * -# Create USART CDC and LIN module software instance structure for the USART module to store + * the USART driver state while it is in use. + * \snippet qs_lin.c module_inst + * -# Define LIN ID field for header format. + * \snippet qs_lin.c lin_id + * \note The ID \c LIN_ID_FIELD_VALUE is eight bits as [P1,P0,ID5...ID0], when it's 0x64, the + * data field length is four bytes plus a checksum byte. + * + * -# Define LIN RX/TX buffer. + * \snippet qs_lin.c lin_buffer + * \note For \c tx_buffer and \c rx_buffer, the last byte is for checksum. + * + * -# Configure the USART CDC for output message. + * \snippet qs_lin.c CDC_setup + * + * -# Configure the USART LIN module. + * \snippet qs_lin.c lin_setup + * \note The LIN frame format can be configured as master or slave, refer to \c CONF_LIN_NODE_TYPE . + * + * \section asfdoc_sam0_usart_lin_use_case_main Use Case + * + * \subsection asfdoc_sam0_usart_lin_use_case_main_code Code + * Copy-paste the following code to your user application: + * \snippet qs_lin.c main_setup + * + * \subsection asfdoc_sam0_usart_lin_use_case_main_flow Workflow + * -# Set up USART LIN module. + * \snippet qs_lin.c configure_lin + * -# For LIN master, sending LIN command. For LIN slaver, start reading data . + * \snippet qs_lin.c lin_master_cmd + */ diff --git a/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/drivers/sercom/usart/usart.c b/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/drivers/sercom/usart/usart.c new file mode 100644 index 0000000..f2faa8d --- /dev/null +++ b/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/drivers/sercom/usart/usart.c @@ -0,0 +1,806 @@ +/** + * \file + * + * \brief SAM SERCOM USART Driver + * + * Copyright (c) 2012-2019 Microchip Technology Inc. and its subsidiaries. + * + * \asf_license_start + * + * \page License + * + * Subject to your compliance with these terms, you may use Microchip + * software and any derivatives exclusively with Microchip products. + * It is your responsibility to comply with third party license terms applicable + * to your use of third party software (including open source software) that + * may accompany Microchip software. + * + * THIS SOFTWARE IS SUPPLIED BY MICROCHIP "AS IS". NO WARRANTIES, + * WHETHER EXPRESS, IMPLIED OR STATUTORY, APPLY TO THIS SOFTWARE, + * INCLUDING ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, + * AND FITNESS FOR A PARTICULAR PURPOSE. IN NO EVENT WILL MICROCHIP BE + * LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL OR CONSEQUENTIAL + * LOSS, DAMAGE, COST OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE + * SOFTWARE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE + * POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT + * ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY + * RELATED TO THIS SOFTWARE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, + * THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THIS SOFTWARE. + * + * \asf_license_stop + * + */ +/* + * Support and FAQ: visit Microchip Support + */ +#include "usart.h" +#include +#if USART_CALLBACK_MODE == true +# include "usart_interrupt.h" +#endif + +/** + * \internal + * Set Configuration of the USART module + */ +static enum status_code _usart_set_config( + struct usart_module *const module, + const struct usart_config *const config) +{ + /* Sanity check arguments */ + Assert(module); + Assert(module->hw); + + /* Get a pointer to the hardware module instance */ + SercomUsart *const usart_hw = &(module->hw->USART); + + /* Index for generic clock */ + uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw); + uint32_t gclk_index; + +#if (SAML21) || (SAMR30) || (SAMR34) || (SAMR35) || (SAMC21) + if (sercom_index == 5) { + gclk_index = SERCOM5_GCLK_ID_CORE; + } else { + gclk_index = sercom_index + SERCOM0_GCLK_ID_CORE; + } +#else + gclk_index = sercom_index + SERCOM0_GCLK_ID_CORE; +#endif + + /* Cache new register values to minimize the number of register writes */ + uint32_t ctrla = 0; + uint32_t ctrlb = 0; +#ifdef FEATURE_USART_ISO7816 + uint32_t ctrlc = 0; +#endif + uint16_t baud = 0; + uint32_t transfer_mode; + + enum sercom_asynchronous_operation_mode mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC; + enum sercom_asynchronous_sample_num sample_num = SERCOM_ASYNC_SAMPLE_NUM_16; + +#ifdef FEATURE_USART_OVER_SAMPLE + switch (config->sample_rate) { + case USART_SAMPLE_RATE_16X_ARITHMETIC: + mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC; + sample_num = SERCOM_ASYNC_SAMPLE_NUM_16; + break; + case USART_SAMPLE_RATE_8X_ARITHMETIC: + mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC; + sample_num = SERCOM_ASYNC_SAMPLE_NUM_8; + break; + case USART_SAMPLE_RATE_3X_ARITHMETIC: + mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC; + sample_num = SERCOM_ASYNC_SAMPLE_NUM_3; + break; + case USART_SAMPLE_RATE_16X_FRACTIONAL: + mode = SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL; + sample_num = SERCOM_ASYNC_SAMPLE_NUM_16; + break; + case USART_SAMPLE_RATE_8X_FRACTIONAL: + mode = SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL; + sample_num = SERCOM_ASYNC_SAMPLE_NUM_8; + break; + } +#endif + + /* Set data order, internal muxing, and clock polarity */ + ctrla = (uint32_t)config->data_order | + (uint32_t)config->mux_setting | + #ifdef FEATURE_USART_OVER_SAMPLE + config->sample_adjustment | + config->sample_rate | + #endif + #ifdef FEATURE_USART_IMMEDIATE_BUFFER_OVERFLOW_NOTIFICATION + (config->immediate_buffer_overflow_notification << SERCOM_USART_CTRLA_IBON_Pos) | + #endif + (config->clock_polarity_inverted << SERCOM_USART_CTRLA_CPOL_Pos); + + enum status_code status_code = STATUS_OK; + + transfer_mode = (uint32_t)config->transfer_mode; +#ifdef FEATURE_USART_ISO7816 + if(config->iso7816_config.enabled) { + transfer_mode = config->iso7816_config.protocol_t; + } +#endif + /* Get baud value from mode and clock */ +#ifdef FEATURE_USART_ISO7816 + if(config->iso7816_config.enabled) { + baud = config->baudrate; + } else { +#endif + switch (transfer_mode) + { + case USART_TRANSFER_SYNCHRONOUSLY: + if (!config->use_external_clock) { + status_code = _sercom_get_sync_baud_val(config->baudrate, + system_gclk_chan_get_hz(gclk_index), &baud); + } + + break; + + case USART_TRANSFER_ASYNCHRONOUSLY: + if (config->use_external_clock) { + status_code = + _sercom_get_async_baud_val(config->baudrate, + config->ext_clock_freq, &baud, mode, sample_num); + } else { + status_code = + _sercom_get_async_baud_val(config->baudrate, + system_gclk_chan_get_hz(gclk_index), &baud, mode, sample_num); + } + + break; + } + + /* Check if calculating the baudrate failed */ + if (status_code != STATUS_OK) { + /* Abort */ + return status_code; + } +#ifdef FEATURE_USART_ISO7816 + } +#endif + +#ifdef FEATURE_USART_IRDA + if(config->encoding_format_enable) { + usart_hw->RXPL.reg = config->receive_pulse_length; + } +#endif + + /*Set baud val */ + usart_hw->BAUD.reg = baud; + + /* Set sample mode */ + ctrla |= transfer_mode; + + if (config->use_external_clock == false) { + ctrla |= SERCOM_USART_CTRLA_MODE(0x1); + } + else { + ctrla |= SERCOM_USART_CTRLA_MODE(0x0); + } + + /* Set stopbits and enable transceivers */ + ctrlb = + #ifdef FEATURE_USART_IRDA + (config->encoding_format_enable << SERCOM_USART_CTRLB_ENC_Pos) | + #endif + #ifdef FEATURE_USART_START_FRAME_DECTION + (config->start_frame_detection_enable << SERCOM_USART_CTRLB_SFDE_Pos) | + #endif + #ifdef FEATURE_USART_COLLISION_DECTION + (config->collision_detection_enable << SERCOM_USART_CTRLB_COLDEN_Pos) | + #endif + (config->receiver_enable << SERCOM_USART_CTRLB_RXEN_Pos) | + (config->transmitter_enable << SERCOM_USART_CTRLB_TXEN_Pos); + +#ifdef FEATURE_USART_ISO7816 + if(config->iso7816_config.enabled) { + ctrla |= SERCOM_USART_CTRLA_FORM(0x07); + if (config->iso7816_config.enable_inverse) { + ctrla |= SERCOM_USART_CTRLA_TXINV | SERCOM_USART_CTRLA_RXINV; + } + ctrlb |= USART_CHARACTER_SIZE_8BIT; + + switch(config->iso7816_config.protocol_t) { + case ISO7816_PROTOCOL_T_0: + ctrlb |= (uint32_t)config->stopbits; + ctrlc |= SERCOM_USART_CTRLC_GTIME(config->iso7816_config.guard_time) | \ + (config->iso7816_config.inhibit_nack) | \ + (config->iso7816_config.successive_recv_nack) | \ + SERCOM_USART_CTRLC_MAXITER(config->iso7816_config.max_iterations); + break; + case ISO7816_PROTOCOL_T_1: + ctrlb |= USART_STOPBITS_1; + break; + } + } else { +#endif + ctrlb |= (uint32_t)config->stopbits; + ctrlb |= (uint32_t)config->character_size; + /* Check parity mode bits */ + if (config->parity != USART_PARITY_NONE) { + ctrla |= SERCOM_USART_CTRLA_FORM(1); + ctrlb |= config->parity; + } else { +#ifdef FEATURE_USART_LIN_SLAVE + if(config->lin_slave_enable) { + ctrla |= SERCOM_USART_CTRLA_FORM(0x4); + } else { + ctrla |= SERCOM_USART_CTRLA_FORM(0); + } +#else + ctrla |= SERCOM_USART_CTRLA_FORM(0); +#endif + } +#ifdef FEATURE_USART_ISO7816 + } +#endif + +#ifdef FEATURE_USART_LIN_MASTER + usart_hw->CTRLC.reg = ((usart_hw->CTRLC.reg) & SERCOM_USART_CTRLC_GTIME_Msk) + | config->lin_header_delay + | config->lin_break_length; + + if (config->lin_node != LIN_INVALID_MODE) { + ctrla &= ~(SERCOM_USART_CTRLA_FORM(0xf)); + ctrla |= config->lin_node; + } +#endif + + /* Set whether module should run in standby. */ + if (config->run_in_standby || system_is_debugger_present()) { + ctrla |= SERCOM_USART_CTRLA_RUNSTDBY; + } + + /* Wait until synchronization is complete */ + _usart_wait_for_sync(module); + + /* Write configuration to CTRLB */ + usart_hw->CTRLB.reg = ctrlb; + + /* Wait until synchronization is complete */ + _usart_wait_for_sync(module); + + /* Write configuration to CTRLA */ + usart_hw->CTRLA.reg = ctrla; + +#ifdef FEATURE_USART_RS485 + if ((usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_FORM_Msk) != \ + SERCOM_USART_CTRLA_FORM(0x07)) { + usart_hw->CTRLC.reg &= ~(SERCOM_USART_CTRLC_GTIME(0x7)); + usart_hw->CTRLC.reg |= SERCOM_USART_CTRLC_GTIME(config->rs485_guard_time); + } +#endif + +#ifdef FEATURE_USART_ISO7816 + if(config->iso7816_config.enabled) { + _usart_wait_for_sync(module); + usart_hw->CTRLC.reg = ctrlc; + } +#endif + + return STATUS_OK; +} + +/** + * \brief Initializes the device + * + * Initializes the USART device based on the setting specified in the + * configuration struct. + * + * \param[out] module Pointer to USART device + * \param[in] hw Pointer to USART hardware instance + * \param[in] config Pointer to configuration struct + * + * \return Status of the initialization. + * + * \retval STATUS_OK The initialization was successful + * \retval STATUS_BUSY The USART module is busy + * resetting + * \retval STATUS_ERR_DENIED The USART has not been disabled in + * advance of initialization + * \retval STATUS_ERR_INVALID_ARG The configuration struct contains + * invalid configuration + * \retval STATUS_ERR_ALREADY_INITIALIZED The SERCOM instance has already been + * initialized with different clock + * configuration + * \retval STATUS_ERR_BAUD_UNAVAILABLE The BAUD rate given by the + * configuration + * struct cannot be reached with + * the current clock configuration + */ +enum status_code usart_init( + struct usart_module *const module, + Sercom *const hw, + const struct usart_config *const config) +{ + /* Sanity check arguments */ + Assert(module); + Assert(hw); + Assert(config); + + enum status_code status_code = STATUS_OK; + + /* Assign module pointer to software instance struct */ + module->hw = hw; + + /* Get a pointer to the hardware module instance */ + SercomUsart *const usart_hw = &(module->hw->USART); + + uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw); + uint32_t pm_index, gclk_index; +#if (SAML22) || (SAMC20) + pm_index = sercom_index + MCLK_APBCMASK_SERCOM0_Pos; + gclk_index = sercom_index + SERCOM0_GCLK_ID_CORE; +#elif (SAML21) || (SAMR30) || (SAMR34) || (SAMR35) + if (sercom_index == 5) { + pm_index = MCLK_APBDMASK_SERCOM5_Pos; + gclk_index = SERCOM5_GCLK_ID_CORE; + } else { + pm_index = sercom_index + MCLK_APBCMASK_SERCOM0_Pos; + gclk_index = sercom_index + SERCOM0_GCLK_ID_CORE; + } +#elif (SAMC21) + pm_index = sercom_index + MCLK_APBCMASK_SERCOM0_Pos; + + if (sercom_index == 5){ + gclk_index = SERCOM5_GCLK_ID_CORE; + } else { + gclk_index = sercom_index + SERCOM0_GCLK_ID_CORE; + } +#else + pm_index = sercom_index + PM_APBCMASK_SERCOM0_Pos; + gclk_index = sercom_index + SERCOM0_GCLK_ID_CORE; +#endif + + if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_SWRST) { + /* The module is busy resetting itself */ + return STATUS_BUSY; + } + + if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_ENABLE) { + /* Check the module is enabled */ + return STATUS_ERR_DENIED; + } + + /* Turn on module in PM */ +#if (SAML21) || (SAMR30) || (SAMR34) || (SAMR35) + if (sercom_index == 5) { + system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBD, 1 << pm_index); + } else { + system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, 1 << pm_index); + } +#else + system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, 1 << pm_index); +#endif + + /* Set up the GCLK for the module */ + struct system_gclk_chan_config gclk_chan_conf; + system_gclk_chan_get_config_defaults(&gclk_chan_conf); + gclk_chan_conf.source_generator = config->generator_source; + system_gclk_chan_set_config(gclk_index, &gclk_chan_conf); + system_gclk_chan_enable(gclk_index); + sercom_set_gclk_generator(config->generator_source, false); + + /* Set character size */ + module->character_size = config->character_size; + + /* Set transmitter and receiver status */ + module->receiver_enabled = config->receiver_enable; + module->transmitter_enabled = config->transmitter_enable; + +#ifdef FEATURE_USART_LIN_SLAVE + module->lin_slave_enabled = config->lin_slave_enable; +#endif +#ifdef FEATURE_USART_START_FRAME_DECTION + module->start_frame_detection_enabled = config->start_frame_detection_enable; +#endif +#ifdef FEATURE_USART_ISO7816 + module->iso7816_mode_enabled = config->iso7816_config.enabled; +#endif + /* Set configuration according to the config struct */ + status_code = _usart_set_config(module, config); + if(status_code != STATUS_OK) { + return status_code; + } + + struct system_pinmux_config pin_conf; + system_pinmux_get_config_defaults(&pin_conf); + pin_conf.direction = SYSTEM_PINMUX_PIN_DIR_INPUT; + pin_conf.input_pull = SYSTEM_PINMUX_PIN_PULL_NONE; + + uint32_t pad_pinmuxes[] = { + config->pinmux_pad0, config->pinmux_pad1, + config->pinmux_pad2, config->pinmux_pad3 + }; + + /* Configure the SERCOM pins according to the user configuration */ + for (uint8_t pad = 0; pad < 4; pad++) { + uint32_t current_pinmux = pad_pinmuxes[pad]; + + if (current_pinmux == PINMUX_DEFAULT) { + current_pinmux = _sercom_get_default_pad(hw, pad); + } + + if (current_pinmux != PINMUX_UNUSED) { + pin_conf.mux_position = current_pinmux & 0xFFFF; + system_pinmux_pin_set_config(current_pinmux >> 16, &pin_conf); + } + } + +#if USART_CALLBACK_MODE == true + /* Initialize parameters */ + for (uint32_t i = 0; i < USART_CALLBACK_N; i++) { + module->callback[i] = NULL; + } + + module->tx_buffer_ptr = NULL; + module->rx_buffer_ptr = NULL; + module->remaining_tx_buffer_length = 0x0000; + module->remaining_rx_buffer_length = 0x0000; + module->callback_reg_mask = 0x00; + module->callback_enable_mask = 0x00; + module->rx_status = STATUS_OK; + module->tx_status = STATUS_OK; + + /* Set interrupt handler and register USART software module struct in + * look-up table */ + uint8_t instance_index = _sercom_get_sercom_inst_index(module->hw); + _sercom_set_handler(instance_index, _usart_interrupt_handler); + _sercom_instances[instance_index] = module; +#endif + + return status_code; +} + +/** + * \brief Transmit a character via the USART + * + * This blocking function will transmit a single character via the + * USART. + * + * \param[in] module Pointer to the software instance struct + * \param[in] tx_data Data to transfer + * + * \return Status of the operation. + * \retval STATUS_OK If the operation was completed + * \retval STATUS_BUSY If the operation was not completed, due to the USART + * module being busy + * \retval STATUS_ERR_DENIED If the transmitter is not enabled + */ +enum status_code usart_write_wait( + struct usart_module *const module, + const uint16_t tx_data) +{ + /* Sanity check arguments */ + Assert(module); + Assert(module->hw); + + /* Get a pointer to the hardware module instance */ + SercomUsart *const usart_hw = &(module->hw->USART); + + /* Check that the transmitter is enabled */ + if (!(module->transmitter_enabled)) { + return STATUS_ERR_DENIED; + } + +#if USART_CALLBACK_MODE == true + /* Check if the USART is busy doing asynchronous operation. */ + if (module->remaining_tx_buffer_length > 0) { + return STATUS_BUSY; + } + +#else + /* Check if USART is ready for new data */ + if (!(usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_DRE)) { + /* Return error code */ + return STATUS_BUSY; + } +#endif + + /* Write data to USART module */ + usart_hw->DATA.reg = tx_data; + + while (!(usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_TXC)) { + /* Wait until data is sent */ + } + + return STATUS_OK; +} + +/** + * \brief Receive a character via the USART + * + * This blocking function will receive a character via the USART. + * + * \param[in] module Pointer to the software instance struct + * \param[out] rx_data Pointer to received data + * + * \return Status of the operation. + * \retval STATUS_OK If the operation was completed + * \retval STATUS_BUSY If the operation was not completed, + * due to the USART module being busy + * \retval STATUS_ERR_BAD_FORMAT If the operation was not completed, + * due to configuration mismatch between USART + * and the sender + * \retval STATUS_ERR_BAD_OVERFLOW If the operation was not completed, + * due to the baudrate being too low or the + * system frequency being too high + * \retval STATUS_ERR_BAD_DATA If the operation was not completed, due to + * data being corrupted + * \retval STATUS_ERR_DENIED If the receiver is not enabled + */ +enum status_code usart_read_wait( + struct usart_module *const module, + uint16_t *const rx_data) +{ + /* Sanity check arguments */ + Assert(module); + Assert(module->hw); + + /* Error variable */ + uint8_t error_code; + + /* Get a pointer to the hardware module instance */ + SercomUsart *const usart_hw = &(module->hw->USART); + + /* Check that the receiver is enabled */ + if (!(module->receiver_enabled)) { + return STATUS_ERR_DENIED; + } + +#if USART_CALLBACK_MODE == true + /* Check if the USART is busy doing asynchronous operation. */ + if (module->remaining_rx_buffer_length > 0) { + return STATUS_BUSY; + } +#endif + + /* Check if USART has new data */ + if (!(usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_RXC)) { + /* Return error code */ + return STATUS_BUSY; + } + + /* Read out the status code and mask away all but the 3 LSBs*/ + error_code = (uint8_t)(usart_hw->STATUS.reg & SERCOM_USART_STATUS_MASK); + + /* Check if an error has occurred during the receiving */ + if (error_code) { + /* Check which error occurred */ + if (error_code & SERCOM_USART_STATUS_FERR) { + /* Clear flag by writing a 1 to it and + * return with an error code */ + usart_hw->STATUS.reg = SERCOM_USART_STATUS_FERR; + + return STATUS_ERR_BAD_FORMAT; + } else if (error_code & SERCOM_USART_STATUS_BUFOVF) { + /* Clear flag by writing a 1 to it and + * return with an error code */ + usart_hw->STATUS.reg = SERCOM_USART_STATUS_BUFOVF; + + return STATUS_ERR_OVERFLOW; + } else if (error_code & SERCOM_USART_STATUS_PERR) { + /* Clear flag by writing a 1 to it and + * return with an error code */ + usart_hw->STATUS.reg = SERCOM_USART_STATUS_PERR; + + return STATUS_ERR_BAD_DATA; + } +#ifdef FEATURE_USART_LIN_SLAVE + else if (error_code & SERCOM_USART_STATUS_ISF) { + /* Clear flag by writing 1 to it and + * return with an error code */ + usart_hw->STATUS.reg = SERCOM_USART_STATUS_ISF; + + return STATUS_ERR_PROTOCOL; + } +#endif +#ifdef FEATURE_USART_COLLISION_DECTION + else if (error_code & SERCOM_USART_STATUS_COLL) { + /* Clear flag by writing 1 to it + * return with an error code */ + usart_hw->STATUS.reg = SERCOM_USART_STATUS_COLL; + + return STATUS_ERR_PACKET_COLLISION; + } +#endif + } + + /* Read data from USART module */ + *rx_data = usart_hw->DATA.reg; + + return STATUS_OK; +} + +/** + * \brief Transmit a buffer of characters via the USART + * + * This blocking function will transmit a block of \c length characters + * via the USART. + * + * \note Using this function in combination with the interrupt (\c _job) functions is + * not recommended as it has no functionality to check if there is an + * ongoing interrupt driven operation running or not. + * + * \param[in] module Pointer to USART software instance struct + * \param[in] tx_data Pointer to data to transmit + * \param[in] length Number of characters to transmit + * + * \note If using 9-bit data, the array that *tx_data point to should be defined + * as uint16_t array and should be casted to uint8_t* pointer. Because it + * is an address pointer, the highest byte is not discarded. For example: + * \code + #define TX_LEN 3 + uint16_t tx_buf[TX_LEN] = {0x0111, 0x0022, 0x0133}; + usart_write_buffer_wait(&module, (uint8_t*)tx_buf, TX_LEN); + \endcode + * + * \return Status of the operation. + * \retval STATUS_OK If operation was completed + * \retval STATUS_ERR_INVALID_ARG If operation was not completed, due to invalid + * arguments + * \retval STATUS_ERR_TIMEOUT If operation was not completed, due to USART + * module timing out + * \retval STATUS_ERR_DENIED If the transmitter is not enabled + */ +enum status_code usart_write_buffer_wait( + struct usart_module *const module, + const uint8_t *tx_data, + uint16_t length) +{ + /* Sanity check arguments */ + Assert(module); + Assert(module->hw); + + /* Check if the buffer length is valid */ + if (length == 0) { + return STATUS_ERR_INVALID_ARG; + } + + /* Check that the transmitter is enabled */ + if (!(module->transmitter_enabled)) { + return STATUS_ERR_DENIED; + } + + /* Get a pointer to the hardware module instance */ + SercomUsart *const usart_hw = &(module->hw->USART); + + uint16_t tx_pos = 0; + + /* Blocks while buffer is being transferred */ + while (length--) { + /* Wait for the USART to be ready for new data and abort + * operation if it doesn't get ready within the timeout*/ + for (uint32_t i = 0; i <= USART_TIMEOUT; i++) { + if (usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_DRE) { + break; + } else if (i == USART_TIMEOUT) { + return STATUS_ERR_TIMEOUT; + } + } + + /* Data to send is at least 8 bits long */ + uint16_t data_to_send = tx_data[tx_pos++]; + + /* Check if the character size exceeds 8 bit */ + if (module->character_size == USART_CHARACTER_SIZE_9BIT) { + data_to_send |= (tx_data[tx_pos++] << 8); + } + + /* Send the data through the USART module */ + usart_write_wait(module, data_to_send); + } + + /* Wait until Transmit is complete or timeout */ + for (uint32_t i = 0; i <= USART_TIMEOUT; i++) { + if (usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_TXC) { + break; + } else if (i == USART_TIMEOUT) { + return STATUS_ERR_TIMEOUT; + } + } + + return STATUS_OK; +} + +/** + * \brief Receive a buffer of \c length characters via the USART + * + * This blocking function will receive a block of \c length characters + * via the USART. + * + * \note Using this function in combination with the interrupt (\c *_job) + * functions is not recommended as it has no functionality to check if + * there is an ongoing interrupt driven operation running or not. + * + * \param[in] module Pointer to USART software instance struct + * \param[out] rx_data Pointer to receive buffer + * \param[in] length Number of characters to receive + * + * \note If using 9-bit data, the array that *rx_data point to should be defined + * as uint16_t array and should be casted to uint8_t* pointer. Because it + * is an address pointer, the highest byte is not discarded. For example: + * \code + #define RX_LEN 3 + uint16_t rx_buf[RX_LEN] = {0x0,}; + usart_read_buffer_wait(&module, (uint8_t*)rx_buf, RX_LEN); + \endcode + * + * \return Status of the operation. + * \retval STATUS_OK If operation was completed + * \retval STATUS_ERR_INVALID_ARG If operation was not completed, due to an + * invalid argument being supplied + * \retval STATUS_ERR_TIMEOUT If operation was not completed, due + * to USART module timing out + * \retval STATUS_ERR_BAD_FORMAT If the operation was not completed, + * due to a configuration mismatch + * between USART and the sender + * \retval STATUS_ERR_BAD_OVERFLOW If the operation was not completed, + * due to the baudrate being too low or the + * system frequency being too high + * \retval STATUS_ERR_BAD_DATA If the operation was not completed, due + * to data being corrupted + * \retval STATUS_ERR_DENIED If the receiver is not enabled + */ +enum status_code usart_read_buffer_wait( + struct usart_module *const module, + uint8_t *rx_data, + uint16_t length) +{ + /* Sanity check arguments */ + Assert(module); + Assert(module->hw); + + /* Check if the buffer length is valid */ + if (length == 0) { + return STATUS_ERR_INVALID_ARG; + } + + /* Check that the receiver is enabled */ + if (!(module->receiver_enabled)) { + return STATUS_ERR_DENIED; + } + + /* Get a pointer to the hardware module instance */ + SercomUsart *const usart_hw = &(module->hw->USART); + + uint16_t rx_pos = 0; + + /* Blocks while buffer is being received */ + while (length--) { + /* Wait for the USART to have new data and abort operation if it + * doesn't get ready within the timeout*/ + for (uint32_t i = 0; i <= USART_TIMEOUT; i++) { + if (usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_RXC) { + break; + } else if (i == USART_TIMEOUT) { + return STATUS_ERR_TIMEOUT; + } + } + + enum status_code retval; + uint16_t received_data = 0; + + retval = usart_read_wait(module, &received_data); + + if (retval != STATUS_OK) { + /* Overflow, abort */ + return retval; + } + + /* Read value will be at least 8-bits long */ + rx_data[rx_pos++] = received_data; + + /* If 9-bit data, write next received byte to the buffer */ + if (module->character_size == USART_CHARACTER_SIZE_9BIT) { + rx_data[rx_pos++] = (received_data >> 8); + } + } + + return STATUS_OK; +} diff --git a/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/drivers/sercom/usart/usart.h b/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/drivers/sercom/usart/usart.h new file mode 100644 index 0000000..9b8070b --- /dev/null +++ b/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/drivers/sercom/usart/usart.h @@ -0,0 +1,1589 @@ +/** + * + * \file + * + * \brief SAM SERCOM USART Driver + * + * Copyright (c) 2012-2018 Microchip Technology Inc. and its subsidiaries. + * + * \asf_license_start + * + * \page License + * + * Subject to your compliance with these terms, you may use Microchip + * software and any derivatives exclusively with Microchip products. + * It is your responsibility to comply with third party license terms applicable + * to your use of third party software (including open source software) that + * may accompany Microchip software. + * + * THIS SOFTWARE IS SUPPLIED BY MICROCHIP "AS IS". NO WARRANTIES, + * WHETHER EXPRESS, IMPLIED OR STATUTORY, APPLY TO THIS SOFTWARE, + * INCLUDING ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, + * AND FITNESS FOR A PARTICULAR PURPOSE. IN NO EVENT WILL MICROCHIP BE + * LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL OR CONSEQUENTIAL + * LOSS, DAMAGE, COST OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE + * SOFTWARE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE + * POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT + * ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY + * RELATED TO THIS SOFTWARE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, + * THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THIS SOFTWARE. + * + * \asf_license_stop + * + */ +/* + * Support and FAQ: visit Microchip Support + */ +#ifndef USART_H_INCLUDED +#define USART_H_INCLUDED + +/** + * \defgroup asfdoc_sam0_sercom_usart_group SAM Serial USART (SERCOM USART) Driver + * + * This driver for Atmel® | SMART ARM®-based microcontrollers provides + * an interface for the configuration and management of the SERCOM module in + * its USART mode to transfer or receive USART data frames. The following driver + * API modes are covered by this manual: + * + * - Polled APIs + * \if USART_CALLBACK_MODE + * - Callback APIs + * \endif + * + * The following peripheral is used by this module: + * - SERCOM (Serial Communication Interface) + * + * The following devices can use this module: + * - Atmel | SMART SAM D20/D21 + * - Atmel | SMART SAM R21 + * - Atmel | SMART SAM D09/D10/D11 + * - Atmel | SMART SAM D10/D11 + * - Atmel | SMART SAM L21/L22 + * - Atmel | SMART SAM DA1 + * - Atmel | SMART SAM C20/C21 + * - Atmel | SMART SAM HA1 + * - Atmel | SMART SAM R30 + * - Atmel | SMART SAM R34 + * - Atmel | SMART SAM R35 + * + * The outline of this documentation is as follows: + * - \ref asfdoc_sam0_sercom_usart_prerequisites + * - \ref asfdoc_sam0_sercom_usart_overview + * - \ref asfdoc_sam0_sercom_usart_special_considerations + * - \ref asfdoc_sam0_sercom_usart_extra_info + * - \ref asfdoc_sam0_sercom_usart_examples + * - \ref asfdoc_sam0_sercom_usart_api_overview + * + * \section asfdoc_sam0_sercom_usart_prerequisites Prerequisites + * + * To use the USART you need to have a GCLK generator enabled and running + * that can be used as the SERCOM clock source. This can either be configured + * in conf_clocks.h or by using the system clock driver. + * + * \section asfdoc_sam0_sercom_usart_overview Module Overview + * + * This driver will use one (or more) SERCOM interface(s) in the system + * and configure it to run as a USART interface in either synchronous + * or asynchronous mode. + * + * \subsection asfdoc_sam0_sercom_usart_features Driver Feature Macro Definition + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + *
    Driver Feature MacroSupported devices
    FEATURE_USART_SYNC_SCHEME_V2SAM D21/R21/D09/D10/D11/L21/L22/DA1/C20/C21/R30/R34/R35
    FEATURE_USART_OVER_SAMPLESAM D21/R21/D09/D10/D11/L21/L22/DA1/C20/C21/R30/R34/R35
    FEATURE_USART_HARDWARE_FLOW_CONTROLSAM D21/R21/D09/D10/D11/L21/L22/DA1/C20/C21/R30/R34/R35
    FEATURE_USART_IRDASAM D21/R21/D09/D10/D11/L21/L22/DA1/C20/C21/R30/R34/R35
    FEATURE_USART_LIN_SLAVESAM D21/R21/D09/D10/D11/L21/L22/DA1/C20/C21/R30/R34/R35
    FEATURE_USART_COLLISION_DECTIONSAM D21/R21/D09/D10/D11/L21/L22/DA1/C20/C21/R30/R34/R35
    FEATURE_USART_START_FRAME_DECTIONSAM D21/R21/D09/D10/D11/L21/L22/DA1/C20/C21/R30/R34/R35
    FEATURE_USART_IMMEDIATE_BUFFER_OVERFLOW_NOTIFICATIONSAM D21/R21/D09/D10/D11/L21/L22/DA1/C20/C21/R30/R34/R35
    FEATURE_USART_RS485SAM C20/C21
    FEATURE_USART_LIN_MASTERSAM L22/C20/C21
    + * \note The specific features are only available in the driver when the + * selected device supports those features. + * + * \subsection asfdoc_sam0_sercom_usart_overview_frame_format Frame Format + * + * Communication is based on frames, where the frame format can be customized + * to accommodate a wide range of standards. A frame consists of a start bit, + * a number of data bits, an optional parity bit for error detection as well + * as a configurable length stop bit(s) - see + * \ref asfdoc_sam0_sercom_usart_frame_diagram "the figure below". + * \ref asfdoc_sam0_sercom_usart_frame_params "The table below" shows the + * available parameters you can change in a frame. + * + * \anchor asfdoc_sam0_sercom_usart_frame_params + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + *
    USART Frame Parameters
    ParameterOptions
    Start bit1
    Data bits5, 6, 7, 8, 9
    Parity bitNone, Even, Odd
    Stop bits1, 2
    + * + * \anchor asfdoc_sam0_sercom_usart_frame_diagram + * \image html usart_frame.svg "USART Frame Overview" width=100% + * + * \subsection asfdoc_sam0_sercom_usart_overview_sync Synchronous Mode + * + * In synchronous mode a dedicated clock line is provided; either by the USART + * itself if in master mode, or by an external master if in slave mode. + * Maximum transmission speed is the same as the GCLK clocking the USART + * peripheral when in slave mode, and the GCLK divided by two if in + * master mode. In synchronous mode the interface needs three lines to + * communicate: + * - TX (Transmit pin) + * - RX (Receive pin) + * - XCK (Clock pin) + * + * \subsubsection asfdoc_sam0_sercom_usart_overview_sync_sampling Data Sampling + * In synchronous mode the data is sampled on either the rising or falling edge + * of the clock signal. This is configured by setting the clock polarity in the + * configuration struct. + * + * \subsection asfdoc_sam0_sercom_usart_overview_async Asynchronous Mode + * + * In asynchronous mode no dedicated clock line is used, and the communication + * is based on matching the clock speed on the transmitter and receiver. The + * clock is generated from the internal SERCOM baudrate generator, and the + * frames are synchronized by using the frame start bits. Maximum transmission + * speed is limited to the SERCOM GCLK divided by 16. + * In asynchronous mode the interface only needs two lines to communicate: + * - TX (Transmit pin) + * - RX (Receive pin) + * + * \subsubsection asfdoc_sam0_sercom_usart_overview_async_clock_matching Transmitter/receiver Clock Matching + * + * For successful transmit and receive using the asynchronous mode the receiver + * and transmitter clocks needs to be closely matched. When receiving a frame + * that does not match the selected baudrate closely enough the receiver will + * be unable to synchronize the frame(s), and garbage transmissions will + * result. + * + * \subsection asfdoc_sam0_sercom_usart_parity Parity + * Parity can be enabled to detect if a transmission was in error. This is done + * by counting the number of "1" bits in the frame. When using even parity the + * parity bit will be set if the total number of "1"s in the frame are an even + * number. If using odd parity the parity bit will be set if the total number + * of "1"s are odd. + * + * When receiving a character the receiver will count the number of "1"s in the + * frame and give an error if the received frame and parity bit disagree. + * + * \subsection asfdoc_sam0_sercom_usart_overview_pin_configuration GPIO Configuration + * + * The SERCOM module has four internal pads; the RX pin can be placed freely on + * any one of the four pads, and the TX and XCK pins have two predefined + * positions that can be selected as a pair. The pads can then be routed to an + * external GPIO pin using the normal pin multiplexing scheme on the SAM. + * + * \section asfdoc_sam0_sercom_usart_special_considerations Special Considerations + * + * \if USART_CALLBACK_MODE + * Never execute large portions of code in the callbacks. These + * are run from the interrupt routine, and thus having long callbacks will + * keep the processor in the interrupt handler for an equally long time. + * A common way to handle this is to use global flags signaling the + * main application that an interrupt event has happened, and only do the + * minimal needed processing in the callback. + * \else + * No special considerations. + * \endif + * + * \section asfdoc_sam0_sercom_usart_extra_info Extra Information + * + * For extra information, see \ref asfdoc_sam0_sercom_usart_extra. This includes: + * - \ref asfdoc_sam0_sercom_usart_extra_acronyms + * - \ref asfdoc_sam0_sercom_usart_extra_dependencies + * - \ref asfdoc_sam0_sercom_usart_extra_errata + * - \ref asfdoc_sam0_sercom_usart_extra_history + * + * \section asfdoc_sam0_sercom_usart_examples Examples + * + * For a list of examples related to this driver, see + * \ref asfdoc_sam0_sercom_usart_exqsg. + * + * \section asfdoc_sam0_sercom_usart_api_overview API Overview + * @{ + */ + +#include +#include +#include + +#if USART_CALLBACK_MODE == true +# include +#endif + +#ifdef __cplusplus +extern "C" { +#endif + +/** + * \name Driver Feature Definition + * Define SERCOM USART features set according to different device family. + * @{ + */ + +#if (SAMD21) || (SAMR21) || (SAMD09) || (SAMD10) || (SAMD11) || \ + (SAML21) || (SAML22) || (SAMDA1) || (SAMC20) || (SAMC21) || \ + (SAMR30) || (SAMHA1) || (SAMHA0) || (SAMR34) || (SAMR35) || defined(__DOXYGEN__) +/** USART sync scheme version 2. */ +# define FEATURE_USART_SYNC_SCHEME_V2 +/** USART oversampling. */ +# define FEATURE_USART_OVER_SAMPLE +/** USART hardware control flow. */ +# define FEATURE_USART_HARDWARE_FLOW_CONTROL +/** IrDA mode. */ +# define FEATURE_USART_IRDA +/** LIN slave mode. */ +# define FEATURE_USART_LIN_SLAVE +/** USART collision detection. */ +# define FEATURE_USART_COLLISION_DECTION +/** USART start frame detection. */ +# define FEATURE_USART_START_FRAME_DECTION +/** USART start buffer overflow notification. */ +# define FEATURE_USART_IMMEDIATE_BUFFER_OVERFLOW_NOTIFICATION +#endif + +#if (SAML22) || defined(__DOXYGEN__) +/** ISO7816 for smart card interfacing. */ +#define FEATURE_USART_ISO7816 +#endif +#if (SAMC20) || (SAMC21) || defined(__DOXYGEN__) +/** LIN master mode. */ +#define FEATURE_USART_LIN_MASTER +#endif +#if (SAML22) || (SAMC20) || (SAMC21) || defined(__DOXYGEN__) +/** RS485 mode. */ +# define FEATURE_USART_RS485 +#endif +/*@}*/ + +#ifdef FEATURE_USART_LIN_MASTER +/** + * \brief LIN node type + * + * LIN node type. + */ +enum lin_node_type { + /** LIN master mode */ + LIN_MASTER_NODE = SERCOM_USART_CTRLA_FORM(0x02), + /** LIN slave mode */ + LIN_SLAVE_NODE = SERCOM_USART_CTRLA_FORM(0x04), + /** Neither LIN master nor LIN slave mode */ + LIN_INVALID_MODE = SERCOM_USART_CTRLA_FORM(0x00), +}; + +/** + * \brief LIN master command enum + * + * LIN master command enum. + */ +enum lin_master_cmd { + /** LIN master software control transmission command */ + LIN_MASTER_SOFTWARE_CONTROL_TRANSMIT_CMD = SERCOM_USART_CTRLB_LINCMD(0x01), + /** LIN master automatically transmission command */ + LIN_MASTER_AUTO_TRANSMIT_CMD = SERCOM_USART_CTRLB_LINCMD(0x02), +}; + +/** + * \brief LIN master header delay + * + * LIN master header delay between break and sync transmission, + * and between the sync and identifier (ID) fields. + * This field is only valid when using automatically transmission command + */ +enum lin_master_header_delay { + /** Delay between break and sync transmission is 1 bit time. + Delay between sync and ID transmission is 1 bit time. */ + LIN_MASTER_HEADER_DELAY_0 = SERCOM_USART_CTRLC_HDRDLY(0x0), + /** Delay between break and sync transmission is 4 bit time. + Delay between sync and ID transmission is 4 bit time. */ + LIN_MASTER_HEADER_DELAY_1 = SERCOM_USART_CTRLC_HDRDLY(0x01), + /** Delay between break and sync transmission is 8 bit time. + Delay between sync and ID transmission is 4 bit time. */ + LIN_MASTER_HEADER_DELAY_2 = SERCOM_USART_CTRLC_HDRDLY(0x02), + /** Delay between break and sync transmission is 14 bit time. + Delay between sync and ID transmission is 4 bit time. */ + LIN_MASTER_HEADER_DELAY_3 = SERCOM_USART_CTRLC_HDRDLY(0x03), +}; + +/** + * \brief LIN master break length + * + * Length of the break field transmitted when in LIN master mode + */ +enum lin_master_break_length { + /** Break field transmission is 13 bit times */ + LIN_MASTER_BREAK_LENGTH_13_BIT = SERCOM_USART_CTRLC_BRKLEN(0x0), + /** Break field transmission is 17 bit times */ + LIN_MASTER_BREAK_LENGTH_17_BIT = SERCOM_USART_CTRLC_BRKLEN(0x1), + /** Break field transmission is 21 bit times */ + LIN_MASTER_BREAK_LENGTH_21_BIT = SERCOM_USART_CTRLC_BRKLEN(0x2), + /** Break field transmission is 26 bit times */ + LIN_MASTER_BREAK_LENGTH_26_BIT = SERCOM_USART_CTRLC_BRKLEN(0x3), +}; +#endif +#ifdef FEATURE_USART_ISO7816 +/** + * \brief ISO7816 protocol type + * + * ISO7816 protocol type. + */ +enum iso7816_protocol_type { + /** ISO7816 protocol type 0 */ + ISO7816_PROTOCOL_T_0 = SERCOM_USART_CTRLA_CMODE, + /** ISO7816 protocol type 1 */ + ISO7816_PROTOCOL_T_1 = (0x0ul << SERCOM_USART_CTRLA_CMODE_Pos), +}; + +/** + * \brief ISO7816 guard time + * + * The value of ISO7816 guard time. + */ +enum iso7816_guard_time { + /** The guard time is 2-bit times */ + ISO7816_GUARD_TIME_2_BIT = 2, + /** The guard time is 3-bit times */ + ISO7816_GUARD_TIME_3_BIT, + /** The guard time is 4-bit times */ + ISO7816_GUARD_TIME_4_BIT, + /** The guard time is 5-bit times */ + ISO7816_GUARD_TIME_5_BIT, + /** The guard time is 6-bit times */ + ISO7816_GUARD_TIME_6_BIT, + /** The guard time is 7-bit times */ + ISO7816_GUARD_TIME_7_BIT, +}; + +/** + * \brief ISO7816 receive NACK inhibit + * + * The value of ISO7816 receive NACK inhibit. + */ +enum iso7816_inhibit_nack { + /** The NACK is generated */ + ISO7816_INHIBIT_NACK_DISABLE = (0x0ul << SERCOM_USART_CTRLC_INACK_Pos), + /** The NACK is not generated */ + ISO7816_INHIBIT_NACK_ENABLE = SERCOM_USART_CTRLC_INACK, +}; + +/** + * \brief ISO7816 disable successive receive NACK + * + * The value of ISO7816 disable successive receive NACK. + */ +enum iso7816_successive_recv_nack { + /** The successive receive NACK is enable. */ + ISO7816_SUCCESSIVE_RECV_NACK_DISABLE = (0x0ul << SERCOM_USART_CTRLC_INACK_Pos), + /** The successive receive NACK is disable. */ + ISO7816_SUCCESSIVE_RECV_NACK_ENABLE = SERCOM_USART_CTRLC_DSNACK, +}; + +/** + * \brief ISO7816 configuration struct + * + * ISO7816 configuration structure. + */ +struct iso7816_config_t { + /* ISO7816 mode enable */ + bool enabled; + /** ISO7816 protocol type */ + enum iso7816_protocol_type protocol_t; + /** Enable inverse transmission and reception */ + bool enable_inverse; + /** Guard time, which lasts two bit times */ + enum iso7816_guard_time guard_time; + /** + * Inhibit Non Acknowledge: + * - 0: the NACK is generated; + * - 1: the NACK is not generated. + */ + enum iso7816_inhibit_nack inhibit_nack; + /** + * Disable successive NACKs. + * - 0: NACK is sent on the ISO line as soon as a parity error occurs + * in the received character. Successive parity errors are counted up to + * the value in the max_iterations field. These parity errors generate + * a NACK on the ISO line. As soon as this value is reached, no additional + * NACK is sent on the ISO line. The ITERATION flag is asserted. + */ + enum iso7816_successive_recv_nack successive_recv_nack; + /* Max number of repetitions */ + uint32_t max_iterations; +}; +#endif + +#ifndef PINMUX_DEFAULT +/** Default pinmux */ +# define PINMUX_DEFAULT 0 +#endif + +#ifndef PINMUX_UNUSED +/** Unused pinmux */ +# define PINMUX_UNUSED 0xFFFFFFFF +#endif + +#ifndef USART_TIMEOUT +/** USART timeout value */ +# define USART_TIMEOUT 0xFFFF +#endif + +#if USART_CALLBACK_MODE == true +/** + * \brief USART callback enum + * + * Callbacks for the Asynchronous USART driver. + */ +enum usart_callback { + /** Callback for buffer transmitted */ + USART_CALLBACK_BUFFER_TRANSMITTED, + /** Callback for buffer received */ + USART_CALLBACK_BUFFER_RECEIVED, + /** Callback for error */ + USART_CALLBACK_ERROR, +#ifdef FEATURE_USART_LIN_SLAVE + /** Callback for break character is received */ + USART_CALLBACK_BREAK_RECEIVED, +#endif +#ifdef FEATURE_USART_HARDWARE_FLOW_CONTROL + /** Callback for a change is detected on the CTS pin */ + USART_CALLBACK_CTS_INPUT_CHANGE, +#endif +#ifdef FEATURE_USART_START_FRAME_DECTION + /** Callback for a start condition is detected on the RxD line */ + USART_CALLBACK_START_RECEIVED, +#endif +# if !defined(__DOXYGEN__) + /** Number of available callbacks */ + USART_CALLBACK_N, +# endif +}; +#endif + +/** + * \brief USART Data Order enum + * + * The data order decides which MSB or LSB is shifted out first when data is + * transferred. + */ +enum usart_dataorder { + /** The MSB will be shifted out first during transmission, + * and shifted in first during reception */ + USART_DATAORDER_MSB = 0, + /** The LSB will be shifted out first during transmission, + * and shifted in first during reception */ + USART_DATAORDER_LSB = SERCOM_USART_CTRLA_DORD, +}; + +/** + * \brief USART Transfer mode enum + * + * Select USART transfer mode. + */ +enum usart_transfer_mode { + /** Transfer of data is done synchronously */ + USART_TRANSFER_SYNCHRONOUSLY = (SERCOM_USART_CTRLA_CMODE), + /** Transfer of data is done asynchronously */ + USART_TRANSFER_ASYNCHRONOUSLY = (0x0ul << SERCOM_USART_CTRLA_CMODE_Pos), +}; + +/** + * \brief USART Parity enum + * + * Select parity USART parity mode. + */ +enum usart_parity { + /** For odd parity checking, the parity bit will be set if number of + * ones being transferred is even */ + USART_PARITY_ODD = SERCOM_USART_CTRLB_PMODE, + + /** For even parity checking, the parity bit will be set if number of + * ones being received is odd */ + USART_PARITY_EVEN = 0, + + /** No parity checking will be executed, and there will be no parity bit + * in the received frame */ + USART_PARITY_NONE = 0xFF, +}; + +/** + * \brief USART signal MUX settings + * + * Set the functionality of the SERCOM pins. + * + * See \ref asfdoc_sam0_sercom_usart_mux_settings for a description of the + * various MUX setting options. + */ +enum usart_signal_mux_settings { +#ifdef FEATURE_USART_HARDWARE_FLOW_CONTROL + /** MUX setting RX_0_TX_0_XCK_1 */ + USART_RX_0_TX_0_XCK_1 = (SERCOM_USART_CTRLA_RXPO(0) | SERCOM_USART_CTRLA_TXPO(0)), + /** MUX setting RX_0_TX_2_XCK_3 */ + USART_RX_0_TX_2_XCK_3 = (SERCOM_USART_CTRLA_RXPO(0) | SERCOM_USART_CTRLA_TXPO(1)), + /** MUX setting USART_RX_0_TX_0_RTS_2_CTS_3 */ + USART_RX_0_TX_0_RTS_2_CTS_3 = (SERCOM_USART_CTRLA_RXPO(0) | SERCOM_USART_CTRLA_TXPO(2)), + /** MUX setting RX_1_TX_0_XCK_1 */ + USART_RX_1_TX_0_XCK_1 = (SERCOM_USART_CTRLA_RXPO(1) | SERCOM_USART_CTRLA_TXPO(0)), + /** MUX setting RX_1_TX_2_XCK_3 */ + USART_RX_1_TX_2_XCK_3 = (SERCOM_USART_CTRLA_RXPO(1) | SERCOM_USART_CTRLA_TXPO(1)), + /** MUX setting USART_RX_1_TX_0_RTS_2_CTS_3 */ + USART_RX_1_TX_0_RTS_2_CTS_3 = (SERCOM_USART_CTRLA_RXPO(1) | SERCOM_USART_CTRLA_TXPO(2)), + /** MUX setting RX_2_TX_0_XCK_1 */ + USART_RX_2_TX_0_XCK_1 = (SERCOM_USART_CTRLA_RXPO(2) | SERCOM_USART_CTRLA_TXPO(0)), + /** MUX setting RX_2_TX_2_XCK_3 */ + USART_RX_2_TX_2_XCK_3 = (SERCOM_USART_CTRLA_RXPO(2) | SERCOM_USART_CTRLA_TXPO(1)), + /** MUX setting USART_RX_2_TX_0_RTS_2_CTS_3 */ + USART_RX_2_TX_0_RTS_2_CTS_3 = (SERCOM_USART_CTRLA_RXPO(2) | SERCOM_USART_CTRLA_TXPO(2)), + /** MUX setting RX_3_TX_0_XCK_1 */ + USART_RX_3_TX_0_XCK_1 = (SERCOM_USART_CTRLA_RXPO(3) | SERCOM_USART_CTRLA_TXPO(0)), + /** MUX setting RX_3_TX_2_XCK_3 */ + USART_RX_3_TX_2_XCK_3 = (SERCOM_USART_CTRLA_RXPO(3) | SERCOM_USART_CTRLA_TXPO(1)), + /** MUX setting USART_RX_3_TX_0_RTS_2_CTS_3 */ + USART_RX_3_TX_0_RTS_2_CTS_3 = (SERCOM_USART_CTRLA_RXPO(3) | SERCOM_USART_CTRLA_TXPO(2)), +#ifdef FEATURE_USART_RS485 + /** MUX setting USART_RX_0_TX_0_XCK_1_TE_2 */ + USART_RX_0_TX_0_XCK_1_TE_2 = (SERCOM_USART_CTRLA_RXPO(0) | SERCOM_USART_CTRLA_TXPO(3)), + /** MUX setting USART_RX_1_TX_0_XCK_1_TE_2 */ + USART_RX_1_TX_0_XCK_1_TE_2 = (SERCOM_USART_CTRLA_RXPO(1) | SERCOM_USART_CTRLA_TXPO(3)), + /** MUX setting USART_RX_2_TX_0_XCK_1_TE_2 */ + USART_RX_2_TX_0_XCK_1_TE_2 = (SERCOM_USART_CTRLA_RXPO(2) | SERCOM_USART_CTRLA_TXPO(3)), + /** MUX setting USART_RX_3_TX_0_XCK_1_TE_2 */ + USART_RX_3_TX_0_XCK_1_TE_2 = (SERCOM_USART_CTRLA_RXPO(3) | SERCOM_USART_CTRLA_TXPO(3)), +#endif +#else + /** MUX setting RX_0_TX_0_XCK_1 */ + USART_RX_0_TX_0_XCK_1 = (SERCOM_USART_CTRLA_RXPO(0)), + /** MUX setting RX_0_TX_2_XCK_3 */ + USART_RX_0_TX_2_XCK_3 = (SERCOM_USART_CTRLA_RXPO(0) | SERCOM_USART_CTRLA_TXPO), + /** MUX setting RX_1_TX_0_XCK_1 */ + USART_RX_1_TX_0_XCK_1 = (SERCOM_USART_CTRLA_RXPO(1)), + /** MUX setting RX_1_TX_2_XCK_3 */ + USART_RX_1_TX_2_XCK_3 = (SERCOM_USART_CTRLA_RXPO(1) | SERCOM_USART_CTRLA_TXPO), + /** MUX setting RX_2_TX_0_XCK_1 */ + USART_RX_2_TX_0_XCK_1 = (SERCOM_USART_CTRLA_RXPO(2)), + /** MUX setting RX_2_TX_2_XCK_3 */ + USART_RX_2_TX_2_XCK_3 = (SERCOM_USART_CTRLA_RXPO(2) | SERCOM_USART_CTRLA_TXPO), + /** MUX setting RX_3_TX_0_XCK_1 */ + USART_RX_3_TX_0_XCK_1 = (SERCOM_USART_CTRLA_RXPO(3)), + /** MUX setting RX_3_TX_2_XCK_3 */ + USART_RX_3_TX_2_XCK_3 = (SERCOM_USART_CTRLA_RXPO(3) | SERCOM_USART_CTRLA_TXPO), +#endif +}; + +/** + * \brief USART Stop Bits enum + * + * Number of stop bits for a frame. + */ +enum usart_stopbits { + /** Each transferred frame contains one stop bit */ + USART_STOPBITS_1 = 0, + /** Each transferred frame contains two stop bits */ + USART_STOPBITS_2 = SERCOM_USART_CTRLB_SBMODE, +}; + +/** + * \brief USART Character Size + * + * Number of bits for the character sent in a frame. + */ +enum usart_character_size { + /** The char being sent in a frame is five bits long */ + USART_CHARACTER_SIZE_5BIT = SERCOM_USART_CTRLB_CHSIZE(5), + /** The char being sent in a frame is six bits long */ + USART_CHARACTER_SIZE_6BIT = SERCOM_USART_CTRLB_CHSIZE(6), + /** The char being sent in a frame is seven bits long */ + USART_CHARACTER_SIZE_7BIT = SERCOM_USART_CTRLB_CHSIZE(7), + /** The char being sent in a frame is eight bits long */ + USART_CHARACTER_SIZE_8BIT = SERCOM_USART_CTRLB_CHSIZE(0), + /** The char being sent in a frame is nine bits long */ + USART_CHARACTER_SIZE_9BIT = SERCOM_USART_CTRLB_CHSIZE(1), +}; + +#ifdef FEATURE_USART_OVER_SAMPLE +/** + * \brief USART Sample Rate + * + * The value of sample rate and baudrate generation mode. + */ +enum usart_sample_rate { + /** 16x over-sampling using arithmetic baudrate generation */ + USART_SAMPLE_RATE_16X_ARITHMETIC = SERCOM_USART_CTRLA_SAMPR(0), + /** 16x over-sampling using fractional baudrate generation */ + USART_SAMPLE_RATE_16X_FRACTIONAL = SERCOM_USART_CTRLA_SAMPR(1), + /** 8x over-sampling using arithmetic baudrate generation */ + USART_SAMPLE_RATE_8X_ARITHMETIC = SERCOM_USART_CTRLA_SAMPR(2), + /** 8x over-sampling using fractional baudrate generation */ + USART_SAMPLE_RATE_8X_FRACTIONAL = SERCOM_USART_CTRLA_SAMPR(3), + /** 3x over-sampling using arithmetic baudrate generation */ + USART_SAMPLE_RATE_3X_ARITHMETIC = SERCOM_USART_CTRLA_SAMPR(4), +}; + +/** + * \brief USART Sample Adjustment + * + * The value of sample number used for majority voting. + */ +enum usart_sample_adjustment { + /** The first, middle and last sample number used for majority voting is 7-8-9 */ + USART_SAMPLE_ADJUSTMENT_7_8_9 = SERCOM_USART_CTRLA_SAMPA(0), + /** The first, middle and last sample number used for majority voting is 9-10-11 */ + USART_SAMPLE_ADJUSTMENT_9_10_11 = SERCOM_USART_CTRLA_SAMPA(1), + /** The first, middle and last sample number used for majority voting is 11-12-13 */ + USART_SAMPLE_ADJUSTMENT_11_12_13 = SERCOM_USART_CTRLA_SAMPA(2), + /** The first, middle and last sample number used for majority voting is 13-14-15 */ + USART_SAMPLE_ADJUSTMENT_13_14_15 = SERCOM_USART_CTRLA_SAMPA(3), +}; +#endif + +#ifdef FEATURE_USART_RS485 +/** + * \brief RS485 Guard Time + * + * The value of RS485 guard time. + */ +enum rs485_guard_time { + /** The guard time is 0-bit time */ + RS485_GUARD_TIME_0_BIT = 0, + /** The guard time is 1-bit time */ + RS485_GUARD_TIME_1_BIT, + /** The guard time is 2-bit times */ + RS485_GUARD_TIME_2_BIT, + /** The guard time is 3-bit times */ + RS485_GUARD_TIME_3_BIT, + /** The guard time is 4-bit times */ + RS485_GUARD_TIME_4_BIT, + /** The guard time is 5-bit times */ + RS485_GUARD_TIME_5_BIT, + /** The guard time is 6-bit times */ + RS485_GUARD_TIME_6_BIT, + /** The guard time is 7-bit times */ + RS485_GUARD_TIME_7_BIT, +}; +#endif + +/** + * \brief USART Transceiver + * + * Select Receiver or Transmitter. + */ +enum usart_transceiver_type { + /** The parameter is for the Receiver */ + USART_TRANSCEIVER_RX, + /** The parameter is for the Transmitter */ + USART_TRANSCEIVER_TX, +}; + +/** + * \brief USART configuration struct + * + * Configuration options for USART. + */ +struct usart_config { + /** USART bit order (MSB or LSB first) */ + enum usart_dataorder data_order; + /** USART in asynchronous or synchronous mode */ + enum usart_transfer_mode transfer_mode; + /** USART parity */ + enum usart_parity parity; + /** Number of stop bits */ + enum usart_stopbits stopbits; + /** USART character size */ + enum usart_character_size character_size; + /** USART pin out */ + enum usart_signal_mux_settings mux_setting; +#ifdef FEATURE_USART_OVER_SAMPLE + /** USART sample rate */ + enum usart_sample_rate sample_rate; + /** USART sample adjustment */ + enum usart_sample_adjustment sample_adjustment; +#endif +#ifdef FEATURE_USART_IMMEDIATE_BUFFER_OVERFLOW_NOTIFICATION + /** Controls when the buffer overflow status bit is asserted when a buffer overflow occurs */ + bool immediate_buffer_overflow_notification; +#endif +#ifdef FEATURE_USART_IRDA + /** Enable IrDA encoding format */ + bool encoding_format_enable; + /** The minimum pulse length required for a pulse to be accepted by the IrDA receiver */ + uint8_t receive_pulse_length; +#endif +#ifdef FEATURE_USART_LIN_SLAVE + /** Enable LIN Slave Support */ + bool lin_slave_enable; +#endif + +#ifdef FEATURE_USART_LIN_MASTER + /** LIN node type */ + enum lin_node_type lin_node; + /** LIN master header delay */ + enum lin_master_header_delay lin_header_delay; + /** LIN Master Break Length */ + enum lin_master_break_length lin_break_length; +#endif + +#ifdef FEATURE_USART_START_FRAME_DECTION + /** Enable start of frame dection */ + bool start_frame_detection_enable; +#endif +#ifdef FEATURE_USART_ISO7816 + /** Enable ISO7816 for smart card interfacing */ + struct iso7816_config_t iso7816_config; +#endif +#ifdef FEATURE_USART_RS485 + /** RS485 guard time */ + enum rs485_guard_time rs485_guard_time; +#endif +#ifdef FEATURE_USART_COLLISION_DECTION + /** Enable collision dection */ + bool collision_detection_enable; +#endif + /** USART baudrate */ + uint32_t baudrate; + /** Enable receiver */ + bool receiver_enable; + /** Enable transmitter */ + bool transmitter_enable; + + /** USART Clock Polarity. + * If true, data changes on falling XCK edge and + * is sampled at rising edge. + * If false, data changes on rising XCK edge and + * is sampled at falling edge. + * */ + bool clock_polarity_inverted; + + /** States whether to use the external clock applied to the XCK pin. + * In synchronous mode the shift register will act directly on the XCK clock. + * In asynchronous mode the XCK will be the input to the USART hardware module. + */ + bool use_external_clock; + /** External clock frequency in synchronous mode. + * This must be set if \c use_external_clock is true. */ + uint32_t ext_clock_freq; + /** If true the USART will be kept running in Standby sleep mode */ + bool run_in_standby; + /** GCLK generator source */ + enum gclk_generator generator_source; + /** PAD0 pinmux. + * + * If current USARTx has several alternative multiplexing I/O pins for PAD0, then + * only one peripheral multiplexing I/O can be enabled for current USARTx PAD0 + * function. Make sure that no other alternative multiplexing I/O is associated + * with the same USARTx PAD0. + */ + uint32_t pinmux_pad0; + /** PAD1 pinmux. + * + * If current USARTx has several alternative multiplexing I/O pins for PAD1, then + * only one peripheral multiplexing I/O can be enabled for current USARTx PAD1 + * function. Make sure that no other alternative multiplexing I/O is associated + * with the same USARTx PAD1. + */ + uint32_t pinmux_pad1; + /** PAD2 pinmux. + * + * If current USARTx has several alternative multiplexing I/O pins for PAD2, then + * only one peripheral multiplexing I/O can be enabled for current USARTx PAD2 + * function. Make sure that no other alternative multiplexing I/O is associated + * with the same USARTx PAD2. + */ + uint32_t pinmux_pad2; + /** PAD3 pinmux. + * + * If current USARTx has several alternative multiplexing I/O pins for PAD3, then + * only one peripheral multiplexing I/O can be enabled for current USARTx PAD3 + * function. Make sure that no other alternative multiplexing I/O is associated + * with the same USARTx PAD3. + */ + uint32_t pinmux_pad3; +}; + +#if USART_CALLBACK_MODE == true +/** + * \brief USART module instance + * + * Forward Declaration for the device instance. + */ +struct usart_module; + +/** + * \brief USART callback type + * + * Type of the callback functions. + */ +typedef void (*usart_callback_t)(struct usart_module *const module); +#endif + +/** + * \brief SERCOM USART driver software device instance structure. + * + * SERCOM USART driver software instance structure, used to retain software + * state information of an associated hardware module instance. + * + * \note The fields of this structure should not be altered by the user + * application; they are reserved for module-internal use only. + */ +struct usart_module { +#if !defined(__DOXYGEN__) + /** Pointer to the hardware instance */ + Sercom *hw; + /** Module lock */ + volatile bool locked; + /** Character size of the data being transferred */ + enum usart_character_size character_size; + /** Receiver enabled */ + bool receiver_enabled; + /** Transmitter enabled */ + bool transmitter_enabled; +#ifdef FEATURE_USART_LIN_SLAVE + /** LIN Slave Support enabled */ + bool lin_slave_enabled; +#endif +#ifdef FEATURE_USART_START_FRAME_DECTION + /** Start of frame dection enabled */ + bool start_frame_detection_enabled; +#endif +#ifdef FEATURE_USART_ISO7816 + /** ISO7816 mode enable */ + bool iso7816_mode_enabled; +#endif +# if USART_CALLBACK_MODE == true + /** Array to store callback function pointers in */ + usart_callback_t callback[USART_CALLBACK_N]; + /** Buffer pointer to where the next received character will be put */ + volatile uint8_t *rx_buffer_ptr; + + /** Buffer pointer to where the next character will be transmitted from + **/ + volatile uint8_t *tx_buffer_ptr; + /** Remaining characters to receive */ + volatile uint16_t remaining_rx_buffer_length; + /** Remaining characters to transmit */ + volatile uint16_t remaining_tx_buffer_length; + /** Bit mask for callbacks registered */ + uint8_t callback_reg_mask; + /** Bit mask for callbacks enabled */ + uint8_t callback_enable_mask; + /** Holds the status of the ongoing or last read operation */ + volatile enum status_code rx_status; + /** Holds the status of the ongoing or last write operation */ + volatile enum status_code tx_status; +# endif +#endif +}; + + /** + * \name Lock/Unlock + * @{ + */ + +/** + * \brief Attempt to get lock on driver instance + * + * This function checks the instance's lock, which indicates whether or not it + * is currently in use, and sets the lock if it was not already set. + * + * The purpose of this is to enable exclusive access to driver instances, so + * that, e.g., transactions by different services will not interfere with each + * other. + * + * \param[in,out] module Pointer to the driver instance to lock + * + * \retval STATUS_OK If the module was locked + * \retval STATUS_BUSY If the module was already locked + */ +static inline enum status_code usart_lock( + struct usart_module *const module) +{ + enum status_code status; + + system_interrupt_enter_critical_section(); + + if (module->locked) { + status = STATUS_BUSY; + } else { + module->locked = true; + status = STATUS_OK; + } + + system_interrupt_leave_critical_section(); + + return status; +} + +/** + * \brief Unlock driver instance + * + * This function clears the instance lock, indicating that it is available for + * use. + * + * \param[in,out] module Pointer to the driver instance to lock + * + */ +static inline void usart_unlock(struct usart_module *const module) +{ + module->locked = false; +} + +/** @} */ + +/** + * \brief Check if peripheral is busy syncing registers across clock domains + * + * Return peripheral synchronization status. If doing a non-blocking + * implementation this function can be used to check the sync state and hold of + * any new actions until sync is complete. If this function is not run; the + * functions will block until the sync has completed. + * + * \param[in] module Pointer to peripheral module + * + * \return Peripheral sync status. + * + * \retval true Peripheral is busy syncing + * \retval false Peripheral is not busy syncing and can be read/written without + * stalling the bus + */ +static inline bool usart_is_syncing( + const struct usart_module *const module) +{ + /* Sanity check arguments */ + Assert(module); + Assert(module->hw); + + SercomUsart *const usart_hw = &(module->hw->USART); + +#ifdef FEATURE_USART_SYNC_SCHEME_V2 + return (usart_hw->SYNCBUSY.reg); +#else + return (usart_hw->STATUS.reg & SERCOM_USART_STATUS_SYNCBUSY); +#endif +} + +#if !defined (__DOXYGEN__) +/** + * \internal + * Waits until synchronization is complete + */ +static inline void _usart_wait_for_sync( + const struct usart_module *const module) +{ + /* Sanity check */ + Assert(module); + + while (usart_is_syncing(module)) { + /* Wait until the synchronization is complete */ + } +} +#endif + +/** + * \brief Initializes the device to predefined defaults + * + * Initialize the USART device to predefined defaults: + * - 8-bit asynchronous USART + * - No parity + * - One stop bit + * - 9600 baud + * - Transmitter enabled + * - Receiver enabled + * - GCLK generator 0 as clock source + * - Default pin configuration + * + * The configuration struct will be updated with the default + * configuration. + * + * \param[in,out] config Pointer to configuration struct + */ +static inline void usart_get_config_defaults( + struct usart_config *const config) +{ + /* Sanity check arguments */ + Assert(config); + + /* Set default config in the config struct */ + config->data_order = USART_DATAORDER_LSB; + config->transfer_mode = USART_TRANSFER_ASYNCHRONOUSLY; + config->parity = USART_PARITY_NONE; + config->stopbits = USART_STOPBITS_1; + config->character_size = USART_CHARACTER_SIZE_8BIT; + config->baudrate = 9600; + config->receiver_enable = true; + config->transmitter_enable = true; + config->clock_polarity_inverted = false; + config->use_external_clock = false; + config->ext_clock_freq = 0; + config->mux_setting = USART_RX_1_TX_2_XCK_3; + config->run_in_standby = false; + config->generator_source = GCLK_GENERATOR_0; + config->pinmux_pad0 = PINMUX_DEFAULT; + config->pinmux_pad1 = PINMUX_DEFAULT; + config->pinmux_pad2 = PINMUX_DEFAULT; + config->pinmux_pad3 = PINMUX_DEFAULT; +#ifdef FEATURE_USART_OVER_SAMPLE + config->sample_adjustment = USART_SAMPLE_ADJUSTMENT_7_8_9; + config->sample_rate = USART_SAMPLE_RATE_16X_ARITHMETIC; +#endif +#ifdef FEATURE_USART_LIN_SLAVE + config->lin_slave_enable = false; +#endif + +#ifdef FEATURE_USART_LIN_MASTER + config->lin_node = LIN_INVALID_MODE; + config->lin_header_delay = LIN_MASTER_HEADER_DELAY_0; + config->lin_break_length = LIN_MASTER_BREAK_LENGTH_13_BIT; +#endif + +#ifdef FEATURE_USART_IMMEDIATE_BUFFER_OVERFLOW_NOTIFICATION + config->immediate_buffer_overflow_notification = false; +#endif +#ifdef FEATURE_USART_START_FRAME_DECTION + config->start_frame_detection_enable = false; +#endif +#ifdef FEATURE_USART_IRDA + config->encoding_format_enable = false; + config->receive_pulse_length = 19; +#endif +#ifdef FEATURE_USART_ISO7816 + config->iso7816_config.enabled = false; + config->iso7816_config.guard_time = ISO7816_GUARD_TIME_2_BIT; + config->iso7816_config.protocol_t = ISO7816_PROTOCOL_T_0; + config->iso7816_config.enable_inverse = false; + config->iso7816_config.inhibit_nack = ISO7816_INHIBIT_NACK_DISABLE; + config->iso7816_config.successive_recv_nack = ISO7816_SUCCESSIVE_RECV_NACK_DISABLE; + config->iso7816_config.max_iterations = 7; +#endif +#ifdef FEATURE_USART_COLLISION_DECTION + config->collision_detection_enable = false; +#endif +#ifdef FEATURE_USART_RS485 + config->rs485_guard_time = RS485_GUARD_TIME_0_BIT; +#endif +} + +enum status_code usart_init( + struct usart_module *const module, + Sercom *const hw, + const struct usart_config *const config); + +/** + * \brief Enable the module + * + * Enables the USART module. + * + * \param[in] module Pointer to USART software instance struct + */ +static inline void usart_enable( + const struct usart_module *const module) +{ + /* Sanity check arguments */ + Assert(module); + Assert(module->hw); + + /* Get a pointer to the hardware module instance */ + SercomUsart *const usart_hw = &(module->hw->USART); + +#if USART_CALLBACK_MODE == true + /* Enable Global interrupt for module */ + system_interrupt_enable(_sercom_get_interrupt_vector(module->hw)); +#endif + + /* Wait until synchronization is complete */ + _usart_wait_for_sync(module); + + /* Enable USART module */ + usart_hw->CTRLA.reg |= SERCOM_USART_CTRLA_ENABLE; +} + +/** + * \brief Disable module + * + * Disables the USART module. + * + * \param[in] module Pointer to USART software instance struct + */ +static inline void usart_disable( + const struct usart_module *const module) +{ + /* Sanity check arguments */ + Assert(module); + Assert(module->hw); + + /* Get a pointer to the hardware module instance */ + SercomUsart *const usart_hw = &(module->hw->USART); + +#if USART_CALLBACK_MODE == true + /* Disable Global interrupt for module */ + system_interrupt_disable(_sercom_get_interrupt_vector(module->hw)); +#endif + + /* Wait until synchronization is complete */ + _usart_wait_for_sync(module); + + /* Disable USART module */ + usart_hw->CTRLA.reg &= ~SERCOM_USART_CTRLA_ENABLE; +} + +/** + * \brief Resets the USART module + * + * Disables and resets the USART module. + * + * \param[in] module Pointer to the USART software instance struct + */ +static inline void usart_reset( + const struct usart_module *const module) +{ + /* Sanity check arguments */ + Assert(module); + Assert(module->hw); + + /* Get a pointer to the hardware module instance */ + SercomUsart *const usart_hw = &(module->hw->USART); + + usart_disable(module); + + /* Wait until synchronization is complete */ + _usart_wait_for_sync(module); + + /* Reset module */ + usart_hw->CTRLA.reg = SERCOM_USART_CTRLA_SWRST; +} + +/** + * \name Writing and Reading + * @{ + */ +enum status_code usart_write_wait( + struct usart_module *const module, + const uint16_t tx_data); + +enum status_code usart_read_wait( + struct usart_module *const module, + uint16_t *const rx_data); + +enum status_code usart_write_buffer_wait( + struct usart_module *const module, + const uint8_t *tx_data, + uint16_t length); + +enum status_code usart_read_buffer_wait( + struct usart_module *const module, + uint8_t *rx_data, + uint16_t length); +/** @} */ + +/** + * \name Enabling/Disabling Receiver and Transmitter + * @{ + */ + +/** + * \brief Enable Transceiver + * + * Enable the given transceiver. Either RX or TX. + * + * \param[in] module Pointer to USART software instance struct + * \param[in] transceiver_type Transceiver type + */ +static inline void usart_enable_transceiver( + struct usart_module *const module, + enum usart_transceiver_type transceiver_type) +{ + /* Sanity check arguments */ + Assert(module); + Assert(module->hw); + + /* Get a pointer to the hardware module instance */ + SercomUsart *const usart_hw = &(module->hw->USART); + + /* Wait until synchronization is complete */ + _usart_wait_for_sync(module); + + switch (transceiver_type) { + case USART_TRANSCEIVER_RX: + /* Enable RX */ + usart_hw->CTRLB.reg |= SERCOM_USART_CTRLB_RXEN; + module->receiver_enabled = true; + break; + + case USART_TRANSCEIVER_TX: + /* Enable TX */ + usart_hw->CTRLB.reg |= SERCOM_USART_CTRLB_TXEN; + module->transmitter_enabled = true; + break; + } + _usart_wait_for_sync(module); +} + +/** + * \brief Disable Transceiver + * + * Disable the given transceiver (RX or TX). + * + * \param[in] module Pointer to USART software instance struct + * \param[in] transceiver_type Transceiver type + */ +static inline void usart_disable_transceiver( + struct usart_module *const module, + enum usart_transceiver_type transceiver_type) +{ + /* Sanity check arguments */ + Assert(module); + Assert(module->hw); + + /* Get a pointer to the hardware module instance */ + SercomUsart *const usart_hw = &(module->hw->USART); + + /* Wait until synchronization is complete */ + _usart_wait_for_sync(module); + + switch (transceiver_type) { + case USART_TRANSCEIVER_RX: + /* Disable RX */ + usart_hw->CTRLB.reg &= ~SERCOM_USART_CTRLB_RXEN; + module->receiver_enabled = false; + break; + + case USART_TRANSCEIVER_TX: + /* Disable TX */ + usart_hw->CTRLB.reg &= ~SERCOM_USART_CTRLB_TXEN; + module->transmitter_enabled = false; + break; + } +} + +/** @} */ + +#ifdef FEATURE_USART_LIN_MASTER +/** + * \name LIN Master Command and Status + * @{ + */ + +/** + * \brief Sending LIN command. + * + * Sending LIN command. + * + * \param[in] module Pointer to USART software instance struct + * \param[in] cmd Cammand type + */ +static inline void lin_master_send_cmd( + struct usart_module *const module, + enum lin_master_cmd cmd) +{ + SercomUsart *const usart_hw = &(module->hw->USART); + _usart_wait_for_sync(module); + usart_hw->CTRLB.reg |= cmd; +} + +/** + * \brief Get LIN transmission status + * + * Get LIN transmission status. + * + * \param[in] module Pointer to USART software instance struct + * + * \return Status of LIN master transmission. + * \retval true Data transmission completed + * \retval false Transmission is ongoing + */ +static inline bool lin_master_transmission_status(struct usart_module *const module) +{ + SercomUsart *const usart_hw = &(module->hw->USART); + return ((usart_hw->STATUS.reg & SERCOM_USART_STATUS_TXE)? true:false); +} + +/** @} */ +#endif + +#ifdef __cplusplus +} +#endif + +/** @} */ + +/** +* \page asfdoc_sam0_sercom_usart_extra Extra Information for SERCOM USART Driver +* +* \section asfdoc_sam0_sercom_usart_extra_acronyms Acronyms +* +* Below is a table listing the acronyms used in this module, along with their +* intended meanings. +* +* +* +* +* +* +* +* +* +* +* +* +* +* +* +* +* +* +* +* +* +* +* +* +* +* +*
    AcronymDescription
    SERCOMSerial Communication Interface
    USARTUniversal Synchronous and Asynchronous Serial Receiver and Transmitter
    LSBLeast Significant Bit
    MSBMost Significant Bit
    DMADirect Memory Access
    +* +* +* \section asfdoc_sam0_sercom_usart_extra_dependencies Dependencies +* This driver has the following dependencies: +* +* - \ref asfdoc_sam0_system_pinmux_group "System Pin Multiplexer Driver" +* - \ref asfdoc_sam0_system_clock_group "System clock configuration" +* +* +* \section asfdoc_sam0_sercom_usart_extra_errata Errata +* There are no errata related to this driver. +* +* +* \section asfdoc_sam0_sercom_usart_extra_history Module History +* An overview of the module history is presented in the table below, with +* details on the enhancements and fixes made to the module since its first +* release. The current version of this corresponds to the newest version in +* the table. +* + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + *
    Changelog
    Added new feature as below: + * \li ISO7816 + *
    Added new features as below: + * \li LIN master + * \li RS485 + *
    Added new features as below: + * \li Oversample + * \li Buffer overflow notification + * \li Irda + * \li Lin slave + * \li Start frame detection + * \li Hardware flow control + * \li Collision detection + * \li DMA support
    \li Added new \c transmitter_enable and \c receiver_enable Boolean + * values to \c struct usart_config + * \li Altered \c usart_write_* and usart_read_* functions to abort with + * an error code if the relevant transceiver is not enabled + * \li Fixed \c usart_write_buffer_wait() and \c usart_read_buffer_wait() + * not aborting correctly when a timeout condition occurs
    Initial Release
    +*/ + +/** + * \page asfdoc_sam0_sercom_usart_exqsg Examples for SERCOM USART Driver + * + * This is a list of the available Quick Start guides (QSGs) and example + * applications for \ref asfdoc_sam0_sercom_usart_group. QSGs are simple examples with + * step-by-step instructions to configure and use this driver in a selection of + * use cases. Note that a QSG can be compiled as a standalone application or be + * added to the user application. + * + * - \subpage asfdoc_sam0_sercom_usart_basic_use_case + * \if USART_CALLBACK_MODE + * - \subpage asfdoc_sam0_sercom_usart_callback_use_case + * \endif + * - \subpage asfdoc_sam0_sercom_usart_dma_use_case + * - \subpage asfdoc_sam0_sercom_usart_lin_use_case + */ + +/** + * \page asfdoc_sam0_sercom_usart_mux_settings SERCOM USART MUX Settings + * + * The following lists the possible internal SERCOM module pad function + * assignments, for the four SERCOM pads when in USART mode. Note that this is + * in addition to the physical GPIO pin MUX of the device, and can be used in + * conjunction to optimize the serial data pin-out. + * + * When TX and RX are connected to the same pin, the USART will operate in + * half-duplex mode if both one transmitter and several receivers are enabled. + * + * \note When RX and XCK are connected to the same pin, the receiver must not + * be enabled if the USART is configured to use an external clock. + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + *
    MUX/PadPAD 0PAD 1PAD 2PAD 3
    RX_0_TX_0_XCK_1TX / RXXCK--
    RX_0_TX_2_XCK_3RX-TXXCK
    RX_1_TX_0_XCK_1TXRX / XCK--
    RX_1_TX_2_XCK_3-RXTXXCK
    RX_2_TX_0_XCK_1TXXCKRX-
    RX_2_TX_2_XCK_3--TX / RXXCK
    RX_3_TX_0_XCK_1TXXCK-RX
    RX_3_TX_2_XCK_3--TXRX / XCK
    + * + * \page asfdoc_sam0_sercom_usart_document_revision_history Document Revision History + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + *
    Doc. Rev. + * Date + * Comments + *
    42118F12/2015Added support for SAM L21/L22, SAM DA1, SAM D09, SAMR30/R34 and SAM C20/C21
    42118E12/2014Added support for SAM R21 and SAM D10/D11
    42118D01/2014Added support for SAM D21
    42118C10/2013Replaced the pad multiplexing documentation with a condensed table
    42118B06/2013Corrected documentation typos
    42118A06/2013Initial release
    + */ +#endif /* USART_H_INCLUDED */ diff --git a/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/drivers/sercom/usart/usart_interrupt.c b/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/drivers/sercom/usart/usart_interrupt.c new file mode 100644 index 0000000..151dba2 --- /dev/null +++ b/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/drivers/sercom/usart/usart_interrupt.c @@ -0,0 +1,656 @@ +/** + * \file + * + * \brief SAM SERCOM USART Asynchronous Driver + * + * Copyright (c) 2012-2018 Microchip Technology Inc. and its subsidiaries. + * + * \asf_license_start + * + * \page License + * + * Subject to your compliance with these terms, you may use Microchip + * software and any derivatives exclusively with Microchip products. + * It is your responsibility to comply with third party license terms applicable + * to your use of third party software (including open source software) that + * may accompany Microchip software. + * + * THIS SOFTWARE IS SUPPLIED BY MICROCHIP "AS IS". NO WARRANTIES, + * WHETHER EXPRESS, IMPLIED OR STATUTORY, APPLY TO THIS SOFTWARE, + * INCLUDING ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, + * AND FITNESS FOR A PARTICULAR PURPOSE. IN NO EVENT WILL MICROCHIP BE + * LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL OR CONSEQUENTIAL + * LOSS, DAMAGE, COST OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE + * SOFTWARE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE + * POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT + * ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY + * RELATED TO THIS SOFTWARE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, + * THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THIS SOFTWARE. + * + * \asf_license_stop + * + */ +/* + * Support and FAQ: visit Microchip Support + */ + +#include "usart_interrupt.h" + +/** + * \internal + * Asynchronous write of a buffer with a given length + * + * \param[in] module Pointer to USART software instance struct + * \param[in] tx_data Pointer to data to be transmitted + * \param[in] length Length of data buffer + * + */ +enum status_code _usart_write_buffer( + struct usart_module *const module, + uint8_t *tx_data, + uint16_t length) +{ + /* Sanity check arguments */ + Assert(module); + Assert(module->hw); + Assert(tx_data); + + /* Get a pointer to the hardware module instance */ + SercomUsart *const usart_hw = &(module->hw->USART); + + system_interrupt_enter_critical_section(); + + /* Check if the USART transmitter is busy */ + if (module->remaining_tx_buffer_length > 0) { + system_interrupt_leave_critical_section(); + return STATUS_BUSY; + } + + /* Write parameters to the device instance */ + module->remaining_tx_buffer_length = length; + + system_interrupt_leave_critical_section(); + + module->tx_buffer_ptr = tx_data; + module->tx_status = STATUS_BUSY; + + /* Enable the Data Register Empty Interrupt */ + usart_hw->INTENSET.reg = SERCOM_USART_INTFLAG_DRE; + + return STATUS_OK; +} + +/** + * \internal + * Asynchronous read of a buffer with a given length + * + * \param[in] module Pointer to USART software instance struct + * \param[in] rx_data Pointer to data to be received + * \param[in] length Length of data buffer + * + */ +enum status_code _usart_read_buffer( + struct usart_module *const module, + uint8_t *rx_data, + uint16_t length) +{ + /* Sanity check arguments */ + Assert(module); + Assert(module->hw); + Assert(rx_data); + + /* Get a pointer to the hardware module instance */ + SercomUsart *const usart_hw = &(module->hw->USART); + + system_interrupt_enter_critical_section(); + + /* Check if the USART receiver is busy */ + if (module->remaining_rx_buffer_length > 0) { + system_interrupt_leave_critical_section(); + return STATUS_BUSY; + } + + /* Set length for the buffer and the pointer, and let + * the interrupt handler do the rest */ + module->remaining_rx_buffer_length = length; + + system_interrupt_leave_critical_section(); + + module->rx_buffer_ptr = rx_data; + module->rx_status = STATUS_BUSY; + + /* Enable the RX Complete Interrupt */ + usart_hw->INTENSET.reg = SERCOM_USART_INTFLAG_RXC; + +#ifdef FEATURE_USART_LIN_SLAVE + /* Enable the break character is received Interrupt */ + if(module->lin_slave_enabled) { + usart_hw->INTENSET.reg = SERCOM_USART_INTFLAG_RXBRK; + } +#endif + +#ifdef FEATURE_USART_START_FRAME_DECTION + /* Enable a start condition is detected Interrupt */ + if(module->start_frame_detection_enabled) { + usart_hw->INTENSET.reg = SERCOM_USART_INTFLAG_RXS; + } +#endif + + return STATUS_OK; +} + +/** + * \brief Registers a callback + * + * Registers a callback function, which is implemented by the user. + * + * \note The callback must be enabled by \ref usart_enable_callback + * in order for the interrupt handler to call it when the conditions for + * the callback type are met. + * + * \param[in] module Pointer to USART software instance struct + * \param[in] callback_func Pointer to callback function + * \param[in] callback_type Callback type given by an enum + * + */ +void usart_register_callback( + struct usart_module *const module, + usart_callback_t callback_func, + enum usart_callback callback_type) +{ + /* Sanity check arguments */ + Assert(module); + Assert(callback_func); + + /* Register callback function */ + module->callback[callback_type] = callback_func; + + /* Set the bit corresponding to the callback_type */ + module->callback_reg_mask |= (1 << callback_type); +} + +/** + * \brief Unregisters a callback + * + * Unregisters a callback function, which is implemented by the user. + * + * \param[in,out] module Pointer to USART software instance struct + * \param[in] callback_type Callback type given by an enum + * + */ +void usart_unregister_callback( + struct usart_module *const module, + enum usart_callback callback_type) +{ + /* Sanity check arguments */ + Assert(module); + + /* Unregister callback function */ + module->callback[callback_type] = NULL; + + /* Clear the bit corresponding to the callback_type */ + module->callback_reg_mask &= ~(1 << callback_type); +} + +/** + * \brief Asynchronous write a single char + * + * Sets up the driver to write the data given. If registered and enabled, + * a callback function will be called when the transmit is completed. + * + * \param[in] module Pointer to USART software instance struct + * \param[in] tx_data Data to transfer + * + * \returns Status of the operation. + * \retval STATUS_OK If operation was completed + * \retval STATUS_BUSY If operation was not completed, due to the + * USART module being busy + * \retval STATUS_ERR_DENIED If the transmitter is not enabled + */ +enum status_code usart_write_job( + struct usart_module *const module, + const uint16_t *tx_data) +{ + /* Sanity check arguments */ + Assert(module); + Assert(tx_data); + + + /* Check that the transmitter is enabled */ + if (!(module->transmitter_enabled)) { + return STATUS_ERR_DENIED; + } + + /* Call internal write buffer function with length 1 */ + return _usart_write_buffer(module, (uint8_t *)tx_data, 1); +} + +/** + * \brief Asynchronous read a single char + * + * Sets up the driver to read data from the USART module to the data + * pointer given. If registered and enabled, a callback will be called + * when the receiving is completed. + * + * \param[in] module Pointer to USART software instance struct + * \param[out] rx_data Pointer to where received data should be put + * + * \returns Status of the operation. + * \retval STATUS_OK If operation was completed + * \retval STATUS_BUSY If operation was not completed + */ +enum status_code usart_read_job( + struct usart_module *const module, + uint16_t *const rx_data) +{ + /* Sanity check arguments */ + Assert(module); + Assert(rx_data); + + /* Call internal read buffer function with length 1 */ + return _usart_read_buffer(module, (uint8_t *)rx_data, 1); +} + +/** + * \brief Asynchronous buffer write + * + * Sets up the driver to write a given buffer over the USART. If registered and + * enabled, a callback function will be called. + * + * \param[in] module Pointer to USART software instance struct + * \param[in] tx_data Pointer do data buffer to transmit + * \param[in] length Length of the data to transmit + * + * \note If using 9-bit data, the array that *tx_data point to should be defined + * as uint16_t array and should be casted to uint8_t* pointer. Because it + * is an address pointer, the highest byte is not discarded. For example: + * \code + #define TX_LEN 3 + uint16_t tx_buf[TX_LEN] = {0x0111, 0x0022, 0x0133}; + usart_write_buffer_job(&module, (uint8_t*)tx_buf, TX_LEN); + \endcode + * + * \returns Status of the operation. + * \retval STATUS_OK If operation was completed successfully. + * \retval STATUS_BUSY If operation was not completed, due to the + * USART module being busy + * \retval STATUS_ERR_INVALID_ARG If operation was not completed, due to invalid + * arguments + * \retval STATUS_ERR_DENIED If the transmitter is not enabled + */ +enum status_code usart_write_buffer_job( + struct usart_module *const module, + uint8_t *tx_data, + uint16_t length) +{ + /* Sanity check arguments */ + Assert(module); + Assert(tx_data); + + if (length == 0) { + return STATUS_ERR_INVALID_ARG; + } + + /* Check that the transmitter is enabled */ + if (!(module->transmitter_enabled)) { + return STATUS_ERR_DENIED; + } + + /* Issue internal asynchronous write */ + return _usart_write_buffer(module, tx_data, length); +} + +/** + * \brief Asynchronous buffer read + * + * Sets up the driver to read from the USART to a given buffer. If registered + * and enabled, a callback function will be called. + * + * \param[in] module Pointer to USART software instance struct + * \param[out] rx_data Pointer to data buffer to receive + * \param[in] length Data buffer length + * + * \note If using 9-bit data, the array that *rx_data point to should be defined + * as uint16_t array and should be casted to uint8_t* pointer. Because it + * is an address pointer, the highest byte is not discarded. For example: + * \code + #define RX_LEN 3 + uint16_t rx_buf[RX_LEN] = {0x0,}; + usart_read_buffer_job(&module, (uint8_t*)rx_buf, RX_LEN); + \endcode + * + * \returns Status of the operation. + * \retval STATUS_OK If operation was completed + * \retval STATUS_BUSY If operation was not completed, due to the + * USART module being busy + * \retval STATUS_ERR_INVALID_ARG If operation was not completed, due to invalid + * arguments + * \retval STATUS_ERR_DENIED If the transmitter is not enabled + */ +enum status_code usart_read_buffer_job( + struct usart_module *const module, + uint8_t *rx_data, + uint16_t length) +{ + /* Sanity check arguments */ + Assert(module); + Assert(rx_data); + + if (length == 0) { + return STATUS_ERR_INVALID_ARG; + } + + /* Check that the receiver is enabled */ + if (!(module->receiver_enabled)) { + return STATUS_ERR_DENIED; + } + + /* Issue internal asynchronous read */ + return _usart_read_buffer(module, rx_data, length); +} + +/** + * \brief Cancels ongoing read/write operation + * + * Cancels the ongoing read/write operation modifying parameters in the + * USART software struct. + * + * \param[in] module Pointer to USART software instance struct + * \param[in] transceiver_type Transfer type to cancel + */ +void usart_abort_job( + struct usart_module *const module, + enum usart_transceiver_type transceiver_type) +{ + /* Sanity check arguments */ + Assert(module); + Assert(module->hw); + + /* Get a pointer to the hardware module instance */ + SercomUsart *const usart_hw = &(module->hw->USART); + + switch(transceiver_type) { + case USART_TRANSCEIVER_RX: + /* Clear the interrupt flag in order to prevent the receive + * complete callback to fire */ + usart_hw->INTFLAG.reg = SERCOM_USART_INTFLAG_RXC; + + /* Clear the software reception buffer */ + module->remaining_rx_buffer_length = 0; + + break; + + case USART_TRANSCEIVER_TX: + /* Clear the interrupt flag in order to prevent the receive + * complete callback to fire */ + usart_hw->INTFLAG.reg = SERCOM_USART_INTFLAG_TXC; + + /* Clear the software reception buffer */ + module->remaining_tx_buffer_length = 0; + + break; + } +} + +/** + * \brief Get status from the ongoing or last asynchronous transfer operation + * + * Returns the error from a given ongoing or last asynchronous transfer operation. + * Either from a read or write transfer. + * + * \param[in] module Pointer to USART software instance struct + * \param[in] transceiver_type Transfer type to check + * + * \return Status of the given job. + * \retval STATUS_OK No error occurred during the last transfer + * \retval STATUS_BUSY A transfer is ongoing + * \retval STATUS_ERR_BAD_DATA The last operation was aborted due to a + * parity error. The transfer could be affected + * by external noise + * \retval STATUS_ERR_BAD_FORMAT The last operation was aborted due to a + * frame error + * \retval STATUS_ERR_OVERFLOW The last operation was aborted due to a + * buffer overflow + * \retval STATUS_ERR_INVALID_ARG An invalid transceiver enum given + */ +enum status_code usart_get_job_status( + struct usart_module *const module, + enum usart_transceiver_type transceiver_type) +{ + /* Sanity check arguments */ + Assert(module); + + /* Variable for status code */ + enum status_code status_code; + + switch(transceiver_type) { + case USART_TRANSCEIVER_RX: + status_code = module->rx_status; + break; + + case USART_TRANSCEIVER_TX: + status_code = module->tx_status; + break; + + default: + status_code = STATUS_ERR_INVALID_ARG; + break; + } + + return status_code; +} + +/** + * \internal + * Handles interrupts as they occur, and it will run callback functions + * which are registered and enabled. + * + * \param[in] instance ID of the SERCOM instance calling the interrupt + * handler. + */ +void _usart_interrupt_handler( + uint8_t instance) +{ + /* Temporary variables */ + uint16_t interrupt_status; + uint16_t callback_status; + uint8_t error_code; + + + /* Get device instance from the look-up table */ + struct usart_module *module + = (struct usart_module *)_sercom_instances[instance]; + + /* Pointer to the hardware module instance */ + SercomUsart *const usart_hw + = &(module->hw->USART); + + /* Wait for the synchronization to complete */ + _usart_wait_for_sync(module); + + /* Read and mask interrupt flag register */ + interrupt_status = usart_hw->INTFLAG.reg; + interrupt_status &= usart_hw->INTENSET.reg; + callback_status = module->callback_reg_mask & + module->callback_enable_mask; + + /* Check if a DATA READY interrupt has occurred, + * and if there is more to transfer */ + if (interrupt_status & SERCOM_USART_INTFLAG_DRE) { + if (module->remaining_tx_buffer_length) { + /* Write value will be at least 8-bits long */ + uint16_t data_to_send = *(module->tx_buffer_ptr); + /* Increment 8-bit pointer */ + (module->tx_buffer_ptr)++; + + if (module->character_size == USART_CHARACTER_SIZE_9BIT) { + data_to_send |= (*(module->tx_buffer_ptr) << 8); + /* Increment 8-bit pointer */ + (module->tx_buffer_ptr)++; + } + /* Write the data to send */ + usart_hw->DATA.reg = (data_to_send & SERCOM_USART_DATA_MASK); + + if (--(module->remaining_tx_buffer_length) == 0) { + /* Disable the Data Register Empty Interrupt */ + usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_DRE; + /* Enable Transmission Complete interrupt */ + usart_hw->INTENSET.reg = SERCOM_USART_INTFLAG_TXC; + + } + } else { + usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_DRE; + } + } + + /* Check if the Transmission Complete interrupt has occurred and + * that the transmit buffer is empty */ + if (interrupt_status & SERCOM_USART_INTFLAG_TXC) { + + /* Disable TX Complete Interrupt, and set STATUS_OK */ + usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_TXC; + module->tx_status = STATUS_OK; + + /* Run callback if registered and enabled */ + if (callback_status & (1 << USART_CALLBACK_BUFFER_TRANSMITTED)) { + (*(module->callback[USART_CALLBACK_BUFFER_TRANSMITTED]))(module); + } + } + + /* Check if the Receive Complete interrupt has occurred, and that + * there's more data to receive */ + if (interrupt_status & SERCOM_USART_INTFLAG_RXC) { + + if (module->remaining_rx_buffer_length) { + /* Read out the status code and mask away all but the 4 LSBs*/ + error_code = (uint8_t)(usart_hw->STATUS.reg & SERCOM_USART_STATUS_MASK); +#if !SAMD20 + /* CTS status should not be considered as an error */ + if(error_code & SERCOM_USART_STATUS_CTS) { + error_code &= ~SERCOM_USART_STATUS_CTS; + } +#endif +#ifdef FEATURE_USART_LIN_MASTER + /* TXE status should not be considered as an error */ + if(error_code & SERCOM_USART_STATUS_TXE) { + error_code &= ~SERCOM_USART_STATUS_TXE; + } +#endif + /* Check if an error has occurred during the receiving */ + if (error_code) { + /* Check which error occurred */ + if (error_code & SERCOM_USART_STATUS_FERR) { + /* Store the error code and clear flag by writing 1 to it */ + module->rx_status = STATUS_ERR_BAD_FORMAT; + usart_hw->STATUS.reg = SERCOM_USART_STATUS_FERR; + } else if (error_code & SERCOM_USART_STATUS_BUFOVF) { + /* Store the error code and clear flag by writing 1 to it */ + module->rx_status = STATUS_ERR_OVERFLOW; + usart_hw->STATUS.reg = SERCOM_USART_STATUS_BUFOVF; + } else if (error_code & SERCOM_USART_STATUS_PERR) { + /* Store the error code and clear flag by writing 1 to it */ + module->rx_status = STATUS_ERR_BAD_DATA; + usart_hw->STATUS.reg = SERCOM_USART_STATUS_PERR; + } +#ifdef FEATURE_USART_LIN_SLAVE + else if (error_code & SERCOM_USART_STATUS_ISF) { + /* Store the error code and clear flag by writing 1 to it */ + module->rx_status = STATUS_ERR_PROTOCOL; + usart_hw->STATUS.reg = SERCOM_USART_STATUS_ISF; + } +#endif +#ifdef FEATURE_USART_COLLISION_DECTION + else if (error_code & SERCOM_USART_STATUS_COLL) { + /* Store the error code and clear flag by writing 1 to it */ + module->rx_status = STATUS_ERR_PACKET_COLLISION; + usart_hw->STATUS.reg = SERCOM_USART_STATUS_COLL; + } +#endif + + /* Run callback if registered and enabled */ + if (callback_status + & (1 << USART_CALLBACK_ERROR)) { + (*(module->callback[USART_CALLBACK_ERROR]))(module); + } + + } else { + + /* Read current packet from DATA register, + * increment buffer pointer and decrement buffer length */ + uint16_t received_data = (usart_hw->DATA.reg & SERCOM_USART_DATA_MASK); + + /* Read value will be at least 8-bits long */ + *(module->rx_buffer_ptr) = received_data; + /* Increment 8-bit pointer */ + module->rx_buffer_ptr += 1; + + if (module->character_size == USART_CHARACTER_SIZE_9BIT) { + /* 9-bit data, write next received byte to the buffer */ + *(module->rx_buffer_ptr) = (received_data >> 8); + /* Increment 8-bit pointer */ + module->rx_buffer_ptr += 1; + } + + /* Check if the last character have been received */ + if(--(module->remaining_rx_buffer_length) == 0) { + /* Disable RX Complete Interrupt, + * and set STATUS_OK */ + usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_RXC; + module->rx_status = STATUS_OK; + + /* Run callback if registered and enabled */ + if (callback_status + & (1 << USART_CALLBACK_BUFFER_RECEIVED)) { + (*(module->callback[USART_CALLBACK_BUFFER_RECEIVED]))(module); + } + } + } + } else { + /* This should not happen. Disable Receive Complete interrupt. */ + usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_RXC; + } + } + +#ifdef FEATURE_USART_HARDWARE_FLOW_CONTROL + if (interrupt_status & SERCOM_USART_INTFLAG_CTSIC) { + /* Disable interrupts */ + usart_hw->INTENCLR.reg = SERCOM_USART_INTENCLR_CTSIC; + /* Clear interrupt flag */ + usart_hw->INTFLAG.reg = SERCOM_USART_INTFLAG_CTSIC; + + /* Run callback if registered and enabled */ + if (callback_status & (1 << USART_CALLBACK_CTS_INPUT_CHANGE)) { + (*(module->callback[USART_CALLBACK_CTS_INPUT_CHANGE]))(module); + } + } +#endif + +#ifdef FEATURE_USART_LIN_SLAVE + if (interrupt_status & SERCOM_USART_INTFLAG_RXBRK) { + /* Disable interrupts */ + usart_hw->INTENCLR.reg = SERCOM_USART_INTENCLR_RXBRK; + /* Clear interrupt flag */ + usart_hw->INTFLAG.reg = SERCOM_USART_INTFLAG_RXBRK; + + /* Run callback if registered and enabled */ + if (callback_status & (1 << USART_CALLBACK_BREAK_RECEIVED)) { + (*(module->callback[USART_CALLBACK_BREAK_RECEIVED]))(module); + } + } +#endif + +#ifdef FEATURE_USART_START_FRAME_DECTION + if (interrupt_status & SERCOM_USART_INTFLAG_RXS) { + /* Disable interrupts */ + usart_hw->INTENCLR.reg = SERCOM_USART_INTENCLR_RXS; + /* Clear interrupt flag */ + usart_hw->INTFLAG.reg = SERCOM_USART_INTFLAG_RXS; + + /* Run callback if registered and enabled */ + if (callback_status & (1 << USART_CALLBACK_START_RECEIVED)) { + (*(module->callback[USART_CALLBACK_START_RECEIVED]))(module); + } + } +#endif +} + diff --git a/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/drivers/sercom/usart/usart_interrupt.h b/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/drivers/sercom/usart/usart_interrupt.h new file mode 100644 index 0000000..9dcbbae --- /dev/null +++ b/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/drivers/sercom/usart/usart_interrupt.h @@ -0,0 +1,167 @@ +/** + * \file + * + * \brief SAM SERCOM USART Asynchronous Driver + * + * Copyright (c) 2012-2018 Microchip Technology Inc. and its subsidiaries. + * + * \asf_license_start + * + * \page License + * + * Subject to your compliance with these terms, you may use Microchip + * software and any derivatives exclusively with Microchip products. + * It is your responsibility to comply with third party license terms applicable + * to your use of third party software (including open source software) that + * may accompany Microchip software. + * + * THIS SOFTWARE IS SUPPLIED BY MICROCHIP "AS IS". NO WARRANTIES, + * WHETHER EXPRESS, IMPLIED OR STATUTORY, APPLY TO THIS SOFTWARE, + * INCLUDING ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, + * AND FITNESS FOR A PARTICULAR PURPOSE. IN NO EVENT WILL MICROCHIP BE + * LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL OR CONSEQUENTIAL + * LOSS, DAMAGE, COST OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE + * SOFTWARE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE + * POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT + * ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY + * RELATED TO THIS SOFTWARE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, + * THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THIS SOFTWARE. + * + * \asf_license_stop + * + */ +/* + * Support and FAQ: visit Microchip Support + */ +#ifndef USART_INTERRUPT_H_INCLUDED +#define USART_INTERRUPT_H_INCLUDED + +#include "usart.h" + +#ifdef __cplusplus +extern "C" { +#endif + +#if !defined(__DOXYGEN__) +enum status_code _usart_write_buffer( + struct usart_module *const module, + uint8_t *tx_data, + uint16_t length); + +enum status_code _usart_read_buffer( + struct usart_module *const module, + uint8_t *rx_data, + uint16_t length); + +void _usart_interrupt_handler( + uint8_t instance); +#endif + +/** + * \addtogroup asfdoc_sam0_sercom_usart_group + * + * @{ + */ + +/** + * \name Callback Management + * @{ + */ +void usart_register_callback( + struct usart_module *const module, + usart_callback_t callback_func, + enum usart_callback callback_type); + +void usart_unregister_callback( + struct usart_module *module, + enum usart_callback callback_type); + +/** + * \brief Enables callback + * + * Enables the callback function registered by the \ref usart_register_callback. + * The callback function will be called from the interrupt handler when the + * conditions for the callback type are met. + * + * \param[in] module Pointer to USART software instance struct + * \param[in] callback_type Callback type given by an enum + */ +static inline void usart_enable_callback( + struct usart_module *const module, + enum usart_callback callback_type) +{ + /* Sanity check arguments */ + Assert(module); + + /* Enable callback */ + module->callback_enable_mask |= (1 << callback_type); + +} + +/** + * \brief Disable callback + * + * Disables the callback function registered by the \ref usart_register_callback, + * and the callback will not be called from the interrupt routine. + * + * \param[in] module Pointer to USART software instance struct + * \param[in] callback_type Callback type given by an enum + */ +static inline void usart_disable_callback( + struct usart_module *const module, + enum usart_callback callback_type) +{ + /* Sanity check arguments */ + Assert(module); + + /* Disable callback */ + module->callback_enable_mask &= ~(1 << callback_type); +} + +/** + * @} + */ + +/** + * \name Writing and Reading + * @{ + */ +enum status_code usart_write_job( + struct usart_module *const module, + const uint16_t *tx_data); + +enum status_code usart_read_job( + struct usart_module *const module, + uint16_t *const rx_data); + +enum status_code usart_write_buffer_job( + struct usart_module *const module, + uint8_t *tx_data, + uint16_t length); + +enum status_code usart_read_buffer_job( + struct usart_module *const module, + uint8_t *rx_data, + uint16_t length); + +void usart_abort_job( + struct usart_module *const module, + enum usart_transceiver_type transceiver_type); + +enum status_code usart_get_job_status( + struct usart_module *const module, + enum usart_transceiver_type transceiver_type); +/** + * @} + */ + +/** + * @} + */ + +#ifdef __cplusplus +} +#endif + +#endif /* USART_INTERRUPT_H_INCLUDED */ + diff --git a/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/drivers/system/clock/clock.h b/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/drivers/system/clock/clock.h new file mode 100644 index 0000000..9abd168 --- /dev/null +++ b/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/drivers/system/clock/clock.h @@ -0,0 +1,43 @@ +/** + * \file + * + * \brief SAM Clock Driver + * + * Copyright (c) 2012-2018 Microchip Technology Inc. and its subsidiaries. + * + * \asf_license_start + * + * \page License + * + * Subject to your compliance with these terms, you may use Microchip + * software and any derivatives exclusively with Microchip products. + * It is your responsibility to comply with third party license terms applicable + * to your use of third party software (including open source software) that + * may accompany Microchip software. + * + * THIS SOFTWARE IS SUPPLIED BY MICROCHIP "AS IS". NO WARRANTIES, + * WHETHER EXPRESS, IMPLIED OR STATUTORY, APPLY TO THIS SOFTWARE, + * INCLUDING ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, + * AND FITNESS FOR A PARTICULAR PURPOSE. IN NO EVENT WILL MICROCHIP BE + * LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL OR CONSEQUENTIAL + * LOSS, DAMAGE, COST OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE + * SOFTWARE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE + * POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT + * ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY + * RELATED TO THIS SOFTWARE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, + * THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THIS SOFTWARE. + * + * \asf_license_stop + * + */ +/* + * Support and FAQ: visit Microchip Support + */ +#ifndef SYSTEM_CLOCK_H_INCLUDED +#define SYSTEM_CLOCK_H_INCLUDED + +#include +#include +#include + +#endif /* SYSTEM_CLOCK_H_INCLUDED */ diff --git a/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/clock.c b/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/clock.c new file mode 100644 index 0000000..ecbf122 --- /dev/null +++ b/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/clock.c @@ -0,0 +1,1031 @@ +/** + * \file + * + * \brief SAM D21/R21/DA/HA Clock Driver + * + * Copyright (c) 2013-2018 Microchip Technology Inc. and its subsidiaries. + * + * \asf_license_start + * + * \page License + * + * Subject to your compliance with these terms, you may use Microchip + * software and any derivatives exclusively with Microchip products. + * It is your responsibility to comply with third party license terms applicable + * to your use of third party software (including open source software) that + * may accompany Microchip software. + * + * THIS SOFTWARE IS SUPPLIED BY MICROCHIP "AS IS". NO WARRANTIES, + * WHETHER EXPRESS, IMPLIED OR STATUTORY, APPLY TO THIS SOFTWARE, + * INCLUDING ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, + * AND FITNESS FOR A PARTICULAR PURPOSE. IN NO EVENT WILL MICROCHIP BE + * LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL OR CONSEQUENTIAL + * LOSS, DAMAGE, COST OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE + * SOFTWARE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE + * POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT + * ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY + * RELATED TO THIS SOFTWARE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, + * THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THIS SOFTWARE. + * + * \asf_license_stop + * + */ +/* + * Support and FAQ: visit Microchip Support + */ +#include +#include +#include + +#ifndef SYSCTRL_FUSES_OSC32K_ADDR +#if (SAMR21) || (SAMD) || (SAMHA1) || (SAMHA0) +# define SYSCTRL_FUSES_OSC32K_ADDR FUSES_OSC32K_CAL_ADDR +# define SYSCTRL_FUSES_OSC32K_Pos FUSES_OSC32K_CAL_Pos +#elif (SAML21) +# define SYSCTRL_FUSES_OSC32K_ADDR NVMCTRL_OTP4 +# define SYSCTRL_FUSES_OSC32K_Pos 6 + +#else +# define SYSCTRL_FUSES_OSC32K_ADDR SYSCTRL_FUSES_OSC32K_CAL_ADDR +# define SYSCTRL_FUSES_OSC32K_Pos SYSCTRL_FUSES_OSC32K_CAL_Pos +#endif +#endif + +/** + * \internal + * \brief DFLL-specific data container. + */ +struct _system_clock_dfll_config { + uint32_t control; + uint32_t val; + uint32_t mul; +}; + +/** + * \internal + * \brief DPLL-specific data container. + */ +struct _system_clock_dpll_config { + uint32_t frequency; +}; + + +/** + * \internal + * \brief XOSC-specific data container. + */ +struct _system_clock_xosc_config { + uint32_t frequency; +}; + +/** + * \internal + * \brief System clock module data container. + */ +struct _system_clock_module { + volatile struct _system_clock_dfll_config dfll; + +#ifdef FEATURE_SYSTEM_CLOCK_DPLL + volatile struct _system_clock_dpll_config dpll; +#endif + + volatile struct _system_clock_xosc_config xosc; + volatile struct _system_clock_xosc_config xosc32k; +}; + +/** + * \internal + * \brief Internal module instance to cache configuration values. + */ +static struct _system_clock_module _system_clock_inst = { + .dfll = { + .control = 0, + .val = 0, + .mul = 0, + }, + +#ifdef FEATURE_SYSTEM_CLOCK_DPLL + .dpll = { + .frequency = 0, + }, +#endif + .xosc = { + .frequency = 0, + }, + .xosc32k = { + .frequency = 0, + }, + }; + +/** + * \internal + * \brief Wait for sync to the DFLL control registers. + */ +static inline void _system_dfll_wait_for_sync(void) +{ + while (!(SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY)) { + /* Wait for DFLL sync */ + } +} + +/** + * \internal + * \brief Wait for sync to the OSC32K control registers. + */ +static inline void _system_osc32k_wait_for_sync(void) +{ + while (!(SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_OSC32KRDY)) { + /* Wait for OSC32K sync */ + } +} + +static inline void _system_clock_source_dfll_set_config_errata_9905(void) +{ + + /* Disable ONDEMAND mode while writing configurations */ + SYSCTRL->DFLLCTRL.reg = SYSCTRL_DFLLCTRL_ENABLE; + _system_dfll_wait_for_sync(); + + SYSCTRL->DFLLMUL.reg = _system_clock_inst.dfll.mul; + SYSCTRL->DFLLVAL.reg = _system_clock_inst.dfll.val; + + /* Write full configuration to DFLL control register */ + SYSCTRL->DFLLCTRL.reg = 0; + _system_dfll_wait_for_sync(); + SYSCTRL->DFLLCTRL.reg = _system_clock_inst.dfll.control; +} + +/** + * \brief Retrieve the frequency of a clock source. + * + * Determines the current operating frequency of a given clock source. + * + * \param[in] clock_source Clock source to get the frequency + * + * \returns Frequency of the given clock source, in Hz. + */ +uint32_t system_clock_source_get_hz( + const enum system_clock_source clock_source) +{ + switch (clock_source) { + case SYSTEM_CLOCK_SOURCE_XOSC: + return _system_clock_inst.xosc.frequency; + + case SYSTEM_CLOCK_SOURCE_OSC8M: + return 8000000UL >> SYSCTRL->OSC8M.bit.PRESC; + + case SYSTEM_CLOCK_SOURCE_OSC32K: + return 32768UL; + + case SYSTEM_CLOCK_SOURCE_ULP32K: + return 32768UL; + + case SYSTEM_CLOCK_SOURCE_XOSC32K: + return _system_clock_inst.xosc32k.frequency; + + case SYSTEM_CLOCK_SOURCE_DFLL: + + /* Check if the DFLL has been configured */ + if (!(_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_ENABLE)) + return 0; + + /* Make sure that the DFLL module is ready */ + _system_dfll_wait_for_sync(); + + /* Check if operating in closed loop (USB) mode */ + switch(_system_clock_inst.dfll.control & + (SYSCTRL_DFLLCTRL_MODE | SYSCTRL_DFLLCTRL_USBCRM)) { + case SYSCTRL_DFLLCTRL_MODE: + return system_gclk_chan_get_hz(SYSCTRL_GCLK_ID_DFLL48) * + (_system_clock_inst.dfll.mul & 0xffff); + default: + return 48000000UL; + } + +#ifdef FEATURE_SYSTEM_CLOCK_DPLL + case SYSTEM_CLOCK_SOURCE_DPLL: + if (!(SYSCTRL->DPLLSTATUS.reg & SYSCTRL_DPLLSTATUS_ENABLE)) { + return 0; + } + + return _system_clock_inst.dpll.frequency; +#endif + + default: + return 0; + } +} + +/** + * \brief Configure the internal OSC8M oscillator clock source. + * + * Configures the 8MHz (nominal) internal RC oscillator with the given + * configuration settings. + * + * \param[in] config OSC8M configuration structure containing the new config + */ +void system_clock_source_osc8m_set_config( + struct system_clock_source_osc8m_config *const config) +{ + SYSCTRL_OSC8M_Type temp = SYSCTRL->OSC8M; + + /* Use temporary struct to reduce register access */ + temp.bit.PRESC = config->prescaler; + temp.bit.ONDEMAND = config->on_demand; + temp.bit.RUNSTDBY = config->run_in_standby; + + SYSCTRL->OSC8M = temp; +} + +/** + * \brief Configure the internal OSC32K oscillator clock source. + * + * Configures the 32KHz (nominal) internal RC oscillator with the given + * configuration settings. + * + * \param[in] config OSC32K configuration structure containing the new config + */ +void system_clock_source_osc32k_set_config( + struct system_clock_source_osc32k_config *const config) +{ + SYSCTRL_OSC32K_Type temp = SYSCTRL->OSC32K; + + /* Update settings via a temporary struct to reduce register access */ + temp.bit.EN1K = config->enable_1khz_output; + temp.bit.EN32K = config->enable_32khz_output; + temp.bit.STARTUP = config->startup_time; + temp.bit.ONDEMAND = config->on_demand; + temp.bit.RUNSTDBY = config->run_in_standby; + temp.bit.WRTLOCK = config->write_once; + + SYSCTRL->OSC32K = temp; +} + +/** + * \brief Configure the external oscillator clock source. + * + * Configures the external oscillator clock source with the given configuration + * settings. + * + * \param[in] config External oscillator configuration structure containing + * the new config + */ +void system_clock_source_xosc_set_config( + struct system_clock_source_xosc_config *const config) +{ + SYSCTRL_XOSC_Type temp = SYSCTRL->XOSC; + + temp.bit.STARTUP = config->startup_time; + + if (config->external_clock == SYSTEM_CLOCK_EXTERNAL_CRYSTAL) { + temp.bit.XTALEN = 1; + } else { + temp.bit.XTALEN = 0; + } + + temp.bit.AMPGC = config->auto_gain_control; + + /* Set gain */ + if (config->frequency <= 2000000) { + temp.bit.GAIN = 0; + } else if (config->frequency <= 4000000) { + temp.bit.GAIN = 1; + } else if (config->frequency <= 8000000) { + temp.bit.GAIN = 2; + } else if (config->frequency <= 16000000) { + temp.bit.GAIN = 3; + } else if (config->frequency <= 32000000) { + temp.bit.GAIN = 4; + } + + temp.bit.ONDEMAND = config->on_demand; + temp.bit.RUNSTDBY = config->run_in_standby; + + /* Store XOSC frequency for internal use */ + _system_clock_inst.xosc.frequency = config->frequency; + + SYSCTRL->XOSC = temp; +} + +/** + * \brief Configure the XOSC32K external 32KHz oscillator clock source. + * + * Configures the external 32KHz oscillator clock source with the given + * configuration settings. + * + * \param[in] config XOSC32K configuration structure containing the new config + */ +void system_clock_source_xosc32k_set_config( + struct system_clock_source_xosc32k_config *const config) +{ + SYSCTRL_XOSC32K_Type temp = SYSCTRL->XOSC32K; + + temp.bit.STARTUP = config->startup_time; + + if (config->external_clock == SYSTEM_CLOCK_EXTERNAL_CRYSTAL) { + temp.bit.XTALEN = 1; + } else { + temp.bit.XTALEN = 0; + } + + temp.bit.AAMPEN = config->auto_gain_control; + temp.bit.EN1K = config->enable_1khz_output; + temp.bit.EN32K = config->enable_32khz_output; + + temp.bit.ONDEMAND = config->on_demand; + temp.bit.RUNSTDBY = config->run_in_standby; + temp.bit.WRTLOCK = config->write_once; + + /* Cache the new frequency in case the user needs to check the current + * operating frequency later */ + _system_clock_inst.xosc32k.frequency = config->frequency; + + SYSCTRL->XOSC32K = temp; +} + +/** + * \brief Configure the DFLL clock source. + * + * Configures the Digital Frequency Locked Loop clock source with the given + * configuration settings. + * + * \note The DFLL will be running when this function returns, as the DFLL module + * needs to be enabled in order to perform the module configuration. + * + * \param[in] config DFLL configuration structure containing the new config + */ +void system_clock_source_dfll_set_config( + struct system_clock_source_dfll_config *const config) +{ + _system_clock_inst.dfll.val = + SYSCTRL_DFLLVAL_COARSE(config->coarse_value) | + SYSCTRL_DFLLVAL_FINE(config->fine_value); + + _system_clock_inst.dfll.control = + (uint32_t)config->wakeup_lock | + (uint32_t)config->stable_tracking | + (uint32_t)config->quick_lock | + (uint32_t)config->chill_cycle | + ((uint32_t)config->on_demand << SYSCTRL_DFLLCTRL_ONDEMAND_Pos); + + if (config->loop_mode == SYSTEM_CLOCK_DFLL_LOOP_MODE_CLOSED) { + + _system_clock_inst.dfll.mul = + SYSCTRL_DFLLMUL_CSTEP(config->coarse_max_step) | + SYSCTRL_DFLLMUL_FSTEP(config->fine_max_step) | + SYSCTRL_DFLLMUL_MUL(config->multiply_factor); + + /* Enable the closed loop mode */ + _system_clock_inst.dfll.control |= config->loop_mode; + } + if (config->loop_mode == SYSTEM_CLOCK_DFLL_LOOP_MODE_USB_RECOVERY) { + + _system_clock_inst.dfll.mul = + SYSCTRL_DFLLMUL_CSTEP(config->coarse_max_step) | + SYSCTRL_DFLLMUL_FSTEP(config->fine_max_step) | + SYSCTRL_DFLLMUL_MUL(config->multiply_factor); + + /* Enable the USB recovery mode */ + _system_clock_inst.dfll.control |= config->loop_mode | + SYSCTRL_DFLLCTRL_MODE | SYSCTRL_DFLLCTRL_BPLCKC; + } +} + +#ifdef FEATURE_SYSTEM_CLOCK_DPLL +/** + * \brief Configure the DPLL clock source. + * + * Configures the Digital Phase-Locked Loop clock source with the given + * configuration settings. + * + * \note The DPLL will be running when this function returns, as the DPLL module + * needs to be enabled in order to perform the module configuration. + * + * \param[in] config DPLL configuration structure containing the new config + */ +void system_clock_source_dpll_set_config( + struct system_clock_source_dpll_config *const config) +{ + + uint32_t tmpldr; + uint8_t tmpldrfrac; + uint32_t refclk; + + refclk = config->reference_frequency; + + /* Only reference clock REF1 can be divided */ + if (config->reference_clock == SYSTEM_CLOCK_SOURCE_DPLL_REFERENCE_CLOCK_XOSC) { + refclk = refclk / (2 * (config->reference_divider + 1)); + } + + /* Calculate LDRFRAC and LDR */ + tmpldr = (config->output_frequency << 4) / refclk; + tmpldrfrac = tmpldr & 0x0f; + tmpldr = (tmpldr >> 4) - 1; + + SYSCTRL->DPLLCTRLA.reg = + ((uint32_t)config->on_demand << SYSCTRL_DPLLCTRLA_ONDEMAND_Pos) | + ((uint32_t)config->run_in_standby << SYSCTRL_DPLLCTRLA_RUNSTDBY_Pos); + + SYSCTRL->DPLLRATIO.reg = + SYSCTRL_DPLLRATIO_LDRFRAC(tmpldrfrac) | + SYSCTRL_DPLLRATIO_LDR(tmpldr); + + SYSCTRL->DPLLCTRLB.reg = + SYSCTRL_DPLLCTRLB_DIV(config->reference_divider) | + ((uint32_t)config->lock_bypass << SYSCTRL_DPLLCTRLB_LBYPASS_Pos) | + SYSCTRL_DPLLCTRLB_LTIME(config->lock_time) | + SYSCTRL_DPLLCTRLB_REFCLK(config->reference_clock) | + ((uint32_t)config->wake_up_fast << SYSCTRL_DPLLCTRLB_WUF_Pos) | + ((uint32_t)config->low_power_enable << SYSCTRL_DPLLCTRLB_LPEN_Pos) | + SYSCTRL_DPLLCTRLB_FILTER(config->filter); + + /* + * Fck = Fckrx * (LDR + 1 + LDRFRAC / 16) + */ + _system_clock_inst.dpll.frequency = + (refclk * (((tmpldr + 1) << 4) + tmpldrfrac)) >> 4; +} +#endif + +/** + * \brief Writes the calibration values for a given oscillator clock source. + * + * Writes an oscillator calibration value to the given oscillator control + * registers. The acceptable ranges are: + * + * For OSC32K: + * - 7 bits (max value 128) + * For OSC8MHZ: + * - 8 bits (Max value 255) + * For OSCULP: + * - 5 bits (Max value 32) + * + * \note The frequency range parameter applies only when configuring the 8MHz + * oscillator and will be ignored for the other oscillators. + * + * \param[in] clock_source Clock source to calibrate + * \param[in] calibration_value Calibration value to write + * \param[in] freq_range Frequency range (8MHz oscillator only) + * + * \retval STATUS_OK The calibration value was written + * successfully. + * \retval STATUS_ERR_INVALID_ARG The setting is not valid for selected clock + * source. + */ +enum status_code system_clock_source_write_calibration( + const enum system_clock_source clock_source, + const uint16_t calibration_value, + const uint8_t freq_range) +{ + switch (clock_source) { + case SYSTEM_CLOCK_SOURCE_OSC8M: + + if (calibration_value > 0xfff || freq_range > 4) { + return STATUS_ERR_INVALID_ARG; + } + + SYSCTRL->OSC8M.bit.CALIB = calibration_value; + SYSCTRL->OSC8M.bit.FRANGE = freq_range; + break; + + case SYSTEM_CLOCK_SOURCE_OSC32K: + + if (calibration_value > 128) { + return STATUS_ERR_INVALID_ARG; + } + + _system_osc32k_wait_for_sync(); + SYSCTRL->OSC32K.bit.CALIB = calibration_value; + break; + + case SYSTEM_CLOCK_SOURCE_ULP32K: + + if (calibration_value > 32) { + return STATUS_ERR_INVALID_ARG; + } + + SYSCTRL->OSCULP32K.bit.CALIB = calibration_value; + break; + + default: + Assert(false); + return STATUS_ERR_INVALID_ARG; + break; + } + + return STATUS_OK; +} + +/** + * \brief Enables a clock source. + * + * Enables a clock source which has been previously configured. + * + * \param[in] clock_source Clock source to enable + * + * \retval STATUS_OK Clock source was enabled successfully and + * is ready + * \retval STATUS_ERR_INVALID_ARG The clock source is not available on this + * device + */ +enum status_code system_clock_source_enable( + const enum system_clock_source clock_source) +{ + switch (clock_source) { + case SYSTEM_CLOCK_SOURCE_OSC8M: + SYSCTRL->OSC8M.reg |= SYSCTRL_OSC8M_ENABLE; + return STATUS_OK; + + case SYSTEM_CLOCK_SOURCE_OSC32K: + SYSCTRL->OSC32K.reg |= SYSCTRL_OSC32K_ENABLE; + break; + + case SYSTEM_CLOCK_SOURCE_XOSC: + SYSCTRL->XOSC.reg |= SYSCTRL_XOSC_ENABLE; + break; + + case SYSTEM_CLOCK_SOURCE_XOSC32K: + SYSCTRL->XOSC32K.reg |= SYSCTRL_XOSC32K_ENABLE; + break; + + case SYSTEM_CLOCK_SOURCE_DFLL: + _system_clock_inst.dfll.control |= SYSCTRL_DFLLCTRL_ENABLE; + _system_clock_source_dfll_set_config_errata_9905(); + break; + +#ifdef FEATURE_SYSTEM_CLOCK_DPLL + case SYSTEM_CLOCK_SOURCE_DPLL: + SYSCTRL->DPLLCTRLA.reg |= SYSCTRL_DPLLCTRLA_ENABLE; + break; +#endif + + case SYSTEM_CLOCK_SOURCE_ULP32K: + /* Always enabled */ + return STATUS_OK; + + default: + Assert(false); + return STATUS_ERR_INVALID_ARG; + } + + return STATUS_OK; +} + +/** + * \brief Disables a clock source. + * + * Disables a clock source that was previously enabled. + * + * \param[in] clock_source Clock source to disable + * + * \retval STATUS_OK Clock source was disabled successfully + * \retval STATUS_ERR_INVALID_ARG An invalid or unavailable clock source was + * given + */ +enum status_code system_clock_source_disable( + const enum system_clock_source clock_source) +{ + switch (clock_source) { + case SYSTEM_CLOCK_SOURCE_OSC8M: + SYSCTRL->OSC8M.reg &= ~SYSCTRL_OSC8M_ENABLE; + break; + + case SYSTEM_CLOCK_SOURCE_OSC32K: + SYSCTRL->OSC32K.reg &= ~SYSCTRL_OSC32K_ENABLE; + break; + + case SYSTEM_CLOCK_SOURCE_XOSC: + SYSCTRL->XOSC.reg &= ~SYSCTRL_XOSC_ENABLE; + break; + + case SYSTEM_CLOCK_SOURCE_XOSC32K: + SYSCTRL->XOSC32K.reg &= ~SYSCTRL_XOSC32K_ENABLE; + break; + + case SYSTEM_CLOCK_SOURCE_DFLL: + _system_clock_inst.dfll.control &= ~SYSCTRL_DFLLCTRL_ENABLE; + SYSCTRL->DFLLCTRL.reg = _system_clock_inst.dfll.control; + break; + +#ifdef FEATURE_SYSTEM_CLOCK_DPLL + case SYSTEM_CLOCK_SOURCE_DPLL: + SYSCTRL->DPLLCTRLA.reg &= ~SYSCTRL_DPLLCTRLA_ENABLE; + break; +#endif + + case SYSTEM_CLOCK_SOURCE_ULP32K: + /* Not possible to disable */ + + default: + Assert(false); + return STATUS_ERR_INVALID_ARG; + + } + + return STATUS_OK; +} + +/** + * \brief Checks if a clock source is ready. + * + * Checks if a given clock source is ready to be used. + * + * \param[in] clock_source Clock source to check if ready + * + * \returns Ready state of the given clock source. + * + * \retval true Clock source is enabled and ready + * \retval false Clock source is disabled or not yet ready + */ +bool system_clock_source_is_ready( + const enum system_clock_source clock_source) +{ + uint32_t mask = 0; + + switch (clock_source) { + case SYSTEM_CLOCK_SOURCE_OSC8M: + mask = SYSCTRL_PCLKSR_OSC8MRDY; + break; + + case SYSTEM_CLOCK_SOURCE_OSC32K: + mask = SYSCTRL_PCLKSR_OSC32KRDY; + break; + + case SYSTEM_CLOCK_SOURCE_XOSC: + mask = SYSCTRL_PCLKSR_XOSCRDY; + break; + + case SYSTEM_CLOCK_SOURCE_XOSC32K: + mask = SYSCTRL_PCLKSR_XOSC32KRDY; + break; + + case SYSTEM_CLOCK_SOURCE_DFLL: + if (CONF_CLOCK_DFLL_LOOP_MODE == SYSTEM_CLOCK_DFLL_LOOP_MODE_CLOSED) { + mask = (SYSCTRL_PCLKSR_DFLLRDY | + SYSCTRL_PCLKSR_DFLLLCKF | SYSCTRL_PCLKSR_DFLLLCKC); + } else { + mask = SYSCTRL_PCLKSR_DFLLRDY; + } + break; + +#ifdef FEATURE_SYSTEM_CLOCK_DPLL + case SYSTEM_CLOCK_SOURCE_DPLL: + return ((SYSCTRL->DPLLSTATUS.reg & + (SYSCTRL_DPLLSTATUS_CLKRDY | SYSCTRL_DPLLSTATUS_LOCK)) == + (SYSCTRL_DPLLSTATUS_CLKRDY | SYSCTRL_DPLLSTATUS_LOCK)); +#endif + + case SYSTEM_CLOCK_SOURCE_ULP32K: + /* Not possible to disable */ + return true; + + default: + return false; + } + + return ((SYSCTRL->PCLKSR.reg & mask) == mask); +} + +/* Include some checks for conf_clocks.h validation */ +#include "clock_config_check.h" + +#if !defined(__DOXYGEN__) +/** \internal + * + * Configures a Generic Clock Generator with the configuration from \c conf_clocks.h. + */ +# define _CONF_CLOCK_GCLK_CONFIG(n, unused) \ + if (CONF_CLOCK_GCLK_##n##_ENABLE == true) { \ + struct system_gclk_gen_config gclk_conf; \ + system_gclk_gen_get_config_defaults(&gclk_conf); \ + gclk_conf.source_clock = CONF_CLOCK_GCLK_##n##_CLOCK_SOURCE; \ + gclk_conf.division_factor = CONF_CLOCK_GCLK_##n##_PRESCALER; \ + gclk_conf.run_in_standby = CONF_CLOCK_GCLK_##n##_RUN_IN_STANDBY; \ + gclk_conf.output_enable = CONF_CLOCK_GCLK_##n##_OUTPUT_ENABLE; \ + system_gclk_gen_set_config(GCLK_GENERATOR_##n, &gclk_conf); \ + system_gclk_gen_enable(GCLK_GENERATOR_##n); \ + } + +/** \internal + * + * Configures a Generic Clock Generator with the configuration from \c conf_clocks.h, + * provided that it is not the main Generic Clock Generator channel. + */ +# define _CONF_CLOCK_GCLK_CONFIG_NONMAIN(n, unused) \ + if (n > 0) { _CONF_CLOCK_GCLK_CONFIG(n, unused); } +#endif + +/** \internal + * + * Switch all peripheral clock to a not enabled general clock + * to save power. + */ +static void _switch_peripheral_gclk(void) +{ + uint32_t gclk_id; + struct system_gclk_chan_config gclk_conf; + +#if CONF_CLOCK_GCLK_1_ENABLE == false + gclk_conf.source_generator = GCLK_GENERATOR_1; +#elif CONF_CLOCK_GCLK_2_ENABLE == false + gclk_conf.source_generator = GCLK_GENERATOR_2; +#elif CONF_CLOCK_GCLK_3_ENABLE == false + gclk_conf.source_generator = GCLK_GENERATOR_3; +#elif CONF_CLOCK_GCLK_4_ENABLE == false + gclk_conf.source_generator = GCLK_GENERATOR_4; +#elif CONF_CLOCK_GCLK_5_ENABLE == false + gclk_conf.source_generator = GCLK_GENERATOR_5; +#elif CONF_CLOCK_GCLK_6_ENABLE == false + gclk_conf.source_generator = GCLK_GENERATOR_6; +#elif CONF_CLOCK_GCLK_7_ENABLE == false + gclk_conf.source_generator = GCLK_GENERATOR_7; +#else + gclk_conf.source_generator = GCLK_GENERATOR_7; +#endif + + for (gclk_id = 0; gclk_id < GCLK_NUM; gclk_id++) { + system_gclk_chan_set_config(gclk_id, &gclk_conf); + } +} + +/** + * \brief Initialize clock system based on the configuration in conf_clocks.h. + * + * This function will apply the settings in conf_clocks.h when run from the user + * application. All clock sources and GCLK generators are running when this function + * returns. + * + * \note OSC8M is always enabled and if user selects other clocks for GCLK generators, + * the OSC8M default enable can be disabled after system_clock_init. Make sure the + * clock switch successfully before disabling OSC8M. + */ +void system_clock_init(void) +{ + /* Various bits in the INTFLAG register can be set to one at startup. + This will ensure that these bits are cleared */ + SYSCTRL->INTFLAG.reg = SYSCTRL_INTFLAG_BOD33RDY | SYSCTRL_INTFLAG_BOD33DET | + SYSCTRL_INTFLAG_DFLLRDY; + + system_flash_set_waitstates(CONF_CLOCK_FLASH_WAIT_STATES); + + /* Switch all peripheral clock to a not enabled general clock to save power. */ + _switch_peripheral_gclk(); + + /* XOSC */ +#if CONF_CLOCK_XOSC_ENABLE == true + struct system_clock_source_xosc_config xosc_conf; + system_clock_source_xosc_get_config_defaults(&xosc_conf); + + xosc_conf.external_clock = CONF_CLOCK_XOSC_EXTERNAL_CRYSTAL; + xosc_conf.startup_time = CONF_CLOCK_XOSC_STARTUP_TIME; + xosc_conf.frequency = CONF_CLOCK_XOSC_EXTERNAL_FREQUENCY; + xosc_conf.run_in_standby = CONF_CLOCK_XOSC_RUN_IN_STANDBY; + + system_clock_source_xosc_set_config(&xosc_conf); + system_clock_source_enable(SYSTEM_CLOCK_SOURCE_XOSC); + while(!system_clock_source_is_ready(SYSTEM_CLOCK_SOURCE_XOSC)); + if (CONF_CLOCK_XOSC_ON_DEMAND || CONF_CLOCK_XOSC_AUTO_GAIN_CONTROL) { + SYSCTRL->XOSC.reg |= + (CONF_CLOCK_XOSC_ON_DEMAND << SYSCTRL_XOSC_ONDEMAND_Pos) | + (CONF_CLOCK_XOSC_AUTO_GAIN_CONTROL << SYSCTRL_XOSC_AMPGC_Pos); + } +#endif + + + /* XOSC32K */ +#if CONF_CLOCK_XOSC32K_ENABLE == true + struct system_clock_source_xosc32k_config xosc32k_conf; + system_clock_source_xosc32k_get_config_defaults(&xosc32k_conf); + + xosc32k_conf.frequency = 32768UL; + xosc32k_conf.external_clock = CONF_CLOCK_XOSC32K_EXTERNAL_CRYSTAL; + xosc32k_conf.startup_time = CONF_CLOCK_XOSC32K_STARTUP_TIME; + xosc32k_conf.auto_gain_control = CONF_CLOCK_XOSC32K_AUTO_AMPLITUDE_CONTROL; + xosc32k_conf.enable_1khz_output = CONF_CLOCK_XOSC32K_ENABLE_1KHZ_OUPUT; + xosc32k_conf.enable_32khz_output = CONF_CLOCK_XOSC32K_ENABLE_32KHZ_OUTPUT; + xosc32k_conf.on_demand = false; + xosc32k_conf.run_in_standby = CONF_CLOCK_XOSC32K_RUN_IN_STANDBY; + + system_clock_source_xosc32k_set_config(&xosc32k_conf); + system_clock_source_enable(SYSTEM_CLOCK_SOURCE_XOSC32K); + while(!system_clock_source_is_ready(SYSTEM_CLOCK_SOURCE_XOSC32K)); + if (CONF_CLOCK_XOSC32K_ON_DEMAND) { + SYSCTRL->XOSC32K.bit.ONDEMAND = 1; + } +#endif + + + /* OSCK32K */ +#if CONF_CLOCK_OSC32K_ENABLE == true + SYSCTRL->OSC32K.bit.CALIB = + ((*(uint32_t *)SYSCTRL_FUSES_OSC32K_ADDR >> + SYSCTRL_FUSES_OSC32K_Pos) & 0x7Ful); + + struct system_clock_source_osc32k_config osc32k_conf; + system_clock_source_osc32k_get_config_defaults(&osc32k_conf); + + osc32k_conf.startup_time = CONF_CLOCK_OSC32K_STARTUP_TIME; + osc32k_conf.enable_1khz_output = CONF_CLOCK_OSC32K_ENABLE_1KHZ_OUTPUT; + osc32k_conf.enable_32khz_output = CONF_CLOCK_OSC32K_ENABLE_32KHZ_OUTPUT; + osc32k_conf.on_demand = CONF_CLOCK_OSC32K_ON_DEMAND; + osc32k_conf.run_in_standby = CONF_CLOCK_OSC32K_RUN_IN_STANDBY; + + system_clock_source_osc32k_set_config(&osc32k_conf); + system_clock_source_enable(SYSTEM_CLOCK_SOURCE_OSC32K); +#endif + + + /* DFLL Config (Open and Closed Loop) */ +#if CONF_CLOCK_DFLL_ENABLE == true + struct system_clock_source_dfll_config dfll_conf; + system_clock_source_dfll_get_config_defaults(&dfll_conf); + + dfll_conf.loop_mode = CONF_CLOCK_DFLL_LOOP_MODE; + dfll_conf.on_demand = false; + + /* Using DFLL48M COARSE CAL value from NVM Software Calibration Area Mapping + in DFLL.COARSE helps to output a frequency close to 48 MHz.*/ +#define NVM_DFLL_COARSE_POS 58 /* DFLL48M Coarse calibration value bit position.*/ +#define NVM_DFLL_COARSE_SIZE 6 /* DFLL48M Coarse calibration value bit size.*/ + + uint32_t coarse =( *((uint32_t *)(NVMCTRL_OTP4) + + (NVM_DFLL_COARSE_POS / 32)) + >> (NVM_DFLL_COARSE_POS % 32)) + & ((1 << NVM_DFLL_COARSE_SIZE) - 1); + /* In some revision chip, the coarse calibration value is not correct. */ + if (coarse == 0x3f) { + coarse = 0x1f; + } + dfll_conf.coarse_value = coarse; + + if (CONF_CLOCK_DFLL_LOOP_MODE == SYSTEM_CLOCK_DFLL_LOOP_MODE_OPEN) { + dfll_conf.fine_value = CONF_CLOCK_DFLL_FINE_VALUE; + } + +# if CONF_CLOCK_DFLL_QUICK_LOCK == true + dfll_conf.quick_lock = SYSTEM_CLOCK_DFLL_QUICK_LOCK_ENABLE; +# else + dfll_conf.quick_lock = SYSTEM_CLOCK_DFLL_QUICK_LOCK_DISABLE; +# endif + +# if CONF_CLOCK_DFLL_TRACK_AFTER_FINE_LOCK == true + dfll_conf.stable_tracking = SYSTEM_CLOCK_DFLL_STABLE_TRACKING_TRACK_AFTER_LOCK; +# else + dfll_conf.stable_tracking = SYSTEM_CLOCK_DFLL_STABLE_TRACKING_FIX_AFTER_LOCK; +# endif + +# if CONF_CLOCK_DFLL_KEEP_LOCK_ON_WAKEUP == true + dfll_conf.wakeup_lock = SYSTEM_CLOCK_DFLL_WAKEUP_LOCK_KEEP; +# else + dfll_conf.wakeup_lock = SYSTEM_CLOCK_DFLL_WAKEUP_LOCK_LOSE; +# endif + +# if CONF_CLOCK_DFLL_ENABLE_CHILL_CYCLE == true + dfll_conf.chill_cycle = SYSTEM_CLOCK_DFLL_CHILL_CYCLE_ENABLE; +# else + dfll_conf.chill_cycle = SYSTEM_CLOCK_DFLL_CHILL_CYCLE_DISABLE; +# endif + + if (CONF_CLOCK_DFLL_LOOP_MODE == SYSTEM_CLOCK_DFLL_LOOP_MODE_CLOSED) { + dfll_conf.multiply_factor = CONF_CLOCK_DFLL_MULTIPLY_FACTOR; + } + + dfll_conf.coarse_max_step = CONF_CLOCK_DFLL_MAX_COARSE_STEP_SIZE; + dfll_conf.fine_max_step = CONF_CLOCK_DFLL_MAX_FINE_STEP_SIZE; + + if (CONF_CLOCK_DFLL_LOOP_MODE == SYSTEM_CLOCK_DFLL_LOOP_MODE_USB_RECOVERY) { + dfll_conf.fine_max_step = 10; + dfll_conf.fine_value = 0x1ff; + dfll_conf.quick_lock = SYSTEM_CLOCK_DFLL_QUICK_LOCK_ENABLE; + dfll_conf.stable_tracking = SYSTEM_CLOCK_DFLL_STABLE_TRACKING_TRACK_AFTER_LOCK; + dfll_conf.wakeup_lock = SYSTEM_CLOCK_DFLL_WAKEUP_LOCK_KEEP; + dfll_conf.chill_cycle = SYSTEM_CLOCK_DFLL_CHILL_CYCLE_DISABLE; + + dfll_conf.multiply_factor = 48000; + } + + system_clock_source_dfll_set_config(&dfll_conf); +#endif + + + /* OSC8M */ + struct system_clock_source_osc8m_config osc8m_conf; + system_clock_source_osc8m_get_config_defaults(&osc8m_conf); + + osc8m_conf.prescaler = CONF_CLOCK_OSC8M_PRESCALER; + osc8m_conf.on_demand = CONF_CLOCK_OSC8M_ON_DEMAND; + osc8m_conf.run_in_standby = CONF_CLOCK_OSC8M_RUN_IN_STANDBY; + + system_clock_source_osc8m_set_config(&osc8m_conf); + system_clock_source_enable(SYSTEM_CLOCK_SOURCE_OSC8M); + + + /* GCLK */ +#if CONF_CLOCK_CONFIGURE_GCLK == true + system_gclk_init(); + + /* Configure all GCLK generators except for the main generator, which + * is configured later after all other clock systems are set up */ + MREPEAT(GCLK_GEN_NUM, _CONF_CLOCK_GCLK_CONFIG_NONMAIN, ~); + +# if CONF_CLOCK_DFLL_ENABLE == true + /* Enable DFLL reference clock if in closed loop mode */ + if (CONF_CLOCK_DFLL_LOOP_MODE == SYSTEM_CLOCK_DFLL_LOOP_MODE_CLOSED) { + struct system_gclk_chan_config dfll_gclk_chan_conf; + + system_gclk_chan_get_config_defaults(&dfll_gclk_chan_conf); + dfll_gclk_chan_conf.source_generator = CONF_CLOCK_DFLL_SOURCE_GCLK_GENERATOR; + system_gclk_chan_set_config(SYSCTRL_GCLK_ID_DFLL48, &dfll_gclk_chan_conf); + system_gclk_chan_enable(SYSCTRL_GCLK_ID_DFLL48); + } +# endif + +# if CONF_CLOCK_DPLL_ENABLE == true + /* Enable DPLL internal lock timer and reference clock */ + struct system_gclk_chan_config dpll_gclk_chan_conf; + system_gclk_chan_get_config_defaults(&dpll_gclk_chan_conf); + if (CONF_CLOCK_DPLL_LOCK_TIME != SYSTEM_CLOCK_SOURCE_DPLL_LOCK_TIME_DEFAULT) { + dpll_gclk_chan_conf.source_generator = CONF_CLOCK_DPLL_LOCK_GCLK_GENERATOR; + system_gclk_chan_set_config(SYSCTRL_GCLK_ID_FDPLL32K, &dpll_gclk_chan_conf); + system_gclk_chan_enable(SYSCTRL_GCLK_ID_FDPLL32K); + } + + if (CONF_CLOCK_DPLL_REFERENCE_CLOCK == SYSTEM_CLOCK_SOURCE_DPLL_REFERENCE_CLOCK_GCLK) { + dpll_gclk_chan_conf.source_generator = CONF_CLOCK_DPLL_REFERENCE_GCLK_GENERATOR; + system_gclk_chan_set_config(SYSCTRL_GCLK_ID_FDPLL, &dpll_gclk_chan_conf); + system_gclk_chan_enable(SYSCTRL_GCLK_ID_FDPLL); + } +# endif +#endif + + + /* DFLL Enable (Open and Closed Loop) */ +#if CONF_CLOCK_DFLL_ENABLE == true + system_clock_source_enable(SYSTEM_CLOCK_SOURCE_DFLL); + while(!system_clock_source_is_ready(SYSTEM_CLOCK_SOURCE_DFLL)); + if (CONF_CLOCK_DFLL_ON_DEMAND) { + SYSCTRL->DFLLCTRL.bit.ONDEMAND = 1; + } +#endif + + /* DPLL */ +#ifdef FEATURE_SYSTEM_CLOCK_DPLL +# if (CONF_CLOCK_DPLL_ENABLE == true) + + /* Enable DPLL reference clock */ + if (CONF_CLOCK_DPLL_REFERENCE_CLOCK == SYSTEM_CLOCK_SOURCE_DPLL_REFERENCE_CLOCK_XOSC32K) { + /* XOSC32K should have been enabled for DPLL_REF0 */ + Assert(CONF_CLOCK_XOSC32K_ENABLE); + } else if (CONF_CLOCK_DPLL_REFERENCE_CLOCK == SYSTEM_CLOCK_SOURCE_DPLL_REFERENCE_CLOCK_XOSC) { + /* XOSC should have been enabled for DPLL_REF1 */ + Assert(CONF_CLOCK_XOSC_ENABLE); + } + else if (CONF_CLOCK_DPLL_REFERENCE_CLOCK == SYSTEM_CLOCK_SOURCE_DPLL_REFERENCE_CLOCK_GCLK) { + /* GCLK should have been enabled */ + Assert(CONF_CLOCK_CONFIGURE_GCLK); + } + else { + Assert(false); + } + + struct system_clock_source_dpll_config dpll_config; + system_clock_source_dpll_get_config_defaults(&dpll_config); + + dpll_config.on_demand = false; + dpll_config.run_in_standby = CONF_CLOCK_DPLL_RUN_IN_STANDBY; + dpll_config.lock_bypass = CONF_CLOCK_DPLL_LOCK_BYPASS; + dpll_config.wake_up_fast = CONF_CLOCK_DPLL_WAKE_UP_FAST; + dpll_config.low_power_enable = CONF_CLOCK_DPLL_LOW_POWER_ENABLE; + + dpll_config.filter = CONF_CLOCK_DPLL_FILTER; + dpll_config.lock_time = CONF_CLOCK_DPLL_LOCK_TIME; + + dpll_config.reference_clock = CONF_CLOCK_DPLL_REFERENCE_CLOCK; + dpll_config.reference_frequency = CONF_CLOCK_DPLL_REFERENCE_FREQUENCY; + dpll_config.reference_divider = CONF_CLOCK_DPLL_REFERENCE_DIVIDER; + dpll_config.output_frequency = CONF_CLOCK_DPLL_OUTPUT_FREQUENCY; + + system_clock_source_dpll_set_config(&dpll_config); + system_clock_source_enable(SYSTEM_CLOCK_SOURCE_DPLL); + while(!system_clock_source_is_ready(SYSTEM_CLOCK_SOURCE_DPLL)); + if (CONF_CLOCK_DPLL_ON_DEMAND) { + SYSCTRL->DPLLCTRLA.bit.ONDEMAND = 1; + } + +# endif +#endif + + /* CPU and BUS clocks */ + system_cpu_clock_set_divider(CONF_CLOCK_CPU_DIVIDER); + + system_apb_clock_set_divider(SYSTEM_CLOCK_APB_APBA, CONF_CLOCK_APBA_DIVIDER); + system_apb_clock_set_divider(SYSTEM_CLOCK_APB_APBB, CONF_CLOCK_APBB_DIVIDER); + system_apb_clock_set_divider(SYSTEM_CLOCK_APB_APBC, CONF_CLOCK_APBC_DIVIDER); + + /* GCLK 0 */ +#if CONF_CLOCK_CONFIGURE_GCLK == true + /* Configure the main GCLK last as it might depend on other generators */ + _CONF_CLOCK_GCLK_CONFIG(0, ~); +#endif +} diff --git a/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/clock_config_check.h b/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/clock_config_check.h new file mode 100644 index 0000000..a18e31b --- /dev/null +++ b/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/clock_config_check.h @@ -0,0 +1,444 @@ +/** + * \file + * + * \brief SAM D21/R21/DA/HA Clock Driver + * + * Copyright (c) 2012-2018 Microchip Technology Inc. and its subsidiaries. + * + * \asf_license_start + * + * \page License + * + * Subject to your compliance with these terms, you may use Microchip + * software and any derivatives exclusively with Microchip products. + * It is your responsibility to comply with third party license terms applicable + * to your use of third party software (including open source software) that + * may accompany Microchip software. + * + * THIS SOFTWARE IS SUPPLIED BY MICROCHIP "AS IS". NO WARRANTIES, + * WHETHER EXPRESS, IMPLIED OR STATUTORY, APPLY TO THIS SOFTWARE, + * INCLUDING ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, + * AND FITNESS FOR A PARTICULAR PURPOSE. IN NO EVENT WILL MICROCHIP BE + * LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL OR CONSEQUENTIAL + * LOSS, DAMAGE, COST OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE + * SOFTWARE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE + * POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT + * ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY + * RELATED TO THIS SOFTWARE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, + * THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THIS SOFTWARE. + * + * \asf_license_stop + * + */ +/* + * Support and FAQ: visit Microchip Support + */ + +#ifndef CLOCK_CONFIG_CHECK_H +# define CLOCK_CONFIG_CHECK_H + +#if !defined(CONF_CLOCK_FLASH_WAIT_STATES) +# error CONF_CLOCK_FLASH_WAIT_STATES not defined in conf_clocks.h +#endif + +#if !defined(CONF_CLOCK_CPU_DIVIDER) +# error CONF_CLOCK_CPU_DIVIDER not defined in conf_clocks.h +#endif + +#if !defined(CONF_CLOCK_APBA_DIVIDER) +# error CONF_CLOCK_APBA_DIVIDER not defined in conf_clocks.h +#endif + +#if !defined(CONF_CLOCK_APBB_DIVIDER) +# error CONF_CLOCK_APBB_DIVIDER not defined in conf_clocks.h +#endif + +#if !defined(CONF_CLOCK_APBC_DIVIDER) +# error CONF_CLOCK_APBC_DIVIDER not defined in conf_clocks.h +#endif + +#if !defined(CONF_CLOCK_OSC8M_PRESCALER) +# error CONF_CLOCK_OSC8M_PRESCALER not defined in conf_clocks.h +#endif + +#if !defined(CONF_CLOCK_OSC8M_ON_DEMAND) +# error CONF_CLOCK_OSC8M_ON_DEMAND not defined in conf_clocks.h +#endif + +#if !defined(CONF_CLOCK_OSC8M_RUN_IN_STANDBY) +# error CONF_CLOCK_OSC8M_RUN_IN_STANDBY not defined in conf_clocks.h +#endif + +#if !defined(CONF_CLOCK_XOSC_ENABLE) +# error CONF_CLOCK_XOSC_ENABLE not defined in conf_clocks.h +#endif + +#if !defined(CONF_CLOCK_XOSC_EXTERNAL_CRYSTAL) +# error CONF_CLOCK_XOSC_EXTERNAL_CRYSTAL not defined in conf_clocks.h +#endif + +#if !defined(CONF_CLOCK_XOSC_EXTERNAL_FREQUENCY) +# error CONF_CLOCK_XOSC_EXTERNAL_FREQUENCY not defined in conf_clocks.h +#endif + +#if !defined(CONF_CLOCK_XOSC_STARTUP_TIME) +# error CONF_CLOCK_XOSC_STARTUP_TIME not defined in conf_clocks.h +#endif + +#if !defined(CONF_CLOCK_XOSC_AUTO_GAIN_CONTROL) +# error CONF_CLOCK_XOSC_AUTO_GAIN_CONTROL not defined in conf_clocks.h +#endif + +#if !defined(CONF_CLOCK_XOSC_ON_DEMAND) +# error CONF_CLOCK_XOSC_ON_DEMAND not defined in conf_clocks.h +#endif + +#if !defined(CONF_CLOCK_XOSC_RUN_IN_STANDBY) +# error CONF_CLOCK_XOSC_RUN_IN_STANDBY not defined in conf_clocks.h +#endif + +#if !defined(CONF_CLOCK_XOSC32K_ENABLE) +# error CONF_CLOCK_XOSC32K_ENABLE not defined in conf_clocks.h +#endif + +#if !defined(CONF_CLOCK_XOSC32K_EXTERNAL_CRYSTAL) +# error CONF_CLOCK_XOSC32K_EXTERNAL_CRYSTAL not defined in conf_clocks.h +#endif + +#if !defined(CONF_CLOCK_XOSC32K_STARTUP_TIME) +# error CONF_CLOCK_XOSC32K_STARTUP_TIME not defined in conf_clocks.h +#endif + +#if !defined(CONF_CLOCK_XOSC32K_AUTO_AMPLITUDE_CONTROL) +# error CONF_CLOCK_XOSC32K_AUTO_AMPLITUDE_CONTROL not defined in conf_clocks.h +#endif + +#if !defined(CONF_CLOCK_XOSC32K_ENABLE_1KHZ_OUPUT) +# error CONF_CLOCK_XOSC32K_ENABLE_1KHZ_OUPUT not defined in conf_clocks.h +#endif + +#if !defined(CONF_CLOCK_XOSC32K_ENABLE_32KHZ_OUTPUT) +# error CONF_CLOCK_XOSC32K_ENABLE_32KHZ_OUTPUT not defined in conf_clocks.h +#endif + +#if !defined(CONF_CLOCK_XOSC32K_ON_DEMAND) +# error CONF_CLOCK_XOSC32K_ON_DEMAND not defined in conf_clocks.h +#endif + +#if !defined(CONF_CLOCK_XOSC32K_RUN_IN_STANDBY) +# error CONF_CLOCK_XOSC32K_RUN_IN_STANDBY not defined in conf_clocks.h +#endif + +#if !defined(CONF_CLOCK_OSC32K_ENABLE) +# error CONF_CLOCK_OSC32K_ENABLE not defined in conf_clocks.h +#endif + +#if !defined(CONF_CLOCK_OSC32K_STARTUP_TIME) +# error CONF_CLOCK_OSC32K_STARTUP_TIME not defined in conf_clocks.h +#endif + +#if !defined(CONF_CLOCK_OSC32K_ENABLE_1KHZ_OUTPUT) +# error CONF_CLOCK_OSC32K_ENABLE_1KHZ_OUTPUT not defined in conf_clocks.h +#endif + +#if !defined(CONF_CLOCK_OSC32K_ENABLE_32KHZ_OUTPUT) +# error CONF_CLOCK_OSC32K_ENABLE_32KHZ_OUTPUT not defined in conf_clocks.h +#endif + +#if !defined(CONF_CLOCK_OSC32K_ON_DEMAND) +# error CONF_CLOCK_OSC32K_ON_DEMAND not defined in conf_clocks.h +#endif + +#if !defined(CONF_CLOCK_OSC32K_RUN_IN_STANDBY) +# error CONF_CLOCK_OSC32K_RUN_IN_STANDBY not defined in conf_clocks.h +#endif + +#if !defined(CONF_CLOCK_DFLL_ENABLE) +# error CONF_CLOCK_DFLL_ENABLE not defined in conf_clocks.h +#endif + +#if !defined(CONF_CLOCK_DFLL_LOOP_MODE) +# error CONF_CLOCK_DFLL_LOOP_MODE not defined in conf_clocks.h +#endif + +#if !defined(CONF_CLOCK_DFLL_ON_DEMAND) +# error CONF_CLOCK_DFLL_ON_DEMAND not defined in conf_clocks.h +#endif + +#if !defined(CONF_CLOCK_DFLL_FINE_VALUE) +# error CONF_CLOCK_DFLL_FINE_VALUE not defined in conf_clocks.h +#endif + +#if !defined(CONF_CLOCK_DFLL_SOURCE_GCLK_GENERATOR) +# error CONF_CLOCK_DFLL_SOURCE_GCLK_GENERATOR not defined in conf_clocks.h +#endif + +#if !defined(CONF_CLOCK_DFLL_MULTIPLY_FACTOR) +# error CONF_CLOCK_DFLL_MULTIPLY_FACTOR not defined in conf_clocks.h +#endif + +#if !defined(CONF_CLOCK_DFLL_QUICK_LOCK) +# error CONF_CLOCK_DFLL_QUICK_LOCK not defined in conf_clocks.h +#endif + +#if !defined(CONF_CLOCK_DFLL_TRACK_AFTER_FINE_LOCK) +# error CONF_CLOCK_DFLL_TRACK_AFTER_FINE_LOCK not defined in conf_clocks.h +#endif + +#if !defined(CONF_CLOCK_DFLL_KEEP_LOCK_ON_WAKEUP) +# error CONF_CLOCK_DFLL_KEEP_LOCK_ON_WAKEUP not defined in conf_clocks.h +#endif + +#if !defined(CONF_CLOCK_DFLL_ENABLE_CHILL_CYCLE) +# error CONF_CLOCK_DFLL_ENABLE_CHILL_CYCLE not defined in conf_clocks.h +#endif + +#if !defined(CONF_CLOCK_DFLL_MAX_COARSE_STEP_SIZE) +# error CONF_CLOCK_DFLL_MAX_COARSE_STEP_SIZE not defined in conf_clocks.h +#endif + +#if !defined(CONF_CLOCK_DFLL_MAX_FINE_STEP_SIZE) +# error CONF_CLOCK_DFLL_MAX_FINE_STEP_SIZE not defined in conf_clocks.h +#endif + +#if !defined(CONF_CLOCK_DPLL_ENABLE) +# error CONF_CLOCK_DPLL_ENABLE not defined in conf_clocks.h +#endif + +#if !defined(CONF_CLOCK_DPLL_ON_DEMAND) +# error CONF_CLOCK_DPLL_ON_DEMAND not defined in conf_clocks.h +#endif + +#if !defined(CONF_CLOCK_DPLL_RUN_IN_STANDBY) +# error CONF_CLOCK_DPLL_RUN_IN_STANDBY not defined in conf_clocks.h +#endif + +#if !defined(CONF_CLOCK_DPLL_LOCK_BYPASS) +# error CONF_CLOCK_DPLL_LOCK_BYPASS not defined in conf_clocks.h +#endif + +#if !defined(CONF_CLOCK_DPLL_WAKE_UP_FAST) +# error CONF_CLOCK_DPLL_WAKE_UP_FAST not defined in conf_clocks.h +#endif + +#if !defined(CONF_CLOCK_DPLL_LOW_POWER_ENABLE) +# error CONF_CLOCK_DPLL_LOW_POWER_ENABLE not defined in conf_clocks.h +#endif + +#if !defined(CONF_CLOCK_DPLL_LOCK_TIME) +# error CONF_CLOCK_DPLL_LOCK_TIME not defined in conf_clocks.h +#endif + +#if !defined(CONF_CLOCK_DPLL_REFERENCE_CLOCK) +# error CONF_CLOCK_DPLL_REFERENCE_CLOCK not defined in conf_clocks.h +#endif + +#if !defined(CONF_CLOCK_DPLL_FILTER) +# error CONF_CLOCK_DPLL_FILTER not defined in conf_clocks.h +#endif + +#if !defined(CONF_CLOCK_DPLL_REFERENCE_FREQUENCY) +# error CONF_CLOCK_DPLL_REFERENCE_FREQUENCY not defined in conf_clocks.h +#endif + +#if !defined(CONF_CLOCK_DPLL_REFERENCE_DIVIDER) +# error CONF_CLOCK_DPLL_REFERENCE_DIVIDER not defined in conf_clocks.h +#endif + +#if !defined(CONF_CLOCK_DPLL_OUTPUT_FREQUENCY) +# error CONF_CLOCK_DPLL_OUTPUT_FREQUENCY not defined in conf_clocks.h +#endif + +#if !defined(CONF_CLOCK_DPLL_REFERENCE_GCLK_GENERATOR) +# error CONF_CLOCK_DPLL_REFERENCE_GCLK_GENERATOR not defined in conf_clocks.h +#endif + +#if !defined(CONF_CLOCK_DPLL_LOCK_GCLK_GENERATOR) +# error CONF_CLOCK_DPLL_LOCK_GCLK_GENERATOR not defined in conf_clocks.h +#endif + +#if !defined(CONF_CLOCK_CONFIGURE_GCLK) +# error CONF_CLOCK_CONFIGURE_GCLK not defined in conf_clocks.h +#endif + +#if !defined(CONF_CLOCK_GCLK_0_ENABLE) +# error CONF_CLOCK_GCLK_0_ENABLE not defined in conf_clocks.h +#endif + +#if !defined(CONF_CLOCK_GCLK_0_RUN_IN_STANDBY) +# error CONF_CLOCK_GCLK_0_RUN_IN_STANDBY not defined in conf_clocks.h +#endif + +#if !defined(CONF_CLOCK_GCLK_0_CLOCK_SOURCE) +# error CONF_CLOCK_GCLK_0_CLOCK_SOURCE not defined in conf_clocks.h +#endif + +#if !defined(CONF_CLOCK_GCLK_0_PRESCALER) +# error CONF_CLOCK_GCLK_0_PRESCALER not defined in conf_clocks.h +#endif + +#if !defined(CONF_CLOCK_GCLK_0_OUTPUT_ENABLE) +# error CONF_CLOCK_GCLK_0_OUTPUT_ENABLE not defined in conf_clocks.h +#endif + +#if !defined(CONF_CLOCK_GCLK_1_ENABLE) +# error CONF_CLOCK_GCLK_1_ENABLE not defined in conf_clocks.h +#endif + +#if !defined(CONF_CLOCK_GCLK_1_RUN_IN_STANDBY) +# error CONF_CLOCK_GCLK_1_RUN_IN_STANDBY not defined in conf_clocks.h +#endif + +#if !defined(CONF_CLOCK_GCLK_1_CLOCK_SOURCE) +# error CONF_CLOCK_GCLK_1_CLOCK_SOURCE not defined in conf_clocks.h +#endif + +#if !defined(CONF_CLOCK_GCLK_1_PRESCALER) +# error CONF_CLOCK_GCLK_1_PRESCALER not defined in conf_clocks.h +#endif + +#if !defined(CONF_CLOCK_GCLK_1_OUTPUT_ENABLE) +# error CONF_CLOCK_GCLK_1_OUTPUT_ENABLE not defined in conf_clocks.h +#endif + +#if !defined(CONF_CLOCK_GCLK_2_ENABLE) +# error CONF_CLOCK_GCLK_2_ENABLE not defined in conf_clocks.h +#endif + +#if !defined(CONF_CLOCK_GCLK_2_RUN_IN_STANDBY) +# error CONF_CLOCK_GCLK_2_RUN_IN_STANDBY not defined in conf_clocks.h +#endif + +#if !defined(CONF_CLOCK_GCLK_2_CLOCK_SOURCE) +# error CONF_CLOCK_GCLK_2_CLOCK_SOURCE not defined in conf_clocks.h +#endif + +#if !defined(CONF_CLOCK_GCLK_2_PRESCALER) +# error CONF_CLOCK_GCLK_2_PRESCALER not defined in conf_clocks.h +#endif + +#if !defined(CONF_CLOCK_GCLK_2_OUTPUT_ENABLE) +# error CONF_CLOCK_GCLK_2_OUTPUT_ENABLE not defined in conf_clocks.h +#endif + +#if !defined(CONF_CLOCK_GCLK_3_ENABLE) +# error CONF_CLOCK_GCLK_3_ENABLE not defined in conf_clocks.h +#endif + +#if !defined(CONF_CLOCK_GCLK_3_RUN_IN_STANDBY) +# error CONF_CLOCK_GCLK_3_RUN_IN_STANDBY not defined in conf_clocks.h +#endif + +#if !defined(CONF_CLOCK_GCLK_3_CLOCK_SOURCE) +# error CONF_CLOCK_GCLK_3_CLOCK_SOURCE not defined in conf_clocks.h +#endif + +#if !defined(CONF_CLOCK_GCLK_3_PRESCALER) +# error CONF_CLOCK_GCLK_3_PRESCALER not defined in conf_clocks.h +#endif + +#if !defined(CONF_CLOCK_GCLK_3_OUTPUT_ENABLE) +# error CONF_CLOCK_GCLK_3_OUTPUT_ENABLE not defined in conf_clocks.h +#endif + +#if !defined(CONF_CLOCK_GCLK_4_ENABLE) +# error CONF_CLOCK_GCLK_4_ENABLE not defined in conf_clocks.h +#endif + +#if !defined(CONF_CLOCK_GCLK_4_RUN_IN_STANDBY) +# error CONF_CLOCK_GCLK_4_RUN_IN_STANDBY not defined in conf_clocks.h +#endif + +#if !defined(CONF_CLOCK_GCLK_4_CLOCK_SOURCE) +# error CONF_CLOCK_GCLK_4_CLOCK_SOURCE not defined in conf_clocks.h +#endif + +#if !defined(CONF_CLOCK_GCLK_4_PRESCALER) +# error CONF_CLOCK_GCLK_4_PRESCALER not defined in conf_clocks.h +#endif + +#if !defined(CONF_CLOCK_GCLK_4_OUTPUT_ENABLE) +# error CONF_CLOCK_GCLK_4_OUTPUT_ENABLE not defined in conf_clocks.h +#endif + +#if !defined(CONF_CLOCK_GCLK_5_ENABLE) +# error CONF_CLOCK_GCLK_5_ENABLE not defined in conf_clocks.h +#endif + +#if !defined(CONF_CLOCK_GCLK_5_RUN_IN_STANDBY) +# error CONF_CLOCK_GCLK_5_RUN_IN_STANDBY not defined in conf_clocks.h +#endif + +#if !defined(CONF_CLOCK_GCLK_5_CLOCK_SOURCE) +# error CONF_CLOCK_GCLK_5_CLOCK_SOURCE not defined in conf_clocks.h +#endif + +#if !defined(CONF_CLOCK_GCLK_5_PRESCALER) +# error CONF_CLOCK_GCLK_5_PRESCALER not defined in conf_clocks.h +#endif + +#if !defined(CONF_CLOCK_GCLK_5_OUTPUT_ENABLE) +# error CONF_CLOCK_GCLK_5_OUTPUT_ENABLE not defined in conf_clocks.h +#endif + +#if !defined(CONF_CLOCK_GCLK_6_ENABLE) +# error CONF_CLOCK_GCLK_6_ENABLE not defined in conf_clocks.h +#endif + +#if !defined(CONF_CLOCK_GCLK_6_RUN_IN_STANDBY) +# error CONF_CLOCK_GCLK_6_RUN_IN_STANDBY not defined in conf_clocks.h +#endif + +#if !defined(CONF_CLOCK_GCLK_6_CLOCK_SOURCE) +# error CONF_CLOCK_GCLK_6_CLOCK_SOURCE not defined in conf_clocks.h +#endif + +#if !defined(CONF_CLOCK_GCLK_6_PRESCALER) +# error CONF_CLOCK_GCLK_6_PRESCALER not defined in conf_clocks.h +#endif + +#if !defined(CONF_CLOCK_GCLK_6_OUTPUT_ENABLE) +# error CONF_CLOCK_GCLK_6_OUTPUT_ENABLE not defined in conf_clocks.h +#endif + +#if !defined(CONF_CLOCK_GCLK_7_ENABLE) +# error CONF_CLOCK_GCLK_7_ENABLE not defined in conf_clocks.h +#endif + +#if !defined(CONF_CLOCK_GCLK_7_RUN_IN_STANDBY) +# error CONF_CLOCK_GCLK_7_RUN_IN_STANDBY not defined in conf_clocks.h +#endif + +#if !defined(CONF_CLOCK_GCLK_7_CLOCK_SOURCE) +# error CONF_CLOCK_GCLK_7_CLOCK_SOURCE not defined in conf_clocks.h +#endif + +#if !defined(CONF_CLOCK_GCLK_7_PRESCALER) +# error CONF_CLOCK_GCLK_7_PRESCALER not defined in conf_clocks.h +#endif + +#if !defined(CONF_CLOCK_GCLK_7_OUTPUT_ENABLE) +# error CONF_CLOCK_GCLK_7_OUTPUT_ENABLE not defined in conf_clocks.h +#endif + +#if !defined(CONF_CLOCK_GCLK_8_ENABLE) +# error CONF_CLOCK_GCLK_8_ENABLE not defined in conf_clocks.h +#endif + +#if !defined(CONF_CLOCK_GCLK_8_RUN_IN_STANDBY) +# error CONF_CLOCK_GCLK_8_RUN_IN_STANDBY not defined in conf_clocks.h +#endif + +#if !defined(CONF_CLOCK_GCLK_8_CLOCK_SOURCE) +# error CONF_CLOCK_GCLK_8_CLOCK_SOURCE not defined in conf_clocks.h +#endif + +#if !defined(CONF_CLOCK_GCLK_8_PRESCALER) +# error CONF_CLOCK_GCLK_8_PRESCALER not defined in conf_clocks.h +#endif + +#if !defined(CONF_CLOCK_GCLK_8_OUTPUT_ENABLE) +# error CONF_CLOCK_GCLK_8_OUTPUT_ENABLE not defined in conf_clocks.h +#endif + +#endif /* CLOCK_CONFIG_CHECK_H */ diff --git a/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/clock_feature.h b/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/clock_feature.h new file mode 100644 index 0000000..425581d --- /dev/null +++ b/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/clock_feature.h @@ -0,0 +1,1483 @@ +/** + * \file + * + * \brief SAM Clock Driver + * + * Copyright (c) 2012-2018 Microchip Technology Inc. and its subsidiaries. + * + * \asf_license_start + * + * \page License + * + * Subject to your compliance with these terms, you may use Microchip + * software and any derivatives exclusively with Microchip products. + * It is your responsibility to comply with third party license terms applicable + * to your use of third party software (including open source software) that + * may accompany Microchip software. + * + * THIS SOFTWARE IS SUPPLIED BY MICROCHIP "AS IS". NO WARRANTIES, + * WHETHER EXPRESS, IMPLIED OR STATUTORY, APPLY TO THIS SOFTWARE, + * INCLUDING ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, + * AND FITNESS FOR A PARTICULAR PURPOSE. IN NO EVENT WILL MICROCHIP BE + * LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL OR CONSEQUENTIAL + * LOSS, DAMAGE, COST OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE + * SOFTWARE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE + * POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT + * ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY + * RELATED TO THIS SOFTWARE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, + * THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THIS SOFTWARE. + * + * \asf_license_stop + * + */ +/* + * Support and FAQ: visit Microchip Support + */ +#ifndef SYSTEM_CLOCK_FEATURE_H_INCLUDED +#define SYSTEM_CLOCK_FEATURE_H_INCLUDED + +#ifdef __cplusplus +extern "C" { +#endif + +/** + * \defgroup asfdoc_sam0_system_clock_group SAM System Clock Management (SYSTEM CLOCK) Driver + * + * This driver for Atmel® | SMART ARM®-based microcontrollers provides an interface for the configuration + * and management of the device's clocking related functions. This includes + * the various clock sources, bus clocks, and generic clocks within the device, + * with functions to manage the enabling, disabling, source selection, and + * prescaling of clocks to various internal peripherals. + * + * The following peripherals are used by this module: + * + * - GCLK (Generic Clock Management) + * - PM (Power Management) + * - SYSCTRL (Clock Source Control) + * + * The following devices can use this module: + * - Atmel | SMART SAM D20/D21 + * - Atmel | SMART SAM R21 + * - Atmel | SMART SAM D09/D10/D11 + * - Atmel | SMART SAM DA1 + * - Atmel | SMART SAM HA1 + * + * The outline of this documentation is as follows: + * - \ref asfdoc_sam0_system_clock_prerequisites + * - \ref asfdoc_sam0_system_clock_module_overview + * - \ref asfdoc_sam0_system_clock_special_considerations + * - \ref asfdoc_sam0_system_clock_extra_info + * - \ref asfdoc_sam0_system_clock_examples + * - \ref asfdoc_sam0_system_clock_api_overview + * + * + * \section asfdoc_sam0_system_clock_prerequisites Prerequisites + * + * There are no prerequisites for this module. + * + * + * \section asfdoc_sam0_system_clock_module_overview Module Overview + * The SAM devices contain a sophisticated clocking system, which is designed + * to give the maximum flexibility to the user application. This system allows + * a system designer to tune the performance and power consumption of the device + * in a dynamic manner, to achieve the best trade-off between the two for a + * particular application. + * + * This driver provides a set of functions for the configuration and management + * of the various clock related functionality within the device. + * + * \subsection asfdoc_sam0_system_clock_module_features Driver Feature Macro Definition + * + * + * + * + * + * + * + * + * + *
    Driver Feature MacroSupported devices
    FEATURE_SYSTEM_CLOCK_DPLLSAM D21, SAM R21, SAM D10, SAM D11, SAM DA1
    + * \note The specific features are only available in the driver when the + * selected device supports those features. + * + * \subsection asfdoc_sam0_system_clock_module_overview_clock_sources Clock Sources + * The SAM devices have a number of master clock source modules, each of + * which being capable of producing a stabilized output frequency, which can then + * be fed into the various peripherals and modules within the device. + * + * Possible clock source modules include internal R/C oscillators, internal + * DFLL modules, as well as external crystal oscillators and/or clock inputs. + * + * \subsection asfdoc_sam0_system_clock_module_overview_cpu_clock CPU / Bus Clocks + * The CPU and AHB/APBx buses are clocked by the same physical clock source + * (referred in this module as the Main Clock), however the APBx buses may + * have additional prescaler division ratios set to give each peripheral bus a + * different clock speed. + * + * The general main clock tree for the CPU and associated buses is shown in + * \ref asfdoc_sam0_system_clock_module_clock_tree "the figure below". + * + * \anchor asfdoc_sam0_system_clock_module_clock_tree + * \dot + * digraph overview { + * rankdir=LR; + * clk_src [label="Clock Sources", shape=none, height=0]; + * node [label="CPU Bus" shape=ellipse] cpu_bus; + * node [label="AHB Bus" shape=ellipse] ahb_bus; + * node [label="APBA Bus" shape=ellipse] apb_a_bus; + * node [label="APBB Bus" shape=ellipse] apb_b_bus; + * node [label="APBC Bus" shape=ellipse] apb_c_bus; + * node [label="Main Bus\nPrescaler" shape=square] main_prescaler; + * node [label="APBA Bus\nPrescaler" shape=square] apb_a_prescaler; + * node [label="APBB Bus\nPrescaler" shape=square] apb_b_prescaler; + * node [label="APBC Bus\nPrescaler" shape=square] apb_c_prescaler; + * node [label="", shape=polygon, sides=4, distortion=0.6, orientation=90, style=filled, fillcolor=black, height=0.9, width=0.2] main_clock_mux; + * + * clk_src -> main_clock_mux; + * main_clock_mux -> main_prescaler; + * main_prescaler -> cpu_bus; + * main_prescaler -> ahb_bus; + * main_prescaler -> apb_a_prescaler; + * main_prescaler -> apb_b_prescaler; + * main_prescaler -> apb_c_prescaler; + * apb_a_prescaler -> apb_a_bus; + * apb_b_prescaler -> apb_b_bus; + * apb_c_prescaler -> apb_c_bus; + * } + * \enddot + * + * \subsection asfdoc_sam0_system_clock_module_overview_clock_masking Clock Masking + * To save power, the input clock to one or more peripherals on the AHB and APBx + * buses can be masked away - when masked, no clock is passed into the module. + * Disabling of clocks of unused modules will prevent all access to the masked + * module, but will reduce the overall device power consumption. + * + * \subsection asfdoc_sam0_system_clock_module_overview_gclk Generic Clocks + * Within the SAM devices there are a number of Generic Clocks; these are used to + * provide clocks to the various peripheral clock domains in the device in a + * standardized manner. One or more master source clocks can be selected as the + * input clock to a Generic Clock Generator, which can prescale down the input + * frequency to a slower rate for use in a peripheral. + * + * Additionally, a number of individually selectable Generic Clock Channels are + * provided, which multiplex and gate the various generator outputs for one or + * more peripherals within the device. This setup allows for a single common + * generator to feed one or more channels, which can then be enabled or disabled + * individually as required. + * + * \anchor asfdoc_sam0_system_clock_module_chain_overview + * \dot + * digraph overview { + * rankdir=LR; + * node [label="Clock\nSource a" shape=square] system_clock_source; + * node [label="Generator 1" shape=square] clock_gen; + * node [label="Channel x" shape=square] clock_chan0; + * node [label="Channel y" shape=square] clock_chan1; + * node [label="Peripheral x" shape=ellipse style=filled fillcolor=lightgray] peripheral0; + * node [label="Peripheral y" shape=ellipse style=filled fillcolor=lightgray] peripheral1; + * + * system_clock_source -> clock_gen; + * clock_gen -> clock_chan0; + * clock_chan0 -> peripheral0; + * clock_gen -> clock_chan1; + * clock_chan1 -> peripheral1; + * } + * \enddot + * + * \subsubsection asfdoc_sam0_system_clock_module_chain_example Clock Chain Example + * An example setup of a complete clock chain within the device is shown in + * \ref asfdoc_sam0_system_clock_module_chain_example_fig "the figure below". + * + * \anchor asfdoc_sam0_system_clock_module_chain_example_fig + * \dot + * digraph overview { + * rankdir=LR; + * node [label="External\nOscillator" shape=square] system_clock_source0; + * node [label="Generator 0" shape=square] clock_gen0; + * node [label="Channel x" shape=square] clock_chan0; + * node [label="Core CPU" shape=ellipse style=filled fillcolor=lightgray] peripheral0; + * + * system_clock_source0 -> clock_gen0; + * clock_gen0 -> clock_chan0; + * clock_chan0 -> peripheral0; + * node [label="8MHz R/C\nOscillator (OSC8M)" shape=square fillcolor=white] system_clock_source1; + * node [label="Generator 1" shape=square] clock_gen1; + * node [label="Channel y" shape=square] clock_chan1; + * node [label="Channel z" shape=square] clock_chan2; + * node [label="SERCOM\nModule" shape=ellipse style=filled fillcolor=lightgray] peripheral1; + * node [label="Timer\nModule" shape=ellipse style=filled fillcolor=lightgray] peripheral2; + * + * system_clock_source1 -> clock_gen1; + * clock_gen1 -> clock_chan1; + * clock_gen1 -> clock_chan2; + * clock_chan1 -> peripheral1; + * clock_chan2 -> peripheral2; + * } + * \enddot + * + * \subsubsection asfdoc_sam0_system_clock_module_overview_gclk_generators Generic Clock Generators + * Each Generic Clock generator within the device can source its input clock + * from one of the provided Source Clocks, and prescale the output for one or + * more Generic Clock Channels in a one-to-many relationship. The generators + * thus allow for several clocks to be generated of different frequencies, + * power usages, and accuracies, which can be turned on and off individually to + * disable the clocks to multiple peripherals as a group. + * + * \subsubsection asfdoc_sam0_system_clock_module_overview_gclk_channels Generic Clock Channels + * To connect a Generic Clock Generator to a peripheral within the + * device, a Generic Clock Channel is used. Each peripheral or + * peripheral group has an associated Generic Clock Channel, which serves as the + * clock input for the peripheral(s). To supply a clock to the peripheral + * module(s), the associated channel must be connected to a running Generic + * Clock Generator and the channel enabled. + * + * \section asfdoc_sam0_system_clock_special_considerations Special Considerations + * + * There are no special considerations for this module. + * + * + * \section asfdoc_sam0_system_clock_extra_info Extra Information + * + * For extra information, see \ref asfdoc_sam0_system_clock_extra. This includes: + * - \ref asfdoc_sam0_system_clock_extra_acronyms + * - \ref asfdoc_sam0_system_clock_extra_dependencies + * - \ref asfdoc_sam0_system_clock_extra_errata + * - \ref asfdoc_sam0_system_clock_extra_history + * + * + * \section asfdoc_sam0_system_clock_examples Examples + * + * For a list of examples related to this driver, see + * \ref asfdoc_sam0_system_clock_exqsg. + * + * + * \section asfdoc_sam0_system_clock_api_overview API Overview + * @{ + */ + +#include +#include + +/** + * \name Driver Feature Definition + * Define system clock features set according to different device family. + * @{ + */ +#if (SAMD21) || (SAMR21) || (SAMD11) || (SAMD10) || (SAMDA1) || (SAMHA1) || (SAMHA0) || defined(__DOXYGEN__) +/** Digital Phase Locked Loop (DPLL) feature support. */ +# define FEATURE_SYSTEM_CLOCK_DPLL +#endif +/*@}*/ + +/** + * \brief Available start-up times for the XOSC32K. + * + * Available external 32KHz oscillator start-up times, as a number of external + * clock cycles. + */ +enum system_xosc32k_startup { + /** Wait zero clock cycles until the clock source is considered stable */ + SYSTEM_XOSC32K_STARTUP_0, + /** Wait 32 clock cycles until the clock source is considered stable */ + SYSTEM_XOSC32K_STARTUP_32, + /** Wait 2048 clock cycles until the clock source is considered stable */ + SYSTEM_XOSC32K_STARTUP_2048, + /** Wait 4096 clock cycles until the clock source is considered stable */ + SYSTEM_XOSC32K_STARTUP_4096, + /** Wait 16384 clock cycles until the clock source is considered stable */ + SYSTEM_XOSC32K_STARTUP_16384, + /** Wait 32768 clock cycles until the clock source is considered stable */ + SYSTEM_XOSC32K_STARTUP_32768, + /** Wait 65536 clock cycles until the clock source is considered stable */ + SYSTEM_XOSC32K_STARTUP_65536, + /** Wait 131072 clock cycles until the clock source is considered stable */ + SYSTEM_XOSC32K_STARTUP_131072, +}; + +/** + * \brief Available start-up times for the XOSC. + * + * Available external oscillator start-up times, as a number of external clock + * cycles. + */ +enum system_xosc_startup { + /** Wait one clock cycles until the clock source is considered stable */ + SYSTEM_XOSC_STARTUP_1, + /** Wait two clock cycles until the clock source is considered stable */ + SYSTEM_XOSC_STARTUP_2, + /** Wait four clock cycles until the clock source is considered stable */ + SYSTEM_XOSC_STARTUP_4, + /** Wait eight clock cycles until the clock source is considered stable */ + SYSTEM_XOSC_STARTUP_8, + /** Wait 16 clock cycles until the clock source is considered stable */ + SYSTEM_XOSC_STARTUP_16, + /** Wait 32 clock cycles until the clock source is considered stable */ + SYSTEM_XOSC_STARTUP_32, + /** Wait 64 clock cycles until the clock source is considered stable */ + SYSTEM_XOSC_STARTUP_64, + /** Wait 128 clock cycles until the clock source is considered stable */ + SYSTEM_XOSC_STARTUP_128, + /** Wait 256 clock cycles until the clock source is considered stable */ + SYSTEM_XOSC_STARTUP_256, + /** Wait 512 clock cycles until the clock source is considered stable */ + SYSTEM_XOSC_STARTUP_512, + /** Wait 1024 clock cycles until the clock source is considered stable */ + SYSTEM_XOSC_STARTUP_1024, + /** Wait 2048 clock cycles until the clock source is considered stable */ + SYSTEM_XOSC_STARTUP_2048, + /** Wait 4096 clock cycles until the clock source is considered stable */ + SYSTEM_XOSC_STARTUP_4096, + /** Wait 8192 clock cycles until the clock source is considered stable */ + SYSTEM_XOSC_STARTUP_8192, + /** Wait 16384 clock cycles until the clock source is considered stable */ + SYSTEM_XOSC_STARTUP_16384, + /** Wait 32768 clock cycles until the clock source is considered stable */ + SYSTEM_XOSC_STARTUP_32768, +}; + +/** + * \brief Available start-up times for the OSC32K. + * + * Available internal 32KHz oscillator start-up times, as a number of internal + * OSC32K clock cycles. + */ +enum system_osc32k_startup { + /** Wait three clock cycles until the clock source is considered stable */ + SYSTEM_OSC32K_STARTUP_3, + /** Wait four clock cycles until the clock source is considered stable */ + SYSTEM_OSC32K_STARTUP_4, + /** Wait six clock cycles until the clock source is considered stable */ + SYSTEM_OSC32K_STARTUP_6, + /** Wait ten clock cycles until the clock source is considered stable */ + SYSTEM_OSC32K_STARTUP_10, + /** Wait 18 clock cycles until the clock source is considered stable */ + SYSTEM_OSC32K_STARTUP_18, + /** Wait 34 clock cycles until the clock source is considered stable */ + SYSTEM_OSC32K_STARTUP_34, + /** Wait 66 clock cycles until the clock source is considered stable */ + SYSTEM_OSC32K_STARTUP_66, + /** Wait 130 clock cycles until the clock source is considered stable */ + SYSTEM_OSC32K_STARTUP_130, +}; + +/** + * \brief Division prescalers for the internal 8MHz system clock. + * + * Available prescalers for the internal 8MHz (nominal) system clock. + */ +enum system_osc8m_div { + /** Do not divide the 8MHz RC oscillator output */ + SYSTEM_OSC8M_DIV_1, + /** Divide the 8MHz RC oscillator output by two */ + SYSTEM_OSC8M_DIV_2, + /** Divide the 8MHz RC oscillator output by four */ + SYSTEM_OSC8M_DIV_4, + /** Divide the 8MHz RC oscillator output by eight */ + SYSTEM_OSC8M_DIV_8, +}; + +/** + * \brief Frequency range for the internal 8MHz RC oscillator. + * + * Internal 8MHz RC oscillator frequency range setting. + */ +enum system_osc8m_frequency_range { + /** Frequency range 4MHz to 6MHz */ + SYSTEM_OSC8M_FREQUENCY_RANGE_4_TO_6, + /** Frequency range 6MHz to 8MHz */ + SYSTEM_OSC8M_FREQUENCY_RANGE_6_TO_8, + /** Frequency range 8MHz to 11MHz */ + SYSTEM_OSC8M_FREQUENCY_RANGE_8_TO_11, + /** Frequency range 11MHz to 15MHz */ + SYSTEM_OSC8M_FREQUENCY_RANGE_11_TO_15, +}; + +/** + * \brief Main CPU and APB/AHB bus clock source prescaler values. + * + * Available division ratios for the CPU and APB/AHB bus clocks. + */ +enum system_main_clock_div { + /** Divide Main clock by one */ + SYSTEM_MAIN_CLOCK_DIV_1, + /** Divide Main clock by two */ + SYSTEM_MAIN_CLOCK_DIV_2, + /** Divide Main clock by four */ + SYSTEM_MAIN_CLOCK_DIV_4, + /** Divide Main clock by eight */ + SYSTEM_MAIN_CLOCK_DIV_8, + /** Divide Main clock by 16 */ + SYSTEM_MAIN_CLOCK_DIV_16, + /** Divide Main clock by 32 */ + SYSTEM_MAIN_CLOCK_DIV_32, + /** Divide Main clock by 64 */ + SYSTEM_MAIN_CLOCK_DIV_64, + /** Divide Main clock by 128 */ + SYSTEM_MAIN_CLOCK_DIV_128, +}; + +/** + * \brief External clock source types. + * + * Available external clock source types. + */ +enum system_clock_external { + /** The external clock source is a crystal oscillator */ + SYSTEM_CLOCK_EXTERNAL_CRYSTAL, + /** The connected clock source is an external logic level clock signal */ + SYSTEM_CLOCK_EXTERNAL_CLOCK, +}; + +/** + * \brief Operating modes of the DFLL clock source. + * + * Available operating modes of the DFLL clock source module. + */ +enum system_clock_dfll_loop_mode { + /** The DFLL is operating in open loop mode with no feedback */ + SYSTEM_CLOCK_DFLL_LOOP_MODE_OPEN, + /** The DFLL is operating in closed loop mode with frequency feedback from + * a low frequency reference clock + */ + SYSTEM_CLOCK_DFLL_LOOP_MODE_CLOSED = SYSCTRL_DFLLCTRL_MODE, + +#ifdef SYSCTRL_DFLLCTRL_USBCRM + /** The DFLL is operating in USB recovery mode with frequency feedback + * from USB SOF. + */ + SYSTEM_CLOCK_DFLL_LOOP_MODE_USB_RECOVERY = SYSCTRL_DFLLCTRL_USBCRM, +#endif +}; + +/** + * \brief Locking behavior for the DFLL during device wake-up. + * + * DFLL lock behavior modes on device wake-up from sleep. + */ +enum system_clock_dfll_wakeup_lock { + /** Keep DFLL lock when the device wakes from sleep */ + SYSTEM_CLOCK_DFLL_WAKEUP_LOCK_KEEP, + /** Lose DFLL lock when the devices wakes from sleep */ + SYSTEM_CLOCK_DFLL_WAKEUP_LOCK_LOSE = SYSCTRL_DFLLCTRL_LLAW, +}; + +/** + * \brief Fine tracking behavior for the DFLL once a lock has been acquired. + * + * DFLL fine tracking behavior modes after a lock has been acquired. + */ +enum system_clock_dfll_stable_tracking { + /** Keep tracking after the DFLL has gotten a fine lock */ + SYSTEM_CLOCK_DFLL_STABLE_TRACKING_TRACK_AFTER_LOCK, + /** Stop tracking after the DFLL has gotten a fine lock */ + SYSTEM_CLOCK_DFLL_STABLE_TRACKING_FIX_AFTER_LOCK = SYSCTRL_DFLLCTRL_STABLE, +}; + +/** + * \brief Chill-cycle behavior of the DFLL module. + * + * DFLL chill-cycle behavior modes of the DFLL module. A chill cycle is a period + * of time when the DFLL output frequency is not measured by the unit, to allow + * the output to stabilize after a change in the input clock source. + */ +enum system_clock_dfll_chill_cycle { + /** Enable a chill cycle, where the DFLL output frequency is not measured */ + SYSTEM_CLOCK_DFLL_CHILL_CYCLE_ENABLE, + /** Disable a chill cycle, where the DFLL output frequency is not measured */ + SYSTEM_CLOCK_DFLL_CHILL_CYCLE_DISABLE = SYSCTRL_DFLLCTRL_CCDIS, +}; + +/** + * \brief QuickLock settings for the DFLL module. + * + * DFLL QuickLock settings for the DFLL module, to allow for a faster lock of + * the DFLL output frequency at the expense of accuracy. + */ +enum system_clock_dfll_quick_lock { + /** Enable the QuickLock feature for looser lock requirements on the DFLL */ + SYSTEM_CLOCK_DFLL_QUICK_LOCK_ENABLE, + /** Disable the QuickLock feature for strict lock requirements on the DFLL */ + SYSTEM_CLOCK_DFLL_QUICK_LOCK_DISABLE = SYSCTRL_DFLLCTRL_QLDIS, +}; + +/** + * \brief Available clock sources in the system. + * + * Clock sources available to the GCLK generators. + */ +enum system_clock_source { + /** Internal 8MHz RC oscillator */ + SYSTEM_CLOCK_SOURCE_OSC8M = GCLK_SOURCE_OSC8M, + /** Internal 32KHz RC oscillator */ + SYSTEM_CLOCK_SOURCE_OSC32K = GCLK_SOURCE_OSC32K, + /** External oscillator */ + SYSTEM_CLOCK_SOURCE_XOSC = GCLK_SOURCE_XOSC , + /** External 32KHz oscillator */ + SYSTEM_CLOCK_SOURCE_XOSC32K = GCLK_SOURCE_XOSC32K, + /** Digital Frequency Locked Loop (DFLL) */ + SYSTEM_CLOCK_SOURCE_DFLL = GCLK_SOURCE_DFLL48M, + /** Internal Ultra Low Power 32KHz oscillator */ + SYSTEM_CLOCK_SOURCE_ULP32K = GCLK_SOURCE_OSCULP32K, + /** Generator input pad */ + SYSTEM_CLOCK_SOURCE_GCLKIN = GCLK_SOURCE_GCLKIN, + /** Generic clock generator one output */ + SYSTEM_CLOCK_SOURCE_GCLKGEN1 = GCLK_SOURCE_GCLKGEN1, +#ifdef FEATURE_SYSTEM_CLOCK_DPLL + /** Digital Phase Locked Loop (DPLL). + * Check \c FEATURE_SYSTEM_CLOCK_DPLL for which device support it. + */ + SYSTEM_CLOCK_SOURCE_DPLL = GCLK_SOURCE_FDPLL, +#endif +}; + +/** + * \brief List of APB peripheral buses. + * + * Available bus clock domains on the APB bus. + */ +enum system_clock_apb_bus { + /** Peripheral bus A on the APB bus */ + SYSTEM_CLOCK_APB_APBA, + /** Peripheral bus B on the APB bus */ + SYSTEM_CLOCK_APB_APBB, + /** Peripheral bus C on the APB bus */ + SYSTEM_CLOCK_APB_APBC, +}; + +/** + * \brief Configuration structure for XOSC. + * + * External oscillator clock configuration structure. + */ +struct system_clock_source_xosc_config { + /** External clock type */ + enum system_clock_external external_clock; + /** Crystal oscillator start-up time */ + enum system_xosc_startup startup_time; + /** Enable automatic amplitude gain control */ + bool auto_gain_control; + /** External clock/crystal frequency */ + uint32_t frequency; + /** Keep the XOSC enabled in standby sleep mode */ + bool run_in_standby; + /** Run On Demand. If this is set the XOSC won't run + * until requested by a peripheral. */ + bool on_demand; +}; + +/** + * \brief Configuration structure for XOSC32K. + * + * External 32KHz oscillator clock configuration structure. + */ +struct system_clock_source_xosc32k_config { + /** External clock type */ + enum system_clock_external external_clock; + /** Crystal oscillator start-up time */ + enum system_xosc32k_startup startup_time; + /** Enable automatic amplitude control */ + bool auto_gain_control; + /** Enable 1KHz output */ + bool enable_1khz_output; + /** Enable 32KHz output */ + bool enable_32khz_output; + /** External clock/crystal frequency */ + uint32_t frequency; + /** Keep the XOSC32K enabled in standby sleep mode */ + bool run_in_standby; + /** Run On Demand. If this is set the XOSC32K won't run + * until requested by a peripheral. */ + bool on_demand; + /** Lock configuration after it has been written, + * a device reset will release the lock */ + bool write_once; +}; + +/** + * \brief Configuration structure for OSC8M. + * + * Internal 8MHz (nominal) oscillator configuration structure. + */ +struct system_clock_source_osc8m_config { + /** Internal 8MHz RC oscillator prescaler */ + enum system_osc8m_div prescaler; + /** Keep the OSC8M enabled in standby sleep mode */ + bool run_in_standby; + /** Run On Demand. If this is set the OSC8M won't run + * until requested by a peripheral. */ + bool on_demand; +}; + +/** + * \brief Configuration structure for OSC32K. + * + * Internal 32KHz (nominal) oscillator configuration structure. + */ +struct system_clock_source_osc32k_config { + /** Startup time */ + enum system_osc32k_startup startup_time; + /** Enable 1KHz output */ + bool enable_1khz_output; + /** Enable 32KHz output */ + bool enable_32khz_output; + /** Keep the OSC32K enabled in standby sleep mode */ + bool run_in_standby; + /** Run On Demand. If this is set the OSC32K won't run + * until requested by a peripheral */ + bool on_demand; + /** Lock configuration after it has been written, + * a device reset will release the lock */ + bool write_once; +}; + +/** + * \brief Configuration structure for DFLL. + * + * DFLL oscillator configuration structure. + */ +struct system_clock_source_dfll_config { + /** Loop mode */ + enum system_clock_dfll_loop_mode loop_mode; + /** Run On Demand. If this is set the DFLL won't run + * until requested by a peripheral. */ + bool on_demand; + /** Enable Quick Lock */ + enum system_clock_dfll_quick_lock quick_lock; + /** Enable Chill Cycle */ + enum system_clock_dfll_chill_cycle chill_cycle; + /** DFLL lock state on wakeup */ + enum system_clock_dfll_wakeup_lock wakeup_lock; + /** DFLL tracking after fine lock */ + enum system_clock_dfll_stable_tracking stable_tracking; + /** Coarse calibration value (Open loop mode) */ + uint8_t coarse_value; + /** Fine calibration value (Open loop mode) */ + uint16_t fine_value; + /** Coarse adjustment maximum step size (Closed loop mode) */ + uint8_t coarse_max_step; + /** Fine adjustment maximum step size (Closed loop mode) */ + uint16_t fine_max_step; + /** DFLL multiply factor (Closed loop mode */ + uint16_t multiply_factor; +}; + +/** + * \name External Oscillator Management + * @{ + */ + +/** + * \brief Retrieve the default configuration for XOSC. + * + * Fills a configuration structure with the default configuration for an + * external oscillator module: + * - External Crystal + * - Start-up time of 16384 external clock cycles + * - Automatic crystal gain control mode disabled + * - Frequency of 12MHz + * - Don't run in STANDBY sleep mode + * - Run when it's enabled (not on demand) + * + * \param[out] config Configuration structure to fill with default values + */ +static inline void system_clock_source_xosc_get_config_defaults( + struct system_clock_source_xosc_config *const config) +{ + Assert(config); + + config->external_clock = SYSTEM_CLOCK_EXTERNAL_CRYSTAL; + config->startup_time = SYSTEM_XOSC_STARTUP_16384; + config->auto_gain_control = false; + config->frequency = 12000000UL; + config->run_in_standby = false; + config->on_demand = false; +} + +void system_clock_source_xosc_set_config( + struct system_clock_source_xosc_config *const config); + +/** + * @} + */ + + +/** + * \name External 32KHz Oscillator Management + * @{ + */ + +/** + * \brief Retrieve the default configuration for XOSC32K. + * + * Fills a configuration structure with the default configuration for an + * external 32KHz oscillator module: + * - External Crystal + * - Start-up time of 16384 external clock cycles + * - Automatic crystal gain control mode disabled + * - Frequency of 32.768KHz + * - 1KHz clock output disabled + * - 32KHz clock output enabled + * - Don't run in STANDBY sleep mode + * - Run only when requested by peripheral (on demand) + * - Don't lock registers after configuration has been written + * + * \param[out] config Configuration structure to fill with default values + */ +static inline void system_clock_source_xosc32k_get_config_defaults( + struct system_clock_source_xosc32k_config *const config) +{ + Assert(config); + + config->external_clock = SYSTEM_CLOCK_EXTERNAL_CRYSTAL; + config->startup_time = SYSTEM_XOSC32K_STARTUP_16384; + config->auto_gain_control = false; + config->frequency = 32768UL; + config->enable_1khz_output = false; + config->enable_32khz_output = true; + config->run_in_standby = false; + config->on_demand = true; + config->write_once = false; +} + +void system_clock_source_xosc32k_set_config( + struct system_clock_source_xosc32k_config *const config); +/** + * @} + */ + + +/** + * \name Internal 32KHz Oscillator Management + * @{ + */ + +/** + * \brief Retrieve the default configuration for OSC32K. + * + * Fills a configuration structure with the default configuration for an + * internal 32KHz oscillator module: + * - 1KHz clock output enabled + * - 32KHz clock output enabled + * - Don't run in STANDBY sleep mode + * - Run only when requested by peripheral (on demand) + * - Set startup time to 130 cycles + * - Don't lock registers after configuration has been written + * + * \param[out] config Configuration structure to fill with default values + */ +static inline void system_clock_source_osc32k_get_config_defaults( + struct system_clock_source_osc32k_config *const config) +{ + Assert(config); + + config->enable_1khz_output = true; + config->enable_32khz_output = true; + config->run_in_standby = false; + config->on_demand = true; + config->startup_time = SYSTEM_OSC32K_STARTUP_130; + config->write_once = false; +} + +void system_clock_source_osc32k_set_config( + struct system_clock_source_osc32k_config *const config); + +/** + * @} + */ + + +/** + * \name Internal 8MHz Oscillator Management + * @{ + */ + +/** + * \brief Retrieve the default configuration for OSC8M. + * + * Fills a configuration structure with the default configuration for an + * internal 8MHz (nominal) oscillator module: + * - Clock output frequency divided by a factor of eight + * - Don't run in STANDBY sleep mode + * - Run only when requested by peripheral (on demand) + * + * \param[out] config Configuration structure to fill with default values + */ +static inline void system_clock_source_osc8m_get_config_defaults( + struct system_clock_source_osc8m_config *const config) +{ + Assert(config); + + config->prescaler = SYSTEM_OSC8M_DIV_8; + config->run_in_standby = false; + config->on_demand = true; +} + +void system_clock_source_osc8m_set_config( + struct system_clock_source_osc8m_config *const config); + +/** + * @} + */ + + +/** + * \name Internal DFLL Management + * @{ + */ + +/** + * \brief Retrieve the default configuration for DFLL. + * + * Fills a configuration structure with the default configuration for a + * DFLL oscillator module: + * - Open loop mode + * - QuickLock mode enabled + * - Chill cycle enabled + * - Output frequency lock maintained during device wake-up + * - Continuous tracking of the output frequency + * - Default tracking values at the mid-points for both coarse and fine + * tracking parameters + * - Don't run in STANDBY sleep mode + * - Run only when requested by peripheral (on demand) + * + * \param[out] config Configuration structure to fill with default values + */ +static inline void system_clock_source_dfll_get_config_defaults( + struct system_clock_source_dfll_config *const config) +{ + Assert(config); + + config->loop_mode = SYSTEM_CLOCK_DFLL_LOOP_MODE_OPEN; + config->quick_lock = SYSTEM_CLOCK_DFLL_QUICK_LOCK_ENABLE; + config->chill_cycle = SYSTEM_CLOCK_DFLL_CHILL_CYCLE_ENABLE; + config->wakeup_lock = SYSTEM_CLOCK_DFLL_WAKEUP_LOCK_KEEP; + config->stable_tracking = SYSTEM_CLOCK_DFLL_STABLE_TRACKING_TRACK_AFTER_LOCK; + config->on_demand = true; + + /* Open loop mode calibration value */ + config->coarse_value = 0x1f / 4; /* Midpoint */ + config->fine_value = 0xff / 4; /* Midpoint */ + + /* Closed loop mode */ + config->coarse_max_step = 1; + config->fine_max_step = 1; + config->multiply_factor = 6; /* Multiply 8MHz by 6 to get 48MHz */ +} + +void system_clock_source_dfll_set_config( + struct system_clock_source_dfll_config *const config); + +/** + * @} + */ + +/** + * \name Clock Source Management + * @{ + */ +enum status_code system_clock_source_write_calibration( + const enum system_clock_source system_clock_source, + const uint16_t calibration_value, + const uint8_t freq_range); + +enum status_code system_clock_source_enable( + const enum system_clock_source system_clock_source); + +enum status_code system_clock_source_disable( + const enum system_clock_source clk_source); + +bool system_clock_source_is_ready( + const enum system_clock_source clk_source); + +uint32_t system_clock_source_get_hz( + const enum system_clock_source clk_source); + +/** + * @} + */ + +/** + * \name Main Clock Management + * @{ + */ + +/** + * \brief Set main CPU clock divider. + * + * Sets the clock divider used on the main clock to provide the CPU clock. + * + * \param[in] divider CPU clock divider to set + */ +static inline void system_cpu_clock_set_divider( + const enum system_main_clock_div divider) +{ + Assert(((uint32_t)divider & PM_CPUSEL_CPUDIV_Msk) == divider); + PM->CPUSEL.reg = (uint32_t)divider; +} + +/** + * \brief Retrieves the current frequency of the CPU core. + * + * Retrieves the operating frequency of the CPU core, obtained from the main + * generic clock and the set CPU bus divider. + * + * \return Current CPU frequency in Hz. + */ +static inline uint32_t system_cpu_clock_get_hz(void) +{ + return (system_gclk_gen_get_hz(GCLK_GENERATOR_0) >> PM->CPUSEL.reg); +} + +/** + * \brief Set APBx clock divider. + * + * Set the clock divider used on the main clock to provide the clock for the + * given APBx bus. + * + * \param[in] divider APBx bus divider to set + * \param[in] bus APBx bus to set divider + * + * \returns Status of the clock division change operation. + * + * \retval STATUS_ERR_INVALID_ARG Invalid bus ID was given + * \retval STATUS_OK The APBx clock was set successfully + */ +static inline enum status_code system_apb_clock_set_divider( + const enum system_clock_apb_bus bus, + const enum system_main_clock_div divider) +{ + switch (bus) { + case SYSTEM_CLOCK_APB_APBA: + PM->APBASEL.reg = (uint32_t)divider; + break; + case SYSTEM_CLOCK_APB_APBB: + PM->APBBSEL.reg = (uint32_t)divider; + break; + case SYSTEM_CLOCK_APB_APBC: + PM->APBCSEL.reg = (uint32_t)divider; + break; + default: + Assert(false); + return STATUS_ERR_INVALID_ARG; + } + + return STATUS_OK; +} + +/** + * \brief Retrieves the current frequency of a ABPx. + * + * Retrieves the operating frequency of an APBx bus, obtained from the main + * generic clock and the set APBx bus divider. + * + * \return Current APBx bus frequency in Hz. + */ +static inline uint32_t system_apb_clock_get_hz( + const enum system_clock_apb_bus bus) +{ + uint16_t bus_divider = 0; + + switch (bus) { + case SYSTEM_CLOCK_APB_APBA: + bus_divider = PM->APBASEL.reg; + break; + case SYSTEM_CLOCK_APB_APBB: + bus_divider = PM->APBBSEL.reg; + break; + case SYSTEM_CLOCK_APB_APBC: + bus_divider = PM->APBCSEL.reg; + break; + default: + Assert(false); + return 0; + } + + return (system_gclk_gen_get_hz(GCLK_GENERATOR_0) >> bus_divider); +} + + +/** + * @} + */ + +/** + * \name Bus Clock Masking + * @{ + */ + +/** + * \brief Set bits in the clock mask for the AHB bus. + * + * This function will set bits in the clock mask for the AHB bus. + * Any bits set to 1 will enable that clock, 0 bits in the mask + * will be ignored. + * + * \param[in] ahb_mask AHB clock mask to enable + */ +static inline void system_ahb_clock_set_mask( + const uint32_t ahb_mask) +{ + PM->AHBMASK.reg |= ahb_mask; +} + +/** + * \brief Clear bits in the clock mask for the AHB bus. + * + * This function will clear bits in the clock mask for the AHB bus. + * Any bits set to 1 will disable that clock, 0 bits in the mask + * will be ignored. + * + * \param[in] ahb_mask AHB clock mask to disable + */ +static inline void system_ahb_clock_clear_mask( + const uint32_t ahb_mask) +{ + PM->AHBMASK.reg &= ~ahb_mask; +} + +/** + * \brief Set bits in the clock mask for an APBx bus. + * + * This function will set bits in the clock mask for an APBx bus. + * Any bits set to 1 will enable the corresponding module clock, zero bits in + * the mask will be ignored. + * + * \param[in] mask APBx clock mask, a \c SYSTEM_CLOCK_APB_APBx constant from + * the device header files + * \param[in] bus Bus to set clock mask bits for, a mask of \c PM_APBxMASK_* + * constants from the device header files + * + * \returns Status indicating the result of the clock mask change operation. + * + * \retval STATUS_ERR_INVALID_ARG Invalid bus given + * \retval STATUS_OK The clock mask was set successfully + */ +static inline enum status_code system_apb_clock_set_mask( + const enum system_clock_apb_bus bus, + const uint32_t mask) +{ + switch (bus) { + case SYSTEM_CLOCK_APB_APBA: + PM->APBAMASK.reg |= mask; + break; + + case SYSTEM_CLOCK_APB_APBB: + PM->APBBMASK.reg |= mask; + break; + + case SYSTEM_CLOCK_APB_APBC: + PM->APBCMASK.reg |= mask; + break; + + default: + Assert(false); + return STATUS_ERR_INVALID_ARG; + + } + + return STATUS_OK; +} + +/** + * \brief Clear bits in the clock mask for an APBx bus. + * + * This function will clear bits in the clock mask for an APBx bus. + * Any bits set to 1 will disable the corresponding module clock, zero bits in + * the mask will be ignored. + * + * \param[in] mask APBx clock mask, a \c SYSTEM_CLOCK_APB_APBx constant from + * the device header files + * \param[in] bus Bus to clear clock mask bits + * + * \returns Status indicating the result of the clock mask change operation. + * + * \retval STATUS_ERR_INVALID_ARG Invalid bus ID was given + * \retval STATUS_OK The clock mask was changed successfully + */ +static inline enum status_code system_apb_clock_clear_mask( + const enum system_clock_apb_bus bus, + const uint32_t mask) +{ + switch (bus) { + case SYSTEM_CLOCK_APB_APBA: + PM->APBAMASK.reg &= ~mask; + break; + + case SYSTEM_CLOCK_APB_APBB: + PM->APBBMASK.reg &= ~mask; + break; + + case SYSTEM_CLOCK_APB_APBC: + PM->APBCMASK.reg &= ~mask; + break; + + default: + Assert(false); + return STATUS_ERR_INVALID_ARG; + } + + return STATUS_OK; +} + +/** + * @} + */ + +#ifdef FEATURE_SYSTEM_CLOCK_DPLL +/** + * \brief Reference clock source of the DPLL module. + */ +enum system_clock_source_dpll_reference_clock { + /** Select XOSC32K as clock reference. */ + SYSTEM_CLOCK_SOURCE_DPLL_REFERENCE_CLOCK_XOSC32K, + /** Select XOSC as clock reference. */ + SYSTEM_CLOCK_SOURCE_DPLL_REFERENCE_CLOCK_XOSC, + /** Select GCLK as clock reference. */ + SYSTEM_CLOCK_SOURCE_DPLL_REFERENCE_CLOCK_GCLK, +}; + +/** + * \brief Lock time-out value of the DPLL module. + */ +enum system_clock_source_dpll_lock_time { + /** Set no time-out as default. */ + SYSTEM_CLOCK_SOURCE_DPLL_LOCK_TIME_DEFAULT, + /** Set time-out if no lock within 8ms. */ + SYSTEM_CLOCK_SOURCE_DPLL_LOCK_TIME_8MS = 0x04, + /** Set time-out if no lock within 9ms. */ + SYSTEM_CLOCK_SOURCE_DPLL_LOCK_TIME_9MS, + /** Set time-out if no lock within 10ms. */ + SYSTEM_CLOCK_SOURCE_DPLL_LOCK_TIME_10MS, + /** Set time-out if no lock within 11ms. */ + SYSTEM_CLOCK_SOURCE_DPLL_LOCK_TIME_11MS, +}; + +/** + * \brief Filter type of the DPLL module. + */ +enum system_clock_source_dpll_filter { + /** Default filter mode. */ + SYSTEM_CLOCK_SOURCE_DPLL_FILTER_DEFAULT, + /** Low bandwidth filter. */ + SYSTEM_CLOCK_SOURCE_DPLL_FILTER_LOW_BANDWIDTH_FILTER, + /** High bandwidth filter. */ + SYSTEM_CLOCK_SOURCE_DPLL_FILTER_HIGH_BANDWIDTH_FILTER, + /** High damping filter. */ + SYSTEM_CLOCK_SOURCE_DPLL_FILTER_HIGH_DAMPING_FILTER, +}; + +/** + * \brief Configuration structure for DPLL. + * + * DPLL oscillator configuration structure. + */ +struct system_clock_source_dpll_config { + /** Run On Demand. If this is set the DPLL won't run + * until requested by a peripheral. */ + bool on_demand; + /** Keep the DPLL enabled in standby sleep mode. */ + bool run_in_standby; + /** Bypass lock signal. */ + bool lock_bypass; + /** Wake up fast. If this is set DPLL output clock is enabled after + * the startup time. */ + bool wake_up_fast; + /** Enable low power mode. */ + bool low_power_enable; + + /** Output frequency of the clock. */ + uint32_t output_frequency; + /** Reference frequency of the clock. */ + uint32_t reference_frequency; + /** Devider of reference clock. */ + uint16_t reference_divider; + + /** Filter type of the DPLL module. */ + enum system_clock_source_dpll_filter filter; + /** Lock time-out value of the DPLL module. */ + enum system_clock_source_dpll_lock_time lock_time; + /** Reference clock source of the DPLL module. */ + enum system_clock_source_dpll_reference_clock reference_clock; +}; + +/** + * \name Internal DPLL Management + * @{ + */ + +/** + * \brief Retrieve the default configuration for DPLL. + * + * Fills a configuration structure with the default configuration for a + * DPLL oscillator module: + * - Run only when requested by peripheral (on demand) + * - Don't run in STANDBY sleep mode + * - Lock bypass disabled + * - Fast wake up disabled + * - Low power mode disabled + * - Output frequency is 48MHz + * - Reference clock frequency is 32768Hz + * - Not divide reference clock + * - Select REF0 as reference clock + * - Set lock time to default mode + * - Use default filter + * + * \param[out] config Configuration structure to fill with default values + */ +static inline void system_clock_source_dpll_get_config_defaults( + struct system_clock_source_dpll_config *const config) +{ + config->on_demand = true; + config->run_in_standby = false; + config->lock_bypass = false; + config->wake_up_fast = false; + config->low_power_enable = false; + + config->output_frequency = 48000000; + config->reference_frequency = 32768; + config->reference_divider = 1; + config->reference_clock = SYSTEM_CLOCK_SOURCE_DPLL_REFERENCE_CLOCK_XOSC32K; + + config->lock_time = SYSTEM_CLOCK_SOURCE_DPLL_LOCK_TIME_DEFAULT; + config->filter = SYSTEM_CLOCK_SOURCE_DPLL_FILTER_DEFAULT; +}; + +void system_clock_source_dpll_set_config( + struct system_clock_source_dpll_config *const config); + +/* @} */ +#endif + +/** + * \name System Clock Initialization + * @{ + */ + +void system_clock_init(void); + +/** + * @} + */ + +/** + * \name System Flash Wait States + * @{ + */ + +/** + * \brief Set flash controller wait states. + * + * Will set the number of wait states that are used by the onboard + * flash memory. The number of wait states depend on both device + * supply voltage and CPU speed. The required number of wait states + * can be found in the electrical characteristics of the device. + * + * \param[in] wait_states Number of wait states to use for internal flash + */ +static inline void system_flash_set_waitstates(uint8_t wait_states) +{ + Assert(NVMCTRL_CTRLB_RWS((uint32_t)wait_states) == + ((uint32_t)wait_states << NVMCTRL_CTRLB_RWS_Pos)); + + NVMCTRL->CTRLB.bit.RWS = wait_states; +} +/** + * @} + */ + +/** + * @} + */ + +/** + * \page asfdoc_sam0_system_clock_extra Extra Information for SYSTEM CLOCK Driver + * + * \section asfdoc_sam0_system_clock_extra_acronyms Acronyms + * Below is a table listing the acronyms used in this module, along with their + * intended meanings. + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + *
    AcronymDescription
    DFLLDigital Frequency Locked Loop
    MUXMultiplexer
    OSC32KInternal 32KHz Oscillator
    OSC8MInternal 8MHz Oscillator
    PLLPhase Locked Loop
    OSCOscillator
    XOSCExternal Oscillator
    XOSC32KExternal 32KHz Oscillator
    AHBAdvanced High-performance Bus
    APBAdvanced Peripheral Bus
    DPLLDigital Phase Locked Loop
    + * + * + * \section asfdoc_sam0_system_clock_extra_dependencies Dependencies + * This driver has the following dependencies: + * + * - None + * + * + * \section asfdoc_sam0_system_clock_extra_errata Errata + * + * - This driver implements experimental workaround for errata 9905 + * + * "The DFLL clock must be requested before being configured otherwise a + * write access to a DFLL register can freeze the device." + * This driver will enable and configure the DFLL before the ONDEMAND bit is set. + * + * + * \section asfdoc_sam0_system_clock_extra_history Module History + * An overview of the module history is presented in the table below, with + * details on the enhancements and fixes made to the module since its first + * release. The current version of this corresponds to the newest version in + * the table. + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + *
    Changelog
    + * \li Corrected OSC32K startup time definitions + * \li Support locking of OSC32K and XOSC32K config register (default: false) + * \li Added DPLL support, functions added: + * \c system_clock_source_dpll_get_config_defaults() and + * \c system_clock_source_dpll_set_config() + * \li Moved gclk channel locking feature out of the config struct + * functions added: + * \c system_gclk_chan_lock(), + * \c system_gclk_chan_is_locked() + * \c system_gclk_chan_is_enabled() and + * \c system_gclk_gen_is_enabled() + *
    Fixed \c system_gclk_chan_disable() deadlocking if a channel is enabled + * and configured to a failed/not running clock generator
    + * \li Changed default value for CONF_CLOCK_DFLL_ON_DEMAND from \c true to \c false + * \li Fixed system_flash_set_waitstates() failing with an assertion + * if an odd number of wait states provided + *
    + * \li Updated DFLL configuration function to implement workaround for + * errata 9905 in the DFLL module + * \li Updated \c system_clock_init() to reset interrupt flags before + * they are used + * \li Fixed \c system_clock_source_get_hz() to return correcy DFLL + * frequency number + *
    \li Fixed \c system_clock_source_is_ready not returning the correct + * state for \c SYSTEM_CLOCK_SOURCE_OSC8M + * \li Renamed the various \c system_clock_source_*_get_default_config() + * functions to \c system_clock_source_*_get_config_defaults() to + * match the remainder of ASF + * \li Added OSC8M calibration constant loading from the device signature + * row when the oscillator is initialized + * \li Updated default configuration of the XOSC32 to disable Automatic + * Gain Control due to silicon errata + *
    Initial Release
    + */ + +/** + * \page asfdoc_sam0_system_clock_exqsg Examples for System Clock Driver + * + * This is a list of the available Quick Start guides (QSGs) and example + * applications for \ref asfdoc_sam0_system_clock_group. QSGs are simple + * examples with step-by-step instructions to configure and use this driver in + * a selection of use cases. Note that a QSG can be compiled as a standalone + * application or be added to the user application. + * + * - \subpage asfdoc_sam0_system_clock_basic_use_case + * - \subpage asfdoc_sam0_system_gclk_basic_use_case + * + * \page asfdoc_sam0_system_clock_document_revision_history Document Revision History + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + *
    Doc. Rev.DateComments
    42119E12/2015Added support for SAM DA1 and SAM D09
    42119D12/2014Added support for SAM R21 and SAM D10/D11
    42119C01/2014Added support for SAM D21
    42119B06/2013Corrected documentation typos. Fixed missing steps in the Basic + * Use Case Quick Start Guide
    42119A06/2013Initial release
    + */ + +#ifdef __cplusplus +} +#endif + +#endif /* SYSTEM_CLOCK_FEATURE_H_INCLUDED */ diff --git a/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/gclk.c b/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/gclk.c new file mode 100644 index 0000000..61c2084 --- /dev/null +++ b/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/drivers/system/clock/clock_samd21_r21_da_ha1/gclk.c @@ -0,0 +1,512 @@ +/** + * \file + * + * \brief SAM D21/R21/DA/HA Generic Clock Driver + * + * Copyright (c) 2013-2018 Microchip Technology Inc. and its subsidiaries. + * + * \asf_license_start + * + * \page License + * + * Subject to your compliance with these terms, you may use Microchip + * software and any derivatives exclusively with Microchip products. + * It is your responsibility to comply with third party license terms applicable + * to your use of third party software (including open source software) that + * may accompany Microchip software. + * + * THIS SOFTWARE IS SUPPLIED BY MICROCHIP "AS IS". NO WARRANTIES, + * WHETHER EXPRESS, IMPLIED OR STATUTORY, APPLY TO THIS SOFTWARE, + * INCLUDING ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, + * AND FITNESS FOR A PARTICULAR PURPOSE. IN NO EVENT WILL MICROCHIP BE + * LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL OR CONSEQUENTIAL + * LOSS, DAMAGE, COST OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE + * SOFTWARE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE + * POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT + * ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY + * RELATED TO THIS SOFTWARE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, + * THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THIS SOFTWARE. + * + * \asf_license_stop + * + */ +/* + * Support and FAQ: visit Microchip Support + */ + +#include +#include +#include + +/** + * \brief Determines if the hardware module(s) are currently synchronizing to the bus. + * + * Checks to see if the underlying hardware peripheral module(s) are currently + * synchronizing across multiple clock domains to the hardware bus, This + * function can be used to delay further operations on a module until such time + * that it is ready, to prevent blocking delays for synchronization in the + * user application. + * + * \return Synchronization status of the underlying hardware module(s). + * + * \retval false if the module has completed synchronization + * \retval true if the module synchronization is ongoing + */ +static inline bool system_gclk_is_syncing(void) +{ + if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){ + return true; + } + + return false; +} + +/** + * \brief Initializes the GCLK driver. + * + * Initializes the Generic Clock module, disabling and resetting all active + * Generic Clock Generators and Channels to their power-on default values. + */ +void system_gclk_init(void) +{ + /* Turn on the digital interface clock */ + system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBA, PM_APBAMASK_GCLK); + + /* Software reset the module to ensure it is re-initialized correctly */ + GCLK->CTRL.reg = GCLK_CTRL_SWRST; + while (GCLK->CTRL.reg & GCLK_CTRL_SWRST) { + /* Wait for reset to complete */ + } +} + +/** + * \brief Writes a Generic Clock Generator configuration to the hardware module. + * + * Writes out a given configuration of a Generic Clock Generator configuration + * to the hardware module. + * + * \note Changing the clock source on the fly (on a running + * generator) can take additional time if the clock source is configured + * to only run on-demand (ONDEMAND bit is set) and it is not currently + * running (no peripheral is requesting the clock source). In this case + * the GCLK will request the new clock while still keeping a request to + * the old clock source until the new clock source is ready. + * + * \note This function will not start a generator that is not already running; + * to start the generator, call \ref system_gclk_gen_enable() + * after configuring a generator. + * + * \param[in] generator Generic Clock Generator index to configure + * \param[in] config Configuration settings for the generator + */ +void system_gclk_gen_set_config( + const uint8_t generator, + struct system_gclk_gen_config *const config) +{ + /* Sanity check arguments */ + Assert(config); + + /* Cache new register configurations to minimize sync requirements. */ + uint32_t new_genctrl_config = (generator << GCLK_GENCTRL_ID_Pos); + uint32_t new_gendiv_config = (generator << GCLK_GENDIV_ID_Pos); + + /* Select the requested source clock for the generator */ + new_genctrl_config |= config->source_clock << GCLK_GENCTRL_SRC_Pos; + + /* Configure the clock to be either high or low when disabled */ + if (config->high_when_disabled) { + new_genctrl_config |= GCLK_GENCTRL_OOV; + } + + /* Configure if the clock output to I/O pin should be enabled. */ + if (config->output_enable) { + new_genctrl_config |= GCLK_GENCTRL_OE; + } + + /* Set division factor */ + if (config->division_factor > 1) { + /* Check if division is a power of two */ + if (((config->division_factor & (config->division_factor - 1)) == 0)) { + /* Determine the index of the highest bit set to get the + * division factor that must be loaded into the division + * register */ + + uint32_t div2_count = 0; + + uint32_t mask; + for (mask = (1UL << 1); mask < config->division_factor; + mask <<= 1) { + div2_count++; + } + + /* Set binary divider power of 2 division factor */ + new_gendiv_config |= div2_count << GCLK_GENDIV_DIV_Pos; + new_genctrl_config |= GCLK_GENCTRL_DIVSEL; + } else { + /* Set integer division factor */ + + new_gendiv_config |= + (config->division_factor) << GCLK_GENDIV_DIV_Pos; + + /* Enable non-binary division with increased duty cycle accuracy */ + new_genctrl_config |= GCLK_GENCTRL_IDC; + } + + } + + /* Enable or disable the clock in standby mode */ + if (config->run_in_standby) { + new_genctrl_config |= GCLK_GENCTRL_RUNSTDBY; + } + + while (system_gclk_is_syncing()) { + /* Wait for synchronization */ + }; + + system_interrupt_enter_critical_section(); + + /* Select the correct generator */ + *((uint8_t*)&GCLK->GENDIV.reg) = generator; + + /* Write the new generator configuration */ + while (system_gclk_is_syncing()) { + /* Wait for synchronization */ + }; + GCLK->GENDIV.reg = new_gendiv_config; + + while (system_gclk_is_syncing()) { + /* Wait for synchronization */ + }; + GCLK->GENCTRL.reg = new_genctrl_config | (GCLK->GENCTRL.reg & GCLK_GENCTRL_GENEN); + + system_interrupt_leave_critical_section(); +} + +/** + * \brief Enables a Generic Clock Generator that was previously configured. + * + * Starts the clock generation of a Generic Clock Generator that was previously + * configured via a call to \ref system_gclk_gen_set_config(). + * + * \param[in] generator Generic Clock Generator index to enable + */ +void system_gclk_gen_enable( + const uint8_t generator) +{ + while (system_gclk_is_syncing()) { + /* Wait for synchronization */ + }; + + system_interrupt_enter_critical_section(); + + /* Select the requested generator */ + *((uint8_t*)&GCLK->GENCTRL.reg) = generator; + while (system_gclk_is_syncing()) { + /* Wait for synchronization */ + }; + + /* Enable generator */ + GCLK->GENCTRL.reg |= GCLK_GENCTRL_GENEN; + + system_interrupt_leave_critical_section(); +} + +/** + * \brief Disables a Generic Clock Generator that was previously enabled. + * + * Stops the clock generation of a Generic Clock Generator that was previously + * started via a call to \ref system_gclk_gen_enable(). + * + * \param[in] generator Generic Clock Generator index to disable + */ +void system_gclk_gen_disable( + const uint8_t generator) +{ + while (system_gclk_is_syncing()) { + /* Wait for synchronization */ + }; + + system_interrupt_enter_critical_section(); + + /* Select the requested generator */ + *((uint8_t*)&GCLK->GENCTRL.reg) = generator; + while (system_gclk_is_syncing()) { + /* Wait for synchronization */ + }; + + /* Disable generator */ + GCLK->GENCTRL.reg &= ~GCLK_GENCTRL_GENEN; + while (GCLK->GENCTRL.reg & GCLK_GENCTRL_GENEN) { + /* Wait for clock to become disabled */ + } + + system_interrupt_leave_critical_section(); +} + +/** + * \brief Determins if the specified Generic Clock Generator is enabled. + * + * \param[in] generator Generic Clock Generator index to check + * + * \return The enabled status. + * \retval true The Generic Clock Generator is enabled + * \retval false The Generic Clock Generator is disabled + */ +bool system_gclk_gen_is_enabled( + const uint8_t generator) +{ + bool enabled; + + system_interrupt_enter_critical_section(); + + /* Select the requested generator */ + *((uint8_t*)&GCLK->GENCTRL.reg) = generator; + /* Obtain the enabled status */ + enabled = (GCLK->GENCTRL.reg & GCLK_GENCTRL_GENEN); + + system_interrupt_leave_critical_section(); + + return enabled; +} + +/** + * \brief Retrieves the clock frequency of a Generic Clock generator. + * + * Determines the clock frequency (in Hz) of a specified Generic Clock + * generator, used as a source to a Generic Clock Channel module. + * + * \param[in] generator Generic Clock Generator index + * + * \return The frequency of the generic clock generator, in Hz. + */ +uint32_t system_gclk_gen_get_hz( + const uint8_t generator) +{ + while (system_gclk_is_syncing()) { + /* Wait for synchronization */ + }; + + system_interrupt_enter_critical_section(); + + /* Select the appropriate generator */ + *((uint8_t*)&GCLK->GENCTRL.reg) = generator; + while (system_gclk_is_syncing()) { + /* Wait for synchronization */ + }; + + /* Get the frequency of the source connected to the GCLK generator */ + uint32_t gen_input_hz = system_clock_source_get_hz( + (enum system_clock_source)GCLK->GENCTRL.bit.SRC); + + *((uint8_t*)&GCLK->GENCTRL.reg) = generator; + + uint8_t divsel = GCLK->GENCTRL.bit.DIVSEL; + + /* Select the appropriate generator division register */ + *((uint8_t*)&GCLK->GENDIV.reg) = generator; + while (system_gclk_is_syncing()) { + /* Wait for synchronization */ + }; + + uint32_t divider = GCLK->GENDIV.bit.DIV; + + system_interrupt_leave_critical_section(); + + /* Check if the generator is using fractional or binary division */ + if (!divsel && divider > 1) { + gen_input_hz /= divider; + } else if (divsel) { + gen_input_hz >>= (divider+1); + } + + return gen_input_hz; +} + +/** + * \brief Writes a Generic Clock configuration to the hardware module. + * + * Writes out a given configuration of a Generic Clock configuration to the + * hardware module. If the clock is currently running, it will be stopped. + * + * \note Once called the clock will not be running; to start the clock, + * call \ref system_gclk_chan_enable() after configuring a clock channel. + * + * \param[in] channel Generic Clock channel to configure + * \param[in] config Configuration settings for the clock + * + */ +void system_gclk_chan_set_config( + const uint8_t channel, + struct system_gclk_chan_config *const config) +{ + /* Sanity check arguments */ + Assert(config); + + /* Cache the new config to reduce sync requirements */ + uint32_t new_clkctrl_config = (channel << GCLK_CLKCTRL_ID_Pos); + + /* Select the desired generic clock generator */ + new_clkctrl_config |= config->source_generator << GCLK_CLKCTRL_GEN_Pos; + + /* Disable generic clock channel */ + system_gclk_chan_disable(channel); + + /* Write the new configuration */ + GCLK->CLKCTRL.reg = new_clkctrl_config; +} + +/** + * \brief Enables a Generic Clock that was previously configured. + * + * Starts the clock generation of a Generic Clock that was previously + * configured via a call to \ref system_gclk_chan_set_config(). + * + * \param[in] channel Generic Clock channel to enable + */ +void system_gclk_chan_enable( + const uint8_t channel) +{ + system_interrupt_enter_critical_section(); + + /* Select the requested generator channel */ + *((uint8_t*)&GCLK->CLKCTRL.reg) = channel; + + /* Enable the generic clock */ + GCLK->CLKCTRL.reg |= GCLK_CLKCTRL_CLKEN; + + system_interrupt_leave_critical_section(); +} + +/** + * \brief Disables a Generic Clock that was previously enabled. + * + * Stops the clock generation of a Generic Clock that was previously started + * via a call to \ref system_gclk_chan_enable(). + * + * \param[in] channel Generic Clock channel to disable + */ +void system_gclk_chan_disable( + const uint8_t channel) +{ + system_interrupt_enter_critical_section(); + + /* Select the requested generator channel */ + *((uint8_t*)&GCLK->CLKCTRL.reg) = channel; + + /* Sanity check WRTLOCK */ + Assert(!GCLK->CLKCTRL.bit.WRTLOCK); + + /* Switch to known-working source so that the channel can be disabled */ + uint32_t prev_gen_id = GCLK->CLKCTRL.bit.GEN; + GCLK->CLKCTRL.bit.GEN = 0; + + /* Disable the generic clock */ + GCLK->CLKCTRL.reg &= ~GCLK_CLKCTRL_CLKEN; + while (GCLK->CLKCTRL.reg & GCLK_CLKCTRL_CLKEN) { + /* Wait for clock to become disabled */ + } + + /* Restore previous configured clock generator */ + GCLK->CLKCTRL.bit.GEN = prev_gen_id; + + system_interrupt_leave_critical_section(); +} + +/** + * \brief Determins if the specified Generic Clock channel is enabled. + * + * \param[in] channel Generic Clock Channel index + * + * \return The enabled status. + * \retval true The Generic Clock channel is enabled + * \retval false The Generic Clock channel is disabled + */ +bool system_gclk_chan_is_enabled( + const uint8_t channel) +{ + bool enabled; + + system_interrupt_enter_critical_section(); + + /* Select the requested generic clock channel */ + *((uint8_t*)&GCLK->CLKCTRL.reg) = channel; + enabled = GCLK->CLKCTRL.bit.CLKEN; + + system_interrupt_leave_critical_section(); + + return enabled; +} + +/** + * \brief Locks a Generic Clock channel from further configuration writes. + * + * Locks a generic clock channel from further configuration writes. It is only + * possible to unlock the channel configuration through a power on reset. + * + * \param[in] channel Generic Clock channel to enable + */ +void system_gclk_chan_lock( + const uint8_t channel) +{ + system_interrupt_enter_critical_section(); + + /* Select the requested generator channel */ + *((uint8_t*)&GCLK->CLKCTRL.reg) = channel; + + /* Lock the generic clock */ + GCLK->CLKCTRL.reg |= GCLK_CLKCTRL_WRTLOCK | GCLK_CLKCTRL_CLKEN; + + system_interrupt_leave_critical_section(); +} + +/** + * \brief Determins if the specified Generic Clock channel is locked. + * + * \param[in] channel Generic Clock Channel index + * + * \return The lock status. + * \retval true The Generic Clock channel is locked + * \retval false The Generic Clock channel is not locked + */ +bool system_gclk_chan_is_locked( + const uint8_t channel) +{ + bool locked; + + system_interrupt_enter_critical_section(); + + /* Select the requested generic clock channel */ + *((uint8_t*)&GCLK->CLKCTRL.reg) = channel; + locked = GCLK->CLKCTRL.bit.WRTLOCK; + + system_interrupt_leave_critical_section(); + + return locked; +} + +/** + * \brief Retrieves the clock frequency of a Generic Clock channel. + * + * Determines the clock frequency (in Hz) of a specified Generic Clock + * channel, used as a source to a device peripheral module. + * + * \param[in] channel Generic Clock Channel index + * + * \return The frequency of the generic clock channel, in Hz. + */ +uint32_t system_gclk_chan_get_hz( + const uint8_t channel) +{ + uint8_t gen_id; + + system_interrupt_enter_critical_section(); + + /* Select the requested generic clock channel */ + *((uint8_t*)&GCLK->CLKCTRL.reg) = channel; + gen_id = GCLK->CLKCTRL.bit.GEN; + + system_interrupt_leave_critical_section(); + + /* Return the clock speed of the associated GCLK generator */ + return system_gclk_gen_get_hz(gen_id); +} diff --git a/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/drivers/system/clock/gclk.h b/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/drivers/system/clock/gclk.h new file mode 100644 index 0000000..874b050 --- /dev/null +++ b/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/drivers/system/clock/gclk.h @@ -0,0 +1,297 @@ +/** + * \file + * + * \brief SAM Generic Clock Driver + * + * Copyright (c) 2012-2018 Microchip Technology Inc. and its subsidiaries. + * + * \asf_license_start + * + * \page License + * + * Subject to your compliance with these terms, you may use Microchip + * software and any derivatives exclusively with Microchip products. + * It is your responsibility to comply with third party license terms applicable + * to your use of third party software (including open source software) that + * may accompany Microchip software. + * + * THIS SOFTWARE IS SUPPLIED BY MICROCHIP "AS IS". NO WARRANTIES, + * WHETHER EXPRESS, IMPLIED OR STATUTORY, APPLY TO THIS SOFTWARE, + * INCLUDING ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, + * AND FITNESS FOR A PARTICULAR PURPOSE. IN NO EVENT WILL MICROCHIP BE + * LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL OR CONSEQUENTIAL + * LOSS, DAMAGE, COST OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE + * SOFTWARE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE + * POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT + * ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY + * RELATED TO THIS SOFTWARE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, + * THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THIS SOFTWARE. + * + * \asf_license_stop + * + */ +/* + * Support and FAQ: visit Microchip Support + */ +#ifndef SYSTEM_CLOCK_GCLK_H_INCLUDED +#define SYSTEM_CLOCK_GCLK_H_INCLUDED + +/** + * \addtogroup asfdoc_sam0_system_clock_group + * + * @{ + */ + +#include + +#ifdef __cplusplus +extern "C" { +#endif + +/** + * \brief List of available GCLK generators. + * + * List of Available GCLK generators. This enum is used in the peripheral + * device drivers to select the GCLK generator to be used for its operation. + * + * The number of GCLK generators available is device dependent. + */ +enum gclk_generator { + /** GCLK generator channel 0 */ + GCLK_GENERATOR_0, +#if defined(__DOXYGEN__) || (GCLK_GEN_NUM_MSB > 0) + /** GCLK generator channel 1 */ + GCLK_GENERATOR_1, +#endif +#if defined(__DOXYGEN__) || (GCLK_GEN_NUM_MSB > 1) + /** GCLK generator channel 2 */ + GCLK_GENERATOR_2, +#endif +#if defined(__DOXYGEN__) || (GCLK_GEN_NUM_MSB > 2) + /** GCLK generator channel 3 */ + GCLK_GENERATOR_3, +#endif +#if defined(__DOXYGEN__) || (GCLK_GEN_NUM_MSB > 3) + /** GCLK generator channel 4 */ + GCLK_GENERATOR_4, +#endif +#if defined(__DOXYGEN__) || (GCLK_GEN_NUM_MSB > 4) + /** GCLK generator channel 5 */ + GCLK_GENERATOR_5, +#endif +#if defined(__DOXYGEN__) || (GCLK_GEN_NUM_MSB > 5) + /** GCLK generator channel 6 */ + GCLK_GENERATOR_6, +#endif +#if defined(__DOXYGEN__) || (GCLK_GEN_NUM_MSB > 6) + /** GCLK generator channel 7 */ + GCLK_GENERATOR_7, +#endif +#if defined(__DOXYGEN__) || (GCLK_GEN_NUM_MSB > 7) + /** GCLK generator channel 8 */ + GCLK_GENERATOR_8, +#endif +#if defined(__DOXYGEN__) || (GCLK_GEN_NUM_MSB > 8) + /** GCLK generator channel 9 */ + GCLK_GENERATOR_9, +#endif +#if defined(__DOXYGEN__) || (GCLK_GEN_NUM_MSB > 9) + /** GCLK generator channel 10 */ + GCLK_GENERATOR_10, +#endif +#if defined(__DOXYGEN__) || (GCLK_GEN_NUM_MSB > 10) + /** GCLK generator channel 11 */ + GCLK_GENERATOR_11, +#endif +#if defined(__DOXYGEN__) || (GCLK_GEN_NUM_MSB > 11) + /** GCLK generator channel 12 */ + GCLK_GENERATOR_12, +#endif +#if defined(__DOXYGEN__) || (GCLK_GEN_NUM_MSB > 12) + /** GCLK generator channel 13 */ + GCLK_GENERATOR_13, +#endif +#if defined(__DOXYGEN__) || (GCLK_GEN_NUM_MSB > 13) + /** GCLK generator channel 14 */ + GCLK_GENERATOR_14, +#endif +#if defined(__DOXYGEN__) || (GCLK_GEN_NUM_MSB > 14) + /** GCLK generator channel 15 */ + GCLK_GENERATOR_15, +#endif +#if defined(__DOXYGEN__) || (GCLK_GEN_NUM_MSB > 15) + /** GCLK generator channel 16 */ + GCLK_GENERATOR_16, +#endif +}; + +/** + * \brief Generic Clock Generator configuration structure. + * + * Configuration structure for a Generic Clock Generator channel. This + * structure should be initialized by the + * \ref system_gclk_gen_get_config_defaults() function before being modified by + * the user application. + */ +struct system_gclk_gen_config { + /** Source clock input channel index, see the \ref system_clock_source */ + uint8_t source_clock; + /** If \c true, the generator output level is high when disabled */ + bool high_when_disabled; + /** Integer division factor of the clock output compared to the input */ + uint32_t division_factor; + /** If \c true, the clock is kept enabled during device standby mode */ + bool run_in_standby; + /** If \c true, enables GCLK generator clock output to a GPIO pin */ + bool output_enable; +}; + +/** + * \brief Generic Clock configuration structure. + * + * Configuration structure for a Generic Clock channel. This structure + * should be initialized by the \ref system_gclk_chan_get_config_defaults() + * function before being modified by the user application. + */ +struct system_gclk_chan_config { + /** Generic Clock Generator source channel */ + enum gclk_generator source_generator; +}; + +/** \name Generic Clock Management + * @{ + */ +void system_gclk_init(void); + +/** @} */ + + +/** + * \name Generic Clock Management (Generators) + * @{ + */ + +/** + * \brief Initializes a Generic Clock Generator configuration structure to defaults. + * + * Initializes a given Generic Clock Generator configuration structure to + * a set of known default values. This function should be called on all + * new instances of these configuration structures before being modified + * by the user application. + * + * The default configuration is: + * \li The clock is generated undivided from the source frequency + * \li The clock generator output is low when the generator is disabled + * \li The input clock is sourced from input clock channel 0 + * \li The clock will be disabled during sleep + * \li The clock output will not be routed to a physical GPIO pin + * + * \param[out] config Configuration structure to initialize to default values + */ +static inline void system_gclk_gen_get_config_defaults( + struct system_gclk_gen_config *const config) +{ + /* Sanity check arguments */ + Assert(config); + + /* Default configuration values */ + config->division_factor = 1; + config->high_when_disabled = false; +#if SAML21 || SAML22 || SAMR30 || SAMR34 || SAMR35 + config->source_clock = GCLK_SOURCE_OSC16M; +#elif (SAMC20) || (SAMC21) + config->source_clock = GCLK_SOURCE_OSC48M; +#else + config->source_clock = GCLK_SOURCE_OSC8M; +#endif + config->run_in_standby = false; + config->output_enable = false; +} + +void system_gclk_gen_set_config( + const uint8_t generator, + struct system_gclk_gen_config *const config); + +void system_gclk_gen_enable( + const uint8_t generator); + +void system_gclk_gen_disable( + const uint8_t generator); + +bool system_gclk_gen_is_enabled( + const uint8_t generator); + +/** @} */ + + +/** + * \name Generic Clock Management (Channels) + * @{ + */ + +/** + * \brief Initializes a Generic Clock configuration structure to defaults. + * + * Initializes a given Generic Clock configuration structure to a set of + * known default values. This function should be called on all new + * instances of these configuration structures before being modified by the + * user application. + * + * The default configuration is as follows: + * \li The clock is sourced from the Generic Clock Generator channel 0 + * \li The clock configuration will not be write-locked when set + * + * \param[out] config Configuration structure to initialize to default values + */ +static inline void system_gclk_chan_get_config_defaults( + struct system_gclk_chan_config *const config) +{ + /* Sanity check arguments */ + Assert(config); + + /* Default configuration values */ + config->source_generator = GCLK_GENERATOR_0; +} + +void system_gclk_chan_set_config( + const uint8_t channel, + struct system_gclk_chan_config *const config); + +void system_gclk_chan_enable( + const uint8_t channel); + +void system_gclk_chan_disable( + const uint8_t channel); + +bool system_gclk_chan_is_enabled( + const uint8_t channel); + +void system_gclk_chan_lock( + const uint8_t channel); + +bool system_gclk_chan_is_locked( + const uint8_t channel); + +/** @} */ + + +/** + * \name Generic Clock Frequency Retrieval + * @{ + */ + +uint32_t system_gclk_gen_get_hz( + const uint8_t generator); + +uint32_t system_gclk_chan_get_hz( + const uint8_t channel); + +/** @} */ + +#ifdef __cplusplus +} +#endif + +/** @} */ + +#endif diff --git a/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/drivers/system/interrupt/system_interrupt.c b/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/drivers/system/interrupt/system_interrupt.c new file mode 100644 index 0000000..348a774 --- /dev/null +++ b/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/drivers/system/interrupt/system_interrupt.c @@ -0,0 +1,207 @@ +/** + * \file + * + * \brief SAM System Interrupt Driver + * + * Copyright (c) 2012-2018 Microchip Technology Inc. and its subsidiaries. + * + * \asf_license_start + * + * \page License + * + * Subject to your compliance with these terms, you may use Microchip + * software and any derivatives exclusively with Microchip products. + * It is your responsibility to comply with third party license terms applicable + * to your use of third party software (including open source software) that + * may accompany Microchip software. + * + * THIS SOFTWARE IS SUPPLIED BY MICROCHIP "AS IS". NO WARRANTIES, + * WHETHER EXPRESS, IMPLIED OR STATUTORY, APPLY TO THIS SOFTWARE, + * INCLUDING ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, + * AND FITNESS FOR A PARTICULAR PURPOSE. IN NO EVENT WILL MICROCHIP BE + * LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL OR CONSEQUENTIAL + * LOSS, DAMAGE, COST OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE + * SOFTWARE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE + * POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT + * ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY + * RELATED TO THIS SOFTWARE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, + * THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THIS SOFTWARE. + * + * \asf_license_stop + * + */ +/* + * Support and FAQ: visit Microchip Support + */ +#include "system_interrupt.h" + +/** + * \brief Check if a interrupt line is pending. + * + * Checks if the requested interrupt vector is pending. + * + * \param[in] vector Interrupt vector number to check + * + * \returns A boolean identifying if the requested interrupt vector is pending. + * + * \retval true Specified interrupt vector is pending + * \retval false Specified interrupt vector is not pending + * + */ +bool system_interrupt_is_pending( + const enum system_interrupt_vector vector) +{ + bool result; + + if (vector >= _SYSTEM_INTERRUPT_EXTERNAL_VECTOR_START) { + result = ((NVIC->ISPR[0] & (1 << vector)) != 0); + } else if (vector == SYSTEM_INTERRUPT_SYSTICK) { + result = ((SCB->ICSR & SCB_ICSR_PENDSTSET_Msk) != 0); + } else { + Assert(false); + result = false; + } + + return result; +} + +/** + * \brief Set a interrupt vector as pending. + * + * Set the requested interrupt vector as pending (i.e. issues a software + * interrupt request for the specified vector). The software handler will be + * handled (if enabled) in a priority order based on vector number and + * configured priority settings. + * + * \param[in] vector Interrupt vector number which is set as pending + * + * \returns Status code identifying if the vector was successfully set as + * pending. + * + * \retval STATUS_OK If no error was detected + * \retval STATUS_INVALID_ARG If an unsupported interrupt vector number was given + */ +enum status_code system_interrupt_set_pending( + const enum system_interrupt_vector vector) +{ + enum status_code status = STATUS_OK; + + if (vector >= _SYSTEM_INTERRUPT_EXTERNAL_VECTOR_START) { + NVIC->ISPR[0] = (1 << vector); + } else if (vector == SYSTEM_INTERRUPT_NON_MASKABLE) { + /* Note: Because NMI has highest priority it will be executed + * immediately after it has been set pending */ + SCB->ICSR = SCB_ICSR_NMIPENDSET_Msk; + } else if (vector == SYSTEM_INTERRUPT_SYSTICK) { + SCB->ICSR = SCB_ICSR_PENDSTSET_Msk; + } else { + /* The user want to set something unsupported as pending */ + Assert(false); + status = STATUS_ERR_INVALID_ARG; + } + + return status; +} + +/** + * \brief Clear pending interrupt vector. + * + * Clear a pending interrupt vector, so the software handler is not executed. + * + * \param[in] vector Interrupt vector number to clear + * + * \returns A status code identifying if the interrupt pending state was + * successfully cleared. + * + * \retval STATUS_OK If no error was detected + * \retval STATUS_INVALID_ARG If an unsupported interrupt vector number was given + */ +enum status_code system_interrupt_clear_pending( + const enum system_interrupt_vector vector) +{ + enum status_code status = STATUS_OK; + + if (vector >= _SYSTEM_INTERRUPT_EXTERNAL_VECTOR_START) { + NVIC->ICPR[0] = (1 << vector); + } else if (vector == SYSTEM_INTERRUPT_NON_MASKABLE) { + /* Note: Clearing of NMI pending interrupts does not make sense and is + * not supported by the device, as it has the highest priority and will + * always be executed at the moment it is set */ + return STATUS_ERR_INVALID_ARG; + } else if (vector == SYSTEM_INTERRUPT_SYSTICK) { + SCB->ICSR = SCB_ICSR_PENDSTCLR_Msk; + } else { + Assert(false); + status = STATUS_ERR_INVALID_ARG; + } + + return status; +} + +/** + * \brief Set interrupt vector priority level. + * + * Set the priority level of an external interrupt or exception. + * + * \param[in] vector Interrupt vector to change + * \param[in] priority_level New vector priority level to set + * + * \returns Status code indicating if the priority level of the interrupt was + * successfully set. + * + * \retval STATUS_OK If no error was detected + * \retval STATUS_INVALID_ARG If an unsupported interrupt vector number was given + */ +enum status_code system_interrupt_set_priority( + const enum system_interrupt_vector vector, + const enum system_interrupt_priority_level priority_level) +{ + enum status_code status = STATUS_OK; + + if (vector >= _SYSTEM_INTERRUPT_EXTERNAL_VECTOR_START) { + uint8_t register_num = vector / 4; + uint8_t priority_pos = ((vector % 4) * 8) + (8 - __NVIC_PRIO_BITS); + + NVIC->IP[register_num] = + (NVIC->IP[register_num] & ~(_SYSTEM_INTERRUPT_PRIORITY_MASK << priority_pos)) | + (priority_level << priority_pos); + + } else if (vector == SYSTEM_INTERRUPT_SYSTICK) { + SCB->SHP[1] = (priority_level << _SYSTEM_INTERRUPT_SYSTICK_PRI_POS); + } else { + Assert(false); + status = STATUS_ERR_INVALID_ARG; + } + + return status; +} + +/** + * \brief Get interrupt vector priority level. + * + * Retrieves the priority level of the requested external interrupt or exception. + * + * \param[in] vector Interrupt vector of which the priority level will be read + * + * \return Currently configured interrupt priority level of the given interrupt + * vector. + */ +enum system_interrupt_priority_level system_interrupt_get_priority( + const enum system_interrupt_vector vector) +{ + uint8_t register_num = vector / 4; + uint8_t priority_pos = ((vector % 4) * 8) + (8 - __NVIC_PRIO_BITS); + + enum system_interrupt_priority_level priority = SYSTEM_INTERRUPT_PRIORITY_LEVEL_0; + + if (vector >= 0) { + priority = (enum system_interrupt_priority_level) + ((NVIC->IP[register_num] >> priority_pos) & _SYSTEM_INTERRUPT_PRIORITY_MASK); + } else if (vector == SYSTEM_INTERRUPT_SYSTICK) { + priority = (enum system_interrupt_priority_level) + ((SCB->SHP[1] >> _SYSTEM_INTERRUPT_SYSTICK_PRI_POS) & _SYSTEM_INTERRUPT_PRIORITY_MASK); + } + + return priority; +} + diff --git a/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/drivers/system/interrupt/system_interrupt.h b/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/drivers/system/interrupt/system_interrupt.h new file mode 100644 index 0000000..76ee5e6 --- /dev/null +++ b/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/drivers/system/interrupt/system_interrupt.h @@ -0,0 +1,423 @@ +/** + * \file + * + * \brief SAM System Interrupt Driver + * + * Copyright (c) 2012-2018 Microchip Technology Inc. and its subsidiaries. + * + * \asf_license_start + * + * \page License + * + * Subject to your compliance with these terms, you may use Microchip + * software and any derivatives exclusively with Microchip products. + * It is your responsibility to comply with third party license terms applicable + * to your use of third party software (including open source software) that + * may accompany Microchip software. + * + * THIS SOFTWARE IS SUPPLIED BY MICROCHIP "AS IS". NO WARRANTIES, + * WHETHER EXPRESS, IMPLIED OR STATUTORY, APPLY TO THIS SOFTWARE, + * INCLUDING ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, + * AND FITNESS FOR A PARTICULAR PURPOSE. IN NO EVENT WILL MICROCHIP BE + * LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL OR CONSEQUENTIAL + * LOSS, DAMAGE, COST OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE + * SOFTWARE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE + * POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT + * ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY + * RELATED TO THIS SOFTWARE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, + * THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THIS SOFTWARE. + * + * \asf_license_stop + * + */ +/* + * Support and FAQ: visit Microchip Support + */ +#ifndef SYSTEM_INTERRUPT_H_INCLUDED +#define SYSTEM_INTERRUPT_H_INCLUDED + +#ifdef __cplusplus +extern "C" { +#endif + +/** + * \defgroup asfdoc_sam0_system_interrupt_group SAM System Interrupt (SYSTEM INTERRUPT) Driver + * + * This driver for Atmel® | SMART ARM®-based microcontrollers provides + * an interface for the configuration and management of internal software and + * hardware interrupts/exceptions. + * + * The following peripheral is used by this module: + * - NVIC (Nested Vector Interrupt Controller) + * + * The following devices can use this module: + * - Atmel | SMART SAM D20/D21 + * - Atmel | SMART SAM R21 + * - Atmel | SMART SAM D09/D10/D11 + * - Atmel | SMART SAM L21/L22 + * - Atmel | SMART SAM DA1 + * - Atmel | SMART SAM C20/C21 + * - Atmel | SMART SAM HA1 + * - Atmel | SMART SAM R30 + * - Atmel | SMART SAM R34 + * - Atmel | SMART SAM R35 + * + * The outline of this documentation is as follows: + * - \ref asfdoc_sam0_system_interrupt_prerequisites + * - \ref asfdoc_sam0_system_interrupt_module_overview + * - \ref asfdoc_sam0_system_interrupt_special_considerations + * - \ref asfdoc_sam0_system_interrupt_extra_info + * - \ref asfdoc_sam0_system_interrupt_examples + * - \ref asfdoc_sam0_system_interrupt_api_overview + * + * + * \section asfdoc_sam0_system_interrupt_prerequisites Prerequisites + * + * There are no prerequisites for this module. + * + * + * \section asfdoc_sam0_system_interrupt_module_overview Module Overview + * + * The ARM® Cortex® M0+ core contains an interrupt and exception vector table, which + * can be used to configure the device's interrupt handlers; individual + * interrupts and exceptions can be enabled and disabled, as well as configured + * with a variable priority. + * + * This driver provides a set of wrappers around the core interrupt functions, + * to expose a simple API for the management of global and individual interrupts + * within the device. + * + * \subsection asfdoc_sam0_system_interrupt_module_overview_criticalsec Critical Sections + * In some applications it is important to ensure that no interrupts may be + * executed by the system whilst a critical portion of code is being run; for + * example, a buffer may be copied from one context to another - during which + * interrupts must be disabled to avoid corruption of the source buffer contents + * until the copy has completed. This driver provides a basic API to enter and + * exit nested critical sections, so that global interrupts can be kept disabled + * for as long as necessary to complete a critical application code section. + * + * \subsection asfdoc_sam0_system_interrupt_module_overview_softints Software Interrupts + * For some applications, it may be desirable to raise a module or core + * interrupt via software. For this reason, a set of APIs to set an interrupt or + * exception as pending are provided to the user application. + * + * \section asfdoc_sam0_system_interrupt_special_considerations Special Considerations + * + * Interrupts from peripherals in the SAM devices are on a per-module basis; + * an interrupt raised from any source within a module will cause a single, + * module-common handler to execute. It is the user application or driver's + * responsibility to de-multiplex the module-common interrupt to determine the + * exact interrupt cause. + * + * \section asfdoc_sam0_system_interrupt_extra_info Extra Information + * + * For extra information, see \ref asfdoc_sam0_system_interrupt_extra. This includes: + * - \ref asfdoc_sam0_system_interrupt_extra_acronyms + * - \ref asfdoc_sam0_system_interrupt_extra_dependencies + * - \ref asfdoc_sam0_system_interrupt_extra_errata + * - \ref asfdoc_sam0_system_interrupt_extra_history + * + * + * \section asfdoc_sam0_system_interrupt_examples Examples + * + * For a list of examples related to this driver, see + * \ref asfdoc_sam0_system_interrupt_exqsg. + * + * \section asfdoc_sam0_system_interrupt_api_overview API Overview + * @{ + */ + +#include +#include +#include "system_interrupt_features.h" + +/** + * \brief Table of possible system interrupt/exception vector priorities. + * + * Table of all possible interrupt and exception vector priorities within the + * device. + */ +enum system_interrupt_priority_level { + /** Priority level 0, the highest possible interrupt priority */ + SYSTEM_INTERRUPT_PRIORITY_LEVEL_0 = 0, + /** Priority level 1 */ + SYSTEM_INTERRUPT_PRIORITY_LEVEL_1 = 1, + /** Priority level 2 */ + SYSTEM_INTERRUPT_PRIORITY_LEVEL_2 = 2, + /** Priority level 3, the lowest possible interrupt priority */ + SYSTEM_INTERRUPT_PRIORITY_LEVEL_3 = 3, +}; + +/** + * \name Critical Section Management + * @{ + */ + +/** + * \brief Enters a critical section. + * + * Disables global interrupts. To support nested critical sections, an internal + * count of the critical section nesting will be kept, so that global interrupts + * are only re-enabled upon leaving the outermost nested critical section. + * + */ +static inline void system_interrupt_enter_critical_section(void) +{ + cpu_irq_enter_critical(); +} + +/** + * \brief Leaves a critical section. + * + * Enables global interrupts. To support nested critical sections, an internal + * count of the critical section nesting will be kept, so that global interrupts + * are only re-enabled upon leaving the outermost nested critical section. + * + */ +static inline void system_interrupt_leave_critical_section(void) +{ + cpu_irq_leave_critical(); +} + +/** @} */ + +/** + * \name Interrupt Enabling/Disabling + * @{ + */ + +/** + * \brief Check if global interrupts are enabled. + * + * Checks if global interrupts are currently enabled. + * + * \returns A boolean that identifies if the global interrupts are enabled or not. + * + * \retval true Global interrupts are currently enabled + * \retval false Global interrupts are currently disabled + * + */ +static inline bool system_interrupt_is_global_enabled(void) +{ + return cpu_irq_is_enabled(); +} + +/** + * \brief Enables global interrupts. + * + * Enables global interrupts in the device to fire any enabled interrupt handlers. + */ +static inline void system_interrupt_enable_global(void) +{ + cpu_irq_enable(); +} + +/** + * \brief Disables global interrupts. + * + * Disabled global interrupts in the device, preventing any enabled interrupt + * handlers from executing. + */ +static inline void system_interrupt_disable_global(void) +{ + cpu_irq_disable(); +} + +/** + * \brief Checks if an interrupt vector is enabled or not. + * + * Checks if a specific interrupt vector is currently enabled. + * + * \param[in] vector Interrupt vector number to check + * + * \returns A variable identifying if the requested interrupt vector is enabled. + * + * \retval true Specified interrupt vector is currently enabled + * \retval false Specified interrupt vector is currently disabled + * + */ +static inline bool system_interrupt_is_enabled( + const enum system_interrupt_vector vector) +{ + return (bool)((NVIC->ISER[0] >> (uint32_t)vector) & 0x00000001); +} + +/** + * \brief Enable interrupt vector. + * + * Enables execution of the software handler for the requested interrupt vector. + * + * \param[in] vector Interrupt vector to enable + */ +static inline void system_interrupt_enable( + const enum system_interrupt_vector vector) +{ + NVIC->ISER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f)); +} + +/** + * \brief Disable interrupt vector. + * + * Disables execution of the software handler for the requested interrupt vector. + * + * \param[in] vector Interrupt vector to disable + */ +static inline void system_interrupt_disable( + const enum system_interrupt_vector vector) +{ + NVIC->ICER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f)); +} + +/** @} */ + +/** + * \name Interrupt State Management + * @{ + */ + +/** + * \brief Get active interrupt (if any). + * + * Return the vector number for the current executing software handler, if any. + * + * \return Interrupt number that is currently executing. + */ +static inline enum system_interrupt_vector system_interrupt_get_active(void) +{ + uint32_t IPSR = __get_IPSR(); + /* The IPSR returns the Exception number, which with an offset 16 to IRQ number. */ + return (enum system_interrupt_vector)((IPSR & _SYSTEM_INTERRUPT_IPSR_MASK) - 16); +} + +bool system_interrupt_is_pending( + const enum system_interrupt_vector vector); + +enum status_code system_interrupt_set_pending( + const enum system_interrupt_vector vector); + +enum status_code system_interrupt_clear_pending( + const enum system_interrupt_vector vector); + +/** @} */ + +/** + * \name Interrupt Priority Management + * @{ + */ + +enum status_code system_interrupt_set_priority( + const enum system_interrupt_vector vector, + const enum system_interrupt_priority_level priority_level); + +enum system_interrupt_priority_level system_interrupt_get_priority( + const enum system_interrupt_vector vector); + +/** @} */ + +/** @} */ + +/** + * \page asfdoc_sam0_system_interrupt_extra Extra Information for SYSTEM INTERRUPT Driver + * + * \section asfdoc_sam0_system_interrupt_extra_acronyms Acronyms + * The table below presents the acronyms used in this module: + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + *
    AcronymDescription
    ISRInterrupt Service Routine
    NMINon-maskable Interrupt
    SERCOMSerial Communication Interface
    + * + * + * \section asfdoc_sam0_system_interrupt_extra_dependencies Dependencies + * This driver has the following dependencies: + * + * - None + * + * + * \section asfdoc_sam0_system_interrupt_extra_errata Errata + * There are no errata related to this driver. + * + * + * \section asfdoc_sam0_system_interrupt_extra_history Module History + * An overview of the module history is presented in the table below, with + * details on the enhancements and fixes made to the module since its first + * release. The current version of this corresponds to the newest version in + * the table. + * + * + * + * + * + * + * + * + *
    Changelog
    Initial Release
    + */ + +/** + * \page asfdoc_sam0_system_interrupt_exqsg Examples for SYSTEM INTERRUPT Driver + * + * This is a list of the available Quick Start guides (QSGs) and example + * applications for \ref asfdoc_sam0_system_interrupt_group. QSGs are simple examples with + * step-by-step instructions to configure and use this driver in a selection of + * use cases. Note that a QSG can be compiled as a standalone application or be + * added to the user application. + * + * - \subpage asfdoc_sam0_system_interrupt_critsec_use_case + * - \subpage asfdoc_sam0_system_interrupt_enablemodint_use_case + * + * \page asfdoc_sam0_system_interrupt_document_revision_history Document Revision History + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + *
    Doc. Rev.DateComments
    42122E12/2015Added support for SAM L21/L22, SAM DA1, SAM D09, and SAM C20/C21
    42122D12/2014Added support for SAM R21 and SAM D10/D11
    42122C01/2014Added support for SAM D21
    42122B06/2013Corrected documentation typos
    42122A06/2013Initial release
    + */ + +#ifdef __cplusplus +} +#endif + +#endif // #ifndef SYSTEM_INTERRUPT_H_INCLUDED diff --git a/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/drivers/system/interrupt/system_interrupt_samd21/system_interrupt_features.h b/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/drivers/system/interrupt/system_interrupt_samd21/system_interrupt_features.h new file mode 100644 index 0000000..7c40bf6 --- /dev/null +++ b/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/drivers/system/interrupt/system_interrupt_samd21/system_interrupt_features.h @@ -0,0 +1,185 @@ +/** + * \file + * + * \brief SAM D21 System Interrupt Driver + * + * Copyright (c) 2013-2018 Microchip Technology Inc. and its subsidiaries. + * + * \asf_license_start + * + * \page License + * + * Subject to your compliance with these terms, you may use Microchip + * software and any derivatives exclusively with Microchip products. + * It is your responsibility to comply with third party license terms applicable + * to your use of third party software (including open source software) that + * may accompany Microchip software. + * + * THIS SOFTWARE IS SUPPLIED BY MICROCHIP "AS IS". NO WARRANTIES, + * WHETHER EXPRESS, IMPLIED OR STATUTORY, APPLY TO THIS SOFTWARE, + * INCLUDING ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, + * AND FITNESS FOR A PARTICULAR PURPOSE. IN NO EVENT WILL MICROCHIP BE + * LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL OR CONSEQUENTIAL + * LOSS, DAMAGE, COST OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE + * SOFTWARE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE + * POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT + * ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY + * RELATED TO THIS SOFTWARE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, + * THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THIS SOFTWARE. + * + * \asf_license_stop + * + */ +/* + * Support and FAQ: visit Microchip Support + */ + +#ifndef SYSTEM_INTERRUPT_FEATURES_H_INCLUDED +#define SYSTEM_INTERRUPT_FEATURES_H_INCLUDED + +#if !defined(__DOXYGEN__) + +/* Generates a interrupt vector table enum list entry for a given module type + and index (e.g. "SYSTEM_INTERRUPT_MODULE_TC0 = TC0_IRQn,"). */ +# define _MODULE_IRQn(n, module) \ + SYSTEM_INTERRUPT_MODULE_##module##n = module##n##_IRQn, + +/* Generates interrupt vector table enum list entries for all instances of a + given module type on the selected device. */ +# define _SYSTEM_INTERRUPT_MODULES(name) \ + MREPEAT(name##_INST_NUM, _MODULE_IRQn, name) + +# define _SYSTEM_INTERRUPT_IPSR_MASK 0x0000003f +# define _SYSTEM_INTERRUPT_PRIORITY_MASK 0x00000003 + +# define _SYSTEM_INTERRUPT_EXTERNAL_VECTOR_START 0 + +# define _SYSTEM_INTERRUPT_SYSTICK_PRI_POS 30 +#endif + +/** + * \addtogroup asfdoc_sam0_system_interrupt_group + * @{ + */ + +/** + * \brief Table of possible system interrupt/exception vector numbers. + * + * Table of all possible interrupt and exception vector indexes within the + * SAM D21 device. Check peripherals configuration in SAM D21 datasheet for + * available vector index for specific device. + * + */ +#if defined(__DOXYGEN__) +/** \note The actual enumeration name is "system_interrupt_vector". */ +enum system_interrupt_vector_samd21 { +#else +enum system_interrupt_vector { +#endif + /** Interrupt vector index for a NMI interrupt */ + SYSTEM_INTERRUPT_NON_MASKABLE = NonMaskableInt_IRQn, + /** Interrupt vector index for a Hard Fault memory access exception */ + SYSTEM_INTERRUPT_HARD_FAULT = HardFault_IRQn, + /** Interrupt vector index for a Supervisor Call exception */ + SYSTEM_INTERRUPT_SV_CALL = SVCall_IRQn, + /** Interrupt vector index for a Pending Supervisor interrupt */ + SYSTEM_INTERRUPT_PENDING_SV = PendSV_IRQn, + /** Interrupt vector index for a System Tick interrupt */ + SYSTEM_INTERRUPT_SYSTICK = SysTick_IRQn, + + /** Interrupt vector index for a Power Manager peripheral interrupt */ + SYSTEM_INTERRUPT_MODULE_PM = PM_IRQn, + /** Interrupt vector index for a System Control peripheral interrupt */ + SYSTEM_INTERRUPT_MODULE_SYSCTRL = SYSCTRL_IRQn, + /** Interrupt vector index for a Watch Dog peripheral interrupt */ + SYSTEM_INTERRUPT_MODULE_WDT = WDT_IRQn, + /** Interrupt vector index for a Real Time Clock peripheral interrupt */ + SYSTEM_INTERRUPT_MODULE_RTC = RTC_IRQn, + /** Interrupt vector index for an External Interrupt peripheral interrupt */ + SYSTEM_INTERRUPT_MODULE_EIC = EIC_IRQn, + /** Interrupt vector index for a Non Volatile Memory Controller interrupt */ + SYSTEM_INTERRUPT_MODULE_NVMCTRL = NVMCTRL_IRQn, + /** Interrupt vector index for a Direct Memory Access interrupt */ + SYSTEM_INTERRUPT_MODULE_DMA = DMAC_IRQn, +#if defined(__DOXYGEN__) || defined(ID_USB) + /** Interrupt vector index for a Universal Serial Bus interrupt */ + SYSTEM_INTERRUPT_MODULE_USB = USB_IRQn, +#endif + /** Interrupt vector index for an Event System interrupt */ + SYSTEM_INTERRUPT_MODULE_EVSYS = EVSYS_IRQn, +#if defined(__DOXYGEN__) + /** Interrupt vector index for a SERCOM peripheral interrupt. + * + * Each specific device may contain several SERCOM peripherals; each module + * instance will have its own entry in the table, with the instance number + * substituted for "n" in the entry name (e.g. + * \c SYSTEM_INTERRUPT_MODULE_SERCOM0). + */ + SYSTEM_INTERRUPT_MODULE_SERCOMn = SERCOMn_IRQn, + + /** Interrupt vector index for a Timer/Counter Control peripheral interrupt. + * + * Each specific device may contain several TCC peripherals; each module + * instance will have its own entry in the table, with the instance number + * substituted for "n" in the entry name (e.g. + * \c SYSTEM_INTERRUPT_MODULE_TCC0). + */ + SYSTEM_INTERRUPT_MODULE_TCCn = TCCn_IRQn, + + /** Interrupt vector index for a Timer/Counter peripheral interrupt. + * + * Each specific device may contain several TC peripherals; each module + * instance will have its own entry in the table, with the instance number + * substituted for "n" in the entry name (e.g. + * \c SYSTEM_INTERRUPT_MODULE_TC3). + */ + SYSTEM_INTERRUPT_MODULE_TCn = TCn_IRQn, +#else + _SYSTEM_INTERRUPT_MODULES(SERCOM) + + _SYSTEM_INTERRUPT_MODULES(TCC) + + SYSTEM_INTERRUPT_MODULE_TC3 = TC3_IRQn, + SYSTEM_INTERRUPT_MODULE_TC4 = TC4_IRQn, + SYSTEM_INTERRUPT_MODULE_TC5 = TC5_IRQn, +# if defined(ID_TC6) + SYSTEM_INTERRUPT_MODULE_TC6 = TC6_IRQn, +# endif +# if defined(ID_TC7) + SYSTEM_INTERRUPT_MODULE_TC7 = TC7_IRQn, +# endif +#endif + +#if defined(__DOXYGEN__) || defined(ID_ADC) + /** Interrupt vector index for an Analog-to-Digital peripheral interrupt */ + SYSTEM_INTERRUPT_MODULE_ADC = ADC_IRQn, +#endif + +#if defined(__DOXYGEN__) || defined(ID_AC) + /** Interrupt vector index for an Analog Comparator peripheral interrupt */ + SYSTEM_INTERRUPT_MODULE_AC = AC_IRQn, +#endif + +#if defined(__DOXYGEN__) || defined(ID_DAC) + /** Interrupt vector index for a Digital-to-Analog peripheral interrupt */ + SYSTEM_INTERRUPT_MODULE_DAC = DAC_IRQn, +#endif +#if defined(__DOXYGEN__) || defined(ID_PTC) + /** Interrupt vector index for a Peripheral Touch Controller peripheral + * interrupt */ + SYSTEM_INTERRUPT_MODULE_PTC = PTC_IRQn, +#endif +#if defined(__DOXYGEN__) || defined(ID_I2S) + /** Interrupt vector index for a Inter-IC Sound Interface peripheral + * interrupt */ + SYSTEM_INTERRUPT_MODULE_I2S = I2S_IRQn, +#endif +#if defined(__DOXYGEN__) || defined(ID_AC1) + /** Interrupt vector index for an Analog Comparator 1 peripheral interrupt */ + SYSTEM_INTERRUPT_MODULE_AC1 = AC1_IRQn, +#endif +}; + +/** @} */ + +#endif diff --git a/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/drivers/system/pinmux/pinmux.c b/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/drivers/system/pinmux/pinmux.c new file mode 100644 index 0000000..7eeba52 --- /dev/null +++ b/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/drivers/system/pinmux/pinmux.c @@ -0,0 +1,301 @@ +/** + * \file + * + * \brief SAM Pin Multiplexer Driver + * + * Copyright (c) 2012-2018 Microchip Technology Inc. and its subsidiaries. + * + * \asf_license_start + * + * \page License + * + * Subject to your compliance with these terms, you may use Microchip + * software and any derivatives exclusively with Microchip products. + * It is your responsibility to comply with third party license terms applicable + * to your use of third party software (including open source software) that + * may accompany Microchip software. + * + * THIS SOFTWARE IS SUPPLIED BY MICROCHIP "AS IS". NO WARRANTIES, + * WHETHER EXPRESS, IMPLIED OR STATUTORY, APPLY TO THIS SOFTWARE, + * INCLUDING ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, + * AND FITNESS FOR A PARTICULAR PURPOSE. IN NO EVENT WILL MICROCHIP BE + * LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL OR CONSEQUENTIAL + * LOSS, DAMAGE, COST OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE + * SOFTWARE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE + * POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT + * ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY + * RELATED TO THIS SOFTWARE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, + * THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THIS SOFTWARE. + * + * \asf_license_stop + * + */ +/* + * Support and FAQ: visit Microchip Support + */ +#include + +/** + * \internal + * Writes out a given configuration of a Port pin configuration to the + * hardware module. + * + * \note If the pin direction is set as an output, the pull-up/pull-down input + * configuration setting is ignored. + * + * \param[in] port Base of the PORT module to configure + * \param[in] pin_mask Mask of the port pin to configure + * \param[in] config Configuration settings for the pin + */ +static void _system_pinmux_config( + PortGroup *const port, + const uint32_t pin_mask, + const struct system_pinmux_config *const config) +{ + Assert(port); + Assert(config); + + /* Track the configuration bits into a temporary variable before writing */ + uint32_t pin_cfg = 0; + + /* Enabled powersave mode, don't create configuration */ + if (!config->powersave) { + /* Enable the pin peripheral MUX flag if non-GPIO selected (pinmux will + * be written later) and store the new MUX mask */ + if (config->mux_position != SYSTEM_PINMUX_GPIO) { + pin_cfg |= PORT_WRCONFIG_PMUXEN; + pin_cfg |= (config->mux_position << PORT_WRCONFIG_PMUX_Pos); + } + + /* Check if the user has requested that the input buffer be enabled */ + if ((config->direction == SYSTEM_PINMUX_PIN_DIR_INPUT) || + (config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) { + /* Enable input buffer flag */ + pin_cfg |= PORT_WRCONFIG_INEN; + + /* Enable pull-up/pull-down control flag if requested */ + if (config->input_pull != SYSTEM_PINMUX_PIN_PULL_NONE) { + pin_cfg |= PORT_WRCONFIG_PULLEN; + } + + /* Clear the port DIR bits to disable the output buffer */ + port->DIRCLR.reg = pin_mask; + } + + /* Check if the user has requested that the output buffer be enabled */ + if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) || + (config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) { + /* Cannot use a pull-up if the output driver is enabled, + * if requested the input buffer can only sample the current + * output state */ + pin_cfg &= ~PORT_WRCONFIG_PULLEN; + } + } else { + port->DIRCLR.reg = pin_mask; + } + + /* The Write Configuration register (WRCONFIG) requires the + * pins to to grouped into two 16-bit half-words - split them out here */ + uint32_t lower_pin_mask = (pin_mask & 0xFFFF); + uint32_t upper_pin_mask = (pin_mask >> 16); + + /* Configure the lower 16-bits of the port to the desired configuration, + * including the pin peripheral multiplexer just in case it is enabled */ + port->WRCONFIG.reg + = (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) | + pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG; + + /* Configure the upper 16-bits of the port to the desired configuration, + * including the pin peripheral multiplexer just in case it is enabled */ + port->WRCONFIG.reg + = (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) | + pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG | + PORT_WRCONFIG_HWSEL; + + if(!config->powersave) { + /* Set the pull-up state once the port pins are configured if one was + * requested and it does not violate the valid set of port + * configurations */ + if (pin_cfg & PORT_WRCONFIG_PULLEN) { + /* Set the OUT register bits to enable the pull-up if requested, + * clear to enable pull-down */ + if (config->input_pull == SYSTEM_PINMUX_PIN_PULL_UP) { + port->OUTSET.reg = pin_mask; + } else { + port->OUTCLR.reg = pin_mask; + } + } + + /* Check if the user has requested that the output buffer be enabled */ + if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) || + (config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) { + /* Set the port DIR bits to enable the output buffer */ + port->DIRSET.reg = pin_mask; + } + } +} + +/** + * \brief Writes a Port pin configuration to the hardware module. + * + * Writes out a given configuration of a Port pin configuration to the hardware + * module. + * + * \note If the pin direction is set as an output, the pull-up/pull-down input + * configuration setting is ignored. + * + * \param[in] gpio_pin Index of the GPIO pin to configure + * \param[in] config Configuration settings for the pin + */ +void system_pinmux_pin_set_config( + const uint8_t gpio_pin, + const struct system_pinmux_config *const config) +{ + PortGroup *const port = system_pinmux_get_group_from_gpio_pin(gpio_pin); + uint32_t pin_mask = (1UL << (gpio_pin % 32)); + + _system_pinmux_config(port, pin_mask, config); +} + +/** + * \brief Writes a Port pin group configuration to the hardware module. + * + * Writes out a given configuration of a Port pin group configuration to the + * hardware module. + * + * \note If the pin direction is set as an output, the pull-up/pull-down input + * configuration setting is ignored. + * + * \param[in] port Base of the PORT module to configure + * \param[in] mask Mask of the port pin(s) to configure + * \param[in] config Configuration settings for the pin + */ +void system_pinmux_group_set_config( + PortGroup *const port, + const uint32_t mask, + const struct system_pinmux_config *const config) +{ + Assert(port); + + for (int i = 0; i < 32; i++) { + if (mask & (1UL << i)) { + _system_pinmux_config(port, (1UL << i), config); + } + } +} + +/** + * \brief Configures the input sampling mode for a group of pins. + * + * Configures the input sampling mode for a group of pins, to + * control when the physical I/O pin value is sampled and + * stored inside the microcontroller. + * + * \param[in] port Base of the PORT module to configure + * \param[in] mask Mask of the port pin(s) to configure + * \param[in] mode New pin sampling mode to configure + */ +void system_pinmux_group_set_input_sample_mode( + PortGroup *const port, + const uint32_t mask, + const enum system_pinmux_pin_sample mode) +{ + Assert(port); + + if (mode == SYSTEM_PINMUX_PIN_SAMPLE_ONDEMAND) { + port->CTRL.reg |= mask; + } else { + port->CTRL.reg &= ~mask; + } +} + +#ifdef FEATURE_SYSTEM_PINMUX_SLEWRATE_LIMITER +/** + * \brief Configures the output slew rate mode for a group of pins. + * + * Configures the output slew rate mode for a group of pins, to + * control the speed at which the physical output pin can react to + * logical changes of the I/O pin value. + * + * \param[in] port Base of the PORT module to configure + * \param[in] mask Mask of the port pin(s) to configure + * \param[in] mode New pin slew rate mode to configure + */ +void system_pinmux_group_set_output_slew_rate( + PortGroup *const port, + const uint32_t mask, + const enum system_pinmux_pin_slew_rate mode) +{ + Assert(port); + + for (int i = 0; i < 32; i++) { + if (mask & (1UL << i)) { + if (mode == SYSTEM_PINMUX_PIN_SLEW_RATE_LIMITED) { + port->PINCFG[i].reg |= PORT_PINCFG_SLEWLIM; + } else { + port->PINCFG[i].reg &= ~PORT_PINCFG_SLEWLIM; + } + } + } +} +#endif + +#ifdef FEATURE_SYSTEM_PINMUX_DRIVE_STRENGTH +/** + * \brief Configures the output driver strength mode for a group of pins. + * + * Configures the output drive strength for a group of pins, to + * control the amount of current the pad is able to sink/source. + * + * \param[in] port Base of the PORT module to configure + * \param[in] mask Mask of the port pin(s) to configure + * \param[in] mode New output driver strength mode to configure + */ +void system_pinmux_group_set_output_strength( + PortGroup *const port, + const uint32_t mask, + const enum system_pinmux_pin_strength mode) +{ + Assert(port); + + for (int i = 0; i < 32; i++) { + if (mask & (1UL << i)) { + if (mode == SYSTEM_PINMUX_PIN_STRENGTH_HIGH) { + port->PINCFG[i].reg |= PORT_PINCFG_DRVSTR; + } else { + port->PINCFG[i].reg &= ~PORT_PINCFG_DRVSTR; + } + } + } +} +#endif + +#ifdef FEATURE_SYSTEM_PINMUX_OPEN_DRAIN +/** + * \brief Configures the output driver mode for a group of pins. + * + * Configures the output driver mode for a group of pins, to + * control the pad behavior. + * + * \param[in] port Base of the PORT module to configure + * \param[in] mask Mask of the port pin(s) to configure + * \param[in] mode New pad output driver mode to configure + */ +void system_pinmux_group_set_output_drive( + PortGroup *const port, + const uint32_t mask, + const enum system_pinmux_pin_drive mode) +{ + Assert(port); + + for (int i = 0; i < 32; i++) { + if (mask & (1UL << i)) { + if (mode == SYSTEM_PINMUX_PIN_DRIVE_OPEN_DRAIN) { + port->PINCFG[i].reg |= PORT_PINCFG_ODRAIN; + } else { + port->PINCFG[i].reg &= ~PORT_PINCFG_ODRAIN; + } + } + } +} +#endif diff --git a/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/drivers/system/pinmux/pinmux.h b/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/drivers/system/pinmux/pinmux.h new file mode 100644 index 0000000..0c70694 --- /dev/null +++ b/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/drivers/system/pinmux/pinmux.h @@ -0,0 +1,669 @@ +/** + * \file + * + * \brief SAM Pin Multiplexer Driver + * + * Copyright (c) 2012-2018 Microchip Technology Inc. and its subsidiaries. + * + * \asf_license_start + * + * \page License + * + * Subject to your compliance with these terms, you may use Microchip + * software and any derivatives exclusively with Microchip products. + * It is your responsibility to comply with third party license terms applicable + * to your use of third party software (including open source software) that + * may accompany Microchip software. + * + * THIS SOFTWARE IS SUPPLIED BY MICROCHIP "AS IS". NO WARRANTIES, + * WHETHER EXPRESS, IMPLIED OR STATUTORY, APPLY TO THIS SOFTWARE, + * INCLUDING ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, + * AND FITNESS FOR A PARTICULAR PURPOSE. IN NO EVENT WILL MICROCHIP BE + * LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL OR CONSEQUENTIAL + * LOSS, DAMAGE, COST OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE + * SOFTWARE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE + * POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT + * ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY + * RELATED TO THIS SOFTWARE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, + * THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THIS SOFTWARE. + * + * \asf_license_stop + * + */ +/* + * Support and FAQ: visit Microchip Support + */ +#ifndef PINMUX_H_INCLUDED +#define PINMUX_H_INCLUDED + +/** + * \defgroup asfdoc_sam0_system_pinmux_group SAM System Pin Multiplexer (SYSTEM PINMUX) Driver + * + * This driver for Atmel® | SMART ARM®-based microcontrollers provides + * an interface for the configuration and management of the device's physical + * I/O Pins, to alter the direction and input/drive characteristics as well as + * to configure the pin peripheral multiplexer selection. + * + * The following peripheral is used by this module: + * - PORT (Port I/O Management) + * + * The following devices can use this module: + * - Atmel | SMART SAM D20/D21 + * - Atmel | SMART SAM R21 + * - Atmel | SMART SAM D09/D10/D11 + * - Atmel | SMART SAM L21/L22 + * - Atmel | SMART SAM DA1 + * - Atmel | SMART SAM C20/C21 + * - Atmel | SMART SAM HA1 + * - Atmel | SMART SAM R30 + * - Atmel | SMART SAM R34 + * - Atmel | SMART SAM R35 + * + * The outline of this documentation is as follows: + * - \ref asfdoc_sam0_system_pinmux_prerequisites + * - \ref asfdoc_sam0_system_pinmux_module_overview + * - \ref asfdoc_sam0_system_pinmux_special_considerations + * - \ref asfdoc_sam0_system_pinmux_extra_info + * - \ref asfdoc_sam0_system_pinmux_examples + * - \ref asfdoc_sam0_system_pinmux_api_overview + * + * + * \section asfdoc_sam0_system_pinmux_prerequisites Prerequisites + * + * There are no prerequisites for this module. + * + * + * \section asfdoc_sam0_system_pinmux_module_overview Module Overview + * + * The SAM devices contain a number of General Purpose I/O pins, used to + * interface the user application logic and internal hardware peripherals to + * an external system. The Pin Multiplexer (PINMUX) driver provides a method + * of configuring the individual pin peripheral multiplexers to select + * alternate pin functions. + * + * \subsection asfdoc_sam0_system_pinmux_features Driver Feature Macro Definition + * + * + * + * + * + * + * + * + * + *
    Driver Feature MacroSupported devices
    FEATURE_SYSTEM_PINMUX_DRIVE_STRENGTHSAM L21, SAM C20/C21, SAM R34/R35
    + * \note The specific features are only available in the driver when the + * selected device supports those features. + * + * \subsection asfdoc_sam0_system_pinmux_physical_logical_pins Physical and Logical GPIO Pins + * SAM devices use two naming conventions for the I/O pins in the device; one + * physical and one logical. Each physical pin on a device package is assigned + * both a physical port and pin identifier (e.g. "PORTA.0") as well as a + * monotonically incrementing logical GPIO number (e.g. "GPIO0"). While the + * former is used to map physical pins to their physical internal device module + * counterparts, for simplicity the design of this driver uses the logical GPIO + * numbers instead. + * + * \subsection asfdoc_sam0_system_pinmux_peripheral_muxing Peripheral Multiplexing + * SAM devices contain a peripheral MUX, which is individually controllable + * for each I/O pin of the device. The peripheral MUX allows you to select the + * function of a physical package pin - whether it will be controlled as a user + * controllable GPIO pin, or whether it will be connected internally to one of + * several peripheral modules (such as an I2C module). When a pin is + * configured in GPIO mode, other peripherals connected to the same pin will be + * disabled. + * + * \subsection asfdoc_sam0_system_pinmux_pad_characteristics Special Pad Characteristics + * There are several special modes that can be selected on one or more I/O pins + * of the device, which alter the input and output characteristics of the pad. + * + * \subsubsection asfdoc_sam0_system_pinmux_drive_strength Drive Strength + * The Drive Strength configures the strength of the output driver on the + * pad. Normally, there is a fixed current limit that each I/O pin can safely + * drive, however some I/O pads offer a higher drive mode which increases this + * limit for that I/O pin at the expense of an increased power consumption. + * + * \subsubsection asfdoc_sam0_system_pinmux_slew_rate Slew Rate + * The Slew Rate configures the slew rate of the output driver, limiting the + * rate at which the pad output voltage can change with time. + * + * \subsubsection asfdoc_sam0_system_pinmux_input_sample_mode Input Sample Mode + * The Input Sample Mode configures the input sampler buffer of the pad. By + * default, the input buffer is only sampled "on-demand", i.e. when the user + * application attempts to read from the input buffer. This mode is the most + * power efficient, but increases the latency of the input sample by two clock + * cycles of the port clock. To reduce latency, the input sampler can instead + * be configured to always sample the input buffer on each port clock cycle, at + * the expense of an increased power consumption. + * + * \subsection asfdoc_sam0_system_pinmux_module_overview_physical Physical Connection + * + * \ref asfdoc_sam0_system_pinmux_intconnections "The diagram below" shows + * how this module is interconnected within the device: + * + * \anchor asfdoc_sam0_system_pinmux_intconnections + * \dot + * digraph overview { + * node [label="Port Pad" shape=square] pad; + * + * subgraph driver { + * node [label="Peripheral MUX" shape=trapezium] pinmux; + * node [label="GPIO Module" shape=ellipse shape=ellipse style=filled fillcolor=lightgray] gpio; + * node [label="Other Peripheral Modules" shape=ellipse style=filled fillcolor=lightgray] peripherals; + * } + * + * pinmux -> gpio; + * pad -> pinmux; + * pinmux -> peripherals; + * } + * \enddot + * + * \section asfdoc_sam0_system_pinmux_special_considerations Special Considerations + * + * The SAM port pin input sampling mode is set in groups of four physical + * pins; setting the sampling mode of any pin in a sub-group of eight I/O pins + * will configure the sampling mode of the entire sub-group. + * + * High Drive Strength output driver mode is not available on all device pins - + * refer to your device specific datasheet. + * + * + * \section asfdoc_sam0_system_pinmux_extra_info Extra Information + * + * For extra information, see \ref asfdoc_sam0_system_pinmux_extra. This includes: + * - \ref asfdoc_sam0_system_pinmux_extra_acronyms + * - \ref asfdoc_sam0_system_pinmux_extra_dependencies + * - \ref asfdoc_sam0_system_pinmux_extra_errata + * - \ref asfdoc_sam0_system_pinmux_extra_history + * + * + * \section asfdoc_sam0_system_pinmux_examples Examples + * + * For a list of examples related to this driver, see + * \ref asfdoc_sam0_system_pinmux_exqsg. + * + * + * \section asfdoc_sam0_system_pinmux_api_overview API Overview + * @{ + */ + +#include + +#ifdef __cplusplus +extern "C" { +#endif + +/*@{*/ +#if (SAML21) || (SAMC20) || (SAMC21) || (SAMD21) || (SAMD10) || (SAMD11) || (SAMR30) || (SAMR34) || (SAMR35) || defined(__DOXYGEN__) +/** Output Driver Strength Selection feature support */ +# define FEATURE_SYSTEM_PINMUX_DRIVE_STRENGTH +#endif +/*@}*/ + +/** Peripheral multiplexer index to select GPIO mode for a pin */ +#define SYSTEM_PINMUX_GPIO (1 << 7) + +/** + * \brief Port pin direction configuration enum. + * + * Enum for the possible pin direction settings of the port pin configuration + * structure, to indicate the direction the pin should use. + */ +enum system_pinmux_pin_dir { + /** The pin's input buffer should be enabled, so that the pin state can + * be read */ + SYSTEM_PINMUX_PIN_DIR_INPUT, + /** The pin's output buffer should be enabled, so that the pin state can + * be set (but not read back) */ + SYSTEM_PINMUX_PIN_DIR_OUTPUT, + /** The pin's output and input buffers should both be enabled, so that the + * pin state can be set and read back */ + SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK, +}; + +/** + * \brief Port pin input pull configuration enum. + * + * Enum for the possible pin pull settings of the port pin configuration + * structure, to indicate the type of logic level pull the pin should use. + */ +enum system_pinmux_pin_pull { + /** No logical pull should be applied to the pin */ + SYSTEM_PINMUX_PIN_PULL_NONE, + /** Pin should be pulled up when idle */ + SYSTEM_PINMUX_PIN_PULL_UP, + /** Pin should be pulled down when idle */ + SYSTEM_PINMUX_PIN_PULL_DOWN, +}; + +/** + * \brief Port pin digital input sampling mode enum. + * + * Enum for the possible input sampling modes for the port pin configuration + * structure, to indicate the type of sampling a port pin should use. + */ +enum system_pinmux_pin_sample { + /** Pin input buffer should continuously sample the pin state */ + SYSTEM_PINMUX_PIN_SAMPLE_CONTINUOUS, + /** Pin input buffer should be enabled when the IN register is read */ + SYSTEM_PINMUX_PIN_SAMPLE_ONDEMAND, +}; + +/** + * \brief Port pin configuration structure. + * + * Configuration structure for a port pin instance. This structure should + * be initialized by the \ref system_pinmux_get_config_defaults() function + * before being modified by the user application. + */ +struct system_pinmux_config { + /** MUX index of the peripheral that should control the pin, if peripheral + * control is desired. For GPIO use, this should be set to + * \ref SYSTEM_PINMUX_GPIO. */ + uint8_t mux_position; + + /** Port buffer input/output direction */ + enum system_pinmux_pin_dir direction; + + /** Logic level pull of the input buffer */ + enum system_pinmux_pin_pull input_pull; + + /** Enable lowest possible powerstate on the pin + * + * \note All other configurations will be ignored, the pin will be disabled. + */ + bool powersave; +}; + +/** \name Configuration and Initialization + * @{ + */ + +/** + * \brief Initializes a Port pin configuration structure to defaults. + * + * Initializes a given Port pin configuration structure to a set of + * known default values. This function should be called on all new + * instances of these configuration structures before being modified by the + * user application. + * + * The default configuration is as follows: + * \li Non peripheral (i.e. GPIO) controlled + * \li Input mode with internal pull-up enabled + * + * \param[out] config Configuration structure to initialize to default values + */ +static inline void system_pinmux_get_config_defaults( + struct system_pinmux_config *const config) +{ + /* Sanity check arguments */ + Assert(config); + + /* Default configuration values */ + config->mux_position = SYSTEM_PINMUX_GPIO; + config->direction = SYSTEM_PINMUX_PIN_DIR_INPUT; + config->input_pull = SYSTEM_PINMUX_PIN_PULL_UP; + config->powersave = false; +} + +void system_pinmux_pin_set_config( + const uint8_t gpio_pin, + const struct system_pinmux_config *const config); + +void system_pinmux_group_set_config( + PortGroup *const port, + const uint32_t mask, + const struct system_pinmux_config *const config); + +/** @} */ + +/** \name Special Mode Configuration (Physical Group Orientated) + * @{ + */ + +/** + * \brief Retrieves the PORT module group instance from a given GPIO pin number. + * + * Retrieves the PORT module group instance associated with a given logical + * GPIO pin number. + * + * \param[in] gpio_pin Index of the GPIO pin to convert + * + * \return Base address of the associated PORT module. + */ +static inline PortGroup* system_pinmux_get_group_from_gpio_pin( + const uint8_t gpio_pin) +{ + uint8_t port_index = (gpio_pin / 128); + uint8_t group_index = (gpio_pin / 32); + + /* Array of available ports */ + Port *const ports[PORT_INST_NUM] = PORT_INSTS; + + if (port_index < PORT_INST_NUM) { + return &(ports[port_index]->Group[group_index]); + } else { + Assert(false); + return NULL; + } +} + +void system_pinmux_group_set_input_sample_mode( + PortGroup *const port, + const uint32_t mask, + const enum system_pinmux_pin_sample mode); + +/** @} */ + +/** \name Special Mode Configuration (Logical Pin Orientated) + * @{ + */ + +/** + * \brief Retrieves the currently selected MUX position of a logical pin. + * + * Retrieves the selected MUX peripheral on a given logical GPIO pin. + * + * \param[in] gpio_pin Index of the GPIO pin to configure + * + * \return Currently selected peripheral index on the specified pin. + */ +static inline uint8_t system_pinmux_pin_get_mux_position( + const uint8_t gpio_pin) +{ + PortGroup *const port = system_pinmux_get_group_from_gpio_pin(gpio_pin); + uint32_t pin_index = (gpio_pin % 32); + + if (!(port->PINCFG[pin_index].reg & PORT_PINCFG_PMUXEN)) { + return SYSTEM_PINMUX_GPIO; + } + + uint32_t pmux_reg = port->PMUX[pin_index / 2].reg; + + if (pin_index & 1) { + return (pmux_reg & PORT_PMUX_PMUXO_Msk) >> PORT_PMUX_PMUXO_Pos; + } + else { + return (pmux_reg & PORT_PMUX_PMUXE_Msk) >> PORT_PMUX_PMUXE_Pos; + } +} + +/** + * \brief Configures the input sampling mode for a GPIO pin. + * + * Configures the input sampling mode for a GPIO input, to + * control when the physical I/O pin value is sampled and + * stored inside the microcontroller. + * + * \param[in] gpio_pin Index of the GPIO pin to configure + * \param[in] mode New pin sampling mode to configure + */ +static inline void system_pinmux_pin_set_input_sample_mode( + const uint8_t gpio_pin, + const enum system_pinmux_pin_sample mode) +{ + PortGroup* const port = system_pinmux_get_group_from_gpio_pin(gpio_pin); + uint32_t pin_index = (gpio_pin % 32); + + if (mode == SYSTEM_PINMUX_PIN_SAMPLE_ONDEMAND) { + port->CTRL.reg |= (1 << pin_index); + } else { + port->CTRL.reg &= ~(1 << pin_index); + } +} + +/** @} */ + +#ifdef FEATURE_SYSTEM_PINMUX_DRIVE_STRENGTH +/** + * \brief Port pin drive output strength enum. + * + * Enum for the possible output drive strengths for the port pin + * configuration structure, to indicate the driver strength the pin should + * use. + */ +enum system_pinmux_pin_strength { + /** Normal output driver strength */ + SYSTEM_PINMUX_PIN_STRENGTH_NORMAL, + /** High current output driver strength */ + SYSTEM_PINMUX_PIN_STRENGTH_HIGH, +}; + +/** + * \brief Configures the output driver strength mode for a GPIO pin. + * + * Configures the output drive strength for a GPIO output, to + * control the amount of current the pad is able to sink/source. + * + * \param[in] gpio_pin Index of the GPIO pin to configure + * \param[in] mode New output driver strength mode to configure + */ +static inline void system_pinmux_pin_set_output_strength( + const uint8_t gpio_pin, + const enum system_pinmux_pin_strength mode) +{ + PortGroup* const port = system_pinmux_get_group_from_gpio_pin(gpio_pin); + uint32_t pin_index = (gpio_pin % 32); + + if (mode == SYSTEM_PINMUX_PIN_STRENGTH_HIGH) { + port->PINCFG[pin_index].reg |= PORT_PINCFG_DRVSTR; + } + else { + port->PINCFG[pin_index].reg &= ~PORT_PINCFG_DRVSTR; + } +} + +void system_pinmux_group_set_output_strength( + PortGroup *const port, + const uint32_t mask, + const enum system_pinmux_pin_strength mode); +#endif + +#ifdef FEATURE_SYSTEM_PINMUX_SLEWRATE_LIMITER +/** + * \brief Port pin output slew rate enum. + * + * Enum for the possible output drive slew rates for the port pin + * configuration structure, to indicate the driver slew rate the pin should + * use. + */ +enum system_pinmux_pin_slew_rate { + /** Normal pin output slew rate */ + SYSTEM_PINMUX_PIN_SLEW_RATE_NORMAL, + /** Enable slew rate limiter on the pin */ + SYSTEM_PINMUX_PIN_SLEW_RATE_LIMITED, +}; + +/** + * \brief Configures the output slew rate mode for a GPIO pin. + * + * Configures the output slew rate mode for a GPIO output, to + * control the speed at which the physical output pin can react to + * logical changes of the I/O pin value. + * + * \param[in] gpio_pin Index of the GPIO pin to configure + * \param[in] mode New pin slew rate mode to configure + */ +static inline void system_pinmux_pin_set_output_slew_rate( + const uint8_t gpio_pin, + const enum system_pinmux_pin_slew_rate mode) +{ + PortGroup* const port = system_pinmux_get_group_from_gpio_pin(gpio_pin); + uint32_t pin_index = (gpio_pin % 32); + + if (mode == SYSTEM_PINMUX_PIN_SLEW_RATE_LIMITED) { + port->PINCFG[pin_index].reg |= PORT_PINCFG_SLEWLIM; + } + else { + port->PINCFG[pin_index].reg &= ~PORT_PINCFG_SLEWLIM; + } +} + +void system_pinmux_group_set_output_slew_rate( + PortGroup *const port, + const uint32_t mask, + const enum system_pinmux_pin_slew_rate mode); +#endif + +#ifdef FEATURE_SYSTEM_PINMUX_OPEN_DRAIN +/** + * \brief Port pin output drive mode enum. + * + * Enum for the possible output drive modes for the port pin configuration + * structure, to indicate the output mode the pin should use. + */ +enum system_pinmux_pin_drive { + /** Use totem pole output drive mode */ + SYSTEM_PINMUX_PIN_DRIVE_TOTEM, + /** Use open drain output drive mode */ + SYSTEM_PINMUX_PIN_DRIVE_OPEN_DRAIN, +}; + +/** + * \brief Configures the output driver mode for a GPIO pin. + * + * Configures the output driver mode for a GPIO output, to + * control the pad behavior. + * + * \param[in] gpio_pin Index of the GPIO pin to configure + * \param[in] mode New pad output driver mode to configure + */ +static inline void system_pinmux_pin_set_output_drive( + const uint8_t gpio_pin, + const enum system_pinmux_pin_drive mode) +{ + PortGroup* const port = system_pinmux_get_group_from_gpio_pin(gpio_pin); + uint32_t pin_index = (gpio_pin % 32); + + if (mode == SYSTEM_PINMUX_PIN_DRIVE_OPEN_DRAIN) { + port->PINCFG[pin_index].reg |= PORT_PINCFG_ODRAIN; + } + else { + port->PINCFG[pin_index].reg &= ~PORT_PINCFG_ODRAIN; + } +} + +void system_pinmux_group_set_output_drive( + PortGroup *const port, + const uint32_t mask, + const enum system_pinmux_pin_drive mode); +#endif + +#ifdef __cplusplus +} +#endif + +/** @} */ + +/** + * \page asfdoc_sam0_system_pinmux_extra Extra Information for SYSTEM PINMUX Driver + * + * \section asfdoc_sam0_system_pinmux_extra_acronyms Acronyms + * The table below presents the acronyms used in this module: + * + * + * + * + * + * + * + * + * + * + * + * + * + * + *
    AcronymDescription
    GPIOGeneral Purpose Input/Output
    MUXMultiplexer
    + * + * + * \section asfdoc_sam0_system_pinmux_extra_dependencies Dependencies + * This driver has the following dependencies: + * + * - None + * + * + * \section asfdoc_sam0_system_pinmux_extra_errata Errata + * There are no errata related to this driver. + * + * + * \section asfdoc_sam0_system_pinmux_extra_history Module History + * An overview of the module history is presented in the table below, with + * details on the enhancements and fixes made to the module since its first + * release. The current version of this corresponds to the newest version in + * the table. + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + *
    Changelog
    Removed code of open drain, slew limit and drive strength + * features
    Fixed broken sampling mode function implementations, which wrote + * corrupt configuration values to the device registers
    Added missing NULL pointer asserts to the PORT driver functions
    Initial Release
    + */ + +/** + * \page asfdoc_sam0_system_pinmux_exqsg Examples for SYSTEM PINMUX Driver + * + * This is a list of the available Quick Start guides (QSGs) and example + * applications for \ref asfdoc_sam0_system_pinmux_group. QSGs are simple + * examples with step-by-step instructions to configure and use this driver in a + * selection of use cases. Note that a QSG can be compiled as a standalone + * application or be added to the user application. + * + * - \subpage asfdoc_sam0_system_pinmux_basic_use_case + * + * \page asfdoc_sam0_system_pinmux_document_revision_history Document Revision History + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + *
    Doc. Rev. + * Date + * Comments + *
    42121F12/2015Added support for SAM L21/L22, SAM DA1, SAM D09, and SAM C20/C21
    42121E12/2014Added support for SAM R21 and SAM D10/D11
    42121D01/2014Added support for SAM D21
    42121C09/2013Fixed incorrect documentation for the device pin sampling mode
    42121B06/2013Corrected documentation typos
    42121A06/2013Initial release
    + */ + +#endif diff --git a/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/drivers/system/pinmux/quick_start/qs_pinmux_basic.h b/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/drivers/system/pinmux/quick_start/qs_pinmux_basic.h new file mode 100644 index 0000000..2d0b417 --- /dev/null +++ b/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/drivers/system/pinmux/quick_start/qs_pinmux_basic.h @@ -0,0 +1,86 @@ +/** + * \file + * + * \brief SAM PINMUX Driver Quick Start + * + * Copyright (c) 2012-2018 Microchip Technology Inc. and its subsidiaries. + * + * \asf_license_start + * + * \page License + * + * Subject to your compliance with these terms, you may use Microchip + * software and any derivatives exclusively with Microchip products. + * It is your responsibility to comply with third party license terms applicable + * to your use of third party software (including open source software) that + * may accompany Microchip software. + * + * THIS SOFTWARE IS SUPPLIED BY MICROCHIP "AS IS". NO WARRANTIES, + * WHETHER EXPRESS, IMPLIED OR STATUTORY, APPLY TO THIS SOFTWARE, + * INCLUDING ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, + * AND FITNESS FOR A PARTICULAR PURPOSE. IN NO EVENT WILL MICROCHIP BE + * LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL OR CONSEQUENTIAL + * LOSS, DAMAGE, COST OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE + * SOFTWARE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE + * POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT + * ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY + * RELATED TO THIS SOFTWARE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, + * THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THIS SOFTWARE. + * + * \asf_license_stop + * + */ + +/** + * \page asfdoc_sam0_system_pinmux_basic_use_case Quick Start Guide for SYSTEM PINMUX - Basic + * + * In this use case, the PINMUX module is configured for: + * \li One pin in input mode, with pull-up enabled, connected to the GPIO + * module + * \li Sampling mode of the pin changed to sample on demand + * + * This use case sets up the PINMUX to configure a physical I/O pin set as + * an input with pull-up and changes the sampling mode of the pin to reduce + * power by only sampling the physical pin state when the user application + * attempts to read it. + * + * \section asfdoc_sam0_system_pinmux_basic_use_case_setup Setup + * + * \subsection asfdoc_sam0_system_pinmux_basic_use_case_setup_prereq Prerequisites + * There are no special setup requirements for this use-case. + * + * \subsection asfdoc_sam0_system_pinmux_basic_use_case_setup_code Code + * Copy-paste the following setup code to your application: + * \snippet qs_pinmux_basic.c setup + * + * \subsection asfdoc_sam0_system_pinmux_basic_use_case_setup_flow Workflow + * -# Create a PINMUX module pin configuration struct, which can be filled out + * to adjust the configuration of a single port pin. + * \snippet qs_pinmux_basic.c pinmux_config + * -# Initialize the pin configuration struct with the module's default values. + * \snippet qs_pinmux_basic.c pinmux_config_defaults + * \note This should always be performed before using the configuration + * struct to ensure that all values are initialized to known default + * settings. + * + * -# Adjust the configuration struct to request an input pin with pull-up + * connected to the GPIO peripheral. + * \snippet qs_pinmux_basic.c pinmux_update_config_values + * -# Configure GPIO10 with the initialized pin configuration struct, to enable + * the input sampler on the pin. + * \snippet qs_pinmux_basic.c pinmux_set_config + * + * \section asfdoc_sam0_system_pinmux_basic_use_case_use_main Use Case + * + * \subsection asfdoc_sam0_system_pinmux_basic_use_case_code Code + * Copy-paste the following code to your user application: + * \snippet qs_pinmux_basic.c main + * + * \subsection asfdoc_sam0_system_pinmux_basic_use_case_flow Workflow + + * -# Adjust the configuration of the pin to enable on-demand sampling mode. + * \snippet qs_pinmux_basic.c pinmux_change_input_sampling + */ +/* + * Support and FAQ: visit Microchip Support + */ diff --git a/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/drivers/system/power/power_sam_d_r_h/power.h b/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/drivers/system/power/power_sam_d_r_h/power.h new file mode 100644 index 0000000..90a5b91 --- /dev/null +++ b/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/drivers/system/power/power_sam_d_r_h/power.h @@ -0,0 +1,239 @@ +/** + * \file + * + * \brief SAM Power related functionality + * + * Copyright (c) 2014-2018 Microchip Technology Inc. and its subsidiaries. + * + * \asf_license_start + * + * \page License + * + * Subject to your compliance with these terms, you may use Microchip + * software and any derivatives exclusively with Microchip products. + * It is your responsibility to comply with third party license terms applicable + * to your use of third party software (including open source software) that + * may accompany Microchip software. + * + * THIS SOFTWARE IS SUPPLIED BY MICROCHIP "AS IS". NO WARRANTIES, + * WHETHER EXPRESS, IMPLIED OR STATUTORY, APPLY TO THIS SOFTWARE, + * INCLUDING ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, + * AND FITNESS FOR A PARTICULAR PURPOSE. IN NO EVENT WILL MICROCHIP BE + * LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL OR CONSEQUENTIAL + * LOSS, DAMAGE, COST OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE + * SOFTWARE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE + * POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT + * ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY + * RELATED TO THIS SOFTWARE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, + * THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THIS SOFTWARE. + * + * \asf_license_stop + * + */ +/* + * Support and FAQ: visit Microchip Support + */ +#ifndef POWER_H_INCLUDED +#define POWER_H_INCLUDED + +#include + +#ifdef __cplusplus +extern "C" { +#endif + +/* MCU revision number */ +#define _SYSTEM_MCU_REVISION_D 3 +#define _SYSTEM_MCU_REVISION_E 4 + +/** + * \addtogroup asfdoc_sam0_system_group + * @{ + */ + +/** + * \brief Voltage references within the device. + * + * List of available voltage references (VREF) that may be used within the + * device. + */ +enum system_voltage_reference { + /** Temperature sensor voltage reference */ + SYSTEM_VOLTAGE_REFERENCE_TEMPSENSE, + /** Bandgap voltage reference */ + SYSTEM_VOLTAGE_REFERENCE_BANDGAP, +}; + +/** + * \brief Device sleep modes. + * + * List of available sleep modes in the device. A table of clocks available in + * different sleep modes can be found in \ref asfdoc_sam0_system_module_overview_sleep_mode. + */ +enum system_sleepmode { + /** IDLE 0 sleep mode */ + SYSTEM_SLEEPMODE_IDLE_0, + /** IDLE 1 sleep mode */ + SYSTEM_SLEEPMODE_IDLE_1, + /** IDLE 2 sleep mode */ + SYSTEM_SLEEPMODE_IDLE_2, + /** Standby sleep mode */ + SYSTEM_SLEEPMODE_STANDBY, +}; + + + +/** + * \name Voltage References + * @{ + */ + +/** + * \brief Enable the selected voltage reference + * + * Enables the selected voltage reference source, making the voltage reference + * available on a pin as well as an input source to the analog peripherals. + * + * \param[in] vref Voltage reference to enable + */ +static inline void system_voltage_reference_enable( + const enum system_voltage_reference vref) +{ + switch (vref) { + case SYSTEM_VOLTAGE_REFERENCE_TEMPSENSE: + SYSCTRL->VREF.reg |= SYSCTRL_VREF_TSEN; + break; + + case SYSTEM_VOLTAGE_REFERENCE_BANDGAP: + SYSCTRL->VREF.reg |= SYSCTRL_VREF_BGOUTEN; + break; + + default: + Assert(false); + return; + } +} + +/** + * \brief Disable the selected voltage reference + * + * Disables the selected voltage reference source. + * + * \param[in] vref Voltage reference to disable + */ +static inline void system_voltage_reference_disable( + const enum system_voltage_reference vref) +{ + switch (vref) { + case SYSTEM_VOLTAGE_REFERENCE_TEMPSENSE: + SYSCTRL->VREF.reg &= ~SYSCTRL_VREF_TSEN; + break; + + case SYSTEM_VOLTAGE_REFERENCE_BANDGAP: + SYSCTRL->VREF.reg &= ~SYSCTRL_VREF_BGOUTEN; + break; + + default: + Assert(false); + return; + } +} + +/** + * @} + */ + + +/** + * \name Device Sleep Control + * @{ + */ + +/** + * \brief Set the sleep mode of the device + * + * Sets the sleep mode of the device; the configured sleep mode will be entered + * upon the next call of the \ref system_sleep() function. + * + * For an overview of which systems are disabled in sleep for the different + * sleep modes, see \ref asfdoc_sam0_system_module_overview_sleep_mode. + * + * \param[in] sleep_mode Sleep mode to configure for the next sleep operation + * + * \retval STATUS_OK Operation completed successfully + * \retval STATUS_ERR_INVALID_ARG The requested sleep mode was invalid or not + * available + */ +static inline enum status_code system_set_sleepmode( + const enum system_sleepmode sleep_mode) +{ + +#if (SAMD20 || SAMD21 || SAMR21) + + /* Get MCU revision */ + uint32_t rev = DSU->DID.reg; + + rev &= DSU_DID_REVISION_Msk; + rev = rev >> DSU_DID_REVISION_Pos; + +#if (SAMD20) + if (rev < _SYSTEM_MCU_REVISION_E) { + /* Errata 13140: Make sure that the Flash does not power all the way down + * when in sleep mode. */ + NVMCTRL->CTRLB.bit.SLEEPPRM = NVMCTRL_CTRLB_SLEEPPRM_DISABLED_Val; + } +#endif + +#if (SAMD21 || SAMR21) + if (rev < _SYSTEM_MCU_REVISION_D) { + /* Errata 13140: Make sure that the Flash does not power all the way down + * when in sleep mode. */ + NVMCTRL->CTRLB.bit.SLEEPPRM = NVMCTRL_CTRLB_SLEEPPRM_DISABLED_Val; + } +#endif + +#endif + + switch (sleep_mode) { + case SYSTEM_SLEEPMODE_IDLE_0: + case SYSTEM_SLEEPMODE_IDLE_1: + case SYSTEM_SLEEPMODE_IDLE_2: + SCB->SCR &= ~SCB_SCR_SLEEPDEEP_Msk; + PM->SLEEP.reg = sleep_mode; + break; + + case SYSTEM_SLEEPMODE_STANDBY: + SCB->SCR |= SCB_SCR_SLEEPDEEP_Msk; + break; + + default: + return STATUS_ERR_INVALID_ARG; + } + + return STATUS_OK; +} + +/** + * \brief Put the system to sleep waiting for interrupt + * + * Executes a device DSB (Data Synchronization Barrier) instruction to ensure + * all ongoing memory accesses have completed, then a WFI (Wait For Interrupt) + * instruction to place the device into the sleep mode specified by + * \ref system_set_sleepmode until woken by an interrupt. + */ +static inline void system_sleep(void) +{ + __DSB(); + __WFI(); +} + +/** + * @} + */ + +/** @} */ +#ifdef __cplusplus +} +#endif + +#endif /* POWER_H_INCLUDED */ diff --git a/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/drivers/system/reset/reset_sam_d_r_h/reset.h b/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/drivers/system/reset/reset_sam_d_r_h/reset.h new file mode 100644 index 0000000..d7b21ce --- /dev/null +++ b/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/drivers/system/reset/reset_sam_d_r_h/reset.h @@ -0,0 +1,109 @@ +/** + * \file + * + * \brief SAM Reset related functionality + * + * Copyright (c) 2014-2018 Microchip Technology Inc. and its subsidiaries. + * + * \asf_license_start + * + * \page License + * + * Subject to your compliance with these terms, you may use Microchip + * software and any derivatives exclusively with Microchip products. + * It is your responsibility to comply with third party license terms applicable + * to your use of third party software (including open source software) that + * may accompany Microchip software. + * + * THIS SOFTWARE IS SUPPLIED BY MICROCHIP "AS IS". NO WARRANTIES, + * WHETHER EXPRESS, IMPLIED OR STATUTORY, APPLY TO THIS SOFTWARE, + * INCLUDING ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, + * AND FITNESS FOR A PARTICULAR PURPOSE. IN NO EVENT WILL MICROCHIP BE + * LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL OR CONSEQUENTIAL + * LOSS, DAMAGE, COST OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE + * SOFTWARE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE + * POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT + * ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY + * RELATED TO THIS SOFTWARE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, + * THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THIS SOFTWARE. + * + * \asf_license_stop + * + */ +/* + * Support and FAQ: visit Microchip Support + */ +#ifndef RESET_H_INCLUDED +#define RESET_H_INCLUDED + +#include + +#ifdef __cplusplus +extern "C" { +#endif + +/** + * \addtogroup asfdoc_sam0_system_group + * @{ + */ + +/** + * \brief Reset causes of the system. + * + * List of possible reset causes of the system. + */ +enum system_reset_cause { + /** The system was last reset by a software reset */ + SYSTEM_RESET_CAUSE_SOFTWARE = PM_RCAUSE_SYST, + /** The system was last reset by the watchdog timer */ + SYSTEM_RESET_CAUSE_WDT = PM_RCAUSE_WDT, + /** The system was last reset because the external reset line was pulled low */ + SYSTEM_RESET_CAUSE_EXTERNAL_RESET = PM_RCAUSE_EXT, + /** The system was last reset by the BOD33 */ + SYSTEM_RESET_CAUSE_BOD33 = PM_RCAUSE_BOD33, + /** The system was last reset by the BOD12 */ + SYSTEM_RESET_CAUSE_BOD12 = PM_RCAUSE_BOD12, + /** The system was last reset by the POR (Power on reset) */ + SYSTEM_RESET_CAUSE_POR = PM_RCAUSE_POR, +}; + + +/** + * \name Reset Control + * @{ + */ + +/** + * \brief Reset the MCU. + * + * Resets the MCU and all associated peripherals and registers, except RTC, all 32KHz sources, + * WDT (if ALWAYSON is set) and GCLK (if WRTLOCK is set). + * + */ +static inline void system_reset(void) +{ + NVIC_SystemReset(); +} + +/** + * \brief Return the reset cause. + * + * Retrieves the cause of the last system reset. + * + * \return An enum value indicating the cause of the last system reset. + */ +static inline enum system_reset_cause system_get_reset_cause(void) +{ + return (enum system_reset_cause)PM->RCAUSE.reg; +} + +/** + * @} + */ + +/** @} */ +#ifdef __cplusplus +} +#endif + +#endif /* RESET_H_INCLUDED */ diff --git a/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/drivers/system/system.c b/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/drivers/system/system.c new file mode 100644 index 0000000..f5f6709 --- /dev/null +++ b/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/drivers/system/system.c @@ -0,0 +1,101 @@ +/** + * \file + * + * \brief SAM System related functionality + * + * Copyright (c) 2012-2018 Microchip Technology Inc. and its subsidiaries. + * + * \asf_license_start + * + * \page License + * + * Subject to your compliance with these terms, you may use Microchip + * software and any derivatives exclusively with Microchip products. + * It is your responsibility to comply with third party license terms applicable + * to your use of third party software (including open source software) that + * may accompany Microchip software. + * + * THIS SOFTWARE IS SUPPLIED BY MICROCHIP "AS IS". NO WARRANTIES, + * WHETHER EXPRESS, IMPLIED OR STATUTORY, APPLY TO THIS SOFTWARE, + * INCLUDING ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, + * AND FITNESS FOR A PARTICULAR PURPOSE. IN NO EVENT WILL MICROCHIP BE + * LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL OR CONSEQUENTIAL + * LOSS, DAMAGE, COST OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE + * SOFTWARE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE + * POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT + * ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY + * RELATED TO THIS SOFTWARE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, + * THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THIS SOFTWARE. + * + * \asf_license_stop + * + */ +/* + * Support and FAQ: visit Microchip Support + */ + +#include + +/** + * \internal + * Dummy initialization function, used as a weak alias target for the various + * init functions called by \ref system_init(). + */ +void _system_dummy_init(void); +void _system_dummy_init(void) +{ + return; +} + +#if !defined(__DOXYGEN__) +# if defined(__GNUC__) +void system_clock_init(void) WEAK __attribute__((alias("_system_dummy_init"))); +void system_board_init(void) WEAK __attribute__((alias("_system_dummy_init"))); +void _system_events_init(void) WEAK __attribute__((alias("_system_dummy_init"))); +void _system_extint_init(void) WEAK __attribute__((alias("_system_dummy_init"))); +void _system_divas_init(void) WEAK __attribute__((alias("_system_dummy_init"))); +# elif defined(__ICCARM__) +void system_clock_init(void); +void system_board_init(void); +void _system_events_init(void); +void _system_extint_init(void); +void _system_divas_init(void); +# pragma weak system_clock_init=_system_dummy_init +# pragma weak system_board_init=_system_dummy_init +# pragma weak _system_events_init=_system_dummy_init +# pragma weak _system_extint_init=_system_dummy_init +# pragma weak _system_divas_init=_system_dummy_init +# endif +#endif + +/** + * \brief Initialize system + * + * This function will call the various initialization functions within the + * system namespace. If a given optional system module is not available, the + * associated call will effectively be a NOP (No Operation). + * + * Currently the following initialization functions are supported: + * - System clock initialization (via the SYSTEM CLOCK sub-module) + * - Board hardware initialization (via the Board module) + * - Event system driver initialization (via the EVSYS module) + * - External Interrupt driver initialization (via the EXTINT module) + */ +void system_init(void) +{ + /* Configure GCLK and clock sources according to conf_clocks.h */ + system_clock_init(); + + /* Initialize board hardware */ + system_board_init(); + + /* Initialize EVSYS hardware */ + _system_events_init(); + + /* Initialize External hardware */ + _system_extint_init(); + + /* Initialize DIVAS hardware */ + _system_divas_init(); +} + diff --git a/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/drivers/system/system.h b/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/drivers/system/system.h new file mode 100644 index 0000000..49a410d --- /dev/null +++ b/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/drivers/system/system.h @@ -0,0 +1,721 @@ +/** + * \file + * + * \brief SAM System related functionality + * + * Copyright (c) 2012-2018 Microchip Technology Inc. and its subsidiaries. + * + * \asf_license_start + * + * \page License + * + * Subject to your compliance with these terms, you may use Microchip + * software and any derivatives exclusively with Microchip products. + * It is your responsibility to comply with third party license terms applicable + * to your use of third party software (including open source software) that + * may accompany Microchip software. + * + * THIS SOFTWARE IS SUPPLIED BY MICROCHIP "AS IS". NO WARRANTIES, + * WHETHER EXPRESS, IMPLIED OR STATUTORY, APPLY TO THIS SOFTWARE, + * INCLUDING ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, + * AND FITNESS FOR A PARTICULAR PURPOSE. IN NO EVENT WILL MICROCHIP BE + * LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL OR CONSEQUENTIAL + * LOSS, DAMAGE, COST OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE + * SOFTWARE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE + * POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT + * ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY + * RELATED TO THIS SOFTWARE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, + * THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THIS SOFTWARE. + * + * \asf_license_stop + * + */ +/* + * Support and FAQ: visit Microchip Support + */ +#ifndef SYSTEM_H_INCLUDED +#define SYSTEM_H_INCLUDED + +#include +#include +#include +#include +#include +#include + +#ifdef __cplusplus +extern "C" { +#endif + +/** + * \defgroup asfdoc_sam0_system_group SAM System (SYSTEM) Driver + * + * This driver for Atmel® | SMART ARM®-based microcontrollers provides an interface for the configuration + * and management of the device's system relation functionality, necessary for + * the basic device operation. This is not limited to a single peripheral, but + * extends across multiple hardware peripherals. + * + * The following peripherals are used by this module: + * \if DEVICE_SAML21_SYSTEM_SUPPORT + * - PM (Power Manager) + * - RSTC (Reset Controller) + * - SUPC (Supply Controller) + * \endif + * \if DEVICE_SAMC21_SYSTEM_SUPPORT + * - PM (Power Manager) + * - RSTC (Reset Controller) + * - SUPC (Supply Controller) + * \endif + * \if DEVICE_SAMD21_SYSTEM_SUPPORT + * - SYSCTRL (System Control) + * - PM (Power Manager) + * \endif + * + * The following devices can use this module: + * \if DEVICE_SAML21_SYSTEM_SUPPORT + * - Atmel | SMART SAM L21 + * - Atmel | SMART SAM R30 + * - Atmel | SMART SAM R34 + * - Atmel | SMART SAM R35 + * \endif + * \if DEVICE_SAMC21_SYSTEM_SUPPORT + * - Atmel | SMART SAM C20/C21 + * \endif + * \if DEVICE_SAMD21_SYSTEM_SUPPORT + * - Atmel | SMART SAM D20/D21 + * - Atmel | SMART SAM R21 + * - Atmel | SMART SAM D09/D10/D11 + * - Atmel | SMART SAM DA1 + * \endif + * + * The outline of this documentation is as follows: + * - \ref asfdoc_sam0_system_prerequisites + * - \ref asfdoc_sam0_system_module_overview + * - \ref asfdoc_sam0_system_special_considerations + * - \ref asfdoc_sam0_system_extra_info + * - \ref asfdoc_sam0_system_examples + * - \ref asfdoc_sam0_system_api_overview + * + * + * \section asfdoc_sam0_system_prerequisites Prerequisites + * + * There are no prerequisites for this module. + * + * + * \section asfdoc_sam0_system_module_overview Module Overview + * + * The System driver provides a collection of interfaces between the user + * application logic, and the core device functionality (such as clocks, reset + * cause determination, etc.) that is required for all applications. It contains + * a number of sub-modules that control one specific aspect of the device: + * + * - System Core (this module) + * - \ref asfdoc_sam0_system_clock_group "System Clock Control" (sub-module) + * - \ref asfdoc_sam0_system_interrupt_group "System Interrupt Control" (sub-module) + * - \ref asfdoc_sam0_system_pinmux_group "System Pin Multiplexer Control" (sub-module) + * + * + * \if DEVICE_SAML21_SYSTEM_SUPPORT + * \subsection asfdoc_sam0_system_module_overview_vreg_l21 Voltage Regulator + * The SAM device controls the voltage regulators for the core (VDDCORE) and + * backup (VDDBU) domains. It sets the voltage regulators according to the sleep + * modes, the performance level, or the user configuration. + * + * In active mode, the voltage regulator can be chosen on the fly between a LDO + * or a Buck converter. In standby mode, the low power voltage regulator is used + * to supply VDDCORE. + * + * \subsection asfdoc_sam0_system_module_overview_bbps Battery Backup Power Switch + * The SAM device supports connection of a battery backup to the VBAT power pin. + * It includes functionality that enables automatic power switching between main + * power and battery backup power. This will ensure power to the backup domain, + * when the main battery or power source is unavailable. + * \endif + * + * \if DEVICE_SAMC21_SYSTEM_SUPPORT + * \subsection asfdoc_sam0_system_module_overview_vreg_c21 Voltage Regulator + * The SAM device controls the voltage regulators for the core (VDDCORE). It sets + * the voltage regulators according to the sleep modes. + * + * There are a selectable reference voltage and voltage dependent on the temperature + * which can be used by analog modules like the ADC. + * \endif + * + * \subsection asfdoc_sam0_system_module_overview_vref Voltage References + * The various analog modules within the SAM devices (such as AC, ADC, and + * DAC) require a voltage reference to be configured to act as a reference point + * for comparisons and conversions. + * + * The SAM devices contain multiple references, including an internal + * temperature sensor and a fixed band-gap voltage source. When enabled, the + * associated voltage reference can be selected within the desired peripheral + * where applicable. + * + * \subsection asfdoc_sam0_system_module_overview_reset_cause System Reset Cause + * In some applications there may be a need to execute a different program + * flow based on how the device was reset. For example, if the cause of reset + * was the Watchdog timer (WDT), this might indicate an error in the application, + * and a form of error handling or error logging might be needed. + * + * For this reason, an API is provided to retrieve the cause of the last system + * reset, so that appropriate action can be taken. + * + * \if DEVICE_SAML21_SYSTEM_SUPPORT + * There are three groups of reset sources: + * - Power supply reset: Resets caused by an electrical issue. It covers POR and BOD reset. + * - User reset: Resets caused by the application. It covers external reset, + * system reset, and watchdog reset. + * - Backup reset: Resets caused by a backup mode exit condition. + * + * \subsection asfdoc_sam0_system_module_overview_performance_level Performance Level + * Performance level allows the user to adjust the regulator output voltage to reduce + * power consumption. The user can on the fly select the most suitable performance + * level, depending on the application demands. + * + * The SAM device can operate at two different performance levels (PL0 and PL2). + * When operating at PL0, the voltage applied on the full logic area is reduced + * by voltage scaling. This voltage scaling technique allows to reduce the active + * power consumption while decreasing the maximum frequency of the device. When + * operating at PL2, the voltage regulator supplies the highest voltage, allowing + * the device to run at higher clock speeds. + * + * Performance level transition is possible only when the device is in active + * mode. After a reset, the device starts at the lowest performance level + * (lowest power consumption and lowest max. frequency). The application can then + * switch to another performance level at any time without any stop in the code + * execution. As shown in \ref asfdoc_sam0_system_performance_level_transition_figure. + * + * \note When scaling down the performance level, the bus frequency should first be + * scaled down in order to not exceed the maximum frequency allowed for the + * low performance level. + * When scaling up the performance level (e.g. from PL0 to PL2), check the performance + * level status before increasing the bus frequency. It can be increased only + * when the performance level transition is completed. + * + * \anchor asfdoc_sam0_system_performance_level_transition_figure + * \image html performance_level_transition.svg "Performance Level Transition" + * + * \subsection asfdoc_sam0_system_module_overview_power_domain Power Domain Gating + * Power domain gating allows power saving by reducing the voltage in logic + * areas in the device to a low-power supply. The feature is available in + * Standby sleep mode and will reduce the voltage in domains where all peripherals + * are idle. Internal logic will maintain its content, meaning the corresponding + * peripherals will not need to be reconfigured when normal operating voltage + * is returned. Most power domains can be in the following three states: + * + * - Active state: The power domain is powered on. + * - Retention state: The main voltage supply for the power domain is switched off, + * while maintaining a secondary low-power supply for the sequential cells. The + * logic context is restored when waking up. + * - Off state: The power domain is entirely powered off. The logic context is lost. + * + * The SAM L21 device contains three power domains which can be controlled using + * power domain gating, namely PD0, PD1, and PD2. These power domains can be + * configured to the following cases: + * - Default with no sleepwalking peripherals: A power domain is automatically set + * to retention state in standby sleep mode if no activity require it. The application + * can force all power domains to remain in active state during standby sleep mode + * in order to accelerate wakeup time. + * - Default with sleepwalking peripherals: If one or more peripherals are enabled + * to perform sleepwalking tasks in standby sleep mode, the corresponding power + * domain (PDn) remains in active state as well as all inferior power domains (PDn) in order + * to perform a sleepwalking task. The superior power domain is then automatically + * set to active state. At the end of the sleepwalking task, the device can either + * be woken up or the superior power domain can return to retention state. + * + * Power domains can be linked to each other, it allows a power domain (PDn) to be kept + * in active state if the inferior power domain (PDn-1) is in active state too. + * + * \ref asfdoc_sam0_system_power_domain_overview_table illustrates the + * four cases to consider in standby mode. + * + * \anchor asfdoc_sam0_system_power_domain_overview_table + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + *
    Sleep Mode versus Power Domain State Overview
    Sleep modePD0PD1PD2PDTOPPDBACKUP
    Idleactiveactiveactiveactiveactive
    Standby - Case 1activeactiveactiveactiveactive
    Standby - Case 2activeactiveretentionactiveactive
    Standby - Case 3activeretentionretentionactiveactive
    Standby - Case 4retentionretentionretentionactiveactive
    Backupoffoffoffoffactive
    Offoffoffoffoffoff
    + * + * \subsection asfdoc_sam0_system_module_overview_ram_state RAMs Low Power Mode + * By default, in standby sleep mode, RAM is in low power mode (back biased) + * if its power domain is in retention state. + * \ref asfdoc_sam0_system_power_ram_state_table lists RAMs low power mode. + * + * \anchor asfdoc_sam0_system_power_ram_state_table + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + *
    RAM Back-biasing Mode
    RAM modeDescription
    Retention Back-biasing modeRAM is back-biased if its power domain is in retention mode
    Standby Back-biasing modeRAM is back-biased if the device is in standby mode
    Standby OFF modeRAM is OFF if the device is in standby mode
    Always OFF modeRAM is OFF if the device is in RET mode
    + * + * \endif + * + * \subsection asfdoc_sam0_system_module_overview_sleep_mode Sleep Modes + * The SAM devices have several sleep modes. The sleep mode controls + * which clock systems on the device will remain enabled or disabled when the + * device enters a low power sleep mode. + * \ref asfdoc_sam0_system_module_sleep_mode_table "The table below" lists the + * clock settings of the different sleep modes. + * + * \anchor asfdoc_sam0_system_module_sleep_mode_table + * + * + * \if DEVICE_SAML21_SYSTEM_SUPPORT + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * \else + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * \endif + *
    SAM Device Sleep Modes
    Sleep modeSystem clockCPU clockAHB/AHB clockGCLK clocksOscillators (ONDEMAND = 0)Oscillators (ONDEMAND = 1)Regulator modeRAM mode
    IdleRunStopRun if requestedRunRunRun if requestedNormalNormal
    StandbyStopStopRun if requestedRun if requestedRun if requested or RUNSTDBY = 1Run if requestedLow pwerLow pwer
    BackupStopStopStopStopStopStopBackupOff
    OffOffOffOffOffOffOffOffOff
    Sleep modeCPU clockAHB clockAPB clocksClock sourcesSystem clock32KHzReg modeRAM mode
    Idle 0StopRunRunRunRunRunNormalNormal
    Idle 1StopStopRunRunRunRunNormalNormal
    Idle 2StopStopStopRunRunRunNormalNormal
    StandbyStopStopStopStopStopStopLow PowerSource/Drain biasing
    + * + * Before entering device sleep, one of the available sleep modes must be set. + * The device will automatically wake up in response to an interrupt being + * generated or upon any other sleep mode exit condition. + * + * Some peripheral clocks will remain enabled during sleep, depending on their + * configuration. If desired, the modules can remain clocked during sleep to allow + * them continue to operate while other parts of the system are powered down + * to save power. + * + * + * \section asfdoc_sam0_system_special_considerations Special Considerations + * + * Most of the functions in this driver have device specific restrictions and + * caveats; refer to your device datasheet. + * + * + * \section asfdoc_sam0_system_extra_info Extra Information + * + * For extra information, see \ref asfdoc_sam0_system_extra. This includes: + * - \ref asfdoc_sam0_system_extra_acronyms + * - \ref asfdoc_sam0_system_extra_dependencies + * - \ref asfdoc_sam0_system_extra_errata + * - \ref asfdoc_sam0_system_extra_history + * + * + * \section asfdoc_sam0_system_examples Examples + * + * For SYSTEM module related examples, refer to the sub-modules listed in + * the \ref asfdoc_sam0_system_module_overview "Module Overview". + * + * \if DEVICE_SAML21_SYSTEM_SUPPORT + * For a list of examples related to this driver, see + * \ref asfdoc_sam0_drivers_power_exqsg. + * \endif + * + * + * \section asfdoc_sam0_system_api_overview API Overview + * @{ + */ + +/** + * \name System Debugger + * @{ + */ + +/** + * \brief Check if debugger is present. + * + * Check if debugger is connected to the onboard debug system (DAP). + * + * \return A bool identifying if a debugger is present. + * + * \retval true Debugger is connected to the system + * \retval false Debugger is not connected to the system + * + */ +static inline bool system_is_debugger_present(void) +{ + return DSU->STATUSB.reg & DSU_STATUSB_DBGPRES; +} + +/** + * @} + */ + +/** + * \name System Identification + * @{ + */ + +/** + * \brief Retrieve the device identification signature. + * + * Retrieves the signature of the current device. + * + * \return Device ID signature as a 32-bit integer. + */ +static inline uint32_t system_get_device_id(void) +{ + return DSU->DID.reg; +} + +/** + * @} + */ + +/** + * \name System Initialization + * @{ + */ + +void system_init(void); + +/** + * @} + */ + + +/** + * @} + */ + +/** + * + * \if DEVICE_SAML21_SYSTEM_SUPPORT + * \page asfdoc_sam0_drivers_power_exqsg Examples for SYSTEM Driver + * + * This is a list of the available Quick Start Guides (QSGs) and example + * applications for \ref asfdoc_sam0_system_group. QSGs are simple examples with step-by-step instructions to + * configure and use this driver in a selection of + * use cases. Note that a QSG can be compiled as a standalone application or be + * added to the user application. + * + * - \subpage asfdoc_sam0_power_basic_use_case + * \endif + * + * \page asfdoc_sam0_system_extra Extra Information for SYSTEM Driver + * + * \section asfdoc_sam0_system_extra_acronyms Acronyms + * Below is a table listing the acronyms used in this module, along with their + * intended meanings. + * + * + * + * + * + * + * + * + * + * + * \if DEVICE_SAML21_SYSTEM_SUPPORT + * + * + * + * + * + * + * + * + * \endif + * \if DEVICE_SAMC21_SYSTEM_SUPPORT + * + * + * + * + * + * + * + * + * \endif + * \if DEVICE_SAMD21_SYSTEM_SUPPORT + * + * + * + * + * \endif + *
    AcronymDefinition
    PMPower Manager
    SUPCSupply Controller
    RSTCReset Controller
    SUPCSupply Controller
    RSTCReset Controller
    SYSCTRLSystem control interface
    + * + * + * \section asfdoc_sam0_system_extra_dependencies Dependencies + * This driver has the following dependencies: + * + * - None + * + * + * \section asfdoc_sam0_system_extra_errata Errata + * There are no errata related to this driver. + * + * + * \section asfdoc_sam0_system_extra_history Module History + * An overview of the module history is presented in the table below, with + * details on the enhancements and fixes made to the module since its first + * release. The current version of this corresponds to the newest version in + * the table. + * + * + * + * + * + * \if DEVICE_SAML21_SYSTEM_SUPPORT + * + * + * + * \endif + * \if DEVICE_SAMC21_SYSTEM_SUPPORT + * + * + * + * \endif + * \if DEVICE_SAMD21_SYSTEM_SUPPORT + * + * + * + * + * + * + * + * + * + * \endif + *
    Changelog
    Initial Release
    Initial Release
    Added new \c system_reset() to reset the complete MCU with some exceptions
    Added new \c system_get_device_id() function to retrieved the device + * ID
    Initial Release
    + * + * \page asfdoc_sam0_system_document_revision_history Document Revision History + * + * + * + * + * + * + * + * \if DEVICE_SAML21_SYSTEM_SUPPORT + * + * + * + * + * + * \endif + * \if DEVICE_SAMC21_SYSTEM_SUPPORT + * + * + * + * + * + * \endif + * \if DEVICE_SAMD21_SYSTEM_SUPPORT + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * \endif + *
    Doc. Rev.DateComments
    42449A07/2015Initial document release
    42484A12/2015Initial document release.
    42120E12/2015Added support for SAM DA1 and SAM D09
    42120D12/2014Added support for SAM R21 and SAM D10/D11
    42120C01/2014Added support for SAM D21
    42120B06/2013Corrected documentation typos
    42120A06/2013Initial document release
    + */ + +#ifdef __cplusplus +} +#endif + +#endif /* SYSTEM_H_INCLUDED */ + diff --git a/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/drivers/tcc/quick_start/qs_tcc_basic.h b/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/drivers/tcc/quick_start/qs_tcc_basic.h new file mode 100644 index 0000000..5acefad --- /dev/null +++ b/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/drivers/tcc/quick_start/qs_tcc_basic.h @@ -0,0 +1,139 @@ +/** + * \file + * + * \brief SAM TCC Driver Quick Start + * + * Copyright (c) 2013-2018 Microchip Technology Inc. and its subsidiaries. + * + * \asf_license_start + * + * \page License + * + * Subject to your compliance with these terms, you may use Microchip + * software and any derivatives exclusively with Microchip products. + * It is your responsibility to comply with third party license terms applicable + * to your use of third party software (including open source software) that + * may accompany Microchip software. + * + * THIS SOFTWARE IS SUPPLIED BY MICROCHIP "AS IS". NO WARRANTIES, + * WHETHER EXPRESS, IMPLIED OR STATUTORY, APPLY TO THIS SOFTWARE, + * INCLUDING ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, + * AND FITNESS FOR A PARTICULAR PURPOSE. IN NO EVENT WILL MICROCHIP BE + * LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL OR CONSEQUENTIAL + * LOSS, DAMAGE, COST OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE + * SOFTWARE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE + * POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT + * ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY + * RELATED TO THIS SOFTWARE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, + * THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THIS SOFTWARE. + * + * \asf_license_stop + * + */ +/* + * Support and FAQ: visit Microchip Support + */ + +/** + * \page asfdoc_sam0_tcc_basic_use_case Quick Start Guide for TCC - Basic + * + * The supported board list: + * - SAM D21/R21/L21/L22/DA1/C21/HA1G16A Xplained Pro + * + * In this use case, the TCC will be used to generate a PWM signal. Here + * the pulse width is set to one quarter of the period. + * When the PWM signal connects to LED, LED will light. To see the waveform, + * you may need an oscilloscope. + * SAMHA1G16A Xpro LED is PA00 which isn't connected out, use PA04 instead, + * so we can't see LED blink but only see the waveform from oscilloscope. + * + * The PWM output is set up as follows: + * + * + * + * + * + * + * + * + * + *
    Board Pin Connect to
    SAM D21 Xpro PB30 LED0
    SAM R21 Xpro PA19 LED0
    SAM L21 Xpro PB10 LED0
    SAM L22 Xpro PC27 LED0
    SAM DA1 Xpro PB30 LED0
    SAM C21 Xpro PA15 LED0
    SAM HA1G16A Xpro PA04 NULL
    + * + * The TCC module will be set up as follows: + * - GCLK generator 0 (GCLK main) clock source + * - Use double buffering write when set top, compare, or pattern through API + * - No dithering on the counter or compare + * - Prescaler is set to 256 + * - Single Slope PWM wave generation + * - GCLK reload action + * - Don't run in standby + * - No fault or waveform extensions + * - No inversion of waveform output + * - No capture enabled + * - Count upward + * - Don't perform one-shot operations + * - No event input enabled + * - No event action + * - No event generation enabled + * - Counter starts on 0 + * - Counter top set to 0xFFFF + * - Capture compare channel 0 set to 0xFFFF/4 + * + * \section asfdoc_sam0_tcc_basic_use_case_setup Quick Start + * + * \subsection asfdoc_sam0_tcc_basic_use_case_prereq Prerequisites + * There are no prerequisites for this use case. + * + * \subsection asfdoc_sam0_tcc_basic_use_case_setup_code Code + * + * Add to the main application source file, before any functions: + * \snippet conf_quick_start.h definition_pwm + * + * Add to the main application source file, outside of any functions: + * \snippet qs_tcc_basic.c module_inst + * + * Copy-paste the following setup code to your user application: + * \snippet qs_tcc_basic.c setup + * + * Add to user application initialization (typically the start of \c main()): + * \snippet qs_tcc_basic.c setup_init + * + * \subsection asfdoc_sam0_tcc_basic_use_case_setup_flow Workflow + * -# Create a module software instance structure for the TCC module to store + * the TCC driver state while it is in use. + * \snippet qs_tcc_basic.c module_inst + * \note This should never go out of scope as long as the module is in use. + * In most cases, this should be global. + * + * -# Configure the TCC module. + * -# Create a TCC module configuration struct, which can be filled out to + * adjust the configuration of a physical TCC peripheral. + * \snippet qs_tcc_basic.c setup_config + * -# Initialize the TCC configuration struct with the module's default values. + * \snippet qs_tcc_basic.c setup_config_defaults + * \note This should always be performed before using the configuration + * struct to ensure that all values are initialized to known default + * settings. + * + * -# Alter the TCC settings to configure the counter width, wave generation + * mode, and the compare channel 0 value. + * \snippet qs_tcc_basic.c setup_change_config + * -# Alter the TCC settings to configure the PWM output on a physical device + * pin. + * \snippet qs_tcc_basic.c setup_change_config_pwm + * -# Configure the TCC module with the desired settings. + * \snippet qs_tcc_basic.c setup_set_config + * -# Enable the TCC module to start the timer and begin PWM signal generation. + * \snippet qs_tcc_basic.c setup_enable + * + * + * \section asfdoc_sam0_tcc_basic_use_case_main Use Case + * + * \subsection asfdoc_sam0_tcc_basic_use_case_main_code Code + * Copy-paste the following code to your user application: + * \snippet qs_tcc_basic.c main + * + * \subsection asfdoc_sam0_tcc_basic_use_case_main_flow Workflow + * -# Enter an infinite loop while the PWM wave is generated via the TCC module. + * \snippet qs_tcc_basic.c main_loop + */ diff --git a/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/drivers/tcc/quick_start_buffering/qs_tcc_buffering.h b/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/drivers/tcc/quick_start_buffering/qs_tcc_buffering.h new file mode 100644 index 0000000..b6038cc --- /dev/null +++ b/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/drivers/tcc/quick_start_buffering/qs_tcc_buffering.h @@ -0,0 +1,145 @@ +/** + * \file + * + * \brief SAM TCC Driver Double Buffering Quick Start + * + * Copyright (c) 2014-2018 Microchip Technology Inc. and its subsidiaries. + * + * \asf_license_start + * + * \page License + * + * Subject to your compliance with these terms, you may use Microchip + * software and any derivatives exclusively with Microchip products. + * It is your responsibility to comply with third party license terms applicable + * to your use of third party software (including open source software) that + * may accompany Microchip software. + * + * THIS SOFTWARE IS SUPPLIED BY MICROCHIP "AS IS". NO WARRANTIES, + * WHETHER EXPRESS, IMPLIED OR STATUTORY, APPLY TO THIS SOFTWARE, + * INCLUDING ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, + * AND FITNESS FOR A PARTICULAR PURPOSE. IN NO EVENT WILL MICROCHIP BE + * LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL OR CONSEQUENTIAL + * LOSS, DAMAGE, COST OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE + * SOFTWARE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE + * POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT + * ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY + * RELATED TO THIS SOFTWARE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, + * THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THIS SOFTWARE. + * + * \asf_license_stop + * + */ +/* + * Support and FAQ: visit Microchip Support + */ + +/** + * \page asfdoc_sam0_tcc_buffering_use_case Quick Start Guide for TCC - Double Buffering and Circular + * + * The supported board list: + * - SAM D21/R21/L21/L22/DA1/C21/HA1G16A Xplained Pro + * + * In this use case, the TCC will be used to generate a PWM signal. Here + * the pulse width alters in one quarter and three quarter of the period. + * When the PWM signal connects to LED, LED will light. To see the waveform, + * you may need an oscilloscope. + * SAMHA1G16A Xpro LED is PA00 which isn't connected out, use PA04 instead, + * so we can't see LED blink but only see the waveform from oscilloscope. + * + * The PWM output is set up as follows: + * + * + * + * + * + * + * + * + * + *
    Board Pin Connect to
    SAM D21 Xpro PB30 LED0
    SAM R21 Xpro PA19 LED0
    SAM L21 Xpro PB10 LED0
    SAM L22 Xpro PC27 LED0
    SAM DA1 Xpro PB30 LED0
    SAM C21 Xpro PA15 LED0
    SAM HA1G16A Xpro PA04 NULL
    + * + * The TCC module will be set up as follows: + * - GCLK generator 0 (GCLK main) clock source + * - Use double buffering write when set top, compare, or pattern through API + * - No dithering on the counter or compare + * - Prescaler is set to 1024 + * - Single Slope PWM wave generation + * - GCLK reload action + * - Don't run in standby + * - No fault or waveform extensions + * - No inversion of waveform output + * - No capture enabled + * - Count upward + * - Don't perform one-shot operations + * - No event input enabled + * - No event action + * - No event generation enabled + * - Counter starts on 0 + * - Counter top set to 8000 + * - Capture compare channel set to 8000/4 + * - Capture compare channel buffer set to 8000*3/4 + * - Circular option for compare channel is enabled so that the compare + * values keep switching on update condition + * + * \section asfdoc_sam0_tcc_buffering_use_case_setup Quick Start + * + * \subsection asfdoc_sam0_tcc_buffering_use_case_prereq Prerequisites + * There are no prerequisites for this use case. + * + * \subsection asfdoc_sam0_tcc_buffering_use_case_setup_code Code + * + * Add to the main application source file, before any functions: + * \snippet conf_quick_start_buffering.h definition_pwm + * + * Add to the main application source file, outside of any functions: + * \snippet qs_tcc_buffering.c module_inst + * + * Copy-paste the following setup code to your user application: + * \snippet qs_tcc_buffering.c setup + * + * Add to user application initialization (typically the start of \c main()): + * \snippet qs_tcc_buffering.c setup_init + * + * \subsection asfdoc_sam0_tcc_buffering_use_case_setup_flow Workflow + * -# Create a module software instance structure for the TCC module to store + * the TCC driver state while it is in use. + * \snippet qs_tcc_buffering.c module_inst + * \note This should never go out of scope as long as the module is in use. + * In most cases, this should be global. + * + * -# Configure the TCC module. + * -# Create a TCC module configuration struct, which can be filled out to + * adjust the configuration of a physical TCC peripheral. + * \snippet qs_tcc_buffering.c setup_config + * -# Initialize the TCC configuration struct with the module's default values. + * \snippet qs_tcc_buffering.c setup_config_defaults + * \note This should always be performed before using the configuration + * struct to ensure that all values are initialized to known default + * settings. + * + * -# Alter the TCC settings to configure the counter width, wave generation + * mode, and the compare channel 0 value. + * \snippet qs_tcc_buffering.c setup_change_config + * -# Alter the TCC settings to configure the PWM output on a physical device + * pin. + * \snippet qs_tcc_buffering.c setup_change_config_pwm + * -# Configure the TCC module with the desired settings. + * \snippet qs_tcc_buffering.c setup_set_config + * -# Set to compare buffer value and enable circular of double buffered + * compare values. + * \snippet qs_tcc_buffering.c setup_set_buffering + * -# Enable the TCC module to start the timer and begin PWM signal generation. + * \snippet qs_tcc_buffering.c setup_enable + * + * + * \section asfdoc_sam0_tcc_buffering_use_case_main Use Case + * + * \subsection asfdoc_sam0_tcc_buffering_use_case_main_code Code + * Copy-paste the following code to your user application: + * \snippet qs_tcc_buffering.c main + * + * \subsection asfdoc_sam0_tcc_buffering_use_case_main_flow Workflow + * -# Enter an infinite loop while the PWM wave is generated via the TCC module. + * \snippet qs_tcc_buffering.c main_loop + */ diff --git a/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/drivers/tcc/quick_start_callback/qs_tcc_callback.h b/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/drivers/tcc/quick_start_callback/qs_tcc_callback.h new file mode 100644 index 0000000..5af3dcb --- /dev/null +++ b/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/drivers/tcc/quick_start_callback/qs_tcc_callback.h @@ -0,0 +1,151 @@ +/** + * \file + * + * \brief SAM TCC - Timer Counter for Control Applications Callback Driver Quick Start + * + * Copyright (c) 2013-2018 Microchip Technology Inc. and its subsidiaries. + * + * \asf_license_start + * + * \page License + * + * Subject to your compliance with these terms, you may use Microchip + * software and any derivatives exclusively with Microchip products. + * It is your responsibility to comply with third party license terms applicable + * to your use of third party software (including open source software) that + * may accompany Microchip software. + * + * THIS SOFTWARE IS SUPPLIED BY MICROCHIP "AS IS". NO WARRANTIES, + * WHETHER EXPRESS, IMPLIED OR STATUTORY, APPLY TO THIS SOFTWARE, + * INCLUDING ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, + * AND FITNESS FOR A PARTICULAR PURPOSE. IN NO EVENT WILL MICROCHIP BE + * LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL OR CONSEQUENTIAL + * LOSS, DAMAGE, COST OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE + * SOFTWARE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE + * POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT + * ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY + * RELATED TO THIS SOFTWARE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, + * THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THIS SOFTWARE. + * + * \asf_license_stop + * + */ +/* + * Support and FAQ: visit Microchip Support + */ + +/** + * \page asfdoc_sam0_tcc_callback_use_case Quick Start Guide for TCC - Callback + * + * The supported board list: + * - SAM D21/R21/L21/L22/DA1/C21/HA1G16A Xplained Pro + * + * In this use case, the TCC will be used to generate a PWM signal, with a + * varying duty cycle. Here the pulse width is increased each time the timer + * count matches the set compare value. + * When the PWM signal connects to LED, LED will light. To see the waveform, + * you may need an oscilloscope. + * SAMHA1G16A Xpro LED is PA00 which isn't connected out, use PA04 instead, + * so we can't see LED blink but only see the waveform from oscilloscope. + * + * The PWM output is set up as follows: + * + * + * + * + * + * + * + * + * + *
    Board Pin Connect to
    SAM D21 Xpro PB30 LED0
    SAM R21 Xpro PA19 LED0
    SAM L21 Xpro PB10 LED0
    SAM L22 Xpro PC27 LED0
    SAM DA1 Xpro PB30 LED0
    SAM C21 Xpro PA15 LED0
    SAM HA1G16A Xpro PA04 NULL
    + * + * The TCC module will be set up as follows: + * - GCLK generator 0 (GCLK main) clock source + * - Use double buffering write when set top, compare, or pattern through API + * - No dithering on the counter or compare + * - No prescaler + * - Single Slope PWM wave generation + * - GCLK reload action + * - Don't run in standby + * - No faults or waveform extensions + * - No inversion of waveform output + * - No capture enabled + * - Count upward + * - Don't perform one-shot operations + * - No event input enabled + * - No event action + * - No event generation enabled + * - Counter starts on 0 + * + * \section asfdoc_sam0_tcc_callback_use_case_setup Quick Start + * + * \subsection asfdoc_sam0_tcc_callback_use_case_prereq Prerequisites + * There are no prerequisites for this use case. + * + * \subsection asfdoc_sam0_tcc_callback_use_case_setup_code Code + * + * Add to the main application source file, before any functions: + * \snippet conf_quick_start.h definition_pwm + * + * Add to the main application source file, outside of any functions: + * \snippet qs_tcc_callback.c module_inst + * + * Copy-paste the following callback function code to your user application: + * \snippet qs_tcc_callback.c callback_funcs + * + * Copy-paste the following setup code to your user application: + * \snippet qs_tcc_callback.c setup + * + * Add to user application initialization (typically the start of \c main()): + * \snippet qs_tcc_callback.c setup_init + * + * \subsection asfdoc_sam0_tcc_callback_use_case_setup_flow Workflow + * -# Create a module software instance structure for the TCC module to store + * the TCC driver state while it is in use. + * \snippet qs_tcc_callback.c module_inst + * \note This should never go out of scope as long as the module is in use. + * In most cases, this should be global. + * + * -# Configure the TCC module. + * -# Create a TCC module configuration struct, which can be filled out to + * adjust the configuration of a physical TCC peripheral. + * \snippet qs_tcc_callback.c setup_config + * -# Initialize the TCC configuration struct with the module's default values. + * \snippet qs_tcc_callback.c setup_config_defaults + * \note This should always be performed before using the configuration + * struct to ensure that all values are initialized to known default + * settings. + * + * -# Alter the TCC settings to configure the counter width, wave generation + * mode, and the compare channel 0 value. + * \snippet qs_tcc_callback.c setup_change_config + * -# Alter the TCC settings to configure the PWM output on a physical device + * pin. + * \snippet qs_tcc_callback.c setup_change_config_pwm + * -# Configure the TCC module with the desired settings. + * \snippet qs_tcc_callback.c setup_set_config + * -# Enable the TCC module to start the timer and begin PWM signal generation. + * \snippet qs_tcc_callback.c setup_enable + * -# Configure the TCC callbacks. + * -# Register the Compare Channel 0 Match callback functions with the driver. + * \snippet qs_tcc_callback.c setup_register_callback + * -# Enable the Compare Channel 0 Match callback so that it will be called by + * the driver when appropriate. + * \snippet qs_tcc_callback.c setup_enable_callback + * + * + * \section asfdoc_sam0_tcc_callback_use_case_main Use Case + * + * \subsection asfdoc_sam0_tcc_callback_use_case_main_code Code + * Copy-paste the following code to your user application: + * \snippet qs_tcc_callback.c main + * + * \subsection asfdoc_sam0_tcc_callback_use_case_main_flow Workflow + * -# Enter an infinite loop while the PWM wave is generated via the TCC module. + * \snippet qs_tcc_callback.c main_loop + */ + + +#include +#include \ No newline at end of file diff --git a/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/drivers/tcc/quick_start_dma/qs_tcc_dma.h b/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/drivers/tcc/quick_start_dma/qs_tcc_dma.h new file mode 100644 index 0000000..d7fc301 --- /dev/null +++ b/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/drivers/tcc/quick_start_dma/qs_tcc_dma.h @@ -0,0 +1,275 @@ +/** + * \file + * + * \brief SAM TCC Driver Quick Start with DMA + * + * Copyright (c) 2014-2018 Microchip Technology Inc. and its subsidiaries. + * + * \asf_license_start + * + * \page License + * + * Subject to your compliance with these terms, you may use Microchip + * software and any derivatives exclusively with Microchip products. + * It is your responsibility to comply with third party license terms applicable + * to your use of third party software (including open source software) that + * may accompany Microchip software. + * + * THIS SOFTWARE IS SUPPLIED BY MICROCHIP "AS IS". NO WARRANTIES, + * WHETHER EXPRESS, IMPLIED OR STATUTORY, APPLY TO THIS SOFTWARE, + * INCLUDING ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, + * AND FITNESS FOR A PARTICULAR PURPOSE. IN NO EVENT WILL MICROCHIP BE + * LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL OR CONSEQUENTIAL + * LOSS, DAMAGE, COST OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE + * SOFTWARE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE + * POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT + * ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY + * RELATED TO THIS SOFTWARE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, + * THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THIS SOFTWARE. + * + * \asf_license_stop + * + */ +/* + * Support and FAQ: visit Microchip Support + */ + +/** + * \page asfdoc_sam0_tcc_dma_use_case Quick Start Guide for Using DMA with TCC + * + * The supported board list: + * - SAM D21/R21/L21/L22/DA1/C21/HA1G16A Xplained Pro + * + * In this use case, the TCC will be used to generate a PWM signal. Here + * the pulse width varies through the following values with the help of DMA + * transfer: one quarter of the period, half of the period, and three quarters + * of the period. + * The PWM output can be used to drive a LED. The waveform can also be + * viewed using an oscilloscope. + * The output signal is also fed back to another TCC channel by event system, + * the event stamps are captured and transferred to a buffer by DMA. + * SAMHA1G16A Xpro LED is PA00 which isn't connected out, use PA04 instead, + * so we can't see LED blink but only see the waveform from oscilloscope. + * + * The PWM output is set up as follows: + * + * + * + * + * + * + * + * + * + *
    Board Pin Connect to
    SAM D21 Xpro PB30 LED0
    SAM R21 Xpro PA19 LED0
    SAM L21 Xpro PB10 LED0
    SAM L22 Xpro PC27 LED0
    SAM DA1 Xpro PB30 LED0
    SAM C21 Xpro PA15 LED0
    SAM HA1G16A Xpro PA04 NULL
    + * + * The TCC module will be setup as follows: + * - GCLK generator 0 (GCLK main) clock source + * - Use double buffering write when set top, compare, or pattern through API + * - No dithering on the counter or compare + * - Prescaler is set to 1024 + * - Single Slope PWM wave generation + * - GCLK reload action + * - Don't run in standby + * - No fault or waveform extensions + * - No inversion of waveform output + * - No capture enabled + * - Count upward + * - Don't perform one-shot operations + * - Counter starts on 0 + * - Counter top set to 0x1000 + * - Channel 0 (on SAM D21 Xpro) or 3 (on SAM R21 Xpro) is set to + * compare and match value 0x1000*3/4 and generate event + * - Channel 1 is set to capture on input event + * + * The event resource of EVSYS module will be setup as follows: + * - TCC match capture channel 0 (on SAM D21 Xpro) or 3 (on SAM R21 Xpro) is + * selected as event generator + * - Event generation is synchronous, with rising edge detected + * - TCC match capture channel 1 is the event user + * + * The DMA resource of DMAC module will be setup as follows: + * - Two DMA resources are used + * - Both DMA resources use peripheral trigger + * - Both DMA resources perform beat transfer on trigger + * - Both DMA resources use beat size of 16 bits + * - Both DMA resources are configured to transfer three beats and + * then repeat again in same buffer + * - On DMA resource which controls the compare value + * - TCC0 overflow triggers DMA transfer + * - The source address increment is enabled + * - The destination address is fixed to TCC channel 0 Compare/Capture + *register + * - On DMA resource which reads the captured value + * - TCC0 capture on channel 1 triggers DMA transfer + * - The source address is fixed to TCC channel 1 Compare/Capture register + * - The destination address increment is enabled + * - The captured value is transferred to an array in SRAM + * + * \section asfdoc_sam0_tcc_dma_use_case_setup Quick Start + * + * \subsection asfdoc_sam0_tcc_dma_use_case_prereq Prerequisites + * There are no prerequisites for this use case. + * + * \subsection asfdoc_sam0_tcc_dma_use_case_setup_code Code + * + * Add to the main application source file, before any functions, according to + * the kit used: + * - SAM D21 Xplained Pro + * \snippet samd21_xplained_pro/conf_quick_start_dma.h definition_pwm + * \snippet samd21_xplained_pro/conf_quick_start_dma.h definition_feedback + * \snippet samd21_xplained_pro/conf_quick_start_dma.h definition_dma_compare_trigger + * \snippet samd21_xplained_pro/conf_quick_start_dma.h definition_dma_capture_trigger + * - SAM R21 Xplained Pro + * \snippet samr21_xplained_pro/conf_quick_start_dma.h definition_pwm + * \snippet samr21_xplained_pro/conf_quick_start_dma.h definition_feedback + * \snippet samr21_xplained_pro/conf_quick_start_dma.h definition_dma_compare_trigger + * \snippet samr21_xplained_pro/conf_quick_start_dma.h definition_dma_capture_trigger + * - SAM L21 Xplained Pro + * \snippet saml21_xplained_pro/conf_quick_start_dma.h definition_pwm + * \snippet saml21_xplained_pro/conf_quick_start_dma.h definition_feedback + * \snippet saml21_xplained_pro/conf_quick_start_dma.h definition_dma_compare_trigger + * - SAM L22 Xplained Pro + * \snippet saml22_xplained_pro/conf_quick_start_dma.h definition_pwm + * \snippet saml22_xplained_pro/conf_quick_start_dma.h definition_feedback + * \snippet saml22_xplained_pro/conf_quick_start_dma.h definition_dma_compare_trigger + * - SAM DA1 Xplained Pro + * \snippet samda1_xplained_pro/conf_quick_start_dma.h definition_pwm + * \snippet samda1_xplained_pro/conf_quick_start_dma.h definition_feedback + * \snippet samda1_xplained_pro/conf_quick_start_dma.h definition_dma_compare_trigger + * \snippet samda1_xplained_pro/conf_quick_start_dma.h definition_dma_capture_trigger + * - SAM C21 Xplained Pro + * \snippet samc21_xplained_pro/conf_quick_start_dma.h definition_pwm + * \snippet samc21_xplained_pro/conf_quick_start_dma.h definition_feedback + * \snippet samc21_xplained_pro/conf_quick_start_dma.h definition_dma_compare_trigger + * + * Add to the main application source file, outside of any functions: + * \snippet qs_tcc_dma.c module_inst + * \snippet qs_tcc_dma.c capture_variables + * \snippet qs_tcc_dma.c compare_variables + * + * Copy-paste the following setup code to your user application: + * \snippet qs_tcc_dma.c config_event_for_capture + * \snippet qs_tcc_dma.c config_dma_for_capture + * \snippet qs_tcc_dma.c config_dma_for_wave + * \snippet qs_tcc_dma.c setup + * + * Add to user application initialization (typically the start of \c main()): + * \snippet qs_tcc_dma.c setup_init + * + * \subsection asfdoc_sam0_tcc_dma_use_case_setup_flow Workflow + * \subsubsection asfdoc_sam0_tcc_dma_use_case_setup_flow_tcc Configure the TCC + * -# Create a module software instance structure for the TCC module to store + * the TCC driver state while it is in use. + * \snippet qs_tcc_dma.c module_inst + * \note This should never go out of scope as long as the module is in use. + * In most cases, this should be global. + * -# Create a TCC module configuration struct, which can be filled out to + * adjust the configuration of a physical TCC peripheral. + * \snippet qs_tcc_dma.c setup_config + * -# Initialize the TCC configuration struct with the module's default values. + * \snippet qs_tcc_dma.c setup_config_defaults + * \note This should always be performed before using the configuration + * struct to ensure that all values are initialized to known default + * settings. + * -# Alter the TCC settings to configure the counter width, wave generation + * mode, and the compare channel 0 value. + * \snippet qs_tcc_dma.c setup_change_config + * -# Alter the TCC settings to configure the PWM output on a physical device + * pin. + * \snippet qs_tcc_dma.c setup_change_config_pwm + * -# Configure the TCC module with the desired settings. + * \snippet qs_tcc_dma.c setup_set_config + * -# Configure and enable the desired events for the TCC module. + * \snippet qs_tcc_dma.c setup_events + * \subsubsection asfdoc_sam0_tcc_dma_use_case_setup_flow_event Configure the Event System + * Configure the EVSYS module to wire channel 0 event to channel 1. + * -# Create an event resource instance. + * \snippet qs_tcc_dma.c capture_event_resource + * \note This should never go out of scope as long as the resource is in + * use. In most cases, this should be global. + * + * -# Create an event resource configuration struct. + * \snippet qs_tcc_dma.c event_setup_1 + * -# Initialize the event resource configuration struct with default values. + * \snippet qs_tcc_dma.c event_setup_2 + * \note This should always be performed before using the configuration + * struct to ensure that all values are initialized to known default + * settings. + * -# Adjust the event resource configuration to desired values. + * \snippet qs_tcc_dma.c event_setup_3 + * -# Allocate and configure the resource using the configuration structure. + * \snippet qs_tcc_dma.c event_setup_4 + * -# Attach a user to the resource. + * \snippet qs_tcc_dma.c event_setup_5 + * \subsubsection asfdoc_sam0_tcc_dma_use_case_setup_flow_dma_capture Configure the DMA for Capture TCC Channel 1 + * Configure the DMAC module to obtain captured value from TCC channel 1. + * -# Create a DMA resource instance. + * \snippet qs_tcc_dma.c capture_dma_resource + * \note This should never go out of scope as long as the resource is in + * use. In most cases, this should be global. + * -# Create a DMA resource configuration struct. + * \snippet qs_tcc_dma.c dma_setup_1 + * -# Initialize the DMA resource configuration struct with default values. + * \snippet qs_tcc_dma.c dma_setup_2 + * \note This should always be performed before using the configuration + * struct to ensure that all values are initialized to known default + * settings. + * -# Adjust the DMA resource configurations. + * \snippet qs_tcc_dma.c dma_setup_3 + * -# Allocate a DMA resource with the configurations. + * \snippet qs_tcc_dma.c dma_setup_4 + * -# Prepare DMA transfer descriptor. + * -# Create a DMA transfer descriptor. + * \snippet qs_tcc_dma.c capture_dma_descriptor + * \note When multiple descriptors are linked, the linked item should + * never go out of scope before it is loaded (to DMA Write-Back + * memory section). In most cases, if more than one descriptors are + * used, they should be global except the very first one. + * -# Create a DMA transfer descriptor struct. + * -# Create a DMA transfer descriptor configuration structure, which can be + * filled out to adjust the configuration of a single DMA transfer. + * \snippet qs_tcc_dma.c dma_setup_5 + * -# Initialize the DMA transfer descriptor configuration struct with + * default values. + * \snippet qs_tcc_dma.c dma_setup_6 + * \note This should always be performed before using the configuration + * struct to ensure that all values are initialized to known default + * settings. + * -# Adjust the DMA transfer descriptor configurations. + * \snippet qs_tcc_dma.c dma_setup_7 + * -# Create the DMA transfer descriptor with the given configuration. + * \snippet qs_tcc_dma.c dma_setup_8 + * -# Start DMA transfer job with prepared descriptor. + * -# Add the DMA transfer descriptor to the allocated DMA resource. + * \snippet qs_tcc_dma.c dma_setup_10 + * \note When adding multiple descriptors, the last one added is linked + * at the end of the descriptor queue. If ringed list is needed, + * just add the first descriptor again to build the circle. + * -# Start the DMA transfer job with the allocated DMA resource and + * transfer descriptor. + * \snippet qs_tcc_dma.c dma_setup_11 + * \subsubsection asfdoc_sam0_tcc_dma_use_case_setup_flow_dma_compare Configure the DMA for Compare TCC Channel 0 + * Configure the DMAC module to update TCC channel 0 compare value. + * The flow is similar to last DMA configure step for capture. + * -# Allocate and configure the DMA resource. + * \snippet qs_tcc_dma.c compare_dma_resource + * \snippet qs_tcc_dma.c config_dma_resource_for_wave + * -# Prepare DMA transfer descriptor. + * \snippet qs_tcc_dma.c compare_dma_descriptor + * \snippet qs_tcc_dma.c config_dma_descriptor_for_wave + * -# Start DMA transfer job with prepared descriptor. + * \snippet qs_tcc_dma.c config_dma_job_for_wave + * -# Enable the TCC module to start the timer and begin PWM signal generation. + * \snippet qs_tcc_dma.c setup_enable + * + * \section asfdoc_sam0_tcc_dma_use_case_main Use Case + * + * \subsection asfdoc_sam0_tcc_dma_use_case_main_code Code + * Copy-paste the following code to your user application: + * \snippet qs_tcc_dma.c main + * + * \subsection asfdoc_sam0_tcc_dma_use_case_main_flow Workflow + * -# Enter an infinite loop while the PWM wave is generated via the TCC module. + * \snippet qs_tcc_dma.c main_loop + */ diff --git a/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/drivers/tcc/quick_start_faultn/qs_tcc_faultn.h b/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/drivers/tcc/quick_start_faultn/qs_tcc_faultn.h new file mode 100644 index 0000000..e8d8686 --- /dev/null +++ b/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/drivers/tcc/quick_start_faultn/qs_tcc_faultn.h @@ -0,0 +1,277 @@ +/** + * \file + * + * \brief SAM TCC - Timer Counter for Control Applications Callback Driver Quick Start (with Recoverable Fault) + * + * Copyright (c) 2014-2018 Microchip Technology Inc. and its subsidiaries. + * + * \asf_license_start + * + * \page License + * + * Subject to your compliance with these terms, you may use Microchip + * software and any derivatives exclusively with Microchip products. + * It is your responsibility to comply with third party license terms applicable + * to your use of third party software (including open source software) that + * may accompany Microchip software. + * + * THIS SOFTWARE IS SUPPLIED BY MICROCHIP "AS IS". NO WARRANTIES, + * WHETHER EXPRESS, IMPLIED OR STATUTORY, APPLY TO THIS SOFTWARE, + * INCLUDING ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, + * AND FITNESS FOR A PARTICULAR PURPOSE. IN NO EVENT WILL MICROCHIP BE + * LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL OR CONSEQUENTIAL + * LOSS, DAMAGE, COST OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE + * SOFTWARE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE + * POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT + * ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY + * RELATED TO THIS SOFTWARE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, + * THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THIS SOFTWARE. + * + * \asf_license_stop + * + */ +/* + * Support and FAQ: visit Microchip Support + */ + +/** + * \page asfdoc_sam0_tcc_faultn_use_case Quick Start Guide for TCC - Recoverable Fault + * + * The supported board list: + * - SAM D21/R21/L21/L22/DA1/C21/HA1G16A Xplained Pro + * + * In this use case, the TCC will be used to generate a PWM signal, with a + * varying duty cycle. Here the pulse width is increased each time the timer + * count matches the set compare value. There is a recoverable fault input + * which controls PWM output. When this fault is active (low) the PWM output + * will be frozen (could be off or on, no light changing). + * When fault is released (input high) the PWM output will go on. + * + * When the PWM signal connects to LED, LED will light. If fault input is from + * a button, the LED will be frozen and not changing it's light + * when the button is down and will go on when the button is up. + * To see the PWM waveform, you may need an oscilloscope. + * SAMHA1G16A Xpro LED is PA00 which isn't connected out, use PA04 instead, + * so we can't see LED blink but only see the waveform from oscilloscope. + * + * The PWM output and fault input is set up as follows: + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + *
    Board Pin Connect to
    SAM D21 Xpro PB30 LED0
    SAM D21 Xpro PA15 SW0
    SAM R21 Xpro PA06 EXT1 Pin 3
    SAM R21 Xpro PA28 SW0
    SAM L21 Xpro PB10 LED0
    SAM L21 Xpro PA16 SW0
    SAM L22 Xpro PB18 EXT3 Pin 9
    SAM L22 Xpro PC01 SW0
    SAM DA1 Xpro PB30 LED0
    SAM DA1 Xpro PA15 SW0
    SAM C21 Xpro PA15 LED0
    SAM C21 Xpro PA28 SW0
    SAM HA1G16A Xpro PA04 NULL
    SAM HA1G16A Xpro PB03 SW0
    + * + * The TCC module will be set up as follows: + * - GCLK generator 0 (GCLK main) clock source + * - Use double buffering write when set top, compare, or pattern through API + * - No dithering on the counter or compare + * - No prescaler + * - Single Slope PWM wave generation + * - GCLK reload action + * - Don't run in standby + * - No waveform extentions + * - No inversion of waveform output + * - No capture enabled + * - Count upward + * - Don't perform one-shot operations + * - No event input except channel 0 event enabled + * - No event action + * - No event generation enabled + * - Counter starts on 0 + * - Recoverable Fault A is generated from channel 0 event input, fault halt + * acts as software halt, other actions or options are all disabled + * + * \section asfdoc_sam0_tcc_faultn_use_case_setup Quick Start + * + * \subsection asfdoc_sam0_tcc_faultn_use_case_prereq Prerequisites + * There are no prerequisites for this use case. + * + * \subsection asfdoc_sam0_tcc_faultn_use_case_setup_code Code + * + * Add to the main application source file, before any functions, according to + * the kit used: + * - SAM D21 Xplained Pro + * \snippet samd21_xplained_pro/conf_quick_start_faultn.h definition_pwm + * \snippet samd21_xplained_pro/conf_quick_start_faultn.h definition_fault + * - SAM R21 Xplained Pro + * \snippet samr21_xplained_pro/conf_quick_start_faultn.h definition_pwm + * \snippet samr21_xplained_pro/conf_quick_start_faultn.h definition_fault + * - SAM L21 Xplained Pro + * \snippet saml21_xplained_pro/conf_quick_start_faultn.h definition_pwm + * \snippet saml21_xplained_pro/conf_quick_start_faultn.h definition_fault + * - SAM L22 Xplained Pro + * \snippet saml22_xplained_pro/conf_quick_start_faultn.h definition_pwm + * \snippet saml22_xplained_pro/conf_quick_start_faultn.h definition_fault + * - SAM DA1 Xplained Pro + * \snippet samda1_xplained_pro/conf_quick_start_faultn.h definition_pwm + * \snippet samda1_xplained_pro/conf_quick_start_faultn.h definition_fault + * - SAM C21 Xplained Pro + * \snippet samc21_xplained_pro/conf_quick_start_faultx.h definition_pwm + * \snippet samc21_xplained_pro/conf_quick_start_faultx.h definition_fault + * - SAM HA1G16A Xplained Pro: + * \snippet samha1g16a_xplained_pro/conf_quick_start_faultx.h definition_pwm + * \snippet samha1g16a_xplained_pro/conf_quick_start_faultx.h definition_fault + * + * Add to the main application source file, before any functions: + * \snippet qs_tcc_faultn.c additional_include + * + * Add to the main application source file, outside of any functions: + * \snippet qs_tcc_faultn.c module_inst + * \snippet qs_tcc_faultn.c events_resource + * + * Copy-paste the following callback function code to your user application: + * \snippet qs_tcc_faultn.c callback_funcs + * \snippet qs_tcc_faultn.c callback_eic + * + * Copy-paste the following setup code to your user application: + * \snippet qs_tcc_faultn.c setup + * \snippet qs_tcc_faultn.c config_eic + * \snippet qs_tcc_faultn.c config_event + * + * Add to user application initialization (typically the start of \c main()): + * \snippet qs_tcc_faultn.c setup_init + * + * \subsection asfdoc_sam0_tcc_faultn_use_case_setup_flow Workflow + * \subsubsection asfdoc_sam0_tcc_faultn_use_case_setup_flow_tcc Configure TCC + * -# Create a module software instance struct for the TCC module to store + * the TCC driver state while it is in use. + * \snippet qs_tcc_faultn.c module_inst + * \note This should never go out of scope as long as the module is in use. + * In most cases, this should be global. + * + * -# Create a TCC module configuration struct, which can be filled out to + * adjust the configuration of a physical TCC peripheral. + * \snippet qs_tcc_faultn.c setup_config + * -# Initialize the TCC configuration struct with the module's default values. + * \snippet qs_tcc_faultn.c setup_config_defaults + * \note This should always be performed before using the configuration + * struct to ensure that all values are initialized to known default + * settings. + * + * -# Alter the TCC settings to configure the counter width, wave generation + * mode, and the compare channel 0 value and fault options. Here the + * Recoverable Fault input is enabled and halt action is set to + * software mode (must use software to clear halt state). + * \snippet qs_tcc_faultn.c setup_change_config + * \snippet qs_tcc_faultn.c setup_change_config_faults + * -# Alter the TCC settings to configure the PWM output on a physical device + * pin. + * \snippet qs_tcc_faultn.c setup_change_config_pwm + * -# Configure the TCC module with the desired settings. + * \snippet qs_tcc_faultn.c setup_set_config + * + * -# Create a TCC events configuration struct, which can be filled out to + * enable/disable events and configure event settings. Reset all fields + * to zero. + * \snippet qs_tcc_faultn.c setup_events + * -# Alter the TCC events settings to enable/disable desired events, to + * change event generating options and modify event actions. Here channel + * event 0 input is enabled as source of recoverable fault. + * \snippet qs_tcc_faultn.c setup_change_events_faults + * -# Enable and apply events settings. + * \snippet qs_tcc_faultn.c setup_events_enable + * + * -# Enable the TCC module to start the timer and begin PWM signal generation. + * \snippet qs_tcc_faultn.c setup_enable + * + * -# Register the Compare Channel 0 Match callback functions with the driver. + * \snippet qs_tcc_faultn.c setup_register_callback + * -# Enable the Compare Channel 0 Match callback so that it will be called by + * the driver when appropriate. + * \snippet qs_tcc_faultn.c setup_enable_callback + * + * \subsubsection asfdoc_sam0_tcc_faultn_use_case_setup_flow_eic Configure EXTINT for fault input + * -# Create an EXTINT module channel configuration struct, which can be filled + * out to adjust the configuration of a single external interrupt channel. + * \snippet qs_tcc_faultn.c eic_setup_1 + * -# Initialize the channel configuration struct with the module's default + * values. + * \snippet qs_tcc_faultn.c eic_setup_2 + * \note This should always be performed before using the configuration + * struct to ensure that all values are initialized to known default + * settings. + * + * -# Adjust the configuration struct to configure the pin MUX (to route the + * desired physical pin to the logical channel) to the board button, and to + * configure the channel to detect both rising and falling edges. + * \snippet qs_tcc_faultn.c eic_setup_3 + * -# Configure external interrupt channel with the desired channel settings. + * \snippet qs_tcc_faultn.c eic_setup_4 + * + * -# Create a TXTINT events configuration struct, which can be filled out to + * enable/disable events. Reset all fields to zero. + * \snippet qs_tcc_faultn.c eic_event_setup_1 + * -# Adjust the configuration struct, set the channels to be enabled to + * \c true. Here the channel to the board button is used. + * \snippet qs_tcc_faultn.c eic_event_setup_2 + * -# Enable the events. + * \snippet qs_tcc_faultn.c eic_event_setup_3 + * + * -# Define the EXTINT callback that will be fired when a detection event + * occurs. For this example, when fault line is released, the TCC fault + * state is cleared to go on PWM generating. + * \snippet qs_tcc_faultn.c callback_eic + * -# Register a callback function \c eic_callback_to_clear_halt() to handle + * detections from the External Interrupt Controller (EIC). + * \snippet qs_tcc_faultn.c eic_callback_setup_1 + * -# Enable the registered callback function for the configured External + * Interrupt channel, so that it will be called by the module when the + * channel detects an edge. + * \snippet qs_tcc_faultn.c eic_callback_setup_2 + * + * \subsubsection asfdoc_sam0_tcc_faultn_use_case_setup_flow_evt Configure EVENTS for fault input + * -# Create an event resource instance struct for the EVENTS module to store. + * \snippet qs_tcc_faultn.c events_resource + * \note This should never go out of scope as long as the resource is in use. + * In most cases, this should be global. + * -# Create an event channel configuration struct, which can be filled out to + * adjust the configuration of a single event channel. + * \snippet qs_tcc_faultn.c event_setup_1 + * -# Initialize the event channel configuration struct with the module's + * default values. + * \snippet qs_tcc_faultn.c event_setup_2 + * \note This should always be performed before using the configuration + * struct to ensure that all values are initialized to known default + * settings. + * + * -# Adjust the configuration struct to request that the channel will be attached + * to the specified event generator, and that the asynchronous event path will + * be used. Here the EIC channel connected to board button is the event + * generator. + * \snippet qs_tcc_faultn.c event_setup_3 + * -# Allocate and configure the channel using the configuration structure. + * \snippet qs_tcc_faultn.c event_setup_4 + * \note The existing configuration struct may be re-used, as long as any + * values that have been altered from the default settings are taken + * into account by the user application. + * + * -# Attach a user to the channel. Here the user is TCC channel 0 event, + * which has been configured as input of Recoverable Fault. + * \snippet qs_tcc_faultn.c event_setup_5 + * + * \section asfdoc_sam0_tcc_faultn_use_case_main Use Case + * + * \subsection asfdoc_sam0_tcc_faultn_use_case_main_code Code + * Copy-paste the following code to your user application: + * \snippet qs_tcc_callback.c main + * + * \subsection asfdoc_sam0_tcc_faultn_use_case_main_flow Workflow + * -# Enter an infinite loop while the PWM wave is generated via the TCC module. + * \snippet qs_tcc_callback.c main_loop + */ + + +#include +#include \ No newline at end of file diff --git a/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/drivers/tcc/quick_start_faultx/qs_tcc_faultx.h b/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/drivers/tcc/quick_start_faultx/qs_tcc_faultx.h new file mode 100644 index 0000000..36b5543 --- /dev/null +++ b/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/drivers/tcc/quick_start_faultx/qs_tcc_faultx.h @@ -0,0 +1,273 @@ +/** + * \file + * + * \brief SAM TCC - Timer Counter for Control Applications Callback Driver Quick Start (with Non-Recoverable Fault) + * + * Copyright (c) 2014-2018 Microchip Technology Inc. and its subsidiaries. + * + * \asf_license_start + * + * \page License + * + * Subject to your compliance with these terms, you may use Microchip + * software and any derivatives exclusively with Microchip products. + * It is your responsibility to comply with third party license terms applicable + * to your use of third party software (including open source software) that + * may accompany Microchip software. + * + * THIS SOFTWARE IS SUPPLIED BY MICROCHIP "AS IS". NO WARRANTIES, + * WHETHER EXPRESS, IMPLIED OR STATUTORY, APPLY TO THIS SOFTWARE, + * INCLUDING ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, + * AND FITNESS FOR A PARTICULAR PURPOSE. IN NO EVENT WILL MICROCHIP BE + * LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL OR CONSEQUENTIAL + * LOSS, DAMAGE, COST OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE + * SOFTWARE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE + * POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT + * ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY + * RELATED TO THIS SOFTWARE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, + * THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THIS SOFTWARE. + * + * \asf_license_stop + * + */ +/* + * Support and FAQ: visit Microchip Support + */ + +/** + * \page asfdoc_sam0_tcc_faultx_use_case Quick Start Guide for TCC - Non-Recoverable Fault + * + * The supported kit list: + * - SAM D21/R21/L21/L22/DA1/C21/HA1G16A Xplained Pro + * + * In this use case, the TCC will be used to generate a PWM signal, with a + * varying duty cycle. Here the pulse width is increased each time the timer + * count matches the set compare value. There is a non-recoverable fault input + * which controls PWM output. When this fault is active (low) the PWM output + * will be forced to be high. When fault is released (input high) the PWM + * output will go on. + * + * When the PWM signal connects to LED, LED will light. If fault input is from + * a button, the LED will be off when the button is down and on when the button + * is up. To see the PWM waveform, you may need an oscilloscope. + * + * SAMHA1G16A Xpro LED is PA00 which isn't connected out, use PA04 instead, + * so we can't see LED blink but only see the waveform from oscilloscope. + + * The PWM output and fault input is set up as follows: + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + *
    Board Pin Connect to
    SAM D21 Xpro PB30 LED0
    SAM D21 Xpro PA15 SW0
    SAM R21 Xpro PA19 LED0
    SAM R21 Xpro PA28 SW0
    SAM L21 Xpro PB10 LED0
    SAM L21 Xpro PA16 SW0
    SAM L22 Xpro PC27 LED0
    SAM L22 Xpro PC01 SW0
    SAM DA1 Xpro PB30 LED0
    SAM DA1 Xpro PA15 SW0
    SAM C21 Xpro PA15 LED0
    SAM C21 Xpro PA28 SW0
    SAM HA1G16A Xpro PA04 NULL
    SAM HA1G16A Xpro PB03 SW0
    + * + * The TCC module will be set up as follows: + * - GCLK generator 0 (GCLK main) clock source + * - Use double buffering write when set top, compare, or pattern through API + * - No dithering on the counter or compare + * - No prescaler + * - Single Slope PWM wave generation + * - GCLK reload action + * - Don't run in standby + * - No waveform extentions + * - No inversion of waveform output + * - No capture enabled + * - Count upward + * - Don't perform one-shot operations + * - No event input except TCC event0 enabled + * - No event action except TCC event0 acts as Non-Recoverable Fault + * - No event generation enabled + * - Counter starts on 0 + * + * \section asfdoc_sam0_tcc_faultx_use_case_setup Quick Start + * + * \subsection asfdoc_sam0_tcc_faultx_use_case_prereq Prerequisites + * There are no prerequisites for this use case. + * + * \subsection asfdoc_sam0_tcc_faultx_use_case_setup_code Code + * + * Add to the main application source file, before any functions: + * - SAM D21 Xplained Pro + * \snippet samd21_xplained_pro/conf_quick_start_faultx.h definition_pwm + * \snippet samd21_xplained_pro/conf_quick_start_faultx.h definition_fault + * - SAM R21 Xplained Pro + * \snippet samr21_xplained_pro/conf_quick_start_faultx.h definition_pwm + * \snippet samr21_xplained_pro/conf_quick_start_faultx.h definition_fault + * - SAM L21 Xplained Pro + * \snippet saml21_xplained_pro/conf_quick_start_faultx.h definition_pwm + * \snippet saml21_xplained_pro/conf_quick_start_faultx.h definition_fault + * - SAM L22 Xplained Pro + * \snippet saml22_xplained_pro/conf_quick_start_faultx.h definition_pwm + * \snippet saml22_xplained_pro/conf_quick_start_faultx.h definition_fault + * - SAM DA1 Xplained Pro + * \snippet samda1_xplained_pro/conf_quick_start_faultx.h definition_pwm + * \snippet samda1_xplained_pro/conf_quick_start_faultx.h definition_fault + * - SAM C21 Xplained Pro + * \snippet samc21_xplained_pro/conf_quick_start_faultx.h definition_pwm + * \snippet samc21_xplained_pro/conf_quick_start_faultx.h definition_fault + * - SAM HA1G16A Xplained Pro: + * \snippet samha1g16a_xplained_pro/conf_quick_start_faultx.h definition_pwm + * \snippet samha1g16a_xplained_pro/conf_quick_start_faultx.h definition_fault + * + * Add to the main application source file, before any functions: + * \snippet qs_tcc_faultx.c additional_include + * + * Add to the main application source file, outside of any functions: + * \snippet qs_tcc_faultx.c module_inst + * \snippet qs_tcc_faultx.c events_resource + * + * Copy-paste the following callback function code to your user application: + * \snippet qs_tcc_faultx.c callback_funcs + * \snippet qs_tcc_faultx.c callback_eic + * + * Copy-paste the following setup code to your user application: + * \snippet qs_tcc_faultx.c setup + * \snippet qs_tcc_faultx.c config_eic + * \snippet qs_tcc_faultx.c config_event + * + * Add to user application initialization (typically the start of \c main()): + * \snippet qs_tcc_faultx.c setup_init + * + * \subsection asfdoc_sam0_tcc_faultx_use_case_setup_flow Workflow + * \subsubsection asfdoc_sam0_tcc_faultx_use_case_setup_flow_tcc Configure TCC + * -# Create a module software instance struct for the TCC module to store + * the TCC driver state while it is in use. + * \snippet qs_tcc_faultx.c module_inst + * \note This should never go out of scope as long as the module is in use. + * In most cases, this should be global. + * + * -# Create a TCC module configuration struct, which can be filled out to + * adjust the configuration of a physical TCC peripheral. + * \snippet qs_tcc_faultx.c setup_config + * -# Initialize the TCC configuration struct with the module's default values. + * \snippet qs_tcc_faultx.c setup_config_defaults + * \note This should always be performed before using the configuration + * struct to ensure that all values are initialized to known default + * settings. + * + * -# Alter the TCC settings to configure the counter width, wave generation + * mode, and the compare channel 0 value and fault options. Here the + * Non-Recoverable Fault output is enabled and set to high level (1). + * \snippet qs_tcc_faultx.c setup_change_config + * \snippet qs_tcc_faultx.c setup_change_config_faults + * -# Alter the TCC settings to configure the PWM output on a physical device + * pin. + * \snippet qs_tcc_faultx.c setup_change_config_pwm + * -# Configure the TCC module with the desired settings. + * \snippet qs_tcc_faultx.c setup_set_config + * + * -# Create a TCC events configuration struct, which can be filled out to + * enable/disable events and configure event settings. Reset all fields + * to zero. + * \snippet qs_tcc_faultx.c setup_events + * -# Alter the TCC events settings to enable/disable desired events, to + * change event generating options and modify event actions. Here TCC + * event0 will act as Non-Recoverable Fault input. + * \snippet qs_tcc_faultx.c setup_change_events_faults + * -# Enable and apply events settings. + * \snippet qs_tcc_faultx.c setup_events_enable + * + * -# Enable the TCC module to start the timer and begin PWM signal generation. + * \snippet qs_tcc_faultx.c setup_enable + * + * -# Register the Compare Channel 0 Match callback functions with the driver. + * \snippet qs_tcc_faultx.c setup_register_callback + * -# Enable the Compare Channel 0 Match callback so that it will be called by + * the driver when appropriate. + * \snippet qs_tcc_faultx.c setup_enable_callback + * + * \subsubsection asfdoc_sam0_tcc_faultx_use_case_setup_flow_eic Configure EXTINT for fault input + * -# Create an EXTINT module channel configuration struct, which can be filled + * out to adjust the configuration of a single external interrupt channel. + * \snippet qs_tcc_faultx.c eic_setup_1 + * -# Initialize the channel configuration struct with the module's default + * values. + * \snippet qs_tcc_faultx.c eic_setup_2 + * \note This should always be performed before using the configuration + * struct to ensure that all values are initialized to known default + * settings. + * + * -# Adjust the configuration struct to configure the pin MUX (to route the + * desired physical pin to the logical channel) to the board button, and to + * configure the channel to detect both rising and falling edges. + * \snippet qs_tcc_faultx.c eic_setup_3 + * -# Configure external interrupt channel with the desired channel settings. + * \snippet qs_tcc_faultx.c eic_setup_4 + * + * -# Create a TXTINT events configuration struct, which can be filled out to + * enable/disable events. Reset all fields to zero. + * \snippet qs_tcc_faultx.c eic_event_setup_1 + * -# Adjust the configuration struct, set the channels to be enabled to + * \c true. Here the channel to the board button is used. + * \snippet qs_tcc_faultx.c eic_event_setup_2 + * -# Enable the events. + * \snippet qs_tcc_faultx.c eic_event_setup_3 + * + * -# Define the EXTINT callback that will be fired when a detection event + * occurs. For this example, when fault line is released, the TCC fault + * state is cleared to go on PWM generating. + * \snippet qs_tcc_faultx.c callback_eic + * -# Register a callback function \c eic_callback_to_clear_halt() to handle + * detections from the External Interrupt Controller (EIC). + * \snippet qs_tcc_faultx.c eic_callback_setup_1 + * -# Enable the registered callback function for the configured External + * Interrupt channel, so that it will be called by the module when the + * channel detects an edge. + * \snippet qs_tcc_faultx.c eic_callback_setup_2 + * + * \subsubsection asfdoc_sam0_tcc_faultx_use_case_setup_flow_evt Configure EVENTS for fault input + * -# Create an event resource instance struct for the EVENTS module to store. + * \snippet qs_tcc_faultx.c events_resource + * \note This should never go out of scope as long as the resource is in use. + * In most cases, this should be global. + * -# Create an event channel configuration struct, which can be filled out to + * adjust the configuration of a single event channel. + * \snippet qs_tcc_faultx.c event_setup_1 + * -# Initialize the event channel configuration struct with the module's + * default values. + * \snippet qs_tcc_faultx.c event_setup_2 + * \note This should always be performed before using the configuration + * struct to ensure that all values are initialized to known default + * settings. + * + * -# Adjust the configuration struct to request that the channel will be attached + * to the specified event generator, and that the asynchronous event path will + * be used. Here the EIC channel connected to board button is the event + * generator. + * \snippet qs_tcc_faultx.c event_setup_3 + * -# Allocate and configure the channel using the configuration structure. + * \snippet qs_tcc_faultx.c event_setup_4 + * \note The existing configuration struct may be re-used, as long as any + * values that have been altered from the default settings are taken + * into account by the user application. + * + * -# Attach a user to the channel. Here the user is TCC event0, which has been + * configured as input of Non-Recoverable Fault. + * \snippet qs_tcc_faultx.c event_setup_5 + * + * \section asfdoc_sam0_tcc_faultx_use_case_main Use Case + * + * \subsection asfdoc_sam0_tcc_faultx_use_case_main_code Code + * Copy-paste the following code to your user application: + * \snippet qs_tcc_callback.c main + * + * \subsection asfdoc_sam0_tcc_faultx_use_case_main_flow Workflow + * -# Enter an infinite loop while the PWM wave is generated via the TCC module. + * \snippet qs_tcc_callback.c main_loop + */ + + +#include +#include \ No newline at end of file diff --git a/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/drivers/tcc/quick_start_timer/qs_tcc_timer.h b/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/drivers/tcc/quick_start_timer/qs_tcc_timer.h new file mode 100644 index 0000000..af3f5a3 --- /dev/null +++ b/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/drivers/tcc/quick_start_timer/qs_tcc_timer.h @@ -0,0 +1,137 @@ +/** + * \file + * + * \brief SAM TCC - Timer Counter for Control Applications Driver Quick Start + * + * Copyright (c) 2014-2018 Microchip Technology Inc. and its subsidiaries. + * + * \asf_license_start + * + * \page License + * + * Subject to your compliance with these terms, you may use Microchip + * software and any derivatives exclusively with Microchip products. + * It is your responsibility to comply with third party license terms applicable + * to your use of third party software (including open source software) that + * may accompany Microchip software. + * + * THIS SOFTWARE IS SUPPLIED BY MICROCHIP "AS IS". NO WARRANTIES, + * WHETHER EXPRESS, IMPLIED OR STATUTORY, APPLY TO THIS SOFTWARE, + * INCLUDING ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, + * AND FITNESS FOR A PARTICULAR PURPOSE. IN NO EVENT WILL MICROCHIP BE + * LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL OR CONSEQUENTIAL + * LOSS, DAMAGE, COST OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE + * SOFTWARE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE + * POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT + * ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY + * RELATED TO THIS SOFTWARE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, + * THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THIS SOFTWARE. + * + * \asf_license_stop + * + */ +/* + * Support and FAQ: visit Microchip Support + */ + +/** + * \page asfdoc_sam0_tcc_timer_use_case Quick Start Guide for TCC - Timer + * + * The supported board list: + * - SAM D21/R21/L21/L22/DA1/C21/HA1G16A Xplained Pro + * - SAM D11 Xplained Pro + * + * In this use case, the TCC will be used as a timer, to generate overflow and + * compare match callbacks. In the callbacks the on-board LED is toggled. + * + * The TCC module will be set up as follows: + * - GCLK generator 1 (GCLK 32K) clock source + * - Use double buffering write when set top, compare, or pattern through API + * - No dithering on the counter or compare + * - Prescaler is divided by 64 + * - GCLK reload action + * - Count upward + * - Don't run in standby + * - No waveform outputs + * - No capture enabled + * - Don't perform one-shot operations + * - No event input enabled + * - No event action + * - No event generation enabled + * - Counter starts on 0 + * - Counter top set to 2000 (about 4s) and generate overflow callback + * - Channel 0 is set to compare and match value 900 and generate callback + * - Channel 1 is set to compare and match value 930 and generate callback + * - Channel 2 is set to compare and match value 1100 and generate callback + * - Channel 3 is set to compare and match value 1250 and generate callback + * + * \section asfdoc_sam0_tcc_timer_use_case_setup Quick Start + * + * \subsection asfdoc_sam0_tcc_timer_use_case_prereq Prerequisites + * For this use case, XOSC32K/OSC32K should be enabled and available through GCLK + * generator 1 clock source selection. Within Atmel Software Framework (ASF) + * it can be done through modifying conf_clocks.h. + * See \ref asfdoc_sam0_system_clock_group "System Clock Management Driver" for + * more details about clock configuration. + * + * \subsection asfdoc_sam0_tcc_timer_use_case_setup_code Code + * + * Add to the main application source file, outside of any functions: + * \snippet qs_tcc_timer.c module_inst + * + * Copy-paste the following callback function code to your user application: + * \snippet qs_tcc_timer.c callback_funcs + * + * Copy-paste the following setup code to your user application: + * \snippet qs_tcc_timer.c setup + * + * Add to user application initialization (typically the start of \c main()): + * \snippet qs_tcc_timer.c setup_init + * + * \subsection asfdoc_sam0_tcc_timer_use_case_setup_flow Workflow + * -# Create a module software instance structure for the TCC module to store + * the TCC driver state while it is in use. + * \snippet qs_tcc_timer.c module_inst + * \note This should never go out of scope as long as the module is in use. + * In most cases, this should be global. + * + * -# Configure the TCC module. + * -# Create a TCC module configuration struct, which can be filled out to + * adjust the configuration of a physical TCC peripheral. + * \snippet qs_tcc_timer.c setup_config + * -# Initialize the TCC configuration struct with the module's default values. + * \snippet qs_tcc_timer.c setup_config_defaults + * \note This should always be performed before using the configuration + * struct to ensure that all values are initialized to known default + * settings. + * + * -# Alter the TCC settings to configure the GCLK source, prescaler, period, + * and compare channel values. + * \snippet qs_tcc_timer.c setup_change_config + * -# Configure the TCC module with the desired settings. + * \snippet qs_tcc_timer.c setup_set_config + * -# Enable the TCC module to start the timer. + * \snippet qs_tcc_timer.c setup_enable + * -# Configure the TCC callbacks. + * -# Register the Overflow and Compare Channel Match callback functions with + * the driver. + * \snippet qs_tcc_timer.c setup_register_callback + * -# Enable the Overflow and Compare Channel Match callbacks so that it will + * be called by the driver when appropriate. + * \snippet qs_tcc_timer.c setup_enable_callback + * + * + * \section asfdoc_sam0_tcc_timer_use_case_main Use Case + * + * \subsection asfdoc_sam0_tcc_timer_use_case_main_code Code + * Copy-paste the following code to your user application: + * \snippet qs_tcc_timer.c main + * + * \subsection asfdoc_sam0_tcc_timer_use_case_main_flow Workflow + * -# Enter an infinite loop while the timer is running. + * \snippet qs_tcc_timer.c main_loop + */ + + +#include +#include \ No newline at end of file diff --git a/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/drivers/tcc/tcc.c b/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/drivers/tcc/tcc.c new file mode 100644 index 0000000..6f90ba6 --- /dev/null +++ b/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/drivers/tcc/tcc.c @@ -0,0 +1,1598 @@ +/** + * \file + * + * \brief SAM TCC - Timer Counter for Control Applications Driver + * + * Copyright (c) 2013-2018 Microchip Technology Inc. and its subsidiaries. + * + * \asf_license_start + * + * \page License + * + * Subject to your compliance with these terms, you may use Microchip + * software and any derivatives exclusively with Microchip products. + * It is your responsibility to comply with third party license terms applicable + * to your use of third party software (including open source software) that + * may accompany Microchip software. + * + * THIS SOFTWARE IS SUPPLIED BY MICROCHIP "AS IS". NO WARRANTIES, + * WHETHER EXPRESS, IMPLIED OR STATUTORY, APPLY TO THIS SOFTWARE, + * INCLUDING ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, + * AND FITNESS FOR A PARTICULAR PURPOSE. IN NO EVENT WILL MICROCHIP BE + * LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL OR CONSEQUENTIAL + * LOSS, DAMAGE, COST OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE + * SOFTWARE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE + * POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT + * ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY + * RELATED TO THIS SOFTWARE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, + * THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THIS SOFTWARE. + * + * \asf_license_stop + * + */ +/* + * Support and FAQ: visit Microchip Support + */ + +#include "tcc.h" + +#if TCC_ASYNC == true +# include "tcc_callback.h" +# include + +/** \internal + * Converts a given TCC index to its interrupt vector index. + */ +# define _TCC_INTERRUPT_VECT_NUM(n, unused) \ + SYSTEM_INTERRUPT_MODULE_TCC##n, +#endif + +#define _SIZE_MAX(size) ((size==32u) ? 0xFFFFFFFF : ( \ + (1u << size) - 1)) + +#define _SIZE_MAX_WITH_DITHER 0x03FFFFFF + +/* Extension support mapping bits */ +#define _TCC_DITHERING_B 16u +#define _TCC_PG_B 8u +#define _TCC_SWAP_B 4u +#define _TCC_DTI_B 2u +#define _TCC_OTMX_B 1u + +#if !defined(__DOXYGEN__) + +# define _TCC_GCLK_ID(n,unused) TPASTE3(TCC,n,_GCLK_ID), +# if (SAML21) || (SAML22) || (SAMC20) || (SAMC21) || (SAMR30) || (SAMR34) || (SAMR35) +# define _TCC_APBCMASK(n,unused) TPASTE2(MCLK_APBCMASK_TCC,n), +# else +# define _TCC_APBCMASK(n,unused) TPASTE2(PM_APBCMASK_TCC,n), +# endif + +# define _TCC_SIZE(n,unused) TPASTE3(TCC,n,_SIZE), +# define _TCC_MAX(n,unused) _SIZE_MAX(TPASTE3(TCC,n,_SIZE)), +# define _TCC_EXT(n,unused) TPASTE3(TCC,n,_EXT), +# define _TCC_CC_NUM(n,unused) min(TPASTE3(TCC,n,_CC_NUM),TCC_NUM_CHANNELS), +# define _TCC_OW_NUM(n,unused) min(TPASTE3(TCC,n,_OW_NUM),TCC_NUM_WAVE_OUTPUTS), + +# define TCC_GCLK_IDS { MREPEAT(TCC_INST_NUM, _TCC_GCLK_ID, 0) } +# define TCC_APBCMASKS { MREPEAT(TCC_INST_NUM, _TCC_APBCMASK, 0) } + +# define TCC_SIZES { MREPEAT(TCC_INST_NUM, _TCC_SIZE, 0) } +# define TCC_MAXS { MREPEAT(TCC_INST_NUM, _TCC_MAX, 0) } +# define TCC_EXTS { MREPEAT(TCC_INST_NUM, _TCC_EXT, 0) } +# define TCC_CC_NUMS { MREPEAT(TCC_INST_NUM, _TCC_CC_NUM, 0) } +# define TCC_OW_NUMS { MREPEAT(TCC_INST_NUM, _TCC_OW_NUM, 0) } + +#endif + +/* List of available TCC modules. */ +const Tcc *const tcc_modules[TCC_INST_NUM] = TCC_INSTS; + +/* List of TCC GCLK IDs */ +const uint8_t _tcc_gclk_ids[TCC_INST_NUM] = TCC_GCLK_IDS; + +/* List of TCC APBC Masks */ +const uint32_t _tcc_apbcmasks[TCC_INST_NUM] = TCC_APBCMASKS; + +/* List of extension support of TCC modules. */ +const uint8_t _tcc_exts[TCC_INST_NUM] = TCC_EXTS; + +/* List of sizes support of TCC modules. */ +const uint8_t _tcc_sizes[TCC_INST_NUM] = TCC_SIZES; + +/* List of maximumvalues supported of TCC modules. */ +const uint32_t _tcc_maxs[TCC_INST_NUM] = TCC_MAXS; + +/* List of available channel number of TCC modules. */ +const uint8_t _tcc_cc_nums[TCC_INST_NUM] = TCC_CC_NUMS; + +/* List of available output number of TCC modules. */ +const uint8_t _tcc_ow_nums[TCC_INST_NUM] = TCC_OW_NUMS; + +/** + * \internal Find the index of the given TCC module instance. + * + * \param[in] The TCC module instance pointer + * + * \return Index of the given TCC module instance. + */ +uint8_t _tcc_get_inst_index( + Tcc *const hw) +{ + /* Find index for TCC instance. */ + for (uint32_t i = 0; i < TCC_INST_NUM; i++) { + if (hw == tcc_modules[i]) { + return i; + } + } + + /* Invalid data given. */ + Assert(false); + return 0; +} + +/** + * \brief Initializes config with predefined default values. + * + * This function will initialize a given TCC configuration structure to + * a set of known default values. This function should be called on + * any new instance of the configuration structures before being + * modified by the user application. + * + * The default configuration is as follows: + * \li Don't run in standby + * \li When setting top, compare, or pattern by API, do double buffering write + * \li The base timer/counter configurations: + * - GCLK generator 0 clock source + * - No prescaler + * - GCLK reload action + * - Count upward + * - Don't perform one-shot operations + * - Counter starts on 0 + * - Period/top value set to maximum + * \li The match/capture configurations: + * - All Capture compare channel value set to 0 + * - No capture enabled (all channels use compare function) + * - Normal frequency wave generation + * - Waveform generation polarity set to 0 + * - Don't perform ramp on waveform + * \li The waveform extension configurations: + * - No recoverable fault is enabled, fault actions are disabled, filter + * is set to 0 + * - No non-recoverable fault state output is enabled and filter is 0 + * - No inversion of waveform output + * \li No channel output enabled + * \li No PWM pin output enabled + * \li Pin and MUX configuration not set + * + * \param[out] config Pointer to a TCC module configuration structure to set + * \param[in] hw Pointer to the TCC hardware module + * + */ +void tcc_get_config_defaults( + struct tcc_config *const config, + Tcc *const hw) +{ + /* TCC instance index */ + uint8_t module_index = _tcc_get_inst_index(hw); + + /* Base counter defaults */ + config->counter.count = 0; + + config->counter.period = _tcc_maxs[module_index]; + + config->counter.clock_source = GCLK_GENERATOR_0; + config->counter.clock_prescaler = TCC_CLOCK_PRESCALER_DIV1; + config->counter.reload_action = TCC_RELOAD_ACTION_GCLK; + + config->counter.direction = TCC_COUNT_DIRECTION_UP; + config->counter.oneshot = false; + +#ifdef FEATURE_TCC_GENERATE_DMA_TRIGGER + config->counter.dma_trigger_mode = TCC_COUNT_OVERFLOW_DMA_TRIGGER_MODE_CONTINUE; +#endif + + /* Match/Capture defaults */ +# define _TCC_CHANNEL_MATCH_VALUE_INIT(n, value) \ + config->compare.match[n] = value; + MREPEAT(TCC_NUM_CHANNELS, + _TCC_CHANNEL_MATCH_VALUE_INIT, 0) +# undef _TCC_CHANNEL_MATCH_VALUE_INIT + + /* Wave polarity defaults */ +# define _TCC_CHANNEL_WAVE_POLARITY_INIT(n, value) \ + config->compare.wave_polarity[n] = value; + MREPEAT(TCC_NUM_CHANNELS, + _TCC_CHANNEL_WAVE_POLARITY_INIT, TCC_WAVE_POLARITY_0) +# undef _TCC_CHANNEL_WAVE_POLARITY_INIT + + config->compare.wave_generation = TCC_WAVE_GENERATION_NORMAL_FREQ; + config->compare.wave_ramp = TCC_RAMP_RAMP1; + +# define _TCC_CHANNEL_FUNCTION_INIT(n, value) \ + config->compare.channel_function[n] = value; + MREPEAT(TCC_NUM_CHANNELS, + _TCC_CHANNEL_FUNCTION_INIT, TCC_CHANNEL_FUNCTION_COMPARE) +# undef _TCC_CHANNEL_FUNCTION_INIT + + /* Recoverable fault defaults */ +# define _TCC_FAULT_FUNCTION_INIT(n, dummy) \ + config->wave_ext.recoverable_fault[n].filter_value = 0; \ + config->wave_ext.recoverable_fault[n].blanking_cycles = 0; \ + config->wave_ext.recoverable_fault[n].restart = false; \ + config->wave_ext.recoverable_fault[n].keep = false; \ + config->wave_ext.recoverable_fault[n].qualification = false; \ + config->wave_ext.recoverable_fault[n].source = TCC_FAULT_SOURCE_DISABLE; \ + config->wave_ext.recoverable_fault[n].blanking = TCC_FAULT_BLANKING_DISABLE; \ + config->wave_ext.recoverable_fault[n].halt_action = TCC_FAULT_HALT_ACTION_DISABLE; \ + config->wave_ext.recoverable_fault[n].capture_action = TCC_FAULT_CAPTURE_DISABLE; \ + config->wave_ext.recoverable_fault[n].capture_channel = TCC_FAULT_CAPTURE_CHANNEL_0; + MREPEAT(TCC_NUM_FAULTS, _TCC_FAULT_FUNCTION_INIT, 0) +# undef _TCC_FAULT_FUNCTION_INIT + + /* Non-recoverable fault defaults */ +# define _TCC_NRF_FUNCTION_INIT(n, dummy) \ + config->wave_ext.non_recoverable_fault[n].filter_value = 0; \ + config->wave_ext.non_recoverable_fault[n].output = TCC_FAULT_STATE_OUTPUT_OFF; + MREPEAT(TCC_NUM_WAVE_OUTPUTS, _TCC_NRF_FUNCTION_INIT, 0) +# undef _TCC_NRF_FUNCTION_INIT + + /* Output inversion defaults */ +# define _TCC_OUT_INVERT_INIT(n, value) \ + config->wave_ext.invert[n] = value; + MREPEAT(TCC_NUM_WAVE_OUTPUTS, _TCC_OUT_INVERT_INIT, false) +# undef _TCC_OUT_INVERT_INIT + +# define _TCC_CHANNEL_OUT_PIN_INIT(n, dummy) \ + config->pins.enable_wave_out_pin[n] = false;\ + config->pins.wave_out_pin[TCC_WAVE_OUTPUT_##n] = 0; \ + config->pins.wave_out_pin_mux[TCC_WAVE_OUTPUT_##n] = 0; + MREPEAT(TCC_NUM_WAVE_OUTPUTS, _TCC_CHANNEL_OUT_PIN_INIT, 0) +# undef _TCC_CHANNEL_OUT_PIN_INIT + + config->double_buffering_enabled = true; + config->run_in_standby = false; +} + + +/** + * \brief Build CTRLA register value from configuration. + * + * \param[in] module_index The software module instance index + * \param[in] config Pointer to the TCC configuration options struct + * \param[out] value_buffer Pointer to the buffer to fill with built value + * + * \return Configuration validation status. + * + * \retval STATUS_OK Configuration values are good and register + * value built and save to buffer + * \retval STATUS_ERR_INVALID_ARG Invalid parameter found: + * assigned dither mode is invalid for module; + * used capture channel is invalid for module + */ +static inline enum status_code _tcc_build_ctrla( + const uint8_t module_index, + const struct tcc_config *const config, + uint32_t *value_buffer) +{ + uint32_t ctrla = 0; + + int i; + for (i = 0; i < TCC_NUM_CHANNELS; i ++) { + if (config->capture.channel_function[i] == + TCC_CHANNEL_FUNCTION_CAPTURE) { + + if (i > _tcc_cc_nums[module_index]) { + /* Channel not supported */ + return STATUS_ERR_INVALID_ARG; + } + ctrla |= (TCC_CTRLA_CPTEN0 << i); + } + } + + if (config->run_in_standby) { + ctrla |= TCC_CTRLA_RUNSTDBY; + } + ctrla |= config->counter.reload_action << TCC_CTRLA_PRESCSYNC_Pos; + ctrla |= config->counter.clock_prescaler << TCC_CTRLA_PRESCALER_Pos; + + *value_buffer = ctrla; + return STATUS_OK; +} + +/** + * \brief Build CTRLB register value from configuration. + * + * \param[in] module_index The software module instance index + * \param[in] config Pointer to the TCC configuration options struct + * \param[out] value_buffer Pointer to the buffer to fill with built value + */ +static inline void _tcc_build_ctrlb( + const uint8_t module_index, + const struct tcc_config *const config, + uint8_t *value_buffer) +{ + uint8_t ctrlb = 0; + + if (config->counter.oneshot) { + ctrlb |= TCC_CTRLBSET_ONESHOT; + } + if (config->counter.direction == TCC_COUNT_DIRECTION_DOWN) { + ctrlb |= TCC_CTRLBSET_DIR; + } + + *value_buffer = ctrlb; +} + +/** + * \brief Build FAULTs register values from configuration. + * + * \param[in] module_index The software module instance index + * \param[in] config Pointer to the TCC configuration options struct + * \param[out] value_buffer Pointer to the buffer to fill with built values + * + * \retval STATUS_OK Configuration values are good and register + * value built and save to buffer + * \retval STATUS_ERR_INVALID_ARG Invalid parameter found: assigned fault + * capture channel is invalid; assigned filter + * value is invalid + */ +static inline enum status_code _tcc_build_faults( + const uint8_t module_index, + const struct tcc_config *const config, + uint32_t *value_buffer) +{ + struct tcc_recoverable_fault_config *cfg; + uint8_t cc_num = _tcc_cc_nums[module_index]; + uint32_t fault; + int i; + for (i = 0; i < TCC_NUM_FAULTS; i ++) { + cfg = (struct tcc_recoverable_fault_config *) + &config->wave_ext.recoverable_fault[i]; + if (cfg->capture_channel >= cc_num) { + return STATUS_ERR_INVALID_ARG; + } + if (cfg->filter_value > 0xF) { + return STATUS_ERR_INVALID_ARG; + } + fault = TCC_FCTRLA_FILTERVAL(cfg->filter_value) + | TCC_FCTRLA_BLANKVAL(cfg->blanking_cycles) + | (cfg->restart ? TCC_FCTRLA_RESTART : 0) + | (cfg->keep ? TCC_FCTRLA_KEEP : 0) + | (cfg->qualification ? TCC_FCTRLA_QUAL : 0) + | TCC_FCTRLA_SRC(cfg->source) + | TCC_FCTRLA_BLANK(cfg->blanking) + | TCC_FCTRLA_HALT(cfg->halt_action) + | TCC_FCTRLA_CAPTURE(cfg->capture_action) + | TCC_FCTRLA_CHSEL(cfg->capture_channel); + value_buffer[i] = fault; + } + return STATUS_OK; +} + +/** + * \brief Build DRVCTRL register values from configuration. + * + * \param[in] module_index The software module instance index + * \param[in] config Pointer to the TCC configuration options struct + * \param[out] value_buffer Pointer to the buffer to fill with built value + * + * \retval STATUS_OK Configuration values are good and register + * value built and save to buffer + * \retval STATUS_ERR_INVALID_ARG Invalid parameter found: assigned output line + * is invalid; filter value is invalid + */ +static inline enum status_code _tcc_build_drvctrl( + const uint8_t module_index, + const struct tcc_config *const config, + uint32_t *value_buffer) +{ + uint32_t i; + uint8_t ow_num = _tcc_ow_nums[module_index]; + uint32_t drvctrl; + + drvctrl = 0; + + for (i = 0; i < TCC_NUM_WAVE_OUTPUTS; i ++) { + if (config->wave_ext.invert[i]) { + if (i >= ow_num) { + return STATUS_ERR_INVALID_ARG; + } + drvctrl |= (TCC_DRVCTRL_INVEN0 << i); + } + if (config->wave_ext.non_recoverable_fault[i].output != + TCC_FAULT_STATE_OUTPUT_OFF) { + if (i >= ow_num) { + return STATUS_ERR_INVALID_ARG; + } + if (config->wave_ext.non_recoverable_fault[i].output == + TCC_FAULT_STATE_OUTPUT_1) { + drvctrl |= (TCC_DRVCTRL_NRE0 | TCC_DRVCTRL_NRV0) << i; + } else { + drvctrl |= (TCC_DRVCTRL_NRE0) << i; + } + } + } + *value_buffer = drvctrl; + return STATUS_OK; +} + +/** + * \brief Build WAVE & WAVEB register values from configuration. + * + * \param[in] module_index The software module instance index + * \param[in] config Pointer to the TCC configuration options struct + * \param[out] value_buffer Pointer to the buffer to fill with built value + * + * \retval STATUS_OK Configuration values are good and register + * value built and save to buffer + * \retval STATUS_ERR_INVALID_ARG Invalid parameter found: assigned output line + * is invalid; circular and double buffering + * conflict; assigned function not supported by + * module + */ +static inline enum status_code _tcc_build_waves( + const uint8_t module_index, + const struct tcc_config *const config, + uint32_t *value_buffer) +{ + int n; + + uint8_t cc_num = _tcc_cc_nums[module_index]; + struct tcc_match_wave_config const *wav_cfg = &config->compare; + + uint32_t wave; + + wave = TCC_WAVE_RAMP(wav_cfg->wave_ramp) | + TCC_WAVE_WAVEGEN(wav_cfg->wave_generation); + + for (n = 0; n < TCC_NUM_CHANNELS; n++) { + if (wav_cfg->wave_polarity[n]) { + if (n >= cc_num) { + return STATUS_ERR_INVALID_ARG; + } + wave |= (TCC_WAVE_POL0 << n); + } + } + + value_buffer[0] = wave; + + return STATUS_OK; +} + +/** + * \brief Initializes a hardware TCC module instance. + * + * Enables the clock and initializes the given TCC module, based on the given + * configuration values. + * + * \param[in,out] module_inst Pointer to the software module instance struct + * \param[in] hw Pointer to the TCC hardware module + * \param[in] config Pointer to the TCC configuration options struct + * + * \return Status of the initialization procedure. + * + * \retval STATUS_OK The module was initialized successfully + * \retval STATUS_BUSY The hardware module was busy when the + * initialization procedure was attempted + * \retval STATUS_INVALID_ARG An invalid configuration option or argument + * was supplied + * \retval STATUS_ERR_DENIED The hardware module was already enabled + */ +enum status_code tcc_init( + struct tcc_module *const module_inst, + Tcc *const hw, + const struct tcc_config *const config) +{ + int i; + + /* Sanity check arguments */ + Assert(hw); + Assert(module_inst); + Assert(config); + + /* TCC instance index */ + uint8_t module_index = _tcc_get_inst_index(hw); + + /* Enable the user interface clock for TCC */ + system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, + _tcc_apbcmasks[module_index]); + + /* Check if it's enabled. */ + if (hw->CTRLA.reg & TCC_CTRLA_ENABLE) { + return STATUS_ERR_DENIED; + } + /* Check if it's resetting */ + if (hw->CTRLA.reg & TCC_CTRLA_SWRST) { + return STATUS_ERR_DENIED; + } + + enum status_code status; + + /* Check COUNT, PER, CCx */ + uint32_t count_max = _tcc_maxs[module_index]; + + /* Check all counter values */ + if ((config->counter.count > count_max) + || (config->counter.period > count_max) + ) { + return STATUS_ERR_INVALID_ARG; + } + + /* Check all channel values */ + for (i = 0; i < TCC_NUM_CHANNELS; i ++) { + if ((config->compare.match[i] > count_max) + ) { + return STATUS_ERR_INVALID_ARG; + } + } + + /* Check all outputs */ + for (i = 0; i < TCC_NUM_WAVE_OUTPUTS; i ++) { + if (!config->pins.enable_wave_out_pin[i]) { + continue; + } + /* Output line is not supported */ + if (i >= _tcc_ow_nums[module_index]) { + return STATUS_ERR_INVALID_ARG; + } + } + + /* CTRLA settings */ + uint32_t ctrla = 0; + status = _tcc_build_ctrla(module_index, config, &ctrla); + if (STATUS_OK != status) { + return status; + } + + /* CTRLB settings */ + uint8_t ctrlb; + _tcc_build_ctrlb(module_index, config, &ctrlb); + + /* FAULTs settings */ + uint32_t faults[TCC_NUM_FAULTS]; + + status = _tcc_build_faults(module_index, config, faults); + if (STATUS_OK != status) { + return status; + } + + /* DRVCTRL */ + uint32_t drvctrl = 0; + + status = _tcc_build_drvctrl(module_index, config, &drvctrl); + if (STATUS_OK != status) { + return status; + } + + /* WAVE */ + uint32_t waves[1]; + + status = _tcc_build_waves(module_index, config, waves); + if (STATUS_OK != status) { + return status; + } + + /* Initialize module */ +#if TCC_ASYNC + /* Initialize parameters */ + for (i = 0; i < TCC_CALLBACK_N; i ++) { + module_inst->callback[i] = NULL; + } + module_inst->register_callback_mask = 0; + module_inst->enable_callback_mask = 0; + _tcc_instances[module_index] = module_inst; +#endif + + module_inst->hw = hw; + + module_inst->double_buffering_enabled = config->double_buffering_enabled; + + /* Setup clock for module */ + struct system_gclk_chan_config gclk_chan_config; + system_gclk_chan_get_config_defaults(&gclk_chan_config); + gclk_chan_config.source_generator = config->counter.clock_source; + system_gclk_chan_set_config(_tcc_gclk_ids[module_index], &gclk_chan_config); + system_gclk_chan_enable(_tcc_gclk_ids[module_index]); + + /* Initialize pins */ + struct system_pinmux_config pin_config; + for (i = 0; i < _tcc_ow_nums[module_index]; i ++) { + if (!config->pins.enable_wave_out_pin[i]) { + continue; + } + + system_pinmux_get_config_defaults(&pin_config); + pin_config.mux_position = config->pins.wave_out_pin_mux[i]; + pin_config.direction = SYSTEM_PINMUX_PIN_DIR_OUTPUT; + system_pinmux_pin_set_config( + config->pins.wave_out_pin[i], &pin_config); + } + + /* Write to registers */ + + hw->CTRLA.reg = ctrla; + while (hw->SYNCBUSY.reg & TCC_SYNCBUSY_CTRLB) { + /* Wait for sync */ + } + + hw->CTRLBCLR.reg = 0xFF; + while (hw->SYNCBUSY.reg & TCC_SYNCBUSY_CTRLB) { + /* Wait for sync */ + } + hw->CTRLBSET.reg = ctrlb; + + hw->FCTRLA.reg = faults[0]; + hw->FCTRLB.reg = faults[1]; + + hw->DRVCTRL.reg = drvctrl; + +#if (!SAML21) && (!SAMC20) && (!SAMC21) && (!SAML22) && (!SAMR30) && (!SAMR34) && (!SAMR35) + while (hw->SYNCBUSY.reg & (TCC_SYNCBUSY_WAVE | TCC_SYNCBUSY_WAVEB)) { + /* Wait for sync */ + } +#endif + hw->WAVE.reg = waves[0]; + + while (hw->SYNCBUSY.reg & TCC_SYNCBUSY_COUNT) { + /* Wait for sync */ + } + hw->COUNT.reg = config->counter.count; + +#if (!SAML21) && (!SAMC20) && (!SAMC21) && (!SAML22) && (!SAMR30) && (!SAMR34) && (!SAMR35) + while (hw->SYNCBUSY.reg & (TCC_SYNCBUSY_PER | TCC_SYNCBUSY_PERB)) { + /* Wait for sync */ + } +#endif + hw->PER.reg = (config->counter.period); + + for (i = 0; i < _tcc_cc_nums[module_index]; i ++) { +#if (!SAML21) && (!SAMC20) && (!SAMC21) && (!SAML22) && (!SAMR30) && (!SAMR34) && (!SAMR35) + while (hw->SYNCBUSY.reg & ( + (TCC_SYNCBUSY_CC0 | TCC_SYNCBUSY_CCB0) << i)) { + /* Wait for sync */ + } +#endif + hw->CC[i].reg = (config->compare.match[i]); + } + + return STATUS_OK; +} + + +/** + * \brief Enables the TCC module event input or output. + * + * Enables one or more input or output events to or from the TCC module. + * See \ref tcc_events for a list of events this module supports. + * + * \note Events cannot be altered while the module is enabled. + * + * \param[in] module_inst Pointer to the software module instance struct + * \param[in] events Struct containing flags of events to enable or + * configure + * + * \return Status of the events setup procedure. + * + * \retval STATUS_OK The module was initialized successfully + * \retval STATUS_INVALID_ARG An invalid configuration option or argument + * was supplied + */ +enum status_code tcc_enable_events( + struct tcc_module *const module_inst, + struct tcc_events *const events) +{ + /* Sanity check arguments */ + Assert(module_inst); + Assert(module_inst->hw); + Assert(events); + + Tcc *const tcc_module = module_inst->hw; + + /* Check if it's enabled or resetting. */ + if (tcc_module->CTRLA.reg & (TCC_CTRLA_ENABLE | TCC_CTRLA_SWRST)) { + return STATUS_ERR_DENIED; + } + + uint32_t evctrl = tcc_module->EVCTRL.reg; + + /* Setup event output action */ + if (events->output_config.modify_generation_selection) { + evctrl &= ~ TCC_EVCTRL_CNTSEL_Msk; + switch(events->output_config.generation_selection) { + case TCC_EVENT_GENERATION_SELECTION_START: + evctrl |= TCC_EVCTRL_CNTSEL_START; + break; + case TCC_EVENT_GENERATION_SELECTION_END: + evctrl |= TCC_EVCTRL_CNTSEL_END; + break; + case TCC_EVENT_GENERATION_SELECTION_BETWEEN: + evctrl |= TCC_EVCTRL_CNTSEL_BETWEEN; + break; + case TCC_EVENT_GENERATION_SELECTION_BOUNDARY: + evctrl |= TCC_EVCTRL_CNTSEL_BOUNDARY; + break; + default: + Assert(false); + /* Wrong configuration */ + return STATUS_ERR_INVALID_ARG; + } + } + /* Setup input event0 */ + if (events->on_input_event_perform_action[0]) { + evctrl |= TCC_EVCTRL_TCEI0; + } + if (events->input_config[0].invert) { + evctrl |= TCC_EVCTRL_TCINV0; + } + if (events->input_config[0].modify_action) { + evctrl &= ~ TCC_EVCTRL_EVACT0_Msk; + switch(events->input_config[0].action) { + case TCC_EVENT0_ACTION_OFF: + evctrl |= TCC_EVCTRL_EVACT0_OFF; + break; + case TCC_EVENT0_ACTION_RETRIGGER: + evctrl |= TCC_EVCTRL_EVACT0_RETRIGGER; + break; + case TCC_EVENT0_ACTION_COUNT_EVENT: + evctrl |= TCC_EVCTRL_EVACT0_COUNTEV; + break; + case TCC_EVENT0_ACTION_START: + evctrl |= TCC_EVCTRL_EVACT0_START; + break; + case TCC_EVENT0_ACTION_INCREMENT: + evctrl |= TCC_EVCTRL_EVACT0_INC; + break; + case TCC_EVENT0_ACTION_COUNT_DURING_ACTIVE: + evctrl |= TCC_EVCTRL_EVACT0_COUNT; + break; + case TCC_EVENT0_ACTION_NON_RECOVERABLE_FAULT: + evctrl |= TCC_EVCTRL_EVACT0_FAULT; + break; + default: + Assert(false); + /* Wrong configuration */ + return STATUS_ERR_INVALID_ARG; + } + } + /* Setup input event1 */ + if (events->on_input_event_perform_action[1]) { + evctrl |= TCC_EVCTRL_TCEI1; + } + if (events->input_config[1].invert) { + evctrl |= TCC_EVCTRL_TCINV1; + } + if (events->input_config[1].modify_action) { + evctrl &= ~ TCC_EVCTRL_EVACT1_Msk; + switch(events->input_config[1].action) { + case TCC_EVENT1_ACTION_OFF: + evctrl |= TCC_EVCTRL_EVACT1_OFF; + break; + case TCC_EVENT1_ACTION_RETRIGGER: + evctrl |= TCC_EVCTRL_EVACT1_RETRIGGER; + break; + case TCC_EVENT1_ACTION_DIR_CONTROL: + evctrl |= TCC_EVCTRL_EVACT1_DIR; + break; + case TCC_EVENT1_ACTION_STOP: + evctrl |= TCC_EVCTRL_EVACT1_STOP; + break; + case TCC_EVENT1_ACTION_DECREMENT: + evctrl |= TCC_EVCTRL_EVACT1_DEC; + break; + case TCC_EVENT1_ACTION_PERIOD_PULSE_WIDTH_CAPTURE: + evctrl |= TCC_EVCTRL_EVACT1_PPW | + TCC_EVCTRL_MCEI0 | TCC_EVCTRL_MCEI1; + break; + case TCC_EVENT1_ACTION_PULSE_WIDTH_PERIOD_CAPTURE: + evctrl |= TCC_EVCTRL_EVACT1_PWP | + TCC_EVCTRL_MCEI0 | TCC_EVCTRL_MCEI1; + break; + case TCC_EVENT1_ACTION_NON_RECOVERABLE_FAULT: + evctrl |= TCC_EVCTRL_EVACT1_FAULT; + break; + default: + Assert(false); + /* Wrong configuration */ + return STATUS_ERR_INVALID_ARG; + } + } + uint32_t ch; + for(ch = 0; ch < TCC_NUM_CHANNELS; ch ++) { + if (events->generate_event_on_channel[ch]) { + evctrl |= (TCC_EVCTRL_MCEO(1) << ch); + } + if (events->on_event_perform_channel_action[ch]) { + evctrl |= (TCC_EVCTRL_MCEI(1) << ch); + } + } + if (events->generate_event_on_counter_overflow) { + evctrl |= TCC_EVCTRL_OVFEO; + } + if (events->generate_event_on_counter_retrigger) { + evctrl |= TCC_EVCTRL_TRGEO; + } + if (events->generate_event_on_counter_event) { + evctrl |= TCC_EVCTRL_CNTEO; + } + + tcc_module->EVCTRL.reg = evctrl; + + return STATUS_OK; +} + +/** + * \brief Disables the event input or output of a TCC instance. + * + * Disables one or more input or output events for the given TCC module. + * See \ref tcc_events for a list of events this module supports. + * + * \note Events cannot be altered while the module is enabled. + * + * \param[in] module_inst Pointer to the software module instance struct + * \param[in] events Struct containing flags of events to disable + */ +void tcc_disable_events( + struct tcc_module *const module_inst, + struct tcc_events *const events) +{ + /* Sanity check arguments */ + Assert(module_inst); + Assert(module_inst->hw); + Assert(events); + + Tcc *const tcc_module = module_inst->hw; + + /* Check if it's enabled or resetting. */ + if (tcc_module->CTRLA.reg & (TCC_CTRLA_ENABLE | TCC_CTRLA_SWRST)) { + return; + } + + + uint32_t evctrl = 0; + uint32_t ch; + for(ch = 0; ch < TCC_NUM_CHANNELS; ch ++) { + if (events->generate_event_on_channel[ch]) { + evctrl |= (TCC_EVCTRL_MCEO(1) << ch); + } + if (events->on_event_perform_channel_action[ch]) { + evctrl |= (TCC_EVCTRL_MCEI(1) << ch); + } + } + if (events->generate_event_on_counter_overflow) { + evctrl |= TCC_EVCTRL_OVFEO; + } + if (events->generate_event_on_counter_retrigger) { + evctrl |= TCC_EVCTRL_TRGEO; + } + if (events->generate_event_on_counter_event) { + evctrl |= TCC_EVCTRL_CNTEO; + } + if (events->on_input_event_perform_action[0]) { + evctrl |= TCC_EVCTRL_TCEI0; + } + if (events->on_input_event_perform_action[1]) { + evctrl |= TCC_EVCTRL_TCEI1; + } + if (events->input_config[0].invert) { + evctrl |= TCC_EVCTRL_TCINV0; + } + if (events->input_config[1].invert) { + evctrl |= TCC_EVCTRL_TCINV1; + } + + tcc_module->EVCTRL.reg &= ~evctrl; +} + + + +/** + * \brief Sets count value for the given TCC module. + * + * Sets the timer count value of an initialized TCC module. The + * specified TCC module can remain running or stopped. + * + * \param[in] module_inst Pointer to the software module instance struct + * \param[in] count New timer count value to set + * + * \return Status which indicates whether the new value is set. + * + * \retval STATUS_OK The timer count was updated successfully + * \retval STATUS_ERR_INVALID_ARG An invalid timer counter size was specified + */ +enum status_code tcc_set_count_value( + const struct tcc_module *const module_inst, + const uint32_t count) +{ + /* Sanity check arguments */ + Assert(module_inst); + Assert(module_inst->hw); + + /* Get a pointer to the module's hardware instance*/ + Tcc *const tcc_module = module_inst->hw; + /* Get a index of the module */ + uint8_t module_index = _tcc_get_inst_index(tcc_module); + + uint32_t max_count = _tcc_maxs[module_index]; + + if (count > max_count) { + return STATUS_ERR_INVALID_ARG; + } + + while (tcc_module->SYNCBUSY.reg & TCC_SYNCBUSY_COUNT) { + /* Wait for sync */ + } + + /* Write to based on the TCC dithering */ + tcc_module->COUNT.reg = (count); + + return STATUS_OK; +} + +/** + * \brief Get count value of the given TCC module. + * + * Retrieves the current count value of a TCC module. The specified TCC module + * can remain running or stopped. + * + * \param[in] module_inst Pointer to the software module instance struct + * + * \return Count value of the specified TCC module. + */ +uint32_t tcc_get_count_value( + const struct tcc_module *const module_inst) +{ + /* Sanity check arguments */ + Assert(module_inst); + Assert(module_inst->hw); + + /* Get a pointer to the module's hardware instance*/ + Tcc *const tcc_module = module_inst->hw; + uint32_t last_cmd; + + /* Wait last command done */ + do { + while (tcc_module->SYNCBUSY.reg & TCC_SYNCBUSY_CTRLB) { + /* Wait for sync */ + } + last_cmd = tcc_module->CTRLBSET.reg & TCC_CTRLBSET_CMD_Msk; + if (TCC_CTRLBSET_CMD_NONE == last_cmd) { + /* Issue read command and break */ + tcc_module->CTRLBSET.bit.CMD = TCC_CTRLBSET_CMD_READSYNC_Val; + while (tcc_module->SYNCBUSY.reg & TCC_SYNCBUSY_CTRLB) { + /* Wait for sync */ + } + break; + } else if (TCC_CTRLBSET_CMD_READSYNC == last_cmd) { + /* Command have been issued */ + break; + } + } while (1); + + while (tcc_module->SYNCBUSY.reg & TCC_SYNCBUSY_COUNT) { + /* Wait for sync */ + } + return (tcc_module->COUNT.reg); +} + + + +/** + * \brief Gets the TCC module capture value. + * + * Retrieves the capture value in the indicated TCC module capture channel. + * + * \param[in] module_inst Pointer to the software module instance struct + * \param[in] channel_index Index of the Compare Capture channel to read + * + * \return Capture value stored in the specified timer channel. + */ +uint32_t tcc_get_capture_value( + const struct tcc_module *const module_inst, + const enum tcc_match_capture_channel channel_index) +{ + /* Sanity check arguments */ + Assert(module_inst); + Assert(module_inst->hw); + + Assert(channel_index < _tcc_cc_nums[_tcc_get_inst_index(module_inst->hw)]); + + /* Get a pointer to the module's hardware instance */ + Tcc *const tcc_module = module_inst->hw; + + while(tcc_module->SYNCBUSY.reg & (TCC_SYNCBUSY_CC0 << channel_index)) { + /* Sync wait */ + } + + return tcc_module->CC[channel_index].reg; +} + +/** + * \internal + * \brief Sets a TCC module compare value/buffer. + * + * Writes a compare value to the given TCC module compare/capture channel or + * buffer one. + * + * \param[in] module_inst Pointer to the software module instance struct + * \param[in] channel_index Index of the compare channel to write to + * \param[in] compare New compare value/buffer value to set + * \param[in] double_buffering_enabled Set to \c true to write to CCBx + * + * \return Status of the compare update procedure. + * + * \retval STATUS_OK The compare value was updated successfully + * \retval STATUS_ERR_INVALID_ARG An invalid channel index was supplied or + * compare value exceed resolution + */ +static enum status_code _tcc_set_compare_value( + const struct tcc_module *const module_inst, + const enum tcc_match_capture_channel channel_index, + const uint32_t compare, + const bool double_buffering_enabled) +{ + /* Sanity check arguments */ + Assert(module_inst); + Assert(module_inst->hw); + + /* Get a pointer to the module's hardware instance */ + Tcc *const tcc_module = module_inst->hw; + /* Get a index of the module */ + uint8_t module_index = _tcc_get_inst_index(tcc_module); + + /* Check index */ + if (channel_index >= _tcc_cc_nums[module_index]) { + return STATUS_ERR_INVALID_ARG; + } + + uint32_t max_count = _tcc_maxs[module_index]; + + /* Check compare value */ + if (compare > max_count) { + return STATUS_ERR_INVALID_ARG; + } + + if (double_buffering_enabled) { +#if (SAML21) || (SAMC20) || (SAMC21) || (SAML22) || (SAMR30) || (SAMR34) || (SAMR35) + tcc_module->CCBUF[channel_index].reg = compare; +#else + while(tcc_module->STATUS.reg & + (TCC_STATUS_CCBV0 << channel_index)) { + /* Valid check */ + } + while(tcc_module->SYNCBUSY.reg & + (TCC_SYNCBUSY_CCB0 << channel_index)) { + /* Sync wait */ + } + tcc_module->CCB[channel_index].reg = compare; +#endif + } else { + while(tcc_module->SYNCBUSY.reg & (TCC_SYNCBUSY_CC0 << channel_index)) { + /* Sync wait */ + } + tcc_module->CC[channel_index].reg = compare; + } + return STATUS_OK; +} + + +/** + * \brief Sets a TCC module compare value. + * + * Writes a compare value to the given TCC module compare/capture channel. + * + * If double buffering is enabled it always write to the buffer + * register. The value will then be updated immediately by calling + * \ref tcc_force_double_buffer_update(), or be updated when the lock update bit + * is cleared and the UPDATE condition happen. + * + * \param[in] module_inst Pointer to the software module instance struct + * \param[in] channel_index Index of the compare channel to write to + * \param[in] compare New compare value to set + * + * \return Status of the compare update procedure. + * + * \retval STATUS_OK The compare value was updated successfully + * \retval STATUS_ERR_INVALID_ARG An invalid channel index was supplied or + * compare value exceed resolution + */ +enum status_code tcc_set_compare_value( + const struct tcc_module *const module_inst, + const enum tcc_match_capture_channel channel_index, + const uint32_t compare) +{ + /* Sanity check arguments */ + Assert(module_inst); + + return _tcc_set_compare_value(module_inst, channel_index, compare, + module_inst->double_buffering_enabled); +} + +/** + * \brief Sets a TCC module compare value and buffer value. + * + * Writes compare value and buffer to the given TCC module compare/capture + * channel. Usually as preparation for double buffer or circulared double buffer + * (circular buffer). + * + * \param[in] module_inst Pointer to the software module instance struct + * \param[in] channel_index Index of the compare channel to write to + * \param[in] compare New compare value to set + * \param[in] compare_buffer New compare buffer value to set + * + * \return Status of the compare update procedure. + * + * \retval STATUS_OK The compare value was updated successfully + * \retval STATUS_ERR_INVALID_ARG An invalid channel index was supplied or + * compare value exceed resolution + */ +enum status_code tcc_set_double_buffer_compare_values( + struct tcc_module *const module_inst, + const enum tcc_match_capture_channel channel_index, + const uint32_t compare, const uint32_t compare_buffer) +{ + /* Sanity check arguments */ + Assert(module_inst); + + enum status_code status; + status = _tcc_set_compare_value(module_inst, channel_index, compare, false); + if (status != STATUS_OK) { + return status; + } + return _tcc_set_compare_value(module_inst, channel_index, compare_buffer, + true); +} + + +/** + * \internal + * \brief Set the timer TOP/PERIOD buffer/value. + * + * This function writes the given value to the PER/PERB register. + * + * \param[in] module_inst Pointer to the software module instance struct + * \param[in] top_value New value to be loaded into the PER/PERB register + * \param[in] double_buffering_enabled Set to \c true to write to PERB + * + * \return Status of the TOP set procedure. + * + * \retval STATUS_OK The timer TOP value was updated successfully + * \retval STATUS_ERR_INVALID_ARG An invalid channel index was supplied or + * top/period value exceed resolution + */ +static enum status_code _tcc_set_top_value( + const struct tcc_module *const module_inst, + const uint32_t top_value, + const bool double_buffering_enabled) +{ + /* Sanity check arguments */ + Assert(module_inst); + Assert(module_inst->hw); + + /* Get a pointer to the module's hardware instance */ + Tcc *const tcc_module = module_inst->hw; + /* Get a index of the module */ + uint8_t module_index = _tcc_get_inst_index(tcc_module); + + uint32_t max_count = _tcc_maxs[module_index]; + + /* Check compare value */ + if (top_value > max_count) { + return STATUS_ERR_INVALID_ARG; + } + + if (double_buffering_enabled) { +#if (SAML21) || (SAMC20) || (SAMC21) || (SAML22) || (SAMR30) || (SAMR34) || (SAMR35) + tcc_module->PERBUF.reg = top_value; +#else + while(tcc_module->SYNCBUSY.reg & TCC_SYNCBUSY_PERB) { + /* Sync wait */ + } + tcc_module->PERB.reg = top_value; +#endif + } else { + while(tcc_module->SYNCBUSY.reg & TCC_SYNCBUSY_PER) { + /* Sync wait */ + } + tcc_module->PER.reg = top_value; + } + return STATUS_OK; +} + + +/** + * \brief Set the timer TOP/PERIOD value. + * + * This function writes the given value to the PER/PERB register. + * + * If double buffering is enabled it always write to the buffer + * register (PERB). The value will then be updated immediately by calling + * \ref tcc_force_double_buffer_update(), or be updated when the lock update bit + * is cleared and the UPDATE condition happen. + * + * When using MFRQ, the top value is defined by the CC0 register value and the + * PER value is ignored, so + * \ref tcc_set_compare_value (module,channel_0,value) must be used instead of + * this function to change the actual top value in that case. + * For all other waveforms operation the top value is defined by PER register + * value. + * + * \param[in] module_inst Pointer to the software module instance struct + * \param[in] top_value New value to be loaded into the PER/PERB register + * + * \return Status of the TOP set procedure. + * + * \retval STATUS_OK The timer TOP value was updated successfully + * \retval STATUS_ERR_INVALID_ARG An invalid channel index was supplied or + * top/period value exceed resolution + */ +enum status_code tcc_set_top_value( + const struct tcc_module *const module_inst, + const uint32_t top_value) +{ + /* Sanity check arguments */ + Assert(module_inst); + + return _tcc_set_top_value(module_inst, top_value, + module_inst->double_buffering_enabled); +} + +/** + * \brief Set the timer TOP/PERIOD value and buffer value. + * + * This function writes the given value to the PER and PERB register. Usually as + * preparation for double buffer or circulared double buffer (circular buffer). + * + * When using MFRQ, the top values are defined by the CC0 and CCB0, the PER and + * PERB values are ignored, so + * \ref tcc_set_double_buffer_compare_values (module,channel_0,value,buffer) must + * be used instead of this function to change the actual top values in that + * case. For all other waveforms operation the top values are defined by PER and + * PERB registers values. + * + * \param[in] module_inst Pointer to the software module instance struct + * \param[in] top_value New value to be loaded into the PER register + * \param[in] top_buffer_value New value to be loaded into the PERB register + * + * \return Status of the TOP set procedure. + * + * \retval STATUS_OK The timer TOP value was updated successfully + * \retval STATUS_ERR_INVALID_ARG An invalid channel index was supplied or + * top/period value exceed resolution + */ +enum status_code tcc_set_double_buffer_top_values( + const struct tcc_module *const module_inst, + const uint32_t top_value, const uint32_t top_buffer_value) +{ + /* Sanity check arguments */ + Assert(module_inst); + + enum status_code status; + status = _tcc_set_top_value(module_inst, top_value, false); + if (status != STATUS_OK) { + return status; + } + return _tcc_set_top_value(module_inst, top_buffer_value, true); +} + + +/** + * \brief Sets the TCC module waveform output pattern. + * + * Force waveform output line to generate specific pattern (0, 1, or as is). + * + * If double buffering is enabled it always write to the buffer + * register. The value will then be updated immediately by calling + * \ref tcc_force_double_buffer_update(), or be updated when the lock update bit + * is cleared and the UPDATE condition happen. + * + * \param[in] module_inst Pointer to the software module instance struct + * \param[in] line_index Output line index + * \param[in] pattern Output pattern to use (\ref tcc_output_pattern) + * + * \return Status of the pattern set procedure. + * + * \retval STATUS_OK The PATT register is updated successfully + * \retval STATUS_ERR_INVALID_ARG An invalid line index was supplied + */ +enum status_code tcc_set_pattern( + const struct tcc_module *const module_inst, + const uint32_t line_index, + const enum tcc_output_pattern pattern) +{ + /* Sanity check arguments */ + Assert(module_inst); + Assert(module_inst->hw); + + /* Get a pointer to the module's hardware instance */ + Tcc *const tcc_module = module_inst->hw; + /* Get a index of the module */ + uint8_t module_index = _tcc_get_inst_index(tcc_module); + /* Get number of output lines */ + uint8_t ow_num = _tcc_ow_nums[module_index]; + + /* Check if line number is OK */ + if (line_index >= ow_num) { + return STATUS_ERR_INVALID_ARG; + } + + uint32_t patt_value; + + while(tcc_module->SYNCBUSY.reg & TCC_SYNCBUSY_PATT) { + /* Sync wait */ + } + patt_value = tcc_module->PATT.reg; + if (TCC_OUTPUT_PATTERN_DISABLE == pattern) { + patt_value &= ~(TCC_PATT_PGE0 << line_index); + } else if (TCC_OUTPUT_PATTERN_0 == pattern) { + patt_value &= ~(TCC_PATT_PGV0 << line_index); + patt_value |= (TCC_PATT_PGE0 << line_index); + } else { + patt_value |= ((TCC_PATT_PGE0 | TCC_PATT_PGV0) << line_index); + } + + if (module_inst->double_buffering_enabled) { +#if (SAML21) || (SAMC20) || (SAMC21) || (SAML22) || (SAMR30) || (SAMR34) || (SAMR35) + tcc_module->PATTBUF.reg = patt_value; +#else + while(tcc_module->SYNCBUSY.reg & TCC_SYNCBUSY_PATTB) { + /* Sync wait */ + } + tcc_module->PATTB.reg = patt_value; +#endif + } else { + tcc_module->PATT.reg = patt_value; + } + return STATUS_OK; +} + +/** + * \brief Retrieves the current module status. + * + * Retrieves the status of the module, giving overall state information. + * + * \param[in] module_inst Pointer to the TCC software instance struct + * + * \return Bitmask of \c TCC_STATUS_* flags. + * + * \retval TCC_STATUS_CHANNEL_MATCH_CAPTURE(n) Channel n match/capture has occured + * \retval TCC_STATUS_CHANNEL_OUTPUT(n) Channel n match/capture output state + * \retval TCC_STATUS_NON_RECOVERABLE_FAULT_OCCUR(x) Non-recoverable fault x has occured + * \retval TCC_STATUS_RECOVERABLE_FAULT_OCCUR(n) Recoverable fault n has occured + * \retval TCC_STATUS_NON_RECOVERABLE_FAULT_PRESENT(x) Non-recoverable fault x input present + * \retval TCC_STATUS_RECOVERABLE_FAULT_PRESENT(n) Recoverable fault n input present + * \retval TCC_STATUS_SYNC_READY None of register is syncing + * \retval TCC_STATUS_CAPTURE_OVERFLOW Timer capture data has overflowed + * \retval TCC_STATUS_COUNTER_EVENT Timer counter event has occurred + * \retval TCC_STATUS_COUNT_OVERFLOW Timer count value has overflowed + * \retval TCC_STATUS_COUNTER_RETRIGGERED Timer counter has been retriggered + * \retval TCC_STATUS_STOP Timer counter has been stopped + * \retval TCC_STATUS_RAMP_CYCLE_INDEX Wave ramp index for cycle + */ +uint32_t tcc_get_status( + struct tcc_module *const module_inst) +{ + /* Sanity check arguments */ + Assert(module_inst); + Assert(module_inst->hw); + + uint32_t int_flags = module_inst->hw->INTFLAG.reg; + uint32_t status_flags = module_inst->hw->STATUS.reg; + uint32_t status = 0; + int i; + + /* SYNC */ + if (module_inst->hw->SYNCBUSY.reg == 0) { + status |= TCC_STATUS_SYNC_READY; + } + + /* Channels */ + for (i = 0; i < TCC_NUM_CHANNELS; i++) { + if (int_flags & TCC_INTFLAG_MC(i)) { + status |= TCC_STATUS_CHANNEL_MATCH_CAPTURE(i); + } + if (status_flags & TCC_STATUS_CMP(i)) { + status |= TCC_STATUS_CHANNEL_OUTPUT(i); + } + } + /* Non-recoverable fault state */ + if ((int_flags & TCC_INTFLAG_FAULT1) || + (status_flags & TCC_STATUS_FAULT1)) { + status |= TCC_STATUS_NON_RECOVERABLE_FAULT_OCCUR(1); + } + if ((int_flags & TCC_INTFLAG_FAULT0) || + (status_flags & TCC_STATUS_FAULT0)) { + status |= TCC_STATUS_NON_RECOVERABLE_FAULT_OCCUR(0); + } + /* Non-recoverable fault inputs */ + if (status_flags & TCC_STATUS_FAULT0IN) { + status |= TCC_STATUS_NON_RECOVERABLE_FAULT_PRESENT(0); + } + if (status_flags & TCC_STATUS_FAULT1IN) { + status |= TCC_STATUS_NON_RECOVERABLE_FAULT_PRESENT(1); + } + /* Recoverable fault state */ + if ((int_flags & TCC_INTFLAG_FAULTB) || + (status_flags & TCC_STATUS_FAULTB)) { + status |= TCC_STATUS_RECOVERABLE_FAULT_OCCUR(1); + } + if ((int_flags & TCC_INTFLAG_FAULTA) || + (status_flags & TCC_STATUS_FAULTA)) { + status |= TCC_STATUS_RECOVERABLE_FAULT_OCCUR(0); + } + /* Recoverable fault inputs */ + if (status_flags & TCC_STATUS_FAULTAIN) { + status |= TCC_STATUS_RECOVERABLE_FAULT_PRESENT(0); + } + if (status_flags & TCC_STATUS_FAULTBIN) { + status |= TCC_STATUS_RECOVERABLE_FAULT_PRESENT(1); + } + + /* Check for TCC capture overflow */ + if (int_flags & TCC_INTFLAG_ERR) { + status |= TCC_STATUS_CAPTURE_OVERFLOW; + } + /* Check for TCC count counter */ + if (int_flags & TCC_INTFLAG_CNT) { + status |= TCC_STATUS_COUNTER_EVENT; + } + /* Check for TCC count retrigger */ + if (int_flags & TCC_INTFLAG_TRG) { + status |= TCC_STATUS_COUNTER_RETRIGGERED; + } + /* Check for TCC count overflow */ + if (int_flags & TCC_INTFLAG_OVF) { + status |= TCC_STATUS_COUNT_OVERFLOW; + } + /* Check for TCC count stop */ + if (status_flags & TCC_STATUS_STOP) { + status |= TCC_STATUS_STOPPED; + } + /* Check for TCC RAMP index */ + if (status_flags & TCC_STATUS_IDX) { + status |= TCC_STATUS_RAMP_CYCLE_INDEX; + } + return status; +} + +/** + * \brief Clears a module status flag. + * + * Clears the given status flag of the module. + * + * \param[in] module_inst Pointer to the TCC software instance struct + * \param[in] status_flags Bitmask of \c TCC_STATUS_* flags to clear + */ +void tcc_clear_status( + struct tcc_module *const module_inst, + const uint32_t status_flags) +{ + /* Sanity check arguments */ + Assert(module_inst); + Assert(module_inst->hw); + + uint32_t int_clr = 0; + uint32_t status_clr = 0; + int i; + + /* Channels */ + for (i = 0; i < TCC_NUM_CHANNELS; i++) { + if (status_flags & TCC_STATUS_CHANNEL_MATCH_CAPTURE(i)) { + int_clr |= TCC_INTFLAG_MC(i); + } + } + /* Faults */ + if (status_flags & TCC_STATUS_NON_RECOVERABLE_FAULT_OCCUR(1)) { + int_clr |= TCC_INTFLAG_FAULT1; + status_clr |= TCC_STATUS_FAULT1; + } + if (status_flags & TCC_STATUS_NON_RECOVERABLE_FAULT_OCCUR(0)) { + int_clr |= TCC_INTFLAG_FAULT0; + status_clr |= TCC_STATUS_FAULT0; + } + if (status_flags & TCC_STATUS_RECOVERABLE_FAULT_OCCUR(1)) { + int_clr |= TCC_INTFLAG_FAULTB; + status_clr |= TCC_STATUS_FAULTB; + } + if (status_flags & TCC_STATUS_RECOVERABLE_FAULT_OCCUR(0)) { + int_clr |= TCC_INTFLAG_FAULTA; + status_clr |= TCC_STATUS_FAULTA; + } + /* Check for TCC capture overflow */ + if (status_flags & TCC_STATUS_CAPTURE_OVERFLOW) { + int_clr |= TCC_INTFLAG_ERR; + } + /* Check for TCC count counter */ + if (status_flags & TCC_STATUS_COUNTER_EVENT) { + int_clr |= TCC_INTFLAG_CNT; + } + /* Check for TCC count retrigger */ + if (status_flags & TCC_STATUS_COUNTER_RETRIGGERED) { + int_clr = TCC_INTFLAG_TRG; + } + /* Check for TCC count overflow */ + if (status_flags & TCC_STATUS_COUNT_OVERFLOW) { + int_clr |= TCC_INTFLAG_OVF; + } + /* Clear status flag */ + module_inst->hw->STATUS.reg = status_clr; + /* Clear interrupt flag */ + module_inst->hw->INTFLAG.reg = int_clr; +} + +/** + * \brief Enable circular option for double buffered compare values. + * + * Enable circular option for the double buffered channel compare values. + * On each UPDATE condition, the contents of CCBx and CCx are switched, meaning + * that the contents of CCBx are transferred to CCx and the contents of CCx are + * transferred to CCBx. + * + * \param[in] module_inst Pointer to the TCC software instance struct + * \param[in] channel_index Index of the compare channel to set up to + * + * \retval STATUS_OK The module was initialized successfully + * \retval STATUS_INVALID_ARG An invalid channel index is supplied + */ +enum status_code tcc_enable_circular_buffer_compare( + struct tcc_module *const module_inst, + enum tcc_match_capture_channel channel_index) +{ + /* Sanity check arguments */ + Assert(module_inst); + Assert(module_inst->hw); + + /* Get a pointer to the module's hardware instance */ + Tcc *const tcc_module = module_inst->hw; + /* Get a index of the module */ + uint8_t module_index = _tcc_get_inst_index(tcc_module); + + /* Check index */ + if (channel_index > 3) { + return STATUS_ERR_INVALID_ARG; + } + if (channel_index >= _tcc_cc_nums[module_index]) { + return STATUS_ERR_INVALID_ARG; + } + + tcc_module->WAVE.reg |= (TCC_WAVE_CICCEN0 << channel_index); + + return STATUS_OK; +} + +/** + * \brief Disable circular option for double buffered compare values. + * + * Stop circularing the double buffered compare values. + * + * \param[in] module_inst Pointer to the TCC software instance struct + * \param[in] channel_index Index of the compare channel to set up to + * + * \retval STATUS_OK The module was initialized successfully + * \retval STATUS_INVALID_ARG An invalid channel index is supplied + */ +enum status_code tcc_disable_circular_buffer_compare( + struct tcc_module *const module_inst, + enum tcc_match_capture_channel channel_index) +{ + /* Sanity check arguments */ + Assert(module_inst); + Assert(module_inst->hw); + + /* Get a pointer to the module's hardware instance */ + Tcc *const tcc_module = module_inst->hw; + /* Get a index of the module */ + uint8_t module_index = _tcc_get_inst_index(tcc_module); + + /* Check index */ + if (channel_index > 3) { + return STATUS_ERR_INVALID_ARG; + } + if (channel_index >= _tcc_cc_nums[module_index]) { + return STATUS_ERR_INVALID_ARG; + } + + tcc_module->WAVE.reg &= ~(TCC_WAVE_CICCEN0 << channel_index); + + return STATUS_OK; +} diff --git a/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/drivers/tcc/tcc.h b/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/drivers/tcc/tcc.h new file mode 100644 index 0000000..808d030 --- /dev/null +++ b/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/drivers/tcc/tcc.h @@ -0,0 +1,2487 @@ +/** + * \file + * + * \brief SAM TCC - Timer Counter for Control Applications Driver + * + * Copyright (c) 2013-2018 Microchip Technology Inc. and its subsidiaries. + * + * \asf_license_start + * + * \page License + * + * Subject to your compliance with these terms, you may use Microchip + * software and any derivatives exclusively with Microchip products. + * It is your responsibility to comply with third party license terms applicable + * to your use of third party software (including open source software) that + * may accompany Microchip software. + * + * THIS SOFTWARE IS SUPPLIED BY MICROCHIP "AS IS". NO WARRANTIES, + * WHETHER EXPRESS, IMPLIED OR STATUTORY, APPLY TO THIS SOFTWARE, + * INCLUDING ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, + * AND FITNESS FOR A PARTICULAR PURPOSE. IN NO EVENT WILL MICROCHIP BE + * LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL OR CONSEQUENTIAL + * LOSS, DAMAGE, COST OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE + * SOFTWARE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE + * POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT + * ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY + * RELATED TO THIS SOFTWARE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, + * THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THIS SOFTWARE. + * + * \asf_license_stop + * + */ +/* + * Support and FAQ: visit Microchip Support + */ + +#ifndef TCC_H_INCLUDED +#define TCC_H_INCLUDED + +/** + * \defgroup asfdoc_sam0_tcc_group SAM Timer Counter for Control Applications (TCC) Driver + * + * This driver for Atmel® | SMART ARM®-based microcontrollers provides an interface for the configuration + * and management of the TCC module within the device, for waveform + * generation and timing operations. It also provides extended options for + * control applications. + * + * The following driver API modes are covered + * by this manual: + * + * - Polled APIs + * \if TCC_CALLBACK_MODE + * - Callback APIs + * \endif + * + * The following peripheral is used by this module: + * - TCC (Timer/Counter for Control Applications) + * + * The following devices can use this module: + * - Atmel | SMART SAM D21 + * - Atmel | SMART SAM R21 + * - Atmel | SMART SAM D10/D11 + * - Atmel | SMART SAM L21/L22 + * - Atmel | SMART SAM DA1 + * - Atmel | SMART SAM C20/C21 + * - Atmel | SMART SAM HA1 + * - Atmel | SMART SAM R30 + * - Atmel | SMART SAM R34 + * - Atmel | SMART SAM R35 + * + * The outline of this documentation is as follows: + * - \ref asfdoc_sam0_tcc_prerequisites + * - \ref asfdoc_sam0_tcc_module_overview + * - \ref asfdoc_sam0_tcc_special_considerations + * - \ref asfdoc_sam0_tcc_extra_info + * - \ref asfdoc_sam0_tcc_examples + * - \ref asfdoc_sam0_tcc_api_overview + * + * \section asfdoc_sam0_tcc_prerequisites Prerequisites + * + * There are no prerequisites for this module. + * + * \section asfdoc_sam0_tcc_module_overview Module Overview + * + * The Timer/Counter for Control Applications (TCC) module provides a set of + * timing and counting related functionality, such as the generation of periodic + * waveforms, the capturing of a periodic waveform's frequency/duty cycle, + * software timekeeping for periodic operations, waveform extension control, + * fault detection etc. + * + * The counter size of the TCC modules can be 16- or 24-bit depending on + * the TCC instance. + * Refer \ref asfdoc_sam0_tcc_special_considerations_tcc_d21 and + * \ref asfdoc_sam0_tcc_special_considerations_tcc_d11 for details on TCC instances. + * + * The TCC module for the SAM includes the following functions: + * + * - Generation of PWM signals + * - Generation of timestamps for events + * - General time counting + * - Waveform period capture + * - Waveform frequency capture + * - Additional control for generated waveform outputs + * - Fault protection for waveform generation + * + * \ref asfdoc_sam0_tcc_block_diagram "The diagram below" shows the overview + * of the TCC Module. + * + * \anchor asfdoc_sam0_tcc_block_diagram + * \image html overview.svg "Overview of the TCC Module" + * + * \subsection asfdoc_sam0_tcc_module_overview_parts Functional Description + * The TCC module consists of following sections: + * - Base Counter + * - Compare/Capture channels, with waveform generation + * - Waveform extension control and fault detection + * - Interface to the event system, DMAC, and the interrupt system + * + * The base counter can be configured to either count a prescaled generic + * clock or events from the event system.(TCEx, with event action configured + * to counting). + * The counter value can be used by compare/capture channels which can be + * set up either in compare mode or capture mode. + * + * In capture mode, the counter value is stored when a configurable event + * occurs. This mode can be used to generate timestamps used in event capture, + * or it can be used for the measurement of a periodic input signal's + * frequency/duty cycle. + * + * In compare mode, the counter value is compared against one or more of the + * configured channels' compare values. When the counter value coincides with a + * compare value an action can be taken automatically by the module, such as + * generating an output event or toggling a pin when used for frequency or PWM + * signal generation. + * + * \note The connection of events between modules requires the use of the + * \ref asfdoc_sam0_events_group "SAM Event System Driver (EVENTS)" + * to route output event of one module to the the input event of another. + * For more information on event routing, refer to the event driver + * documentation. + * + * In compare mode, when output signal is generated, extended waveform controls + * are available, to arrange the compare outputs into specific formats. + * The Output matrix can change the channel output routing. Pattern generation + * unit can overwrite the output signal line to specific state. + * The Fault protection feature of the TCC supports recoverable and + * non-recoverable faults. + * + * \subsection asfdoc_sam0_tcc_module_overview_tc Base Timer/Counter + * + * \subsubsection asfdoc_sam0_tcc_module_overview_tc_size Timer/Counter Size + * Each TCC has a counter size of either 16- or 24-bits. The size of the + * counter determines the maximum value it can count to before an overflow + * occurs. + * \ref asfdoc_sam0_tcc_count_size_vs_top "The table below" shows the + * maximum values for each of the possible counter sizes. + * + * \anchor asfdoc_sam0_tcc_count_size_vs_top + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + *
    Timer Counter Sizes and Their Maximum Count Values
    Counter sizeMax. (hexadecimal)Max. (decimal)
    16-bit0xFFFF65,535
    24-bit0xFFFFFF16,777,215
    + * + * The period/top value of the counter can be set, to define counting period. + * This will allow the counter to overflow when the counter value reaches the + * period/top value. + * + * \subsubsection asfdoc_sam0_tcc_module_overview_tc_clk Timer/Counter Clock and Prescaler + * TCC is clocked asynchronously to the system clock by a GCLK + * (Generic Clock) channel. The GCLK channel can be connected to any of the GCLK + * generators. The GCLK generators are configured to use one of the available + * clock sources in the system such as internal oscillator, external crystals, + * etc. See the \ref asfdoc_sam0_system_clock_group "Generic Clock driver" for + * more information. + * + * Each TCC module in the SAM has its own individual clock prescaler, which + * can be used to divide the input clock frequency used by the counter. This + * prescaler only scales the clock used to provide clock pulses for the counter + * to count, and does not affect the digital register interface portion of + * the module, thus the timer registers will be synchronized to the raw GCLK + * frequency input to the module. + * + * As a result of this, when selecting a GCLK frequency and timer prescaler + * value, the user application should consider both the timer resolution + * required and the synchronization frequency to avoid lengthy + * synchronization times of the module if a very slow GCLK frequency is fed + * into the TCC module. It is preferable to use a higher module GCLK frequency + * as the input to the timer, and prescale this down as much as possible to + * obtain a suitable counter frequency in latency-sensitive applications. + * + * \subsubsection asfdoc_sam0_tcc_module_overview_tc_ctrl Timer/Counter Control Inputs (Events) + * + * The TCC can take several actions on the occurrence of an input event. + * The event actions are listed + * in \ref asfdoc_sam0_tcc_module_event_act "events action settings". + * + * \anchor asfdoc_sam0_tcc_module_event_act + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + *
    TCC Module Event Actions
    Event actionDescriptionApplied event
    TCC_EVENT_ACTION_OFFNo action on the event inputAll
    TCC_EVENT_ACTION_RETRIGGERRe-trigger Counter on eventAll
    TCC_EVENT_ACTION_NON_RECOVERABLE_FAULTGenerate Non-Recoverable Fault on eventAll
    TCC_EVENT_ACTION_STARTCounter start on eventEV0
    TCC_EVENT_ACTION_DIR_CONTROLCounter direction controlEV0
    TCC_EVENT_ACTION_DECREMENTCounter decrement on eventEV0
    TCC_EVENT_ACTION_PERIOD_PULSE_WIDTH_CAPTURECapture pulse period and pulse widthEV0
    TCC_EVENT_ACTION_PULSE_WIDTH_PERIOD_CAPTURECapture pulse width and pulse periodEV0
    TCC_EVENT_ACTION_STOPCounter stop on eventEV1
    TCC_EVENT_ACTION_COUNT_EVENTCounter count on eventEV1
    TCC_EVENT_ACTION_INCREMENTCounter increment on eventEV1
    TCC_EVENT_ACTION_COUNT_DURING_ACTIVECounter count during active state of asynchronous eventEV1
    + * + * \subsubsection asfdoc_sam0_tcc_module_overview_tc_reload Timer/Counter Reloading + * + * The TCC also has a configurable reload action, used when a + * re-trigger event occurs. Examples of a re-trigger event could be the counter + * reaching the maximum value when counting up, or when an event from the event + * system makes the counter to re-trigger. The reload action determines if the + * prescaler should be reset, and on which clock. The counter will + * always be reloaded with the value it is set to start counting. The user + * can choose between three different reload actions, described in + * \ref asfdoc_sam0_tcc_module_reload_act "the table below". + * + * \anchor asfdoc_sam0_tcc_module_reload_act + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + *
    TCC Module Reload Actions
    Reload actionDescription
    TCC_RELOAD_ACTION_GCLKReload TCC counter value on next GCLK cycle. Leave prescaler + * as-is.
    TCC_RELOAD_ACTION_PRESCReloads TCC counter value on next prescaler clock. Leave prescaler + * as-is.
    TCC_RELOAD_ACTION_RESYNCReload TCC counter value on next GCLK cycle. Clear prescaler to + * zero.
    + * + * The reload action to use will depend on the specific application being + * implemented. One example is when an external trigger for a reload occurs; if + * the TCC uses the prescaler, the counter in the prescaler should not have a + * value between zero and the division factor. The counter in the TCC module + * and the counter in the prescaler should both start at zero. + * If the counter is set to re-trigger when it reaches the maximum value, + * this is not the right option to use. In such a case it would be better if + * the prescaler is left unaltered when the re-trigger happens, letting the + * counter reset on the next GCLK cycle. + * + * \subsubsection asfdoc_sam0_tcc_module_overview_tc_oneshot One-shot Mode + * + * The TCC module can be configured in one-shot mode. When configured in this + * manner, starting the timer will cause it to count until the next overflow + * or underflow condition before automatically halting, waiting to be manually + * triggered by the user application software or an event from the event + * system. + * + * \subsection asfdoc_sam0_tcc_module_overview_capt Capture Operations + * + * In capture operations, any event from the event system or a pin change can + * trigger a capture of the counter value. This captured counter value can be + * used as timestamps for the events, or it can be used in frequency and pulse + * width capture. + * + * \subsubsection asfdoc_sam0_tcc_module_overview_capt_ev Capture Operations - Event + * + * Event capture is a simple use of the capture functionality, + * designed to create timestamps for specific events. When the input event + * appears, the current counter value is copied into the corresponding + * compare/capture register, which can then be read by the user application. + * + * Note that when performing any capture operation, there is a risk that the + * counter reaches its top value (MAX) when counting up, or the bottom value + * (zero) when counting down, before the capture event occurs. This can distort + * the result, making event timestamps to appear shorter than they really are. + * In this case, the user application should check for timer overflow when + * reading a capture result in order to detect this situation and perform an + * appropriate adjustment. + * + * Before checking for a new capture, \ref TCC_STATUS_COUNT_OVERFLOW + * should be checked. The response to an overflow error is left to the user + * application, however, it may be necessary to clear both the overflow + * flag and the capture flag upon each capture reading. + * + * \subsubsection asfdoc_sam0_tcc_module_overview_capt_pulse Capture Operations - Pulse Width + * + * Pulse Width Capture mode makes it possible to measure the pulse width and + * period of PWM signals. This mode uses two capture channels of the counter. + * There are two modes for pulse width capture; + * Pulse Width Period (PWP) and Period Pulse Width (PPW). In PWP mode, capture + * channel 0 is used for storing the pulse width and capture channel 1 stores + * the observed period. While in PPW mode, the roles of the two capture channels + * are reversed. + * + * As in the above example it is necessary to poll on interrupt flags to see + * if a new capture has happened and check that a capture overflow error has + * not occurred. + * + * Refer to \ref asfdoc_sam0_tcc_module_overview_tc_ctrl to set up the input + * event to perform pulse width capture. + * + * \subsection asfdoc_sam0_tcc_module_overview_mc Compare Match Operation + * + * In compare match operation, Compare/Capture registers are compared + * with the counter value. When the timer's count value matches the value of a + * compare channel, a user defined action can be taken. + * + * \subsubsection asfdoc_sam0_tcc_module_overview_mc_timer Basic Timer + * + * A Basic Timer is a simple application where compare match operation is used + * to determine when a specific period has elapsed. In Basic Timer operations, + * one or more values in the module's Compare/Capture registers are used to + * specify the time (in terms of the number of prescaled GCLK cycles, or + * input events) at which + * an action should be taken by the microcontroller. This can be an Interrupt + * Service Routine (ISR), event generation via the event system, or a software + * flag that is polled from the user application. + * + * \subsubsection asfdoc_sam0_tcc_module_overview_mc_wave Waveform Generation + * + * Waveform generation enables the TCC module to generate square waves, or, if + * combined with an external passive low-pass filter, analog waveforms. + * + * \subsubsection asfdoc_sam0_tcc_module_overview_mc_wave_pwm Waveform Generation - PWM + * + * Pulse width modulation is a form of waveform generation and a signalling + * technique that can be useful in many applications. When PWM mode is used, + * a digital pulse train with a configurable frequency and duty cycle can be + * generated by the TCC module and output to a GPIO pin of the device. + * + * Often PWM is used to communicate a control or information parameter to an + * external circuit or component. Differing impedances of the source generator + * and sink receiver circuits is less of an issue when using PWM compared to + * using an analog voltage value, as noise will not generally affect the + * signal's integrity to a meaningful extent. + * + * \ref asfdoc_sam0_tcc_module_pwm_single_diag "The figure below" illustrates + * operations and different states of the counter and its output when using + * the timer in Normal PWM mode (Single Slope). As can be seen, the TOP/PERIOD + * value is + * unchanged and is set to MAX. The compare match value is changed at several + * points to illustrate the resulting waveform output changes. The PWM output is + * set to normal (i.e. non-inverted) output mode. + * + * \anchor asfdoc_sam0_tcc_module_pwm_single_diag + * \image html pwm_single_ex.svg "Example Of PWM In Single-Slope Mode, and Different Counter Operations" + * + * Several PWM modes are supported by the TCC module, refer to + * datasheet for the details on PWM waveform generation. + * + * \subsubsection asfdoc_sam0_tcc_module_overview_mc_wave_freq Waveform Generation - Frequency + * + * Normal Frequency Generation is in many ways identical to PWM generation. + * However, only in Frequency Generation, a toggle occurs on the output when a + * match on a compare channels occurs. + * + * When the Match Frequency Generation is used, the timer value is reset on + * match condition, resulting in a variable frequency square wave with a + * fixed 50% duty cycle. + * + * \subsection asfdoc_sam0_tcc_module_overview_ext Waveform Extended Controls + * + * \subsubsection asfdoc_sam0_tcc_module_overview_ext_pat Pattern Generation + * + * Pattern insertion allows the TCC module to change the actual pin output level + * without modifying the compare/match settings. + * + * \anchor asfdoc_sam0_tcc_module_pattern_gen + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + *
    TCC Module Output Pattern Generation
    PatternDescription
    TCC_OUTPUT_PATTERN_DISABLEPattern disabled, generate output as is
    TCC_OUTPUT_PATTERN_0Generate pattern 0 on output (keep the output LOW)
    TCC_OUTPUT_PATTERN_1Generate pattern 1 on output (keep the output HIGH)
    + * + * \subsubsection asfdoc_sam0_tcc_module_overview_ext_r_fault Recoverable Faults + * + * The recoverable faults can trigger one or several of following fault actions: + * -# *Halt* action: The recoverable faults can halt the TCC timer/counter, + * so that the final output wave is kept at a defined state. When the fault + * state is removed it is possible to recover the counter and waveform + * generation. The halt action is defined as: + * \anchor asfdoc_sam0_tcc_module_fault_halt_action + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + *
    TCC Module Recoverable Fault Halt Actions
    ActionDescription
    TCC_FAULT_HALT_ACTION_DISABLEHalt action is disabled
    TCC_FAULT_HALT_ACTION_HW_HALTThe timer/counter is halted as long as the corresponding fault is + * present
    TCC_FAULT_HALT_ACTION_SW_HALTThe timer/counter is halted until the corresponding fault is removed + * and fault state cleared by software
    TCC_FAULT_HALT_ACTION_NON_RECOVERABLEForce all the TCC output pins to a pre-defined level, as what + * Non-Recoverable Fault do
    + * -# *Restart* action: When enabled, the recoverable faults can restart the TCC + * timer/counter. + * -# *Keep* action: When enabled, the recoverable faults can keep the + * corresponding channel output to zero when the fault condition is present. + * -# *Capture* action: When the recoverable fault occurs, the capture action can + * time stamps the corresponding fault. The following capture mode is + * supported: + * \anchor asfdoc_sam0_tcc_module_fault_capt_action + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + *
    TCC Module Recoverable Fault Capture Actions
    ActionDescription
    TCC_FAULT_CAPTURE_DISABLECapture action is disabled
    TCC_FAULT_CAPTURE_EACHEquivalent to standard capture operation, on each fault occurrence + * the time stamp is captured
    TCC_FAULT_CAPTURE_MINIMUMGet the minimum time stamped value in all time stamps
    TCC_FAULT_CAPTURE_MAXIMUMGet the maximum time stamped value in all time stamps
    TCC_FAULT_CAPTURE_SMALLERTime stamp the fault input if the value is smaller than last one
    TCC_FAULT_CAPTURE_BIGGERTime stamp the fault input if the value is bigger than last one
    TCC_FAULT_CAPTURE_CHANGETime stamp the fault input if the time stamps changes its increment + * direction
    + * + * In TCC module, only the first two compare channels (CC0 and CC1) can work + * with recoverable fault inputs. The corresponding event inputs (TCCx MC0 + * and TCCx MC1) are then used as fault inputs respectively. + * The faults are called Fault A and Fault B. + * + * The recoverable fault can be filtered or effected by corresponding channel + * output. On fault condition there are many other settings that can be chosen. + * Refer to data sheet for more details about the recoverable fault + * operations. + * + * \subsubsection asfdoc_sam0_tcc_module_overview_ext_n_fault Non-Recoverable Faults + * + * The non-recoverable faults force all the TCC output pins to a pre-defined + * level (can be forced to 0 or 1). The input control signal of non-recoverable + * fault is from timer/counter event (TCCx EV0 and TCCx EV1). + * To enable non-recoverable fault, + * corresponding TCEx event action must be set to non-recoverable fault action + * (\ref TCC_EVENT_ACTION_NON_RECOVERABLE_FAULT). + * Refer to \ref asfdoc_sam0_tcc_module_overview_tc_ctrl to see the available + * event input action. + * + * \subsection asfdoc_sam0_tcc_module_overview_buffering Double and Circular Buffering + * + * The pattern, period, and the compare channels registers are double buffered. + * For these options there are effective registers (PATT, PER, and CCx) and + * buffer registers (PATTB, PERB, and CCx). When writing to the buffer + * registers, the values are buffered and will be committed to effective + * registers on UPDATE condition. + * + * Usually the buffered value is cleared after it is committed, but there is also + * an option to circular the register buffers. The period (PER) and four lowest + * compare channels register (CCx, x is 0 ~ 3) support this function. When + * circular buffer is used, on UPDATE the previous period or compare values are + * copied back into the corresponding period buffer and compare buffers. + * This way, the register value and its buffer register value is actually + * switched on UPDATE condition, and will be switched back on next UPDATE + * condition. + * + * For input capture, the buffer register (CCBx) and the corresponding capture + * channel register (CCx) act like a FIFO. When regular register (CCx) is empty + * or read, any content in the buffer register is passed to regular one. + * + * In TCC module driver, when the double buffering write is enabled, any + * write through \ref tcc_set_top_value(), \ref tcc_set_compare_value(), and + * \ref tcc_set_pattern() will be done to the corresponding buffer register. + * Then the value in the buffer register will be transferred to the regular + * register on the next UPDATE condition or by a force UPDATE using + * \ref tcc_force_double_buffer_update(). + * + * \subsection asfdoc_sam0_tcc_module_overview_sleep Sleep Mode + * + * TCC modules can be configured to operate in any sleep mode, with its "run + * in standby" function enabled. It can wake up the device using interrupts or + * perform internal actions with the help of the Event System. + * + * \section asfdoc_sam0_tcc_special_considerations Special Considerations + * + * \subsection asfdoc_sam0_tcc_special_considerations_specific_features Driver Feature Macro Definition + * \ref asfdoc_sam0_tcc_feature_table "The table below" shows some specific features + * of the TCC Module. + * + * \anchor asfdoc_sam0_tcc_feature_table + * + * + * + * + * + * + * + * + * + * + *
    TCC Module Specific Features
    Driver Feature MacroSupported devices
    FEATURE_TCC_GENERATE_DMA_TRIGGERSAM L21/L22/R30/R34/R35
    + * + * \note The specific features are only available in the driver when the + * selected device supports those features. + * + * \subsection asfdoc_sam0_tcc_special_considerations_tcc_feature Module Features + * + * The features of TCC, such as timer/counter size, number of compare capture + * channels, and number of outputs, are dependent on the TCC module instance being + * used. + * + * \subsubsection asfdoc_sam0_tcc_special_considerations_tcc_d21 SAM TCC Feature List + * For SAM D21/R21/L21/L22/DA1/C21/R30, the TCC features are: + * \anchor asfdoc_sam0_tcc_features_d21 + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + *
    TCC module features for SAM D21/R21/L21/L22/DA1/C21/R30
    TCC#Match/Capture channelsWave outputsCounter size [bits]FaultDitheringOutput matrixDead-Time insertionSWAPPattern
    04824YYYYYY
    12424YYY
    22216Y
    + * + * \subsubsection asfdoc_sam0_tcc_special_considerations_tcc_d11 SAM D10/D11 TCC Feature List + * For SAM D10/D11, the TCC features are: + * \anchor asfdoc_sam0_tcc_features_d11 + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + *
    TCC Module Features For SAM D10/D11
    TCC#Match/Capture channelsWave outputsCounter size [bits]FaultDitheringOutput matrixDead-Time insertionSWAPPattern
    04824YYYYYY
    + * + * \subsection asfdoc_sam0_tcc_special_considerations_tcc_pin Channels vs. Pinouts + * + * As the TCC module may have more waveform output pins than the number of + * compare/capture channels, the free pins (with number higher than number of + * channels) will reuse the waveform generated by channels subsequently. E.g., + * if the number of channels is four and the number of wave output pins is eight, channel + * 0 output will be available on out pin 0 and 4, channel 1 output + * on wave out pin 1 and 5, and so on. + * + * \section asfdoc_sam0_tcc_extra_info Extra Information + * + * For extra information, see \ref asfdoc_sam0_tcc_extra. This includes: + * - \ref asfdoc_sam0_tcc_extra_acronyms + * - \ref asfdoc_sam0_tcc_extra_dependencies + * - \ref asfdoc_sam0_tcc_extra_errata + * - \ref asfdoc_sam0_tcc_extra_history + * + * + * \section asfdoc_sam0_tcc_examples Examples + * + * For a list of examples related to this driver, see + * \ref asfdoc_sam0_tcc_exqsg. + * + * \section asfdoc_sam0_tcc_api_overview API Overview + * @{ + */ + +#include +#include +#include +#include + +/** Maximum number of channels supported by the driver + * (Channel index from 0 to \c TCC_NUM_CHANNELS - 1). + */ +#define TCC_NUM_CHANNELS 4 + +/** Maximum number of wave outputs lines supported by the driver + * (Output line index from 0 to \c TCC_NUM_WAVE_OUTPUTS - 1). + */ +#define TCC_NUM_WAVE_OUTPUTS 8 + +/** Maximum number of (recoverable) faults supported by the driver. */ +#define TCC_NUM_FAULTS 2 + +#if TCC_ASYNC == true +# include +#endif + +/** + * \name Driver Feature Definition + * Define port features set according to different device family. + * @{ +*/ +#if (SAML21) || (SAML22) || (SAMR30) || (SAMR34) || (SAMR35) || defined(__DOXYGEN__) +/** Generate DMA triggers */ +# define FEATURE_TCC_GENERATE_DMA_TRIGGER +#endif +/*@}*/ + +#ifdef __cplusplus +extern "C" { +#endif + +/** Generates a table enum list entry for a given type + and index (e.g. "TCC_CALLBACK_MC_CHANNEL_0,"). */ +#define _TCC_ENUM(n, type) TCC_##type##_##n, + +/** Generates table enum list entries for all channels of a + given type and channel number on TCC module. */ +#define _TCC_CHANNEL_ENUM_LIST(type) \ + MREPEAT(TCC_NUM_CHANNELS, _TCC_ENUM, type##_CHANNEL) +/** Generates table enum list entries for all output of a + given type and waveform output number on TCC module. */ +#define _TCC_WO_ENUM_LIST(type) \ + MREPEAT(TCC_NUM_WAVE_OUTPUTS, _TCC_ENUM, type) + + +#if TCC_ASYNC == true +/** Enum for the possible callback types for the TCC module. */ +enum tcc_callback { + /** Callback for TCC overflow */ + TCC_CALLBACK_OVERFLOW, + /** Callback for TCC Retrigger */ + TCC_CALLBACK_RETRIGGER, + /** Callback for TCC counter event */ + TCC_CALLBACK_COUNTER_EVENT, + /** Callback for capture overflow error */ + TCC_CALLBACK_ERROR, + /** Callback for Recoverable Fault A */ + TCC_CALLBACK_FAULTA, + /** Callback for Recoverable Fault B */ + TCC_CALLBACK_FAULTB, + /** Callback for Non-Recoverable Fault 0 */ + TCC_CALLBACK_FAULT0, + /** Callback for Non-Recoverable Fault 1 */ + TCC_CALLBACK_FAULT1, + +# if defined(__DOXYGEN__) + /** Channel callback type table for TCC + * + * Each TCC module may contain several callback types for channels; each + * channel will have its own callback type in the table, with the channel + * index number substituted for "n" in the channel callback type + * (e.g. \c TCC_MATCH_CAPTURE_CHANNEL_0). + */ + TCC_CALLBACK_CHANNEL_n = n, +# else + /** Callbacks for Match/Capture channels, e.g., TCC_CALLBACK_CHANNEL_0 */ + _TCC_CHANNEL_ENUM_LIST(CALLBACK) +# endif + +# if !defined(__DOXYGEN__) + /** Number of available callbacks */ + TCC_CALLBACK_N +# endif +}; +#endif /* #if TCC_ASYNC == true */ + +/** + * \name Module Status Flags + * + * TCC status flags, returned by \ref tcc_get_status() and cleared by + * \ref tcc_clear_status(). + * + * @{ + */ + +/** Timer channel \c ch (0 ~ 3) has matched against its compare value, + * or has captured a new value. + */ +#define TCC_STATUS_CHANNEL_MATCH_CAPTURE(ch) (1UL << (ch)) +/** Timer channel \c ch (0 ~ 3) match/compare output state. */ +#define TCC_STATUS_CHANNEL_OUTPUT(ch) (1UL << ((ch)+8)) +/** A Non-Recoverable Fault \c x (0 ~ 1) has occurred. */ +#define TCC_STATUS_NON_RECOVERABLE_FAULT_OCCUR(x) (1UL << ((x)+16)) +/** A Recoverable Fault \c n (0 ~ 1 representing A ~ B) has occured. */ +#define TCC_STATUS_RECOVERABLE_FAULT_OCCUR(n) (1UL << ((n)+18)) +/** The Non-Recoverable Fault \c x (0 ~ 1) input is present. */ +#define TCC_STATUS_NON_RECOVERABLE_FAULT_PRESENT(x) (1UL << ((x)+20)) +/** A Recoverable Fault \c n (0 ~ 1 representing A ~ B) is present. */ +#define TCC_STATUS_RECOVERABLE_FAULT_PRESENT(n) (1UL << ((n)+22)) +/** Timer registers synchronization has completed, and the synchronized count + * value may be read. + */ +#define TCC_STATUS_SYNC_READY (1UL << 23) +/** A new value was captured before the previous value was read, resulting in + * lost data. + */ +#define TCC_STATUS_CAPTURE_OVERFLOW (1UL << 24) +/** A counter event occurred. */ +#define TCC_STATUS_COUNTER_EVENT (1UL << 25) +/** A counter retrigger occurred. */ +#define TCC_STATUS_COUNTER_RETRIGGERED (1UL << 26) +/** The timer count value has overflowed from its maximum value to its minimum + * when counting upward, or from its minimum value to its maximum when + * counting downward. + */ +#define TCC_STATUS_COUNT_OVERFLOW (1UL << 27) +/** Ramp period cycle index. + * In ramp operation, each two period cycles are marked as cycle A and B, + * the index 0 represents cycle A and 1 represents cycle B. */ +#define TCC_STATUS_RAMP_CYCLE_INDEX (1UL << 28) +/** The counter has been stopped (due to disable, stop command, or one-shot). */ +#define TCC_STATUS_STOPPED (1UL << 29) + +/** @} */ + +/** + * \brief Index of the match capture channels + * + * This enum is used to specify which capture/match channel to do + * operations on. + */ +enum tcc_match_capture_channel { +# if defined(__DOXYGEN__) + /** Match capture channel index table for TCC + * + * Each TCC module may contain several match capture channels; each channel + * will have its own index in the table, with the index number substituted + * for "n" in the index name (e.g. \c TCC_MATCH_CAPTURE_CHANNEL_0). + */ + TCC_MATCH_CAPTURE_CHANNEL_n = n, +# else + /** Indexes of match capture channels, e.g., TCC_MATCH_CAPTURE_CHANNEL_0 */ + _TCC_CHANNEL_ENUM_LIST(MATCH_CAPTURE) +# endif +# if !defined(__DOXYGEN__) + /** Number of supported channels */ + TCC_MATCH_CAPTURE_CHANNEL_N +# endif +}; + +/** + * \brief Index of the wave outputs + * + * This enum is used to specify which wave output to do + * operations on. + */ +enum tcc_wave_output { +# if defined(__DOXYGEN__) + /** Waveform output index table for TCC + * + * Each TCC module may contain several wave outputs; each output + * will have its own index in the table, with the index number substituted + * for "n" in the index name (e.g. \c TCC_WAVE_OUTPUT_0). + */ + TCC_WAVE_OUTPUT_n = n, +# else + /** Indexes of match capture channels, e.g., TCC_WAVEFORM_OUTPUT_0 */ + _TCC_WO_ENUM_LIST(WAVE_OUTPUT) +# endif +# if !defined(__DOXYGEN__) + /** Number of supported channels */ + TCC_WAVE_OUTPUT_N +# endif +}; + +/** + * \brief TCC wave generation mode enum + * + * This enum is used to specify the waveform generation mode. + * + */ +enum tcc_wave_generation { + /** Normal Frequency: Top is the PER register, output toggled on each + * compare match */ + TCC_WAVE_GENERATION_NORMAL_FREQ = 0, + /** Match Frequency: Top is CC0 register, output toggles on each update + * condition */ + TCC_WAVE_GENERATION_MATCH_FREQ = 1, + /** Single-Slope PWM: Top is the PER register, CCx controls duty cycle + * (output active when count is greater than CCx) */ + TCC_WAVE_GENERATION_SINGLE_SLOPE_PWM = 2, + + /** Double-slope (count up and down), non centre-aligned: Top is the PER + * register, CC[x] controls duty cycle while counting up and CC[x+N/2] + * controls it while counting down */ + TCC_WAVE_GENERATION_DOUBLE_SLOPE_CRITICAL = 4, + /** Double-slope (count up and down), interrupt/event at Bottom (Top is the + * PER register, output active when count is greater than CCx) */ + TCC_WAVE_GENERATION_DOUBLE_SLOPE_BOTTOM = 5, + /** Double-slope (count up and down), interrupt/event at Bottom and Top: (Top is the + * PER register, output active when count is lower than CCx) */ + TCC_WAVE_GENERATION_DOUBLE_SLOPE_BOTH = 6, + /** Double-slope (count up and down), interrupt/event at Top (Top is the + * PER register, output active when count is greater than CCx) */ + TCC_WAVE_GENERATION_DOUBLE_SLOPE_TOP = 7, +}; + +/** + * \brief Polarity of TCC wave generation on channels + * + * Specifies whether the wave output needs to be inverted or not. + */ +enum tcc_wave_polarity { + /** Wave output is not inverted */ + TCC_WAVE_POLARITY_0, + /** Wave output is inverted */ + TCC_WAVE_POLARITY_1 +}; + +/** + * \brief TCC pattern generator for outputs + * + * Used when disabling output pattern or when selecting a specific pattern. + */ +enum tcc_output_pattern { + /** SWAP output pattern is not used */ + TCC_OUTPUT_PATTERN_DISABLE, + /** Pattern 0 is applied to SWAP output */ + TCC_OUTPUT_PATTERN_0, + /** Pattern 1 is applied to SWAP output */ + TCC_OUTPUT_PATTERN_1 +}; + +/** + * \brief Ramp Operations which are supported in single-slope PWM generation + * + * Ramp operations which are supported in single-slope PWM generation. + */ +enum tcc_ramp { + /** Default timer/counter PWM operation */ + TCC_RAMP_RAMP1 = 0, + + /** Uses a single channel (CC0) to control both CC0/CC1 compare outputs. + * In cycle A, the channel 0 output is disabled, and + * in cycle B, the channel 1 output is disabled. */ + TCC_RAMP_RAMP2A, + + /** Uses channels CC0 and CC1 to control compare outputs. + * In cycle A, the channel 0 output is disabled, and + * in cycle B, the channel 1 output is disabled.*/ + TCC_RAMP_RAMP2 +}; + +/** + * \brief Ramp Index for TCC wave generation + * + * In ramp operation, each two period cycles are marked as cycle A and B, + * the index 0 represents cycle A and 1 represents cycle B. + */ +enum tcc_ramp_index { + /** Default, cycle index toggles. */ + TCC_RAMP_INDEX_DEFAULT, + /** Force next cycle to be cycle B (set to 1) */ + TCC_RAMP_INDEX_FORCE_B, + /** Force next cycle to be cycle A (clear to 0) */ + TCC_RAMP_INDEX_FORCE_A, + /** Force next cycle keeping the same as current */ + TCC_RAMP_INDEX_FORCE_KEEP +}; + +/** + * \brief TCC output inversion + * + * Used when enabling or disabling output inversion. + */ +enum tcc_output_invertion { + /** Output inversion not to be enabled */ + TCC_OUTPUT_INVERTION_DISABLE, + /** Invert the output from WO[x] */ + TCC_OUTPUT_INVERTION_ENABLE +}; + +/** + * \brief TCC Counter reload action enum + * + * This enum specify how the counter is reloaded and whether the prescaler + * should be restarted. + */ +enum tcc_reload_action { + /** The counter is reloaded/reset on the next GCLK and starts + * counting on the prescaler clock + */ + TCC_RELOAD_ACTION_GCLK, + /** The counter is reloaded/reset on the next prescaler clock + */ + TCC_RELOAD_ACTION_PRESC, + /** The counter is reloaded/reset on the next GCLK, and the + * prescaler is restarted as well + */ + TCC_RELOAD_ACTION_RESYNC +}; + + +/** + * \brief TCC clock prescaler values + * + * This enum is used to choose the clock prescaler + * configuration. The prescaler divides the clock frequency of the TCC + * module to operate TCC at a slower clock rate. + */ +enum tcc_clock_prescaler { + /** Divide clock by 1 */ + TCC_CLOCK_PRESCALER_DIV1, + /** Divide clock by 2 */ + TCC_CLOCK_PRESCALER_DIV2, + /** Divide clock by 4 */ + TCC_CLOCK_PRESCALER_DIV4, + /** Divide clock by 8 */ + TCC_CLOCK_PRESCALER_DIV8, + /** Divide clock by 16 */ + TCC_CLOCK_PRESCALER_DIV16, + /** Divide clock by 64 */ + TCC_CLOCK_PRESCALER_DIV64, + /** Divide clock by 256 */ + TCC_CLOCK_PRESCALER_DIV256, + /** Divide clock by 1024 */ + TCC_CLOCK_PRESCALER_DIV1024 +}; + +/** + * \brief TCC module count direction + * + * Used when selecting the Timer/Counter count direction. + */ +enum tcc_count_direction { + /** Timer should count upward */ + TCC_COUNT_DIRECTION_UP, + /** Timer should count downward */ + TCC_COUNT_DIRECTION_DOWN, +}; + +#ifdef FEATURE_TCC_GENERATE_DMA_TRIGGER +/** + * \brief TCC module counter overflow DMA request mode + * + * Used when selecting the Timer/Counter overflow DMA request mode. + */ +enum tcc_count_overflow_dma_trigger_mode { + /** TCC generates a DMA request on each cycle when an update condition + * is detected + */ + TCC_COUNT_OVERFLOW_DMA_TRIGGER_MODE_CONTINUE, + /** When an update condition is detected, the TCC generates a DMA trigger + * on the cycle following the DMA One-Shot Command written to the Control + * B register + */ + TCC_COUNT_OVERFLOW_DMA_TRIGGER_MODE_ONE_SHOT, +}; +#endif + +/** + * \brief Action to perform when the TCC module is triggered by events + * + * Event action to perform when the module is triggered by events. + */ +enum tcc_event_action { + /** No event action */ + TCC_EVENT_ACTION_OFF, + /** Stop counting, the counter will maintain its current value, waveforms + * are set to a defined Non-Recoverable State output + * (\ref tcc_non_recoverable_state_output). */ + TCC_EVENT_ACTION_STOP, + /** Re-trigger counter on event, may generate an event if the re-trigger + * event output is enabled. + * \note When re-trigger event action is enabled, enabling the counter + * will not start until the next incoming event appears. */ + TCC_EVENT_ACTION_RETRIGGER, + + /** Start counter when previously stopped. + * Start counting on the event rising edge. Further events will not + * restart the counter; + * the counter keeps on counting using prescaled GCLK_TCCx, until it + * reaches TOP or Zero + * depending on the direction. */ + TCC_EVENT_ACTION_START, + /** Count events; i.e. Increment or decrement depending on count + * direction. */ + TCC_EVENT_ACTION_COUNT_EVENT, + /** The event source must be an asynchronous event, input value will + * overrides the direction settings (input low: counting up, input high: + * counting down). */ + TCC_EVENT_ACTION_DIR_CONTROL, + /** Increment the counter on event, irrespective of count direction */ + TCC_EVENT_ACTION_INCREMENT, + /** Decrement the counter on event, irrespective of count direction */ + TCC_EVENT_ACTION_DECREMENT, + /** Count during active state of asynchronous event. In this case, + * depending on the count direction, the count will be incremented + * or decremented on each prescaled GCLK_TCCx, as long as the input + * event remains active. */ + TCC_EVENT_ACTION_COUNT_DURING_ACTIVE, + + /** Store period in capture register 0, pulse width in capture + * register 1 + */ + TCC_EVENT_ACTION_PERIOD_PULSE_WIDTH_CAPTURE, + /** Store pulse width in capture register 0, period in capture + * register 1 + */ + TCC_EVENT_ACTION_PULSE_WIDTH_PERIOD_CAPTURE, + + /** Generate Non-Recoverable Fault on event */ + TCC_EVENT_ACTION_NON_RECOVERABLE_FAULT, +}; + + +/** + * \brief Action to be performed when the TCC module is triggered by event0 + * + * Event action to perform when the module is triggered by event0. + */ +enum tcc_event0_action { + /** No event action */ + TCC_EVENT0_ACTION_OFF = TCC_EVENT_ACTION_OFF, + /** Re-trigger Counter on event */ + TCC_EVENT0_ACTION_RETRIGGER = TCC_EVENT_ACTION_RETRIGGER, + /** Count events (increment or decrement, depending on count direction) + */ + TCC_EVENT0_ACTION_COUNT_EVENT = TCC_EVENT_ACTION_COUNT_EVENT, + /** Start counter on event */ + TCC_EVENT0_ACTION_START = TCC_EVENT_ACTION_START, + /** Increment counter on event */ + TCC_EVENT0_ACTION_INCREMENT = TCC_EVENT_ACTION_INCREMENT, + /** Count during active state of asynchronous event */ + TCC_EVENT0_ACTION_COUNT_DURING_ACTIVE = TCC_EVENT_ACTION_COUNT_DURING_ACTIVE, + + /** Generate Non-Recoverable Fault on event */ + TCC_EVENT0_ACTION_NON_RECOVERABLE_FAULT = TCC_EVENT_ACTION_NON_RECOVERABLE_FAULT +}; + +/** + * \brief Action to perform when the TCC module is triggered by event1 + * + * Event action to perform when the module is triggered by event1. + */ +enum tcc_event1_action { + /** No event action */ + TCC_EVENT1_ACTION_OFF = TCC_EVENT_ACTION_OFF, + /** Re-trigger Counter on event */ + TCC_EVENT1_ACTION_RETRIGGER = TCC_EVENT_ACTION_RETRIGGER, + /** The event source must be an asynchronous event, and the input value + * will override the direction settings. + * If TCEINVx is 0 and input event is LOW: counter will count up. + * If TCEINVx is 0 and input event is HIGH: counter will count down. + */ + TCC_EVENT1_ACTION_DIR_CONTROL = TCC_EVENT_ACTION_DIR_CONTROL, + /** Stop counter on event */ + TCC_EVENT1_ACTION_STOP = TCC_EVENT_ACTION_STOP, + /** Decrement on event */ + TCC_EVENT1_ACTION_DECREMENT = TCC_EVENT_ACTION_DECREMENT, + + /** Store period in capture register 0, pulse width in capture + * register 1 + */ + TCC_EVENT1_ACTION_PERIOD_PULSE_WIDTH_CAPTURE = TCC_EVENT_ACTION_PERIOD_PULSE_WIDTH_CAPTURE, + /** Store pulse width in capture register 0, period in capture + * register 1 + */ + TCC_EVENT1_ACTION_PULSE_WIDTH_PERIOD_CAPTURE = TCC_EVENT_ACTION_PULSE_WIDTH_PERIOD_CAPTURE, + + /** Generate Non-Recoverable Fault on event */ + TCC_EVENT1_ACTION_NON_RECOVERABLE_FAULT = TCC_EVENT_ACTION_NON_RECOVERABLE_FAULT +}; + +/** + * \brief On which part of the counter cycle the counter event output is generated + * + * This enum is used to define the point at which the counter event is generated. + */ +enum tcc_event_generation_selection { + /** Counter Event is generated when a new counter cycle starts */ + TCC_EVENT_GENERATION_SELECTION_START, + /** Counter Event is generated when a counter cycle ends */ + TCC_EVENT_GENERATION_SELECTION_END, + /** Counter Event is generated when a counter cycle ends, except for the + * first and last cycles */ + TCC_EVENT_GENERATION_SELECTION_BETWEEN, + /** Counter Event is generated when a new counter cycle starts or ends */ + TCC_EVENT_GENERATION_SELECTION_BOUNDARY +}; + +/** + * \brief TCC channel operation modes + * + * To set a timer channel either in compare or in capture mode. + */ +enum tcc_channel_function { + /** TCC channel performs compare operation */ + TCC_CHANNEL_FUNCTION_COMPARE, + /** TCC channel performs capture operation */ + TCC_CHANNEL_FUNCTION_CAPTURE +}; + +/** + * \brief TCC (recoverable) fault Halt action + */ +enum tcc_fault_halt_action { + /** Halt action disabled. */ + TCC_FAULT_HALT_ACTION_DISABLE, + /** Hardware halt action, counter is halted until restart */ + TCC_FAULT_HALT_ACTION_HW_HALT, + /** Software halt action, counter is halted until fault bit cleared */ + TCC_FAULT_HALT_ACTION_SW_HALT, + /** Non-Recoverable fault, force output to pre-defined level */ + TCC_FAULT_HALT_ACTION_NON_RECOVERABLE +}; + +/** + * \brief TCC (recoverable) fault Capture action + */ +enum tcc_fault_capture_action { + /** Capture disabled */ + TCC_FAULT_CAPTURE_DISABLE, + /** Capture on Fault, each value is captured */ + TCC_FAULT_CAPTURE_EACH, + /** Capture the minimum detection, but notify on smaller ones */ + TCC_FAULT_CAPTURE_MINIMUM, + /** Capture the maximum detection, but notify on bigger ones */ + TCC_FAULT_CAPTURE_MAXIMUM, + /** Capture if the value is smaller than last, notify event or interrupt + * if previous stamp is confirmed to be "local minimum" (not bigger than + * current stamp). */ + TCC_FAULT_CAPTURE_SMALLER, + /** Capture if the value is bigger than last, notify event or interrupt + * if previous stamp is confirmed to be "local maximum" (not smaller than + * current stamp). */ + TCC_FAULT_CAPTURE_BIGGER, + /** Capture if the time stamps changes its increment direction */ + TCC_FAULT_CAPTURE_CHANGE +}; + +/** + * \brief Capture Channel triggered by TCC (recoverable) fault + */ +enum tcc_fault_capture_channel { + /** Recoverable fault triggers channel 0 capture operation */ + TCC_FAULT_CAPTURE_CHANNEL_0, + /** Recoverable fault triggers channel 1 capture operation */ + TCC_FAULT_CAPTURE_CHANNEL_1, + /** Recoverable fault triggers channel 2 capture operation */ + TCC_FAULT_CAPTURE_CHANNEL_2, + /** Recoverable fault triggers channel 3 capture operation */ + TCC_FAULT_CAPTURE_CHANNEL_3 +}; + +/** + * \brief TCC (recoverable) fault Input Source + */ +enum tcc_fault_source { + /** Fault input is disabled */ + TCC_FAULT_SOURCE_DISABLE, + /** Match Capture Event x (x=0,1) input */ + TCC_FAULT_SOURCE_ENABLE, + /** Inverted MCEx (x=0,1) event input */ + TCC_FAULT_SOURCE_INVERT, + /** Alternate fault (A or B) state at the end of the previous period */ + TCC_FAULT_SOURCE_ALTFAULT +}; + +/** + * \brief TCC (recoverable) fault Input Blanking Start Point + */ +enum tcc_fault_blanking { + /** No blanking */ + TCC_FAULT_BLANKING_DISABLE, + /** Blanking applied from rising edge of the output waveform */ + TCC_FAULT_BLANKING_RISING_EDGE, + /** Blanking applied from falling edge of the output waveform */ + TCC_FAULT_BLANKING_FALLING_EDGE, + /** Blanking applied from each toggle of the output waveform */ + TCC_FAULT_BLANKING_BOTH_EDGE +}; + +/** + * \brief TCC (recoverable) fault Input Qualification Action + */ +enum tcc_fault_qualification { + /** The input is not disabled on compare condition */ + TCC_FAULT_QUALIFICATION_DISABLE, + /** The input is disabled when match output signal is at inactive level */ + TCC_FAULT_QUALIFICATION_BY_OUTPUT +}; + +/** + * \brief TCC (recoverable) fault Output Keep Action + */ +enum tcc_fault_keep { + /** Disable keeping, wave output released as soon as fault is released */ + TCC_FAULT_KEEP_DISABLE, + /** Keep wave output until end of TCC cycle */ + TCC_FAULT_KEEP_TILL_END +}; + +/** + * \brief TCC Non-recoverable State Outupt + */ +enum tcc_fault_state_output { + /** Non-recoverable fault output is tri-stated */ + TCC_FAULT_STATE_OUTPUT_OFF, + /** Non-recoverable fault force output 0 */ + TCC_FAULT_STATE_OUTPUT_0, + /** Non-recoverable fault force output 1 */ + TCC_FAULT_STATE_OUTPUT_1 +}; + +/** + * \brief TCC (recoverable) fault Restart Action + */ +enum tcc_fault_restart { + /** Restart Action disabled */ + TCC_FAULT_RESTART_DISABLE, + /** Restart Action enabled */ + TCC_FAULT_RESTART_ENABLE +}; + +/** + * \brief Configuration struct for TCC module recoverable fault + */ +struct tcc_recoverable_fault_config { + /** Fault filter value applied on MCEx event input line (0x0 ~ 0xF). + * Must be 0 when MCEx event is used as synchronous event. + * Apply to both recoverable and non-recoverable fault. */ + uint8_t filter_value; + /** Fault blanking value (0 ~ 255), disable input source for several TCC + * clocks after the detection of the waveform edge */ + uint8_t blanking_cycles; + + /** Set to \c true to enable restart action */ + bool restart; + /** Set to \c true to enable keep action (keep until end of TCC cycle) */ + bool keep; + + /** Set to \c true to enable input qualification + * (disable input when output is inactive) */ + bool qualification; + + /** Specifies if the event input generates recoverable Fault. + * The event system channel connected to MCEx event input must be + * configured as asynchronous. + */ + enum tcc_fault_source source; + /** Fault Blanking Start Point for recoverable Fault */ + enum tcc_fault_blanking blanking; + + /** Halt action for recoverable Fault */ + enum tcc_fault_halt_action halt_action; + /** Capture action for recoverable Fault */ + enum tcc_fault_capture_action capture_action; + /** Channel triggered by recoverable Fault */ + enum tcc_fault_capture_channel capture_channel; +}; + +/** + * \brief Configuration struct for TCC module non-recoverable fault + */ +struct tcc_non_recoverable_fault_config { + /** Fault filter value applied on TCEx event input line (0x0 ~ 0xF). + * Must be 0 when TCEx event is used as synchronous event. */ + uint8_t filter_value; + /** Output */ + enum tcc_fault_state_output output; +}; + +/** + * \brief TCC input event enable/disable/configure structure + * + * For configuring an input event. + */ +struct tcc_input_event_config { + /** Event action on incoming event */ + enum tcc_event_action action; + /** Modify event action */ + bool modify_action; + /** Invert incoming event input line */ + bool invert; +}; + +/** + * \brief TCC output event enable/disable/configure structure + * + * Structure used for configuring an output event. + */ +struct tcc_output_event_config { + /** It decides which part of the counter cycle the counter event output + * is generated */ + enum tcc_event_generation_selection generation_selection; + /** A switch to allow enable/disable of events, without modifying the + * event output configuration + */ + bool modify_generation_selection; +}; + +/** + * \brief TCC event enable/disable structure + * + * Event flags for the \ref tcc_enable_events() and \ref tcc_disable_events(). + */ +struct tcc_events { + /** Input events configuration */ + struct tcc_input_event_config input_config[2]; + /** Output event configuration */ + struct tcc_output_event_config output_config; + + /** Perform the configured event action when an incoming event is + * signalled */ + bool on_input_event_perform_action[2]; + + /** Perform the configured event action when an incoming channel event is + * signalled */ + bool on_event_perform_channel_action[TCC_NUM_CHANNELS]; + /** Generate an output event on a channel capture/match. + * Specify which channels will generate events */ + bool generate_event_on_channel[TCC_NUM_CHANNELS]; + + /** Generate an output event on counter overflow/underflow */ + bool generate_event_on_counter_overflow; + /** Generate an output event on counter retrigger */ + bool generate_event_on_counter_retrigger; + /** Generate an output event on counter boundary. + * See \ref tcc_event_output_action. */ + bool generate_event_on_counter_event; +}; + +/** + * \brief Configuration struct for the TCC module base counter + * + * Structure for configuring a TCC as a counter. + */ +struct tcc_counter_config { + /** Value to initialize the count register */ + uint32_t count; + /** Period/top and period/top buffer values for counter */ + uint32_t period; + + /** When \c true, the counter will be stopped on the next hardware or + * software re-trigger event or overflow/underflow + */ + bool oneshot; + +#ifdef FEATURE_TCC_GENERATE_DMA_TRIGGER + /** Counter overflow trigger a DMA request mode */ + enum tcc_count_overflow_dma_trigger_mode dma_trigger_mode; +#endif + + /** Specifies the direction for the TCC to count */ + enum tcc_count_direction direction; + + /** GCLK generator used to clock the peripheral */ + enum gclk_generator clock_source; + /** Specifies the prescaler value for GCLK_TCC */ + enum tcc_clock_prescaler clock_prescaler; + /** Specifies the reload or reset time of the counter and prescaler + * resynchronization on a re-trigger event for the TCC + */ + enum tcc_reload_action reload_action; +}; + +/** + * \brief Configuration struct for the TCC module capture + * + * Structure used when configuring TCC channels in capture mode. + */ +struct tcc_capture_config { + /** Channel functions selection (capture/match) */ + enum tcc_channel_function channel_function[TCC_NUM_CHANNELS]; +}; + +/** + * \brief Configuration struct for the TCC module match/wave generation + * + * The structure, which helps to configure a TCC channel for compare + * operation and wave generation. + */ +struct tcc_match_wave_config { + /** Channel functions selection (capture/match) */ + enum tcc_channel_function channel_function[TCC_NUM_CHANNELS]; + + /** Specifies polarity for match output waveform generation */ + enum tcc_wave_polarity wave_polarity[TCC_NUM_CHANNELS]; + /** Specifies which waveform generation mode to use */ + enum tcc_wave_generation wave_generation; + /** Specifies Ramp mode for waveform generation */ + enum tcc_ramp wave_ramp; + + /** Value to be used for compare match on each channel */ + uint32_t match[TCC_NUM_CHANNELS]; +}; + +/** + * \brief Configuration struct for the TCC module waveform extension + * + * This structure is used to specify the waveform extension features for TCC. + */ +struct tcc_wave_extension_config { + /** Configuration for recoverable faults */ + struct tcc_recoverable_fault_config + recoverable_fault[TCC_NUM_FAULTS]; + /** Configuration for non-recoverable faults */ + struct tcc_non_recoverable_fault_config + non_recoverable_fault[TCC_NUM_WAVE_OUTPUTS]; + + /** Invert waveform final outputs lines */ + bool invert[TCC_NUM_WAVE_OUTPUTS]; +}; + +/** + * \brief Configuration struct for the TCC module output pins + * + * Structure which is used when taking wave output from TCC. + */ +struct tcc_pins_config { + /** Specifies pin output for each channel */ + uint32_t wave_out_pin[TCC_NUM_WAVE_OUTPUTS]; + /** Specifies MUX setting for each output channel pin */ + uint32_t wave_out_pin_mux[TCC_NUM_WAVE_OUTPUTS]; + /** When \c true, PWM output pin for the given channel is enabled */ + bool enable_wave_out_pin[TCC_NUM_WAVE_OUTPUTS]; +}; + +/** + * \brief TCC configuration structure + * + * Configuration struct for a TCC instance. This structure should be + * initialized by the \ref tcc_get_config_defaults function before being + * modified by the user application. + */ +struct tcc_config { + /** Structure for configuring TCC base timer/counter */ + struct tcc_counter_config counter; + /** TCC match/capture configurations */ + union { + /** Helps to configure a TCC channel in capture mode */ + struct tcc_capture_config capture; + /** For configuring a TCC channel in compare mode */ + struct tcc_match_wave_config compare; + /** Serves the same purpose as compare. Used as an alias for + * compare, + * when a TCC channel is configured for wave generation */ + struct tcc_match_wave_config wave; + }; + + /** Structure for configuring TCC waveform extension */ + struct tcc_wave_extension_config wave_ext; + + /** Structure for configuring TCC output pins */ + struct tcc_pins_config pins; + + /** Set to \c true to enable double buffering write. When enabled any write + * through \ref tcc_set_top_value(), \ref tcc_set_compare_value() and + * \ref tcc_set_pattern() will direct to the buffer register as buffered + * value, and the buffered value will be committed to effective register + * on UPDATE condition, if update is not locked. + * + * \note The init values in \ref tcc_config for \ref tcc_init are always + * filled to effective registers, no matter if double buffering is + * enabled or not. + */ + bool double_buffering_enabled; + + /** When \c true the module is enabled during standby */ + bool run_in_standby; +}; + +#if TCC_ASYNC == true +/* Forward Declaration for the device instance. */ +struct tcc_module; + +/** Type definition for the TCC callback function. */ +typedef void (*tcc_callback_t)(struct tcc_module *const module); +#endif + +/** + * \brief TCC software device instance structure + * + * TCC software instance structure, used to retain software state information + * of an associated hardware module instance. + * + * \note The fields of this structure should not be altered by the user + * application; they are reserved only for module-internal use. + */ +struct tcc_module { + /** Hardware module pointer of the associated Timer/Counter peripheral. */ + Tcc *hw; + +# if TCC_ASYNC == true + /** Array of callbacks */ + tcc_callback_t callback[TCC_CALLBACK_N]; + /** Bit mask for callbacks registered */ + uint32_t register_callback_mask; + /** Bit mask for callbacks enabled */ + uint32_t enable_callback_mask; +# endif + + /** Set to \c true to write to buffered registers */ + bool double_buffering_enabled; +}; + +#if !defined(__DOXYGEN__) +uint8_t _tcc_get_inst_index( + Tcc *const hw); +#endif + +/** + * \name Driver Initialization and Configuration + * @{ + */ + +/** + * \brief Determines if the hardware module is currently synchronizing to the bus + * + * Checks to see if the underlying hardware peripheral module is currently + * synchronizing across multiple clock domains to the hardware bus. This + * function can be used to delay further operations on a module until such time + * that it is ready, to prevent blocking delays for synchronization in the + * user application. + * + * \param[in] module_inst Pointer to the software module instance struct + * + * \return Synchronization status of the underlying hardware module. + * + * \retval false If the module has completed synchronization + * \retval true If the module synchronization is ongoing + */ +static inline bool tcc_is_syncing( + const struct tcc_module *const module_inst) +{ + /* Sanity check arguments */ + Assert(module_inst); + Assert(module_inst->hw); + + return (module_inst->hw->SYNCBUSY.reg > 0); +} + + +void tcc_get_config_defaults( + struct tcc_config *const config, + Tcc *const hw); + +enum status_code tcc_init( + struct tcc_module *const module_inst, + Tcc *const hw, + const struct tcc_config *const config); + +/** @} */ + +/** + * \name Event Management + * @{ + */ + +enum status_code tcc_enable_events( + struct tcc_module *const module_inst, + struct tcc_events *const events); + +void tcc_disable_events( + struct tcc_module *const module_inst, + struct tcc_events *const events); + +/** @} */ + +/** + * \name Enable/Disable/Reset + * @{ + */ + +/** + * \brief Enable the TCC module + * + * Enables a TCC module that has been previously initialized. The counter will + * start when the counter is enabled. + * + * \note When the counter is configured to re-trigger on an event, the counter + * will not start until the next incoming event appears. Then it + * restarts on any following event. + * + * \param[in] module_inst Pointer to the software module instance struct + */ +static inline void tcc_enable( + const struct tcc_module *const module_inst) +{ + /* Sanity check arguments */ + Assert(module_inst); + Assert(module_inst->hw); + + /* Get a pointer to the module's hardware instance */ + Tcc *const tcc_module = module_inst->hw; + + while (tcc_module->SYNCBUSY.reg & TCC_SYNCBUSY_ENABLE) { + /* Wait for sync */ + } + + /* Enable the TCC module */ + tcc_module->CTRLA.reg |= TCC_CTRLA_ENABLE; +} + +/** + * \brief Disables the TCC module + * + * Disables a TCC module and stops the counter. + * + * \param[in] module_inst Pointer to the software module instance struct + */ +static inline void tcc_disable( + const struct tcc_module *const module_inst) +{ + /* Sanity check arguments */ + Assert(module_inst); + Assert(module_inst->hw); + + /* Get a pointer to the module's hardware instance */ + Tcc *const tcc_module = module_inst->hw; + + while (tcc_module->SYNCBUSY.reg & TCC_SYNCBUSY_ENABLE) { + /* Wait for sync */ + } + + /* Disbale interrupt */ + tcc_module->INTENCLR.reg = TCC_INTENCLR_MASK; + /* Clear interrupt flag */ + tcc_module->INTFLAG.reg = TCC_INTFLAG_MASK; + + /* Disable the TCC module */ + tcc_module->CTRLA.reg &= ~TC_CTRLA_ENABLE; +} + +/** + * \brief Resets the TCC module + * + * Resets the TCC module, restoring all hardware module registers to their + * default values and disabling the module. The TCC module will not be + * accessible while the reset is being performed. + * + * \note When resetting a 32-bit counter only the master TCC module's instance + * structure should be passed to the function. + * + * \param[in] module_inst Pointer to the software module instance struct + * + */ +static inline void tcc_reset( + const struct tcc_module *const module_inst) +{ + /* Sanity check arguments */ + Assert(module_inst); + Assert(module_inst->hw); + + /* Get a pointer to the module hardware instance */ + Tcc *const tcc_module = module_inst->hw; + + /* Disable this module if it is running */ + if (tcc_module->CTRLA.reg & TCC_CTRLA_ENABLE) { + tcc_disable(module_inst); + while (tcc_is_syncing(module_inst)) { + /* wait while module is disabling */ + } + } + + /* Reset this TC module */ + tcc_module->CTRLA.reg |= TCC_CTRLA_SWRST; +} + +/** @} */ + + +/** + * \name Set/Toggle Count Direction + * @{ + */ + +/** + * \brief Sets the TCC module count direction + * + * Sets the count direction of an initialized TCC module. The + * specified TCC module can remain running or stopped. + * + * \param[in] module_inst Pointer to the software module instance struct + * \param[in] dir New timer count direction to set + */ +static inline void tcc_set_count_direction( + const struct tcc_module *const module_inst, + enum tcc_count_direction dir) +{ + /* Sanity check arguments */ + Assert(module_inst); + Assert(module_inst->hw); + + /* Get a pointer to the module's hardware instance */ + Tcc *const tcc_module = module_inst->hw; + + while (tcc_module->SYNCBUSY.reg & TCC_SYNCBUSY_CTRLB) { + /* Wait for sync */ + } + + /* Set count direction */ + if (TCC_COUNT_DIRECTION_DOWN == dir) { + tcc_module->CTRLBSET.reg = TCC_CTRLBSET_DIR; + return; + } + tcc_module->CTRLBCLR.reg = TCC_CTRLBCLR_DIR; +} + +/** + * \brief Toggles the TCC module count direction + * + * Toggles the count direction of an initialized TCC module. The + * specified TCC module can remain running or stopped. + * + * \param[in] module_inst Pointer to the software module instance struct + */ +static inline void tcc_toggle_count_direction( + const struct tcc_module *const module_inst) +{ + /* Sanity check arguments */ + Assert(module_inst); + Assert(module_inst->hw); + + /* Get a pointer to the module's hardware instance */ + Tcc *const tcc_module = module_inst->hw; + + while (tcc_module->SYNCBUSY.reg & TCC_SYNCBUSY_CTRLB) { + /* Wait for sync */ + } + bool dir_value_1 = tcc_module->CTRLBSET.bit.DIR; + if (dir_value_1) { + tcc_module->CTRLBCLR.reg = TCC_CTRLBCLR_DIR; + } else { + tcc_module->CTRLBSET.reg = TCC_CTRLBSET_DIR; + } +} + +/** @} */ + +/** + * \name Get/Set Count Value + * @{ + */ + +uint32_t tcc_get_count_value( + const struct tcc_module *const module_inst); + +enum status_code tcc_set_count_value( + const struct tcc_module *const module_inst, + const uint32_t count); + +/** @} */ + +/** + * \name Stop/Restart Counter + * @{ + */ + +/** + * \brief Stops the counter + * + * This function will stop the counter. When the counter is stopped + * the value in the count register is set to 0 if the counter was + * counting up, or maximum or the top value if the counter was counting + * down. + * + * \param[in] module_inst Pointer to the software module instance struct + */ +static inline void tcc_stop_counter( + const struct tcc_module *const module_inst) +{ + /* Sanity check arguments */ + Assert(module_inst); + Assert(module_inst->hw); + + /* Get a pointer to the module's hardware instance */ + Tcc *const tcc_module = module_inst->hw; + uint32_t last_cmd; + + /* Wait until last command is done */ + do { + while (tcc_module->SYNCBUSY.reg & TCC_SYNCBUSY_CTRLB) { + /* Wait for sync */ + } + last_cmd = tcc_module->CTRLBSET.reg & TCC_CTRLBSET_CMD_Msk; + if (last_cmd == TCC_CTRLBSET_CMD_NONE) { + break; + } else if (last_cmd == TCC_CTRLBSET_CMD_STOP) { + /* Command have been issued */ + return; + } else if (last_cmd == TCC_CTRLBSET_CMD_RETRIGGER) { + /* Cancel RETRIGGER command and issue STOP */ + tcc_module->CTRLBCLR.reg = TCC_CTRLBCLR_CMD_Msk; + } + } while (1); + + /* Write command to execute */ + tcc_module->CTRLBSET.reg = TCC_CTRLBSET_CMD_STOP; +} + +/** + * \brief Starts the counter from beginning + * + * Restarts an initialized TCC module's counter. + * + * \param[in] module_inst Pointer to the software module instance struct + */ +static inline void tcc_restart_counter( + const struct tcc_module *const module_inst) +{ + /* Sanity check arguments */ + Assert(module_inst); + Assert(module_inst->hw); + + /* Get a pointer to the module's hardware instance */ + Tcc *const tcc_module = module_inst->hw; + uint32_t last_cmd; + + /* Wait until last command is done */ + do { + while (tcc_module->SYNCBUSY.reg & TCC_SYNCBUSY_CTRLB) { + /* Wait for sync */ + } + last_cmd = tcc_module->CTRLBSET.reg & TCC_CTRLBSET_CMD_Msk; + if (last_cmd == TCC_CTRLBSET_CMD_NONE) { + break; + } else if (last_cmd == TCC_CTRLBSET_CMD_RETRIGGER) { + /* Command have been issued */ + return; + } else if (last_cmd == TCC_CTRLBSET_CMD_STOP) { + /* Cancel STOP command and issue RETRIGGER */ + tcc_module->CTRLBCLR.reg = TCC_CTRLBCLR_CMD_Msk; + } + } while (1); + + /* Write command to execute */ + tcc_module->CTRLBSET.reg = TCC_CTRLBSET_CMD_RETRIGGER; +} + +/** @} */ + +#ifdef FEATURE_TCC_GENERATE_DMA_TRIGGER +/** + * \name Generate TCC DMA Triggers Command + * @{ + */ + +/** + * \brief TCC DMA Trigger. + * + * TCC DMA trigger command. + * + * \param[in] module_inst Pointer to the software module instance struct + */ +static inline void tcc_dma_trigger_command( + const struct tcc_module *const module_inst) +{ + /* Sanity check arguments */ + Assert(module_inst); + Assert(module_inst->hw); + + /* Get a pointer to the module's hardware instance */ + Tcc *const tcc_module = module_inst->hw; + + while (tcc_module->SYNCBUSY.reg & TCC_SYNCBUSY_CTRLB) { + /* Wait for sync */ + } + + /* Make certain that there are no conflicting commands in the register */ + tcc_module->CTRLBCLR.reg = TCC_CTRLBCLR_CMD_NONE; + + while (tcc_module->SYNCBUSY.reg & TCC_SYNCBUSY_CTRLB) { + /* Wait for sync */ + } + +#if !(SAML21 || SAML22 || SAMR30 || SAMR34 || SAMR35) + /* Write command to execute */ + tcc_module->CTRLBSET.reg = TCC_CTRLBSET_CMD_DMATRG; +#endif + +#if (SAML21XXXB) || (SAML22) || (SAMR30) || (SAMR34) || (SAMR35) + /* Write command to execute */ + tcc_module->CTRLBSET.reg = TCC_CTRLBSET_CMD_DMAOS; +#endif +} +/** @} */ +#endif + +/** + * \name Get/Set Compare/Capture Register + * @{ + */ + +uint32_t tcc_get_capture_value( + const struct tcc_module *const module_inst, + const enum tcc_match_capture_channel channel_index); + +enum status_code tcc_set_compare_value( + const struct tcc_module *const module_inst, + const enum tcc_match_capture_channel channel_index, + const uint32_t compare); + +/** @} */ + +/** + * \name Set Top Value + * @{ + */ + +enum status_code tcc_set_top_value( + const struct tcc_module *const module_inst, + const uint32_t top_value); + +/** @} */ + + +/** + * \name Set Output Pattern + * @{ + */ + +enum status_code tcc_set_pattern( + const struct tcc_module *const module_inst, + const uint32_t line_index, + const enum tcc_output_pattern pattern); + +/** @} */ + + +/** + * \name Set Ramp Index + * @{ + */ + +/** + * \brief Sets the TCC module ramp index on next cycle + * + * In RAMP2 and RAMP2A operation, we can force either cycle A or cycle B at + * the output, on the next clock cycle. + * When ramp index command is disabled, cycle A and cycle B will appear at + * the output, on alternate clock cycles. + * See \ref tcc_ramp. + * + * \param[in] module_inst Pointer to the software module instance struct + * \param[in] ramp_index Ramp index (\ref tcc_ramp_index) of the next cycle + */ +static inline void tcc_set_ramp_index( + const struct tcc_module *const module_inst, + const enum tcc_ramp_index ramp_index) +{ + /* Sanity check arguments */ + Assert(module_inst); + Assert(module_inst->hw); + + /* Get a pointer to the module's hardware instance */ + Tcc *const tcc_module = module_inst->hw; + uint32_t last_cmd; + + /* Wait until last command is done */ + do { + while (tcc_module->SYNCBUSY.reg & TCC_SYNCBUSY_CTRLB) { + /* Wait for sync */ + } + if (TCC_RAMP_INDEX_DEFAULT == ramp_index) { + /* Cancel pending command */ + tcc_module->CTRLBCLR.reg = TCC_CTRLBSET_IDXCMD_HOLD; + return; + } + last_cmd = tcc_module->CTRLBSET.reg & TCC_CTRLBSET_IDXCMD_Msk; + if (last_cmd == TCC_CTRLBSET_IDXCMD_DISABLE) { + break; + } else if (last_cmd == TCC_CTRLBSET_IDXCMD(ramp_index)) { + /* Command have been issued */ + return; + } + } while (1); + + /* Write command to execute */ + tcc_module->CTRLBSET.reg = TCC_CTRLBSET_IDXCMD(ramp_index); +} + +/** @} */ + +/** + * \name Status Management + * @{ + */ + +/** + * \brief Checks if the timer/counter is running + * + * \param[in] module_inst Pointer to the TCC software instance struct + * + * \return Status which indicates whether the module is running. + * + * \retval true The timer/counter is running + * \retval false The timer/counter is stopped + */ +static inline bool tcc_is_running( + struct tcc_module *const module_inst) +{ + /* Sanity check arguments */ + Assert(module_inst); + Assert(module_inst->hw); + + return !module_inst->hw->STATUS.bit.STOP; +} + +uint32_t tcc_get_status( + struct tcc_module *const module_inst); + +void tcc_clear_status( + struct tcc_module *const module_inst, + const uint32_t status_flags); + +/** @} */ + +/** + * \name Double Buffering Management + * @{ + */ + +/** + * \brief Enable TCC double buffering write + * + * When double buffering write is enabled, the following function will write + * values to buffered registers instead of effective ones (buffered): + * - PERB: through \ref tcc_set_top_value() + * - CCBx(x is 0~3): through \ref tcc_set_compare_value() + * - PATTB: through \ref tcc_set_pattern() + * + * Then, on UPDATE condition the buffered registers are committed to regular ones + * to take effect. + * + * \param[in] module_inst Pointer to the TCC software instance struct + */ +static inline void tcc_enable_double_buffering( + struct tcc_module *const module_inst) +{ + /* Sanity check arguments */ + Assert(module_inst); + + module_inst->double_buffering_enabled = true; +} + +/** + * \brief Disable TCC double buffering Write + * + * When double buffering write is disabled, following function will write values + * to effective registers (not buffered): + * - PER: through \ref tcc_set_top_value() + * - CCx(x is 0~3): through \ref tcc_set_compare_value() + * - PATT: through \ref tcc_set_pattern() + * + * \note This function does not lock double buffer update, which means on next + * UPDATE condition the last written buffered values will be committed to + * take effect. Invoke \ref tcc_lock_double_buffer_update() before this + * function to disable double buffering update, if this change is not + * expected. + * + * \param[in] module_inst Pointer to the TCC software instance struct + */ +static inline void tcc_disable_double_buffering( + struct tcc_module *const module_inst) +{ + /* Sanity check arguments */ + Assert(module_inst); + Assert(module_inst->hw); + + module_inst->double_buffering_enabled = false; +} + +/** + * \brief Lock the TCC double buffered registers updates + * + * Locks the double buffered registers so they will not be updated through + * their buffered values on UPDATE conditions. + * + * \param[in] module_inst Pointer to the TCC software instance struct + * + */ +static inline void tcc_lock_double_buffer_update( + struct tcc_module *const module_inst) +{ + /* Sanity check arguments */ + Assert(module_inst); + Assert(module_inst->hw); + + while (module_inst->hw->SYNCBUSY.reg & TCC_SYNCBUSY_CTRLB) { + /* Wait for sync */ + } + module_inst->hw->CTRLBSET.reg = TCC_CTRLBSET_LUPD; +} + +/** + * \brief Unlock the TCC double buffered registers updates + * + * Unlock the double buffered registers so they will be updated through + * their buffered values on UPDATE conditions. + * + * \param[in] module_inst Pointer to the TCC software instance struct + * + */ +static inline void tcc_unlock_double_buffer_update( + struct tcc_module *const module_inst) +{ + /* Sanity check arguments */ + Assert(module_inst); + Assert(module_inst->hw); + + while (module_inst->hw->SYNCBUSY.reg & TCC_SYNCBUSY_CTRLB) { + /* Wait for sync */ + } + module_inst->hw->CTRLBCLR.reg = TCC_CTRLBCLR_LUPD; +} + +/** + * \brief Force the TCC double buffered registers to update once + * + * \param[in] module_inst Pointer to the TCC software instance struct + * + */ +static inline void tcc_force_double_buffer_update( + struct tcc_module *const module_inst) +{ + /* Sanity check arguments */ + Assert(module_inst); + Assert(module_inst->hw); + + /* Get a pointer to the module's hardware instance */ + Tcc *const tcc_module = module_inst->hw; + uint32_t last_cmd; + + /* Wait until last command is done */ + do { + while (tcc_module->SYNCBUSY.reg & TCC_SYNCBUSY_CTRLB) { + /* Wait for sync */ + } + last_cmd = tcc_module->CTRLBSET.reg & TCC_CTRLBSET_CMD_Msk; + if (last_cmd == TCC_CTRLBSET_CMD_NONE) { + break; + } else if (last_cmd == TCC_CTRLBSET_CMD_UPDATE) { + /* Command have been issued */ + return; + } + } while (1); + + /* Write command to execute */ + tcc_module->CTRLBSET.reg = TCC_CTRLBSET_CMD_UPDATE; +} + +/** + * \brief Enable Circular option for double buffered Top/Period Values + * + * Enable circular option for the double buffered top/period values. + * On each UPDATE condition, the contents of PERB and PER are switched, meaning + * that the contents of PERB are transferred to PER and the contents of PER are + * transferred to PERB. + * + * \param[in] module_inst Pointer to the TCC software instance struct + */ +static inline void tcc_enable_circular_buffer_top( + struct tcc_module *const module_inst) +{ + /* Sanity check arguments */ + Assert(module_inst); + Assert(module_inst->hw); + + module_inst->hw->WAVE.reg |= TCC_WAVE_CIPEREN; +} + +/** + * \brief Disable Circular option for double buffered Top/Period Values + * + * Stop circularing the double buffered top/period values. + * + * \param[in] module_inst Pointer to the TCC software instance struct + */ +static inline void tcc_disable_circular_buffer_top( + struct tcc_module *const module_inst) +{ + /* Sanity check arguments */ + Assert(module_inst); + Assert(module_inst->hw); + + module_inst->hw->WAVE.reg &= ~TCC_WAVE_CIPEREN; +} + +enum status_code tcc_set_double_buffer_top_values( + const struct tcc_module *const module_inst, + const uint32_t top_value, const uint32_t top_buffer_value); + + +enum status_code tcc_enable_circular_buffer_compare( + struct tcc_module *const module_inst, + enum tcc_match_capture_channel channel_index); +enum status_code tcc_disable_circular_buffer_compare( + struct tcc_module *const module_inst, + enum tcc_match_capture_channel channel_index); +enum status_code tcc_set_double_buffer_compare_values( + struct tcc_module *const module_inst, + enum tcc_match_capture_channel channel_index, + const uint32_t compare, + const uint32_t compare_buffer); + + +/** @} */ + +/** @} */ + +#ifdef __cplusplus +} +#endif + +/** + * \page asfdoc_sam0_tcc_extra Extra Information for TCC Driver + * + * \section asfdoc_sam0_tcc_extra_acronyms Acronyms + * The table below presents the acronyms used in this module: + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + *
    AcronymDescription
    DMADirect Memory Access
    TCCTimer Counter for Control Applications
    PWMPulse Width Modulation
    PWPPulse Width Period
    PPWPeriod Pulse Width
    + * + * + * \section asfdoc_sam0_tcc_extra_dependencies Dependencies + * This driver has the following dependencies: + * + * - \ref asfdoc_sam0_system_pinmux_group "System Pin Multiplexer Driver" + * + * + * \section asfdoc_sam0_tcc_extra_errata Errata + * There are no errata related to this driver. + * + * + * \section asfdoc_sam0_tcc_extra_history Module History + * An overview of the module history is presented in the table below, with + * details on the enhancements and fixes made to the module since its first + * release. The current version of this corresponds to the newest version in + * the table. + * + * + * + * + * + * + * + * + * + * + * + * + * + * + *
    Changelog
    Add double buffering functionality
    Add fault handling functionality
    Initial Release
    + */ + +/** + * \page asfdoc_sam0_tcc_exqsg Examples for TCC Driver + * + * This is a list of the available Quick Start guides (QSGs) and example + * applications for \ref asfdoc_sam0_tcc_group. QSGs are simple examples with + * step-by-step instructions to configure and use this driver in a selection of + * use cases. Note that QSGs can be compiled as a standalone application or be + * added to the user application. + * + * - \subpage asfdoc_sam0_tcc_basic_use_case + * - \subpage asfdoc_sam0_tcc_buffering_use_case + * \if TCC_CALLBACK_MODE + * - \subpage asfdoc_sam0_tcc_timer_use_case + * - \subpage asfdoc_sam0_tcc_callback_use_case + * - \subpage asfdoc_sam0_tcc_faultx_use_case + * - \subpage asfdoc_sam0_tcc_faultn_use_case + * \endif + * - \subpage asfdoc_sam0_tcc_dma_use_case + * + * \page asfdoc_sam0_tcc_document_revision_history Document Revision History + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + * + *
    Doc. Rev.DateComments
    42256C12/2015Added support for SAM L21/L22, SAM DA1, and SAM C20/C21
    42256B12/2014Added fault handling functionality. + * Added double buffering functionality with use case. + * Added timer use case. + * Added SAM R21/D10/D11 support.
    42256A01/2014Initial release
    + */ + +#endif /* TCC_H_INCLUDED */ diff --git a/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/drivers/tcc/tcc_callback.c b/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/drivers/tcc/tcc_callback.c new file mode 100644 index 0000000..eeb55ff --- /dev/null +++ b/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/drivers/tcc/tcc_callback.c @@ -0,0 +1,235 @@ +/** + * \file + * + * \brief SAM TCC - Timer Counter for Control Applications Callback Driver + * + * Copyright (c) 2013-2018 Microchip Technology Inc. and its subsidiaries. + * + * \asf_license_start + * + * \page License + * + * Subject to your compliance with these terms, you may use Microchip + * software and any derivatives exclusively with Microchip products. + * It is your responsibility to comply with third party license terms applicable + * to your use of third party software (including open source software) that + * may accompany Microchip software. + * + * THIS SOFTWARE IS SUPPLIED BY MICROCHIP "AS IS". NO WARRANTIES, + * WHETHER EXPRESS, IMPLIED OR STATUTORY, APPLY TO THIS SOFTWARE, + * INCLUDING ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, + * AND FITNESS FOR A PARTICULAR PURPOSE. IN NO EVENT WILL MICROCHIP BE + * LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL OR CONSEQUENTIAL + * LOSS, DAMAGE, COST OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE + * SOFTWARE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE + * POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT + * ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY + * RELATED TO THIS SOFTWARE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, + * THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THIS SOFTWARE. + * + * \asf_license_stop + * + */ +/* + * Support and FAQ: visit Microchip Support + */ + +#include "tcc_callback.h" + +void *_tcc_instances[TCC_INST_NUM]; + +void _tcc_interrupt_handler(uint8_t module_index); + +const uint32_t _tcc_intflag[TCC_CALLBACK_N] = { + TCC_INTFLAG_OVF, + TCC_INTFLAG_TRG, + TCC_INTFLAG_CNT, + TCC_INTFLAG_ERR, + TCC_INTFLAG_FAULTA, + TCC_INTFLAG_FAULTB, + TCC_INTFLAG_FAULT0, + TCC_INTFLAG_FAULT1, +#define _TCC_INTFLAG_MC(n,dummy) TCC_INTFLAG_MC##n, + /* TCC_INTFLAG_MC0 ~ ... */ + MREPEAT(TCC_NUM_CHANNELS, _TCC_INTFLAG_MC, 0) +#undef _TCC_INTFLAG_MC +}; + +# define _TCC_INTERRUPT_VECT_NUM(n, unused) \ + SYSTEM_INTERRUPT_MODULE_TCC##n, +/** + * \internal Get the interrupt vector for the given device instance + * + * \param[in] The TCC module instance number + * + * \return Interrupt vector for of the given TCC module instance. + */ +static enum system_interrupt_vector _tcc_interrupt_get_interrupt_vector( + uint32_t inst_num) +{ + static uint8_t tcc_interrupt_vectors[TCC_INST_NUM] = { + MREPEAT(TCC_INST_NUM, _TCC_INTERRUPT_VECT_NUM, 0) + }; + + return (enum system_interrupt_vector)tcc_interrupt_vectors[inst_num]; +} + +/** + * \brief Registers a callback + * + * Registers a callback function which is implemented by the user. + * + * \note The callback must be enabled by \ref tcc_enable_callback, + * in order for the interrupt handler to call it when the conditions for the + * callback type is met. + * + * \param[in] module Pointer to TCC software instance struct + * \param[in] callback_func Pointer to callback function + * \param[in] callback_type Callback type given by an enum + */ +enum status_code tcc_register_callback( + struct tcc_module *const module, + tcc_callback_t callback_func, + const enum tcc_callback callback_type) +{ + /* Sanity check arguments */ + Assert(module); + Assert(callback_func); + + /* Register callback function */ + module->callback[callback_type] = callback_func; + + /* Set the bit corresponding to the callback_type */ + module->register_callback_mask |= _tcc_intflag[callback_type]; + + return STATUS_OK; +} + +/** + * \brief Unregisters a callback + * + * Unregisters a callback function implemented by the user. The callback should + * be disabled before it is unregistered. + * + * \param[in] module Pointer to TCC software instance struct + * \param[in] callback_type Callback type given by an enum + */ +enum status_code tcc_unregister_callback( + struct tcc_module *const module, + const enum tcc_callback callback_type) +{ + /* Sanity check arguments */ + Assert(module); + + /* Unregister callback function */ + module->callback[callback_type] = NULL; + + /* Clear the bit corresponding to the callback_type */ + module->register_callback_mask &= ~_tcc_intflag[callback_type]; + + return STATUS_OK; +} + +/** + * \brief Enables callback + * + * Enables the callback function registered by the \ref + * tcc_register_callback. The callback function will be called from the + * interrupt handler when the conditions for the callback type are + * met. This function will also enable the appropriate interrupts. + * + * \param[in] module Pointer to TCC software instance struct + * \param[in] callback_type Callback type given by an enum + */ +void tcc_enable_callback( + struct tcc_module *const module, + const enum tcc_callback callback_type) +{ + /* Sanity check arguments */ + Assert(module); + Assert(module->hw); + + /* Enable interrupts for this TCC module */ + system_interrupt_enable(_tcc_interrupt_get_interrupt_vector( + _tcc_get_inst_index(module->hw))); + + /* Enable channel or other callbacks */ + module->enable_callback_mask |= _tcc_intflag[callback_type]; + module->hw->INTENSET.reg = _tcc_intflag[callback_type]; +} + +/** + * \brief Disables callback + * + * Disables the callback function registered by the \ref + * tcc_register_callback, and the callback will not be called from the + * interrupt routine. The function will also disable the appropriate + * interrupts. + * + * \param[in] module Pointer to TCC software instance struct + * \param[in] callback_type Callback type given by an enum + */ +void tcc_disable_callback( + struct tcc_module *const module, + const enum tcc_callback callback_type) +{ + /* Sanity check arguments */ + Assert(module); + Assert(module->hw); + + /* Disable interrupts for this TCC module */ + system_interrupt_disable(_tcc_interrupt_get_interrupt_vector( + _tcc_get_inst_index(module->hw))); + + /* Disable channel or other callbacks */ + module->enable_callback_mask &= ~_tcc_intflag[callback_type]; + module->hw->INTENCLR.reg = _tcc_intflag[callback_type]; +} + + +/** + * \internal ISR handler for TCC + * + * Auto-generate a set of interrupt handlers for each TCC in the device. + */ +#define _TCC_INTERRUPT_HANDLER(n, m) \ + void TCC##n##_Handler(void) \ + { \ + _tcc_interrupt_handler(n); \ + } + +MREPEAT(TCC_INST_NUM, _TCC_INTERRUPT_HANDLER, 0) + +/** + * \internal Interrupt handler for the TCC module + * + * Handles interrupts as they occur, it will run the callback functions + * that are registered and enabled. + * + * \param[in] module_index ID of the TCC instance calling the interrupt + * handler + */ +void _tcc_interrupt_handler( + uint8_t module_index) +{ + int i; + + uint32_t interrupt_and_callback_status_mask; + + struct tcc_module *module = + (struct tcc_module *)_tcc_instances[module_index]; + + interrupt_and_callback_status_mask = (module->hw->INTFLAG.reg & + module->register_callback_mask & + module->enable_callback_mask); + + /* Check if callback interrupt has occured */ + for (i = 0; i < TCC_CALLBACK_N; i ++) { + if (interrupt_and_callback_status_mask & _tcc_intflag[i]) { + /* Invoke the registered and enabled callback function */ + (module->callback[i])(module); + /* Clear interrupt flag */ + module->hw->INTFLAG.reg = _tcc_intflag[i]; + } + } +} diff --git a/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/drivers/tcc/tcc_callback.h b/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/drivers/tcc/tcc_callback.h new file mode 100644 index 0000000..cea4c85 --- /dev/null +++ b/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/drivers/tcc/tcc_callback.h @@ -0,0 +1,83 @@ +/** + * \file + * + * \brief SAM TCC - Timer Counter for Control Applications Callback Driver + * + * Copyright (c) 2013-2018 Microchip Technology Inc. and its subsidiaries. + * + * \asf_license_start + * + * \page License + * + * Subject to your compliance with these terms, you may use Microchip + * software and any derivatives exclusively with Microchip products. + * It is your responsibility to comply with third party license terms applicable + * to your use of third party software (including open source software) that + * may accompany Microchip software. + * + * THIS SOFTWARE IS SUPPLIED BY MICROCHIP "AS IS". NO WARRANTIES, + * WHETHER EXPRESS, IMPLIED OR STATUTORY, APPLY TO THIS SOFTWARE, + * INCLUDING ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, + * AND FITNESS FOR A PARTICULAR PURPOSE. IN NO EVENT WILL MICROCHIP BE + * LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL OR CONSEQUENTIAL + * LOSS, DAMAGE, COST OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE + * SOFTWARE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE + * POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT + * ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY + * RELATED TO THIS SOFTWARE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, + * THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THIS SOFTWARE. + * + * \asf_license_stop + * + */ +/* + * Support and FAQ: visit Microchip Support + */ + + +#ifndef TCC_CALLBACK_H_INCLUDED +#define TCC_CALLBACK_H_INCLUDED + +#include "tcc.h" +#include + +#ifdef __cplusplus +extern "C" { +#endif + +#if !defined(__DOXYGEN__) +extern void *_tcc_instances[TCC_INST_NUM]; +#endif + + +/** + * \name Callback Management + * {@ + */ + +enum status_code tcc_register_callback( + struct tcc_module *const module, + tcc_callback_t callback_func, + const enum tcc_callback callback_type); + +enum status_code tcc_unregister_callback( + struct tcc_module *const module, + const enum tcc_callback callback_type); + +void tcc_enable_callback( + struct tcc_module *const module, + const enum tcc_callback callback_type); + +void tcc_disable_callback( + struct tcc_module *const module, + const enum tcc_callback callback_type); + +/** + * @} + */ + +#ifdef __cplusplus +} +#endif + +#endif /* TCC_CALLBACK_H_INCLUDED */ diff --git a/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/utils/cmsis/samd21/include/component/ac.h b/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/utils/cmsis/samd21/include/component/ac.h new file mode 100644 index 0000000..0697186 --- /dev/null +++ b/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/utils/cmsis/samd21/include/component/ac.h @@ -0,0 +1,549 @@ +/** + * \file + * + * \brief Component description for AC + * + * Copyright (c) 2016-2018 Microchip Technology Inc. and its subsidiaries. + * + * \asf_license_start + * + * \page License + * + * Subject to your compliance with these terms, you may use Microchip + * software and any derivatives exclusively with Microchip products. + * It is your responsibility to comply with third party license terms applicable + * to your use of third party software (including open source software) that + * may accompany Microchip software. + * + * THIS SOFTWARE IS SUPPLIED BY MICROCHIP "AS IS". NO WARRANTIES, + * WHETHER EXPRESS, IMPLIED OR STATUTORY, APPLY TO THIS SOFTWARE, + * INCLUDING ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, + * AND FITNESS FOR A PARTICULAR PURPOSE. IN NO EVENT WILL MICROCHIP BE + * LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL OR CONSEQUENTIAL + * LOSS, DAMAGE, COST OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE + * SOFTWARE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE + * POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT + * ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY + * RELATED TO THIS SOFTWARE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, + * THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THIS SOFTWARE. + * + * \asf_license_stop + * + */ + +#ifndef _SAMD21_AC_COMPONENT_ +#define _SAMD21_AC_COMPONENT_ + +/* ========================================================================== */ +/** SOFTWARE API DEFINITION FOR AC */ +/* ========================================================================== */ +/** \addtogroup SAMD21_AC Analog Comparators */ +/*@{*/ + +#define AC_U2205 +#define REV_AC 0x112 + +/* -------- AC_CTRLA : (AC Offset: 0x00) (R/W 8) Control A -------- */ +#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) +typedef union { + struct { + uint8_t SWRST:1; /*!< bit: 0 Software Reset */ + uint8_t ENABLE:1; /*!< bit: 1 Enable */ + uint8_t RUNSTDBY:1; /*!< bit: 2 Run in Standby */ + uint8_t :4; /*!< bit: 3.. 6 Reserved */ + uint8_t LPMUX:1; /*!< bit: 7 Low-Power Mux */ + } bit; /*!< Structure used for bit access */ + uint8_t reg; /*!< Type used for register access */ +} AC_CTRLA_Type; +#endif /* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */ + +#define AC_CTRLA_OFFSET 0x00 /**< \brief (AC_CTRLA offset) Control A */ +#define AC_CTRLA_RESETVALUE 0x00ul /**< \brief (AC_CTRLA reset_value) Control A */ + +#define AC_CTRLA_SWRST_Pos 0 /**< \brief (AC_CTRLA) Software Reset */ +#define AC_CTRLA_SWRST (0x1ul << AC_CTRLA_SWRST_Pos) +#define AC_CTRLA_ENABLE_Pos 1 /**< \brief (AC_CTRLA) Enable */ +#define AC_CTRLA_ENABLE (0x1ul << AC_CTRLA_ENABLE_Pos) +#define AC_CTRLA_RUNSTDBY_Pos 2 /**< \brief (AC_CTRLA) Run in Standby */ +#define AC_CTRLA_RUNSTDBY_Msk (0x1ul << AC_CTRLA_RUNSTDBY_Pos) +#define AC_CTRLA_RUNSTDBY(value) (AC_CTRLA_RUNSTDBY_Msk & ((value) << AC_CTRLA_RUNSTDBY_Pos)) +#define AC_CTRLA_LPMUX_Pos 7 /**< \brief (AC_CTRLA) Low-Power Mux */ +#define AC_CTRLA_LPMUX (0x1ul << AC_CTRLA_LPMUX_Pos) +#define AC_CTRLA_MASK 0x87ul /**< \brief (AC_CTRLA) MASK Register */ + +/* -------- AC_CTRLB : (AC Offset: 0x01) ( /W 8) Control B -------- */ +#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) +typedef union { + struct { + uint8_t START0:1; /*!< bit: 0 Comparator 0 Start Comparison */ + uint8_t START1:1; /*!< bit: 1 Comparator 1 Start Comparison */ + uint8_t :6; /*!< bit: 2.. 7 Reserved */ + } bit; /*!< Structure used for bit access */ + struct { + uint8_t START:2; /*!< bit: 0.. 1 Comparator x Start Comparison */ + uint8_t :6; /*!< bit: 2.. 7 Reserved */ + } vec; /*!< Structure used for vec access */ + uint8_t reg; /*!< Type used for register access */ +} AC_CTRLB_Type; +#endif /* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */ + +#define AC_CTRLB_OFFSET 0x01 /**< \brief (AC_CTRLB offset) Control B */ +#define AC_CTRLB_RESETVALUE 0x00ul /**< \brief (AC_CTRLB reset_value) Control B */ + +#define AC_CTRLB_START0_Pos 0 /**< \brief (AC_CTRLB) Comparator 0 Start Comparison */ +#define AC_CTRLB_START0 (1 << AC_CTRLB_START0_Pos) +#define AC_CTRLB_START1_Pos 1 /**< \brief (AC_CTRLB) Comparator 1 Start Comparison */ +#define AC_CTRLB_START1 (1 << AC_CTRLB_START1_Pos) +#define AC_CTRLB_START_Pos 0 /**< \brief (AC_CTRLB) Comparator x Start Comparison */ +#define AC_CTRLB_START_Msk (0x3ul << AC_CTRLB_START_Pos) +#define AC_CTRLB_START(value) (AC_CTRLB_START_Msk & ((value) << AC_CTRLB_START_Pos)) +#define AC_CTRLB_MASK 0x03ul /**< \brief (AC_CTRLB) MASK Register */ + +/* -------- AC_EVCTRL : (AC Offset: 0x02) (R/W 16) Event Control -------- */ +#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) +typedef union { + struct { + uint16_t COMPEO0:1; /*!< bit: 0 Comparator 0 Event Output Enable */ + uint16_t COMPEO1:1; /*!< bit: 1 Comparator 1 Event Output Enable */ + uint16_t :2; /*!< bit: 2.. 3 Reserved */ + uint16_t WINEO0:1; /*!< bit: 4 Window 0 Event Output Enable */ + uint16_t :3; /*!< bit: 5.. 7 Reserved */ + uint16_t COMPEI0:1; /*!< bit: 8 Comparator 0 Event Input */ + uint16_t COMPEI1:1; /*!< bit: 9 Comparator 1 Event Input */ + uint16_t :6; /*!< bit: 10..15 Reserved */ + } bit; /*!< Structure used for bit access */ + struct { + uint16_t COMPEO:2; /*!< bit: 0.. 1 Comparator x Event Output Enable */ + uint16_t :2; /*!< bit: 2.. 3 Reserved */ + uint16_t WINEO:1; /*!< bit: 4 Window x Event Output Enable */ + uint16_t :3; /*!< bit: 5.. 7 Reserved */ + uint16_t COMPEI:2; /*!< bit: 8.. 9 Comparator x Event Input */ + uint16_t :6; /*!< bit: 10..15 Reserved */ + } vec; /*!< Structure used for vec access */ + uint16_t reg; /*!< Type used for register access */ +} AC_EVCTRL_Type; +#endif /* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */ + +#define AC_EVCTRL_OFFSET 0x02 /**< \brief (AC_EVCTRL offset) Event Control */ +#define AC_EVCTRL_RESETVALUE 0x0000ul /**< \brief (AC_EVCTRL reset_value) Event Control */ + +#define AC_EVCTRL_COMPEO0_Pos 0 /**< \brief (AC_EVCTRL) Comparator 0 Event Output Enable */ +#define AC_EVCTRL_COMPEO0 (1 << AC_EVCTRL_COMPEO0_Pos) +#define AC_EVCTRL_COMPEO1_Pos 1 /**< \brief (AC_EVCTRL) Comparator 1 Event Output Enable */ +#define AC_EVCTRL_COMPEO1 (1 << AC_EVCTRL_COMPEO1_Pos) +#define AC_EVCTRL_COMPEO_Pos 0 /**< \brief (AC_EVCTRL) Comparator x Event Output Enable */ +#define AC_EVCTRL_COMPEO_Msk (0x3ul << AC_EVCTRL_COMPEO_Pos) +#define AC_EVCTRL_COMPEO(value) (AC_EVCTRL_COMPEO_Msk & ((value) << AC_EVCTRL_COMPEO_Pos)) +#define AC_EVCTRL_WINEO0_Pos 4 /**< \brief (AC_EVCTRL) Window 0 Event Output Enable */ +#define AC_EVCTRL_WINEO0 (1 << AC_EVCTRL_WINEO0_Pos) +#define AC_EVCTRL_WINEO_Pos 4 /**< \brief (AC_EVCTRL) Window x Event Output Enable */ +#define AC_EVCTRL_WINEO_Msk (0x1ul << AC_EVCTRL_WINEO_Pos) +#define AC_EVCTRL_WINEO(value) (AC_EVCTRL_WINEO_Msk & ((value) << AC_EVCTRL_WINEO_Pos)) +#define AC_EVCTRL_COMPEI0_Pos 8 /**< \brief (AC_EVCTRL) Comparator 0 Event Input */ +#define AC_EVCTRL_COMPEI0 (1 << AC_EVCTRL_COMPEI0_Pos) +#define AC_EVCTRL_COMPEI1_Pos 9 /**< \brief (AC_EVCTRL) Comparator 1 Event Input */ +#define AC_EVCTRL_COMPEI1 (1 << AC_EVCTRL_COMPEI1_Pos) +#define AC_EVCTRL_COMPEI_Pos 8 /**< \brief (AC_EVCTRL) Comparator x Event Input */ +#define AC_EVCTRL_COMPEI_Msk (0x3ul << AC_EVCTRL_COMPEI_Pos) +#define AC_EVCTRL_COMPEI(value) (AC_EVCTRL_COMPEI_Msk & ((value) << AC_EVCTRL_COMPEI_Pos)) +#define AC_EVCTRL_MASK 0x0313ul /**< \brief (AC_EVCTRL) MASK Register */ + +/* -------- AC_INTENCLR : (AC Offset: 0x04) (R/W 8) Interrupt Enable Clear -------- */ +#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) +typedef union { + struct { + uint8_t COMP0:1; /*!< bit: 0 Comparator 0 Interrupt Enable */ + uint8_t COMP1:1; /*!< bit: 1 Comparator 1 Interrupt Enable */ + uint8_t :2; /*!< bit: 2.. 3 Reserved */ + uint8_t WIN0:1; /*!< bit: 4 Window 0 Interrupt Enable */ + uint8_t :3; /*!< bit: 5.. 7 Reserved */ + } bit; /*!< Structure used for bit access */ + struct { + uint8_t COMP:2; /*!< bit: 0.. 1 Comparator x Interrupt Enable */ + uint8_t :2; /*!< bit: 2.. 3 Reserved */ + uint8_t WIN:1; /*!< bit: 4 Window x Interrupt Enable */ + uint8_t :3; /*!< bit: 5.. 7 Reserved */ + } vec; /*!< Structure used for vec access */ + uint8_t reg; /*!< Type used for register access */ +} AC_INTENCLR_Type; +#endif /* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */ + +#define AC_INTENCLR_OFFSET 0x04 /**< \brief (AC_INTENCLR offset) Interrupt Enable Clear */ +#define AC_INTENCLR_RESETVALUE 0x00ul /**< \brief (AC_INTENCLR reset_value) Interrupt Enable Clear */ + +#define AC_INTENCLR_COMP0_Pos 0 /**< \brief (AC_INTENCLR) Comparator 0 Interrupt Enable */ +#define AC_INTENCLR_COMP0 (1 << AC_INTENCLR_COMP0_Pos) +#define AC_INTENCLR_COMP1_Pos 1 /**< \brief (AC_INTENCLR) Comparator 1 Interrupt Enable */ +#define AC_INTENCLR_COMP1 (1 << AC_INTENCLR_COMP1_Pos) +#define AC_INTENCLR_COMP_Pos 0 /**< \brief (AC_INTENCLR) Comparator x Interrupt Enable */ +#define AC_INTENCLR_COMP_Msk (0x3ul << AC_INTENCLR_COMP_Pos) +#define AC_INTENCLR_COMP(value) (AC_INTENCLR_COMP_Msk & ((value) << AC_INTENCLR_COMP_Pos)) +#define AC_INTENCLR_WIN0_Pos 4 /**< \brief (AC_INTENCLR) Window 0 Interrupt Enable */ +#define AC_INTENCLR_WIN0 (1 << AC_INTENCLR_WIN0_Pos) +#define AC_INTENCLR_WIN_Pos 4 /**< \brief (AC_INTENCLR) Window x Interrupt Enable */ +#define AC_INTENCLR_WIN_Msk (0x1ul << AC_INTENCLR_WIN_Pos) +#define AC_INTENCLR_WIN(value) (AC_INTENCLR_WIN_Msk & ((value) << AC_INTENCLR_WIN_Pos)) +#define AC_INTENCLR_MASK 0x13ul /**< \brief (AC_INTENCLR) MASK Register */ + +/* -------- AC_INTENSET : (AC Offset: 0x05) (R/W 8) Interrupt Enable Set -------- */ +#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) +typedef union { + struct { + uint8_t COMP0:1; /*!< bit: 0 Comparator 0 Interrupt Enable */ + uint8_t COMP1:1; /*!< bit: 1 Comparator 1 Interrupt Enable */ + uint8_t :2; /*!< bit: 2.. 3 Reserved */ + uint8_t WIN0:1; /*!< bit: 4 Window 0 Interrupt Enable */ + uint8_t :3; /*!< bit: 5.. 7 Reserved */ + } bit; /*!< Structure used for bit access */ + struct { + uint8_t COMP:2; /*!< bit: 0.. 1 Comparator x Interrupt Enable */ + uint8_t :2; /*!< bit: 2.. 3 Reserved */ + uint8_t WIN:1; /*!< bit: 4 Window x Interrupt Enable */ + uint8_t :3; /*!< bit: 5.. 7 Reserved */ + } vec; /*!< Structure used for vec access */ + uint8_t reg; /*!< Type used for register access */ +} AC_INTENSET_Type; +#endif /* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */ + +#define AC_INTENSET_OFFSET 0x05 /**< \brief (AC_INTENSET offset) Interrupt Enable Set */ +#define AC_INTENSET_RESETVALUE 0x00ul /**< \brief (AC_INTENSET reset_value) Interrupt Enable Set */ + +#define AC_INTENSET_COMP0_Pos 0 /**< \brief (AC_INTENSET) Comparator 0 Interrupt Enable */ +#define AC_INTENSET_COMP0 (1 << AC_INTENSET_COMP0_Pos) +#define AC_INTENSET_COMP1_Pos 1 /**< \brief (AC_INTENSET) Comparator 1 Interrupt Enable */ +#define AC_INTENSET_COMP1 (1 << AC_INTENSET_COMP1_Pos) +#define AC_INTENSET_COMP_Pos 0 /**< \brief (AC_INTENSET) Comparator x Interrupt Enable */ +#define AC_INTENSET_COMP_Msk (0x3ul << AC_INTENSET_COMP_Pos) +#define AC_INTENSET_COMP(value) (AC_INTENSET_COMP_Msk & ((value) << AC_INTENSET_COMP_Pos)) +#define AC_INTENSET_WIN0_Pos 4 /**< \brief (AC_INTENSET) Window 0 Interrupt Enable */ +#define AC_INTENSET_WIN0 (1 << AC_INTENSET_WIN0_Pos) +#define AC_INTENSET_WIN_Pos 4 /**< \brief (AC_INTENSET) Window x Interrupt Enable */ +#define AC_INTENSET_WIN_Msk (0x1ul << AC_INTENSET_WIN_Pos) +#define AC_INTENSET_WIN(value) (AC_INTENSET_WIN_Msk & ((value) << AC_INTENSET_WIN_Pos)) +#define AC_INTENSET_MASK 0x13ul /**< \brief (AC_INTENSET) MASK Register */ + +/* -------- AC_INTFLAG : (AC Offset: 0x06) (R/W 8) Interrupt Flag Status and Clear -------- */ +#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) +typedef union { // __I to avoid read-modify-write on write-to-clear register + struct { + __I uint8_t COMP0:1; /*!< bit: 0 Comparator 0 */ + __I uint8_t COMP1:1; /*!< bit: 1 Comparator 1 */ + __I uint8_t :2; /*!< bit: 2.. 3 Reserved */ + __I uint8_t WIN0:1; /*!< bit: 4 Window 0 */ + __I uint8_t :3; /*!< bit: 5.. 7 Reserved */ + } bit; /*!< Structure used for bit access */ + struct { + __I uint8_t COMP:2; /*!< bit: 0.. 1 Comparator x */ + __I uint8_t :2; /*!< bit: 2.. 3 Reserved */ + __I uint8_t WIN:1; /*!< bit: 4 Window x */ + __I uint8_t :3; /*!< bit: 5.. 7 Reserved */ + } vec; /*!< Structure used for vec access */ + uint8_t reg; /*!< Type used for register access */ +} AC_INTFLAG_Type; +#endif /* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */ + +#define AC_INTFLAG_OFFSET 0x06 /**< \brief (AC_INTFLAG offset) Interrupt Flag Status and Clear */ +#define AC_INTFLAG_RESETVALUE 0x00ul /**< \brief (AC_INTFLAG reset_value) Interrupt Flag Status and Clear */ + +#define AC_INTFLAG_COMP0_Pos 0 /**< \brief (AC_INTFLAG) Comparator 0 */ +#define AC_INTFLAG_COMP0 (1 << AC_INTFLAG_COMP0_Pos) +#define AC_INTFLAG_COMP1_Pos 1 /**< \brief (AC_INTFLAG) Comparator 1 */ +#define AC_INTFLAG_COMP1 (1 << AC_INTFLAG_COMP1_Pos) +#define AC_INTFLAG_COMP_Pos 0 /**< \brief (AC_INTFLAG) Comparator x */ +#define AC_INTFLAG_COMP_Msk (0x3ul << AC_INTFLAG_COMP_Pos) +#define AC_INTFLAG_COMP(value) (AC_INTFLAG_COMP_Msk & ((value) << AC_INTFLAG_COMP_Pos)) +#define AC_INTFLAG_WIN0_Pos 4 /**< \brief (AC_INTFLAG) Window 0 */ +#define AC_INTFLAG_WIN0 (1 << AC_INTFLAG_WIN0_Pos) +#define AC_INTFLAG_WIN_Pos 4 /**< \brief (AC_INTFLAG) Window x */ +#define AC_INTFLAG_WIN_Msk (0x1ul << AC_INTFLAG_WIN_Pos) +#define AC_INTFLAG_WIN(value) (AC_INTFLAG_WIN_Msk & ((value) << AC_INTFLAG_WIN_Pos)) +#define AC_INTFLAG_MASK 0x13ul /**< \brief (AC_INTFLAG) MASK Register */ + +/* -------- AC_STATUSA : (AC Offset: 0x08) (R/ 8) Status A -------- */ +#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) +typedef union { + struct { + uint8_t STATE0:1; /*!< bit: 0 Comparator 0 Current State */ + uint8_t STATE1:1; /*!< bit: 1 Comparator 1 Current State */ + uint8_t :2; /*!< bit: 2.. 3 Reserved */ + uint8_t WSTATE0:2; /*!< bit: 4.. 5 Window 0 Current State */ + uint8_t :2; /*!< bit: 6.. 7 Reserved */ + } bit; /*!< Structure used for bit access */ + struct { + uint8_t STATE:2; /*!< bit: 0.. 1 Comparator x Current State */ + uint8_t :6; /*!< bit: 2.. 7 Reserved */ + } vec; /*!< Structure used for vec access */ + uint8_t reg; /*!< Type used for register access */ +} AC_STATUSA_Type; +#endif /* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */ + +#define AC_STATUSA_OFFSET 0x08 /**< \brief (AC_STATUSA offset) Status A */ +#define AC_STATUSA_RESETVALUE 0x00ul /**< \brief (AC_STATUSA reset_value) Status A */ + +#define AC_STATUSA_STATE0_Pos 0 /**< \brief (AC_STATUSA) Comparator 0 Current State */ +#define AC_STATUSA_STATE0 (1 << AC_STATUSA_STATE0_Pos) +#define AC_STATUSA_STATE1_Pos 1 /**< \brief (AC_STATUSA) Comparator 1 Current State */ +#define AC_STATUSA_STATE1 (1 << AC_STATUSA_STATE1_Pos) +#define AC_STATUSA_STATE_Pos 0 /**< \brief (AC_STATUSA) Comparator x Current State */ +#define AC_STATUSA_STATE_Msk (0x3ul << AC_STATUSA_STATE_Pos) +#define AC_STATUSA_STATE(value) (AC_STATUSA_STATE_Msk & ((value) << AC_STATUSA_STATE_Pos)) +#define AC_STATUSA_WSTATE0_Pos 4 /**< \brief (AC_STATUSA) Window 0 Current State */ +#define AC_STATUSA_WSTATE0_Msk (0x3ul << AC_STATUSA_WSTATE0_Pos) +#define AC_STATUSA_WSTATE0(value) (AC_STATUSA_WSTATE0_Msk & ((value) << AC_STATUSA_WSTATE0_Pos)) +#define AC_STATUSA_WSTATE0_ABOVE_Val 0x0ul /**< \brief (AC_STATUSA) Signal is above window */ +#define AC_STATUSA_WSTATE0_INSIDE_Val 0x1ul /**< \brief (AC_STATUSA) Signal is inside window */ +#define AC_STATUSA_WSTATE0_BELOW_Val 0x2ul /**< \brief (AC_STATUSA) Signal is below window */ +#define AC_STATUSA_WSTATE0_ABOVE (AC_STATUSA_WSTATE0_ABOVE_Val << AC_STATUSA_WSTATE0_Pos) +#define AC_STATUSA_WSTATE0_INSIDE (AC_STATUSA_WSTATE0_INSIDE_Val << AC_STATUSA_WSTATE0_Pos) +#define AC_STATUSA_WSTATE0_BELOW (AC_STATUSA_WSTATE0_BELOW_Val << AC_STATUSA_WSTATE0_Pos) +#define AC_STATUSA_MASK 0x33ul /**< \brief (AC_STATUSA) MASK Register */ + +/* -------- AC_STATUSB : (AC Offset: 0x09) (R/ 8) Status B -------- */ +#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) +typedef union { + struct { + uint8_t READY0:1; /*!< bit: 0 Comparator 0 Ready */ + uint8_t READY1:1; /*!< bit: 1 Comparator 1 Ready */ + uint8_t :5; /*!< bit: 2.. 6 Reserved */ + uint8_t SYNCBUSY:1; /*!< bit: 7 Synchronization Busy */ + } bit; /*!< Structure used for bit access */ + struct { + uint8_t READY:2; /*!< bit: 0.. 1 Comparator x Ready */ + uint8_t :6; /*!< bit: 2.. 7 Reserved */ + } vec; /*!< Structure used for vec access */ + uint8_t reg; /*!< Type used for register access */ +} AC_STATUSB_Type; +#endif /* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */ + +#define AC_STATUSB_OFFSET 0x09 /**< \brief (AC_STATUSB offset) Status B */ +#define AC_STATUSB_RESETVALUE 0x00ul /**< \brief (AC_STATUSB reset_value) Status B */ + +#define AC_STATUSB_READY0_Pos 0 /**< \brief (AC_STATUSB) Comparator 0 Ready */ +#define AC_STATUSB_READY0 (1 << AC_STATUSB_READY0_Pos) +#define AC_STATUSB_READY1_Pos 1 /**< \brief (AC_STATUSB) Comparator 1 Ready */ +#define AC_STATUSB_READY1 (1 << AC_STATUSB_READY1_Pos) +#define AC_STATUSB_READY_Pos 0 /**< \brief (AC_STATUSB) Comparator x Ready */ +#define AC_STATUSB_READY_Msk (0x3ul << AC_STATUSB_READY_Pos) +#define AC_STATUSB_READY(value) (AC_STATUSB_READY_Msk & ((value) << AC_STATUSB_READY_Pos)) +#define AC_STATUSB_SYNCBUSY_Pos 7 /**< \brief (AC_STATUSB) Synchronization Busy */ +#define AC_STATUSB_SYNCBUSY (0x1ul << AC_STATUSB_SYNCBUSY_Pos) +#define AC_STATUSB_MASK 0x83ul /**< \brief (AC_STATUSB) MASK Register */ + +/* -------- AC_STATUSC : (AC Offset: 0x0A) (R/ 8) Status C -------- */ +#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) +typedef union { + struct { + uint8_t STATE0:1; /*!< bit: 0 Comparator 0 Current State */ + uint8_t STATE1:1; /*!< bit: 1 Comparator 1 Current State */ + uint8_t :2; /*!< bit: 2.. 3 Reserved */ + uint8_t WSTATE0:2; /*!< bit: 4.. 5 Window 0 Current State */ + uint8_t :2; /*!< bit: 6.. 7 Reserved */ + } bit; /*!< Structure used for bit access */ + struct { + uint8_t STATE:2; /*!< bit: 0.. 1 Comparator x Current State */ + uint8_t :6; /*!< bit: 2.. 7 Reserved */ + } vec; /*!< Structure used for vec access */ + uint8_t reg; /*!< Type used for register access */ +} AC_STATUSC_Type; +#endif /* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */ + +#define AC_STATUSC_OFFSET 0x0A /**< \brief (AC_STATUSC offset) Status C */ +#define AC_STATUSC_RESETVALUE 0x00ul /**< \brief (AC_STATUSC reset_value) Status C */ + +#define AC_STATUSC_STATE0_Pos 0 /**< \brief (AC_STATUSC) Comparator 0 Current State */ +#define AC_STATUSC_STATE0 (1 << AC_STATUSC_STATE0_Pos) +#define AC_STATUSC_STATE1_Pos 1 /**< \brief (AC_STATUSC) Comparator 1 Current State */ +#define AC_STATUSC_STATE1 (1 << AC_STATUSC_STATE1_Pos) +#define AC_STATUSC_STATE_Pos 0 /**< \brief (AC_STATUSC) Comparator x Current State */ +#define AC_STATUSC_STATE_Msk (0x3ul << AC_STATUSC_STATE_Pos) +#define AC_STATUSC_STATE(value) (AC_STATUSC_STATE_Msk & ((value) << AC_STATUSC_STATE_Pos)) +#define AC_STATUSC_WSTATE0_Pos 4 /**< \brief (AC_STATUSC) Window 0 Current State */ +#define AC_STATUSC_WSTATE0_Msk (0x3ul << AC_STATUSC_WSTATE0_Pos) +#define AC_STATUSC_WSTATE0(value) (AC_STATUSC_WSTATE0_Msk & ((value) << AC_STATUSC_WSTATE0_Pos)) +#define AC_STATUSC_WSTATE0_ABOVE_Val 0x0ul /**< \brief (AC_STATUSC) Signal is above window */ +#define AC_STATUSC_WSTATE0_INSIDE_Val 0x1ul /**< \brief (AC_STATUSC) Signal is inside window */ +#define AC_STATUSC_WSTATE0_BELOW_Val 0x2ul /**< \brief (AC_STATUSC) Signal is below window */ +#define AC_STATUSC_WSTATE0_ABOVE (AC_STATUSC_WSTATE0_ABOVE_Val << AC_STATUSC_WSTATE0_Pos) +#define AC_STATUSC_WSTATE0_INSIDE (AC_STATUSC_WSTATE0_INSIDE_Val << AC_STATUSC_WSTATE0_Pos) +#define AC_STATUSC_WSTATE0_BELOW (AC_STATUSC_WSTATE0_BELOW_Val << AC_STATUSC_WSTATE0_Pos) +#define AC_STATUSC_MASK 0x33ul /**< \brief (AC_STATUSC) MASK Register */ + +/* -------- AC_WINCTRL : (AC Offset: 0x0C) (R/W 8) Window Control -------- */ +#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) +typedef union { + struct { + uint8_t WEN0:1; /*!< bit: 0 Window 0 Mode Enable */ + uint8_t WINTSEL0:2; /*!< bit: 1.. 2 Window 0 Interrupt Selection */ + uint8_t :5; /*!< bit: 3.. 7 Reserved */ + } bit; /*!< Structure used for bit access */ + uint8_t reg; /*!< Type used for register access */ +} AC_WINCTRL_Type; +#endif /* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */ + +#define AC_WINCTRL_OFFSET 0x0C /**< \brief (AC_WINCTRL offset) Window Control */ +#define AC_WINCTRL_RESETVALUE 0x00ul /**< \brief (AC_WINCTRL reset_value) Window Control */ + +#define AC_WINCTRL_WEN0_Pos 0 /**< \brief (AC_WINCTRL) Window 0 Mode Enable */ +#define AC_WINCTRL_WEN0 (0x1ul << AC_WINCTRL_WEN0_Pos) +#define AC_WINCTRL_WINTSEL0_Pos 1 /**< \brief (AC_WINCTRL) Window 0 Interrupt Selection */ +#define AC_WINCTRL_WINTSEL0_Msk (0x3ul << AC_WINCTRL_WINTSEL0_Pos) +#define AC_WINCTRL_WINTSEL0(value) (AC_WINCTRL_WINTSEL0_Msk & ((value) << AC_WINCTRL_WINTSEL0_Pos)) +#define AC_WINCTRL_WINTSEL0_ABOVE_Val 0x0ul /**< \brief (AC_WINCTRL) Interrupt on signal above window */ +#define AC_WINCTRL_WINTSEL0_INSIDE_Val 0x1ul /**< \brief (AC_WINCTRL) Interrupt on signal inside window */ +#define AC_WINCTRL_WINTSEL0_BELOW_Val 0x2ul /**< \brief (AC_WINCTRL) Interrupt on signal below window */ +#define AC_WINCTRL_WINTSEL0_OUTSIDE_Val 0x3ul /**< \brief (AC_WINCTRL) Interrupt on signal outside window */ +#define AC_WINCTRL_WINTSEL0_ABOVE (AC_WINCTRL_WINTSEL0_ABOVE_Val << AC_WINCTRL_WINTSEL0_Pos) +#define AC_WINCTRL_WINTSEL0_INSIDE (AC_WINCTRL_WINTSEL0_INSIDE_Val << AC_WINCTRL_WINTSEL0_Pos) +#define AC_WINCTRL_WINTSEL0_BELOW (AC_WINCTRL_WINTSEL0_BELOW_Val << AC_WINCTRL_WINTSEL0_Pos) +#define AC_WINCTRL_WINTSEL0_OUTSIDE (AC_WINCTRL_WINTSEL0_OUTSIDE_Val << AC_WINCTRL_WINTSEL0_Pos) +#define AC_WINCTRL_MASK 0x07ul /**< \brief (AC_WINCTRL) MASK Register */ + +/* -------- AC_COMPCTRL : (AC Offset: 0x10) (R/W 32) Comparator Control n -------- */ +#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) +typedef union { + struct { + uint32_t ENABLE:1; /*!< bit: 0 Enable */ + uint32_t SINGLE:1; /*!< bit: 1 Single-Shot Mode */ + uint32_t SPEED:2; /*!< bit: 2.. 3 Speed Selection */ + uint32_t :1; /*!< bit: 4 Reserved */ + uint32_t INTSEL:2; /*!< bit: 5.. 6 Interrupt Selection */ + uint32_t :1; /*!< bit: 7 Reserved */ + uint32_t MUXNEG:3; /*!< bit: 8..10 Negative Input Mux Selection */ + uint32_t :1; /*!< bit: 11 Reserved */ + uint32_t MUXPOS:2; /*!< bit: 12..13 Positive Input Mux Selection */ + uint32_t :1; /*!< bit: 14 Reserved */ + uint32_t SWAP:1; /*!< bit: 15 Swap Inputs and Invert */ + uint32_t OUT:2; /*!< bit: 16..17 Output */ + uint32_t :1; /*!< bit: 18 Reserved */ + uint32_t HYST:1; /*!< bit: 19 Hysteresis Enable */ + uint32_t :4; /*!< bit: 20..23 Reserved */ + uint32_t FLEN:3; /*!< bit: 24..26 Filter Length */ + uint32_t :5; /*!< bit: 27..31 Reserved */ + } bit; /*!< Structure used for bit access */ + uint32_t reg; /*!< Type used for register access */ +} AC_COMPCTRL_Type; +#endif /* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */ + +#define AC_COMPCTRL_OFFSET 0x10 /**< \brief (AC_COMPCTRL offset) Comparator Control n */ +#define AC_COMPCTRL_RESETVALUE 0x00000000ul /**< \brief (AC_COMPCTRL reset_value) Comparator Control n */ + +#define AC_COMPCTRL_ENABLE_Pos 0 /**< \brief (AC_COMPCTRL) Enable */ +#define AC_COMPCTRL_ENABLE (0x1ul << AC_COMPCTRL_ENABLE_Pos) +#define AC_COMPCTRL_SINGLE_Pos 1 /**< \brief (AC_COMPCTRL) Single-Shot Mode */ +#define AC_COMPCTRL_SINGLE (0x1ul << AC_COMPCTRL_SINGLE_Pos) +#define AC_COMPCTRL_SPEED_Pos 2 /**< \brief (AC_COMPCTRL) Speed Selection */ +#define AC_COMPCTRL_SPEED_Msk (0x3ul << AC_COMPCTRL_SPEED_Pos) +#define AC_COMPCTRL_SPEED(value) (AC_COMPCTRL_SPEED_Msk & ((value) << AC_COMPCTRL_SPEED_Pos)) +#define AC_COMPCTRL_SPEED_LOW_Val 0x0ul /**< \brief (AC_COMPCTRL) Low speed */ +#define AC_COMPCTRL_SPEED_HIGH_Val 0x1ul /**< \brief (AC_COMPCTRL) High speed */ +#define AC_COMPCTRL_SPEED_LOW (AC_COMPCTRL_SPEED_LOW_Val << AC_COMPCTRL_SPEED_Pos) +#define AC_COMPCTRL_SPEED_HIGH (AC_COMPCTRL_SPEED_HIGH_Val << AC_COMPCTRL_SPEED_Pos) +#define AC_COMPCTRL_INTSEL_Pos 5 /**< \brief (AC_COMPCTRL) Interrupt Selection */ +#define AC_COMPCTRL_INTSEL_Msk (0x3ul << AC_COMPCTRL_INTSEL_Pos) +#define AC_COMPCTRL_INTSEL(value) (AC_COMPCTRL_INTSEL_Msk & ((value) << AC_COMPCTRL_INTSEL_Pos)) +#define AC_COMPCTRL_INTSEL_TOGGLE_Val 0x0ul /**< \brief (AC_COMPCTRL) Interrupt on comparator output toggle */ +#define AC_COMPCTRL_INTSEL_RISING_Val 0x1ul /**< \brief (AC_COMPCTRL) Interrupt on comparator output rising */ +#define AC_COMPCTRL_INTSEL_FALLING_Val 0x2ul /**< \brief (AC_COMPCTRL) Interrupt on comparator output falling */ +#define AC_COMPCTRL_INTSEL_EOC_Val 0x3ul /**< \brief (AC_COMPCTRL) Interrupt on end of comparison (single-shot mode only) */ +#define AC_COMPCTRL_INTSEL_TOGGLE (AC_COMPCTRL_INTSEL_TOGGLE_Val << AC_COMPCTRL_INTSEL_Pos) +#define AC_COMPCTRL_INTSEL_RISING (AC_COMPCTRL_INTSEL_RISING_Val << AC_COMPCTRL_INTSEL_Pos) +#define AC_COMPCTRL_INTSEL_FALLING (AC_COMPCTRL_INTSEL_FALLING_Val << AC_COMPCTRL_INTSEL_Pos) +#define AC_COMPCTRL_INTSEL_EOC (AC_COMPCTRL_INTSEL_EOC_Val << AC_COMPCTRL_INTSEL_Pos) +#define AC_COMPCTRL_MUXNEG_Pos 8 /**< \brief (AC_COMPCTRL) Negative Input Mux Selection */ +#define AC_COMPCTRL_MUXNEG_Msk (0x7ul << AC_COMPCTRL_MUXNEG_Pos) +#define AC_COMPCTRL_MUXNEG(value) (AC_COMPCTRL_MUXNEG_Msk & ((value) << AC_COMPCTRL_MUXNEG_Pos)) +#define AC_COMPCTRL_MUXNEG_PIN0_Val 0x0ul /**< \brief (AC_COMPCTRL) I/O pin 0 */ +#define AC_COMPCTRL_MUXNEG_PIN1_Val 0x1ul /**< \brief (AC_COMPCTRL) I/O pin 1 */ +#define AC_COMPCTRL_MUXNEG_PIN2_Val 0x2ul /**< \brief (AC_COMPCTRL) I/O pin 2 */ +#define AC_COMPCTRL_MUXNEG_PIN3_Val 0x3ul /**< \brief (AC_COMPCTRL) I/O pin 3 */ +#define AC_COMPCTRL_MUXNEG_GND_Val 0x4ul /**< \brief (AC_COMPCTRL) Ground */ +#define AC_COMPCTRL_MUXNEG_VSCALE_Val 0x5ul /**< \brief (AC_COMPCTRL) VDD scaler */ +#define AC_COMPCTRL_MUXNEG_BANDGAP_Val 0x6ul /**< \brief (AC_COMPCTRL) Internal bandgap voltage */ +#define AC_COMPCTRL_MUXNEG_DAC_Val 0x7ul /**< \brief (AC_COMPCTRL) DAC output */ +#define AC_COMPCTRL_MUXNEG_PIN0 (AC_COMPCTRL_MUXNEG_PIN0_Val << AC_COMPCTRL_MUXNEG_Pos) +#define AC_COMPCTRL_MUXNEG_PIN1 (AC_COMPCTRL_MUXNEG_PIN1_Val << AC_COMPCTRL_MUXNEG_Pos) +#define AC_COMPCTRL_MUXNEG_PIN2 (AC_COMPCTRL_MUXNEG_PIN2_Val << AC_COMPCTRL_MUXNEG_Pos) +#define AC_COMPCTRL_MUXNEG_PIN3 (AC_COMPCTRL_MUXNEG_PIN3_Val << AC_COMPCTRL_MUXNEG_Pos) +#define AC_COMPCTRL_MUXNEG_GND (AC_COMPCTRL_MUXNEG_GND_Val << AC_COMPCTRL_MUXNEG_Pos) +#define AC_COMPCTRL_MUXNEG_VSCALE (AC_COMPCTRL_MUXNEG_VSCALE_Val << AC_COMPCTRL_MUXNEG_Pos) +#define AC_COMPCTRL_MUXNEG_BANDGAP (AC_COMPCTRL_MUXNEG_BANDGAP_Val << AC_COMPCTRL_MUXNEG_Pos) +#define AC_COMPCTRL_MUXNEG_DAC (AC_COMPCTRL_MUXNEG_DAC_Val << AC_COMPCTRL_MUXNEG_Pos) +#define AC_COMPCTRL_MUXPOS_Pos 12 /**< \brief (AC_COMPCTRL) Positive Input Mux Selection */ +#define AC_COMPCTRL_MUXPOS_Msk (0x3ul << AC_COMPCTRL_MUXPOS_Pos) +#define AC_COMPCTRL_MUXPOS(value) (AC_COMPCTRL_MUXPOS_Msk & ((value) << AC_COMPCTRL_MUXPOS_Pos)) +#define AC_COMPCTRL_MUXPOS_PIN0_Val 0x0ul /**< \brief (AC_COMPCTRL) I/O pin 0 */ +#define AC_COMPCTRL_MUXPOS_PIN1_Val 0x1ul /**< \brief (AC_COMPCTRL) I/O pin 1 */ +#define AC_COMPCTRL_MUXPOS_PIN2_Val 0x2ul /**< \brief (AC_COMPCTRL) I/O pin 2 */ +#define AC_COMPCTRL_MUXPOS_PIN3_Val 0x3ul /**< \brief (AC_COMPCTRL) I/O pin 3 */ +#define AC_COMPCTRL_MUXPOS_PIN0 (AC_COMPCTRL_MUXPOS_PIN0_Val << AC_COMPCTRL_MUXPOS_Pos) +#define AC_COMPCTRL_MUXPOS_PIN1 (AC_COMPCTRL_MUXPOS_PIN1_Val << AC_COMPCTRL_MUXPOS_Pos) +#define AC_COMPCTRL_MUXPOS_PIN2 (AC_COMPCTRL_MUXPOS_PIN2_Val << AC_COMPCTRL_MUXPOS_Pos) +#define AC_COMPCTRL_MUXPOS_PIN3 (AC_COMPCTRL_MUXPOS_PIN3_Val << AC_COMPCTRL_MUXPOS_Pos) +#define AC_COMPCTRL_SWAP_Pos 15 /**< \brief (AC_COMPCTRL) Swap Inputs and Invert */ +#define AC_COMPCTRL_SWAP (0x1ul << AC_COMPCTRL_SWAP_Pos) +#define AC_COMPCTRL_OUT_Pos 16 /**< \brief (AC_COMPCTRL) Output */ +#define AC_COMPCTRL_OUT_Msk (0x3ul << AC_COMPCTRL_OUT_Pos) +#define AC_COMPCTRL_OUT(value) (AC_COMPCTRL_OUT_Msk & ((value) << AC_COMPCTRL_OUT_Pos)) +#define AC_COMPCTRL_OUT_OFF_Val 0x0ul /**< \brief (AC_COMPCTRL) The output of COMPn is not routed to the COMPn I/O port */ +#define AC_COMPCTRL_OUT_ASYNC_Val 0x1ul /**< \brief (AC_COMPCTRL) The asynchronous output of COMPn is routed to the COMPn I/O port */ +#define AC_COMPCTRL_OUT_SYNC_Val 0x2ul /**< \brief (AC_COMPCTRL) The synchronous output (including filtering) of COMPn is routed to the COMPn I/O port */ +#define AC_COMPCTRL_OUT_OFF (AC_COMPCTRL_OUT_OFF_Val << AC_COMPCTRL_OUT_Pos) +#define AC_COMPCTRL_OUT_ASYNC (AC_COMPCTRL_OUT_ASYNC_Val << AC_COMPCTRL_OUT_Pos) +#define AC_COMPCTRL_OUT_SYNC (AC_COMPCTRL_OUT_SYNC_Val << AC_COMPCTRL_OUT_Pos) +#define AC_COMPCTRL_HYST_Pos 19 /**< \brief (AC_COMPCTRL) Hysteresis Enable */ +#define AC_COMPCTRL_HYST (0x1ul << AC_COMPCTRL_HYST_Pos) +#define AC_COMPCTRL_FLEN_Pos 24 /**< \brief (AC_COMPCTRL) Filter Length */ +#define AC_COMPCTRL_FLEN_Msk (0x7ul << AC_COMPCTRL_FLEN_Pos) +#define AC_COMPCTRL_FLEN(value) (AC_COMPCTRL_FLEN_Msk & ((value) << AC_COMPCTRL_FLEN_Pos)) +#define AC_COMPCTRL_FLEN_OFF_Val 0x0ul /**< \brief (AC_COMPCTRL) No filtering */ +#define AC_COMPCTRL_FLEN_MAJ3_Val 0x1ul /**< \brief (AC_COMPCTRL) 3-bit majority function (2 of 3) */ +#define AC_COMPCTRL_FLEN_MAJ5_Val 0x2ul /**< \brief (AC_COMPCTRL) 5-bit majority function (3 of 5) */ +#define AC_COMPCTRL_FLEN_OFF (AC_COMPCTRL_FLEN_OFF_Val << AC_COMPCTRL_FLEN_Pos) +#define AC_COMPCTRL_FLEN_MAJ3 (AC_COMPCTRL_FLEN_MAJ3_Val << AC_COMPCTRL_FLEN_Pos) +#define AC_COMPCTRL_FLEN_MAJ5 (AC_COMPCTRL_FLEN_MAJ5_Val << AC_COMPCTRL_FLEN_Pos) +#define AC_COMPCTRL_MASK 0x070BB76Ful /**< \brief (AC_COMPCTRL) MASK Register */ + +/* -------- AC_SCALER : (AC Offset: 0x20) (R/W 8) Scaler n -------- */ +#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) +typedef union { + struct { + uint8_t VALUE:6; /*!< bit: 0.. 5 Scaler Value */ + uint8_t :2; /*!< bit: 6.. 7 Reserved */ + } bit; /*!< Structure used for bit access */ + uint8_t reg; /*!< Type used for register access */ +} AC_SCALER_Type; +#endif /* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */ + +#define AC_SCALER_OFFSET 0x20 /**< \brief (AC_SCALER offset) Scaler n */ +#define AC_SCALER_RESETVALUE 0x00ul /**< \brief (AC_SCALER reset_value) Scaler n */ + +#define AC_SCALER_VALUE_Pos 0 /**< \brief (AC_SCALER) Scaler Value */ +#define AC_SCALER_VALUE_Msk (0x3Ful << AC_SCALER_VALUE_Pos) +#define AC_SCALER_VALUE(value) (AC_SCALER_VALUE_Msk & ((value) << AC_SCALER_VALUE_Pos)) +#define AC_SCALER_MASK 0x3Ful /**< \brief (AC_SCALER) MASK Register */ + +/** \brief AC hardware registers */ +#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) +typedef struct { + __IO AC_CTRLA_Type CTRLA; /**< \brief Offset: 0x00 (R/W 8) Control A */ + __O AC_CTRLB_Type CTRLB; /**< \brief Offset: 0x01 ( /W 8) Control B */ + __IO AC_EVCTRL_Type EVCTRL; /**< \brief Offset: 0x02 (R/W 16) Event Control */ + __IO AC_INTENCLR_Type INTENCLR; /**< \brief Offset: 0x04 (R/W 8) Interrupt Enable Clear */ + __IO AC_INTENSET_Type INTENSET; /**< \brief Offset: 0x05 (R/W 8) Interrupt Enable Set */ + __IO AC_INTFLAG_Type INTFLAG; /**< \brief Offset: 0x06 (R/W 8) Interrupt Flag Status and Clear */ + RoReg8 Reserved1[0x1]; + __I AC_STATUSA_Type STATUSA; /**< \brief Offset: 0x08 (R/ 8) Status A */ + __I AC_STATUSB_Type STATUSB; /**< \brief Offset: 0x09 (R/ 8) Status B */ + __I AC_STATUSC_Type STATUSC; /**< \brief Offset: 0x0A (R/ 8) Status C */ + RoReg8 Reserved2[0x1]; + __IO AC_WINCTRL_Type WINCTRL; /**< \brief Offset: 0x0C (R/W 8) Window Control */ + RoReg8 Reserved3[0x3]; + __IO AC_COMPCTRL_Type COMPCTRL[2]; /**< \brief Offset: 0x10 (R/W 32) Comparator Control n */ + RoReg8 Reserved4[0x8]; + __IO AC_SCALER_Type SCALER[2]; /**< \brief Offset: 0x20 (R/W 8) Scaler n */ +} Ac; +#endif /* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */ + +/*@}*/ + +#endif /* _SAMD21_AC_COMPONENT_ */ diff --git a/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/utils/cmsis/samd21/include/component/adc.h b/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/utils/cmsis/samd21/include/component/adc.h new file mode 100644 index 0000000..bbfcdfc --- /dev/null +++ b/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/utils/cmsis/samd21/include/component/adc.h @@ -0,0 +1,689 @@ +/** + * \file + * + * \brief Component description for ADC + * + * Copyright (c) 2016-2018 Microchip Technology Inc. and its subsidiaries. + * + * \asf_license_start + * + * \page License + * + * Subject to your compliance with these terms, you may use Microchip + * software and any derivatives exclusively with Microchip products. + * It is your responsibility to comply with third party license terms applicable + * to your use of third party software (including open source software) that + * may accompany Microchip software. + * + * THIS SOFTWARE IS SUPPLIED BY MICROCHIP "AS IS". NO WARRANTIES, + * WHETHER EXPRESS, IMPLIED OR STATUTORY, APPLY TO THIS SOFTWARE, + * INCLUDING ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, + * AND FITNESS FOR A PARTICULAR PURPOSE. IN NO EVENT WILL MICROCHIP BE + * LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL OR CONSEQUENTIAL + * LOSS, DAMAGE, COST OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE + * SOFTWARE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE + * POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT + * ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY + * RELATED TO THIS SOFTWARE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, + * THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THIS SOFTWARE. + * + * \asf_license_stop + * + */ + +#ifndef _SAMD21_ADC_COMPONENT_ +#define _SAMD21_ADC_COMPONENT_ + +/* ========================================================================== */ +/** SOFTWARE API DEFINITION FOR ADC */ +/* ========================================================================== */ +/** \addtogroup SAMD21_ADC Analog Digital Converter */ +/*@{*/ + +#define ADC_U2204 +#define REV_ADC 0x120 + +/* -------- ADC_CTRLA : (ADC Offset: 0x00) (R/W 8) Control A -------- */ +#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) +typedef union { + struct { + uint8_t SWRST:1; /*!< bit: 0 Software Reset */ + uint8_t ENABLE:1; /*!< bit: 1 Enable */ + uint8_t RUNSTDBY:1; /*!< bit: 2 Run in Standby */ + uint8_t :5; /*!< bit: 3.. 7 Reserved */ + } bit; /*!< Structure used for bit access */ + uint8_t reg; /*!< Type used for register access */ +} ADC_CTRLA_Type; +#endif /* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */ + +#define ADC_CTRLA_OFFSET 0x00 /**< \brief (ADC_CTRLA offset) Control A */ +#define ADC_CTRLA_RESETVALUE 0x00ul /**< \brief (ADC_CTRLA reset_value) Control A */ + +#define ADC_CTRLA_SWRST_Pos 0 /**< \brief (ADC_CTRLA) Software Reset */ +#define ADC_CTRLA_SWRST (0x1ul << ADC_CTRLA_SWRST_Pos) +#define ADC_CTRLA_ENABLE_Pos 1 /**< \brief (ADC_CTRLA) Enable */ +#define ADC_CTRLA_ENABLE (0x1ul << ADC_CTRLA_ENABLE_Pos) +#define ADC_CTRLA_RUNSTDBY_Pos 2 /**< \brief (ADC_CTRLA) Run in Standby */ +#define ADC_CTRLA_RUNSTDBY (0x1ul << ADC_CTRLA_RUNSTDBY_Pos) +#define ADC_CTRLA_MASK 0x07ul /**< \brief (ADC_CTRLA) MASK Register */ + +/* -------- ADC_REFCTRL : (ADC Offset: 0x01) (R/W 8) Reference Control -------- */ +#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) +typedef union { + struct { + uint8_t REFSEL:4; /*!< bit: 0.. 3 Reference Selection */ + uint8_t :3; /*!< bit: 4.. 6 Reserved */ + uint8_t REFCOMP:1; /*!< bit: 7 Reference Buffer Offset Compensation Enable */ + } bit; /*!< Structure used for bit access */ + uint8_t reg; /*!< Type used for register access */ +} ADC_REFCTRL_Type; +#endif /* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */ + +#define ADC_REFCTRL_OFFSET 0x01 /**< \brief (ADC_REFCTRL offset) Reference Control */ +#define ADC_REFCTRL_RESETVALUE 0x00ul /**< \brief (ADC_REFCTRL reset_value) Reference Control */ + +#define ADC_REFCTRL_REFSEL_Pos 0 /**< \brief (ADC_REFCTRL) Reference Selection */ +#define ADC_REFCTRL_REFSEL_Msk (0xFul << ADC_REFCTRL_REFSEL_Pos) +#define ADC_REFCTRL_REFSEL(value) (ADC_REFCTRL_REFSEL_Msk & ((value) << ADC_REFCTRL_REFSEL_Pos)) +#define ADC_REFCTRL_REFSEL_INT1V_Val 0x0ul /**< \brief (ADC_REFCTRL) 1.0V voltage reference */ +#define ADC_REFCTRL_REFSEL_INTVCC0_Val 0x1ul /**< \brief (ADC_REFCTRL) 1/1.48 VDDANA */ +#define ADC_REFCTRL_REFSEL_INTVCC1_Val 0x2ul /**< \brief (ADC_REFCTRL) 1/2 VDDANA (only for VDDANA > 2.0V) */ +#define ADC_REFCTRL_REFSEL_AREFA_Val 0x3ul /**< \brief (ADC_REFCTRL) External reference */ +#define ADC_REFCTRL_REFSEL_AREFB_Val 0x4ul /**< \brief (ADC_REFCTRL) External reference */ +#define ADC_REFCTRL_REFSEL_INT1V (ADC_REFCTRL_REFSEL_INT1V_Val << ADC_REFCTRL_REFSEL_Pos) +#define ADC_REFCTRL_REFSEL_INTVCC0 (ADC_REFCTRL_REFSEL_INTVCC0_Val << ADC_REFCTRL_REFSEL_Pos) +#define ADC_REFCTRL_REFSEL_INTVCC1 (ADC_REFCTRL_REFSEL_INTVCC1_Val << ADC_REFCTRL_REFSEL_Pos) +#define ADC_REFCTRL_REFSEL_AREFA (ADC_REFCTRL_REFSEL_AREFA_Val << ADC_REFCTRL_REFSEL_Pos) +#define ADC_REFCTRL_REFSEL_AREFB (ADC_REFCTRL_REFSEL_AREFB_Val << ADC_REFCTRL_REFSEL_Pos) +#define ADC_REFCTRL_REFCOMP_Pos 7 /**< \brief (ADC_REFCTRL) Reference Buffer Offset Compensation Enable */ +#define ADC_REFCTRL_REFCOMP (0x1ul << ADC_REFCTRL_REFCOMP_Pos) +#define ADC_REFCTRL_MASK 0x8Ful /**< \brief (ADC_REFCTRL) MASK Register */ + +/* -------- ADC_AVGCTRL : (ADC Offset: 0x02) (R/W 8) Average Control -------- */ +#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) +typedef union { + struct { + uint8_t SAMPLENUM:4; /*!< bit: 0.. 3 Number of Samples to be Collected */ + uint8_t ADJRES:3; /*!< bit: 4.. 6 Adjusting Result / Division Coefficient */ + uint8_t :1; /*!< bit: 7 Reserved */ + } bit; /*!< Structure used for bit access */ + uint8_t reg; /*!< Type used for register access */ +} ADC_AVGCTRL_Type; +#endif /* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */ + +#define ADC_AVGCTRL_OFFSET 0x02 /**< \brief (ADC_AVGCTRL offset) Average Control */ +#define ADC_AVGCTRL_RESETVALUE 0x00ul /**< \brief (ADC_AVGCTRL reset_value) Average Control */ + +#define ADC_AVGCTRL_SAMPLENUM_Pos 0 /**< \brief (ADC_AVGCTRL) Number of Samples to be Collected */ +#define ADC_AVGCTRL_SAMPLENUM_Msk (0xFul << ADC_AVGCTRL_SAMPLENUM_Pos) +#define ADC_AVGCTRL_SAMPLENUM(value) (ADC_AVGCTRL_SAMPLENUM_Msk & ((value) << ADC_AVGCTRL_SAMPLENUM_Pos)) +#define ADC_AVGCTRL_SAMPLENUM_1_Val 0x0ul /**< \brief (ADC_AVGCTRL) 1 sample */ +#define ADC_AVGCTRL_SAMPLENUM_2_Val 0x1ul /**< \brief (ADC_AVGCTRL) 2 samples */ +#define ADC_AVGCTRL_SAMPLENUM_4_Val 0x2ul /**< \brief (ADC_AVGCTRL) 4 samples */ +#define ADC_AVGCTRL_SAMPLENUM_8_Val 0x3ul /**< \brief (ADC_AVGCTRL) 8 samples */ +#define ADC_AVGCTRL_SAMPLENUM_16_Val 0x4ul /**< \brief (ADC_AVGCTRL) 16 samples */ +#define ADC_AVGCTRL_SAMPLENUM_32_Val 0x5ul /**< \brief (ADC_AVGCTRL) 32 samples */ +#define ADC_AVGCTRL_SAMPLENUM_64_Val 0x6ul /**< \brief (ADC_AVGCTRL) 64 samples */ +#define ADC_AVGCTRL_SAMPLENUM_128_Val 0x7ul /**< \brief (ADC_AVGCTRL) 128 samples */ +#define ADC_AVGCTRL_SAMPLENUM_256_Val 0x8ul /**< \brief (ADC_AVGCTRL) 256 samples */ +#define ADC_AVGCTRL_SAMPLENUM_512_Val 0x9ul /**< \brief (ADC_AVGCTRL) 512 samples */ +#define ADC_AVGCTRL_SAMPLENUM_1024_Val 0xAul /**< \brief (ADC_AVGCTRL) 1024 samples */ +#define ADC_AVGCTRL_SAMPLENUM_1 (ADC_AVGCTRL_SAMPLENUM_1_Val << ADC_AVGCTRL_SAMPLENUM_Pos) +#define ADC_AVGCTRL_SAMPLENUM_2 (ADC_AVGCTRL_SAMPLENUM_2_Val << ADC_AVGCTRL_SAMPLENUM_Pos) +#define ADC_AVGCTRL_SAMPLENUM_4 (ADC_AVGCTRL_SAMPLENUM_4_Val << ADC_AVGCTRL_SAMPLENUM_Pos) +#define ADC_AVGCTRL_SAMPLENUM_8 (ADC_AVGCTRL_SAMPLENUM_8_Val << ADC_AVGCTRL_SAMPLENUM_Pos) +#define ADC_AVGCTRL_SAMPLENUM_16 (ADC_AVGCTRL_SAMPLENUM_16_Val << ADC_AVGCTRL_SAMPLENUM_Pos) +#define ADC_AVGCTRL_SAMPLENUM_32 (ADC_AVGCTRL_SAMPLENUM_32_Val << ADC_AVGCTRL_SAMPLENUM_Pos) +#define ADC_AVGCTRL_SAMPLENUM_64 (ADC_AVGCTRL_SAMPLENUM_64_Val << ADC_AVGCTRL_SAMPLENUM_Pos) +#define ADC_AVGCTRL_SAMPLENUM_128 (ADC_AVGCTRL_SAMPLENUM_128_Val << ADC_AVGCTRL_SAMPLENUM_Pos) +#define ADC_AVGCTRL_SAMPLENUM_256 (ADC_AVGCTRL_SAMPLENUM_256_Val << ADC_AVGCTRL_SAMPLENUM_Pos) +#define ADC_AVGCTRL_SAMPLENUM_512 (ADC_AVGCTRL_SAMPLENUM_512_Val << ADC_AVGCTRL_SAMPLENUM_Pos) +#define ADC_AVGCTRL_SAMPLENUM_1024 (ADC_AVGCTRL_SAMPLENUM_1024_Val << ADC_AVGCTRL_SAMPLENUM_Pos) +#define ADC_AVGCTRL_ADJRES_Pos 4 /**< \brief (ADC_AVGCTRL) Adjusting Result / Division Coefficient */ +#define ADC_AVGCTRL_ADJRES_Msk (0x7ul << ADC_AVGCTRL_ADJRES_Pos) +#define ADC_AVGCTRL_ADJRES(value) (ADC_AVGCTRL_ADJRES_Msk & ((value) << ADC_AVGCTRL_ADJRES_Pos)) +#define ADC_AVGCTRL_MASK 0x7Ful /**< \brief (ADC_AVGCTRL) MASK Register */ + +/* -------- ADC_SAMPCTRL : (ADC Offset: 0x03) (R/W 8) Sampling Time Control -------- */ +#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) +typedef union { + struct { + uint8_t SAMPLEN:6; /*!< bit: 0.. 5 Sampling Time Length */ + uint8_t :2; /*!< bit: 6.. 7 Reserved */ + } bit; /*!< Structure used for bit access */ + uint8_t reg; /*!< Type used for register access */ +} ADC_SAMPCTRL_Type; +#endif /* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */ + +#define ADC_SAMPCTRL_OFFSET 0x03 /**< \brief (ADC_SAMPCTRL offset) Sampling Time Control */ +#define ADC_SAMPCTRL_RESETVALUE 0x00ul /**< \brief (ADC_SAMPCTRL reset_value) Sampling Time Control */ + +#define ADC_SAMPCTRL_SAMPLEN_Pos 0 /**< \brief (ADC_SAMPCTRL) Sampling Time Length */ +#define ADC_SAMPCTRL_SAMPLEN_Msk (0x3Ful << ADC_SAMPCTRL_SAMPLEN_Pos) +#define ADC_SAMPCTRL_SAMPLEN(value) (ADC_SAMPCTRL_SAMPLEN_Msk & ((value) << ADC_SAMPCTRL_SAMPLEN_Pos)) +#define ADC_SAMPCTRL_MASK 0x3Ful /**< \brief (ADC_SAMPCTRL) MASK Register */ + +/* -------- ADC_CTRLB : (ADC Offset: 0x04) (R/W 16) Control B -------- */ +#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) +typedef union { + struct { + uint16_t DIFFMODE:1; /*!< bit: 0 Differential Mode */ + uint16_t LEFTADJ:1; /*!< bit: 1 Left-Adjusted Result */ + uint16_t FREERUN:1; /*!< bit: 2 Free Running Mode */ + uint16_t CORREN:1; /*!< bit: 3 Digital Correction Logic Enabled */ + uint16_t RESSEL:2; /*!< bit: 4.. 5 Conversion Result Resolution */ + uint16_t :2; /*!< bit: 6.. 7 Reserved */ + uint16_t PRESCALER:3; /*!< bit: 8..10 Prescaler Configuration */ + uint16_t :5; /*!< bit: 11..15 Reserved */ + } bit; /*!< Structure used for bit access */ + uint16_t reg; /*!< Type used for register access */ +} ADC_CTRLB_Type; +#endif /* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */ + +#define ADC_CTRLB_OFFSET 0x04 /**< \brief (ADC_CTRLB offset) Control B */ +#define ADC_CTRLB_RESETVALUE 0x0000ul /**< \brief (ADC_CTRLB reset_value) Control B */ + +#define ADC_CTRLB_DIFFMODE_Pos 0 /**< \brief (ADC_CTRLB) Differential Mode */ +#define ADC_CTRLB_DIFFMODE (0x1ul << ADC_CTRLB_DIFFMODE_Pos) +#define ADC_CTRLB_LEFTADJ_Pos 1 /**< \brief (ADC_CTRLB) Left-Adjusted Result */ +#define ADC_CTRLB_LEFTADJ (0x1ul << ADC_CTRLB_LEFTADJ_Pos) +#define ADC_CTRLB_FREERUN_Pos 2 /**< \brief (ADC_CTRLB) Free Running Mode */ +#define ADC_CTRLB_FREERUN (0x1ul << ADC_CTRLB_FREERUN_Pos) +#define ADC_CTRLB_CORREN_Pos 3 /**< \brief (ADC_CTRLB) Digital Correction Logic Enabled */ +#define ADC_CTRLB_CORREN (0x1ul << ADC_CTRLB_CORREN_Pos) +#define ADC_CTRLB_RESSEL_Pos 4 /**< \brief (ADC_CTRLB) Conversion Result Resolution */ +#define ADC_CTRLB_RESSEL_Msk (0x3ul << ADC_CTRLB_RESSEL_Pos) +#define ADC_CTRLB_RESSEL(value) (ADC_CTRLB_RESSEL_Msk & ((value) << ADC_CTRLB_RESSEL_Pos)) +#define ADC_CTRLB_RESSEL_12BIT_Val 0x0ul /**< \brief (ADC_CTRLB) 12-bit result */ +#define ADC_CTRLB_RESSEL_16BIT_Val 0x1ul /**< \brief (ADC_CTRLB) For averaging mode output */ +#define ADC_CTRLB_RESSEL_10BIT_Val 0x2ul /**< \brief (ADC_CTRLB) 10-bit result */ +#define ADC_CTRLB_RESSEL_8BIT_Val 0x3ul /**< \brief (ADC_CTRLB) 8-bit result */ +#define ADC_CTRLB_RESSEL_12BIT (ADC_CTRLB_RESSEL_12BIT_Val << ADC_CTRLB_RESSEL_Pos) +#define ADC_CTRLB_RESSEL_16BIT (ADC_CTRLB_RESSEL_16BIT_Val << ADC_CTRLB_RESSEL_Pos) +#define ADC_CTRLB_RESSEL_10BIT (ADC_CTRLB_RESSEL_10BIT_Val << ADC_CTRLB_RESSEL_Pos) +#define ADC_CTRLB_RESSEL_8BIT (ADC_CTRLB_RESSEL_8BIT_Val << ADC_CTRLB_RESSEL_Pos) +#define ADC_CTRLB_PRESCALER_Pos 8 /**< \brief (ADC_CTRLB) Prescaler Configuration */ +#define ADC_CTRLB_PRESCALER_Msk (0x7ul << ADC_CTRLB_PRESCALER_Pos) +#define ADC_CTRLB_PRESCALER(value) (ADC_CTRLB_PRESCALER_Msk & ((value) << ADC_CTRLB_PRESCALER_Pos)) +#define ADC_CTRLB_PRESCALER_DIV4_Val 0x0ul /**< \brief (ADC_CTRLB) Peripheral clock divided by 4 */ +#define ADC_CTRLB_PRESCALER_DIV8_Val 0x1ul /**< \brief (ADC_CTRLB) Peripheral clock divided by 8 */ +#define ADC_CTRLB_PRESCALER_DIV16_Val 0x2ul /**< \brief (ADC_CTRLB) Peripheral clock divided by 16 */ +#define ADC_CTRLB_PRESCALER_DIV32_Val 0x3ul /**< \brief (ADC_CTRLB) Peripheral clock divided by 32 */ +#define ADC_CTRLB_PRESCALER_DIV64_Val 0x4ul /**< \brief (ADC_CTRLB) Peripheral clock divided by 64 */ +#define ADC_CTRLB_PRESCALER_DIV128_Val 0x5ul /**< \brief (ADC_CTRLB) Peripheral clock divided by 128 */ +#define ADC_CTRLB_PRESCALER_DIV256_Val 0x6ul /**< \brief (ADC_CTRLB) Peripheral clock divided by 256 */ +#define ADC_CTRLB_PRESCALER_DIV512_Val 0x7ul /**< \brief (ADC_CTRLB) Peripheral clock divided by 512 */ +#define ADC_CTRLB_PRESCALER_DIV4 (ADC_CTRLB_PRESCALER_DIV4_Val << ADC_CTRLB_PRESCALER_Pos) +#define ADC_CTRLB_PRESCALER_DIV8 (ADC_CTRLB_PRESCALER_DIV8_Val << ADC_CTRLB_PRESCALER_Pos) +#define ADC_CTRLB_PRESCALER_DIV16 (ADC_CTRLB_PRESCALER_DIV16_Val << ADC_CTRLB_PRESCALER_Pos) +#define ADC_CTRLB_PRESCALER_DIV32 (ADC_CTRLB_PRESCALER_DIV32_Val << ADC_CTRLB_PRESCALER_Pos) +#define ADC_CTRLB_PRESCALER_DIV64 (ADC_CTRLB_PRESCALER_DIV64_Val << ADC_CTRLB_PRESCALER_Pos) +#define ADC_CTRLB_PRESCALER_DIV128 (ADC_CTRLB_PRESCALER_DIV128_Val << ADC_CTRLB_PRESCALER_Pos) +#define ADC_CTRLB_PRESCALER_DIV256 (ADC_CTRLB_PRESCALER_DIV256_Val << ADC_CTRLB_PRESCALER_Pos) +#define ADC_CTRLB_PRESCALER_DIV512 (ADC_CTRLB_PRESCALER_DIV512_Val << ADC_CTRLB_PRESCALER_Pos) +#define ADC_CTRLB_MASK 0x073Ful /**< \brief (ADC_CTRLB) MASK Register */ + +/* -------- ADC_WINCTRL : (ADC Offset: 0x08) (R/W 8) Window Monitor Control -------- */ +#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) +typedef union { + struct { + uint8_t WINMODE:3; /*!< bit: 0.. 2 Window Monitor Mode */ + uint8_t :5; /*!< bit: 3.. 7 Reserved */ + } bit; /*!< Structure used for bit access */ + uint8_t reg; /*!< Type used for register access */ +} ADC_WINCTRL_Type; +#endif /* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */ + +#define ADC_WINCTRL_OFFSET 0x08 /**< \brief (ADC_WINCTRL offset) Window Monitor Control */ +#define ADC_WINCTRL_RESETVALUE 0x00ul /**< \brief (ADC_WINCTRL reset_value) Window Monitor Control */ + +#define ADC_WINCTRL_WINMODE_Pos 0 /**< \brief (ADC_WINCTRL) Window Monitor Mode */ +#define ADC_WINCTRL_WINMODE_Msk (0x7ul << ADC_WINCTRL_WINMODE_Pos) +#define ADC_WINCTRL_WINMODE(value) (ADC_WINCTRL_WINMODE_Msk & ((value) << ADC_WINCTRL_WINMODE_Pos)) +#define ADC_WINCTRL_WINMODE_DISABLE_Val 0x0ul /**< \brief (ADC_WINCTRL) No window mode (default) */ +#define ADC_WINCTRL_WINMODE_MODE1_Val 0x1ul /**< \brief (ADC_WINCTRL) Mode 1: RESULT > WINLT */ +#define ADC_WINCTRL_WINMODE_MODE2_Val 0x2ul /**< \brief (ADC_WINCTRL) Mode 2: RESULT < WINUT */ +#define ADC_WINCTRL_WINMODE_MODE3_Val 0x3ul /**< \brief (ADC_WINCTRL) Mode 3: WINLT < RESULT < WINUT */ +#define ADC_WINCTRL_WINMODE_MODE4_Val 0x4ul /**< \brief (ADC_WINCTRL) Mode 4: !(WINLT < RESULT < WINUT) */ +#define ADC_WINCTRL_WINMODE_DISABLE (ADC_WINCTRL_WINMODE_DISABLE_Val << ADC_WINCTRL_WINMODE_Pos) +#define ADC_WINCTRL_WINMODE_MODE1 (ADC_WINCTRL_WINMODE_MODE1_Val << ADC_WINCTRL_WINMODE_Pos) +#define ADC_WINCTRL_WINMODE_MODE2 (ADC_WINCTRL_WINMODE_MODE2_Val << ADC_WINCTRL_WINMODE_Pos) +#define ADC_WINCTRL_WINMODE_MODE3 (ADC_WINCTRL_WINMODE_MODE3_Val << ADC_WINCTRL_WINMODE_Pos) +#define ADC_WINCTRL_WINMODE_MODE4 (ADC_WINCTRL_WINMODE_MODE4_Val << ADC_WINCTRL_WINMODE_Pos) +#define ADC_WINCTRL_MASK 0x07ul /**< \brief (ADC_WINCTRL) MASK Register */ + +/* -------- ADC_SWTRIG : (ADC Offset: 0x0C) (R/W 8) Software Trigger -------- */ +#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) +typedef union { + struct { + uint8_t FLUSH:1; /*!< bit: 0 ADC Conversion Flush */ + uint8_t START:1; /*!< bit: 1 ADC Start Conversion */ + uint8_t :6; /*!< bit: 2.. 7 Reserved */ + } bit; /*!< Structure used for bit access */ + uint8_t reg; /*!< Type used for register access */ +} ADC_SWTRIG_Type; +#endif /* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */ + +#define ADC_SWTRIG_OFFSET 0x0C /**< \brief (ADC_SWTRIG offset) Software Trigger */ +#define ADC_SWTRIG_RESETVALUE 0x00ul /**< \brief (ADC_SWTRIG reset_value) Software Trigger */ + +#define ADC_SWTRIG_FLUSH_Pos 0 /**< \brief (ADC_SWTRIG) ADC Conversion Flush */ +#define ADC_SWTRIG_FLUSH (0x1ul << ADC_SWTRIG_FLUSH_Pos) +#define ADC_SWTRIG_START_Pos 1 /**< \brief (ADC_SWTRIG) ADC Start Conversion */ +#define ADC_SWTRIG_START (0x1ul << ADC_SWTRIG_START_Pos) +#define ADC_SWTRIG_MASK 0x03ul /**< \brief (ADC_SWTRIG) MASK Register */ + +/* -------- ADC_INPUTCTRL : (ADC Offset: 0x10) (R/W 32) Input Control -------- */ +#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) +typedef union { + struct { + uint32_t MUXPOS:5; /*!< bit: 0.. 4 Positive Mux Input Selection */ + uint32_t :3; /*!< bit: 5.. 7 Reserved */ + uint32_t MUXNEG:5; /*!< bit: 8..12 Negative Mux Input Selection */ + uint32_t :3; /*!< bit: 13..15 Reserved */ + uint32_t INPUTSCAN:4; /*!< bit: 16..19 Number of Input Channels Included in Scan */ + uint32_t INPUTOFFSET:4; /*!< bit: 20..23 Positive Mux Setting Offset */ + uint32_t GAIN:4; /*!< bit: 24..27 Gain Factor Selection */ + uint32_t :4; /*!< bit: 28..31 Reserved */ + } bit; /*!< Structure used for bit access */ + uint32_t reg; /*!< Type used for register access */ +} ADC_INPUTCTRL_Type; +#endif /* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */ + +#define ADC_INPUTCTRL_OFFSET 0x10 /**< \brief (ADC_INPUTCTRL offset) Input Control */ +#define ADC_INPUTCTRL_RESETVALUE 0x00000000ul /**< \brief (ADC_INPUTCTRL reset_value) Input Control */ + +#define ADC_INPUTCTRL_MUXPOS_Pos 0 /**< \brief (ADC_INPUTCTRL) Positive Mux Input Selection */ +#define ADC_INPUTCTRL_MUXPOS_Msk (0x1Ful << ADC_INPUTCTRL_MUXPOS_Pos) +#define ADC_INPUTCTRL_MUXPOS(value) (ADC_INPUTCTRL_MUXPOS_Msk & ((value) << ADC_INPUTCTRL_MUXPOS_Pos)) +#define ADC_INPUTCTRL_MUXPOS_PIN0_Val 0x0ul /**< \brief (ADC_INPUTCTRL) ADC AIN0 Pin */ +#define ADC_INPUTCTRL_MUXPOS_PIN1_Val 0x1ul /**< \brief (ADC_INPUTCTRL) ADC AIN1 Pin */ +#define ADC_INPUTCTRL_MUXPOS_PIN2_Val 0x2ul /**< \brief (ADC_INPUTCTRL) ADC AIN2 Pin */ +#define ADC_INPUTCTRL_MUXPOS_PIN3_Val 0x3ul /**< \brief (ADC_INPUTCTRL) ADC AIN3 Pin */ +#define ADC_INPUTCTRL_MUXPOS_PIN4_Val 0x4ul /**< \brief (ADC_INPUTCTRL) ADC AIN4 Pin */ +#define ADC_INPUTCTRL_MUXPOS_PIN5_Val 0x5ul /**< \brief (ADC_INPUTCTRL) ADC AIN5 Pin */ +#define ADC_INPUTCTRL_MUXPOS_PIN6_Val 0x6ul /**< \brief (ADC_INPUTCTRL) ADC AIN6 Pin */ +#define ADC_INPUTCTRL_MUXPOS_PIN7_Val 0x7ul /**< \brief (ADC_INPUTCTRL) ADC AIN7 Pin */ +#define ADC_INPUTCTRL_MUXPOS_PIN8_Val 0x8ul /**< \brief (ADC_INPUTCTRL) ADC AIN8 Pin */ +#define ADC_INPUTCTRL_MUXPOS_PIN9_Val 0x9ul /**< \brief (ADC_INPUTCTRL) ADC AIN9 Pin */ +#define ADC_INPUTCTRL_MUXPOS_PIN10_Val 0xAul /**< \brief (ADC_INPUTCTRL) ADC AIN10 Pin */ +#define ADC_INPUTCTRL_MUXPOS_PIN11_Val 0xBul /**< \brief (ADC_INPUTCTRL) ADC AIN11 Pin */ +#define ADC_INPUTCTRL_MUXPOS_PIN12_Val 0xCul /**< \brief (ADC_INPUTCTRL) ADC AIN12 Pin */ +#define ADC_INPUTCTRL_MUXPOS_PIN13_Val 0xDul /**< \brief (ADC_INPUTCTRL) ADC AIN13 Pin */ +#define ADC_INPUTCTRL_MUXPOS_PIN14_Val 0xEul /**< \brief (ADC_INPUTCTRL) ADC AIN14 Pin */ +#define ADC_INPUTCTRL_MUXPOS_PIN15_Val 0xFul /**< \brief (ADC_INPUTCTRL) ADC AIN15 Pin */ +#define ADC_INPUTCTRL_MUXPOS_PIN16_Val 0x10ul /**< \brief (ADC_INPUTCTRL) ADC AIN16 Pin */ +#define ADC_INPUTCTRL_MUXPOS_PIN17_Val 0x11ul /**< \brief (ADC_INPUTCTRL) ADC AIN17 Pin */ +#define ADC_INPUTCTRL_MUXPOS_PIN18_Val 0x12ul /**< \brief (ADC_INPUTCTRL) ADC AIN18 Pin */ +#define ADC_INPUTCTRL_MUXPOS_PIN19_Val 0x13ul /**< \brief (ADC_INPUTCTRL) ADC AIN19 Pin */ +#define ADC_INPUTCTRL_MUXPOS_TEMP_Val 0x18ul /**< \brief (ADC_INPUTCTRL) Temperature Reference */ +#define ADC_INPUTCTRL_MUXPOS_BANDGAP_Val 0x19ul /**< \brief (ADC_INPUTCTRL) Bandgap Voltage */ +#define ADC_INPUTCTRL_MUXPOS_SCALEDCOREVCC_Val 0x1Aul /**< \brief (ADC_INPUTCTRL) 1/4 Scaled Core Supply */ +#define ADC_INPUTCTRL_MUXPOS_SCALEDIOVCC_Val 0x1Bul /**< \brief (ADC_INPUTCTRL) 1/4 Scaled I/O Supply */ +#define ADC_INPUTCTRL_MUXPOS_DAC_Val 0x1Cul /**< \brief (ADC_INPUTCTRL) DAC Output */ +#define ADC_INPUTCTRL_MUXPOS_PIN0 (ADC_INPUTCTRL_MUXPOS_PIN0_Val << ADC_INPUTCTRL_MUXPOS_Pos) +#define ADC_INPUTCTRL_MUXPOS_PIN1 (ADC_INPUTCTRL_MUXPOS_PIN1_Val << ADC_INPUTCTRL_MUXPOS_Pos) +#define ADC_INPUTCTRL_MUXPOS_PIN2 (ADC_INPUTCTRL_MUXPOS_PIN2_Val << ADC_INPUTCTRL_MUXPOS_Pos) +#define ADC_INPUTCTRL_MUXPOS_PIN3 (ADC_INPUTCTRL_MUXPOS_PIN3_Val << ADC_INPUTCTRL_MUXPOS_Pos) +#define ADC_INPUTCTRL_MUXPOS_PIN4 (ADC_INPUTCTRL_MUXPOS_PIN4_Val << ADC_INPUTCTRL_MUXPOS_Pos) +#define ADC_INPUTCTRL_MUXPOS_PIN5 (ADC_INPUTCTRL_MUXPOS_PIN5_Val << ADC_INPUTCTRL_MUXPOS_Pos) +#define ADC_INPUTCTRL_MUXPOS_PIN6 (ADC_INPUTCTRL_MUXPOS_PIN6_Val << ADC_INPUTCTRL_MUXPOS_Pos) +#define ADC_INPUTCTRL_MUXPOS_PIN7 (ADC_INPUTCTRL_MUXPOS_PIN7_Val << ADC_INPUTCTRL_MUXPOS_Pos) +#define ADC_INPUTCTRL_MUXPOS_PIN8 (ADC_INPUTCTRL_MUXPOS_PIN8_Val << ADC_INPUTCTRL_MUXPOS_Pos) +#define ADC_INPUTCTRL_MUXPOS_PIN9 (ADC_INPUTCTRL_MUXPOS_PIN9_Val << ADC_INPUTCTRL_MUXPOS_Pos) +#define ADC_INPUTCTRL_MUXPOS_PIN10 (ADC_INPUTCTRL_MUXPOS_PIN10_Val << ADC_INPUTCTRL_MUXPOS_Pos) +#define ADC_INPUTCTRL_MUXPOS_PIN11 (ADC_INPUTCTRL_MUXPOS_PIN11_Val << ADC_INPUTCTRL_MUXPOS_Pos) +#define ADC_INPUTCTRL_MUXPOS_PIN12 (ADC_INPUTCTRL_MUXPOS_PIN12_Val << ADC_INPUTCTRL_MUXPOS_Pos) +#define ADC_INPUTCTRL_MUXPOS_PIN13 (ADC_INPUTCTRL_MUXPOS_PIN13_Val << ADC_INPUTCTRL_MUXPOS_Pos) +#define ADC_INPUTCTRL_MUXPOS_PIN14 (ADC_INPUTCTRL_MUXPOS_PIN14_Val << ADC_INPUTCTRL_MUXPOS_Pos) +#define ADC_INPUTCTRL_MUXPOS_PIN15 (ADC_INPUTCTRL_MUXPOS_PIN15_Val << ADC_INPUTCTRL_MUXPOS_Pos) +#define ADC_INPUTCTRL_MUXPOS_PIN16 (ADC_INPUTCTRL_MUXPOS_PIN16_Val << ADC_INPUTCTRL_MUXPOS_Pos) +#define ADC_INPUTCTRL_MUXPOS_PIN17 (ADC_INPUTCTRL_MUXPOS_PIN17_Val << ADC_INPUTCTRL_MUXPOS_Pos) +#define ADC_INPUTCTRL_MUXPOS_PIN18 (ADC_INPUTCTRL_MUXPOS_PIN18_Val << ADC_INPUTCTRL_MUXPOS_Pos) +#define ADC_INPUTCTRL_MUXPOS_PIN19 (ADC_INPUTCTRL_MUXPOS_PIN19_Val << ADC_INPUTCTRL_MUXPOS_Pos) +#define ADC_INPUTCTRL_MUXPOS_TEMP (ADC_INPUTCTRL_MUXPOS_TEMP_Val << ADC_INPUTCTRL_MUXPOS_Pos) +#define ADC_INPUTCTRL_MUXPOS_BANDGAP (ADC_INPUTCTRL_MUXPOS_BANDGAP_Val << ADC_INPUTCTRL_MUXPOS_Pos) +#define ADC_INPUTCTRL_MUXPOS_SCALEDCOREVCC (ADC_INPUTCTRL_MUXPOS_SCALEDCOREVCC_Val << ADC_INPUTCTRL_MUXPOS_Pos) +#define ADC_INPUTCTRL_MUXPOS_SCALEDIOVCC (ADC_INPUTCTRL_MUXPOS_SCALEDIOVCC_Val << ADC_INPUTCTRL_MUXPOS_Pos) +#define ADC_INPUTCTRL_MUXPOS_DAC (ADC_INPUTCTRL_MUXPOS_DAC_Val << ADC_INPUTCTRL_MUXPOS_Pos) +#define ADC_INPUTCTRL_MUXNEG_Pos 8 /**< \brief (ADC_INPUTCTRL) Negative Mux Input Selection */ +#define ADC_INPUTCTRL_MUXNEG_Msk (0x1Ful << ADC_INPUTCTRL_MUXNEG_Pos) +#define ADC_INPUTCTRL_MUXNEG(value) (ADC_INPUTCTRL_MUXNEG_Msk & ((value) << ADC_INPUTCTRL_MUXNEG_Pos)) +#define ADC_INPUTCTRL_MUXNEG_PIN0_Val 0x0ul /**< \brief (ADC_INPUTCTRL) ADC AIN0 Pin */ +#define ADC_INPUTCTRL_MUXNEG_PIN1_Val 0x1ul /**< \brief (ADC_INPUTCTRL) ADC AIN1 Pin */ +#define ADC_INPUTCTRL_MUXNEG_PIN2_Val 0x2ul /**< \brief (ADC_INPUTCTRL) ADC AIN2 Pin */ +#define ADC_INPUTCTRL_MUXNEG_PIN3_Val 0x3ul /**< \brief (ADC_INPUTCTRL) ADC AIN3 Pin */ +#define ADC_INPUTCTRL_MUXNEG_PIN4_Val 0x4ul /**< \brief (ADC_INPUTCTRL) ADC AIN4 Pin */ +#define ADC_INPUTCTRL_MUXNEG_PIN5_Val 0x5ul /**< \brief (ADC_INPUTCTRL) ADC AIN5 Pin */ +#define ADC_INPUTCTRL_MUXNEG_PIN6_Val 0x6ul /**< \brief (ADC_INPUTCTRL) ADC AIN6 Pin */ +#define ADC_INPUTCTRL_MUXNEG_PIN7_Val 0x7ul /**< \brief (ADC_INPUTCTRL) ADC AIN7 Pin */ +#define ADC_INPUTCTRL_MUXNEG_GND_Val 0x18ul /**< \brief (ADC_INPUTCTRL) Internal Ground */ +#define ADC_INPUTCTRL_MUXNEG_IOGND_Val 0x19ul /**< \brief (ADC_INPUTCTRL) I/O Ground */ +#define ADC_INPUTCTRL_MUXNEG_PIN0 (ADC_INPUTCTRL_MUXNEG_PIN0_Val << ADC_INPUTCTRL_MUXNEG_Pos) +#define ADC_INPUTCTRL_MUXNEG_PIN1 (ADC_INPUTCTRL_MUXNEG_PIN1_Val << ADC_INPUTCTRL_MUXNEG_Pos) +#define ADC_INPUTCTRL_MUXNEG_PIN2 (ADC_INPUTCTRL_MUXNEG_PIN2_Val << ADC_INPUTCTRL_MUXNEG_Pos) +#define ADC_INPUTCTRL_MUXNEG_PIN3 (ADC_INPUTCTRL_MUXNEG_PIN3_Val << ADC_INPUTCTRL_MUXNEG_Pos) +#define ADC_INPUTCTRL_MUXNEG_PIN4 (ADC_INPUTCTRL_MUXNEG_PIN4_Val << ADC_INPUTCTRL_MUXNEG_Pos) +#define ADC_INPUTCTRL_MUXNEG_PIN5 (ADC_INPUTCTRL_MUXNEG_PIN5_Val << ADC_INPUTCTRL_MUXNEG_Pos) +#define ADC_INPUTCTRL_MUXNEG_PIN6 (ADC_INPUTCTRL_MUXNEG_PIN6_Val << ADC_INPUTCTRL_MUXNEG_Pos) +#define ADC_INPUTCTRL_MUXNEG_PIN7 (ADC_INPUTCTRL_MUXNEG_PIN7_Val << ADC_INPUTCTRL_MUXNEG_Pos) +#define ADC_INPUTCTRL_MUXNEG_GND (ADC_INPUTCTRL_MUXNEG_GND_Val << ADC_INPUTCTRL_MUXNEG_Pos) +#define ADC_INPUTCTRL_MUXNEG_IOGND (ADC_INPUTCTRL_MUXNEG_IOGND_Val << ADC_INPUTCTRL_MUXNEG_Pos) +#define ADC_INPUTCTRL_INPUTSCAN_Pos 16 /**< \brief (ADC_INPUTCTRL) Number of Input Channels Included in Scan */ +#define ADC_INPUTCTRL_INPUTSCAN_Msk (0xFul << ADC_INPUTCTRL_INPUTSCAN_Pos) +#define ADC_INPUTCTRL_INPUTSCAN(value) (ADC_INPUTCTRL_INPUTSCAN_Msk & ((value) << ADC_INPUTCTRL_INPUTSCAN_Pos)) +#define ADC_INPUTCTRL_INPUTOFFSET_Pos 20 /**< \brief (ADC_INPUTCTRL) Positive Mux Setting Offset */ +#define ADC_INPUTCTRL_INPUTOFFSET_Msk (0xFul << ADC_INPUTCTRL_INPUTOFFSET_Pos) +#define ADC_INPUTCTRL_INPUTOFFSET(value) (ADC_INPUTCTRL_INPUTOFFSET_Msk & ((value) << ADC_INPUTCTRL_INPUTOFFSET_Pos)) +#define ADC_INPUTCTRL_GAIN_Pos 24 /**< \brief (ADC_INPUTCTRL) Gain Factor Selection */ +#define ADC_INPUTCTRL_GAIN_Msk (0xFul << ADC_INPUTCTRL_GAIN_Pos) +#define ADC_INPUTCTRL_GAIN(value) (ADC_INPUTCTRL_GAIN_Msk & ((value) << ADC_INPUTCTRL_GAIN_Pos)) +#define ADC_INPUTCTRL_GAIN_1X_Val 0x0ul /**< \brief (ADC_INPUTCTRL) 1x */ +#define ADC_INPUTCTRL_GAIN_2X_Val 0x1ul /**< \brief (ADC_INPUTCTRL) 2x */ +#define ADC_INPUTCTRL_GAIN_4X_Val 0x2ul /**< \brief (ADC_INPUTCTRL) 4x */ +#define ADC_INPUTCTRL_GAIN_8X_Val 0x3ul /**< \brief (ADC_INPUTCTRL) 8x */ +#define ADC_INPUTCTRL_GAIN_16X_Val 0x4ul /**< \brief (ADC_INPUTCTRL) 16x */ +#define ADC_INPUTCTRL_GAIN_DIV2_Val 0xFul /**< \brief (ADC_INPUTCTRL) 1/2x */ +#define ADC_INPUTCTRL_GAIN_1X (ADC_INPUTCTRL_GAIN_1X_Val << ADC_INPUTCTRL_GAIN_Pos) +#define ADC_INPUTCTRL_GAIN_2X (ADC_INPUTCTRL_GAIN_2X_Val << ADC_INPUTCTRL_GAIN_Pos) +#define ADC_INPUTCTRL_GAIN_4X (ADC_INPUTCTRL_GAIN_4X_Val << ADC_INPUTCTRL_GAIN_Pos) +#define ADC_INPUTCTRL_GAIN_8X (ADC_INPUTCTRL_GAIN_8X_Val << ADC_INPUTCTRL_GAIN_Pos) +#define ADC_INPUTCTRL_GAIN_16X (ADC_INPUTCTRL_GAIN_16X_Val << ADC_INPUTCTRL_GAIN_Pos) +#define ADC_INPUTCTRL_GAIN_DIV2 (ADC_INPUTCTRL_GAIN_DIV2_Val << ADC_INPUTCTRL_GAIN_Pos) +#define ADC_INPUTCTRL_MASK 0x0FFF1F1Ful /**< \brief (ADC_INPUTCTRL) MASK Register */ + +/* -------- ADC_EVCTRL : (ADC Offset: 0x14) (R/W 8) Event Control -------- */ +#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) +typedef union { + struct { + uint8_t STARTEI:1; /*!< bit: 0 Start Conversion Event In */ + uint8_t SYNCEI:1; /*!< bit: 1 Synchronization Event In */ + uint8_t :2; /*!< bit: 2.. 3 Reserved */ + uint8_t RESRDYEO:1; /*!< bit: 4 Result Ready Event Out */ + uint8_t WINMONEO:1; /*!< bit: 5 Window Monitor Event Out */ + uint8_t :2; /*!< bit: 6.. 7 Reserved */ + } bit; /*!< Structure used for bit access */ + uint8_t reg; /*!< Type used for register access */ +} ADC_EVCTRL_Type; +#endif /* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */ + +#define ADC_EVCTRL_OFFSET 0x14 /**< \brief (ADC_EVCTRL offset) Event Control */ +#define ADC_EVCTRL_RESETVALUE 0x00ul /**< \brief (ADC_EVCTRL reset_value) Event Control */ + +#define ADC_EVCTRL_STARTEI_Pos 0 /**< \brief (ADC_EVCTRL) Start Conversion Event In */ +#define ADC_EVCTRL_STARTEI (0x1ul << ADC_EVCTRL_STARTEI_Pos) +#define ADC_EVCTRL_SYNCEI_Pos 1 /**< \brief (ADC_EVCTRL) Synchronization Event In */ +#define ADC_EVCTRL_SYNCEI (0x1ul << ADC_EVCTRL_SYNCEI_Pos) +#define ADC_EVCTRL_RESRDYEO_Pos 4 /**< \brief (ADC_EVCTRL) Result Ready Event Out */ +#define ADC_EVCTRL_RESRDYEO (0x1ul << ADC_EVCTRL_RESRDYEO_Pos) +#define ADC_EVCTRL_WINMONEO_Pos 5 /**< \brief (ADC_EVCTRL) Window Monitor Event Out */ +#define ADC_EVCTRL_WINMONEO (0x1ul << ADC_EVCTRL_WINMONEO_Pos) +#define ADC_EVCTRL_MASK 0x33ul /**< \brief (ADC_EVCTRL) MASK Register */ + +/* -------- ADC_INTENCLR : (ADC Offset: 0x16) (R/W 8) Interrupt Enable Clear -------- */ +#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) +typedef union { + struct { + uint8_t RESRDY:1; /*!< bit: 0 Result Ready Interrupt Enable */ + uint8_t OVERRUN:1; /*!< bit: 1 Overrun Interrupt Enable */ + uint8_t WINMON:1; /*!< bit: 2 Window Monitor Interrupt Enable */ + uint8_t SYNCRDY:1; /*!< bit: 3 Synchronization Ready Interrupt Enable */ + uint8_t :4; /*!< bit: 4.. 7 Reserved */ + } bit; /*!< Structure used for bit access */ + uint8_t reg; /*!< Type used for register access */ +} ADC_INTENCLR_Type; +#endif /* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */ + +#define ADC_INTENCLR_OFFSET 0x16 /**< \brief (ADC_INTENCLR offset) Interrupt Enable Clear */ +#define ADC_INTENCLR_RESETVALUE 0x00ul /**< \brief (ADC_INTENCLR reset_value) Interrupt Enable Clear */ + +#define ADC_INTENCLR_RESRDY_Pos 0 /**< \brief (ADC_INTENCLR) Result Ready Interrupt Enable */ +#define ADC_INTENCLR_RESRDY (0x1ul << ADC_INTENCLR_RESRDY_Pos) +#define ADC_INTENCLR_OVERRUN_Pos 1 /**< \brief (ADC_INTENCLR) Overrun Interrupt Enable */ +#define ADC_INTENCLR_OVERRUN (0x1ul << ADC_INTENCLR_OVERRUN_Pos) +#define ADC_INTENCLR_WINMON_Pos 2 /**< \brief (ADC_INTENCLR) Window Monitor Interrupt Enable */ +#define ADC_INTENCLR_WINMON (0x1ul << ADC_INTENCLR_WINMON_Pos) +#define ADC_INTENCLR_SYNCRDY_Pos 3 /**< \brief (ADC_INTENCLR) Synchronization Ready Interrupt Enable */ +#define ADC_INTENCLR_SYNCRDY (0x1ul << ADC_INTENCLR_SYNCRDY_Pos) +#define ADC_INTENCLR_MASK 0x0Ful /**< \brief (ADC_INTENCLR) MASK Register */ + +/* -------- ADC_INTENSET : (ADC Offset: 0x17) (R/W 8) Interrupt Enable Set -------- */ +#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) +typedef union { + struct { + uint8_t RESRDY:1; /*!< bit: 0 Result Ready Interrupt Enable */ + uint8_t OVERRUN:1; /*!< bit: 1 Overrun Interrupt Enable */ + uint8_t WINMON:1; /*!< bit: 2 Window Monitor Interrupt Enable */ + uint8_t SYNCRDY:1; /*!< bit: 3 Synchronization Ready Interrupt Enable */ + uint8_t :4; /*!< bit: 4.. 7 Reserved */ + } bit; /*!< Structure used for bit access */ + uint8_t reg; /*!< Type used for register access */ +} ADC_INTENSET_Type; +#endif /* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */ + +#define ADC_INTENSET_OFFSET 0x17 /**< \brief (ADC_INTENSET offset) Interrupt Enable Set */ +#define ADC_INTENSET_RESETVALUE 0x00ul /**< \brief (ADC_INTENSET reset_value) Interrupt Enable Set */ + +#define ADC_INTENSET_RESRDY_Pos 0 /**< \brief (ADC_INTENSET) Result Ready Interrupt Enable */ +#define ADC_INTENSET_RESRDY (0x1ul << ADC_INTENSET_RESRDY_Pos) +#define ADC_INTENSET_OVERRUN_Pos 1 /**< \brief (ADC_INTENSET) Overrun Interrupt Enable */ +#define ADC_INTENSET_OVERRUN (0x1ul << ADC_INTENSET_OVERRUN_Pos) +#define ADC_INTENSET_WINMON_Pos 2 /**< \brief (ADC_INTENSET) Window Monitor Interrupt Enable */ +#define ADC_INTENSET_WINMON (0x1ul << ADC_INTENSET_WINMON_Pos) +#define ADC_INTENSET_SYNCRDY_Pos 3 /**< \brief (ADC_INTENSET) Synchronization Ready Interrupt Enable */ +#define ADC_INTENSET_SYNCRDY (0x1ul << ADC_INTENSET_SYNCRDY_Pos) +#define ADC_INTENSET_MASK 0x0Ful /**< \brief (ADC_INTENSET) MASK Register */ + +/* -------- ADC_INTFLAG : (ADC Offset: 0x18) (R/W 8) Interrupt Flag Status and Clear -------- */ +#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) +typedef union { // __I to avoid read-modify-write on write-to-clear register + struct { + __I uint8_t RESRDY:1; /*!< bit: 0 Result Ready */ + __I uint8_t OVERRUN:1; /*!< bit: 1 Overrun */ + __I uint8_t WINMON:1; /*!< bit: 2 Window Monitor */ + __I uint8_t SYNCRDY:1; /*!< bit: 3 Synchronization Ready */ + __I uint8_t :4; /*!< bit: 4.. 7 Reserved */ + } bit; /*!< Structure used for bit access */ + uint8_t reg; /*!< Type used for register access */ +} ADC_INTFLAG_Type; +#endif /* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */ + +#define ADC_INTFLAG_OFFSET 0x18 /**< \brief (ADC_INTFLAG offset) Interrupt Flag Status and Clear */ +#define ADC_INTFLAG_RESETVALUE 0x00ul /**< \brief (ADC_INTFLAG reset_value) Interrupt Flag Status and Clear */ + +#define ADC_INTFLAG_RESRDY_Pos 0 /**< \brief (ADC_INTFLAG) Result Ready */ +#define ADC_INTFLAG_RESRDY (0x1ul << ADC_INTFLAG_RESRDY_Pos) +#define ADC_INTFLAG_OVERRUN_Pos 1 /**< \brief (ADC_INTFLAG) Overrun */ +#define ADC_INTFLAG_OVERRUN (0x1ul << ADC_INTFLAG_OVERRUN_Pos) +#define ADC_INTFLAG_WINMON_Pos 2 /**< \brief (ADC_INTFLAG) Window Monitor */ +#define ADC_INTFLAG_WINMON (0x1ul << ADC_INTFLAG_WINMON_Pos) +#define ADC_INTFLAG_SYNCRDY_Pos 3 /**< \brief (ADC_INTFLAG) Synchronization Ready */ +#define ADC_INTFLAG_SYNCRDY (0x1ul << ADC_INTFLAG_SYNCRDY_Pos) +#define ADC_INTFLAG_MASK 0x0Ful /**< \brief (ADC_INTFLAG) MASK Register */ + +/* -------- ADC_STATUS : (ADC Offset: 0x19) (R/ 8) Status -------- */ +#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) +typedef union { + struct { + uint8_t :7; /*!< bit: 0.. 6 Reserved */ + uint8_t SYNCBUSY:1; /*!< bit: 7 Synchronization Busy */ + } bit; /*!< Structure used for bit access */ + uint8_t reg; /*!< Type used for register access */ +} ADC_STATUS_Type; +#endif /* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */ + +#define ADC_STATUS_OFFSET 0x19 /**< \brief (ADC_STATUS offset) Status */ +#define ADC_STATUS_RESETVALUE 0x00ul /**< \brief (ADC_STATUS reset_value) Status */ + +#define ADC_STATUS_SYNCBUSY_Pos 7 /**< \brief (ADC_STATUS) Synchronization Busy */ +#define ADC_STATUS_SYNCBUSY (0x1ul << ADC_STATUS_SYNCBUSY_Pos) +#define ADC_STATUS_MASK 0x80ul /**< \brief (ADC_STATUS) MASK Register */ + +/* -------- ADC_RESULT : (ADC Offset: 0x1A) (R/ 16) Result -------- */ +#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) +typedef union { + struct { + uint16_t RESULT:16; /*!< bit: 0..15 Result Conversion Value */ + } bit; /*!< Structure used for bit access */ + uint16_t reg; /*!< Type used for register access */ +} ADC_RESULT_Type; +#endif /* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */ + +#define ADC_RESULT_OFFSET 0x1A /**< \brief (ADC_RESULT offset) Result */ +#define ADC_RESULT_RESETVALUE 0x0000ul /**< \brief (ADC_RESULT reset_value) Result */ + +#define ADC_RESULT_RESULT_Pos 0 /**< \brief (ADC_RESULT) Result Conversion Value */ +#define ADC_RESULT_RESULT_Msk (0xFFFFul << ADC_RESULT_RESULT_Pos) +#define ADC_RESULT_RESULT(value) (ADC_RESULT_RESULT_Msk & ((value) << ADC_RESULT_RESULT_Pos)) +#define ADC_RESULT_MASK 0xFFFFul /**< \brief (ADC_RESULT) MASK Register */ + +/* -------- ADC_WINLT : (ADC Offset: 0x1C) (R/W 16) Window Monitor Lower Threshold -------- */ +#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) +typedef union { + struct { + uint16_t WINLT:16; /*!< bit: 0..15 Window Lower Threshold */ + } bit; /*!< Structure used for bit access */ + uint16_t reg; /*!< Type used for register access */ +} ADC_WINLT_Type; +#endif /* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */ + +#define ADC_WINLT_OFFSET 0x1C /**< \brief (ADC_WINLT offset) Window Monitor Lower Threshold */ +#define ADC_WINLT_RESETVALUE 0x0000ul /**< \brief (ADC_WINLT reset_value) Window Monitor Lower Threshold */ + +#define ADC_WINLT_WINLT_Pos 0 /**< \brief (ADC_WINLT) Window Lower Threshold */ +#define ADC_WINLT_WINLT_Msk (0xFFFFul << ADC_WINLT_WINLT_Pos) +#define ADC_WINLT_WINLT(value) (ADC_WINLT_WINLT_Msk & ((value) << ADC_WINLT_WINLT_Pos)) +#define ADC_WINLT_MASK 0xFFFFul /**< \brief (ADC_WINLT) MASK Register */ + +/* -------- ADC_WINUT : (ADC Offset: 0x20) (R/W 16) Window Monitor Upper Threshold -------- */ +#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) +typedef union { + struct { + uint16_t WINUT:16; /*!< bit: 0..15 Window Upper Threshold */ + } bit; /*!< Structure used for bit access */ + uint16_t reg; /*!< Type used for register access */ +} ADC_WINUT_Type; +#endif /* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */ + +#define ADC_WINUT_OFFSET 0x20 /**< \brief (ADC_WINUT offset) Window Monitor Upper Threshold */ +#define ADC_WINUT_RESETVALUE 0x0000ul /**< \brief (ADC_WINUT reset_value) Window Monitor Upper Threshold */ + +#define ADC_WINUT_WINUT_Pos 0 /**< \brief (ADC_WINUT) Window Upper Threshold */ +#define ADC_WINUT_WINUT_Msk (0xFFFFul << ADC_WINUT_WINUT_Pos) +#define ADC_WINUT_WINUT(value) (ADC_WINUT_WINUT_Msk & ((value) << ADC_WINUT_WINUT_Pos)) +#define ADC_WINUT_MASK 0xFFFFul /**< \brief (ADC_WINUT) MASK Register */ + +/* -------- ADC_GAINCORR : (ADC Offset: 0x24) (R/W 16) Gain Correction -------- */ +#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) +typedef union { + struct { + uint16_t GAINCORR:12; /*!< bit: 0..11 Gain Correction Value */ + uint16_t :4; /*!< bit: 12..15 Reserved */ + } bit; /*!< Structure used for bit access */ + uint16_t reg; /*!< Type used for register access */ +} ADC_GAINCORR_Type; +#endif /* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */ + +#define ADC_GAINCORR_OFFSET 0x24 /**< \brief (ADC_GAINCORR offset) Gain Correction */ +#define ADC_GAINCORR_RESETVALUE 0x0000ul /**< \brief (ADC_GAINCORR reset_value) Gain Correction */ + +#define ADC_GAINCORR_GAINCORR_Pos 0 /**< \brief (ADC_GAINCORR) Gain Correction Value */ +#define ADC_GAINCORR_GAINCORR_Msk (0xFFFul << ADC_GAINCORR_GAINCORR_Pos) +#define ADC_GAINCORR_GAINCORR(value) (ADC_GAINCORR_GAINCORR_Msk & ((value) << ADC_GAINCORR_GAINCORR_Pos)) +#define ADC_GAINCORR_MASK 0x0FFFul /**< \brief (ADC_GAINCORR) MASK Register */ + +/* -------- ADC_OFFSETCORR : (ADC Offset: 0x26) (R/W 16) Offset Correction -------- */ +#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) +typedef union { + struct { + uint16_t OFFSETCORR:12; /*!< bit: 0..11 Offset Correction Value */ + uint16_t :4; /*!< bit: 12..15 Reserved */ + } bit; /*!< Structure used for bit access */ + uint16_t reg; /*!< Type used for register access */ +} ADC_OFFSETCORR_Type; +#endif /* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */ + +#define ADC_OFFSETCORR_OFFSET 0x26 /**< \brief (ADC_OFFSETCORR offset) Offset Correction */ +#define ADC_OFFSETCORR_RESETVALUE 0x0000ul /**< \brief (ADC_OFFSETCORR reset_value) Offset Correction */ + +#define ADC_OFFSETCORR_OFFSETCORR_Pos 0 /**< \brief (ADC_OFFSETCORR) Offset Correction Value */ +#define ADC_OFFSETCORR_OFFSETCORR_Msk (0xFFFul << ADC_OFFSETCORR_OFFSETCORR_Pos) +#define ADC_OFFSETCORR_OFFSETCORR(value) (ADC_OFFSETCORR_OFFSETCORR_Msk & ((value) << ADC_OFFSETCORR_OFFSETCORR_Pos)) +#define ADC_OFFSETCORR_MASK 0x0FFFul /**< \brief (ADC_OFFSETCORR) MASK Register */ + +/* -------- ADC_CALIB : (ADC Offset: 0x28) (R/W 16) Calibration -------- */ +#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) +typedef union { + struct { + uint16_t LINEARITY_CAL:8; /*!< bit: 0.. 7 Linearity Calibration Value */ + uint16_t BIAS_CAL:3; /*!< bit: 8..10 Bias Calibration Value */ + uint16_t :5; /*!< bit: 11..15 Reserved */ + } bit; /*!< Structure used for bit access */ + uint16_t reg; /*!< Type used for register access */ +} ADC_CALIB_Type; +#endif /* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */ + +#define ADC_CALIB_OFFSET 0x28 /**< \brief (ADC_CALIB offset) Calibration */ +#define ADC_CALIB_RESETVALUE 0x0000ul /**< \brief (ADC_CALIB reset_value) Calibration */ + +#define ADC_CALIB_LINEARITY_CAL_Pos 0 /**< \brief (ADC_CALIB) Linearity Calibration Value */ +#define ADC_CALIB_LINEARITY_CAL_Msk (0xFFul << ADC_CALIB_LINEARITY_CAL_Pos) +#define ADC_CALIB_LINEARITY_CAL(value) (ADC_CALIB_LINEARITY_CAL_Msk & ((value) << ADC_CALIB_LINEARITY_CAL_Pos)) +#define ADC_CALIB_BIAS_CAL_Pos 8 /**< \brief (ADC_CALIB) Bias Calibration Value */ +#define ADC_CALIB_BIAS_CAL_Msk (0x7ul << ADC_CALIB_BIAS_CAL_Pos) +#define ADC_CALIB_BIAS_CAL(value) (ADC_CALIB_BIAS_CAL_Msk & ((value) << ADC_CALIB_BIAS_CAL_Pos)) +#define ADC_CALIB_MASK 0x07FFul /**< \brief (ADC_CALIB) MASK Register */ + +/* -------- ADC_DBGCTRL : (ADC Offset: 0x2A) (R/W 8) Debug Control -------- */ +#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) +typedef union { + struct { + uint8_t DBGRUN:1; /*!< bit: 0 Debug Run */ + uint8_t :7; /*!< bit: 1.. 7 Reserved */ + } bit; /*!< Structure used for bit access */ + uint8_t reg; /*!< Type used for register access */ +} ADC_DBGCTRL_Type; +#endif /* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */ + +#define ADC_DBGCTRL_OFFSET 0x2A /**< \brief (ADC_DBGCTRL offset) Debug Control */ +#define ADC_DBGCTRL_RESETVALUE 0x00ul /**< \brief (ADC_DBGCTRL reset_value) Debug Control */ + +#define ADC_DBGCTRL_DBGRUN_Pos 0 /**< \brief (ADC_DBGCTRL) Debug Run */ +#define ADC_DBGCTRL_DBGRUN (0x1ul << ADC_DBGCTRL_DBGRUN_Pos) +#define ADC_DBGCTRL_MASK 0x01ul /**< \brief (ADC_DBGCTRL) MASK Register */ + +/** \brief ADC hardware registers */ +#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) +typedef struct { + __IO ADC_CTRLA_Type CTRLA; /**< \brief Offset: 0x00 (R/W 8) Control A */ + __IO ADC_REFCTRL_Type REFCTRL; /**< \brief Offset: 0x01 (R/W 8) Reference Control */ + __IO ADC_AVGCTRL_Type AVGCTRL; /**< \brief Offset: 0x02 (R/W 8) Average Control */ + __IO ADC_SAMPCTRL_Type SAMPCTRL; /**< \brief Offset: 0x03 (R/W 8) Sampling Time Control */ + __IO ADC_CTRLB_Type CTRLB; /**< \brief Offset: 0x04 (R/W 16) Control B */ + RoReg8 Reserved1[0x2]; + __IO ADC_WINCTRL_Type WINCTRL; /**< \brief Offset: 0x08 (R/W 8) Window Monitor Control */ + RoReg8 Reserved2[0x3]; + __IO ADC_SWTRIG_Type SWTRIG; /**< \brief Offset: 0x0C (R/W 8) Software Trigger */ + RoReg8 Reserved3[0x3]; + __IO ADC_INPUTCTRL_Type INPUTCTRL; /**< \brief Offset: 0x10 (R/W 32) Input Control */ + __IO ADC_EVCTRL_Type EVCTRL; /**< \brief Offset: 0x14 (R/W 8) Event Control */ + RoReg8 Reserved4[0x1]; + __IO ADC_INTENCLR_Type INTENCLR; /**< \brief Offset: 0x16 (R/W 8) Interrupt Enable Clear */ + __IO ADC_INTENSET_Type INTENSET; /**< \brief Offset: 0x17 (R/W 8) Interrupt Enable Set */ + __IO ADC_INTFLAG_Type INTFLAG; /**< \brief Offset: 0x18 (R/W 8) Interrupt Flag Status and Clear */ + __I ADC_STATUS_Type STATUS; /**< \brief Offset: 0x19 (R/ 8) Status */ + __I ADC_RESULT_Type RESULT; /**< \brief Offset: 0x1A (R/ 16) Result */ + __IO ADC_WINLT_Type WINLT; /**< \brief Offset: 0x1C (R/W 16) Window Monitor Lower Threshold */ + RoReg8 Reserved5[0x2]; + __IO ADC_WINUT_Type WINUT; /**< \brief Offset: 0x20 (R/W 16) Window Monitor Upper Threshold */ + RoReg8 Reserved6[0x2]; + __IO ADC_GAINCORR_Type GAINCORR; /**< \brief Offset: 0x24 (R/W 16) Gain Correction */ + __IO ADC_OFFSETCORR_Type OFFSETCORR; /**< \brief Offset: 0x26 (R/W 16) Offset Correction */ + __IO ADC_CALIB_Type CALIB; /**< \brief Offset: 0x28 (R/W 16) Calibration */ + __IO ADC_DBGCTRL_Type DBGCTRL; /**< \brief Offset: 0x2A (R/W 8) Debug Control */ +} Adc; +#endif /* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */ + +/*@}*/ + +#endif /* _SAMD21_ADC_COMPONENT_ */ diff --git a/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/utils/cmsis/samd21/include/component/dac.h b/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/utils/cmsis/samd21/include/component/dac.h new file mode 100644 index 0000000..a9aff66 --- /dev/null +++ b/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/utils/cmsis/samd21/include/component/dac.h @@ -0,0 +1,276 @@ +/** + * \file + * + * \brief Component description for DAC + * + * Copyright (c) 2016-2018 Microchip Technology Inc. and its subsidiaries. + * + * \asf_license_start + * + * \page License + * + * Subject to your compliance with these terms, you may use Microchip + * software and any derivatives exclusively with Microchip products. + * It is your responsibility to comply with third party license terms applicable + * to your use of third party software (including open source software) that + * may accompany Microchip software. + * + * THIS SOFTWARE IS SUPPLIED BY MICROCHIP "AS IS". NO WARRANTIES, + * WHETHER EXPRESS, IMPLIED OR STATUTORY, APPLY TO THIS SOFTWARE, + * INCLUDING ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, + * AND FITNESS FOR A PARTICULAR PURPOSE. IN NO EVENT WILL MICROCHIP BE + * LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL OR CONSEQUENTIAL + * LOSS, DAMAGE, COST OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE + * SOFTWARE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE + * POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT + * ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY + * RELATED TO THIS SOFTWARE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, + * THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THIS SOFTWARE. + * + * \asf_license_stop + * + */ + +#ifndef _SAMD21_DAC_COMPONENT_ +#define _SAMD21_DAC_COMPONENT_ + +/* ========================================================================== */ +/** SOFTWARE API DEFINITION FOR DAC */ +/* ========================================================================== */ +/** \addtogroup SAMD21_DAC Digital Analog Converter */ +/*@{*/ + +#define DAC_U2214 +#define REV_DAC 0x110 + +/* -------- DAC_CTRLA : (DAC Offset: 0x0) (R/W 8) Control A -------- */ +#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) +typedef union { + struct { + uint8_t SWRST:1; /*!< bit: 0 Software Reset */ + uint8_t ENABLE:1; /*!< bit: 1 Enable */ + uint8_t RUNSTDBY:1; /*!< bit: 2 Run in Standby */ + uint8_t :5; /*!< bit: 3.. 7 Reserved */ + } bit; /*!< Structure used for bit access */ + uint8_t reg; /*!< Type used for register access */ +} DAC_CTRLA_Type; +#endif /* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */ + +#define DAC_CTRLA_OFFSET 0x0 /**< \brief (DAC_CTRLA offset) Control A */ +#define DAC_CTRLA_RESETVALUE 0x00ul /**< \brief (DAC_CTRLA reset_value) Control A */ + +#define DAC_CTRLA_SWRST_Pos 0 /**< \brief (DAC_CTRLA) Software Reset */ +#define DAC_CTRLA_SWRST (0x1ul << DAC_CTRLA_SWRST_Pos) +#define DAC_CTRLA_ENABLE_Pos 1 /**< \brief (DAC_CTRLA) Enable */ +#define DAC_CTRLA_ENABLE (0x1ul << DAC_CTRLA_ENABLE_Pos) +#define DAC_CTRLA_RUNSTDBY_Pos 2 /**< \brief (DAC_CTRLA) Run in Standby */ +#define DAC_CTRLA_RUNSTDBY (0x1ul << DAC_CTRLA_RUNSTDBY_Pos) +#define DAC_CTRLA_MASK 0x07ul /**< \brief (DAC_CTRLA) MASK Register */ + +/* -------- DAC_CTRLB : (DAC Offset: 0x1) (R/W 8) Control B -------- */ +#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) +typedef union { + struct { + uint8_t EOEN:1; /*!< bit: 0 External Output Enable */ + uint8_t IOEN:1; /*!< bit: 1 Internal Output Enable */ + uint8_t LEFTADJ:1; /*!< bit: 2 Left Adjusted Data */ + uint8_t VPD:1; /*!< bit: 3 Voltage Pump Disable */ + uint8_t BDWP:1; /*!< bit: 4 Bypass DATABUF Write Protection */ + uint8_t :1; /*!< bit: 5 Reserved */ + uint8_t REFSEL:2; /*!< bit: 6.. 7 Reference Selection */ + } bit; /*!< Structure used for bit access */ + uint8_t reg; /*!< Type used for register access */ +} DAC_CTRLB_Type; +#endif /* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */ + +#define DAC_CTRLB_OFFSET 0x1 /**< \brief (DAC_CTRLB offset) Control B */ +#define DAC_CTRLB_RESETVALUE 0x00ul /**< \brief (DAC_CTRLB reset_value) Control B */ + +#define DAC_CTRLB_EOEN_Pos 0 /**< \brief (DAC_CTRLB) External Output Enable */ +#define DAC_CTRLB_EOEN (0x1ul << DAC_CTRLB_EOEN_Pos) +#define DAC_CTRLB_IOEN_Pos 1 /**< \brief (DAC_CTRLB) Internal Output Enable */ +#define DAC_CTRLB_IOEN (0x1ul << DAC_CTRLB_IOEN_Pos) +#define DAC_CTRLB_LEFTADJ_Pos 2 /**< \brief (DAC_CTRLB) Left Adjusted Data */ +#define DAC_CTRLB_LEFTADJ (0x1ul << DAC_CTRLB_LEFTADJ_Pos) +#define DAC_CTRLB_VPD_Pos 3 /**< \brief (DAC_CTRLB) Voltage Pump Disable */ +#define DAC_CTRLB_VPD (0x1ul << DAC_CTRLB_VPD_Pos) +#define DAC_CTRLB_BDWP_Pos 4 /**< \brief (DAC_CTRLB) Bypass DATABUF Write Protection */ +#define DAC_CTRLB_BDWP (0x1ul << DAC_CTRLB_BDWP_Pos) +#define DAC_CTRLB_REFSEL_Pos 6 /**< \brief (DAC_CTRLB) Reference Selection */ +#define DAC_CTRLB_REFSEL_Msk (0x3ul << DAC_CTRLB_REFSEL_Pos) +#define DAC_CTRLB_REFSEL(value) (DAC_CTRLB_REFSEL_Msk & ((value) << DAC_CTRLB_REFSEL_Pos)) +#define DAC_CTRLB_REFSEL_INT1V_Val 0x0ul /**< \brief (DAC_CTRLB) Internal 1.0V reference */ +#define DAC_CTRLB_REFSEL_AVCC_Val 0x1ul /**< \brief (DAC_CTRLB) AVCC */ +#define DAC_CTRLB_REFSEL_VREFP_Val 0x2ul /**< \brief (DAC_CTRLB) External reference */ +#define DAC_CTRLB_REFSEL_INT1V (DAC_CTRLB_REFSEL_INT1V_Val << DAC_CTRLB_REFSEL_Pos) +#define DAC_CTRLB_REFSEL_AVCC (DAC_CTRLB_REFSEL_AVCC_Val << DAC_CTRLB_REFSEL_Pos) +#define DAC_CTRLB_REFSEL_VREFP (DAC_CTRLB_REFSEL_VREFP_Val << DAC_CTRLB_REFSEL_Pos) +#define DAC_CTRLB_MASK 0xDFul /**< \brief (DAC_CTRLB) MASK Register */ + +/* -------- DAC_EVCTRL : (DAC Offset: 0x2) (R/W 8) Event Control -------- */ +#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) +typedef union { + struct { + uint8_t STARTEI:1; /*!< bit: 0 Start Conversion Event Input */ + uint8_t EMPTYEO:1; /*!< bit: 1 Data Buffer Empty Event Output */ + uint8_t :6; /*!< bit: 2.. 7 Reserved */ + } bit; /*!< Structure used for bit access */ + uint8_t reg; /*!< Type used for register access */ +} DAC_EVCTRL_Type; +#endif /* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */ + +#define DAC_EVCTRL_OFFSET 0x2 /**< \brief (DAC_EVCTRL offset) Event Control */ +#define DAC_EVCTRL_RESETVALUE 0x00ul /**< \brief (DAC_EVCTRL reset_value) Event Control */ + +#define DAC_EVCTRL_STARTEI_Pos 0 /**< \brief (DAC_EVCTRL) Start Conversion Event Input */ +#define DAC_EVCTRL_STARTEI (0x1ul << DAC_EVCTRL_STARTEI_Pos) +#define DAC_EVCTRL_EMPTYEO_Pos 1 /**< \brief (DAC_EVCTRL) Data Buffer Empty Event Output */ +#define DAC_EVCTRL_EMPTYEO (0x1ul << DAC_EVCTRL_EMPTYEO_Pos) +#define DAC_EVCTRL_MASK 0x03ul /**< \brief (DAC_EVCTRL) MASK Register */ + +/* -------- DAC_INTENCLR : (DAC Offset: 0x4) (R/W 8) Interrupt Enable Clear -------- */ +#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) +typedef union { + struct { + uint8_t UNDERRUN:1; /*!< bit: 0 Underrun Interrupt Enable */ + uint8_t EMPTY:1; /*!< bit: 1 Data Buffer Empty Interrupt Enable */ + uint8_t SYNCRDY:1; /*!< bit: 2 Synchronization Ready Interrupt Enable */ + uint8_t :5; /*!< bit: 3.. 7 Reserved */ + } bit; /*!< Structure used for bit access */ + uint8_t reg; /*!< Type used for register access */ +} DAC_INTENCLR_Type; +#endif /* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */ + +#define DAC_INTENCLR_OFFSET 0x4 /**< \brief (DAC_INTENCLR offset) Interrupt Enable Clear */ +#define DAC_INTENCLR_RESETVALUE 0x00ul /**< \brief (DAC_INTENCLR reset_value) Interrupt Enable Clear */ + +#define DAC_INTENCLR_UNDERRUN_Pos 0 /**< \brief (DAC_INTENCLR) Underrun Interrupt Enable */ +#define DAC_INTENCLR_UNDERRUN (0x1ul << DAC_INTENCLR_UNDERRUN_Pos) +#define DAC_INTENCLR_EMPTY_Pos 1 /**< \brief (DAC_INTENCLR) Data Buffer Empty Interrupt Enable */ +#define DAC_INTENCLR_EMPTY (0x1ul << DAC_INTENCLR_EMPTY_Pos) +#define DAC_INTENCLR_SYNCRDY_Pos 2 /**< \brief (DAC_INTENCLR) Synchronization Ready Interrupt Enable */ +#define DAC_INTENCLR_SYNCRDY (0x1ul << DAC_INTENCLR_SYNCRDY_Pos) +#define DAC_INTENCLR_MASK 0x07ul /**< \brief (DAC_INTENCLR) MASK Register */ + +/* -------- DAC_INTENSET : (DAC Offset: 0x5) (R/W 8) Interrupt Enable Set -------- */ +#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) +typedef union { + struct { + uint8_t UNDERRUN:1; /*!< bit: 0 Underrun Interrupt Enable */ + uint8_t EMPTY:1; /*!< bit: 1 Data Buffer Empty Interrupt Enable */ + uint8_t SYNCRDY:1; /*!< bit: 2 Synchronization Ready Interrupt Enable */ + uint8_t :5; /*!< bit: 3.. 7 Reserved */ + } bit; /*!< Structure used for bit access */ + uint8_t reg; /*!< Type used for register access */ +} DAC_INTENSET_Type; +#endif /* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */ + +#define DAC_INTENSET_OFFSET 0x5 /**< \brief (DAC_INTENSET offset) Interrupt Enable Set */ +#define DAC_INTENSET_RESETVALUE 0x00ul /**< \brief (DAC_INTENSET reset_value) Interrupt Enable Set */ + +#define DAC_INTENSET_UNDERRUN_Pos 0 /**< \brief (DAC_INTENSET) Underrun Interrupt Enable */ +#define DAC_INTENSET_UNDERRUN (0x1ul << DAC_INTENSET_UNDERRUN_Pos) +#define DAC_INTENSET_EMPTY_Pos 1 /**< \brief (DAC_INTENSET) Data Buffer Empty Interrupt Enable */ +#define DAC_INTENSET_EMPTY (0x1ul << DAC_INTENSET_EMPTY_Pos) +#define DAC_INTENSET_SYNCRDY_Pos 2 /**< \brief (DAC_INTENSET) Synchronization Ready Interrupt Enable */ +#define DAC_INTENSET_SYNCRDY (0x1ul << DAC_INTENSET_SYNCRDY_Pos) +#define DAC_INTENSET_MASK 0x07ul /**< \brief (DAC_INTENSET) MASK Register */ + +/* -------- DAC_INTFLAG : (DAC Offset: 0x6) (R/W 8) Interrupt Flag Status and Clear -------- */ +#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) +typedef union { // __I to avoid read-modify-write on write-to-clear register + struct { + __I uint8_t UNDERRUN:1; /*!< bit: 0 Underrun */ + __I uint8_t EMPTY:1; /*!< bit: 1 Data Buffer Empty */ + __I uint8_t SYNCRDY:1; /*!< bit: 2 Synchronization Ready */ + __I uint8_t :5; /*!< bit: 3.. 7 Reserved */ + } bit; /*!< Structure used for bit access */ + uint8_t reg; /*!< Type used for register access */ +} DAC_INTFLAG_Type; +#endif /* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */ + +#define DAC_INTFLAG_OFFSET 0x6 /**< \brief (DAC_INTFLAG offset) Interrupt Flag Status and Clear */ +#define DAC_INTFLAG_RESETVALUE 0x00ul /**< \brief (DAC_INTFLAG reset_value) Interrupt Flag Status and Clear */ + +#define DAC_INTFLAG_UNDERRUN_Pos 0 /**< \brief (DAC_INTFLAG) Underrun */ +#define DAC_INTFLAG_UNDERRUN (0x1ul << DAC_INTFLAG_UNDERRUN_Pos) +#define DAC_INTFLAG_EMPTY_Pos 1 /**< \brief (DAC_INTFLAG) Data Buffer Empty */ +#define DAC_INTFLAG_EMPTY (0x1ul << DAC_INTFLAG_EMPTY_Pos) +#define DAC_INTFLAG_SYNCRDY_Pos 2 /**< \brief (DAC_INTFLAG) Synchronization Ready */ +#define DAC_INTFLAG_SYNCRDY (0x1ul << DAC_INTFLAG_SYNCRDY_Pos) +#define DAC_INTFLAG_MASK 0x07ul /**< \brief (DAC_INTFLAG) MASK Register */ + +/* -------- DAC_STATUS : (DAC Offset: 0x7) (R/ 8) Status -------- */ +#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) +typedef union { + struct { + uint8_t :7; /*!< bit: 0.. 6 Reserved */ + uint8_t SYNCBUSY:1; /*!< bit: 7 Synchronization Busy Status */ + } bit; /*!< Structure used for bit access */ + uint8_t reg; /*!< Type used for register access */ +} DAC_STATUS_Type; +#endif /* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */ + +#define DAC_STATUS_OFFSET 0x7 /**< \brief (DAC_STATUS offset) Status */ +#define DAC_STATUS_RESETVALUE 0x00ul /**< \brief (DAC_STATUS reset_value) Status */ + +#define DAC_STATUS_SYNCBUSY_Pos 7 /**< \brief (DAC_STATUS) Synchronization Busy Status */ +#define DAC_STATUS_SYNCBUSY (0x1ul << DAC_STATUS_SYNCBUSY_Pos) +#define DAC_STATUS_MASK 0x80ul /**< \brief (DAC_STATUS) MASK Register */ + +/* -------- DAC_DATA : (DAC Offset: 0x8) (R/W 16) Data -------- */ +#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) +typedef union { + struct { + uint16_t DATA:16; /*!< bit: 0..15 Data value to be converted */ + } bit; /*!< Structure used for bit access */ + uint16_t reg; /*!< Type used for register access */ +} DAC_DATA_Type; +#endif /* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */ + +#define DAC_DATA_OFFSET 0x8 /**< \brief (DAC_DATA offset) Data */ +#define DAC_DATA_RESETVALUE 0x0000ul /**< \brief (DAC_DATA reset_value) Data */ + +#define DAC_DATA_DATA_Pos 0 /**< \brief (DAC_DATA) Data value to be converted */ +#define DAC_DATA_DATA_Msk (0xFFFFul << DAC_DATA_DATA_Pos) +#define DAC_DATA_DATA(value) (DAC_DATA_DATA_Msk & ((value) << DAC_DATA_DATA_Pos)) +#define DAC_DATA_MASK 0xFFFFul /**< \brief (DAC_DATA) MASK Register */ + +/* -------- DAC_DATABUF : (DAC Offset: 0xC) (R/W 16) Data Buffer -------- */ +#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) +typedef union { + struct { + uint16_t DATABUF:16; /*!< bit: 0..15 Data Buffer */ + } bit; /*!< Structure used for bit access */ + uint16_t reg; /*!< Type used for register access */ +} DAC_DATABUF_Type; +#endif /* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */ + +#define DAC_DATABUF_OFFSET 0xC /**< \brief (DAC_DATABUF offset) Data Buffer */ +#define DAC_DATABUF_RESETVALUE 0x0000ul /**< \brief (DAC_DATABUF reset_value) Data Buffer */ + +#define DAC_DATABUF_DATABUF_Pos 0 /**< \brief (DAC_DATABUF) Data Buffer */ +#define DAC_DATABUF_DATABUF_Msk (0xFFFFul << DAC_DATABUF_DATABUF_Pos) +#define DAC_DATABUF_DATABUF(value) (DAC_DATABUF_DATABUF_Msk & ((value) << DAC_DATABUF_DATABUF_Pos)) +#define DAC_DATABUF_MASK 0xFFFFul /**< \brief (DAC_DATABUF) MASK Register */ + +/** \brief DAC hardware registers */ +#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) +typedef struct { + __IO DAC_CTRLA_Type CTRLA; /**< \brief Offset: 0x0 (R/W 8) Control A */ + __IO DAC_CTRLB_Type CTRLB; /**< \brief Offset: 0x1 (R/W 8) Control B */ + __IO DAC_EVCTRL_Type EVCTRL; /**< \brief Offset: 0x2 (R/W 8) Event Control */ + RoReg8 Reserved1[0x1]; + __IO DAC_INTENCLR_Type INTENCLR; /**< \brief Offset: 0x4 (R/W 8) Interrupt Enable Clear */ + __IO DAC_INTENSET_Type INTENSET; /**< \brief Offset: 0x5 (R/W 8) Interrupt Enable Set */ + __IO DAC_INTFLAG_Type INTFLAG; /**< \brief Offset: 0x6 (R/W 8) Interrupt Flag Status and Clear */ + __I DAC_STATUS_Type STATUS; /**< \brief Offset: 0x7 (R/ 8) Status */ + __IO DAC_DATA_Type DATA; /**< \brief Offset: 0x8 (R/W 16) Data */ + RoReg8 Reserved2[0x2]; + __IO DAC_DATABUF_Type DATABUF; /**< \brief Offset: 0xC (R/W 16) Data Buffer */ +} Dac; +#endif /* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */ + +/*@}*/ + +#endif /* _SAMD21_DAC_COMPONENT_ */ diff --git a/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/utils/cmsis/samd21/include/component/dmac.h b/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/utils/cmsis/samd21/include/component/dmac.h new file mode 100644 index 0000000..4a9f8e9 --- /dev/null +++ b/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/utils/cmsis/samd21/include/component/dmac.h @@ -0,0 +1,1077 @@ +/** + * \file + * + * \brief Component description for DMAC + * + * Copyright (c) 2016-2018 Microchip Technology Inc. and its subsidiaries. + * + * \asf_license_start + * + * \page License + * + * Subject to your compliance with these terms, you may use Microchip + * software and any derivatives exclusively with Microchip products. + * It is your responsibility to comply with third party license terms applicable + * to your use of third party software (including open source software) that + * may accompany Microchip software. + * + * THIS SOFTWARE IS SUPPLIED BY MICROCHIP "AS IS". NO WARRANTIES, + * WHETHER EXPRESS, IMPLIED OR STATUTORY, APPLY TO THIS SOFTWARE, + * INCLUDING ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, + * AND FITNESS FOR A PARTICULAR PURPOSE. IN NO EVENT WILL MICROCHIP BE + * LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL OR CONSEQUENTIAL + * LOSS, DAMAGE, COST OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE + * SOFTWARE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE + * POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT + * ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY + * RELATED TO THIS SOFTWARE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, + * THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THIS SOFTWARE. + * + * \asf_license_stop + * + */ + +#ifndef _SAMD21_DMAC_COMPONENT_ +#define _SAMD21_DMAC_COMPONENT_ + +/* ========================================================================== */ +/** SOFTWARE API DEFINITION FOR DMAC */ +/* ========================================================================== */ +/** \addtogroup SAMD21_DMAC Direct Memory Access Controller */ +/*@{*/ + +#define DMAC_U2223 +#define REV_DMAC 0x110 + +/* -------- DMAC_CTRL : (DMAC Offset: 0x00) (R/W 16) Control -------- */ +#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) +typedef union { + struct { + uint16_t SWRST:1; /*!< bit: 0 Software Reset */ + uint16_t DMAENABLE:1; /*!< bit: 1 DMA Enable */ + uint16_t CRCENABLE:1; /*!< bit: 2 CRC Enable */ + uint16_t :5; /*!< bit: 3.. 7 Reserved */ + uint16_t LVLEN0:1; /*!< bit: 8 Priority Level 0 Enable */ + uint16_t LVLEN1:1; /*!< bit: 9 Priority Level 1 Enable */ + uint16_t LVLEN2:1; /*!< bit: 10 Priority Level 2 Enable */ + uint16_t LVLEN3:1; /*!< bit: 11 Priority Level 3 Enable */ + uint16_t :4; /*!< bit: 12..15 Reserved */ + } bit; /*!< Structure used for bit access */ + struct { + uint16_t :8; /*!< bit: 0.. 7 Reserved */ + uint16_t LVLEN:4; /*!< bit: 8..11 Priority Level x Enable */ + uint16_t :4; /*!< bit: 12..15 Reserved */ + } vec; /*!< Structure used for vec access */ + uint16_t reg; /*!< Type used for register access */ +} DMAC_CTRL_Type; +#endif /* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */ + +#define DMAC_CTRL_OFFSET 0x00 /**< \brief (DMAC_CTRL offset) Control */ +#define DMAC_CTRL_RESETVALUE 0x0000ul /**< \brief (DMAC_CTRL reset_value) Control */ + +#define DMAC_CTRL_SWRST_Pos 0 /**< \brief (DMAC_CTRL) Software Reset */ +#define DMAC_CTRL_SWRST (0x1ul << DMAC_CTRL_SWRST_Pos) +#define DMAC_CTRL_DMAENABLE_Pos 1 /**< \brief (DMAC_CTRL) DMA Enable */ +#define DMAC_CTRL_DMAENABLE (0x1ul << DMAC_CTRL_DMAENABLE_Pos) +#define DMAC_CTRL_CRCENABLE_Pos 2 /**< \brief (DMAC_CTRL) CRC Enable */ +#define DMAC_CTRL_CRCENABLE (0x1ul << DMAC_CTRL_CRCENABLE_Pos) +#define DMAC_CTRL_LVLEN0_Pos 8 /**< \brief (DMAC_CTRL) Priority Level 0 Enable */ +#define DMAC_CTRL_LVLEN0 (1 << DMAC_CTRL_LVLEN0_Pos) +#define DMAC_CTRL_LVLEN1_Pos 9 /**< \brief (DMAC_CTRL) Priority Level 1 Enable */ +#define DMAC_CTRL_LVLEN1 (1 << DMAC_CTRL_LVLEN1_Pos) +#define DMAC_CTRL_LVLEN2_Pos 10 /**< \brief (DMAC_CTRL) Priority Level 2 Enable */ +#define DMAC_CTRL_LVLEN2 (1 << DMAC_CTRL_LVLEN2_Pos) +#define DMAC_CTRL_LVLEN3_Pos 11 /**< \brief (DMAC_CTRL) Priority Level 3 Enable */ +#define DMAC_CTRL_LVLEN3 (1 << DMAC_CTRL_LVLEN3_Pos) +#define DMAC_CTRL_LVLEN_Pos 8 /**< \brief (DMAC_CTRL) Priority Level x Enable */ +#define DMAC_CTRL_LVLEN_Msk (0xFul << DMAC_CTRL_LVLEN_Pos) +#define DMAC_CTRL_LVLEN(value) (DMAC_CTRL_LVLEN_Msk & ((value) << DMAC_CTRL_LVLEN_Pos)) +#define DMAC_CTRL_MASK 0x0F07ul /**< \brief (DMAC_CTRL) MASK Register */ + +/* -------- DMAC_CRCCTRL : (DMAC Offset: 0x02) (R/W 16) CRC Control -------- */ +#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) +typedef union { + struct { + uint16_t CRCBEATSIZE:2; /*!< bit: 0.. 1 CRC Beat Size */ + uint16_t CRCPOLY:2; /*!< bit: 2.. 3 CRC Polynomial Type */ + uint16_t :4; /*!< bit: 4.. 7 Reserved */ + uint16_t CRCSRC:6; /*!< bit: 8..13 CRC Input Source */ + uint16_t :2; /*!< bit: 14..15 Reserved */ + } bit; /*!< Structure used for bit access */ + uint16_t reg; /*!< Type used for register access */ +} DMAC_CRCCTRL_Type; +#endif /* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */ + +#define DMAC_CRCCTRL_OFFSET 0x02 /**< \brief (DMAC_CRCCTRL offset) CRC Control */ +#define DMAC_CRCCTRL_RESETVALUE 0x0000ul /**< \brief (DMAC_CRCCTRL reset_value) CRC Control */ + +#define DMAC_CRCCTRL_CRCBEATSIZE_Pos 0 /**< \brief (DMAC_CRCCTRL) CRC Beat Size */ +#define DMAC_CRCCTRL_CRCBEATSIZE_Msk (0x3ul << DMAC_CRCCTRL_CRCBEATSIZE_Pos) +#define DMAC_CRCCTRL_CRCBEATSIZE(value) (DMAC_CRCCTRL_CRCBEATSIZE_Msk & ((value) << DMAC_CRCCTRL_CRCBEATSIZE_Pos)) +#define DMAC_CRCCTRL_CRCBEATSIZE_BYTE_Val 0x0ul /**< \brief (DMAC_CRCCTRL) Byte bus access */ +#define DMAC_CRCCTRL_CRCBEATSIZE_HWORD_Val 0x1ul /**< \brief (DMAC_CRCCTRL) Half-word bus access */ +#define DMAC_CRCCTRL_CRCBEATSIZE_WORD_Val 0x2ul /**< \brief (DMAC_CRCCTRL) Word bus access */ +#define DMAC_CRCCTRL_CRCBEATSIZE_BYTE (DMAC_CRCCTRL_CRCBEATSIZE_BYTE_Val << DMAC_CRCCTRL_CRCBEATSIZE_Pos) +#define DMAC_CRCCTRL_CRCBEATSIZE_HWORD (DMAC_CRCCTRL_CRCBEATSIZE_HWORD_Val << DMAC_CRCCTRL_CRCBEATSIZE_Pos) +#define DMAC_CRCCTRL_CRCBEATSIZE_WORD (DMAC_CRCCTRL_CRCBEATSIZE_WORD_Val << DMAC_CRCCTRL_CRCBEATSIZE_Pos) +#define DMAC_CRCCTRL_CRCPOLY_Pos 2 /**< \brief (DMAC_CRCCTRL) CRC Polynomial Type */ +#define DMAC_CRCCTRL_CRCPOLY_Msk (0x3ul << DMAC_CRCCTRL_CRCPOLY_Pos) +#define DMAC_CRCCTRL_CRCPOLY(value) (DMAC_CRCCTRL_CRCPOLY_Msk & ((value) << DMAC_CRCCTRL_CRCPOLY_Pos)) +#define DMAC_CRCCTRL_CRCPOLY_CRC16_Val 0x0ul /**< \brief (DMAC_CRCCTRL) CRC-16 (CRC-CCITT) */ +#define DMAC_CRCCTRL_CRCPOLY_CRC32_Val 0x1ul /**< \brief (DMAC_CRCCTRL) CRC32 (IEEE 802.3) */ +#define DMAC_CRCCTRL_CRCPOLY_CRC16 (DMAC_CRCCTRL_CRCPOLY_CRC16_Val << DMAC_CRCCTRL_CRCPOLY_Pos) +#define DMAC_CRCCTRL_CRCPOLY_CRC32 (DMAC_CRCCTRL_CRCPOLY_CRC32_Val << DMAC_CRCCTRL_CRCPOLY_Pos) +#define DMAC_CRCCTRL_CRCSRC_Pos 8 /**< \brief (DMAC_CRCCTRL) CRC Input Source */ +#define DMAC_CRCCTRL_CRCSRC_Msk (0x3Ful << DMAC_CRCCTRL_CRCSRC_Pos) +#define DMAC_CRCCTRL_CRCSRC(value) (DMAC_CRCCTRL_CRCSRC_Msk & ((value) << DMAC_CRCCTRL_CRCSRC_Pos)) +#define DMAC_CRCCTRL_CRCSRC_NOACT_Val 0x0ul /**< \brief (DMAC_CRCCTRL) No action */ +#define DMAC_CRCCTRL_CRCSRC_IO_Val 0x1ul /**< \brief (DMAC_CRCCTRL) I/O interface */ +#define DMAC_CRCCTRL_CRCSRC_NOACT (DMAC_CRCCTRL_CRCSRC_NOACT_Val << DMAC_CRCCTRL_CRCSRC_Pos) +#define DMAC_CRCCTRL_CRCSRC_IO (DMAC_CRCCTRL_CRCSRC_IO_Val << DMAC_CRCCTRL_CRCSRC_Pos) +#define DMAC_CRCCTRL_MASK 0x3F0Ful /**< \brief (DMAC_CRCCTRL) MASK Register */ + +/* -------- DMAC_CRCDATAIN : (DMAC Offset: 0x04) (R/W 32) CRC Data Input -------- */ +#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) +typedef union { + struct { + uint32_t CRCDATAIN:32; /*!< bit: 0..31 CRC Data Input */ + } bit; /*!< Structure used for bit access */ + uint32_t reg; /*!< Type used for register access */ +} DMAC_CRCDATAIN_Type; +#endif /* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */ + +#define DMAC_CRCDATAIN_OFFSET 0x04 /**< \brief (DMAC_CRCDATAIN offset) CRC Data Input */ +#define DMAC_CRCDATAIN_RESETVALUE 0x00000000ul /**< \brief (DMAC_CRCDATAIN reset_value) CRC Data Input */ + +#define DMAC_CRCDATAIN_CRCDATAIN_Pos 0 /**< \brief (DMAC_CRCDATAIN) CRC Data Input */ +#define DMAC_CRCDATAIN_CRCDATAIN_Msk (0xFFFFFFFFul << DMAC_CRCDATAIN_CRCDATAIN_Pos) +#define DMAC_CRCDATAIN_CRCDATAIN(value) (DMAC_CRCDATAIN_CRCDATAIN_Msk & ((value) << DMAC_CRCDATAIN_CRCDATAIN_Pos)) +#define DMAC_CRCDATAIN_MASK 0xFFFFFFFFul /**< \brief (DMAC_CRCDATAIN) MASK Register */ + +/* -------- DMAC_CRCCHKSUM : (DMAC Offset: 0x08) (R/W 32) CRC Checksum -------- */ +#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) +typedef union { + struct { + uint32_t CRCCHKSUM:32; /*!< bit: 0..31 CRC Checksum */ + } bit; /*!< Structure used for bit access */ + uint32_t reg; /*!< Type used for register access */ +} DMAC_CRCCHKSUM_Type; +#endif /* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */ + +#define DMAC_CRCCHKSUM_OFFSET 0x08 /**< \brief (DMAC_CRCCHKSUM offset) CRC Checksum */ +#define DMAC_CRCCHKSUM_RESETVALUE 0x00000000ul /**< \brief (DMAC_CRCCHKSUM reset_value) CRC Checksum */ + +#define DMAC_CRCCHKSUM_CRCCHKSUM_Pos 0 /**< \brief (DMAC_CRCCHKSUM) CRC Checksum */ +#define DMAC_CRCCHKSUM_CRCCHKSUM_Msk (0xFFFFFFFFul << DMAC_CRCCHKSUM_CRCCHKSUM_Pos) +#define DMAC_CRCCHKSUM_CRCCHKSUM(value) (DMAC_CRCCHKSUM_CRCCHKSUM_Msk & ((value) << DMAC_CRCCHKSUM_CRCCHKSUM_Pos)) +#define DMAC_CRCCHKSUM_MASK 0xFFFFFFFFul /**< \brief (DMAC_CRCCHKSUM) MASK Register */ + +/* -------- DMAC_CRCSTATUS : (DMAC Offset: 0x0C) (R/W 8) CRC Status -------- */ +#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) +typedef union { + struct { + uint8_t CRCBUSY:1; /*!< bit: 0 CRC Module Busy */ + uint8_t CRCZERO:1; /*!< bit: 1 CRC Zero */ + uint8_t :6; /*!< bit: 2.. 7 Reserved */ + } bit; /*!< Structure used for bit access */ + uint8_t reg; /*!< Type used for register access */ +} DMAC_CRCSTATUS_Type; +#endif /* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */ + +#define DMAC_CRCSTATUS_OFFSET 0x0C /**< \brief (DMAC_CRCSTATUS offset) CRC Status */ +#define DMAC_CRCSTATUS_RESETVALUE 0x00ul /**< \brief (DMAC_CRCSTATUS reset_value) CRC Status */ + +#define DMAC_CRCSTATUS_CRCBUSY_Pos 0 /**< \brief (DMAC_CRCSTATUS) CRC Module Busy */ +#define DMAC_CRCSTATUS_CRCBUSY (0x1ul << DMAC_CRCSTATUS_CRCBUSY_Pos) +#define DMAC_CRCSTATUS_CRCZERO_Pos 1 /**< \brief (DMAC_CRCSTATUS) CRC Zero */ +#define DMAC_CRCSTATUS_CRCZERO (0x1ul << DMAC_CRCSTATUS_CRCZERO_Pos) +#define DMAC_CRCSTATUS_MASK 0x03ul /**< \brief (DMAC_CRCSTATUS) MASK Register */ + +/* -------- DMAC_DBGCTRL : (DMAC Offset: 0x0D) (R/W 8) Debug Control -------- */ +#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) +typedef union { + struct { + uint8_t DBGRUN:1; /*!< bit: 0 Debug Run */ + uint8_t :7; /*!< bit: 1.. 7 Reserved */ + } bit; /*!< Structure used for bit access */ + uint8_t reg; /*!< Type used for register access */ +} DMAC_DBGCTRL_Type; +#endif /* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */ + +#define DMAC_DBGCTRL_OFFSET 0x0D /**< \brief (DMAC_DBGCTRL offset) Debug Control */ +#define DMAC_DBGCTRL_RESETVALUE 0x00ul /**< \brief (DMAC_DBGCTRL reset_value) Debug Control */ + +#define DMAC_DBGCTRL_DBGRUN_Pos 0 /**< \brief (DMAC_DBGCTRL) Debug Run */ +#define DMAC_DBGCTRL_DBGRUN (0x1ul << DMAC_DBGCTRL_DBGRUN_Pos) +#define DMAC_DBGCTRL_MASK 0x01ul /**< \brief (DMAC_DBGCTRL) MASK Register */ + +/* -------- DMAC_QOSCTRL : (DMAC Offset: 0x0E) (R/W 8) QOS Control -------- */ +#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) +typedef union { + struct { + uint8_t WRBQOS:2; /*!< bit: 0.. 1 Write-Back Quality of Service */ + uint8_t FQOS:2; /*!< bit: 2.. 3 Fetch Quality of Service */ + uint8_t DQOS:2; /*!< bit: 4.. 5 Data Transfer Quality of Service */ + uint8_t :2; /*!< bit: 6.. 7 Reserved */ + } bit; /*!< Structure used for bit access */ + uint8_t reg; /*!< Type used for register access */ +} DMAC_QOSCTRL_Type; +#endif /* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */ + +#define DMAC_QOSCTRL_OFFSET 0x0E /**< \brief (DMAC_QOSCTRL offset) QOS Control */ +#define DMAC_QOSCTRL_RESETVALUE 0x15ul /**< \brief (DMAC_QOSCTRL reset_value) QOS Control */ + +#define DMAC_QOSCTRL_WRBQOS_Pos 0 /**< \brief (DMAC_QOSCTRL) Write-Back Quality of Service */ +#define DMAC_QOSCTRL_WRBQOS_Msk (0x3ul << DMAC_QOSCTRL_WRBQOS_Pos) +#define DMAC_QOSCTRL_WRBQOS(value) (DMAC_QOSCTRL_WRBQOS_Msk & ((value) << DMAC_QOSCTRL_WRBQOS_Pos)) +#define DMAC_QOSCTRL_WRBQOS_DISABLE_Val 0x0ul /**< \brief (DMAC_QOSCTRL) Background (no sensitive operation) */ +#define DMAC_QOSCTRL_WRBQOS_LOW_Val 0x1ul /**< \brief (DMAC_QOSCTRL) Sensitive Bandwidth */ +#define DMAC_QOSCTRL_WRBQOS_MEDIUM_Val 0x2ul /**< \brief (DMAC_QOSCTRL) Sensitive Latency */ +#define DMAC_QOSCTRL_WRBQOS_HIGH_Val 0x3ul /**< \brief (DMAC_QOSCTRL) Critical Latency */ +#define DMAC_QOSCTRL_WRBQOS_DISABLE (DMAC_QOSCTRL_WRBQOS_DISABLE_Val << DMAC_QOSCTRL_WRBQOS_Pos) +#define DMAC_QOSCTRL_WRBQOS_LOW (DMAC_QOSCTRL_WRBQOS_LOW_Val << DMAC_QOSCTRL_WRBQOS_Pos) +#define DMAC_QOSCTRL_WRBQOS_MEDIUM (DMAC_QOSCTRL_WRBQOS_MEDIUM_Val << DMAC_QOSCTRL_WRBQOS_Pos) +#define DMAC_QOSCTRL_WRBQOS_HIGH (DMAC_QOSCTRL_WRBQOS_HIGH_Val << DMAC_QOSCTRL_WRBQOS_Pos) +#define DMAC_QOSCTRL_FQOS_Pos 2 /**< \brief (DMAC_QOSCTRL) Fetch Quality of Service */ +#define DMAC_QOSCTRL_FQOS_Msk (0x3ul << DMAC_QOSCTRL_FQOS_Pos) +#define DMAC_QOSCTRL_FQOS(value) (DMAC_QOSCTRL_FQOS_Msk & ((value) << DMAC_QOSCTRL_FQOS_Pos)) +#define DMAC_QOSCTRL_FQOS_DISABLE_Val 0x0ul /**< \brief (DMAC_QOSCTRL) Background (no sensitive operation) */ +#define DMAC_QOSCTRL_FQOS_LOW_Val 0x1ul /**< \brief (DMAC_QOSCTRL) Sensitive Bandwidth */ +#define DMAC_QOSCTRL_FQOS_MEDIUM_Val 0x2ul /**< \brief (DMAC_QOSCTRL) Sensitive Latency */ +#define DMAC_QOSCTRL_FQOS_HIGH_Val 0x3ul /**< \brief (DMAC_QOSCTRL) Critical Latency */ +#define DMAC_QOSCTRL_FQOS_DISABLE (DMAC_QOSCTRL_FQOS_DISABLE_Val << DMAC_QOSCTRL_FQOS_Pos) +#define DMAC_QOSCTRL_FQOS_LOW (DMAC_QOSCTRL_FQOS_LOW_Val << DMAC_QOSCTRL_FQOS_Pos) +#define DMAC_QOSCTRL_FQOS_MEDIUM (DMAC_QOSCTRL_FQOS_MEDIUM_Val << DMAC_QOSCTRL_FQOS_Pos) +#define DMAC_QOSCTRL_FQOS_HIGH (DMAC_QOSCTRL_FQOS_HIGH_Val << DMAC_QOSCTRL_FQOS_Pos) +#define DMAC_QOSCTRL_DQOS_Pos 4 /**< \brief (DMAC_QOSCTRL) Data Transfer Quality of Service */ +#define DMAC_QOSCTRL_DQOS_Msk (0x3ul << DMAC_QOSCTRL_DQOS_Pos) +#define DMAC_QOSCTRL_DQOS(value) (DMAC_QOSCTRL_DQOS_Msk & ((value) << DMAC_QOSCTRL_DQOS_Pos)) +#define DMAC_QOSCTRL_DQOS_DISABLE_Val 0x0ul /**< \brief (DMAC_QOSCTRL) Background (no sensitive operation) */ +#define DMAC_QOSCTRL_DQOS_LOW_Val 0x1ul /**< \brief (DMAC_QOSCTRL) Sensitive Bandwidth */ +#define DMAC_QOSCTRL_DQOS_MEDIUM_Val 0x2ul /**< \brief (DMAC_QOSCTRL) Sensitive Latency */ +#define DMAC_QOSCTRL_DQOS_HIGH_Val 0x3ul /**< \brief (DMAC_QOSCTRL) Critical Latency */ +#define DMAC_QOSCTRL_DQOS_DISABLE (DMAC_QOSCTRL_DQOS_DISABLE_Val << DMAC_QOSCTRL_DQOS_Pos) +#define DMAC_QOSCTRL_DQOS_LOW (DMAC_QOSCTRL_DQOS_LOW_Val << DMAC_QOSCTRL_DQOS_Pos) +#define DMAC_QOSCTRL_DQOS_MEDIUM (DMAC_QOSCTRL_DQOS_MEDIUM_Val << DMAC_QOSCTRL_DQOS_Pos) +#define DMAC_QOSCTRL_DQOS_HIGH (DMAC_QOSCTRL_DQOS_HIGH_Val << DMAC_QOSCTRL_DQOS_Pos) +#define DMAC_QOSCTRL_MASK 0x3Ful /**< \brief (DMAC_QOSCTRL) MASK Register */ + +/* -------- DMAC_SWTRIGCTRL : (DMAC Offset: 0x10) (R/W 32) Software Trigger Control -------- */ +#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) +typedef union { + struct { + uint32_t SWTRIG0:1; /*!< bit: 0 Channel 0 Software Trigger */ + uint32_t SWTRIG1:1; /*!< bit: 1 Channel 1 Software Trigger */ + uint32_t SWTRIG2:1; /*!< bit: 2 Channel 2 Software Trigger */ + uint32_t SWTRIG3:1; /*!< bit: 3 Channel 3 Software Trigger */ + uint32_t SWTRIG4:1; /*!< bit: 4 Channel 4 Software Trigger */ + uint32_t SWTRIG5:1; /*!< bit: 5 Channel 5 Software Trigger */ + uint32_t SWTRIG6:1; /*!< bit: 6 Channel 6 Software Trigger */ + uint32_t SWTRIG7:1; /*!< bit: 7 Channel 7 Software Trigger */ + uint32_t SWTRIG8:1; /*!< bit: 8 Channel 8 Software Trigger */ + uint32_t SWTRIG9:1; /*!< bit: 9 Channel 9 Software Trigger */ + uint32_t SWTRIG10:1; /*!< bit: 10 Channel 10 Software Trigger */ + uint32_t SWTRIG11:1; /*!< bit: 11 Channel 11 Software Trigger */ + uint32_t :20; /*!< bit: 12..31 Reserved */ + } bit; /*!< Structure used for bit access */ + struct { + uint32_t SWTRIG:12; /*!< bit: 0..11 Channel x Software Trigger */ + uint32_t :20; /*!< bit: 12..31 Reserved */ + } vec; /*!< Structure used for vec access */ + uint32_t reg; /*!< Type used for register access */ +} DMAC_SWTRIGCTRL_Type; +#endif /* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */ + +#define DMAC_SWTRIGCTRL_OFFSET 0x10 /**< \brief (DMAC_SWTRIGCTRL offset) Software Trigger Control */ +#define DMAC_SWTRIGCTRL_RESETVALUE 0x00000000ul /**< \brief (DMAC_SWTRIGCTRL reset_value) Software Trigger Control */ + +#define DMAC_SWTRIGCTRL_SWTRIG0_Pos 0 /**< \brief (DMAC_SWTRIGCTRL) Channel 0 Software Trigger */ +#define DMAC_SWTRIGCTRL_SWTRIG0 (1 << DMAC_SWTRIGCTRL_SWTRIG0_Pos) +#define DMAC_SWTRIGCTRL_SWTRIG1_Pos 1 /**< \brief (DMAC_SWTRIGCTRL) Channel 1 Software Trigger */ +#define DMAC_SWTRIGCTRL_SWTRIG1 (1 << DMAC_SWTRIGCTRL_SWTRIG1_Pos) +#define DMAC_SWTRIGCTRL_SWTRIG2_Pos 2 /**< \brief (DMAC_SWTRIGCTRL) Channel 2 Software Trigger */ +#define DMAC_SWTRIGCTRL_SWTRIG2 (1 << DMAC_SWTRIGCTRL_SWTRIG2_Pos) +#define DMAC_SWTRIGCTRL_SWTRIG3_Pos 3 /**< \brief (DMAC_SWTRIGCTRL) Channel 3 Software Trigger */ +#define DMAC_SWTRIGCTRL_SWTRIG3 (1 << DMAC_SWTRIGCTRL_SWTRIG3_Pos) +#define DMAC_SWTRIGCTRL_SWTRIG4_Pos 4 /**< \brief (DMAC_SWTRIGCTRL) Channel 4 Software Trigger */ +#define DMAC_SWTRIGCTRL_SWTRIG4 (1 << DMAC_SWTRIGCTRL_SWTRIG4_Pos) +#define DMAC_SWTRIGCTRL_SWTRIG5_Pos 5 /**< \brief (DMAC_SWTRIGCTRL) Channel 5 Software Trigger */ +#define DMAC_SWTRIGCTRL_SWTRIG5 (1 << DMAC_SWTRIGCTRL_SWTRIG5_Pos) +#define DMAC_SWTRIGCTRL_SWTRIG6_Pos 6 /**< \brief (DMAC_SWTRIGCTRL) Channel 6 Software Trigger */ +#define DMAC_SWTRIGCTRL_SWTRIG6 (1 << DMAC_SWTRIGCTRL_SWTRIG6_Pos) +#define DMAC_SWTRIGCTRL_SWTRIG7_Pos 7 /**< \brief (DMAC_SWTRIGCTRL) Channel 7 Software Trigger */ +#define DMAC_SWTRIGCTRL_SWTRIG7 (1 << DMAC_SWTRIGCTRL_SWTRIG7_Pos) +#define DMAC_SWTRIGCTRL_SWTRIG8_Pos 8 /**< \brief (DMAC_SWTRIGCTRL) Channel 8 Software Trigger */ +#define DMAC_SWTRIGCTRL_SWTRIG8 (1 << DMAC_SWTRIGCTRL_SWTRIG8_Pos) +#define DMAC_SWTRIGCTRL_SWTRIG9_Pos 9 /**< \brief (DMAC_SWTRIGCTRL) Channel 9 Software Trigger */ +#define DMAC_SWTRIGCTRL_SWTRIG9 (1 << DMAC_SWTRIGCTRL_SWTRIG9_Pos) +#define DMAC_SWTRIGCTRL_SWTRIG10_Pos 10 /**< \brief (DMAC_SWTRIGCTRL) Channel 10 Software Trigger */ +#define DMAC_SWTRIGCTRL_SWTRIG10 (1 << DMAC_SWTRIGCTRL_SWTRIG10_Pos) +#define DMAC_SWTRIGCTRL_SWTRIG11_Pos 11 /**< \brief (DMAC_SWTRIGCTRL) Channel 11 Software Trigger */ +#define DMAC_SWTRIGCTRL_SWTRIG11 (1 << DMAC_SWTRIGCTRL_SWTRIG11_Pos) +#define DMAC_SWTRIGCTRL_SWTRIG_Pos 0 /**< \brief (DMAC_SWTRIGCTRL) Channel x Software Trigger */ +#define DMAC_SWTRIGCTRL_SWTRIG_Msk (0xFFFul << DMAC_SWTRIGCTRL_SWTRIG_Pos) +#define DMAC_SWTRIGCTRL_SWTRIG(value) (DMAC_SWTRIGCTRL_SWTRIG_Msk & ((value) << DMAC_SWTRIGCTRL_SWTRIG_Pos)) +#define DMAC_SWTRIGCTRL_MASK 0x00000FFFul /**< \brief (DMAC_SWTRIGCTRL) MASK Register */ + +/* -------- DMAC_PRICTRL0 : (DMAC Offset: 0x14) (R/W 32) Priority Control 0 -------- */ +#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) +typedef union { + struct { + uint32_t LVLPRI0:4; /*!< bit: 0.. 3 Level 0 Channel Priority Number */ + uint32_t :3; /*!< bit: 4.. 6 Reserved */ + uint32_t RRLVLEN0:1; /*!< bit: 7 Level 0 Round-Robin Scheduling Enable */ + uint32_t LVLPRI1:4; /*!< bit: 8..11 Level 1 Channel Priority Number */ + uint32_t :3; /*!< bit: 12..14 Reserved */ + uint32_t RRLVLEN1:1; /*!< bit: 15 Level 1 Round-Robin Scheduling Enable */ + uint32_t LVLPRI2:4; /*!< bit: 16..19 Level 2 Channel Priority Number */ + uint32_t :3; /*!< bit: 20..22 Reserved */ + uint32_t RRLVLEN2:1; /*!< bit: 23 Level 2 Round-Robin Scheduling Enable */ + uint32_t LVLPRI3:4; /*!< bit: 24..27 Level 3 Channel Priority Number */ + uint32_t :3; /*!< bit: 28..30 Reserved */ + uint32_t RRLVLEN3:1; /*!< bit: 31 Level 3 Round-Robin Scheduling Enable */ + } bit; /*!< Structure used for bit access */ + uint32_t reg; /*!< Type used for register access */ +} DMAC_PRICTRL0_Type; +#endif /* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */ + +#define DMAC_PRICTRL0_OFFSET 0x14 /**< \brief (DMAC_PRICTRL0 offset) Priority Control 0 */ +#define DMAC_PRICTRL0_RESETVALUE 0x00000000ul /**< \brief (DMAC_PRICTRL0 reset_value) Priority Control 0 */ + +#define DMAC_PRICTRL0_LVLPRI0_Pos 0 /**< \brief (DMAC_PRICTRL0) Level 0 Channel Priority Number */ +#define DMAC_PRICTRL0_LVLPRI0_Msk (0xFul << DMAC_PRICTRL0_LVLPRI0_Pos) +#define DMAC_PRICTRL0_LVLPRI0(value) (DMAC_PRICTRL0_LVLPRI0_Msk & ((value) << DMAC_PRICTRL0_LVLPRI0_Pos)) +#define DMAC_PRICTRL0_RRLVLEN0_Pos 7 /**< \brief (DMAC_PRICTRL0) Level 0 Round-Robin Scheduling Enable */ +#define DMAC_PRICTRL0_RRLVLEN0 (0x1ul << DMAC_PRICTRL0_RRLVLEN0_Pos) +#define DMAC_PRICTRL0_LVLPRI1_Pos 8 /**< \brief (DMAC_PRICTRL0) Level 1 Channel Priority Number */ +#define DMAC_PRICTRL0_LVLPRI1_Msk (0xFul << DMAC_PRICTRL0_LVLPRI1_Pos) +#define DMAC_PRICTRL0_LVLPRI1(value) (DMAC_PRICTRL0_LVLPRI1_Msk & ((value) << DMAC_PRICTRL0_LVLPRI1_Pos)) +#define DMAC_PRICTRL0_RRLVLEN1_Pos 15 /**< \brief (DMAC_PRICTRL0) Level 1 Round-Robin Scheduling Enable */ +#define DMAC_PRICTRL0_RRLVLEN1 (0x1ul << DMAC_PRICTRL0_RRLVLEN1_Pos) +#define DMAC_PRICTRL0_LVLPRI2_Pos 16 /**< \brief (DMAC_PRICTRL0) Level 2 Channel Priority Number */ +#define DMAC_PRICTRL0_LVLPRI2_Msk (0xFul << DMAC_PRICTRL0_LVLPRI2_Pos) +#define DMAC_PRICTRL0_LVLPRI2(value) (DMAC_PRICTRL0_LVLPRI2_Msk & ((value) << DMAC_PRICTRL0_LVLPRI2_Pos)) +#define DMAC_PRICTRL0_RRLVLEN2_Pos 23 /**< \brief (DMAC_PRICTRL0) Level 2 Round-Robin Scheduling Enable */ +#define DMAC_PRICTRL0_RRLVLEN2 (0x1ul << DMAC_PRICTRL0_RRLVLEN2_Pos) +#define DMAC_PRICTRL0_LVLPRI3_Pos 24 /**< \brief (DMAC_PRICTRL0) Level 3 Channel Priority Number */ +#define DMAC_PRICTRL0_LVLPRI3_Msk (0xFul << DMAC_PRICTRL0_LVLPRI3_Pos) +#define DMAC_PRICTRL0_LVLPRI3(value) (DMAC_PRICTRL0_LVLPRI3_Msk & ((value) << DMAC_PRICTRL0_LVLPRI3_Pos)) +#define DMAC_PRICTRL0_RRLVLEN3_Pos 31 /**< \brief (DMAC_PRICTRL0) Level 3 Round-Robin Scheduling Enable */ +#define DMAC_PRICTRL0_RRLVLEN3 (0x1ul << DMAC_PRICTRL0_RRLVLEN3_Pos) +#define DMAC_PRICTRL0_MASK 0x8F8F8F8Ful /**< \brief (DMAC_PRICTRL0) MASK Register */ + +/* -------- DMAC_INTPEND : (DMAC Offset: 0x20) (R/W 16) Interrupt Pending -------- */ +#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) +typedef union { + struct { + uint16_t ID:4; /*!< bit: 0.. 3 Channel ID */ + uint16_t :4; /*!< bit: 4.. 7 Reserved */ + uint16_t TERR:1; /*!< bit: 8 Transfer Error */ + uint16_t TCMPL:1; /*!< bit: 9 Transfer Complete */ + uint16_t SUSP:1; /*!< bit: 10 Channel Suspend */ + uint16_t :2; /*!< bit: 11..12 Reserved */ + uint16_t FERR:1; /*!< bit: 13 Fetch Error */ + uint16_t BUSY:1; /*!< bit: 14 Busy */ + uint16_t PEND:1; /*!< bit: 15 Pending */ + } bit; /*!< Structure used for bit access */ + uint16_t reg; /*!< Type used for register access */ +} DMAC_INTPEND_Type; +#endif /* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */ + +#define DMAC_INTPEND_OFFSET 0x20 /**< \brief (DMAC_INTPEND offset) Interrupt Pending */ +#define DMAC_INTPEND_RESETVALUE 0x0000ul /**< \brief (DMAC_INTPEND reset_value) Interrupt Pending */ + +#define DMAC_INTPEND_ID_Pos 0 /**< \brief (DMAC_INTPEND) Channel ID */ +#define DMAC_INTPEND_ID_Msk (0xFul << DMAC_INTPEND_ID_Pos) +#define DMAC_INTPEND_ID(value) (DMAC_INTPEND_ID_Msk & ((value) << DMAC_INTPEND_ID_Pos)) +#define DMAC_INTPEND_TERR_Pos 8 /**< \brief (DMAC_INTPEND) Transfer Error */ +#define DMAC_INTPEND_TERR (0x1ul << DMAC_INTPEND_TERR_Pos) +#define DMAC_INTPEND_TCMPL_Pos 9 /**< \brief (DMAC_INTPEND) Transfer Complete */ +#define DMAC_INTPEND_TCMPL (0x1ul << DMAC_INTPEND_TCMPL_Pos) +#define DMAC_INTPEND_SUSP_Pos 10 /**< \brief (DMAC_INTPEND) Channel Suspend */ +#define DMAC_INTPEND_SUSP (0x1ul << DMAC_INTPEND_SUSP_Pos) +#define DMAC_INTPEND_FERR_Pos 13 /**< \brief (DMAC_INTPEND) Fetch Error */ +#define DMAC_INTPEND_FERR (0x1ul << DMAC_INTPEND_FERR_Pos) +#define DMAC_INTPEND_BUSY_Pos 14 /**< \brief (DMAC_INTPEND) Busy */ +#define DMAC_INTPEND_BUSY (0x1ul << DMAC_INTPEND_BUSY_Pos) +#define DMAC_INTPEND_PEND_Pos 15 /**< \brief (DMAC_INTPEND) Pending */ +#define DMAC_INTPEND_PEND (0x1ul << DMAC_INTPEND_PEND_Pos) +#define DMAC_INTPEND_MASK 0xE70Ful /**< \brief (DMAC_INTPEND) MASK Register */ + +/* -------- DMAC_INTSTATUS : (DMAC Offset: 0x24) (R/ 32) Interrupt Status -------- */ +#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) +typedef union { + struct { + uint32_t CHINT0:1; /*!< bit: 0 Channel 0 Pending Interrupt */ + uint32_t CHINT1:1; /*!< bit: 1 Channel 1 Pending Interrupt */ + uint32_t CHINT2:1; /*!< bit: 2 Channel 2 Pending Interrupt */ + uint32_t CHINT3:1; /*!< bit: 3 Channel 3 Pending Interrupt */ + uint32_t CHINT4:1; /*!< bit: 4 Channel 4 Pending Interrupt */ + uint32_t CHINT5:1; /*!< bit: 5 Channel 5 Pending Interrupt */ + uint32_t CHINT6:1; /*!< bit: 6 Channel 6 Pending Interrupt */ + uint32_t CHINT7:1; /*!< bit: 7 Channel 7 Pending Interrupt */ + uint32_t CHINT8:1; /*!< bit: 8 Channel 8 Pending Interrupt */ + uint32_t CHINT9:1; /*!< bit: 9 Channel 9 Pending Interrupt */ + uint32_t CHINT10:1; /*!< bit: 10 Channel 10 Pending Interrupt */ + uint32_t CHINT11:1; /*!< bit: 11 Channel 11 Pending Interrupt */ + uint32_t :20; /*!< bit: 12..31 Reserved */ + } bit; /*!< Structure used for bit access */ + struct { + uint32_t CHINT:12; /*!< bit: 0..11 Channel x Pending Interrupt */ + uint32_t :20; /*!< bit: 12..31 Reserved */ + } vec; /*!< Structure used for vec access */ + uint32_t reg; /*!< Type used for register access */ +} DMAC_INTSTATUS_Type; +#endif /* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */ + +#define DMAC_INTSTATUS_OFFSET 0x24 /**< \brief (DMAC_INTSTATUS offset) Interrupt Status */ +#define DMAC_INTSTATUS_RESETVALUE 0x00000000ul /**< \brief (DMAC_INTSTATUS reset_value) Interrupt Status */ + +#define DMAC_INTSTATUS_CHINT0_Pos 0 /**< \brief (DMAC_INTSTATUS) Channel 0 Pending Interrupt */ +#define DMAC_INTSTATUS_CHINT0 (1 << DMAC_INTSTATUS_CHINT0_Pos) +#define DMAC_INTSTATUS_CHINT1_Pos 1 /**< \brief (DMAC_INTSTATUS) Channel 1 Pending Interrupt */ +#define DMAC_INTSTATUS_CHINT1 (1 << DMAC_INTSTATUS_CHINT1_Pos) +#define DMAC_INTSTATUS_CHINT2_Pos 2 /**< \brief (DMAC_INTSTATUS) Channel 2 Pending Interrupt */ +#define DMAC_INTSTATUS_CHINT2 (1 << DMAC_INTSTATUS_CHINT2_Pos) +#define DMAC_INTSTATUS_CHINT3_Pos 3 /**< \brief (DMAC_INTSTATUS) Channel 3 Pending Interrupt */ +#define DMAC_INTSTATUS_CHINT3 (1 << DMAC_INTSTATUS_CHINT3_Pos) +#define DMAC_INTSTATUS_CHINT4_Pos 4 /**< \brief (DMAC_INTSTATUS) Channel 4 Pending Interrupt */ +#define DMAC_INTSTATUS_CHINT4 (1 << DMAC_INTSTATUS_CHINT4_Pos) +#define DMAC_INTSTATUS_CHINT5_Pos 5 /**< \brief (DMAC_INTSTATUS) Channel 5 Pending Interrupt */ +#define DMAC_INTSTATUS_CHINT5 (1 << DMAC_INTSTATUS_CHINT5_Pos) +#define DMAC_INTSTATUS_CHINT6_Pos 6 /**< \brief (DMAC_INTSTATUS) Channel 6 Pending Interrupt */ +#define DMAC_INTSTATUS_CHINT6 (1 << DMAC_INTSTATUS_CHINT6_Pos) +#define DMAC_INTSTATUS_CHINT7_Pos 7 /**< \brief (DMAC_INTSTATUS) Channel 7 Pending Interrupt */ +#define DMAC_INTSTATUS_CHINT7 (1 << DMAC_INTSTATUS_CHINT7_Pos) +#define DMAC_INTSTATUS_CHINT8_Pos 8 /**< \brief (DMAC_INTSTATUS) Channel 8 Pending Interrupt */ +#define DMAC_INTSTATUS_CHINT8 (1 << DMAC_INTSTATUS_CHINT8_Pos) +#define DMAC_INTSTATUS_CHINT9_Pos 9 /**< \brief (DMAC_INTSTATUS) Channel 9 Pending Interrupt */ +#define DMAC_INTSTATUS_CHINT9 (1 << DMAC_INTSTATUS_CHINT9_Pos) +#define DMAC_INTSTATUS_CHINT10_Pos 10 /**< \brief (DMAC_INTSTATUS) Channel 10 Pending Interrupt */ +#define DMAC_INTSTATUS_CHINT10 (1 << DMAC_INTSTATUS_CHINT10_Pos) +#define DMAC_INTSTATUS_CHINT11_Pos 11 /**< \brief (DMAC_INTSTATUS) Channel 11 Pending Interrupt */ +#define DMAC_INTSTATUS_CHINT11 (1 << DMAC_INTSTATUS_CHINT11_Pos) +#define DMAC_INTSTATUS_CHINT_Pos 0 /**< \brief (DMAC_INTSTATUS) Channel x Pending Interrupt */ +#define DMAC_INTSTATUS_CHINT_Msk (0xFFFul << DMAC_INTSTATUS_CHINT_Pos) +#define DMAC_INTSTATUS_CHINT(value) (DMAC_INTSTATUS_CHINT_Msk & ((value) << DMAC_INTSTATUS_CHINT_Pos)) +#define DMAC_INTSTATUS_MASK 0x00000FFFul /**< \brief (DMAC_INTSTATUS) MASK Register */ + +/* -------- DMAC_BUSYCH : (DMAC Offset: 0x28) (R/ 32) Busy Channels -------- */ +#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) +typedef union { + struct { + uint32_t BUSYCH0:1; /*!< bit: 0 Busy Channel 0 */ + uint32_t BUSYCH1:1; /*!< bit: 1 Busy Channel 1 */ + uint32_t BUSYCH2:1; /*!< bit: 2 Busy Channel 2 */ + uint32_t BUSYCH3:1; /*!< bit: 3 Busy Channel 3 */ + uint32_t BUSYCH4:1; /*!< bit: 4 Busy Channel 4 */ + uint32_t BUSYCH5:1; /*!< bit: 5 Busy Channel 5 */ + uint32_t BUSYCH6:1; /*!< bit: 6 Busy Channel 6 */ + uint32_t BUSYCH7:1; /*!< bit: 7 Busy Channel 7 */ + uint32_t BUSYCH8:1; /*!< bit: 8 Busy Channel 8 */ + uint32_t BUSYCH9:1; /*!< bit: 9 Busy Channel 9 */ + uint32_t BUSYCH10:1; /*!< bit: 10 Busy Channel 10 */ + uint32_t BUSYCH11:1; /*!< bit: 11 Busy Channel 11 */ + uint32_t :20; /*!< bit: 12..31 Reserved */ + } bit; /*!< Structure used for bit access */ + struct { + uint32_t BUSYCH:12; /*!< bit: 0..11 Busy Channel x */ + uint32_t :20; /*!< bit: 12..31 Reserved */ + } vec; /*!< Structure used for vec access */ + uint32_t reg; /*!< Type used for register access */ +} DMAC_BUSYCH_Type; +#endif /* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */ + +#define DMAC_BUSYCH_OFFSET 0x28 /**< \brief (DMAC_BUSYCH offset) Busy Channels */ +#define DMAC_BUSYCH_RESETVALUE 0x00000000ul /**< \brief (DMAC_BUSYCH reset_value) Busy Channels */ + +#define DMAC_BUSYCH_BUSYCH0_Pos 0 /**< \brief (DMAC_BUSYCH) Busy Channel 0 */ +#define DMAC_BUSYCH_BUSYCH0 (1 << DMAC_BUSYCH_BUSYCH0_Pos) +#define DMAC_BUSYCH_BUSYCH1_Pos 1 /**< \brief (DMAC_BUSYCH) Busy Channel 1 */ +#define DMAC_BUSYCH_BUSYCH1 (1 << DMAC_BUSYCH_BUSYCH1_Pos) +#define DMAC_BUSYCH_BUSYCH2_Pos 2 /**< \brief (DMAC_BUSYCH) Busy Channel 2 */ +#define DMAC_BUSYCH_BUSYCH2 (1 << DMAC_BUSYCH_BUSYCH2_Pos) +#define DMAC_BUSYCH_BUSYCH3_Pos 3 /**< \brief (DMAC_BUSYCH) Busy Channel 3 */ +#define DMAC_BUSYCH_BUSYCH3 (1 << DMAC_BUSYCH_BUSYCH3_Pos) +#define DMAC_BUSYCH_BUSYCH4_Pos 4 /**< \brief (DMAC_BUSYCH) Busy Channel 4 */ +#define DMAC_BUSYCH_BUSYCH4 (1 << DMAC_BUSYCH_BUSYCH4_Pos) +#define DMAC_BUSYCH_BUSYCH5_Pos 5 /**< \brief (DMAC_BUSYCH) Busy Channel 5 */ +#define DMAC_BUSYCH_BUSYCH5 (1 << DMAC_BUSYCH_BUSYCH5_Pos) +#define DMAC_BUSYCH_BUSYCH6_Pos 6 /**< \brief (DMAC_BUSYCH) Busy Channel 6 */ +#define DMAC_BUSYCH_BUSYCH6 (1 << DMAC_BUSYCH_BUSYCH6_Pos) +#define DMAC_BUSYCH_BUSYCH7_Pos 7 /**< \brief (DMAC_BUSYCH) Busy Channel 7 */ +#define DMAC_BUSYCH_BUSYCH7 (1 << DMAC_BUSYCH_BUSYCH7_Pos) +#define DMAC_BUSYCH_BUSYCH8_Pos 8 /**< \brief (DMAC_BUSYCH) Busy Channel 8 */ +#define DMAC_BUSYCH_BUSYCH8 (1 << DMAC_BUSYCH_BUSYCH8_Pos) +#define DMAC_BUSYCH_BUSYCH9_Pos 9 /**< \brief (DMAC_BUSYCH) Busy Channel 9 */ +#define DMAC_BUSYCH_BUSYCH9 (1 << DMAC_BUSYCH_BUSYCH9_Pos) +#define DMAC_BUSYCH_BUSYCH10_Pos 10 /**< \brief (DMAC_BUSYCH) Busy Channel 10 */ +#define DMAC_BUSYCH_BUSYCH10 (1 << DMAC_BUSYCH_BUSYCH10_Pos) +#define DMAC_BUSYCH_BUSYCH11_Pos 11 /**< \brief (DMAC_BUSYCH) Busy Channel 11 */ +#define DMAC_BUSYCH_BUSYCH11 (1 << DMAC_BUSYCH_BUSYCH11_Pos) +#define DMAC_BUSYCH_BUSYCH_Pos 0 /**< \brief (DMAC_BUSYCH) Busy Channel x */ +#define DMAC_BUSYCH_BUSYCH_Msk (0xFFFul << DMAC_BUSYCH_BUSYCH_Pos) +#define DMAC_BUSYCH_BUSYCH(value) (DMAC_BUSYCH_BUSYCH_Msk & ((value) << DMAC_BUSYCH_BUSYCH_Pos)) +#define DMAC_BUSYCH_MASK 0x00000FFFul /**< \brief (DMAC_BUSYCH) MASK Register */ + +/* -------- DMAC_PENDCH : (DMAC Offset: 0x2C) (R/ 32) Pending Channels -------- */ +#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) +typedef union { + struct { + uint32_t PENDCH0:1; /*!< bit: 0 Pending Channel 0 */ + uint32_t PENDCH1:1; /*!< bit: 1 Pending Channel 1 */ + uint32_t PENDCH2:1; /*!< bit: 2 Pending Channel 2 */ + uint32_t PENDCH3:1; /*!< bit: 3 Pending Channel 3 */ + uint32_t PENDCH4:1; /*!< bit: 4 Pending Channel 4 */ + uint32_t PENDCH5:1; /*!< bit: 5 Pending Channel 5 */ + uint32_t PENDCH6:1; /*!< bit: 6 Pending Channel 6 */ + uint32_t PENDCH7:1; /*!< bit: 7 Pending Channel 7 */ + uint32_t PENDCH8:1; /*!< bit: 8 Pending Channel 8 */ + uint32_t PENDCH9:1; /*!< bit: 9 Pending Channel 9 */ + uint32_t PENDCH10:1; /*!< bit: 10 Pending Channel 10 */ + uint32_t PENDCH11:1; /*!< bit: 11 Pending Channel 11 */ + uint32_t :20; /*!< bit: 12..31 Reserved */ + } bit; /*!< Structure used for bit access */ + struct { + uint32_t PENDCH:12; /*!< bit: 0..11 Pending Channel x */ + uint32_t :20; /*!< bit: 12..31 Reserved */ + } vec; /*!< Structure used for vec access */ + uint32_t reg; /*!< Type used for register access */ +} DMAC_PENDCH_Type; +#endif /* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */ + +#define DMAC_PENDCH_OFFSET 0x2C /**< \brief (DMAC_PENDCH offset) Pending Channels */ +#define DMAC_PENDCH_RESETVALUE 0x00000000ul /**< \brief (DMAC_PENDCH reset_value) Pending Channels */ + +#define DMAC_PENDCH_PENDCH0_Pos 0 /**< \brief (DMAC_PENDCH) Pending Channel 0 */ +#define DMAC_PENDCH_PENDCH0 (1 << DMAC_PENDCH_PENDCH0_Pos) +#define DMAC_PENDCH_PENDCH1_Pos 1 /**< \brief (DMAC_PENDCH) Pending Channel 1 */ +#define DMAC_PENDCH_PENDCH1 (1 << DMAC_PENDCH_PENDCH1_Pos) +#define DMAC_PENDCH_PENDCH2_Pos 2 /**< \brief (DMAC_PENDCH) Pending Channel 2 */ +#define DMAC_PENDCH_PENDCH2 (1 << DMAC_PENDCH_PENDCH2_Pos) +#define DMAC_PENDCH_PENDCH3_Pos 3 /**< \brief (DMAC_PENDCH) Pending Channel 3 */ +#define DMAC_PENDCH_PENDCH3 (1 << DMAC_PENDCH_PENDCH3_Pos) +#define DMAC_PENDCH_PENDCH4_Pos 4 /**< \brief (DMAC_PENDCH) Pending Channel 4 */ +#define DMAC_PENDCH_PENDCH4 (1 << DMAC_PENDCH_PENDCH4_Pos) +#define DMAC_PENDCH_PENDCH5_Pos 5 /**< \brief (DMAC_PENDCH) Pending Channel 5 */ +#define DMAC_PENDCH_PENDCH5 (1 << DMAC_PENDCH_PENDCH5_Pos) +#define DMAC_PENDCH_PENDCH6_Pos 6 /**< \brief (DMAC_PENDCH) Pending Channel 6 */ +#define DMAC_PENDCH_PENDCH6 (1 << DMAC_PENDCH_PENDCH6_Pos) +#define DMAC_PENDCH_PENDCH7_Pos 7 /**< \brief (DMAC_PENDCH) Pending Channel 7 */ +#define DMAC_PENDCH_PENDCH7 (1 << DMAC_PENDCH_PENDCH7_Pos) +#define DMAC_PENDCH_PENDCH8_Pos 8 /**< \brief (DMAC_PENDCH) Pending Channel 8 */ +#define DMAC_PENDCH_PENDCH8 (1 << DMAC_PENDCH_PENDCH8_Pos) +#define DMAC_PENDCH_PENDCH9_Pos 9 /**< \brief (DMAC_PENDCH) Pending Channel 9 */ +#define DMAC_PENDCH_PENDCH9 (1 << DMAC_PENDCH_PENDCH9_Pos) +#define DMAC_PENDCH_PENDCH10_Pos 10 /**< \brief (DMAC_PENDCH) Pending Channel 10 */ +#define DMAC_PENDCH_PENDCH10 (1 << DMAC_PENDCH_PENDCH10_Pos) +#define DMAC_PENDCH_PENDCH11_Pos 11 /**< \brief (DMAC_PENDCH) Pending Channel 11 */ +#define DMAC_PENDCH_PENDCH11 (1 << DMAC_PENDCH_PENDCH11_Pos) +#define DMAC_PENDCH_PENDCH_Pos 0 /**< \brief (DMAC_PENDCH) Pending Channel x */ +#define DMAC_PENDCH_PENDCH_Msk (0xFFFul << DMAC_PENDCH_PENDCH_Pos) +#define DMAC_PENDCH_PENDCH(value) (DMAC_PENDCH_PENDCH_Msk & ((value) << DMAC_PENDCH_PENDCH_Pos)) +#define DMAC_PENDCH_MASK 0x00000FFFul /**< \brief (DMAC_PENDCH) MASK Register */ + +/* -------- DMAC_ACTIVE : (DMAC Offset: 0x30) (R/ 32) Active Channel and Levels -------- */ +#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) +typedef union { + struct { + uint32_t LVLEX0:1; /*!< bit: 0 Level 0 Channel Trigger Request Executing */ + uint32_t LVLEX1:1; /*!< bit: 1 Level 1 Channel Trigger Request Executing */ + uint32_t LVLEX2:1; /*!< bit: 2 Level 2 Channel Trigger Request Executing */ + uint32_t LVLEX3:1; /*!< bit: 3 Level 3 Channel Trigger Request Executing */ + uint32_t :4; /*!< bit: 4.. 7 Reserved */ + uint32_t ID:5; /*!< bit: 8..12 Active Channel ID */ + uint32_t :2; /*!< bit: 13..14 Reserved */ + uint32_t ABUSY:1; /*!< bit: 15 Active Channel Busy */ + uint32_t BTCNT:16; /*!< bit: 16..31 Active Channel Block Transfer Count */ + } bit; /*!< Structure used for bit access */ + struct { + uint32_t LVLEX:4; /*!< bit: 0.. 3 Level x Channel Trigger Request Executing */ + uint32_t :28; /*!< bit: 4..31 Reserved */ + } vec; /*!< Structure used for vec access */ + uint32_t reg; /*!< Type used for register access */ +} DMAC_ACTIVE_Type; +#endif /* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */ + +#define DMAC_ACTIVE_OFFSET 0x30 /**< \brief (DMAC_ACTIVE offset) Active Channel and Levels */ +#define DMAC_ACTIVE_RESETVALUE 0x00000000ul /**< \brief (DMAC_ACTIVE reset_value) Active Channel and Levels */ + +#define DMAC_ACTIVE_LVLEX0_Pos 0 /**< \brief (DMAC_ACTIVE) Level 0 Channel Trigger Request Executing */ +#define DMAC_ACTIVE_LVLEX0 (1 << DMAC_ACTIVE_LVLEX0_Pos) +#define DMAC_ACTIVE_LVLEX1_Pos 1 /**< \brief (DMAC_ACTIVE) Level 1 Channel Trigger Request Executing */ +#define DMAC_ACTIVE_LVLEX1 (1 << DMAC_ACTIVE_LVLEX1_Pos) +#define DMAC_ACTIVE_LVLEX2_Pos 2 /**< \brief (DMAC_ACTIVE) Level 2 Channel Trigger Request Executing */ +#define DMAC_ACTIVE_LVLEX2 (1 << DMAC_ACTIVE_LVLEX2_Pos) +#define DMAC_ACTIVE_LVLEX3_Pos 3 /**< \brief (DMAC_ACTIVE) Level 3 Channel Trigger Request Executing */ +#define DMAC_ACTIVE_LVLEX3 (1 << DMAC_ACTIVE_LVLEX3_Pos) +#define DMAC_ACTIVE_LVLEX_Pos 0 /**< \brief (DMAC_ACTIVE) Level x Channel Trigger Request Executing */ +#define DMAC_ACTIVE_LVLEX_Msk (0xFul << DMAC_ACTIVE_LVLEX_Pos) +#define DMAC_ACTIVE_LVLEX(value) (DMAC_ACTIVE_LVLEX_Msk & ((value) << DMAC_ACTIVE_LVLEX_Pos)) +#define DMAC_ACTIVE_ID_Pos 8 /**< \brief (DMAC_ACTIVE) Active Channel ID */ +#define DMAC_ACTIVE_ID_Msk (0x1Ful << DMAC_ACTIVE_ID_Pos) +#define DMAC_ACTIVE_ID(value) (DMAC_ACTIVE_ID_Msk & ((value) << DMAC_ACTIVE_ID_Pos)) +#define DMAC_ACTIVE_ABUSY_Pos 15 /**< \brief (DMAC_ACTIVE) Active Channel Busy */ +#define DMAC_ACTIVE_ABUSY (0x1ul << DMAC_ACTIVE_ABUSY_Pos) +#define DMAC_ACTIVE_BTCNT_Pos 16 /**< \brief (DMAC_ACTIVE) Active Channel Block Transfer Count */ +#define DMAC_ACTIVE_BTCNT_Msk (0xFFFFul << DMAC_ACTIVE_BTCNT_Pos) +#define DMAC_ACTIVE_BTCNT(value) (DMAC_ACTIVE_BTCNT_Msk & ((value) << DMAC_ACTIVE_BTCNT_Pos)) +#define DMAC_ACTIVE_MASK 0xFFFF9F0Ful /**< \brief (DMAC_ACTIVE) MASK Register */ + +/* -------- DMAC_BASEADDR : (DMAC Offset: 0x34) (R/W 32) Descriptor Memory Section Base Address -------- */ +#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) +typedef union { + struct { + uint32_t BASEADDR:32; /*!< bit: 0..31 Descriptor Memory Base Address */ + } bit; /*!< Structure used for bit access */ + uint32_t reg; /*!< Type used for register access */ +} DMAC_BASEADDR_Type; +#endif /* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */ + +#define DMAC_BASEADDR_OFFSET 0x34 /**< \brief (DMAC_BASEADDR offset) Descriptor Memory Section Base Address */ +#define DMAC_BASEADDR_RESETVALUE 0x00000000ul /**< \brief (DMAC_BASEADDR reset_value) Descriptor Memory Section Base Address */ + +#define DMAC_BASEADDR_BASEADDR_Pos 0 /**< \brief (DMAC_BASEADDR) Descriptor Memory Base Address */ +#define DMAC_BASEADDR_BASEADDR_Msk (0xFFFFFFFFul << DMAC_BASEADDR_BASEADDR_Pos) +#define DMAC_BASEADDR_BASEADDR(value) (DMAC_BASEADDR_BASEADDR_Msk & ((value) << DMAC_BASEADDR_BASEADDR_Pos)) +#define DMAC_BASEADDR_MASK 0xFFFFFFFFul /**< \brief (DMAC_BASEADDR) MASK Register */ + +/* -------- DMAC_WRBADDR : (DMAC Offset: 0x38) (R/W 32) Write-Back Memory Section Base Address -------- */ +#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) +typedef union { + struct { + uint32_t WRBADDR:32; /*!< bit: 0..31 Write-Back Memory Base Address */ + } bit; /*!< Structure used for bit access */ + uint32_t reg; /*!< Type used for register access */ +} DMAC_WRBADDR_Type; +#endif /* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */ + +#define DMAC_WRBADDR_OFFSET 0x38 /**< \brief (DMAC_WRBADDR offset) Write-Back Memory Section Base Address */ +#define DMAC_WRBADDR_RESETVALUE 0x00000000ul /**< \brief (DMAC_WRBADDR reset_value) Write-Back Memory Section Base Address */ + +#define DMAC_WRBADDR_WRBADDR_Pos 0 /**< \brief (DMAC_WRBADDR) Write-Back Memory Base Address */ +#define DMAC_WRBADDR_WRBADDR_Msk (0xFFFFFFFFul << DMAC_WRBADDR_WRBADDR_Pos) +#define DMAC_WRBADDR_WRBADDR(value) (DMAC_WRBADDR_WRBADDR_Msk & ((value) << DMAC_WRBADDR_WRBADDR_Pos)) +#define DMAC_WRBADDR_MASK 0xFFFFFFFFul /**< \brief (DMAC_WRBADDR) MASK Register */ + +/* -------- DMAC_CHID : (DMAC Offset: 0x3F) (R/W 8) Channel ID -------- */ +#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) +typedef union { + struct { + uint8_t ID:4; /*!< bit: 0.. 3 Channel ID */ + uint8_t :4; /*!< bit: 4.. 7 Reserved */ + } bit; /*!< Structure used for bit access */ + uint8_t reg; /*!< Type used for register access */ +} DMAC_CHID_Type; +#endif /* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */ + +#define DMAC_CHID_OFFSET 0x3F /**< \brief (DMAC_CHID offset) Channel ID */ +#define DMAC_CHID_RESETVALUE 0x00ul /**< \brief (DMAC_CHID reset_value) Channel ID */ + +#define DMAC_CHID_ID_Pos 0 /**< \brief (DMAC_CHID) Channel ID */ +#define DMAC_CHID_ID_Msk (0xFul << DMAC_CHID_ID_Pos) +#define DMAC_CHID_ID(value) (DMAC_CHID_ID_Msk & ((value) << DMAC_CHID_ID_Pos)) +#define DMAC_CHID_MASK 0x0Ful /**< \brief (DMAC_CHID) MASK Register */ + +/* -------- DMAC_CHCTRLA : (DMAC Offset: 0x40) (R/W 8) Channel Control A -------- */ +#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) +typedef union { + struct { + uint8_t SWRST:1; /*!< bit: 0 Channel Software Reset */ + uint8_t ENABLE:1; /*!< bit: 1 Channel Enable */ + uint8_t :6; /*!< bit: 2.. 7 Reserved */ + } bit; /*!< Structure used for bit access */ + uint8_t reg; /*!< Type used for register access */ +} DMAC_CHCTRLA_Type; +#endif /* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */ + +#define DMAC_CHCTRLA_OFFSET 0x40 /**< \brief (DMAC_CHCTRLA offset) Channel Control A */ +#define DMAC_CHCTRLA_RESETVALUE 0x00ul /**< \brief (DMAC_CHCTRLA reset_value) Channel Control A */ + +#define DMAC_CHCTRLA_SWRST_Pos 0 /**< \brief (DMAC_CHCTRLA) Channel Software Reset */ +#define DMAC_CHCTRLA_SWRST (0x1ul << DMAC_CHCTRLA_SWRST_Pos) +#define DMAC_CHCTRLA_ENABLE_Pos 1 /**< \brief (DMAC_CHCTRLA) Channel Enable */ +#define DMAC_CHCTRLA_ENABLE (0x1ul << DMAC_CHCTRLA_ENABLE_Pos) +#define DMAC_CHCTRLA_MASK 0x03ul /**< \brief (DMAC_CHCTRLA) MASK Register */ + +/* -------- DMAC_CHCTRLB : (DMAC Offset: 0x44) (R/W 32) Channel Control B -------- */ +#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) +typedef union { + struct { + uint32_t EVACT:3; /*!< bit: 0.. 2 Event Input Action */ + uint32_t EVIE:1; /*!< bit: 3 Channel Event Input Enable */ + uint32_t EVOE:1; /*!< bit: 4 Channel Event Output Enable */ + uint32_t LVL:2; /*!< bit: 5.. 6 Channel Arbitration Level */ + uint32_t :1; /*!< bit: 7 Reserved */ + uint32_t TRIGSRC:6; /*!< bit: 8..13 Peripheral Trigger Source */ + uint32_t :8; /*!< bit: 14..21 Reserved */ + uint32_t TRIGACT:2; /*!< bit: 22..23 Trigger Action */ + uint32_t CMD:2; /*!< bit: 24..25 Software Command */ + uint32_t :6; /*!< bit: 26..31 Reserved */ + } bit; /*!< Structure used for bit access */ + uint32_t reg; /*!< Type used for register access */ +} DMAC_CHCTRLB_Type; +#endif /* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */ + +#define DMAC_CHCTRLB_OFFSET 0x44 /**< \brief (DMAC_CHCTRLB offset) Channel Control B */ +#define DMAC_CHCTRLB_RESETVALUE 0x00000000ul /**< \brief (DMAC_CHCTRLB reset_value) Channel Control B */ + +#define DMAC_CHCTRLB_EVACT_Pos 0 /**< \brief (DMAC_CHCTRLB) Event Input Action */ +#define DMAC_CHCTRLB_EVACT_Msk (0x7ul << DMAC_CHCTRLB_EVACT_Pos) +#define DMAC_CHCTRLB_EVACT(value) (DMAC_CHCTRLB_EVACT_Msk & ((value) << DMAC_CHCTRLB_EVACT_Pos)) +#define DMAC_CHCTRLB_EVACT_NOACT_Val 0x0ul /**< \brief (DMAC_CHCTRLB) No action */ +#define DMAC_CHCTRLB_EVACT_TRIG_Val 0x1ul /**< \brief (DMAC_CHCTRLB) Transfer and periodic transfer trigger */ +#define DMAC_CHCTRLB_EVACT_CTRIG_Val 0x2ul /**< \brief (DMAC_CHCTRLB) Conditional transfer trigger */ +#define DMAC_CHCTRLB_EVACT_CBLOCK_Val 0x3ul /**< \brief (DMAC_CHCTRLB) Conditional block transfer */ +#define DMAC_CHCTRLB_EVACT_SUSPEND_Val 0x4ul /**< \brief (DMAC_CHCTRLB) Channel suspend operation */ +#define DMAC_CHCTRLB_EVACT_RESUME_Val 0x5ul /**< \brief (DMAC_CHCTRLB) Channel resume operation */ +#define DMAC_CHCTRLB_EVACT_SSKIP_Val 0x6ul /**< \brief (DMAC_CHCTRLB) Skip next block suspend action */ +#define DMAC_CHCTRLB_EVACT_NOACT (DMAC_CHCTRLB_EVACT_NOACT_Val << DMAC_CHCTRLB_EVACT_Pos) +#define DMAC_CHCTRLB_EVACT_TRIG (DMAC_CHCTRLB_EVACT_TRIG_Val << DMAC_CHCTRLB_EVACT_Pos) +#define DMAC_CHCTRLB_EVACT_CTRIG (DMAC_CHCTRLB_EVACT_CTRIG_Val << DMAC_CHCTRLB_EVACT_Pos) +#define DMAC_CHCTRLB_EVACT_CBLOCK (DMAC_CHCTRLB_EVACT_CBLOCK_Val << DMAC_CHCTRLB_EVACT_Pos) +#define DMAC_CHCTRLB_EVACT_SUSPEND (DMAC_CHCTRLB_EVACT_SUSPEND_Val << DMAC_CHCTRLB_EVACT_Pos) +#define DMAC_CHCTRLB_EVACT_RESUME (DMAC_CHCTRLB_EVACT_RESUME_Val << DMAC_CHCTRLB_EVACT_Pos) +#define DMAC_CHCTRLB_EVACT_SSKIP (DMAC_CHCTRLB_EVACT_SSKIP_Val << DMAC_CHCTRLB_EVACT_Pos) +#define DMAC_CHCTRLB_EVIE_Pos 3 /**< \brief (DMAC_CHCTRLB) Channel Event Input Enable */ +#define DMAC_CHCTRLB_EVIE (0x1ul << DMAC_CHCTRLB_EVIE_Pos) +#define DMAC_CHCTRLB_EVOE_Pos 4 /**< \brief (DMAC_CHCTRLB) Channel Event Output Enable */ +#define DMAC_CHCTRLB_EVOE (0x1ul << DMAC_CHCTRLB_EVOE_Pos) +#define DMAC_CHCTRLB_LVL_Pos 5 /**< \brief (DMAC_CHCTRLB) Channel Arbitration Level */ +#define DMAC_CHCTRLB_LVL_Msk (0x3ul << DMAC_CHCTRLB_LVL_Pos) +#define DMAC_CHCTRLB_LVL(value) (DMAC_CHCTRLB_LVL_Msk & ((value) << DMAC_CHCTRLB_LVL_Pos)) +#define DMAC_CHCTRLB_LVL_LVL0_Val 0x0ul /**< \brief (DMAC_CHCTRLB) Channel Priority Level 0 */ +#define DMAC_CHCTRLB_LVL_LVL1_Val 0x1ul /**< \brief (DMAC_CHCTRLB) Channel Priority Level 1 */ +#define DMAC_CHCTRLB_LVL_LVL2_Val 0x2ul /**< \brief (DMAC_CHCTRLB) Channel Priority Level 2 */ +#define DMAC_CHCTRLB_LVL_LVL3_Val 0x3ul /**< \brief (DMAC_CHCTRLB) Channel Priority Level 3 */ +#define DMAC_CHCTRLB_LVL_LVL0 (DMAC_CHCTRLB_LVL_LVL0_Val << DMAC_CHCTRLB_LVL_Pos) +#define DMAC_CHCTRLB_LVL_LVL1 (DMAC_CHCTRLB_LVL_LVL1_Val << DMAC_CHCTRLB_LVL_Pos) +#define DMAC_CHCTRLB_LVL_LVL2 (DMAC_CHCTRLB_LVL_LVL2_Val << DMAC_CHCTRLB_LVL_Pos) +#define DMAC_CHCTRLB_LVL_LVL3 (DMAC_CHCTRLB_LVL_LVL3_Val << DMAC_CHCTRLB_LVL_Pos) +#define DMAC_CHCTRLB_TRIGSRC_Pos 8 /**< \brief (DMAC_CHCTRLB) Peripheral Trigger Source */ +#define DMAC_CHCTRLB_TRIGSRC_Msk (0x3Ful << DMAC_CHCTRLB_TRIGSRC_Pos) +#define DMAC_CHCTRLB_TRIGSRC(value) (DMAC_CHCTRLB_TRIGSRC_Msk & ((value) << DMAC_CHCTRLB_TRIGSRC_Pos)) +#define DMAC_CHCTRLB_TRIGSRC_DISABLE_Val 0x0ul /**< \brief (DMAC_CHCTRLB) Only software/event triggers */ +#define DMAC_CHCTRLB_TRIGSRC_DISABLE (DMAC_CHCTRLB_TRIGSRC_DISABLE_Val << DMAC_CHCTRLB_TRIGSRC_Pos) +#define DMAC_CHCTRLB_TRIGACT_Pos 22 /**< \brief (DMAC_CHCTRLB) Trigger Action */ +#define DMAC_CHCTRLB_TRIGACT_Msk (0x3ul << DMAC_CHCTRLB_TRIGACT_Pos) +#define DMAC_CHCTRLB_TRIGACT(value) (DMAC_CHCTRLB_TRIGACT_Msk & ((value) << DMAC_CHCTRLB_TRIGACT_Pos)) +#define DMAC_CHCTRLB_TRIGACT_BLOCK_Val 0x0ul /**< \brief (DMAC_CHCTRLB) One trigger required for each block transfer */ +#define DMAC_CHCTRLB_TRIGACT_BEAT_Val 0x2ul /**< \brief (DMAC_CHCTRLB) One trigger required for each beat transfer */ +#define DMAC_CHCTRLB_TRIGACT_TRANSACTION_Val 0x3ul /**< \brief (DMAC_CHCTRLB) One trigger required for each transaction */ +#define DMAC_CHCTRLB_TRIGACT_BLOCK (DMAC_CHCTRLB_TRIGACT_BLOCK_Val << DMAC_CHCTRLB_TRIGACT_Pos) +#define DMAC_CHCTRLB_TRIGACT_BEAT (DMAC_CHCTRLB_TRIGACT_BEAT_Val << DMAC_CHCTRLB_TRIGACT_Pos) +#define DMAC_CHCTRLB_TRIGACT_TRANSACTION (DMAC_CHCTRLB_TRIGACT_TRANSACTION_Val << DMAC_CHCTRLB_TRIGACT_Pos) +#define DMAC_CHCTRLB_CMD_Pos 24 /**< \brief (DMAC_CHCTRLB) Software Command */ +#define DMAC_CHCTRLB_CMD_Msk (0x3ul << DMAC_CHCTRLB_CMD_Pos) +#define DMAC_CHCTRLB_CMD(value) (DMAC_CHCTRLB_CMD_Msk & ((value) << DMAC_CHCTRLB_CMD_Pos)) +#define DMAC_CHCTRLB_CMD_NOACT_Val 0x0ul /**< \brief (DMAC_CHCTRLB) No action */ +#define DMAC_CHCTRLB_CMD_SUSPEND_Val 0x1ul /**< \brief (DMAC_CHCTRLB) Channel suspend operation */ +#define DMAC_CHCTRLB_CMD_RESUME_Val 0x2ul /**< \brief (DMAC_CHCTRLB) Channel resume operation */ +#define DMAC_CHCTRLB_CMD_NOACT (DMAC_CHCTRLB_CMD_NOACT_Val << DMAC_CHCTRLB_CMD_Pos) +#define DMAC_CHCTRLB_CMD_SUSPEND (DMAC_CHCTRLB_CMD_SUSPEND_Val << DMAC_CHCTRLB_CMD_Pos) +#define DMAC_CHCTRLB_CMD_RESUME (DMAC_CHCTRLB_CMD_RESUME_Val << DMAC_CHCTRLB_CMD_Pos) +#define DMAC_CHCTRLB_MASK 0x03C03F7Ful /**< \brief (DMAC_CHCTRLB) MASK Register */ + +/* -------- DMAC_CHINTENCLR : (DMAC Offset: 0x4C) (R/W 8) Channel Interrupt Enable Clear -------- */ +#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) +typedef union { + struct { + uint8_t TERR:1; /*!< bit: 0 Transfer Error Interrupt Enable */ + uint8_t TCMPL:1; /*!< bit: 1 Transfer Complete Interrupt Enable */ + uint8_t SUSP:1; /*!< bit: 2 Channel Suspend Interrupt Enable */ + uint8_t :5; /*!< bit: 3.. 7 Reserved */ + } bit; /*!< Structure used for bit access */ + uint8_t reg; /*!< Type used for register access */ +} DMAC_CHINTENCLR_Type; +#endif /* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */ + +#define DMAC_CHINTENCLR_OFFSET 0x4C /**< \brief (DMAC_CHINTENCLR offset) Channel Interrupt Enable Clear */ +#define DMAC_CHINTENCLR_RESETVALUE 0x00ul /**< \brief (DMAC_CHINTENCLR reset_value) Channel Interrupt Enable Clear */ + +#define DMAC_CHINTENCLR_TERR_Pos 0 /**< \brief (DMAC_CHINTENCLR) Transfer Error Interrupt Enable */ +#define DMAC_CHINTENCLR_TERR (0x1ul << DMAC_CHINTENCLR_TERR_Pos) +#define DMAC_CHINTENCLR_TCMPL_Pos 1 /**< \brief (DMAC_CHINTENCLR) Transfer Complete Interrupt Enable */ +#define DMAC_CHINTENCLR_TCMPL (0x1ul << DMAC_CHINTENCLR_TCMPL_Pos) +#define DMAC_CHINTENCLR_SUSP_Pos 2 /**< \brief (DMAC_CHINTENCLR) Channel Suspend Interrupt Enable */ +#define DMAC_CHINTENCLR_SUSP (0x1ul << DMAC_CHINTENCLR_SUSP_Pos) +#define DMAC_CHINTENCLR_MASK 0x07ul /**< \brief (DMAC_CHINTENCLR) MASK Register */ + +/* -------- DMAC_CHINTENSET : (DMAC Offset: 0x4D) (R/W 8) Channel Interrupt Enable Set -------- */ +#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) +typedef union { + struct { + uint8_t TERR:1; /*!< bit: 0 Transfer Error Interrupt Enable */ + uint8_t TCMPL:1; /*!< bit: 1 Transfer Complete Interrupt Enable */ + uint8_t SUSP:1; /*!< bit: 2 Channel Suspend Interrupt Enable */ + uint8_t :5; /*!< bit: 3.. 7 Reserved */ + } bit; /*!< Structure used for bit access */ + uint8_t reg; /*!< Type used for register access */ +} DMAC_CHINTENSET_Type; +#endif /* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */ + +#define DMAC_CHINTENSET_OFFSET 0x4D /**< \brief (DMAC_CHINTENSET offset) Channel Interrupt Enable Set */ +#define DMAC_CHINTENSET_RESETVALUE 0x00ul /**< \brief (DMAC_CHINTENSET reset_value) Channel Interrupt Enable Set */ + +#define DMAC_CHINTENSET_TERR_Pos 0 /**< \brief (DMAC_CHINTENSET) Transfer Error Interrupt Enable */ +#define DMAC_CHINTENSET_TERR (0x1ul << DMAC_CHINTENSET_TERR_Pos) +#define DMAC_CHINTENSET_TCMPL_Pos 1 /**< \brief (DMAC_CHINTENSET) Transfer Complete Interrupt Enable */ +#define DMAC_CHINTENSET_TCMPL (0x1ul << DMAC_CHINTENSET_TCMPL_Pos) +#define DMAC_CHINTENSET_SUSP_Pos 2 /**< \brief (DMAC_CHINTENSET) Channel Suspend Interrupt Enable */ +#define DMAC_CHINTENSET_SUSP (0x1ul << DMAC_CHINTENSET_SUSP_Pos) +#define DMAC_CHINTENSET_MASK 0x07ul /**< \brief (DMAC_CHINTENSET) MASK Register */ + +/* -------- DMAC_CHINTFLAG : (DMAC Offset: 0x4E) (R/W 8) Channel Interrupt Flag Status and Clear -------- */ +#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) +typedef union { // __I to avoid read-modify-write on write-to-clear register + struct { + __I uint8_t TERR:1; /*!< bit: 0 Transfer Error */ + __I uint8_t TCMPL:1; /*!< bit: 1 Transfer Complete */ + __I uint8_t SUSP:1; /*!< bit: 2 Channel Suspend */ + __I uint8_t :5; /*!< bit: 3.. 7 Reserved */ + } bit; /*!< Structure used for bit access */ + uint8_t reg; /*!< Type used for register access */ +} DMAC_CHINTFLAG_Type; +#endif /* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */ + +#define DMAC_CHINTFLAG_OFFSET 0x4E /**< \brief (DMAC_CHINTFLAG offset) Channel Interrupt Flag Status and Clear */ +#define DMAC_CHINTFLAG_RESETVALUE 0x00ul /**< \brief (DMAC_CHINTFLAG reset_value) Channel Interrupt Flag Status and Clear */ + +#define DMAC_CHINTFLAG_TERR_Pos 0 /**< \brief (DMAC_CHINTFLAG) Transfer Error */ +#define DMAC_CHINTFLAG_TERR (0x1ul << DMAC_CHINTFLAG_TERR_Pos) +#define DMAC_CHINTFLAG_TCMPL_Pos 1 /**< \brief (DMAC_CHINTFLAG) Transfer Complete */ +#define DMAC_CHINTFLAG_TCMPL (0x1ul << DMAC_CHINTFLAG_TCMPL_Pos) +#define DMAC_CHINTFLAG_SUSP_Pos 2 /**< \brief (DMAC_CHINTFLAG) Channel Suspend */ +#define DMAC_CHINTFLAG_SUSP (0x1ul << DMAC_CHINTFLAG_SUSP_Pos) +#define DMAC_CHINTFLAG_MASK 0x07ul /**< \brief (DMAC_CHINTFLAG) MASK Register */ + +/* -------- DMAC_CHSTATUS : (DMAC Offset: 0x4F) (R/ 8) Channel Status -------- */ +#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) +typedef union { + struct { + uint8_t PEND:1; /*!< bit: 0 Channel Pending */ + uint8_t BUSY:1; /*!< bit: 1 Channel Busy */ + uint8_t FERR:1; /*!< bit: 2 Fetch Error */ + uint8_t :5; /*!< bit: 3.. 7 Reserved */ + } bit; /*!< Structure used for bit access */ + uint8_t reg; /*!< Type used for register access */ +} DMAC_CHSTATUS_Type; +#endif /* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */ + +#define DMAC_CHSTATUS_OFFSET 0x4F /**< \brief (DMAC_CHSTATUS offset) Channel Status */ +#define DMAC_CHSTATUS_RESETVALUE 0x00ul /**< \brief (DMAC_CHSTATUS reset_value) Channel Status */ + +#define DMAC_CHSTATUS_PEND_Pos 0 /**< \brief (DMAC_CHSTATUS) Channel Pending */ +#define DMAC_CHSTATUS_PEND (0x1ul << DMAC_CHSTATUS_PEND_Pos) +#define DMAC_CHSTATUS_BUSY_Pos 1 /**< \brief (DMAC_CHSTATUS) Channel Busy */ +#define DMAC_CHSTATUS_BUSY (0x1ul << DMAC_CHSTATUS_BUSY_Pos) +#define DMAC_CHSTATUS_FERR_Pos 2 /**< \brief (DMAC_CHSTATUS) Fetch Error */ +#define DMAC_CHSTATUS_FERR (0x1ul << DMAC_CHSTATUS_FERR_Pos) +#define DMAC_CHSTATUS_MASK 0x07ul /**< \brief (DMAC_CHSTATUS) MASK Register */ + +/* -------- DMAC_BTCTRL : (DMAC Offset: 0x00) (R/W 16) Block Transfer Control -------- */ +#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) +typedef union { + struct { + uint16_t VALID:1; /*!< bit: 0 Descriptor Valid */ + uint16_t EVOSEL:2; /*!< bit: 1.. 2 Event Output Selection */ + uint16_t BLOCKACT:2; /*!< bit: 3.. 4 Block Action */ + uint16_t :3; /*!< bit: 5.. 7 Reserved */ + uint16_t BEATSIZE:2; /*!< bit: 8.. 9 Beat Size */ + uint16_t SRCINC:1; /*!< bit: 10 Source Address Increment Enable */ + uint16_t DSTINC:1; /*!< bit: 11 Destination Address Increment Enable */ + uint16_t STEPSEL:1; /*!< bit: 12 Step Selection */ + uint16_t STEPSIZE:3; /*!< bit: 13..15 Address Increment Step Size */ + } bit; /*!< Structure used for bit access */ + uint16_t reg; /*!< Type used for register access */ +} DMAC_BTCTRL_Type; +#endif /* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */ + +#define DMAC_BTCTRL_OFFSET 0x00 /**< \brief (DMAC_BTCTRL offset) Block Transfer Control */ +#define DMAC_BTCTRL_RESETVALUE 0x0000ul /**< \brief (DMAC_BTCTRL reset_value) Block Transfer Control */ + +#define DMAC_BTCTRL_VALID_Pos 0 /**< \brief (DMAC_BTCTRL) Descriptor Valid */ +#define DMAC_BTCTRL_VALID (0x1ul << DMAC_BTCTRL_VALID_Pos) +#define DMAC_BTCTRL_EVOSEL_Pos 1 /**< \brief (DMAC_BTCTRL) Event Output Selection */ +#define DMAC_BTCTRL_EVOSEL_Msk (0x3ul << DMAC_BTCTRL_EVOSEL_Pos) +#define DMAC_BTCTRL_EVOSEL(value) (DMAC_BTCTRL_EVOSEL_Msk & ((value) << DMAC_BTCTRL_EVOSEL_Pos)) +#define DMAC_BTCTRL_EVOSEL_DISABLE_Val 0x0ul /**< \brief (DMAC_BTCTRL) Event generation disabled */ +#define DMAC_BTCTRL_EVOSEL_BLOCK_Val 0x1ul /**< \brief (DMAC_BTCTRL) Event strobe when block transfer complete */ +#define DMAC_BTCTRL_EVOSEL_BEAT_Val 0x3ul /**< \brief (DMAC_BTCTRL) Event strobe when beat transfer complete */ +#define DMAC_BTCTRL_EVOSEL_DISABLE (DMAC_BTCTRL_EVOSEL_DISABLE_Val << DMAC_BTCTRL_EVOSEL_Pos) +#define DMAC_BTCTRL_EVOSEL_BLOCK (DMAC_BTCTRL_EVOSEL_BLOCK_Val << DMAC_BTCTRL_EVOSEL_Pos) +#define DMAC_BTCTRL_EVOSEL_BEAT (DMAC_BTCTRL_EVOSEL_BEAT_Val << DMAC_BTCTRL_EVOSEL_Pos) +#define DMAC_BTCTRL_BLOCKACT_Pos 3 /**< \brief (DMAC_BTCTRL) Block Action */ +#define DMAC_BTCTRL_BLOCKACT_Msk (0x3ul << DMAC_BTCTRL_BLOCKACT_Pos) +#define DMAC_BTCTRL_BLOCKACT(value) (DMAC_BTCTRL_BLOCKACT_Msk & ((value) << DMAC_BTCTRL_BLOCKACT_Pos)) +#define DMAC_BTCTRL_BLOCKACT_NOACT_Val 0x0ul /**< \brief (DMAC_BTCTRL) No action */ +#define DMAC_BTCTRL_BLOCKACT_INT_Val 0x1ul /**< \brief (DMAC_BTCTRL) Channel in normal operation and block interrupt */ +#define DMAC_BTCTRL_BLOCKACT_SUSPEND_Val 0x2ul /**< \brief (DMAC_BTCTRL) Channel suspend operation is completed */ +#define DMAC_BTCTRL_BLOCKACT_BOTH_Val 0x3ul /**< \brief (DMAC_BTCTRL) Both channel suspend operation and block interrupt */ +#define DMAC_BTCTRL_BLOCKACT_NOACT (DMAC_BTCTRL_BLOCKACT_NOACT_Val << DMAC_BTCTRL_BLOCKACT_Pos) +#define DMAC_BTCTRL_BLOCKACT_INT (DMAC_BTCTRL_BLOCKACT_INT_Val << DMAC_BTCTRL_BLOCKACT_Pos) +#define DMAC_BTCTRL_BLOCKACT_SUSPEND (DMAC_BTCTRL_BLOCKACT_SUSPEND_Val << DMAC_BTCTRL_BLOCKACT_Pos) +#define DMAC_BTCTRL_BLOCKACT_BOTH (DMAC_BTCTRL_BLOCKACT_BOTH_Val << DMAC_BTCTRL_BLOCKACT_Pos) +#define DMAC_BTCTRL_BEATSIZE_Pos 8 /**< \brief (DMAC_BTCTRL) Beat Size */ +#define DMAC_BTCTRL_BEATSIZE_Msk (0x3ul << DMAC_BTCTRL_BEATSIZE_Pos) +#define DMAC_BTCTRL_BEATSIZE(value) (DMAC_BTCTRL_BEATSIZE_Msk & ((value) << DMAC_BTCTRL_BEATSIZE_Pos)) +#define DMAC_BTCTRL_BEATSIZE_BYTE_Val 0x0ul /**< \brief (DMAC_BTCTRL) 8-bit access */ +#define DMAC_BTCTRL_BEATSIZE_HWORD_Val 0x1ul /**< \brief (DMAC_BTCTRL) 16-bit access */ +#define DMAC_BTCTRL_BEATSIZE_WORD_Val 0x2ul /**< \brief (DMAC_BTCTRL) 32-bit access */ +#define DMAC_BTCTRL_BEATSIZE_BYTE (DMAC_BTCTRL_BEATSIZE_BYTE_Val << DMAC_BTCTRL_BEATSIZE_Pos) +#define DMAC_BTCTRL_BEATSIZE_HWORD (DMAC_BTCTRL_BEATSIZE_HWORD_Val << DMAC_BTCTRL_BEATSIZE_Pos) +#define DMAC_BTCTRL_BEATSIZE_WORD (DMAC_BTCTRL_BEATSIZE_WORD_Val << DMAC_BTCTRL_BEATSIZE_Pos) +#define DMAC_BTCTRL_SRCINC_Pos 10 /**< \brief (DMAC_BTCTRL) Source Address Increment Enable */ +#define DMAC_BTCTRL_SRCINC (0x1ul << DMAC_BTCTRL_SRCINC_Pos) +#define DMAC_BTCTRL_DSTINC_Pos 11 /**< \brief (DMAC_BTCTRL) Destination Address Increment Enable */ +#define DMAC_BTCTRL_DSTINC (0x1ul << DMAC_BTCTRL_DSTINC_Pos) +#define DMAC_BTCTRL_STEPSEL_Pos 12 /**< \brief (DMAC_BTCTRL) Step Selection */ +#define DMAC_BTCTRL_STEPSEL (0x1ul << DMAC_BTCTRL_STEPSEL_Pos) +#define DMAC_BTCTRL_STEPSEL_DST_Val 0x0ul /**< \brief (DMAC_BTCTRL) Step size settings apply to the destination address */ +#define DMAC_BTCTRL_STEPSEL_SRC_Val 0x1ul /**< \brief (DMAC_BTCTRL) Step size settings apply to the source address */ +#define DMAC_BTCTRL_STEPSEL_DST (DMAC_BTCTRL_STEPSEL_DST_Val << DMAC_BTCTRL_STEPSEL_Pos) +#define DMAC_BTCTRL_STEPSEL_SRC (DMAC_BTCTRL_STEPSEL_SRC_Val << DMAC_BTCTRL_STEPSEL_Pos) +#define DMAC_BTCTRL_STEPSIZE_Pos 13 /**< \brief (DMAC_BTCTRL) Address Increment Step Size */ +#define DMAC_BTCTRL_STEPSIZE_Msk (0x7ul << DMAC_BTCTRL_STEPSIZE_Pos) +#define DMAC_BTCTRL_STEPSIZE(value) (DMAC_BTCTRL_STEPSIZE_Msk & ((value) << DMAC_BTCTRL_STEPSIZE_Pos)) +#define DMAC_BTCTRL_STEPSIZE_X1_Val 0x0ul /**< \brief (DMAC_BTCTRL) Next ADDR <- ADDR + (1<Microchip Support + */ + +#ifndef _SAMD21E15A_PIO_ +#define _SAMD21E15A_PIO_ + +#define PIN_PA00 0 /**< \brief Pin Number for PA00 */ +#define PORT_PA00 (1ul << 0) /**< \brief PORT Mask for PA00 */ +#define PIN_PA01 1 /**< \brief Pin Number for PA01 */ +#define PORT_PA01 (1ul << 1) /**< \brief PORT Mask for PA01 */ +#define PIN_PA02 2 /**< \brief Pin Number for PA02 */ +#define PORT_PA02 (1ul << 2) /**< \brief PORT Mask for PA02 */ +#define PIN_PA03 3 /**< \brief Pin Number for PA03 */ +#define PORT_PA03 (1ul << 3) /**< \brief PORT Mask for PA03 */ +#define PIN_PA04 4 /**< \brief Pin Number for PA04 */ +#define PORT_PA04 (1ul << 4) /**< \brief PORT Mask for PA04 */ +#define PIN_PA05 5 /**< \brief Pin Number for PA05 */ +#define PORT_PA05 (1ul << 5) /**< \brief PORT Mask for PA05 */ +#define PIN_PA06 6 /**< \brief Pin Number for PA06 */ +#define PORT_PA06 (1ul << 6) /**< \brief PORT Mask for PA06 */ +#define PIN_PA07 7 /**< \brief Pin Number for PA07 */ +#define PORT_PA07 (1ul << 7) /**< \brief PORT Mask for PA07 */ +#define PIN_PA08 8 /**< \brief Pin Number for PA08 */ +#define PORT_PA08 (1ul << 8) /**< \brief PORT Mask for PA08 */ +#define PIN_PA09 9 /**< \brief Pin Number for PA09 */ +#define PORT_PA09 (1ul << 9) /**< \brief PORT Mask for PA09 */ +#define PIN_PA10 10 /**< \brief Pin Number for PA10 */ +#define PORT_PA10 (1ul << 10) /**< \brief PORT Mask for PA10 */ +#define PIN_PA11 11 /**< \brief Pin Number for PA11 */ +#define PORT_PA11 (1ul << 11) /**< \brief PORT Mask for PA11 */ +#define PIN_PA14 14 /**< \brief Pin Number for PA14 */ +#define PORT_PA14 (1ul << 14) /**< \brief PORT Mask for PA14 */ +#define PIN_PA15 15 /**< \brief Pin Number for PA15 */ +#define PORT_PA15 (1ul << 15) /**< \brief PORT Mask for PA15 */ +#define PIN_PA16 16 /**< \brief Pin Number for PA16 */ +#define PORT_PA16 (1ul << 16) /**< \brief PORT Mask for PA16 */ +#define PIN_PA17 17 /**< \brief Pin Number for PA17 */ +#define PORT_PA17 (1ul << 17) /**< \brief PORT Mask for PA17 */ +#define PIN_PA18 18 /**< \brief Pin Number for PA18 */ +#define PORT_PA18 (1ul << 18) /**< \brief PORT Mask for PA18 */ +#define PIN_PA19 19 /**< \brief Pin Number for PA19 */ +#define PORT_PA19 (1ul << 19) /**< \brief PORT Mask for PA19 */ +#define PIN_PA22 22 /**< \brief Pin Number for PA22 */ +#define PORT_PA22 (1ul << 22) /**< \brief PORT Mask for PA22 */ +#define PIN_PA23 23 /**< \brief Pin Number for PA23 */ +#define PORT_PA23 (1ul << 23) /**< \brief PORT Mask for PA23 */ +#define PIN_PA24 24 /**< \brief Pin Number for PA24 */ +#define PORT_PA24 (1ul << 24) /**< \brief PORT Mask for PA24 */ +#define PIN_PA25 25 /**< \brief Pin Number for PA25 */ +#define PORT_PA25 (1ul << 25) /**< \brief PORT Mask for PA25 */ +#define PIN_PA27 27 /**< \brief Pin Number for PA27 */ +#define PORT_PA27 (1ul << 27) /**< \brief PORT Mask for PA27 */ +#define PIN_PA28 28 /**< \brief Pin Number for PA28 */ +#define PORT_PA28 (1ul << 28) /**< \brief PORT Mask for PA28 */ +#define PIN_PA30 30 /**< \brief Pin Number for PA30 */ +#define PORT_PA30 (1ul << 30) /**< \brief PORT Mask for PA30 */ +#define PIN_PA31 31 /**< \brief Pin Number for PA31 */ +#define PORT_PA31 (1ul << 31) /**< \brief PORT Mask for PA31 */ +/* ========== PORT definition for GCLK peripheral ========== */ +#define PIN_PA14H_GCLK_IO0 14L /**< \brief GCLK signal: IO0 on PA14 mux H */ +#define MUX_PA14H_GCLK_IO0 7L +#define PINMUX_PA14H_GCLK_IO0 ((PIN_PA14H_GCLK_IO0 << 16) | MUX_PA14H_GCLK_IO0) +#define PORT_PA14H_GCLK_IO0 (1ul << 14) +#define PIN_PA27H_GCLK_IO0 27L /**< \brief GCLK signal: IO0 on PA27 mux H */ +#define MUX_PA27H_GCLK_IO0 7L +#define PINMUX_PA27H_GCLK_IO0 ((PIN_PA27H_GCLK_IO0 << 16) | MUX_PA27H_GCLK_IO0) +#define PORT_PA27H_GCLK_IO0 (1ul << 27) +#define PIN_PA28H_GCLK_IO0 28L /**< \brief GCLK signal: IO0 on PA28 mux H */ +#define MUX_PA28H_GCLK_IO0 7L +#define PINMUX_PA28H_GCLK_IO0 ((PIN_PA28H_GCLK_IO0 << 16) | MUX_PA28H_GCLK_IO0) +#define PORT_PA28H_GCLK_IO0 (1ul << 28) +#define PIN_PA30H_GCLK_IO0 30L /**< \brief GCLK signal: IO0 on PA30 mux H */ +#define MUX_PA30H_GCLK_IO0 7L +#define PINMUX_PA30H_GCLK_IO0 ((PIN_PA30H_GCLK_IO0 << 16) | MUX_PA30H_GCLK_IO0) +#define PORT_PA30H_GCLK_IO0 (1ul << 30) +#define PIN_PA15H_GCLK_IO1 15L /**< \brief GCLK signal: IO1 on PA15 mux H */ +#define MUX_PA15H_GCLK_IO1 7L +#define PINMUX_PA15H_GCLK_IO1 ((PIN_PA15H_GCLK_IO1 << 16) | MUX_PA15H_GCLK_IO1) +#define PORT_PA15H_GCLK_IO1 (1ul << 15) +#define PIN_PA16H_GCLK_IO2 16L /**< \brief GCLK signal: IO2 on PA16 mux H */ +#define MUX_PA16H_GCLK_IO2 7L +#define PINMUX_PA16H_GCLK_IO2 ((PIN_PA16H_GCLK_IO2 << 16) | MUX_PA16H_GCLK_IO2) +#define PORT_PA16H_GCLK_IO2 (1ul << 16) +#define PIN_PA17H_GCLK_IO3 17L /**< \brief GCLK signal: IO3 on PA17 mux H */ +#define MUX_PA17H_GCLK_IO3 7L +#define PINMUX_PA17H_GCLK_IO3 ((PIN_PA17H_GCLK_IO3 << 16) | MUX_PA17H_GCLK_IO3) +#define PORT_PA17H_GCLK_IO3 (1ul << 17) +#define PIN_PA10H_GCLK_IO4 10L /**< \brief GCLK signal: IO4 on PA10 mux H */ +#define MUX_PA10H_GCLK_IO4 7L +#define PINMUX_PA10H_GCLK_IO4 ((PIN_PA10H_GCLK_IO4 << 16) | MUX_PA10H_GCLK_IO4) +#define PORT_PA10H_GCLK_IO4 (1ul << 10) +#define PIN_PA11H_GCLK_IO5 11L /**< \brief GCLK signal: IO5 on PA11 mux H */ +#define MUX_PA11H_GCLK_IO5 7L +#define PINMUX_PA11H_GCLK_IO5 ((PIN_PA11H_GCLK_IO5 << 16) | MUX_PA11H_GCLK_IO5) +#define PORT_PA11H_GCLK_IO5 (1ul << 11) +#define PIN_PA22H_GCLK_IO6 22L /**< \brief GCLK signal: IO6 on PA22 mux H */ +#define MUX_PA22H_GCLK_IO6 7L +#define PINMUX_PA22H_GCLK_IO6 ((PIN_PA22H_GCLK_IO6 << 16) | MUX_PA22H_GCLK_IO6) +#define PORT_PA22H_GCLK_IO6 (1ul << 22) +#define PIN_PA23H_GCLK_IO7 23L /**< \brief GCLK signal: IO7 on PA23 mux H */ +#define MUX_PA23H_GCLK_IO7 7L +#define PINMUX_PA23H_GCLK_IO7 ((PIN_PA23H_GCLK_IO7 << 16) | MUX_PA23H_GCLK_IO7) +#define PORT_PA23H_GCLK_IO7 (1ul << 23) +/* ========== PORT definition for EIC peripheral ========== */ +#define PIN_PA16A_EIC_EXTINT0 16L /**< \brief EIC signal: EXTINT0 on PA16 mux A */ +#define MUX_PA16A_EIC_EXTINT0 0L +#define PINMUX_PA16A_EIC_EXTINT0 ((PIN_PA16A_EIC_EXTINT0 << 16) | MUX_PA16A_EIC_EXTINT0) +#define PORT_PA16A_EIC_EXTINT0 (1ul << 16) +#define PIN_PA00A_EIC_EXTINT0 0L /**< \brief EIC signal: EXTINT0 on PA00 mux A */ +#define MUX_PA00A_EIC_EXTINT0 0L +#define PINMUX_PA00A_EIC_EXTINT0 ((PIN_PA00A_EIC_EXTINT0 << 16) | MUX_PA00A_EIC_EXTINT0) +#define PORT_PA00A_EIC_EXTINT0 (1ul << 0) +#define PIN_PA17A_EIC_EXTINT1 17L /**< \brief EIC signal: EXTINT1 on PA17 mux A */ +#define MUX_PA17A_EIC_EXTINT1 0L +#define PINMUX_PA17A_EIC_EXTINT1 ((PIN_PA17A_EIC_EXTINT1 << 16) | MUX_PA17A_EIC_EXTINT1) +#define PORT_PA17A_EIC_EXTINT1 (1ul << 17) +#define PIN_PA01A_EIC_EXTINT1 1L /**< \brief EIC signal: EXTINT1 on PA01 mux A */ +#define MUX_PA01A_EIC_EXTINT1 0L +#define PINMUX_PA01A_EIC_EXTINT1 ((PIN_PA01A_EIC_EXTINT1 << 16) | MUX_PA01A_EIC_EXTINT1) +#define PORT_PA01A_EIC_EXTINT1 (1ul << 1) +#define PIN_PA18A_EIC_EXTINT2 18L /**< \brief EIC signal: EXTINT2 on PA18 mux A */ +#define MUX_PA18A_EIC_EXTINT2 0L +#define PINMUX_PA18A_EIC_EXTINT2 ((PIN_PA18A_EIC_EXTINT2 << 16) | MUX_PA18A_EIC_EXTINT2) +#define PORT_PA18A_EIC_EXTINT2 (1ul << 18) +#define PIN_PA02A_EIC_EXTINT2 2L /**< \brief EIC signal: EXTINT2 on PA02 mux A */ +#define MUX_PA02A_EIC_EXTINT2 0L +#define PINMUX_PA02A_EIC_EXTINT2 ((PIN_PA02A_EIC_EXTINT2 << 16) | MUX_PA02A_EIC_EXTINT2) +#define PORT_PA02A_EIC_EXTINT2 (1ul << 2) +#define PIN_PA03A_EIC_EXTINT3 3L /**< \brief EIC signal: EXTINT3 on PA03 mux A */ +#define MUX_PA03A_EIC_EXTINT3 0L +#define PINMUX_PA03A_EIC_EXTINT3 ((PIN_PA03A_EIC_EXTINT3 << 16) | MUX_PA03A_EIC_EXTINT3) +#define PORT_PA03A_EIC_EXTINT3 (1ul << 3) +#define PIN_PA19A_EIC_EXTINT3 19L /**< \brief EIC signal: EXTINT3 on PA19 mux A */ +#define MUX_PA19A_EIC_EXTINT3 0L +#define PINMUX_PA19A_EIC_EXTINT3 ((PIN_PA19A_EIC_EXTINT3 << 16) | MUX_PA19A_EIC_EXTINT3) +#define PORT_PA19A_EIC_EXTINT3 (1ul << 19) +#define PIN_PA04A_EIC_EXTINT4 4L /**< \brief EIC signal: EXTINT4 on PA04 mux A */ +#define MUX_PA04A_EIC_EXTINT4 0L +#define PINMUX_PA04A_EIC_EXTINT4 ((PIN_PA04A_EIC_EXTINT4 << 16) | MUX_PA04A_EIC_EXTINT4) +#define PORT_PA04A_EIC_EXTINT4 (1ul << 4) +#define PIN_PA05A_EIC_EXTINT5 5L /**< \brief EIC signal: EXTINT5 on PA05 mux A */ +#define MUX_PA05A_EIC_EXTINT5 0L +#define PINMUX_PA05A_EIC_EXTINT5 ((PIN_PA05A_EIC_EXTINT5 << 16) | MUX_PA05A_EIC_EXTINT5) +#define PORT_PA05A_EIC_EXTINT5 (1ul << 5) +#define PIN_PA06A_EIC_EXTINT6 6L /**< \brief EIC signal: EXTINT6 on PA06 mux A */ +#define MUX_PA06A_EIC_EXTINT6 0L +#define PINMUX_PA06A_EIC_EXTINT6 ((PIN_PA06A_EIC_EXTINT6 << 16) | MUX_PA06A_EIC_EXTINT6) +#define PORT_PA06A_EIC_EXTINT6 (1ul << 6) +#define PIN_PA22A_EIC_EXTINT6 22L /**< \brief EIC signal: EXTINT6 on PA22 mux A */ +#define MUX_PA22A_EIC_EXTINT6 0L +#define PINMUX_PA22A_EIC_EXTINT6 ((PIN_PA22A_EIC_EXTINT6 << 16) | MUX_PA22A_EIC_EXTINT6) +#define PORT_PA22A_EIC_EXTINT6 (1ul << 22) +#define PIN_PA07A_EIC_EXTINT7 7L /**< \brief EIC signal: EXTINT7 on PA07 mux A */ +#define MUX_PA07A_EIC_EXTINT7 0L +#define PINMUX_PA07A_EIC_EXTINT7 ((PIN_PA07A_EIC_EXTINT7 << 16) | MUX_PA07A_EIC_EXTINT7) +#define PORT_PA07A_EIC_EXTINT7 (1ul << 7) +#define PIN_PA23A_EIC_EXTINT7 23L /**< \brief EIC signal: EXTINT7 on PA23 mux A */ +#define MUX_PA23A_EIC_EXTINT7 0L +#define PINMUX_PA23A_EIC_EXTINT7 ((PIN_PA23A_EIC_EXTINT7 << 16) | MUX_PA23A_EIC_EXTINT7) +#define PORT_PA23A_EIC_EXTINT7 (1ul << 23) +#define PIN_PA28A_EIC_EXTINT8 28L /**< \brief EIC signal: EXTINT8 on PA28 mux A */ +#define MUX_PA28A_EIC_EXTINT8 0L +#define PINMUX_PA28A_EIC_EXTINT8 ((PIN_PA28A_EIC_EXTINT8 << 16) | MUX_PA28A_EIC_EXTINT8) +#define PORT_PA28A_EIC_EXTINT8 (1ul << 28) +#define PIN_PA09A_EIC_EXTINT9 9L /**< \brief EIC signal: EXTINT9 on PA09 mux A */ +#define MUX_PA09A_EIC_EXTINT9 0L +#define PINMUX_PA09A_EIC_EXTINT9 ((PIN_PA09A_EIC_EXTINT9 << 16) | MUX_PA09A_EIC_EXTINT9) +#define PORT_PA09A_EIC_EXTINT9 (1ul << 9) +#define PIN_PA10A_EIC_EXTINT10 10L /**< \brief EIC signal: EXTINT10 on PA10 mux A */ +#define MUX_PA10A_EIC_EXTINT10 0L +#define PINMUX_PA10A_EIC_EXTINT10 ((PIN_PA10A_EIC_EXTINT10 << 16) | MUX_PA10A_EIC_EXTINT10) +#define PORT_PA10A_EIC_EXTINT10 (1ul << 10) +#define PIN_PA30A_EIC_EXTINT10 30L /**< \brief EIC signal: EXTINT10 on PA30 mux A */ +#define MUX_PA30A_EIC_EXTINT10 0L +#define PINMUX_PA30A_EIC_EXTINT10 ((PIN_PA30A_EIC_EXTINT10 << 16) | MUX_PA30A_EIC_EXTINT10) +#define PORT_PA30A_EIC_EXTINT10 (1ul << 30) +#define PIN_PA11A_EIC_EXTINT11 11L /**< \brief EIC signal: EXTINT11 on PA11 mux A */ +#define MUX_PA11A_EIC_EXTINT11 0L +#define PINMUX_PA11A_EIC_EXTINT11 ((PIN_PA11A_EIC_EXTINT11 << 16) | MUX_PA11A_EIC_EXTINT11) +#define PORT_PA11A_EIC_EXTINT11 (1ul << 11) +#define PIN_PA31A_EIC_EXTINT11 31L /**< \brief EIC signal: EXTINT11 on PA31 mux A */ +#define MUX_PA31A_EIC_EXTINT11 0L +#define PINMUX_PA31A_EIC_EXTINT11 ((PIN_PA31A_EIC_EXTINT11 << 16) | MUX_PA31A_EIC_EXTINT11) +#define PORT_PA31A_EIC_EXTINT11 (1ul << 31) +#define PIN_PA24A_EIC_EXTINT12 24L /**< \brief EIC signal: EXTINT12 on PA24 mux A */ +#define MUX_PA24A_EIC_EXTINT12 0L +#define PINMUX_PA24A_EIC_EXTINT12 ((PIN_PA24A_EIC_EXTINT12 << 16) | MUX_PA24A_EIC_EXTINT12) +#define PORT_PA24A_EIC_EXTINT12 (1ul << 24) +#define PIN_PA25A_EIC_EXTINT13 25L /**< \brief EIC signal: EXTINT13 on PA25 mux A */ +#define MUX_PA25A_EIC_EXTINT13 0L +#define PINMUX_PA25A_EIC_EXTINT13 ((PIN_PA25A_EIC_EXTINT13 << 16) | MUX_PA25A_EIC_EXTINT13) +#define PORT_PA25A_EIC_EXTINT13 (1ul << 25) +#define PIN_PA14A_EIC_EXTINT14 14L /**< \brief EIC signal: EXTINT14 on PA14 mux A */ +#define MUX_PA14A_EIC_EXTINT14 0L +#define PINMUX_PA14A_EIC_EXTINT14 ((PIN_PA14A_EIC_EXTINT14 << 16) | MUX_PA14A_EIC_EXTINT14) +#define PORT_PA14A_EIC_EXTINT14 (1ul << 14) +#define PIN_PA15A_EIC_EXTINT15 15L /**< \brief EIC signal: EXTINT15 on PA15 mux A */ +#define MUX_PA15A_EIC_EXTINT15 0L +#define PINMUX_PA15A_EIC_EXTINT15 ((PIN_PA15A_EIC_EXTINT15 << 16) | MUX_PA15A_EIC_EXTINT15) +#define PORT_PA15A_EIC_EXTINT15 (1ul << 15) +#define PIN_PA27A_EIC_EXTINT15 27L /**< \brief EIC signal: EXTINT15 on PA27 mux A */ +#define MUX_PA27A_EIC_EXTINT15 0L +#define PINMUX_PA27A_EIC_EXTINT15 ((PIN_PA27A_EIC_EXTINT15 << 16) | MUX_PA27A_EIC_EXTINT15) +#define PORT_PA27A_EIC_EXTINT15 (1ul << 27) +#define PIN_PA08A_EIC_NMI 8L /**< \brief EIC signal: NMI on PA08 mux A */ +#define MUX_PA08A_EIC_NMI 0L +#define PINMUX_PA08A_EIC_NMI ((PIN_PA08A_EIC_NMI << 16) | MUX_PA08A_EIC_NMI) +#define PORT_PA08A_EIC_NMI (1ul << 8) +/* ========== PORT definition for USB peripheral ========== */ +#define PIN_PA24G_USB_DM 24L /**< \brief USB signal: DM on PA24 mux G */ +#define MUX_PA24G_USB_DM 6L +#define PINMUX_PA24G_USB_DM ((PIN_PA24G_USB_DM << 16) | MUX_PA24G_USB_DM) +#define PORT_PA24G_USB_DM (1ul << 24) +#define PIN_PA25G_USB_DP 25L /**< \brief USB signal: DP on PA25 mux G */ +#define MUX_PA25G_USB_DP 6L +#define PINMUX_PA25G_USB_DP ((PIN_PA25G_USB_DP << 16) | MUX_PA25G_USB_DP) +#define PORT_PA25G_USB_DP (1ul << 25) +#define PIN_PA23G_USB_SOF_1KHZ 23L /**< \brief USB signal: SOF_1KHZ on PA23 mux G */ +#define MUX_PA23G_USB_SOF_1KHZ 6L +#define PINMUX_PA23G_USB_SOF_1KHZ ((PIN_PA23G_USB_SOF_1KHZ << 16) | MUX_PA23G_USB_SOF_1KHZ) +#define PORT_PA23G_USB_SOF_1KHZ (1ul << 23) +/* ========== PORT definition for SERCOM0 peripheral ========== */ +#define PIN_PA04D_SERCOM0_PAD0 4L /**< \brief SERCOM0 signal: PAD0 on PA04 mux D */ +#define MUX_PA04D_SERCOM0_PAD0 3L +#define PINMUX_PA04D_SERCOM0_PAD0 ((PIN_PA04D_SERCOM0_PAD0 << 16) | MUX_PA04D_SERCOM0_PAD0) +#define PORT_PA04D_SERCOM0_PAD0 (1ul << 4) +#define PIN_PA08C_SERCOM0_PAD0 8L /**< \brief SERCOM0 signal: PAD0 on PA08 mux C */ +#define MUX_PA08C_SERCOM0_PAD0 2L +#define PINMUX_PA08C_SERCOM0_PAD0 ((PIN_PA08C_SERCOM0_PAD0 << 16) | MUX_PA08C_SERCOM0_PAD0) +#define PORT_PA08C_SERCOM0_PAD0 (1ul << 8) +#define PIN_PA05D_SERCOM0_PAD1 5L /**< \brief SERCOM0 signal: PAD1 on PA05 mux D */ +#define MUX_PA05D_SERCOM0_PAD1 3L +#define PINMUX_PA05D_SERCOM0_PAD1 ((PIN_PA05D_SERCOM0_PAD1 << 16) | MUX_PA05D_SERCOM0_PAD1) +#define PORT_PA05D_SERCOM0_PAD1 (1ul << 5) +#define PIN_PA09C_SERCOM0_PAD1 9L /**< \brief SERCOM0 signal: PAD1 on PA09 mux C */ +#define MUX_PA09C_SERCOM0_PAD1 2L +#define PINMUX_PA09C_SERCOM0_PAD1 ((PIN_PA09C_SERCOM0_PAD1 << 16) | MUX_PA09C_SERCOM0_PAD1) +#define PORT_PA09C_SERCOM0_PAD1 (1ul << 9) +#define PIN_PA06D_SERCOM0_PAD2 6L /**< \brief SERCOM0 signal: PAD2 on PA06 mux D */ +#define MUX_PA06D_SERCOM0_PAD2 3L +#define PINMUX_PA06D_SERCOM0_PAD2 ((PIN_PA06D_SERCOM0_PAD2 << 16) | MUX_PA06D_SERCOM0_PAD2) +#define PORT_PA06D_SERCOM0_PAD2 (1ul << 6) +#define PIN_PA10C_SERCOM0_PAD2 10L /**< \brief SERCOM0 signal: PAD2 on PA10 mux C */ +#define MUX_PA10C_SERCOM0_PAD2 2L +#define PINMUX_PA10C_SERCOM0_PAD2 ((PIN_PA10C_SERCOM0_PAD2 << 16) | MUX_PA10C_SERCOM0_PAD2) +#define PORT_PA10C_SERCOM0_PAD2 (1ul << 10) +#define PIN_PA07D_SERCOM0_PAD3 7L /**< \brief SERCOM0 signal: PAD3 on PA07 mux D */ +#define MUX_PA07D_SERCOM0_PAD3 3L +#define PINMUX_PA07D_SERCOM0_PAD3 ((PIN_PA07D_SERCOM0_PAD3 << 16) | MUX_PA07D_SERCOM0_PAD3) +#define PORT_PA07D_SERCOM0_PAD3 (1ul << 7) +#define PIN_PA11C_SERCOM0_PAD3 11L /**< \brief SERCOM0 signal: PAD3 on PA11 mux C */ +#define MUX_PA11C_SERCOM0_PAD3 2L +#define PINMUX_PA11C_SERCOM0_PAD3 ((PIN_PA11C_SERCOM0_PAD3 << 16) | MUX_PA11C_SERCOM0_PAD3) +#define PORT_PA11C_SERCOM0_PAD3 (1ul << 11) +/* ========== PORT definition for SERCOM1 peripheral ========== */ +#define PIN_PA16C_SERCOM1_PAD0 16L /**< \brief SERCOM1 signal: PAD0 on PA16 mux C */ +#define MUX_PA16C_SERCOM1_PAD0 2L +#define PINMUX_PA16C_SERCOM1_PAD0 ((PIN_PA16C_SERCOM1_PAD0 << 16) | MUX_PA16C_SERCOM1_PAD0) +#define PORT_PA16C_SERCOM1_PAD0 (1ul << 16) +#define PIN_PA00D_SERCOM1_PAD0 0L /**< \brief SERCOM1 signal: PAD0 on PA00 mux D */ +#define MUX_PA00D_SERCOM1_PAD0 3L +#define PINMUX_PA00D_SERCOM1_PAD0 ((PIN_PA00D_SERCOM1_PAD0 << 16) | MUX_PA00D_SERCOM1_PAD0) +#define PORT_PA00D_SERCOM1_PAD0 (1ul << 0) +#define PIN_PA17C_SERCOM1_PAD1 17L /**< \brief SERCOM1 signal: PAD1 on PA17 mux C */ +#define MUX_PA17C_SERCOM1_PAD1 2L +#define PINMUX_PA17C_SERCOM1_PAD1 ((PIN_PA17C_SERCOM1_PAD1 << 16) | MUX_PA17C_SERCOM1_PAD1) +#define PORT_PA17C_SERCOM1_PAD1 (1ul << 17) +#define PIN_PA01D_SERCOM1_PAD1 1L /**< \brief SERCOM1 signal: PAD1 on PA01 mux D */ +#define MUX_PA01D_SERCOM1_PAD1 3L +#define PINMUX_PA01D_SERCOM1_PAD1 ((PIN_PA01D_SERCOM1_PAD1 << 16) | MUX_PA01D_SERCOM1_PAD1) +#define PORT_PA01D_SERCOM1_PAD1 (1ul << 1) +#define PIN_PA30D_SERCOM1_PAD2 30L /**< \brief SERCOM1 signal: PAD2 on PA30 mux D */ +#define MUX_PA30D_SERCOM1_PAD2 3L +#define PINMUX_PA30D_SERCOM1_PAD2 ((PIN_PA30D_SERCOM1_PAD2 << 16) | MUX_PA30D_SERCOM1_PAD2) +#define PORT_PA30D_SERCOM1_PAD2 (1ul << 30) +#define PIN_PA18C_SERCOM1_PAD2 18L /**< \brief SERCOM1 signal: PAD2 on PA18 mux C */ +#define MUX_PA18C_SERCOM1_PAD2 2L +#define PINMUX_PA18C_SERCOM1_PAD2 ((PIN_PA18C_SERCOM1_PAD2 << 16) | MUX_PA18C_SERCOM1_PAD2) +#define PORT_PA18C_SERCOM1_PAD2 (1ul << 18) +#define PIN_PA31D_SERCOM1_PAD3 31L /**< \brief SERCOM1 signal: PAD3 on PA31 mux D */ +#define MUX_PA31D_SERCOM1_PAD3 3L +#define PINMUX_PA31D_SERCOM1_PAD3 ((PIN_PA31D_SERCOM1_PAD3 << 16) | MUX_PA31D_SERCOM1_PAD3) +#define PORT_PA31D_SERCOM1_PAD3 (1ul << 31) +#define PIN_PA19C_SERCOM1_PAD3 19L /**< \brief SERCOM1 signal: PAD3 on PA19 mux C */ +#define MUX_PA19C_SERCOM1_PAD3 2L +#define PINMUX_PA19C_SERCOM1_PAD3 ((PIN_PA19C_SERCOM1_PAD3 << 16) | MUX_PA19C_SERCOM1_PAD3) +#define PORT_PA19C_SERCOM1_PAD3 (1ul << 19) +/* ========== PORT definition for SERCOM2 peripheral ========== */ +#define PIN_PA08D_SERCOM2_PAD0 8L /**< \brief SERCOM2 signal: PAD0 on PA08 mux D */ +#define MUX_PA08D_SERCOM2_PAD0 3L +#define PINMUX_PA08D_SERCOM2_PAD0 ((PIN_PA08D_SERCOM2_PAD0 << 16) | MUX_PA08D_SERCOM2_PAD0) +#define PORT_PA08D_SERCOM2_PAD0 (1ul << 8) +#define PIN_PA09D_SERCOM2_PAD1 9L /**< \brief SERCOM2 signal: PAD1 on PA09 mux D */ +#define MUX_PA09D_SERCOM2_PAD1 3L +#define PINMUX_PA09D_SERCOM2_PAD1 ((PIN_PA09D_SERCOM2_PAD1 << 16) | MUX_PA09D_SERCOM2_PAD1) +#define PORT_PA09D_SERCOM2_PAD1 (1ul << 9) +#define PIN_PA10D_SERCOM2_PAD2 10L /**< \brief SERCOM2 signal: PAD2 on PA10 mux D */ +#define MUX_PA10D_SERCOM2_PAD2 3L +#define PINMUX_PA10D_SERCOM2_PAD2 ((PIN_PA10D_SERCOM2_PAD2 << 16) | MUX_PA10D_SERCOM2_PAD2) +#define PORT_PA10D_SERCOM2_PAD2 (1ul << 10) +#define PIN_PA14C_SERCOM2_PAD2 14L /**< \brief SERCOM2 signal: PAD2 on PA14 mux C */ +#define MUX_PA14C_SERCOM2_PAD2 2L +#define PINMUX_PA14C_SERCOM2_PAD2 ((PIN_PA14C_SERCOM2_PAD2 << 16) | MUX_PA14C_SERCOM2_PAD2) +#define PORT_PA14C_SERCOM2_PAD2 (1ul << 14) +#define PIN_PA11D_SERCOM2_PAD3 11L /**< \brief SERCOM2 signal: PAD3 on PA11 mux D */ +#define MUX_PA11D_SERCOM2_PAD3 3L +#define PINMUX_PA11D_SERCOM2_PAD3 ((PIN_PA11D_SERCOM2_PAD3 << 16) | MUX_PA11D_SERCOM2_PAD3) +#define PORT_PA11D_SERCOM2_PAD3 (1ul << 11) +#define PIN_PA15C_SERCOM2_PAD3 15L /**< \brief SERCOM2 signal: PAD3 on PA15 mux C */ +#define MUX_PA15C_SERCOM2_PAD3 2L +#define PINMUX_PA15C_SERCOM2_PAD3 ((PIN_PA15C_SERCOM2_PAD3 << 16) | MUX_PA15C_SERCOM2_PAD3) +#define PORT_PA15C_SERCOM2_PAD3 (1ul << 15) +/* ========== PORT definition for SERCOM3 peripheral ========== */ +#define PIN_PA16D_SERCOM3_PAD0 16L /**< \brief SERCOM3 signal: PAD0 on PA16 mux D */ +#define MUX_PA16D_SERCOM3_PAD0 3L +#define PINMUX_PA16D_SERCOM3_PAD0 ((PIN_PA16D_SERCOM3_PAD0 << 16) | MUX_PA16D_SERCOM3_PAD0) +#define PORT_PA16D_SERCOM3_PAD0 (1ul << 16) +#define PIN_PA22C_SERCOM3_PAD0 22L /**< \brief SERCOM3 signal: PAD0 on PA22 mux C */ +#define MUX_PA22C_SERCOM3_PAD0 2L +#define PINMUX_PA22C_SERCOM3_PAD0 ((PIN_PA22C_SERCOM3_PAD0 << 16) | MUX_PA22C_SERCOM3_PAD0) +#define PORT_PA22C_SERCOM3_PAD0 (1ul << 22) +#define PIN_PA17D_SERCOM3_PAD1 17L /**< \brief SERCOM3 signal: PAD1 on PA17 mux D */ +#define MUX_PA17D_SERCOM3_PAD1 3L +#define PINMUX_PA17D_SERCOM3_PAD1 ((PIN_PA17D_SERCOM3_PAD1 << 16) | MUX_PA17D_SERCOM3_PAD1) +#define PORT_PA17D_SERCOM3_PAD1 (1ul << 17) +#define PIN_PA23C_SERCOM3_PAD1 23L /**< \brief SERCOM3 signal: PAD1 on PA23 mux C */ +#define MUX_PA23C_SERCOM3_PAD1 2L +#define PINMUX_PA23C_SERCOM3_PAD1 ((PIN_PA23C_SERCOM3_PAD1 << 16) | MUX_PA23C_SERCOM3_PAD1) +#define PORT_PA23C_SERCOM3_PAD1 (1ul << 23) +#define PIN_PA18D_SERCOM3_PAD2 18L /**< \brief SERCOM3 signal: PAD2 on PA18 mux D */ +#define MUX_PA18D_SERCOM3_PAD2 3L +#define PINMUX_PA18D_SERCOM3_PAD2 ((PIN_PA18D_SERCOM3_PAD2 << 16) | MUX_PA18D_SERCOM3_PAD2) +#define PORT_PA18D_SERCOM3_PAD2 (1ul << 18) +#define PIN_PA24C_SERCOM3_PAD2 24L /**< \brief SERCOM3 signal: PAD2 on PA24 mux C */ +#define MUX_PA24C_SERCOM3_PAD2 2L +#define PINMUX_PA24C_SERCOM3_PAD2 ((PIN_PA24C_SERCOM3_PAD2 << 16) | MUX_PA24C_SERCOM3_PAD2) +#define PORT_PA24C_SERCOM3_PAD2 (1ul << 24) +#define PIN_PA19D_SERCOM3_PAD3 19L /**< \brief SERCOM3 signal: PAD3 on PA19 mux D */ +#define MUX_PA19D_SERCOM3_PAD3 3L +#define PINMUX_PA19D_SERCOM3_PAD3 ((PIN_PA19D_SERCOM3_PAD3 << 16) | MUX_PA19D_SERCOM3_PAD3) +#define PORT_PA19D_SERCOM3_PAD3 (1ul << 19) +#define PIN_PA25C_SERCOM3_PAD3 25L /**< \brief SERCOM3 signal: PAD3 on PA25 mux C */ +#define MUX_PA25C_SERCOM3_PAD3 2L +#define PINMUX_PA25C_SERCOM3_PAD3 ((PIN_PA25C_SERCOM3_PAD3 << 16) | MUX_PA25C_SERCOM3_PAD3) +#define PORT_PA25C_SERCOM3_PAD3 (1ul << 25) +/* ========== PORT definition for TCC0 peripheral ========== */ +#define PIN_PA04E_TCC0_WO0 4L /**< \brief TCC0 signal: WO0 on PA04 mux E */ +#define MUX_PA04E_TCC0_WO0 4L +#define PINMUX_PA04E_TCC0_WO0 ((PIN_PA04E_TCC0_WO0 << 16) | MUX_PA04E_TCC0_WO0) +#define PORT_PA04E_TCC0_WO0 (1ul << 4) +#define PIN_PA08E_TCC0_WO0 8L /**< \brief TCC0 signal: WO0 on PA08 mux E */ +#define MUX_PA08E_TCC0_WO0 4L +#define PINMUX_PA08E_TCC0_WO0 ((PIN_PA08E_TCC0_WO0 << 16) | MUX_PA08E_TCC0_WO0) +#define PORT_PA08E_TCC0_WO0 (1ul << 8) +#define PIN_PA05E_TCC0_WO1 5L /**< \brief TCC0 signal: WO1 on PA05 mux E */ +#define MUX_PA05E_TCC0_WO1 4L +#define PINMUX_PA05E_TCC0_WO1 ((PIN_PA05E_TCC0_WO1 << 16) | MUX_PA05E_TCC0_WO1) +#define PORT_PA05E_TCC0_WO1 (1ul << 5) +#define PIN_PA09E_TCC0_WO1 9L /**< \brief TCC0 signal: WO1 on PA09 mux E */ +#define MUX_PA09E_TCC0_WO1 4L +#define PINMUX_PA09E_TCC0_WO1 ((PIN_PA09E_TCC0_WO1 << 16) | MUX_PA09E_TCC0_WO1) +#define PORT_PA09E_TCC0_WO1 (1ul << 9) +#define PIN_PA10F_TCC0_WO2 10L /**< \brief TCC0 signal: WO2 on PA10 mux F */ +#define MUX_PA10F_TCC0_WO2 5L +#define PINMUX_PA10F_TCC0_WO2 ((PIN_PA10F_TCC0_WO2 << 16) | MUX_PA10F_TCC0_WO2) +#define PORT_PA10F_TCC0_WO2 (1ul << 10) +#define PIN_PA18F_TCC0_WO2 18L /**< \brief TCC0 signal: WO2 on PA18 mux F */ +#define MUX_PA18F_TCC0_WO2 5L +#define PINMUX_PA18F_TCC0_WO2 ((PIN_PA18F_TCC0_WO2 << 16) | MUX_PA18F_TCC0_WO2) +#define PORT_PA18F_TCC0_WO2 (1ul << 18) +#define PIN_PA11F_TCC0_WO3 11L /**< \brief TCC0 signal: WO3 on PA11 mux F */ +#define MUX_PA11F_TCC0_WO3 5L +#define PINMUX_PA11F_TCC0_WO3 ((PIN_PA11F_TCC0_WO3 << 16) | MUX_PA11F_TCC0_WO3) +#define PORT_PA11F_TCC0_WO3 (1ul << 11) +#define PIN_PA19F_TCC0_WO3 19L /**< \brief TCC0 signal: WO3 on PA19 mux F */ +#define MUX_PA19F_TCC0_WO3 5L +#define PINMUX_PA19F_TCC0_WO3 ((PIN_PA19F_TCC0_WO3 << 16) | MUX_PA19F_TCC0_WO3) +#define PORT_PA19F_TCC0_WO3 (1ul << 19) +#define PIN_PA14F_TCC0_WO4 14L /**< \brief TCC0 signal: WO4 on PA14 mux F */ +#define MUX_PA14F_TCC0_WO4 5L +#define PINMUX_PA14F_TCC0_WO4 ((PIN_PA14F_TCC0_WO4 << 16) | MUX_PA14F_TCC0_WO4) +#define PORT_PA14F_TCC0_WO4 (1ul << 14) +#define PIN_PA22F_TCC0_WO4 22L /**< \brief TCC0 signal: WO4 on PA22 mux F */ +#define MUX_PA22F_TCC0_WO4 5L +#define PINMUX_PA22F_TCC0_WO4 ((PIN_PA22F_TCC0_WO4 << 16) | MUX_PA22F_TCC0_WO4) +#define PORT_PA22F_TCC0_WO4 (1ul << 22) +#define PIN_PA15F_TCC0_WO5 15L /**< \brief TCC0 signal: WO5 on PA15 mux F */ +#define MUX_PA15F_TCC0_WO5 5L +#define PINMUX_PA15F_TCC0_WO5 ((PIN_PA15F_TCC0_WO5 << 16) | MUX_PA15F_TCC0_WO5) +#define PORT_PA15F_TCC0_WO5 (1ul << 15) +#define PIN_PA23F_TCC0_WO5 23L /**< \brief TCC0 signal: WO5 on PA23 mux F */ +#define MUX_PA23F_TCC0_WO5 5L +#define PINMUX_PA23F_TCC0_WO5 ((PIN_PA23F_TCC0_WO5 << 16) | MUX_PA23F_TCC0_WO5) +#define PORT_PA23F_TCC0_WO5 (1ul << 23) +#define PIN_PA16F_TCC0_WO6 16L /**< \brief TCC0 signal: WO6 on PA16 mux F */ +#define MUX_PA16F_TCC0_WO6 5L +#define PINMUX_PA16F_TCC0_WO6 ((PIN_PA16F_TCC0_WO6 << 16) | MUX_PA16F_TCC0_WO6) +#define PORT_PA16F_TCC0_WO6 (1ul << 16) +#define PIN_PA17F_TCC0_WO7 17L /**< \brief TCC0 signal: WO7 on PA17 mux F */ +#define MUX_PA17F_TCC0_WO7 5L +#define PINMUX_PA17F_TCC0_WO7 ((PIN_PA17F_TCC0_WO7 << 16) | MUX_PA17F_TCC0_WO7) +#define PORT_PA17F_TCC0_WO7 (1ul << 17) +/* ========== PORT definition for TCC1 peripheral ========== */ +#define PIN_PA06E_TCC1_WO0 6L /**< \brief TCC1 signal: WO0 on PA06 mux E */ +#define MUX_PA06E_TCC1_WO0 4L +#define PINMUX_PA06E_TCC1_WO0 ((PIN_PA06E_TCC1_WO0 << 16) | MUX_PA06E_TCC1_WO0) +#define PORT_PA06E_TCC1_WO0 (1ul << 6) +#define PIN_PA10E_TCC1_WO0 10L /**< \brief TCC1 signal: WO0 on PA10 mux E */ +#define MUX_PA10E_TCC1_WO0 4L +#define PINMUX_PA10E_TCC1_WO0 ((PIN_PA10E_TCC1_WO0 << 16) | MUX_PA10E_TCC1_WO0) +#define PORT_PA10E_TCC1_WO0 (1ul << 10) +#define PIN_PA30E_TCC1_WO0 30L /**< \brief TCC1 signal: WO0 on PA30 mux E */ +#define MUX_PA30E_TCC1_WO0 4L +#define PINMUX_PA30E_TCC1_WO0 ((PIN_PA30E_TCC1_WO0 << 16) | MUX_PA30E_TCC1_WO0) +#define PORT_PA30E_TCC1_WO0 (1ul << 30) +#define PIN_PA07E_TCC1_WO1 7L /**< \brief TCC1 signal: WO1 on PA07 mux E */ +#define MUX_PA07E_TCC1_WO1 4L +#define PINMUX_PA07E_TCC1_WO1 ((PIN_PA07E_TCC1_WO1 << 16) | MUX_PA07E_TCC1_WO1) +#define PORT_PA07E_TCC1_WO1 (1ul << 7) +#define PIN_PA11E_TCC1_WO1 11L /**< \brief TCC1 signal: WO1 on PA11 mux E */ +#define MUX_PA11E_TCC1_WO1 4L +#define PINMUX_PA11E_TCC1_WO1 ((PIN_PA11E_TCC1_WO1 << 16) | MUX_PA11E_TCC1_WO1) +#define PORT_PA11E_TCC1_WO1 (1ul << 11) +#define PIN_PA31E_TCC1_WO1 31L /**< \brief TCC1 signal: WO1 on PA31 mux E */ +#define MUX_PA31E_TCC1_WO1 4L +#define PINMUX_PA31E_TCC1_WO1 ((PIN_PA31E_TCC1_WO1 << 16) | MUX_PA31E_TCC1_WO1) +#define PORT_PA31E_TCC1_WO1 (1ul << 31) +#define PIN_PA08F_TCC1_WO2 8L /**< \brief TCC1 signal: WO2 on PA08 mux F */ +#define MUX_PA08F_TCC1_WO2 5L +#define PINMUX_PA08F_TCC1_WO2 ((PIN_PA08F_TCC1_WO2 << 16) | MUX_PA08F_TCC1_WO2) +#define PORT_PA08F_TCC1_WO2 (1ul << 8) +#define PIN_PA24F_TCC1_WO2 24L /**< \brief TCC1 signal: WO2 on PA24 mux F */ +#define MUX_PA24F_TCC1_WO2 5L +#define PINMUX_PA24F_TCC1_WO2 ((PIN_PA24F_TCC1_WO2 << 16) | MUX_PA24F_TCC1_WO2) +#define PORT_PA24F_TCC1_WO2 (1ul << 24) +#define PIN_PA09F_TCC1_WO3 9L /**< \brief TCC1 signal: WO3 on PA09 mux F */ +#define MUX_PA09F_TCC1_WO3 5L +#define PINMUX_PA09F_TCC1_WO3 ((PIN_PA09F_TCC1_WO3 << 16) | MUX_PA09F_TCC1_WO3) +#define PORT_PA09F_TCC1_WO3 (1ul << 9) +#define PIN_PA25F_TCC1_WO3 25L /**< \brief TCC1 signal: WO3 on PA25 mux F */ +#define MUX_PA25F_TCC1_WO3 5L +#define PINMUX_PA25F_TCC1_WO3 ((PIN_PA25F_TCC1_WO3 << 16) | MUX_PA25F_TCC1_WO3) +#define PORT_PA25F_TCC1_WO3 (1ul << 25) +/* ========== PORT definition for TCC2 peripheral ========== */ +#define PIN_PA16E_TCC2_WO0 16L /**< \brief TCC2 signal: WO0 on PA16 mux E */ +#define MUX_PA16E_TCC2_WO0 4L +#define PINMUX_PA16E_TCC2_WO0 ((PIN_PA16E_TCC2_WO0 << 16) | MUX_PA16E_TCC2_WO0) +#define PORT_PA16E_TCC2_WO0 (1ul << 16) +#define PIN_PA00E_TCC2_WO0 0L /**< \brief TCC2 signal: WO0 on PA00 mux E */ +#define MUX_PA00E_TCC2_WO0 4L +#define PINMUX_PA00E_TCC2_WO0 ((PIN_PA00E_TCC2_WO0 << 16) | MUX_PA00E_TCC2_WO0) +#define PORT_PA00E_TCC2_WO0 (1ul << 0) +#define PIN_PA17E_TCC2_WO1 17L /**< \brief TCC2 signal: WO1 on PA17 mux E */ +#define MUX_PA17E_TCC2_WO1 4L +#define PINMUX_PA17E_TCC2_WO1 ((PIN_PA17E_TCC2_WO1 << 16) | MUX_PA17E_TCC2_WO1) +#define PORT_PA17E_TCC2_WO1 (1ul << 17) +#define PIN_PA01E_TCC2_WO1 1L /**< \brief TCC2 signal: WO1 on PA01 mux E */ +#define MUX_PA01E_TCC2_WO1 4L +#define PINMUX_PA01E_TCC2_WO1 ((PIN_PA01E_TCC2_WO1 << 16) | MUX_PA01E_TCC2_WO1) +#define PORT_PA01E_TCC2_WO1 (1ul << 1) +/* ========== PORT definition for TC3 peripheral ========== */ +#define PIN_PA18E_TC3_WO0 18L /**< \brief TC3 signal: WO0 on PA18 mux E */ +#define MUX_PA18E_TC3_WO0 4L +#define PINMUX_PA18E_TC3_WO0 ((PIN_PA18E_TC3_WO0 << 16) | MUX_PA18E_TC3_WO0) +#define PORT_PA18E_TC3_WO0 (1ul << 18) +#define PIN_PA14E_TC3_WO0 14L /**< \brief TC3 signal: WO0 on PA14 mux E */ +#define MUX_PA14E_TC3_WO0 4L +#define PINMUX_PA14E_TC3_WO0 ((PIN_PA14E_TC3_WO0 << 16) | MUX_PA14E_TC3_WO0) +#define PORT_PA14E_TC3_WO0 (1ul << 14) +#define PIN_PA19E_TC3_WO1 19L /**< \brief TC3 signal: WO1 on PA19 mux E */ +#define MUX_PA19E_TC3_WO1 4L +#define PINMUX_PA19E_TC3_WO1 ((PIN_PA19E_TC3_WO1 << 16) | MUX_PA19E_TC3_WO1) +#define PORT_PA19E_TC3_WO1 (1ul << 19) +#define PIN_PA15E_TC3_WO1 15L /**< \brief TC3 signal: WO1 on PA15 mux E */ +#define MUX_PA15E_TC3_WO1 4L +#define PINMUX_PA15E_TC3_WO1 ((PIN_PA15E_TC3_WO1 << 16) | MUX_PA15E_TC3_WO1) +#define PORT_PA15E_TC3_WO1 (1ul << 15) +/* ========== PORT definition for TC4 peripheral ========== */ +#define PIN_PA22E_TC4_WO0 22L /**< \brief TC4 signal: WO0 on PA22 mux E */ +#define MUX_PA22E_TC4_WO0 4L +#define PINMUX_PA22E_TC4_WO0 ((PIN_PA22E_TC4_WO0 << 16) | MUX_PA22E_TC4_WO0) +#define PORT_PA22E_TC4_WO0 (1ul << 22) +#define PIN_PA23E_TC4_WO1 23L /**< \brief TC4 signal: WO1 on PA23 mux E */ +#define MUX_PA23E_TC4_WO1 4L +#define PINMUX_PA23E_TC4_WO1 ((PIN_PA23E_TC4_WO1 << 16) | MUX_PA23E_TC4_WO1) +#define PORT_PA23E_TC4_WO1 (1ul << 23) +/* ========== PORT definition for TC5 peripheral ========== */ +#define PIN_PA24E_TC5_WO0 24L /**< \brief TC5 signal: WO0 on PA24 mux E */ +#define MUX_PA24E_TC5_WO0 4L +#define PINMUX_PA24E_TC5_WO0 ((PIN_PA24E_TC5_WO0 << 16) | MUX_PA24E_TC5_WO0) +#define PORT_PA24E_TC5_WO0 (1ul << 24) +#define PIN_PA25E_TC5_WO1 25L /**< \brief TC5 signal: WO1 on PA25 mux E */ +#define MUX_PA25E_TC5_WO1 4L +#define PINMUX_PA25E_TC5_WO1 ((PIN_PA25E_TC5_WO1 << 16) | MUX_PA25E_TC5_WO1) +#define PORT_PA25E_TC5_WO1 (1ul << 25) +/* ========== PORT definition for ADC peripheral ========== */ +#define PIN_PA02B_ADC_AIN0 2L /**< \brief ADC signal: AIN0 on PA02 mux B */ +#define MUX_PA02B_ADC_AIN0 1L +#define PINMUX_PA02B_ADC_AIN0 ((PIN_PA02B_ADC_AIN0 << 16) | MUX_PA02B_ADC_AIN0) +#define PORT_PA02B_ADC_AIN0 (1ul << 2) +#define PIN_PA03B_ADC_AIN1 3L /**< \brief ADC signal: AIN1 on PA03 mux B */ +#define MUX_PA03B_ADC_AIN1 1L +#define PINMUX_PA03B_ADC_AIN1 ((PIN_PA03B_ADC_AIN1 << 16) | MUX_PA03B_ADC_AIN1) +#define PORT_PA03B_ADC_AIN1 (1ul << 3) +#define PIN_PA04B_ADC_AIN4 4L /**< \brief ADC signal: AIN4 on PA04 mux B */ +#define MUX_PA04B_ADC_AIN4 1L +#define PINMUX_PA04B_ADC_AIN4 ((PIN_PA04B_ADC_AIN4 << 16) | MUX_PA04B_ADC_AIN4) +#define PORT_PA04B_ADC_AIN4 (1ul << 4) +#define PIN_PA05B_ADC_AIN5 5L /**< \brief ADC signal: AIN5 on PA05 mux B */ +#define MUX_PA05B_ADC_AIN5 1L +#define PINMUX_PA05B_ADC_AIN5 ((PIN_PA05B_ADC_AIN5 << 16) | MUX_PA05B_ADC_AIN5) +#define PORT_PA05B_ADC_AIN5 (1ul << 5) +#define PIN_PA06B_ADC_AIN6 6L /**< \brief ADC signal: AIN6 on PA06 mux B */ +#define MUX_PA06B_ADC_AIN6 1L +#define PINMUX_PA06B_ADC_AIN6 ((PIN_PA06B_ADC_AIN6 << 16) | MUX_PA06B_ADC_AIN6) +#define PORT_PA06B_ADC_AIN6 (1ul << 6) +#define PIN_PA07B_ADC_AIN7 7L /**< \brief ADC signal: AIN7 on PA07 mux B */ +#define MUX_PA07B_ADC_AIN7 1L +#define PINMUX_PA07B_ADC_AIN7 ((PIN_PA07B_ADC_AIN7 << 16) | MUX_PA07B_ADC_AIN7) +#define PORT_PA07B_ADC_AIN7 (1ul << 7) +#define PIN_PA08B_ADC_AIN16 8L /**< \brief ADC signal: AIN16 on PA08 mux B */ +#define MUX_PA08B_ADC_AIN16 1L +#define PINMUX_PA08B_ADC_AIN16 ((PIN_PA08B_ADC_AIN16 << 16) | MUX_PA08B_ADC_AIN16) +#define PORT_PA08B_ADC_AIN16 (1ul << 8) +#define PIN_PA09B_ADC_AIN17 9L /**< \brief ADC signal: AIN17 on PA09 mux B */ +#define MUX_PA09B_ADC_AIN17 1L +#define PINMUX_PA09B_ADC_AIN17 ((PIN_PA09B_ADC_AIN17 << 16) | MUX_PA09B_ADC_AIN17) +#define PORT_PA09B_ADC_AIN17 (1ul << 9) +#define PIN_PA10B_ADC_AIN18 10L /**< \brief ADC signal: AIN18 on PA10 mux B */ +#define MUX_PA10B_ADC_AIN18 1L +#define PINMUX_PA10B_ADC_AIN18 ((PIN_PA10B_ADC_AIN18 << 16) | MUX_PA10B_ADC_AIN18) +#define PORT_PA10B_ADC_AIN18 (1ul << 10) +#define PIN_PA11B_ADC_AIN19 11L /**< \brief ADC signal: AIN19 on PA11 mux B */ +#define MUX_PA11B_ADC_AIN19 1L +#define PINMUX_PA11B_ADC_AIN19 ((PIN_PA11B_ADC_AIN19 << 16) | MUX_PA11B_ADC_AIN19) +#define PORT_PA11B_ADC_AIN19 (1ul << 11) +#define PIN_PA04B_ADC_VREFP 4L /**< \brief ADC signal: VREFP on PA04 mux B */ +#define MUX_PA04B_ADC_VREFP 1L +#define PINMUX_PA04B_ADC_VREFP ((PIN_PA04B_ADC_VREFP << 16) | MUX_PA04B_ADC_VREFP) +#define PORT_PA04B_ADC_VREFP (1ul << 4) +/* ========== PORT definition for AC peripheral ========== */ +#define PIN_PA04B_AC_AIN0 4L /**< \brief AC signal: AIN0 on PA04 mux B */ +#define MUX_PA04B_AC_AIN0 1L +#define PINMUX_PA04B_AC_AIN0 ((PIN_PA04B_AC_AIN0 << 16) | MUX_PA04B_AC_AIN0) +#define PORT_PA04B_AC_AIN0 (1ul << 4) +#define PIN_PA05B_AC_AIN1 5L /**< \brief AC signal: AIN1 on PA05 mux B */ +#define MUX_PA05B_AC_AIN1 1L +#define PINMUX_PA05B_AC_AIN1 ((PIN_PA05B_AC_AIN1 << 16) | MUX_PA05B_AC_AIN1) +#define PORT_PA05B_AC_AIN1 (1ul << 5) +#define PIN_PA06B_AC_AIN2 6L /**< \brief AC signal: AIN2 on PA06 mux B */ +#define MUX_PA06B_AC_AIN2 1L +#define PINMUX_PA06B_AC_AIN2 ((PIN_PA06B_AC_AIN2 << 16) | MUX_PA06B_AC_AIN2) +#define PORT_PA06B_AC_AIN2 (1ul << 6) +#define PIN_PA07B_AC_AIN3 7L /**< \brief AC signal: AIN3 on PA07 mux B */ +#define MUX_PA07B_AC_AIN3 1L +#define PINMUX_PA07B_AC_AIN3 ((PIN_PA07B_AC_AIN3 << 16) | MUX_PA07B_AC_AIN3) +#define PORT_PA07B_AC_AIN3 (1ul << 7) +#define PIN_PA18H_AC_CMP0 18L /**< \brief AC signal: CMP0 on PA18 mux H */ +#define MUX_PA18H_AC_CMP0 7L +#define PINMUX_PA18H_AC_CMP0 ((PIN_PA18H_AC_CMP0 << 16) | MUX_PA18H_AC_CMP0) +#define PORT_PA18H_AC_CMP0 (1ul << 18) +#define PIN_PA19H_AC_CMP1 19L /**< \brief AC signal: CMP1 on PA19 mux H */ +#define MUX_PA19H_AC_CMP1 7L +#define PINMUX_PA19H_AC_CMP1 ((PIN_PA19H_AC_CMP1 << 16) | MUX_PA19H_AC_CMP1) +#define PORT_PA19H_AC_CMP1 (1ul << 19) +/* ========== PORT definition for DAC peripheral ========== */ +#define PIN_PA02B_DAC_VOUT 2L /**< \brief DAC signal: VOUT on PA02 mux B */ +#define MUX_PA02B_DAC_VOUT 1L +#define PINMUX_PA02B_DAC_VOUT ((PIN_PA02B_DAC_VOUT << 16) | MUX_PA02B_DAC_VOUT) +#define PORT_PA02B_DAC_VOUT (1ul << 2) +#define PIN_PA03B_DAC_VREFP 3L /**< \brief DAC signal: VREFP on PA03 mux B */ +#define MUX_PA03B_DAC_VREFP 1L +#define PINMUX_PA03B_DAC_VREFP ((PIN_PA03B_DAC_VREFP << 16) | MUX_PA03B_DAC_VREFP) +#define PORT_PA03B_DAC_VREFP (1ul << 3) +/* ========== PORT definition for I2S peripheral ========== */ +#define PIN_PA11G_I2S_FS0 11L /**< \brief I2S signal: FS0 on PA11 mux G */ +#define MUX_PA11G_I2S_FS0 6L +#define PINMUX_PA11G_I2S_FS0 ((PIN_PA11G_I2S_FS0 << 16) | MUX_PA11G_I2S_FS0) +#define PORT_PA11G_I2S_FS0 (1ul << 11) +#define PIN_PA09G_I2S_MCK0 9L /**< \brief I2S signal: MCK0 on PA09 mux G */ +#define MUX_PA09G_I2S_MCK0 6L +#define PINMUX_PA09G_I2S_MCK0 ((PIN_PA09G_I2S_MCK0 << 16) | MUX_PA09G_I2S_MCK0) +#define PORT_PA09G_I2S_MCK0 (1ul << 9) +#define PIN_PA10G_I2S_SCK0 10L /**< \brief I2S signal: SCK0 on PA10 mux G */ +#define MUX_PA10G_I2S_SCK0 6L +#define PINMUX_PA10G_I2S_SCK0 ((PIN_PA10G_I2S_SCK0 << 16) | MUX_PA10G_I2S_SCK0) +#define PORT_PA10G_I2S_SCK0 (1ul << 10) +#define PIN_PA07G_I2S_SD0 7L /**< \brief I2S signal: SD0 on PA07 mux G */ +#define MUX_PA07G_I2S_SD0 6L +#define PINMUX_PA07G_I2S_SD0 ((PIN_PA07G_I2S_SD0 << 16) | MUX_PA07G_I2S_SD0) +#define PORT_PA07G_I2S_SD0 (1ul << 7) +#define PIN_PA19G_I2S_SD0 19L /**< \brief I2S signal: SD0 on PA19 mux G */ +#define MUX_PA19G_I2S_SD0 6L +#define PINMUX_PA19G_I2S_SD0 ((PIN_PA19G_I2S_SD0 << 16) | MUX_PA19G_I2S_SD0) +#define PORT_PA19G_I2S_SD0 (1ul << 19) +#define PIN_PA08G_I2S_SD1 8L /**< \brief I2S signal: SD1 on PA08 mux G */ +#define MUX_PA08G_I2S_SD1 6L +#define PINMUX_PA08G_I2S_SD1 ((PIN_PA08G_I2S_SD1 << 16) | MUX_PA08G_I2S_SD1) +#define PORT_PA08G_I2S_SD1 (1ul << 8) + +#endif /* _SAMD21E15A_PIO_ */ diff --git a/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/utils/cmsis/samd21/include/pio/samd21e15b.h b/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/utils/cmsis/samd21/include/pio/samd21e15b.h new file mode 100644 index 0000000..3fdf86c --- /dev/null +++ b/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/utils/cmsis/samd21/include/pio/samd21e15b.h @@ -0,0 +1,631 @@ +/** + * \file + * + * \brief Peripheral I/O description for SAMD21E15B + * + * Copyright (c) 2014-2018 Microchip Technology Inc. and its subsidiaries. + * + * \asf_license_start + * + * \page License + * + * Subject to your compliance with these terms, you may use Microchip + * software and any derivatives exclusively with Microchip products. + * It is your responsibility to comply with third party license terms applicable + * to your use of third party software (including open source software) that + * may accompany Microchip software. + * + * THIS SOFTWARE IS SUPPLIED BY MICROCHIP "AS IS". NO WARRANTIES, + * WHETHER EXPRESS, IMPLIED OR STATUTORY, APPLY TO THIS SOFTWARE, + * INCLUDING ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, + * AND FITNESS FOR A PARTICULAR PURPOSE. IN NO EVENT WILL MICROCHIP BE + * LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL OR CONSEQUENTIAL + * LOSS, DAMAGE, COST OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE + * SOFTWARE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE + * POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT + * ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY + * RELATED TO THIS SOFTWARE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, + * THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THIS SOFTWARE. + * + * \asf_license_stop + * + */ + +#ifndef _SAMD21E15B_PIO_ +#define _SAMD21E15B_PIO_ + +#define PIN_PA00 0 /**< \brief Pin Number for PA00 */ +#define PORT_PA00 (1ul << 0) /**< \brief PORT Mask for PA00 */ +#define PIN_PA01 1 /**< \brief Pin Number for PA01 */ +#define PORT_PA01 (1ul << 1) /**< \brief PORT Mask for PA01 */ +#define PIN_PA02 2 /**< \brief Pin Number for PA02 */ +#define PORT_PA02 (1ul << 2) /**< \brief PORT Mask for PA02 */ +#define PIN_PA03 3 /**< \brief Pin Number for PA03 */ +#define PORT_PA03 (1ul << 3) /**< \brief PORT Mask for PA03 */ +#define PIN_PA04 4 /**< \brief Pin Number for PA04 */ +#define PORT_PA04 (1ul << 4) /**< \brief PORT Mask for PA04 */ +#define PIN_PA05 5 /**< \brief Pin Number for PA05 */ +#define PORT_PA05 (1ul << 5) /**< \brief PORT Mask for PA05 */ +#define PIN_PA06 6 /**< \brief Pin Number for PA06 */ +#define PORT_PA06 (1ul << 6) /**< \brief PORT Mask for PA06 */ +#define PIN_PA07 7 /**< \brief Pin Number for PA07 */ +#define PORT_PA07 (1ul << 7) /**< \brief PORT Mask for PA07 */ +#define PIN_PA08 8 /**< \brief Pin Number for PA08 */ +#define PORT_PA08 (1ul << 8) /**< \brief PORT Mask for PA08 */ +#define PIN_PA09 9 /**< \brief Pin Number for PA09 */ +#define PORT_PA09 (1ul << 9) /**< \brief PORT Mask for PA09 */ +#define PIN_PA10 10 /**< \brief Pin Number for PA10 */ +#define PORT_PA10 (1ul << 10) /**< \brief PORT Mask for PA10 */ +#define PIN_PA11 11 /**< \brief Pin Number for PA11 */ +#define PORT_PA11 (1ul << 11) /**< \brief PORT Mask for PA11 */ +#define PIN_PA14 14 /**< \brief Pin Number for PA14 */ +#define PORT_PA14 (1ul << 14) /**< \brief PORT Mask for PA14 */ +#define PIN_PA15 15 /**< \brief Pin Number for PA15 */ +#define PORT_PA15 (1ul << 15) /**< \brief PORT Mask for PA15 */ +#define PIN_PA16 16 /**< \brief Pin Number for PA16 */ +#define PORT_PA16 (1ul << 16) /**< \brief PORT Mask for PA16 */ +#define PIN_PA17 17 /**< \brief Pin Number for PA17 */ +#define PORT_PA17 (1ul << 17) /**< \brief PORT Mask for PA17 */ +#define PIN_PA18 18 /**< \brief Pin Number for PA18 */ +#define PORT_PA18 (1ul << 18) /**< \brief PORT Mask for PA18 */ +#define PIN_PA19 19 /**< \brief Pin Number for PA19 */ +#define PORT_PA19 (1ul << 19) /**< \brief PORT Mask for PA19 */ +#define PIN_PA22 22 /**< \brief Pin Number for PA22 */ +#define PORT_PA22 (1ul << 22) /**< \brief PORT Mask for PA22 */ +#define PIN_PA23 23 /**< \brief Pin Number for PA23 */ +#define PORT_PA23 (1ul << 23) /**< \brief PORT Mask for PA23 */ +#define PIN_PA24 24 /**< \brief Pin Number for PA24 */ +#define PORT_PA24 (1ul << 24) /**< \brief PORT Mask for PA24 */ +#define PIN_PA25 25 /**< \brief Pin Number for PA25 */ +#define PORT_PA25 (1ul << 25) /**< \brief PORT Mask for PA25 */ +#define PIN_PA27 27 /**< \brief Pin Number for PA27 */ +#define PORT_PA27 (1ul << 27) /**< \brief PORT Mask for PA27 */ +#define PIN_PA28 28 /**< \brief Pin Number for PA28 */ +#define PORT_PA28 (1ul << 28) /**< \brief PORT Mask for PA28 */ +#define PIN_PA30 30 /**< \brief Pin Number for PA30 */ +#define PORT_PA30 (1ul << 30) /**< \brief PORT Mask for PA30 */ +#define PIN_PA31 31 /**< \brief Pin Number for PA31 */ +#define PORT_PA31 (1ul << 31) /**< \brief PORT Mask for PA31 */ +/* ========== PORT definition for GCLK peripheral ========== */ +#define PIN_PA14H_GCLK_IO0 14L /**< \brief GCLK signal: IO0 on PA14 mux H */ +#define MUX_PA14H_GCLK_IO0 7L +#define PINMUX_PA14H_GCLK_IO0 ((PIN_PA14H_GCLK_IO0 << 16) | MUX_PA14H_GCLK_IO0) +#define PORT_PA14H_GCLK_IO0 (1ul << 14) +#define PIN_PA27H_GCLK_IO0 27L /**< \brief GCLK signal: IO0 on PA27 mux H */ +#define MUX_PA27H_GCLK_IO0 7L +#define PINMUX_PA27H_GCLK_IO0 ((PIN_PA27H_GCLK_IO0 << 16) | MUX_PA27H_GCLK_IO0) +#define PORT_PA27H_GCLK_IO0 (1ul << 27) +#define PIN_PA28H_GCLK_IO0 28L /**< \brief GCLK signal: IO0 on PA28 mux H */ +#define MUX_PA28H_GCLK_IO0 7L +#define PINMUX_PA28H_GCLK_IO0 ((PIN_PA28H_GCLK_IO0 << 16) | MUX_PA28H_GCLK_IO0) +#define PORT_PA28H_GCLK_IO0 (1ul << 28) +#define PIN_PA30H_GCLK_IO0 30L /**< \brief GCLK signal: IO0 on PA30 mux H */ +#define MUX_PA30H_GCLK_IO0 7L +#define PINMUX_PA30H_GCLK_IO0 ((PIN_PA30H_GCLK_IO0 << 16) | MUX_PA30H_GCLK_IO0) +#define PORT_PA30H_GCLK_IO0 (1ul << 30) +#define PIN_PA15H_GCLK_IO1 15L /**< \brief GCLK signal: IO1 on PA15 mux H */ +#define MUX_PA15H_GCLK_IO1 7L +#define PINMUX_PA15H_GCLK_IO1 ((PIN_PA15H_GCLK_IO1 << 16) | MUX_PA15H_GCLK_IO1) +#define PORT_PA15H_GCLK_IO1 (1ul << 15) +#define PIN_PA16H_GCLK_IO2 16L /**< \brief GCLK signal: IO2 on PA16 mux H */ +#define MUX_PA16H_GCLK_IO2 7L +#define PINMUX_PA16H_GCLK_IO2 ((PIN_PA16H_GCLK_IO2 << 16) | MUX_PA16H_GCLK_IO2) +#define PORT_PA16H_GCLK_IO2 (1ul << 16) +#define PIN_PA17H_GCLK_IO3 17L /**< \brief GCLK signal: IO3 on PA17 mux H */ +#define MUX_PA17H_GCLK_IO3 7L +#define PINMUX_PA17H_GCLK_IO3 ((PIN_PA17H_GCLK_IO3 << 16) | MUX_PA17H_GCLK_IO3) +#define PORT_PA17H_GCLK_IO3 (1ul << 17) +#define PIN_PA10H_GCLK_IO4 10L /**< \brief GCLK signal: IO4 on PA10 mux H */ +#define MUX_PA10H_GCLK_IO4 7L +#define PINMUX_PA10H_GCLK_IO4 ((PIN_PA10H_GCLK_IO4 << 16) | MUX_PA10H_GCLK_IO4) +#define PORT_PA10H_GCLK_IO4 (1ul << 10) +#define PIN_PA11H_GCLK_IO5 11L /**< \brief GCLK signal: IO5 on PA11 mux H */ +#define MUX_PA11H_GCLK_IO5 7L +#define PINMUX_PA11H_GCLK_IO5 ((PIN_PA11H_GCLK_IO5 << 16) | MUX_PA11H_GCLK_IO5) +#define PORT_PA11H_GCLK_IO5 (1ul << 11) +#define PIN_PA22H_GCLK_IO6 22L /**< \brief GCLK signal: IO6 on PA22 mux H */ +#define MUX_PA22H_GCLK_IO6 7L +#define PINMUX_PA22H_GCLK_IO6 ((PIN_PA22H_GCLK_IO6 << 16) | MUX_PA22H_GCLK_IO6) +#define PORT_PA22H_GCLK_IO6 (1ul << 22) +#define PIN_PA23H_GCLK_IO7 23L /**< \brief GCLK signal: IO7 on PA23 mux H */ +#define MUX_PA23H_GCLK_IO7 7L +#define PINMUX_PA23H_GCLK_IO7 ((PIN_PA23H_GCLK_IO7 << 16) | MUX_PA23H_GCLK_IO7) +#define PORT_PA23H_GCLK_IO7 (1ul << 23) +/* ========== PORT definition for EIC peripheral ========== */ +#define PIN_PA16A_EIC_EXTINT0 16L /**< \brief EIC signal: EXTINT0 on PA16 mux A */ +#define MUX_PA16A_EIC_EXTINT0 0L +#define PINMUX_PA16A_EIC_EXTINT0 ((PIN_PA16A_EIC_EXTINT0 << 16) | MUX_PA16A_EIC_EXTINT0) +#define PORT_PA16A_EIC_EXTINT0 (1ul << 16) +#define PIN_PA00A_EIC_EXTINT0 0L /**< \brief EIC signal: EXTINT0 on PA00 mux A */ +#define MUX_PA00A_EIC_EXTINT0 0L +#define PINMUX_PA00A_EIC_EXTINT0 ((PIN_PA00A_EIC_EXTINT0 << 16) | MUX_PA00A_EIC_EXTINT0) +#define PORT_PA00A_EIC_EXTINT0 (1ul << 0) +#define PIN_PA17A_EIC_EXTINT1 17L /**< \brief EIC signal: EXTINT1 on PA17 mux A */ +#define MUX_PA17A_EIC_EXTINT1 0L +#define PINMUX_PA17A_EIC_EXTINT1 ((PIN_PA17A_EIC_EXTINT1 << 16) | MUX_PA17A_EIC_EXTINT1) +#define PORT_PA17A_EIC_EXTINT1 (1ul << 17) +#define PIN_PA01A_EIC_EXTINT1 1L /**< \brief EIC signal: EXTINT1 on PA01 mux A */ +#define MUX_PA01A_EIC_EXTINT1 0L +#define PINMUX_PA01A_EIC_EXTINT1 ((PIN_PA01A_EIC_EXTINT1 << 16) | MUX_PA01A_EIC_EXTINT1) +#define PORT_PA01A_EIC_EXTINT1 (1ul << 1) +#define PIN_PA02A_EIC_EXTINT2 2L /**< \brief EIC signal: EXTINT2 on PA02 mux A */ +#define MUX_PA02A_EIC_EXTINT2 0L +#define PINMUX_PA02A_EIC_EXTINT2 ((PIN_PA02A_EIC_EXTINT2 << 16) | MUX_PA02A_EIC_EXTINT2) +#define PORT_PA02A_EIC_EXTINT2 (1ul << 2) +#define PIN_PA18A_EIC_EXTINT2 18L /**< \brief EIC signal: EXTINT2 on PA18 mux A */ +#define MUX_PA18A_EIC_EXTINT2 0L +#define PINMUX_PA18A_EIC_EXTINT2 ((PIN_PA18A_EIC_EXTINT2 << 16) | MUX_PA18A_EIC_EXTINT2) +#define PORT_PA18A_EIC_EXTINT2 (1ul << 18) +#define PIN_PA03A_EIC_EXTINT3 3L /**< \brief EIC signal: EXTINT3 on PA03 mux A */ +#define MUX_PA03A_EIC_EXTINT3 0L +#define PINMUX_PA03A_EIC_EXTINT3 ((PIN_PA03A_EIC_EXTINT3 << 16) | MUX_PA03A_EIC_EXTINT3) +#define PORT_PA03A_EIC_EXTINT3 (1ul << 3) +#define PIN_PA19A_EIC_EXTINT3 19L /**< \brief EIC signal: EXTINT3 on PA19 mux A */ +#define MUX_PA19A_EIC_EXTINT3 0L +#define PINMUX_PA19A_EIC_EXTINT3 ((PIN_PA19A_EIC_EXTINT3 << 16) | MUX_PA19A_EIC_EXTINT3) +#define PORT_PA19A_EIC_EXTINT3 (1ul << 19) +#define PIN_PA04A_EIC_EXTINT4 4L /**< \brief EIC signal: EXTINT4 on PA04 mux A */ +#define MUX_PA04A_EIC_EXTINT4 0L +#define PINMUX_PA04A_EIC_EXTINT4 ((PIN_PA04A_EIC_EXTINT4 << 16) | MUX_PA04A_EIC_EXTINT4) +#define PORT_PA04A_EIC_EXTINT4 (1ul << 4) +#define PIN_PA05A_EIC_EXTINT5 5L /**< \brief EIC signal: EXTINT5 on PA05 mux A */ +#define MUX_PA05A_EIC_EXTINT5 0L +#define PINMUX_PA05A_EIC_EXTINT5 ((PIN_PA05A_EIC_EXTINT5 << 16) | MUX_PA05A_EIC_EXTINT5) +#define PORT_PA05A_EIC_EXTINT5 (1ul << 5) +#define PIN_PA06A_EIC_EXTINT6 6L /**< \brief EIC signal: EXTINT6 on PA06 mux A */ +#define MUX_PA06A_EIC_EXTINT6 0L +#define PINMUX_PA06A_EIC_EXTINT6 ((PIN_PA06A_EIC_EXTINT6 << 16) | MUX_PA06A_EIC_EXTINT6) +#define PORT_PA06A_EIC_EXTINT6 (1ul << 6) +#define PIN_PA22A_EIC_EXTINT6 22L /**< \brief EIC signal: EXTINT6 on PA22 mux A */ +#define MUX_PA22A_EIC_EXTINT6 0L +#define PINMUX_PA22A_EIC_EXTINT6 ((PIN_PA22A_EIC_EXTINT6 << 16) | MUX_PA22A_EIC_EXTINT6) +#define PORT_PA22A_EIC_EXTINT6 (1ul << 22) +#define PIN_PA07A_EIC_EXTINT7 7L /**< \brief EIC signal: EXTINT7 on PA07 mux A */ +#define MUX_PA07A_EIC_EXTINT7 0L +#define PINMUX_PA07A_EIC_EXTINT7 ((PIN_PA07A_EIC_EXTINT7 << 16) | MUX_PA07A_EIC_EXTINT7) +#define PORT_PA07A_EIC_EXTINT7 (1ul << 7) +#define PIN_PA23A_EIC_EXTINT7 23L /**< \brief EIC signal: EXTINT7 on PA23 mux A */ +#define MUX_PA23A_EIC_EXTINT7 0L +#define PINMUX_PA23A_EIC_EXTINT7 ((PIN_PA23A_EIC_EXTINT7 << 16) | MUX_PA23A_EIC_EXTINT7) +#define PORT_PA23A_EIC_EXTINT7 (1ul << 23) +#define PIN_PA28A_EIC_EXTINT8 28L /**< \brief EIC signal: EXTINT8 on PA28 mux A */ +#define MUX_PA28A_EIC_EXTINT8 0L +#define PINMUX_PA28A_EIC_EXTINT8 ((PIN_PA28A_EIC_EXTINT8 << 16) | MUX_PA28A_EIC_EXTINT8) +#define PORT_PA28A_EIC_EXTINT8 (1ul << 28) +#define PIN_PA09A_EIC_EXTINT9 9L /**< \brief EIC signal: EXTINT9 on PA09 mux A */ +#define MUX_PA09A_EIC_EXTINT9 0L +#define PINMUX_PA09A_EIC_EXTINT9 ((PIN_PA09A_EIC_EXTINT9 << 16) | MUX_PA09A_EIC_EXTINT9) +#define PORT_PA09A_EIC_EXTINT9 (1ul << 9) +#define PIN_PA10A_EIC_EXTINT10 10L /**< \brief EIC signal: EXTINT10 on PA10 mux A */ +#define MUX_PA10A_EIC_EXTINT10 0L +#define PINMUX_PA10A_EIC_EXTINT10 ((PIN_PA10A_EIC_EXTINT10 << 16) | MUX_PA10A_EIC_EXTINT10) +#define PORT_PA10A_EIC_EXTINT10 (1ul << 10) +#define PIN_PA30A_EIC_EXTINT10 30L /**< \brief EIC signal: EXTINT10 on PA30 mux A */ +#define MUX_PA30A_EIC_EXTINT10 0L +#define PINMUX_PA30A_EIC_EXTINT10 ((PIN_PA30A_EIC_EXTINT10 << 16) | MUX_PA30A_EIC_EXTINT10) +#define PORT_PA30A_EIC_EXTINT10 (1ul << 30) +#define PIN_PA11A_EIC_EXTINT11 11L /**< \brief EIC signal: EXTINT11 on PA11 mux A */ +#define MUX_PA11A_EIC_EXTINT11 0L +#define PINMUX_PA11A_EIC_EXTINT11 ((PIN_PA11A_EIC_EXTINT11 << 16) | MUX_PA11A_EIC_EXTINT11) +#define PORT_PA11A_EIC_EXTINT11 (1ul << 11) +#define PIN_PA31A_EIC_EXTINT11 31L /**< \brief EIC signal: EXTINT11 on PA31 mux A */ +#define MUX_PA31A_EIC_EXTINT11 0L +#define PINMUX_PA31A_EIC_EXTINT11 ((PIN_PA31A_EIC_EXTINT11 << 16) | MUX_PA31A_EIC_EXTINT11) +#define PORT_PA31A_EIC_EXTINT11 (1ul << 31) +#define PIN_PA24A_EIC_EXTINT12 24L /**< \brief EIC signal: EXTINT12 on PA24 mux A */ +#define MUX_PA24A_EIC_EXTINT12 0L +#define PINMUX_PA24A_EIC_EXTINT12 ((PIN_PA24A_EIC_EXTINT12 << 16) | MUX_PA24A_EIC_EXTINT12) +#define PORT_PA24A_EIC_EXTINT12 (1ul << 24) +#define PIN_PA25A_EIC_EXTINT13 25L /**< \brief EIC signal: EXTINT13 on PA25 mux A */ +#define MUX_PA25A_EIC_EXTINT13 0L +#define PINMUX_PA25A_EIC_EXTINT13 ((PIN_PA25A_EIC_EXTINT13 << 16) | MUX_PA25A_EIC_EXTINT13) +#define PORT_PA25A_EIC_EXTINT13 (1ul << 25) +#define PIN_PA14A_EIC_EXTINT14 14L /**< \brief EIC signal: EXTINT14 on PA14 mux A */ +#define MUX_PA14A_EIC_EXTINT14 0L +#define PINMUX_PA14A_EIC_EXTINT14 ((PIN_PA14A_EIC_EXTINT14 << 16) | MUX_PA14A_EIC_EXTINT14) +#define PORT_PA14A_EIC_EXTINT14 (1ul << 14) +#define PIN_PA27A_EIC_EXTINT15 27L /**< \brief EIC signal: EXTINT15 on PA27 mux A */ +#define MUX_PA27A_EIC_EXTINT15 0L +#define PINMUX_PA27A_EIC_EXTINT15 ((PIN_PA27A_EIC_EXTINT15 << 16) | MUX_PA27A_EIC_EXTINT15) +#define PORT_PA27A_EIC_EXTINT15 (1ul << 27) +#define PIN_PA15A_EIC_EXTINT15 15L /**< \brief EIC signal: EXTINT15 on PA15 mux A */ +#define MUX_PA15A_EIC_EXTINT15 0L +#define PINMUX_PA15A_EIC_EXTINT15 ((PIN_PA15A_EIC_EXTINT15 << 16) | MUX_PA15A_EIC_EXTINT15) +#define PORT_PA15A_EIC_EXTINT15 (1ul << 15) +#define PIN_PA08A_EIC_NMI 8L /**< \brief EIC signal: NMI on PA08 mux A */ +#define MUX_PA08A_EIC_NMI 0L +#define PINMUX_PA08A_EIC_NMI ((PIN_PA08A_EIC_NMI << 16) | MUX_PA08A_EIC_NMI) +#define PORT_PA08A_EIC_NMI (1ul << 8) +/* ========== PORT definition for USB peripheral ========== */ +#define PIN_PA24G_USB_DM 24L /**< \brief USB signal: DM on PA24 mux G */ +#define MUX_PA24G_USB_DM 6L +#define PINMUX_PA24G_USB_DM ((PIN_PA24G_USB_DM << 16) | MUX_PA24G_USB_DM) +#define PORT_PA24G_USB_DM (1ul << 24) +#define PIN_PA25G_USB_DP 25L /**< \brief USB signal: DP on PA25 mux G */ +#define MUX_PA25G_USB_DP 6L +#define PINMUX_PA25G_USB_DP ((PIN_PA25G_USB_DP << 16) | MUX_PA25G_USB_DP) +#define PORT_PA25G_USB_DP (1ul << 25) +#define PIN_PA23G_USB_SOF_1KHZ 23L /**< \brief USB signal: SOF_1KHZ on PA23 mux G */ +#define MUX_PA23G_USB_SOF_1KHZ 6L +#define PINMUX_PA23G_USB_SOF_1KHZ ((PIN_PA23G_USB_SOF_1KHZ << 16) | MUX_PA23G_USB_SOF_1KHZ) +#define PORT_PA23G_USB_SOF_1KHZ (1ul << 23) +/* ========== PORT definition for SERCOM0 peripheral ========== */ +#define PIN_PA04D_SERCOM0_PAD0 4L /**< \brief SERCOM0 signal: PAD0 on PA04 mux D */ +#define MUX_PA04D_SERCOM0_PAD0 3L +#define PINMUX_PA04D_SERCOM0_PAD0 ((PIN_PA04D_SERCOM0_PAD0 << 16) | MUX_PA04D_SERCOM0_PAD0) +#define PORT_PA04D_SERCOM0_PAD0 (1ul << 4) +#define PIN_PA08C_SERCOM0_PAD0 8L /**< \brief SERCOM0 signal: PAD0 on PA08 mux C */ +#define MUX_PA08C_SERCOM0_PAD0 2L +#define PINMUX_PA08C_SERCOM0_PAD0 ((PIN_PA08C_SERCOM0_PAD0 << 16) | MUX_PA08C_SERCOM0_PAD0) +#define PORT_PA08C_SERCOM0_PAD0 (1ul << 8) +#define PIN_PA05D_SERCOM0_PAD1 5L /**< \brief SERCOM0 signal: PAD1 on PA05 mux D */ +#define MUX_PA05D_SERCOM0_PAD1 3L +#define PINMUX_PA05D_SERCOM0_PAD1 ((PIN_PA05D_SERCOM0_PAD1 << 16) | MUX_PA05D_SERCOM0_PAD1) +#define PORT_PA05D_SERCOM0_PAD1 (1ul << 5) +#define PIN_PA09C_SERCOM0_PAD1 9L /**< \brief SERCOM0 signal: PAD1 on PA09 mux C */ +#define MUX_PA09C_SERCOM0_PAD1 2L +#define PINMUX_PA09C_SERCOM0_PAD1 ((PIN_PA09C_SERCOM0_PAD1 << 16) | MUX_PA09C_SERCOM0_PAD1) +#define PORT_PA09C_SERCOM0_PAD1 (1ul << 9) +#define PIN_PA06D_SERCOM0_PAD2 6L /**< \brief SERCOM0 signal: PAD2 on PA06 mux D */ +#define MUX_PA06D_SERCOM0_PAD2 3L +#define PINMUX_PA06D_SERCOM0_PAD2 ((PIN_PA06D_SERCOM0_PAD2 << 16) | MUX_PA06D_SERCOM0_PAD2) +#define PORT_PA06D_SERCOM0_PAD2 (1ul << 6) +#define PIN_PA10C_SERCOM0_PAD2 10L /**< \brief SERCOM0 signal: PAD2 on PA10 mux C */ +#define MUX_PA10C_SERCOM0_PAD2 2L +#define PINMUX_PA10C_SERCOM0_PAD2 ((PIN_PA10C_SERCOM0_PAD2 << 16) | MUX_PA10C_SERCOM0_PAD2) +#define PORT_PA10C_SERCOM0_PAD2 (1ul << 10) +#define PIN_PA07D_SERCOM0_PAD3 7L /**< \brief SERCOM0 signal: PAD3 on PA07 mux D */ +#define MUX_PA07D_SERCOM0_PAD3 3L +#define PINMUX_PA07D_SERCOM0_PAD3 ((PIN_PA07D_SERCOM0_PAD3 << 16) | MUX_PA07D_SERCOM0_PAD3) +#define PORT_PA07D_SERCOM0_PAD3 (1ul << 7) +#define PIN_PA11C_SERCOM0_PAD3 11L /**< \brief SERCOM0 signal: PAD3 on PA11 mux C */ +#define MUX_PA11C_SERCOM0_PAD3 2L +#define PINMUX_PA11C_SERCOM0_PAD3 ((PIN_PA11C_SERCOM0_PAD3 << 16) | MUX_PA11C_SERCOM0_PAD3) +#define PORT_PA11C_SERCOM0_PAD3 (1ul << 11) +/* ========== PORT definition for SERCOM1 peripheral ========== */ +#define PIN_PA16C_SERCOM1_PAD0 16L /**< \brief SERCOM1 signal: PAD0 on PA16 mux C */ +#define MUX_PA16C_SERCOM1_PAD0 2L +#define PINMUX_PA16C_SERCOM1_PAD0 ((PIN_PA16C_SERCOM1_PAD0 << 16) | MUX_PA16C_SERCOM1_PAD0) +#define PORT_PA16C_SERCOM1_PAD0 (1ul << 16) +#define PIN_PA00D_SERCOM1_PAD0 0L /**< \brief SERCOM1 signal: PAD0 on PA00 mux D */ +#define MUX_PA00D_SERCOM1_PAD0 3L +#define PINMUX_PA00D_SERCOM1_PAD0 ((PIN_PA00D_SERCOM1_PAD0 << 16) | MUX_PA00D_SERCOM1_PAD0) +#define PORT_PA00D_SERCOM1_PAD0 (1ul << 0) +#define PIN_PA17C_SERCOM1_PAD1 17L /**< \brief SERCOM1 signal: PAD1 on PA17 mux C */ +#define MUX_PA17C_SERCOM1_PAD1 2L +#define PINMUX_PA17C_SERCOM1_PAD1 ((PIN_PA17C_SERCOM1_PAD1 << 16) | MUX_PA17C_SERCOM1_PAD1) +#define PORT_PA17C_SERCOM1_PAD1 (1ul << 17) +#define PIN_PA01D_SERCOM1_PAD1 1L /**< \brief SERCOM1 signal: PAD1 on PA01 mux D */ +#define MUX_PA01D_SERCOM1_PAD1 3L +#define PINMUX_PA01D_SERCOM1_PAD1 ((PIN_PA01D_SERCOM1_PAD1 << 16) | MUX_PA01D_SERCOM1_PAD1) +#define PORT_PA01D_SERCOM1_PAD1 (1ul << 1) +#define PIN_PA30D_SERCOM1_PAD2 30L /**< \brief SERCOM1 signal: PAD2 on PA30 mux D */ +#define MUX_PA30D_SERCOM1_PAD2 3L +#define PINMUX_PA30D_SERCOM1_PAD2 ((PIN_PA30D_SERCOM1_PAD2 << 16) | MUX_PA30D_SERCOM1_PAD2) +#define PORT_PA30D_SERCOM1_PAD2 (1ul << 30) +#define PIN_PA18C_SERCOM1_PAD2 18L /**< \brief SERCOM1 signal: PAD2 on PA18 mux C */ +#define MUX_PA18C_SERCOM1_PAD2 2L +#define PINMUX_PA18C_SERCOM1_PAD2 ((PIN_PA18C_SERCOM1_PAD2 << 16) | MUX_PA18C_SERCOM1_PAD2) +#define PORT_PA18C_SERCOM1_PAD2 (1ul << 18) +#define PIN_PA31D_SERCOM1_PAD3 31L /**< \brief SERCOM1 signal: PAD3 on PA31 mux D */ +#define MUX_PA31D_SERCOM1_PAD3 3L +#define PINMUX_PA31D_SERCOM1_PAD3 ((PIN_PA31D_SERCOM1_PAD3 << 16) | MUX_PA31D_SERCOM1_PAD3) +#define PORT_PA31D_SERCOM1_PAD3 (1ul << 31) +#define PIN_PA19C_SERCOM1_PAD3 19L /**< \brief SERCOM1 signal: PAD3 on PA19 mux C */ +#define MUX_PA19C_SERCOM1_PAD3 2L +#define PINMUX_PA19C_SERCOM1_PAD3 ((PIN_PA19C_SERCOM1_PAD3 << 16) | MUX_PA19C_SERCOM1_PAD3) +#define PORT_PA19C_SERCOM1_PAD3 (1ul << 19) +/* ========== PORT definition for SERCOM2 peripheral ========== */ +#define PIN_PA08D_SERCOM2_PAD0 8L /**< \brief SERCOM2 signal: PAD0 on PA08 mux D */ +#define MUX_PA08D_SERCOM2_PAD0 3L +#define PINMUX_PA08D_SERCOM2_PAD0 ((PIN_PA08D_SERCOM2_PAD0 << 16) | MUX_PA08D_SERCOM2_PAD0) +#define PORT_PA08D_SERCOM2_PAD0 (1ul << 8) +#define PIN_PA09D_SERCOM2_PAD1 9L /**< \brief SERCOM2 signal: PAD1 on PA09 mux D */ +#define MUX_PA09D_SERCOM2_PAD1 3L +#define PINMUX_PA09D_SERCOM2_PAD1 ((PIN_PA09D_SERCOM2_PAD1 << 16) | MUX_PA09D_SERCOM2_PAD1) +#define PORT_PA09D_SERCOM2_PAD1 (1ul << 9) +#define PIN_PA10D_SERCOM2_PAD2 10L /**< \brief SERCOM2 signal: PAD2 on PA10 mux D */ +#define MUX_PA10D_SERCOM2_PAD2 3L +#define PINMUX_PA10D_SERCOM2_PAD2 ((PIN_PA10D_SERCOM2_PAD2 << 16) | MUX_PA10D_SERCOM2_PAD2) +#define PORT_PA10D_SERCOM2_PAD2 (1ul << 10) +#define PIN_PA14C_SERCOM2_PAD2 14L /**< \brief SERCOM2 signal: PAD2 on PA14 mux C */ +#define MUX_PA14C_SERCOM2_PAD2 2L +#define PINMUX_PA14C_SERCOM2_PAD2 ((PIN_PA14C_SERCOM2_PAD2 << 16) | MUX_PA14C_SERCOM2_PAD2) +#define PORT_PA14C_SERCOM2_PAD2 (1ul << 14) +#define PIN_PA11D_SERCOM2_PAD3 11L /**< \brief SERCOM2 signal: PAD3 on PA11 mux D */ +#define MUX_PA11D_SERCOM2_PAD3 3L +#define PINMUX_PA11D_SERCOM2_PAD3 ((PIN_PA11D_SERCOM2_PAD3 << 16) | MUX_PA11D_SERCOM2_PAD3) +#define PORT_PA11D_SERCOM2_PAD3 (1ul << 11) +#define PIN_PA15C_SERCOM2_PAD3 15L /**< \brief SERCOM2 signal: PAD3 on PA15 mux C */ +#define MUX_PA15C_SERCOM2_PAD3 2L +#define PINMUX_PA15C_SERCOM2_PAD3 ((PIN_PA15C_SERCOM2_PAD3 << 16) | MUX_PA15C_SERCOM2_PAD3) +#define PORT_PA15C_SERCOM2_PAD3 (1ul << 15) +/* ========== PORT definition for SERCOM3 peripheral ========== */ +#define PIN_PA16D_SERCOM3_PAD0 16L /**< \brief SERCOM3 signal: PAD0 on PA16 mux D */ +#define MUX_PA16D_SERCOM3_PAD0 3L +#define PINMUX_PA16D_SERCOM3_PAD0 ((PIN_PA16D_SERCOM3_PAD0 << 16) | MUX_PA16D_SERCOM3_PAD0) +#define PORT_PA16D_SERCOM3_PAD0 (1ul << 16) +#define PIN_PA22C_SERCOM3_PAD0 22L /**< \brief SERCOM3 signal: PAD0 on PA22 mux C */ +#define MUX_PA22C_SERCOM3_PAD0 2L +#define PINMUX_PA22C_SERCOM3_PAD0 ((PIN_PA22C_SERCOM3_PAD0 << 16) | MUX_PA22C_SERCOM3_PAD0) +#define PORT_PA22C_SERCOM3_PAD0 (1ul << 22) +#define PIN_PA17D_SERCOM3_PAD1 17L /**< \brief SERCOM3 signal: PAD1 on PA17 mux D */ +#define MUX_PA17D_SERCOM3_PAD1 3L +#define PINMUX_PA17D_SERCOM3_PAD1 ((PIN_PA17D_SERCOM3_PAD1 << 16) | MUX_PA17D_SERCOM3_PAD1) +#define PORT_PA17D_SERCOM3_PAD1 (1ul << 17) +#define PIN_PA23C_SERCOM3_PAD1 23L /**< \brief SERCOM3 signal: PAD1 on PA23 mux C */ +#define MUX_PA23C_SERCOM3_PAD1 2L +#define PINMUX_PA23C_SERCOM3_PAD1 ((PIN_PA23C_SERCOM3_PAD1 << 16) | MUX_PA23C_SERCOM3_PAD1) +#define PORT_PA23C_SERCOM3_PAD1 (1ul << 23) +#define PIN_PA18D_SERCOM3_PAD2 18L /**< \brief SERCOM3 signal: PAD2 on PA18 mux D */ +#define MUX_PA18D_SERCOM3_PAD2 3L +#define PINMUX_PA18D_SERCOM3_PAD2 ((PIN_PA18D_SERCOM3_PAD2 << 16) | MUX_PA18D_SERCOM3_PAD2) +#define PORT_PA18D_SERCOM3_PAD2 (1ul << 18) +#define PIN_PA24C_SERCOM3_PAD2 24L /**< \brief SERCOM3 signal: PAD2 on PA24 mux C */ +#define MUX_PA24C_SERCOM3_PAD2 2L +#define PINMUX_PA24C_SERCOM3_PAD2 ((PIN_PA24C_SERCOM3_PAD2 << 16) | MUX_PA24C_SERCOM3_PAD2) +#define PORT_PA24C_SERCOM3_PAD2 (1ul << 24) +#define PIN_PA19D_SERCOM3_PAD3 19L /**< \brief SERCOM3 signal: PAD3 on PA19 mux D */ +#define MUX_PA19D_SERCOM3_PAD3 3L +#define PINMUX_PA19D_SERCOM3_PAD3 ((PIN_PA19D_SERCOM3_PAD3 << 16) | MUX_PA19D_SERCOM3_PAD3) +#define PORT_PA19D_SERCOM3_PAD3 (1ul << 19) +#define PIN_PA25C_SERCOM3_PAD3 25L /**< \brief SERCOM3 signal: PAD3 on PA25 mux C */ +#define MUX_PA25C_SERCOM3_PAD3 2L +#define PINMUX_PA25C_SERCOM3_PAD3 ((PIN_PA25C_SERCOM3_PAD3 << 16) | MUX_PA25C_SERCOM3_PAD3) +#define PORT_PA25C_SERCOM3_PAD3 (1ul << 25) +/* ========== PORT definition for TCC0 peripheral ========== */ +#define PIN_PA04E_TCC0_WO0 4L /**< \brief TCC0 signal: WO0 on PA04 mux E */ +#define MUX_PA04E_TCC0_WO0 4L +#define PINMUX_PA04E_TCC0_WO0 ((PIN_PA04E_TCC0_WO0 << 16) | MUX_PA04E_TCC0_WO0) +#define PORT_PA04E_TCC0_WO0 (1ul << 4) +#define PIN_PA08E_TCC0_WO0 8L /**< \brief TCC0 signal: WO0 on PA08 mux E */ +#define MUX_PA08E_TCC0_WO0 4L +#define PINMUX_PA08E_TCC0_WO0 ((PIN_PA08E_TCC0_WO0 << 16) | MUX_PA08E_TCC0_WO0) +#define PORT_PA08E_TCC0_WO0 (1ul << 8) +#define PIN_PA05E_TCC0_WO1 5L /**< \brief TCC0 signal: WO1 on PA05 mux E */ +#define MUX_PA05E_TCC0_WO1 4L +#define PINMUX_PA05E_TCC0_WO1 ((PIN_PA05E_TCC0_WO1 << 16) | MUX_PA05E_TCC0_WO1) +#define PORT_PA05E_TCC0_WO1 (1ul << 5) +#define PIN_PA09E_TCC0_WO1 9L /**< \brief TCC0 signal: WO1 on PA09 mux E */ +#define MUX_PA09E_TCC0_WO1 4L +#define PINMUX_PA09E_TCC0_WO1 ((PIN_PA09E_TCC0_WO1 << 16) | MUX_PA09E_TCC0_WO1) +#define PORT_PA09E_TCC0_WO1 (1ul << 9) +#define PIN_PA10F_TCC0_WO2 10L /**< \brief TCC0 signal: WO2 on PA10 mux F */ +#define MUX_PA10F_TCC0_WO2 5L +#define PINMUX_PA10F_TCC0_WO2 ((PIN_PA10F_TCC0_WO2 << 16) | MUX_PA10F_TCC0_WO2) +#define PORT_PA10F_TCC0_WO2 (1ul << 10) +#define PIN_PA18F_TCC0_WO2 18L /**< \brief TCC0 signal: WO2 on PA18 mux F */ +#define MUX_PA18F_TCC0_WO2 5L +#define PINMUX_PA18F_TCC0_WO2 ((PIN_PA18F_TCC0_WO2 << 16) | MUX_PA18F_TCC0_WO2) +#define PORT_PA18F_TCC0_WO2 (1ul << 18) +#define PIN_PA11F_TCC0_WO3 11L /**< \brief TCC0 signal: WO3 on PA11 mux F */ +#define MUX_PA11F_TCC0_WO3 5L +#define PINMUX_PA11F_TCC0_WO3 ((PIN_PA11F_TCC0_WO3 << 16) | MUX_PA11F_TCC0_WO3) +#define PORT_PA11F_TCC0_WO3 (1ul << 11) +#define PIN_PA19F_TCC0_WO3 19L /**< \brief TCC0 signal: WO3 on PA19 mux F */ +#define MUX_PA19F_TCC0_WO3 5L +#define PINMUX_PA19F_TCC0_WO3 ((PIN_PA19F_TCC0_WO3 << 16) | MUX_PA19F_TCC0_WO3) +#define PORT_PA19F_TCC0_WO3 (1ul << 19) +#define PIN_PA22F_TCC0_WO4 22L /**< \brief TCC0 signal: WO4 on PA22 mux F */ +#define MUX_PA22F_TCC0_WO4 5L +#define PINMUX_PA22F_TCC0_WO4 ((PIN_PA22F_TCC0_WO4 << 16) | MUX_PA22F_TCC0_WO4) +#define PORT_PA22F_TCC0_WO4 (1ul << 22) +#define PIN_PA14F_TCC0_WO4 14L /**< \brief TCC0 signal: WO4 on PA14 mux F */ +#define MUX_PA14F_TCC0_WO4 5L +#define PINMUX_PA14F_TCC0_WO4 ((PIN_PA14F_TCC0_WO4 << 16) | MUX_PA14F_TCC0_WO4) +#define PORT_PA14F_TCC0_WO4 (1ul << 14) +#define PIN_PA23F_TCC0_WO5 23L /**< \brief TCC0 signal: WO5 on PA23 mux F */ +#define MUX_PA23F_TCC0_WO5 5L +#define PINMUX_PA23F_TCC0_WO5 ((PIN_PA23F_TCC0_WO5 << 16) | MUX_PA23F_TCC0_WO5) +#define PORT_PA23F_TCC0_WO5 (1ul << 23) +#define PIN_PA15F_TCC0_WO5 15L /**< \brief TCC0 signal: WO5 on PA15 mux F */ +#define MUX_PA15F_TCC0_WO5 5L +#define PINMUX_PA15F_TCC0_WO5 ((PIN_PA15F_TCC0_WO5 << 16) | MUX_PA15F_TCC0_WO5) +#define PORT_PA15F_TCC0_WO5 (1ul << 15) +#define PIN_PA16F_TCC0_WO6 16L /**< \brief TCC0 signal: WO6 on PA16 mux F */ +#define MUX_PA16F_TCC0_WO6 5L +#define PINMUX_PA16F_TCC0_WO6 ((PIN_PA16F_TCC0_WO6 << 16) | MUX_PA16F_TCC0_WO6) +#define PORT_PA16F_TCC0_WO6 (1ul << 16) +#define PIN_PA17F_TCC0_WO7 17L /**< \brief TCC0 signal: WO7 on PA17 mux F */ +#define MUX_PA17F_TCC0_WO7 5L +#define PINMUX_PA17F_TCC0_WO7 ((PIN_PA17F_TCC0_WO7 << 16) | MUX_PA17F_TCC0_WO7) +#define PORT_PA17F_TCC0_WO7 (1ul << 17) +/* ========== PORT definition for TCC1 peripheral ========== */ +#define PIN_PA06E_TCC1_WO0 6L /**< \brief TCC1 signal: WO0 on PA06 mux E */ +#define MUX_PA06E_TCC1_WO0 4L +#define PINMUX_PA06E_TCC1_WO0 ((PIN_PA06E_TCC1_WO0 << 16) | MUX_PA06E_TCC1_WO0) +#define PORT_PA06E_TCC1_WO0 (1ul << 6) +#define PIN_PA10E_TCC1_WO0 10L /**< \brief TCC1 signal: WO0 on PA10 mux E */ +#define MUX_PA10E_TCC1_WO0 4L +#define PINMUX_PA10E_TCC1_WO0 ((PIN_PA10E_TCC1_WO0 << 16) | MUX_PA10E_TCC1_WO0) +#define PORT_PA10E_TCC1_WO0 (1ul << 10) +#define PIN_PA30E_TCC1_WO0 30L /**< \brief TCC1 signal: WO0 on PA30 mux E */ +#define MUX_PA30E_TCC1_WO0 4L +#define PINMUX_PA30E_TCC1_WO0 ((PIN_PA30E_TCC1_WO0 << 16) | MUX_PA30E_TCC1_WO0) +#define PORT_PA30E_TCC1_WO0 (1ul << 30) +#define PIN_PA07E_TCC1_WO1 7L /**< \brief TCC1 signal: WO1 on PA07 mux E */ +#define MUX_PA07E_TCC1_WO1 4L +#define PINMUX_PA07E_TCC1_WO1 ((PIN_PA07E_TCC1_WO1 << 16) | MUX_PA07E_TCC1_WO1) +#define PORT_PA07E_TCC1_WO1 (1ul << 7) +#define PIN_PA11E_TCC1_WO1 11L /**< \brief TCC1 signal: WO1 on PA11 mux E */ +#define MUX_PA11E_TCC1_WO1 4L +#define PINMUX_PA11E_TCC1_WO1 ((PIN_PA11E_TCC1_WO1 << 16) | MUX_PA11E_TCC1_WO1) +#define PORT_PA11E_TCC1_WO1 (1ul << 11) +#define PIN_PA31E_TCC1_WO1 31L /**< \brief TCC1 signal: WO1 on PA31 mux E */ +#define MUX_PA31E_TCC1_WO1 4L +#define PINMUX_PA31E_TCC1_WO1 ((PIN_PA31E_TCC1_WO1 << 16) | MUX_PA31E_TCC1_WO1) +#define PORT_PA31E_TCC1_WO1 (1ul << 31) +#define PIN_PA08F_TCC1_WO2 8L /**< \brief TCC1 signal: WO2 on PA08 mux F */ +#define MUX_PA08F_TCC1_WO2 5L +#define PINMUX_PA08F_TCC1_WO2 ((PIN_PA08F_TCC1_WO2 << 16) | MUX_PA08F_TCC1_WO2) +#define PORT_PA08F_TCC1_WO2 (1ul << 8) +#define PIN_PA24F_TCC1_WO2 24L /**< \brief TCC1 signal: WO2 on PA24 mux F */ +#define MUX_PA24F_TCC1_WO2 5L +#define PINMUX_PA24F_TCC1_WO2 ((PIN_PA24F_TCC1_WO2 << 16) | MUX_PA24F_TCC1_WO2) +#define PORT_PA24F_TCC1_WO2 (1ul << 24) +#define PIN_PA09F_TCC1_WO3 9L /**< \brief TCC1 signal: WO3 on PA09 mux F */ +#define MUX_PA09F_TCC1_WO3 5L +#define PINMUX_PA09F_TCC1_WO3 ((PIN_PA09F_TCC1_WO3 << 16) | MUX_PA09F_TCC1_WO3) +#define PORT_PA09F_TCC1_WO3 (1ul << 9) +#define PIN_PA25F_TCC1_WO3 25L /**< \brief TCC1 signal: WO3 on PA25 mux F */ +#define MUX_PA25F_TCC1_WO3 5L +#define PINMUX_PA25F_TCC1_WO3 ((PIN_PA25F_TCC1_WO3 << 16) | MUX_PA25F_TCC1_WO3) +#define PORT_PA25F_TCC1_WO3 (1ul << 25) +/* ========== PORT definition for TCC2 peripheral ========== */ +#define PIN_PA16E_TCC2_WO0 16L /**< \brief TCC2 signal: WO0 on PA16 mux E */ +#define MUX_PA16E_TCC2_WO0 4L +#define PINMUX_PA16E_TCC2_WO0 ((PIN_PA16E_TCC2_WO0 << 16) | MUX_PA16E_TCC2_WO0) +#define PORT_PA16E_TCC2_WO0 (1ul << 16) +#define PIN_PA00E_TCC2_WO0 0L /**< \brief TCC2 signal: WO0 on PA00 mux E */ +#define MUX_PA00E_TCC2_WO0 4L +#define PINMUX_PA00E_TCC2_WO0 ((PIN_PA00E_TCC2_WO0 << 16) | MUX_PA00E_TCC2_WO0) +#define PORT_PA00E_TCC2_WO0 (1ul << 0) +#define PIN_PA17E_TCC2_WO1 17L /**< \brief TCC2 signal: WO1 on PA17 mux E */ +#define MUX_PA17E_TCC2_WO1 4L +#define PINMUX_PA17E_TCC2_WO1 ((PIN_PA17E_TCC2_WO1 << 16) | MUX_PA17E_TCC2_WO1) +#define PORT_PA17E_TCC2_WO1 (1ul << 17) +#define PIN_PA01E_TCC2_WO1 1L /**< \brief TCC2 signal: WO1 on PA01 mux E */ +#define MUX_PA01E_TCC2_WO1 4L +#define PINMUX_PA01E_TCC2_WO1 ((PIN_PA01E_TCC2_WO1 << 16) | MUX_PA01E_TCC2_WO1) +#define PORT_PA01E_TCC2_WO1 (1ul << 1) +/* ========== PORT definition for TC3 peripheral ========== */ +#define PIN_PA18E_TC3_WO0 18L /**< \brief TC3 signal: WO0 on PA18 mux E */ +#define MUX_PA18E_TC3_WO0 4L +#define PINMUX_PA18E_TC3_WO0 ((PIN_PA18E_TC3_WO0 << 16) | MUX_PA18E_TC3_WO0) +#define PORT_PA18E_TC3_WO0 (1ul << 18) +#define PIN_PA14E_TC3_WO0 14L /**< \brief TC3 signal: WO0 on PA14 mux E */ +#define MUX_PA14E_TC3_WO0 4L +#define PINMUX_PA14E_TC3_WO0 ((PIN_PA14E_TC3_WO0 << 16) | MUX_PA14E_TC3_WO0) +#define PORT_PA14E_TC3_WO0 (1ul << 14) +#define PIN_PA19E_TC3_WO1 19L /**< \brief TC3 signal: WO1 on PA19 mux E */ +#define MUX_PA19E_TC3_WO1 4L +#define PINMUX_PA19E_TC3_WO1 ((PIN_PA19E_TC3_WO1 << 16) | MUX_PA19E_TC3_WO1) +#define PORT_PA19E_TC3_WO1 (1ul << 19) +#define PIN_PA15E_TC3_WO1 15L /**< \brief TC3 signal: WO1 on PA15 mux E */ +#define MUX_PA15E_TC3_WO1 4L +#define PINMUX_PA15E_TC3_WO1 ((PIN_PA15E_TC3_WO1 << 16) | MUX_PA15E_TC3_WO1) +#define PORT_PA15E_TC3_WO1 (1ul << 15) +/* ========== PORT definition for TC4 peripheral ========== */ +#define PIN_PA22E_TC4_WO0 22L /**< \brief TC4 signal: WO0 on PA22 mux E */ +#define MUX_PA22E_TC4_WO0 4L +#define PINMUX_PA22E_TC4_WO0 ((PIN_PA22E_TC4_WO0 << 16) | MUX_PA22E_TC4_WO0) +#define PORT_PA22E_TC4_WO0 (1ul << 22) +#define PIN_PA23E_TC4_WO1 23L /**< \brief TC4 signal: WO1 on PA23 mux E */ +#define MUX_PA23E_TC4_WO1 4L +#define PINMUX_PA23E_TC4_WO1 ((PIN_PA23E_TC4_WO1 << 16) | MUX_PA23E_TC4_WO1) +#define PORT_PA23E_TC4_WO1 (1ul << 23) +/* ========== PORT definition for TC5 peripheral ========== */ +#define PIN_PA24E_TC5_WO0 24L /**< \brief TC5 signal: WO0 on PA24 mux E */ +#define MUX_PA24E_TC5_WO0 4L +#define PINMUX_PA24E_TC5_WO0 ((PIN_PA24E_TC5_WO0 << 16) | MUX_PA24E_TC5_WO0) +#define PORT_PA24E_TC5_WO0 (1ul << 24) +#define PIN_PA25E_TC5_WO1 25L /**< \brief TC5 signal: WO1 on PA25 mux E */ +#define MUX_PA25E_TC5_WO1 4L +#define PINMUX_PA25E_TC5_WO1 ((PIN_PA25E_TC5_WO1 << 16) | MUX_PA25E_TC5_WO1) +#define PORT_PA25E_TC5_WO1 (1ul << 25) +/* ========== PORT definition for ADC peripheral ========== */ +#define PIN_PA02B_ADC_AIN0 2L /**< \brief ADC signal: AIN0 on PA02 mux B */ +#define MUX_PA02B_ADC_AIN0 1L +#define PINMUX_PA02B_ADC_AIN0 ((PIN_PA02B_ADC_AIN0 << 16) | MUX_PA02B_ADC_AIN0) +#define PORT_PA02B_ADC_AIN0 (1ul << 2) +#define PIN_PA03B_ADC_AIN1 3L /**< \brief ADC signal: AIN1 on PA03 mux B */ +#define MUX_PA03B_ADC_AIN1 1L +#define PINMUX_PA03B_ADC_AIN1 ((PIN_PA03B_ADC_AIN1 << 16) | MUX_PA03B_ADC_AIN1) +#define PORT_PA03B_ADC_AIN1 (1ul << 3) +#define PIN_PA04B_ADC_AIN4 4L /**< \brief ADC signal: AIN4 on PA04 mux B */ +#define MUX_PA04B_ADC_AIN4 1L +#define PINMUX_PA04B_ADC_AIN4 ((PIN_PA04B_ADC_AIN4 << 16) | MUX_PA04B_ADC_AIN4) +#define PORT_PA04B_ADC_AIN4 (1ul << 4) +#define PIN_PA05B_ADC_AIN5 5L /**< \brief ADC signal: AIN5 on PA05 mux B */ +#define MUX_PA05B_ADC_AIN5 1L +#define PINMUX_PA05B_ADC_AIN5 ((PIN_PA05B_ADC_AIN5 << 16) | MUX_PA05B_ADC_AIN5) +#define PORT_PA05B_ADC_AIN5 (1ul << 5) +#define PIN_PA06B_ADC_AIN6 6L /**< \brief ADC signal: AIN6 on PA06 mux B */ +#define MUX_PA06B_ADC_AIN6 1L +#define PINMUX_PA06B_ADC_AIN6 ((PIN_PA06B_ADC_AIN6 << 16) | MUX_PA06B_ADC_AIN6) +#define PORT_PA06B_ADC_AIN6 (1ul << 6) +#define PIN_PA07B_ADC_AIN7 7L /**< \brief ADC signal: AIN7 on PA07 mux B */ +#define MUX_PA07B_ADC_AIN7 1L +#define PINMUX_PA07B_ADC_AIN7 ((PIN_PA07B_ADC_AIN7 << 16) | MUX_PA07B_ADC_AIN7) +#define PORT_PA07B_ADC_AIN7 (1ul << 7) +#define PIN_PA08B_ADC_AIN16 8L /**< \brief ADC signal: AIN16 on PA08 mux B */ +#define MUX_PA08B_ADC_AIN16 1L +#define PINMUX_PA08B_ADC_AIN16 ((PIN_PA08B_ADC_AIN16 << 16) | MUX_PA08B_ADC_AIN16) +#define PORT_PA08B_ADC_AIN16 (1ul << 8) +#define PIN_PA09B_ADC_AIN17 9L /**< \brief ADC signal: AIN17 on PA09 mux B */ +#define MUX_PA09B_ADC_AIN17 1L +#define PINMUX_PA09B_ADC_AIN17 ((PIN_PA09B_ADC_AIN17 << 16) | MUX_PA09B_ADC_AIN17) +#define PORT_PA09B_ADC_AIN17 (1ul << 9) +#define PIN_PA10B_ADC_AIN18 10L /**< \brief ADC signal: AIN18 on PA10 mux B */ +#define MUX_PA10B_ADC_AIN18 1L +#define PINMUX_PA10B_ADC_AIN18 ((PIN_PA10B_ADC_AIN18 << 16) | MUX_PA10B_ADC_AIN18) +#define PORT_PA10B_ADC_AIN18 (1ul << 10) +#define PIN_PA11B_ADC_AIN19 11L /**< \brief ADC signal: AIN19 on PA11 mux B */ +#define MUX_PA11B_ADC_AIN19 1L +#define PINMUX_PA11B_ADC_AIN19 ((PIN_PA11B_ADC_AIN19 << 16) | MUX_PA11B_ADC_AIN19) +#define PORT_PA11B_ADC_AIN19 (1ul << 11) +#define PIN_PA04B_ADC_VREFP 4L /**< \brief ADC signal: VREFP on PA04 mux B */ +#define MUX_PA04B_ADC_VREFP 1L +#define PINMUX_PA04B_ADC_VREFP ((PIN_PA04B_ADC_VREFP << 16) | MUX_PA04B_ADC_VREFP) +#define PORT_PA04B_ADC_VREFP (1ul << 4) +/* ========== PORT definition for AC peripheral ========== */ +#define PIN_PA04B_AC_AIN0 4L /**< \brief AC signal: AIN0 on PA04 mux B */ +#define MUX_PA04B_AC_AIN0 1L +#define PINMUX_PA04B_AC_AIN0 ((PIN_PA04B_AC_AIN0 << 16) | MUX_PA04B_AC_AIN0) +#define PORT_PA04B_AC_AIN0 (1ul << 4) +#define PIN_PA05B_AC_AIN1 5L /**< \brief AC signal: AIN1 on PA05 mux B */ +#define MUX_PA05B_AC_AIN1 1L +#define PINMUX_PA05B_AC_AIN1 ((PIN_PA05B_AC_AIN1 << 16) | MUX_PA05B_AC_AIN1) +#define PORT_PA05B_AC_AIN1 (1ul << 5) +#define PIN_PA06B_AC_AIN2 6L /**< \brief AC signal: AIN2 on PA06 mux B */ +#define MUX_PA06B_AC_AIN2 1L +#define PINMUX_PA06B_AC_AIN2 ((PIN_PA06B_AC_AIN2 << 16) | MUX_PA06B_AC_AIN2) +#define PORT_PA06B_AC_AIN2 (1ul << 6) +#define PIN_PA07B_AC_AIN3 7L /**< \brief AC signal: AIN3 on PA07 mux B */ +#define MUX_PA07B_AC_AIN3 1L +#define PINMUX_PA07B_AC_AIN3 ((PIN_PA07B_AC_AIN3 << 16) | MUX_PA07B_AC_AIN3) +#define PORT_PA07B_AC_AIN3 (1ul << 7) +#define PIN_PA18H_AC_CMP0 18L /**< \brief AC signal: CMP0 on PA18 mux H */ +#define MUX_PA18H_AC_CMP0 7L +#define PINMUX_PA18H_AC_CMP0 ((PIN_PA18H_AC_CMP0 << 16) | MUX_PA18H_AC_CMP0) +#define PORT_PA18H_AC_CMP0 (1ul << 18) +#define PIN_PA19H_AC_CMP1 19L /**< \brief AC signal: CMP1 on PA19 mux H */ +#define MUX_PA19H_AC_CMP1 7L +#define PINMUX_PA19H_AC_CMP1 ((PIN_PA19H_AC_CMP1 << 16) | MUX_PA19H_AC_CMP1) +#define PORT_PA19H_AC_CMP1 (1ul << 19) +/* ========== PORT definition for DAC peripheral ========== */ +#define PIN_PA02B_DAC_VOUT 2L /**< \brief DAC signal: VOUT on PA02 mux B */ +#define MUX_PA02B_DAC_VOUT 1L +#define PINMUX_PA02B_DAC_VOUT ((PIN_PA02B_DAC_VOUT << 16) | MUX_PA02B_DAC_VOUT) +#define PORT_PA02B_DAC_VOUT (1ul << 2) +#define PIN_PA03B_DAC_VREFP 3L /**< \brief DAC signal: VREFP on PA03 mux B */ +#define MUX_PA03B_DAC_VREFP 1L +#define PINMUX_PA03B_DAC_VREFP ((PIN_PA03B_DAC_VREFP << 16) | MUX_PA03B_DAC_VREFP) +#define PORT_PA03B_DAC_VREFP (1ul << 3) +/* ========== PORT definition for I2S peripheral ========== */ +#define PIN_PA11G_I2S_FS0 11L /**< \brief I2S signal: FS0 on PA11 mux G */ +#define MUX_PA11G_I2S_FS0 6L +#define PINMUX_PA11G_I2S_FS0 ((PIN_PA11G_I2S_FS0 << 16) | MUX_PA11G_I2S_FS0) +#define PORT_PA11G_I2S_FS0 (1ul << 11) +#define PIN_PA09G_I2S_MCK0 9L /**< \brief I2S signal: MCK0 on PA09 mux G */ +#define MUX_PA09G_I2S_MCK0 6L +#define PINMUX_PA09G_I2S_MCK0 ((PIN_PA09G_I2S_MCK0 << 16) | MUX_PA09G_I2S_MCK0) +#define PORT_PA09G_I2S_MCK0 (1ul << 9) +#define PIN_PA10G_I2S_SCK0 10L /**< \brief I2S signal: SCK0 on PA10 mux G */ +#define MUX_PA10G_I2S_SCK0 6L +#define PINMUX_PA10G_I2S_SCK0 ((PIN_PA10G_I2S_SCK0 << 16) | MUX_PA10G_I2S_SCK0) +#define PORT_PA10G_I2S_SCK0 (1ul << 10) +#define PIN_PA07G_I2S_SD0 7L /**< \brief I2S signal: SD0 on PA07 mux G */ +#define MUX_PA07G_I2S_SD0 6L +#define PINMUX_PA07G_I2S_SD0 ((PIN_PA07G_I2S_SD0 << 16) | MUX_PA07G_I2S_SD0) +#define PORT_PA07G_I2S_SD0 (1ul << 7) +#define PIN_PA19G_I2S_SD0 19L /**< \brief I2S signal: SD0 on PA19 mux G */ +#define MUX_PA19G_I2S_SD0 6L +#define PINMUX_PA19G_I2S_SD0 ((PIN_PA19G_I2S_SD0 << 16) | MUX_PA19G_I2S_SD0) +#define PORT_PA19G_I2S_SD0 (1ul << 19) +#define PIN_PA08G_I2S_SD1 8L /**< \brief I2S signal: SD1 on PA08 mux G */ +#define MUX_PA08G_I2S_SD1 6L +#define PINMUX_PA08G_I2S_SD1 ((PIN_PA08G_I2S_SD1 << 16) | MUX_PA08G_I2S_SD1) +#define PORT_PA08G_I2S_SD1 (1ul << 8) + +#endif /* _SAMD21E15B_PIO_ */ diff --git a/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/utils/cmsis/samd21/include/pio/samd21e15bu.h b/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/utils/cmsis/samd21/include/pio/samd21e15bu.h new file mode 100644 index 0000000..3097e76 --- /dev/null +++ b/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/utils/cmsis/samd21/include/pio/samd21e15bu.h @@ -0,0 +1,631 @@ +/** + * \file + * + * \brief Peripheral I/O description for SAMD21E15BU + * + * Copyright (c) 2015-2018 Microchip Technology Inc. and its subsidiaries. + * + * \asf_license_start + * + * \page License + * + * Subject to your compliance with these terms, you may use Microchip + * software and any derivatives exclusively with Microchip products. + * It is your responsibility to comply with third party license terms applicable + * to your use of third party software (including open source software) that + * may accompany Microchip software. + * + * THIS SOFTWARE IS SUPPLIED BY MICROCHIP "AS IS". NO WARRANTIES, + * WHETHER EXPRESS, IMPLIED OR STATUTORY, APPLY TO THIS SOFTWARE, + * INCLUDING ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, + * AND FITNESS FOR A PARTICULAR PURPOSE. IN NO EVENT WILL MICROCHIP BE + * LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL OR CONSEQUENTIAL + * LOSS, DAMAGE, COST OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE + * SOFTWARE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE + * POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT + * ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY + * RELATED TO THIS SOFTWARE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, + * THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THIS SOFTWARE. + * + * \asf_license_stop + * + */ + +#ifndef _SAMD21E15BU_PIO_ +#define _SAMD21E15BU_PIO_ + +#define PIN_PA00 0 /**< \brief Pin Number for PA00 */ +#define PORT_PA00 (1ul << 0) /**< \brief PORT Mask for PA00 */ +#define PIN_PA01 1 /**< \brief Pin Number for PA01 */ +#define PORT_PA01 (1ul << 1) /**< \brief PORT Mask for PA01 */ +#define PIN_PA02 2 /**< \brief Pin Number for PA02 */ +#define PORT_PA02 (1ul << 2) /**< \brief PORT Mask for PA02 */ +#define PIN_PA03 3 /**< \brief Pin Number for PA03 */ +#define PORT_PA03 (1ul << 3) /**< \brief PORT Mask for PA03 */ +#define PIN_PA04 4 /**< \brief Pin Number for PA04 */ +#define PORT_PA04 (1ul << 4) /**< \brief PORT Mask for PA04 */ +#define PIN_PA05 5 /**< \brief Pin Number for PA05 */ +#define PORT_PA05 (1ul << 5) /**< \brief PORT Mask for PA05 */ +#define PIN_PA06 6 /**< \brief Pin Number for PA06 */ +#define PORT_PA06 (1ul << 6) /**< \brief PORT Mask for PA06 */ +#define PIN_PA07 7 /**< \brief Pin Number for PA07 */ +#define PORT_PA07 (1ul << 7) /**< \brief PORT Mask for PA07 */ +#define PIN_PA08 8 /**< \brief Pin Number for PA08 */ +#define PORT_PA08 (1ul << 8) /**< \brief PORT Mask for PA08 */ +#define PIN_PA09 9 /**< \brief Pin Number for PA09 */ +#define PORT_PA09 (1ul << 9) /**< \brief PORT Mask for PA09 */ +#define PIN_PA10 10 /**< \brief Pin Number for PA10 */ +#define PORT_PA10 (1ul << 10) /**< \brief PORT Mask for PA10 */ +#define PIN_PA11 11 /**< \brief Pin Number for PA11 */ +#define PORT_PA11 (1ul << 11) /**< \brief PORT Mask for PA11 */ +#define PIN_PA14 14 /**< \brief Pin Number for PA14 */ +#define PORT_PA14 (1ul << 14) /**< \brief PORT Mask for PA14 */ +#define PIN_PA15 15 /**< \brief Pin Number for PA15 */ +#define PORT_PA15 (1ul << 15) /**< \brief PORT Mask for PA15 */ +#define PIN_PA16 16 /**< \brief Pin Number for PA16 */ +#define PORT_PA16 (1ul << 16) /**< \brief PORT Mask for PA16 */ +#define PIN_PA17 17 /**< \brief Pin Number for PA17 */ +#define PORT_PA17 (1ul << 17) /**< \brief PORT Mask for PA17 */ +#define PIN_PA18 18 /**< \brief Pin Number for PA18 */ +#define PORT_PA18 (1ul << 18) /**< \brief PORT Mask for PA18 */ +#define PIN_PA19 19 /**< \brief Pin Number for PA19 */ +#define PORT_PA19 (1ul << 19) /**< \brief PORT Mask for PA19 */ +#define PIN_PA22 22 /**< \brief Pin Number for PA22 */ +#define PORT_PA22 (1ul << 22) /**< \brief PORT Mask for PA22 */ +#define PIN_PA23 23 /**< \brief Pin Number for PA23 */ +#define PORT_PA23 (1ul << 23) /**< \brief PORT Mask for PA23 */ +#define PIN_PA24 24 /**< \brief Pin Number for PA24 */ +#define PORT_PA24 (1ul << 24) /**< \brief PORT Mask for PA24 */ +#define PIN_PA25 25 /**< \brief Pin Number for PA25 */ +#define PORT_PA25 (1ul << 25) /**< \brief PORT Mask for PA25 */ +#define PIN_PA27 27 /**< \brief Pin Number for PA27 */ +#define PORT_PA27 (1ul << 27) /**< \brief PORT Mask for PA27 */ +#define PIN_PA28 28 /**< \brief Pin Number for PA28 */ +#define PORT_PA28 (1ul << 28) /**< \brief PORT Mask for PA28 */ +#define PIN_PA30 30 /**< \brief Pin Number for PA30 */ +#define PORT_PA30 (1ul << 30) /**< \brief PORT Mask for PA30 */ +#define PIN_PA31 31 /**< \brief Pin Number for PA31 */ +#define PORT_PA31 (1ul << 31) /**< \brief PORT Mask for PA31 */ +/* ========== PORT definition for GCLK peripheral ========== */ +#define PIN_PA14H_GCLK_IO0 14L /**< \brief GCLK signal: IO0 on PA14 mux H */ +#define MUX_PA14H_GCLK_IO0 7L +#define PINMUX_PA14H_GCLK_IO0 ((PIN_PA14H_GCLK_IO0 << 16) | MUX_PA14H_GCLK_IO0) +#define PORT_PA14H_GCLK_IO0 (1ul << 14) +#define PIN_PA27H_GCLK_IO0 27L /**< \brief GCLK signal: IO0 on PA27 mux H */ +#define MUX_PA27H_GCLK_IO0 7L +#define PINMUX_PA27H_GCLK_IO0 ((PIN_PA27H_GCLK_IO0 << 16) | MUX_PA27H_GCLK_IO0) +#define PORT_PA27H_GCLK_IO0 (1ul << 27) +#define PIN_PA28H_GCLK_IO0 28L /**< \brief GCLK signal: IO0 on PA28 mux H */ +#define MUX_PA28H_GCLK_IO0 7L +#define PINMUX_PA28H_GCLK_IO0 ((PIN_PA28H_GCLK_IO0 << 16) | MUX_PA28H_GCLK_IO0) +#define PORT_PA28H_GCLK_IO0 (1ul << 28) +#define PIN_PA30H_GCLK_IO0 30L /**< \brief GCLK signal: IO0 on PA30 mux H */ +#define MUX_PA30H_GCLK_IO0 7L +#define PINMUX_PA30H_GCLK_IO0 ((PIN_PA30H_GCLK_IO0 << 16) | MUX_PA30H_GCLK_IO0) +#define PORT_PA30H_GCLK_IO0 (1ul << 30) +#define PIN_PA15H_GCLK_IO1 15L /**< \brief GCLK signal: IO1 on PA15 mux H */ +#define MUX_PA15H_GCLK_IO1 7L +#define PINMUX_PA15H_GCLK_IO1 ((PIN_PA15H_GCLK_IO1 << 16) | MUX_PA15H_GCLK_IO1) +#define PORT_PA15H_GCLK_IO1 (1ul << 15) +#define PIN_PA16H_GCLK_IO2 16L /**< \brief GCLK signal: IO2 on PA16 mux H */ +#define MUX_PA16H_GCLK_IO2 7L +#define PINMUX_PA16H_GCLK_IO2 ((PIN_PA16H_GCLK_IO2 << 16) | MUX_PA16H_GCLK_IO2) +#define PORT_PA16H_GCLK_IO2 (1ul << 16) +#define PIN_PA17H_GCLK_IO3 17L /**< \brief GCLK signal: IO3 on PA17 mux H */ +#define MUX_PA17H_GCLK_IO3 7L +#define PINMUX_PA17H_GCLK_IO3 ((PIN_PA17H_GCLK_IO3 << 16) | MUX_PA17H_GCLK_IO3) +#define PORT_PA17H_GCLK_IO3 (1ul << 17) +#define PIN_PA10H_GCLK_IO4 10L /**< \brief GCLK signal: IO4 on PA10 mux H */ +#define MUX_PA10H_GCLK_IO4 7L +#define PINMUX_PA10H_GCLK_IO4 ((PIN_PA10H_GCLK_IO4 << 16) | MUX_PA10H_GCLK_IO4) +#define PORT_PA10H_GCLK_IO4 (1ul << 10) +#define PIN_PA11H_GCLK_IO5 11L /**< \brief GCLK signal: IO5 on PA11 mux H */ +#define MUX_PA11H_GCLK_IO5 7L +#define PINMUX_PA11H_GCLK_IO5 ((PIN_PA11H_GCLK_IO5 << 16) | MUX_PA11H_GCLK_IO5) +#define PORT_PA11H_GCLK_IO5 (1ul << 11) +#define PIN_PA22H_GCLK_IO6 22L /**< \brief GCLK signal: IO6 on PA22 mux H */ +#define MUX_PA22H_GCLK_IO6 7L +#define PINMUX_PA22H_GCLK_IO6 ((PIN_PA22H_GCLK_IO6 << 16) | MUX_PA22H_GCLK_IO6) +#define PORT_PA22H_GCLK_IO6 (1ul << 22) +#define PIN_PA23H_GCLK_IO7 23L /**< \brief GCLK signal: IO7 on PA23 mux H */ +#define MUX_PA23H_GCLK_IO7 7L +#define PINMUX_PA23H_GCLK_IO7 ((PIN_PA23H_GCLK_IO7 << 16) | MUX_PA23H_GCLK_IO7) +#define PORT_PA23H_GCLK_IO7 (1ul << 23) +/* ========== PORT definition for EIC peripheral ========== */ +#define PIN_PA16A_EIC_EXTINT0 16L /**< \brief EIC signal: EXTINT0 on PA16 mux A */ +#define MUX_PA16A_EIC_EXTINT0 0L +#define PINMUX_PA16A_EIC_EXTINT0 ((PIN_PA16A_EIC_EXTINT0 << 16) | MUX_PA16A_EIC_EXTINT0) +#define PORT_PA16A_EIC_EXTINT0 (1ul << 16) +#define PIN_PA00A_EIC_EXTINT0 0L /**< \brief EIC signal: EXTINT0 on PA00 mux A */ +#define MUX_PA00A_EIC_EXTINT0 0L +#define PINMUX_PA00A_EIC_EXTINT0 ((PIN_PA00A_EIC_EXTINT0 << 16) | MUX_PA00A_EIC_EXTINT0) +#define PORT_PA00A_EIC_EXTINT0 (1ul << 0) +#define PIN_PA17A_EIC_EXTINT1 17L /**< \brief EIC signal: EXTINT1 on PA17 mux A */ +#define MUX_PA17A_EIC_EXTINT1 0L +#define PINMUX_PA17A_EIC_EXTINT1 ((PIN_PA17A_EIC_EXTINT1 << 16) | MUX_PA17A_EIC_EXTINT1) +#define PORT_PA17A_EIC_EXTINT1 (1ul << 17) +#define PIN_PA01A_EIC_EXTINT1 1L /**< \brief EIC signal: EXTINT1 on PA01 mux A */ +#define MUX_PA01A_EIC_EXTINT1 0L +#define PINMUX_PA01A_EIC_EXTINT1 ((PIN_PA01A_EIC_EXTINT1 << 16) | MUX_PA01A_EIC_EXTINT1) +#define PORT_PA01A_EIC_EXTINT1 (1ul << 1) +#define PIN_PA02A_EIC_EXTINT2 2L /**< \brief EIC signal: EXTINT2 on PA02 mux A */ +#define MUX_PA02A_EIC_EXTINT2 0L +#define PINMUX_PA02A_EIC_EXTINT2 ((PIN_PA02A_EIC_EXTINT2 << 16) | MUX_PA02A_EIC_EXTINT2) +#define PORT_PA02A_EIC_EXTINT2 (1ul << 2) +#define PIN_PA18A_EIC_EXTINT2 18L /**< \brief EIC signal: EXTINT2 on PA18 mux A */ +#define MUX_PA18A_EIC_EXTINT2 0L +#define PINMUX_PA18A_EIC_EXTINT2 ((PIN_PA18A_EIC_EXTINT2 << 16) | MUX_PA18A_EIC_EXTINT2) +#define PORT_PA18A_EIC_EXTINT2 (1ul << 18) +#define PIN_PA03A_EIC_EXTINT3 3L /**< \brief EIC signal: EXTINT3 on PA03 mux A */ +#define MUX_PA03A_EIC_EXTINT3 0L +#define PINMUX_PA03A_EIC_EXTINT3 ((PIN_PA03A_EIC_EXTINT3 << 16) | MUX_PA03A_EIC_EXTINT3) +#define PORT_PA03A_EIC_EXTINT3 (1ul << 3) +#define PIN_PA19A_EIC_EXTINT3 19L /**< \brief EIC signal: EXTINT3 on PA19 mux A */ +#define MUX_PA19A_EIC_EXTINT3 0L +#define PINMUX_PA19A_EIC_EXTINT3 ((PIN_PA19A_EIC_EXTINT3 << 16) | MUX_PA19A_EIC_EXTINT3) +#define PORT_PA19A_EIC_EXTINT3 (1ul << 19) +#define PIN_PA04A_EIC_EXTINT4 4L /**< \brief EIC signal: EXTINT4 on PA04 mux A */ +#define MUX_PA04A_EIC_EXTINT4 0L +#define PINMUX_PA04A_EIC_EXTINT4 ((PIN_PA04A_EIC_EXTINT4 << 16) | MUX_PA04A_EIC_EXTINT4) +#define PORT_PA04A_EIC_EXTINT4 (1ul << 4) +#define PIN_PA05A_EIC_EXTINT5 5L /**< \brief EIC signal: EXTINT5 on PA05 mux A */ +#define MUX_PA05A_EIC_EXTINT5 0L +#define PINMUX_PA05A_EIC_EXTINT5 ((PIN_PA05A_EIC_EXTINT5 << 16) | MUX_PA05A_EIC_EXTINT5) +#define PORT_PA05A_EIC_EXTINT5 (1ul << 5) +#define PIN_PA06A_EIC_EXTINT6 6L /**< \brief EIC signal: EXTINT6 on PA06 mux A */ +#define MUX_PA06A_EIC_EXTINT6 0L +#define PINMUX_PA06A_EIC_EXTINT6 ((PIN_PA06A_EIC_EXTINT6 << 16) | MUX_PA06A_EIC_EXTINT6) +#define PORT_PA06A_EIC_EXTINT6 (1ul << 6) +#define PIN_PA22A_EIC_EXTINT6 22L /**< \brief EIC signal: EXTINT6 on PA22 mux A */ +#define MUX_PA22A_EIC_EXTINT6 0L +#define PINMUX_PA22A_EIC_EXTINT6 ((PIN_PA22A_EIC_EXTINT6 << 16) | MUX_PA22A_EIC_EXTINT6) +#define PORT_PA22A_EIC_EXTINT6 (1ul << 22) +#define PIN_PA07A_EIC_EXTINT7 7L /**< \brief EIC signal: EXTINT7 on PA07 mux A */ +#define MUX_PA07A_EIC_EXTINT7 0L +#define PINMUX_PA07A_EIC_EXTINT7 ((PIN_PA07A_EIC_EXTINT7 << 16) | MUX_PA07A_EIC_EXTINT7) +#define PORT_PA07A_EIC_EXTINT7 (1ul << 7) +#define PIN_PA23A_EIC_EXTINT7 23L /**< \brief EIC signal: EXTINT7 on PA23 mux A */ +#define MUX_PA23A_EIC_EXTINT7 0L +#define PINMUX_PA23A_EIC_EXTINT7 ((PIN_PA23A_EIC_EXTINT7 << 16) | MUX_PA23A_EIC_EXTINT7) +#define PORT_PA23A_EIC_EXTINT7 (1ul << 23) +#define PIN_PA28A_EIC_EXTINT8 28L /**< \brief EIC signal: EXTINT8 on PA28 mux A */ +#define MUX_PA28A_EIC_EXTINT8 0L +#define PINMUX_PA28A_EIC_EXTINT8 ((PIN_PA28A_EIC_EXTINT8 << 16) | MUX_PA28A_EIC_EXTINT8) +#define PORT_PA28A_EIC_EXTINT8 (1ul << 28) +#define PIN_PA09A_EIC_EXTINT9 9L /**< \brief EIC signal: EXTINT9 on PA09 mux A */ +#define MUX_PA09A_EIC_EXTINT9 0L +#define PINMUX_PA09A_EIC_EXTINT9 ((PIN_PA09A_EIC_EXTINT9 << 16) | MUX_PA09A_EIC_EXTINT9) +#define PORT_PA09A_EIC_EXTINT9 (1ul << 9) +#define PIN_PA10A_EIC_EXTINT10 10L /**< \brief EIC signal: EXTINT10 on PA10 mux A */ +#define MUX_PA10A_EIC_EXTINT10 0L +#define PINMUX_PA10A_EIC_EXTINT10 ((PIN_PA10A_EIC_EXTINT10 << 16) | MUX_PA10A_EIC_EXTINT10) +#define PORT_PA10A_EIC_EXTINT10 (1ul << 10) +#define PIN_PA30A_EIC_EXTINT10 30L /**< \brief EIC signal: EXTINT10 on PA30 mux A */ +#define MUX_PA30A_EIC_EXTINT10 0L +#define PINMUX_PA30A_EIC_EXTINT10 ((PIN_PA30A_EIC_EXTINT10 << 16) | MUX_PA30A_EIC_EXTINT10) +#define PORT_PA30A_EIC_EXTINT10 (1ul << 30) +#define PIN_PA11A_EIC_EXTINT11 11L /**< \brief EIC signal: EXTINT11 on PA11 mux A */ +#define MUX_PA11A_EIC_EXTINT11 0L +#define PINMUX_PA11A_EIC_EXTINT11 ((PIN_PA11A_EIC_EXTINT11 << 16) | MUX_PA11A_EIC_EXTINT11) +#define PORT_PA11A_EIC_EXTINT11 (1ul << 11) +#define PIN_PA31A_EIC_EXTINT11 31L /**< \brief EIC signal: EXTINT11 on PA31 mux A */ +#define MUX_PA31A_EIC_EXTINT11 0L +#define PINMUX_PA31A_EIC_EXTINT11 ((PIN_PA31A_EIC_EXTINT11 << 16) | MUX_PA31A_EIC_EXTINT11) +#define PORT_PA31A_EIC_EXTINT11 (1ul << 31) +#define PIN_PA24A_EIC_EXTINT12 24L /**< \brief EIC signal: EXTINT12 on PA24 mux A */ +#define MUX_PA24A_EIC_EXTINT12 0L +#define PINMUX_PA24A_EIC_EXTINT12 ((PIN_PA24A_EIC_EXTINT12 << 16) | MUX_PA24A_EIC_EXTINT12) +#define PORT_PA24A_EIC_EXTINT12 (1ul << 24) +#define PIN_PA25A_EIC_EXTINT13 25L /**< \brief EIC signal: EXTINT13 on PA25 mux A */ +#define MUX_PA25A_EIC_EXTINT13 0L +#define PINMUX_PA25A_EIC_EXTINT13 ((PIN_PA25A_EIC_EXTINT13 << 16) | MUX_PA25A_EIC_EXTINT13) +#define PORT_PA25A_EIC_EXTINT13 (1ul << 25) +#define PIN_PA14A_EIC_EXTINT14 14L /**< \brief EIC signal: EXTINT14 on PA14 mux A */ +#define MUX_PA14A_EIC_EXTINT14 0L +#define PINMUX_PA14A_EIC_EXTINT14 ((PIN_PA14A_EIC_EXTINT14 << 16) | MUX_PA14A_EIC_EXTINT14) +#define PORT_PA14A_EIC_EXTINT14 (1ul << 14) +#define PIN_PA27A_EIC_EXTINT15 27L /**< \brief EIC signal: EXTINT15 on PA27 mux A */ +#define MUX_PA27A_EIC_EXTINT15 0L +#define PINMUX_PA27A_EIC_EXTINT15 ((PIN_PA27A_EIC_EXTINT15 << 16) | MUX_PA27A_EIC_EXTINT15) +#define PORT_PA27A_EIC_EXTINT15 (1ul << 27) +#define PIN_PA15A_EIC_EXTINT15 15L /**< \brief EIC signal: EXTINT15 on PA15 mux A */ +#define MUX_PA15A_EIC_EXTINT15 0L +#define PINMUX_PA15A_EIC_EXTINT15 ((PIN_PA15A_EIC_EXTINT15 << 16) | MUX_PA15A_EIC_EXTINT15) +#define PORT_PA15A_EIC_EXTINT15 (1ul << 15) +#define PIN_PA08A_EIC_NMI 8L /**< \brief EIC signal: NMI on PA08 mux A */ +#define MUX_PA08A_EIC_NMI 0L +#define PINMUX_PA08A_EIC_NMI ((PIN_PA08A_EIC_NMI << 16) | MUX_PA08A_EIC_NMI) +#define PORT_PA08A_EIC_NMI (1ul << 8) +/* ========== PORT definition for USB peripheral ========== */ +#define PIN_PA24G_USB_DM 24L /**< \brief USB signal: DM on PA24 mux G */ +#define MUX_PA24G_USB_DM 6L +#define PINMUX_PA24G_USB_DM ((PIN_PA24G_USB_DM << 16) | MUX_PA24G_USB_DM) +#define PORT_PA24G_USB_DM (1ul << 24) +#define PIN_PA25G_USB_DP 25L /**< \brief USB signal: DP on PA25 mux G */ +#define MUX_PA25G_USB_DP 6L +#define PINMUX_PA25G_USB_DP ((PIN_PA25G_USB_DP << 16) | MUX_PA25G_USB_DP) +#define PORT_PA25G_USB_DP (1ul << 25) +#define PIN_PA23G_USB_SOF_1KHZ 23L /**< \brief USB signal: SOF_1KHZ on PA23 mux G */ +#define MUX_PA23G_USB_SOF_1KHZ 6L +#define PINMUX_PA23G_USB_SOF_1KHZ ((PIN_PA23G_USB_SOF_1KHZ << 16) | MUX_PA23G_USB_SOF_1KHZ) +#define PORT_PA23G_USB_SOF_1KHZ (1ul << 23) +/* ========== PORT definition for SERCOM0 peripheral ========== */ +#define PIN_PA04D_SERCOM0_PAD0 4L /**< \brief SERCOM0 signal: PAD0 on PA04 mux D */ +#define MUX_PA04D_SERCOM0_PAD0 3L +#define PINMUX_PA04D_SERCOM0_PAD0 ((PIN_PA04D_SERCOM0_PAD0 << 16) | MUX_PA04D_SERCOM0_PAD0) +#define PORT_PA04D_SERCOM0_PAD0 (1ul << 4) +#define PIN_PA08C_SERCOM0_PAD0 8L /**< \brief SERCOM0 signal: PAD0 on PA08 mux C */ +#define MUX_PA08C_SERCOM0_PAD0 2L +#define PINMUX_PA08C_SERCOM0_PAD0 ((PIN_PA08C_SERCOM0_PAD0 << 16) | MUX_PA08C_SERCOM0_PAD0) +#define PORT_PA08C_SERCOM0_PAD0 (1ul << 8) +#define PIN_PA05D_SERCOM0_PAD1 5L /**< \brief SERCOM0 signal: PAD1 on PA05 mux D */ +#define MUX_PA05D_SERCOM0_PAD1 3L +#define PINMUX_PA05D_SERCOM0_PAD1 ((PIN_PA05D_SERCOM0_PAD1 << 16) | MUX_PA05D_SERCOM0_PAD1) +#define PORT_PA05D_SERCOM0_PAD1 (1ul << 5) +#define PIN_PA09C_SERCOM0_PAD1 9L /**< \brief SERCOM0 signal: PAD1 on PA09 mux C */ +#define MUX_PA09C_SERCOM0_PAD1 2L +#define PINMUX_PA09C_SERCOM0_PAD1 ((PIN_PA09C_SERCOM0_PAD1 << 16) | MUX_PA09C_SERCOM0_PAD1) +#define PORT_PA09C_SERCOM0_PAD1 (1ul << 9) +#define PIN_PA06D_SERCOM0_PAD2 6L /**< \brief SERCOM0 signal: PAD2 on PA06 mux D */ +#define MUX_PA06D_SERCOM0_PAD2 3L +#define PINMUX_PA06D_SERCOM0_PAD2 ((PIN_PA06D_SERCOM0_PAD2 << 16) | MUX_PA06D_SERCOM0_PAD2) +#define PORT_PA06D_SERCOM0_PAD2 (1ul << 6) +#define PIN_PA10C_SERCOM0_PAD2 10L /**< \brief SERCOM0 signal: PAD2 on PA10 mux C */ +#define MUX_PA10C_SERCOM0_PAD2 2L +#define PINMUX_PA10C_SERCOM0_PAD2 ((PIN_PA10C_SERCOM0_PAD2 << 16) | MUX_PA10C_SERCOM0_PAD2) +#define PORT_PA10C_SERCOM0_PAD2 (1ul << 10) +#define PIN_PA07D_SERCOM0_PAD3 7L /**< \brief SERCOM0 signal: PAD3 on PA07 mux D */ +#define MUX_PA07D_SERCOM0_PAD3 3L +#define PINMUX_PA07D_SERCOM0_PAD3 ((PIN_PA07D_SERCOM0_PAD3 << 16) | MUX_PA07D_SERCOM0_PAD3) +#define PORT_PA07D_SERCOM0_PAD3 (1ul << 7) +#define PIN_PA11C_SERCOM0_PAD3 11L /**< \brief SERCOM0 signal: PAD3 on PA11 mux C */ +#define MUX_PA11C_SERCOM0_PAD3 2L +#define PINMUX_PA11C_SERCOM0_PAD3 ((PIN_PA11C_SERCOM0_PAD3 << 16) | MUX_PA11C_SERCOM0_PAD3) +#define PORT_PA11C_SERCOM0_PAD3 (1ul << 11) +/* ========== PORT definition for SERCOM1 peripheral ========== */ +#define PIN_PA16C_SERCOM1_PAD0 16L /**< \brief SERCOM1 signal: PAD0 on PA16 mux C */ +#define MUX_PA16C_SERCOM1_PAD0 2L +#define PINMUX_PA16C_SERCOM1_PAD0 ((PIN_PA16C_SERCOM1_PAD0 << 16) | MUX_PA16C_SERCOM1_PAD0) +#define PORT_PA16C_SERCOM1_PAD0 (1ul << 16) +#define PIN_PA00D_SERCOM1_PAD0 0L /**< \brief SERCOM1 signal: PAD0 on PA00 mux D */ +#define MUX_PA00D_SERCOM1_PAD0 3L +#define PINMUX_PA00D_SERCOM1_PAD0 ((PIN_PA00D_SERCOM1_PAD0 << 16) | MUX_PA00D_SERCOM1_PAD0) +#define PORT_PA00D_SERCOM1_PAD0 (1ul << 0) +#define PIN_PA17C_SERCOM1_PAD1 17L /**< \brief SERCOM1 signal: PAD1 on PA17 mux C */ +#define MUX_PA17C_SERCOM1_PAD1 2L +#define PINMUX_PA17C_SERCOM1_PAD1 ((PIN_PA17C_SERCOM1_PAD1 << 16) | MUX_PA17C_SERCOM1_PAD1) +#define PORT_PA17C_SERCOM1_PAD1 (1ul << 17) +#define PIN_PA01D_SERCOM1_PAD1 1L /**< \brief SERCOM1 signal: PAD1 on PA01 mux D */ +#define MUX_PA01D_SERCOM1_PAD1 3L +#define PINMUX_PA01D_SERCOM1_PAD1 ((PIN_PA01D_SERCOM1_PAD1 << 16) | MUX_PA01D_SERCOM1_PAD1) +#define PORT_PA01D_SERCOM1_PAD1 (1ul << 1) +#define PIN_PA30D_SERCOM1_PAD2 30L /**< \brief SERCOM1 signal: PAD2 on PA30 mux D */ +#define MUX_PA30D_SERCOM1_PAD2 3L +#define PINMUX_PA30D_SERCOM1_PAD2 ((PIN_PA30D_SERCOM1_PAD2 << 16) | MUX_PA30D_SERCOM1_PAD2) +#define PORT_PA30D_SERCOM1_PAD2 (1ul << 30) +#define PIN_PA18C_SERCOM1_PAD2 18L /**< \brief SERCOM1 signal: PAD2 on PA18 mux C */ +#define MUX_PA18C_SERCOM1_PAD2 2L +#define PINMUX_PA18C_SERCOM1_PAD2 ((PIN_PA18C_SERCOM1_PAD2 << 16) | MUX_PA18C_SERCOM1_PAD2) +#define PORT_PA18C_SERCOM1_PAD2 (1ul << 18) +#define PIN_PA31D_SERCOM1_PAD3 31L /**< \brief SERCOM1 signal: PAD3 on PA31 mux D */ +#define MUX_PA31D_SERCOM1_PAD3 3L +#define PINMUX_PA31D_SERCOM1_PAD3 ((PIN_PA31D_SERCOM1_PAD3 << 16) | MUX_PA31D_SERCOM1_PAD3) +#define PORT_PA31D_SERCOM1_PAD3 (1ul << 31) +#define PIN_PA19C_SERCOM1_PAD3 19L /**< \brief SERCOM1 signal: PAD3 on PA19 mux C */ +#define MUX_PA19C_SERCOM1_PAD3 2L +#define PINMUX_PA19C_SERCOM1_PAD3 ((PIN_PA19C_SERCOM1_PAD3 << 16) | MUX_PA19C_SERCOM1_PAD3) +#define PORT_PA19C_SERCOM1_PAD3 (1ul << 19) +/* ========== PORT definition for SERCOM2 peripheral ========== */ +#define PIN_PA08D_SERCOM2_PAD0 8L /**< \brief SERCOM2 signal: PAD0 on PA08 mux D */ +#define MUX_PA08D_SERCOM2_PAD0 3L +#define PINMUX_PA08D_SERCOM2_PAD0 ((PIN_PA08D_SERCOM2_PAD0 << 16) | MUX_PA08D_SERCOM2_PAD0) +#define PORT_PA08D_SERCOM2_PAD0 (1ul << 8) +#define PIN_PA09D_SERCOM2_PAD1 9L /**< \brief SERCOM2 signal: PAD1 on PA09 mux D */ +#define MUX_PA09D_SERCOM2_PAD1 3L +#define PINMUX_PA09D_SERCOM2_PAD1 ((PIN_PA09D_SERCOM2_PAD1 << 16) | MUX_PA09D_SERCOM2_PAD1) +#define PORT_PA09D_SERCOM2_PAD1 (1ul << 9) +#define PIN_PA10D_SERCOM2_PAD2 10L /**< \brief SERCOM2 signal: PAD2 on PA10 mux D */ +#define MUX_PA10D_SERCOM2_PAD2 3L +#define PINMUX_PA10D_SERCOM2_PAD2 ((PIN_PA10D_SERCOM2_PAD2 << 16) | MUX_PA10D_SERCOM2_PAD2) +#define PORT_PA10D_SERCOM2_PAD2 (1ul << 10) +#define PIN_PA14C_SERCOM2_PAD2 14L /**< \brief SERCOM2 signal: PAD2 on PA14 mux C */ +#define MUX_PA14C_SERCOM2_PAD2 2L +#define PINMUX_PA14C_SERCOM2_PAD2 ((PIN_PA14C_SERCOM2_PAD2 << 16) | MUX_PA14C_SERCOM2_PAD2) +#define PORT_PA14C_SERCOM2_PAD2 (1ul << 14) +#define PIN_PA11D_SERCOM2_PAD3 11L /**< \brief SERCOM2 signal: PAD3 on PA11 mux D */ +#define MUX_PA11D_SERCOM2_PAD3 3L +#define PINMUX_PA11D_SERCOM2_PAD3 ((PIN_PA11D_SERCOM2_PAD3 << 16) | MUX_PA11D_SERCOM2_PAD3) +#define PORT_PA11D_SERCOM2_PAD3 (1ul << 11) +#define PIN_PA15C_SERCOM2_PAD3 15L /**< \brief SERCOM2 signal: PAD3 on PA15 mux C */ +#define MUX_PA15C_SERCOM2_PAD3 2L +#define PINMUX_PA15C_SERCOM2_PAD3 ((PIN_PA15C_SERCOM2_PAD3 << 16) | MUX_PA15C_SERCOM2_PAD3) +#define PORT_PA15C_SERCOM2_PAD3 (1ul << 15) +/* ========== PORT definition for SERCOM3 peripheral ========== */ +#define PIN_PA16D_SERCOM3_PAD0 16L /**< \brief SERCOM3 signal: PAD0 on PA16 mux D */ +#define MUX_PA16D_SERCOM3_PAD0 3L +#define PINMUX_PA16D_SERCOM3_PAD0 ((PIN_PA16D_SERCOM3_PAD0 << 16) | MUX_PA16D_SERCOM3_PAD0) +#define PORT_PA16D_SERCOM3_PAD0 (1ul << 16) +#define PIN_PA22C_SERCOM3_PAD0 22L /**< \brief SERCOM3 signal: PAD0 on PA22 mux C */ +#define MUX_PA22C_SERCOM3_PAD0 2L +#define PINMUX_PA22C_SERCOM3_PAD0 ((PIN_PA22C_SERCOM3_PAD0 << 16) | MUX_PA22C_SERCOM3_PAD0) +#define PORT_PA22C_SERCOM3_PAD0 (1ul << 22) +#define PIN_PA17D_SERCOM3_PAD1 17L /**< \brief SERCOM3 signal: PAD1 on PA17 mux D */ +#define MUX_PA17D_SERCOM3_PAD1 3L +#define PINMUX_PA17D_SERCOM3_PAD1 ((PIN_PA17D_SERCOM3_PAD1 << 16) | MUX_PA17D_SERCOM3_PAD1) +#define PORT_PA17D_SERCOM3_PAD1 (1ul << 17) +#define PIN_PA23C_SERCOM3_PAD1 23L /**< \brief SERCOM3 signal: PAD1 on PA23 mux C */ +#define MUX_PA23C_SERCOM3_PAD1 2L +#define PINMUX_PA23C_SERCOM3_PAD1 ((PIN_PA23C_SERCOM3_PAD1 << 16) | MUX_PA23C_SERCOM3_PAD1) +#define PORT_PA23C_SERCOM3_PAD1 (1ul << 23) +#define PIN_PA18D_SERCOM3_PAD2 18L /**< \brief SERCOM3 signal: PAD2 on PA18 mux D */ +#define MUX_PA18D_SERCOM3_PAD2 3L +#define PINMUX_PA18D_SERCOM3_PAD2 ((PIN_PA18D_SERCOM3_PAD2 << 16) | MUX_PA18D_SERCOM3_PAD2) +#define PORT_PA18D_SERCOM3_PAD2 (1ul << 18) +#define PIN_PA24C_SERCOM3_PAD2 24L /**< \brief SERCOM3 signal: PAD2 on PA24 mux C */ +#define MUX_PA24C_SERCOM3_PAD2 2L +#define PINMUX_PA24C_SERCOM3_PAD2 ((PIN_PA24C_SERCOM3_PAD2 << 16) | MUX_PA24C_SERCOM3_PAD2) +#define PORT_PA24C_SERCOM3_PAD2 (1ul << 24) +#define PIN_PA19D_SERCOM3_PAD3 19L /**< \brief SERCOM3 signal: PAD3 on PA19 mux D */ +#define MUX_PA19D_SERCOM3_PAD3 3L +#define PINMUX_PA19D_SERCOM3_PAD3 ((PIN_PA19D_SERCOM3_PAD3 << 16) | MUX_PA19D_SERCOM3_PAD3) +#define PORT_PA19D_SERCOM3_PAD3 (1ul << 19) +#define PIN_PA25C_SERCOM3_PAD3 25L /**< \brief SERCOM3 signal: PAD3 on PA25 mux C */ +#define MUX_PA25C_SERCOM3_PAD3 2L +#define PINMUX_PA25C_SERCOM3_PAD3 ((PIN_PA25C_SERCOM3_PAD3 << 16) | MUX_PA25C_SERCOM3_PAD3) +#define PORT_PA25C_SERCOM3_PAD3 (1ul << 25) +/* ========== PORT definition for TCC0 peripheral ========== */ +#define PIN_PA04E_TCC0_WO0 4L /**< \brief TCC0 signal: WO0 on PA04 mux E */ +#define MUX_PA04E_TCC0_WO0 4L +#define PINMUX_PA04E_TCC0_WO0 ((PIN_PA04E_TCC0_WO0 << 16) | MUX_PA04E_TCC0_WO0) +#define PORT_PA04E_TCC0_WO0 (1ul << 4) +#define PIN_PA08E_TCC0_WO0 8L /**< \brief TCC0 signal: WO0 on PA08 mux E */ +#define MUX_PA08E_TCC0_WO0 4L +#define PINMUX_PA08E_TCC0_WO0 ((PIN_PA08E_TCC0_WO0 << 16) | MUX_PA08E_TCC0_WO0) +#define PORT_PA08E_TCC0_WO0 (1ul << 8) +#define PIN_PA05E_TCC0_WO1 5L /**< \brief TCC0 signal: WO1 on PA05 mux E */ +#define MUX_PA05E_TCC0_WO1 4L +#define PINMUX_PA05E_TCC0_WO1 ((PIN_PA05E_TCC0_WO1 << 16) | MUX_PA05E_TCC0_WO1) +#define PORT_PA05E_TCC0_WO1 (1ul << 5) +#define PIN_PA09E_TCC0_WO1 9L /**< \brief TCC0 signal: WO1 on PA09 mux E */ +#define MUX_PA09E_TCC0_WO1 4L +#define PINMUX_PA09E_TCC0_WO1 ((PIN_PA09E_TCC0_WO1 << 16) | MUX_PA09E_TCC0_WO1) +#define PORT_PA09E_TCC0_WO1 (1ul << 9) +#define PIN_PA10F_TCC0_WO2 10L /**< \brief TCC0 signal: WO2 on PA10 mux F */ +#define MUX_PA10F_TCC0_WO2 5L +#define PINMUX_PA10F_TCC0_WO2 ((PIN_PA10F_TCC0_WO2 << 16) | MUX_PA10F_TCC0_WO2) +#define PORT_PA10F_TCC0_WO2 (1ul << 10) +#define PIN_PA18F_TCC0_WO2 18L /**< \brief TCC0 signal: WO2 on PA18 mux F */ +#define MUX_PA18F_TCC0_WO2 5L +#define PINMUX_PA18F_TCC0_WO2 ((PIN_PA18F_TCC0_WO2 << 16) | MUX_PA18F_TCC0_WO2) +#define PORT_PA18F_TCC0_WO2 (1ul << 18) +#define PIN_PA11F_TCC0_WO3 11L /**< \brief TCC0 signal: WO3 on PA11 mux F */ +#define MUX_PA11F_TCC0_WO3 5L +#define PINMUX_PA11F_TCC0_WO3 ((PIN_PA11F_TCC0_WO3 << 16) | MUX_PA11F_TCC0_WO3) +#define PORT_PA11F_TCC0_WO3 (1ul << 11) +#define PIN_PA19F_TCC0_WO3 19L /**< \brief TCC0 signal: WO3 on PA19 mux F */ +#define MUX_PA19F_TCC0_WO3 5L +#define PINMUX_PA19F_TCC0_WO3 ((PIN_PA19F_TCC0_WO3 << 16) | MUX_PA19F_TCC0_WO3) +#define PORT_PA19F_TCC0_WO3 (1ul << 19) +#define PIN_PA22F_TCC0_WO4 22L /**< \brief TCC0 signal: WO4 on PA22 mux F */ +#define MUX_PA22F_TCC0_WO4 5L +#define PINMUX_PA22F_TCC0_WO4 ((PIN_PA22F_TCC0_WO4 << 16) | MUX_PA22F_TCC0_WO4) +#define PORT_PA22F_TCC0_WO4 (1ul << 22) +#define PIN_PA14F_TCC0_WO4 14L /**< \brief TCC0 signal: WO4 on PA14 mux F */ +#define MUX_PA14F_TCC0_WO4 5L +#define PINMUX_PA14F_TCC0_WO4 ((PIN_PA14F_TCC0_WO4 << 16) | MUX_PA14F_TCC0_WO4) +#define PORT_PA14F_TCC0_WO4 (1ul << 14) +#define PIN_PA23F_TCC0_WO5 23L /**< \brief TCC0 signal: WO5 on PA23 mux F */ +#define MUX_PA23F_TCC0_WO5 5L +#define PINMUX_PA23F_TCC0_WO5 ((PIN_PA23F_TCC0_WO5 << 16) | MUX_PA23F_TCC0_WO5) +#define PORT_PA23F_TCC0_WO5 (1ul << 23) +#define PIN_PA15F_TCC0_WO5 15L /**< \brief TCC0 signal: WO5 on PA15 mux F */ +#define MUX_PA15F_TCC0_WO5 5L +#define PINMUX_PA15F_TCC0_WO5 ((PIN_PA15F_TCC0_WO5 << 16) | MUX_PA15F_TCC0_WO5) +#define PORT_PA15F_TCC0_WO5 (1ul << 15) +#define PIN_PA16F_TCC0_WO6 16L /**< \brief TCC0 signal: WO6 on PA16 mux F */ +#define MUX_PA16F_TCC0_WO6 5L +#define PINMUX_PA16F_TCC0_WO6 ((PIN_PA16F_TCC0_WO6 << 16) | MUX_PA16F_TCC0_WO6) +#define PORT_PA16F_TCC0_WO6 (1ul << 16) +#define PIN_PA17F_TCC0_WO7 17L /**< \brief TCC0 signal: WO7 on PA17 mux F */ +#define MUX_PA17F_TCC0_WO7 5L +#define PINMUX_PA17F_TCC0_WO7 ((PIN_PA17F_TCC0_WO7 << 16) | MUX_PA17F_TCC0_WO7) +#define PORT_PA17F_TCC0_WO7 (1ul << 17) +/* ========== PORT definition for TCC1 peripheral ========== */ +#define PIN_PA06E_TCC1_WO0 6L /**< \brief TCC1 signal: WO0 on PA06 mux E */ +#define MUX_PA06E_TCC1_WO0 4L +#define PINMUX_PA06E_TCC1_WO0 ((PIN_PA06E_TCC1_WO0 << 16) | MUX_PA06E_TCC1_WO0) +#define PORT_PA06E_TCC1_WO0 (1ul << 6) +#define PIN_PA10E_TCC1_WO0 10L /**< \brief TCC1 signal: WO0 on PA10 mux E */ +#define MUX_PA10E_TCC1_WO0 4L +#define PINMUX_PA10E_TCC1_WO0 ((PIN_PA10E_TCC1_WO0 << 16) | MUX_PA10E_TCC1_WO0) +#define PORT_PA10E_TCC1_WO0 (1ul << 10) +#define PIN_PA30E_TCC1_WO0 30L /**< \brief TCC1 signal: WO0 on PA30 mux E */ +#define MUX_PA30E_TCC1_WO0 4L +#define PINMUX_PA30E_TCC1_WO0 ((PIN_PA30E_TCC1_WO0 << 16) | MUX_PA30E_TCC1_WO0) +#define PORT_PA30E_TCC1_WO0 (1ul << 30) +#define PIN_PA07E_TCC1_WO1 7L /**< \brief TCC1 signal: WO1 on PA07 mux E */ +#define MUX_PA07E_TCC1_WO1 4L +#define PINMUX_PA07E_TCC1_WO1 ((PIN_PA07E_TCC1_WO1 << 16) | MUX_PA07E_TCC1_WO1) +#define PORT_PA07E_TCC1_WO1 (1ul << 7) +#define PIN_PA11E_TCC1_WO1 11L /**< \brief TCC1 signal: WO1 on PA11 mux E */ +#define MUX_PA11E_TCC1_WO1 4L +#define PINMUX_PA11E_TCC1_WO1 ((PIN_PA11E_TCC1_WO1 << 16) | MUX_PA11E_TCC1_WO1) +#define PORT_PA11E_TCC1_WO1 (1ul << 11) +#define PIN_PA31E_TCC1_WO1 31L /**< \brief TCC1 signal: WO1 on PA31 mux E */ +#define MUX_PA31E_TCC1_WO1 4L +#define PINMUX_PA31E_TCC1_WO1 ((PIN_PA31E_TCC1_WO1 << 16) | MUX_PA31E_TCC1_WO1) +#define PORT_PA31E_TCC1_WO1 (1ul << 31) +#define PIN_PA08F_TCC1_WO2 8L /**< \brief TCC1 signal: WO2 on PA08 mux F */ +#define MUX_PA08F_TCC1_WO2 5L +#define PINMUX_PA08F_TCC1_WO2 ((PIN_PA08F_TCC1_WO2 << 16) | MUX_PA08F_TCC1_WO2) +#define PORT_PA08F_TCC1_WO2 (1ul << 8) +#define PIN_PA24F_TCC1_WO2 24L /**< \brief TCC1 signal: WO2 on PA24 mux F */ +#define MUX_PA24F_TCC1_WO2 5L +#define PINMUX_PA24F_TCC1_WO2 ((PIN_PA24F_TCC1_WO2 << 16) | MUX_PA24F_TCC1_WO2) +#define PORT_PA24F_TCC1_WO2 (1ul << 24) +#define PIN_PA09F_TCC1_WO3 9L /**< \brief TCC1 signal: WO3 on PA09 mux F */ +#define MUX_PA09F_TCC1_WO3 5L +#define PINMUX_PA09F_TCC1_WO3 ((PIN_PA09F_TCC1_WO3 << 16) | MUX_PA09F_TCC1_WO3) +#define PORT_PA09F_TCC1_WO3 (1ul << 9) +#define PIN_PA25F_TCC1_WO3 25L /**< \brief TCC1 signal: WO3 on PA25 mux F */ +#define MUX_PA25F_TCC1_WO3 5L +#define PINMUX_PA25F_TCC1_WO3 ((PIN_PA25F_TCC1_WO3 << 16) | MUX_PA25F_TCC1_WO3) +#define PORT_PA25F_TCC1_WO3 (1ul << 25) +/* ========== PORT definition for TCC2 peripheral ========== */ +#define PIN_PA16E_TCC2_WO0 16L /**< \brief TCC2 signal: WO0 on PA16 mux E */ +#define MUX_PA16E_TCC2_WO0 4L +#define PINMUX_PA16E_TCC2_WO0 ((PIN_PA16E_TCC2_WO0 << 16) | MUX_PA16E_TCC2_WO0) +#define PORT_PA16E_TCC2_WO0 (1ul << 16) +#define PIN_PA00E_TCC2_WO0 0L /**< \brief TCC2 signal: WO0 on PA00 mux E */ +#define MUX_PA00E_TCC2_WO0 4L +#define PINMUX_PA00E_TCC2_WO0 ((PIN_PA00E_TCC2_WO0 << 16) | MUX_PA00E_TCC2_WO0) +#define PORT_PA00E_TCC2_WO0 (1ul << 0) +#define PIN_PA17E_TCC2_WO1 17L /**< \brief TCC2 signal: WO1 on PA17 mux E */ +#define MUX_PA17E_TCC2_WO1 4L +#define PINMUX_PA17E_TCC2_WO1 ((PIN_PA17E_TCC2_WO1 << 16) | MUX_PA17E_TCC2_WO1) +#define PORT_PA17E_TCC2_WO1 (1ul << 17) +#define PIN_PA01E_TCC2_WO1 1L /**< \brief TCC2 signal: WO1 on PA01 mux E */ +#define MUX_PA01E_TCC2_WO1 4L +#define PINMUX_PA01E_TCC2_WO1 ((PIN_PA01E_TCC2_WO1 << 16) | MUX_PA01E_TCC2_WO1) +#define PORT_PA01E_TCC2_WO1 (1ul << 1) +/* ========== PORT definition for TC3 peripheral ========== */ +#define PIN_PA18E_TC3_WO0 18L /**< \brief TC3 signal: WO0 on PA18 mux E */ +#define MUX_PA18E_TC3_WO0 4L +#define PINMUX_PA18E_TC3_WO0 ((PIN_PA18E_TC3_WO0 << 16) | MUX_PA18E_TC3_WO0) +#define PORT_PA18E_TC3_WO0 (1ul << 18) +#define PIN_PA14E_TC3_WO0 14L /**< \brief TC3 signal: WO0 on PA14 mux E */ +#define MUX_PA14E_TC3_WO0 4L +#define PINMUX_PA14E_TC3_WO0 ((PIN_PA14E_TC3_WO0 << 16) | MUX_PA14E_TC3_WO0) +#define PORT_PA14E_TC3_WO0 (1ul << 14) +#define PIN_PA19E_TC3_WO1 19L /**< \brief TC3 signal: WO1 on PA19 mux E */ +#define MUX_PA19E_TC3_WO1 4L +#define PINMUX_PA19E_TC3_WO1 ((PIN_PA19E_TC3_WO1 << 16) | MUX_PA19E_TC3_WO1) +#define PORT_PA19E_TC3_WO1 (1ul << 19) +#define PIN_PA15E_TC3_WO1 15L /**< \brief TC3 signal: WO1 on PA15 mux E */ +#define MUX_PA15E_TC3_WO1 4L +#define PINMUX_PA15E_TC3_WO1 ((PIN_PA15E_TC3_WO1 << 16) | MUX_PA15E_TC3_WO1) +#define PORT_PA15E_TC3_WO1 (1ul << 15) +/* ========== PORT definition for TC4 peripheral ========== */ +#define PIN_PA22E_TC4_WO0 22L /**< \brief TC4 signal: WO0 on PA22 mux E */ +#define MUX_PA22E_TC4_WO0 4L +#define PINMUX_PA22E_TC4_WO0 ((PIN_PA22E_TC4_WO0 << 16) | MUX_PA22E_TC4_WO0) +#define PORT_PA22E_TC4_WO0 (1ul << 22) +#define PIN_PA23E_TC4_WO1 23L /**< \brief TC4 signal: WO1 on PA23 mux E */ +#define MUX_PA23E_TC4_WO1 4L +#define PINMUX_PA23E_TC4_WO1 ((PIN_PA23E_TC4_WO1 << 16) | MUX_PA23E_TC4_WO1) +#define PORT_PA23E_TC4_WO1 (1ul << 23) +/* ========== PORT definition for TC5 peripheral ========== */ +#define PIN_PA24E_TC5_WO0 24L /**< \brief TC5 signal: WO0 on PA24 mux E */ +#define MUX_PA24E_TC5_WO0 4L +#define PINMUX_PA24E_TC5_WO0 ((PIN_PA24E_TC5_WO0 << 16) | MUX_PA24E_TC5_WO0) +#define PORT_PA24E_TC5_WO0 (1ul << 24) +#define PIN_PA25E_TC5_WO1 25L /**< \brief TC5 signal: WO1 on PA25 mux E */ +#define MUX_PA25E_TC5_WO1 4L +#define PINMUX_PA25E_TC5_WO1 ((PIN_PA25E_TC5_WO1 << 16) | MUX_PA25E_TC5_WO1) +#define PORT_PA25E_TC5_WO1 (1ul << 25) +/* ========== PORT definition for ADC peripheral ========== */ +#define PIN_PA02B_ADC_AIN0 2L /**< \brief ADC signal: AIN0 on PA02 mux B */ +#define MUX_PA02B_ADC_AIN0 1L +#define PINMUX_PA02B_ADC_AIN0 ((PIN_PA02B_ADC_AIN0 << 16) | MUX_PA02B_ADC_AIN0) +#define PORT_PA02B_ADC_AIN0 (1ul << 2) +#define PIN_PA03B_ADC_AIN1 3L /**< \brief ADC signal: AIN1 on PA03 mux B */ +#define MUX_PA03B_ADC_AIN1 1L +#define PINMUX_PA03B_ADC_AIN1 ((PIN_PA03B_ADC_AIN1 << 16) | MUX_PA03B_ADC_AIN1) +#define PORT_PA03B_ADC_AIN1 (1ul << 3) +#define PIN_PA04B_ADC_AIN4 4L /**< \brief ADC signal: AIN4 on PA04 mux B */ +#define MUX_PA04B_ADC_AIN4 1L +#define PINMUX_PA04B_ADC_AIN4 ((PIN_PA04B_ADC_AIN4 << 16) | MUX_PA04B_ADC_AIN4) +#define PORT_PA04B_ADC_AIN4 (1ul << 4) +#define PIN_PA05B_ADC_AIN5 5L /**< \brief ADC signal: AIN5 on PA05 mux B */ +#define MUX_PA05B_ADC_AIN5 1L +#define PINMUX_PA05B_ADC_AIN5 ((PIN_PA05B_ADC_AIN5 << 16) | MUX_PA05B_ADC_AIN5) +#define PORT_PA05B_ADC_AIN5 (1ul << 5) +#define PIN_PA06B_ADC_AIN6 6L /**< \brief ADC signal: AIN6 on PA06 mux B */ +#define MUX_PA06B_ADC_AIN6 1L +#define PINMUX_PA06B_ADC_AIN6 ((PIN_PA06B_ADC_AIN6 << 16) | MUX_PA06B_ADC_AIN6) +#define PORT_PA06B_ADC_AIN6 (1ul << 6) +#define PIN_PA07B_ADC_AIN7 7L /**< \brief ADC signal: AIN7 on PA07 mux B */ +#define MUX_PA07B_ADC_AIN7 1L +#define PINMUX_PA07B_ADC_AIN7 ((PIN_PA07B_ADC_AIN7 << 16) | MUX_PA07B_ADC_AIN7) +#define PORT_PA07B_ADC_AIN7 (1ul << 7) +#define PIN_PA08B_ADC_AIN16 8L /**< \brief ADC signal: AIN16 on PA08 mux B */ +#define MUX_PA08B_ADC_AIN16 1L +#define PINMUX_PA08B_ADC_AIN16 ((PIN_PA08B_ADC_AIN16 << 16) | MUX_PA08B_ADC_AIN16) +#define PORT_PA08B_ADC_AIN16 (1ul << 8) +#define PIN_PA09B_ADC_AIN17 9L /**< \brief ADC signal: AIN17 on PA09 mux B */ +#define MUX_PA09B_ADC_AIN17 1L +#define PINMUX_PA09B_ADC_AIN17 ((PIN_PA09B_ADC_AIN17 << 16) | MUX_PA09B_ADC_AIN17) +#define PORT_PA09B_ADC_AIN17 (1ul << 9) +#define PIN_PA10B_ADC_AIN18 10L /**< \brief ADC signal: AIN18 on PA10 mux B */ +#define MUX_PA10B_ADC_AIN18 1L +#define PINMUX_PA10B_ADC_AIN18 ((PIN_PA10B_ADC_AIN18 << 16) | MUX_PA10B_ADC_AIN18) +#define PORT_PA10B_ADC_AIN18 (1ul << 10) +#define PIN_PA11B_ADC_AIN19 11L /**< \brief ADC signal: AIN19 on PA11 mux B */ +#define MUX_PA11B_ADC_AIN19 1L +#define PINMUX_PA11B_ADC_AIN19 ((PIN_PA11B_ADC_AIN19 << 16) | MUX_PA11B_ADC_AIN19) +#define PORT_PA11B_ADC_AIN19 (1ul << 11) +#define PIN_PA04B_ADC_VREFP 4L /**< \brief ADC signal: VREFP on PA04 mux B */ +#define MUX_PA04B_ADC_VREFP 1L +#define PINMUX_PA04B_ADC_VREFP ((PIN_PA04B_ADC_VREFP << 16) | MUX_PA04B_ADC_VREFP) +#define PORT_PA04B_ADC_VREFP (1ul << 4) +/* ========== PORT definition for AC peripheral ========== */ +#define PIN_PA04B_AC_AIN0 4L /**< \brief AC signal: AIN0 on PA04 mux B */ +#define MUX_PA04B_AC_AIN0 1L +#define PINMUX_PA04B_AC_AIN0 ((PIN_PA04B_AC_AIN0 << 16) | MUX_PA04B_AC_AIN0) +#define PORT_PA04B_AC_AIN0 (1ul << 4) +#define PIN_PA05B_AC_AIN1 5L /**< \brief AC signal: AIN1 on PA05 mux B */ +#define MUX_PA05B_AC_AIN1 1L +#define PINMUX_PA05B_AC_AIN1 ((PIN_PA05B_AC_AIN1 << 16) | MUX_PA05B_AC_AIN1) +#define PORT_PA05B_AC_AIN1 (1ul << 5) +#define PIN_PA06B_AC_AIN2 6L /**< \brief AC signal: AIN2 on PA06 mux B */ +#define MUX_PA06B_AC_AIN2 1L +#define PINMUX_PA06B_AC_AIN2 ((PIN_PA06B_AC_AIN2 << 16) | MUX_PA06B_AC_AIN2) +#define PORT_PA06B_AC_AIN2 (1ul << 6) +#define PIN_PA07B_AC_AIN3 7L /**< \brief AC signal: AIN3 on PA07 mux B */ +#define MUX_PA07B_AC_AIN3 1L +#define PINMUX_PA07B_AC_AIN3 ((PIN_PA07B_AC_AIN3 << 16) | MUX_PA07B_AC_AIN3) +#define PORT_PA07B_AC_AIN3 (1ul << 7) +#define PIN_PA18H_AC_CMP0 18L /**< \brief AC signal: CMP0 on PA18 mux H */ +#define MUX_PA18H_AC_CMP0 7L +#define PINMUX_PA18H_AC_CMP0 ((PIN_PA18H_AC_CMP0 << 16) | MUX_PA18H_AC_CMP0) +#define PORT_PA18H_AC_CMP0 (1ul << 18) +#define PIN_PA19H_AC_CMP1 19L /**< \brief AC signal: CMP1 on PA19 mux H */ +#define MUX_PA19H_AC_CMP1 7L +#define PINMUX_PA19H_AC_CMP1 ((PIN_PA19H_AC_CMP1 << 16) | MUX_PA19H_AC_CMP1) +#define PORT_PA19H_AC_CMP1 (1ul << 19) +/* ========== PORT definition for DAC peripheral ========== */ +#define PIN_PA02B_DAC_VOUT 2L /**< \brief DAC signal: VOUT on PA02 mux B */ +#define MUX_PA02B_DAC_VOUT 1L +#define PINMUX_PA02B_DAC_VOUT ((PIN_PA02B_DAC_VOUT << 16) | MUX_PA02B_DAC_VOUT) +#define PORT_PA02B_DAC_VOUT (1ul << 2) +#define PIN_PA03B_DAC_VREFP 3L /**< \brief DAC signal: VREFP on PA03 mux B */ +#define MUX_PA03B_DAC_VREFP 1L +#define PINMUX_PA03B_DAC_VREFP ((PIN_PA03B_DAC_VREFP << 16) | MUX_PA03B_DAC_VREFP) +#define PORT_PA03B_DAC_VREFP (1ul << 3) +/* ========== PORT definition for I2S peripheral ========== */ +#define PIN_PA11G_I2S_FS0 11L /**< \brief I2S signal: FS0 on PA11 mux G */ +#define MUX_PA11G_I2S_FS0 6L +#define PINMUX_PA11G_I2S_FS0 ((PIN_PA11G_I2S_FS0 << 16) | MUX_PA11G_I2S_FS0) +#define PORT_PA11G_I2S_FS0 (1ul << 11) +#define PIN_PA09G_I2S_MCK0 9L /**< \brief I2S signal: MCK0 on PA09 mux G */ +#define MUX_PA09G_I2S_MCK0 6L +#define PINMUX_PA09G_I2S_MCK0 ((PIN_PA09G_I2S_MCK0 << 16) | MUX_PA09G_I2S_MCK0) +#define PORT_PA09G_I2S_MCK0 (1ul << 9) +#define PIN_PA10G_I2S_SCK0 10L /**< \brief I2S signal: SCK0 on PA10 mux G */ +#define MUX_PA10G_I2S_SCK0 6L +#define PINMUX_PA10G_I2S_SCK0 ((PIN_PA10G_I2S_SCK0 << 16) | MUX_PA10G_I2S_SCK0) +#define PORT_PA10G_I2S_SCK0 (1ul << 10) +#define PIN_PA07G_I2S_SD0 7L /**< \brief I2S signal: SD0 on PA07 mux G */ +#define MUX_PA07G_I2S_SD0 6L +#define PINMUX_PA07G_I2S_SD0 ((PIN_PA07G_I2S_SD0 << 16) | MUX_PA07G_I2S_SD0) +#define PORT_PA07G_I2S_SD0 (1ul << 7) +#define PIN_PA19G_I2S_SD0 19L /**< \brief I2S signal: SD0 on PA19 mux G */ +#define MUX_PA19G_I2S_SD0 6L +#define PINMUX_PA19G_I2S_SD0 ((PIN_PA19G_I2S_SD0 << 16) | MUX_PA19G_I2S_SD0) +#define PORT_PA19G_I2S_SD0 (1ul << 19) +#define PIN_PA08G_I2S_SD1 8L /**< \brief I2S signal: SD1 on PA08 mux G */ +#define MUX_PA08G_I2S_SD1 6L +#define PINMUX_PA08G_I2S_SD1 ((PIN_PA08G_I2S_SD1 << 16) | MUX_PA08G_I2S_SD1) +#define PORT_PA08G_I2S_SD1 (1ul << 8) + +#endif /* _SAMD21E15BU_PIO_ */ diff --git a/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/utils/cmsis/samd21/include/pio/samd21e15l.h b/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/utils/cmsis/samd21/include/pio/samd21e15l.h new file mode 100644 index 0000000..4754473 --- /dev/null +++ b/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/utils/cmsis/samd21/include/pio/samd21e15l.h @@ -0,0 +1,610 @@ +/** + * \file + * + * \brief Peripheral I/O description for SAMD21E15L + * + * Copyright (c) 2014-2018 Microchip Technology Inc. and its subsidiaries. + * + * \asf_license_start + * + * \page License + * + * Subject to your compliance with these terms, you may use Microchip + * software and any derivatives exclusively with Microchip products. + * It is your responsibility to comply with third party license terms applicable + * to your use of third party software (including open source software) that + * may accompany Microchip software. + * + * THIS SOFTWARE IS SUPPLIED BY MICROCHIP "AS IS". NO WARRANTIES, + * WHETHER EXPRESS, IMPLIED OR STATUTORY, APPLY TO THIS SOFTWARE, + * INCLUDING ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, + * AND FITNESS FOR A PARTICULAR PURPOSE. IN NO EVENT WILL MICROCHIP BE + * LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL OR CONSEQUENTIAL + * LOSS, DAMAGE, COST OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE + * SOFTWARE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE + * POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT + * ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY + * RELATED TO THIS SOFTWARE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, + * THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THIS SOFTWARE. + * + * \asf_license_stop + * + */ + +#ifndef _SAMD21E15L_PIO_ +#define _SAMD21E15L_PIO_ + +#define PIN_PA02 2 /**< \brief Pin Number for PA02 */ +#define PORT_PA02 (1ul << 2) /**< \brief PORT Mask for PA02 */ +#define PIN_PA03 3 /**< \brief Pin Number for PA03 */ +#define PORT_PA03 (1ul << 3) /**< \brief PORT Mask for PA03 */ +#define PIN_PA04 4 /**< \brief Pin Number for PA04 */ +#define PORT_PA04 (1ul << 4) /**< \brief PORT Mask for PA04 */ +#define PIN_PA05 5 /**< \brief Pin Number for PA05 */ +#define PORT_PA05 (1ul << 5) /**< \brief PORT Mask for PA05 */ +#define PIN_PA06 6 /**< \brief Pin Number for PA06 */ +#define PORT_PA06 (1ul << 6) /**< \brief PORT Mask for PA06 */ +#define PIN_PA07 7 /**< \brief Pin Number for PA07 */ +#define PORT_PA07 (1ul << 7) /**< \brief PORT Mask for PA07 */ +#define PIN_PA08 8 /**< \brief Pin Number for PA08 */ +#define PORT_PA08 (1ul << 8) /**< \brief PORT Mask for PA08 */ +#define PIN_PA09 9 /**< \brief Pin Number for PA09 */ +#define PORT_PA09 (1ul << 9) /**< \brief PORT Mask for PA09 */ +#define PIN_PA10 10 /**< \brief Pin Number for PA10 */ +#define PORT_PA10 (1ul << 10) /**< \brief PORT Mask for PA10 */ +#define PIN_PA11 11 /**< \brief Pin Number for PA11 */ +#define PORT_PA11 (1ul << 11) /**< \brief PORT Mask for PA11 */ +#define PIN_PA14 14 /**< \brief Pin Number for PA14 */ +#define PORT_PA14 (1ul << 14) /**< \brief PORT Mask for PA14 */ +#define PIN_PA15 15 /**< \brief Pin Number for PA15 */ +#define PORT_PA15 (1ul << 15) /**< \brief PORT Mask for PA15 */ +#define PIN_PA16 16 /**< \brief Pin Number for PA16 */ +#define PORT_PA16 (1ul << 16) /**< \brief PORT Mask for PA16 */ +#define PIN_PA17 17 /**< \brief Pin Number for PA17 */ +#define PORT_PA17 (1ul << 17) /**< \brief PORT Mask for PA17 */ +#define PIN_PA18 18 /**< \brief Pin Number for PA18 */ +#define PORT_PA18 (1ul << 18) /**< \brief PORT Mask for PA18 */ +#define PIN_PA19 19 /**< \brief Pin Number for PA19 */ +#define PORT_PA19 (1ul << 19) /**< \brief PORT Mask for PA19 */ +#define PIN_PA22 22 /**< \brief Pin Number for PA22 */ +#define PORT_PA22 (1ul << 22) /**< \brief PORT Mask for PA22 */ +#define PIN_PA23 23 /**< \brief Pin Number for PA23 */ +#define PORT_PA23 (1ul << 23) /**< \brief PORT Mask for PA23 */ +#define PIN_PA24 24 /**< \brief Pin Number for PA24 */ +#define PORT_PA24 (1ul << 24) /**< \brief PORT Mask for PA24 */ +#define PIN_PA25 25 /**< \brief Pin Number for PA25 */ +#define PORT_PA25 (1ul << 25) /**< \brief PORT Mask for PA25 */ +#define PIN_PA30 30 /**< \brief Pin Number for PA30 */ +#define PORT_PA30 (1ul << 30) /**< \brief PORT Mask for PA30 */ +#define PIN_PA31 31 /**< \brief Pin Number for PA31 */ +#define PORT_PA31 (1ul << 31) /**< \brief PORT Mask for PA31 */ +#define PIN_PB02 34 /**< \brief Pin Number for PB02 */ +#define PORT_PB02 (1ul << 2) /**< \brief PORT Mask for PB02 */ +#define PIN_PB03 35 /**< \brief Pin Number for PB03 */ +#define PORT_PB03 (1ul << 3) /**< \brief PORT Mask for PB03 */ +#define PIN_PB04 36 /**< \brief Pin Number for PB04 */ +#define PORT_PB04 (1ul << 4) /**< \brief PORT Mask for PB04 */ +#define PIN_PB05 37 /**< \brief Pin Number for PB05 */ +#define PORT_PB05 (1ul << 5) /**< \brief PORT Mask for PB05 */ +/* ========== PORT definition for GCLK peripheral ========== */ +#define PIN_PA14H_GCLK_IO0 14L /**< \brief GCLK signal: IO0 on PA14 mux H */ +#define MUX_PA14H_GCLK_IO0 7L +#define PINMUX_PA14H_GCLK_IO0 ((PIN_PA14H_GCLK_IO0 << 16) | MUX_PA14H_GCLK_IO0) +#define PORT_PA14H_GCLK_IO0 (1ul << 14) +#define PIN_PA30H_GCLK_IO0 30L /**< \brief GCLK signal: IO0 on PA30 mux H */ +#define MUX_PA30H_GCLK_IO0 7L +#define PINMUX_PA30H_GCLK_IO0 ((PIN_PA30H_GCLK_IO0 << 16) | MUX_PA30H_GCLK_IO0) +#define PORT_PA30H_GCLK_IO0 (1ul << 30) +#define PIN_PA15H_GCLK_IO1 15L /**< \brief GCLK signal: IO1 on PA15 mux H */ +#define MUX_PA15H_GCLK_IO1 7L +#define PINMUX_PA15H_GCLK_IO1 ((PIN_PA15H_GCLK_IO1 << 16) | MUX_PA15H_GCLK_IO1) +#define PORT_PA15H_GCLK_IO1 (1ul << 15) +#define PIN_PA16H_GCLK_IO2 16L /**< \brief GCLK signal: IO2 on PA16 mux H */ +#define MUX_PA16H_GCLK_IO2 7L +#define PINMUX_PA16H_GCLK_IO2 ((PIN_PA16H_GCLK_IO2 << 16) | MUX_PA16H_GCLK_IO2) +#define PORT_PA16H_GCLK_IO2 (1ul << 16) +#define PIN_PA17H_GCLK_IO3 17L /**< \brief GCLK signal: IO3 on PA17 mux H */ +#define MUX_PA17H_GCLK_IO3 7L +#define PINMUX_PA17H_GCLK_IO3 ((PIN_PA17H_GCLK_IO3 << 16) | MUX_PA17H_GCLK_IO3) +#define PORT_PA17H_GCLK_IO3 (1ul << 17) +#define PIN_PA10H_GCLK_IO4 10L /**< \brief GCLK signal: IO4 on PA10 mux H */ +#define MUX_PA10H_GCLK_IO4 7L +#define PINMUX_PA10H_GCLK_IO4 ((PIN_PA10H_GCLK_IO4 << 16) | MUX_PA10H_GCLK_IO4) +#define PORT_PA10H_GCLK_IO4 (1ul << 10) +#define PIN_PA11H_GCLK_IO5 11L /**< \brief GCLK signal: IO5 on PA11 mux H */ +#define MUX_PA11H_GCLK_IO5 7L +#define PINMUX_PA11H_GCLK_IO5 ((PIN_PA11H_GCLK_IO5 << 16) | MUX_PA11H_GCLK_IO5) +#define PORT_PA11H_GCLK_IO5 (1ul << 11) +#define PIN_PA22H_GCLK_IO6 22L /**< \brief GCLK signal: IO6 on PA22 mux H */ +#define MUX_PA22H_GCLK_IO6 7L +#define PINMUX_PA22H_GCLK_IO6 ((PIN_PA22H_GCLK_IO6 << 16) | MUX_PA22H_GCLK_IO6) +#define PORT_PA22H_GCLK_IO6 (1ul << 22) +#define PIN_PA23H_GCLK_IO7 23L /**< \brief GCLK signal: IO7 on PA23 mux H */ +#define MUX_PA23H_GCLK_IO7 7L +#define PINMUX_PA23H_GCLK_IO7 ((PIN_PA23H_GCLK_IO7 << 16) | MUX_PA23H_GCLK_IO7) +#define PORT_PA23H_GCLK_IO7 (1ul << 23) +/* ========== PORT definition for EIC peripheral ========== */ +#define PIN_PA16A_EIC_EXTINT0 16L /**< \brief EIC signal: EXTINT0 on PA16 mux A */ +#define MUX_PA16A_EIC_EXTINT0 0L +#define PINMUX_PA16A_EIC_EXTINT0 ((PIN_PA16A_EIC_EXTINT0 << 16) | MUX_PA16A_EIC_EXTINT0) +#define PORT_PA16A_EIC_EXTINT0 (1ul << 16) +#define PIN_PA17A_EIC_EXTINT1 17L /**< \brief EIC signal: EXTINT1 on PA17 mux A */ +#define MUX_PA17A_EIC_EXTINT1 0L +#define PINMUX_PA17A_EIC_EXTINT1 ((PIN_PA17A_EIC_EXTINT1 << 16) | MUX_PA17A_EIC_EXTINT1) +#define PORT_PA17A_EIC_EXTINT1 (1ul << 17) +#define PIN_PA02A_EIC_EXTINT2 2L /**< \brief EIC signal: EXTINT2 on PA02 mux A */ +#define MUX_PA02A_EIC_EXTINT2 0L +#define PINMUX_PA02A_EIC_EXTINT2 ((PIN_PA02A_EIC_EXTINT2 << 16) | MUX_PA02A_EIC_EXTINT2) +#define PORT_PA02A_EIC_EXTINT2 (1ul << 2) +#define PIN_PA18A_EIC_EXTINT2 18L /**< \brief EIC signal: EXTINT2 on PA18 mux A */ +#define MUX_PA18A_EIC_EXTINT2 0L +#define PINMUX_PA18A_EIC_EXTINT2 ((PIN_PA18A_EIC_EXTINT2 << 16) | MUX_PA18A_EIC_EXTINT2) +#define PORT_PA18A_EIC_EXTINT2 (1ul << 18) +#define PIN_PB02A_EIC_EXTINT2 34L /**< \brief EIC signal: EXTINT2 on PB02 mux A */ +#define MUX_PB02A_EIC_EXTINT2 0L +#define PINMUX_PB02A_EIC_EXTINT2 ((PIN_PB02A_EIC_EXTINT2 << 16) | MUX_PB02A_EIC_EXTINT2) +#define PORT_PB02A_EIC_EXTINT2 (1ul << 2) +#define PIN_PA03A_EIC_EXTINT3 3L /**< \brief EIC signal: EXTINT3 on PA03 mux A */ +#define MUX_PA03A_EIC_EXTINT3 0L +#define PINMUX_PA03A_EIC_EXTINT3 ((PIN_PA03A_EIC_EXTINT3 << 16) | MUX_PA03A_EIC_EXTINT3) +#define PORT_PA03A_EIC_EXTINT3 (1ul << 3) +#define PIN_PA19A_EIC_EXTINT3 19L /**< \brief EIC signal: EXTINT3 on PA19 mux A */ +#define MUX_PA19A_EIC_EXTINT3 0L +#define PINMUX_PA19A_EIC_EXTINT3 ((PIN_PA19A_EIC_EXTINT3 << 16) | MUX_PA19A_EIC_EXTINT3) +#define PORT_PA19A_EIC_EXTINT3 (1ul << 19) +#define PIN_PB03A_EIC_EXTINT3 35L /**< \brief EIC signal: EXTINT3 on PB03 mux A */ +#define MUX_PB03A_EIC_EXTINT3 0L +#define PINMUX_PB03A_EIC_EXTINT3 ((PIN_PB03A_EIC_EXTINT3 << 16) | MUX_PB03A_EIC_EXTINT3) +#define PORT_PB03A_EIC_EXTINT3 (1ul << 3) +#define PIN_PA04A_EIC_EXTINT4 4L /**< \brief EIC signal: EXTINT4 on PA04 mux A */ +#define MUX_PA04A_EIC_EXTINT4 0L +#define PINMUX_PA04A_EIC_EXTINT4 ((PIN_PA04A_EIC_EXTINT4 << 16) | MUX_PA04A_EIC_EXTINT4) +#define PORT_PA04A_EIC_EXTINT4 (1ul << 4) +#define PIN_PB04A_EIC_EXTINT4 36L /**< \brief EIC signal: EXTINT4 on PB04 mux A */ +#define MUX_PB04A_EIC_EXTINT4 0L +#define PINMUX_PB04A_EIC_EXTINT4 ((PIN_PB04A_EIC_EXTINT4 << 16) | MUX_PB04A_EIC_EXTINT4) +#define PORT_PB04A_EIC_EXTINT4 (1ul << 4) +#define PIN_PA05A_EIC_EXTINT5 5L /**< \brief EIC signal: EXTINT5 on PA05 mux A */ +#define MUX_PA05A_EIC_EXTINT5 0L +#define PINMUX_PA05A_EIC_EXTINT5 ((PIN_PA05A_EIC_EXTINT5 << 16) | MUX_PA05A_EIC_EXTINT5) +#define PORT_PA05A_EIC_EXTINT5 (1ul << 5) +#define PIN_PB05A_EIC_EXTINT5 37L /**< \brief EIC signal: EXTINT5 on PB05 mux A */ +#define MUX_PB05A_EIC_EXTINT5 0L +#define PINMUX_PB05A_EIC_EXTINT5 ((PIN_PB05A_EIC_EXTINT5 << 16) | MUX_PB05A_EIC_EXTINT5) +#define PORT_PB05A_EIC_EXTINT5 (1ul << 5) +#define PIN_PA06A_EIC_EXTINT6 6L /**< \brief EIC signal: EXTINT6 on PA06 mux A */ +#define MUX_PA06A_EIC_EXTINT6 0L +#define PINMUX_PA06A_EIC_EXTINT6 ((PIN_PA06A_EIC_EXTINT6 << 16) | MUX_PA06A_EIC_EXTINT6) +#define PORT_PA06A_EIC_EXTINT6 (1ul << 6) +#define PIN_PA22A_EIC_EXTINT6 22L /**< \brief EIC signal: EXTINT6 on PA22 mux A */ +#define MUX_PA22A_EIC_EXTINT6 0L +#define PINMUX_PA22A_EIC_EXTINT6 ((PIN_PA22A_EIC_EXTINT6 << 16) | MUX_PA22A_EIC_EXTINT6) +#define PORT_PA22A_EIC_EXTINT6 (1ul << 22) +#define PIN_PA07A_EIC_EXTINT7 7L /**< \brief EIC signal: EXTINT7 on PA07 mux A */ +#define MUX_PA07A_EIC_EXTINT7 0L +#define PINMUX_PA07A_EIC_EXTINT7 ((PIN_PA07A_EIC_EXTINT7 << 16) | MUX_PA07A_EIC_EXTINT7) +#define PORT_PA07A_EIC_EXTINT7 (1ul << 7) +#define PIN_PA23A_EIC_EXTINT7 23L /**< \brief EIC signal: EXTINT7 on PA23 mux A */ +#define MUX_PA23A_EIC_EXTINT7 0L +#define PINMUX_PA23A_EIC_EXTINT7 ((PIN_PA23A_EIC_EXTINT7 << 16) | MUX_PA23A_EIC_EXTINT7) +#define PORT_PA23A_EIC_EXTINT7 (1ul << 23) +#define PIN_PA09A_EIC_EXTINT9 9L /**< \brief EIC signal: EXTINT9 on PA09 mux A */ +#define MUX_PA09A_EIC_EXTINT9 0L +#define PINMUX_PA09A_EIC_EXTINT9 ((PIN_PA09A_EIC_EXTINT9 << 16) | MUX_PA09A_EIC_EXTINT9) +#define PORT_PA09A_EIC_EXTINT9 (1ul << 9) +#define PIN_PA10A_EIC_EXTINT10 10L /**< \brief EIC signal: EXTINT10 on PA10 mux A */ +#define MUX_PA10A_EIC_EXTINT10 0L +#define PINMUX_PA10A_EIC_EXTINT10 ((PIN_PA10A_EIC_EXTINT10 << 16) | MUX_PA10A_EIC_EXTINT10) +#define PORT_PA10A_EIC_EXTINT10 (1ul << 10) +#define PIN_PA30A_EIC_EXTINT10 30L /**< \brief EIC signal: EXTINT10 on PA30 mux A */ +#define MUX_PA30A_EIC_EXTINT10 0L +#define PINMUX_PA30A_EIC_EXTINT10 ((PIN_PA30A_EIC_EXTINT10 << 16) | MUX_PA30A_EIC_EXTINT10) +#define PORT_PA30A_EIC_EXTINT10 (1ul << 30) +#define PIN_PA11A_EIC_EXTINT11 11L /**< \brief EIC signal: EXTINT11 on PA11 mux A */ +#define MUX_PA11A_EIC_EXTINT11 0L +#define PINMUX_PA11A_EIC_EXTINT11 ((PIN_PA11A_EIC_EXTINT11 << 16) | MUX_PA11A_EIC_EXTINT11) +#define PORT_PA11A_EIC_EXTINT11 (1ul << 11) +#define PIN_PA31A_EIC_EXTINT11 31L /**< \brief EIC signal: EXTINT11 on PA31 mux A */ +#define MUX_PA31A_EIC_EXTINT11 0L +#define PINMUX_PA31A_EIC_EXTINT11 ((PIN_PA31A_EIC_EXTINT11 << 16) | MUX_PA31A_EIC_EXTINT11) +#define PORT_PA31A_EIC_EXTINT11 (1ul << 31) +#define PIN_PA24A_EIC_EXTINT12 24L /**< \brief EIC signal: EXTINT12 on PA24 mux A */ +#define MUX_PA24A_EIC_EXTINT12 0L +#define PINMUX_PA24A_EIC_EXTINT12 ((PIN_PA24A_EIC_EXTINT12 << 16) | MUX_PA24A_EIC_EXTINT12) +#define PORT_PA24A_EIC_EXTINT12 (1ul << 24) +#define PIN_PA25A_EIC_EXTINT13 25L /**< \brief EIC signal: EXTINT13 on PA25 mux A */ +#define MUX_PA25A_EIC_EXTINT13 0L +#define PINMUX_PA25A_EIC_EXTINT13 ((PIN_PA25A_EIC_EXTINT13 << 16) | MUX_PA25A_EIC_EXTINT13) +#define PORT_PA25A_EIC_EXTINT13 (1ul << 25) +#define PIN_PA14A_EIC_EXTINT14 14L /**< \brief EIC signal: EXTINT14 on PA14 mux A */ +#define MUX_PA14A_EIC_EXTINT14 0L +#define PINMUX_PA14A_EIC_EXTINT14 ((PIN_PA14A_EIC_EXTINT14 << 16) | MUX_PA14A_EIC_EXTINT14) +#define PORT_PA14A_EIC_EXTINT14 (1ul << 14) +#define PIN_PA15A_EIC_EXTINT15 15L /**< \brief EIC signal: EXTINT15 on PA15 mux A */ +#define MUX_PA15A_EIC_EXTINT15 0L +#define PINMUX_PA15A_EIC_EXTINT15 ((PIN_PA15A_EIC_EXTINT15 << 16) | MUX_PA15A_EIC_EXTINT15) +#define PORT_PA15A_EIC_EXTINT15 (1ul << 15) +#define PIN_PA08A_EIC_NMI 8L /**< \brief EIC signal: NMI on PA08 mux A */ +#define MUX_PA08A_EIC_NMI 0L +#define PINMUX_PA08A_EIC_NMI ((PIN_PA08A_EIC_NMI << 16) | MUX_PA08A_EIC_NMI) +#define PORT_PA08A_EIC_NMI (1ul << 8) +/* ========== PORT definition for SERCOM0 peripheral ========== */ +#define PIN_PA04D_SERCOM0_PAD0 4L /**< \brief SERCOM0 signal: PAD0 on PA04 mux D */ +#define MUX_PA04D_SERCOM0_PAD0 3L +#define PINMUX_PA04D_SERCOM0_PAD0 ((PIN_PA04D_SERCOM0_PAD0 << 16) | MUX_PA04D_SERCOM0_PAD0) +#define PORT_PA04D_SERCOM0_PAD0 (1ul << 4) +#define PIN_PA08C_SERCOM0_PAD0 8L /**< \brief SERCOM0 signal: PAD0 on PA08 mux C */ +#define MUX_PA08C_SERCOM0_PAD0 2L +#define PINMUX_PA08C_SERCOM0_PAD0 ((PIN_PA08C_SERCOM0_PAD0 << 16) | MUX_PA08C_SERCOM0_PAD0) +#define PORT_PA08C_SERCOM0_PAD0 (1ul << 8) +#define PIN_PA05D_SERCOM0_PAD1 5L /**< \brief SERCOM0 signal: PAD1 on PA05 mux D */ +#define MUX_PA05D_SERCOM0_PAD1 3L +#define PINMUX_PA05D_SERCOM0_PAD1 ((PIN_PA05D_SERCOM0_PAD1 << 16) | MUX_PA05D_SERCOM0_PAD1) +#define PORT_PA05D_SERCOM0_PAD1 (1ul << 5) +#define PIN_PA09C_SERCOM0_PAD1 9L /**< \brief SERCOM0 signal: PAD1 on PA09 mux C */ +#define MUX_PA09C_SERCOM0_PAD1 2L +#define PINMUX_PA09C_SERCOM0_PAD1 ((PIN_PA09C_SERCOM0_PAD1 << 16) | MUX_PA09C_SERCOM0_PAD1) +#define PORT_PA09C_SERCOM0_PAD1 (1ul << 9) +#define PIN_PA06D_SERCOM0_PAD2 6L /**< \brief SERCOM0 signal: PAD2 on PA06 mux D */ +#define MUX_PA06D_SERCOM0_PAD2 3L +#define PINMUX_PA06D_SERCOM0_PAD2 ((PIN_PA06D_SERCOM0_PAD2 << 16) | MUX_PA06D_SERCOM0_PAD2) +#define PORT_PA06D_SERCOM0_PAD2 (1ul << 6) +#define PIN_PA10C_SERCOM0_PAD2 10L /**< \brief SERCOM0 signal: PAD2 on PA10 mux C */ +#define MUX_PA10C_SERCOM0_PAD2 2L +#define PINMUX_PA10C_SERCOM0_PAD2 ((PIN_PA10C_SERCOM0_PAD2 << 16) | MUX_PA10C_SERCOM0_PAD2) +#define PORT_PA10C_SERCOM0_PAD2 (1ul << 10) +#define PIN_PA07D_SERCOM0_PAD3 7L /**< \brief SERCOM0 signal: PAD3 on PA07 mux D */ +#define MUX_PA07D_SERCOM0_PAD3 3L +#define PINMUX_PA07D_SERCOM0_PAD3 ((PIN_PA07D_SERCOM0_PAD3 << 16) | MUX_PA07D_SERCOM0_PAD3) +#define PORT_PA07D_SERCOM0_PAD3 (1ul << 7) +#define PIN_PA11C_SERCOM0_PAD3 11L /**< \brief SERCOM0 signal: PAD3 on PA11 mux C */ +#define MUX_PA11C_SERCOM0_PAD3 2L +#define PINMUX_PA11C_SERCOM0_PAD3 ((PIN_PA11C_SERCOM0_PAD3 << 16) | MUX_PA11C_SERCOM0_PAD3) +#define PORT_PA11C_SERCOM0_PAD3 (1ul << 11) +/* ========== PORT definition for SERCOM1 peripheral ========== */ +#define PIN_PA16C_SERCOM1_PAD0 16L /**< \brief SERCOM1 signal: PAD0 on PA16 mux C */ +#define MUX_PA16C_SERCOM1_PAD0 2L +#define PINMUX_PA16C_SERCOM1_PAD0 ((PIN_PA16C_SERCOM1_PAD0 << 16) | MUX_PA16C_SERCOM1_PAD0) +#define PORT_PA16C_SERCOM1_PAD0 (1ul << 16) +#define PIN_PA17C_SERCOM1_PAD1 17L /**< \brief SERCOM1 signal: PAD1 on PA17 mux C */ +#define MUX_PA17C_SERCOM1_PAD1 2L +#define PINMUX_PA17C_SERCOM1_PAD1 ((PIN_PA17C_SERCOM1_PAD1 << 16) | MUX_PA17C_SERCOM1_PAD1) +#define PORT_PA17C_SERCOM1_PAD1 (1ul << 17) +#define PIN_PA30D_SERCOM1_PAD2 30L /**< \brief SERCOM1 signal: PAD2 on PA30 mux D */ +#define MUX_PA30D_SERCOM1_PAD2 3L +#define PINMUX_PA30D_SERCOM1_PAD2 ((PIN_PA30D_SERCOM1_PAD2 << 16) | MUX_PA30D_SERCOM1_PAD2) +#define PORT_PA30D_SERCOM1_PAD2 (1ul << 30) +#define PIN_PA18C_SERCOM1_PAD2 18L /**< \brief SERCOM1 signal: PAD2 on PA18 mux C */ +#define MUX_PA18C_SERCOM1_PAD2 2L +#define PINMUX_PA18C_SERCOM1_PAD2 ((PIN_PA18C_SERCOM1_PAD2 << 16) | MUX_PA18C_SERCOM1_PAD2) +#define PORT_PA18C_SERCOM1_PAD2 (1ul << 18) +#define PIN_PA31D_SERCOM1_PAD3 31L /**< \brief SERCOM1 signal: PAD3 on PA31 mux D */ +#define MUX_PA31D_SERCOM1_PAD3 3L +#define PINMUX_PA31D_SERCOM1_PAD3 ((PIN_PA31D_SERCOM1_PAD3 << 16) | MUX_PA31D_SERCOM1_PAD3) +#define PORT_PA31D_SERCOM1_PAD3 (1ul << 31) +#define PIN_PA19C_SERCOM1_PAD3 19L /**< \brief SERCOM1 signal: PAD3 on PA19 mux C */ +#define MUX_PA19C_SERCOM1_PAD3 2L +#define PINMUX_PA19C_SERCOM1_PAD3 ((PIN_PA19C_SERCOM1_PAD3 << 16) | MUX_PA19C_SERCOM1_PAD3) +#define PORT_PA19C_SERCOM1_PAD3 (1ul << 19) +/* ========== PORT definition for SERCOM2 peripheral ========== */ +#define PIN_PA08D_SERCOM2_PAD0 8L /**< \brief SERCOM2 signal: PAD0 on PA08 mux D */ +#define MUX_PA08D_SERCOM2_PAD0 3L +#define PINMUX_PA08D_SERCOM2_PAD0 ((PIN_PA08D_SERCOM2_PAD0 << 16) | MUX_PA08D_SERCOM2_PAD0) +#define PORT_PA08D_SERCOM2_PAD0 (1ul << 8) +#define PIN_PA09D_SERCOM2_PAD1 9L /**< \brief SERCOM2 signal: PAD1 on PA09 mux D */ +#define MUX_PA09D_SERCOM2_PAD1 3L +#define PINMUX_PA09D_SERCOM2_PAD1 ((PIN_PA09D_SERCOM2_PAD1 << 16) | MUX_PA09D_SERCOM2_PAD1) +#define PORT_PA09D_SERCOM2_PAD1 (1ul << 9) +#define PIN_PA10D_SERCOM2_PAD2 10L /**< \brief SERCOM2 signal: PAD2 on PA10 mux D */ +#define MUX_PA10D_SERCOM2_PAD2 3L +#define PINMUX_PA10D_SERCOM2_PAD2 ((PIN_PA10D_SERCOM2_PAD2 << 16) | MUX_PA10D_SERCOM2_PAD2) +#define PORT_PA10D_SERCOM2_PAD2 (1ul << 10) +#define PIN_PA14C_SERCOM2_PAD2 14L /**< \brief SERCOM2 signal: PAD2 on PA14 mux C */ +#define MUX_PA14C_SERCOM2_PAD2 2L +#define PINMUX_PA14C_SERCOM2_PAD2 ((PIN_PA14C_SERCOM2_PAD2 << 16) | MUX_PA14C_SERCOM2_PAD2) +#define PORT_PA14C_SERCOM2_PAD2 (1ul << 14) +#define PIN_PA11D_SERCOM2_PAD3 11L /**< \brief SERCOM2 signal: PAD3 on PA11 mux D */ +#define MUX_PA11D_SERCOM2_PAD3 3L +#define PINMUX_PA11D_SERCOM2_PAD3 ((PIN_PA11D_SERCOM2_PAD3 << 16) | MUX_PA11D_SERCOM2_PAD3) +#define PORT_PA11D_SERCOM2_PAD3 (1ul << 11) +#define PIN_PA15C_SERCOM2_PAD3 15L /**< \brief SERCOM2 signal: PAD3 on PA15 mux C */ +#define MUX_PA15C_SERCOM2_PAD3 2L +#define PINMUX_PA15C_SERCOM2_PAD3 ((PIN_PA15C_SERCOM2_PAD3 << 16) | MUX_PA15C_SERCOM2_PAD3) +#define PORT_PA15C_SERCOM2_PAD3 (1ul << 15) +/* ========== PORT definition for SERCOM3 peripheral ========== */ +#define PIN_PA16D_SERCOM3_PAD0 16L /**< \brief SERCOM3 signal: PAD0 on PA16 mux D */ +#define MUX_PA16D_SERCOM3_PAD0 3L +#define PINMUX_PA16D_SERCOM3_PAD0 ((PIN_PA16D_SERCOM3_PAD0 << 16) | MUX_PA16D_SERCOM3_PAD0) +#define PORT_PA16D_SERCOM3_PAD0 (1ul << 16) +#define PIN_PA22C_SERCOM3_PAD0 22L /**< \brief SERCOM3 signal: PAD0 on PA22 mux C */ +#define MUX_PA22C_SERCOM3_PAD0 2L +#define PINMUX_PA22C_SERCOM3_PAD0 ((PIN_PA22C_SERCOM3_PAD0 << 16) | MUX_PA22C_SERCOM3_PAD0) +#define PORT_PA22C_SERCOM3_PAD0 (1ul << 22) +#define PIN_PA17D_SERCOM3_PAD1 17L /**< \brief SERCOM3 signal: PAD1 on PA17 mux D */ +#define MUX_PA17D_SERCOM3_PAD1 3L +#define PINMUX_PA17D_SERCOM3_PAD1 ((PIN_PA17D_SERCOM3_PAD1 << 16) | MUX_PA17D_SERCOM3_PAD1) +#define PORT_PA17D_SERCOM3_PAD1 (1ul << 17) +#define PIN_PA23C_SERCOM3_PAD1 23L /**< \brief SERCOM3 signal: PAD1 on PA23 mux C */ +#define MUX_PA23C_SERCOM3_PAD1 2L +#define PINMUX_PA23C_SERCOM3_PAD1 ((PIN_PA23C_SERCOM3_PAD1 << 16) | MUX_PA23C_SERCOM3_PAD1) +#define PORT_PA23C_SERCOM3_PAD1 (1ul << 23) +#define PIN_PA18D_SERCOM3_PAD2 18L /**< \brief SERCOM3 signal: PAD2 on PA18 mux D */ +#define MUX_PA18D_SERCOM3_PAD2 3L +#define PINMUX_PA18D_SERCOM3_PAD2 ((PIN_PA18D_SERCOM3_PAD2 << 16) | MUX_PA18D_SERCOM3_PAD2) +#define PORT_PA18D_SERCOM3_PAD2 (1ul << 18) +#define PIN_PA24C_SERCOM3_PAD2 24L /**< \brief SERCOM3 signal: PAD2 on PA24 mux C */ +#define MUX_PA24C_SERCOM3_PAD2 2L +#define PINMUX_PA24C_SERCOM3_PAD2 ((PIN_PA24C_SERCOM3_PAD2 << 16) | MUX_PA24C_SERCOM3_PAD2) +#define PORT_PA24C_SERCOM3_PAD2 (1ul << 24) +#define PIN_PA19D_SERCOM3_PAD3 19L /**< \brief SERCOM3 signal: PAD3 on PA19 mux D */ +#define MUX_PA19D_SERCOM3_PAD3 3L +#define PINMUX_PA19D_SERCOM3_PAD3 ((PIN_PA19D_SERCOM3_PAD3 << 16) | MUX_PA19D_SERCOM3_PAD3) +#define PORT_PA19D_SERCOM3_PAD3 (1ul << 19) +#define PIN_PA25C_SERCOM3_PAD3 25L /**< \brief SERCOM3 signal: PAD3 on PA25 mux C */ +#define MUX_PA25C_SERCOM3_PAD3 2L +#define PINMUX_PA25C_SERCOM3_PAD3 ((PIN_PA25C_SERCOM3_PAD3 << 16) | MUX_PA25C_SERCOM3_PAD3) +#define PORT_PA25C_SERCOM3_PAD3 (1ul << 25) +/* ========== PORT definition for TCC0 peripheral ========== */ +#define PIN_PA04E_TCC0_WO0 4L /**< \brief TCC0 signal: WO0 on PA04 mux E */ +#define MUX_PA04E_TCC0_WO0 4L +#define PINMUX_PA04E_TCC0_WO0 ((PIN_PA04E_TCC0_WO0 << 16) | MUX_PA04E_TCC0_WO0) +#define PORT_PA04E_TCC0_WO0 (1ul << 4) +#define PIN_PA08E_TCC0_WO0 8L /**< \brief TCC0 signal: WO0 on PA08 mux E */ +#define MUX_PA08E_TCC0_WO0 4L +#define PINMUX_PA08E_TCC0_WO0 ((PIN_PA08E_TCC0_WO0 << 16) | MUX_PA08E_TCC0_WO0) +#define PORT_PA08E_TCC0_WO0 (1ul << 8) +#define PIN_PA05E_TCC0_WO1 5L /**< \brief TCC0 signal: WO1 on PA05 mux E */ +#define MUX_PA05E_TCC0_WO1 4L +#define PINMUX_PA05E_TCC0_WO1 ((PIN_PA05E_TCC0_WO1 << 16) | MUX_PA05E_TCC0_WO1) +#define PORT_PA05E_TCC0_WO1 (1ul << 5) +#define PIN_PA09E_TCC0_WO1 9L /**< \brief TCC0 signal: WO1 on PA09 mux E */ +#define MUX_PA09E_TCC0_WO1 4L +#define PINMUX_PA09E_TCC0_WO1 ((PIN_PA09E_TCC0_WO1 << 16) | MUX_PA09E_TCC0_WO1) +#define PORT_PA09E_TCC0_WO1 (1ul << 9) +#define PIN_PA10F_TCC0_WO2 10L /**< \brief TCC0 signal: WO2 on PA10 mux F */ +#define MUX_PA10F_TCC0_WO2 5L +#define PINMUX_PA10F_TCC0_WO2 ((PIN_PA10F_TCC0_WO2 << 16) | MUX_PA10F_TCC0_WO2) +#define PORT_PA10F_TCC0_WO2 (1ul << 10) +#define PIN_PA18F_TCC0_WO2 18L /**< \brief TCC0 signal: WO2 on PA18 mux F */ +#define MUX_PA18F_TCC0_WO2 5L +#define PINMUX_PA18F_TCC0_WO2 ((PIN_PA18F_TCC0_WO2 << 16) | MUX_PA18F_TCC0_WO2) +#define PORT_PA18F_TCC0_WO2 (1ul << 18) +#define PIN_PA11F_TCC0_WO3 11L /**< \brief TCC0 signal: WO3 on PA11 mux F */ +#define MUX_PA11F_TCC0_WO3 5L +#define PINMUX_PA11F_TCC0_WO3 ((PIN_PA11F_TCC0_WO3 << 16) | MUX_PA11F_TCC0_WO3) +#define PORT_PA11F_TCC0_WO3 (1ul << 11) +#define PIN_PA19F_TCC0_WO3 19L /**< \brief TCC0 signal: WO3 on PA19 mux F */ +#define MUX_PA19F_TCC0_WO3 5L +#define PINMUX_PA19F_TCC0_WO3 ((PIN_PA19F_TCC0_WO3 << 16) | MUX_PA19F_TCC0_WO3) +#define PORT_PA19F_TCC0_WO3 (1ul << 19) +#define PIN_PA22F_TCC0_WO4 22L /**< \brief TCC0 signal: WO4 on PA22 mux F */ +#define MUX_PA22F_TCC0_WO4 5L +#define PINMUX_PA22F_TCC0_WO4 ((PIN_PA22F_TCC0_WO4 << 16) | MUX_PA22F_TCC0_WO4) +#define PORT_PA22F_TCC0_WO4 (1ul << 22) +#define PIN_PA14F_TCC0_WO4 14L /**< \brief TCC0 signal: WO4 on PA14 mux F */ +#define MUX_PA14F_TCC0_WO4 5L +#define PINMUX_PA14F_TCC0_WO4 ((PIN_PA14F_TCC0_WO4 << 16) | MUX_PA14F_TCC0_WO4) +#define PORT_PA14F_TCC0_WO4 (1ul << 14) +#define PIN_PA23F_TCC0_WO5 23L /**< \brief TCC0 signal: WO5 on PA23 mux F */ +#define MUX_PA23F_TCC0_WO5 5L +#define PINMUX_PA23F_TCC0_WO5 ((PIN_PA23F_TCC0_WO5 << 16) | MUX_PA23F_TCC0_WO5) +#define PORT_PA23F_TCC0_WO5 (1ul << 23) +#define PIN_PA15F_TCC0_WO5 15L /**< \brief TCC0 signal: WO5 on PA15 mux F */ +#define MUX_PA15F_TCC0_WO5 5L +#define PINMUX_PA15F_TCC0_WO5 ((PIN_PA15F_TCC0_WO5 << 16) | MUX_PA15F_TCC0_WO5) +#define PORT_PA15F_TCC0_WO5 (1ul << 15) +#define PIN_PA16F_TCC0_WO6 16L /**< \brief TCC0 signal: WO6 on PA16 mux F */ +#define MUX_PA16F_TCC0_WO6 5L +#define PINMUX_PA16F_TCC0_WO6 ((PIN_PA16F_TCC0_WO6 << 16) | MUX_PA16F_TCC0_WO6) +#define PORT_PA16F_TCC0_WO6 (1ul << 16) +#define PIN_PA17F_TCC0_WO7 17L /**< \brief TCC0 signal: WO7 on PA17 mux F */ +#define MUX_PA17F_TCC0_WO7 5L +#define PINMUX_PA17F_TCC0_WO7 ((PIN_PA17F_TCC0_WO7 << 16) | MUX_PA17F_TCC0_WO7) +#define PORT_PA17F_TCC0_WO7 (1ul << 17) +/* ========== PORT definition for TCC1 peripheral ========== */ +#define PIN_PA06E_TCC1_WO0 6L /**< \brief TCC1 signal: WO0 on PA06 mux E */ +#define MUX_PA06E_TCC1_WO0 4L +#define PINMUX_PA06E_TCC1_WO0 ((PIN_PA06E_TCC1_WO0 << 16) | MUX_PA06E_TCC1_WO0) +#define PORT_PA06E_TCC1_WO0 (1ul << 6) +#define PIN_PA10E_TCC1_WO0 10L /**< \brief TCC1 signal: WO0 on PA10 mux E */ +#define MUX_PA10E_TCC1_WO0 4L +#define PINMUX_PA10E_TCC1_WO0 ((PIN_PA10E_TCC1_WO0 << 16) | MUX_PA10E_TCC1_WO0) +#define PORT_PA10E_TCC1_WO0 (1ul << 10) +#define PIN_PA30E_TCC1_WO0 30L /**< \brief TCC1 signal: WO0 on PA30 mux E */ +#define MUX_PA30E_TCC1_WO0 4L +#define PINMUX_PA30E_TCC1_WO0 ((PIN_PA30E_TCC1_WO0 << 16) | MUX_PA30E_TCC1_WO0) +#define PORT_PA30E_TCC1_WO0 (1ul << 30) +#define PIN_PA07E_TCC1_WO1 7L /**< \brief TCC1 signal: WO1 on PA07 mux E */ +#define MUX_PA07E_TCC1_WO1 4L +#define PINMUX_PA07E_TCC1_WO1 ((PIN_PA07E_TCC1_WO1 << 16) | MUX_PA07E_TCC1_WO1) +#define PORT_PA07E_TCC1_WO1 (1ul << 7) +#define PIN_PA11E_TCC1_WO1 11L /**< \brief TCC1 signal: WO1 on PA11 mux E */ +#define MUX_PA11E_TCC1_WO1 4L +#define PINMUX_PA11E_TCC1_WO1 ((PIN_PA11E_TCC1_WO1 << 16) | MUX_PA11E_TCC1_WO1) +#define PORT_PA11E_TCC1_WO1 (1ul << 11) +#define PIN_PA31E_TCC1_WO1 31L /**< \brief TCC1 signal: WO1 on PA31 mux E */ +#define MUX_PA31E_TCC1_WO1 4L +#define PINMUX_PA31E_TCC1_WO1 ((PIN_PA31E_TCC1_WO1 << 16) | MUX_PA31E_TCC1_WO1) +#define PORT_PA31E_TCC1_WO1 (1ul << 31) +#define PIN_PA08F_TCC1_WO2 8L /**< \brief TCC1 signal: WO2 on PA08 mux F */ +#define MUX_PA08F_TCC1_WO2 5L +#define PINMUX_PA08F_TCC1_WO2 ((PIN_PA08F_TCC1_WO2 << 16) | MUX_PA08F_TCC1_WO2) +#define PORT_PA08F_TCC1_WO2 (1ul << 8) +#define PIN_PA24F_TCC1_WO2 24L /**< \brief TCC1 signal: WO2 on PA24 mux F */ +#define MUX_PA24F_TCC1_WO2 5L +#define PINMUX_PA24F_TCC1_WO2 ((PIN_PA24F_TCC1_WO2 << 16) | MUX_PA24F_TCC1_WO2) +#define PORT_PA24F_TCC1_WO2 (1ul << 24) +#define PIN_PA09F_TCC1_WO3 9L /**< \brief TCC1 signal: WO3 on PA09 mux F */ +#define MUX_PA09F_TCC1_WO3 5L +#define PINMUX_PA09F_TCC1_WO3 ((PIN_PA09F_TCC1_WO3 << 16) | MUX_PA09F_TCC1_WO3) +#define PORT_PA09F_TCC1_WO3 (1ul << 9) +#define PIN_PA25F_TCC1_WO3 25L /**< \brief TCC1 signal: WO3 on PA25 mux F */ +#define MUX_PA25F_TCC1_WO3 5L +#define PINMUX_PA25F_TCC1_WO3 ((PIN_PA25F_TCC1_WO3 << 16) | MUX_PA25F_TCC1_WO3) +#define PORT_PA25F_TCC1_WO3 (1ul << 25) +/* ========== PORT definition for TCC2 peripheral ========== */ +#define PIN_PA16E_TCC2_WO0 16L /**< \brief TCC2 signal: WO0 on PA16 mux E */ +#define MUX_PA16E_TCC2_WO0 4L +#define PINMUX_PA16E_TCC2_WO0 ((PIN_PA16E_TCC2_WO0 << 16) | MUX_PA16E_TCC2_WO0) +#define PORT_PA16E_TCC2_WO0 (1ul << 16) +#define PIN_PA17E_TCC2_WO1 17L /**< \brief TCC2 signal: WO1 on PA17 mux E */ +#define MUX_PA17E_TCC2_WO1 4L +#define PINMUX_PA17E_TCC2_WO1 ((PIN_PA17E_TCC2_WO1 << 16) | MUX_PA17E_TCC2_WO1) +#define PORT_PA17E_TCC2_WO1 (1ul << 17) +/* ========== PORT definition for TC3 peripheral ========== */ +#define PIN_PA18E_TC3_WO0 18L /**< \brief TC3 signal: WO0 on PA18 mux E */ +#define MUX_PA18E_TC3_WO0 4L +#define PINMUX_PA18E_TC3_WO0 ((PIN_PA18E_TC3_WO0 << 16) | MUX_PA18E_TC3_WO0) +#define PORT_PA18E_TC3_WO0 (1ul << 18) +#define PIN_PA14E_TC3_WO0 14L /**< \brief TC3 signal: WO0 on PA14 mux E */ +#define MUX_PA14E_TC3_WO0 4L +#define PINMUX_PA14E_TC3_WO0 ((PIN_PA14E_TC3_WO0 << 16) | MUX_PA14E_TC3_WO0) +#define PORT_PA14E_TC3_WO0 (1ul << 14) +#define PIN_PA19E_TC3_WO1 19L /**< \brief TC3 signal: WO1 on PA19 mux E */ +#define MUX_PA19E_TC3_WO1 4L +#define PINMUX_PA19E_TC3_WO1 ((PIN_PA19E_TC3_WO1 << 16) | MUX_PA19E_TC3_WO1) +#define PORT_PA19E_TC3_WO1 (1ul << 19) +#define PIN_PA15E_TC3_WO1 15L /**< \brief TC3 signal: WO1 on PA15 mux E */ +#define MUX_PA15E_TC3_WO1 4L +#define PINMUX_PA15E_TC3_WO1 ((PIN_PA15E_TC3_WO1 << 16) | MUX_PA15E_TC3_WO1) +#define PORT_PA15E_TC3_WO1 (1ul << 15) +/* ========== PORT definition for TC4 peripheral ========== */ +#define PIN_PA22E_TC4_WO0 22L /**< \brief TC4 signal: WO0 on PA22 mux E */ +#define MUX_PA22E_TC4_WO0 4L +#define PINMUX_PA22E_TC4_WO0 ((PIN_PA22E_TC4_WO0 << 16) | MUX_PA22E_TC4_WO0) +#define PORT_PA22E_TC4_WO0 (1ul << 22) +#define PIN_PA23E_TC4_WO1 23L /**< \brief TC4 signal: WO1 on PA23 mux E */ +#define MUX_PA23E_TC4_WO1 4L +#define PINMUX_PA23E_TC4_WO1 ((PIN_PA23E_TC4_WO1 << 16) | MUX_PA23E_TC4_WO1) +#define PORT_PA23E_TC4_WO1 (1ul << 23) +/* ========== PORT definition for TC5 peripheral ========== */ +#define PIN_PA24E_TC5_WO0 24L /**< \brief TC5 signal: WO0 on PA24 mux E */ +#define MUX_PA24E_TC5_WO0 4L +#define PINMUX_PA24E_TC5_WO0 ((PIN_PA24E_TC5_WO0 << 16) | MUX_PA24E_TC5_WO0) +#define PORT_PA24E_TC5_WO0 (1ul << 24) +#define PIN_PA25E_TC5_WO1 25L /**< \brief TC5 signal: WO1 on PA25 mux E */ +#define MUX_PA25E_TC5_WO1 4L +#define PINMUX_PA25E_TC5_WO1 ((PIN_PA25E_TC5_WO1 << 16) | MUX_PA25E_TC5_WO1) +#define PORT_PA25E_TC5_WO1 (1ul << 25) +/* ========== PORT definition for ADC peripheral ========== */ +#define PIN_PA02B_ADC_AIN0 2L /**< \brief ADC signal: AIN0 on PA02 mux B */ +#define MUX_PA02B_ADC_AIN0 1L +#define PINMUX_PA02B_ADC_AIN0 ((PIN_PA02B_ADC_AIN0 << 16) | MUX_PA02B_ADC_AIN0) +#define PORT_PA02B_ADC_AIN0 (1ul << 2) +#define PIN_PA03B_ADC_AIN1 3L /**< \brief ADC signal: AIN1 on PA03 mux B */ +#define MUX_PA03B_ADC_AIN1 1L +#define PINMUX_PA03B_ADC_AIN1 ((PIN_PA03B_ADC_AIN1 << 16) | MUX_PA03B_ADC_AIN1) +#define PORT_PA03B_ADC_AIN1 (1ul << 3) +#define PIN_PA04B_ADC_AIN4 4L /**< \brief ADC signal: AIN4 on PA04 mux B */ +#define MUX_PA04B_ADC_AIN4 1L +#define PINMUX_PA04B_ADC_AIN4 ((PIN_PA04B_ADC_AIN4 << 16) | MUX_PA04B_ADC_AIN4) +#define PORT_PA04B_ADC_AIN4 (1ul << 4) +#define PIN_PA05B_ADC_AIN5 5L /**< \brief ADC signal: AIN5 on PA05 mux B */ +#define MUX_PA05B_ADC_AIN5 1L +#define PINMUX_PA05B_ADC_AIN5 ((PIN_PA05B_ADC_AIN5 << 16) | MUX_PA05B_ADC_AIN5) +#define PORT_PA05B_ADC_AIN5 (1ul << 5) +#define PIN_PA06B_ADC_AIN6 6L /**< \brief ADC signal: AIN6 on PA06 mux B */ +#define MUX_PA06B_ADC_AIN6 1L +#define PINMUX_PA06B_ADC_AIN6 ((PIN_PA06B_ADC_AIN6 << 16) | MUX_PA06B_ADC_AIN6) +#define PORT_PA06B_ADC_AIN6 (1ul << 6) +#define PIN_PA07B_ADC_AIN7 7L /**< \brief ADC signal: AIN7 on PA07 mux B */ +#define MUX_PA07B_ADC_AIN7 1L +#define PINMUX_PA07B_ADC_AIN7 ((PIN_PA07B_ADC_AIN7 << 16) | MUX_PA07B_ADC_AIN7) +#define PORT_PA07B_ADC_AIN7 (1ul << 7) +#define PIN_PB02B_ADC_AIN10 34L /**< \brief ADC signal: AIN10 on PB02 mux B */ +#define MUX_PB02B_ADC_AIN10 1L +#define PINMUX_PB02B_ADC_AIN10 ((PIN_PB02B_ADC_AIN10 << 16) | MUX_PB02B_ADC_AIN10) +#define PORT_PB02B_ADC_AIN10 (1ul << 2) +#define PIN_PB03B_ADC_AIN11 35L /**< \brief ADC signal: AIN11 on PB03 mux B */ +#define MUX_PB03B_ADC_AIN11 1L +#define PINMUX_PB03B_ADC_AIN11 ((PIN_PB03B_ADC_AIN11 << 16) | MUX_PB03B_ADC_AIN11) +#define PORT_PB03B_ADC_AIN11 (1ul << 3) +#define PIN_PB04B_ADC_AIN12 36L /**< \brief ADC signal: AIN12 on PB04 mux B */ +#define MUX_PB04B_ADC_AIN12 1L +#define PINMUX_PB04B_ADC_AIN12 ((PIN_PB04B_ADC_AIN12 << 16) | MUX_PB04B_ADC_AIN12) +#define PORT_PB04B_ADC_AIN12 (1ul << 4) +#define PIN_PB05B_ADC_AIN13 37L /**< \brief ADC signal: AIN13 on PB05 mux B */ +#define MUX_PB05B_ADC_AIN13 1L +#define PINMUX_PB05B_ADC_AIN13 ((PIN_PB05B_ADC_AIN13 << 16) | MUX_PB05B_ADC_AIN13) +#define PORT_PB05B_ADC_AIN13 (1ul << 5) +#define PIN_PA08B_ADC_AIN16 8L /**< \brief ADC signal: AIN16 on PA08 mux B */ +#define MUX_PA08B_ADC_AIN16 1L +#define PINMUX_PA08B_ADC_AIN16 ((PIN_PA08B_ADC_AIN16 << 16) | MUX_PA08B_ADC_AIN16) +#define PORT_PA08B_ADC_AIN16 (1ul << 8) +#define PIN_PA09B_ADC_AIN17 9L /**< \brief ADC signal: AIN17 on PA09 mux B */ +#define MUX_PA09B_ADC_AIN17 1L +#define PINMUX_PA09B_ADC_AIN17 ((PIN_PA09B_ADC_AIN17 << 16) | MUX_PA09B_ADC_AIN17) +#define PORT_PA09B_ADC_AIN17 (1ul << 9) +#define PIN_PA10B_ADC_AIN18 10L /**< \brief ADC signal: AIN18 on PA10 mux B */ +#define MUX_PA10B_ADC_AIN18 1L +#define PINMUX_PA10B_ADC_AIN18 ((PIN_PA10B_ADC_AIN18 << 16) | MUX_PA10B_ADC_AIN18) +#define PORT_PA10B_ADC_AIN18 (1ul << 10) +#define PIN_PA11B_ADC_AIN19 11L /**< \brief ADC signal: AIN19 on PA11 mux B */ +#define MUX_PA11B_ADC_AIN19 1L +#define PINMUX_PA11B_ADC_AIN19 ((PIN_PA11B_ADC_AIN19 << 16) | MUX_PA11B_ADC_AIN19) +#define PORT_PA11B_ADC_AIN19 (1ul << 11) +#define PIN_PA04B_ADC_VREFP 4L /**< \brief ADC signal: VREFP on PA04 mux B */ +#define MUX_PA04B_ADC_VREFP 1L +#define PINMUX_PA04B_ADC_VREFP ((PIN_PA04B_ADC_VREFP << 16) | MUX_PA04B_ADC_VREFP) +#define PORT_PA04B_ADC_VREFP (1ul << 4) +/* ========== PORT definition for AC peripheral ========== */ +#define PIN_PA04B_AC_AIN0 4L /**< \brief AC signal: AIN0 on PA04 mux B */ +#define MUX_PA04B_AC_AIN0 1L +#define PINMUX_PA04B_AC_AIN0 ((PIN_PA04B_AC_AIN0 << 16) | MUX_PA04B_AC_AIN0) +#define PORT_PA04B_AC_AIN0 (1ul << 4) +#define PIN_PA05B_AC_AIN1 5L /**< \brief AC signal: AIN1 on PA05 mux B */ +#define MUX_PA05B_AC_AIN1 1L +#define PINMUX_PA05B_AC_AIN1 ((PIN_PA05B_AC_AIN1 << 16) | MUX_PA05B_AC_AIN1) +#define PORT_PA05B_AC_AIN1 (1ul << 5) +#define PIN_PA06B_AC_AIN2 6L /**< \brief AC signal: AIN2 on PA06 mux B */ +#define MUX_PA06B_AC_AIN2 1L +#define PINMUX_PA06B_AC_AIN2 ((PIN_PA06B_AC_AIN2 << 16) | MUX_PA06B_AC_AIN2) +#define PORT_PA06B_AC_AIN2 (1ul << 6) +#define PIN_PA07B_AC_AIN3 7L /**< \brief AC signal: AIN3 on PA07 mux B */ +#define MUX_PA07B_AC_AIN3 1L +#define PINMUX_PA07B_AC_AIN3 ((PIN_PA07B_AC_AIN3 << 16) | MUX_PA07B_AC_AIN3) +#define PORT_PA07B_AC_AIN3 (1ul << 7) +#define PIN_PA18H_AC_CMP0 18L /**< \brief AC signal: CMP0 on PA18 mux H */ +#define MUX_PA18H_AC_CMP0 7L +#define PINMUX_PA18H_AC_CMP0 ((PIN_PA18H_AC_CMP0 << 16) | MUX_PA18H_AC_CMP0) +#define PORT_PA18H_AC_CMP0 (1ul << 18) +#define PIN_PA19H_AC_CMP1 19L /**< \brief AC signal: CMP1 on PA19 mux H */ +#define MUX_PA19H_AC_CMP1 7L +#define PINMUX_PA19H_AC_CMP1 ((PIN_PA19H_AC_CMP1 << 16) | MUX_PA19H_AC_CMP1) +#define PORT_PA19H_AC_CMP1 (1ul << 19) +/* ========== PORT definition for DAC peripheral ========== */ +#define PIN_PA02B_DAC_VOUT 2L /**< \brief DAC signal: VOUT on PA02 mux B */ +#define MUX_PA02B_DAC_VOUT 1L +#define PINMUX_PA02B_DAC_VOUT ((PIN_PA02B_DAC_VOUT << 16) | MUX_PA02B_DAC_VOUT) +#define PORT_PA02B_DAC_VOUT (1ul << 2) +#define PIN_PA03B_DAC_VREFP 3L /**< \brief DAC signal: VREFP on PA03 mux B */ +#define MUX_PA03B_DAC_VREFP 1L +#define PINMUX_PA03B_DAC_VREFP ((PIN_PA03B_DAC_VREFP << 16) | MUX_PA03B_DAC_VREFP) +#define PORT_PA03B_DAC_VREFP (1ul << 3) +/* ========== PORT definition for AC1 peripheral ========== */ +#define PIN_PB04B_AC1_AIN0 36L /**< \brief AC1 signal: AIN0 on PB04 mux B */ +#define MUX_PB04B_AC1_AIN0 1L +#define PINMUX_PB04B_AC1_AIN0 ((PIN_PB04B_AC1_AIN0 << 16) | MUX_PB04B_AC1_AIN0) +#define PORT_PB04B_AC1_AIN0 (1ul << 4) +#define PIN_PB05B_AC1_AIN1 37L /**< \brief AC1 signal: AIN1 on PB05 mux B */ +#define MUX_PB05B_AC1_AIN1 1L +#define PINMUX_PB05B_AC1_AIN1 ((PIN_PB05B_AC1_AIN1 << 16) | MUX_PB05B_AC1_AIN1) +#define PORT_PB05B_AC1_AIN1 (1ul << 5) +#define PIN_PB02B_AC1_AIN2 34L /**< \brief AC1 signal: AIN2 on PB02 mux B */ +#define MUX_PB02B_AC1_AIN2 1L +#define PINMUX_PB02B_AC1_AIN2 ((PIN_PB02B_AC1_AIN2 << 16) | MUX_PB02B_AC1_AIN2) +#define PORT_PB02B_AC1_AIN2 (1ul << 2) +#define PIN_PB03B_AC1_AIN3 35L /**< \brief AC1 signal: AIN3 on PB03 mux B */ +#define MUX_PB03B_AC1_AIN3 1L +#define PINMUX_PB03B_AC1_AIN3 ((PIN_PB03B_AC1_AIN3 << 16) | MUX_PB03B_AC1_AIN3) +#define PORT_PB03B_AC1_AIN3 (1ul << 3) +#define PIN_PA24H_AC1_CMP0 24L /**< \brief AC1 signal: CMP0 on PA24 mux H */ +#define MUX_PA24H_AC1_CMP0 7L +#define PINMUX_PA24H_AC1_CMP0 ((PIN_PA24H_AC1_CMP0 << 16) | MUX_PA24H_AC1_CMP0) +#define PORT_PA24H_AC1_CMP0 (1ul << 24) +#define PIN_PA25H_AC1_CMP1 25L /**< \brief AC1 signal: CMP1 on PA25 mux H */ +#define MUX_PA25H_AC1_CMP1 7L +#define PINMUX_PA25H_AC1_CMP1 ((PIN_PA25H_AC1_CMP1 << 16) | MUX_PA25H_AC1_CMP1) +#define PORT_PA25H_AC1_CMP1 (1ul << 25) + +#endif /* _SAMD21E15L_PIO_ */ diff --git a/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/utils/cmsis/samd21/include/pio/samd21e16a.h b/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/utils/cmsis/samd21/include/pio/samd21e16a.h new file mode 100644 index 0000000..6798cf3 --- /dev/null +++ b/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/utils/cmsis/samd21/include/pio/samd21e16a.h @@ -0,0 +1,634 @@ +/** + * \file + * + * \brief Peripheral I/O description for SAMD21E16A + * + * Copyright (c) 2014-2018 Microchip Technology Inc. and its subsidiaries. + * + * \asf_license_start + * + * \page License + * + * Subject to your compliance with these terms, you may use Microchip + * software and any derivatives exclusively with Microchip products. + * It is your responsibility to comply with third party license terms applicable + * to your use of third party software (including open source software) that + * may accompany Microchip software. + * + * THIS SOFTWARE IS SUPPLIED BY MICROCHIP "AS IS". NO WARRANTIES, + * WHETHER EXPRESS, IMPLIED OR STATUTORY, APPLY TO THIS SOFTWARE, + * INCLUDING ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, + * AND FITNESS FOR A PARTICULAR PURPOSE. IN NO EVENT WILL MICROCHIP BE + * LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL OR CONSEQUENTIAL + * LOSS, DAMAGE, COST OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE + * SOFTWARE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE + * POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT + * ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY + * RELATED TO THIS SOFTWARE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, + * THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THIS SOFTWARE. + * + * \asf_license_stop + * + */ +/* + * Support and FAQ: visit Microchip Support + */ + +#ifndef _SAMD21E16A_PIO_ +#define _SAMD21E16A_PIO_ + +#define PIN_PA00 0 /**< \brief Pin Number for PA00 */ +#define PORT_PA00 (1ul << 0) /**< \brief PORT Mask for PA00 */ +#define PIN_PA01 1 /**< \brief Pin Number for PA01 */ +#define PORT_PA01 (1ul << 1) /**< \brief PORT Mask for PA01 */ +#define PIN_PA02 2 /**< \brief Pin Number for PA02 */ +#define PORT_PA02 (1ul << 2) /**< \brief PORT Mask for PA02 */ +#define PIN_PA03 3 /**< \brief Pin Number for PA03 */ +#define PORT_PA03 (1ul << 3) /**< \brief PORT Mask for PA03 */ +#define PIN_PA04 4 /**< \brief Pin Number for PA04 */ +#define PORT_PA04 (1ul << 4) /**< \brief PORT Mask for PA04 */ +#define PIN_PA05 5 /**< \brief Pin Number for PA05 */ +#define PORT_PA05 (1ul << 5) /**< \brief PORT Mask for PA05 */ +#define PIN_PA06 6 /**< \brief Pin Number for PA06 */ +#define PORT_PA06 (1ul << 6) /**< \brief PORT Mask for PA06 */ +#define PIN_PA07 7 /**< \brief Pin Number for PA07 */ +#define PORT_PA07 (1ul << 7) /**< \brief PORT Mask for PA07 */ +#define PIN_PA08 8 /**< \brief Pin Number for PA08 */ +#define PORT_PA08 (1ul << 8) /**< \brief PORT Mask for PA08 */ +#define PIN_PA09 9 /**< \brief Pin Number for PA09 */ +#define PORT_PA09 (1ul << 9) /**< \brief PORT Mask for PA09 */ +#define PIN_PA10 10 /**< \brief Pin Number for PA10 */ +#define PORT_PA10 (1ul << 10) /**< \brief PORT Mask for PA10 */ +#define PIN_PA11 11 /**< \brief Pin Number for PA11 */ +#define PORT_PA11 (1ul << 11) /**< \brief PORT Mask for PA11 */ +#define PIN_PA14 14 /**< \brief Pin Number for PA14 */ +#define PORT_PA14 (1ul << 14) /**< \brief PORT Mask for PA14 */ +#define PIN_PA15 15 /**< \brief Pin Number for PA15 */ +#define PORT_PA15 (1ul << 15) /**< \brief PORT Mask for PA15 */ +#define PIN_PA16 16 /**< \brief Pin Number for PA16 */ +#define PORT_PA16 (1ul << 16) /**< \brief PORT Mask for PA16 */ +#define PIN_PA17 17 /**< \brief Pin Number for PA17 */ +#define PORT_PA17 (1ul << 17) /**< \brief PORT Mask for PA17 */ +#define PIN_PA18 18 /**< \brief Pin Number for PA18 */ +#define PORT_PA18 (1ul << 18) /**< \brief PORT Mask for PA18 */ +#define PIN_PA19 19 /**< \brief Pin Number for PA19 */ +#define PORT_PA19 (1ul << 19) /**< \brief PORT Mask for PA19 */ +#define PIN_PA22 22 /**< \brief Pin Number for PA22 */ +#define PORT_PA22 (1ul << 22) /**< \brief PORT Mask for PA22 */ +#define PIN_PA23 23 /**< \brief Pin Number for PA23 */ +#define PORT_PA23 (1ul << 23) /**< \brief PORT Mask for PA23 */ +#define PIN_PA24 24 /**< \brief Pin Number for PA24 */ +#define PORT_PA24 (1ul << 24) /**< \brief PORT Mask for PA24 */ +#define PIN_PA25 25 /**< \brief Pin Number for PA25 */ +#define PORT_PA25 (1ul << 25) /**< \brief PORT Mask for PA25 */ +#define PIN_PA27 27 /**< \brief Pin Number for PA27 */ +#define PORT_PA27 (1ul << 27) /**< \brief PORT Mask for PA27 */ +#define PIN_PA28 28 /**< \brief Pin Number for PA28 */ +#define PORT_PA28 (1ul << 28) /**< \brief PORT Mask for PA28 */ +#define PIN_PA30 30 /**< \brief Pin Number for PA30 */ +#define PORT_PA30 (1ul << 30) /**< \brief PORT Mask for PA30 */ +#define PIN_PA31 31 /**< \brief Pin Number for PA31 */ +#define PORT_PA31 (1ul << 31) /**< \brief PORT Mask for PA31 */ +/* ========== PORT definition for GCLK peripheral ========== */ +#define PIN_PA14H_GCLK_IO0 14L /**< \brief GCLK signal: IO0 on PA14 mux H */ +#define MUX_PA14H_GCLK_IO0 7L +#define PINMUX_PA14H_GCLK_IO0 ((PIN_PA14H_GCLK_IO0 << 16) | MUX_PA14H_GCLK_IO0) +#define PORT_PA14H_GCLK_IO0 (1ul << 14) +#define PIN_PA27H_GCLK_IO0 27L /**< \brief GCLK signal: IO0 on PA27 mux H */ +#define MUX_PA27H_GCLK_IO0 7L +#define PINMUX_PA27H_GCLK_IO0 ((PIN_PA27H_GCLK_IO0 << 16) | MUX_PA27H_GCLK_IO0) +#define PORT_PA27H_GCLK_IO0 (1ul << 27) +#define PIN_PA28H_GCLK_IO0 28L /**< \brief GCLK signal: IO0 on PA28 mux H */ +#define MUX_PA28H_GCLK_IO0 7L +#define PINMUX_PA28H_GCLK_IO0 ((PIN_PA28H_GCLK_IO0 << 16) | MUX_PA28H_GCLK_IO0) +#define PORT_PA28H_GCLK_IO0 (1ul << 28) +#define PIN_PA30H_GCLK_IO0 30L /**< \brief GCLK signal: IO0 on PA30 mux H */ +#define MUX_PA30H_GCLK_IO0 7L +#define PINMUX_PA30H_GCLK_IO0 ((PIN_PA30H_GCLK_IO0 << 16) | MUX_PA30H_GCLK_IO0) +#define PORT_PA30H_GCLK_IO0 (1ul << 30) +#define PIN_PA15H_GCLK_IO1 15L /**< \brief GCLK signal: IO1 on PA15 mux H */ +#define MUX_PA15H_GCLK_IO1 7L +#define PINMUX_PA15H_GCLK_IO1 ((PIN_PA15H_GCLK_IO1 << 16) | MUX_PA15H_GCLK_IO1) +#define PORT_PA15H_GCLK_IO1 (1ul << 15) +#define PIN_PA16H_GCLK_IO2 16L /**< \brief GCLK signal: IO2 on PA16 mux H */ +#define MUX_PA16H_GCLK_IO2 7L +#define PINMUX_PA16H_GCLK_IO2 ((PIN_PA16H_GCLK_IO2 << 16) | MUX_PA16H_GCLK_IO2) +#define PORT_PA16H_GCLK_IO2 (1ul << 16) +#define PIN_PA17H_GCLK_IO3 17L /**< \brief GCLK signal: IO3 on PA17 mux H */ +#define MUX_PA17H_GCLK_IO3 7L +#define PINMUX_PA17H_GCLK_IO3 ((PIN_PA17H_GCLK_IO3 << 16) | MUX_PA17H_GCLK_IO3) +#define PORT_PA17H_GCLK_IO3 (1ul << 17) +#define PIN_PA10H_GCLK_IO4 10L /**< \brief GCLK signal: IO4 on PA10 mux H */ +#define MUX_PA10H_GCLK_IO4 7L +#define PINMUX_PA10H_GCLK_IO4 ((PIN_PA10H_GCLK_IO4 << 16) | MUX_PA10H_GCLK_IO4) +#define PORT_PA10H_GCLK_IO4 (1ul << 10) +#define PIN_PA11H_GCLK_IO5 11L /**< \brief GCLK signal: IO5 on PA11 mux H */ +#define MUX_PA11H_GCLK_IO5 7L +#define PINMUX_PA11H_GCLK_IO5 ((PIN_PA11H_GCLK_IO5 << 16) | MUX_PA11H_GCLK_IO5) +#define PORT_PA11H_GCLK_IO5 (1ul << 11) +#define PIN_PA22H_GCLK_IO6 22L /**< \brief GCLK signal: IO6 on PA22 mux H */ +#define MUX_PA22H_GCLK_IO6 7L +#define PINMUX_PA22H_GCLK_IO6 ((PIN_PA22H_GCLK_IO6 << 16) | MUX_PA22H_GCLK_IO6) +#define PORT_PA22H_GCLK_IO6 (1ul << 22) +#define PIN_PA23H_GCLK_IO7 23L /**< \brief GCLK signal: IO7 on PA23 mux H */ +#define MUX_PA23H_GCLK_IO7 7L +#define PINMUX_PA23H_GCLK_IO7 ((PIN_PA23H_GCLK_IO7 << 16) | MUX_PA23H_GCLK_IO7) +#define PORT_PA23H_GCLK_IO7 (1ul << 23) +/* ========== PORT definition for EIC peripheral ========== */ +#define PIN_PA16A_EIC_EXTINT0 16L /**< \brief EIC signal: EXTINT0 on PA16 mux A */ +#define MUX_PA16A_EIC_EXTINT0 0L +#define PINMUX_PA16A_EIC_EXTINT0 ((PIN_PA16A_EIC_EXTINT0 << 16) | MUX_PA16A_EIC_EXTINT0) +#define PORT_PA16A_EIC_EXTINT0 (1ul << 16) +#define PIN_PA00A_EIC_EXTINT0 0L /**< \brief EIC signal: EXTINT0 on PA00 mux A */ +#define MUX_PA00A_EIC_EXTINT0 0L +#define PINMUX_PA00A_EIC_EXTINT0 ((PIN_PA00A_EIC_EXTINT0 << 16) | MUX_PA00A_EIC_EXTINT0) +#define PORT_PA00A_EIC_EXTINT0 (1ul << 0) +#define PIN_PA17A_EIC_EXTINT1 17L /**< \brief EIC signal: EXTINT1 on PA17 mux A */ +#define MUX_PA17A_EIC_EXTINT1 0L +#define PINMUX_PA17A_EIC_EXTINT1 ((PIN_PA17A_EIC_EXTINT1 << 16) | MUX_PA17A_EIC_EXTINT1) +#define PORT_PA17A_EIC_EXTINT1 (1ul << 17) +#define PIN_PA01A_EIC_EXTINT1 1L /**< \brief EIC signal: EXTINT1 on PA01 mux A */ +#define MUX_PA01A_EIC_EXTINT1 0L +#define PINMUX_PA01A_EIC_EXTINT1 ((PIN_PA01A_EIC_EXTINT1 << 16) | MUX_PA01A_EIC_EXTINT1) +#define PORT_PA01A_EIC_EXTINT1 (1ul << 1) +#define PIN_PA18A_EIC_EXTINT2 18L /**< \brief EIC signal: EXTINT2 on PA18 mux A */ +#define MUX_PA18A_EIC_EXTINT2 0L +#define PINMUX_PA18A_EIC_EXTINT2 ((PIN_PA18A_EIC_EXTINT2 << 16) | MUX_PA18A_EIC_EXTINT2) +#define PORT_PA18A_EIC_EXTINT2 (1ul << 18) +#define PIN_PA02A_EIC_EXTINT2 2L /**< \brief EIC signal: EXTINT2 on PA02 mux A */ +#define MUX_PA02A_EIC_EXTINT2 0L +#define PINMUX_PA02A_EIC_EXTINT2 ((PIN_PA02A_EIC_EXTINT2 << 16) | MUX_PA02A_EIC_EXTINT2) +#define PORT_PA02A_EIC_EXTINT2 (1ul << 2) +#define PIN_PA03A_EIC_EXTINT3 3L /**< \brief EIC signal: EXTINT3 on PA03 mux A */ +#define MUX_PA03A_EIC_EXTINT3 0L +#define PINMUX_PA03A_EIC_EXTINT3 ((PIN_PA03A_EIC_EXTINT3 << 16) | MUX_PA03A_EIC_EXTINT3) +#define PORT_PA03A_EIC_EXTINT3 (1ul << 3) +#define PIN_PA19A_EIC_EXTINT3 19L /**< \brief EIC signal: EXTINT3 on PA19 mux A */ +#define MUX_PA19A_EIC_EXTINT3 0L +#define PINMUX_PA19A_EIC_EXTINT3 ((PIN_PA19A_EIC_EXTINT3 << 16) | MUX_PA19A_EIC_EXTINT3) +#define PORT_PA19A_EIC_EXTINT3 (1ul << 19) +#define PIN_PA04A_EIC_EXTINT4 4L /**< \brief EIC signal: EXTINT4 on PA04 mux A */ +#define MUX_PA04A_EIC_EXTINT4 0L +#define PINMUX_PA04A_EIC_EXTINT4 ((PIN_PA04A_EIC_EXTINT4 << 16) | MUX_PA04A_EIC_EXTINT4) +#define PORT_PA04A_EIC_EXTINT4 (1ul << 4) +#define PIN_PA05A_EIC_EXTINT5 5L /**< \brief EIC signal: EXTINT5 on PA05 mux A */ +#define MUX_PA05A_EIC_EXTINT5 0L +#define PINMUX_PA05A_EIC_EXTINT5 ((PIN_PA05A_EIC_EXTINT5 << 16) | MUX_PA05A_EIC_EXTINT5) +#define PORT_PA05A_EIC_EXTINT5 (1ul << 5) +#define PIN_PA06A_EIC_EXTINT6 6L /**< \brief EIC signal: EXTINT6 on PA06 mux A */ +#define MUX_PA06A_EIC_EXTINT6 0L +#define PINMUX_PA06A_EIC_EXTINT6 ((PIN_PA06A_EIC_EXTINT6 << 16) | MUX_PA06A_EIC_EXTINT6) +#define PORT_PA06A_EIC_EXTINT6 (1ul << 6) +#define PIN_PA22A_EIC_EXTINT6 22L /**< \brief EIC signal: EXTINT6 on PA22 mux A */ +#define MUX_PA22A_EIC_EXTINT6 0L +#define PINMUX_PA22A_EIC_EXTINT6 ((PIN_PA22A_EIC_EXTINT6 << 16) | MUX_PA22A_EIC_EXTINT6) +#define PORT_PA22A_EIC_EXTINT6 (1ul << 22) +#define PIN_PA07A_EIC_EXTINT7 7L /**< \brief EIC signal: EXTINT7 on PA07 mux A */ +#define MUX_PA07A_EIC_EXTINT7 0L +#define PINMUX_PA07A_EIC_EXTINT7 ((PIN_PA07A_EIC_EXTINT7 << 16) | MUX_PA07A_EIC_EXTINT7) +#define PORT_PA07A_EIC_EXTINT7 (1ul << 7) +#define PIN_PA23A_EIC_EXTINT7 23L /**< \brief EIC signal: EXTINT7 on PA23 mux A */ +#define MUX_PA23A_EIC_EXTINT7 0L +#define PINMUX_PA23A_EIC_EXTINT7 ((PIN_PA23A_EIC_EXTINT7 << 16) | MUX_PA23A_EIC_EXTINT7) +#define PORT_PA23A_EIC_EXTINT7 (1ul << 23) +#define PIN_PA28A_EIC_EXTINT8 28L /**< \brief EIC signal: EXTINT8 on PA28 mux A */ +#define MUX_PA28A_EIC_EXTINT8 0L +#define PINMUX_PA28A_EIC_EXTINT8 ((PIN_PA28A_EIC_EXTINT8 << 16) | MUX_PA28A_EIC_EXTINT8) +#define PORT_PA28A_EIC_EXTINT8 (1ul << 28) +#define PIN_PA09A_EIC_EXTINT9 9L /**< \brief EIC signal: EXTINT9 on PA09 mux A */ +#define MUX_PA09A_EIC_EXTINT9 0L +#define PINMUX_PA09A_EIC_EXTINT9 ((PIN_PA09A_EIC_EXTINT9 << 16) | MUX_PA09A_EIC_EXTINT9) +#define PORT_PA09A_EIC_EXTINT9 (1ul << 9) +#define PIN_PA10A_EIC_EXTINT10 10L /**< \brief EIC signal: EXTINT10 on PA10 mux A */ +#define MUX_PA10A_EIC_EXTINT10 0L +#define PINMUX_PA10A_EIC_EXTINT10 ((PIN_PA10A_EIC_EXTINT10 << 16) | MUX_PA10A_EIC_EXTINT10) +#define PORT_PA10A_EIC_EXTINT10 (1ul << 10) +#define PIN_PA30A_EIC_EXTINT10 30L /**< \brief EIC signal: EXTINT10 on PA30 mux A */ +#define MUX_PA30A_EIC_EXTINT10 0L +#define PINMUX_PA30A_EIC_EXTINT10 ((PIN_PA30A_EIC_EXTINT10 << 16) | MUX_PA30A_EIC_EXTINT10) +#define PORT_PA30A_EIC_EXTINT10 (1ul << 30) +#define PIN_PA11A_EIC_EXTINT11 11L /**< \brief EIC signal: EXTINT11 on PA11 mux A */ +#define MUX_PA11A_EIC_EXTINT11 0L +#define PINMUX_PA11A_EIC_EXTINT11 ((PIN_PA11A_EIC_EXTINT11 << 16) | MUX_PA11A_EIC_EXTINT11) +#define PORT_PA11A_EIC_EXTINT11 (1ul << 11) +#define PIN_PA31A_EIC_EXTINT11 31L /**< \brief EIC signal: EXTINT11 on PA31 mux A */ +#define MUX_PA31A_EIC_EXTINT11 0L +#define PINMUX_PA31A_EIC_EXTINT11 ((PIN_PA31A_EIC_EXTINT11 << 16) | MUX_PA31A_EIC_EXTINT11) +#define PORT_PA31A_EIC_EXTINT11 (1ul << 31) +#define PIN_PA24A_EIC_EXTINT12 24L /**< \brief EIC signal: EXTINT12 on PA24 mux A */ +#define MUX_PA24A_EIC_EXTINT12 0L +#define PINMUX_PA24A_EIC_EXTINT12 ((PIN_PA24A_EIC_EXTINT12 << 16) | MUX_PA24A_EIC_EXTINT12) +#define PORT_PA24A_EIC_EXTINT12 (1ul << 24) +#define PIN_PA25A_EIC_EXTINT13 25L /**< \brief EIC signal: EXTINT13 on PA25 mux A */ +#define MUX_PA25A_EIC_EXTINT13 0L +#define PINMUX_PA25A_EIC_EXTINT13 ((PIN_PA25A_EIC_EXTINT13 << 16) | MUX_PA25A_EIC_EXTINT13) +#define PORT_PA25A_EIC_EXTINT13 (1ul << 25) +#define PIN_PA14A_EIC_EXTINT14 14L /**< \brief EIC signal: EXTINT14 on PA14 mux A */ +#define MUX_PA14A_EIC_EXTINT14 0L +#define PINMUX_PA14A_EIC_EXTINT14 ((PIN_PA14A_EIC_EXTINT14 << 16) | MUX_PA14A_EIC_EXTINT14) +#define PORT_PA14A_EIC_EXTINT14 (1ul << 14) +#define PIN_PA15A_EIC_EXTINT15 15L /**< \brief EIC signal: EXTINT15 on PA15 mux A */ +#define MUX_PA15A_EIC_EXTINT15 0L +#define PINMUX_PA15A_EIC_EXTINT15 ((PIN_PA15A_EIC_EXTINT15 << 16) | MUX_PA15A_EIC_EXTINT15) +#define PORT_PA15A_EIC_EXTINT15 (1ul << 15) +#define PIN_PA27A_EIC_EXTINT15 27L /**< \brief EIC signal: EXTINT15 on PA27 mux A */ +#define MUX_PA27A_EIC_EXTINT15 0L +#define PINMUX_PA27A_EIC_EXTINT15 ((PIN_PA27A_EIC_EXTINT15 << 16) | MUX_PA27A_EIC_EXTINT15) +#define PORT_PA27A_EIC_EXTINT15 (1ul << 27) +#define PIN_PA08A_EIC_NMI 8L /**< \brief EIC signal: NMI on PA08 mux A */ +#define MUX_PA08A_EIC_NMI 0L +#define PINMUX_PA08A_EIC_NMI ((PIN_PA08A_EIC_NMI << 16) | MUX_PA08A_EIC_NMI) +#define PORT_PA08A_EIC_NMI (1ul << 8) +/* ========== PORT definition for USB peripheral ========== */ +#define PIN_PA24G_USB_DM 24L /**< \brief USB signal: DM on PA24 mux G */ +#define MUX_PA24G_USB_DM 6L +#define PINMUX_PA24G_USB_DM ((PIN_PA24G_USB_DM << 16) | MUX_PA24G_USB_DM) +#define PORT_PA24G_USB_DM (1ul << 24) +#define PIN_PA25G_USB_DP 25L /**< \brief USB signal: DP on PA25 mux G */ +#define MUX_PA25G_USB_DP 6L +#define PINMUX_PA25G_USB_DP ((PIN_PA25G_USB_DP << 16) | MUX_PA25G_USB_DP) +#define PORT_PA25G_USB_DP (1ul << 25) +#define PIN_PA23G_USB_SOF_1KHZ 23L /**< \brief USB signal: SOF_1KHZ on PA23 mux G */ +#define MUX_PA23G_USB_SOF_1KHZ 6L +#define PINMUX_PA23G_USB_SOF_1KHZ ((PIN_PA23G_USB_SOF_1KHZ << 16) | MUX_PA23G_USB_SOF_1KHZ) +#define PORT_PA23G_USB_SOF_1KHZ (1ul << 23) +/* ========== PORT definition for SERCOM0 peripheral ========== */ +#define PIN_PA04D_SERCOM0_PAD0 4L /**< \brief SERCOM0 signal: PAD0 on PA04 mux D */ +#define MUX_PA04D_SERCOM0_PAD0 3L +#define PINMUX_PA04D_SERCOM0_PAD0 ((PIN_PA04D_SERCOM0_PAD0 << 16) | MUX_PA04D_SERCOM0_PAD0) +#define PORT_PA04D_SERCOM0_PAD0 (1ul << 4) +#define PIN_PA08C_SERCOM0_PAD0 8L /**< \brief SERCOM0 signal: PAD0 on PA08 mux C */ +#define MUX_PA08C_SERCOM0_PAD0 2L +#define PINMUX_PA08C_SERCOM0_PAD0 ((PIN_PA08C_SERCOM0_PAD0 << 16) | MUX_PA08C_SERCOM0_PAD0) +#define PORT_PA08C_SERCOM0_PAD0 (1ul << 8) +#define PIN_PA05D_SERCOM0_PAD1 5L /**< \brief SERCOM0 signal: PAD1 on PA05 mux D */ +#define MUX_PA05D_SERCOM0_PAD1 3L +#define PINMUX_PA05D_SERCOM0_PAD1 ((PIN_PA05D_SERCOM0_PAD1 << 16) | MUX_PA05D_SERCOM0_PAD1) +#define PORT_PA05D_SERCOM0_PAD1 (1ul << 5) +#define PIN_PA09C_SERCOM0_PAD1 9L /**< \brief SERCOM0 signal: PAD1 on PA09 mux C */ +#define MUX_PA09C_SERCOM0_PAD1 2L +#define PINMUX_PA09C_SERCOM0_PAD1 ((PIN_PA09C_SERCOM0_PAD1 << 16) | MUX_PA09C_SERCOM0_PAD1) +#define PORT_PA09C_SERCOM0_PAD1 (1ul << 9) +#define PIN_PA06D_SERCOM0_PAD2 6L /**< \brief SERCOM0 signal: PAD2 on PA06 mux D */ +#define MUX_PA06D_SERCOM0_PAD2 3L +#define PINMUX_PA06D_SERCOM0_PAD2 ((PIN_PA06D_SERCOM0_PAD2 << 16) | MUX_PA06D_SERCOM0_PAD2) +#define PORT_PA06D_SERCOM0_PAD2 (1ul << 6) +#define PIN_PA10C_SERCOM0_PAD2 10L /**< \brief SERCOM0 signal: PAD2 on PA10 mux C */ +#define MUX_PA10C_SERCOM0_PAD2 2L +#define PINMUX_PA10C_SERCOM0_PAD2 ((PIN_PA10C_SERCOM0_PAD2 << 16) | MUX_PA10C_SERCOM0_PAD2) +#define PORT_PA10C_SERCOM0_PAD2 (1ul << 10) +#define PIN_PA07D_SERCOM0_PAD3 7L /**< \brief SERCOM0 signal: PAD3 on PA07 mux D */ +#define MUX_PA07D_SERCOM0_PAD3 3L +#define PINMUX_PA07D_SERCOM0_PAD3 ((PIN_PA07D_SERCOM0_PAD3 << 16) | MUX_PA07D_SERCOM0_PAD3) +#define PORT_PA07D_SERCOM0_PAD3 (1ul << 7) +#define PIN_PA11C_SERCOM0_PAD3 11L /**< \brief SERCOM0 signal: PAD3 on PA11 mux C */ +#define MUX_PA11C_SERCOM0_PAD3 2L +#define PINMUX_PA11C_SERCOM0_PAD3 ((PIN_PA11C_SERCOM0_PAD3 << 16) | MUX_PA11C_SERCOM0_PAD3) +#define PORT_PA11C_SERCOM0_PAD3 (1ul << 11) +/* ========== PORT definition for SERCOM1 peripheral ========== */ +#define PIN_PA16C_SERCOM1_PAD0 16L /**< \brief SERCOM1 signal: PAD0 on PA16 mux C */ +#define MUX_PA16C_SERCOM1_PAD0 2L +#define PINMUX_PA16C_SERCOM1_PAD0 ((PIN_PA16C_SERCOM1_PAD0 << 16) | MUX_PA16C_SERCOM1_PAD0) +#define PORT_PA16C_SERCOM1_PAD0 (1ul << 16) +#define PIN_PA00D_SERCOM1_PAD0 0L /**< \brief SERCOM1 signal: PAD0 on PA00 mux D */ +#define MUX_PA00D_SERCOM1_PAD0 3L +#define PINMUX_PA00D_SERCOM1_PAD0 ((PIN_PA00D_SERCOM1_PAD0 << 16) | MUX_PA00D_SERCOM1_PAD0) +#define PORT_PA00D_SERCOM1_PAD0 (1ul << 0) +#define PIN_PA17C_SERCOM1_PAD1 17L /**< \brief SERCOM1 signal: PAD1 on PA17 mux C */ +#define MUX_PA17C_SERCOM1_PAD1 2L +#define PINMUX_PA17C_SERCOM1_PAD1 ((PIN_PA17C_SERCOM1_PAD1 << 16) | MUX_PA17C_SERCOM1_PAD1) +#define PORT_PA17C_SERCOM1_PAD1 (1ul << 17) +#define PIN_PA01D_SERCOM1_PAD1 1L /**< \brief SERCOM1 signal: PAD1 on PA01 mux D */ +#define MUX_PA01D_SERCOM1_PAD1 3L +#define PINMUX_PA01D_SERCOM1_PAD1 ((PIN_PA01D_SERCOM1_PAD1 << 16) | MUX_PA01D_SERCOM1_PAD1) +#define PORT_PA01D_SERCOM1_PAD1 (1ul << 1) +#define PIN_PA30D_SERCOM1_PAD2 30L /**< \brief SERCOM1 signal: PAD2 on PA30 mux D */ +#define MUX_PA30D_SERCOM1_PAD2 3L +#define PINMUX_PA30D_SERCOM1_PAD2 ((PIN_PA30D_SERCOM1_PAD2 << 16) | MUX_PA30D_SERCOM1_PAD2) +#define PORT_PA30D_SERCOM1_PAD2 (1ul << 30) +#define PIN_PA18C_SERCOM1_PAD2 18L /**< \brief SERCOM1 signal: PAD2 on PA18 mux C */ +#define MUX_PA18C_SERCOM1_PAD2 2L +#define PINMUX_PA18C_SERCOM1_PAD2 ((PIN_PA18C_SERCOM1_PAD2 << 16) | MUX_PA18C_SERCOM1_PAD2) +#define PORT_PA18C_SERCOM1_PAD2 (1ul << 18) +#define PIN_PA31D_SERCOM1_PAD3 31L /**< \brief SERCOM1 signal: PAD3 on PA31 mux D */ +#define MUX_PA31D_SERCOM1_PAD3 3L +#define PINMUX_PA31D_SERCOM1_PAD3 ((PIN_PA31D_SERCOM1_PAD3 << 16) | MUX_PA31D_SERCOM1_PAD3) +#define PORT_PA31D_SERCOM1_PAD3 (1ul << 31) +#define PIN_PA19C_SERCOM1_PAD3 19L /**< \brief SERCOM1 signal: PAD3 on PA19 mux C */ +#define MUX_PA19C_SERCOM1_PAD3 2L +#define PINMUX_PA19C_SERCOM1_PAD3 ((PIN_PA19C_SERCOM1_PAD3 << 16) | MUX_PA19C_SERCOM1_PAD3) +#define PORT_PA19C_SERCOM1_PAD3 (1ul << 19) +/* ========== PORT definition for SERCOM2 peripheral ========== */ +#define PIN_PA08D_SERCOM2_PAD0 8L /**< \brief SERCOM2 signal: PAD0 on PA08 mux D */ +#define MUX_PA08D_SERCOM2_PAD0 3L +#define PINMUX_PA08D_SERCOM2_PAD0 ((PIN_PA08D_SERCOM2_PAD0 << 16) | MUX_PA08D_SERCOM2_PAD0) +#define PORT_PA08D_SERCOM2_PAD0 (1ul << 8) +#define PIN_PA09D_SERCOM2_PAD1 9L /**< \brief SERCOM2 signal: PAD1 on PA09 mux D */ +#define MUX_PA09D_SERCOM2_PAD1 3L +#define PINMUX_PA09D_SERCOM2_PAD1 ((PIN_PA09D_SERCOM2_PAD1 << 16) | MUX_PA09D_SERCOM2_PAD1) +#define PORT_PA09D_SERCOM2_PAD1 (1ul << 9) +#define PIN_PA10D_SERCOM2_PAD2 10L /**< \brief SERCOM2 signal: PAD2 on PA10 mux D */ +#define MUX_PA10D_SERCOM2_PAD2 3L +#define PINMUX_PA10D_SERCOM2_PAD2 ((PIN_PA10D_SERCOM2_PAD2 << 16) | MUX_PA10D_SERCOM2_PAD2) +#define PORT_PA10D_SERCOM2_PAD2 (1ul << 10) +#define PIN_PA14C_SERCOM2_PAD2 14L /**< \brief SERCOM2 signal: PAD2 on PA14 mux C */ +#define MUX_PA14C_SERCOM2_PAD2 2L +#define PINMUX_PA14C_SERCOM2_PAD2 ((PIN_PA14C_SERCOM2_PAD2 << 16) | MUX_PA14C_SERCOM2_PAD2) +#define PORT_PA14C_SERCOM2_PAD2 (1ul << 14) +#define PIN_PA11D_SERCOM2_PAD3 11L /**< \brief SERCOM2 signal: PAD3 on PA11 mux D */ +#define MUX_PA11D_SERCOM2_PAD3 3L +#define PINMUX_PA11D_SERCOM2_PAD3 ((PIN_PA11D_SERCOM2_PAD3 << 16) | MUX_PA11D_SERCOM2_PAD3) +#define PORT_PA11D_SERCOM2_PAD3 (1ul << 11) +#define PIN_PA15C_SERCOM2_PAD3 15L /**< \brief SERCOM2 signal: PAD3 on PA15 mux C */ +#define MUX_PA15C_SERCOM2_PAD3 2L +#define PINMUX_PA15C_SERCOM2_PAD3 ((PIN_PA15C_SERCOM2_PAD3 << 16) | MUX_PA15C_SERCOM2_PAD3) +#define PORT_PA15C_SERCOM2_PAD3 (1ul << 15) +/* ========== PORT definition for SERCOM3 peripheral ========== */ +#define PIN_PA16D_SERCOM3_PAD0 16L /**< \brief SERCOM3 signal: PAD0 on PA16 mux D */ +#define MUX_PA16D_SERCOM3_PAD0 3L +#define PINMUX_PA16D_SERCOM3_PAD0 ((PIN_PA16D_SERCOM3_PAD0 << 16) | MUX_PA16D_SERCOM3_PAD0) +#define PORT_PA16D_SERCOM3_PAD0 (1ul << 16) +#define PIN_PA22C_SERCOM3_PAD0 22L /**< \brief SERCOM3 signal: PAD0 on PA22 mux C */ +#define MUX_PA22C_SERCOM3_PAD0 2L +#define PINMUX_PA22C_SERCOM3_PAD0 ((PIN_PA22C_SERCOM3_PAD0 << 16) | MUX_PA22C_SERCOM3_PAD0) +#define PORT_PA22C_SERCOM3_PAD0 (1ul << 22) +#define PIN_PA17D_SERCOM3_PAD1 17L /**< \brief SERCOM3 signal: PAD1 on PA17 mux D */ +#define MUX_PA17D_SERCOM3_PAD1 3L +#define PINMUX_PA17D_SERCOM3_PAD1 ((PIN_PA17D_SERCOM3_PAD1 << 16) | MUX_PA17D_SERCOM3_PAD1) +#define PORT_PA17D_SERCOM3_PAD1 (1ul << 17) +#define PIN_PA23C_SERCOM3_PAD1 23L /**< \brief SERCOM3 signal: PAD1 on PA23 mux C */ +#define MUX_PA23C_SERCOM3_PAD1 2L +#define PINMUX_PA23C_SERCOM3_PAD1 ((PIN_PA23C_SERCOM3_PAD1 << 16) | MUX_PA23C_SERCOM3_PAD1) +#define PORT_PA23C_SERCOM3_PAD1 (1ul << 23) +#define PIN_PA18D_SERCOM3_PAD2 18L /**< \brief SERCOM3 signal: PAD2 on PA18 mux D */ +#define MUX_PA18D_SERCOM3_PAD2 3L +#define PINMUX_PA18D_SERCOM3_PAD2 ((PIN_PA18D_SERCOM3_PAD2 << 16) | MUX_PA18D_SERCOM3_PAD2) +#define PORT_PA18D_SERCOM3_PAD2 (1ul << 18) +#define PIN_PA24C_SERCOM3_PAD2 24L /**< \brief SERCOM3 signal: PAD2 on PA24 mux C */ +#define MUX_PA24C_SERCOM3_PAD2 2L +#define PINMUX_PA24C_SERCOM3_PAD2 ((PIN_PA24C_SERCOM3_PAD2 << 16) | MUX_PA24C_SERCOM3_PAD2) +#define PORT_PA24C_SERCOM3_PAD2 (1ul << 24) +#define PIN_PA19D_SERCOM3_PAD3 19L /**< \brief SERCOM3 signal: PAD3 on PA19 mux D */ +#define MUX_PA19D_SERCOM3_PAD3 3L +#define PINMUX_PA19D_SERCOM3_PAD3 ((PIN_PA19D_SERCOM3_PAD3 << 16) | MUX_PA19D_SERCOM3_PAD3) +#define PORT_PA19D_SERCOM3_PAD3 (1ul << 19) +#define PIN_PA25C_SERCOM3_PAD3 25L /**< \brief SERCOM3 signal: PAD3 on PA25 mux C */ +#define MUX_PA25C_SERCOM3_PAD3 2L +#define PINMUX_PA25C_SERCOM3_PAD3 ((PIN_PA25C_SERCOM3_PAD3 << 16) | MUX_PA25C_SERCOM3_PAD3) +#define PORT_PA25C_SERCOM3_PAD3 (1ul << 25) +/* ========== PORT definition for TCC0 peripheral ========== */ +#define PIN_PA04E_TCC0_WO0 4L /**< \brief TCC0 signal: WO0 on PA04 mux E */ +#define MUX_PA04E_TCC0_WO0 4L +#define PINMUX_PA04E_TCC0_WO0 ((PIN_PA04E_TCC0_WO0 << 16) | MUX_PA04E_TCC0_WO0) +#define PORT_PA04E_TCC0_WO0 (1ul << 4) +#define PIN_PA08E_TCC0_WO0 8L /**< \brief TCC0 signal: WO0 on PA08 mux E */ +#define MUX_PA08E_TCC0_WO0 4L +#define PINMUX_PA08E_TCC0_WO0 ((PIN_PA08E_TCC0_WO0 << 16) | MUX_PA08E_TCC0_WO0) +#define PORT_PA08E_TCC0_WO0 (1ul << 8) +#define PIN_PA05E_TCC0_WO1 5L /**< \brief TCC0 signal: WO1 on PA05 mux E */ +#define MUX_PA05E_TCC0_WO1 4L +#define PINMUX_PA05E_TCC0_WO1 ((PIN_PA05E_TCC0_WO1 << 16) | MUX_PA05E_TCC0_WO1) +#define PORT_PA05E_TCC0_WO1 (1ul << 5) +#define PIN_PA09E_TCC0_WO1 9L /**< \brief TCC0 signal: WO1 on PA09 mux E */ +#define MUX_PA09E_TCC0_WO1 4L +#define PINMUX_PA09E_TCC0_WO1 ((PIN_PA09E_TCC0_WO1 << 16) | MUX_PA09E_TCC0_WO1) +#define PORT_PA09E_TCC0_WO1 (1ul << 9) +#define PIN_PA10F_TCC0_WO2 10L /**< \brief TCC0 signal: WO2 on PA10 mux F */ +#define MUX_PA10F_TCC0_WO2 5L +#define PINMUX_PA10F_TCC0_WO2 ((PIN_PA10F_TCC0_WO2 << 16) | MUX_PA10F_TCC0_WO2) +#define PORT_PA10F_TCC0_WO2 (1ul << 10) +#define PIN_PA18F_TCC0_WO2 18L /**< \brief TCC0 signal: WO2 on PA18 mux F */ +#define MUX_PA18F_TCC0_WO2 5L +#define PINMUX_PA18F_TCC0_WO2 ((PIN_PA18F_TCC0_WO2 << 16) | MUX_PA18F_TCC0_WO2) +#define PORT_PA18F_TCC0_WO2 (1ul << 18) +#define PIN_PA11F_TCC0_WO3 11L /**< \brief TCC0 signal: WO3 on PA11 mux F */ +#define MUX_PA11F_TCC0_WO3 5L +#define PINMUX_PA11F_TCC0_WO3 ((PIN_PA11F_TCC0_WO3 << 16) | MUX_PA11F_TCC0_WO3) +#define PORT_PA11F_TCC0_WO3 (1ul << 11) +#define PIN_PA19F_TCC0_WO3 19L /**< \brief TCC0 signal: WO3 on PA19 mux F */ +#define MUX_PA19F_TCC0_WO3 5L +#define PINMUX_PA19F_TCC0_WO3 ((PIN_PA19F_TCC0_WO3 << 16) | MUX_PA19F_TCC0_WO3) +#define PORT_PA19F_TCC0_WO3 (1ul << 19) +#define PIN_PA14F_TCC0_WO4 14L /**< \brief TCC0 signal: WO4 on PA14 mux F */ +#define MUX_PA14F_TCC0_WO4 5L +#define PINMUX_PA14F_TCC0_WO4 ((PIN_PA14F_TCC0_WO4 << 16) | MUX_PA14F_TCC0_WO4) +#define PORT_PA14F_TCC0_WO4 (1ul << 14) +#define PIN_PA22F_TCC0_WO4 22L /**< \brief TCC0 signal: WO4 on PA22 mux F */ +#define MUX_PA22F_TCC0_WO4 5L +#define PINMUX_PA22F_TCC0_WO4 ((PIN_PA22F_TCC0_WO4 << 16) | MUX_PA22F_TCC0_WO4) +#define PORT_PA22F_TCC0_WO4 (1ul << 22) +#define PIN_PA15F_TCC0_WO5 15L /**< \brief TCC0 signal: WO5 on PA15 mux F */ +#define MUX_PA15F_TCC0_WO5 5L +#define PINMUX_PA15F_TCC0_WO5 ((PIN_PA15F_TCC0_WO5 << 16) | MUX_PA15F_TCC0_WO5) +#define PORT_PA15F_TCC0_WO5 (1ul << 15) +#define PIN_PA23F_TCC0_WO5 23L /**< \brief TCC0 signal: WO5 on PA23 mux F */ +#define MUX_PA23F_TCC0_WO5 5L +#define PINMUX_PA23F_TCC0_WO5 ((PIN_PA23F_TCC0_WO5 << 16) | MUX_PA23F_TCC0_WO5) +#define PORT_PA23F_TCC0_WO5 (1ul << 23) +#define PIN_PA16F_TCC0_WO6 16L /**< \brief TCC0 signal: WO6 on PA16 mux F */ +#define MUX_PA16F_TCC0_WO6 5L +#define PINMUX_PA16F_TCC0_WO6 ((PIN_PA16F_TCC0_WO6 << 16) | MUX_PA16F_TCC0_WO6) +#define PORT_PA16F_TCC0_WO6 (1ul << 16) +#define PIN_PA17F_TCC0_WO7 17L /**< \brief TCC0 signal: WO7 on PA17 mux F */ +#define MUX_PA17F_TCC0_WO7 5L +#define PINMUX_PA17F_TCC0_WO7 ((PIN_PA17F_TCC0_WO7 << 16) | MUX_PA17F_TCC0_WO7) +#define PORT_PA17F_TCC0_WO7 (1ul << 17) +/* ========== PORT definition for TCC1 peripheral ========== */ +#define PIN_PA06E_TCC1_WO0 6L /**< \brief TCC1 signal: WO0 on PA06 mux E */ +#define MUX_PA06E_TCC1_WO0 4L +#define PINMUX_PA06E_TCC1_WO0 ((PIN_PA06E_TCC1_WO0 << 16) | MUX_PA06E_TCC1_WO0) +#define PORT_PA06E_TCC1_WO0 (1ul << 6) +#define PIN_PA10E_TCC1_WO0 10L /**< \brief TCC1 signal: WO0 on PA10 mux E */ +#define MUX_PA10E_TCC1_WO0 4L +#define PINMUX_PA10E_TCC1_WO0 ((PIN_PA10E_TCC1_WO0 << 16) | MUX_PA10E_TCC1_WO0) +#define PORT_PA10E_TCC1_WO0 (1ul << 10) +#define PIN_PA30E_TCC1_WO0 30L /**< \brief TCC1 signal: WO0 on PA30 mux E */ +#define MUX_PA30E_TCC1_WO0 4L +#define PINMUX_PA30E_TCC1_WO0 ((PIN_PA30E_TCC1_WO0 << 16) | MUX_PA30E_TCC1_WO0) +#define PORT_PA30E_TCC1_WO0 (1ul << 30) +#define PIN_PA07E_TCC1_WO1 7L /**< \brief TCC1 signal: WO1 on PA07 mux E */ +#define MUX_PA07E_TCC1_WO1 4L +#define PINMUX_PA07E_TCC1_WO1 ((PIN_PA07E_TCC1_WO1 << 16) | MUX_PA07E_TCC1_WO1) +#define PORT_PA07E_TCC1_WO1 (1ul << 7) +#define PIN_PA11E_TCC1_WO1 11L /**< \brief TCC1 signal: WO1 on PA11 mux E */ +#define MUX_PA11E_TCC1_WO1 4L +#define PINMUX_PA11E_TCC1_WO1 ((PIN_PA11E_TCC1_WO1 << 16) | MUX_PA11E_TCC1_WO1) +#define PORT_PA11E_TCC1_WO1 (1ul << 11) +#define PIN_PA31E_TCC1_WO1 31L /**< \brief TCC1 signal: WO1 on PA31 mux E */ +#define MUX_PA31E_TCC1_WO1 4L +#define PINMUX_PA31E_TCC1_WO1 ((PIN_PA31E_TCC1_WO1 << 16) | MUX_PA31E_TCC1_WO1) +#define PORT_PA31E_TCC1_WO1 (1ul << 31) +#define PIN_PA08F_TCC1_WO2 8L /**< \brief TCC1 signal: WO2 on PA08 mux F */ +#define MUX_PA08F_TCC1_WO2 5L +#define PINMUX_PA08F_TCC1_WO2 ((PIN_PA08F_TCC1_WO2 << 16) | MUX_PA08F_TCC1_WO2) +#define PORT_PA08F_TCC1_WO2 (1ul << 8) +#define PIN_PA24F_TCC1_WO2 24L /**< \brief TCC1 signal: WO2 on PA24 mux F */ +#define MUX_PA24F_TCC1_WO2 5L +#define PINMUX_PA24F_TCC1_WO2 ((PIN_PA24F_TCC1_WO2 << 16) | MUX_PA24F_TCC1_WO2) +#define PORT_PA24F_TCC1_WO2 (1ul << 24) +#define PIN_PA09F_TCC1_WO3 9L /**< \brief TCC1 signal: WO3 on PA09 mux F */ +#define MUX_PA09F_TCC1_WO3 5L +#define PINMUX_PA09F_TCC1_WO3 ((PIN_PA09F_TCC1_WO3 << 16) | MUX_PA09F_TCC1_WO3) +#define PORT_PA09F_TCC1_WO3 (1ul << 9) +#define PIN_PA25F_TCC1_WO3 25L /**< \brief TCC1 signal: WO3 on PA25 mux F */ +#define MUX_PA25F_TCC1_WO3 5L +#define PINMUX_PA25F_TCC1_WO3 ((PIN_PA25F_TCC1_WO3 << 16) | MUX_PA25F_TCC1_WO3) +#define PORT_PA25F_TCC1_WO3 (1ul << 25) +/* ========== PORT definition for TCC2 peripheral ========== */ +#define PIN_PA16E_TCC2_WO0 16L /**< \brief TCC2 signal: WO0 on PA16 mux E */ +#define MUX_PA16E_TCC2_WO0 4L +#define PINMUX_PA16E_TCC2_WO0 ((PIN_PA16E_TCC2_WO0 << 16) | MUX_PA16E_TCC2_WO0) +#define PORT_PA16E_TCC2_WO0 (1ul << 16) +#define PIN_PA00E_TCC2_WO0 0L /**< \brief TCC2 signal: WO0 on PA00 mux E */ +#define MUX_PA00E_TCC2_WO0 4L +#define PINMUX_PA00E_TCC2_WO0 ((PIN_PA00E_TCC2_WO0 << 16) | MUX_PA00E_TCC2_WO0) +#define PORT_PA00E_TCC2_WO0 (1ul << 0) +#define PIN_PA17E_TCC2_WO1 17L /**< \brief TCC2 signal: WO1 on PA17 mux E */ +#define MUX_PA17E_TCC2_WO1 4L +#define PINMUX_PA17E_TCC2_WO1 ((PIN_PA17E_TCC2_WO1 << 16) | MUX_PA17E_TCC2_WO1) +#define PORT_PA17E_TCC2_WO1 (1ul << 17) +#define PIN_PA01E_TCC2_WO1 1L /**< \brief TCC2 signal: WO1 on PA01 mux E */ +#define MUX_PA01E_TCC2_WO1 4L +#define PINMUX_PA01E_TCC2_WO1 ((PIN_PA01E_TCC2_WO1 << 16) | MUX_PA01E_TCC2_WO1) +#define PORT_PA01E_TCC2_WO1 (1ul << 1) +/* ========== PORT definition for TC3 peripheral ========== */ +#define PIN_PA18E_TC3_WO0 18L /**< \brief TC3 signal: WO0 on PA18 mux E */ +#define MUX_PA18E_TC3_WO0 4L +#define PINMUX_PA18E_TC3_WO0 ((PIN_PA18E_TC3_WO0 << 16) | MUX_PA18E_TC3_WO0) +#define PORT_PA18E_TC3_WO0 (1ul << 18) +#define PIN_PA14E_TC3_WO0 14L /**< \brief TC3 signal: WO0 on PA14 mux E */ +#define MUX_PA14E_TC3_WO0 4L +#define PINMUX_PA14E_TC3_WO0 ((PIN_PA14E_TC3_WO0 << 16) | MUX_PA14E_TC3_WO0) +#define PORT_PA14E_TC3_WO0 (1ul << 14) +#define PIN_PA19E_TC3_WO1 19L /**< \brief TC3 signal: WO1 on PA19 mux E */ +#define MUX_PA19E_TC3_WO1 4L +#define PINMUX_PA19E_TC3_WO1 ((PIN_PA19E_TC3_WO1 << 16) | MUX_PA19E_TC3_WO1) +#define PORT_PA19E_TC3_WO1 (1ul << 19) +#define PIN_PA15E_TC3_WO1 15L /**< \brief TC3 signal: WO1 on PA15 mux E */ +#define MUX_PA15E_TC3_WO1 4L +#define PINMUX_PA15E_TC3_WO1 ((PIN_PA15E_TC3_WO1 << 16) | MUX_PA15E_TC3_WO1) +#define PORT_PA15E_TC3_WO1 (1ul << 15) +/* ========== PORT definition for TC4 peripheral ========== */ +#define PIN_PA22E_TC4_WO0 22L /**< \brief TC4 signal: WO0 on PA22 mux E */ +#define MUX_PA22E_TC4_WO0 4L +#define PINMUX_PA22E_TC4_WO0 ((PIN_PA22E_TC4_WO0 << 16) | MUX_PA22E_TC4_WO0) +#define PORT_PA22E_TC4_WO0 (1ul << 22) +#define PIN_PA23E_TC4_WO1 23L /**< \brief TC4 signal: WO1 on PA23 mux E */ +#define MUX_PA23E_TC4_WO1 4L +#define PINMUX_PA23E_TC4_WO1 ((PIN_PA23E_TC4_WO1 << 16) | MUX_PA23E_TC4_WO1) +#define PORT_PA23E_TC4_WO1 (1ul << 23) +/* ========== PORT definition for TC5 peripheral ========== */ +#define PIN_PA24E_TC5_WO0 24L /**< \brief TC5 signal: WO0 on PA24 mux E */ +#define MUX_PA24E_TC5_WO0 4L +#define PINMUX_PA24E_TC5_WO0 ((PIN_PA24E_TC5_WO0 << 16) | MUX_PA24E_TC5_WO0) +#define PORT_PA24E_TC5_WO0 (1ul << 24) +#define PIN_PA25E_TC5_WO1 25L /**< \brief TC5 signal: WO1 on PA25 mux E */ +#define MUX_PA25E_TC5_WO1 4L +#define PINMUX_PA25E_TC5_WO1 ((PIN_PA25E_TC5_WO1 << 16) | MUX_PA25E_TC5_WO1) +#define PORT_PA25E_TC5_WO1 (1ul << 25) +/* ========== PORT definition for ADC peripheral ========== */ +#define PIN_PA02B_ADC_AIN0 2L /**< \brief ADC signal: AIN0 on PA02 mux B */ +#define MUX_PA02B_ADC_AIN0 1L +#define PINMUX_PA02B_ADC_AIN0 ((PIN_PA02B_ADC_AIN0 << 16) | MUX_PA02B_ADC_AIN0) +#define PORT_PA02B_ADC_AIN0 (1ul << 2) +#define PIN_PA03B_ADC_AIN1 3L /**< \brief ADC signal: AIN1 on PA03 mux B */ +#define MUX_PA03B_ADC_AIN1 1L +#define PINMUX_PA03B_ADC_AIN1 ((PIN_PA03B_ADC_AIN1 << 16) | MUX_PA03B_ADC_AIN1) +#define PORT_PA03B_ADC_AIN1 (1ul << 3) +#define PIN_PA04B_ADC_AIN4 4L /**< \brief ADC signal: AIN4 on PA04 mux B */ +#define MUX_PA04B_ADC_AIN4 1L +#define PINMUX_PA04B_ADC_AIN4 ((PIN_PA04B_ADC_AIN4 << 16) | MUX_PA04B_ADC_AIN4) +#define PORT_PA04B_ADC_AIN4 (1ul << 4) +#define PIN_PA05B_ADC_AIN5 5L /**< \brief ADC signal: AIN5 on PA05 mux B */ +#define MUX_PA05B_ADC_AIN5 1L +#define PINMUX_PA05B_ADC_AIN5 ((PIN_PA05B_ADC_AIN5 << 16) | MUX_PA05B_ADC_AIN5) +#define PORT_PA05B_ADC_AIN5 (1ul << 5) +#define PIN_PA06B_ADC_AIN6 6L /**< \brief ADC signal: AIN6 on PA06 mux B */ +#define MUX_PA06B_ADC_AIN6 1L +#define PINMUX_PA06B_ADC_AIN6 ((PIN_PA06B_ADC_AIN6 << 16) | MUX_PA06B_ADC_AIN6) +#define PORT_PA06B_ADC_AIN6 (1ul << 6) +#define PIN_PA07B_ADC_AIN7 7L /**< \brief ADC signal: AIN7 on PA07 mux B */ +#define MUX_PA07B_ADC_AIN7 1L +#define PINMUX_PA07B_ADC_AIN7 ((PIN_PA07B_ADC_AIN7 << 16) | MUX_PA07B_ADC_AIN7) +#define PORT_PA07B_ADC_AIN7 (1ul << 7) +#define PIN_PA08B_ADC_AIN16 8L /**< \brief ADC signal: AIN16 on PA08 mux B */ +#define MUX_PA08B_ADC_AIN16 1L +#define PINMUX_PA08B_ADC_AIN16 ((PIN_PA08B_ADC_AIN16 << 16) | MUX_PA08B_ADC_AIN16) +#define PORT_PA08B_ADC_AIN16 (1ul << 8) +#define PIN_PA09B_ADC_AIN17 9L /**< \brief ADC signal: AIN17 on PA09 mux B */ +#define MUX_PA09B_ADC_AIN17 1L +#define PINMUX_PA09B_ADC_AIN17 ((PIN_PA09B_ADC_AIN17 << 16) | MUX_PA09B_ADC_AIN17) +#define PORT_PA09B_ADC_AIN17 (1ul << 9) +#define PIN_PA10B_ADC_AIN18 10L /**< \brief ADC signal: AIN18 on PA10 mux B */ +#define MUX_PA10B_ADC_AIN18 1L +#define PINMUX_PA10B_ADC_AIN18 ((PIN_PA10B_ADC_AIN18 << 16) | MUX_PA10B_ADC_AIN18) +#define PORT_PA10B_ADC_AIN18 (1ul << 10) +#define PIN_PA11B_ADC_AIN19 11L /**< \brief ADC signal: AIN19 on PA11 mux B */ +#define MUX_PA11B_ADC_AIN19 1L +#define PINMUX_PA11B_ADC_AIN19 ((PIN_PA11B_ADC_AIN19 << 16) | MUX_PA11B_ADC_AIN19) +#define PORT_PA11B_ADC_AIN19 (1ul << 11) +#define PIN_PA04B_ADC_VREFP 4L /**< \brief ADC signal: VREFP on PA04 mux B */ +#define MUX_PA04B_ADC_VREFP 1L +#define PINMUX_PA04B_ADC_VREFP ((PIN_PA04B_ADC_VREFP << 16) | MUX_PA04B_ADC_VREFP) +#define PORT_PA04B_ADC_VREFP (1ul << 4) +/* ========== PORT definition for AC peripheral ========== */ +#define PIN_PA04B_AC_AIN0 4L /**< \brief AC signal: AIN0 on PA04 mux B */ +#define MUX_PA04B_AC_AIN0 1L +#define PINMUX_PA04B_AC_AIN0 ((PIN_PA04B_AC_AIN0 << 16) | MUX_PA04B_AC_AIN0) +#define PORT_PA04B_AC_AIN0 (1ul << 4) +#define PIN_PA05B_AC_AIN1 5L /**< \brief AC signal: AIN1 on PA05 mux B */ +#define MUX_PA05B_AC_AIN1 1L +#define PINMUX_PA05B_AC_AIN1 ((PIN_PA05B_AC_AIN1 << 16) | MUX_PA05B_AC_AIN1) +#define PORT_PA05B_AC_AIN1 (1ul << 5) +#define PIN_PA06B_AC_AIN2 6L /**< \brief AC signal: AIN2 on PA06 mux B */ +#define MUX_PA06B_AC_AIN2 1L +#define PINMUX_PA06B_AC_AIN2 ((PIN_PA06B_AC_AIN2 << 16) | MUX_PA06B_AC_AIN2) +#define PORT_PA06B_AC_AIN2 (1ul << 6) +#define PIN_PA07B_AC_AIN3 7L /**< \brief AC signal: AIN3 on PA07 mux B */ +#define MUX_PA07B_AC_AIN3 1L +#define PINMUX_PA07B_AC_AIN3 ((PIN_PA07B_AC_AIN3 << 16) | MUX_PA07B_AC_AIN3) +#define PORT_PA07B_AC_AIN3 (1ul << 7) +#define PIN_PA18H_AC_CMP0 18L /**< \brief AC signal: CMP0 on PA18 mux H */ +#define MUX_PA18H_AC_CMP0 7L +#define PINMUX_PA18H_AC_CMP0 ((PIN_PA18H_AC_CMP0 << 16) | MUX_PA18H_AC_CMP0) +#define PORT_PA18H_AC_CMP0 (1ul << 18) +#define PIN_PA19H_AC_CMP1 19L /**< \brief AC signal: CMP1 on PA19 mux H */ +#define MUX_PA19H_AC_CMP1 7L +#define PINMUX_PA19H_AC_CMP1 ((PIN_PA19H_AC_CMP1 << 16) | MUX_PA19H_AC_CMP1) +#define PORT_PA19H_AC_CMP1 (1ul << 19) +/* ========== PORT definition for DAC peripheral ========== */ +#define PIN_PA02B_DAC_VOUT 2L /**< \brief DAC signal: VOUT on PA02 mux B */ +#define MUX_PA02B_DAC_VOUT 1L +#define PINMUX_PA02B_DAC_VOUT ((PIN_PA02B_DAC_VOUT << 16) | MUX_PA02B_DAC_VOUT) +#define PORT_PA02B_DAC_VOUT (1ul << 2) +#define PIN_PA03B_DAC_VREFP 3L /**< \brief DAC signal: VREFP on PA03 mux B */ +#define MUX_PA03B_DAC_VREFP 1L +#define PINMUX_PA03B_DAC_VREFP ((PIN_PA03B_DAC_VREFP << 16) | MUX_PA03B_DAC_VREFP) +#define PORT_PA03B_DAC_VREFP (1ul << 3) +/* ========== PORT definition for I2S peripheral ========== */ +#define PIN_PA11G_I2S_FS0 11L /**< \brief I2S signal: FS0 on PA11 mux G */ +#define MUX_PA11G_I2S_FS0 6L +#define PINMUX_PA11G_I2S_FS0 ((PIN_PA11G_I2S_FS0 << 16) | MUX_PA11G_I2S_FS0) +#define PORT_PA11G_I2S_FS0 (1ul << 11) +#define PIN_PA09G_I2S_MCK0 9L /**< \brief I2S signal: MCK0 on PA09 mux G */ +#define MUX_PA09G_I2S_MCK0 6L +#define PINMUX_PA09G_I2S_MCK0 ((PIN_PA09G_I2S_MCK0 << 16) | MUX_PA09G_I2S_MCK0) +#define PORT_PA09G_I2S_MCK0 (1ul << 9) +#define PIN_PA10G_I2S_SCK0 10L /**< \brief I2S signal: SCK0 on PA10 mux G */ +#define MUX_PA10G_I2S_SCK0 6L +#define PINMUX_PA10G_I2S_SCK0 ((PIN_PA10G_I2S_SCK0 << 16) | MUX_PA10G_I2S_SCK0) +#define PORT_PA10G_I2S_SCK0 (1ul << 10) +#define PIN_PA07G_I2S_SD0 7L /**< \brief I2S signal: SD0 on PA07 mux G */ +#define MUX_PA07G_I2S_SD0 6L +#define PINMUX_PA07G_I2S_SD0 ((PIN_PA07G_I2S_SD0 << 16) | MUX_PA07G_I2S_SD0) +#define PORT_PA07G_I2S_SD0 (1ul << 7) +#define PIN_PA19G_I2S_SD0 19L /**< \brief I2S signal: SD0 on PA19 mux G */ +#define MUX_PA19G_I2S_SD0 6L +#define PINMUX_PA19G_I2S_SD0 ((PIN_PA19G_I2S_SD0 << 16) | MUX_PA19G_I2S_SD0) +#define PORT_PA19G_I2S_SD0 (1ul << 19) +#define PIN_PA08G_I2S_SD1 8L /**< \brief I2S signal: SD1 on PA08 mux G */ +#define MUX_PA08G_I2S_SD1 6L +#define PINMUX_PA08G_I2S_SD1 ((PIN_PA08G_I2S_SD1 << 16) | MUX_PA08G_I2S_SD1) +#define PORT_PA08G_I2S_SD1 (1ul << 8) + +#endif /* _SAMD21E16A_PIO_ */ diff --git a/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/utils/cmsis/samd21/include/pio/samd21e16b.h b/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/utils/cmsis/samd21/include/pio/samd21e16b.h new file mode 100644 index 0000000..a892941 --- /dev/null +++ b/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/utils/cmsis/samd21/include/pio/samd21e16b.h @@ -0,0 +1,631 @@ +/** + * \file + * + * \brief Peripheral I/O description for SAMD21E16B + * + * Copyright (c) 2014-2018 Microchip Technology Inc. and its subsidiaries. + * + * \asf_license_start + * + * \page License + * + * Subject to your compliance with these terms, you may use Microchip + * software and any derivatives exclusively with Microchip products. + * It is your responsibility to comply with third party license terms applicable + * to your use of third party software (including open source software) that + * may accompany Microchip software. + * + * THIS SOFTWARE IS SUPPLIED BY MICROCHIP "AS IS". NO WARRANTIES, + * WHETHER EXPRESS, IMPLIED OR STATUTORY, APPLY TO THIS SOFTWARE, + * INCLUDING ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, + * AND FITNESS FOR A PARTICULAR PURPOSE. IN NO EVENT WILL MICROCHIP BE + * LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL OR CONSEQUENTIAL + * LOSS, DAMAGE, COST OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE + * SOFTWARE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE + * POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT + * ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY + * RELATED TO THIS SOFTWARE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, + * THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THIS SOFTWARE. + * + * \asf_license_stop + * + */ + +#ifndef _SAMD21E16B_PIO_ +#define _SAMD21E16B_PIO_ + +#define PIN_PA00 0 /**< \brief Pin Number for PA00 */ +#define PORT_PA00 (1ul << 0) /**< \brief PORT Mask for PA00 */ +#define PIN_PA01 1 /**< \brief Pin Number for PA01 */ +#define PORT_PA01 (1ul << 1) /**< \brief PORT Mask for PA01 */ +#define PIN_PA02 2 /**< \brief Pin Number for PA02 */ +#define PORT_PA02 (1ul << 2) /**< \brief PORT Mask for PA02 */ +#define PIN_PA03 3 /**< \brief Pin Number for PA03 */ +#define PORT_PA03 (1ul << 3) /**< \brief PORT Mask for PA03 */ +#define PIN_PA04 4 /**< \brief Pin Number for PA04 */ +#define PORT_PA04 (1ul << 4) /**< \brief PORT Mask for PA04 */ +#define PIN_PA05 5 /**< \brief Pin Number for PA05 */ +#define PORT_PA05 (1ul << 5) /**< \brief PORT Mask for PA05 */ +#define PIN_PA06 6 /**< \brief Pin Number for PA06 */ +#define PORT_PA06 (1ul << 6) /**< \brief PORT Mask for PA06 */ +#define PIN_PA07 7 /**< \brief Pin Number for PA07 */ +#define PORT_PA07 (1ul << 7) /**< \brief PORT Mask for PA07 */ +#define PIN_PA08 8 /**< \brief Pin Number for PA08 */ +#define PORT_PA08 (1ul << 8) /**< \brief PORT Mask for PA08 */ +#define PIN_PA09 9 /**< \brief Pin Number for PA09 */ +#define PORT_PA09 (1ul << 9) /**< \brief PORT Mask for PA09 */ +#define PIN_PA10 10 /**< \brief Pin Number for PA10 */ +#define PORT_PA10 (1ul << 10) /**< \brief PORT Mask for PA10 */ +#define PIN_PA11 11 /**< \brief Pin Number for PA11 */ +#define PORT_PA11 (1ul << 11) /**< \brief PORT Mask for PA11 */ +#define PIN_PA14 14 /**< \brief Pin Number for PA14 */ +#define PORT_PA14 (1ul << 14) /**< \brief PORT Mask for PA14 */ +#define PIN_PA15 15 /**< \brief Pin Number for PA15 */ +#define PORT_PA15 (1ul << 15) /**< \brief PORT Mask for PA15 */ +#define PIN_PA16 16 /**< \brief Pin Number for PA16 */ +#define PORT_PA16 (1ul << 16) /**< \brief PORT Mask for PA16 */ +#define PIN_PA17 17 /**< \brief Pin Number for PA17 */ +#define PORT_PA17 (1ul << 17) /**< \brief PORT Mask for PA17 */ +#define PIN_PA18 18 /**< \brief Pin Number for PA18 */ +#define PORT_PA18 (1ul << 18) /**< \brief PORT Mask for PA18 */ +#define PIN_PA19 19 /**< \brief Pin Number for PA19 */ +#define PORT_PA19 (1ul << 19) /**< \brief PORT Mask for PA19 */ +#define PIN_PA22 22 /**< \brief Pin Number for PA22 */ +#define PORT_PA22 (1ul << 22) /**< \brief PORT Mask for PA22 */ +#define PIN_PA23 23 /**< \brief Pin Number for PA23 */ +#define PORT_PA23 (1ul << 23) /**< \brief PORT Mask for PA23 */ +#define PIN_PA24 24 /**< \brief Pin Number for PA24 */ +#define PORT_PA24 (1ul << 24) /**< \brief PORT Mask for PA24 */ +#define PIN_PA25 25 /**< \brief Pin Number for PA25 */ +#define PORT_PA25 (1ul << 25) /**< \brief PORT Mask for PA25 */ +#define PIN_PA27 27 /**< \brief Pin Number for PA27 */ +#define PORT_PA27 (1ul << 27) /**< \brief PORT Mask for PA27 */ +#define PIN_PA28 28 /**< \brief Pin Number for PA28 */ +#define PORT_PA28 (1ul << 28) /**< \brief PORT Mask for PA28 */ +#define PIN_PA30 30 /**< \brief Pin Number for PA30 */ +#define PORT_PA30 (1ul << 30) /**< \brief PORT Mask for PA30 */ +#define PIN_PA31 31 /**< \brief Pin Number for PA31 */ +#define PORT_PA31 (1ul << 31) /**< \brief PORT Mask for PA31 */ +/* ========== PORT definition for GCLK peripheral ========== */ +#define PIN_PA14H_GCLK_IO0 14L /**< \brief GCLK signal: IO0 on PA14 mux H */ +#define MUX_PA14H_GCLK_IO0 7L +#define PINMUX_PA14H_GCLK_IO0 ((PIN_PA14H_GCLK_IO0 << 16) | MUX_PA14H_GCLK_IO0) +#define PORT_PA14H_GCLK_IO0 (1ul << 14) +#define PIN_PA27H_GCLK_IO0 27L /**< \brief GCLK signal: IO0 on PA27 mux H */ +#define MUX_PA27H_GCLK_IO0 7L +#define PINMUX_PA27H_GCLK_IO0 ((PIN_PA27H_GCLK_IO0 << 16) | MUX_PA27H_GCLK_IO0) +#define PORT_PA27H_GCLK_IO0 (1ul << 27) +#define PIN_PA28H_GCLK_IO0 28L /**< \brief GCLK signal: IO0 on PA28 mux H */ +#define MUX_PA28H_GCLK_IO0 7L +#define PINMUX_PA28H_GCLK_IO0 ((PIN_PA28H_GCLK_IO0 << 16) | MUX_PA28H_GCLK_IO0) +#define PORT_PA28H_GCLK_IO0 (1ul << 28) +#define PIN_PA30H_GCLK_IO0 30L /**< \brief GCLK signal: IO0 on PA30 mux H */ +#define MUX_PA30H_GCLK_IO0 7L +#define PINMUX_PA30H_GCLK_IO0 ((PIN_PA30H_GCLK_IO0 << 16) | MUX_PA30H_GCLK_IO0) +#define PORT_PA30H_GCLK_IO0 (1ul << 30) +#define PIN_PA15H_GCLK_IO1 15L /**< \brief GCLK signal: IO1 on PA15 mux H */ +#define MUX_PA15H_GCLK_IO1 7L +#define PINMUX_PA15H_GCLK_IO1 ((PIN_PA15H_GCLK_IO1 << 16) | MUX_PA15H_GCLK_IO1) +#define PORT_PA15H_GCLK_IO1 (1ul << 15) +#define PIN_PA16H_GCLK_IO2 16L /**< \brief GCLK signal: IO2 on PA16 mux H */ +#define MUX_PA16H_GCLK_IO2 7L +#define PINMUX_PA16H_GCLK_IO2 ((PIN_PA16H_GCLK_IO2 << 16) | MUX_PA16H_GCLK_IO2) +#define PORT_PA16H_GCLK_IO2 (1ul << 16) +#define PIN_PA17H_GCLK_IO3 17L /**< \brief GCLK signal: IO3 on PA17 mux H */ +#define MUX_PA17H_GCLK_IO3 7L +#define PINMUX_PA17H_GCLK_IO3 ((PIN_PA17H_GCLK_IO3 << 16) | MUX_PA17H_GCLK_IO3) +#define PORT_PA17H_GCLK_IO3 (1ul << 17) +#define PIN_PA10H_GCLK_IO4 10L /**< \brief GCLK signal: IO4 on PA10 mux H */ +#define MUX_PA10H_GCLK_IO4 7L +#define PINMUX_PA10H_GCLK_IO4 ((PIN_PA10H_GCLK_IO4 << 16) | MUX_PA10H_GCLK_IO4) +#define PORT_PA10H_GCLK_IO4 (1ul << 10) +#define PIN_PA11H_GCLK_IO5 11L /**< \brief GCLK signal: IO5 on PA11 mux H */ +#define MUX_PA11H_GCLK_IO5 7L +#define PINMUX_PA11H_GCLK_IO5 ((PIN_PA11H_GCLK_IO5 << 16) | MUX_PA11H_GCLK_IO5) +#define PORT_PA11H_GCLK_IO5 (1ul << 11) +#define PIN_PA22H_GCLK_IO6 22L /**< \brief GCLK signal: IO6 on PA22 mux H */ +#define MUX_PA22H_GCLK_IO6 7L +#define PINMUX_PA22H_GCLK_IO6 ((PIN_PA22H_GCLK_IO6 << 16) | MUX_PA22H_GCLK_IO6) +#define PORT_PA22H_GCLK_IO6 (1ul << 22) +#define PIN_PA23H_GCLK_IO7 23L /**< \brief GCLK signal: IO7 on PA23 mux H */ +#define MUX_PA23H_GCLK_IO7 7L +#define PINMUX_PA23H_GCLK_IO7 ((PIN_PA23H_GCLK_IO7 << 16) | MUX_PA23H_GCLK_IO7) +#define PORT_PA23H_GCLK_IO7 (1ul << 23) +/* ========== PORT definition for EIC peripheral ========== */ +#define PIN_PA16A_EIC_EXTINT0 16L /**< \brief EIC signal: EXTINT0 on PA16 mux A */ +#define MUX_PA16A_EIC_EXTINT0 0L +#define PINMUX_PA16A_EIC_EXTINT0 ((PIN_PA16A_EIC_EXTINT0 << 16) | MUX_PA16A_EIC_EXTINT0) +#define PORT_PA16A_EIC_EXTINT0 (1ul << 16) +#define PIN_PA00A_EIC_EXTINT0 0L /**< \brief EIC signal: EXTINT0 on PA00 mux A */ +#define MUX_PA00A_EIC_EXTINT0 0L +#define PINMUX_PA00A_EIC_EXTINT0 ((PIN_PA00A_EIC_EXTINT0 << 16) | MUX_PA00A_EIC_EXTINT0) +#define PORT_PA00A_EIC_EXTINT0 (1ul << 0) +#define PIN_PA17A_EIC_EXTINT1 17L /**< \brief EIC signal: EXTINT1 on PA17 mux A */ +#define MUX_PA17A_EIC_EXTINT1 0L +#define PINMUX_PA17A_EIC_EXTINT1 ((PIN_PA17A_EIC_EXTINT1 << 16) | MUX_PA17A_EIC_EXTINT1) +#define PORT_PA17A_EIC_EXTINT1 (1ul << 17) +#define PIN_PA01A_EIC_EXTINT1 1L /**< \brief EIC signal: EXTINT1 on PA01 mux A */ +#define MUX_PA01A_EIC_EXTINT1 0L +#define PINMUX_PA01A_EIC_EXTINT1 ((PIN_PA01A_EIC_EXTINT1 << 16) | MUX_PA01A_EIC_EXTINT1) +#define PORT_PA01A_EIC_EXTINT1 (1ul << 1) +#define PIN_PA02A_EIC_EXTINT2 2L /**< \brief EIC signal: EXTINT2 on PA02 mux A */ +#define MUX_PA02A_EIC_EXTINT2 0L +#define PINMUX_PA02A_EIC_EXTINT2 ((PIN_PA02A_EIC_EXTINT2 << 16) | MUX_PA02A_EIC_EXTINT2) +#define PORT_PA02A_EIC_EXTINT2 (1ul << 2) +#define PIN_PA18A_EIC_EXTINT2 18L /**< \brief EIC signal: EXTINT2 on PA18 mux A */ +#define MUX_PA18A_EIC_EXTINT2 0L +#define PINMUX_PA18A_EIC_EXTINT2 ((PIN_PA18A_EIC_EXTINT2 << 16) | MUX_PA18A_EIC_EXTINT2) +#define PORT_PA18A_EIC_EXTINT2 (1ul << 18) +#define PIN_PA03A_EIC_EXTINT3 3L /**< \brief EIC signal: EXTINT3 on PA03 mux A */ +#define MUX_PA03A_EIC_EXTINT3 0L +#define PINMUX_PA03A_EIC_EXTINT3 ((PIN_PA03A_EIC_EXTINT3 << 16) | MUX_PA03A_EIC_EXTINT3) +#define PORT_PA03A_EIC_EXTINT3 (1ul << 3) +#define PIN_PA19A_EIC_EXTINT3 19L /**< \brief EIC signal: EXTINT3 on PA19 mux A */ +#define MUX_PA19A_EIC_EXTINT3 0L +#define PINMUX_PA19A_EIC_EXTINT3 ((PIN_PA19A_EIC_EXTINT3 << 16) | MUX_PA19A_EIC_EXTINT3) +#define PORT_PA19A_EIC_EXTINT3 (1ul << 19) +#define PIN_PA04A_EIC_EXTINT4 4L /**< \brief EIC signal: EXTINT4 on PA04 mux A */ +#define MUX_PA04A_EIC_EXTINT4 0L +#define PINMUX_PA04A_EIC_EXTINT4 ((PIN_PA04A_EIC_EXTINT4 << 16) | MUX_PA04A_EIC_EXTINT4) +#define PORT_PA04A_EIC_EXTINT4 (1ul << 4) +#define PIN_PA05A_EIC_EXTINT5 5L /**< \brief EIC signal: EXTINT5 on PA05 mux A */ +#define MUX_PA05A_EIC_EXTINT5 0L +#define PINMUX_PA05A_EIC_EXTINT5 ((PIN_PA05A_EIC_EXTINT5 << 16) | MUX_PA05A_EIC_EXTINT5) +#define PORT_PA05A_EIC_EXTINT5 (1ul << 5) +#define PIN_PA06A_EIC_EXTINT6 6L /**< \brief EIC signal: EXTINT6 on PA06 mux A */ +#define MUX_PA06A_EIC_EXTINT6 0L +#define PINMUX_PA06A_EIC_EXTINT6 ((PIN_PA06A_EIC_EXTINT6 << 16) | MUX_PA06A_EIC_EXTINT6) +#define PORT_PA06A_EIC_EXTINT6 (1ul << 6) +#define PIN_PA22A_EIC_EXTINT6 22L /**< \brief EIC signal: EXTINT6 on PA22 mux A */ +#define MUX_PA22A_EIC_EXTINT6 0L +#define PINMUX_PA22A_EIC_EXTINT6 ((PIN_PA22A_EIC_EXTINT6 << 16) | MUX_PA22A_EIC_EXTINT6) +#define PORT_PA22A_EIC_EXTINT6 (1ul << 22) +#define PIN_PA07A_EIC_EXTINT7 7L /**< \brief EIC signal: EXTINT7 on PA07 mux A */ +#define MUX_PA07A_EIC_EXTINT7 0L +#define PINMUX_PA07A_EIC_EXTINT7 ((PIN_PA07A_EIC_EXTINT7 << 16) | MUX_PA07A_EIC_EXTINT7) +#define PORT_PA07A_EIC_EXTINT7 (1ul << 7) +#define PIN_PA23A_EIC_EXTINT7 23L /**< \brief EIC signal: EXTINT7 on PA23 mux A */ +#define MUX_PA23A_EIC_EXTINT7 0L +#define PINMUX_PA23A_EIC_EXTINT7 ((PIN_PA23A_EIC_EXTINT7 << 16) | MUX_PA23A_EIC_EXTINT7) +#define PORT_PA23A_EIC_EXTINT7 (1ul << 23) +#define PIN_PA28A_EIC_EXTINT8 28L /**< \brief EIC signal: EXTINT8 on PA28 mux A */ +#define MUX_PA28A_EIC_EXTINT8 0L +#define PINMUX_PA28A_EIC_EXTINT8 ((PIN_PA28A_EIC_EXTINT8 << 16) | MUX_PA28A_EIC_EXTINT8) +#define PORT_PA28A_EIC_EXTINT8 (1ul << 28) +#define PIN_PA09A_EIC_EXTINT9 9L /**< \brief EIC signal: EXTINT9 on PA09 mux A */ +#define MUX_PA09A_EIC_EXTINT9 0L +#define PINMUX_PA09A_EIC_EXTINT9 ((PIN_PA09A_EIC_EXTINT9 << 16) | MUX_PA09A_EIC_EXTINT9) +#define PORT_PA09A_EIC_EXTINT9 (1ul << 9) +#define PIN_PA10A_EIC_EXTINT10 10L /**< \brief EIC signal: EXTINT10 on PA10 mux A */ +#define MUX_PA10A_EIC_EXTINT10 0L +#define PINMUX_PA10A_EIC_EXTINT10 ((PIN_PA10A_EIC_EXTINT10 << 16) | MUX_PA10A_EIC_EXTINT10) +#define PORT_PA10A_EIC_EXTINT10 (1ul << 10) +#define PIN_PA30A_EIC_EXTINT10 30L /**< \brief EIC signal: EXTINT10 on PA30 mux A */ +#define MUX_PA30A_EIC_EXTINT10 0L +#define PINMUX_PA30A_EIC_EXTINT10 ((PIN_PA30A_EIC_EXTINT10 << 16) | MUX_PA30A_EIC_EXTINT10) +#define PORT_PA30A_EIC_EXTINT10 (1ul << 30) +#define PIN_PA11A_EIC_EXTINT11 11L /**< \brief EIC signal: EXTINT11 on PA11 mux A */ +#define MUX_PA11A_EIC_EXTINT11 0L +#define PINMUX_PA11A_EIC_EXTINT11 ((PIN_PA11A_EIC_EXTINT11 << 16) | MUX_PA11A_EIC_EXTINT11) +#define PORT_PA11A_EIC_EXTINT11 (1ul << 11) +#define PIN_PA31A_EIC_EXTINT11 31L /**< \brief EIC signal: EXTINT11 on PA31 mux A */ +#define MUX_PA31A_EIC_EXTINT11 0L +#define PINMUX_PA31A_EIC_EXTINT11 ((PIN_PA31A_EIC_EXTINT11 << 16) | MUX_PA31A_EIC_EXTINT11) +#define PORT_PA31A_EIC_EXTINT11 (1ul << 31) +#define PIN_PA24A_EIC_EXTINT12 24L /**< \brief EIC signal: EXTINT12 on PA24 mux A */ +#define MUX_PA24A_EIC_EXTINT12 0L +#define PINMUX_PA24A_EIC_EXTINT12 ((PIN_PA24A_EIC_EXTINT12 << 16) | MUX_PA24A_EIC_EXTINT12) +#define PORT_PA24A_EIC_EXTINT12 (1ul << 24) +#define PIN_PA25A_EIC_EXTINT13 25L /**< \brief EIC signal: EXTINT13 on PA25 mux A */ +#define MUX_PA25A_EIC_EXTINT13 0L +#define PINMUX_PA25A_EIC_EXTINT13 ((PIN_PA25A_EIC_EXTINT13 << 16) | MUX_PA25A_EIC_EXTINT13) +#define PORT_PA25A_EIC_EXTINT13 (1ul << 25) +#define PIN_PA14A_EIC_EXTINT14 14L /**< \brief EIC signal: EXTINT14 on PA14 mux A */ +#define MUX_PA14A_EIC_EXTINT14 0L +#define PINMUX_PA14A_EIC_EXTINT14 ((PIN_PA14A_EIC_EXTINT14 << 16) | MUX_PA14A_EIC_EXTINT14) +#define PORT_PA14A_EIC_EXTINT14 (1ul << 14) +#define PIN_PA27A_EIC_EXTINT15 27L /**< \brief EIC signal: EXTINT15 on PA27 mux A */ +#define MUX_PA27A_EIC_EXTINT15 0L +#define PINMUX_PA27A_EIC_EXTINT15 ((PIN_PA27A_EIC_EXTINT15 << 16) | MUX_PA27A_EIC_EXTINT15) +#define PORT_PA27A_EIC_EXTINT15 (1ul << 27) +#define PIN_PA15A_EIC_EXTINT15 15L /**< \brief EIC signal: EXTINT15 on PA15 mux A */ +#define MUX_PA15A_EIC_EXTINT15 0L +#define PINMUX_PA15A_EIC_EXTINT15 ((PIN_PA15A_EIC_EXTINT15 << 16) | MUX_PA15A_EIC_EXTINT15) +#define PORT_PA15A_EIC_EXTINT15 (1ul << 15) +#define PIN_PA08A_EIC_NMI 8L /**< \brief EIC signal: NMI on PA08 mux A */ +#define MUX_PA08A_EIC_NMI 0L +#define PINMUX_PA08A_EIC_NMI ((PIN_PA08A_EIC_NMI << 16) | MUX_PA08A_EIC_NMI) +#define PORT_PA08A_EIC_NMI (1ul << 8) +/* ========== PORT definition for USB peripheral ========== */ +#define PIN_PA24G_USB_DM 24L /**< \brief USB signal: DM on PA24 mux G */ +#define MUX_PA24G_USB_DM 6L +#define PINMUX_PA24G_USB_DM ((PIN_PA24G_USB_DM << 16) | MUX_PA24G_USB_DM) +#define PORT_PA24G_USB_DM (1ul << 24) +#define PIN_PA25G_USB_DP 25L /**< \brief USB signal: DP on PA25 mux G */ +#define MUX_PA25G_USB_DP 6L +#define PINMUX_PA25G_USB_DP ((PIN_PA25G_USB_DP << 16) | MUX_PA25G_USB_DP) +#define PORT_PA25G_USB_DP (1ul << 25) +#define PIN_PA23G_USB_SOF_1KHZ 23L /**< \brief USB signal: SOF_1KHZ on PA23 mux G */ +#define MUX_PA23G_USB_SOF_1KHZ 6L +#define PINMUX_PA23G_USB_SOF_1KHZ ((PIN_PA23G_USB_SOF_1KHZ << 16) | MUX_PA23G_USB_SOF_1KHZ) +#define PORT_PA23G_USB_SOF_1KHZ (1ul << 23) +/* ========== PORT definition for SERCOM0 peripheral ========== */ +#define PIN_PA04D_SERCOM0_PAD0 4L /**< \brief SERCOM0 signal: PAD0 on PA04 mux D */ +#define MUX_PA04D_SERCOM0_PAD0 3L +#define PINMUX_PA04D_SERCOM0_PAD0 ((PIN_PA04D_SERCOM0_PAD0 << 16) | MUX_PA04D_SERCOM0_PAD0) +#define PORT_PA04D_SERCOM0_PAD0 (1ul << 4) +#define PIN_PA08C_SERCOM0_PAD0 8L /**< \brief SERCOM0 signal: PAD0 on PA08 mux C */ +#define MUX_PA08C_SERCOM0_PAD0 2L +#define PINMUX_PA08C_SERCOM0_PAD0 ((PIN_PA08C_SERCOM0_PAD0 << 16) | MUX_PA08C_SERCOM0_PAD0) +#define PORT_PA08C_SERCOM0_PAD0 (1ul << 8) +#define PIN_PA05D_SERCOM0_PAD1 5L /**< \brief SERCOM0 signal: PAD1 on PA05 mux D */ +#define MUX_PA05D_SERCOM0_PAD1 3L +#define PINMUX_PA05D_SERCOM0_PAD1 ((PIN_PA05D_SERCOM0_PAD1 << 16) | MUX_PA05D_SERCOM0_PAD1) +#define PORT_PA05D_SERCOM0_PAD1 (1ul << 5) +#define PIN_PA09C_SERCOM0_PAD1 9L /**< \brief SERCOM0 signal: PAD1 on PA09 mux C */ +#define MUX_PA09C_SERCOM0_PAD1 2L +#define PINMUX_PA09C_SERCOM0_PAD1 ((PIN_PA09C_SERCOM0_PAD1 << 16) | MUX_PA09C_SERCOM0_PAD1) +#define PORT_PA09C_SERCOM0_PAD1 (1ul << 9) +#define PIN_PA06D_SERCOM0_PAD2 6L /**< \brief SERCOM0 signal: PAD2 on PA06 mux D */ +#define MUX_PA06D_SERCOM0_PAD2 3L +#define PINMUX_PA06D_SERCOM0_PAD2 ((PIN_PA06D_SERCOM0_PAD2 << 16) | MUX_PA06D_SERCOM0_PAD2) +#define PORT_PA06D_SERCOM0_PAD2 (1ul << 6) +#define PIN_PA10C_SERCOM0_PAD2 10L /**< \brief SERCOM0 signal: PAD2 on PA10 mux C */ +#define MUX_PA10C_SERCOM0_PAD2 2L +#define PINMUX_PA10C_SERCOM0_PAD2 ((PIN_PA10C_SERCOM0_PAD2 << 16) | MUX_PA10C_SERCOM0_PAD2) +#define PORT_PA10C_SERCOM0_PAD2 (1ul << 10) +#define PIN_PA07D_SERCOM0_PAD3 7L /**< \brief SERCOM0 signal: PAD3 on PA07 mux D */ +#define MUX_PA07D_SERCOM0_PAD3 3L +#define PINMUX_PA07D_SERCOM0_PAD3 ((PIN_PA07D_SERCOM0_PAD3 << 16) | MUX_PA07D_SERCOM0_PAD3) +#define PORT_PA07D_SERCOM0_PAD3 (1ul << 7) +#define PIN_PA11C_SERCOM0_PAD3 11L /**< \brief SERCOM0 signal: PAD3 on PA11 mux C */ +#define MUX_PA11C_SERCOM0_PAD3 2L +#define PINMUX_PA11C_SERCOM0_PAD3 ((PIN_PA11C_SERCOM0_PAD3 << 16) | MUX_PA11C_SERCOM0_PAD3) +#define PORT_PA11C_SERCOM0_PAD3 (1ul << 11) +/* ========== PORT definition for SERCOM1 peripheral ========== */ +#define PIN_PA16C_SERCOM1_PAD0 16L /**< \brief SERCOM1 signal: PAD0 on PA16 mux C */ +#define MUX_PA16C_SERCOM1_PAD0 2L +#define PINMUX_PA16C_SERCOM1_PAD0 ((PIN_PA16C_SERCOM1_PAD0 << 16) | MUX_PA16C_SERCOM1_PAD0) +#define PORT_PA16C_SERCOM1_PAD0 (1ul << 16) +#define PIN_PA00D_SERCOM1_PAD0 0L /**< \brief SERCOM1 signal: PAD0 on PA00 mux D */ +#define MUX_PA00D_SERCOM1_PAD0 3L +#define PINMUX_PA00D_SERCOM1_PAD0 ((PIN_PA00D_SERCOM1_PAD0 << 16) | MUX_PA00D_SERCOM1_PAD0) +#define PORT_PA00D_SERCOM1_PAD0 (1ul << 0) +#define PIN_PA17C_SERCOM1_PAD1 17L /**< \brief SERCOM1 signal: PAD1 on PA17 mux C */ +#define MUX_PA17C_SERCOM1_PAD1 2L +#define PINMUX_PA17C_SERCOM1_PAD1 ((PIN_PA17C_SERCOM1_PAD1 << 16) | MUX_PA17C_SERCOM1_PAD1) +#define PORT_PA17C_SERCOM1_PAD1 (1ul << 17) +#define PIN_PA01D_SERCOM1_PAD1 1L /**< \brief SERCOM1 signal: PAD1 on PA01 mux D */ +#define MUX_PA01D_SERCOM1_PAD1 3L +#define PINMUX_PA01D_SERCOM1_PAD1 ((PIN_PA01D_SERCOM1_PAD1 << 16) | MUX_PA01D_SERCOM1_PAD1) +#define PORT_PA01D_SERCOM1_PAD1 (1ul << 1) +#define PIN_PA30D_SERCOM1_PAD2 30L /**< \brief SERCOM1 signal: PAD2 on PA30 mux D */ +#define MUX_PA30D_SERCOM1_PAD2 3L +#define PINMUX_PA30D_SERCOM1_PAD2 ((PIN_PA30D_SERCOM1_PAD2 << 16) | MUX_PA30D_SERCOM1_PAD2) +#define PORT_PA30D_SERCOM1_PAD2 (1ul << 30) +#define PIN_PA18C_SERCOM1_PAD2 18L /**< \brief SERCOM1 signal: PAD2 on PA18 mux C */ +#define MUX_PA18C_SERCOM1_PAD2 2L +#define PINMUX_PA18C_SERCOM1_PAD2 ((PIN_PA18C_SERCOM1_PAD2 << 16) | MUX_PA18C_SERCOM1_PAD2) +#define PORT_PA18C_SERCOM1_PAD2 (1ul << 18) +#define PIN_PA31D_SERCOM1_PAD3 31L /**< \brief SERCOM1 signal: PAD3 on PA31 mux D */ +#define MUX_PA31D_SERCOM1_PAD3 3L +#define PINMUX_PA31D_SERCOM1_PAD3 ((PIN_PA31D_SERCOM1_PAD3 << 16) | MUX_PA31D_SERCOM1_PAD3) +#define PORT_PA31D_SERCOM1_PAD3 (1ul << 31) +#define PIN_PA19C_SERCOM1_PAD3 19L /**< \brief SERCOM1 signal: PAD3 on PA19 mux C */ +#define MUX_PA19C_SERCOM1_PAD3 2L +#define PINMUX_PA19C_SERCOM1_PAD3 ((PIN_PA19C_SERCOM1_PAD3 << 16) | MUX_PA19C_SERCOM1_PAD3) +#define PORT_PA19C_SERCOM1_PAD3 (1ul << 19) +/* ========== PORT definition for SERCOM2 peripheral ========== */ +#define PIN_PA08D_SERCOM2_PAD0 8L /**< \brief SERCOM2 signal: PAD0 on PA08 mux D */ +#define MUX_PA08D_SERCOM2_PAD0 3L +#define PINMUX_PA08D_SERCOM2_PAD0 ((PIN_PA08D_SERCOM2_PAD0 << 16) | MUX_PA08D_SERCOM2_PAD0) +#define PORT_PA08D_SERCOM2_PAD0 (1ul << 8) +#define PIN_PA09D_SERCOM2_PAD1 9L /**< \brief SERCOM2 signal: PAD1 on PA09 mux D */ +#define MUX_PA09D_SERCOM2_PAD1 3L +#define PINMUX_PA09D_SERCOM2_PAD1 ((PIN_PA09D_SERCOM2_PAD1 << 16) | MUX_PA09D_SERCOM2_PAD1) +#define PORT_PA09D_SERCOM2_PAD1 (1ul << 9) +#define PIN_PA10D_SERCOM2_PAD2 10L /**< \brief SERCOM2 signal: PAD2 on PA10 mux D */ +#define MUX_PA10D_SERCOM2_PAD2 3L +#define PINMUX_PA10D_SERCOM2_PAD2 ((PIN_PA10D_SERCOM2_PAD2 << 16) | MUX_PA10D_SERCOM2_PAD2) +#define PORT_PA10D_SERCOM2_PAD2 (1ul << 10) +#define PIN_PA14C_SERCOM2_PAD2 14L /**< \brief SERCOM2 signal: PAD2 on PA14 mux C */ +#define MUX_PA14C_SERCOM2_PAD2 2L +#define PINMUX_PA14C_SERCOM2_PAD2 ((PIN_PA14C_SERCOM2_PAD2 << 16) | MUX_PA14C_SERCOM2_PAD2) +#define PORT_PA14C_SERCOM2_PAD2 (1ul << 14) +#define PIN_PA11D_SERCOM2_PAD3 11L /**< \brief SERCOM2 signal: PAD3 on PA11 mux D */ +#define MUX_PA11D_SERCOM2_PAD3 3L +#define PINMUX_PA11D_SERCOM2_PAD3 ((PIN_PA11D_SERCOM2_PAD3 << 16) | MUX_PA11D_SERCOM2_PAD3) +#define PORT_PA11D_SERCOM2_PAD3 (1ul << 11) +#define PIN_PA15C_SERCOM2_PAD3 15L /**< \brief SERCOM2 signal: PAD3 on PA15 mux C */ +#define MUX_PA15C_SERCOM2_PAD3 2L +#define PINMUX_PA15C_SERCOM2_PAD3 ((PIN_PA15C_SERCOM2_PAD3 << 16) | MUX_PA15C_SERCOM2_PAD3) +#define PORT_PA15C_SERCOM2_PAD3 (1ul << 15) +/* ========== PORT definition for SERCOM3 peripheral ========== */ +#define PIN_PA16D_SERCOM3_PAD0 16L /**< \brief SERCOM3 signal: PAD0 on PA16 mux D */ +#define MUX_PA16D_SERCOM3_PAD0 3L +#define PINMUX_PA16D_SERCOM3_PAD0 ((PIN_PA16D_SERCOM3_PAD0 << 16) | MUX_PA16D_SERCOM3_PAD0) +#define PORT_PA16D_SERCOM3_PAD0 (1ul << 16) +#define PIN_PA22C_SERCOM3_PAD0 22L /**< \brief SERCOM3 signal: PAD0 on PA22 mux C */ +#define MUX_PA22C_SERCOM3_PAD0 2L +#define PINMUX_PA22C_SERCOM3_PAD0 ((PIN_PA22C_SERCOM3_PAD0 << 16) | MUX_PA22C_SERCOM3_PAD0) +#define PORT_PA22C_SERCOM3_PAD0 (1ul << 22) +#define PIN_PA17D_SERCOM3_PAD1 17L /**< \brief SERCOM3 signal: PAD1 on PA17 mux D */ +#define MUX_PA17D_SERCOM3_PAD1 3L +#define PINMUX_PA17D_SERCOM3_PAD1 ((PIN_PA17D_SERCOM3_PAD1 << 16) | MUX_PA17D_SERCOM3_PAD1) +#define PORT_PA17D_SERCOM3_PAD1 (1ul << 17) +#define PIN_PA23C_SERCOM3_PAD1 23L /**< \brief SERCOM3 signal: PAD1 on PA23 mux C */ +#define MUX_PA23C_SERCOM3_PAD1 2L +#define PINMUX_PA23C_SERCOM3_PAD1 ((PIN_PA23C_SERCOM3_PAD1 << 16) | MUX_PA23C_SERCOM3_PAD1) +#define PORT_PA23C_SERCOM3_PAD1 (1ul << 23) +#define PIN_PA18D_SERCOM3_PAD2 18L /**< \brief SERCOM3 signal: PAD2 on PA18 mux D */ +#define MUX_PA18D_SERCOM3_PAD2 3L +#define PINMUX_PA18D_SERCOM3_PAD2 ((PIN_PA18D_SERCOM3_PAD2 << 16) | MUX_PA18D_SERCOM3_PAD2) +#define PORT_PA18D_SERCOM3_PAD2 (1ul << 18) +#define PIN_PA24C_SERCOM3_PAD2 24L /**< \brief SERCOM3 signal: PAD2 on PA24 mux C */ +#define MUX_PA24C_SERCOM3_PAD2 2L +#define PINMUX_PA24C_SERCOM3_PAD2 ((PIN_PA24C_SERCOM3_PAD2 << 16) | MUX_PA24C_SERCOM3_PAD2) +#define PORT_PA24C_SERCOM3_PAD2 (1ul << 24) +#define PIN_PA19D_SERCOM3_PAD3 19L /**< \brief SERCOM3 signal: PAD3 on PA19 mux D */ +#define MUX_PA19D_SERCOM3_PAD3 3L +#define PINMUX_PA19D_SERCOM3_PAD3 ((PIN_PA19D_SERCOM3_PAD3 << 16) | MUX_PA19D_SERCOM3_PAD3) +#define PORT_PA19D_SERCOM3_PAD3 (1ul << 19) +#define PIN_PA25C_SERCOM3_PAD3 25L /**< \brief SERCOM3 signal: PAD3 on PA25 mux C */ +#define MUX_PA25C_SERCOM3_PAD3 2L +#define PINMUX_PA25C_SERCOM3_PAD3 ((PIN_PA25C_SERCOM3_PAD3 << 16) | MUX_PA25C_SERCOM3_PAD3) +#define PORT_PA25C_SERCOM3_PAD3 (1ul << 25) +/* ========== PORT definition for TCC0 peripheral ========== */ +#define PIN_PA04E_TCC0_WO0 4L /**< \brief TCC0 signal: WO0 on PA04 mux E */ +#define MUX_PA04E_TCC0_WO0 4L +#define PINMUX_PA04E_TCC0_WO0 ((PIN_PA04E_TCC0_WO0 << 16) | MUX_PA04E_TCC0_WO0) +#define PORT_PA04E_TCC0_WO0 (1ul << 4) +#define PIN_PA08E_TCC0_WO0 8L /**< \brief TCC0 signal: WO0 on PA08 mux E */ +#define MUX_PA08E_TCC0_WO0 4L +#define PINMUX_PA08E_TCC0_WO0 ((PIN_PA08E_TCC0_WO0 << 16) | MUX_PA08E_TCC0_WO0) +#define PORT_PA08E_TCC0_WO0 (1ul << 8) +#define PIN_PA05E_TCC0_WO1 5L /**< \brief TCC0 signal: WO1 on PA05 mux E */ +#define MUX_PA05E_TCC0_WO1 4L +#define PINMUX_PA05E_TCC0_WO1 ((PIN_PA05E_TCC0_WO1 << 16) | MUX_PA05E_TCC0_WO1) +#define PORT_PA05E_TCC0_WO1 (1ul << 5) +#define PIN_PA09E_TCC0_WO1 9L /**< \brief TCC0 signal: WO1 on PA09 mux E */ +#define MUX_PA09E_TCC0_WO1 4L +#define PINMUX_PA09E_TCC0_WO1 ((PIN_PA09E_TCC0_WO1 << 16) | MUX_PA09E_TCC0_WO1) +#define PORT_PA09E_TCC0_WO1 (1ul << 9) +#define PIN_PA10F_TCC0_WO2 10L /**< \brief TCC0 signal: WO2 on PA10 mux F */ +#define MUX_PA10F_TCC0_WO2 5L +#define PINMUX_PA10F_TCC0_WO2 ((PIN_PA10F_TCC0_WO2 << 16) | MUX_PA10F_TCC0_WO2) +#define PORT_PA10F_TCC0_WO2 (1ul << 10) +#define PIN_PA18F_TCC0_WO2 18L /**< \brief TCC0 signal: WO2 on PA18 mux F */ +#define MUX_PA18F_TCC0_WO2 5L +#define PINMUX_PA18F_TCC0_WO2 ((PIN_PA18F_TCC0_WO2 << 16) | MUX_PA18F_TCC0_WO2) +#define PORT_PA18F_TCC0_WO2 (1ul << 18) +#define PIN_PA11F_TCC0_WO3 11L /**< \brief TCC0 signal: WO3 on PA11 mux F */ +#define MUX_PA11F_TCC0_WO3 5L +#define PINMUX_PA11F_TCC0_WO3 ((PIN_PA11F_TCC0_WO3 << 16) | MUX_PA11F_TCC0_WO3) +#define PORT_PA11F_TCC0_WO3 (1ul << 11) +#define PIN_PA19F_TCC0_WO3 19L /**< \brief TCC0 signal: WO3 on PA19 mux F */ +#define MUX_PA19F_TCC0_WO3 5L +#define PINMUX_PA19F_TCC0_WO3 ((PIN_PA19F_TCC0_WO3 << 16) | MUX_PA19F_TCC0_WO3) +#define PORT_PA19F_TCC0_WO3 (1ul << 19) +#define PIN_PA22F_TCC0_WO4 22L /**< \brief TCC0 signal: WO4 on PA22 mux F */ +#define MUX_PA22F_TCC0_WO4 5L +#define PINMUX_PA22F_TCC0_WO4 ((PIN_PA22F_TCC0_WO4 << 16) | MUX_PA22F_TCC0_WO4) +#define PORT_PA22F_TCC0_WO4 (1ul << 22) +#define PIN_PA14F_TCC0_WO4 14L /**< \brief TCC0 signal: WO4 on PA14 mux F */ +#define MUX_PA14F_TCC0_WO4 5L +#define PINMUX_PA14F_TCC0_WO4 ((PIN_PA14F_TCC0_WO4 << 16) | MUX_PA14F_TCC0_WO4) +#define PORT_PA14F_TCC0_WO4 (1ul << 14) +#define PIN_PA23F_TCC0_WO5 23L /**< \brief TCC0 signal: WO5 on PA23 mux F */ +#define MUX_PA23F_TCC0_WO5 5L +#define PINMUX_PA23F_TCC0_WO5 ((PIN_PA23F_TCC0_WO5 << 16) | MUX_PA23F_TCC0_WO5) +#define PORT_PA23F_TCC0_WO5 (1ul << 23) +#define PIN_PA15F_TCC0_WO5 15L /**< \brief TCC0 signal: WO5 on PA15 mux F */ +#define MUX_PA15F_TCC0_WO5 5L +#define PINMUX_PA15F_TCC0_WO5 ((PIN_PA15F_TCC0_WO5 << 16) | MUX_PA15F_TCC0_WO5) +#define PORT_PA15F_TCC0_WO5 (1ul << 15) +#define PIN_PA16F_TCC0_WO6 16L /**< \brief TCC0 signal: WO6 on PA16 mux F */ +#define MUX_PA16F_TCC0_WO6 5L +#define PINMUX_PA16F_TCC0_WO6 ((PIN_PA16F_TCC0_WO6 << 16) | MUX_PA16F_TCC0_WO6) +#define PORT_PA16F_TCC0_WO6 (1ul << 16) +#define PIN_PA17F_TCC0_WO7 17L /**< \brief TCC0 signal: WO7 on PA17 mux F */ +#define MUX_PA17F_TCC0_WO7 5L +#define PINMUX_PA17F_TCC0_WO7 ((PIN_PA17F_TCC0_WO7 << 16) | MUX_PA17F_TCC0_WO7) +#define PORT_PA17F_TCC0_WO7 (1ul << 17) +/* ========== PORT definition for TCC1 peripheral ========== */ +#define PIN_PA06E_TCC1_WO0 6L /**< \brief TCC1 signal: WO0 on PA06 mux E */ +#define MUX_PA06E_TCC1_WO0 4L +#define PINMUX_PA06E_TCC1_WO0 ((PIN_PA06E_TCC1_WO0 << 16) | MUX_PA06E_TCC1_WO0) +#define PORT_PA06E_TCC1_WO0 (1ul << 6) +#define PIN_PA10E_TCC1_WO0 10L /**< \brief TCC1 signal: WO0 on PA10 mux E */ +#define MUX_PA10E_TCC1_WO0 4L +#define PINMUX_PA10E_TCC1_WO0 ((PIN_PA10E_TCC1_WO0 << 16) | MUX_PA10E_TCC1_WO0) +#define PORT_PA10E_TCC1_WO0 (1ul << 10) +#define PIN_PA30E_TCC1_WO0 30L /**< \brief TCC1 signal: WO0 on PA30 mux E */ +#define MUX_PA30E_TCC1_WO0 4L +#define PINMUX_PA30E_TCC1_WO0 ((PIN_PA30E_TCC1_WO0 << 16) | MUX_PA30E_TCC1_WO0) +#define PORT_PA30E_TCC1_WO0 (1ul << 30) +#define PIN_PA07E_TCC1_WO1 7L /**< \brief TCC1 signal: WO1 on PA07 mux E */ +#define MUX_PA07E_TCC1_WO1 4L +#define PINMUX_PA07E_TCC1_WO1 ((PIN_PA07E_TCC1_WO1 << 16) | MUX_PA07E_TCC1_WO1) +#define PORT_PA07E_TCC1_WO1 (1ul << 7) +#define PIN_PA11E_TCC1_WO1 11L /**< \brief TCC1 signal: WO1 on PA11 mux E */ +#define MUX_PA11E_TCC1_WO1 4L +#define PINMUX_PA11E_TCC1_WO1 ((PIN_PA11E_TCC1_WO1 << 16) | MUX_PA11E_TCC1_WO1) +#define PORT_PA11E_TCC1_WO1 (1ul << 11) +#define PIN_PA31E_TCC1_WO1 31L /**< \brief TCC1 signal: WO1 on PA31 mux E */ +#define MUX_PA31E_TCC1_WO1 4L +#define PINMUX_PA31E_TCC1_WO1 ((PIN_PA31E_TCC1_WO1 << 16) | MUX_PA31E_TCC1_WO1) +#define PORT_PA31E_TCC1_WO1 (1ul << 31) +#define PIN_PA08F_TCC1_WO2 8L /**< \brief TCC1 signal: WO2 on PA08 mux F */ +#define MUX_PA08F_TCC1_WO2 5L +#define PINMUX_PA08F_TCC1_WO2 ((PIN_PA08F_TCC1_WO2 << 16) | MUX_PA08F_TCC1_WO2) +#define PORT_PA08F_TCC1_WO2 (1ul << 8) +#define PIN_PA24F_TCC1_WO2 24L /**< \brief TCC1 signal: WO2 on PA24 mux F */ +#define MUX_PA24F_TCC1_WO2 5L +#define PINMUX_PA24F_TCC1_WO2 ((PIN_PA24F_TCC1_WO2 << 16) | MUX_PA24F_TCC1_WO2) +#define PORT_PA24F_TCC1_WO2 (1ul << 24) +#define PIN_PA09F_TCC1_WO3 9L /**< \brief TCC1 signal: WO3 on PA09 mux F */ +#define MUX_PA09F_TCC1_WO3 5L +#define PINMUX_PA09F_TCC1_WO3 ((PIN_PA09F_TCC1_WO3 << 16) | MUX_PA09F_TCC1_WO3) +#define PORT_PA09F_TCC1_WO3 (1ul << 9) +#define PIN_PA25F_TCC1_WO3 25L /**< \brief TCC1 signal: WO3 on PA25 mux F */ +#define MUX_PA25F_TCC1_WO3 5L +#define PINMUX_PA25F_TCC1_WO3 ((PIN_PA25F_TCC1_WO3 << 16) | MUX_PA25F_TCC1_WO3) +#define PORT_PA25F_TCC1_WO3 (1ul << 25) +/* ========== PORT definition for TCC2 peripheral ========== */ +#define PIN_PA16E_TCC2_WO0 16L /**< \brief TCC2 signal: WO0 on PA16 mux E */ +#define MUX_PA16E_TCC2_WO0 4L +#define PINMUX_PA16E_TCC2_WO0 ((PIN_PA16E_TCC2_WO0 << 16) | MUX_PA16E_TCC2_WO0) +#define PORT_PA16E_TCC2_WO0 (1ul << 16) +#define PIN_PA00E_TCC2_WO0 0L /**< \brief TCC2 signal: WO0 on PA00 mux E */ +#define MUX_PA00E_TCC2_WO0 4L +#define PINMUX_PA00E_TCC2_WO0 ((PIN_PA00E_TCC2_WO0 << 16) | MUX_PA00E_TCC2_WO0) +#define PORT_PA00E_TCC2_WO0 (1ul << 0) +#define PIN_PA17E_TCC2_WO1 17L /**< \brief TCC2 signal: WO1 on PA17 mux E */ +#define MUX_PA17E_TCC2_WO1 4L +#define PINMUX_PA17E_TCC2_WO1 ((PIN_PA17E_TCC2_WO1 << 16) | MUX_PA17E_TCC2_WO1) +#define PORT_PA17E_TCC2_WO1 (1ul << 17) +#define PIN_PA01E_TCC2_WO1 1L /**< \brief TCC2 signal: WO1 on PA01 mux E */ +#define MUX_PA01E_TCC2_WO1 4L +#define PINMUX_PA01E_TCC2_WO1 ((PIN_PA01E_TCC2_WO1 << 16) | MUX_PA01E_TCC2_WO1) +#define PORT_PA01E_TCC2_WO1 (1ul << 1) +/* ========== PORT definition for TC3 peripheral ========== */ +#define PIN_PA18E_TC3_WO0 18L /**< \brief TC3 signal: WO0 on PA18 mux E */ +#define MUX_PA18E_TC3_WO0 4L +#define PINMUX_PA18E_TC3_WO0 ((PIN_PA18E_TC3_WO0 << 16) | MUX_PA18E_TC3_WO0) +#define PORT_PA18E_TC3_WO0 (1ul << 18) +#define PIN_PA14E_TC3_WO0 14L /**< \brief TC3 signal: WO0 on PA14 mux E */ +#define MUX_PA14E_TC3_WO0 4L +#define PINMUX_PA14E_TC3_WO0 ((PIN_PA14E_TC3_WO0 << 16) | MUX_PA14E_TC3_WO0) +#define PORT_PA14E_TC3_WO0 (1ul << 14) +#define PIN_PA19E_TC3_WO1 19L /**< \brief TC3 signal: WO1 on PA19 mux E */ +#define MUX_PA19E_TC3_WO1 4L +#define PINMUX_PA19E_TC3_WO1 ((PIN_PA19E_TC3_WO1 << 16) | MUX_PA19E_TC3_WO1) +#define PORT_PA19E_TC3_WO1 (1ul << 19) +#define PIN_PA15E_TC3_WO1 15L /**< \brief TC3 signal: WO1 on PA15 mux E */ +#define MUX_PA15E_TC3_WO1 4L +#define PINMUX_PA15E_TC3_WO1 ((PIN_PA15E_TC3_WO1 << 16) | MUX_PA15E_TC3_WO1) +#define PORT_PA15E_TC3_WO1 (1ul << 15) +/* ========== PORT definition for TC4 peripheral ========== */ +#define PIN_PA22E_TC4_WO0 22L /**< \brief TC4 signal: WO0 on PA22 mux E */ +#define MUX_PA22E_TC4_WO0 4L +#define PINMUX_PA22E_TC4_WO0 ((PIN_PA22E_TC4_WO0 << 16) | MUX_PA22E_TC4_WO0) +#define PORT_PA22E_TC4_WO0 (1ul << 22) +#define PIN_PA23E_TC4_WO1 23L /**< \brief TC4 signal: WO1 on PA23 mux E */ +#define MUX_PA23E_TC4_WO1 4L +#define PINMUX_PA23E_TC4_WO1 ((PIN_PA23E_TC4_WO1 << 16) | MUX_PA23E_TC4_WO1) +#define PORT_PA23E_TC4_WO1 (1ul << 23) +/* ========== PORT definition for TC5 peripheral ========== */ +#define PIN_PA24E_TC5_WO0 24L /**< \brief TC5 signal: WO0 on PA24 mux E */ +#define MUX_PA24E_TC5_WO0 4L +#define PINMUX_PA24E_TC5_WO0 ((PIN_PA24E_TC5_WO0 << 16) | MUX_PA24E_TC5_WO0) +#define PORT_PA24E_TC5_WO0 (1ul << 24) +#define PIN_PA25E_TC5_WO1 25L /**< \brief TC5 signal: WO1 on PA25 mux E */ +#define MUX_PA25E_TC5_WO1 4L +#define PINMUX_PA25E_TC5_WO1 ((PIN_PA25E_TC5_WO1 << 16) | MUX_PA25E_TC5_WO1) +#define PORT_PA25E_TC5_WO1 (1ul << 25) +/* ========== PORT definition for ADC peripheral ========== */ +#define PIN_PA02B_ADC_AIN0 2L /**< \brief ADC signal: AIN0 on PA02 mux B */ +#define MUX_PA02B_ADC_AIN0 1L +#define PINMUX_PA02B_ADC_AIN0 ((PIN_PA02B_ADC_AIN0 << 16) | MUX_PA02B_ADC_AIN0) +#define PORT_PA02B_ADC_AIN0 (1ul << 2) +#define PIN_PA03B_ADC_AIN1 3L /**< \brief ADC signal: AIN1 on PA03 mux B */ +#define MUX_PA03B_ADC_AIN1 1L +#define PINMUX_PA03B_ADC_AIN1 ((PIN_PA03B_ADC_AIN1 << 16) | MUX_PA03B_ADC_AIN1) +#define PORT_PA03B_ADC_AIN1 (1ul << 3) +#define PIN_PA04B_ADC_AIN4 4L /**< \brief ADC signal: AIN4 on PA04 mux B */ +#define MUX_PA04B_ADC_AIN4 1L +#define PINMUX_PA04B_ADC_AIN4 ((PIN_PA04B_ADC_AIN4 << 16) | MUX_PA04B_ADC_AIN4) +#define PORT_PA04B_ADC_AIN4 (1ul << 4) +#define PIN_PA05B_ADC_AIN5 5L /**< \brief ADC signal: AIN5 on PA05 mux B */ +#define MUX_PA05B_ADC_AIN5 1L +#define PINMUX_PA05B_ADC_AIN5 ((PIN_PA05B_ADC_AIN5 << 16) | MUX_PA05B_ADC_AIN5) +#define PORT_PA05B_ADC_AIN5 (1ul << 5) +#define PIN_PA06B_ADC_AIN6 6L /**< \brief ADC signal: AIN6 on PA06 mux B */ +#define MUX_PA06B_ADC_AIN6 1L +#define PINMUX_PA06B_ADC_AIN6 ((PIN_PA06B_ADC_AIN6 << 16) | MUX_PA06B_ADC_AIN6) +#define PORT_PA06B_ADC_AIN6 (1ul << 6) +#define PIN_PA07B_ADC_AIN7 7L /**< \brief ADC signal: AIN7 on PA07 mux B */ +#define MUX_PA07B_ADC_AIN7 1L +#define PINMUX_PA07B_ADC_AIN7 ((PIN_PA07B_ADC_AIN7 << 16) | MUX_PA07B_ADC_AIN7) +#define PORT_PA07B_ADC_AIN7 (1ul << 7) +#define PIN_PA08B_ADC_AIN16 8L /**< \brief ADC signal: AIN16 on PA08 mux B */ +#define MUX_PA08B_ADC_AIN16 1L +#define PINMUX_PA08B_ADC_AIN16 ((PIN_PA08B_ADC_AIN16 << 16) | MUX_PA08B_ADC_AIN16) +#define PORT_PA08B_ADC_AIN16 (1ul << 8) +#define PIN_PA09B_ADC_AIN17 9L /**< \brief ADC signal: AIN17 on PA09 mux B */ +#define MUX_PA09B_ADC_AIN17 1L +#define PINMUX_PA09B_ADC_AIN17 ((PIN_PA09B_ADC_AIN17 << 16) | MUX_PA09B_ADC_AIN17) +#define PORT_PA09B_ADC_AIN17 (1ul << 9) +#define PIN_PA10B_ADC_AIN18 10L /**< \brief ADC signal: AIN18 on PA10 mux B */ +#define MUX_PA10B_ADC_AIN18 1L +#define PINMUX_PA10B_ADC_AIN18 ((PIN_PA10B_ADC_AIN18 << 16) | MUX_PA10B_ADC_AIN18) +#define PORT_PA10B_ADC_AIN18 (1ul << 10) +#define PIN_PA11B_ADC_AIN19 11L /**< \brief ADC signal: AIN19 on PA11 mux B */ +#define MUX_PA11B_ADC_AIN19 1L +#define PINMUX_PA11B_ADC_AIN19 ((PIN_PA11B_ADC_AIN19 << 16) | MUX_PA11B_ADC_AIN19) +#define PORT_PA11B_ADC_AIN19 (1ul << 11) +#define PIN_PA04B_ADC_VREFP 4L /**< \brief ADC signal: VREFP on PA04 mux B */ +#define MUX_PA04B_ADC_VREFP 1L +#define PINMUX_PA04B_ADC_VREFP ((PIN_PA04B_ADC_VREFP << 16) | MUX_PA04B_ADC_VREFP) +#define PORT_PA04B_ADC_VREFP (1ul << 4) +/* ========== PORT definition for AC peripheral ========== */ +#define PIN_PA04B_AC_AIN0 4L /**< \brief AC signal: AIN0 on PA04 mux B */ +#define MUX_PA04B_AC_AIN0 1L +#define PINMUX_PA04B_AC_AIN0 ((PIN_PA04B_AC_AIN0 << 16) | MUX_PA04B_AC_AIN0) +#define PORT_PA04B_AC_AIN0 (1ul << 4) +#define PIN_PA05B_AC_AIN1 5L /**< \brief AC signal: AIN1 on PA05 mux B */ +#define MUX_PA05B_AC_AIN1 1L +#define PINMUX_PA05B_AC_AIN1 ((PIN_PA05B_AC_AIN1 << 16) | MUX_PA05B_AC_AIN1) +#define PORT_PA05B_AC_AIN1 (1ul << 5) +#define PIN_PA06B_AC_AIN2 6L /**< \brief AC signal: AIN2 on PA06 mux B */ +#define MUX_PA06B_AC_AIN2 1L +#define PINMUX_PA06B_AC_AIN2 ((PIN_PA06B_AC_AIN2 << 16) | MUX_PA06B_AC_AIN2) +#define PORT_PA06B_AC_AIN2 (1ul << 6) +#define PIN_PA07B_AC_AIN3 7L /**< \brief AC signal: AIN3 on PA07 mux B */ +#define MUX_PA07B_AC_AIN3 1L +#define PINMUX_PA07B_AC_AIN3 ((PIN_PA07B_AC_AIN3 << 16) | MUX_PA07B_AC_AIN3) +#define PORT_PA07B_AC_AIN3 (1ul << 7) +#define PIN_PA18H_AC_CMP0 18L /**< \brief AC signal: CMP0 on PA18 mux H */ +#define MUX_PA18H_AC_CMP0 7L +#define PINMUX_PA18H_AC_CMP0 ((PIN_PA18H_AC_CMP0 << 16) | MUX_PA18H_AC_CMP0) +#define PORT_PA18H_AC_CMP0 (1ul << 18) +#define PIN_PA19H_AC_CMP1 19L /**< \brief AC signal: CMP1 on PA19 mux H */ +#define MUX_PA19H_AC_CMP1 7L +#define PINMUX_PA19H_AC_CMP1 ((PIN_PA19H_AC_CMP1 << 16) | MUX_PA19H_AC_CMP1) +#define PORT_PA19H_AC_CMP1 (1ul << 19) +/* ========== PORT definition for DAC peripheral ========== */ +#define PIN_PA02B_DAC_VOUT 2L /**< \brief DAC signal: VOUT on PA02 mux B */ +#define MUX_PA02B_DAC_VOUT 1L +#define PINMUX_PA02B_DAC_VOUT ((PIN_PA02B_DAC_VOUT << 16) | MUX_PA02B_DAC_VOUT) +#define PORT_PA02B_DAC_VOUT (1ul << 2) +#define PIN_PA03B_DAC_VREFP 3L /**< \brief DAC signal: VREFP on PA03 mux B */ +#define MUX_PA03B_DAC_VREFP 1L +#define PINMUX_PA03B_DAC_VREFP ((PIN_PA03B_DAC_VREFP << 16) | MUX_PA03B_DAC_VREFP) +#define PORT_PA03B_DAC_VREFP (1ul << 3) +/* ========== PORT definition for I2S peripheral ========== */ +#define PIN_PA11G_I2S_FS0 11L /**< \brief I2S signal: FS0 on PA11 mux G */ +#define MUX_PA11G_I2S_FS0 6L +#define PINMUX_PA11G_I2S_FS0 ((PIN_PA11G_I2S_FS0 << 16) | MUX_PA11G_I2S_FS0) +#define PORT_PA11G_I2S_FS0 (1ul << 11) +#define PIN_PA09G_I2S_MCK0 9L /**< \brief I2S signal: MCK0 on PA09 mux G */ +#define MUX_PA09G_I2S_MCK0 6L +#define PINMUX_PA09G_I2S_MCK0 ((PIN_PA09G_I2S_MCK0 << 16) | MUX_PA09G_I2S_MCK0) +#define PORT_PA09G_I2S_MCK0 (1ul << 9) +#define PIN_PA10G_I2S_SCK0 10L /**< \brief I2S signal: SCK0 on PA10 mux G */ +#define MUX_PA10G_I2S_SCK0 6L +#define PINMUX_PA10G_I2S_SCK0 ((PIN_PA10G_I2S_SCK0 << 16) | MUX_PA10G_I2S_SCK0) +#define PORT_PA10G_I2S_SCK0 (1ul << 10) +#define PIN_PA07G_I2S_SD0 7L /**< \brief I2S signal: SD0 on PA07 mux G */ +#define MUX_PA07G_I2S_SD0 6L +#define PINMUX_PA07G_I2S_SD0 ((PIN_PA07G_I2S_SD0 << 16) | MUX_PA07G_I2S_SD0) +#define PORT_PA07G_I2S_SD0 (1ul << 7) +#define PIN_PA19G_I2S_SD0 19L /**< \brief I2S signal: SD0 on PA19 mux G */ +#define MUX_PA19G_I2S_SD0 6L +#define PINMUX_PA19G_I2S_SD0 ((PIN_PA19G_I2S_SD0 << 16) | MUX_PA19G_I2S_SD0) +#define PORT_PA19G_I2S_SD0 (1ul << 19) +#define PIN_PA08G_I2S_SD1 8L /**< \brief I2S signal: SD1 on PA08 mux G */ +#define MUX_PA08G_I2S_SD1 6L +#define PINMUX_PA08G_I2S_SD1 ((PIN_PA08G_I2S_SD1 << 16) | MUX_PA08G_I2S_SD1) +#define PORT_PA08G_I2S_SD1 (1ul << 8) + +#endif /* _SAMD21E16B_PIO_ */ diff --git a/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/utils/cmsis/samd21/include/pio/samd21e16bu.h b/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/utils/cmsis/samd21/include/pio/samd21e16bu.h new file mode 100644 index 0000000..a85c292 --- /dev/null +++ b/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/utils/cmsis/samd21/include/pio/samd21e16bu.h @@ -0,0 +1,631 @@ +/** + * \file + * + * \brief Peripheral I/O description for SAMD21E16BU + * + * Copyright (c) 2015-2018 Microchip Technology Inc. and its subsidiaries. + * + * \asf_license_start + * + * \page License + * + * Subject to your compliance with these terms, you may use Microchip + * software and any derivatives exclusively with Microchip products. + * It is your responsibility to comply with third party license terms applicable + * to your use of third party software (including open source software) that + * may accompany Microchip software. + * + * THIS SOFTWARE IS SUPPLIED BY MICROCHIP "AS IS". NO WARRANTIES, + * WHETHER EXPRESS, IMPLIED OR STATUTORY, APPLY TO THIS SOFTWARE, + * INCLUDING ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, + * AND FITNESS FOR A PARTICULAR PURPOSE. IN NO EVENT WILL MICROCHIP BE + * LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL OR CONSEQUENTIAL + * LOSS, DAMAGE, COST OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE + * SOFTWARE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE + * POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT + * ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY + * RELATED TO THIS SOFTWARE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, + * THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THIS SOFTWARE. + * + * \asf_license_stop + * + */ + +#ifndef _SAMD21E16BU_PIO_ +#define _SAMD21E16BU_PIO_ + +#define PIN_PA00 0 /**< \brief Pin Number for PA00 */ +#define PORT_PA00 (1ul << 0) /**< \brief PORT Mask for PA00 */ +#define PIN_PA01 1 /**< \brief Pin Number for PA01 */ +#define PORT_PA01 (1ul << 1) /**< \brief PORT Mask for PA01 */ +#define PIN_PA02 2 /**< \brief Pin Number for PA02 */ +#define PORT_PA02 (1ul << 2) /**< \brief PORT Mask for PA02 */ +#define PIN_PA03 3 /**< \brief Pin Number for PA03 */ +#define PORT_PA03 (1ul << 3) /**< \brief PORT Mask for PA03 */ +#define PIN_PA04 4 /**< \brief Pin Number for PA04 */ +#define PORT_PA04 (1ul << 4) /**< \brief PORT Mask for PA04 */ +#define PIN_PA05 5 /**< \brief Pin Number for PA05 */ +#define PORT_PA05 (1ul << 5) /**< \brief PORT Mask for PA05 */ +#define PIN_PA06 6 /**< \brief Pin Number for PA06 */ +#define PORT_PA06 (1ul << 6) /**< \brief PORT Mask for PA06 */ +#define PIN_PA07 7 /**< \brief Pin Number for PA07 */ +#define PORT_PA07 (1ul << 7) /**< \brief PORT Mask for PA07 */ +#define PIN_PA08 8 /**< \brief Pin Number for PA08 */ +#define PORT_PA08 (1ul << 8) /**< \brief PORT Mask for PA08 */ +#define PIN_PA09 9 /**< \brief Pin Number for PA09 */ +#define PORT_PA09 (1ul << 9) /**< \brief PORT Mask for PA09 */ +#define PIN_PA10 10 /**< \brief Pin Number for PA10 */ +#define PORT_PA10 (1ul << 10) /**< \brief PORT Mask for PA10 */ +#define PIN_PA11 11 /**< \brief Pin Number for PA11 */ +#define PORT_PA11 (1ul << 11) /**< \brief PORT Mask for PA11 */ +#define PIN_PA14 14 /**< \brief Pin Number for PA14 */ +#define PORT_PA14 (1ul << 14) /**< \brief PORT Mask for PA14 */ +#define PIN_PA15 15 /**< \brief Pin Number for PA15 */ +#define PORT_PA15 (1ul << 15) /**< \brief PORT Mask for PA15 */ +#define PIN_PA16 16 /**< \brief Pin Number for PA16 */ +#define PORT_PA16 (1ul << 16) /**< \brief PORT Mask for PA16 */ +#define PIN_PA17 17 /**< \brief Pin Number for PA17 */ +#define PORT_PA17 (1ul << 17) /**< \brief PORT Mask for PA17 */ +#define PIN_PA18 18 /**< \brief Pin Number for PA18 */ +#define PORT_PA18 (1ul << 18) /**< \brief PORT Mask for PA18 */ +#define PIN_PA19 19 /**< \brief Pin Number for PA19 */ +#define PORT_PA19 (1ul << 19) /**< \brief PORT Mask for PA19 */ +#define PIN_PA22 22 /**< \brief Pin Number for PA22 */ +#define PORT_PA22 (1ul << 22) /**< \brief PORT Mask for PA22 */ +#define PIN_PA23 23 /**< \brief Pin Number for PA23 */ +#define PORT_PA23 (1ul << 23) /**< \brief PORT Mask for PA23 */ +#define PIN_PA24 24 /**< \brief Pin Number for PA24 */ +#define PORT_PA24 (1ul << 24) /**< \brief PORT Mask for PA24 */ +#define PIN_PA25 25 /**< \brief Pin Number for PA25 */ +#define PORT_PA25 (1ul << 25) /**< \brief PORT Mask for PA25 */ +#define PIN_PA27 27 /**< \brief Pin Number for PA27 */ +#define PORT_PA27 (1ul << 27) /**< \brief PORT Mask for PA27 */ +#define PIN_PA28 28 /**< \brief Pin Number for PA28 */ +#define PORT_PA28 (1ul << 28) /**< \brief PORT Mask for PA28 */ +#define PIN_PA30 30 /**< \brief Pin Number for PA30 */ +#define PORT_PA30 (1ul << 30) /**< \brief PORT Mask for PA30 */ +#define PIN_PA31 31 /**< \brief Pin Number for PA31 */ +#define PORT_PA31 (1ul << 31) /**< \brief PORT Mask for PA31 */ +/* ========== PORT definition for GCLK peripheral ========== */ +#define PIN_PA14H_GCLK_IO0 14L /**< \brief GCLK signal: IO0 on PA14 mux H */ +#define MUX_PA14H_GCLK_IO0 7L +#define PINMUX_PA14H_GCLK_IO0 ((PIN_PA14H_GCLK_IO0 << 16) | MUX_PA14H_GCLK_IO0) +#define PORT_PA14H_GCLK_IO0 (1ul << 14) +#define PIN_PA27H_GCLK_IO0 27L /**< \brief GCLK signal: IO0 on PA27 mux H */ +#define MUX_PA27H_GCLK_IO0 7L +#define PINMUX_PA27H_GCLK_IO0 ((PIN_PA27H_GCLK_IO0 << 16) | MUX_PA27H_GCLK_IO0) +#define PORT_PA27H_GCLK_IO0 (1ul << 27) +#define PIN_PA28H_GCLK_IO0 28L /**< \brief GCLK signal: IO0 on PA28 mux H */ +#define MUX_PA28H_GCLK_IO0 7L +#define PINMUX_PA28H_GCLK_IO0 ((PIN_PA28H_GCLK_IO0 << 16) | MUX_PA28H_GCLK_IO0) +#define PORT_PA28H_GCLK_IO0 (1ul << 28) +#define PIN_PA30H_GCLK_IO0 30L /**< \brief GCLK signal: IO0 on PA30 mux H */ +#define MUX_PA30H_GCLK_IO0 7L +#define PINMUX_PA30H_GCLK_IO0 ((PIN_PA30H_GCLK_IO0 << 16) | MUX_PA30H_GCLK_IO0) +#define PORT_PA30H_GCLK_IO0 (1ul << 30) +#define PIN_PA15H_GCLK_IO1 15L /**< \brief GCLK signal: IO1 on PA15 mux H */ +#define MUX_PA15H_GCLK_IO1 7L +#define PINMUX_PA15H_GCLK_IO1 ((PIN_PA15H_GCLK_IO1 << 16) | MUX_PA15H_GCLK_IO1) +#define PORT_PA15H_GCLK_IO1 (1ul << 15) +#define PIN_PA16H_GCLK_IO2 16L /**< \brief GCLK signal: IO2 on PA16 mux H */ +#define MUX_PA16H_GCLK_IO2 7L +#define PINMUX_PA16H_GCLK_IO2 ((PIN_PA16H_GCLK_IO2 << 16) | MUX_PA16H_GCLK_IO2) +#define PORT_PA16H_GCLK_IO2 (1ul << 16) +#define PIN_PA17H_GCLK_IO3 17L /**< \brief GCLK signal: IO3 on PA17 mux H */ +#define MUX_PA17H_GCLK_IO3 7L +#define PINMUX_PA17H_GCLK_IO3 ((PIN_PA17H_GCLK_IO3 << 16) | MUX_PA17H_GCLK_IO3) +#define PORT_PA17H_GCLK_IO3 (1ul << 17) +#define PIN_PA10H_GCLK_IO4 10L /**< \brief GCLK signal: IO4 on PA10 mux H */ +#define MUX_PA10H_GCLK_IO4 7L +#define PINMUX_PA10H_GCLK_IO4 ((PIN_PA10H_GCLK_IO4 << 16) | MUX_PA10H_GCLK_IO4) +#define PORT_PA10H_GCLK_IO4 (1ul << 10) +#define PIN_PA11H_GCLK_IO5 11L /**< \brief GCLK signal: IO5 on PA11 mux H */ +#define MUX_PA11H_GCLK_IO5 7L +#define PINMUX_PA11H_GCLK_IO5 ((PIN_PA11H_GCLK_IO5 << 16) | MUX_PA11H_GCLK_IO5) +#define PORT_PA11H_GCLK_IO5 (1ul << 11) +#define PIN_PA22H_GCLK_IO6 22L /**< \brief GCLK signal: IO6 on PA22 mux H */ +#define MUX_PA22H_GCLK_IO6 7L +#define PINMUX_PA22H_GCLK_IO6 ((PIN_PA22H_GCLK_IO6 << 16) | MUX_PA22H_GCLK_IO6) +#define PORT_PA22H_GCLK_IO6 (1ul << 22) +#define PIN_PA23H_GCLK_IO7 23L /**< \brief GCLK signal: IO7 on PA23 mux H */ +#define MUX_PA23H_GCLK_IO7 7L +#define PINMUX_PA23H_GCLK_IO7 ((PIN_PA23H_GCLK_IO7 << 16) | MUX_PA23H_GCLK_IO7) +#define PORT_PA23H_GCLK_IO7 (1ul << 23) +/* ========== PORT definition for EIC peripheral ========== */ +#define PIN_PA16A_EIC_EXTINT0 16L /**< \brief EIC signal: EXTINT0 on PA16 mux A */ +#define MUX_PA16A_EIC_EXTINT0 0L +#define PINMUX_PA16A_EIC_EXTINT0 ((PIN_PA16A_EIC_EXTINT0 << 16) | MUX_PA16A_EIC_EXTINT0) +#define PORT_PA16A_EIC_EXTINT0 (1ul << 16) +#define PIN_PA00A_EIC_EXTINT0 0L /**< \brief EIC signal: EXTINT0 on PA00 mux A */ +#define MUX_PA00A_EIC_EXTINT0 0L +#define PINMUX_PA00A_EIC_EXTINT0 ((PIN_PA00A_EIC_EXTINT0 << 16) | MUX_PA00A_EIC_EXTINT0) +#define PORT_PA00A_EIC_EXTINT0 (1ul << 0) +#define PIN_PA17A_EIC_EXTINT1 17L /**< \brief EIC signal: EXTINT1 on PA17 mux A */ +#define MUX_PA17A_EIC_EXTINT1 0L +#define PINMUX_PA17A_EIC_EXTINT1 ((PIN_PA17A_EIC_EXTINT1 << 16) | MUX_PA17A_EIC_EXTINT1) +#define PORT_PA17A_EIC_EXTINT1 (1ul << 17) +#define PIN_PA01A_EIC_EXTINT1 1L /**< \brief EIC signal: EXTINT1 on PA01 mux A */ +#define MUX_PA01A_EIC_EXTINT1 0L +#define PINMUX_PA01A_EIC_EXTINT1 ((PIN_PA01A_EIC_EXTINT1 << 16) | MUX_PA01A_EIC_EXTINT1) +#define PORT_PA01A_EIC_EXTINT1 (1ul << 1) +#define PIN_PA02A_EIC_EXTINT2 2L /**< \brief EIC signal: EXTINT2 on PA02 mux A */ +#define MUX_PA02A_EIC_EXTINT2 0L +#define PINMUX_PA02A_EIC_EXTINT2 ((PIN_PA02A_EIC_EXTINT2 << 16) | MUX_PA02A_EIC_EXTINT2) +#define PORT_PA02A_EIC_EXTINT2 (1ul << 2) +#define PIN_PA18A_EIC_EXTINT2 18L /**< \brief EIC signal: EXTINT2 on PA18 mux A */ +#define MUX_PA18A_EIC_EXTINT2 0L +#define PINMUX_PA18A_EIC_EXTINT2 ((PIN_PA18A_EIC_EXTINT2 << 16) | MUX_PA18A_EIC_EXTINT2) +#define PORT_PA18A_EIC_EXTINT2 (1ul << 18) +#define PIN_PA03A_EIC_EXTINT3 3L /**< \brief EIC signal: EXTINT3 on PA03 mux A */ +#define MUX_PA03A_EIC_EXTINT3 0L +#define PINMUX_PA03A_EIC_EXTINT3 ((PIN_PA03A_EIC_EXTINT3 << 16) | MUX_PA03A_EIC_EXTINT3) +#define PORT_PA03A_EIC_EXTINT3 (1ul << 3) +#define PIN_PA19A_EIC_EXTINT3 19L /**< \brief EIC signal: EXTINT3 on PA19 mux A */ +#define MUX_PA19A_EIC_EXTINT3 0L +#define PINMUX_PA19A_EIC_EXTINT3 ((PIN_PA19A_EIC_EXTINT3 << 16) | MUX_PA19A_EIC_EXTINT3) +#define PORT_PA19A_EIC_EXTINT3 (1ul << 19) +#define PIN_PA04A_EIC_EXTINT4 4L /**< \brief EIC signal: EXTINT4 on PA04 mux A */ +#define MUX_PA04A_EIC_EXTINT4 0L +#define PINMUX_PA04A_EIC_EXTINT4 ((PIN_PA04A_EIC_EXTINT4 << 16) | MUX_PA04A_EIC_EXTINT4) +#define PORT_PA04A_EIC_EXTINT4 (1ul << 4) +#define PIN_PA05A_EIC_EXTINT5 5L /**< \brief EIC signal: EXTINT5 on PA05 mux A */ +#define MUX_PA05A_EIC_EXTINT5 0L +#define PINMUX_PA05A_EIC_EXTINT5 ((PIN_PA05A_EIC_EXTINT5 << 16) | MUX_PA05A_EIC_EXTINT5) +#define PORT_PA05A_EIC_EXTINT5 (1ul << 5) +#define PIN_PA06A_EIC_EXTINT6 6L /**< \brief EIC signal: EXTINT6 on PA06 mux A */ +#define MUX_PA06A_EIC_EXTINT6 0L +#define PINMUX_PA06A_EIC_EXTINT6 ((PIN_PA06A_EIC_EXTINT6 << 16) | MUX_PA06A_EIC_EXTINT6) +#define PORT_PA06A_EIC_EXTINT6 (1ul << 6) +#define PIN_PA22A_EIC_EXTINT6 22L /**< \brief EIC signal: EXTINT6 on PA22 mux A */ +#define MUX_PA22A_EIC_EXTINT6 0L +#define PINMUX_PA22A_EIC_EXTINT6 ((PIN_PA22A_EIC_EXTINT6 << 16) | MUX_PA22A_EIC_EXTINT6) +#define PORT_PA22A_EIC_EXTINT6 (1ul << 22) +#define PIN_PA07A_EIC_EXTINT7 7L /**< \brief EIC signal: EXTINT7 on PA07 mux A */ +#define MUX_PA07A_EIC_EXTINT7 0L +#define PINMUX_PA07A_EIC_EXTINT7 ((PIN_PA07A_EIC_EXTINT7 << 16) | MUX_PA07A_EIC_EXTINT7) +#define PORT_PA07A_EIC_EXTINT7 (1ul << 7) +#define PIN_PA23A_EIC_EXTINT7 23L /**< \brief EIC signal: EXTINT7 on PA23 mux A */ +#define MUX_PA23A_EIC_EXTINT7 0L +#define PINMUX_PA23A_EIC_EXTINT7 ((PIN_PA23A_EIC_EXTINT7 << 16) | MUX_PA23A_EIC_EXTINT7) +#define PORT_PA23A_EIC_EXTINT7 (1ul << 23) +#define PIN_PA28A_EIC_EXTINT8 28L /**< \brief EIC signal: EXTINT8 on PA28 mux A */ +#define MUX_PA28A_EIC_EXTINT8 0L +#define PINMUX_PA28A_EIC_EXTINT8 ((PIN_PA28A_EIC_EXTINT8 << 16) | MUX_PA28A_EIC_EXTINT8) +#define PORT_PA28A_EIC_EXTINT8 (1ul << 28) +#define PIN_PA09A_EIC_EXTINT9 9L /**< \brief EIC signal: EXTINT9 on PA09 mux A */ +#define MUX_PA09A_EIC_EXTINT9 0L +#define PINMUX_PA09A_EIC_EXTINT9 ((PIN_PA09A_EIC_EXTINT9 << 16) | MUX_PA09A_EIC_EXTINT9) +#define PORT_PA09A_EIC_EXTINT9 (1ul << 9) +#define PIN_PA10A_EIC_EXTINT10 10L /**< \brief EIC signal: EXTINT10 on PA10 mux A */ +#define MUX_PA10A_EIC_EXTINT10 0L +#define PINMUX_PA10A_EIC_EXTINT10 ((PIN_PA10A_EIC_EXTINT10 << 16) | MUX_PA10A_EIC_EXTINT10) +#define PORT_PA10A_EIC_EXTINT10 (1ul << 10) +#define PIN_PA30A_EIC_EXTINT10 30L /**< \brief EIC signal: EXTINT10 on PA30 mux A */ +#define MUX_PA30A_EIC_EXTINT10 0L +#define PINMUX_PA30A_EIC_EXTINT10 ((PIN_PA30A_EIC_EXTINT10 << 16) | MUX_PA30A_EIC_EXTINT10) +#define PORT_PA30A_EIC_EXTINT10 (1ul << 30) +#define PIN_PA11A_EIC_EXTINT11 11L /**< \brief EIC signal: EXTINT11 on PA11 mux A */ +#define MUX_PA11A_EIC_EXTINT11 0L +#define PINMUX_PA11A_EIC_EXTINT11 ((PIN_PA11A_EIC_EXTINT11 << 16) | MUX_PA11A_EIC_EXTINT11) +#define PORT_PA11A_EIC_EXTINT11 (1ul << 11) +#define PIN_PA31A_EIC_EXTINT11 31L /**< \brief EIC signal: EXTINT11 on PA31 mux A */ +#define MUX_PA31A_EIC_EXTINT11 0L +#define PINMUX_PA31A_EIC_EXTINT11 ((PIN_PA31A_EIC_EXTINT11 << 16) | MUX_PA31A_EIC_EXTINT11) +#define PORT_PA31A_EIC_EXTINT11 (1ul << 31) +#define PIN_PA24A_EIC_EXTINT12 24L /**< \brief EIC signal: EXTINT12 on PA24 mux A */ +#define MUX_PA24A_EIC_EXTINT12 0L +#define PINMUX_PA24A_EIC_EXTINT12 ((PIN_PA24A_EIC_EXTINT12 << 16) | MUX_PA24A_EIC_EXTINT12) +#define PORT_PA24A_EIC_EXTINT12 (1ul << 24) +#define PIN_PA25A_EIC_EXTINT13 25L /**< \brief EIC signal: EXTINT13 on PA25 mux A */ +#define MUX_PA25A_EIC_EXTINT13 0L +#define PINMUX_PA25A_EIC_EXTINT13 ((PIN_PA25A_EIC_EXTINT13 << 16) | MUX_PA25A_EIC_EXTINT13) +#define PORT_PA25A_EIC_EXTINT13 (1ul << 25) +#define PIN_PA14A_EIC_EXTINT14 14L /**< \brief EIC signal: EXTINT14 on PA14 mux A */ +#define MUX_PA14A_EIC_EXTINT14 0L +#define PINMUX_PA14A_EIC_EXTINT14 ((PIN_PA14A_EIC_EXTINT14 << 16) | MUX_PA14A_EIC_EXTINT14) +#define PORT_PA14A_EIC_EXTINT14 (1ul << 14) +#define PIN_PA27A_EIC_EXTINT15 27L /**< \brief EIC signal: EXTINT15 on PA27 mux A */ +#define MUX_PA27A_EIC_EXTINT15 0L +#define PINMUX_PA27A_EIC_EXTINT15 ((PIN_PA27A_EIC_EXTINT15 << 16) | MUX_PA27A_EIC_EXTINT15) +#define PORT_PA27A_EIC_EXTINT15 (1ul << 27) +#define PIN_PA15A_EIC_EXTINT15 15L /**< \brief EIC signal: EXTINT15 on PA15 mux A */ +#define MUX_PA15A_EIC_EXTINT15 0L +#define PINMUX_PA15A_EIC_EXTINT15 ((PIN_PA15A_EIC_EXTINT15 << 16) | MUX_PA15A_EIC_EXTINT15) +#define PORT_PA15A_EIC_EXTINT15 (1ul << 15) +#define PIN_PA08A_EIC_NMI 8L /**< \brief EIC signal: NMI on PA08 mux A */ +#define MUX_PA08A_EIC_NMI 0L +#define PINMUX_PA08A_EIC_NMI ((PIN_PA08A_EIC_NMI << 16) | MUX_PA08A_EIC_NMI) +#define PORT_PA08A_EIC_NMI (1ul << 8) +/* ========== PORT definition for USB peripheral ========== */ +#define PIN_PA24G_USB_DM 24L /**< \brief USB signal: DM on PA24 mux G */ +#define MUX_PA24G_USB_DM 6L +#define PINMUX_PA24G_USB_DM ((PIN_PA24G_USB_DM << 16) | MUX_PA24G_USB_DM) +#define PORT_PA24G_USB_DM (1ul << 24) +#define PIN_PA25G_USB_DP 25L /**< \brief USB signal: DP on PA25 mux G */ +#define MUX_PA25G_USB_DP 6L +#define PINMUX_PA25G_USB_DP ((PIN_PA25G_USB_DP << 16) | MUX_PA25G_USB_DP) +#define PORT_PA25G_USB_DP (1ul << 25) +#define PIN_PA23G_USB_SOF_1KHZ 23L /**< \brief USB signal: SOF_1KHZ on PA23 mux G */ +#define MUX_PA23G_USB_SOF_1KHZ 6L +#define PINMUX_PA23G_USB_SOF_1KHZ ((PIN_PA23G_USB_SOF_1KHZ << 16) | MUX_PA23G_USB_SOF_1KHZ) +#define PORT_PA23G_USB_SOF_1KHZ (1ul << 23) +/* ========== PORT definition for SERCOM0 peripheral ========== */ +#define PIN_PA04D_SERCOM0_PAD0 4L /**< \brief SERCOM0 signal: PAD0 on PA04 mux D */ +#define MUX_PA04D_SERCOM0_PAD0 3L +#define PINMUX_PA04D_SERCOM0_PAD0 ((PIN_PA04D_SERCOM0_PAD0 << 16) | MUX_PA04D_SERCOM0_PAD0) +#define PORT_PA04D_SERCOM0_PAD0 (1ul << 4) +#define PIN_PA08C_SERCOM0_PAD0 8L /**< \brief SERCOM0 signal: PAD0 on PA08 mux C */ +#define MUX_PA08C_SERCOM0_PAD0 2L +#define PINMUX_PA08C_SERCOM0_PAD0 ((PIN_PA08C_SERCOM0_PAD0 << 16) | MUX_PA08C_SERCOM0_PAD0) +#define PORT_PA08C_SERCOM0_PAD0 (1ul << 8) +#define PIN_PA05D_SERCOM0_PAD1 5L /**< \brief SERCOM0 signal: PAD1 on PA05 mux D */ +#define MUX_PA05D_SERCOM0_PAD1 3L +#define PINMUX_PA05D_SERCOM0_PAD1 ((PIN_PA05D_SERCOM0_PAD1 << 16) | MUX_PA05D_SERCOM0_PAD1) +#define PORT_PA05D_SERCOM0_PAD1 (1ul << 5) +#define PIN_PA09C_SERCOM0_PAD1 9L /**< \brief SERCOM0 signal: PAD1 on PA09 mux C */ +#define MUX_PA09C_SERCOM0_PAD1 2L +#define PINMUX_PA09C_SERCOM0_PAD1 ((PIN_PA09C_SERCOM0_PAD1 << 16) | MUX_PA09C_SERCOM0_PAD1) +#define PORT_PA09C_SERCOM0_PAD1 (1ul << 9) +#define PIN_PA06D_SERCOM0_PAD2 6L /**< \brief SERCOM0 signal: PAD2 on PA06 mux D */ +#define MUX_PA06D_SERCOM0_PAD2 3L +#define PINMUX_PA06D_SERCOM0_PAD2 ((PIN_PA06D_SERCOM0_PAD2 << 16) | MUX_PA06D_SERCOM0_PAD2) +#define PORT_PA06D_SERCOM0_PAD2 (1ul << 6) +#define PIN_PA10C_SERCOM0_PAD2 10L /**< \brief SERCOM0 signal: PAD2 on PA10 mux C */ +#define MUX_PA10C_SERCOM0_PAD2 2L +#define PINMUX_PA10C_SERCOM0_PAD2 ((PIN_PA10C_SERCOM0_PAD2 << 16) | MUX_PA10C_SERCOM0_PAD2) +#define PORT_PA10C_SERCOM0_PAD2 (1ul << 10) +#define PIN_PA07D_SERCOM0_PAD3 7L /**< \brief SERCOM0 signal: PAD3 on PA07 mux D */ +#define MUX_PA07D_SERCOM0_PAD3 3L +#define PINMUX_PA07D_SERCOM0_PAD3 ((PIN_PA07D_SERCOM0_PAD3 << 16) | MUX_PA07D_SERCOM0_PAD3) +#define PORT_PA07D_SERCOM0_PAD3 (1ul << 7) +#define PIN_PA11C_SERCOM0_PAD3 11L /**< \brief SERCOM0 signal: PAD3 on PA11 mux C */ +#define MUX_PA11C_SERCOM0_PAD3 2L +#define PINMUX_PA11C_SERCOM0_PAD3 ((PIN_PA11C_SERCOM0_PAD3 << 16) | MUX_PA11C_SERCOM0_PAD3) +#define PORT_PA11C_SERCOM0_PAD3 (1ul << 11) +/* ========== PORT definition for SERCOM1 peripheral ========== */ +#define PIN_PA16C_SERCOM1_PAD0 16L /**< \brief SERCOM1 signal: PAD0 on PA16 mux C */ +#define MUX_PA16C_SERCOM1_PAD0 2L +#define PINMUX_PA16C_SERCOM1_PAD0 ((PIN_PA16C_SERCOM1_PAD0 << 16) | MUX_PA16C_SERCOM1_PAD0) +#define PORT_PA16C_SERCOM1_PAD0 (1ul << 16) +#define PIN_PA00D_SERCOM1_PAD0 0L /**< \brief SERCOM1 signal: PAD0 on PA00 mux D */ +#define MUX_PA00D_SERCOM1_PAD0 3L +#define PINMUX_PA00D_SERCOM1_PAD0 ((PIN_PA00D_SERCOM1_PAD0 << 16) | MUX_PA00D_SERCOM1_PAD0) +#define PORT_PA00D_SERCOM1_PAD0 (1ul << 0) +#define PIN_PA17C_SERCOM1_PAD1 17L /**< \brief SERCOM1 signal: PAD1 on PA17 mux C */ +#define MUX_PA17C_SERCOM1_PAD1 2L +#define PINMUX_PA17C_SERCOM1_PAD1 ((PIN_PA17C_SERCOM1_PAD1 << 16) | MUX_PA17C_SERCOM1_PAD1) +#define PORT_PA17C_SERCOM1_PAD1 (1ul << 17) +#define PIN_PA01D_SERCOM1_PAD1 1L /**< \brief SERCOM1 signal: PAD1 on PA01 mux D */ +#define MUX_PA01D_SERCOM1_PAD1 3L +#define PINMUX_PA01D_SERCOM1_PAD1 ((PIN_PA01D_SERCOM1_PAD1 << 16) | MUX_PA01D_SERCOM1_PAD1) +#define PORT_PA01D_SERCOM1_PAD1 (1ul << 1) +#define PIN_PA30D_SERCOM1_PAD2 30L /**< \brief SERCOM1 signal: PAD2 on PA30 mux D */ +#define MUX_PA30D_SERCOM1_PAD2 3L +#define PINMUX_PA30D_SERCOM1_PAD2 ((PIN_PA30D_SERCOM1_PAD2 << 16) | MUX_PA30D_SERCOM1_PAD2) +#define PORT_PA30D_SERCOM1_PAD2 (1ul << 30) +#define PIN_PA18C_SERCOM1_PAD2 18L /**< \brief SERCOM1 signal: PAD2 on PA18 mux C */ +#define MUX_PA18C_SERCOM1_PAD2 2L +#define PINMUX_PA18C_SERCOM1_PAD2 ((PIN_PA18C_SERCOM1_PAD2 << 16) | MUX_PA18C_SERCOM1_PAD2) +#define PORT_PA18C_SERCOM1_PAD2 (1ul << 18) +#define PIN_PA31D_SERCOM1_PAD3 31L /**< \brief SERCOM1 signal: PAD3 on PA31 mux D */ +#define MUX_PA31D_SERCOM1_PAD3 3L +#define PINMUX_PA31D_SERCOM1_PAD3 ((PIN_PA31D_SERCOM1_PAD3 << 16) | MUX_PA31D_SERCOM1_PAD3) +#define PORT_PA31D_SERCOM1_PAD3 (1ul << 31) +#define PIN_PA19C_SERCOM1_PAD3 19L /**< \brief SERCOM1 signal: PAD3 on PA19 mux C */ +#define MUX_PA19C_SERCOM1_PAD3 2L +#define PINMUX_PA19C_SERCOM1_PAD3 ((PIN_PA19C_SERCOM1_PAD3 << 16) | MUX_PA19C_SERCOM1_PAD3) +#define PORT_PA19C_SERCOM1_PAD3 (1ul << 19) +/* ========== PORT definition for SERCOM2 peripheral ========== */ +#define PIN_PA08D_SERCOM2_PAD0 8L /**< \brief SERCOM2 signal: PAD0 on PA08 mux D */ +#define MUX_PA08D_SERCOM2_PAD0 3L +#define PINMUX_PA08D_SERCOM2_PAD0 ((PIN_PA08D_SERCOM2_PAD0 << 16) | MUX_PA08D_SERCOM2_PAD0) +#define PORT_PA08D_SERCOM2_PAD0 (1ul << 8) +#define PIN_PA09D_SERCOM2_PAD1 9L /**< \brief SERCOM2 signal: PAD1 on PA09 mux D */ +#define MUX_PA09D_SERCOM2_PAD1 3L +#define PINMUX_PA09D_SERCOM2_PAD1 ((PIN_PA09D_SERCOM2_PAD1 << 16) | MUX_PA09D_SERCOM2_PAD1) +#define PORT_PA09D_SERCOM2_PAD1 (1ul << 9) +#define PIN_PA10D_SERCOM2_PAD2 10L /**< \brief SERCOM2 signal: PAD2 on PA10 mux D */ +#define MUX_PA10D_SERCOM2_PAD2 3L +#define PINMUX_PA10D_SERCOM2_PAD2 ((PIN_PA10D_SERCOM2_PAD2 << 16) | MUX_PA10D_SERCOM2_PAD2) +#define PORT_PA10D_SERCOM2_PAD2 (1ul << 10) +#define PIN_PA14C_SERCOM2_PAD2 14L /**< \brief SERCOM2 signal: PAD2 on PA14 mux C */ +#define MUX_PA14C_SERCOM2_PAD2 2L +#define PINMUX_PA14C_SERCOM2_PAD2 ((PIN_PA14C_SERCOM2_PAD2 << 16) | MUX_PA14C_SERCOM2_PAD2) +#define PORT_PA14C_SERCOM2_PAD2 (1ul << 14) +#define PIN_PA11D_SERCOM2_PAD3 11L /**< \brief SERCOM2 signal: PAD3 on PA11 mux D */ +#define MUX_PA11D_SERCOM2_PAD3 3L +#define PINMUX_PA11D_SERCOM2_PAD3 ((PIN_PA11D_SERCOM2_PAD3 << 16) | MUX_PA11D_SERCOM2_PAD3) +#define PORT_PA11D_SERCOM2_PAD3 (1ul << 11) +#define PIN_PA15C_SERCOM2_PAD3 15L /**< \brief SERCOM2 signal: PAD3 on PA15 mux C */ +#define MUX_PA15C_SERCOM2_PAD3 2L +#define PINMUX_PA15C_SERCOM2_PAD3 ((PIN_PA15C_SERCOM2_PAD3 << 16) | MUX_PA15C_SERCOM2_PAD3) +#define PORT_PA15C_SERCOM2_PAD3 (1ul << 15) +/* ========== PORT definition for SERCOM3 peripheral ========== */ +#define PIN_PA16D_SERCOM3_PAD0 16L /**< \brief SERCOM3 signal: PAD0 on PA16 mux D */ +#define MUX_PA16D_SERCOM3_PAD0 3L +#define PINMUX_PA16D_SERCOM3_PAD0 ((PIN_PA16D_SERCOM3_PAD0 << 16) | MUX_PA16D_SERCOM3_PAD0) +#define PORT_PA16D_SERCOM3_PAD0 (1ul << 16) +#define PIN_PA22C_SERCOM3_PAD0 22L /**< \brief SERCOM3 signal: PAD0 on PA22 mux C */ +#define MUX_PA22C_SERCOM3_PAD0 2L +#define PINMUX_PA22C_SERCOM3_PAD0 ((PIN_PA22C_SERCOM3_PAD0 << 16) | MUX_PA22C_SERCOM3_PAD0) +#define PORT_PA22C_SERCOM3_PAD0 (1ul << 22) +#define PIN_PA17D_SERCOM3_PAD1 17L /**< \brief SERCOM3 signal: PAD1 on PA17 mux D */ +#define MUX_PA17D_SERCOM3_PAD1 3L +#define PINMUX_PA17D_SERCOM3_PAD1 ((PIN_PA17D_SERCOM3_PAD1 << 16) | MUX_PA17D_SERCOM3_PAD1) +#define PORT_PA17D_SERCOM3_PAD1 (1ul << 17) +#define PIN_PA23C_SERCOM3_PAD1 23L /**< \brief SERCOM3 signal: PAD1 on PA23 mux C */ +#define MUX_PA23C_SERCOM3_PAD1 2L +#define PINMUX_PA23C_SERCOM3_PAD1 ((PIN_PA23C_SERCOM3_PAD1 << 16) | MUX_PA23C_SERCOM3_PAD1) +#define PORT_PA23C_SERCOM3_PAD1 (1ul << 23) +#define PIN_PA18D_SERCOM3_PAD2 18L /**< \brief SERCOM3 signal: PAD2 on PA18 mux D */ +#define MUX_PA18D_SERCOM3_PAD2 3L +#define PINMUX_PA18D_SERCOM3_PAD2 ((PIN_PA18D_SERCOM3_PAD2 << 16) | MUX_PA18D_SERCOM3_PAD2) +#define PORT_PA18D_SERCOM3_PAD2 (1ul << 18) +#define PIN_PA24C_SERCOM3_PAD2 24L /**< \brief SERCOM3 signal: PAD2 on PA24 mux C */ +#define MUX_PA24C_SERCOM3_PAD2 2L +#define PINMUX_PA24C_SERCOM3_PAD2 ((PIN_PA24C_SERCOM3_PAD2 << 16) | MUX_PA24C_SERCOM3_PAD2) +#define PORT_PA24C_SERCOM3_PAD2 (1ul << 24) +#define PIN_PA19D_SERCOM3_PAD3 19L /**< \brief SERCOM3 signal: PAD3 on PA19 mux D */ +#define MUX_PA19D_SERCOM3_PAD3 3L +#define PINMUX_PA19D_SERCOM3_PAD3 ((PIN_PA19D_SERCOM3_PAD3 << 16) | MUX_PA19D_SERCOM3_PAD3) +#define PORT_PA19D_SERCOM3_PAD3 (1ul << 19) +#define PIN_PA25C_SERCOM3_PAD3 25L /**< \brief SERCOM3 signal: PAD3 on PA25 mux C */ +#define MUX_PA25C_SERCOM3_PAD3 2L +#define PINMUX_PA25C_SERCOM3_PAD3 ((PIN_PA25C_SERCOM3_PAD3 << 16) | MUX_PA25C_SERCOM3_PAD3) +#define PORT_PA25C_SERCOM3_PAD3 (1ul << 25) +/* ========== PORT definition for TCC0 peripheral ========== */ +#define PIN_PA04E_TCC0_WO0 4L /**< \brief TCC0 signal: WO0 on PA04 mux E */ +#define MUX_PA04E_TCC0_WO0 4L +#define PINMUX_PA04E_TCC0_WO0 ((PIN_PA04E_TCC0_WO0 << 16) | MUX_PA04E_TCC0_WO0) +#define PORT_PA04E_TCC0_WO0 (1ul << 4) +#define PIN_PA08E_TCC0_WO0 8L /**< \brief TCC0 signal: WO0 on PA08 mux E */ +#define MUX_PA08E_TCC0_WO0 4L +#define PINMUX_PA08E_TCC0_WO0 ((PIN_PA08E_TCC0_WO0 << 16) | MUX_PA08E_TCC0_WO0) +#define PORT_PA08E_TCC0_WO0 (1ul << 8) +#define PIN_PA05E_TCC0_WO1 5L /**< \brief TCC0 signal: WO1 on PA05 mux E */ +#define MUX_PA05E_TCC0_WO1 4L +#define PINMUX_PA05E_TCC0_WO1 ((PIN_PA05E_TCC0_WO1 << 16) | MUX_PA05E_TCC0_WO1) +#define PORT_PA05E_TCC0_WO1 (1ul << 5) +#define PIN_PA09E_TCC0_WO1 9L /**< \brief TCC0 signal: WO1 on PA09 mux E */ +#define MUX_PA09E_TCC0_WO1 4L +#define PINMUX_PA09E_TCC0_WO1 ((PIN_PA09E_TCC0_WO1 << 16) | MUX_PA09E_TCC0_WO1) +#define PORT_PA09E_TCC0_WO1 (1ul << 9) +#define PIN_PA10F_TCC0_WO2 10L /**< \brief TCC0 signal: WO2 on PA10 mux F */ +#define MUX_PA10F_TCC0_WO2 5L +#define PINMUX_PA10F_TCC0_WO2 ((PIN_PA10F_TCC0_WO2 << 16) | MUX_PA10F_TCC0_WO2) +#define PORT_PA10F_TCC0_WO2 (1ul << 10) +#define PIN_PA18F_TCC0_WO2 18L /**< \brief TCC0 signal: WO2 on PA18 mux F */ +#define MUX_PA18F_TCC0_WO2 5L +#define PINMUX_PA18F_TCC0_WO2 ((PIN_PA18F_TCC0_WO2 << 16) | MUX_PA18F_TCC0_WO2) +#define PORT_PA18F_TCC0_WO2 (1ul << 18) +#define PIN_PA11F_TCC0_WO3 11L /**< \brief TCC0 signal: WO3 on PA11 mux F */ +#define MUX_PA11F_TCC0_WO3 5L +#define PINMUX_PA11F_TCC0_WO3 ((PIN_PA11F_TCC0_WO3 << 16) | MUX_PA11F_TCC0_WO3) +#define PORT_PA11F_TCC0_WO3 (1ul << 11) +#define PIN_PA19F_TCC0_WO3 19L /**< \brief TCC0 signal: WO3 on PA19 mux F */ +#define MUX_PA19F_TCC0_WO3 5L +#define PINMUX_PA19F_TCC0_WO3 ((PIN_PA19F_TCC0_WO3 << 16) | MUX_PA19F_TCC0_WO3) +#define PORT_PA19F_TCC0_WO3 (1ul << 19) +#define PIN_PA22F_TCC0_WO4 22L /**< \brief TCC0 signal: WO4 on PA22 mux F */ +#define MUX_PA22F_TCC0_WO4 5L +#define PINMUX_PA22F_TCC0_WO4 ((PIN_PA22F_TCC0_WO4 << 16) | MUX_PA22F_TCC0_WO4) +#define PORT_PA22F_TCC0_WO4 (1ul << 22) +#define PIN_PA14F_TCC0_WO4 14L /**< \brief TCC0 signal: WO4 on PA14 mux F */ +#define MUX_PA14F_TCC0_WO4 5L +#define PINMUX_PA14F_TCC0_WO4 ((PIN_PA14F_TCC0_WO4 << 16) | MUX_PA14F_TCC0_WO4) +#define PORT_PA14F_TCC0_WO4 (1ul << 14) +#define PIN_PA23F_TCC0_WO5 23L /**< \brief TCC0 signal: WO5 on PA23 mux F */ +#define MUX_PA23F_TCC0_WO5 5L +#define PINMUX_PA23F_TCC0_WO5 ((PIN_PA23F_TCC0_WO5 << 16) | MUX_PA23F_TCC0_WO5) +#define PORT_PA23F_TCC0_WO5 (1ul << 23) +#define PIN_PA15F_TCC0_WO5 15L /**< \brief TCC0 signal: WO5 on PA15 mux F */ +#define MUX_PA15F_TCC0_WO5 5L +#define PINMUX_PA15F_TCC0_WO5 ((PIN_PA15F_TCC0_WO5 << 16) | MUX_PA15F_TCC0_WO5) +#define PORT_PA15F_TCC0_WO5 (1ul << 15) +#define PIN_PA16F_TCC0_WO6 16L /**< \brief TCC0 signal: WO6 on PA16 mux F */ +#define MUX_PA16F_TCC0_WO6 5L +#define PINMUX_PA16F_TCC0_WO6 ((PIN_PA16F_TCC0_WO6 << 16) | MUX_PA16F_TCC0_WO6) +#define PORT_PA16F_TCC0_WO6 (1ul << 16) +#define PIN_PA17F_TCC0_WO7 17L /**< \brief TCC0 signal: WO7 on PA17 mux F */ +#define MUX_PA17F_TCC0_WO7 5L +#define PINMUX_PA17F_TCC0_WO7 ((PIN_PA17F_TCC0_WO7 << 16) | MUX_PA17F_TCC0_WO7) +#define PORT_PA17F_TCC0_WO7 (1ul << 17) +/* ========== PORT definition for TCC1 peripheral ========== */ +#define PIN_PA06E_TCC1_WO0 6L /**< \brief TCC1 signal: WO0 on PA06 mux E */ +#define MUX_PA06E_TCC1_WO0 4L +#define PINMUX_PA06E_TCC1_WO0 ((PIN_PA06E_TCC1_WO0 << 16) | MUX_PA06E_TCC1_WO0) +#define PORT_PA06E_TCC1_WO0 (1ul << 6) +#define PIN_PA10E_TCC1_WO0 10L /**< \brief TCC1 signal: WO0 on PA10 mux E */ +#define MUX_PA10E_TCC1_WO0 4L +#define PINMUX_PA10E_TCC1_WO0 ((PIN_PA10E_TCC1_WO0 << 16) | MUX_PA10E_TCC1_WO0) +#define PORT_PA10E_TCC1_WO0 (1ul << 10) +#define PIN_PA30E_TCC1_WO0 30L /**< \brief TCC1 signal: WO0 on PA30 mux E */ +#define MUX_PA30E_TCC1_WO0 4L +#define PINMUX_PA30E_TCC1_WO0 ((PIN_PA30E_TCC1_WO0 << 16) | MUX_PA30E_TCC1_WO0) +#define PORT_PA30E_TCC1_WO0 (1ul << 30) +#define PIN_PA07E_TCC1_WO1 7L /**< \brief TCC1 signal: WO1 on PA07 mux E */ +#define MUX_PA07E_TCC1_WO1 4L +#define PINMUX_PA07E_TCC1_WO1 ((PIN_PA07E_TCC1_WO1 << 16) | MUX_PA07E_TCC1_WO1) +#define PORT_PA07E_TCC1_WO1 (1ul << 7) +#define PIN_PA11E_TCC1_WO1 11L /**< \brief TCC1 signal: WO1 on PA11 mux E */ +#define MUX_PA11E_TCC1_WO1 4L +#define PINMUX_PA11E_TCC1_WO1 ((PIN_PA11E_TCC1_WO1 << 16) | MUX_PA11E_TCC1_WO1) +#define PORT_PA11E_TCC1_WO1 (1ul << 11) +#define PIN_PA31E_TCC1_WO1 31L /**< \brief TCC1 signal: WO1 on PA31 mux E */ +#define MUX_PA31E_TCC1_WO1 4L +#define PINMUX_PA31E_TCC1_WO1 ((PIN_PA31E_TCC1_WO1 << 16) | MUX_PA31E_TCC1_WO1) +#define PORT_PA31E_TCC1_WO1 (1ul << 31) +#define PIN_PA08F_TCC1_WO2 8L /**< \brief TCC1 signal: WO2 on PA08 mux F */ +#define MUX_PA08F_TCC1_WO2 5L +#define PINMUX_PA08F_TCC1_WO2 ((PIN_PA08F_TCC1_WO2 << 16) | MUX_PA08F_TCC1_WO2) +#define PORT_PA08F_TCC1_WO2 (1ul << 8) +#define PIN_PA24F_TCC1_WO2 24L /**< \brief TCC1 signal: WO2 on PA24 mux F */ +#define MUX_PA24F_TCC1_WO2 5L +#define PINMUX_PA24F_TCC1_WO2 ((PIN_PA24F_TCC1_WO2 << 16) | MUX_PA24F_TCC1_WO2) +#define PORT_PA24F_TCC1_WO2 (1ul << 24) +#define PIN_PA09F_TCC1_WO3 9L /**< \brief TCC1 signal: WO3 on PA09 mux F */ +#define MUX_PA09F_TCC1_WO3 5L +#define PINMUX_PA09F_TCC1_WO3 ((PIN_PA09F_TCC1_WO3 << 16) | MUX_PA09F_TCC1_WO3) +#define PORT_PA09F_TCC1_WO3 (1ul << 9) +#define PIN_PA25F_TCC1_WO3 25L /**< \brief TCC1 signal: WO3 on PA25 mux F */ +#define MUX_PA25F_TCC1_WO3 5L +#define PINMUX_PA25F_TCC1_WO3 ((PIN_PA25F_TCC1_WO3 << 16) | MUX_PA25F_TCC1_WO3) +#define PORT_PA25F_TCC1_WO3 (1ul << 25) +/* ========== PORT definition for TCC2 peripheral ========== */ +#define PIN_PA16E_TCC2_WO0 16L /**< \brief TCC2 signal: WO0 on PA16 mux E */ +#define MUX_PA16E_TCC2_WO0 4L +#define PINMUX_PA16E_TCC2_WO0 ((PIN_PA16E_TCC2_WO0 << 16) | MUX_PA16E_TCC2_WO0) +#define PORT_PA16E_TCC2_WO0 (1ul << 16) +#define PIN_PA00E_TCC2_WO0 0L /**< \brief TCC2 signal: WO0 on PA00 mux E */ +#define MUX_PA00E_TCC2_WO0 4L +#define PINMUX_PA00E_TCC2_WO0 ((PIN_PA00E_TCC2_WO0 << 16) | MUX_PA00E_TCC2_WO0) +#define PORT_PA00E_TCC2_WO0 (1ul << 0) +#define PIN_PA17E_TCC2_WO1 17L /**< \brief TCC2 signal: WO1 on PA17 mux E */ +#define MUX_PA17E_TCC2_WO1 4L +#define PINMUX_PA17E_TCC2_WO1 ((PIN_PA17E_TCC2_WO1 << 16) | MUX_PA17E_TCC2_WO1) +#define PORT_PA17E_TCC2_WO1 (1ul << 17) +#define PIN_PA01E_TCC2_WO1 1L /**< \brief TCC2 signal: WO1 on PA01 mux E */ +#define MUX_PA01E_TCC2_WO1 4L +#define PINMUX_PA01E_TCC2_WO1 ((PIN_PA01E_TCC2_WO1 << 16) | MUX_PA01E_TCC2_WO1) +#define PORT_PA01E_TCC2_WO1 (1ul << 1) +/* ========== PORT definition for TC3 peripheral ========== */ +#define PIN_PA18E_TC3_WO0 18L /**< \brief TC3 signal: WO0 on PA18 mux E */ +#define MUX_PA18E_TC3_WO0 4L +#define PINMUX_PA18E_TC3_WO0 ((PIN_PA18E_TC3_WO0 << 16) | MUX_PA18E_TC3_WO0) +#define PORT_PA18E_TC3_WO0 (1ul << 18) +#define PIN_PA14E_TC3_WO0 14L /**< \brief TC3 signal: WO0 on PA14 mux E */ +#define MUX_PA14E_TC3_WO0 4L +#define PINMUX_PA14E_TC3_WO0 ((PIN_PA14E_TC3_WO0 << 16) | MUX_PA14E_TC3_WO0) +#define PORT_PA14E_TC3_WO0 (1ul << 14) +#define PIN_PA19E_TC3_WO1 19L /**< \brief TC3 signal: WO1 on PA19 mux E */ +#define MUX_PA19E_TC3_WO1 4L +#define PINMUX_PA19E_TC3_WO1 ((PIN_PA19E_TC3_WO1 << 16) | MUX_PA19E_TC3_WO1) +#define PORT_PA19E_TC3_WO1 (1ul << 19) +#define PIN_PA15E_TC3_WO1 15L /**< \brief TC3 signal: WO1 on PA15 mux E */ +#define MUX_PA15E_TC3_WO1 4L +#define PINMUX_PA15E_TC3_WO1 ((PIN_PA15E_TC3_WO1 << 16) | MUX_PA15E_TC3_WO1) +#define PORT_PA15E_TC3_WO1 (1ul << 15) +/* ========== PORT definition for TC4 peripheral ========== */ +#define PIN_PA22E_TC4_WO0 22L /**< \brief TC4 signal: WO0 on PA22 mux E */ +#define MUX_PA22E_TC4_WO0 4L +#define PINMUX_PA22E_TC4_WO0 ((PIN_PA22E_TC4_WO0 << 16) | MUX_PA22E_TC4_WO0) +#define PORT_PA22E_TC4_WO0 (1ul << 22) +#define PIN_PA23E_TC4_WO1 23L /**< \brief TC4 signal: WO1 on PA23 mux E */ +#define MUX_PA23E_TC4_WO1 4L +#define PINMUX_PA23E_TC4_WO1 ((PIN_PA23E_TC4_WO1 << 16) | MUX_PA23E_TC4_WO1) +#define PORT_PA23E_TC4_WO1 (1ul << 23) +/* ========== PORT definition for TC5 peripheral ========== */ +#define PIN_PA24E_TC5_WO0 24L /**< \brief TC5 signal: WO0 on PA24 mux E */ +#define MUX_PA24E_TC5_WO0 4L +#define PINMUX_PA24E_TC5_WO0 ((PIN_PA24E_TC5_WO0 << 16) | MUX_PA24E_TC5_WO0) +#define PORT_PA24E_TC5_WO0 (1ul << 24) +#define PIN_PA25E_TC5_WO1 25L /**< \brief TC5 signal: WO1 on PA25 mux E */ +#define MUX_PA25E_TC5_WO1 4L +#define PINMUX_PA25E_TC5_WO1 ((PIN_PA25E_TC5_WO1 << 16) | MUX_PA25E_TC5_WO1) +#define PORT_PA25E_TC5_WO1 (1ul << 25) +/* ========== PORT definition for ADC peripheral ========== */ +#define PIN_PA02B_ADC_AIN0 2L /**< \brief ADC signal: AIN0 on PA02 mux B */ +#define MUX_PA02B_ADC_AIN0 1L +#define PINMUX_PA02B_ADC_AIN0 ((PIN_PA02B_ADC_AIN0 << 16) | MUX_PA02B_ADC_AIN0) +#define PORT_PA02B_ADC_AIN0 (1ul << 2) +#define PIN_PA03B_ADC_AIN1 3L /**< \brief ADC signal: AIN1 on PA03 mux B */ +#define MUX_PA03B_ADC_AIN1 1L +#define PINMUX_PA03B_ADC_AIN1 ((PIN_PA03B_ADC_AIN1 << 16) | MUX_PA03B_ADC_AIN1) +#define PORT_PA03B_ADC_AIN1 (1ul << 3) +#define PIN_PA04B_ADC_AIN4 4L /**< \brief ADC signal: AIN4 on PA04 mux B */ +#define MUX_PA04B_ADC_AIN4 1L +#define PINMUX_PA04B_ADC_AIN4 ((PIN_PA04B_ADC_AIN4 << 16) | MUX_PA04B_ADC_AIN4) +#define PORT_PA04B_ADC_AIN4 (1ul << 4) +#define PIN_PA05B_ADC_AIN5 5L /**< \brief ADC signal: AIN5 on PA05 mux B */ +#define MUX_PA05B_ADC_AIN5 1L +#define PINMUX_PA05B_ADC_AIN5 ((PIN_PA05B_ADC_AIN5 << 16) | MUX_PA05B_ADC_AIN5) +#define PORT_PA05B_ADC_AIN5 (1ul << 5) +#define PIN_PA06B_ADC_AIN6 6L /**< \brief ADC signal: AIN6 on PA06 mux B */ +#define MUX_PA06B_ADC_AIN6 1L +#define PINMUX_PA06B_ADC_AIN6 ((PIN_PA06B_ADC_AIN6 << 16) | MUX_PA06B_ADC_AIN6) +#define PORT_PA06B_ADC_AIN6 (1ul << 6) +#define PIN_PA07B_ADC_AIN7 7L /**< \brief ADC signal: AIN7 on PA07 mux B */ +#define MUX_PA07B_ADC_AIN7 1L +#define PINMUX_PA07B_ADC_AIN7 ((PIN_PA07B_ADC_AIN7 << 16) | MUX_PA07B_ADC_AIN7) +#define PORT_PA07B_ADC_AIN7 (1ul << 7) +#define PIN_PA08B_ADC_AIN16 8L /**< \brief ADC signal: AIN16 on PA08 mux B */ +#define MUX_PA08B_ADC_AIN16 1L +#define PINMUX_PA08B_ADC_AIN16 ((PIN_PA08B_ADC_AIN16 << 16) | MUX_PA08B_ADC_AIN16) +#define PORT_PA08B_ADC_AIN16 (1ul << 8) +#define PIN_PA09B_ADC_AIN17 9L /**< \brief ADC signal: AIN17 on PA09 mux B */ +#define MUX_PA09B_ADC_AIN17 1L +#define PINMUX_PA09B_ADC_AIN17 ((PIN_PA09B_ADC_AIN17 << 16) | MUX_PA09B_ADC_AIN17) +#define PORT_PA09B_ADC_AIN17 (1ul << 9) +#define PIN_PA10B_ADC_AIN18 10L /**< \brief ADC signal: AIN18 on PA10 mux B */ +#define MUX_PA10B_ADC_AIN18 1L +#define PINMUX_PA10B_ADC_AIN18 ((PIN_PA10B_ADC_AIN18 << 16) | MUX_PA10B_ADC_AIN18) +#define PORT_PA10B_ADC_AIN18 (1ul << 10) +#define PIN_PA11B_ADC_AIN19 11L /**< \brief ADC signal: AIN19 on PA11 mux B */ +#define MUX_PA11B_ADC_AIN19 1L +#define PINMUX_PA11B_ADC_AIN19 ((PIN_PA11B_ADC_AIN19 << 16) | MUX_PA11B_ADC_AIN19) +#define PORT_PA11B_ADC_AIN19 (1ul << 11) +#define PIN_PA04B_ADC_VREFP 4L /**< \brief ADC signal: VREFP on PA04 mux B */ +#define MUX_PA04B_ADC_VREFP 1L +#define PINMUX_PA04B_ADC_VREFP ((PIN_PA04B_ADC_VREFP << 16) | MUX_PA04B_ADC_VREFP) +#define PORT_PA04B_ADC_VREFP (1ul << 4) +/* ========== PORT definition for AC peripheral ========== */ +#define PIN_PA04B_AC_AIN0 4L /**< \brief AC signal: AIN0 on PA04 mux B */ +#define MUX_PA04B_AC_AIN0 1L +#define PINMUX_PA04B_AC_AIN0 ((PIN_PA04B_AC_AIN0 << 16) | MUX_PA04B_AC_AIN0) +#define PORT_PA04B_AC_AIN0 (1ul << 4) +#define PIN_PA05B_AC_AIN1 5L /**< \brief AC signal: AIN1 on PA05 mux B */ +#define MUX_PA05B_AC_AIN1 1L +#define PINMUX_PA05B_AC_AIN1 ((PIN_PA05B_AC_AIN1 << 16) | MUX_PA05B_AC_AIN1) +#define PORT_PA05B_AC_AIN1 (1ul << 5) +#define PIN_PA06B_AC_AIN2 6L /**< \brief AC signal: AIN2 on PA06 mux B */ +#define MUX_PA06B_AC_AIN2 1L +#define PINMUX_PA06B_AC_AIN2 ((PIN_PA06B_AC_AIN2 << 16) | MUX_PA06B_AC_AIN2) +#define PORT_PA06B_AC_AIN2 (1ul << 6) +#define PIN_PA07B_AC_AIN3 7L /**< \brief AC signal: AIN3 on PA07 mux B */ +#define MUX_PA07B_AC_AIN3 1L +#define PINMUX_PA07B_AC_AIN3 ((PIN_PA07B_AC_AIN3 << 16) | MUX_PA07B_AC_AIN3) +#define PORT_PA07B_AC_AIN3 (1ul << 7) +#define PIN_PA18H_AC_CMP0 18L /**< \brief AC signal: CMP0 on PA18 mux H */ +#define MUX_PA18H_AC_CMP0 7L +#define PINMUX_PA18H_AC_CMP0 ((PIN_PA18H_AC_CMP0 << 16) | MUX_PA18H_AC_CMP0) +#define PORT_PA18H_AC_CMP0 (1ul << 18) +#define PIN_PA19H_AC_CMP1 19L /**< \brief AC signal: CMP1 on PA19 mux H */ +#define MUX_PA19H_AC_CMP1 7L +#define PINMUX_PA19H_AC_CMP1 ((PIN_PA19H_AC_CMP1 << 16) | MUX_PA19H_AC_CMP1) +#define PORT_PA19H_AC_CMP1 (1ul << 19) +/* ========== PORT definition for DAC peripheral ========== */ +#define PIN_PA02B_DAC_VOUT 2L /**< \brief DAC signal: VOUT on PA02 mux B */ +#define MUX_PA02B_DAC_VOUT 1L +#define PINMUX_PA02B_DAC_VOUT ((PIN_PA02B_DAC_VOUT << 16) | MUX_PA02B_DAC_VOUT) +#define PORT_PA02B_DAC_VOUT (1ul << 2) +#define PIN_PA03B_DAC_VREFP 3L /**< \brief DAC signal: VREFP on PA03 mux B */ +#define MUX_PA03B_DAC_VREFP 1L +#define PINMUX_PA03B_DAC_VREFP ((PIN_PA03B_DAC_VREFP << 16) | MUX_PA03B_DAC_VREFP) +#define PORT_PA03B_DAC_VREFP (1ul << 3) +/* ========== PORT definition for I2S peripheral ========== */ +#define PIN_PA11G_I2S_FS0 11L /**< \brief I2S signal: FS0 on PA11 mux G */ +#define MUX_PA11G_I2S_FS0 6L +#define PINMUX_PA11G_I2S_FS0 ((PIN_PA11G_I2S_FS0 << 16) | MUX_PA11G_I2S_FS0) +#define PORT_PA11G_I2S_FS0 (1ul << 11) +#define PIN_PA09G_I2S_MCK0 9L /**< \brief I2S signal: MCK0 on PA09 mux G */ +#define MUX_PA09G_I2S_MCK0 6L +#define PINMUX_PA09G_I2S_MCK0 ((PIN_PA09G_I2S_MCK0 << 16) | MUX_PA09G_I2S_MCK0) +#define PORT_PA09G_I2S_MCK0 (1ul << 9) +#define PIN_PA10G_I2S_SCK0 10L /**< \brief I2S signal: SCK0 on PA10 mux G */ +#define MUX_PA10G_I2S_SCK0 6L +#define PINMUX_PA10G_I2S_SCK0 ((PIN_PA10G_I2S_SCK0 << 16) | MUX_PA10G_I2S_SCK0) +#define PORT_PA10G_I2S_SCK0 (1ul << 10) +#define PIN_PA07G_I2S_SD0 7L /**< \brief I2S signal: SD0 on PA07 mux G */ +#define MUX_PA07G_I2S_SD0 6L +#define PINMUX_PA07G_I2S_SD0 ((PIN_PA07G_I2S_SD0 << 16) | MUX_PA07G_I2S_SD0) +#define PORT_PA07G_I2S_SD0 (1ul << 7) +#define PIN_PA19G_I2S_SD0 19L /**< \brief I2S signal: SD0 on PA19 mux G */ +#define MUX_PA19G_I2S_SD0 6L +#define PINMUX_PA19G_I2S_SD0 ((PIN_PA19G_I2S_SD0 << 16) | MUX_PA19G_I2S_SD0) +#define PORT_PA19G_I2S_SD0 (1ul << 19) +#define PIN_PA08G_I2S_SD1 8L /**< \brief I2S signal: SD1 on PA08 mux G */ +#define MUX_PA08G_I2S_SD1 6L +#define PINMUX_PA08G_I2S_SD1 ((PIN_PA08G_I2S_SD1 << 16) | MUX_PA08G_I2S_SD1) +#define PORT_PA08G_I2S_SD1 (1ul << 8) + +#endif /* _SAMD21E16BU_PIO_ */ diff --git a/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/utils/cmsis/samd21/include/pio/samd21e16l.h b/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/utils/cmsis/samd21/include/pio/samd21e16l.h new file mode 100644 index 0000000..c766825 --- /dev/null +++ b/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/utils/cmsis/samd21/include/pio/samd21e16l.h @@ -0,0 +1,610 @@ +/** + * \file + * + * \brief Peripheral I/O description for SAMD21E16L + * + * Copyright (c) 2014-2018 Microchip Technology Inc. and its subsidiaries. + * + * \asf_license_start + * + * \page License + * + * Subject to your compliance with these terms, you may use Microchip + * software and any derivatives exclusively with Microchip products. + * It is your responsibility to comply with third party license terms applicable + * to your use of third party software (including open source software) that + * may accompany Microchip software. + * + * THIS SOFTWARE IS SUPPLIED BY MICROCHIP "AS IS". NO WARRANTIES, + * WHETHER EXPRESS, IMPLIED OR STATUTORY, APPLY TO THIS SOFTWARE, + * INCLUDING ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, + * AND FITNESS FOR A PARTICULAR PURPOSE. IN NO EVENT WILL MICROCHIP BE + * LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL OR CONSEQUENTIAL + * LOSS, DAMAGE, COST OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE + * SOFTWARE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE + * POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT + * ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY + * RELATED TO THIS SOFTWARE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, + * THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THIS SOFTWARE. + * + * \asf_license_stop + * + */ + +#ifndef _SAMD21E16L_PIO_ +#define _SAMD21E16L_PIO_ + +#define PIN_PA02 2 /**< \brief Pin Number for PA02 */ +#define PORT_PA02 (1ul << 2) /**< \brief PORT Mask for PA02 */ +#define PIN_PA03 3 /**< \brief Pin Number for PA03 */ +#define PORT_PA03 (1ul << 3) /**< \brief PORT Mask for PA03 */ +#define PIN_PA04 4 /**< \brief Pin Number for PA04 */ +#define PORT_PA04 (1ul << 4) /**< \brief PORT Mask for PA04 */ +#define PIN_PA05 5 /**< \brief Pin Number for PA05 */ +#define PORT_PA05 (1ul << 5) /**< \brief PORT Mask for PA05 */ +#define PIN_PA06 6 /**< \brief Pin Number for PA06 */ +#define PORT_PA06 (1ul << 6) /**< \brief PORT Mask for PA06 */ +#define PIN_PA07 7 /**< \brief Pin Number for PA07 */ +#define PORT_PA07 (1ul << 7) /**< \brief PORT Mask for PA07 */ +#define PIN_PA08 8 /**< \brief Pin Number for PA08 */ +#define PORT_PA08 (1ul << 8) /**< \brief PORT Mask for PA08 */ +#define PIN_PA09 9 /**< \brief Pin Number for PA09 */ +#define PORT_PA09 (1ul << 9) /**< \brief PORT Mask for PA09 */ +#define PIN_PA10 10 /**< \brief Pin Number for PA10 */ +#define PORT_PA10 (1ul << 10) /**< \brief PORT Mask for PA10 */ +#define PIN_PA11 11 /**< \brief Pin Number for PA11 */ +#define PORT_PA11 (1ul << 11) /**< \brief PORT Mask for PA11 */ +#define PIN_PA14 14 /**< \brief Pin Number for PA14 */ +#define PORT_PA14 (1ul << 14) /**< \brief PORT Mask for PA14 */ +#define PIN_PA15 15 /**< \brief Pin Number for PA15 */ +#define PORT_PA15 (1ul << 15) /**< \brief PORT Mask for PA15 */ +#define PIN_PA16 16 /**< \brief Pin Number for PA16 */ +#define PORT_PA16 (1ul << 16) /**< \brief PORT Mask for PA16 */ +#define PIN_PA17 17 /**< \brief Pin Number for PA17 */ +#define PORT_PA17 (1ul << 17) /**< \brief PORT Mask for PA17 */ +#define PIN_PA18 18 /**< \brief Pin Number for PA18 */ +#define PORT_PA18 (1ul << 18) /**< \brief PORT Mask for PA18 */ +#define PIN_PA19 19 /**< \brief Pin Number for PA19 */ +#define PORT_PA19 (1ul << 19) /**< \brief PORT Mask for PA19 */ +#define PIN_PA22 22 /**< \brief Pin Number for PA22 */ +#define PORT_PA22 (1ul << 22) /**< \brief PORT Mask for PA22 */ +#define PIN_PA23 23 /**< \brief Pin Number for PA23 */ +#define PORT_PA23 (1ul << 23) /**< \brief PORT Mask for PA23 */ +#define PIN_PA24 24 /**< \brief Pin Number for PA24 */ +#define PORT_PA24 (1ul << 24) /**< \brief PORT Mask for PA24 */ +#define PIN_PA25 25 /**< \brief Pin Number for PA25 */ +#define PORT_PA25 (1ul << 25) /**< \brief PORT Mask for PA25 */ +#define PIN_PA30 30 /**< \brief Pin Number for PA30 */ +#define PORT_PA30 (1ul << 30) /**< \brief PORT Mask for PA30 */ +#define PIN_PA31 31 /**< \brief Pin Number for PA31 */ +#define PORT_PA31 (1ul << 31) /**< \brief PORT Mask for PA31 */ +#define PIN_PB02 34 /**< \brief Pin Number for PB02 */ +#define PORT_PB02 (1ul << 2) /**< \brief PORT Mask for PB02 */ +#define PIN_PB03 35 /**< \brief Pin Number for PB03 */ +#define PORT_PB03 (1ul << 3) /**< \brief PORT Mask for PB03 */ +#define PIN_PB04 36 /**< \brief Pin Number for PB04 */ +#define PORT_PB04 (1ul << 4) /**< \brief PORT Mask for PB04 */ +#define PIN_PB05 37 /**< \brief Pin Number for PB05 */ +#define PORT_PB05 (1ul << 5) /**< \brief PORT Mask for PB05 */ +/* ========== PORT definition for GCLK peripheral ========== */ +#define PIN_PA14H_GCLK_IO0 14L /**< \brief GCLK signal: IO0 on PA14 mux H */ +#define MUX_PA14H_GCLK_IO0 7L +#define PINMUX_PA14H_GCLK_IO0 ((PIN_PA14H_GCLK_IO0 << 16) | MUX_PA14H_GCLK_IO0) +#define PORT_PA14H_GCLK_IO0 (1ul << 14) +#define PIN_PA30H_GCLK_IO0 30L /**< \brief GCLK signal: IO0 on PA30 mux H */ +#define MUX_PA30H_GCLK_IO0 7L +#define PINMUX_PA30H_GCLK_IO0 ((PIN_PA30H_GCLK_IO0 << 16) | MUX_PA30H_GCLK_IO0) +#define PORT_PA30H_GCLK_IO0 (1ul << 30) +#define PIN_PA15H_GCLK_IO1 15L /**< \brief GCLK signal: IO1 on PA15 mux H */ +#define MUX_PA15H_GCLK_IO1 7L +#define PINMUX_PA15H_GCLK_IO1 ((PIN_PA15H_GCLK_IO1 << 16) | MUX_PA15H_GCLK_IO1) +#define PORT_PA15H_GCLK_IO1 (1ul << 15) +#define PIN_PA16H_GCLK_IO2 16L /**< \brief GCLK signal: IO2 on PA16 mux H */ +#define MUX_PA16H_GCLK_IO2 7L +#define PINMUX_PA16H_GCLK_IO2 ((PIN_PA16H_GCLK_IO2 << 16) | MUX_PA16H_GCLK_IO2) +#define PORT_PA16H_GCLK_IO2 (1ul << 16) +#define PIN_PA17H_GCLK_IO3 17L /**< \brief GCLK signal: IO3 on PA17 mux H */ +#define MUX_PA17H_GCLK_IO3 7L +#define PINMUX_PA17H_GCLK_IO3 ((PIN_PA17H_GCLK_IO3 << 16) | MUX_PA17H_GCLK_IO3) +#define PORT_PA17H_GCLK_IO3 (1ul << 17) +#define PIN_PA10H_GCLK_IO4 10L /**< \brief GCLK signal: IO4 on PA10 mux H */ +#define MUX_PA10H_GCLK_IO4 7L +#define PINMUX_PA10H_GCLK_IO4 ((PIN_PA10H_GCLK_IO4 << 16) | MUX_PA10H_GCLK_IO4) +#define PORT_PA10H_GCLK_IO4 (1ul << 10) +#define PIN_PA11H_GCLK_IO5 11L /**< \brief GCLK signal: IO5 on PA11 mux H */ +#define MUX_PA11H_GCLK_IO5 7L +#define PINMUX_PA11H_GCLK_IO5 ((PIN_PA11H_GCLK_IO5 << 16) | MUX_PA11H_GCLK_IO5) +#define PORT_PA11H_GCLK_IO5 (1ul << 11) +#define PIN_PA22H_GCLK_IO6 22L /**< \brief GCLK signal: IO6 on PA22 mux H */ +#define MUX_PA22H_GCLK_IO6 7L +#define PINMUX_PA22H_GCLK_IO6 ((PIN_PA22H_GCLK_IO6 << 16) | MUX_PA22H_GCLK_IO6) +#define PORT_PA22H_GCLK_IO6 (1ul << 22) +#define PIN_PA23H_GCLK_IO7 23L /**< \brief GCLK signal: IO7 on PA23 mux H */ +#define MUX_PA23H_GCLK_IO7 7L +#define PINMUX_PA23H_GCLK_IO7 ((PIN_PA23H_GCLK_IO7 << 16) | MUX_PA23H_GCLK_IO7) +#define PORT_PA23H_GCLK_IO7 (1ul << 23) +/* ========== PORT definition for EIC peripheral ========== */ +#define PIN_PA16A_EIC_EXTINT0 16L /**< \brief EIC signal: EXTINT0 on PA16 mux A */ +#define MUX_PA16A_EIC_EXTINT0 0L +#define PINMUX_PA16A_EIC_EXTINT0 ((PIN_PA16A_EIC_EXTINT0 << 16) | MUX_PA16A_EIC_EXTINT0) +#define PORT_PA16A_EIC_EXTINT0 (1ul << 16) +#define PIN_PA17A_EIC_EXTINT1 17L /**< \brief EIC signal: EXTINT1 on PA17 mux A */ +#define MUX_PA17A_EIC_EXTINT1 0L +#define PINMUX_PA17A_EIC_EXTINT1 ((PIN_PA17A_EIC_EXTINT1 << 16) | MUX_PA17A_EIC_EXTINT1) +#define PORT_PA17A_EIC_EXTINT1 (1ul << 17) +#define PIN_PA02A_EIC_EXTINT2 2L /**< \brief EIC signal: EXTINT2 on PA02 mux A */ +#define MUX_PA02A_EIC_EXTINT2 0L +#define PINMUX_PA02A_EIC_EXTINT2 ((PIN_PA02A_EIC_EXTINT2 << 16) | MUX_PA02A_EIC_EXTINT2) +#define PORT_PA02A_EIC_EXTINT2 (1ul << 2) +#define PIN_PA18A_EIC_EXTINT2 18L /**< \brief EIC signal: EXTINT2 on PA18 mux A */ +#define MUX_PA18A_EIC_EXTINT2 0L +#define PINMUX_PA18A_EIC_EXTINT2 ((PIN_PA18A_EIC_EXTINT2 << 16) | MUX_PA18A_EIC_EXTINT2) +#define PORT_PA18A_EIC_EXTINT2 (1ul << 18) +#define PIN_PB02A_EIC_EXTINT2 34L /**< \brief EIC signal: EXTINT2 on PB02 mux A */ +#define MUX_PB02A_EIC_EXTINT2 0L +#define PINMUX_PB02A_EIC_EXTINT2 ((PIN_PB02A_EIC_EXTINT2 << 16) | MUX_PB02A_EIC_EXTINT2) +#define PORT_PB02A_EIC_EXTINT2 (1ul << 2) +#define PIN_PA03A_EIC_EXTINT3 3L /**< \brief EIC signal: EXTINT3 on PA03 mux A */ +#define MUX_PA03A_EIC_EXTINT3 0L +#define PINMUX_PA03A_EIC_EXTINT3 ((PIN_PA03A_EIC_EXTINT3 << 16) | MUX_PA03A_EIC_EXTINT3) +#define PORT_PA03A_EIC_EXTINT3 (1ul << 3) +#define PIN_PA19A_EIC_EXTINT3 19L /**< \brief EIC signal: EXTINT3 on PA19 mux A */ +#define MUX_PA19A_EIC_EXTINT3 0L +#define PINMUX_PA19A_EIC_EXTINT3 ((PIN_PA19A_EIC_EXTINT3 << 16) | MUX_PA19A_EIC_EXTINT3) +#define PORT_PA19A_EIC_EXTINT3 (1ul << 19) +#define PIN_PB03A_EIC_EXTINT3 35L /**< \brief EIC signal: EXTINT3 on PB03 mux A */ +#define MUX_PB03A_EIC_EXTINT3 0L +#define PINMUX_PB03A_EIC_EXTINT3 ((PIN_PB03A_EIC_EXTINT3 << 16) | MUX_PB03A_EIC_EXTINT3) +#define PORT_PB03A_EIC_EXTINT3 (1ul << 3) +#define PIN_PA04A_EIC_EXTINT4 4L /**< \brief EIC signal: EXTINT4 on PA04 mux A */ +#define MUX_PA04A_EIC_EXTINT4 0L +#define PINMUX_PA04A_EIC_EXTINT4 ((PIN_PA04A_EIC_EXTINT4 << 16) | MUX_PA04A_EIC_EXTINT4) +#define PORT_PA04A_EIC_EXTINT4 (1ul << 4) +#define PIN_PB04A_EIC_EXTINT4 36L /**< \brief EIC signal: EXTINT4 on PB04 mux A */ +#define MUX_PB04A_EIC_EXTINT4 0L +#define PINMUX_PB04A_EIC_EXTINT4 ((PIN_PB04A_EIC_EXTINT4 << 16) | MUX_PB04A_EIC_EXTINT4) +#define PORT_PB04A_EIC_EXTINT4 (1ul << 4) +#define PIN_PA05A_EIC_EXTINT5 5L /**< \brief EIC signal: EXTINT5 on PA05 mux A */ +#define MUX_PA05A_EIC_EXTINT5 0L +#define PINMUX_PA05A_EIC_EXTINT5 ((PIN_PA05A_EIC_EXTINT5 << 16) | MUX_PA05A_EIC_EXTINT5) +#define PORT_PA05A_EIC_EXTINT5 (1ul << 5) +#define PIN_PB05A_EIC_EXTINT5 37L /**< \brief EIC signal: EXTINT5 on PB05 mux A */ +#define MUX_PB05A_EIC_EXTINT5 0L +#define PINMUX_PB05A_EIC_EXTINT5 ((PIN_PB05A_EIC_EXTINT5 << 16) | MUX_PB05A_EIC_EXTINT5) +#define PORT_PB05A_EIC_EXTINT5 (1ul << 5) +#define PIN_PA06A_EIC_EXTINT6 6L /**< \brief EIC signal: EXTINT6 on PA06 mux A */ +#define MUX_PA06A_EIC_EXTINT6 0L +#define PINMUX_PA06A_EIC_EXTINT6 ((PIN_PA06A_EIC_EXTINT6 << 16) | MUX_PA06A_EIC_EXTINT6) +#define PORT_PA06A_EIC_EXTINT6 (1ul << 6) +#define PIN_PA22A_EIC_EXTINT6 22L /**< \brief EIC signal: EXTINT6 on PA22 mux A */ +#define MUX_PA22A_EIC_EXTINT6 0L +#define PINMUX_PA22A_EIC_EXTINT6 ((PIN_PA22A_EIC_EXTINT6 << 16) | MUX_PA22A_EIC_EXTINT6) +#define PORT_PA22A_EIC_EXTINT6 (1ul << 22) +#define PIN_PA07A_EIC_EXTINT7 7L /**< \brief EIC signal: EXTINT7 on PA07 mux A */ +#define MUX_PA07A_EIC_EXTINT7 0L +#define PINMUX_PA07A_EIC_EXTINT7 ((PIN_PA07A_EIC_EXTINT7 << 16) | MUX_PA07A_EIC_EXTINT7) +#define PORT_PA07A_EIC_EXTINT7 (1ul << 7) +#define PIN_PA23A_EIC_EXTINT7 23L /**< \brief EIC signal: EXTINT7 on PA23 mux A */ +#define MUX_PA23A_EIC_EXTINT7 0L +#define PINMUX_PA23A_EIC_EXTINT7 ((PIN_PA23A_EIC_EXTINT7 << 16) | MUX_PA23A_EIC_EXTINT7) +#define PORT_PA23A_EIC_EXTINT7 (1ul << 23) +#define PIN_PA09A_EIC_EXTINT9 9L /**< \brief EIC signal: EXTINT9 on PA09 mux A */ +#define MUX_PA09A_EIC_EXTINT9 0L +#define PINMUX_PA09A_EIC_EXTINT9 ((PIN_PA09A_EIC_EXTINT9 << 16) | MUX_PA09A_EIC_EXTINT9) +#define PORT_PA09A_EIC_EXTINT9 (1ul << 9) +#define PIN_PA10A_EIC_EXTINT10 10L /**< \brief EIC signal: EXTINT10 on PA10 mux A */ +#define MUX_PA10A_EIC_EXTINT10 0L +#define PINMUX_PA10A_EIC_EXTINT10 ((PIN_PA10A_EIC_EXTINT10 << 16) | MUX_PA10A_EIC_EXTINT10) +#define PORT_PA10A_EIC_EXTINT10 (1ul << 10) +#define PIN_PA30A_EIC_EXTINT10 30L /**< \brief EIC signal: EXTINT10 on PA30 mux A */ +#define MUX_PA30A_EIC_EXTINT10 0L +#define PINMUX_PA30A_EIC_EXTINT10 ((PIN_PA30A_EIC_EXTINT10 << 16) | MUX_PA30A_EIC_EXTINT10) +#define PORT_PA30A_EIC_EXTINT10 (1ul << 30) +#define PIN_PA11A_EIC_EXTINT11 11L /**< \brief EIC signal: EXTINT11 on PA11 mux A */ +#define MUX_PA11A_EIC_EXTINT11 0L +#define PINMUX_PA11A_EIC_EXTINT11 ((PIN_PA11A_EIC_EXTINT11 << 16) | MUX_PA11A_EIC_EXTINT11) +#define PORT_PA11A_EIC_EXTINT11 (1ul << 11) +#define PIN_PA31A_EIC_EXTINT11 31L /**< \brief EIC signal: EXTINT11 on PA31 mux A */ +#define MUX_PA31A_EIC_EXTINT11 0L +#define PINMUX_PA31A_EIC_EXTINT11 ((PIN_PA31A_EIC_EXTINT11 << 16) | MUX_PA31A_EIC_EXTINT11) +#define PORT_PA31A_EIC_EXTINT11 (1ul << 31) +#define PIN_PA24A_EIC_EXTINT12 24L /**< \brief EIC signal: EXTINT12 on PA24 mux A */ +#define MUX_PA24A_EIC_EXTINT12 0L +#define PINMUX_PA24A_EIC_EXTINT12 ((PIN_PA24A_EIC_EXTINT12 << 16) | MUX_PA24A_EIC_EXTINT12) +#define PORT_PA24A_EIC_EXTINT12 (1ul << 24) +#define PIN_PA25A_EIC_EXTINT13 25L /**< \brief EIC signal: EXTINT13 on PA25 mux A */ +#define MUX_PA25A_EIC_EXTINT13 0L +#define PINMUX_PA25A_EIC_EXTINT13 ((PIN_PA25A_EIC_EXTINT13 << 16) | MUX_PA25A_EIC_EXTINT13) +#define PORT_PA25A_EIC_EXTINT13 (1ul << 25) +#define PIN_PA14A_EIC_EXTINT14 14L /**< \brief EIC signal: EXTINT14 on PA14 mux A */ +#define MUX_PA14A_EIC_EXTINT14 0L +#define PINMUX_PA14A_EIC_EXTINT14 ((PIN_PA14A_EIC_EXTINT14 << 16) | MUX_PA14A_EIC_EXTINT14) +#define PORT_PA14A_EIC_EXTINT14 (1ul << 14) +#define PIN_PA15A_EIC_EXTINT15 15L /**< \brief EIC signal: EXTINT15 on PA15 mux A */ +#define MUX_PA15A_EIC_EXTINT15 0L +#define PINMUX_PA15A_EIC_EXTINT15 ((PIN_PA15A_EIC_EXTINT15 << 16) | MUX_PA15A_EIC_EXTINT15) +#define PORT_PA15A_EIC_EXTINT15 (1ul << 15) +#define PIN_PA08A_EIC_NMI 8L /**< \brief EIC signal: NMI on PA08 mux A */ +#define MUX_PA08A_EIC_NMI 0L +#define PINMUX_PA08A_EIC_NMI ((PIN_PA08A_EIC_NMI << 16) | MUX_PA08A_EIC_NMI) +#define PORT_PA08A_EIC_NMI (1ul << 8) +/* ========== PORT definition for SERCOM0 peripheral ========== */ +#define PIN_PA04D_SERCOM0_PAD0 4L /**< \brief SERCOM0 signal: PAD0 on PA04 mux D */ +#define MUX_PA04D_SERCOM0_PAD0 3L +#define PINMUX_PA04D_SERCOM0_PAD0 ((PIN_PA04D_SERCOM0_PAD0 << 16) | MUX_PA04D_SERCOM0_PAD0) +#define PORT_PA04D_SERCOM0_PAD0 (1ul << 4) +#define PIN_PA08C_SERCOM0_PAD0 8L /**< \brief SERCOM0 signal: PAD0 on PA08 mux C */ +#define MUX_PA08C_SERCOM0_PAD0 2L +#define PINMUX_PA08C_SERCOM0_PAD0 ((PIN_PA08C_SERCOM0_PAD0 << 16) | MUX_PA08C_SERCOM0_PAD0) +#define PORT_PA08C_SERCOM0_PAD0 (1ul << 8) +#define PIN_PA05D_SERCOM0_PAD1 5L /**< \brief SERCOM0 signal: PAD1 on PA05 mux D */ +#define MUX_PA05D_SERCOM0_PAD1 3L +#define PINMUX_PA05D_SERCOM0_PAD1 ((PIN_PA05D_SERCOM0_PAD1 << 16) | MUX_PA05D_SERCOM0_PAD1) +#define PORT_PA05D_SERCOM0_PAD1 (1ul << 5) +#define PIN_PA09C_SERCOM0_PAD1 9L /**< \brief SERCOM0 signal: PAD1 on PA09 mux C */ +#define MUX_PA09C_SERCOM0_PAD1 2L +#define PINMUX_PA09C_SERCOM0_PAD1 ((PIN_PA09C_SERCOM0_PAD1 << 16) | MUX_PA09C_SERCOM0_PAD1) +#define PORT_PA09C_SERCOM0_PAD1 (1ul << 9) +#define PIN_PA06D_SERCOM0_PAD2 6L /**< \brief SERCOM0 signal: PAD2 on PA06 mux D */ +#define MUX_PA06D_SERCOM0_PAD2 3L +#define PINMUX_PA06D_SERCOM0_PAD2 ((PIN_PA06D_SERCOM0_PAD2 << 16) | MUX_PA06D_SERCOM0_PAD2) +#define PORT_PA06D_SERCOM0_PAD2 (1ul << 6) +#define PIN_PA10C_SERCOM0_PAD2 10L /**< \brief SERCOM0 signal: PAD2 on PA10 mux C */ +#define MUX_PA10C_SERCOM0_PAD2 2L +#define PINMUX_PA10C_SERCOM0_PAD2 ((PIN_PA10C_SERCOM0_PAD2 << 16) | MUX_PA10C_SERCOM0_PAD2) +#define PORT_PA10C_SERCOM0_PAD2 (1ul << 10) +#define PIN_PA07D_SERCOM0_PAD3 7L /**< \brief SERCOM0 signal: PAD3 on PA07 mux D */ +#define MUX_PA07D_SERCOM0_PAD3 3L +#define PINMUX_PA07D_SERCOM0_PAD3 ((PIN_PA07D_SERCOM0_PAD3 << 16) | MUX_PA07D_SERCOM0_PAD3) +#define PORT_PA07D_SERCOM0_PAD3 (1ul << 7) +#define PIN_PA11C_SERCOM0_PAD3 11L /**< \brief SERCOM0 signal: PAD3 on PA11 mux C */ +#define MUX_PA11C_SERCOM0_PAD3 2L +#define PINMUX_PA11C_SERCOM0_PAD3 ((PIN_PA11C_SERCOM0_PAD3 << 16) | MUX_PA11C_SERCOM0_PAD3) +#define PORT_PA11C_SERCOM0_PAD3 (1ul << 11) +/* ========== PORT definition for SERCOM1 peripheral ========== */ +#define PIN_PA16C_SERCOM1_PAD0 16L /**< \brief SERCOM1 signal: PAD0 on PA16 mux C */ +#define MUX_PA16C_SERCOM1_PAD0 2L +#define PINMUX_PA16C_SERCOM1_PAD0 ((PIN_PA16C_SERCOM1_PAD0 << 16) | MUX_PA16C_SERCOM1_PAD0) +#define PORT_PA16C_SERCOM1_PAD0 (1ul << 16) +#define PIN_PA17C_SERCOM1_PAD1 17L /**< \brief SERCOM1 signal: PAD1 on PA17 mux C */ +#define MUX_PA17C_SERCOM1_PAD1 2L +#define PINMUX_PA17C_SERCOM1_PAD1 ((PIN_PA17C_SERCOM1_PAD1 << 16) | MUX_PA17C_SERCOM1_PAD1) +#define PORT_PA17C_SERCOM1_PAD1 (1ul << 17) +#define PIN_PA30D_SERCOM1_PAD2 30L /**< \brief SERCOM1 signal: PAD2 on PA30 mux D */ +#define MUX_PA30D_SERCOM1_PAD2 3L +#define PINMUX_PA30D_SERCOM1_PAD2 ((PIN_PA30D_SERCOM1_PAD2 << 16) | MUX_PA30D_SERCOM1_PAD2) +#define PORT_PA30D_SERCOM1_PAD2 (1ul << 30) +#define PIN_PA18C_SERCOM1_PAD2 18L /**< \brief SERCOM1 signal: PAD2 on PA18 mux C */ +#define MUX_PA18C_SERCOM1_PAD2 2L +#define PINMUX_PA18C_SERCOM1_PAD2 ((PIN_PA18C_SERCOM1_PAD2 << 16) | MUX_PA18C_SERCOM1_PAD2) +#define PORT_PA18C_SERCOM1_PAD2 (1ul << 18) +#define PIN_PA31D_SERCOM1_PAD3 31L /**< \brief SERCOM1 signal: PAD3 on PA31 mux D */ +#define MUX_PA31D_SERCOM1_PAD3 3L +#define PINMUX_PA31D_SERCOM1_PAD3 ((PIN_PA31D_SERCOM1_PAD3 << 16) | MUX_PA31D_SERCOM1_PAD3) +#define PORT_PA31D_SERCOM1_PAD3 (1ul << 31) +#define PIN_PA19C_SERCOM1_PAD3 19L /**< \brief SERCOM1 signal: PAD3 on PA19 mux C */ +#define MUX_PA19C_SERCOM1_PAD3 2L +#define PINMUX_PA19C_SERCOM1_PAD3 ((PIN_PA19C_SERCOM1_PAD3 << 16) | MUX_PA19C_SERCOM1_PAD3) +#define PORT_PA19C_SERCOM1_PAD3 (1ul << 19) +/* ========== PORT definition for SERCOM2 peripheral ========== */ +#define PIN_PA08D_SERCOM2_PAD0 8L /**< \brief SERCOM2 signal: PAD0 on PA08 mux D */ +#define MUX_PA08D_SERCOM2_PAD0 3L +#define PINMUX_PA08D_SERCOM2_PAD0 ((PIN_PA08D_SERCOM2_PAD0 << 16) | MUX_PA08D_SERCOM2_PAD0) +#define PORT_PA08D_SERCOM2_PAD0 (1ul << 8) +#define PIN_PA09D_SERCOM2_PAD1 9L /**< \brief SERCOM2 signal: PAD1 on PA09 mux D */ +#define MUX_PA09D_SERCOM2_PAD1 3L +#define PINMUX_PA09D_SERCOM2_PAD1 ((PIN_PA09D_SERCOM2_PAD1 << 16) | MUX_PA09D_SERCOM2_PAD1) +#define PORT_PA09D_SERCOM2_PAD1 (1ul << 9) +#define PIN_PA10D_SERCOM2_PAD2 10L /**< \brief SERCOM2 signal: PAD2 on PA10 mux D */ +#define MUX_PA10D_SERCOM2_PAD2 3L +#define PINMUX_PA10D_SERCOM2_PAD2 ((PIN_PA10D_SERCOM2_PAD2 << 16) | MUX_PA10D_SERCOM2_PAD2) +#define PORT_PA10D_SERCOM2_PAD2 (1ul << 10) +#define PIN_PA14C_SERCOM2_PAD2 14L /**< \brief SERCOM2 signal: PAD2 on PA14 mux C */ +#define MUX_PA14C_SERCOM2_PAD2 2L +#define PINMUX_PA14C_SERCOM2_PAD2 ((PIN_PA14C_SERCOM2_PAD2 << 16) | MUX_PA14C_SERCOM2_PAD2) +#define PORT_PA14C_SERCOM2_PAD2 (1ul << 14) +#define PIN_PA11D_SERCOM2_PAD3 11L /**< \brief SERCOM2 signal: PAD3 on PA11 mux D */ +#define MUX_PA11D_SERCOM2_PAD3 3L +#define PINMUX_PA11D_SERCOM2_PAD3 ((PIN_PA11D_SERCOM2_PAD3 << 16) | MUX_PA11D_SERCOM2_PAD3) +#define PORT_PA11D_SERCOM2_PAD3 (1ul << 11) +#define PIN_PA15C_SERCOM2_PAD3 15L /**< \brief SERCOM2 signal: PAD3 on PA15 mux C */ +#define MUX_PA15C_SERCOM2_PAD3 2L +#define PINMUX_PA15C_SERCOM2_PAD3 ((PIN_PA15C_SERCOM2_PAD3 << 16) | MUX_PA15C_SERCOM2_PAD3) +#define PORT_PA15C_SERCOM2_PAD3 (1ul << 15) +/* ========== PORT definition for SERCOM3 peripheral ========== */ +#define PIN_PA16D_SERCOM3_PAD0 16L /**< \brief SERCOM3 signal: PAD0 on PA16 mux D */ +#define MUX_PA16D_SERCOM3_PAD0 3L +#define PINMUX_PA16D_SERCOM3_PAD0 ((PIN_PA16D_SERCOM3_PAD0 << 16) | MUX_PA16D_SERCOM3_PAD0) +#define PORT_PA16D_SERCOM3_PAD0 (1ul << 16) +#define PIN_PA22C_SERCOM3_PAD0 22L /**< \brief SERCOM3 signal: PAD0 on PA22 mux C */ +#define MUX_PA22C_SERCOM3_PAD0 2L +#define PINMUX_PA22C_SERCOM3_PAD0 ((PIN_PA22C_SERCOM3_PAD0 << 16) | MUX_PA22C_SERCOM3_PAD0) +#define PORT_PA22C_SERCOM3_PAD0 (1ul << 22) +#define PIN_PA17D_SERCOM3_PAD1 17L /**< \brief SERCOM3 signal: PAD1 on PA17 mux D */ +#define MUX_PA17D_SERCOM3_PAD1 3L +#define PINMUX_PA17D_SERCOM3_PAD1 ((PIN_PA17D_SERCOM3_PAD1 << 16) | MUX_PA17D_SERCOM3_PAD1) +#define PORT_PA17D_SERCOM3_PAD1 (1ul << 17) +#define PIN_PA23C_SERCOM3_PAD1 23L /**< \brief SERCOM3 signal: PAD1 on PA23 mux C */ +#define MUX_PA23C_SERCOM3_PAD1 2L +#define PINMUX_PA23C_SERCOM3_PAD1 ((PIN_PA23C_SERCOM3_PAD1 << 16) | MUX_PA23C_SERCOM3_PAD1) +#define PORT_PA23C_SERCOM3_PAD1 (1ul << 23) +#define PIN_PA18D_SERCOM3_PAD2 18L /**< \brief SERCOM3 signal: PAD2 on PA18 mux D */ +#define MUX_PA18D_SERCOM3_PAD2 3L +#define PINMUX_PA18D_SERCOM3_PAD2 ((PIN_PA18D_SERCOM3_PAD2 << 16) | MUX_PA18D_SERCOM3_PAD2) +#define PORT_PA18D_SERCOM3_PAD2 (1ul << 18) +#define PIN_PA24C_SERCOM3_PAD2 24L /**< \brief SERCOM3 signal: PAD2 on PA24 mux C */ +#define MUX_PA24C_SERCOM3_PAD2 2L +#define PINMUX_PA24C_SERCOM3_PAD2 ((PIN_PA24C_SERCOM3_PAD2 << 16) | MUX_PA24C_SERCOM3_PAD2) +#define PORT_PA24C_SERCOM3_PAD2 (1ul << 24) +#define PIN_PA19D_SERCOM3_PAD3 19L /**< \brief SERCOM3 signal: PAD3 on PA19 mux D */ +#define MUX_PA19D_SERCOM3_PAD3 3L +#define PINMUX_PA19D_SERCOM3_PAD3 ((PIN_PA19D_SERCOM3_PAD3 << 16) | MUX_PA19D_SERCOM3_PAD3) +#define PORT_PA19D_SERCOM3_PAD3 (1ul << 19) +#define PIN_PA25C_SERCOM3_PAD3 25L /**< \brief SERCOM3 signal: PAD3 on PA25 mux C */ +#define MUX_PA25C_SERCOM3_PAD3 2L +#define PINMUX_PA25C_SERCOM3_PAD3 ((PIN_PA25C_SERCOM3_PAD3 << 16) | MUX_PA25C_SERCOM3_PAD3) +#define PORT_PA25C_SERCOM3_PAD3 (1ul << 25) +/* ========== PORT definition for TCC0 peripheral ========== */ +#define PIN_PA04E_TCC0_WO0 4L /**< \brief TCC0 signal: WO0 on PA04 mux E */ +#define MUX_PA04E_TCC0_WO0 4L +#define PINMUX_PA04E_TCC0_WO0 ((PIN_PA04E_TCC0_WO0 << 16) | MUX_PA04E_TCC0_WO0) +#define PORT_PA04E_TCC0_WO0 (1ul << 4) +#define PIN_PA08E_TCC0_WO0 8L /**< \brief TCC0 signal: WO0 on PA08 mux E */ +#define MUX_PA08E_TCC0_WO0 4L +#define PINMUX_PA08E_TCC0_WO0 ((PIN_PA08E_TCC0_WO0 << 16) | MUX_PA08E_TCC0_WO0) +#define PORT_PA08E_TCC0_WO0 (1ul << 8) +#define PIN_PA05E_TCC0_WO1 5L /**< \brief TCC0 signal: WO1 on PA05 mux E */ +#define MUX_PA05E_TCC0_WO1 4L +#define PINMUX_PA05E_TCC0_WO1 ((PIN_PA05E_TCC0_WO1 << 16) | MUX_PA05E_TCC0_WO1) +#define PORT_PA05E_TCC0_WO1 (1ul << 5) +#define PIN_PA09E_TCC0_WO1 9L /**< \brief TCC0 signal: WO1 on PA09 mux E */ +#define MUX_PA09E_TCC0_WO1 4L +#define PINMUX_PA09E_TCC0_WO1 ((PIN_PA09E_TCC0_WO1 << 16) | MUX_PA09E_TCC0_WO1) +#define PORT_PA09E_TCC0_WO1 (1ul << 9) +#define PIN_PA10F_TCC0_WO2 10L /**< \brief TCC0 signal: WO2 on PA10 mux F */ +#define MUX_PA10F_TCC0_WO2 5L +#define PINMUX_PA10F_TCC0_WO2 ((PIN_PA10F_TCC0_WO2 << 16) | MUX_PA10F_TCC0_WO2) +#define PORT_PA10F_TCC0_WO2 (1ul << 10) +#define PIN_PA18F_TCC0_WO2 18L /**< \brief TCC0 signal: WO2 on PA18 mux F */ +#define MUX_PA18F_TCC0_WO2 5L +#define PINMUX_PA18F_TCC0_WO2 ((PIN_PA18F_TCC0_WO2 << 16) | MUX_PA18F_TCC0_WO2) +#define PORT_PA18F_TCC0_WO2 (1ul << 18) +#define PIN_PA11F_TCC0_WO3 11L /**< \brief TCC0 signal: WO3 on PA11 mux F */ +#define MUX_PA11F_TCC0_WO3 5L +#define PINMUX_PA11F_TCC0_WO3 ((PIN_PA11F_TCC0_WO3 << 16) | MUX_PA11F_TCC0_WO3) +#define PORT_PA11F_TCC0_WO3 (1ul << 11) +#define PIN_PA19F_TCC0_WO3 19L /**< \brief TCC0 signal: WO3 on PA19 mux F */ +#define MUX_PA19F_TCC0_WO3 5L +#define PINMUX_PA19F_TCC0_WO3 ((PIN_PA19F_TCC0_WO3 << 16) | MUX_PA19F_TCC0_WO3) +#define PORT_PA19F_TCC0_WO3 (1ul << 19) +#define PIN_PA22F_TCC0_WO4 22L /**< \brief TCC0 signal: WO4 on PA22 mux F */ +#define MUX_PA22F_TCC0_WO4 5L +#define PINMUX_PA22F_TCC0_WO4 ((PIN_PA22F_TCC0_WO4 << 16) | MUX_PA22F_TCC0_WO4) +#define PORT_PA22F_TCC0_WO4 (1ul << 22) +#define PIN_PA14F_TCC0_WO4 14L /**< \brief TCC0 signal: WO4 on PA14 mux F */ +#define MUX_PA14F_TCC0_WO4 5L +#define PINMUX_PA14F_TCC0_WO4 ((PIN_PA14F_TCC0_WO4 << 16) | MUX_PA14F_TCC0_WO4) +#define PORT_PA14F_TCC0_WO4 (1ul << 14) +#define PIN_PA23F_TCC0_WO5 23L /**< \brief TCC0 signal: WO5 on PA23 mux F */ +#define MUX_PA23F_TCC0_WO5 5L +#define PINMUX_PA23F_TCC0_WO5 ((PIN_PA23F_TCC0_WO5 << 16) | MUX_PA23F_TCC0_WO5) +#define PORT_PA23F_TCC0_WO5 (1ul << 23) +#define PIN_PA15F_TCC0_WO5 15L /**< \brief TCC0 signal: WO5 on PA15 mux F */ +#define MUX_PA15F_TCC0_WO5 5L +#define PINMUX_PA15F_TCC0_WO5 ((PIN_PA15F_TCC0_WO5 << 16) | MUX_PA15F_TCC0_WO5) +#define PORT_PA15F_TCC0_WO5 (1ul << 15) +#define PIN_PA16F_TCC0_WO6 16L /**< \brief TCC0 signal: WO6 on PA16 mux F */ +#define MUX_PA16F_TCC0_WO6 5L +#define PINMUX_PA16F_TCC0_WO6 ((PIN_PA16F_TCC0_WO6 << 16) | MUX_PA16F_TCC0_WO6) +#define PORT_PA16F_TCC0_WO6 (1ul << 16) +#define PIN_PA17F_TCC0_WO7 17L /**< \brief TCC0 signal: WO7 on PA17 mux F */ +#define MUX_PA17F_TCC0_WO7 5L +#define PINMUX_PA17F_TCC0_WO7 ((PIN_PA17F_TCC0_WO7 << 16) | MUX_PA17F_TCC0_WO7) +#define PORT_PA17F_TCC0_WO7 (1ul << 17) +/* ========== PORT definition for TCC1 peripheral ========== */ +#define PIN_PA06E_TCC1_WO0 6L /**< \brief TCC1 signal: WO0 on PA06 mux E */ +#define MUX_PA06E_TCC1_WO0 4L +#define PINMUX_PA06E_TCC1_WO0 ((PIN_PA06E_TCC1_WO0 << 16) | MUX_PA06E_TCC1_WO0) +#define PORT_PA06E_TCC1_WO0 (1ul << 6) +#define PIN_PA10E_TCC1_WO0 10L /**< \brief TCC1 signal: WO0 on PA10 mux E */ +#define MUX_PA10E_TCC1_WO0 4L +#define PINMUX_PA10E_TCC1_WO0 ((PIN_PA10E_TCC1_WO0 << 16) | MUX_PA10E_TCC1_WO0) +#define PORT_PA10E_TCC1_WO0 (1ul << 10) +#define PIN_PA30E_TCC1_WO0 30L /**< \brief TCC1 signal: WO0 on PA30 mux E */ +#define MUX_PA30E_TCC1_WO0 4L +#define PINMUX_PA30E_TCC1_WO0 ((PIN_PA30E_TCC1_WO0 << 16) | MUX_PA30E_TCC1_WO0) +#define PORT_PA30E_TCC1_WO0 (1ul << 30) +#define PIN_PA07E_TCC1_WO1 7L /**< \brief TCC1 signal: WO1 on PA07 mux E */ +#define MUX_PA07E_TCC1_WO1 4L +#define PINMUX_PA07E_TCC1_WO1 ((PIN_PA07E_TCC1_WO1 << 16) | MUX_PA07E_TCC1_WO1) +#define PORT_PA07E_TCC1_WO1 (1ul << 7) +#define PIN_PA11E_TCC1_WO1 11L /**< \brief TCC1 signal: WO1 on PA11 mux E */ +#define MUX_PA11E_TCC1_WO1 4L +#define PINMUX_PA11E_TCC1_WO1 ((PIN_PA11E_TCC1_WO1 << 16) | MUX_PA11E_TCC1_WO1) +#define PORT_PA11E_TCC1_WO1 (1ul << 11) +#define PIN_PA31E_TCC1_WO1 31L /**< \brief TCC1 signal: WO1 on PA31 mux E */ +#define MUX_PA31E_TCC1_WO1 4L +#define PINMUX_PA31E_TCC1_WO1 ((PIN_PA31E_TCC1_WO1 << 16) | MUX_PA31E_TCC1_WO1) +#define PORT_PA31E_TCC1_WO1 (1ul << 31) +#define PIN_PA08F_TCC1_WO2 8L /**< \brief TCC1 signal: WO2 on PA08 mux F */ +#define MUX_PA08F_TCC1_WO2 5L +#define PINMUX_PA08F_TCC1_WO2 ((PIN_PA08F_TCC1_WO2 << 16) | MUX_PA08F_TCC1_WO2) +#define PORT_PA08F_TCC1_WO2 (1ul << 8) +#define PIN_PA24F_TCC1_WO2 24L /**< \brief TCC1 signal: WO2 on PA24 mux F */ +#define MUX_PA24F_TCC1_WO2 5L +#define PINMUX_PA24F_TCC1_WO2 ((PIN_PA24F_TCC1_WO2 << 16) | MUX_PA24F_TCC1_WO2) +#define PORT_PA24F_TCC1_WO2 (1ul << 24) +#define PIN_PA09F_TCC1_WO3 9L /**< \brief TCC1 signal: WO3 on PA09 mux F */ +#define MUX_PA09F_TCC1_WO3 5L +#define PINMUX_PA09F_TCC1_WO3 ((PIN_PA09F_TCC1_WO3 << 16) | MUX_PA09F_TCC1_WO3) +#define PORT_PA09F_TCC1_WO3 (1ul << 9) +#define PIN_PA25F_TCC1_WO3 25L /**< \brief TCC1 signal: WO3 on PA25 mux F */ +#define MUX_PA25F_TCC1_WO3 5L +#define PINMUX_PA25F_TCC1_WO3 ((PIN_PA25F_TCC1_WO3 << 16) | MUX_PA25F_TCC1_WO3) +#define PORT_PA25F_TCC1_WO3 (1ul << 25) +/* ========== PORT definition for TCC2 peripheral ========== */ +#define PIN_PA16E_TCC2_WO0 16L /**< \brief TCC2 signal: WO0 on PA16 mux E */ +#define MUX_PA16E_TCC2_WO0 4L +#define PINMUX_PA16E_TCC2_WO0 ((PIN_PA16E_TCC2_WO0 << 16) | MUX_PA16E_TCC2_WO0) +#define PORT_PA16E_TCC2_WO0 (1ul << 16) +#define PIN_PA17E_TCC2_WO1 17L /**< \brief TCC2 signal: WO1 on PA17 mux E */ +#define MUX_PA17E_TCC2_WO1 4L +#define PINMUX_PA17E_TCC2_WO1 ((PIN_PA17E_TCC2_WO1 << 16) | MUX_PA17E_TCC2_WO1) +#define PORT_PA17E_TCC2_WO1 (1ul << 17) +/* ========== PORT definition for TC3 peripheral ========== */ +#define PIN_PA18E_TC3_WO0 18L /**< \brief TC3 signal: WO0 on PA18 mux E */ +#define MUX_PA18E_TC3_WO0 4L +#define PINMUX_PA18E_TC3_WO0 ((PIN_PA18E_TC3_WO0 << 16) | MUX_PA18E_TC3_WO0) +#define PORT_PA18E_TC3_WO0 (1ul << 18) +#define PIN_PA14E_TC3_WO0 14L /**< \brief TC3 signal: WO0 on PA14 mux E */ +#define MUX_PA14E_TC3_WO0 4L +#define PINMUX_PA14E_TC3_WO0 ((PIN_PA14E_TC3_WO0 << 16) | MUX_PA14E_TC3_WO0) +#define PORT_PA14E_TC3_WO0 (1ul << 14) +#define PIN_PA19E_TC3_WO1 19L /**< \brief TC3 signal: WO1 on PA19 mux E */ +#define MUX_PA19E_TC3_WO1 4L +#define PINMUX_PA19E_TC3_WO1 ((PIN_PA19E_TC3_WO1 << 16) | MUX_PA19E_TC3_WO1) +#define PORT_PA19E_TC3_WO1 (1ul << 19) +#define PIN_PA15E_TC3_WO1 15L /**< \brief TC3 signal: WO1 on PA15 mux E */ +#define MUX_PA15E_TC3_WO1 4L +#define PINMUX_PA15E_TC3_WO1 ((PIN_PA15E_TC3_WO1 << 16) | MUX_PA15E_TC3_WO1) +#define PORT_PA15E_TC3_WO1 (1ul << 15) +/* ========== PORT definition for TC4 peripheral ========== */ +#define PIN_PA22E_TC4_WO0 22L /**< \brief TC4 signal: WO0 on PA22 mux E */ +#define MUX_PA22E_TC4_WO0 4L +#define PINMUX_PA22E_TC4_WO0 ((PIN_PA22E_TC4_WO0 << 16) | MUX_PA22E_TC4_WO0) +#define PORT_PA22E_TC4_WO0 (1ul << 22) +#define PIN_PA23E_TC4_WO1 23L /**< \brief TC4 signal: WO1 on PA23 mux E */ +#define MUX_PA23E_TC4_WO1 4L +#define PINMUX_PA23E_TC4_WO1 ((PIN_PA23E_TC4_WO1 << 16) | MUX_PA23E_TC4_WO1) +#define PORT_PA23E_TC4_WO1 (1ul << 23) +/* ========== PORT definition for TC5 peripheral ========== */ +#define PIN_PA24E_TC5_WO0 24L /**< \brief TC5 signal: WO0 on PA24 mux E */ +#define MUX_PA24E_TC5_WO0 4L +#define PINMUX_PA24E_TC5_WO0 ((PIN_PA24E_TC5_WO0 << 16) | MUX_PA24E_TC5_WO0) +#define PORT_PA24E_TC5_WO0 (1ul << 24) +#define PIN_PA25E_TC5_WO1 25L /**< \brief TC5 signal: WO1 on PA25 mux E */ +#define MUX_PA25E_TC5_WO1 4L +#define PINMUX_PA25E_TC5_WO1 ((PIN_PA25E_TC5_WO1 << 16) | MUX_PA25E_TC5_WO1) +#define PORT_PA25E_TC5_WO1 (1ul << 25) +/* ========== PORT definition for ADC peripheral ========== */ +#define PIN_PA02B_ADC_AIN0 2L /**< \brief ADC signal: AIN0 on PA02 mux B */ +#define MUX_PA02B_ADC_AIN0 1L +#define PINMUX_PA02B_ADC_AIN0 ((PIN_PA02B_ADC_AIN0 << 16) | MUX_PA02B_ADC_AIN0) +#define PORT_PA02B_ADC_AIN0 (1ul << 2) +#define PIN_PA03B_ADC_AIN1 3L /**< \brief ADC signal: AIN1 on PA03 mux B */ +#define MUX_PA03B_ADC_AIN1 1L +#define PINMUX_PA03B_ADC_AIN1 ((PIN_PA03B_ADC_AIN1 << 16) | MUX_PA03B_ADC_AIN1) +#define PORT_PA03B_ADC_AIN1 (1ul << 3) +#define PIN_PA04B_ADC_AIN4 4L /**< \brief ADC signal: AIN4 on PA04 mux B */ +#define MUX_PA04B_ADC_AIN4 1L +#define PINMUX_PA04B_ADC_AIN4 ((PIN_PA04B_ADC_AIN4 << 16) | MUX_PA04B_ADC_AIN4) +#define PORT_PA04B_ADC_AIN4 (1ul << 4) +#define PIN_PA05B_ADC_AIN5 5L /**< \brief ADC signal: AIN5 on PA05 mux B */ +#define MUX_PA05B_ADC_AIN5 1L +#define PINMUX_PA05B_ADC_AIN5 ((PIN_PA05B_ADC_AIN5 << 16) | MUX_PA05B_ADC_AIN5) +#define PORT_PA05B_ADC_AIN5 (1ul << 5) +#define PIN_PA06B_ADC_AIN6 6L /**< \brief ADC signal: AIN6 on PA06 mux B */ +#define MUX_PA06B_ADC_AIN6 1L +#define PINMUX_PA06B_ADC_AIN6 ((PIN_PA06B_ADC_AIN6 << 16) | MUX_PA06B_ADC_AIN6) +#define PORT_PA06B_ADC_AIN6 (1ul << 6) +#define PIN_PA07B_ADC_AIN7 7L /**< \brief ADC signal: AIN7 on PA07 mux B */ +#define MUX_PA07B_ADC_AIN7 1L +#define PINMUX_PA07B_ADC_AIN7 ((PIN_PA07B_ADC_AIN7 << 16) | MUX_PA07B_ADC_AIN7) +#define PORT_PA07B_ADC_AIN7 (1ul << 7) +#define PIN_PB02B_ADC_AIN10 34L /**< \brief ADC signal: AIN10 on PB02 mux B */ +#define MUX_PB02B_ADC_AIN10 1L +#define PINMUX_PB02B_ADC_AIN10 ((PIN_PB02B_ADC_AIN10 << 16) | MUX_PB02B_ADC_AIN10) +#define PORT_PB02B_ADC_AIN10 (1ul << 2) +#define PIN_PB03B_ADC_AIN11 35L /**< \brief ADC signal: AIN11 on PB03 mux B */ +#define MUX_PB03B_ADC_AIN11 1L +#define PINMUX_PB03B_ADC_AIN11 ((PIN_PB03B_ADC_AIN11 << 16) | MUX_PB03B_ADC_AIN11) +#define PORT_PB03B_ADC_AIN11 (1ul << 3) +#define PIN_PB04B_ADC_AIN12 36L /**< \brief ADC signal: AIN12 on PB04 mux B */ +#define MUX_PB04B_ADC_AIN12 1L +#define PINMUX_PB04B_ADC_AIN12 ((PIN_PB04B_ADC_AIN12 << 16) | MUX_PB04B_ADC_AIN12) +#define PORT_PB04B_ADC_AIN12 (1ul << 4) +#define PIN_PB05B_ADC_AIN13 37L /**< \brief ADC signal: AIN13 on PB05 mux B */ +#define MUX_PB05B_ADC_AIN13 1L +#define PINMUX_PB05B_ADC_AIN13 ((PIN_PB05B_ADC_AIN13 << 16) | MUX_PB05B_ADC_AIN13) +#define PORT_PB05B_ADC_AIN13 (1ul << 5) +#define PIN_PA08B_ADC_AIN16 8L /**< \brief ADC signal: AIN16 on PA08 mux B */ +#define MUX_PA08B_ADC_AIN16 1L +#define PINMUX_PA08B_ADC_AIN16 ((PIN_PA08B_ADC_AIN16 << 16) | MUX_PA08B_ADC_AIN16) +#define PORT_PA08B_ADC_AIN16 (1ul << 8) +#define PIN_PA09B_ADC_AIN17 9L /**< \brief ADC signal: AIN17 on PA09 mux B */ +#define MUX_PA09B_ADC_AIN17 1L +#define PINMUX_PA09B_ADC_AIN17 ((PIN_PA09B_ADC_AIN17 << 16) | MUX_PA09B_ADC_AIN17) +#define PORT_PA09B_ADC_AIN17 (1ul << 9) +#define PIN_PA10B_ADC_AIN18 10L /**< \brief ADC signal: AIN18 on PA10 mux B */ +#define MUX_PA10B_ADC_AIN18 1L +#define PINMUX_PA10B_ADC_AIN18 ((PIN_PA10B_ADC_AIN18 << 16) | MUX_PA10B_ADC_AIN18) +#define PORT_PA10B_ADC_AIN18 (1ul << 10) +#define PIN_PA11B_ADC_AIN19 11L /**< \brief ADC signal: AIN19 on PA11 mux B */ +#define MUX_PA11B_ADC_AIN19 1L +#define PINMUX_PA11B_ADC_AIN19 ((PIN_PA11B_ADC_AIN19 << 16) | MUX_PA11B_ADC_AIN19) +#define PORT_PA11B_ADC_AIN19 (1ul << 11) +#define PIN_PA04B_ADC_VREFP 4L /**< \brief ADC signal: VREFP on PA04 mux B */ +#define MUX_PA04B_ADC_VREFP 1L +#define PINMUX_PA04B_ADC_VREFP ((PIN_PA04B_ADC_VREFP << 16) | MUX_PA04B_ADC_VREFP) +#define PORT_PA04B_ADC_VREFP (1ul << 4) +/* ========== PORT definition for AC peripheral ========== */ +#define PIN_PA04B_AC_AIN0 4L /**< \brief AC signal: AIN0 on PA04 mux B */ +#define MUX_PA04B_AC_AIN0 1L +#define PINMUX_PA04B_AC_AIN0 ((PIN_PA04B_AC_AIN0 << 16) | MUX_PA04B_AC_AIN0) +#define PORT_PA04B_AC_AIN0 (1ul << 4) +#define PIN_PA05B_AC_AIN1 5L /**< \brief AC signal: AIN1 on PA05 mux B */ +#define MUX_PA05B_AC_AIN1 1L +#define PINMUX_PA05B_AC_AIN1 ((PIN_PA05B_AC_AIN1 << 16) | MUX_PA05B_AC_AIN1) +#define PORT_PA05B_AC_AIN1 (1ul << 5) +#define PIN_PA06B_AC_AIN2 6L /**< \brief AC signal: AIN2 on PA06 mux B */ +#define MUX_PA06B_AC_AIN2 1L +#define PINMUX_PA06B_AC_AIN2 ((PIN_PA06B_AC_AIN2 << 16) | MUX_PA06B_AC_AIN2) +#define PORT_PA06B_AC_AIN2 (1ul << 6) +#define PIN_PA07B_AC_AIN3 7L /**< \brief AC signal: AIN3 on PA07 mux B */ +#define MUX_PA07B_AC_AIN3 1L +#define PINMUX_PA07B_AC_AIN3 ((PIN_PA07B_AC_AIN3 << 16) | MUX_PA07B_AC_AIN3) +#define PORT_PA07B_AC_AIN3 (1ul << 7) +#define PIN_PA18H_AC_CMP0 18L /**< \brief AC signal: CMP0 on PA18 mux H */ +#define MUX_PA18H_AC_CMP0 7L +#define PINMUX_PA18H_AC_CMP0 ((PIN_PA18H_AC_CMP0 << 16) | MUX_PA18H_AC_CMP0) +#define PORT_PA18H_AC_CMP0 (1ul << 18) +#define PIN_PA19H_AC_CMP1 19L /**< \brief AC signal: CMP1 on PA19 mux H */ +#define MUX_PA19H_AC_CMP1 7L +#define PINMUX_PA19H_AC_CMP1 ((PIN_PA19H_AC_CMP1 << 16) | MUX_PA19H_AC_CMP1) +#define PORT_PA19H_AC_CMP1 (1ul << 19) +/* ========== PORT definition for DAC peripheral ========== */ +#define PIN_PA02B_DAC_VOUT 2L /**< \brief DAC signal: VOUT on PA02 mux B */ +#define MUX_PA02B_DAC_VOUT 1L +#define PINMUX_PA02B_DAC_VOUT ((PIN_PA02B_DAC_VOUT << 16) | MUX_PA02B_DAC_VOUT) +#define PORT_PA02B_DAC_VOUT (1ul << 2) +#define PIN_PA03B_DAC_VREFP 3L /**< \brief DAC signal: VREFP on PA03 mux B */ +#define MUX_PA03B_DAC_VREFP 1L +#define PINMUX_PA03B_DAC_VREFP ((PIN_PA03B_DAC_VREFP << 16) | MUX_PA03B_DAC_VREFP) +#define PORT_PA03B_DAC_VREFP (1ul << 3) +/* ========== PORT definition for AC1 peripheral ========== */ +#define PIN_PB04B_AC1_AIN0 36L /**< \brief AC1 signal: AIN0 on PB04 mux B */ +#define MUX_PB04B_AC1_AIN0 1L +#define PINMUX_PB04B_AC1_AIN0 ((PIN_PB04B_AC1_AIN0 << 16) | MUX_PB04B_AC1_AIN0) +#define PORT_PB04B_AC1_AIN0 (1ul << 4) +#define PIN_PB05B_AC1_AIN1 37L /**< \brief AC1 signal: AIN1 on PB05 mux B */ +#define MUX_PB05B_AC1_AIN1 1L +#define PINMUX_PB05B_AC1_AIN1 ((PIN_PB05B_AC1_AIN1 << 16) | MUX_PB05B_AC1_AIN1) +#define PORT_PB05B_AC1_AIN1 (1ul << 5) +#define PIN_PB02B_AC1_AIN2 34L /**< \brief AC1 signal: AIN2 on PB02 mux B */ +#define MUX_PB02B_AC1_AIN2 1L +#define PINMUX_PB02B_AC1_AIN2 ((PIN_PB02B_AC1_AIN2 << 16) | MUX_PB02B_AC1_AIN2) +#define PORT_PB02B_AC1_AIN2 (1ul << 2) +#define PIN_PB03B_AC1_AIN3 35L /**< \brief AC1 signal: AIN3 on PB03 mux B */ +#define MUX_PB03B_AC1_AIN3 1L +#define PINMUX_PB03B_AC1_AIN3 ((PIN_PB03B_AC1_AIN3 << 16) | MUX_PB03B_AC1_AIN3) +#define PORT_PB03B_AC1_AIN3 (1ul << 3) +#define PIN_PA24H_AC1_CMP0 24L /**< \brief AC1 signal: CMP0 on PA24 mux H */ +#define MUX_PA24H_AC1_CMP0 7L +#define PINMUX_PA24H_AC1_CMP0 ((PIN_PA24H_AC1_CMP0 << 16) | MUX_PA24H_AC1_CMP0) +#define PORT_PA24H_AC1_CMP0 (1ul << 24) +#define PIN_PA25H_AC1_CMP1 25L /**< \brief AC1 signal: CMP1 on PA25 mux H */ +#define MUX_PA25H_AC1_CMP1 7L +#define PINMUX_PA25H_AC1_CMP1 ((PIN_PA25H_AC1_CMP1 << 16) | MUX_PA25H_AC1_CMP1) +#define PORT_PA25H_AC1_CMP1 (1ul << 25) + +#endif /* _SAMD21E16L_PIO_ */ diff --git a/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/utils/cmsis/samd21/include/pio/samd21e17a.h b/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/utils/cmsis/samd21/include/pio/samd21e17a.h new file mode 100644 index 0000000..f84b2f2 --- /dev/null +++ b/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/utils/cmsis/samd21/include/pio/samd21e17a.h @@ -0,0 +1,634 @@ +/** + * \file + * + * \brief Peripheral I/O description for SAMD21E17A + * + * Copyright (c) 2014-2018 Microchip Technology Inc. and its subsidiaries. + * + * \asf_license_start + * + * \page License + * + * Subject to your compliance with these terms, you may use Microchip + * software and any derivatives exclusively with Microchip products. + * It is your responsibility to comply with third party license terms applicable + * to your use of third party software (including open source software) that + * may accompany Microchip software. + * + * THIS SOFTWARE IS SUPPLIED BY MICROCHIP "AS IS". NO WARRANTIES, + * WHETHER EXPRESS, IMPLIED OR STATUTORY, APPLY TO THIS SOFTWARE, + * INCLUDING ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, + * AND FITNESS FOR A PARTICULAR PURPOSE. IN NO EVENT WILL MICROCHIP BE + * LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL OR CONSEQUENTIAL + * LOSS, DAMAGE, COST OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE + * SOFTWARE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE + * POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT + * ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY + * RELATED TO THIS SOFTWARE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, + * THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THIS SOFTWARE. + * + * \asf_license_stop + * + */ +/* + * Support and FAQ: visit Microchip Support + */ + +#ifndef _SAMD21E17A_PIO_ +#define _SAMD21E17A_PIO_ + +#define PIN_PA00 0 /**< \brief Pin Number for PA00 */ +#define PORT_PA00 (1ul << 0) /**< \brief PORT Mask for PA00 */ +#define PIN_PA01 1 /**< \brief Pin Number for PA01 */ +#define PORT_PA01 (1ul << 1) /**< \brief PORT Mask for PA01 */ +#define PIN_PA02 2 /**< \brief Pin Number for PA02 */ +#define PORT_PA02 (1ul << 2) /**< \brief PORT Mask for PA02 */ +#define PIN_PA03 3 /**< \brief Pin Number for PA03 */ +#define PORT_PA03 (1ul << 3) /**< \brief PORT Mask for PA03 */ +#define PIN_PA04 4 /**< \brief Pin Number for PA04 */ +#define PORT_PA04 (1ul << 4) /**< \brief PORT Mask for PA04 */ +#define PIN_PA05 5 /**< \brief Pin Number for PA05 */ +#define PORT_PA05 (1ul << 5) /**< \brief PORT Mask for PA05 */ +#define PIN_PA06 6 /**< \brief Pin Number for PA06 */ +#define PORT_PA06 (1ul << 6) /**< \brief PORT Mask for PA06 */ +#define PIN_PA07 7 /**< \brief Pin Number for PA07 */ +#define PORT_PA07 (1ul << 7) /**< \brief PORT Mask for PA07 */ +#define PIN_PA08 8 /**< \brief Pin Number for PA08 */ +#define PORT_PA08 (1ul << 8) /**< \brief PORT Mask for PA08 */ +#define PIN_PA09 9 /**< \brief Pin Number for PA09 */ +#define PORT_PA09 (1ul << 9) /**< \brief PORT Mask for PA09 */ +#define PIN_PA10 10 /**< \brief Pin Number for PA10 */ +#define PORT_PA10 (1ul << 10) /**< \brief PORT Mask for PA10 */ +#define PIN_PA11 11 /**< \brief Pin Number for PA11 */ +#define PORT_PA11 (1ul << 11) /**< \brief PORT Mask for PA11 */ +#define PIN_PA14 14 /**< \brief Pin Number for PA14 */ +#define PORT_PA14 (1ul << 14) /**< \brief PORT Mask for PA14 */ +#define PIN_PA15 15 /**< \brief Pin Number for PA15 */ +#define PORT_PA15 (1ul << 15) /**< \brief PORT Mask for PA15 */ +#define PIN_PA16 16 /**< \brief Pin Number for PA16 */ +#define PORT_PA16 (1ul << 16) /**< \brief PORT Mask for PA16 */ +#define PIN_PA17 17 /**< \brief Pin Number for PA17 */ +#define PORT_PA17 (1ul << 17) /**< \brief PORT Mask for PA17 */ +#define PIN_PA18 18 /**< \brief Pin Number for PA18 */ +#define PORT_PA18 (1ul << 18) /**< \brief PORT Mask for PA18 */ +#define PIN_PA19 19 /**< \brief Pin Number for PA19 */ +#define PORT_PA19 (1ul << 19) /**< \brief PORT Mask for PA19 */ +#define PIN_PA22 22 /**< \brief Pin Number for PA22 */ +#define PORT_PA22 (1ul << 22) /**< \brief PORT Mask for PA22 */ +#define PIN_PA23 23 /**< \brief Pin Number for PA23 */ +#define PORT_PA23 (1ul << 23) /**< \brief PORT Mask for PA23 */ +#define PIN_PA24 24 /**< \brief Pin Number for PA24 */ +#define PORT_PA24 (1ul << 24) /**< \brief PORT Mask for PA24 */ +#define PIN_PA25 25 /**< \brief Pin Number for PA25 */ +#define PORT_PA25 (1ul << 25) /**< \brief PORT Mask for PA25 */ +#define PIN_PA27 27 /**< \brief Pin Number for PA27 */ +#define PORT_PA27 (1ul << 27) /**< \brief PORT Mask for PA27 */ +#define PIN_PA28 28 /**< \brief Pin Number for PA28 */ +#define PORT_PA28 (1ul << 28) /**< \brief PORT Mask for PA28 */ +#define PIN_PA30 30 /**< \brief Pin Number for PA30 */ +#define PORT_PA30 (1ul << 30) /**< \brief PORT Mask for PA30 */ +#define PIN_PA31 31 /**< \brief Pin Number for PA31 */ +#define PORT_PA31 (1ul << 31) /**< \brief PORT Mask for PA31 */ +/* ========== PORT definition for GCLK peripheral ========== */ +#define PIN_PA14H_GCLK_IO0 14L /**< \brief GCLK signal: IO0 on PA14 mux H */ +#define MUX_PA14H_GCLK_IO0 7L +#define PINMUX_PA14H_GCLK_IO0 ((PIN_PA14H_GCLK_IO0 << 16) | MUX_PA14H_GCLK_IO0) +#define PORT_PA14H_GCLK_IO0 (1ul << 14) +#define PIN_PA27H_GCLK_IO0 27L /**< \brief GCLK signal: IO0 on PA27 mux H */ +#define MUX_PA27H_GCLK_IO0 7L +#define PINMUX_PA27H_GCLK_IO0 ((PIN_PA27H_GCLK_IO0 << 16) | MUX_PA27H_GCLK_IO0) +#define PORT_PA27H_GCLK_IO0 (1ul << 27) +#define PIN_PA28H_GCLK_IO0 28L /**< \brief GCLK signal: IO0 on PA28 mux H */ +#define MUX_PA28H_GCLK_IO0 7L +#define PINMUX_PA28H_GCLK_IO0 ((PIN_PA28H_GCLK_IO0 << 16) | MUX_PA28H_GCLK_IO0) +#define PORT_PA28H_GCLK_IO0 (1ul << 28) +#define PIN_PA30H_GCLK_IO0 30L /**< \brief GCLK signal: IO0 on PA30 mux H */ +#define MUX_PA30H_GCLK_IO0 7L +#define PINMUX_PA30H_GCLK_IO0 ((PIN_PA30H_GCLK_IO0 << 16) | MUX_PA30H_GCLK_IO0) +#define PORT_PA30H_GCLK_IO0 (1ul << 30) +#define PIN_PA15H_GCLK_IO1 15L /**< \brief GCLK signal: IO1 on PA15 mux H */ +#define MUX_PA15H_GCLK_IO1 7L +#define PINMUX_PA15H_GCLK_IO1 ((PIN_PA15H_GCLK_IO1 << 16) | MUX_PA15H_GCLK_IO1) +#define PORT_PA15H_GCLK_IO1 (1ul << 15) +#define PIN_PA16H_GCLK_IO2 16L /**< \brief GCLK signal: IO2 on PA16 mux H */ +#define MUX_PA16H_GCLK_IO2 7L +#define PINMUX_PA16H_GCLK_IO2 ((PIN_PA16H_GCLK_IO2 << 16) | MUX_PA16H_GCLK_IO2) +#define PORT_PA16H_GCLK_IO2 (1ul << 16) +#define PIN_PA17H_GCLK_IO3 17L /**< \brief GCLK signal: IO3 on PA17 mux H */ +#define MUX_PA17H_GCLK_IO3 7L +#define PINMUX_PA17H_GCLK_IO3 ((PIN_PA17H_GCLK_IO3 << 16) | MUX_PA17H_GCLK_IO3) +#define PORT_PA17H_GCLK_IO3 (1ul << 17) +#define PIN_PA10H_GCLK_IO4 10L /**< \brief GCLK signal: IO4 on PA10 mux H */ +#define MUX_PA10H_GCLK_IO4 7L +#define PINMUX_PA10H_GCLK_IO4 ((PIN_PA10H_GCLK_IO4 << 16) | MUX_PA10H_GCLK_IO4) +#define PORT_PA10H_GCLK_IO4 (1ul << 10) +#define PIN_PA11H_GCLK_IO5 11L /**< \brief GCLK signal: IO5 on PA11 mux H */ +#define MUX_PA11H_GCLK_IO5 7L +#define PINMUX_PA11H_GCLK_IO5 ((PIN_PA11H_GCLK_IO5 << 16) | MUX_PA11H_GCLK_IO5) +#define PORT_PA11H_GCLK_IO5 (1ul << 11) +#define PIN_PA22H_GCLK_IO6 22L /**< \brief GCLK signal: IO6 on PA22 mux H */ +#define MUX_PA22H_GCLK_IO6 7L +#define PINMUX_PA22H_GCLK_IO6 ((PIN_PA22H_GCLK_IO6 << 16) | MUX_PA22H_GCLK_IO6) +#define PORT_PA22H_GCLK_IO6 (1ul << 22) +#define PIN_PA23H_GCLK_IO7 23L /**< \brief GCLK signal: IO7 on PA23 mux H */ +#define MUX_PA23H_GCLK_IO7 7L +#define PINMUX_PA23H_GCLK_IO7 ((PIN_PA23H_GCLK_IO7 << 16) | MUX_PA23H_GCLK_IO7) +#define PORT_PA23H_GCLK_IO7 (1ul << 23) +/* ========== PORT definition for EIC peripheral ========== */ +#define PIN_PA16A_EIC_EXTINT0 16L /**< \brief EIC signal: EXTINT0 on PA16 mux A */ +#define MUX_PA16A_EIC_EXTINT0 0L +#define PINMUX_PA16A_EIC_EXTINT0 ((PIN_PA16A_EIC_EXTINT0 << 16) | MUX_PA16A_EIC_EXTINT0) +#define PORT_PA16A_EIC_EXTINT0 (1ul << 16) +#define PIN_PA00A_EIC_EXTINT0 0L /**< \brief EIC signal: EXTINT0 on PA00 mux A */ +#define MUX_PA00A_EIC_EXTINT0 0L +#define PINMUX_PA00A_EIC_EXTINT0 ((PIN_PA00A_EIC_EXTINT0 << 16) | MUX_PA00A_EIC_EXTINT0) +#define PORT_PA00A_EIC_EXTINT0 (1ul << 0) +#define PIN_PA17A_EIC_EXTINT1 17L /**< \brief EIC signal: EXTINT1 on PA17 mux A */ +#define MUX_PA17A_EIC_EXTINT1 0L +#define PINMUX_PA17A_EIC_EXTINT1 ((PIN_PA17A_EIC_EXTINT1 << 16) | MUX_PA17A_EIC_EXTINT1) +#define PORT_PA17A_EIC_EXTINT1 (1ul << 17) +#define PIN_PA01A_EIC_EXTINT1 1L /**< \brief EIC signal: EXTINT1 on PA01 mux A */ +#define MUX_PA01A_EIC_EXTINT1 0L +#define PINMUX_PA01A_EIC_EXTINT1 ((PIN_PA01A_EIC_EXTINT1 << 16) | MUX_PA01A_EIC_EXTINT1) +#define PORT_PA01A_EIC_EXTINT1 (1ul << 1) +#define PIN_PA18A_EIC_EXTINT2 18L /**< \brief EIC signal: EXTINT2 on PA18 mux A */ +#define MUX_PA18A_EIC_EXTINT2 0L +#define PINMUX_PA18A_EIC_EXTINT2 ((PIN_PA18A_EIC_EXTINT2 << 16) | MUX_PA18A_EIC_EXTINT2) +#define PORT_PA18A_EIC_EXTINT2 (1ul << 18) +#define PIN_PA02A_EIC_EXTINT2 2L /**< \brief EIC signal: EXTINT2 on PA02 mux A */ +#define MUX_PA02A_EIC_EXTINT2 0L +#define PINMUX_PA02A_EIC_EXTINT2 ((PIN_PA02A_EIC_EXTINT2 << 16) | MUX_PA02A_EIC_EXTINT2) +#define PORT_PA02A_EIC_EXTINT2 (1ul << 2) +#define PIN_PA03A_EIC_EXTINT3 3L /**< \brief EIC signal: EXTINT3 on PA03 mux A */ +#define MUX_PA03A_EIC_EXTINT3 0L +#define PINMUX_PA03A_EIC_EXTINT3 ((PIN_PA03A_EIC_EXTINT3 << 16) | MUX_PA03A_EIC_EXTINT3) +#define PORT_PA03A_EIC_EXTINT3 (1ul << 3) +#define PIN_PA19A_EIC_EXTINT3 19L /**< \brief EIC signal: EXTINT3 on PA19 mux A */ +#define MUX_PA19A_EIC_EXTINT3 0L +#define PINMUX_PA19A_EIC_EXTINT3 ((PIN_PA19A_EIC_EXTINT3 << 16) | MUX_PA19A_EIC_EXTINT3) +#define PORT_PA19A_EIC_EXTINT3 (1ul << 19) +#define PIN_PA04A_EIC_EXTINT4 4L /**< \brief EIC signal: EXTINT4 on PA04 mux A */ +#define MUX_PA04A_EIC_EXTINT4 0L +#define PINMUX_PA04A_EIC_EXTINT4 ((PIN_PA04A_EIC_EXTINT4 << 16) | MUX_PA04A_EIC_EXTINT4) +#define PORT_PA04A_EIC_EXTINT4 (1ul << 4) +#define PIN_PA05A_EIC_EXTINT5 5L /**< \brief EIC signal: EXTINT5 on PA05 mux A */ +#define MUX_PA05A_EIC_EXTINT5 0L +#define PINMUX_PA05A_EIC_EXTINT5 ((PIN_PA05A_EIC_EXTINT5 << 16) | MUX_PA05A_EIC_EXTINT5) +#define PORT_PA05A_EIC_EXTINT5 (1ul << 5) +#define PIN_PA06A_EIC_EXTINT6 6L /**< \brief EIC signal: EXTINT6 on PA06 mux A */ +#define MUX_PA06A_EIC_EXTINT6 0L +#define PINMUX_PA06A_EIC_EXTINT6 ((PIN_PA06A_EIC_EXTINT6 << 16) | MUX_PA06A_EIC_EXTINT6) +#define PORT_PA06A_EIC_EXTINT6 (1ul << 6) +#define PIN_PA22A_EIC_EXTINT6 22L /**< \brief EIC signal: EXTINT6 on PA22 mux A */ +#define MUX_PA22A_EIC_EXTINT6 0L +#define PINMUX_PA22A_EIC_EXTINT6 ((PIN_PA22A_EIC_EXTINT6 << 16) | MUX_PA22A_EIC_EXTINT6) +#define PORT_PA22A_EIC_EXTINT6 (1ul << 22) +#define PIN_PA07A_EIC_EXTINT7 7L /**< \brief EIC signal: EXTINT7 on PA07 mux A */ +#define MUX_PA07A_EIC_EXTINT7 0L +#define PINMUX_PA07A_EIC_EXTINT7 ((PIN_PA07A_EIC_EXTINT7 << 16) | MUX_PA07A_EIC_EXTINT7) +#define PORT_PA07A_EIC_EXTINT7 (1ul << 7) +#define PIN_PA23A_EIC_EXTINT7 23L /**< \brief EIC signal: EXTINT7 on PA23 mux A */ +#define MUX_PA23A_EIC_EXTINT7 0L +#define PINMUX_PA23A_EIC_EXTINT7 ((PIN_PA23A_EIC_EXTINT7 << 16) | MUX_PA23A_EIC_EXTINT7) +#define PORT_PA23A_EIC_EXTINT7 (1ul << 23) +#define PIN_PA28A_EIC_EXTINT8 28L /**< \brief EIC signal: EXTINT8 on PA28 mux A */ +#define MUX_PA28A_EIC_EXTINT8 0L +#define PINMUX_PA28A_EIC_EXTINT8 ((PIN_PA28A_EIC_EXTINT8 << 16) | MUX_PA28A_EIC_EXTINT8) +#define PORT_PA28A_EIC_EXTINT8 (1ul << 28) +#define PIN_PA09A_EIC_EXTINT9 9L /**< \brief EIC signal: EXTINT9 on PA09 mux A */ +#define MUX_PA09A_EIC_EXTINT9 0L +#define PINMUX_PA09A_EIC_EXTINT9 ((PIN_PA09A_EIC_EXTINT9 << 16) | MUX_PA09A_EIC_EXTINT9) +#define PORT_PA09A_EIC_EXTINT9 (1ul << 9) +#define PIN_PA10A_EIC_EXTINT10 10L /**< \brief EIC signal: EXTINT10 on PA10 mux A */ +#define MUX_PA10A_EIC_EXTINT10 0L +#define PINMUX_PA10A_EIC_EXTINT10 ((PIN_PA10A_EIC_EXTINT10 << 16) | MUX_PA10A_EIC_EXTINT10) +#define PORT_PA10A_EIC_EXTINT10 (1ul << 10) +#define PIN_PA30A_EIC_EXTINT10 30L /**< \brief EIC signal: EXTINT10 on PA30 mux A */ +#define MUX_PA30A_EIC_EXTINT10 0L +#define PINMUX_PA30A_EIC_EXTINT10 ((PIN_PA30A_EIC_EXTINT10 << 16) | MUX_PA30A_EIC_EXTINT10) +#define PORT_PA30A_EIC_EXTINT10 (1ul << 30) +#define PIN_PA11A_EIC_EXTINT11 11L /**< \brief EIC signal: EXTINT11 on PA11 mux A */ +#define MUX_PA11A_EIC_EXTINT11 0L +#define PINMUX_PA11A_EIC_EXTINT11 ((PIN_PA11A_EIC_EXTINT11 << 16) | MUX_PA11A_EIC_EXTINT11) +#define PORT_PA11A_EIC_EXTINT11 (1ul << 11) +#define PIN_PA31A_EIC_EXTINT11 31L /**< \brief EIC signal: EXTINT11 on PA31 mux A */ +#define MUX_PA31A_EIC_EXTINT11 0L +#define PINMUX_PA31A_EIC_EXTINT11 ((PIN_PA31A_EIC_EXTINT11 << 16) | MUX_PA31A_EIC_EXTINT11) +#define PORT_PA31A_EIC_EXTINT11 (1ul << 31) +#define PIN_PA24A_EIC_EXTINT12 24L /**< \brief EIC signal: EXTINT12 on PA24 mux A */ +#define MUX_PA24A_EIC_EXTINT12 0L +#define PINMUX_PA24A_EIC_EXTINT12 ((PIN_PA24A_EIC_EXTINT12 << 16) | MUX_PA24A_EIC_EXTINT12) +#define PORT_PA24A_EIC_EXTINT12 (1ul << 24) +#define PIN_PA25A_EIC_EXTINT13 25L /**< \brief EIC signal: EXTINT13 on PA25 mux A */ +#define MUX_PA25A_EIC_EXTINT13 0L +#define PINMUX_PA25A_EIC_EXTINT13 ((PIN_PA25A_EIC_EXTINT13 << 16) | MUX_PA25A_EIC_EXTINT13) +#define PORT_PA25A_EIC_EXTINT13 (1ul << 25) +#define PIN_PA14A_EIC_EXTINT14 14L /**< \brief EIC signal: EXTINT14 on PA14 mux A */ +#define MUX_PA14A_EIC_EXTINT14 0L +#define PINMUX_PA14A_EIC_EXTINT14 ((PIN_PA14A_EIC_EXTINT14 << 16) | MUX_PA14A_EIC_EXTINT14) +#define PORT_PA14A_EIC_EXTINT14 (1ul << 14) +#define PIN_PA15A_EIC_EXTINT15 15L /**< \brief EIC signal: EXTINT15 on PA15 mux A */ +#define MUX_PA15A_EIC_EXTINT15 0L +#define PINMUX_PA15A_EIC_EXTINT15 ((PIN_PA15A_EIC_EXTINT15 << 16) | MUX_PA15A_EIC_EXTINT15) +#define PORT_PA15A_EIC_EXTINT15 (1ul << 15) +#define PIN_PA27A_EIC_EXTINT15 27L /**< \brief EIC signal: EXTINT15 on PA27 mux A */ +#define MUX_PA27A_EIC_EXTINT15 0L +#define PINMUX_PA27A_EIC_EXTINT15 ((PIN_PA27A_EIC_EXTINT15 << 16) | MUX_PA27A_EIC_EXTINT15) +#define PORT_PA27A_EIC_EXTINT15 (1ul << 27) +#define PIN_PA08A_EIC_NMI 8L /**< \brief EIC signal: NMI on PA08 mux A */ +#define MUX_PA08A_EIC_NMI 0L +#define PINMUX_PA08A_EIC_NMI ((PIN_PA08A_EIC_NMI << 16) | MUX_PA08A_EIC_NMI) +#define PORT_PA08A_EIC_NMI (1ul << 8) +/* ========== PORT definition for USB peripheral ========== */ +#define PIN_PA24G_USB_DM 24L /**< \brief USB signal: DM on PA24 mux G */ +#define MUX_PA24G_USB_DM 6L +#define PINMUX_PA24G_USB_DM ((PIN_PA24G_USB_DM << 16) | MUX_PA24G_USB_DM) +#define PORT_PA24G_USB_DM (1ul << 24) +#define PIN_PA25G_USB_DP 25L /**< \brief USB signal: DP on PA25 mux G */ +#define MUX_PA25G_USB_DP 6L +#define PINMUX_PA25G_USB_DP ((PIN_PA25G_USB_DP << 16) | MUX_PA25G_USB_DP) +#define PORT_PA25G_USB_DP (1ul << 25) +#define PIN_PA23G_USB_SOF_1KHZ 23L /**< \brief USB signal: SOF_1KHZ on PA23 mux G */ +#define MUX_PA23G_USB_SOF_1KHZ 6L +#define PINMUX_PA23G_USB_SOF_1KHZ ((PIN_PA23G_USB_SOF_1KHZ << 16) | MUX_PA23G_USB_SOF_1KHZ) +#define PORT_PA23G_USB_SOF_1KHZ (1ul << 23) +/* ========== PORT definition for SERCOM0 peripheral ========== */ +#define PIN_PA04D_SERCOM0_PAD0 4L /**< \brief SERCOM0 signal: PAD0 on PA04 mux D */ +#define MUX_PA04D_SERCOM0_PAD0 3L +#define PINMUX_PA04D_SERCOM0_PAD0 ((PIN_PA04D_SERCOM0_PAD0 << 16) | MUX_PA04D_SERCOM0_PAD0) +#define PORT_PA04D_SERCOM0_PAD0 (1ul << 4) +#define PIN_PA08C_SERCOM0_PAD0 8L /**< \brief SERCOM0 signal: PAD0 on PA08 mux C */ +#define MUX_PA08C_SERCOM0_PAD0 2L +#define PINMUX_PA08C_SERCOM0_PAD0 ((PIN_PA08C_SERCOM0_PAD0 << 16) | MUX_PA08C_SERCOM0_PAD0) +#define PORT_PA08C_SERCOM0_PAD0 (1ul << 8) +#define PIN_PA05D_SERCOM0_PAD1 5L /**< \brief SERCOM0 signal: PAD1 on PA05 mux D */ +#define MUX_PA05D_SERCOM0_PAD1 3L +#define PINMUX_PA05D_SERCOM0_PAD1 ((PIN_PA05D_SERCOM0_PAD1 << 16) | MUX_PA05D_SERCOM0_PAD1) +#define PORT_PA05D_SERCOM0_PAD1 (1ul << 5) +#define PIN_PA09C_SERCOM0_PAD1 9L /**< \brief SERCOM0 signal: PAD1 on PA09 mux C */ +#define MUX_PA09C_SERCOM0_PAD1 2L +#define PINMUX_PA09C_SERCOM0_PAD1 ((PIN_PA09C_SERCOM0_PAD1 << 16) | MUX_PA09C_SERCOM0_PAD1) +#define PORT_PA09C_SERCOM0_PAD1 (1ul << 9) +#define PIN_PA06D_SERCOM0_PAD2 6L /**< \brief SERCOM0 signal: PAD2 on PA06 mux D */ +#define MUX_PA06D_SERCOM0_PAD2 3L +#define PINMUX_PA06D_SERCOM0_PAD2 ((PIN_PA06D_SERCOM0_PAD2 << 16) | MUX_PA06D_SERCOM0_PAD2) +#define PORT_PA06D_SERCOM0_PAD2 (1ul << 6) +#define PIN_PA10C_SERCOM0_PAD2 10L /**< \brief SERCOM0 signal: PAD2 on PA10 mux C */ +#define MUX_PA10C_SERCOM0_PAD2 2L +#define PINMUX_PA10C_SERCOM0_PAD2 ((PIN_PA10C_SERCOM0_PAD2 << 16) | MUX_PA10C_SERCOM0_PAD2) +#define PORT_PA10C_SERCOM0_PAD2 (1ul << 10) +#define PIN_PA07D_SERCOM0_PAD3 7L /**< \brief SERCOM0 signal: PAD3 on PA07 mux D */ +#define MUX_PA07D_SERCOM0_PAD3 3L +#define PINMUX_PA07D_SERCOM0_PAD3 ((PIN_PA07D_SERCOM0_PAD3 << 16) | MUX_PA07D_SERCOM0_PAD3) +#define PORT_PA07D_SERCOM0_PAD3 (1ul << 7) +#define PIN_PA11C_SERCOM0_PAD3 11L /**< \brief SERCOM0 signal: PAD3 on PA11 mux C */ +#define MUX_PA11C_SERCOM0_PAD3 2L +#define PINMUX_PA11C_SERCOM0_PAD3 ((PIN_PA11C_SERCOM0_PAD3 << 16) | MUX_PA11C_SERCOM0_PAD3) +#define PORT_PA11C_SERCOM0_PAD3 (1ul << 11) +/* ========== PORT definition for SERCOM1 peripheral ========== */ +#define PIN_PA16C_SERCOM1_PAD0 16L /**< \brief SERCOM1 signal: PAD0 on PA16 mux C */ +#define MUX_PA16C_SERCOM1_PAD0 2L +#define PINMUX_PA16C_SERCOM1_PAD0 ((PIN_PA16C_SERCOM1_PAD0 << 16) | MUX_PA16C_SERCOM1_PAD0) +#define PORT_PA16C_SERCOM1_PAD0 (1ul << 16) +#define PIN_PA00D_SERCOM1_PAD0 0L /**< \brief SERCOM1 signal: PAD0 on PA00 mux D */ +#define MUX_PA00D_SERCOM1_PAD0 3L +#define PINMUX_PA00D_SERCOM1_PAD0 ((PIN_PA00D_SERCOM1_PAD0 << 16) | MUX_PA00D_SERCOM1_PAD0) +#define PORT_PA00D_SERCOM1_PAD0 (1ul << 0) +#define PIN_PA17C_SERCOM1_PAD1 17L /**< \brief SERCOM1 signal: PAD1 on PA17 mux C */ +#define MUX_PA17C_SERCOM1_PAD1 2L +#define PINMUX_PA17C_SERCOM1_PAD1 ((PIN_PA17C_SERCOM1_PAD1 << 16) | MUX_PA17C_SERCOM1_PAD1) +#define PORT_PA17C_SERCOM1_PAD1 (1ul << 17) +#define PIN_PA01D_SERCOM1_PAD1 1L /**< \brief SERCOM1 signal: PAD1 on PA01 mux D */ +#define MUX_PA01D_SERCOM1_PAD1 3L +#define PINMUX_PA01D_SERCOM1_PAD1 ((PIN_PA01D_SERCOM1_PAD1 << 16) | MUX_PA01D_SERCOM1_PAD1) +#define PORT_PA01D_SERCOM1_PAD1 (1ul << 1) +#define PIN_PA30D_SERCOM1_PAD2 30L /**< \brief SERCOM1 signal: PAD2 on PA30 mux D */ +#define MUX_PA30D_SERCOM1_PAD2 3L +#define PINMUX_PA30D_SERCOM1_PAD2 ((PIN_PA30D_SERCOM1_PAD2 << 16) | MUX_PA30D_SERCOM1_PAD2) +#define PORT_PA30D_SERCOM1_PAD2 (1ul << 30) +#define PIN_PA18C_SERCOM1_PAD2 18L /**< \brief SERCOM1 signal: PAD2 on PA18 mux C */ +#define MUX_PA18C_SERCOM1_PAD2 2L +#define PINMUX_PA18C_SERCOM1_PAD2 ((PIN_PA18C_SERCOM1_PAD2 << 16) | MUX_PA18C_SERCOM1_PAD2) +#define PORT_PA18C_SERCOM1_PAD2 (1ul << 18) +#define PIN_PA31D_SERCOM1_PAD3 31L /**< \brief SERCOM1 signal: PAD3 on PA31 mux D */ +#define MUX_PA31D_SERCOM1_PAD3 3L +#define PINMUX_PA31D_SERCOM1_PAD3 ((PIN_PA31D_SERCOM1_PAD3 << 16) | MUX_PA31D_SERCOM1_PAD3) +#define PORT_PA31D_SERCOM1_PAD3 (1ul << 31) +#define PIN_PA19C_SERCOM1_PAD3 19L /**< \brief SERCOM1 signal: PAD3 on PA19 mux C */ +#define MUX_PA19C_SERCOM1_PAD3 2L +#define PINMUX_PA19C_SERCOM1_PAD3 ((PIN_PA19C_SERCOM1_PAD3 << 16) | MUX_PA19C_SERCOM1_PAD3) +#define PORT_PA19C_SERCOM1_PAD3 (1ul << 19) +/* ========== PORT definition for SERCOM2 peripheral ========== */ +#define PIN_PA08D_SERCOM2_PAD0 8L /**< \brief SERCOM2 signal: PAD0 on PA08 mux D */ +#define MUX_PA08D_SERCOM2_PAD0 3L +#define PINMUX_PA08D_SERCOM2_PAD0 ((PIN_PA08D_SERCOM2_PAD0 << 16) | MUX_PA08D_SERCOM2_PAD0) +#define PORT_PA08D_SERCOM2_PAD0 (1ul << 8) +#define PIN_PA09D_SERCOM2_PAD1 9L /**< \brief SERCOM2 signal: PAD1 on PA09 mux D */ +#define MUX_PA09D_SERCOM2_PAD1 3L +#define PINMUX_PA09D_SERCOM2_PAD1 ((PIN_PA09D_SERCOM2_PAD1 << 16) | MUX_PA09D_SERCOM2_PAD1) +#define PORT_PA09D_SERCOM2_PAD1 (1ul << 9) +#define PIN_PA10D_SERCOM2_PAD2 10L /**< \brief SERCOM2 signal: PAD2 on PA10 mux D */ +#define MUX_PA10D_SERCOM2_PAD2 3L +#define PINMUX_PA10D_SERCOM2_PAD2 ((PIN_PA10D_SERCOM2_PAD2 << 16) | MUX_PA10D_SERCOM2_PAD2) +#define PORT_PA10D_SERCOM2_PAD2 (1ul << 10) +#define PIN_PA14C_SERCOM2_PAD2 14L /**< \brief SERCOM2 signal: PAD2 on PA14 mux C */ +#define MUX_PA14C_SERCOM2_PAD2 2L +#define PINMUX_PA14C_SERCOM2_PAD2 ((PIN_PA14C_SERCOM2_PAD2 << 16) | MUX_PA14C_SERCOM2_PAD2) +#define PORT_PA14C_SERCOM2_PAD2 (1ul << 14) +#define PIN_PA11D_SERCOM2_PAD3 11L /**< \brief SERCOM2 signal: PAD3 on PA11 mux D */ +#define MUX_PA11D_SERCOM2_PAD3 3L +#define PINMUX_PA11D_SERCOM2_PAD3 ((PIN_PA11D_SERCOM2_PAD3 << 16) | MUX_PA11D_SERCOM2_PAD3) +#define PORT_PA11D_SERCOM2_PAD3 (1ul << 11) +#define PIN_PA15C_SERCOM2_PAD3 15L /**< \brief SERCOM2 signal: PAD3 on PA15 mux C */ +#define MUX_PA15C_SERCOM2_PAD3 2L +#define PINMUX_PA15C_SERCOM2_PAD3 ((PIN_PA15C_SERCOM2_PAD3 << 16) | MUX_PA15C_SERCOM2_PAD3) +#define PORT_PA15C_SERCOM2_PAD3 (1ul << 15) +/* ========== PORT definition for SERCOM3 peripheral ========== */ +#define PIN_PA16D_SERCOM3_PAD0 16L /**< \brief SERCOM3 signal: PAD0 on PA16 mux D */ +#define MUX_PA16D_SERCOM3_PAD0 3L +#define PINMUX_PA16D_SERCOM3_PAD0 ((PIN_PA16D_SERCOM3_PAD0 << 16) | MUX_PA16D_SERCOM3_PAD0) +#define PORT_PA16D_SERCOM3_PAD0 (1ul << 16) +#define PIN_PA22C_SERCOM3_PAD0 22L /**< \brief SERCOM3 signal: PAD0 on PA22 mux C */ +#define MUX_PA22C_SERCOM3_PAD0 2L +#define PINMUX_PA22C_SERCOM3_PAD0 ((PIN_PA22C_SERCOM3_PAD0 << 16) | MUX_PA22C_SERCOM3_PAD0) +#define PORT_PA22C_SERCOM3_PAD0 (1ul << 22) +#define PIN_PA17D_SERCOM3_PAD1 17L /**< \brief SERCOM3 signal: PAD1 on PA17 mux D */ +#define MUX_PA17D_SERCOM3_PAD1 3L +#define PINMUX_PA17D_SERCOM3_PAD1 ((PIN_PA17D_SERCOM3_PAD1 << 16) | MUX_PA17D_SERCOM3_PAD1) +#define PORT_PA17D_SERCOM3_PAD1 (1ul << 17) +#define PIN_PA23C_SERCOM3_PAD1 23L /**< \brief SERCOM3 signal: PAD1 on PA23 mux C */ +#define MUX_PA23C_SERCOM3_PAD1 2L +#define PINMUX_PA23C_SERCOM3_PAD1 ((PIN_PA23C_SERCOM3_PAD1 << 16) | MUX_PA23C_SERCOM3_PAD1) +#define PORT_PA23C_SERCOM3_PAD1 (1ul << 23) +#define PIN_PA18D_SERCOM3_PAD2 18L /**< \brief SERCOM3 signal: PAD2 on PA18 mux D */ +#define MUX_PA18D_SERCOM3_PAD2 3L +#define PINMUX_PA18D_SERCOM3_PAD2 ((PIN_PA18D_SERCOM3_PAD2 << 16) | MUX_PA18D_SERCOM3_PAD2) +#define PORT_PA18D_SERCOM3_PAD2 (1ul << 18) +#define PIN_PA24C_SERCOM3_PAD2 24L /**< \brief SERCOM3 signal: PAD2 on PA24 mux C */ +#define MUX_PA24C_SERCOM3_PAD2 2L +#define PINMUX_PA24C_SERCOM3_PAD2 ((PIN_PA24C_SERCOM3_PAD2 << 16) | MUX_PA24C_SERCOM3_PAD2) +#define PORT_PA24C_SERCOM3_PAD2 (1ul << 24) +#define PIN_PA19D_SERCOM3_PAD3 19L /**< \brief SERCOM3 signal: PAD3 on PA19 mux D */ +#define MUX_PA19D_SERCOM3_PAD3 3L +#define PINMUX_PA19D_SERCOM3_PAD3 ((PIN_PA19D_SERCOM3_PAD3 << 16) | MUX_PA19D_SERCOM3_PAD3) +#define PORT_PA19D_SERCOM3_PAD3 (1ul << 19) +#define PIN_PA25C_SERCOM3_PAD3 25L /**< \brief SERCOM3 signal: PAD3 on PA25 mux C */ +#define MUX_PA25C_SERCOM3_PAD3 2L +#define PINMUX_PA25C_SERCOM3_PAD3 ((PIN_PA25C_SERCOM3_PAD3 << 16) | MUX_PA25C_SERCOM3_PAD3) +#define PORT_PA25C_SERCOM3_PAD3 (1ul << 25) +/* ========== PORT definition for TCC0 peripheral ========== */ +#define PIN_PA04E_TCC0_WO0 4L /**< \brief TCC0 signal: WO0 on PA04 mux E */ +#define MUX_PA04E_TCC0_WO0 4L +#define PINMUX_PA04E_TCC0_WO0 ((PIN_PA04E_TCC0_WO0 << 16) | MUX_PA04E_TCC0_WO0) +#define PORT_PA04E_TCC0_WO0 (1ul << 4) +#define PIN_PA08E_TCC0_WO0 8L /**< \brief TCC0 signal: WO0 on PA08 mux E */ +#define MUX_PA08E_TCC0_WO0 4L +#define PINMUX_PA08E_TCC0_WO0 ((PIN_PA08E_TCC0_WO0 << 16) | MUX_PA08E_TCC0_WO0) +#define PORT_PA08E_TCC0_WO0 (1ul << 8) +#define PIN_PA05E_TCC0_WO1 5L /**< \brief TCC0 signal: WO1 on PA05 mux E */ +#define MUX_PA05E_TCC0_WO1 4L +#define PINMUX_PA05E_TCC0_WO1 ((PIN_PA05E_TCC0_WO1 << 16) | MUX_PA05E_TCC0_WO1) +#define PORT_PA05E_TCC0_WO1 (1ul << 5) +#define PIN_PA09E_TCC0_WO1 9L /**< \brief TCC0 signal: WO1 on PA09 mux E */ +#define MUX_PA09E_TCC0_WO1 4L +#define PINMUX_PA09E_TCC0_WO1 ((PIN_PA09E_TCC0_WO1 << 16) | MUX_PA09E_TCC0_WO1) +#define PORT_PA09E_TCC0_WO1 (1ul << 9) +#define PIN_PA10F_TCC0_WO2 10L /**< \brief TCC0 signal: WO2 on PA10 mux F */ +#define MUX_PA10F_TCC0_WO2 5L +#define PINMUX_PA10F_TCC0_WO2 ((PIN_PA10F_TCC0_WO2 << 16) | MUX_PA10F_TCC0_WO2) +#define PORT_PA10F_TCC0_WO2 (1ul << 10) +#define PIN_PA18F_TCC0_WO2 18L /**< \brief TCC0 signal: WO2 on PA18 mux F */ +#define MUX_PA18F_TCC0_WO2 5L +#define PINMUX_PA18F_TCC0_WO2 ((PIN_PA18F_TCC0_WO2 << 16) | MUX_PA18F_TCC0_WO2) +#define PORT_PA18F_TCC0_WO2 (1ul << 18) +#define PIN_PA11F_TCC0_WO3 11L /**< \brief TCC0 signal: WO3 on PA11 mux F */ +#define MUX_PA11F_TCC0_WO3 5L +#define PINMUX_PA11F_TCC0_WO3 ((PIN_PA11F_TCC0_WO3 << 16) | MUX_PA11F_TCC0_WO3) +#define PORT_PA11F_TCC0_WO3 (1ul << 11) +#define PIN_PA19F_TCC0_WO3 19L /**< \brief TCC0 signal: WO3 on PA19 mux F */ +#define MUX_PA19F_TCC0_WO3 5L +#define PINMUX_PA19F_TCC0_WO3 ((PIN_PA19F_TCC0_WO3 << 16) | MUX_PA19F_TCC0_WO3) +#define PORT_PA19F_TCC0_WO3 (1ul << 19) +#define PIN_PA14F_TCC0_WO4 14L /**< \brief TCC0 signal: WO4 on PA14 mux F */ +#define MUX_PA14F_TCC0_WO4 5L +#define PINMUX_PA14F_TCC0_WO4 ((PIN_PA14F_TCC0_WO4 << 16) | MUX_PA14F_TCC0_WO4) +#define PORT_PA14F_TCC0_WO4 (1ul << 14) +#define PIN_PA22F_TCC0_WO4 22L /**< \brief TCC0 signal: WO4 on PA22 mux F */ +#define MUX_PA22F_TCC0_WO4 5L +#define PINMUX_PA22F_TCC0_WO4 ((PIN_PA22F_TCC0_WO4 << 16) | MUX_PA22F_TCC0_WO4) +#define PORT_PA22F_TCC0_WO4 (1ul << 22) +#define PIN_PA15F_TCC0_WO5 15L /**< \brief TCC0 signal: WO5 on PA15 mux F */ +#define MUX_PA15F_TCC0_WO5 5L +#define PINMUX_PA15F_TCC0_WO5 ((PIN_PA15F_TCC0_WO5 << 16) | MUX_PA15F_TCC0_WO5) +#define PORT_PA15F_TCC0_WO5 (1ul << 15) +#define PIN_PA23F_TCC0_WO5 23L /**< \brief TCC0 signal: WO5 on PA23 mux F */ +#define MUX_PA23F_TCC0_WO5 5L +#define PINMUX_PA23F_TCC0_WO5 ((PIN_PA23F_TCC0_WO5 << 16) | MUX_PA23F_TCC0_WO5) +#define PORT_PA23F_TCC0_WO5 (1ul << 23) +#define PIN_PA16F_TCC0_WO6 16L /**< \brief TCC0 signal: WO6 on PA16 mux F */ +#define MUX_PA16F_TCC0_WO6 5L +#define PINMUX_PA16F_TCC0_WO6 ((PIN_PA16F_TCC0_WO6 << 16) | MUX_PA16F_TCC0_WO6) +#define PORT_PA16F_TCC0_WO6 (1ul << 16) +#define PIN_PA17F_TCC0_WO7 17L /**< \brief TCC0 signal: WO7 on PA17 mux F */ +#define MUX_PA17F_TCC0_WO7 5L +#define PINMUX_PA17F_TCC0_WO7 ((PIN_PA17F_TCC0_WO7 << 16) | MUX_PA17F_TCC0_WO7) +#define PORT_PA17F_TCC0_WO7 (1ul << 17) +/* ========== PORT definition for TCC1 peripheral ========== */ +#define PIN_PA06E_TCC1_WO0 6L /**< \brief TCC1 signal: WO0 on PA06 mux E */ +#define MUX_PA06E_TCC1_WO0 4L +#define PINMUX_PA06E_TCC1_WO0 ((PIN_PA06E_TCC1_WO0 << 16) | MUX_PA06E_TCC1_WO0) +#define PORT_PA06E_TCC1_WO0 (1ul << 6) +#define PIN_PA10E_TCC1_WO0 10L /**< \brief TCC1 signal: WO0 on PA10 mux E */ +#define MUX_PA10E_TCC1_WO0 4L +#define PINMUX_PA10E_TCC1_WO0 ((PIN_PA10E_TCC1_WO0 << 16) | MUX_PA10E_TCC1_WO0) +#define PORT_PA10E_TCC1_WO0 (1ul << 10) +#define PIN_PA30E_TCC1_WO0 30L /**< \brief TCC1 signal: WO0 on PA30 mux E */ +#define MUX_PA30E_TCC1_WO0 4L +#define PINMUX_PA30E_TCC1_WO0 ((PIN_PA30E_TCC1_WO0 << 16) | MUX_PA30E_TCC1_WO0) +#define PORT_PA30E_TCC1_WO0 (1ul << 30) +#define PIN_PA07E_TCC1_WO1 7L /**< \brief TCC1 signal: WO1 on PA07 mux E */ +#define MUX_PA07E_TCC1_WO1 4L +#define PINMUX_PA07E_TCC1_WO1 ((PIN_PA07E_TCC1_WO1 << 16) | MUX_PA07E_TCC1_WO1) +#define PORT_PA07E_TCC1_WO1 (1ul << 7) +#define PIN_PA11E_TCC1_WO1 11L /**< \brief TCC1 signal: WO1 on PA11 mux E */ +#define MUX_PA11E_TCC1_WO1 4L +#define PINMUX_PA11E_TCC1_WO1 ((PIN_PA11E_TCC1_WO1 << 16) | MUX_PA11E_TCC1_WO1) +#define PORT_PA11E_TCC1_WO1 (1ul << 11) +#define PIN_PA31E_TCC1_WO1 31L /**< \brief TCC1 signal: WO1 on PA31 mux E */ +#define MUX_PA31E_TCC1_WO1 4L +#define PINMUX_PA31E_TCC1_WO1 ((PIN_PA31E_TCC1_WO1 << 16) | MUX_PA31E_TCC1_WO1) +#define PORT_PA31E_TCC1_WO1 (1ul << 31) +#define PIN_PA08F_TCC1_WO2 8L /**< \brief TCC1 signal: WO2 on PA08 mux F */ +#define MUX_PA08F_TCC1_WO2 5L +#define PINMUX_PA08F_TCC1_WO2 ((PIN_PA08F_TCC1_WO2 << 16) | MUX_PA08F_TCC1_WO2) +#define PORT_PA08F_TCC1_WO2 (1ul << 8) +#define PIN_PA24F_TCC1_WO2 24L /**< \brief TCC1 signal: WO2 on PA24 mux F */ +#define MUX_PA24F_TCC1_WO2 5L +#define PINMUX_PA24F_TCC1_WO2 ((PIN_PA24F_TCC1_WO2 << 16) | MUX_PA24F_TCC1_WO2) +#define PORT_PA24F_TCC1_WO2 (1ul << 24) +#define PIN_PA09F_TCC1_WO3 9L /**< \brief TCC1 signal: WO3 on PA09 mux F */ +#define MUX_PA09F_TCC1_WO3 5L +#define PINMUX_PA09F_TCC1_WO3 ((PIN_PA09F_TCC1_WO3 << 16) | MUX_PA09F_TCC1_WO3) +#define PORT_PA09F_TCC1_WO3 (1ul << 9) +#define PIN_PA25F_TCC1_WO3 25L /**< \brief TCC1 signal: WO3 on PA25 mux F */ +#define MUX_PA25F_TCC1_WO3 5L +#define PINMUX_PA25F_TCC1_WO3 ((PIN_PA25F_TCC1_WO3 << 16) | MUX_PA25F_TCC1_WO3) +#define PORT_PA25F_TCC1_WO3 (1ul << 25) +/* ========== PORT definition for TCC2 peripheral ========== */ +#define PIN_PA16E_TCC2_WO0 16L /**< \brief TCC2 signal: WO0 on PA16 mux E */ +#define MUX_PA16E_TCC2_WO0 4L +#define PINMUX_PA16E_TCC2_WO0 ((PIN_PA16E_TCC2_WO0 << 16) | MUX_PA16E_TCC2_WO0) +#define PORT_PA16E_TCC2_WO0 (1ul << 16) +#define PIN_PA00E_TCC2_WO0 0L /**< \brief TCC2 signal: WO0 on PA00 mux E */ +#define MUX_PA00E_TCC2_WO0 4L +#define PINMUX_PA00E_TCC2_WO0 ((PIN_PA00E_TCC2_WO0 << 16) | MUX_PA00E_TCC2_WO0) +#define PORT_PA00E_TCC2_WO0 (1ul << 0) +#define PIN_PA17E_TCC2_WO1 17L /**< \brief TCC2 signal: WO1 on PA17 mux E */ +#define MUX_PA17E_TCC2_WO1 4L +#define PINMUX_PA17E_TCC2_WO1 ((PIN_PA17E_TCC2_WO1 << 16) | MUX_PA17E_TCC2_WO1) +#define PORT_PA17E_TCC2_WO1 (1ul << 17) +#define PIN_PA01E_TCC2_WO1 1L /**< \brief TCC2 signal: WO1 on PA01 mux E */ +#define MUX_PA01E_TCC2_WO1 4L +#define PINMUX_PA01E_TCC2_WO1 ((PIN_PA01E_TCC2_WO1 << 16) | MUX_PA01E_TCC2_WO1) +#define PORT_PA01E_TCC2_WO1 (1ul << 1) +/* ========== PORT definition for TC3 peripheral ========== */ +#define PIN_PA18E_TC3_WO0 18L /**< \brief TC3 signal: WO0 on PA18 mux E */ +#define MUX_PA18E_TC3_WO0 4L +#define PINMUX_PA18E_TC3_WO0 ((PIN_PA18E_TC3_WO0 << 16) | MUX_PA18E_TC3_WO0) +#define PORT_PA18E_TC3_WO0 (1ul << 18) +#define PIN_PA14E_TC3_WO0 14L /**< \brief TC3 signal: WO0 on PA14 mux E */ +#define MUX_PA14E_TC3_WO0 4L +#define PINMUX_PA14E_TC3_WO0 ((PIN_PA14E_TC3_WO0 << 16) | MUX_PA14E_TC3_WO0) +#define PORT_PA14E_TC3_WO0 (1ul << 14) +#define PIN_PA19E_TC3_WO1 19L /**< \brief TC3 signal: WO1 on PA19 mux E */ +#define MUX_PA19E_TC3_WO1 4L +#define PINMUX_PA19E_TC3_WO1 ((PIN_PA19E_TC3_WO1 << 16) | MUX_PA19E_TC3_WO1) +#define PORT_PA19E_TC3_WO1 (1ul << 19) +#define PIN_PA15E_TC3_WO1 15L /**< \brief TC3 signal: WO1 on PA15 mux E */ +#define MUX_PA15E_TC3_WO1 4L +#define PINMUX_PA15E_TC3_WO1 ((PIN_PA15E_TC3_WO1 << 16) | MUX_PA15E_TC3_WO1) +#define PORT_PA15E_TC3_WO1 (1ul << 15) +/* ========== PORT definition for TC4 peripheral ========== */ +#define PIN_PA22E_TC4_WO0 22L /**< \brief TC4 signal: WO0 on PA22 mux E */ +#define MUX_PA22E_TC4_WO0 4L +#define PINMUX_PA22E_TC4_WO0 ((PIN_PA22E_TC4_WO0 << 16) | MUX_PA22E_TC4_WO0) +#define PORT_PA22E_TC4_WO0 (1ul << 22) +#define PIN_PA23E_TC4_WO1 23L /**< \brief TC4 signal: WO1 on PA23 mux E */ +#define MUX_PA23E_TC4_WO1 4L +#define PINMUX_PA23E_TC4_WO1 ((PIN_PA23E_TC4_WO1 << 16) | MUX_PA23E_TC4_WO1) +#define PORT_PA23E_TC4_WO1 (1ul << 23) +/* ========== PORT definition for TC5 peripheral ========== */ +#define PIN_PA24E_TC5_WO0 24L /**< \brief TC5 signal: WO0 on PA24 mux E */ +#define MUX_PA24E_TC5_WO0 4L +#define PINMUX_PA24E_TC5_WO0 ((PIN_PA24E_TC5_WO0 << 16) | MUX_PA24E_TC5_WO0) +#define PORT_PA24E_TC5_WO0 (1ul << 24) +#define PIN_PA25E_TC5_WO1 25L /**< \brief TC5 signal: WO1 on PA25 mux E */ +#define MUX_PA25E_TC5_WO1 4L +#define PINMUX_PA25E_TC5_WO1 ((PIN_PA25E_TC5_WO1 << 16) | MUX_PA25E_TC5_WO1) +#define PORT_PA25E_TC5_WO1 (1ul << 25) +/* ========== PORT definition for ADC peripheral ========== */ +#define PIN_PA02B_ADC_AIN0 2L /**< \brief ADC signal: AIN0 on PA02 mux B */ +#define MUX_PA02B_ADC_AIN0 1L +#define PINMUX_PA02B_ADC_AIN0 ((PIN_PA02B_ADC_AIN0 << 16) | MUX_PA02B_ADC_AIN0) +#define PORT_PA02B_ADC_AIN0 (1ul << 2) +#define PIN_PA03B_ADC_AIN1 3L /**< \brief ADC signal: AIN1 on PA03 mux B */ +#define MUX_PA03B_ADC_AIN1 1L +#define PINMUX_PA03B_ADC_AIN1 ((PIN_PA03B_ADC_AIN1 << 16) | MUX_PA03B_ADC_AIN1) +#define PORT_PA03B_ADC_AIN1 (1ul << 3) +#define PIN_PA04B_ADC_AIN4 4L /**< \brief ADC signal: AIN4 on PA04 mux B */ +#define MUX_PA04B_ADC_AIN4 1L +#define PINMUX_PA04B_ADC_AIN4 ((PIN_PA04B_ADC_AIN4 << 16) | MUX_PA04B_ADC_AIN4) +#define PORT_PA04B_ADC_AIN4 (1ul << 4) +#define PIN_PA05B_ADC_AIN5 5L /**< \brief ADC signal: AIN5 on PA05 mux B */ +#define MUX_PA05B_ADC_AIN5 1L +#define PINMUX_PA05B_ADC_AIN5 ((PIN_PA05B_ADC_AIN5 << 16) | MUX_PA05B_ADC_AIN5) +#define PORT_PA05B_ADC_AIN5 (1ul << 5) +#define PIN_PA06B_ADC_AIN6 6L /**< \brief ADC signal: AIN6 on PA06 mux B */ +#define MUX_PA06B_ADC_AIN6 1L +#define PINMUX_PA06B_ADC_AIN6 ((PIN_PA06B_ADC_AIN6 << 16) | MUX_PA06B_ADC_AIN6) +#define PORT_PA06B_ADC_AIN6 (1ul << 6) +#define PIN_PA07B_ADC_AIN7 7L /**< \brief ADC signal: AIN7 on PA07 mux B */ +#define MUX_PA07B_ADC_AIN7 1L +#define PINMUX_PA07B_ADC_AIN7 ((PIN_PA07B_ADC_AIN7 << 16) | MUX_PA07B_ADC_AIN7) +#define PORT_PA07B_ADC_AIN7 (1ul << 7) +#define PIN_PA08B_ADC_AIN16 8L /**< \brief ADC signal: AIN16 on PA08 mux B */ +#define MUX_PA08B_ADC_AIN16 1L +#define PINMUX_PA08B_ADC_AIN16 ((PIN_PA08B_ADC_AIN16 << 16) | MUX_PA08B_ADC_AIN16) +#define PORT_PA08B_ADC_AIN16 (1ul << 8) +#define PIN_PA09B_ADC_AIN17 9L /**< \brief ADC signal: AIN17 on PA09 mux B */ +#define MUX_PA09B_ADC_AIN17 1L +#define PINMUX_PA09B_ADC_AIN17 ((PIN_PA09B_ADC_AIN17 << 16) | MUX_PA09B_ADC_AIN17) +#define PORT_PA09B_ADC_AIN17 (1ul << 9) +#define PIN_PA10B_ADC_AIN18 10L /**< \brief ADC signal: AIN18 on PA10 mux B */ +#define MUX_PA10B_ADC_AIN18 1L +#define PINMUX_PA10B_ADC_AIN18 ((PIN_PA10B_ADC_AIN18 << 16) | MUX_PA10B_ADC_AIN18) +#define PORT_PA10B_ADC_AIN18 (1ul << 10) +#define PIN_PA11B_ADC_AIN19 11L /**< \brief ADC signal: AIN19 on PA11 mux B */ +#define MUX_PA11B_ADC_AIN19 1L +#define PINMUX_PA11B_ADC_AIN19 ((PIN_PA11B_ADC_AIN19 << 16) | MUX_PA11B_ADC_AIN19) +#define PORT_PA11B_ADC_AIN19 (1ul << 11) +#define PIN_PA04B_ADC_VREFP 4L /**< \brief ADC signal: VREFP on PA04 mux B */ +#define MUX_PA04B_ADC_VREFP 1L +#define PINMUX_PA04B_ADC_VREFP ((PIN_PA04B_ADC_VREFP << 16) | MUX_PA04B_ADC_VREFP) +#define PORT_PA04B_ADC_VREFP (1ul << 4) +/* ========== PORT definition for AC peripheral ========== */ +#define PIN_PA04B_AC_AIN0 4L /**< \brief AC signal: AIN0 on PA04 mux B */ +#define MUX_PA04B_AC_AIN0 1L +#define PINMUX_PA04B_AC_AIN0 ((PIN_PA04B_AC_AIN0 << 16) | MUX_PA04B_AC_AIN0) +#define PORT_PA04B_AC_AIN0 (1ul << 4) +#define PIN_PA05B_AC_AIN1 5L /**< \brief AC signal: AIN1 on PA05 mux B */ +#define MUX_PA05B_AC_AIN1 1L +#define PINMUX_PA05B_AC_AIN1 ((PIN_PA05B_AC_AIN1 << 16) | MUX_PA05B_AC_AIN1) +#define PORT_PA05B_AC_AIN1 (1ul << 5) +#define PIN_PA06B_AC_AIN2 6L /**< \brief AC signal: AIN2 on PA06 mux B */ +#define MUX_PA06B_AC_AIN2 1L +#define PINMUX_PA06B_AC_AIN2 ((PIN_PA06B_AC_AIN2 << 16) | MUX_PA06B_AC_AIN2) +#define PORT_PA06B_AC_AIN2 (1ul << 6) +#define PIN_PA07B_AC_AIN3 7L /**< \brief AC signal: AIN3 on PA07 mux B */ +#define MUX_PA07B_AC_AIN3 1L +#define PINMUX_PA07B_AC_AIN3 ((PIN_PA07B_AC_AIN3 << 16) | MUX_PA07B_AC_AIN3) +#define PORT_PA07B_AC_AIN3 (1ul << 7) +#define PIN_PA18H_AC_CMP0 18L /**< \brief AC signal: CMP0 on PA18 mux H */ +#define MUX_PA18H_AC_CMP0 7L +#define PINMUX_PA18H_AC_CMP0 ((PIN_PA18H_AC_CMP0 << 16) | MUX_PA18H_AC_CMP0) +#define PORT_PA18H_AC_CMP0 (1ul << 18) +#define PIN_PA19H_AC_CMP1 19L /**< \brief AC signal: CMP1 on PA19 mux H */ +#define MUX_PA19H_AC_CMP1 7L +#define PINMUX_PA19H_AC_CMP1 ((PIN_PA19H_AC_CMP1 << 16) | MUX_PA19H_AC_CMP1) +#define PORT_PA19H_AC_CMP1 (1ul << 19) +/* ========== PORT definition for DAC peripheral ========== */ +#define PIN_PA02B_DAC_VOUT 2L /**< \brief DAC signal: VOUT on PA02 mux B */ +#define MUX_PA02B_DAC_VOUT 1L +#define PINMUX_PA02B_DAC_VOUT ((PIN_PA02B_DAC_VOUT << 16) | MUX_PA02B_DAC_VOUT) +#define PORT_PA02B_DAC_VOUT (1ul << 2) +#define PIN_PA03B_DAC_VREFP 3L /**< \brief DAC signal: VREFP on PA03 mux B */ +#define MUX_PA03B_DAC_VREFP 1L +#define PINMUX_PA03B_DAC_VREFP ((PIN_PA03B_DAC_VREFP << 16) | MUX_PA03B_DAC_VREFP) +#define PORT_PA03B_DAC_VREFP (1ul << 3) +/* ========== PORT definition for I2S peripheral ========== */ +#define PIN_PA11G_I2S_FS0 11L /**< \brief I2S signal: FS0 on PA11 mux G */ +#define MUX_PA11G_I2S_FS0 6L +#define PINMUX_PA11G_I2S_FS0 ((PIN_PA11G_I2S_FS0 << 16) | MUX_PA11G_I2S_FS0) +#define PORT_PA11G_I2S_FS0 (1ul << 11) +#define PIN_PA09G_I2S_MCK0 9L /**< \brief I2S signal: MCK0 on PA09 mux G */ +#define MUX_PA09G_I2S_MCK0 6L +#define PINMUX_PA09G_I2S_MCK0 ((PIN_PA09G_I2S_MCK0 << 16) | MUX_PA09G_I2S_MCK0) +#define PORT_PA09G_I2S_MCK0 (1ul << 9) +#define PIN_PA10G_I2S_SCK0 10L /**< \brief I2S signal: SCK0 on PA10 mux G */ +#define MUX_PA10G_I2S_SCK0 6L +#define PINMUX_PA10G_I2S_SCK0 ((PIN_PA10G_I2S_SCK0 << 16) | MUX_PA10G_I2S_SCK0) +#define PORT_PA10G_I2S_SCK0 (1ul << 10) +#define PIN_PA07G_I2S_SD0 7L /**< \brief I2S signal: SD0 on PA07 mux G */ +#define MUX_PA07G_I2S_SD0 6L +#define PINMUX_PA07G_I2S_SD0 ((PIN_PA07G_I2S_SD0 << 16) | MUX_PA07G_I2S_SD0) +#define PORT_PA07G_I2S_SD0 (1ul << 7) +#define PIN_PA19G_I2S_SD0 19L /**< \brief I2S signal: SD0 on PA19 mux G */ +#define MUX_PA19G_I2S_SD0 6L +#define PINMUX_PA19G_I2S_SD0 ((PIN_PA19G_I2S_SD0 << 16) | MUX_PA19G_I2S_SD0) +#define PORT_PA19G_I2S_SD0 (1ul << 19) +#define PIN_PA08G_I2S_SD1 8L /**< \brief I2S signal: SD1 on PA08 mux G */ +#define MUX_PA08G_I2S_SD1 6L +#define PINMUX_PA08G_I2S_SD1 ((PIN_PA08G_I2S_SD1 << 16) | MUX_PA08G_I2S_SD1) +#define PORT_PA08G_I2S_SD1 (1ul << 8) + +#endif /* _SAMD21E17A_PIO_ */ diff --git a/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/utils/cmsis/samd21/include/pio/samd21e17d.h b/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/utils/cmsis/samd21/include/pio/samd21e17d.h new file mode 100644 index 0000000..e0c91a8 --- /dev/null +++ b/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/utils/cmsis/samd21/include/pio/samd21e17d.h @@ -0,0 +1,700 @@ +/** + * \file + * + * \brief Peripheral I/O description for SAMD21E17D + * + * Copyright (c) 2018 Microchip Technology Inc. and its subsidiaries. + * + * \asf_license_start + * + * \page License + * + * Subject to your compliance with these terms, you may use Microchip + * software and any derivatives exclusively with Microchip products. + * It is your responsibility to comply with third party license terms applicable + * to your use of third party software (including open source software) that + * may accompany Microchip software. + * + * THIS SOFTWARE IS SUPPLIED BY MICROCHIP "AS IS". NO WARRANTIES, + * WHETHER EXPRESS, IMPLIED OR STATUTORY, APPLY TO THIS SOFTWARE, + * INCLUDING ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, + * AND FITNESS FOR A PARTICULAR PURPOSE. IN NO EVENT WILL MICROCHIP BE + * LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL OR CONSEQUENTIAL + * LOSS, DAMAGE, COST OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE + * SOFTWARE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE + * POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT + * ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY + * RELATED TO THIS SOFTWARE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, + * THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THIS SOFTWARE. + * + * \asf_license_stop + * + */ +/* + * Support and FAQ: visit Microchip Support + */ + +#ifndef _SAMD21E17D_PIO_ +#define _SAMD21E17D_PIO_ + +#define PIN_PA00 0 /**< \brief Pin Number for PA00 */ +#define PORT_PA00 (1ul << 0) /**< \brief PORT Mask for PA00 */ +#define PIN_PA01 1 /**< \brief Pin Number for PA01 */ +#define PORT_PA01 (1ul << 1) /**< \brief PORT Mask for PA01 */ +#define PIN_PA02 2 /**< \brief Pin Number for PA02 */ +#define PORT_PA02 (1ul << 2) /**< \brief PORT Mask for PA02 */ +#define PIN_PA03 3 /**< \brief Pin Number for PA03 */ +#define PORT_PA03 (1ul << 3) /**< \brief PORT Mask for PA03 */ +#define PIN_PA04 4 /**< \brief Pin Number for PA04 */ +#define PORT_PA04 (1ul << 4) /**< \brief PORT Mask for PA04 */ +#define PIN_PA05 5 /**< \brief Pin Number for PA05 */ +#define PORT_PA05 (1ul << 5) /**< \brief PORT Mask for PA05 */ +#define PIN_PA06 6 /**< \brief Pin Number for PA06 */ +#define PORT_PA06 (1ul << 6) /**< \brief PORT Mask for PA06 */ +#define PIN_PA07 7 /**< \brief Pin Number for PA07 */ +#define PORT_PA07 (1ul << 7) /**< \brief PORT Mask for PA07 */ +#define PIN_PA08 8 /**< \brief Pin Number for PA08 */ +#define PORT_PA08 (1ul << 8) /**< \brief PORT Mask for PA08 */ +#define PIN_PA09 9 /**< \brief Pin Number for PA09 */ +#define PORT_PA09 (1ul << 9) /**< \brief PORT Mask for PA09 */ +#define PIN_PA10 10 /**< \brief Pin Number for PA10 */ +#define PORT_PA10 (1ul << 10) /**< \brief PORT Mask for PA10 */ +#define PIN_PA11 11 /**< \brief Pin Number for PA11 */ +#define PORT_PA11 (1ul << 11) /**< \brief PORT Mask for PA11 */ +#define PIN_PA14 14 /**< \brief Pin Number for PA14 */ +#define PORT_PA14 (1ul << 14) /**< \brief PORT Mask for PA14 */ +#define PIN_PA15 15 /**< \brief Pin Number for PA15 */ +#define PORT_PA15 (1ul << 15) /**< \brief PORT Mask for PA15 */ +#define PIN_PA16 16 /**< \brief Pin Number for PA16 */ +#define PORT_PA16 (1ul << 16) /**< \brief PORT Mask for PA16 */ +#define PIN_PA17 17 /**< \brief Pin Number for PA17 */ +#define PORT_PA17 (1ul << 17) /**< \brief PORT Mask for PA17 */ +#define PIN_PA18 18 /**< \brief Pin Number for PA18 */ +#define PORT_PA18 (1ul << 18) /**< \brief PORT Mask for PA18 */ +#define PIN_PA19 19 /**< \brief Pin Number for PA19 */ +#define PORT_PA19 (1ul << 19) /**< \brief PORT Mask for PA19 */ +#define PIN_PA22 22 /**< \brief Pin Number for PA22 */ +#define PORT_PA22 (1ul << 22) /**< \brief PORT Mask for PA22 */ +#define PIN_PA23 23 /**< \brief Pin Number for PA23 */ +#define PORT_PA23 (1ul << 23) /**< \brief PORT Mask for PA23 */ +#define PIN_PA24 24 /**< \brief Pin Number for PA24 */ +#define PORT_PA24 (1ul << 24) /**< \brief PORT Mask for PA24 */ +#define PIN_PA25 25 /**< \brief Pin Number for PA25 */ +#define PORT_PA25 (1ul << 25) /**< \brief PORT Mask for PA25 */ +#define PIN_PA27 27 /**< \brief Pin Number for PA27 */ +#define PORT_PA27 (1ul << 27) /**< \brief PORT Mask for PA27 */ +#define PIN_PA28 28 /**< \brief Pin Number for PA28 */ +#define PORT_PA28 (1ul << 28) /**< \brief PORT Mask for PA28 */ +#define PIN_PA30 30 /**< \brief Pin Number for PA30 */ +#define PORT_PA30 (1ul << 30) /**< \brief PORT Mask for PA30 */ +#define PIN_PA31 31 /**< \brief Pin Number for PA31 */ +#define PORT_PA31 (1ul << 31) /**< \brief PORT Mask for PA31 */ +/* ========== PORT definition for GCLK peripheral ========== */ +#define PIN_PA14H_GCLK_IO0 14L /**< \brief GCLK signal: IO0 on PA14 mux H */ +#define MUX_PA14H_GCLK_IO0 7L +#define PINMUX_PA14H_GCLK_IO0 ((PIN_PA14H_GCLK_IO0 << 16) | MUX_PA14H_GCLK_IO0) +#define PORT_PA14H_GCLK_IO0 (1ul << 14) +#define PIN_PA27H_GCLK_IO0 27L /**< \brief GCLK signal: IO0 on PA27 mux H */ +#define MUX_PA27H_GCLK_IO0 7L +#define PINMUX_PA27H_GCLK_IO0 ((PIN_PA27H_GCLK_IO0 << 16) | MUX_PA27H_GCLK_IO0) +#define PORT_PA27H_GCLK_IO0 (1ul << 27) +#define PIN_PA28H_GCLK_IO0 28L /**< \brief GCLK signal: IO0 on PA28 mux H */ +#define MUX_PA28H_GCLK_IO0 7L +#define PINMUX_PA28H_GCLK_IO0 ((PIN_PA28H_GCLK_IO0 << 16) | MUX_PA28H_GCLK_IO0) +#define PORT_PA28H_GCLK_IO0 (1ul << 28) +#define PIN_PA30H_GCLK_IO0 30L /**< \brief GCLK signal: IO0 on PA30 mux H */ +#define MUX_PA30H_GCLK_IO0 7L +#define PINMUX_PA30H_GCLK_IO0 ((PIN_PA30H_GCLK_IO0 << 16) | MUX_PA30H_GCLK_IO0) +#define PORT_PA30H_GCLK_IO0 (1ul << 30) +#define PIN_PA15H_GCLK_IO1 15L /**< \brief GCLK signal: IO1 on PA15 mux H */ +#define MUX_PA15H_GCLK_IO1 7L +#define PINMUX_PA15H_GCLK_IO1 ((PIN_PA15H_GCLK_IO1 << 16) | MUX_PA15H_GCLK_IO1) +#define PORT_PA15H_GCLK_IO1 (1ul << 15) +#define PIN_PA16H_GCLK_IO2 16L /**< \brief GCLK signal: IO2 on PA16 mux H */ +#define MUX_PA16H_GCLK_IO2 7L +#define PINMUX_PA16H_GCLK_IO2 ((PIN_PA16H_GCLK_IO2 << 16) | MUX_PA16H_GCLK_IO2) +#define PORT_PA16H_GCLK_IO2 (1ul << 16) +#define PIN_PA17H_GCLK_IO3 17L /**< \brief GCLK signal: IO3 on PA17 mux H */ +#define MUX_PA17H_GCLK_IO3 7L +#define PINMUX_PA17H_GCLK_IO3 ((PIN_PA17H_GCLK_IO3 << 16) | MUX_PA17H_GCLK_IO3) +#define PORT_PA17H_GCLK_IO3 (1ul << 17) +#define PIN_PA10H_GCLK_IO4 10L /**< \brief GCLK signal: IO4 on PA10 mux H */ +#define MUX_PA10H_GCLK_IO4 7L +#define PINMUX_PA10H_GCLK_IO4 ((PIN_PA10H_GCLK_IO4 << 16) | MUX_PA10H_GCLK_IO4) +#define PORT_PA10H_GCLK_IO4 (1ul << 10) +#define PIN_PA11H_GCLK_IO5 11L /**< \brief GCLK signal: IO5 on PA11 mux H */ +#define MUX_PA11H_GCLK_IO5 7L +#define PINMUX_PA11H_GCLK_IO5 ((PIN_PA11H_GCLK_IO5 << 16) | MUX_PA11H_GCLK_IO5) +#define PORT_PA11H_GCLK_IO5 (1ul << 11) +#define PIN_PA22H_GCLK_IO6 22L /**< \brief GCLK signal: IO6 on PA22 mux H */ +#define MUX_PA22H_GCLK_IO6 7L +#define PINMUX_PA22H_GCLK_IO6 ((PIN_PA22H_GCLK_IO6 << 16) | MUX_PA22H_GCLK_IO6) +#define PORT_PA22H_GCLK_IO6 (1ul << 22) +#define PIN_PA23H_GCLK_IO7 23L /**< \brief GCLK signal: IO7 on PA23 mux H */ +#define MUX_PA23H_GCLK_IO7 7L +#define PINMUX_PA23H_GCLK_IO7 ((PIN_PA23H_GCLK_IO7 << 16) | MUX_PA23H_GCLK_IO7) +#define PORT_PA23H_GCLK_IO7 (1ul << 23) +/* ========== PORT definition for EIC peripheral ========== */ +#define PIN_PA16A_EIC_EXTINT0 16L /**< \brief EIC signal: EXTINT0 on PA16 mux A */ +#define MUX_PA16A_EIC_EXTINT0 0L +#define PINMUX_PA16A_EIC_EXTINT0 ((PIN_PA16A_EIC_EXTINT0 << 16) | MUX_PA16A_EIC_EXTINT0) +#define PORT_PA16A_EIC_EXTINT0 (1ul << 16) +#define PIN_PA16A_EIC_EXTINT_NUM 0L /**< \brief EIC signal: PIN_PA16 External Interrupt Line */ +#define PIN_PA00A_EIC_EXTINT0 0L /**< \brief EIC signal: EXTINT0 on PA00 mux A */ +#define MUX_PA00A_EIC_EXTINT0 0L +#define PINMUX_PA00A_EIC_EXTINT0 ((PIN_PA00A_EIC_EXTINT0 << 16) | MUX_PA00A_EIC_EXTINT0) +#define PORT_PA00A_EIC_EXTINT0 (1ul << 0) +#define PIN_PA00A_EIC_EXTINT_NUM 0L /**< \brief EIC signal: PIN_PA00 External Interrupt Line */ +#define PIN_PA17A_EIC_EXTINT1 17L /**< \brief EIC signal: EXTINT1 on PA17 mux A */ +#define MUX_PA17A_EIC_EXTINT1 0L +#define PINMUX_PA17A_EIC_EXTINT1 ((PIN_PA17A_EIC_EXTINT1 << 16) | MUX_PA17A_EIC_EXTINT1) +#define PORT_PA17A_EIC_EXTINT1 (1ul << 17) +#define PIN_PA17A_EIC_EXTINT_NUM 1L /**< \brief EIC signal: PIN_PA17 External Interrupt Line */ +#define PIN_PA01A_EIC_EXTINT1 1L /**< \brief EIC signal: EXTINT1 on PA01 mux A */ +#define MUX_PA01A_EIC_EXTINT1 0L +#define PINMUX_PA01A_EIC_EXTINT1 ((PIN_PA01A_EIC_EXTINT1 << 16) | MUX_PA01A_EIC_EXTINT1) +#define PORT_PA01A_EIC_EXTINT1 (1ul << 1) +#define PIN_PA01A_EIC_EXTINT_NUM 1L /**< \brief EIC signal: PIN_PA01 External Interrupt Line */ +#define PIN_PA18A_EIC_EXTINT2 18L /**< \brief EIC signal: EXTINT2 on PA18 mux A */ +#define MUX_PA18A_EIC_EXTINT2 0L +#define PINMUX_PA18A_EIC_EXTINT2 ((PIN_PA18A_EIC_EXTINT2 << 16) | MUX_PA18A_EIC_EXTINT2) +#define PORT_PA18A_EIC_EXTINT2 (1ul << 18) +#define PIN_PA18A_EIC_EXTINT_NUM 2L /**< \brief EIC signal: PIN_PA18 External Interrupt Line */ +#define PIN_PA02A_EIC_EXTINT2 2L /**< \brief EIC signal: EXTINT2 on PA02 mux A */ +#define MUX_PA02A_EIC_EXTINT2 0L +#define PINMUX_PA02A_EIC_EXTINT2 ((PIN_PA02A_EIC_EXTINT2 << 16) | MUX_PA02A_EIC_EXTINT2) +#define PORT_PA02A_EIC_EXTINT2 (1ul << 2) +#define PIN_PA02A_EIC_EXTINT_NUM 2L /**< \brief EIC signal: PIN_PA02 External Interrupt Line */ +#define PIN_PA03A_EIC_EXTINT3 3L /**< \brief EIC signal: EXTINT3 on PA03 mux A */ +#define MUX_PA03A_EIC_EXTINT3 0L +#define PINMUX_PA03A_EIC_EXTINT3 ((PIN_PA03A_EIC_EXTINT3 << 16) | MUX_PA03A_EIC_EXTINT3) +#define PORT_PA03A_EIC_EXTINT3 (1ul << 3) +#define PIN_PA03A_EIC_EXTINT_NUM 3L /**< \brief EIC signal: PIN_PA03 External Interrupt Line */ +#define PIN_PA19A_EIC_EXTINT3 19L /**< \brief EIC signal: EXTINT3 on PA19 mux A */ +#define MUX_PA19A_EIC_EXTINT3 0L +#define PINMUX_PA19A_EIC_EXTINT3 ((PIN_PA19A_EIC_EXTINT3 << 16) | MUX_PA19A_EIC_EXTINT3) +#define PORT_PA19A_EIC_EXTINT3 (1ul << 19) +#define PIN_PA19A_EIC_EXTINT_NUM 3L /**< \brief EIC signal: PIN_PA19 External Interrupt Line */ +#define PIN_PA04A_EIC_EXTINT4 4L /**< \brief EIC signal: EXTINT4 on PA04 mux A */ +#define MUX_PA04A_EIC_EXTINT4 0L +#define PINMUX_PA04A_EIC_EXTINT4 ((PIN_PA04A_EIC_EXTINT4 << 16) | MUX_PA04A_EIC_EXTINT4) +#define PORT_PA04A_EIC_EXTINT4 (1ul << 4) +#define PIN_PA04A_EIC_EXTINT_NUM 4L /**< \brief EIC signal: PIN_PA04 External Interrupt Line */ +#define PIN_PA05A_EIC_EXTINT5 5L /**< \brief EIC signal: EXTINT5 on PA05 mux A */ +#define MUX_PA05A_EIC_EXTINT5 0L +#define PINMUX_PA05A_EIC_EXTINT5 ((PIN_PA05A_EIC_EXTINT5 << 16) | MUX_PA05A_EIC_EXTINT5) +#define PORT_PA05A_EIC_EXTINT5 (1ul << 5) +#define PIN_PA05A_EIC_EXTINT_NUM 5L /**< \brief EIC signal: PIN_PA05 External Interrupt Line */ +#define PIN_PA06A_EIC_EXTINT6 6L /**< \brief EIC signal: EXTINT6 on PA06 mux A */ +#define MUX_PA06A_EIC_EXTINT6 0L +#define PINMUX_PA06A_EIC_EXTINT6 ((PIN_PA06A_EIC_EXTINT6 << 16) | MUX_PA06A_EIC_EXTINT6) +#define PORT_PA06A_EIC_EXTINT6 (1ul << 6) +#define PIN_PA06A_EIC_EXTINT_NUM 6L /**< \brief EIC signal: PIN_PA06 External Interrupt Line */ +#define PIN_PA22A_EIC_EXTINT6 22L /**< \brief EIC signal: EXTINT6 on PA22 mux A */ +#define MUX_PA22A_EIC_EXTINT6 0L +#define PINMUX_PA22A_EIC_EXTINT6 ((PIN_PA22A_EIC_EXTINT6 << 16) | MUX_PA22A_EIC_EXTINT6) +#define PORT_PA22A_EIC_EXTINT6 (1ul << 22) +#define PIN_PA22A_EIC_EXTINT_NUM 6L /**< \brief EIC signal: PIN_PA22 External Interrupt Line */ +#define PIN_PA07A_EIC_EXTINT7 7L /**< \brief EIC signal: EXTINT7 on PA07 mux A */ +#define MUX_PA07A_EIC_EXTINT7 0L +#define PINMUX_PA07A_EIC_EXTINT7 ((PIN_PA07A_EIC_EXTINT7 << 16) | MUX_PA07A_EIC_EXTINT7) +#define PORT_PA07A_EIC_EXTINT7 (1ul << 7) +#define PIN_PA07A_EIC_EXTINT_NUM 7L /**< \brief EIC signal: PIN_PA07 External Interrupt Line */ +#define PIN_PA23A_EIC_EXTINT7 23L /**< \brief EIC signal: EXTINT7 on PA23 mux A */ +#define MUX_PA23A_EIC_EXTINT7 0L +#define PINMUX_PA23A_EIC_EXTINT7 ((PIN_PA23A_EIC_EXTINT7 << 16) | MUX_PA23A_EIC_EXTINT7) +#define PORT_PA23A_EIC_EXTINT7 (1ul << 23) +#define PIN_PA23A_EIC_EXTINT_NUM 7L /**< \brief EIC signal: PIN_PA23 External Interrupt Line */ +#define PIN_PA28A_EIC_EXTINT8 28L /**< \brief EIC signal: EXTINT8 on PA28 mux A */ +#define MUX_PA28A_EIC_EXTINT8 0L +#define PINMUX_PA28A_EIC_EXTINT8 ((PIN_PA28A_EIC_EXTINT8 << 16) | MUX_PA28A_EIC_EXTINT8) +#define PORT_PA28A_EIC_EXTINT8 (1ul << 28) +#define PIN_PA28A_EIC_EXTINT_NUM 8L /**< \brief EIC signal: PIN_PA28 External Interrupt Line */ +#define PIN_PA09A_EIC_EXTINT9 9L /**< \brief EIC signal: EXTINT9 on PA09 mux A */ +#define MUX_PA09A_EIC_EXTINT9 0L +#define PINMUX_PA09A_EIC_EXTINT9 ((PIN_PA09A_EIC_EXTINT9 << 16) | MUX_PA09A_EIC_EXTINT9) +#define PORT_PA09A_EIC_EXTINT9 (1ul << 9) +#define PIN_PA09A_EIC_EXTINT_NUM 9L /**< \brief EIC signal: PIN_PA09 External Interrupt Line */ +#define PIN_PA10A_EIC_EXTINT10 10L /**< \brief EIC signal: EXTINT10 on PA10 mux A */ +#define MUX_PA10A_EIC_EXTINT10 0L +#define PINMUX_PA10A_EIC_EXTINT10 ((PIN_PA10A_EIC_EXTINT10 << 16) | MUX_PA10A_EIC_EXTINT10) +#define PORT_PA10A_EIC_EXTINT10 (1ul << 10) +#define PIN_PA10A_EIC_EXTINT_NUM 10L /**< \brief EIC signal: PIN_PA10 External Interrupt Line */ +#define PIN_PA30A_EIC_EXTINT10 30L /**< \brief EIC signal: EXTINT10 on PA30 mux A */ +#define MUX_PA30A_EIC_EXTINT10 0L +#define PINMUX_PA30A_EIC_EXTINT10 ((PIN_PA30A_EIC_EXTINT10 << 16) | MUX_PA30A_EIC_EXTINT10) +#define PORT_PA30A_EIC_EXTINT10 (1ul << 30) +#define PIN_PA30A_EIC_EXTINT_NUM 10L /**< \brief EIC signal: PIN_PA30 External Interrupt Line */ +#define PIN_PA11A_EIC_EXTINT11 11L /**< \brief EIC signal: EXTINT11 on PA11 mux A */ +#define MUX_PA11A_EIC_EXTINT11 0L +#define PINMUX_PA11A_EIC_EXTINT11 ((PIN_PA11A_EIC_EXTINT11 << 16) | MUX_PA11A_EIC_EXTINT11) +#define PORT_PA11A_EIC_EXTINT11 (1ul << 11) +#define PIN_PA11A_EIC_EXTINT_NUM 11L /**< \brief EIC signal: PIN_PA11 External Interrupt Line */ +#define PIN_PA31A_EIC_EXTINT11 31L /**< \brief EIC signal: EXTINT11 on PA31 mux A */ +#define MUX_PA31A_EIC_EXTINT11 0L +#define PINMUX_PA31A_EIC_EXTINT11 ((PIN_PA31A_EIC_EXTINT11 << 16) | MUX_PA31A_EIC_EXTINT11) +#define PORT_PA31A_EIC_EXTINT11 (1ul << 31) +#define PIN_PA31A_EIC_EXTINT_NUM 11L /**< \brief EIC signal: PIN_PA31 External Interrupt Line */ +#define PIN_PA24A_EIC_EXTINT12 24L /**< \brief EIC signal: EXTINT12 on PA24 mux A */ +#define MUX_PA24A_EIC_EXTINT12 0L +#define PINMUX_PA24A_EIC_EXTINT12 ((PIN_PA24A_EIC_EXTINT12 << 16) | MUX_PA24A_EIC_EXTINT12) +#define PORT_PA24A_EIC_EXTINT12 (1ul << 24) +#define PIN_PA24A_EIC_EXTINT_NUM 12L /**< \brief EIC signal: PIN_PA24 External Interrupt Line */ +#define PIN_PA25A_EIC_EXTINT13 25L /**< \brief EIC signal: EXTINT13 on PA25 mux A */ +#define MUX_PA25A_EIC_EXTINT13 0L +#define PINMUX_PA25A_EIC_EXTINT13 ((PIN_PA25A_EIC_EXTINT13 << 16) | MUX_PA25A_EIC_EXTINT13) +#define PORT_PA25A_EIC_EXTINT13 (1ul << 25) +#define PIN_PA25A_EIC_EXTINT_NUM 13L /**< \brief EIC signal: PIN_PA25 External Interrupt Line */ +#define PIN_PA14A_EIC_EXTINT14 14L /**< \brief EIC signal: EXTINT14 on PA14 mux A */ +#define MUX_PA14A_EIC_EXTINT14 0L +#define PINMUX_PA14A_EIC_EXTINT14 ((PIN_PA14A_EIC_EXTINT14 << 16) | MUX_PA14A_EIC_EXTINT14) +#define PORT_PA14A_EIC_EXTINT14 (1ul << 14) +#define PIN_PA14A_EIC_EXTINT_NUM 14L /**< \brief EIC signal: PIN_PA14 External Interrupt Line */ +#define PIN_PA15A_EIC_EXTINT15 15L /**< \brief EIC signal: EXTINT15 on PA15 mux A */ +#define MUX_PA15A_EIC_EXTINT15 0L +#define PINMUX_PA15A_EIC_EXTINT15 ((PIN_PA15A_EIC_EXTINT15 << 16) | MUX_PA15A_EIC_EXTINT15) +#define PORT_PA15A_EIC_EXTINT15 (1ul << 15) +#define PIN_PA15A_EIC_EXTINT_NUM 15L /**< \brief EIC signal: PIN_PA15 External Interrupt Line */ +#define PIN_PA27A_EIC_EXTINT15 27L /**< \brief EIC signal: EXTINT15 on PA27 mux A */ +#define MUX_PA27A_EIC_EXTINT15 0L +#define PINMUX_PA27A_EIC_EXTINT15 ((PIN_PA27A_EIC_EXTINT15 << 16) | MUX_PA27A_EIC_EXTINT15) +#define PORT_PA27A_EIC_EXTINT15 (1ul << 27) +#define PIN_PA27A_EIC_EXTINT_NUM 15L /**< \brief EIC signal: PIN_PA27 External Interrupt Line */ +#define PIN_PA08A_EIC_NMI 8L /**< \brief EIC signal: NMI on PA08 mux A */ +#define MUX_PA08A_EIC_NMI 0L +#define PINMUX_PA08A_EIC_NMI ((PIN_PA08A_EIC_NMI << 16) | MUX_PA08A_EIC_NMI) +#define PORT_PA08A_EIC_NMI (1ul << 8) +/* ========== PORT definition for USB peripheral ========== */ +#define PIN_PA24G_USB_DM 24L /**< \brief USB signal: DM on PA24 mux G */ +#define MUX_PA24G_USB_DM 6L +#define PINMUX_PA24G_USB_DM ((PIN_PA24G_USB_DM << 16) | MUX_PA24G_USB_DM) +#define PORT_PA24G_USB_DM (1ul << 24) +#define PIN_PA25G_USB_DP 25L /**< \brief USB signal: DP on PA25 mux G */ +#define MUX_PA25G_USB_DP 6L +#define PINMUX_PA25G_USB_DP ((PIN_PA25G_USB_DP << 16) | MUX_PA25G_USB_DP) +#define PORT_PA25G_USB_DP (1ul << 25) +#define PIN_PA23G_USB_SOF_1KHZ 23L /**< \brief USB signal: SOF_1KHZ on PA23 mux G */ +#define MUX_PA23G_USB_SOF_1KHZ 6L +#define PINMUX_PA23G_USB_SOF_1KHZ ((PIN_PA23G_USB_SOF_1KHZ << 16) | MUX_PA23G_USB_SOF_1KHZ) +#define PORT_PA23G_USB_SOF_1KHZ (1ul << 23) +/* ========== PORT definition for SERCOM0 peripheral ========== */ +#define PIN_PA04D_SERCOM0_PAD0 4L /**< \brief SERCOM0 signal: PAD0 on PA04 mux D */ +#define MUX_PA04D_SERCOM0_PAD0 3L +#define PINMUX_PA04D_SERCOM0_PAD0 ((PIN_PA04D_SERCOM0_PAD0 << 16) | MUX_PA04D_SERCOM0_PAD0) +#define PORT_PA04D_SERCOM0_PAD0 (1ul << 4) +#define PIN_PA08C_SERCOM0_PAD0 8L /**< \brief SERCOM0 signal: PAD0 on PA08 mux C */ +#define MUX_PA08C_SERCOM0_PAD0 2L +#define PINMUX_PA08C_SERCOM0_PAD0 ((PIN_PA08C_SERCOM0_PAD0 << 16) | MUX_PA08C_SERCOM0_PAD0) +#define PORT_PA08C_SERCOM0_PAD0 (1ul << 8) +#define PIN_PA05D_SERCOM0_PAD1 5L /**< \brief SERCOM0 signal: PAD1 on PA05 mux D */ +#define MUX_PA05D_SERCOM0_PAD1 3L +#define PINMUX_PA05D_SERCOM0_PAD1 ((PIN_PA05D_SERCOM0_PAD1 << 16) | MUX_PA05D_SERCOM0_PAD1) +#define PORT_PA05D_SERCOM0_PAD1 (1ul << 5) +#define PIN_PA09C_SERCOM0_PAD1 9L /**< \brief SERCOM0 signal: PAD1 on PA09 mux C */ +#define MUX_PA09C_SERCOM0_PAD1 2L +#define PINMUX_PA09C_SERCOM0_PAD1 ((PIN_PA09C_SERCOM0_PAD1 << 16) | MUX_PA09C_SERCOM0_PAD1) +#define PORT_PA09C_SERCOM0_PAD1 (1ul << 9) +#define PIN_PA06D_SERCOM0_PAD2 6L /**< \brief SERCOM0 signal: PAD2 on PA06 mux D */ +#define MUX_PA06D_SERCOM0_PAD2 3L +#define PINMUX_PA06D_SERCOM0_PAD2 ((PIN_PA06D_SERCOM0_PAD2 << 16) | MUX_PA06D_SERCOM0_PAD2) +#define PORT_PA06D_SERCOM0_PAD2 (1ul << 6) +#define PIN_PA10C_SERCOM0_PAD2 10L /**< \brief SERCOM0 signal: PAD2 on PA10 mux C */ +#define MUX_PA10C_SERCOM0_PAD2 2L +#define PINMUX_PA10C_SERCOM0_PAD2 ((PIN_PA10C_SERCOM0_PAD2 << 16) | MUX_PA10C_SERCOM0_PAD2) +#define PORT_PA10C_SERCOM0_PAD2 (1ul << 10) +#define PIN_PA07D_SERCOM0_PAD3 7L /**< \brief SERCOM0 signal: PAD3 on PA07 mux D */ +#define MUX_PA07D_SERCOM0_PAD3 3L +#define PINMUX_PA07D_SERCOM0_PAD3 ((PIN_PA07D_SERCOM0_PAD3 << 16) | MUX_PA07D_SERCOM0_PAD3) +#define PORT_PA07D_SERCOM0_PAD3 (1ul << 7) +#define PIN_PA11C_SERCOM0_PAD3 11L /**< \brief SERCOM0 signal: PAD3 on PA11 mux C */ +#define MUX_PA11C_SERCOM0_PAD3 2L +#define PINMUX_PA11C_SERCOM0_PAD3 ((PIN_PA11C_SERCOM0_PAD3 << 16) | MUX_PA11C_SERCOM0_PAD3) +#define PORT_PA11C_SERCOM0_PAD3 (1ul << 11) +/* ========== PORT definition for SERCOM1 peripheral ========== */ +#define PIN_PA16C_SERCOM1_PAD0 16L /**< \brief SERCOM1 signal: PAD0 on PA16 mux C */ +#define MUX_PA16C_SERCOM1_PAD0 2L +#define PINMUX_PA16C_SERCOM1_PAD0 ((PIN_PA16C_SERCOM1_PAD0 << 16) | MUX_PA16C_SERCOM1_PAD0) +#define PORT_PA16C_SERCOM1_PAD0 (1ul << 16) +#define PIN_PA00D_SERCOM1_PAD0 0L /**< \brief SERCOM1 signal: PAD0 on PA00 mux D */ +#define MUX_PA00D_SERCOM1_PAD0 3L +#define PINMUX_PA00D_SERCOM1_PAD0 ((PIN_PA00D_SERCOM1_PAD0 << 16) | MUX_PA00D_SERCOM1_PAD0) +#define PORT_PA00D_SERCOM1_PAD0 (1ul << 0) +#define PIN_PA17C_SERCOM1_PAD1 17L /**< \brief SERCOM1 signal: PAD1 on PA17 mux C */ +#define MUX_PA17C_SERCOM1_PAD1 2L +#define PINMUX_PA17C_SERCOM1_PAD1 ((PIN_PA17C_SERCOM1_PAD1 << 16) | MUX_PA17C_SERCOM1_PAD1) +#define PORT_PA17C_SERCOM1_PAD1 (1ul << 17) +#define PIN_PA01D_SERCOM1_PAD1 1L /**< \brief SERCOM1 signal: PAD1 on PA01 mux D */ +#define MUX_PA01D_SERCOM1_PAD1 3L +#define PINMUX_PA01D_SERCOM1_PAD1 ((PIN_PA01D_SERCOM1_PAD1 << 16) | MUX_PA01D_SERCOM1_PAD1) +#define PORT_PA01D_SERCOM1_PAD1 (1ul << 1) +#define PIN_PA30D_SERCOM1_PAD2 30L /**< \brief SERCOM1 signal: PAD2 on PA30 mux D */ +#define MUX_PA30D_SERCOM1_PAD2 3L +#define PINMUX_PA30D_SERCOM1_PAD2 ((PIN_PA30D_SERCOM1_PAD2 << 16) | MUX_PA30D_SERCOM1_PAD2) +#define PORT_PA30D_SERCOM1_PAD2 (1ul << 30) +#define PIN_PA18C_SERCOM1_PAD2 18L /**< \brief SERCOM1 signal: PAD2 on PA18 mux C */ +#define MUX_PA18C_SERCOM1_PAD2 2L +#define PINMUX_PA18C_SERCOM1_PAD2 ((PIN_PA18C_SERCOM1_PAD2 << 16) | MUX_PA18C_SERCOM1_PAD2) +#define PORT_PA18C_SERCOM1_PAD2 (1ul << 18) +#define PIN_PA31D_SERCOM1_PAD3 31L /**< \brief SERCOM1 signal: PAD3 on PA31 mux D */ +#define MUX_PA31D_SERCOM1_PAD3 3L +#define PINMUX_PA31D_SERCOM1_PAD3 ((PIN_PA31D_SERCOM1_PAD3 << 16) | MUX_PA31D_SERCOM1_PAD3) +#define PORT_PA31D_SERCOM1_PAD3 (1ul << 31) +#define PIN_PA19C_SERCOM1_PAD3 19L /**< \brief SERCOM1 signal: PAD3 on PA19 mux C */ +#define MUX_PA19C_SERCOM1_PAD3 2L +#define PINMUX_PA19C_SERCOM1_PAD3 ((PIN_PA19C_SERCOM1_PAD3 << 16) | MUX_PA19C_SERCOM1_PAD3) +#define PORT_PA19C_SERCOM1_PAD3 (1ul << 19) +/* ========== PORT definition for SERCOM2 peripheral ========== */ +#define PIN_PA08D_SERCOM2_PAD0 8L /**< \brief SERCOM2 signal: PAD0 on PA08 mux D */ +#define MUX_PA08D_SERCOM2_PAD0 3L +#define PINMUX_PA08D_SERCOM2_PAD0 ((PIN_PA08D_SERCOM2_PAD0 << 16) | MUX_PA08D_SERCOM2_PAD0) +#define PORT_PA08D_SERCOM2_PAD0 (1ul << 8) +#define PIN_PA09D_SERCOM2_PAD1 9L /**< \brief SERCOM2 signal: PAD1 on PA09 mux D */ +#define MUX_PA09D_SERCOM2_PAD1 3L +#define PINMUX_PA09D_SERCOM2_PAD1 ((PIN_PA09D_SERCOM2_PAD1 << 16) | MUX_PA09D_SERCOM2_PAD1) +#define PORT_PA09D_SERCOM2_PAD1 (1ul << 9) +#define PIN_PA10D_SERCOM2_PAD2 10L /**< \brief SERCOM2 signal: PAD2 on PA10 mux D */ +#define MUX_PA10D_SERCOM2_PAD2 3L +#define PINMUX_PA10D_SERCOM2_PAD2 ((PIN_PA10D_SERCOM2_PAD2 << 16) | MUX_PA10D_SERCOM2_PAD2) +#define PORT_PA10D_SERCOM2_PAD2 (1ul << 10) +#define PIN_PA14C_SERCOM2_PAD2 14L /**< \brief SERCOM2 signal: PAD2 on PA14 mux C */ +#define MUX_PA14C_SERCOM2_PAD2 2L +#define PINMUX_PA14C_SERCOM2_PAD2 ((PIN_PA14C_SERCOM2_PAD2 << 16) | MUX_PA14C_SERCOM2_PAD2) +#define PORT_PA14C_SERCOM2_PAD2 (1ul << 14) +#define PIN_PA11D_SERCOM2_PAD3 11L /**< \brief SERCOM2 signal: PAD3 on PA11 mux D */ +#define MUX_PA11D_SERCOM2_PAD3 3L +#define PINMUX_PA11D_SERCOM2_PAD3 ((PIN_PA11D_SERCOM2_PAD3 << 16) | MUX_PA11D_SERCOM2_PAD3) +#define PORT_PA11D_SERCOM2_PAD3 (1ul << 11) +#define PIN_PA15C_SERCOM2_PAD3 15L /**< \brief SERCOM2 signal: PAD3 on PA15 mux C */ +#define MUX_PA15C_SERCOM2_PAD3 2L +#define PINMUX_PA15C_SERCOM2_PAD3 ((PIN_PA15C_SERCOM2_PAD3 << 16) | MUX_PA15C_SERCOM2_PAD3) +#define PORT_PA15C_SERCOM2_PAD3 (1ul << 15) +/* ========== PORT definition for SERCOM3 peripheral ========== */ +#define PIN_PA16D_SERCOM3_PAD0 16L /**< \brief SERCOM3 signal: PAD0 on PA16 mux D */ +#define MUX_PA16D_SERCOM3_PAD0 3L +#define PINMUX_PA16D_SERCOM3_PAD0 ((PIN_PA16D_SERCOM3_PAD0 << 16) | MUX_PA16D_SERCOM3_PAD0) +#define PORT_PA16D_SERCOM3_PAD0 (1ul << 16) +#define PIN_PA22C_SERCOM3_PAD0 22L /**< \brief SERCOM3 signal: PAD0 on PA22 mux C */ +#define MUX_PA22C_SERCOM3_PAD0 2L +#define PINMUX_PA22C_SERCOM3_PAD0 ((PIN_PA22C_SERCOM3_PAD0 << 16) | MUX_PA22C_SERCOM3_PAD0) +#define PORT_PA22C_SERCOM3_PAD0 (1ul << 22) +#define PIN_PA17D_SERCOM3_PAD1 17L /**< \brief SERCOM3 signal: PAD1 on PA17 mux D */ +#define MUX_PA17D_SERCOM3_PAD1 3L +#define PINMUX_PA17D_SERCOM3_PAD1 ((PIN_PA17D_SERCOM3_PAD1 << 16) | MUX_PA17D_SERCOM3_PAD1) +#define PORT_PA17D_SERCOM3_PAD1 (1ul << 17) +#define PIN_PA23C_SERCOM3_PAD1 23L /**< \brief SERCOM3 signal: PAD1 on PA23 mux C */ +#define MUX_PA23C_SERCOM3_PAD1 2L +#define PINMUX_PA23C_SERCOM3_PAD1 ((PIN_PA23C_SERCOM3_PAD1 << 16) | MUX_PA23C_SERCOM3_PAD1) +#define PORT_PA23C_SERCOM3_PAD1 (1ul << 23) +#define PIN_PA18D_SERCOM3_PAD2 18L /**< \brief SERCOM3 signal: PAD2 on PA18 mux D */ +#define MUX_PA18D_SERCOM3_PAD2 3L +#define PINMUX_PA18D_SERCOM3_PAD2 ((PIN_PA18D_SERCOM3_PAD2 << 16) | MUX_PA18D_SERCOM3_PAD2) +#define PORT_PA18D_SERCOM3_PAD2 (1ul << 18) +#define PIN_PA24C_SERCOM3_PAD2 24L /**< \brief SERCOM3 signal: PAD2 on PA24 mux C */ +#define MUX_PA24C_SERCOM3_PAD2 2L +#define PINMUX_PA24C_SERCOM3_PAD2 ((PIN_PA24C_SERCOM3_PAD2 << 16) | MUX_PA24C_SERCOM3_PAD2) +#define PORT_PA24C_SERCOM3_PAD2 (1ul << 24) +#define PIN_PA19D_SERCOM3_PAD3 19L /**< \brief SERCOM3 signal: PAD3 on PA19 mux D */ +#define MUX_PA19D_SERCOM3_PAD3 3L +#define PINMUX_PA19D_SERCOM3_PAD3 ((PIN_PA19D_SERCOM3_PAD3 << 16) | MUX_PA19D_SERCOM3_PAD3) +#define PORT_PA19D_SERCOM3_PAD3 (1ul << 19) +#define PIN_PA25C_SERCOM3_PAD3 25L /**< \brief SERCOM3 signal: PAD3 on PA25 mux C */ +#define MUX_PA25C_SERCOM3_PAD3 2L +#define PINMUX_PA25C_SERCOM3_PAD3 ((PIN_PA25C_SERCOM3_PAD3 << 16) | MUX_PA25C_SERCOM3_PAD3) +#define PORT_PA25C_SERCOM3_PAD3 (1ul << 25) +/* ========== PORT definition for TCC0 peripheral ========== */ +#define PIN_PA04E_TCC0_WO0 4L /**< \brief TCC0 signal: WO0 on PA04 mux E */ +#define MUX_PA04E_TCC0_WO0 4L +#define PINMUX_PA04E_TCC0_WO0 ((PIN_PA04E_TCC0_WO0 << 16) | MUX_PA04E_TCC0_WO0) +#define PORT_PA04E_TCC0_WO0 (1ul << 4) +#define PIN_PA08E_TCC0_WO0 8L /**< \brief TCC0 signal: WO0 on PA08 mux E */ +#define MUX_PA08E_TCC0_WO0 4L +#define PINMUX_PA08E_TCC0_WO0 ((PIN_PA08E_TCC0_WO0 << 16) | MUX_PA08E_TCC0_WO0) +#define PORT_PA08E_TCC0_WO0 (1ul << 8) +#define PIN_PA05E_TCC0_WO1 5L /**< \brief TCC0 signal: WO1 on PA05 mux E */ +#define MUX_PA05E_TCC0_WO1 4L +#define PINMUX_PA05E_TCC0_WO1 ((PIN_PA05E_TCC0_WO1 << 16) | MUX_PA05E_TCC0_WO1) +#define PORT_PA05E_TCC0_WO1 (1ul << 5) +#define PIN_PA09E_TCC0_WO1 9L /**< \brief TCC0 signal: WO1 on PA09 mux E */ +#define MUX_PA09E_TCC0_WO1 4L +#define PINMUX_PA09E_TCC0_WO1 ((PIN_PA09E_TCC0_WO1 << 16) | MUX_PA09E_TCC0_WO1) +#define PORT_PA09E_TCC0_WO1 (1ul << 9) +#define PIN_PA10F_TCC0_WO2 10L /**< \brief TCC0 signal: WO2 on PA10 mux F */ +#define MUX_PA10F_TCC0_WO2 5L +#define PINMUX_PA10F_TCC0_WO2 ((PIN_PA10F_TCC0_WO2 << 16) | MUX_PA10F_TCC0_WO2) +#define PORT_PA10F_TCC0_WO2 (1ul << 10) +#define PIN_PA18F_TCC0_WO2 18L /**< \brief TCC0 signal: WO2 on PA18 mux F */ +#define MUX_PA18F_TCC0_WO2 5L +#define PINMUX_PA18F_TCC0_WO2 ((PIN_PA18F_TCC0_WO2 << 16) | MUX_PA18F_TCC0_WO2) +#define PORT_PA18F_TCC0_WO2 (1ul << 18) +#define PIN_PA11F_TCC0_WO3 11L /**< \brief TCC0 signal: WO3 on PA11 mux F */ +#define MUX_PA11F_TCC0_WO3 5L +#define PINMUX_PA11F_TCC0_WO3 ((PIN_PA11F_TCC0_WO3 << 16) | MUX_PA11F_TCC0_WO3) +#define PORT_PA11F_TCC0_WO3 (1ul << 11) +#define PIN_PA19F_TCC0_WO3 19L /**< \brief TCC0 signal: WO3 on PA19 mux F */ +#define MUX_PA19F_TCC0_WO3 5L +#define PINMUX_PA19F_TCC0_WO3 ((PIN_PA19F_TCC0_WO3 << 16) | MUX_PA19F_TCC0_WO3) +#define PORT_PA19F_TCC0_WO3 (1ul << 19) +#define PIN_PA14F_TCC0_WO4 14L /**< \brief TCC0 signal: WO4 on PA14 mux F */ +#define MUX_PA14F_TCC0_WO4 5L +#define PINMUX_PA14F_TCC0_WO4 ((PIN_PA14F_TCC0_WO4 << 16) | MUX_PA14F_TCC0_WO4) +#define PORT_PA14F_TCC0_WO4 (1ul << 14) +#define PIN_PA22F_TCC0_WO4 22L /**< \brief TCC0 signal: WO4 on PA22 mux F */ +#define MUX_PA22F_TCC0_WO4 5L +#define PINMUX_PA22F_TCC0_WO4 ((PIN_PA22F_TCC0_WO4 << 16) | MUX_PA22F_TCC0_WO4) +#define PORT_PA22F_TCC0_WO4 (1ul << 22) +#define PIN_PA15F_TCC0_WO5 15L /**< \brief TCC0 signal: WO5 on PA15 mux F */ +#define MUX_PA15F_TCC0_WO5 5L +#define PINMUX_PA15F_TCC0_WO5 ((PIN_PA15F_TCC0_WO5 << 16) | MUX_PA15F_TCC0_WO5) +#define PORT_PA15F_TCC0_WO5 (1ul << 15) +#define PIN_PA23F_TCC0_WO5 23L /**< \brief TCC0 signal: WO5 on PA23 mux F */ +#define MUX_PA23F_TCC0_WO5 5L +#define PINMUX_PA23F_TCC0_WO5 ((PIN_PA23F_TCC0_WO5 << 16) | MUX_PA23F_TCC0_WO5) +#define PORT_PA23F_TCC0_WO5 (1ul << 23) +#define PIN_PA16F_TCC0_WO6 16L /**< \brief TCC0 signal: WO6 on PA16 mux F */ +#define MUX_PA16F_TCC0_WO6 5L +#define PINMUX_PA16F_TCC0_WO6 ((PIN_PA16F_TCC0_WO6 << 16) | MUX_PA16F_TCC0_WO6) +#define PORT_PA16F_TCC0_WO6 (1ul << 16) +#define PIN_PA17F_TCC0_WO7 17L /**< \brief TCC0 signal: WO7 on PA17 mux F */ +#define MUX_PA17F_TCC0_WO7 5L +#define PINMUX_PA17F_TCC0_WO7 ((PIN_PA17F_TCC0_WO7 << 16) | MUX_PA17F_TCC0_WO7) +#define PORT_PA17F_TCC0_WO7 (1ul << 17) +/* ========== PORT definition for TCC1 peripheral ========== */ +#define PIN_PA06E_TCC1_WO0 6L /**< \brief TCC1 signal: WO0 on PA06 mux E */ +#define MUX_PA06E_TCC1_WO0 4L +#define PINMUX_PA06E_TCC1_WO0 ((PIN_PA06E_TCC1_WO0 << 16) | MUX_PA06E_TCC1_WO0) +#define PORT_PA06E_TCC1_WO0 (1ul << 6) +#define PIN_PA10E_TCC1_WO0 10L /**< \brief TCC1 signal: WO0 on PA10 mux E */ +#define MUX_PA10E_TCC1_WO0 4L +#define PINMUX_PA10E_TCC1_WO0 ((PIN_PA10E_TCC1_WO0 << 16) | MUX_PA10E_TCC1_WO0) +#define PORT_PA10E_TCC1_WO0 (1ul << 10) +#define PIN_PA30E_TCC1_WO0 30L /**< \brief TCC1 signal: WO0 on PA30 mux E */ +#define MUX_PA30E_TCC1_WO0 4L +#define PINMUX_PA30E_TCC1_WO0 ((PIN_PA30E_TCC1_WO0 << 16) | MUX_PA30E_TCC1_WO0) +#define PORT_PA30E_TCC1_WO0 (1ul << 30) +#define PIN_PA07E_TCC1_WO1 7L /**< \brief TCC1 signal: WO1 on PA07 mux E */ +#define MUX_PA07E_TCC1_WO1 4L +#define PINMUX_PA07E_TCC1_WO1 ((PIN_PA07E_TCC1_WO1 << 16) | MUX_PA07E_TCC1_WO1) +#define PORT_PA07E_TCC1_WO1 (1ul << 7) +#define PIN_PA11E_TCC1_WO1 11L /**< \brief TCC1 signal: WO1 on PA11 mux E */ +#define MUX_PA11E_TCC1_WO1 4L +#define PINMUX_PA11E_TCC1_WO1 ((PIN_PA11E_TCC1_WO1 << 16) | MUX_PA11E_TCC1_WO1) +#define PORT_PA11E_TCC1_WO1 (1ul << 11) +#define PIN_PA31E_TCC1_WO1 31L /**< \brief TCC1 signal: WO1 on PA31 mux E */ +#define MUX_PA31E_TCC1_WO1 4L +#define PINMUX_PA31E_TCC1_WO1 ((PIN_PA31E_TCC1_WO1 << 16) | MUX_PA31E_TCC1_WO1) +#define PORT_PA31E_TCC1_WO1 (1ul << 31) +#define PIN_PA08F_TCC1_WO2 8L /**< \brief TCC1 signal: WO2 on PA08 mux F */ +#define MUX_PA08F_TCC1_WO2 5L +#define PINMUX_PA08F_TCC1_WO2 ((PIN_PA08F_TCC1_WO2 << 16) | MUX_PA08F_TCC1_WO2) +#define PORT_PA08F_TCC1_WO2 (1ul << 8) +#define PIN_PA24F_TCC1_WO2 24L /**< \brief TCC1 signal: WO2 on PA24 mux F */ +#define MUX_PA24F_TCC1_WO2 5L +#define PINMUX_PA24F_TCC1_WO2 ((PIN_PA24F_TCC1_WO2 << 16) | MUX_PA24F_TCC1_WO2) +#define PORT_PA24F_TCC1_WO2 (1ul << 24) +#define PIN_PA09F_TCC1_WO3 9L /**< \brief TCC1 signal: WO3 on PA09 mux F */ +#define MUX_PA09F_TCC1_WO3 5L +#define PINMUX_PA09F_TCC1_WO3 ((PIN_PA09F_TCC1_WO3 << 16) | MUX_PA09F_TCC1_WO3) +#define PORT_PA09F_TCC1_WO3 (1ul << 9) +#define PIN_PA25F_TCC1_WO3 25L /**< \brief TCC1 signal: WO3 on PA25 mux F */ +#define MUX_PA25F_TCC1_WO3 5L +#define PINMUX_PA25F_TCC1_WO3 ((PIN_PA25F_TCC1_WO3 << 16) | MUX_PA25F_TCC1_WO3) +#define PORT_PA25F_TCC1_WO3 (1ul << 25) +/* ========== PORT definition for TCC2 peripheral ========== */ +#define PIN_PA16E_TCC2_WO0 16L /**< \brief TCC2 signal: WO0 on PA16 mux E */ +#define MUX_PA16E_TCC2_WO0 4L +#define PINMUX_PA16E_TCC2_WO0 ((PIN_PA16E_TCC2_WO0 << 16) | MUX_PA16E_TCC2_WO0) +#define PORT_PA16E_TCC2_WO0 (1ul << 16) +#define PIN_PA00E_TCC2_WO0 0L /**< \brief TCC2 signal: WO0 on PA00 mux E */ +#define MUX_PA00E_TCC2_WO0 4L +#define PINMUX_PA00E_TCC2_WO0 ((PIN_PA00E_TCC2_WO0 << 16) | MUX_PA00E_TCC2_WO0) +#define PORT_PA00E_TCC2_WO0 (1ul << 0) +#define PIN_PA17E_TCC2_WO1 17L /**< \brief TCC2 signal: WO1 on PA17 mux E */ +#define MUX_PA17E_TCC2_WO1 4L +#define PINMUX_PA17E_TCC2_WO1 ((PIN_PA17E_TCC2_WO1 << 16) | MUX_PA17E_TCC2_WO1) +#define PORT_PA17E_TCC2_WO1 (1ul << 17) +#define PIN_PA01E_TCC2_WO1 1L /**< \brief TCC2 signal: WO1 on PA01 mux E */ +#define MUX_PA01E_TCC2_WO1 4L +#define PINMUX_PA01E_TCC2_WO1 ((PIN_PA01E_TCC2_WO1 << 16) | MUX_PA01E_TCC2_WO1) +#define PORT_PA01E_TCC2_WO1 (1ul << 1) +/* ========== PORT definition for TC3 peripheral ========== */ +#define PIN_PA18E_TC3_WO0 18L /**< \brief TC3 signal: WO0 on PA18 mux E */ +#define MUX_PA18E_TC3_WO0 4L +#define PINMUX_PA18E_TC3_WO0 ((PIN_PA18E_TC3_WO0 << 16) | MUX_PA18E_TC3_WO0) +#define PORT_PA18E_TC3_WO0 (1ul << 18) +#define PIN_PA14E_TC3_WO0 14L /**< \brief TC3 signal: WO0 on PA14 mux E */ +#define MUX_PA14E_TC3_WO0 4L +#define PINMUX_PA14E_TC3_WO0 ((PIN_PA14E_TC3_WO0 << 16) | MUX_PA14E_TC3_WO0) +#define PORT_PA14E_TC3_WO0 (1ul << 14) +#define PIN_PA19E_TC3_WO1 19L /**< \brief TC3 signal: WO1 on PA19 mux E */ +#define MUX_PA19E_TC3_WO1 4L +#define PINMUX_PA19E_TC3_WO1 ((PIN_PA19E_TC3_WO1 << 16) | MUX_PA19E_TC3_WO1) +#define PORT_PA19E_TC3_WO1 (1ul << 19) +#define PIN_PA15E_TC3_WO1 15L /**< \brief TC3 signal: WO1 on PA15 mux E */ +#define MUX_PA15E_TC3_WO1 4L +#define PINMUX_PA15E_TC3_WO1 ((PIN_PA15E_TC3_WO1 << 16) | MUX_PA15E_TC3_WO1) +#define PORT_PA15E_TC3_WO1 (1ul << 15) +/* ========== PORT definition for TC4 peripheral ========== */ +#define PIN_PA22E_TC4_WO0 22L /**< \brief TC4 signal: WO0 on PA22 mux E */ +#define MUX_PA22E_TC4_WO0 4L +#define PINMUX_PA22E_TC4_WO0 ((PIN_PA22E_TC4_WO0 << 16) | MUX_PA22E_TC4_WO0) +#define PORT_PA22E_TC4_WO0 (1ul << 22) +#define PIN_PA23E_TC4_WO1 23L /**< \brief TC4 signal: WO1 on PA23 mux E */ +#define MUX_PA23E_TC4_WO1 4L +#define PINMUX_PA23E_TC4_WO1 ((PIN_PA23E_TC4_WO1 << 16) | MUX_PA23E_TC4_WO1) +#define PORT_PA23E_TC4_WO1 (1ul << 23) +/* ========== PORT definition for TC5 peripheral ========== */ +#define PIN_PA24E_TC5_WO0 24L /**< \brief TC5 signal: WO0 on PA24 mux E */ +#define MUX_PA24E_TC5_WO0 4L +#define PINMUX_PA24E_TC5_WO0 ((PIN_PA24E_TC5_WO0 << 16) | MUX_PA24E_TC5_WO0) +#define PORT_PA24E_TC5_WO0 (1ul << 24) +#define PIN_PA25E_TC5_WO1 25L /**< \brief TC5 signal: WO1 on PA25 mux E */ +#define MUX_PA25E_TC5_WO1 4L +#define PINMUX_PA25E_TC5_WO1 ((PIN_PA25E_TC5_WO1 << 16) | MUX_PA25E_TC5_WO1) +#define PORT_PA25E_TC5_WO1 (1ul << 25) +/* ========== PORT definition for ADC peripheral ========== */ +#define PIN_PA02B_ADC_AIN0 2L /**< \brief ADC signal: AIN0 on PA02 mux B */ +#define MUX_PA02B_ADC_AIN0 1L +#define PINMUX_PA02B_ADC_AIN0 ((PIN_PA02B_ADC_AIN0 << 16) | MUX_PA02B_ADC_AIN0) +#define PORT_PA02B_ADC_AIN0 (1ul << 2) +#define PIN_PA03B_ADC_AIN1 3L /**< \brief ADC signal: AIN1 on PA03 mux B */ +#define MUX_PA03B_ADC_AIN1 1L +#define PINMUX_PA03B_ADC_AIN1 ((PIN_PA03B_ADC_AIN1 << 16) | MUX_PA03B_ADC_AIN1) +#define PORT_PA03B_ADC_AIN1 (1ul << 3) +#define PIN_PA04B_ADC_AIN4 4L /**< \brief ADC signal: AIN4 on PA04 mux B */ +#define MUX_PA04B_ADC_AIN4 1L +#define PINMUX_PA04B_ADC_AIN4 ((PIN_PA04B_ADC_AIN4 << 16) | MUX_PA04B_ADC_AIN4) +#define PORT_PA04B_ADC_AIN4 (1ul << 4) +#define PIN_PA05B_ADC_AIN5 5L /**< \brief ADC signal: AIN5 on PA05 mux B */ +#define MUX_PA05B_ADC_AIN5 1L +#define PINMUX_PA05B_ADC_AIN5 ((PIN_PA05B_ADC_AIN5 << 16) | MUX_PA05B_ADC_AIN5) +#define PORT_PA05B_ADC_AIN5 (1ul << 5) +#define PIN_PA06B_ADC_AIN6 6L /**< \brief ADC signal: AIN6 on PA06 mux B */ +#define MUX_PA06B_ADC_AIN6 1L +#define PINMUX_PA06B_ADC_AIN6 ((PIN_PA06B_ADC_AIN6 << 16) | MUX_PA06B_ADC_AIN6) +#define PORT_PA06B_ADC_AIN6 (1ul << 6) +#define PIN_PA07B_ADC_AIN7 7L /**< \brief ADC signal: AIN7 on PA07 mux B */ +#define MUX_PA07B_ADC_AIN7 1L +#define PINMUX_PA07B_ADC_AIN7 ((PIN_PA07B_ADC_AIN7 << 16) | MUX_PA07B_ADC_AIN7) +#define PORT_PA07B_ADC_AIN7 (1ul << 7) +#define PIN_PA08B_ADC_AIN16 8L /**< \brief ADC signal: AIN16 on PA08 mux B */ +#define MUX_PA08B_ADC_AIN16 1L +#define PINMUX_PA08B_ADC_AIN16 ((PIN_PA08B_ADC_AIN16 << 16) | MUX_PA08B_ADC_AIN16) +#define PORT_PA08B_ADC_AIN16 (1ul << 8) +#define PIN_PA09B_ADC_AIN17 9L /**< \brief ADC signal: AIN17 on PA09 mux B */ +#define MUX_PA09B_ADC_AIN17 1L +#define PINMUX_PA09B_ADC_AIN17 ((PIN_PA09B_ADC_AIN17 << 16) | MUX_PA09B_ADC_AIN17) +#define PORT_PA09B_ADC_AIN17 (1ul << 9) +#define PIN_PA10B_ADC_AIN18 10L /**< \brief ADC signal: AIN18 on PA10 mux B */ +#define MUX_PA10B_ADC_AIN18 1L +#define PINMUX_PA10B_ADC_AIN18 ((PIN_PA10B_ADC_AIN18 << 16) | MUX_PA10B_ADC_AIN18) +#define PORT_PA10B_ADC_AIN18 (1ul << 10) +#define PIN_PA11B_ADC_AIN19 11L /**< \brief ADC signal: AIN19 on PA11 mux B */ +#define MUX_PA11B_ADC_AIN19 1L +#define PINMUX_PA11B_ADC_AIN19 ((PIN_PA11B_ADC_AIN19 << 16) | MUX_PA11B_ADC_AIN19) +#define PORT_PA11B_ADC_AIN19 (1ul << 11) +#define PIN_PA04B_ADC_VREFP 4L /**< \brief ADC signal: VREFP on PA04 mux B */ +#define MUX_PA04B_ADC_VREFP 1L +#define PINMUX_PA04B_ADC_VREFP ((PIN_PA04B_ADC_VREFP << 16) | MUX_PA04B_ADC_VREFP) +#define PORT_PA04B_ADC_VREFP (1ul << 4) +/* ========== PORT definition for AC peripheral ========== */ +#define PIN_PA04B_AC_AIN0 4L /**< \brief AC signal: AIN0 on PA04 mux B */ +#define MUX_PA04B_AC_AIN0 1L +#define PINMUX_PA04B_AC_AIN0 ((PIN_PA04B_AC_AIN0 << 16) | MUX_PA04B_AC_AIN0) +#define PORT_PA04B_AC_AIN0 (1ul << 4) +#define PIN_PA05B_AC_AIN1 5L /**< \brief AC signal: AIN1 on PA05 mux B */ +#define MUX_PA05B_AC_AIN1 1L +#define PINMUX_PA05B_AC_AIN1 ((PIN_PA05B_AC_AIN1 << 16) | MUX_PA05B_AC_AIN1) +#define PORT_PA05B_AC_AIN1 (1ul << 5) +#define PIN_PA06B_AC_AIN2 6L /**< \brief AC signal: AIN2 on PA06 mux B */ +#define MUX_PA06B_AC_AIN2 1L +#define PINMUX_PA06B_AC_AIN2 ((PIN_PA06B_AC_AIN2 << 16) | MUX_PA06B_AC_AIN2) +#define PORT_PA06B_AC_AIN2 (1ul << 6) +#define PIN_PA07B_AC_AIN3 7L /**< \brief AC signal: AIN3 on PA07 mux B */ +#define MUX_PA07B_AC_AIN3 1L +#define PINMUX_PA07B_AC_AIN3 ((PIN_PA07B_AC_AIN3 << 16) | MUX_PA07B_AC_AIN3) +#define PORT_PA07B_AC_AIN3 (1ul << 7) +#define PIN_PA18H_AC_CMP0 18L /**< \brief AC signal: CMP0 on PA18 mux H */ +#define MUX_PA18H_AC_CMP0 7L +#define PINMUX_PA18H_AC_CMP0 ((PIN_PA18H_AC_CMP0 << 16) | MUX_PA18H_AC_CMP0) +#define PORT_PA18H_AC_CMP0 (1ul << 18) +#define PIN_PA19H_AC_CMP1 19L /**< \brief AC signal: CMP1 on PA19 mux H */ +#define MUX_PA19H_AC_CMP1 7L +#define PINMUX_PA19H_AC_CMP1 ((PIN_PA19H_AC_CMP1 << 16) | MUX_PA19H_AC_CMP1) +#define PORT_PA19H_AC_CMP1 (1ul << 19) +/* ========== PORT definition for DAC peripheral ========== */ +#define PIN_PA02B_DAC_VOUT 2L /**< \brief DAC signal: VOUT on PA02 mux B */ +#define MUX_PA02B_DAC_VOUT 1L +#define PINMUX_PA02B_DAC_VOUT ((PIN_PA02B_DAC_VOUT << 16) | MUX_PA02B_DAC_VOUT) +#define PORT_PA02B_DAC_VOUT (1ul << 2) +#define PIN_PA03B_DAC_VREFP 3L /**< \brief DAC signal: VREFP on PA03 mux B */ +#define MUX_PA03B_DAC_VREFP 1L +#define PINMUX_PA03B_DAC_VREFP ((PIN_PA03B_DAC_VREFP << 16) | MUX_PA03B_DAC_VREFP) +#define PORT_PA03B_DAC_VREFP (1ul << 3) +/* ========== PORT definition for I2S peripheral ========== */ +#define PIN_PA11G_I2S_FS0 11L /**< \brief I2S signal: FS0 on PA11 mux G */ +#define MUX_PA11G_I2S_FS0 6L +#define PINMUX_PA11G_I2S_FS0 ((PIN_PA11G_I2S_FS0 << 16) | MUX_PA11G_I2S_FS0) +#define PORT_PA11G_I2S_FS0 (1ul << 11) +#define PIN_PA09G_I2S_MCK0 9L /**< \brief I2S signal: MCK0 on PA09 mux G */ +#define MUX_PA09G_I2S_MCK0 6L +#define PINMUX_PA09G_I2S_MCK0 ((PIN_PA09G_I2S_MCK0 << 16) | MUX_PA09G_I2S_MCK0) +#define PORT_PA09G_I2S_MCK0 (1ul << 9) +#define PIN_PA10G_I2S_SCK0 10L /**< \brief I2S signal: SCK0 on PA10 mux G */ +#define MUX_PA10G_I2S_SCK0 6L +#define PINMUX_PA10G_I2S_SCK0 ((PIN_PA10G_I2S_SCK0 << 16) | MUX_PA10G_I2S_SCK0) +#define PORT_PA10G_I2S_SCK0 (1ul << 10) +#define PIN_PA07G_I2S_SD0 7L /**< \brief I2S signal: SD0 on PA07 mux G */ +#define MUX_PA07G_I2S_SD0 6L +#define PINMUX_PA07G_I2S_SD0 ((PIN_PA07G_I2S_SD0 << 16) | MUX_PA07G_I2S_SD0) +#define PORT_PA07G_I2S_SD0 (1ul << 7) +#define PIN_PA19G_I2S_SD0 19L /**< \brief I2S signal: SD0 on PA19 mux G */ +#define MUX_PA19G_I2S_SD0 6L +#define PINMUX_PA19G_I2S_SD0 ((PIN_PA19G_I2S_SD0 << 16) | MUX_PA19G_I2S_SD0) +#define PORT_PA19G_I2S_SD0 (1ul << 19) +#define PIN_PA08G_I2S_SD1 8L /**< \brief I2S signal: SD1 on PA08 mux G */ +#define MUX_PA08G_I2S_SD1 6L +#define PINMUX_PA08G_I2S_SD1 ((PIN_PA08G_I2S_SD1 << 16) | MUX_PA08G_I2S_SD1) +#define PORT_PA08G_I2S_SD1 (1ul << 8) +/* ========== PORT definition for TCC3 peripheral ========== */ +#define PIN_PA02F_TCC3_WO0 2L /**< \brief TCC3 signal: WO0 on PA02 mux F */ +#define MUX_PA02F_TCC3_WO0 5L +#define PINMUX_PA02F_TCC3_WO0 ((PIN_PA02F_TCC3_WO0 << 16) | MUX_PA02F_TCC3_WO0) +#define PORT_PA02F_TCC3_WO0 (1ul << 2) +#define PIN_PA03F_TCC3_WO1 3L /**< \brief TCC3 signal: WO1 on PA03 mux F */ +#define MUX_PA03F_TCC3_WO1 5L +#define PINMUX_PA03F_TCC3_WO1 ((PIN_PA03F_TCC3_WO1 << 16) | MUX_PA03F_TCC3_WO1) +#define PORT_PA03F_TCC3_WO1 (1ul<< 3) +#define PIN_PA04F_TCC3_WO2 4L /**< \brief TCC3 signal: WO2 on PA04 mux F */ +#define MUX_PA04F_TCC3_WO2 5L +#define PINMUX_PA04F_TCC3_WO2 ((PIN_PA04F_TCC3_WO2 << 16) | MUX_PA04F_TCC3_WO2) +#define PORT_PA04F_TCC3_WO2 (1ul<< 4) +#define PIN_PA05F_TCC3_WO3 5L /**< \brief TCC3 signal: WO3 on PA05 mux F */ +#define MUX_PA05F_TCC3_WO3 5L +#define PINMUX_PA05F_TCC3_WO3 ((PIN_PA05F_TCC3_WO3 << 16) | MUX_PA05F_TCC3_WO3) +#define PORT_PA05F_TCC3_WO3 (1ul << 5) +#define PIN_PA06F_TCC3_WO4 6L /**< \brief TCC3 signal: WO4 on PA06 mux F */ +#define MUX_PA06F_TCC3_WO4 5L +#define PINMUX_PA06F_TCC3_WO4 ((PIN_PA06F_TCC3_WO4 << 16) | MUX_PA06F_TCC3_WO4) +#define PORT_PA06F_TCC3_WO4 (1ul << 6) +#define PIN_PA30F_TCC3_WO4 30L /**< \brief TCC3 signal: WO4 on PA30 mux F */ +#define MUX_PA30F_TCC3_WO4 5L +#define PINMUX_PA30F_TCC3_WO4 ((PIN_PA30F_TCC3_WO4 << 16) | MUX_PA30F_TCC3_WO4) +#define PORT_PA30F_TCC3_WO4 (1ul << 30) +#define PIN_PA07F_TCC3_WO5 7L /**< \brief TCC3 signal: WO5 on PA07 mux F */ +#define MUX_PA07F_TCC3_WO5 5L +#define PINMUX_PA07F_TCC3_WO5 ((PIN_PA07F_TCC3_WO5 << 16) | MUX_PA07F_TCC3_WO5) +#define PORT_PA07F_TCC3_WO5 (1ul << 7) +#define PIN_PA31F_TCC3_WO5 31L /**< \brief TCC3 signal: WO5 on PA31 mux F */ +#define MUX_PA31F_TCC3_WO5 5L +#define PINMUX_PA31F_TCC3_WO5 ((PIN_PA31F_TCC3_WO5 << 16) | MUX_PA31F_TCC3_WO5) +#define PORT_PA31F_TCC3_WO5 (1ul << 31) +#define PIN_PA27F_TCC3_WO6 27L /**< \brief TCC3 signal: WO6 on PA27 mux F */ +#define MUX_PA27F_TCC3_WO6 5L +#define PINMUX_PA27F_TCC3_WO6 ((PIN_PA27F_TCC3_WO6 << 16) | MUX_PA27F_TCC3_WO6) +#define PORT_PA27F_TCC3_WO6 (1ul << 27) +#define PIN_PA28F_TCC3_WO7 28L /**< \brief TCC3 signal: WO7 on PA28 mux F */ +#define MUX_PA28F_TCC3_WO7 5L +#define PINMUX_PA28F_TCC3_WO7 ((PIN_PA28F_TCC3_WO7 << 16) | MUX_PA28F_TCC3_WO7) +#define PORT_PA28F_TCC3_WO7 (1ul << 28) + +#endif /* _SAMD21E17D_PIO_ */ diff --git a/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/utils/cmsis/samd21/include/pio/samd21e17du.h b/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/utils/cmsis/samd21/include/pio/samd21e17du.h new file mode 100644 index 0000000..9de0bc7 --- /dev/null +++ b/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/utils/cmsis/samd21/include/pio/samd21e17du.h @@ -0,0 +1,700 @@ +/** + * \file + * + * \brief Peripheral I/O description for SAMD21E17DU + * + * Copyright (c) 2018 Microchip Technology Inc. and its subsidiaries. + * + * \asf_license_start + * + * \page License + * + * Subject to your compliance with these terms, you may use Microchip + * software and any derivatives exclusively with Microchip products. + * It is your responsibility to comply with third party license terms applicable + * to your use of third party software (including open source software) that + * may accompany Microchip software. + * + * THIS SOFTWARE IS SUPPLIED BY MICROCHIP "AS IS". NO WARRANTIES, + * WHETHER EXPRESS, IMPLIED OR STATUTORY, APPLY TO THIS SOFTWARE, + * INCLUDING ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, + * AND FITNESS FOR A PARTICULAR PURPOSE. IN NO EVENT WILL MICROCHIP BE + * LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL OR CONSEQUENTIAL + * LOSS, DAMAGE, COST OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE + * SOFTWARE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE + * POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT + * ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY + * RELATED TO THIS SOFTWARE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, + * THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THIS SOFTWARE. + * + * \asf_license_stop + * + */ +/* + * Support and FAQ: visit Microchip Support + */ + +#ifndef _SAMD21E17DU_PIO_ +#define _SAMD21E17DU_PIO_ + +#define PIN_PA00 0 /**< \brief Pin Number for PA00 */ +#define PORT_PA00 (1ul << 0) /**< \brief PORT Mask for PA00 */ +#define PIN_PA01 1 /**< \brief Pin Number for PA01 */ +#define PORT_PA01 (1ul << 1) /**< \brief PORT Mask for PA01 */ +#define PIN_PA02 2 /**< \brief Pin Number for PA02 */ +#define PORT_PA02 (1ul << 2) /**< \brief PORT Mask for PA02 */ +#define PIN_PA03 3 /**< \brief Pin Number for PA03 */ +#define PORT_PA03 (1ul << 3) /**< \brief PORT Mask for PA03 */ +#define PIN_PA04 4 /**< \brief Pin Number for PA04 */ +#define PORT_PA04 (1ul << 4) /**< \brief PORT Mask for PA04 */ +#define PIN_PA05 5 /**< \brief Pin Number for PA05 */ +#define PORT_PA05 (1ul << 5) /**< \brief PORT Mask for PA05 */ +#define PIN_PA06 6 /**< \brief Pin Number for PA06 */ +#define PORT_PA06 (1ul << 6) /**< \brief PORT Mask for PA06 */ +#define PIN_PA07 7 /**< \brief Pin Number for PA07 */ +#define PORT_PA07 (1ul << 7) /**< \brief PORT Mask for PA07 */ +#define PIN_PA08 8 /**< \brief Pin Number for PA08 */ +#define PORT_PA08 (1ul << 8) /**< \brief PORT Mask for PA08 */ +#define PIN_PA09 9 /**< \brief Pin Number for PA09 */ +#define PORT_PA09 (1ul << 9) /**< \brief PORT Mask for PA09 */ +#define PIN_PA10 10 /**< \brief Pin Number for PA10 */ +#define PORT_PA10 (1ul << 10) /**< \brief PORT Mask for PA10 */ +#define PIN_PA11 11 /**< \brief Pin Number for PA11 */ +#define PORT_PA11 (1ul << 11) /**< \brief PORT Mask for PA11 */ +#define PIN_PA14 14 /**< \brief Pin Number for PA14 */ +#define PORT_PA14 (1ul << 14) /**< \brief PORT Mask for PA14 */ +#define PIN_PA15 15 /**< \brief Pin Number for PA15 */ +#define PORT_PA15 (1ul << 15) /**< \brief PORT Mask for PA15 */ +#define PIN_PA16 16 /**< \brief Pin Number for PA16 */ +#define PORT_PA16 (1ul << 16) /**< \brief PORT Mask for PA16 */ +#define PIN_PA17 17 /**< \brief Pin Number for PA17 */ +#define PORT_PA17 (1ul << 17) /**< \brief PORT Mask for PA17 */ +#define PIN_PA18 18 /**< \brief Pin Number for PA18 */ +#define PORT_PA18 (1ul << 18) /**< \brief PORT Mask for PA18 */ +#define PIN_PA19 19 /**< \brief Pin Number for PA19 */ +#define PORT_PA19 (1ul << 19) /**< \brief PORT Mask for PA19 */ +#define PIN_PA22 22 /**< \brief Pin Number for PA22 */ +#define PORT_PA22 (1ul << 22) /**< \brief PORT Mask for PA22 */ +#define PIN_PA23 23 /**< \brief Pin Number for PA23 */ +#define PORT_PA23 (1ul << 23) /**< \brief PORT Mask for PA23 */ +#define PIN_PA24 24 /**< \brief Pin Number for PA24 */ +#define PORT_PA24 (1ul << 24) /**< \brief PORT Mask for PA24 */ +#define PIN_PA25 25 /**< \brief Pin Number for PA25 */ +#define PORT_PA25 (1ul << 25) /**< \brief PORT Mask for PA25 */ +#define PIN_PA27 27 /**< \brief Pin Number for PA27 */ +#define PORT_PA27 (1ul << 27) /**< \brief PORT Mask for PA27 */ +#define PIN_PA28 28 /**< \brief Pin Number for PA28 */ +#define PORT_PA28 (1ul << 28) /**< \brief PORT Mask for PA28 */ +#define PIN_PA30 30 /**< \brief Pin Number for PA30 */ +#define PORT_PA30 (1ul << 30) /**< \brief PORT Mask for PA30 */ +#define PIN_PA31 31 /**< \brief Pin Number for PA31 */ +#define PORT_PA31 (1ul << 31) /**< \brief PORT Mask for PA31 */ +/* ========== PORT definition for GCLK peripheral ========== */ +#define PIN_PA14H_GCLK_IO0 14L /**< \brief GCLK signal: IO0 on PA14 mux H */ +#define MUX_PA14H_GCLK_IO0 7L +#define PINMUX_PA14H_GCLK_IO0 ((PIN_PA14H_GCLK_IO0 << 16) | MUX_PA14H_GCLK_IO0) +#define PORT_PA14H_GCLK_IO0 (1ul << 14) +#define PIN_PA27H_GCLK_IO0 27L /**< \brief GCLK signal: IO0 on PA27 mux H */ +#define MUX_PA27H_GCLK_IO0 7L +#define PINMUX_PA27H_GCLK_IO0 ((PIN_PA27H_GCLK_IO0 << 16) | MUX_PA27H_GCLK_IO0) +#define PORT_PA27H_GCLK_IO0 (1ul << 27) +#define PIN_PA28H_GCLK_IO0 28L /**< \brief GCLK signal: IO0 on PA28 mux H */ +#define MUX_PA28H_GCLK_IO0 7L +#define PINMUX_PA28H_GCLK_IO0 ((PIN_PA28H_GCLK_IO0 << 16) | MUX_PA28H_GCLK_IO0) +#define PORT_PA28H_GCLK_IO0 (1ul << 28) +#define PIN_PA30H_GCLK_IO0 30L /**< \brief GCLK signal: IO0 on PA30 mux H */ +#define MUX_PA30H_GCLK_IO0 7L +#define PINMUX_PA30H_GCLK_IO0 ((PIN_PA30H_GCLK_IO0 << 16) | MUX_PA30H_GCLK_IO0) +#define PORT_PA30H_GCLK_IO0 (1ul << 30) +#define PIN_PA15H_GCLK_IO1 15L /**< \brief GCLK signal: IO1 on PA15 mux H */ +#define MUX_PA15H_GCLK_IO1 7L +#define PINMUX_PA15H_GCLK_IO1 ((PIN_PA15H_GCLK_IO1 << 16) | MUX_PA15H_GCLK_IO1) +#define PORT_PA15H_GCLK_IO1 (1ul << 15) +#define PIN_PA16H_GCLK_IO2 16L /**< \brief GCLK signal: IO2 on PA16 mux H */ +#define MUX_PA16H_GCLK_IO2 7L +#define PINMUX_PA16H_GCLK_IO2 ((PIN_PA16H_GCLK_IO2 << 16) | MUX_PA16H_GCLK_IO2) +#define PORT_PA16H_GCLK_IO2 (1ul << 16) +#define PIN_PA17H_GCLK_IO3 17L /**< \brief GCLK signal: IO3 on PA17 mux H */ +#define MUX_PA17H_GCLK_IO3 7L +#define PINMUX_PA17H_GCLK_IO3 ((PIN_PA17H_GCLK_IO3 << 16) | MUX_PA17H_GCLK_IO3) +#define PORT_PA17H_GCLK_IO3 (1ul << 17) +#define PIN_PA10H_GCLK_IO4 10L /**< \brief GCLK signal: IO4 on PA10 mux H */ +#define MUX_PA10H_GCLK_IO4 7L +#define PINMUX_PA10H_GCLK_IO4 ((PIN_PA10H_GCLK_IO4 << 16) | MUX_PA10H_GCLK_IO4) +#define PORT_PA10H_GCLK_IO4 (1ul << 10) +#define PIN_PA11H_GCLK_IO5 11L /**< \brief GCLK signal: IO5 on PA11 mux H */ +#define MUX_PA11H_GCLK_IO5 7L +#define PINMUX_PA11H_GCLK_IO5 ((PIN_PA11H_GCLK_IO5 << 16) | MUX_PA11H_GCLK_IO5) +#define PORT_PA11H_GCLK_IO5 (1ul << 11) +#define PIN_PA22H_GCLK_IO6 22L /**< \brief GCLK signal: IO6 on PA22 mux H */ +#define MUX_PA22H_GCLK_IO6 7L +#define PINMUX_PA22H_GCLK_IO6 ((PIN_PA22H_GCLK_IO6 << 16) | MUX_PA22H_GCLK_IO6) +#define PORT_PA22H_GCLK_IO6 (1ul << 22) +#define PIN_PA23H_GCLK_IO7 23L /**< \brief GCLK signal: IO7 on PA23 mux H */ +#define MUX_PA23H_GCLK_IO7 7L +#define PINMUX_PA23H_GCLK_IO7 ((PIN_PA23H_GCLK_IO7 << 16) | MUX_PA23H_GCLK_IO7) +#define PORT_PA23H_GCLK_IO7 (1ul << 23) +/* ========== PORT definition for EIC peripheral ========== */ +#define PIN_PA16A_EIC_EXTINT0 16L /**< \brief EIC signal: EXTINT0 on PA16 mux A */ +#define MUX_PA16A_EIC_EXTINT0 0L +#define PINMUX_PA16A_EIC_EXTINT0 ((PIN_PA16A_EIC_EXTINT0 << 16) | MUX_PA16A_EIC_EXTINT0) +#define PORT_PA16A_EIC_EXTINT0 (1ul << 16) +#define PIN_PA16A_EIC_EXTINT_NUM 0L /**< \brief EIC signal: PIN_PA16 External Interrupt Line */ +#define PIN_PA00A_EIC_EXTINT0 0L /**< \brief EIC signal: EXTINT0 on PA00 mux A */ +#define MUX_PA00A_EIC_EXTINT0 0L +#define PINMUX_PA00A_EIC_EXTINT0 ((PIN_PA00A_EIC_EXTINT0 << 16) | MUX_PA00A_EIC_EXTINT0) +#define PORT_PA00A_EIC_EXTINT0 (1ul << 0) +#define PIN_PA00A_EIC_EXTINT_NUM 0L /**< \brief EIC signal: PIN_PA00 External Interrupt Line */ +#define PIN_PA17A_EIC_EXTINT1 17L /**< \brief EIC signal: EXTINT1 on PA17 mux A */ +#define MUX_PA17A_EIC_EXTINT1 0L +#define PINMUX_PA17A_EIC_EXTINT1 ((PIN_PA17A_EIC_EXTINT1 << 16) | MUX_PA17A_EIC_EXTINT1) +#define PORT_PA17A_EIC_EXTINT1 (1ul << 17) +#define PIN_PA17A_EIC_EXTINT_NUM 1L /**< \brief EIC signal: PIN_PA17 External Interrupt Line */ +#define PIN_PA01A_EIC_EXTINT1 1L /**< \brief EIC signal: EXTINT1 on PA01 mux A */ +#define MUX_PA01A_EIC_EXTINT1 0L +#define PINMUX_PA01A_EIC_EXTINT1 ((PIN_PA01A_EIC_EXTINT1 << 16) | MUX_PA01A_EIC_EXTINT1) +#define PORT_PA01A_EIC_EXTINT1 (1ul << 1) +#define PIN_PA01A_EIC_EXTINT_NUM 1L /**< \brief EIC signal: PIN_PA01 External Interrupt Line */ +#define PIN_PA18A_EIC_EXTINT2 18L /**< \brief EIC signal: EXTINT2 on PA18 mux A */ +#define MUX_PA18A_EIC_EXTINT2 0L +#define PINMUX_PA18A_EIC_EXTINT2 ((PIN_PA18A_EIC_EXTINT2 << 16) | MUX_PA18A_EIC_EXTINT2) +#define PORT_PA18A_EIC_EXTINT2 (1ul << 18) +#define PIN_PA18A_EIC_EXTINT_NUM 2L /**< \brief EIC signal: PIN_PA18 External Interrupt Line */ +#define PIN_PA02A_EIC_EXTINT2 2L /**< \brief EIC signal: EXTINT2 on PA02 mux A */ +#define MUX_PA02A_EIC_EXTINT2 0L +#define PINMUX_PA02A_EIC_EXTINT2 ((PIN_PA02A_EIC_EXTINT2 << 16) | MUX_PA02A_EIC_EXTINT2) +#define PORT_PA02A_EIC_EXTINT2 (1ul << 2) +#define PIN_PA02A_EIC_EXTINT_NUM 2L /**< \brief EIC signal: PIN_PA02 External Interrupt Line */ +#define PIN_PA03A_EIC_EXTINT3 3L /**< \brief EIC signal: EXTINT3 on PA03 mux A */ +#define MUX_PA03A_EIC_EXTINT3 0L +#define PINMUX_PA03A_EIC_EXTINT3 ((PIN_PA03A_EIC_EXTINT3 << 16) | MUX_PA03A_EIC_EXTINT3) +#define PORT_PA03A_EIC_EXTINT3 (1ul << 3) +#define PIN_PA03A_EIC_EXTINT_NUM 3L /**< \brief EIC signal: PIN_PA03 External Interrupt Line */ +#define PIN_PA19A_EIC_EXTINT3 19L /**< \brief EIC signal: EXTINT3 on PA19 mux A */ +#define MUX_PA19A_EIC_EXTINT3 0L +#define PINMUX_PA19A_EIC_EXTINT3 ((PIN_PA19A_EIC_EXTINT3 << 16) | MUX_PA19A_EIC_EXTINT3) +#define PORT_PA19A_EIC_EXTINT3 (1ul << 19) +#define PIN_PA19A_EIC_EXTINT_NUM 3L /**< \brief EIC signal: PIN_PA19 External Interrupt Line */ +#define PIN_PA04A_EIC_EXTINT4 4L /**< \brief EIC signal: EXTINT4 on PA04 mux A */ +#define MUX_PA04A_EIC_EXTINT4 0L +#define PINMUX_PA04A_EIC_EXTINT4 ((PIN_PA04A_EIC_EXTINT4 << 16) | MUX_PA04A_EIC_EXTINT4) +#define PORT_PA04A_EIC_EXTINT4 (1ul << 4) +#define PIN_PA04A_EIC_EXTINT_NUM 4L /**< \brief EIC signal: PIN_PA04 External Interrupt Line */ +#define PIN_PA05A_EIC_EXTINT5 5L /**< \brief EIC signal: EXTINT5 on PA05 mux A */ +#define MUX_PA05A_EIC_EXTINT5 0L +#define PINMUX_PA05A_EIC_EXTINT5 ((PIN_PA05A_EIC_EXTINT5 << 16) | MUX_PA05A_EIC_EXTINT5) +#define PORT_PA05A_EIC_EXTINT5 (1ul << 5) +#define PIN_PA05A_EIC_EXTINT_NUM 5L /**< \brief EIC signal: PIN_PA05 External Interrupt Line */ +#define PIN_PA06A_EIC_EXTINT6 6L /**< \brief EIC signal: EXTINT6 on PA06 mux A */ +#define MUX_PA06A_EIC_EXTINT6 0L +#define PINMUX_PA06A_EIC_EXTINT6 ((PIN_PA06A_EIC_EXTINT6 << 16) | MUX_PA06A_EIC_EXTINT6) +#define PORT_PA06A_EIC_EXTINT6 (1ul << 6) +#define PIN_PA06A_EIC_EXTINT_NUM 6L /**< \brief EIC signal: PIN_PA06 External Interrupt Line */ +#define PIN_PA22A_EIC_EXTINT6 22L /**< \brief EIC signal: EXTINT6 on PA22 mux A */ +#define MUX_PA22A_EIC_EXTINT6 0L +#define PINMUX_PA22A_EIC_EXTINT6 ((PIN_PA22A_EIC_EXTINT6 << 16) | MUX_PA22A_EIC_EXTINT6) +#define PORT_PA22A_EIC_EXTINT6 (1ul << 22) +#define PIN_PA22A_EIC_EXTINT_NUM 6L /**< \brief EIC signal: PIN_PA22 External Interrupt Line */ +#define PIN_PA07A_EIC_EXTINT7 7L /**< \brief EIC signal: EXTINT7 on PA07 mux A */ +#define MUX_PA07A_EIC_EXTINT7 0L +#define PINMUX_PA07A_EIC_EXTINT7 ((PIN_PA07A_EIC_EXTINT7 << 16) | MUX_PA07A_EIC_EXTINT7) +#define PORT_PA07A_EIC_EXTINT7 (1ul << 7) +#define PIN_PA07A_EIC_EXTINT_NUM 7L /**< \brief EIC signal: PIN_PA07 External Interrupt Line */ +#define PIN_PA23A_EIC_EXTINT7 23L /**< \brief EIC signal: EXTINT7 on PA23 mux A */ +#define MUX_PA23A_EIC_EXTINT7 0L +#define PINMUX_PA23A_EIC_EXTINT7 ((PIN_PA23A_EIC_EXTINT7 << 16) | MUX_PA23A_EIC_EXTINT7) +#define PORT_PA23A_EIC_EXTINT7 (1ul << 23) +#define PIN_PA23A_EIC_EXTINT_NUM 7L /**< \brief EIC signal: PIN_PA23 External Interrupt Line */ +#define PIN_PA28A_EIC_EXTINT8 28L /**< \brief EIC signal: EXTINT8 on PA28 mux A */ +#define MUX_PA28A_EIC_EXTINT8 0L +#define PINMUX_PA28A_EIC_EXTINT8 ((PIN_PA28A_EIC_EXTINT8 << 16) | MUX_PA28A_EIC_EXTINT8) +#define PORT_PA28A_EIC_EXTINT8 (1ul << 28) +#define PIN_PA28A_EIC_EXTINT_NUM 8L /**< \brief EIC signal: PIN_PA28 External Interrupt Line */ +#define PIN_PA09A_EIC_EXTINT9 9L /**< \brief EIC signal: EXTINT9 on PA09 mux A */ +#define MUX_PA09A_EIC_EXTINT9 0L +#define PINMUX_PA09A_EIC_EXTINT9 ((PIN_PA09A_EIC_EXTINT9 << 16) | MUX_PA09A_EIC_EXTINT9) +#define PORT_PA09A_EIC_EXTINT9 (1ul << 9) +#define PIN_PA09A_EIC_EXTINT_NUM 9L /**< \brief EIC signal: PIN_PA09 External Interrupt Line */ +#define PIN_PA10A_EIC_EXTINT10 10L /**< \brief EIC signal: EXTINT10 on PA10 mux A */ +#define MUX_PA10A_EIC_EXTINT10 0L +#define PINMUX_PA10A_EIC_EXTINT10 ((PIN_PA10A_EIC_EXTINT10 << 16) | MUX_PA10A_EIC_EXTINT10) +#define PORT_PA10A_EIC_EXTINT10 (1ul << 10) +#define PIN_PA10A_EIC_EXTINT_NUM 10L /**< \brief EIC signal: PIN_PA10 External Interrupt Line */ +#define PIN_PA30A_EIC_EXTINT10 30L /**< \brief EIC signal: EXTINT10 on PA30 mux A */ +#define MUX_PA30A_EIC_EXTINT10 0L +#define PINMUX_PA30A_EIC_EXTINT10 ((PIN_PA30A_EIC_EXTINT10 << 16) | MUX_PA30A_EIC_EXTINT10) +#define PORT_PA30A_EIC_EXTINT10 (1ul << 30) +#define PIN_PA30A_EIC_EXTINT_NUM 10L /**< \brief EIC signal: PIN_PA30 External Interrupt Line */ +#define PIN_PA11A_EIC_EXTINT11 11L /**< \brief EIC signal: EXTINT11 on PA11 mux A */ +#define MUX_PA11A_EIC_EXTINT11 0L +#define PINMUX_PA11A_EIC_EXTINT11 ((PIN_PA11A_EIC_EXTINT11 << 16) | MUX_PA11A_EIC_EXTINT11) +#define PORT_PA11A_EIC_EXTINT11 (1ul << 11) +#define PIN_PA11A_EIC_EXTINT_NUM 11L /**< \brief EIC signal: PIN_PA11 External Interrupt Line */ +#define PIN_PA31A_EIC_EXTINT11 31L /**< \brief EIC signal: EXTINT11 on PA31 mux A */ +#define MUX_PA31A_EIC_EXTINT11 0L +#define PINMUX_PA31A_EIC_EXTINT11 ((PIN_PA31A_EIC_EXTINT11 << 16) | MUX_PA31A_EIC_EXTINT11) +#define PORT_PA31A_EIC_EXTINT11 (1ul << 31) +#define PIN_PA31A_EIC_EXTINT_NUM 11L /**< \brief EIC signal: PIN_PA31 External Interrupt Line */ +#define PIN_PA24A_EIC_EXTINT12 24L /**< \brief EIC signal: EXTINT12 on PA24 mux A */ +#define MUX_PA24A_EIC_EXTINT12 0L +#define PINMUX_PA24A_EIC_EXTINT12 ((PIN_PA24A_EIC_EXTINT12 << 16) | MUX_PA24A_EIC_EXTINT12) +#define PORT_PA24A_EIC_EXTINT12 (1ul << 24) +#define PIN_PA24A_EIC_EXTINT_NUM 12L /**< \brief EIC signal: PIN_PA24 External Interrupt Line */ +#define PIN_PA25A_EIC_EXTINT13 25L /**< \brief EIC signal: EXTINT13 on PA25 mux A */ +#define MUX_PA25A_EIC_EXTINT13 0L +#define PINMUX_PA25A_EIC_EXTINT13 ((PIN_PA25A_EIC_EXTINT13 << 16) | MUX_PA25A_EIC_EXTINT13) +#define PORT_PA25A_EIC_EXTINT13 (1ul << 25) +#define PIN_PA25A_EIC_EXTINT_NUM 13L /**< \brief EIC signal: PIN_PA25 External Interrupt Line */ +#define PIN_PA14A_EIC_EXTINT14 14L /**< \brief EIC signal: EXTINT14 on PA14 mux A */ +#define MUX_PA14A_EIC_EXTINT14 0L +#define PINMUX_PA14A_EIC_EXTINT14 ((PIN_PA14A_EIC_EXTINT14 << 16) | MUX_PA14A_EIC_EXTINT14) +#define PORT_PA14A_EIC_EXTINT14 (1ul << 14) +#define PIN_PA14A_EIC_EXTINT_NUM 14L /**< \brief EIC signal: PIN_PA14 External Interrupt Line */ +#define PIN_PA15A_EIC_EXTINT15 15L /**< \brief EIC signal: EXTINT15 on PA15 mux A */ +#define MUX_PA15A_EIC_EXTINT15 0L +#define PINMUX_PA15A_EIC_EXTINT15 ((PIN_PA15A_EIC_EXTINT15 << 16) | MUX_PA15A_EIC_EXTINT15) +#define PORT_PA15A_EIC_EXTINT15 (1ul << 15) +#define PIN_PA15A_EIC_EXTINT_NUM 15L /**< \brief EIC signal: PIN_PA15 External Interrupt Line */ +#define PIN_PA27A_EIC_EXTINT15 27L /**< \brief EIC signal: EXTINT15 on PA27 mux A */ +#define MUX_PA27A_EIC_EXTINT15 0L +#define PINMUX_PA27A_EIC_EXTINT15 ((PIN_PA27A_EIC_EXTINT15 << 16) | MUX_PA27A_EIC_EXTINT15) +#define PORT_PA27A_EIC_EXTINT15 (1ul << 27) +#define PIN_PA27A_EIC_EXTINT_NUM 15L /**< \brief EIC signal: PIN_PA27 External Interrupt Line */ +#define PIN_PA08A_EIC_NMI 8L /**< \brief EIC signal: NMI on PA08 mux A */ +#define MUX_PA08A_EIC_NMI 0L +#define PINMUX_PA08A_EIC_NMI ((PIN_PA08A_EIC_NMI << 16) | MUX_PA08A_EIC_NMI) +#define PORT_PA08A_EIC_NMI (1ul << 8) +/* ========== PORT definition for USB peripheral ========== */ +#define PIN_PA24G_USB_DM 24L /**< \brief USB signal: DM on PA24 mux G */ +#define MUX_PA24G_USB_DM 6L +#define PINMUX_PA24G_USB_DM ((PIN_PA24G_USB_DM << 16) | MUX_PA24G_USB_DM) +#define PORT_PA24G_USB_DM (1ul << 24) +#define PIN_PA25G_USB_DP 25L /**< \brief USB signal: DP on PA25 mux G */ +#define MUX_PA25G_USB_DP 6L +#define PINMUX_PA25G_USB_DP ((PIN_PA25G_USB_DP << 16) | MUX_PA25G_USB_DP) +#define PORT_PA25G_USB_DP (1ul << 25) +#define PIN_PA23G_USB_SOF_1KHZ 23L /**< \brief USB signal: SOF_1KHZ on PA23 mux G */ +#define MUX_PA23G_USB_SOF_1KHZ 6L +#define PINMUX_PA23G_USB_SOF_1KHZ ((PIN_PA23G_USB_SOF_1KHZ << 16) | MUX_PA23G_USB_SOF_1KHZ) +#define PORT_PA23G_USB_SOF_1KHZ (1ul << 23) +/* ========== PORT definition for SERCOM0 peripheral ========== */ +#define PIN_PA04D_SERCOM0_PAD0 4L /**< \brief SERCOM0 signal: PAD0 on PA04 mux D */ +#define MUX_PA04D_SERCOM0_PAD0 3L +#define PINMUX_PA04D_SERCOM0_PAD0 ((PIN_PA04D_SERCOM0_PAD0 << 16) | MUX_PA04D_SERCOM0_PAD0) +#define PORT_PA04D_SERCOM0_PAD0 (1ul << 4) +#define PIN_PA08C_SERCOM0_PAD0 8L /**< \brief SERCOM0 signal: PAD0 on PA08 mux C */ +#define MUX_PA08C_SERCOM0_PAD0 2L +#define PINMUX_PA08C_SERCOM0_PAD0 ((PIN_PA08C_SERCOM0_PAD0 << 16) | MUX_PA08C_SERCOM0_PAD0) +#define PORT_PA08C_SERCOM0_PAD0 (1ul << 8) +#define PIN_PA05D_SERCOM0_PAD1 5L /**< \brief SERCOM0 signal: PAD1 on PA05 mux D */ +#define MUX_PA05D_SERCOM0_PAD1 3L +#define PINMUX_PA05D_SERCOM0_PAD1 ((PIN_PA05D_SERCOM0_PAD1 << 16) | MUX_PA05D_SERCOM0_PAD1) +#define PORT_PA05D_SERCOM0_PAD1 (1ul << 5) +#define PIN_PA09C_SERCOM0_PAD1 9L /**< \brief SERCOM0 signal: PAD1 on PA09 mux C */ +#define MUX_PA09C_SERCOM0_PAD1 2L +#define PINMUX_PA09C_SERCOM0_PAD1 ((PIN_PA09C_SERCOM0_PAD1 << 16) | MUX_PA09C_SERCOM0_PAD1) +#define PORT_PA09C_SERCOM0_PAD1 (1ul << 9) +#define PIN_PA06D_SERCOM0_PAD2 6L /**< \brief SERCOM0 signal: PAD2 on PA06 mux D */ +#define MUX_PA06D_SERCOM0_PAD2 3L +#define PINMUX_PA06D_SERCOM0_PAD2 ((PIN_PA06D_SERCOM0_PAD2 << 16) | MUX_PA06D_SERCOM0_PAD2) +#define PORT_PA06D_SERCOM0_PAD2 (1ul << 6) +#define PIN_PA10C_SERCOM0_PAD2 10L /**< \brief SERCOM0 signal: PAD2 on PA10 mux C */ +#define MUX_PA10C_SERCOM0_PAD2 2L +#define PINMUX_PA10C_SERCOM0_PAD2 ((PIN_PA10C_SERCOM0_PAD2 << 16) | MUX_PA10C_SERCOM0_PAD2) +#define PORT_PA10C_SERCOM0_PAD2 (1ul << 10) +#define PIN_PA07D_SERCOM0_PAD3 7L /**< \brief SERCOM0 signal: PAD3 on PA07 mux D */ +#define MUX_PA07D_SERCOM0_PAD3 3L +#define PINMUX_PA07D_SERCOM0_PAD3 ((PIN_PA07D_SERCOM0_PAD3 << 16) | MUX_PA07D_SERCOM0_PAD3) +#define PORT_PA07D_SERCOM0_PAD3 (1ul << 7) +#define PIN_PA11C_SERCOM0_PAD3 11L /**< \brief SERCOM0 signal: PAD3 on PA11 mux C */ +#define MUX_PA11C_SERCOM0_PAD3 2L +#define PINMUX_PA11C_SERCOM0_PAD3 ((PIN_PA11C_SERCOM0_PAD3 << 16) | MUX_PA11C_SERCOM0_PAD3) +#define PORT_PA11C_SERCOM0_PAD3 (1ul << 11) +/* ========== PORT definition for SERCOM1 peripheral ========== */ +#define PIN_PA16C_SERCOM1_PAD0 16L /**< \brief SERCOM1 signal: PAD0 on PA16 mux C */ +#define MUX_PA16C_SERCOM1_PAD0 2L +#define PINMUX_PA16C_SERCOM1_PAD0 ((PIN_PA16C_SERCOM1_PAD0 << 16) | MUX_PA16C_SERCOM1_PAD0) +#define PORT_PA16C_SERCOM1_PAD0 (1ul << 16) +#define PIN_PA00D_SERCOM1_PAD0 0L /**< \brief SERCOM1 signal: PAD0 on PA00 mux D */ +#define MUX_PA00D_SERCOM1_PAD0 3L +#define PINMUX_PA00D_SERCOM1_PAD0 ((PIN_PA00D_SERCOM1_PAD0 << 16) | MUX_PA00D_SERCOM1_PAD0) +#define PORT_PA00D_SERCOM1_PAD0 (1ul << 0) +#define PIN_PA17C_SERCOM1_PAD1 17L /**< \brief SERCOM1 signal: PAD1 on PA17 mux C */ +#define MUX_PA17C_SERCOM1_PAD1 2L +#define PINMUX_PA17C_SERCOM1_PAD1 ((PIN_PA17C_SERCOM1_PAD1 << 16) | MUX_PA17C_SERCOM1_PAD1) +#define PORT_PA17C_SERCOM1_PAD1 (1ul << 17) +#define PIN_PA01D_SERCOM1_PAD1 1L /**< \brief SERCOM1 signal: PAD1 on PA01 mux D */ +#define MUX_PA01D_SERCOM1_PAD1 3L +#define PINMUX_PA01D_SERCOM1_PAD1 ((PIN_PA01D_SERCOM1_PAD1 << 16) | MUX_PA01D_SERCOM1_PAD1) +#define PORT_PA01D_SERCOM1_PAD1 (1ul << 1) +#define PIN_PA30D_SERCOM1_PAD2 30L /**< \brief SERCOM1 signal: PAD2 on PA30 mux D */ +#define MUX_PA30D_SERCOM1_PAD2 3L +#define PINMUX_PA30D_SERCOM1_PAD2 ((PIN_PA30D_SERCOM1_PAD2 << 16) | MUX_PA30D_SERCOM1_PAD2) +#define PORT_PA30D_SERCOM1_PAD2 (1ul << 30) +#define PIN_PA18C_SERCOM1_PAD2 18L /**< \brief SERCOM1 signal: PAD2 on PA18 mux C */ +#define MUX_PA18C_SERCOM1_PAD2 2L +#define PINMUX_PA18C_SERCOM1_PAD2 ((PIN_PA18C_SERCOM1_PAD2 << 16) | MUX_PA18C_SERCOM1_PAD2) +#define PORT_PA18C_SERCOM1_PAD2 (1ul << 18) +#define PIN_PA31D_SERCOM1_PAD3 31L /**< \brief SERCOM1 signal: PAD3 on PA31 mux D */ +#define MUX_PA31D_SERCOM1_PAD3 3L +#define PINMUX_PA31D_SERCOM1_PAD3 ((PIN_PA31D_SERCOM1_PAD3 << 16) | MUX_PA31D_SERCOM1_PAD3) +#define PORT_PA31D_SERCOM1_PAD3 (1ul << 31) +#define PIN_PA19C_SERCOM1_PAD3 19L /**< \brief SERCOM1 signal: PAD3 on PA19 mux C */ +#define MUX_PA19C_SERCOM1_PAD3 2L +#define PINMUX_PA19C_SERCOM1_PAD3 ((PIN_PA19C_SERCOM1_PAD3 << 16) | MUX_PA19C_SERCOM1_PAD3) +#define PORT_PA19C_SERCOM1_PAD3 (1ul << 19) +/* ========== PORT definition for SERCOM2 peripheral ========== */ +#define PIN_PA08D_SERCOM2_PAD0 8L /**< \brief SERCOM2 signal: PAD0 on PA08 mux D */ +#define MUX_PA08D_SERCOM2_PAD0 3L +#define PINMUX_PA08D_SERCOM2_PAD0 ((PIN_PA08D_SERCOM2_PAD0 << 16) | MUX_PA08D_SERCOM2_PAD0) +#define PORT_PA08D_SERCOM2_PAD0 (1ul << 8) +#define PIN_PA09D_SERCOM2_PAD1 9L /**< \brief SERCOM2 signal: PAD1 on PA09 mux D */ +#define MUX_PA09D_SERCOM2_PAD1 3L +#define PINMUX_PA09D_SERCOM2_PAD1 ((PIN_PA09D_SERCOM2_PAD1 << 16) | MUX_PA09D_SERCOM2_PAD1) +#define PORT_PA09D_SERCOM2_PAD1 (1ul << 9) +#define PIN_PA10D_SERCOM2_PAD2 10L /**< \brief SERCOM2 signal: PAD2 on PA10 mux D */ +#define MUX_PA10D_SERCOM2_PAD2 3L +#define PINMUX_PA10D_SERCOM2_PAD2 ((PIN_PA10D_SERCOM2_PAD2 << 16) | MUX_PA10D_SERCOM2_PAD2) +#define PORT_PA10D_SERCOM2_PAD2 (1ul << 10) +#define PIN_PA14C_SERCOM2_PAD2 14L /**< \brief SERCOM2 signal: PAD2 on PA14 mux C */ +#define MUX_PA14C_SERCOM2_PAD2 2L +#define PINMUX_PA14C_SERCOM2_PAD2 ((PIN_PA14C_SERCOM2_PAD2 << 16) | MUX_PA14C_SERCOM2_PAD2) +#define PORT_PA14C_SERCOM2_PAD2 (1ul << 14) +#define PIN_PA11D_SERCOM2_PAD3 11L /**< \brief SERCOM2 signal: PAD3 on PA11 mux D */ +#define MUX_PA11D_SERCOM2_PAD3 3L +#define PINMUX_PA11D_SERCOM2_PAD3 ((PIN_PA11D_SERCOM2_PAD3 << 16) | MUX_PA11D_SERCOM2_PAD3) +#define PORT_PA11D_SERCOM2_PAD3 (1ul << 11) +#define PIN_PA15C_SERCOM2_PAD3 15L /**< \brief SERCOM2 signal: PAD3 on PA15 mux C */ +#define MUX_PA15C_SERCOM2_PAD3 2L +#define PINMUX_PA15C_SERCOM2_PAD3 ((PIN_PA15C_SERCOM2_PAD3 << 16) | MUX_PA15C_SERCOM2_PAD3) +#define PORT_PA15C_SERCOM2_PAD3 (1ul << 15) +/* ========== PORT definition for SERCOM3 peripheral ========== */ +#define PIN_PA16D_SERCOM3_PAD0 16L /**< \brief SERCOM3 signal: PAD0 on PA16 mux D */ +#define MUX_PA16D_SERCOM3_PAD0 3L +#define PINMUX_PA16D_SERCOM3_PAD0 ((PIN_PA16D_SERCOM3_PAD0 << 16) | MUX_PA16D_SERCOM3_PAD0) +#define PORT_PA16D_SERCOM3_PAD0 (1ul << 16) +#define PIN_PA22C_SERCOM3_PAD0 22L /**< \brief SERCOM3 signal: PAD0 on PA22 mux C */ +#define MUX_PA22C_SERCOM3_PAD0 2L +#define PINMUX_PA22C_SERCOM3_PAD0 ((PIN_PA22C_SERCOM3_PAD0 << 16) | MUX_PA22C_SERCOM3_PAD0) +#define PORT_PA22C_SERCOM3_PAD0 (1ul << 22) +#define PIN_PA17D_SERCOM3_PAD1 17L /**< \brief SERCOM3 signal: PAD1 on PA17 mux D */ +#define MUX_PA17D_SERCOM3_PAD1 3L +#define PINMUX_PA17D_SERCOM3_PAD1 ((PIN_PA17D_SERCOM3_PAD1 << 16) | MUX_PA17D_SERCOM3_PAD1) +#define PORT_PA17D_SERCOM3_PAD1 (1ul << 17) +#define PIN_PA23C_SERCOM3_PAD1 23L /**< \brief SERCOM3 signal: PAD1 on PA23 mux C */ +#define MUX_PA23C_SERCOM3_PAD1 2L +#define PINMUX_PA23C_SERCOM3_PAD1 ((PIN_PA23C_SERCOM3_PAD1 << 16) | MUX_PA23C_SERCOM3_PAD1) +#define PORT_PA23C_SERCOM3_PAD1 (1ul << 23) +#define PIN_PA18D_SERCOM3_PAD2 18L /**< \brief SERCOM3 signal: PAD2 on PA18 mux D */ +#define MUX_PA18D_SERCOM3_PAD2 3L +#define PINMUX_PA18D_SERCOM3_PAD2 ((PIN_PA18D_SERCOM3_PAD2 << 16) | MUX_PA18D_SERCOM3_PAD2) +#define PORT_PA18D_SERCOM3_PAD2 (1ul << 18) +#define PIN_PA24C_SERCOM3_PAD2 24L /**< \brief SERCOM3 signal: PAD2 on PA24 mux C */ +#define MUX_PA24C_SERCOM3_PAD2 2L +#define PINMUX_PA24C_SERCOM3_PAD2 ((PIN_PA24C_SERCOM3_PAD2 << 16) | MUX_PA24C_SERCOM3_PAD2) +#define PORT_PA24C_SERCOM3_PAD2 (1ul << 24) +#define PIN_PA19D_SERCOM3_PAD3 19L /**< \brief SERCOM3 signal: PAD3 on PA19 mux D */ +#define MUX_PA19D_SERCOM3_PAD3 3L +#define PINMUX_PA19D_SERCOM3_PAD3 ((PIN_PA19D_SERCOM3_PAD3 << 16) | MUX_PA19D_SERCOM3_PAD3) +#define PORT_PA19D_SERCOM3_PAD3 (1ul << 19) +#define PIN_PA25C_SERCOM3_PAD3 25L /**< \brief SERCOM3 signal: PAD3 on PA25 mux C */ +#define MUX_PA25C_SERCOM3_PAD3 2L +#define PINMUX_PA25C_SERCOM3_PAD3 ((PIN_PA25C_SERCOM3_PAD3 << 16) | MUX_PA25C_SERCOM3_PAD3) +#define PORT_PA25C_SERCOM3_PAD3 (1ul << 25) +/* ========== PORT definition for TCC0 peripheral ========== */ +#define PIN_PA04E_TCC0_WO0 4L /**< \brief TCC0 signal: WO0 on PA04 mux E */ +#define MUX_PA04E_TCC0_WO0 4L +#define PINMUX_PA04E_TCC0_WO0 ((PIN_PA04E_TCC0_WO0 << 16) | MUX_PA04E_TCC0_WO0) +#define PORT_PA04E_TCC0_WO0 (1ul << 4) +#define PIN_PA08E_TCC0_WO0 8L /**< \brief TCC0 signal: WO0 on PA08 mux E */ +#define MUX_PA08E_TCC0_WO0 4L +#define PINMUX_PA08E_TCC0_WO0 ((PIN_PA08E_TCC0_WO0 << 16) | MUX_PA08E_TCC0_WO0) +#define PORT_PA08E_TCC0_WO0 (1ul << 8) +#define PIN_PA05E_TCC0_WO1 5L /**< \brief TCC0 signal: WO1 on PA05 mux E */ +#define MUX_PA05E_TCC0_WO1 4L +#define PINMUX_PA05E_TCC0_WO1 ((PIN_PA05E_TCC0_WO1 << 16) | MUX_PA05E_TCC0_WO1) +#define PORT_PA05E_TCC0_WO1 (1ul << 5) +#define PIN_PA09E_TCC0_WO1 9L /**< \brief TCC0 signal: WO1 on PA09 mux E */ +#define MUX_PA09E_TCC0_WO1 4L +#define PINMUX_PA09E_TCC0_WO1 ((PIN_PA09E_TCC0_WO1 << 16) | MUX_PA09E_TCC0_WO1) +#define PORT_PA09E_TCC0_WO1 (1ul << 9) +#define PIN_PA10F_TCC0_WO2 10L /**< \brief TCC0 signal: WO2 on PA10 mux F */ +#define MUX_PA10F_TCC0_WO2 5L +#define PINMUX_PA10F_TCC0_WO2 ((PIN_PA10F_TCC0_WO2 << 16) | MUX_PA10F_TCC0_WO2) +#define PORT_PA10F_TCC0_WO2 (1ul << 10) +#define PIN_PA18F_TCC0_WO2 18L /**< \brief TCC0 signal: WO2 on PA18 mux F */ +#define MUX_PA18F_TCC0_WO2 5L +#define PINMUX_PA18F_TCC0_WO2 ((PIN_PA18F_TCC0_WO2 << 16) | MUX_PA18F_TCC0_WO2) +#define PORT_PA18F_TCC0_WO2 (1ul << 18) +#define PIN_PA11F_TCC0_WO3 11L /**< \brief TCC0 signal: WO3 on PA11 mux F */ +#define MUX_PA11F_TCC0_WO3 5L +#define PINMUX_PA11F_TCC0_WO3 ((PIN_PA11F_TCC0_WO3 << 16) | MUX_PA11F_TCC0_WO3) +#define PORT_PA11F_TCC0_WO3 (1ul << 11) +#define PIN_PA19F_TCC0_WO3 19L /**< \brief TCC0 signal: WO3 on PA19 mux F */ +#define MUX_PA19F_TCC0_WO3 5L +#define PINMUX_PA19F_TCC0_WO3 ((PIN_PA19F_TCC0_WO3 << 16) | MUX_PA19F_TCC0_WO3) +#define PORT_PA19F_TCC0_WO3 (1ul << 19) +#define PIN_PA14F_TCC0_WO4 14L /**< \brief TCC0 signal: WO4 on PA14 mux F */ +#define MUX_PA14F_TCC0_WO4 5L +#define PINMUX_PA14F_TCC0_WO4 ((PIN_PA14F_TCC0_WO4 << 16) | MUX_PA14F_TCC0_WO4) +#define PORT_PA14F_TCC0_WO4 (1ul << 14) +#define PIN_PA22F_TCC0_WO4 22L /**< \brief TCC0 signal: WO4 on PA22 mux F */ +#define MUX_PA22F_TCC0_WO4 5L +#define PINMUX_PA22F_TCC0_WO4 ((PIN_PA22F_TCC0_WO4 << 16) | MUX_PA22F_TCC0_WO4) +#define PORT_PA22F_TCC0_WO4 (1ul << 22) +#define PIN_PA15F_TCC0_WO5 15L /**< \brief TCC0 signal: WO5 on PA15 mux F */ +#define MUX_PA15F_TCC0_WO5 5L +#define PINMUX_PA15F_TCC0_WO5 ((PIN_PA15F_TCC0_WO5 << 16) | MUX_PA15F_TCC0_WO5) +#define PORT_PA15F_TCC0_WO5 (1ul << 15) +#define PIN_PA23F_TCC0_WO5 23L /**< \brief TCC0 signal: WO5 on PA23 mux F */ +#define MUX_PA23F_TCC0_WO5 5L +#define PINMUX_PA23F_TCC0_WO5 ((PIN_PA23F_TCC0_WO5 << 16) | MUX_PA23F_TCC0_WO5) +#define PORT_PA23F_TCC0_WO5 (1ul << 23) +#define PIN_PA16F_TCC0_WO6 16L /**< \brief TCC0 signal: WO6 on PA16 mux F */ +#define MUX_PA16F_TCC0_WO6 5L +#define PINMUX_PA16F_TCC0_WO6 ((PIN_PA16F_TCC0_WO6 << 16) | MUX_PA16F_TCC0_WO6) +#define PORT_PA16F_TCC0_WO6 (1ul << 16) +#define PIN_PA17F_TCC0_WO7 17L /**< \brief TCC0 signal: WO7 on PA17 mux F */ +#define MUX_PA17F_TCC0_WO7 5L +#define PINMUX_PA17F_TCC0_WO7 ((PIN_PA17F_TCC0_WO7 << 16) | MUX_PA17F_TCC0_WO7) +#define PORT_PA17F_TCC0_WO7 (1ul << 17) +/* ========== PORT definition for TCC1 peripheral ========== */ +#define PIN_PA06E_TCC1_WO0 6L /**< \brief TCC1 signal: WO0 on PA06 mux E */ +#define MUX_PA06E_TCC1_WO0 4L +#define PINMUX_PA06E_TCC1_WO0 ((PIN_PA06E_TCC1_WO0 << 16) | MUX_PA06E_TCC1_WO0) +#define PORT_PA06E_TCC1_WO0 (1ul << 6) +#define PIN_PA10E_TCC1_WO0 10L /**< \brief TCC1 signal: WO0 on PA10 mux E */ +#define MUX_PA10E_TCC1_WO0 4L +#define PINMUX_PA10E_TCC1_WO0 ((PIN_PA10E_TCC1_WO0 << 16) | MUX_PA10E_TCC1_WO0) +#define PORT_PA10E_TCC1_WO0 (1ul << 10) +#define PIN_PA30E_TCC1_WO0 30L /**< \brief TCC1 signal: WO0 on PA30 mux E */ +#define MUX_PA30E_TCC1_WO0 4L +#define PINMUX_PA30E_TCC1_WO0 ((PIN_PA30E_TCC1_WO0 << 16) | MUX_PA30E_TCC1_WO0) +#define PORT_PA30E_TCC1_WO0 (1ul << 30) +#define PIN_PA07E_TCC1_WO1 7L /**< \brief TCC1 signal: WO1 on PA07 mux E */ +#define MUX_PA07E_TCC1_WO1 4L +#define PINMUX_PA07E_TCC1_WO1 ((PIN_PA07E_TCC1_WO1 << 16) | MUX_PA07E_TCC1_WO1) +#define PORT_PA07E_TCC1_WO1 (1ul << 7) +#define PIN_PA11E_TCC1_WO1 11L /**< \brief TCC1 signal: WO1 on PA11 mux E */ +#define MUX_PA11E_TCC1_WO1 4L +#define PINMUX_PA11E_TCC1_WO1 ((PIN_PA11E_TCC1_WO1 << 16) | MUX_PA11E_TCC1_WO1) +#define PORT_PA11E_TCC1_WO1 (1ul << 11) +#define PIN_PA31E_TCC1_WO1 31L /**< \brief TCC1 signal: WO1 on PA31 mux E */ +#define MUX_PA31E_TCC1_WO1 4L +#define PINMUX_PA31E_TCC1_WO1 ((PIN_PA31E_TCC1_WO1 << 16) | MUX_PA31E_TCC1_WO1) +#define PORT_PA31E_TCC1_WO1 (1ul << 31) +#define PIN_PA08F_TCC1_WO2 8L /**< \brief TCC1 signal: WO2 on PA08 mux F */ +#define MUX_PA08F_TCC1_WO2 5L +#define PINMUX_PA08F_TCC1_WO2 ((PIN_PA08F_TCC1_WO2 << 16) | MUX_PA08F_TCC1_WO2) +#define PORT_PA08F_TCC1_WO2 (1ul << 8) +#define PIN_PA24F_TCC1_WO2 24L /**< \brief TCC1 signal: WO2 on PA24 mux F */ +#define MUX_PA24F_TCC1_WO2 5L +#define PINMUX_PA24F_TCC1_WO2 ((PIN_PA24F_TCC1_WO2 << 16) | MUX_PA24F_TCC1_WO2) +#define PORT_PA24F_TCC1_WO2 (1ul << 24) +#define PIN_PA09F_TCC1_WO3 9L /**< \brief TCC1 signal: WO3 on PA09 mux F */ +#define MUX_PA09F_TCC1_WO3 5L +#define PINMUX_PA09F_TCC1_WO3 ((PIN_PA09F_TCC1_WO3 << 16) | MUX_PA09F_TCC1_WO3) +#define PORT_PA09F_TCC1_WO3 (1ul << 9) +#define PIN_PA25F_TCC1_WO3 25L /**< \brief TCC1 signal: WO3 on PA25 mux F */ +#define MUX_PA25F_TCC1_WO3 5L +#define PINMUX_PA25F_TCC1_WO3 ((PIN_PA25F_TCC1_WO3 << 16) | MUX_PA25F_TCC1_WO3) +#define PORT_PA25F_TCC1_WO3 (1ul << 25) +/* ========== PORT definition for TCC2 peripheral ========== */ +#define PIN_PA16E_TCC2_WO0 16L /**< \brief TCC2 signal: WO0 on PA16 mux E */ +#define MUX_PA16E_TCC2_WO0 4L +#define PINMUX_PA16E_TCC2_WO0 ((PIN_PA16E_TCC2_WO0 << 16) | MUX_PA16E_TCC2_WO0) +#define PORT_PA16E_TCC2_WO0 (1ul << 16) +#define PIN_PA00E_TCC2_WO0 0L /**< \brief TCC2 signal: WO0 on PA00 mux E */ +#define MUX_PA00E_TCC2_WO0 4L +#define PINMUX_PA00E_TCC2_WO0 ((PIN_PA00E_TCC2_WO0 << 16) | MUX_PA00E_TCC2_WO0) +#define PORT_PA00E_TCC2_WO0 (1ul << 0) +#define PIN_PA17E_TCC2_WO1 17L /**< \brief TCC2 signal: WO1 on PA17 mux E */ +#define MUX_PA17E_TCC2_WO1 4L +#define PINMUX_PA17E_TCC2_WO1 ((PIN_PA17E_TCC2_WO1 << 16) | MUX_PA17E_TCC2_WO1) +#define PORT_PA17E_TCC2_WO1 (1ul << 17) +#define PIN_PA01E_TCC2_WO1 1L /**< \brief TCC2 signal: WO1 on PA01 mux E */ +#define MUX_PA01E_TCC2_WO1 4L +#define PINMUX_PA01E_TCC2_WO1 ((PIN_PA01E_TCC2_WO1 << 16) | MUX_PA01E_TCC2_WO1) +#define PORT_PA01E_TCC2_WO1 (1ul << 1) +/* ========== PORT definition for TC3 peripheral ========== */ +#define PIN_PA18E_TC3_WO0 18L /**< \brief TC3 signal: WO0 on PA18 mux E */ +#define MUX_PA18E_TC3_WO0 4L +#define PINMUX_PA18E_TC3_WO0 ((PIN_PA18E_TC3_WO0 << 16) | MUX_PA18E_TC3_WO0) +#define PORT_PA18E_TC3_WO0 (1ul << 18) +#define PIN_PA14E_TC3_WO0 14L /**< \brief TC3 signal: WO0 on PA14 mux E */ +#define MUX_PA14E_TC3_WO0 4L +#define PINMUX_PA14E_TC3_WO0 ((PIN_PA14E_TC3_WO0 << 16) | MUX_PA14E_TC3_WO0) +#define PORT_PA14E_TC3_WO0 (1ul << 14) +#define PIN_PA19E_TC3_WO1 19L /**< \brief TC3 signal: WO1 on PA19 mux E */ +#define MUX_PA19E_TC3_WO1 4L +#define PINMUX_PA19E_TC3_WO1 ((PIN_PA19E_TC3_WO1 << 16) | MUX_PA19E_TC3_WO1) +#define PORT_PA19E_TC3_WO1 (1ul << 19) +#define PIN_PA15E_TC3_WO1 15L /**< \brief TC3 signal: WO1 on PA15 mux E */ +#define MUX_PA15E_TC3_WO1 4L +#define PINMUX_PA15E_TC3_WO1 ((PIN_PA15E_TC3_WO1 << 16) | MUX_PA15E_TC3_WO1) +#define PORT_PA15E_TC3_WO1 (1ul << 15) +/* ========== PORT definition for TC4 peripheral ========== */ +#define PIN_PA22E_TC4_WO0 22L /**< \brief TC4 signal: WO0 on PA22 mux E */ +#define MUX_PA22E_TC4_WO0 4L +#define PINMUX_PA22E_TC4_WO0 ((PIN_PA22E_TC4_WO0 << 16) | MUX_PA22E_TC4_WO0) +#define PORT_PA22E_TC4_WO0 (1ul << 22) +#define PIN_PA23E_TC4_WO1 23L /**< \brief TC4 signal: WO1 on PA23 mux E */ +#define MUX_PA23E_TC4_WO1 4L +#define PINMUX_PA23E_TC4_WO1 ((PIN_PA23E_TC4_WO1 << 16) | MUX_PA23E_TC4_WO1) +#define PORT_PA23E_TC4_WO1 (1ul << 23) +/* ========== PORT definition for TC5 peripheral ========== */ +#define PIN_PA24E_TC5_WO0 24L /**< \brief TC5 signal: WO0 on PA24 mux E */ +#define MUX_PA24E_TC5_WO0 4L +#define PINMUX_PA24E_TC5_WO0 ((PIN_PA24E_TC5_WO0 << 16) | MUX_PA24E_TC5_WO0) +#define PORT_PA24E_TC5_WO0 (1ul << 24) +#define PIN_PA25E_TC5_WO1 25L /**< \brief TC5 signal: WO1 on PA25 mux E */ +#define MUX_PA25E_TC5_WO1 4L +#define PINMUX_PA25E_TC5_WO1 ((PIN_PA25E_TC5_WO1 << 16) | MUX_PA25E_TC5_WO1) +#define PORT_PA25E_TC5_WO1 (1ul << 25) +/* ========== PORT definition for ADC peripheral ========== */ +#define PIN_PA02B_ADC_AIN0 2L /**< \brief ADC signal: AIN0 on PA02 mux B */ +#define MUX_PA02B_ADC_AIN0 1L +#define PINMUX_PA02B_ADC_AIN0 ((PIN_PA02B_ADC_AIN0 << 16) | MUX_PA02B_ADC_AIN0) +#define PORT_PA02B_ADC_AIN0 (1ul << 2) +#define PIN_PA03B_ADC_AIN1 3L /**< \brief ADC signal: AIN1 on PA03 mux B */ +#define MUX_PA03B_ADC_AIN1 1L +#define PINMUX_PA03B_ADC_AIN1 ((PIN_PA03B_ADC_AIN1 << 16) | MUX_PA03B_ADC_AIN1) +#define PORT_PA03B_ADC_AIN1 (1ul << 3) +#define PIN_PA04B_ADC_AIN4 4L /**< \brief ADC signal: AIN4 on PA04 mux B */ +#define MUX_PA04B_ADC_AIN4 1L +#define PINMUX_PA04B_ADC_AIN4 ((PIN_PA04B_ADC_AIN4 << 16) | MUX_PA04B_ADC_AIN4) +#define PORT_PA04B_ADC_AIN4 (1ul << 4) +#define PIN_PA05B_ADC_AIN5 5L /**< \brief ADC signal: AIN5 on PA05 mux B */ +#define MUX_PA05B_ADC_AIN5 1L +#define PINMUX_PA05B_ADC_AIN5 ((PIN_PA05B_ADC_AIN5 << 16) | MUX_PA05B_ADC_AIN5) +#define PORT_PA05B_ADC_AIN5 (1ul << 5) +#define PIN_PA06B_ADC_AIN6 6L /**< \brief ADC signal: AIN6 on PA06 mux B */ +#define MUX_PA06B_ADC_AIN6 1L +#define PINMUX_PA06B_ADC_AIN6 ((PIN_PA06B_ADC_AIN6 << 16) | MUX_PA06B_ADC_AIN6) +#define PORT_PA06B_ADC_AIN6 (1ul << 6) +#define PIN_PA07B_ADC_AIN7 7L /**< \brief ADC signal: AIN7 on PA07 mux B */ +#define MUX_PA07B_ADC_AIN7 1L +#define PINMUX_PA07B_ADC_AIN7 ((PIN_PA07B_ADC_AIN7 << 16) | MUX_PA07B_ADC_AIN7) +#define PORT_PA07B_ADC_AIN7 (1ul << 7) +#define PIN_PA08B_ADC_AIN16 8L /**< \brief ADC signal: AIN16 on PA08 mux B */ +#define MUX_PA08B_ADC_AIN16 1L +#define PINMUX_PA08B_ADC_AIN16 ((PIN_PA08B_ADC_AIN16 << 16) | MUX_PA08B_ADC_AIN16) +#define PORT_PA08B_ADC_AIN16 (1ul << 8) +#define PIN_PA09B_ADC_AIN17 9L /**< \brief ADC signal: AIN17 on PA09 mux B */ +#define MUX_PA09B_ADC_AIN17 1L +#define PINMUX_PA09B_ADC_AIN17 ((PIN_PA09B_ADC_AIN17 << 16) | MUX_PA09B_ADC_AIN17) +#define PORT_PA09B_ADC_AIN17 (1ul << 9) +#define PIN_PA10B_ADC_AIN18 10L /**< \brief ADC signal: AIN18 on PA10 mux B */ +#define MUX_PA10B_ADC_AIN18 1L +#define PINMUX_PA10B_ADC_AIN18 ((PIN_PA10B_ADC_AIN18 << 16) | MUX_PA10B_ADC_AIN18) +#define PORT_PA10B_ADC_AIN18 (1ul << 10) +#define PIN_PA11B_ADC_AIN19 11L /**< \brief ADC signal: AIN19 on PA11 mux B */ +#define MUX_PA11B_ADC_AIN19 1L +#define PINMUX_PA11B_ADC_AIN19 ((PIN_PA11B_ADC_AIN19 << 16) | MUX_PA11B_ADC_AIN19) +#define PORT_PA11B_ADC_AIN19 (1ul << 11) +#define PIN_PA04B_ADC_VREFP 4L /**< \brief ADC signal: VREFP on PA04 mux B */ +#define MUX_PA04B_ADC_VREFP 1L +#define PINMUX_PA04B_ADC_VREFP ((PIN_PA04B_ADC_VREFP << 16) | MUX_PA04B_ADC_VREFP) +#define PORT_PA04B_ADC_VREFP (1ul << 4) +/* ========== PORT definition for AC peripheral ========== */ +#define PIN_PA04B_AC_AIN0 4L /**< \brief AC signal: AIN0 on PA04 mux B */ +#define MUX_PA04B_AC_AIN0 1L +#define PINMUX_PA04B_AC_AIN0 ((PIN_PA04B_AC_AIN0 << 16) | MUX_PA04B_AC_AIN0) +#define PORT_PA04B_AC_AIN0 (1ul << 4) +#define PIN_PA05B_AC_AIN1 5L /**< \brief AC signal: AIN1 on PA05 mux B */ +#define MUX_PA05B_AC_AIN1 1L +#define PINMUX_PA05B_AC_AIN1 ((PIN_PA05B_AC_AIN1 << 16) | MUX_PA05B_AC_AIN1) +#define PORT_PA05B_AC_AIN1 (1ul << 5) +#define PIN_PA06B_AC_AIN2 6L /**< \brief AC signal: AIN2 on PA06 mux B */ +#define MUX_PA06B_AC_AIN2 1L +#define PINMUX_PA06B_AC_AIN2 ((PIN_PA06B_AC_AIN2 << 16) | MUX_PA06B_AC_AIN2) +#define PORT_PA06B_AC_AIN2 (1ul << 6) +#define PIN_PA07B_AC_AIN3 7L /**< \brief AC signal: AIN3 on PA07 mux B */ +#define MUX_PA07B_AC_AIN3 1L +#define PINMUX_PA07B_AC_AIN3 ((PIN_PA07B_AC_AIN3 << 16) | MUX_PA07B_AC_AIN3) +#define PORT_PA07B_AC_AIN3 (1ul << 7) +#define PIN_PA18H_AC_CMP0 18L /**< \brief AC signal: CMP0 on PA18 mux H */ +#define MUX_PA18H_AC_CMP0 7L +#define PINMUX_PA18H_AC_CMP0 ((PIN_PA18H_AC_CMP0 << 16) | MUX_PA18H_AC_CMP0) +#define PORT_PA18H_AC_CMP0 (1ul << 18) +#define PIN_PA19H_AC_CMP1 19L /**< \brief AC signal: CMP1 on PA19 mux H */ +#define MUX_PA19H_AC_CMP1 7L +#define PINMUX_PA19H_AC_CMP1 ((PIN_PA19H_AC_CMP1 << 16) | MUX_PA19H_AC_CMP1) +#define PORT_PA19H_AC_CMP1 (1ul << 19) +/* ========== PORT definition for DAC peripheral ========== */ +#define PIN_PA02B_DAC_VOUT 2L /**< \brief DAC signal: VOUT on PA02 mux B */ +#define MUX_PA02B_DAC_VOUT 1L +#define PINMUX_PA02B_DAC_VOUT ((PIN_PA02B_DAC_VOUT << 16) | MUX_PA02B_DAC_VOUT) +#define PORT_PA02B_DAC_VOUT (1ul << 2) +#define PIN_PA03B_DAC_VREFP 3L /**< \brief DAC signal: VREFP on PA03 mux B */ +#define MUX_PA03B_DAC_VREFP 1L +#define PINMUX_PA03B_DAC_VREFP ((PIN_PA03B_DAC_VREFP << 16) | MUX_PA03B_DAC_VREFP) +#define PORT_PA03B_DAC_VREFP (1ul << 3) +/* ========== PORT definition for I2S peripheral ========== */ +#define PIN_PA11G_I2S_FS0 11L /**< \brief I2S signal: FS0 on PA11 mux G */ +#define MUX_PA11G_I2S_FS0 6L +#define PINMUX_PA11G_I2S_FS0 ((PIN_PA11G_I2S_FS0 << 16) | MUX_PA11G_I2S_FS0) +#define PORT_PA11G_I2S_FS0 (1ul << 11) +#define PIN_PA09G_I2S_MCK0 9L /**< \brief I2S signal: MCK0 on PA09 mux G */ +#define MUX_PA09G_I2S_MCK0 6L +#define PINMUX_PA09G_I2S_MCK0 ((PIN_PA09G_I2S_MCK0 << 16) | MUX_PA09G_I2S_MCK0) +#define PORT_PA09G_I2S_MCK0 (1ul << 9) +#define PIN_PA10G_I2S_SCK0 10L /**< \brief I2S signal: SCK0 on PA10 mux G */ +#define MUX_PA10G_I2S_SCK0 6L +#define PINMUX_PA10G_I2S_SCK0 ((PIN_PA10G_I2S_SCK0 << 16) | MUX_PA10G_I2S_SCK0) +#define PORT_PA10G_I2S_SCK0 (1ul << 10) +#define PIN_PA07G_I2S_SD0 7L /**< \brief I2S signal: SD0 on PA07 mux G */ +#define MUX_PA07G_I2S_SD0 6L +#define PINMUX_PA07G_I2S_SD0 ((PIN_PA07G_I2S_SD0 << 16) | MUX_PA07G_I2S_SD0) +#define PORT_PA07G_I2S_SD0 (1ul << 7) +#define PIN_PA19G_I2S_SD0 19L /**< \brief I2S signal: SD0 on PA19 mux G */ +#define MUX_PA19G_I2S_SD0 6L +#define PINMUX_PA19G_I2S_SD0 ((PIN_PA19G_I2S_SD0 << 16) | MUX_PA19G_I2S_SD0) +#define PORT_PA19G_I2S_SD0 (1ul << 19) +#define PIN_PA08G_I2S_SD1 8L /**< \brief I2S signal: SD1 on PA08 mux G */ +#define MUX_PA08G_I2S_SD1 6L +#define PINMUX_PA08G_I2S_SD1 ((PIN_PA08G_I2S_SD1 << 16) | MUX_PA08G_I2S_SD1) +#define PORT_PA08G_I2S_SD1 (1ul << 8) +/* ========== PORT definition for TCC3 peripheral ========== */ +#define PIN_PA02F_TCC3_WO0 2L /**< \brief TCC3 signal: WO0 on PA02 mux F */ +#define MUX_PA02F_TCC3_WO0 5L +#define PINMUX_PA02F_TCC3_WO0 ((PIN_PA02F_TCC3_WO0 << 16) | MUX_PA02F_TCC3_WO0) +#define PORT_PA02F_TCC3_WO0 (1ul << 2) +#define PIN_PA03F_TCC3_WO1 3L /**< \brief TCC3 signal: WO1 on PA03 mux F */ +#define MUX_PA03F_TCC3_WO1 5L +#define PINMUX_PA03F_TCC3_WO1 ((PIN_PA03F_TCC3_WO1 << 16) | MUX_PA03F_TCC3_WO1) +#define PORT_PA03F_TCC3_WO1 (1ul<< 3) +#define PIN_PA04F_TCC3_WO2 4L /**< \brief TCC3 signal: WO2 on PA04 mux F */ +#define MUX_PA04F_TCC3_WO2 5L +#define PINMUX_PA04F_TCC3_WO2 ((PIN_PA04F_TCC3_WO2 << 16) | MUX_PA04F_TCC3_WO2) +#define PORT_PA04F_TCC3_WO2 (1ul<< 4) +#define PIN_PA05F_TCC3_WO3 5L /**< \brief TCC3 signal: WO3 on PA05 mux F */ +#define MUX_PA05F_TCC3_WO3 5L +#define PINMUX_PA05F_TCC3_WO3 ((PIN_PA05F_TCC3_WO3 << 16) | MUX_PA05F_TCC3_WO3) +#define PORT_PA05F_TCC3_WO3 (1ul << 5) +#define PIN_PA06F_TCC3_WO4 6L /**< \brief TCC3 signal: WO4 on PA06 mux F */ +#define MUX_PA06F_TCC3_WO4 5L +#define PINMUX_PA06F_TCC3_WO4 ((PIN_PA06F_TCC3_WO4 << 16) | MUX_PA06F_TCC3_WO4) +#define PORT_PA06F_TCC3_WO4 (1ul << 6) +#define PIN_PA30F_TCC3_WO4 30L /**< \brief TCC3 signal: WO4 on PA30 mux F */ +#define MUX_PA30F_TCC3_WO4 5L +#define PINMUX_PA30F_TCC3_WO4 ((PIN_PA30F_TCC3_WO4 << 16) | MUX_PA30F_TCC3_WO4) +#define PORT_PA30F_TCC3_WO4 (1ul << 30) +#define PIN_PA07F_TCC3_WO5 7L /**< \brief TCC3 signal: WO5 on PA07 mux F */ +#define MUX_PA07F_TCC3_WO5 5L +#define PINMUX_PA07F_TCC3_WO5 ((PIN_PA07F_TCC3_WO5 << 16) | MUX_PA07F_TCC3_WO5) +#define PORT_PA07F_TCC3_WO5 (1ul << 7) +#define PIN_PA31F_TCC3_WO5 31L /**< \brief TCC3 signal: WO5 on PA31 mux F */ +#define MUX_PA31F_TCC3_WO5 5L +#define PINMUX_PA31F_TCC3_WO5 ((PIN_PA31F_TCC3_WO5 << 16) | MUX_PA31F_TCC3_WO5) +#define PORT_PA31F_TCC3_WO5 (1ul << 31) +#define PIN_PA27F_TCC3_WO6 27L /**< \brief TCC3 signal: WO6 on PA27 mux F */ +#define MUX_PA27F_TCC3_WO6 5L +#define PINMUX_PA27F_TCC3_WO6 ((PIN_PA27F_TCC3_WO6 << 16) | MUX_PA27F_TCC3_WO6) +#define PORT_PA27F_TCC3_WO6 (1ul << 27) +#define PIN_PA28F_TCC3_WO7 28L /**< \brief TCC3 signal: WO7 on PA28 mux F */ +#define MUX_PA28F_TCC3_WO7 5L +#define PINMUX_PA28F_TCC3_WO7 ((PIN_PA28F_TCC3_WO7 << 16) | MUX_PA28F_TCC3_WO7) +#define PORT_PA28F_TCC3_WO7 (1ul << 28) + +#endif /* _SAMD21E17DU_PIO_ */ diff --git a/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/utils/cmsis/samd21/include/pio/samd21e17l.h b/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/utils/cmsis/samd21/include/pio/samd21e17l.h new file mode 100644 index 0000000..c8185d9 --- /dev/null +++ b/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/utils/cmsis/samd21/include/pio/samd21e17l.h @@ -0,0 +1,676 @@ +/** + * \file + * + * \brief Peripheral I/O description for SAMD21E17L + * + * Copyright (c) 2018 Microchip Technology Inc. and its subsidiaries. + * + * \asf_license_start + * + * \page License + * + * Subject to your compliance with these terms, you may use Microchip + * software and any derivatives exclusively with Microchip products. + * It is your responsibility to comply with third party license terms applicable + * to your use of third party software (including open source software) that + * may accompany Microchip software. + * + * THIS SOFTWARE IS SUPPLIED BY MICROCHIP "AS IS". NO WARRANTIES, + * WHETHER EXPRESS, IMPLIED OR STATUTORY, APPLY TO THIS SOFTWARE, + * INCLUDING ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, + * AND FITNESS FOR A PARTICULAR PURPOSE. IN NO EVENT WILL MICROCHIP BE + * LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL OR CONSEQUENTIAL + * LOSS, DAMAGE, COST OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE + * SOFTWARE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE + * POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT + * ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY + * RELATED TO THIS SOFTWARE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, + * THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THIS SOFTWARE. + * + * \asf_license_stop + * + */ + +#ifndef _SAMD21E17L_PIO_ +#define _SAMD21E17L_PIO_ + +#define PIN_PA02 2 /**< \brief Pin Number for PA02 */ +#define PORT_PA02 (1ul << 2) /**< \brief PORT Mask for PA02 */ +#define PIN_PA03 3 /**< \brief Pin Number for PA03 */ +#define PORT_PA03 (1ul << 3) /**< \brief PORT Mask for PA03 */ +#define PIN_PA04 4 /**< \brief Pin Number for PA04 */ +#define PORT_PA04 (1ul << 4) /**< \brief PORT Mask for PA04 */ +#define PIN_PA05 5 /**< \brief Pin Number for PA05 */ +#define PORT_PA05 (1ul << 5) /**< \brief PORT Mask for PA05 */ +#define PIN_PA06 6 /**< \brief Pin Number for PA06 */ +#define PORT_PA06 (1ul << 6) /**< \brief PORT Mask for PA06 */ +#define PIN_PA07 7 /**< \brief Pin Number for PA07 */ +#define PORT_PA07 (1ul << 7) /**< \brief PORT Mask for PA07 */ +#define PIN_PA08 8 /**< \brief Pin Number for PA08 */ +#define PORT_PA08 (1ul << 8) /**< \brief PORT Mask for PA08 */ +#define PIN_PA09 9 /**< \brief Pin Number for PA09 */ +#define PORT_PA09 (1ul << 9) /**< \brief PORT Mask for PA09 */ +#define PIN_PA10 10 /**< \brief Pin Number for PA10 */ +#define PORT_PA10 (1ul << 10) /**< \brief PORT Mask for PA10 */ +#define PIN_PA11 11 /**< \brief Pin Number for PA11 */ +#define PORT_PA11 (1ul << 11) /**< \brief PORT Mask for PA11 */ +#define PIN_PA14 14 /**< \brief Pin Number for PA14 */ +#define PORT_PA14 (1ul << 14) /**< \brief PORT Mask for PA14 */ +#define PIN_PA15 15 /**< \brief Pin Number for PA15 */ +#define PORT_PA15 (1ul << 15) /**< \brief PORT Mask for PA15 */ +#define PIN_PA16 16 /**< \brief Pin Number for PA16 */ +#define PORT_PA16 (1ul << 16) /**< \brief PORT Mask for PA16 */ +#define PIN_PA17 17 /**< \brief Pin Number for PA17 */ +#define PORT_PA17 (1ul << 17) /**< \brief PORT Mask for PA17 */ +#define PIN_PA18 18 /**< \brief Pin Number for PA18 */ +#define PORT_PA18 (1ul << 18) /**< \brief PORT Mask for PA18 */ +#define PIN_PA19 19 /**< \brief Pin Number for PA19 */ +#define PORT_PA19 (1ul << 19) /**< \brief PORT Mask for PA19 */ +#define PIN_PA22 22 /**< \brief Pin Number for PA22 */ +#define PORT_PA22 (1ul << 22) /**< \brief PORT Mask for PA22 */ +#define PIN_PA23 23 /**< \brief Pin Number for PA23 */ +#define PORT_PA23 (1ul << 23) /**< \brief PORT Mask for PA23 */ +#define PIN_PA24 24 /**< \brief Pin Number for PA24 */ +#define PORT_PA24 (1ul << 24) /**< \brief PORT Mask for PA24 */ +#define PIN_PA25 25 /**< \brief Pin Number for PA25 */ +#define PORT_PA25 (1ul << 25) /**< \brief PORT Mask for PA25 */ +#define PIN_PA30 30 /**< \brief Pin Number for PA30 */ +#define PORT_PA30 (1ul << 30) /**< \brief PORT Mask for PA30 */ +#define PIN_PA31 31 /**< \brief Pin Number for PA31 */ +#define PORT_PA31 (1ul << 31) /**< \brief PORT Mask for PA31 */ +#define PIN_PB02 34 /**< \brief Pin Number for PB02 */ +#define PORT_PB02 (1ul << 2) /**< \brief PORT Mask for PB02 */ +#define PIN_PB03 35 /**< \brief Pin Number for PB03 */ +#define PORT_PB03 (1ul << 3) /**< \brief PORT Mask for PB03 */ +#define PIN_PB04 36 /**< \brief Pin Number for PB04 */ +#define PORT_PB04 (1ul << 4) /**< \brief PORT Mask for PB04 */ +#define PIN_PB05 37 /**< \brief Pin Number for PB05 */ +#define PORT_PB05 (1ul << 5) /**< \brief PORT Mask for PB05 */ +/* ========== PORT definition for GCLK peripheral ========== */ +#define PIN_PA14H_GCLK_IO0 14L /**< \brief GCLK signal: IO0 on PA14 mux H */ +#define MUX_PA14H_GCLK_IO0 7L +#define PINMUX_PA14H_GCLK_IO0 ((PIN_PA14H_GCLK_IO0 << 16) | MUX_PA14H_GCLK_IO0) +#define PORT_PA14H_GCLK_IO0 (1ul << 14) +#define PIN_PA30H_GCLK_IO0 30L /**< \brief GCLK signal: IO0 on PA30 mux H */ +#define MUX_PA30H_GCLK_IO0 7L +#define PINMUX_PA30H_GCLK_IO0 ((PIN_PA30H_GCLK_IO0 << 16) | MUX_PA30H_GCLK_IO0) +#define PORT_PA30H_GCLK_IO0 (1ul << 30) +#define PIN_PA15H_GCLK_IO1 15L /**< \brief GCLK signal: IO1 on PA15 mux H */ +#define MUX_PA15H_GCLK_IO1 7L +#define PINMUX_PA15H_GCLK_IO1 ((PIN_PA15H_GCLK_IO1 << 16) | MUX_PA15H_GCLK_IO1) +#define PORT_PA15H_GCLK_IO1 (1ul << 15) +#define PIN_PA16H_GCLK_IO2 16L /**< \brief GCLK signal: IO2 on PA16 mux H */ +#define MUX_PA16H_GCLK_IO2 7L +#define PINMUX_PA16H_GCLK_IO2 ((PIN_PA16H_GCLK_IO2 << 16) | MUX_PA16H_GCLK_IO2) +#define PORT_PA16H_GCLK_IO2 (1ul << 16) +#define PIN_PA17H_GCLK_IO3 17L /**< \brief GCLK signal: IO3 on PA17 mux H */ +#define MUX_PA17H_GCLK_IO3 7L +#define PINMUX_PA17H_GCLK_IO3 ((PIN_PA17H_GCLK_IO3 << 16) | MUX_PA17H_GCLK_IO3) +#define PORT_PA17H_GCLK_IO3 (1ul << 17) +#define PIN_PA10H_GCLK_IO4 10L /**< \brief GCLK signal: IO4 on PA10 mux H */ +#define MUX_PA10H_GCLK_IO4 7L +#define PINMUX_PA10H_GCLK_IO4 ((PIN_PA10H_GCLK_IO4 << 16) | MUX_PA10H_GCLK_IO4) +#define PORT_PA10H_GCLK_IO4 (1ul << 10) +#define PIN_PA11H_GCLK_IO5 11L /**< \brief GCLK signal: IO5 on PA11 mux H */ +#define MUX_PA11H_GCLK_IO5 7L +#define PINMUX_PA11H_GCLK_IO5 ((PIN_PA11H_GCLK_IO5 << 16) | MUX_PA11H_GCLK_IO5) +#define PORT_PA11H_GCLK_IO5 (1ul << 11) +#define PIN_PA22H_GCLK_IO6 22L /**< \brief GCLK signal: IO6 on PA22 mux H */ +#define MUX_PA22H_GCLK_IO6 7L +#define PINMUX_PA22H_GCLK_IO6 ((PIN_PA22H_GCLK_IO6 << 16) | MUX_PA22H_GCLK_IO6) +#define PORT_PA22H_GCLK_IO6 (1ul << 22) +#define PIN_PA23H_GCLK_IO7 23L /**< \brief GCLK signal: IO7 on PA23 mux H */ +#define MUX_PA23H_GCLK_IO7 7L +#define PINMUX_PA23H_GCLK_IO7 ((PIN_PA23H_GCLK_IO7 << 16) | MUX_PA23H_GCLK_IO7) +#define PORT_PA23H_GCLK_IO7 (1ul << 23) +/* ========== PORT definition for EIC peripheral ========== */ +#define PIN_PA16A_EIC_EXTINT0 16L /**< \brief EIC signal: EXTINT0 on PA16 mux A */ +#define MUX_PA16A_EIC_EXTINT0 0L +#define PINMUX_PA16A_EIC_EXTINT0 ((PIN_PA16A_EIC_EXTINT0 << 16) | MUX_PA16A_EIC_EXTINT0) +#define PORT_PA16A_EIC_EXTINT0 (1ul << 16) +#define PIN_PA16A_EIC_EXTINT_NUM 0L /**< \brief EIC signal: PIN_PA16 External Interrupt Line */ +#define PIN_PA17A_EIC_EXTINT1 17L /**< \brief EIC signal: EXTINT1 on PA17 mux A */ +#define MUX_PA17A_EIC_EXTINT1 0L +#define PINMUX_PA17A_EIC_EXTINT1 ((PIN_PA17A_EIC_EXTINT1 << 16) | MUX_PA17A_EIC_EXTINT1) +#define PORT_PA17A_EIC_EXTINT1 (1ul << 17) +#define PIN_PA17A_EIC_EXTINT_NUM 1L /**< \brief EIC signal: PIN_PA17 External Interrupt Line */ +#define PIN_PA02A_EIC_EXTINT2 2L /**< \brief EIC signal: EXTINT2 on PA02 mux A */ +#define MUX_PA02A_EIC_EXTINT2 0L +#define PINMUX_PA02A_EIC_EXTINT2 ((PIN_PA02A_EIC_EXTINT2 << 16) | MUX_PA02A_EIC_EXTINT2) +#define PORT_PA02A_EIC_EXTINT2 (1ul << 2) +#define PIN_PA02A_EIC_EXTINT_NUM 2L /**< \brief EIC signal: PIN_PA02 External Interrupt Line */ +#define PIN_PA18A_EIC_EXTINT2 18L /**< \brief EIC signal: EXTINT2 on PA18 mux A */ +#define MUX_PA18A_EIC_EXTINT2 0L +#define PINMUX_PA18A_EIC_EXTINT2 ((PIN_PA18A_EIC_EXTINT2 << 16) | MUX_PA18A_EIC_EXTINT2) +#define PORT_PA18A_EIC_EXTINT2 (1ul << 18) +#define PIN_PA18A_EIC_EXTINT_NUM 2L /**< \brief EIC signal: PIN_PA18 External Interrupt Line */ +#define PIN_PB02A_EIC_EXTINT2 34L /**< \brief EIC signal: EXTINT2 on PB02 mux A */ +#define MUX_PB02A_EIC_EXTINT2 0L +#define PINMUX_PB02A_EIC_EXTINT2 ((PIN_PB02A_EIC_EXTINT2 << 16) | MUX_PB02A_EIC_EXTINT2) +#define PORT_PB02A_EIC_EXTINT2 (1ul << 2) +#define PIN_PB02A_EIC_EXTINT_NUM 2L /**< \brief EIC signal: PIN_PB02 External Interrupt Line */ +#define PIN_PA03A_EIC_EXTINT3 3L /**< \brief EIC signal: EXTINT3 on PA03 mux A */ +#define MUX_PA03A_EIC_EXTINT3 0L +#define PINMUX_PA03A_EIC_EXTINT3 ((PIN_PA03A_EIC_EXTINT3 << 16) | MUX_PA03A_EIC_EXTINT3) +#define PORT_PA03A_EIC_EXTINT3 (1ul << 3) +#define PIN_PA03A_EIC_EXTINT_NUM 3L /**< \brief EIC signal: PIN_PA03 External Interrupt Line */ +#define PIN_PA19A_EIC_EXTINT3 19L /**< \brief EIC signal: EXTINT3 on PA19 mux A */ +#define MUX_PA19A_EIC_EXTINT3 0L +#define PINMUX_PA19A_EIC_EXTINT3 ((PIN_PA19A_EIC_EXTINT3 << 16) | MUX_PA19A_EIC_EXTINT3) +#define PORT_PA19A_EIC_EXTINT3 (1ul << 19) +#define PIN_PA19A_EIC_EXTINT_NUM 3L /**< \brief EIC signal: PIN_PA19 External Interrupt Line */ +#define PIN_PB03A_EIC_EXTINT3 35L /**< \brief EIC signal: EXTINT3 on PB03 mux A */ +#define MUX_PB03A_EIC_EXTINT3 0L +#define PINMUX_PB03A_EIC_EXTINT3 ((PIN_PB03A_EIC_EXTINT3 << 16) | MUX_PB03A_EIC_EXTINT3) +#define PORT_PB03A_EIC_EXTINT3 (1ul << 3) +#define PIN_PB03A_EIC_EXTINT_NUM 3L /**< \brief EIC signal: PIN_PB03 External Interrupt Line */ +#define PIN_PA04A_EIC_EXTINT4 4L /**< \brief EIC signal: EXTINT4 on PA04 mux A */ +#define MUX_PA04A_EIC_EXTINT4 0L +#define PINMUX_PA04A_EIC_EXTINT4 ((PIN_PA04A_EIC_EXTINT4 << 16) | MUX_PA04A_EIC_EXTINT4) +#define PORT_PA04A_EIC_EXTINT4 (1ul << 4) +#define PIN_PA04A_EIC_EXTINT_NUM 4L /**< \brief EIC signal: PIN_PA04 External Interrupt Line */ +#define PIN_PB04A_EIC_EXTINT4 36L /**< \brief EIC signal: EXTINT4 on PB04 mux A */ +#define MUX_PB04A_EIC_EXTINT4 0L +#define PINMUX_PB04A_EIC_EXTINT4 ((PIN_PB04A_EIC_EXTINT4 << 16) | MUX_PB04A_EIC_EXTINT4) +#define PORT_PB04A_EIC_EXTINT4 (1ul << 4) +#define PIN_PB04A_EIC_EXTINT_NUM 4L /**< \brief EIC signal: PIN_PB04 External Interrupt Line */ +#define PIN_PA05A_EIC_EXTINT5 5L /**< \brief EIC signal: EXTINT5 on PA05 mux A */ +#define MUX_PA05A_EIC_EXTINT5 0L +#define PINMUX_PA05A_EIC_EXTINT5 ((PIN_PA05A_EIC_EXTINT5 << 16) | MUX_PA05A_EIC_EXTINT5) +#define PORT_PA05A_EIC_EXTINT5 (1ul << 5) +#define PIN_PA05A_EIC_EXTINT_NUM 5L /**< \brief EIC signal: PIN_PA05 External Interrupt Line */ +#define PIN_PB05A_EIC_EXTINT5 37L /**< \brief EIC signal: EXTINT5 on PB05 mux A */ +#define MUX_PB05A_EIC_EXTINT5 0L +#define PINMUX_PB05A_EIC_EXTINT5 ((PIN_PB05A_EIC_EXTINT5 << 16) | MUX_PB05A_EIC_EXTINT5) +#define PORT_PB05A_EIC_EXTINT5 (1ul << 5) +#define PIN_PB05A_EIC_EXTINT_NUM 5L /**< \brief EIC signal: PIN_PB05 External Interrupt Line */ +#define PIN_PA06A_EIC_EXTINT6 6L /**< \brief EIC signal: EXTINT6 on PA06 mux A */ +#define MUX_PA06A_EIC_EXTINT6 0L +#define PINMUX_PA06A_EIC_EXTINT6 ((PIN_PA06A_EIC_EXTINT6 << 16) | MUX_PA06A_EIC_EXTINT6) +#define PORT_PA06A_EIC_EXTINT6 (1ul << 6) +#define PIN_PA06A_EIC_EXTINT_NUM 6L /**< \brief EIC signal: PIN_PA06 External Interrupt Line */ +#define PIN_PA22A_EIC_EXTINT6 22L /**< \brief EIC signal: EXTINT6 on PA22 mux A */ +#define MUX_PA22A_EIC_EXTINT6 0L +#define PINMUX_PA22A_EIC_EXTINT6 ((PIN_PA22A_EIC_EXTINT6 << 16) | MUX_PA22A_EIC_EXTINT6) +#define PORT_PA22A_EIC_EXTINT6 (1ul << 22) +#define PIN_PA22A_EIC_EXTINT_NUM 6L /**< \brief EIC signal: PIN_PA22 External Interrupt Line */ +#define PIN_PA07A_EIC_EXTINT7 7L /**< \brief EIC signal: EXTINT7 on PA07 mux A */ +#define MUX_PA07A_EIC_EXTINT7 0L +#define PINMUX_PA07A_EIC_EXTINT7 ((PIN_PA07A_EIC_EXTINT7 << 16) | MUX_PA07A_EIC_EXTINT7) +#define PORT_PA07A_EIC_EXTINT7 (1ul << 7) +#define PIN_PA07A_EIC_EXTINT_NUM 7L /**< \brief EIC signal: PIN_PA07 External Interrupt Line */ +#define PIN_PA23A_EIC_EXTINT7 23L /**< \brief EIC signal: EXTINT7 on PA23 mux A */ +#define MUX_PA23A_EIC_EXTINT7 0L +#define PINMUX_PA23A_EIC_EXTINT7 ((PIN_PA23A_EIC_EXTINT7 << 16) | MUX_PA23A_EIC_EXTINT7) +#define PORT_PA23A_EIC_EXTINT7 (1ul << 23) +#define PIN_PA23A_EIC_EXTINT_NUM 7L /**< \brief EIC signal: PIN_PA23 External Interrupt Line */ +#define PIN_PA09A_EIC_EXTINT9 9L /**< \brief EIC signal: EXTINT9 on PA09 mux A */ +#define MUX_PA09A_EIC_EXTINT9 0L +#define PINMUX_PA09A_EIC_EXTINT9 ((PIN_PA09A_EIC_EXTINT9 << 16) | MUX_PA09A_EIC_EXTINT9) +#define PORT_PA09A_EIC_EXTINT9 (1ul << 9) +#define PIN_PA09A_EIC_EXTINT_NUM 9L /**< \brief EIC signal: PIN_PA09 External Interrupt Line */ +#define PIN_PA10A_EIC_EXTINT10 10L /**< \brief EIC signal: EXTINT10 on PA10 mux A */ +#define MUX_PA10A_EIC_EXTINT10 0L +#define PINMUX_PA10A_EIC_EXTINT10 ((PIN_PA10A_EIC_EXTINT10 << 16) | MUX_PA10A_EIC_EXTINT10) +#define PORT_PA10A_EIC_EXTINT10 (1ul << 10) +#define PIN_PA10A_EIC_EXTINT_NUM 10L /**< \brief EIC signal: PIN_PA10 External Interrupt Line */ +#define PIN_PA30A_EIC_EXTINT10 30L /**< \brief EIC signal: EXTINT10 on PA30 mux A */ +#define MUX_PA30A_EIC_EXTINT10 0L +#define PINMUX_PA30A_EIC_EXTINT10 ((PIN_PA30A_EIC_EXTINT10 << 16) | MUX_PA30A_EIC_EXTINT10) +#define PORT_PA30A_EIC_EXTINT10 (1ul << 30) +#define PIN_PA30A_EIC_EXTINT_NUM 10L /**< \brief EIC signal: PIN_PA30 External Interrupt Line */ +#define PIN_PA11A_EIC_EXTINT11 11L /**< \brief EIC signal: EXTINT11 on PA11 mux A */ +#define MUX_PA11A_EIC_EXTINT11 0L +#define PINMUX_PA11A_EIC_EXTINT11 ((PIN_PA11A_EIC_EXTINT11 << 16) | MUX_PA11A_EIC_EXTINT11) +#define PORT_PA11A_EIC_EXTINT11 (1ul << 11) +#define PIN_PA11A_EIC_EXTINT_NUM 11L /**< \brief EIC signal: PIN_PA11 External Interrupt Line */ +#define PIN_PA31A_EIC_EXTINT11 31L /**< \brief EIC signal: EXTINT11 on PA31 mux A */ +#define MUX_PA31A_EIC_EXTINT11 0L +#define PINMUX_PA31A_EIC_EXTINT11 ((PIN_PA31A_EIC_EXTINT11 << 16) | MUX_PA31A_EIC_EXTINT11) +#define PORT_PA31A_EIC_EXTINT11 (1ul << 31) +#define PIN_PA31A_EIC_EXTINT_NUM 11L /**< \brief EIC signal: PIN_PA31 External Interrupt Line */ +#define PIN_PA24A_EIC_EXTINT12 24L /**< \brief EIC signal: EXTINT12 on PA24 mux A */ +#define MUX_PA24A_EIC_EXTINT12 0L +#define PINMUX_PA24A_EIC_EXTINT12 ((PIN_PA24A_EIC_EXTINT12 << 16) | MUX_PA24A_EIC_EXTINT12) +#define PORT_PA24A_EIC_EXTINT12 (1ul << 24) +#define PIN_PA24A_EIC_EXTINT_NUM 12L /**< \brief EIC signal: PIN_PA24 External Interrupt Line */ +#define PIN_PA25A_EIC_EXTINT13 25L /**< \brief EIC signal: EXTINT13 on PA25 mux A */ +#define MUX_PA25A_EIC_EXTINT13 0L +#define PINMUX_PA25A_EIC_EXTINT13 ((PIN_PA25A_EIC_EXTINT13 << 16) | MUX_PA25A_EIC_EXTINT13) +#define PORT_PA25A_EIC_EXTINT13 (1ul << 25) +#define PIN_PA25A_EIC_EXTINT_NUM 13L /**< \brief EIC signal: PIN_PA25 External Interrupt Line */ +#define PIN_PA14A_EIC_EXTINT14 14L /**< \brief EIC signal: EXTINT14 on PA14 mux A */ +#define MUX_PA14A_EIC_EXTINT14 0L +#define PINMUX_PA14A_EIC_EXTINT14 ((PIN_PA14A_EIC_EXTINT14 << 16) | MUX_PA14A_EIC_EXTINT14) +#define PORT_PA14A_EIC_EXTINT14 (1ul << 14) +#define PIN_PA14A_EIC_EXTINT_NUM 14L /**< \brief EIC signal: PIN_PA14 External Interrupt Line */ +#define PIN_PA15A_EIC_EXTINT15 15L /**< \brief EIC signal: EXTINT15 on PA15 mux A */ +#define MUX_PA15A_EIC_EXTINT15 0L +#define PINMUX_PA15A_EIC_EXTINT15 ((PIN_PA15A_EIC_EXTINT15 << 16) | MUX_PA15A_EIC_EXTINT15) +#define PORT_PA15A_EIC_EXTINT15 (1ul << 15) +#define PIN_PA15A_EIC_EXTINT_NUM 15L /**< \brief EIC signal: PIN_PA15 External Interrupt Line */ +#define PIN_PA08A_EIC_NMI 8L /**< \brief EIC signal: NMI on PA08 mux A */ +#define MUX_PA08A_EIC_NMI 0L +#define PINMUX_PA08A_EIC_NMI ((PIN_PA08A_EIC_NMI << 16) | MUX_PA08A_EIC_NMI) +#define PORT_PA08A_EIC_NMI (1ul << 8) +/* ========== PORT definition for SERCOM0 peripheral ========== */ +#define PIN_PA04D_SERCOM0_PAD0 4L /**< \brief SERCOM0 signal: PAD0 on PA04 mux D */ +#define MUX_PA04D_SERCOM0_PAD0 3L +#define PINMUX_PA04D_SERCOM0_PAD0 ((PIN_PA04D_SERCOM0_PAD0 << 16) | MUX_PA04D_SERCOM0_PAD0) +#define PORT_PA04D_SERCOM0_PAD0 (1ul << 4) +#define PIN_PA08C_SERCOM0_PAD0 8L /**< \brief SERCOM0 signal: PAD0 on PA08 mux C */ +#define MUX_PA08C_SERCOM0_PAD0 2L +#define PINMUX_PA08C_SERCOM0_PAD0 ((PIN_PA08C_SERCOM0_PAD0 << 16) | MUX_PA08C_SERCOM0_PAD0) +#define PORT_PA08C_SERCOM0_PAD0 (1ul << 8) +#define PIN_PA05D_SERCOM0_PAD1 5L /**< \brief SERCOM0 signal: PAD1 on PA05 mux D */ +#define MUX_PA05D_SERCOM0_PAD1 3L +#define PINMUX_PA05D_SERCOM0_PAD1 ((PIN_PA05D_SERCOM0_PAD1 << 16) | MUX_PA05D_SERCOM0_PAD1) +#define PORT_PA05D_SERCOM0_PAD1 (1ul << 5) +#define PIN_PA09C_SERCOM0_PAD1 9L /**< \brief SERCOM0 signal: PAD1 on PA09 mux C */ +#define MUX_PA09C_SERCOM0_PAD1 2L +#define PINMUX_PA09C_SERCOM0_PAD1 ((PIN_PA09C_SERCOM0_PAD1 << 16) | MUX_PA09C_SERCOM0_PAD1) +#define PORT_PA09C_SERCOM0_PAD1 (1ul << 9) +#define PIN_PA06D_SERCOM0_PAD2 6L /**< \brief SERCOM0 signal: PAD2 on PA06 mux D */ +#define MUX_PA06D_SERCOM0_PAD2 3L +#define PINMUX_PA06D_SERCOM0_PAD2 ((PIN_PA06D_SERCOM0_PAD2 << 16) | MUX_PA06D_SERCOM0_PAD2) +#define PORT_PA06D_SERCOM0_PAD2 (1ul << 6) +#define PIN_PA10C_SERCOM0_PAD2 10L /**< \brief SERCOM0 signal: PAD2 on PA10 mux C */ +#define MUX_PA10C_SERCOM0_PAD2 2L +#define PINMUX_PA10C_SERCOM0_PAD2 ((PIN_PA10C_SERCOM0_PAD2 << 16) | MUX_PA10C_SERCOM0_PAD2) +#define PORT_PA10C_SERCOM0_PAD2 (1ul << 10) +#define PIN_PA07D_SERCOM0_PAD3 7L /**< \brief SERCOM0 signal: PAD3 on PA07 mux D */ +#define MUX_PA07D_SERCOM0_PAD3 3L +#define PINMUX_PA07D_SERCOM0_PAD3 ((PIN_PA07D_SERCOM0_PAD3 << 16) | MUX_PA07D_SERCOM0_PAD3) +#define PORT_PA07D_SERCOM0_PAD3 (1ul << 7) +#define PIN_PA11C_SERCOM0_PAD3 11L /**< \brief SERCOM0 signal: PAD3 on PA11 mux C */ +#define MUX_PA11C_SERCOM0_PAD3 2L +#define PINMUX_PA11C_SERCOM0_PAD3 ((PIN_PA11C_SERCOM0_PAD3 << 16) | MUX_PA11C_SERCOM0_PAD3) +#define PORT_PA11C_SERCOM0_PAD3 (1ul << 11) +/* ========== PORT definition for SERCOM1 peripheral ========== */ +#define PIN_PA16C_SERCOM1_PAD0 16L /**< \brief SERCOM1 signal: PAD0 on PA16 mux C */ +#define MUX_PA16C_SERCOM1_PAD0 2L +#define PINMUX_PA16C_SERCOM1_PAD0 ((PIN_PA16C_SERCOM1_PAD0 << 16) | MUX_PA16C_SERCOM1_PAD0) +#define PORT_PA16C_SERCOM1_PAD0 (1ul << 16) +#define PIN_PA17C_SERCOM1_PAD1 17L /**< \brief SERCOM1 signal: PAD1 on PA17 mux C */ +#define MUX_PA17C_SERCOM1_PAD1 2L +#define PINMUX_PA17C_SERCOM1_PAD1 ((PIN_PA17C_SERCOM1_PAD1 << 16) | MUX_PA17C_SERCOM1_PAD1) +#define PORT_PA17C_SERCOM1_PAD1 (1ul << 17) +#define PIN_PA30D_SERCOM1_PAD2 30L /**< \brief SERCOM1 signal: PAD2 on PA30 mux D */ +#define MUX_PA30D_SERCOM1_PAD2 3L +#define PINMUX_PA30D_SERCOM1_PAD2 ((PIN_PA30D_SERCOM1_PAD2 << 16) | MUX_PA30D_SERCOM1_PAD2) +#define PORT_PA30D_SERCOM1_PAD2 (1ul << 30) +#define PIN_PA18C_SERCOM1_PAD2 18L /**< \brief SERCOM1 signal: PAD2 on PA18 mux C */ +#define MUX_PA18C_SERCOM1_PAD2 2L +#define PINMUX_PA18C_SERCOM1_PAD2 ((PIN_PA18C_SERCOM1_PAD2 << 16) | MUX_PA18C_SERCOM1_PAD2) +#define PORT_PA18C_SERCOM1_PAD2 (1ul << 18) +#define PIN_PA31D_SERCOM1_PAD3 31L /**< \brief SERCOM1 signal: PAD3 on PA31 mux D */ +#define MUX_PA31D_SERCOM1_PAD3 3L +#define PINMUX_PA31D_SERCOM1_PAD3 ((PIN_PA31D_SERCOM1_PAD3 << 16) | MUX_PA31D_SERCOM1_PAD3) +#define PORT_PA31D_SERCOM1_PAD3 (1ul << 31) +#define PIN_PA19C_SERCOM1_PAD3 19L /**< \brief SERCOM1 signal: PAD3 on PA19 mux C */ +#define MUX_PA19C_SERCOM1_PAD3 2L +#define PINMUX_PA19C_SERCOM1_PAD3 ((PIN_PA19C_SERCOM1_PAD3 << 16) | MUX_PA19C_SERCOM1_PAD3) +#define PORT_PA19C_SERCOM1_PAD3 (1ul << 19) +/* ========== PORT definition for SERCOM2 peripheral ========== */ +#define PIN_PA08D_SERCOM2_PAD0 8L /**< \brief SERCOM2 signal: PAD0 on PA08 mux D */ +#define MUX_PA08D_SERCOM2_PAD0 3L +#define PINMUX_PA08D_SERCOM2_PAD0 ((PIN_PA08D_SERCOM2_PAD0 << 16) | MUX_PA08D_SERCOM2_PAD0) +#define PORT_PA08D_SERCOM2_PAD0 (1ul << 8) +#define PIN_PA09D_SERCOM2_PAD1 9L /**< \brief SERCOM2 signal: PAD1 on PA09 mux D */ +#define MUX_PA09D_SERCOM2_PAD1 3L +#define PINMUX_PA09D_SERCOM2_PAD1 ((PIN_PA09D_SERCOM2_PAD1 << 16) | MUX_PA09D_SERCOM2_PAD1) +#define PORT_PA09D_SERCOM2_PAD1 (1ul << 9) +#define PIN_PA10D_SERCOM2_PAD2 10L /**< \brief SERCOM2 signal: PAD2 on PA10 mux D */ +#define MUX_PA10D_SERCOM2_PAD2 3L +#define PINMUX_PA10D_SERCOM2_PAD2 ((PIN_PA10D_SERCOM2_PAD2 << 16) | MUX_PA10D_SERCOM2_PAD2) +#define PORT_PA10D_SERCOM2_PAD2 (1ul << 10) +#define PIN_PA14C_SERCOM2_PAD2 14L /**< \brief SERCOM2 signal: PAD2 on PA14 mux C */ +#define MUX_PA14C_SERCOM2_PAD2 2L +#define PINMUX_PA14C_SERCOM2_PAD2 ((PIN_PA14C_SERCOM2_PAD2 << 16) | MUX_PA14C_SERCOM2_PAD2) +#define PORT_PA14C_SERCOM2_PAD2 (1ul << 14) +#define PIN_PA11D_SERCOM2_PAD3 11L /**< \brief SERCOM2 signal: PAD3 on PA11 mux D */ +#define MUX_PA11D_SERCOM2_PAD3 3L +#define PINMUX_PA11D_SERCOM2_PAD3 ((PIN_PA11D_SERCOM2_PAD3 << 16) | MUX_PA11D_SERCOM2_PAD3) +#define PORT_PA11D_SERCOM2_PAD3 (1ul << 11) +#define PIN_PA15C_SERCOM2_PAD3 15L /**< \brief SERCOM2 signal: PAD3 on PA15 mux C */ +#define MUX_PA15C_SERCOM2_PAD3 2L +#define PINMUX_PA15C_SERCOM2_PAD3 ((PIN_PA15C_SERCOM2_PAD3 << 16) | MUX_PA15C_SERCOM2_PAD3) +#define PORT_PA15C_SERCOM2_PAD3 (1ul << 15) +/* ========== PORT definition for SERCOM3 peripheral ========== */ +#define PIN_PA16D_SERCOM3_PAD0 16L /**< \brief SERCOM3 signal: PAD0 on PA16 mux D */ +#define MUX_PA16D_SERCOM3_PAD0 3L +#define PINMUX_PA16D_SERCOM3_PAD0 ((PIN_PA16D_SERCOM3_PAD0 << 16) | MUX_PA16D_SERCOM3_PAD0) +#define PORT_PA16D_SERCOM3_PAD0 (1ul << 16) +#define PIN_PA22C_SERCOM3_PAD0 22L /**< \brief SERCOM3 signal: PAD0 on PA22 mux C */ +#define MUX_PA22C_SERCOM3_PAD0 2L +#define PINMUX_PA22C_SERCOM3_PAD0 ((PIN_PA22C_SERCOM3_PAD0 << 16) | MUX_PA22C_SERCOM3_PAD0) +#define PORT_PA22C_SERCOM3_PAD0 (1ul << 22) +#define PIN_PA17D_SERCOM3_PAD1 17L /**< \brief SERCOM3 signal: PAD1 on PA17 mux D */ +#define MUX_PA17D_SERCOM3_PAD1 3L +#define PINMUX_PA17D_SERCOM3_PAD1 ((PIN_PA17D_SERCOM3_PAD1 << 16) | MUX_PA17D_SERCOM3_PAD1) +#define PORT_PA17D_SERCOM3_PAD1 (1ul << 17) +#define PIN_PA23C_SERCOM3_PAD1 23L /**< \brief SERCOM3 signal: PAD1 on PA23 mux C */ +#define MUX_PA23C_SERCOM3_PAD1 2L +#define PINMUX_PA23C_SERCOM3_PAD1 ((PIN_PA23C_SERCOM3_PAD1 << 16) | MUX_PA23C_SERCOM3_PAD1) +#define PORT_PA23C_SERCOM3_PAD1 (1ul << 23) +#define PIN_PA18D_SERCOM3_PAD2 18L /**< \brief SERCOM3 signal: PAD2 on PA18 mux D */ +#define MUX_PA18D_SERCOM3_PAD2 3L +#define PINMUX_PA18D_SERCOM3_PAD2 ((PIN_PA18D_SERCOM3_PAD2 << 16) | MUX_PA18D_SERCOM3_PAD2) +#define PORT_PA18D_SERCOM3_PAD2 (1ul << 18) +#define PIN_PA24C_SERCOM3_PAD2 24L /**< \brief SERCOM3 signal: PAD2 on PA24 mux C */ +#define MUX_PA24C_SERCOM3_PAD2 2L +#define PINMUX_PA24C_SERCOM3_PAD2 ((PIN_PA24C_SERCOM3_PAD2 << 16) | MUX_PA24C_SERCOM3_PAD2) +#define PORT_PA24C_SERCOM3_PAD2 (1ul << 24) +#define PIN_PA19D_SERCOM3_PAD3 19L /**< \brief SERCOM3 signal: PAD3 on PA19 mux D */ +#define MUX_PA19D_SERCOM3_PAD3 3L +#define PINMUX_PA19D_SERCOM3_PAD3 ((PIN_PA19D_SERCOM3_PAD3 << 16) | MUX_PA19D_SERCOM3_PAD3) +#define PORT_PA19D_SERCOM3_PAD3 (1ul << 19) +#define PIN_PA25C_SERCOM3_PAD3 25L /**< \brief SERCOM3 signal: PAD3 on PA25 mux C */ +#define MUX_PA25C_SERCOM3_PAD3 2L +#define PINMUX_PA25C_SERCOM3_PAD3 ((PIN_PA25C_SERCOM3_PAD3 << 16) | MUX_PA25C_SERCOM3_PAD3) +#define PORT_PA25C_SERCOM3_PAD3 (1ul << 25) +/* ========== PORT definition for TCC0 peripheral ========== */ +#define PIN_PA04E_TCC0_WO0 4L /**< \brief TCC0 signal: WO0 on PA04 mux E */ +#define MUX_PA04E_TCC0_WO0 4L +#define PINMUX_PA04E_TCC0_WO0 ((PIN_PA04E_TCC0_WO0 << 16) | MUX_PA04E_TCC0_WO0) +#define PORT_PA04E_TCC0_WO0 (1ul << 4) +#define PIN_PA08E_TCC0_WO0 8L /**< \brief TCC0 signal: WO0 on PA08 mux E */ +#define MUX_PA08E_TCC0_WO0 4L +#define PINMUX_PA08E_TCC0_WO0 ((PIN_PA08E_TCC0_WO0 << 16) | MUX_PA08E_TCC0_WO0) +#define PORT_PA08E_TCC0_WO0 (1ul << 8) +#define PIN_PA05E_TCC0_WO1 5L /**< \brief TCC0 signal: WO1 on PA05 mux E */ +#define MUX_PA05E_TCC0_WO1 4L +#define PINMUX_PA05E_TCC0_WO1 ((PIN_PA05E_TCC0_WO1 << 16) | MUX_PA05E_TCC0_WO1) +#define PORT_PA05E_TCC0_WO1 (1ul << 5) +#define PIN_PA09E_TCC0_WO1 9L /**< \brief TCC0 signal: WO1 on PA09 mux E */ +#define MUX_PA09E_TCC0_WO1 4L +#define PINMUX_PA09E_TCC0_WO1 ((PIN_PA09E_TCC0_WO1 << 16) | MUX_PA09E_TCC0_WO1) +#define PORT_PA09E_TCC0_WO1 (1ul << 9) +#define PIN_PA10F_TCC0_WO2 10L /**< \brief TCC0 signal: WO2 on PA10 mux F */ +#define MUX_PA10F_TCC0_WO2 5L +#define PINMUX_PA10F_TCC0_WO2 ((PIN_PA10F_TCC0_WO2 << 16) | MUX_PA10F_TCC0_WO2) +#define PORT_PA10F_TCC0_WO2 (1ul << 10) +#define PIN_PA18F_TCC0_WO2 18L /**< \brief TCC0 signal: WO2 on PA18 mux F */ +#define MUX_PA18F_TCC0_WO2 5L +#define PINMUX_PA18F_TCC0_WO2 ((PIN_PA18F_TCC0_WO2 << 16) | MUX_PA18F_TCC0_WO2) +#define PORT_PA18F_TCC0_WO2 (1ul << 18) +#define PIN_PA11F_TCC0_WO3 11L /**< \brief TCC0 signal: WO3 on PA11 mux F */ +#define MUX_PA11F_TCC0_WO3 5L +#define PINMUX_PA11F_TCC0_WO3 ((PIN_PA11F_TCC0_WO3 << 16) | MUX_PA11F_TCC0_WO3) +#define PORT_PA11F_TCC0_WO3 (1ul << 11) +#define PIN_PA19F_TCC0_WO3 19L /**< \brief TCC0 signal: WO3 on PA19 mux F */ +#define MUX_PA19F_TCC0_WO3 5L +#define PINMUX_PA19F_TCC0_WO3 ((PIN_PA19F_TCC0_WO3 << 16) | MUX_PA19F_TCC0_WO3) +#define PORT_PA19F_TCC0_WO3 (1ul << 19) +#define PIN_PA22F_TCC0_WO4 22L /**< \brief TCC0 signal: WO4 on PA22 mux F */ +#define MUX_PA22F_TCC0_WO4 5L +#define PINMUX_PA22F_TCC0_WO4 ((PIN_PA22F_TCC0_WO4 << 16) | MUX_PA22F_TCC0_WO4) +#define PORT_PA22F_TCC0_WO4 (1ul << 22) +#define PIN_PA14F_TCC0_WO4 14L /**< \brief TCC0 signal: WO4 on PA14 mux F */ +#define MUX_PA14F_TCC0_WO4 5L +#define PINMUX_PA14F_TCC0_WO4 ((PIN_PA14F_TCC0_WO4 << 16) | MUX_PA14F_TCC0_WO4) +#define PORT_PA14F_TCC0_WO4 (1ul << 14) +#define PIN_PA23F_TCC0_WO5 23L /**< \brief TCC0 signal: WO5 on PA23 mux F */ +#define MUX_PA23F_TCC0_WO5 5L +#define PINMUX_PA23F_TCC0_WO5 ((PIN_PA23F_TCC0_WO5 << 16) | MUX_PA23F_TCC0_WO5) +#define PORT_PA23F_TCC0_WO5 (1ul << 23) +#define PIN_PA15F_TCC0_WO5 15L /**< \brief TCC0 signal: WO5 on PA15 mux F */ +#define MUX_PA15F_TCC0_WO5 5L +#define PINMUX_PA15F_TCC0_WO5 ((PIN_PA15F_TCC0_WO5 << 16) | MUX_PA15F_TCC0_WO5) +#define PORT_PA15F_TCC0_WO5 (1ul << 15) +#define PIN_PA16F_TCC0_WO6 16L /**< \brief TCC0 signal: WO6 on PA16 mux F */ +#define MUX_PA16F_TCC0_WO6 5L +#define PINMUX_PA16F_TCC0_WO6 ((PIN_PA16F_TCC0_WO6 << 16) | MUX_PA16F_TCC0_WO6) +#define PORT_PA16F_TCC0_WO6 (1ul << 16) +#define PIN_PA17F_TCC0_WO7 17L /**< \brief TCC0 signal: WO7 on PA17 mux F */ +#define MUX_PA17F_TCC0_WO7 5L +#define PINMUX_PA17F_TCC0_WO7 ((PIN_PA17F_TCC0_WO7 << 16) | MUX_PA17F_TCC0_WO7) +#define PORT_PA17F_TCC0_WO7 (1ul << 17) +/* ========== PORT definition for TCC1 peripheral ========== */ +#define PIN_PA06E_TCC1_WO0 6L /**< \brief TCC1 signal: WO0 on PA06 mux E */ +#define MUX_PA06E_TCC1_WO0 4L +#define PINMUX_PA06E_TCC1_WO0 ((PIN_PA06E_TCC1_WO0 << 16) | MUX_PA06E_TCC1_WO0) +#define PORT_PA06E_TCC1_WO0 (1ul << 6) +#define PIN_PA10E_TCC1_WO0 10L /**< \brief TCC1 signal: WO0 on PA10 mux E */ +#define MUX_PA10E_TCC1_WO0 4L +#define PINMUX_PA10E_TCC1_WO0 ((PIN_PA10E_TCC1_WO0 << 16) | MUX_PA10E_TCC1_WO0) +#define PORT_PA10E_TCC1_WO0 (1ul << 10) +#define PIN_PA30E_TCC1_WO0 30L /**< \brief TCC1 signal: WO0 on PA30 mux E */ +#define MUX_PA30E_TCC1_WO0 4L +#define PINMUX_PA30E_TCC1_WO0 ((PIN_PA30E_TCC1_WO0 << 16) | MUX_PA30E_TCC1_WO0) +#define PORT_PA30E_TCC1_WO0 (1ul << 30) +#define PIN_PA07E_TCC1_WO1 7L /**< \brief TCC1 signal: WO1 on PA07 mux E */ +#define MUX_PA07E_TCC1_WO1 4L +#define PINMUX_PA07E_TCC1_WO1 ((PIN_PA07E_TCC1_WO1 << 16) | MUX_PA07E_TCC1_WO1) +#define PORT_PA07E_TCC1_WO1 (1ul << 7) +#define PIN_PA11E_TCC1_WO1 11L /**< \brief TCC1 signal: WO1 on PA11 mux E */ +#define MUX_PA11E_TCC1_WO1 4L +#define PINMUX_PA11E_TCC1_WO1 ((PIN_PA11E_TCC1_WO1 << 16) | MUX_PA11E_TCC1_WO1) +#define PORT_PA11E_TCC1_WO1 (1ul << 11) +#define PIN_PA31E_TCC1_WO1 31L /**< \brief TCC1 signal: WO1 on PA31 mux E */ +#define MUX_PA31E_TCC1_WO1 4L +#define PINMUX_PA31E_TCC1_WO1 ((PIN_PA31E_TCC1_WO1 << 16) | MUX_PA31E_TCC1_WO1) +#define PORT_PA31E_TCC1_WO1 (1ul << 31) +#define PIN_PA08F_TCC1_WO2 8L /**< \brief TCC1 signal: WO2 on PA08 mux F */ +#define MUX_PA08F_TCC1_WO2 5L +#define PINMUX_PA08F_TCC1_WO2 ((PIN_PA08F_TCC1_WO2 << 16) | MUX_PA08F_TCC1_WO2) +#define PORT_PA08F_TCC1_WO2 (1ul << 8) +#define PIN_PA24F_TCC1_WO2 24L /**< \brief TCC1 signal: WO2 on PA24 mux F */ +#define MUX_PA24F_TCC1_WO2 5L +#define PINMUX_PA24F_TCC1_WO2 ((PIN_PA24F_TCC1_WO2 << 16) | MUX_PA24F_TCC1_WO2) +#define PORT_PA24F_TCC1_WO2 (1ul << 24) +#define PIN_PA09F_TCC1_WO3 9L /**< \brief TCC1 signal: WO3 on PA09 mux F */ +#define MUX_PA09F_TCC1_WO3 5L +#define PINMUX_PA09F_TCC1_WO3 ((PIN_PA09F_TCC1_WO3 << 16) | MUX_PA09F_TCC1_WO3) +#define PORT_PA09F_TCC1_WO3 (1ul << 9) +#define PIN_PA25F_TCC1_WO3 25L /**< \brief TCC1 signal: WO3 on PA25 mux F */ +#define MUX_PA25F_TCC1_WO3 5L +#define PINMUX_PA25F_TCC1_WO3 ((PIN_PA25F_TCC1_WO3 << 16) | MUX_PA25F_TCC1_WO3) +#define PORT_PA25F_TCC1_WO3 (1ul << 25) +/* ========== PORT definition for TCC2 peripheral ========== */ +#define PIN_PA16E_TCC2_WO0 16L /**< \brief TCC2 signal: WO0 on PA16 mux E */ +#define MUX_PA16E_TCC2_WO0 4L +#define PINMUX_PA16E_TCC2_WO0 ((PIN_PA16E_TCC2_WO0 << 16) | MUX_PA16E_TCC2_WO0) +#define PORT_PA16E_TCC2_WO0 (1ul << 16) +#define PIN_PA17E_TCC2_WO1 17L /**< \brief TCC2 signal: WO1 on PA17 mux E */ +#define MUX_PA17E_TCC2_WO1 4L +#define PINMUX_PA17E_TCC2_WO1 ((PIN_PA17E_TCC2_WO1 << 16) | MUX_PA17E_TCC2_WO1) +#define PORT_PA17E_TCC2_WO1 (1ul << 17) +/* ========== PORT definition for TC3 peripheral ========== */ +#define PIN_PA18E_TC3_WO0 18L /**< \brief TC3 signal: WO0 on PA18 mux E */ +#define MUX_PA18E_TC3_WO0 4L +#define PINMUX_PA18E_TC3_WO0 ((PIN_PA18E_TC3_WO0 << 16) | MUX_PA18E_TC3_WO0) +#define PORT_PA18E_TC3_WO0 (1ul << 18) +#define PIN_PA14E_TC3_WO0 14L /**< \brief TC3 signal: WO0 on PA14 mux E */ +#define MUX_PA14E_TC3_WO0 4L +#define PINMUX_PA14E_TC3_WO0 ((PIN_PA14E_TC3_WO0 << 16) | MUX_PA14E_TC3_WO0) +#define PORT_PA14E_TC3_WO0 (1ul << 14) +#define PIN_PA19E_TC3_WO1 19L /**< \brief TC3 signal: WO1 on PA19 mux E */ +#define MUX_PA19E_TC3_WO1 4L +#define PINMUX_PA19E_TC3_WO1 ((PIN_PA19E_TC3_WO1 << 16) | MUX_PA19E_TC3_WO1) +#define PORT_PA19E_TC3_WO1 (1ul << 19) +#define PIN_PA15E_TC3_WO1 15L /**< \brief TC3 signal: WO1 on PA15 mux E */ +#define MUX_PA15E_TC3_WO1 4L +#define PINMUX_PA15E_TC3_WO1 ((PIN_PA15E_TC3_WO1 << 16) | MUX_PA15E_TC3_WO1) +#define PORT_PA15E_TC3_WO1 (1ul << 15) +/* ========== PORT definition for TC4 peripheral ========== */ +#define PIN_PA22E_TC4_WO0 22L /**< \brief TC4 signal: WO0 on PA22 mux E */ +#define MUX_PA22E_TC4_WO0 4L +#define PINMUX_PA22E_TC4_WO0 ((PIN_PA22E_TC4_WO0 << 16) | MUX_PA22E_TC4_WO0) +#define PORT_PA22E_TC4_WO0 (1ul << 22) +#define PIN_PA23E_TC4_WO1 23L /**< \brief TC4 signal: WO1 on PA23 mux E */ +#define MUX_PA23E_TC4_WO1 4L +#define PINMUX_PA23E_TC4_WO1 ((PIN_PA23E_TC4_WO1 << 16) | MUX_PA23E_TC4_WO1) +#define PORT_PA23E_TC4_WO1 (1ul << 23) +/* ========== PORT definition for TC5 peripheral ========== */ +#define PIN_PA24E_TC5_WO0 24L /**< \brief TC5 signal: WO0 on PA24 mux E */ +#define MUX_PA24E_TC5_WO0 4L +#define PINMUX_PA24E_TC5_WO0 ((PIN_PA24E_TC5_WO0 << 16) | MUX_PA24E_TC5_WO0) +#define PORT_PA24E_TC5_WO0 (1ul << 24) +#define PIN_PA25E_TC5_WO1 25L /**< \brief TC5 signal: WO1 on PA25 mux E */ +#define MUX_PA25E_TC5_WO1 4L +#define PINMUX_PA25E_TC5_WO1 ((PIN_PA25E_TC5_WO1 << 16) | MUX_PA25E_TC5_WO1) +#define PORT_PA25E_TC5_WO1 (1ul << 25) +/* ========== PORT definition for ADC peripheral ========== */ +#define PIN_PA02B_ADC_AIN0 2L /**< \brief ADC signal: AIN0 on PA02 mux B */ +#define MUX_PA02B_ADC_AIN0 1L +#define PINMUX_PA02B_ADC_AIN0 ((PIN_PA02B_ADC_AIN0 << 16) | MUX_PA02B_ADC_AIN0) +#define PORT_PA02B_ADC_AIN0 (1ul << 2) +#define PIN_PA03B_ADC_AIN1 3L /**< \brief ADC signal: AIN1 on PA03 mux B */ +#define MUX_PA03B_ADC_AIN1 1L +#define PINMUX_PA03B_ADC_AIN1 ((PIN_PA03B_ADC_AIN1 << 16) | MUX_PA03B_ADC_AIN1) +#define PORT_PA03B_ADC_AIN1 (1ul << 3) +#define PIN_PA04B_ADC_AIN4 4L /**< \brief ADC signal: AIN4 on PA04 mux B */ +#define MUX_PA04B_ADC_AIN4 1L +#define PINMUX_PA04B_ADC_AIN4 ((PIN_PA04B_ADC_AIN4 << 16) | MUX_PA04B_ADC_AIN4) +#define PORT_PA04B_ADC_AIN4 (1ul << 4) +#define PIN_PA05B_ADC_AIN5 5L /**< \brief ADC signal: AIN5 on PA05 mux B */ +#define MUX_PA05B_ADC_AIN5 1L +#define PINMUX_PA05B_ADC_AIN5 ((PIN_PA05B_ADC_AIN5 << 16) | MUX_PA05B_ADC_AIN5) +#define PORT_PA05B_ADC_AIN5 (1ul << 5) +#define PIN_PA06B_ADC_AIN6 6L /**< \brief ADC signal: AIN6 on PA06 mux B */ +#define MUX_PA06B_ADC_AIN6 1L +#define PINMUX_PA06B_ADC_AIN6 ((PIN_PA06B_ADC_AIN6 << 16) | MUX_PA06B_ADC_AIN6) +#define PORT_PA06B_ADC_AIN6 (1ul << 6) +#define PIN_PA07B_ADC_AIN7 7L /**< \brief ADC signal: AIN7 on PA07 mux B */ +#define MUX_PA07B_ADC_AIN7 1L +#define PINMUX_PA07B_ADC_AIN7 ((PIN_PA07B_ADC_AIN7 << 16) | MUX_PA07B_ADC_AIN7) +#define PORT_PA07B_ADC_AIN7 (1ul << 7) +#define PIN_PB02B_ADC_AIN10 34L /**< \brief ADC signal: AIN10 on PB02 mux B */ +#define MUX_PB02B_ADC_AIN10 1L +#define PINMUX_PB02B_ADC_AIN10 ((PIN_PB02B_ADC_AIN10 << 16) | MUX_PB02B_ADC_AIN10) +#define PORT_PB02B_ADC_AIN10 (1ul << 2) +#define PIN_PB03B_ADC_AIN11 35L /**< \brief ADC signal: AIN11 on PB03 mux B */ +#define MUX_PB03B_ADC_AIN11 1L +#define PINMUX_PB03B_ADC_AIN11 ((PIN_PB03B_ADC_AIN11 << 16) | MUX_PB03B_ADC_AIN11) +#define PORT_PB03B_ADC_AIN11 (1ul << 3) +#define PIN_PB04B_ADC_AIN12 36L /**< \brief ADC signal: AIN12 on PB04 mux B */ +#define MUX_PB04B_ADC_AIN12 1L +#define PINMUX_PB04B_ADC_AIN12 ((PIN_PB04B_ADC_AIN12 << 16) | MUX_PB04B_ADC_AIN12) +#define PORT_PB04B_ADC_AIN12 (1ul << 4) +#define PIN_PB05B_ADC_AIN13 37L /**< \brief ADC signal: AIN13 on PB05 mux B */ +#define MUX_PB05B_ADC_AIN13 1L +#define PINMUX_PB05B_ADC_AIN13 ((PIN_PB05B_ADC_AIN13 << 16) | MUX_PB05B_ADC_AIN13) +#define PORT_PB05B_ADC_AIN13 (1ul << 5) +#define PIN_PA08B_ADC_AIN16 8L /**< \brief ADC signal: AIN16 on PA08 mux B */ +#define MUX_PA08B_ADC_AIN16 1L +#define PINMUX_PA08B_ADC_AIN16 ((PIN_PA08B_ADC_AIN16 << 16) | MUX_PA08B_ADC_AIN16) +#define PORT_PA08B_ADC_AIN16 (1ul << 8) +#define PIN_PA09B_ADC_AIN17 9L /**< \brief ADC signal: AIN17 on PA09 mux B */ +#define MUX_PA09B_ADC_AIN17 1L +#define PINMUX_PA09B_ADC_AIN17 ((PIN_PA09B_ADC_AIN17 << 16) | MUX_PA09B_ADC_AIN17) +#define PORT_PA09B_ADC_AIN17 (1ul << 9) +#define PIN_PA10B_ADC_AIN18 10L /**< \brief ADC signal: AIN18 on PA10 mux B */ +#define MUX_PA10B_ADC_AIN18 1L +#define PINMUX_PA10B_ADC_AIN18 ((PIN_PA10B_ADC_AIN18 << 16) | MUX_PA10B_ADC_AIN18) +#define PORT_PA10B_ADC_AIN18 (1ul << 10) +#define PIN_PA11B_ADC_AIN19 11L /**< \brief ADC signal: AIN19 on PA11 mux B */ +#define MUX_PA11B_ADC_AIN19 1L +#define PINMUX_PA11B_ADC_AIN19 ((PIN_PA11B_ADC_AIN19 << 16) | MUX_PA11B_ADC_AIN19) +#define PORT_PA11B_ADC_AIN19 (1ul << 11) +#define PIN_PA04B_ADC_VREFP 4L /**< \brief ADC signal: VREFP on PA04 mux B */ +#define MUX_PA04B_ADC_VREFP 1L +#define PINMUX_PA04B_ADC_VREFP ((PIN_PA04B_ADC_VREFP << 16) | MUX_PA04B_ADC_VREFP) +#define PORT_PA04B_ADC_VREFP (1ul << 4) +/* ========== PORT definition for AC peripheral ========== */ +#define PIN_PA04B_AC_AIN0 4L /**< \brief AC signal: AIN0 on PA04 mux B */ +#define MUX_PA04B_AC_AIN0 1L +#define PINMUX_PA04B_AC_AIN0 ((PIN_PA04B_AC_AIN0 << 16) | MUX_PA04B_AC_AIN0) +#define PORT_PA04B_AC_AIN0 (1ul << 4) +#define PIN_PA05B_AC_AIN1 5L /**< \brief AC signal: AIN1 on PA05 mux B */ +#define MUX_PA05B_AC_AIN1 1L +#define PINMUX_PA05B_AC_AIN1 ((PIN_PA05B_AC_AIN1 << 16) | MUX_PA05B_AC_AIN1) +#define PORT_PA05B_AC_AIN1 (1ul << 5) +#define PIN_PA06B_AC_AIN2 6L /**< \brief AC signal: AIN2 on PA06 mux B */ +#define MUX_PA06B_AC_AIN2 1L +#define PINMUX_PA06B_AC_AIN2 ((PIN_PA06B_AC_AIN2 << 16) | MUX_PA06B_AC_AIN2) +#define PORT_PA06B_AC_AIN2 (1ul << 6) +#define PIN_PA07B_AC_AIN3 7L /**< \brief AC signal: AIN3 on PA07 mux B */ +#define MUX_PA07B_AC_AIN3 1L +#define PINMUX_PA07B_AC_AIN3 ((PIN_PA07B_AC_AIN3 << 16) | MUX_PA07B_AC_AIN3) +#define PORT_PA07B_AC_AIN3 (1ul << 7) +#define PIN_PA18H_AC_CMP0 18L /**< \brief AC signal: CMP0 on PA18 mux H */ +#define MUX_PA18H_AC_CMP0 7L +#define PINMUX_PA18H_AC_CMP0 ((PIN_PA18H_AC_CMP0 << 16) | MUX_PA18H_AC_CMP0) +#define PORT_PA18H_AC_CMP0 (1ul << 18) +#define PIN_PA19H_AC_CMP1 19L /**< \brief AC signal: CMP1 on PA19 mux H */ +#define MUX_PA19H_AC_CMP1 7L +#define PINMUX_PA19H_AC_CMP1 ((PIN_PA19H_AC_CMP1 << 16) | MUX_PA19H_AC_CMP1) +#define PORT_PA19H_AC_CMP1 (1ul << 19) +/* ========== PORT definition for DAC peripheral ========== */ +#define PIN_PA02B_DAC_VOUT 2L /**< \brief DAC signal: VOUT on PA02 mux B */ +#define MUX_PA02B_DAC_VOUT 1L +#define PINMUX_PA02B_DAC_VOUT ((PIN_PA02B_DAC_VOUT << 16) | MUX_PA02B_DAC_VOUT) +#define PORT_PA02B_DAC_VOUT (1ul << 2) +#define PIN_PA03B_DAC_VREFP 3L /**< \brief DAC signal: VREFP on PA03 mux B */ +#define MUX_PA03B_DAC_VREFP 1L +#define PINMUX_PA03B_DAC_VREFP ((PIN_PA03B_DAC_VREFP << 16) | MUX_PA03B_DAC_VREFP) +#define PORT_PA03B_DAC_VREFP (1ul << 3) +/* ========== PORT definition for AC1 peripheral ========== */ +#define PIN_PB04B_AC1_AIN0 36L /**< \brief AC1 signal: AIN0 on PB04 mux B */ +#define MUX_PB04B_AC1_AIN0 1L +#define PINMUX_PB04B_AC1_AIN0 ((PIN_PB04B_AC1_AIN0 << 16) | MUX_PB04B_AC1_AIN0) +#define PORT_PB04B_AC1_AIN0 (1ul << 4) +#define PIN_PB05B_AC1_AIN1 37L /**< \brief AC1 signal: AIN1 on PB05 mux B */ +#define MUX_PB05B_AC1_AIN1 1L +#define PINMUX_PB05B_AC1_AIN1 ((PIN_PB05B_AC1_AIN1 << 16) | MUX_PB05B_AC1_AIN1) +#define PORT_PB05B_AC1_AIN1 (1ul << 5) +#define PIN_PB02B_AC1_AIN2 34L /**< \brief AC1 signal: AIN2 on PB02 mux B */ +#define MUX_PB02B_AC1_AIN2 1L +#define PINMUX_PB02B_AC1_AIN2 ((PIN_PB02B_AC1_AIN2 << 16) | MUX_PB02B_AC1_AIN2) +#define PORT_PB02B_AC1_AIN2 (1ul << 2) +#define PIN_PB03B_AC1_AIN3 35L /**< \brief AC1 signal: AIN3 on PB03 mux B */ +#define MUX_PB03B_AC1_AIN3 1L +#define PINMUX_PB03B_AC1_AIN3 ((PIN_PB03B_AC1_AIN3 << 16) | MUX_PB03B_AC1_AIN3) +#define PORT_PB03B_AC1_AIN3 (1ul << 3) +#define PIN_PA24H_AC1_CMP0 24L /**< \brief AC1 signal: CMP0 on PA24 mux H */ +#define MUX_PA24H_AC1_CMP0 7L +#define PINMUX_PA24H_AC1_CMP0 ((PIN_PA24H_AC1_CMP0 << 16) | MUX_PA24H_AC1_CMP0) +#define PORT_PA24H_AC1_CMP0 (1ul << 24) +#define PIN_PA25H_AC1_CMP1 25L /**< \brief AC1 signal: CMP1 on PA25 mux H */ +#define MUX_PA25H_AC1_CMP1 7L +#define PINMUX_PA25H_AC1_CMP1 ((PIN_PA25H_AC1_CMP1 << 16) | MUX_PA25H_AC1_CMP1) +#define PORT_PA25H_AC1_CMP1 (1ul << 25) +/* ========== PORT definition for TCC3 peripheral ========== */ +#define PIN_PA02F_TCC3_WO0 2L /**< \brief TCC3 signal: WO0 on PA02 mux F */ +#define MUX_PA02F_TCC3_WO0 5L +#define PINMUX_PA02F_TCC3_WO0 ((PIN_PA02F_TCC3_WO0 << 16) | MUX_PA02F_TCC3_WO0) +#define PORT_PA02F_TCC3_WO0 (1ul << 2) +#define PIN_PA03F_TCC3_WO1 3L /**< \brief TCC3 signal: WO1 on PA03 mux F */ +#define MUX_PA03F_TCC3_WO1 5L +#define PINMUX_PA03F_TCC3_WO1 ((PIN_PA03F_TCC3_WO1 << 16) | MUX_PA03F_TCC3_WO1) +#define PORT_PA03F_TCC3_WO1 (1ul << 3) +#define PIN_PA04F_TCC3_WO2 4L /**< \brief TCC3 signal: WO2 on PA04 mux F */ +#define MUX_PA04F_TCC3_WO2 5L +#define PINMUX_PA04F_TCC3_WO2 ((PIN_PA04F_TCC3_WO2 << 16) | MUX_PA04F_TCC3_WO2) +#define PORT_PA04F_TCC3_WO2 (1ul << 4) +#define PIN_PB02F_TCC3_WO2 34L /**< \brief TCC3 signal: WO2 on PB02 mux F */ +#define MUX_PB02F_TCC3_WO2 5L +#define PINMUX_PB02F_TCC3_WO2 ((PIN_PB02F_TCC3_WO2 << 16) | MUX_PB02F_TCC3_WO2) +#define PORT_PB02F_TCC3_WO2 (1ul << 2) +#define PIN_PA05F_TCC3_WO3 5L /**< \brief TCC3 signal: WO3 on PA05 mux F */ +#define MUX_PA05F_TCC3_WO3 5L +#define PINMUX_PA05F_TCC3_WO3 ((PIN_PA05F_TCC3_WO3 << 16) | MUX_PA05F_TCC3_WO3) +#define PORT_PA05F_TCC3_WO3 (1ul << 5) +#define PIN_PB03F_TCC3_WO3 35L /**< \brief TCC3 signal: WO3 on PB03 mux F */ +#define MUX_PB03F_TCC3_WO3 5L +#define PINMUX_PB03F_TCC3_WO3 ((PIN_PB03F_TCC3_WO3 << 16) | MUX_PB03F_TCC3_WO3) +#define PORT_PB03F_TCC3_WO3 (1ul << 3) +#define PIN_PA06F_TCC3_WO4 6L /**< \brief TCC3 signal: WO4 on PA06 mux F */ +#define MUX_PA06F_TCC3_WO4 5L +#define PINMUX_PA06F_TCC3_WO4 ((PIN_PA06F_TCC3_WO4 << 16) | MUX_PA06F_TCC3_WO4) +#define PORT_PA06F_TCC3_WO4 (1ul << 6) +#define PIN_PA30F_TCC3_WO4 30L /**< \brief TCC3 signal: WO4 on PA30 mux F */ +#define MUX_PA30F_TCC3_WO4 5L +#define PINMUX_PA30F_TCC3_WO4 ((PIN_PA30F_TCC3_WO4 << 16) | MUX_PA30F_TCC3_WO4) +#define PORT_PA30F_TCC3_WO4 (1ul << 30) +#define PIN_PA07F_TCC3_WO5 7L /**< \brief TCC3 signal: WO5 on PA07 mux F */ +#define MUX_PA07F_TCC3_WO5 5L +#define PINMUX_PA07F_TCC3_WO5 ((PIN_PA07F_TCC3_WO5 << 16) | MUX_PA07F_TCC3_WO5) +#define PORT_PA07F_TCC3_WO5 (1ul << 7) +#define PIN_PA31F_TCC3_WO5 31L /**< \brief TCC3 signal: WO5 on PA31 mux F */ +#define MUX_PA31F_TCC3_WO5 5L +#define PINMUX_PA31F_TCC3_WO5 ((PIN_PA31F_TCC3_WO5 << 16) | MUX_PA31F_TCC3_WO5) +#define PORT_PA31F_TCC3_WO5 (1ul << 31) + +#endif /* _SAMD21E17L_PIO_ */ diff --git a/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/utils/cmsis/samd21/include/pio/samd21e18a.h b/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/utils/cmsis/samd21/include/pio/samd21e18a.h new file mode 100644 index 0000000..61f15d5 --- /dev/null +++ b/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/utils/cmsis/samd21/include/pio/samd21e18a.h @@ -0,0 +1,634 @@ +/** + * \file + * + * \brief Peripheral I/O description for SAMD21E18A + * + * Copyright (c) 2014-2018 Microchip Technology Inc. and its subsidiaries. + * + * \asf_license_start + * + * \page License + * + * Subject to your compliance with these terms, you may use Microchip + * software and any derivatives exclusively with Microchip products. + * It is your responsibility to comply with third party license terms applicable + * to your use of third party software (including open source software) that + * may accompany Microchip software. + * + * THIS SOFTWARE IS SUPPLIED BY MICROCHIP "AS IS". NO WARRANTIES, + * WHETHER EXPRESS, IMPLIED OR STATUTORY, APPLY TO THIS SOFTWARE, + * INCLUDING ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, + * AND FITNESS FOR A PARTICULAR PURPOSE. IN NO EVENT WILL MICROCHIP BE + * LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL OR CONSEQUENTIAL + * LOSS, DAMAGE, COST OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE + * SOFTWARE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE + * POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT + * ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY + * RELATED TO THIS SOFTWARE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, + * THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THIS SOFTWARE. + * + * \asf_license_stop + * + */ +/* + * Support and FAQ: visit Microchip Support + */ + +#ifndef _SAMD21E18A_PIO_ +#define _SAMD21E18A_PIO_ + +#define PIN_PA00 0 /**< \brief Pin Number for PA00 */ +#define PORT_PA00 (1ul << 0) /**< \brief PORT Mask for PA00 */ +#define PIN_PA01 1 /**< \brief Pin Number for PA01 */ +#define PORT_PA01 (1ul << 1) /**< \brief PORT Mask for PA01 */ +#define PIN_PA02 2 /**< \brief Pin Number for PA02 */ +#define PORT_PA02 (1ul << 2) /**< \brief PORT Mask for PA02 */ +#define PIN_PA03 3 /**< \brief Pin Number for PA03 */ +#define PORT_PA03 (1ul << 3) /**< \brief PORT Mask for PA03 */ +#define PIN_PA04 4 /**< \brief Pin Number for PA04 */ +#define PORT_PA04 (1ul << 4) /**< \brief PORT Mask for PA04 */ +#define PIN_PA05 5 /**< \brief Pin Number for PA05 */ +#define PORT_PA05 (1ul << 5) /**< \brief PORT Mask for PA05 */ +#define PIN_PA06 6 /**< \brief Pin Number for PA06 */ +#define PORT_PA06 (1ul << 6) /**< \brief PORT Mask for PA06 */ +#define PIN_PA07 7 /**< \brief Pin Number for PA07 */ +#define PORT_PA07 (1ul << 7) /**< \brief PORT Mask for PA07 */ +#define PIN_PA08 8 /**< \brief Pin Number for PA08 */ +#define PORT_PA08 (1ul << 8) /**< \brief PORT Mask for PA08 */ +#define PIN_PA09 9 /**< \brief Pin Number for PA09 */ +#define PORT_PA09 (1ul << 9) /**< \brief PORT Mask for PA09 */ +#define PIN_PA10 10 /**< \brief Pin Number for PA10 */ +#define PORT_PA10 (1ul << 10) /**< \brief PORT Mask for PA10 */ +#define PIN_PA11 11 /**< \brief Pin Number for PA11 */ +#define PORT_PA11 (1ul << 11) /**< \brief PORT Mask for PA11 */ +#define PIN_PA14 14 /**< \brief Pin Number for PA14 */ +#define PORT_PA14 (1ul << 14) /**< \brief PORT Mask for PA14 */ +#define PIN_PA15 15 /**< \brief Pin Number for PA15 */ +#define PORT_PA15 (1ul << 15) /**< \brief PORT Mask for PA15 */ +#define PIN_PA16 16 /**< \brief Pin Number for PA16 */ +#define PORT_PA16 (1ul << 16) /**< \brief PORT Mask for PA16 */ +#define PIN_PA17 17 /**< \brief Pin Number for PA17 */ +#define PORT_PA17 (1ul << 17) /**< \brief PORT Mask for PA17 */ +#define PIN_PA18 18 /**< \brief Pin Number for PA18 */ +#define PORT_PA18 (1ul << 18) /**< \brief PORT Mask for PA18 */ +#define PIN_PA19 19 /**< \brief Pin Number for PA19 */ +#define PORT_PA19 (1ul << 19) /**< \brief PORT Mask for PA19 */ +#define PIN_PA22 22 /**< \brief Pin Number for PA22 */ +#define PORT_PA22 (1ul << 22) /**< \brief PORT Mask for PA22 */ +#define PIN_PA23 23 /**< \brief Pin Number for PA23 */ +#define PORT_PA23 (1ul << 23) /**< \brief PORT Mask for PA23 */ +#define PIN_PA24 24 /**< \brief Pin Number for PA24 */ +#define PORT_PA24 (1ul << 24) /**< \brief PORT Mask for PA24 */ +#define PIN_PA25 25 /**< \brief Pin Number for PA25 */ +#define PORT_PA25 (1ul << 25) /**< \brief PORT Mask for PA25 */ +#define PIN_PA27 27 /**< \brief Pin Number for PA27 */ +#define PORT_PA27 (1ul << 27) /**< \brief PORT Mask for PA27 */ +#define PIN_PA28 28 /**< \brief Pin Number for PA28 */ +#define PORT_PA28 (1ul << 28) /**< \brief PORT Mask for PA28 */ +#define PIN_PA30 30 /**< \brief Pin Number for PA30 */ +#define PORT_PA30 (1ul << 30) /**< \brief PORT Mask for PA30 */ +#define PIN_PA31 31 /**< \brief Pin Number for PA31 */ +#define PORT_PA31 (1ul << 31) /**< \brief PORT Mask for PA31 */ +/* ========== PORT definition for GCLK peripheral ========== */ +#define PIN_PA14H_GCLK_IO0 14L /**< \brief GCLK signal: IO0 on PA14 mux H */ +#define MUX_PA14H_GCLK_IO0 7L +#define PINMUX_PA14H_GCLK_IO0 ((PIN_PA14H_GCLK_IO0 << 16) | MUX_PA14H_GCLK_IO0) +#define PORT_PA14H_GCLK_IO0 (1ul << 14) +#define PIN_PA27H_GCLK_IO0 27L /**< \brief GCLK signal: IO0 on PA27 mux H */ +#define MUX_PA27H_GCLK_IO0 7L +#define PINMUX_PA27H_GCLK_IO0 ((PIN_PA27H_GCLK_IO0 << 16) | MUX_PA27H_GCLK_IO0) +#define PORT_PA27H_GCLK_IO0 (1ul << 27) +#define PIN_PA28H_GCLK_IO0 28L /**< \brief GCLK signal: IO0 on PA28 mux H */ +#define MUX_PA28H_GCLK_IO0 7L +#define PINMUX_PA28H_GCLK_IO0 ((PIN_PA28H_GCLK_IO0 << 16) | MUX_PA28H_GCLK_IO0) +#define PORT_PA28H_GCLK_IO0 (1ul << 28) +#define PIN_PA30H_GCLK_IO0 30L /**< \brief GCLK signal: IO0 on PA30 mux H */ +#define MUX_PA30H_GCLK_IO0 7L +#define PINMUX_PA30H_GCLK_IO0 ((PIN_PA30H_GCLK_IO0 << 16) | MUX_PA30H_GCLK_IO0) +#define PORT_PA30H_GCLK_IO0 (1ul << 30) +#define PIN_PA15H_GCLK_IO1 15L /**< \brief GCLK signal: IO1 on PA15 mux H */ +#define MUX_PA15H_GCLK_IO1 7L +#define PINMUX_PA15H_GCLK_IO1 ((PIN_PA15H_GCLK_IO1 << 16) | MUX_PA15H_GCLK_IO1) +#define PORT_PA15H_GCLK_IO1 (1ul << 15) +#define PIN_PA16H_GCLK_IO2 16L /**< \brief GCLK signal: IO2 on PA16 mux H */ +#define MUX_PA16H_GCLK_IO2 7L +#define PINMUX_PA16H_GCLK_IO2 ((PIN_PA16H_GCLK_IO2 << 16) | MUX_PA16H_GCLK_IO2) +#define PORT_PA16H_GCLK_IO2 (1ul << 16) +#define PIN_PA17H_GCLK_IO3 17L /**< \brief GCLK signal: IO3 on PA17 mux H */ +#define MUX_PA17H_GCLK_IO3 7L +#define PINMUX_PA17H_GCLK_IO3 ((PIN_PA17H_GCLK_IO3 << 16) | MUX_PA17H_GCLK_IO3) +#define PORT_PA17H_GCLK_IO3 (1ul << 17) +#define PIN_PA10H_GCLK_IO4 10L /**< \brief GCLK signal: IO4 on PA10 mux H */ +#define MUX_PA10H_GCLK_IO4 7L +#define PINMUX_PA10H_GCLK_IO4 ((PIN_PA10H_GCLK_IO4 << 16) | MUX_PA10H_GCLK_IO4) +#define PORT_PA10H_GCLK_IO4 (1ul << 10) +#define PIN_PA11H_GCLK_IO5 11L /**< \brief GCLK signal: IO5 on PA11 mux H */ +#define MUX_PA11H_GCLK_IO5 7L +#define PINMUX_PA11H_GCLK_IO5 ((PIN_PA11H_GCLK_IO5 << 16) | MUX_PA11H_GCLK_IO5) +#define PORT_PA11H_GCLK_IO5 (1ul << 11) +#define PIN_PA22H_GCLK_IO6 22L /**< \brief GCLK signal: IO6 on PA22 mux H */ +#define MUX_PA22H_GCLK_IO6 7L +#define PINMUX_PA22H_GCLK_IO6 ((PIN_PA22H_GCLK_IO6 << 16) | MUX_PA22H_GCLK_IO6) +#define PORT_PA22H_GCLK_IO6 (1ul << 22) +#define PIN_PA23H_GCLK_IO7 23L /**< \brief GCLK signal: IO7 on PA23 mux H */ +#define MUX_PA23H_GCLK_IO7 7L +#define PINMUX_PA23H_GCLK_IO7 ((PIN_PA23H_GCLK_IO7 << 16) | MUX_PA23H_GCLK_IO7) +#define PORT_PA23H_GCLK_IO7 (1ul << 23) +/* ========== PORT definition for EIC peripheral ========== */ +#define PIN_PA16A_EIC_EXTINT0 16L /**< \brief EIC signal: EXTINT0 on PA16 mux A */ +#define MUX_PA16A_EIC_EXTINT0 0L +#define PINMUX_PA16A_EIC_EXTINT0 ((PIN_PA16A_EIC_EXTINT0 << 16) | MUX_PA16A_EIC_EXTINT0) +#define PORT_PA16A_EIC_EXTINT0 (1ul << 16) +#define PIN_PA00A_EIC_EXTINT0 0L /**< \brief EIC signal: EXTINT0 on PA00 mux A */ +#define MUX_PA00A_EIC_EXTINT0 0L +#define PINMUX_PA00A_EIC_EXTINT0 ((PIN_PA00A_EIC_EXTINT0 << 16) | MUX_PA00A_EIC_EXTINT0) +#define PORT_PA00A_EIC_EXTINT0 (1ul << 0) +#define PIN_PA17A_EIC_EXTINT1 17L /**< \brief EIC signal: EXTINT1 on PA17 mux A */ +#define MUX_PA17A_EIC_EXTINT1 0L +#define PINMUX_PA17A_EIC_EXTINT1 ((PIN_PA17A_EIC_EXTINT1 << 16) | MUX_PA17A_EIC_EXTINT1) +#define PORT_PA17A_EIC_EXTINT1 (1ul << 17) +#define PIN_PA01A_EIC_EXTINT1 1L /**< \brief EIC signal: EXTINT1 on PA01 mux A */ +#define MUX_PA01A_EIC_EXTINT1 0L +#define PINMUX_PA01A_EIC_EXTINT1 ((PIN_PA01A_EIC_EXTINT1 << 16) | MUX_PA01A_EIC_EXTINT1) +#define PORT_PA01A_EIC_EXTINT1 (1ul << 1) +#define PIN_PA18A_EIC_EXTINT2 18L /**< \brief EIC signal: EXTINT2 on PA18 mux A */ +#define MUX_PA18A_EIC_EXTINT2 0L +#define PINMUX_PA18A_EIC_EXTINT2 ((PIN_PA18A_EIC_EXTINT2 << 16) | MUX_PA18A_EIC_EXTINT2) +#define PORT_PA18A_EIC_EXTINT2 (1ul << 18) +#define PIN_PA02A_EIC_EXTINT2 2L /**< \brief EIC signal: EXTINT2 on PA02 mux A */ +#define MUX_PA02A_EIC_EXTINT2 0L +#define PINMUX_PA02A_EIC_EXTINT2 ((PIN_PA02A_EIC_EXTINT2 << 16) | MUX_PA02A_EIC_EXTINT2) +#define PORT_PA02A_EIC_EXTINT2 (1ul << 2) +#define PIN_PA03A_EIC_EXTINT3 3L /**< \brief EIC signal: EXTINT3 on PA03 mux A */ +#define MUX_PA03A_EIC_EXTINT3 0L +#define PINMUX_PA03A_EIC_EXTINT3 ((PIN_PA03A_EIC_EXTINT3 << 16) | MUX_PA03A_EIC_EXTINT3) +#define PORT_PA03A_EIC_EXTINT3 (1ul << 3) +#define PIN_PA19A_EIC_EXTINT3 19L /**< \brief EIC signal: EXTINT3 on PA19 mux A */ +#define MUX_PA19A_EIC_EXTINT3 0L +#define PINMUX_PA19A_EIC_EXTINT3 ((PIN_PA19A_EIC_EXTINT3 << 16) | MUX_PA19A_EIC_EXTINT3) +#define PORT_PA19A_EIC_EXTINT3 (1ul << 19) +#define PIN_PA04A_EIC_EXTINT4 4L /**< \brief EIC signal: EXTINT4 on PA04 mux A */ +#define MUX_PA04A_EIC_EXTINT4 0L +#define PINMUX_PA04A_EIC_EXTINT4 ((PIN_PA04A_EIC_EXTINT4 << 16) | MUX_PA04A_EIC_EXTINT4) +#define PORT_PA04A_EIC_EXTINT4 (1ul << 4) +#define PIN_PA05A_EIC_EXTINT5 5L /**< \brief EIC signal: EXTINT5 on PA05 mux A */ +#define MUX_PA05A_EIC_EXTINT5 0L +#define PINMUX_PA05A_EIC_EXTINT5 ((PIN_PA05A_EIC_EXTINT5 << 16) | MUX_PA05A_EIC_EXTINT5) +#define PORT_PA05A_EIC_EXTINT5 (1ul << 5) +#define PIN_PA06A_EIC_EXTINT6 6L /**< \brief EIC signal: EXTINT6 on PA06 mux A */ +#define MUX_PA06A_EIC_EXTINT6 0L +#define PINMUX_PA06A_EIC_EXTINT6 ((PIN_PA06A_EIC_EXTINT6 << 16) | MUX_PA06A_EIC_EXTINT6) +#define PORT_PA06A_EIC_EXTINT6 (1ul << 6) +#define PIN_PA22A_EIC_EXTINT6 22L /**< \brief EIC signal: EXTINT6 on PA22 mux A */ +#define MUX_PA22A_EIC_EXTINT6 0L +#define PINMUX_PA22A_EIC_EXTINT6 ((PIN_PA22A_EIC_EXTINT6 << 16) | MUX_PA22A_EIC_EXTINT6) +#define PORT_PA22A_EIC_EXTINT6 (1ul << 22) +#define PIN_PA07A_EIC_EXTINT7 7L /**< \brief EIC signal: EXTINT7 on PA07 mux A */ +#define MUX_PA07A_EIC_EXTINT7 0L +#define PINMUX_PA07A_EIC_EXTINT7 ((PIN_PA07A_EIC_EXTINT7 << 16) | MUX_PA07A_EIC_EXTINT7) +#define PORT_PA07A_EIC_EXTINT7 (1ul << 7) +#define PIN_PA23A_EIC_EXTINT7 23L /**< \brief EIC signal: EXTINT7 on PA23 mux A */ +#define MUX_PA23A_EIC_EXTINT7 0L +#define PINMUX_PA23A_EIC_EXTINT7 ((PIN_PA23A_EIC_EXTINT7 << 16) | MUX_PA23A_EIC_EXTINT7) +#define PORT_PA23A_EIC_EXTINT7 (1ul << 23) +#define PIN_PA28A_EIC_EXTINT8 28L /**< \brief EIC signal: EXTINT8 on PA28 mux A */ +#define MUX_PA28A_EIC_EXTINT8 0L +#define PINMUX_PA28A_EIC_EXTINT8 ((PIN_PA28A_EIC_EXTINT8 << 16) | MUX_PA28A_EIC_EXTINT8) +#define PORT_PA28A_EIC_EXTINT8 (1ul << 28) +#define PIN_PA09A_EIC_EXTINT9 9L /**< \brief EIC signal: EXTINT9 on PA09 mux A */ +#define MUX_PA09A_EIC_EXTINT9 0L +#define PINMUX_PA09A_EIC_EXTINT9 ((PIN_PA09A_EIC_EXTINT9 << 16) | MUX_PA09A_EIC_EXTINT9) +#define PORT_PA09A_EIC_EXTINT9 (1ul << 9) +#define PIN_PA10A_EIC_EXTINT10 10L /**< \brief EIC signal: EXTINT10 on PA10 mux A */ +#define MUX_PA10A_EIC_EXTINT10 0L +#define PINMUX_PA10A_EIC_EXTINT10 ((PIN_PA10A_EIC_EXTINT10 << 16) | MUX_PA10A_EIC_EXTINT10) +#define PORT_PA10A_EIC_EXTINT10 (1ul << 10) +#define PIN_PA30A_EIC_EXTINT10 30L /**< \brief EIC signal: EXTINT10 on PA30 mux A */ +#define MUX_PA30A_EIC_EXTINT10 0L +#define PINMUX_PA30A_EIC_EXTINT10 ((PIN_PA30A_EIC_EXTINT10 << 16) | MUX_PA30A_EIC_EXTINT10) +#define PORT_PA30A_EIC_EXTINT10 (1ul << 30) +#define PIN_PA11A_EIC_EXTINT11 11L /**< \brief EIC signal: EXTINT11 on PA11 mux A */ +#define MUX_PA11A_EIC_EXTINT11 0L +#define PINMUX_PA11A_EIC_EXTINT11 ((PIN_PA11A_EIC_EXTINT11 << 16) | MUX_PA11A_EIC_EXTINT11) +#define PORT_PA11A_EIC_EXTINT11 (1ul << 11) +#define PIN_PA31A_EIC_EXTINT11 31L /**< \brief EIC signal: EXTINT11 on PA31 mux A */ +#define MUX_PA31A_EIC_EXTINT11 0L +#define PINMUX_PA31A_EIC_EXTINT11 ((PIN_PA31A_EIC_EXTINT11 << 16) | MUX_PA31A_EIC_EXTINT11) +#define PORT_PA31A_EIC_EXTINT11 (1ul << 31) +#define PIN_PA24A_EIC_EXTINT12 24L /**< \brief EIC signal: EXTINT12 on PA24 mux A */ +#define MUX_PA24A_EIC_EXTINT12 0L +#define PINMUX_PA24A_EIC_EXTINT12 ((PIN_PA24A_EIC_EXTINT12 << 16) | MUX_PA24A_EIC_EXTINT12) +#define PORT_PA24A_EIC_EXTINT12 (1ul << 24) +#define PIN_PA25A_EIC_EXTINT13 25L /**< \brief EIC signal: EXTINT13 on PA25 mux A */ +#define MUX_PA25A_EIC_EXTINT13 0L +#define PINMUX_PA25A_EIC_EXTINT13 ((PIN_PA25A_EIC_EXTINT13 << 16) | MUX_PA25A_EIC_EXTINT13) +#define PORT_PA25A_EIC_EXTINT13 (1ul << 25) +#define PIN_PA14A_EIC_EXTINT14 14L /**< \brief EIC signal: EXTINT14 on PA14 mux A */ +#define MUX_PA14A_EIC_EXTINT14 0L +#define PINMUX_PA14A_EIC_EXTINT14 ((PIN_PA14A_EIC_EXTINT14 << 16) | MUX_PA14A_EIC_EXTINT14) +#define PORT_PA14A_EIC_EXTINT14 (1ul << 14) +#define PIN_PA15A_EIC_EXTINT15 15L /**< \brief EIC signal: EXTINT15 on PA15 mux A */ +#define MUX_PA15A_EIC_EXTINT15 0L +#define PINMUX_PA15A_EIC_EXTINT15 ((PIN_PA15A_EIC_EXTINT15 << 16) | MUX_PA15A_EIC_EXTINT15) +#define PORT_PA15A_EIC_EXTINT15 (1ul << 15) +#define PIN_PA27A_EIC_EXTINT15 27L /**< \brief EIC signal: EXTINT15 on PA27 mux A */ +#define MUX_PA27A_EIC_EXTINT15 0L +#define PINMUX_PA27A_EIC_EXTINT15 ((PIN_PA27A_EIC_EXTINT15 << 16) | MUX_PA27A_EIC_EXTINT15) +#define PORT_PA27A_EIC_EXTINT15 (1ul << 27) +#define PIN_PA08A_EIC_NMI 8L /**< \brief EIC signal: NMI on PA08 mux A */ +#define MUX_PA08A_EIC_NMI 0L +#define PINMUX_PA08A_EIC_NMI ((PIN_PA08A_EIC_NMI << 16) | MUX_PA08A_EIC_NMI) +#define PORT_PA08A_EIC_NMI (1ul << 8) +/* ========== PORT definition for USB peripheral ========== */ +#define PIN_PA24G_USB_DM 24L /**< \brief USB signal: DM on PA24 mux G */ +#define MUX_PA24G_USB_DM 6L +#define PINMUX_PA24G_USB_DM ((PIN_PA24G_USB_DM << 16) | MUX_PA24G_USB_DM) +#define PORT_PA24G_USB_DM (1ul << 24) +#define PIN_PA25G_USB_DP 25L /**< \brief USB signal: DP on PA25 mux G */ +#define MUX_PA25G_USB_DP 6L +#define PINMUX_PA25G_USB_DP ((PIN_PA25G_USB_DP << 16) | MUX_PA25G_USB_DP) +#define PORT_PA25G_USB_DP (1ul << 25) +#define PIN_PA23G_USB_SOF_1KHZ 23L /**< \brief USB signal: SOF_1KHZ on PA23 mux G */ +#define MUX_PA23G_USB_SOF_1KHZ 6L +#define PINMUX_PA23G_USB_SOF_1KHZ ((PIN_PA23G_USB_SOF_1KHZ << 16) | MUX_PA23G_USB_SOF_1KHZ) +#define PORT_PA23G_USB_SOF_1KHZ (1ul << 23) +/* ========== PORT definition for SERCOM0 peripheral ========== */ +#define PIN_PA04D_SERCOM0_PAD0 4L /**< \brief SERCOM0 signal: PAD0 on PA04 mux D */ +#define MUX_PA04D_SERCOM0_PAD0 3L +#define PINMUX_PA04D_SERCOM0_PAD0 ((PIN_PA04D_SERCOM0_PAD0 << 16) | MUX_PA04D_SERCOM0_PAD0) +#define PORT_PA04D_SERCOM0_PAD0 (1ul << 4) +#define PIN_PA08C_SERCOM0_PAD0 8L /**< \brief SERCOM0 signal: PAD0 on PA08 mux C */ +#define MUX_PA08C_SERCOM0_PAD0 2L +#define PINMUX_PA08C_SERCOM0_PAD0 ((PIN_PA08C_SERCOM0_PAD0 << 16) | MUX_PA08C_SERCOM0_PAD0) +#define PORT_PA08C_SERCOM0_PAD0 (1ul << 8) +#define PIN_PA05D_SERCOM0_PAD1 5L /**< \brief SERCOM0 signal: PAD1 on PA05 mux D */ +#define MUX_PA05D_SERCOM0_PAD1 3L +#define PINMUX_PA05D_SERCOM0_PAD1 ((PIN_PA05D_SERCOM0_PAD1 << 16) | MUX_PA05D_SERCOM0_PAD1) +#define PORT_PA05D_SERCOM0_PAD1 (1ul << 5) +#define PIN_PA09C_SERCOM0_PAD1 9L /**< \brief SERCOM0 signal: PAD1 on PA09 mux C */ +#define MUX_PA09C_SERCOM0_PAD1 2L +#define PINMUX_PA09C_SERCOM0_PAD1 ((PIN_PA09C_SERCOM0_PAD1 << 16) | MUX_PA09C_SERCOM0_PAD1) +#define PORT_PA09C_SERCOM0_PAD1 (1ul << 9) +#define PIN_PA06D_SERCOM0_PAD2 6L /**< \brief SERCOM0 signal: PAD2 on PA06 mux D */ +#define MUX_PA06D_SERCOM0_PAD2 3L +#define PINMUX_PA06D_SERCOM0_PAD2 ((PIN_PA06D_SERCOM0_PAD2 << 16) | MUX_PA06D_SERCOM0_PAD2) +#define PORT_PA06D_SERCOM0_PAD2 (1ul << 6) +#define PIN_PA10C_SERCOM0_PAD2 10L /**< \brief SERCOM0 signal: PAD2 on PA10 mux C */ +#define MUX_PA10C_SERCOM0_PAD2 2L +#define PINMUX_PA10C_SERCOM0_PAD2 ((PIN_PA10C_SERCOM0_PAD2 << 16) | MUX_PA10C_SERCOM0_PAD2) +#define PORT_PA10C_SERCOM0_PAD2 (1ul << 10) +#define PIN_PA07D_SERCOM0_PAD3 7L /**< \brief SERCOM0 signal: PAD3 on PA07 mux D */ +#define MUX_PA07D_SERCOM0_PAD3 3L +#define PINMUX_PA07D_SERCOM0_PAD3 ((PIN_PA07D_SERCOM0_PAD3 << 16) | MUX_PA07D_SERCOM0_PAD3) +#define PORT_PA07D_SERCOM0_PAD3 (1ul << 7) +#define PIN_PA11C_SERCOM0_PAD3 11L /**< \brief SERCOM0 signal: PAD3 on PA11 mux C */ +#define MUX_PA11C_SERCOM0_PAD3 2L +#define PINMUX_PA11C_SERCOM0_PAD3 ((PIN_PA11C_SERCOM0_PAD3 << 16) | MUX_PA11C_SERCOM0_PAD3) +#define PORT_PA11C_SERCOM0_PAD3 (1ul << 11) +/* ========== PORT definition for SERCOM1 peripheral ========== */ +#define PIN_PA16C_SERCOM1_PAD0 16L /**< \brief SERCOM1 signal: PAD0 on PA16 mux C */ +#define MUX_PA16C_SERCOM1_PAD0 2L +#define PINMUX_PA16C_SERCOM1_PAD0 ((PIN_PA16C_SERCOM1_PAD0 << 16) | MUX_PA16C_SERCOM1_PAD0) +#define PORT_PA16C_SERCOM1_PAD0 (1ul << 16) +#define PIN_PA00D_SERCOM1_PAD0 0L /**< \brief SERCOM1 signal: PAD0 on PA00 mux D */ +#define MUX_PA00D_SERCOM1_PAD0 3L +#define PINMUX_PA00D_SERCOM1_PAD0 ((PIN_PA00D_SERCOM1_PAD0 << 16) | MUX_PA00D_SERCOM1_PAD0) +#define PORT_PA00D_SERCOM1_PAD0 (1ul << 0) +#define PIN_PA17C_SERCOM1_PAD1 17L /**< \brief SERCOM1 signal: PAD1 on PA17 mux C */ +#define MUX_PA17C_SERCOM1_PAD1 2L +#define PINMUX_PA17C_SERCOM1_PAD1 ((PIN_PA17C_SERCOM1_PAD1 << 16) | MUX_PA17C_SERCOM1_PAD1) +#define PORT_PA17C_SERCOM1_PAD1 (1ul << 17) +#define PIN_PA01D_SERCOM1_PAD1 1L /**< \brief SERCOM1 signal: PAD1 on PA01 mux D */ +#define MUX_PA01D_SERCOM1_PAD1 3L +#define PINMUX_PA01D_SERCOM1_PAD1 ((PIN_PA01D_SERCOM1_PAD1 << 16) | MUX_PA01D_SERCOM1_PAD1) +#define PORT_PA01D_SERCOM1_PAD1 (1ul << 1) +#define PIN_PA30D_SERCOM1_PAD2 30L /**< \brief SERCOM1 signal: PAD2 on PA30 mux D */ +#define MUX_PA30D_SERCOM1_PAD2 3L +#define PINMUX_PA30D_SERCOM1_PAD2 ((PIN_PA30D_SERCOM1_PAD2 << 16) | MUX_PA30D_SERCOM1_PAD2) +#define PORT_PA30D_SERCOM1_PAD2 (1ul << 30) +#define PIN_PA18C_SERCOM1_PAD2 18L /**< \brief SERCOM1 signal: PAD2 on PA18 mux C */ +#define MUX_PA18C_SERCOM1_PAD2 2L +#define PINMUX_PA18C_SERCOM1_PAD2 ((PIN_PA18C_SERCOM1_PAD2 << 16) | MUX_PA18C_SERCOM1_PAD2) +#define PORT_PA18C_SERCOM1_PAD2 (1ul << 18) +#define PIN_PA31D_SERCOM1_PAD3 31L /**< \brief SERCOM1 signal: PAD3 on PA31 mux D */ +#define MUX_PA31D_SERCOM1_PAD3 3L +#define PINMUX_PA31D_SERCOM1_PAD3 ((PIN_PA31D_SERCOM1_PAD3 << 16) | MUX_PA31D_SERCOM1_PAD3) +#define PORT_PA31D_SERCOM1_PAD3 (1ul << 31) +#define PIN_PA19C_SERCOM1_PAD3 19L /**< \brief SERCOM1 signal: PAD3 on PA19 mux C */ +#define MUX_PA19C_SERCOM1_PAD3 2L +#define PINMUX_PA19C_SERCOM1_PAD3 ((PIN_PA19C_SERCOM1_PAD3 << 16) | MUX_PA19C_SERCOM1_PAD3) +#define PORT_PA19C_SERCOM1_PAD3 (1ul << 19) +/* ========== PORT definition for SERCOM2 peripheral ========== */ +#define PIN_PA08D_SERCOM2_PAD0 8L /**< \brief SERCOM2 signal: PAD0 on PA08 mux D */ +#define MUX_PA08D_SERCOM2_PAD0 3L +#define PINMUX_PA08D_SERCOM2_PAD0 ((PIN_PA08D_SERCOM2_PAD0 << 16) | MUX_PA08D_SERCOM2_PAD0) +#define PORT_PA08D_SERCOM2_PAD0 (1ul << 8) +#define PIN_PA09D_SERCOM2_PAD1 9L /**< \brief SERCOM2 signal: PAD1 on PA09 mux D */ +#define MUX_PA09D_SERCOM2_PAD1 3L +#define PINMUX_PA09D_SERCOM2_PAD1 ((PIN_PA09D_SERCOM2_PAD1 << 16) | MUX_PA09D_SERCOM2_PAD1) +#define PORT_PA09D_SERCOM2_PAD1 (1ul << 9) +#define PIN_PA10D_SERCOM2_PAD2 10L /**< \brief SERCOM2 signal: PAD2 on PA10 mux D */ +#define MUX_PA10D_SERCOM2_PAD2 3L +#define PINMUX_PA10D_SERCOM2_PAD2 ((PIN_PA10D_SERCOM2_PAD2 << 16) | MUX_PA10D_SERCOM2_PAD2) +#define PORT_PA10D_SERCOM2_PAD2 (1ul << 10) +#define PIN_PA14C_SERCOM2_PAD2 14L /**< \brief SERCOM2 signal: PAD2 on PA14 mux C */ +#define MUX_PA14C_SERCOM2_PAD2 2L +#define PINMUX_PA14C_SERCOM2_PAD2 ((PIN_PA14C_SERCOM2_PAD2 << 16) | MUX_PA14C_SERCOM2_PAD2) +#define PORT_PA14C_SERCOM2_PAD2 (1ul << 14) +#define PIN_PA11D_SERCOM2_PAD3 11L /**< \brief SERCOM2 signal: PAD3 on PA11 mux D */ +#define MUX_PA11D_SERCOM2_PAD3 3L +#define PINMUX_PA11D_SERCOM2_PAD3 ((PIN_PA11D_SERCOM2_PAD3 << 16) | MUX_PA11D_SERCOM2_PAD3) +#define PORT_PA11D_SERCOM2_PAD3 (1ul << 11) +#define PIN_PA15C_SERCOM2_PAD3 15L /**< \brief SERCOM2 signal: PAD3 on PA15 mux C */ +#define MUX_PA15C_SERCOM2_PAD3 2L +#define PINMUX_PA15C_SERCOM2_PAD3 ((PIN_PA15C_SERCOM2_PAD3 << 16) | MUX_PA15C_SERCOM2_PAD3) +#define PORT_PA15C_SERCOM2_PAD3 (1ul << 15) +/* ========== PORT definition for SERCOM3 peripheral ========== */ +#define PIN_PA16D_SERCOM3_PAD0 16L /**< \brief SERCOM3 signal: PAD0 on PA16 mux D */ +#define MUX_PA16D_SERCOM3_PAD0 3L +#define PINMUX_PA16D_SERCOM3_PAD0 ((PIN_PA16D_SERCOM3_PAD0 << 16) | MUX_PA16D_SERCOM3_PAD0) +#define PORT_PA16D_SERCOM3_PAD0 (1ul << 16) +#define PIN_PA22C_SERCOM3_PAD0 22L /**< \brief SERCOM3 signal: PAD0 on PA22 mux C */ +#define MUX_PA22C_SERCOM3_PAD0 2L +#define PINMUX_PA22C_SERCOM3_PAD0 ((PIN_PA22C_SERCOM3_PAD0 << 16) | MUX_PA22C_SERCOM3_PAD0) +#define PORT_PA22C_SERCOM3_PAD0 (1ul << 22) +#define PIN_PA17D_SERCOM3_PAD1 17L /**< \brief SERCOM3 signal: PAD1 on PA17 mux D */ +#define MUX_PA17D_SERCOM3_PAD1 3L +#define PINMUX_PA17D_SERCOM3_PAD1 ((PIN_PA17D_SERCOM3_PAD1 << 16) | MUX_PA17D_SERCOM3_PAD1) +#define PORT_PA17D_SERCOM3_PAD1 (1ul << 17) +#define PIN_PA23C_SERCOM3_PAD1 23L /**< \brief SERCOM3 signal: PAD1 on PA23 mux C */ +#define MUX_PA23C_SERCOM3_PAD1 2L +#define PINMUX_PA23C_SERCOM3_PAD1 ((PIN_PA23C_SERCOM3_PAD1 << 16) | MUX_PA23C_SERCOM3_PAD1) +#define PORT_PA23C_SERCOM3_PAD1 (1ul << 23) +#define PIN_PA18D_SERCOM3_PAD2 18L /**< \brief SERCOM3 signal: PAD2 on PA18 mux D */ +#define MUX_PA18D_SERCOM3_PAD2 3L +#define PINMUX_PA18D_SERCOM3_PAD2 ((PIN_PA18D_SERCOM3_PAD2 << 16) | MUX_PA18D_SERCOM3_PAD2) +#define PORT_PA18D_SERCOM3_PAD2 (1ul << 18) +#define PIN_PA24C_SERCOM3_PAD2 24L /**< \brief SERCOM3 signal: PAD2 on PA24 mux C */ +#define MUX_PA24C_SERCOM3_PAD2 2L +#define PINMUX_PA24C_SERCOM3_PAD2 ((PIN_PA24C_SERCOM3_PAD2 << 16) | MUX_PA24C_SERCOM3_PAD2) +#define PORT_PA24C_SERCOM3_PAD2 (1ul << 24) +#define PIN_PA19D_SERCOM3_PAD3 19L /**< \brief SERCOM3 signal: PAD3 on PA19 mux D */ +#define MUX_PA19D_SERCOM3_PAD3 3L +#define PINMUX_PA19D_SERCOM3_PAD3 ((PIN_PA19D_SERCOM3_PAD3 << 16) | MUX_PA19D_SERCOM3_PAD3) +#define PORT_PA19D_SERCOM3_PAD3 (1ul << 19) +#define PIN_PA25C_SERCOM3_PAD3 25L /**< \brief SERCOM3 signal: PAD3 on PA25 mux C */ +#define MUX_PA25C_SERCOM3_PAD3 2L +#define PINMUX_PA25C_SERCOM3_PAD3 ((PIN_PA25C_SERCOM3_PAD3 << 16) | MUX_PA25C_SERCOM3_PAD3) +#define PORT_PA25C_SERCOM3_PAD3 (1ul << 25) +/* ========== PORT definition for TCC0 peripheral ========== */ +#define PIN_PA04E_TCC0_WO0 4L /**< \brief TCC0 signal: WO0 on PA04 mux E */ +#define MUX_PA04E_TCC0_WO0 4L +#define PINMUX_PA04E_TCC0_WO0 ((PIN_PA04E_TCC0_WO0 << 16) | MUX_PA04E_TCC0_WO0) +#define PORT_PA04E_TCC0_WO0 (1ul << 4) +#define PIN_PA08E_TCC0_WO0 8L /**< \brief TCC0 signal: WO0 on PA08 mux E */ +#define MUX_PA08E_TCC0_WO0 4L +#define PINMUX_PA08E_TCC0_WO0 ((PIN_PA08E_TCC0_WO0 << 16) | MUX_PA08E_TCC0_WO0) +#define PORT_PA08E_TCC0_WO0 (1ul << 8) +#define PIN_PA05E_TCC0_WO1 5L /**< \brief TCC0 signal: WO1 on PA05 mux E */ +#define MUX_PA05E_TCC0_WO1 4L +#define PINMUX_PA05E_TCC0_WO1 ((PIN_PA05E_TCC0_WO1 << 16) | MUX_PA05E_TCC0_WO1) +#define PORT_PA05E_TCC0_WO1 (1ul << 5) +#define PIN_PA09E_TCC0_WO1 9L /**< \brief TCC0 signal: WO1 on PA09 mux E */ +#define MUX_PA09E_TCC0_WO1 4L +#define PINMUX_PA09E_TCC0_WO1 ((PIN_PA09E_TCC0_WO1 << 16) | MUX_PA09E_TCC0_WO1) +#define PORT_PA09E_TCC0_WO1 (1ul << 9) +#define PIN_PA10F_TCC0_WO2 10L /**< \brief TCC0 signal: WO2 on PA10 mux F */ +#define MUX_PA10F_TCC0_WO2 5L +#define PINMUX_PA10F_TCC0_WO2 ((PIN_PA10F_TCC0_WO2 << 16) | MUX_PA10F_TCC0_WO2) +#define PORT_PA10F_TCC0_WO2 (1ul << 10) +#define PIN_PA18F_TCC0_WO2 18L /**< \brief TCC0 signal: WO2 on PA18 mux F */ +#define MUX_PA18F_TCC0_WO2 5L +#define PINMUX_PA18F_TCC0_WO2 ((PIN_PA18F_TCC0_WO2 << 16) | MUX_PA18F_TCC0_WO2) +#define PORT_PA18F_TCC0_WO2 (1ul << 18) +#define PIN_PA11F_TCC0_WO3 11L /**< \brief TCC0 signal: WO3 on PA11 mux F */ +#define MUX_PA11F_TCC0_WO3 5L +#define PINMUX_PA11F_TCC0_WO3 ((PIN_PA11F_TCC0_WO3 << 16) | MUX_PA11F_TCC0_WO3) +#define PORT_PA11F_TCC0_WO3 (1ul << 11) +#define PIN_PA19F_TCC0_WO3 19L /**< \brief TCC0 signal: WO3 on PA19 mux F */ +#define MUX_PA19F_TCC0_WO3 5L +#define PINMUX_PA19F_TCC0_WO3 ((PIN_PA19F_TCC0_WO3 << 16) | MUX_PA19F_TCC0_WO3) +#define PORT_PA19F_TCC0_WO3 (1ul << 19) +#define PIN_PA14F_TCC0_WO4 14L /**< \brief TCC0 signal: WO4 on PA14 mux F */ +#define MUX_PA14F_TCC0_WO4 5L +#define PINMUX_PA14F_TCC0_WO4 ((PIN_PA14F_TCC0_WO4 << 16) | MUX_PA14F_TCC0_WO4) +#define PORT_PA14F_TCC0_WO4 (1ul << 14) +#define PIN_PA22F_TCC0_WO4 22L /**< \brief TCC0 signal: WO4 on PA22 mux F */ +#define MUX_PA22F_TCC0_WO4 5L +#define PINMUX_PA22F_TCC0_WO4 ((PIN_PA22F_TCC0_WO4 << 16) | MUX_PA22F_TCC0_WO4) +#define PORT_PA22F_TCC0_WO4 (1ul << 22) +#define PIN_PA15F_TCC0_WO5 15L /**< \brief TCC0 signal: WO5 on PA15 mux F */ +#define MUX_PA15F_TCC0_WO5 5L +#define PINMUX_PA15F_TCC0_WO5 ((PIN_PA15F_TCC0_WO5 << 16) | MUX_PA15F_TCC0_WO5) +#define PORT_PA15F_TCC0_WO5 (1ul << 15) +#define PIN_PA23F_TCC0_WO5 23L /**< \brief TCC0 signal: WO5 on PA23 mux F */ +#define MUX_PA23F_TCC0_WO5 5L +#define PINMUX_PA23F_TCC0_WO5 ((PIN_PA23F_TCC0_WO5 << 16) | MUX_PA23F_TCC0_WO5) +#define PORT_PA23F_TCC0_WO5 (1ul << 23) +#define PIN_PA16F_TCC0_WO6 16L /**< \brief TCC0 signal: WO6 on PA16 mux F */ +#define MUX_PA16F_TCC0_WO6 5L +#define PINMUX_PA16F_TCC0_WO6 ((PIN_PA16F_TCC0_WO6 << 16) | MUX_PA16F_TCC0_WO6) +#define PORT_PA16F_TCC0_WO6 (1ul << 16) +#define PIN_PA17F_TCC0_WO7 17L /**< \brief TCC0 signal: WO7 on PA17 mux F */ +#define MUX_PA17F_TCC0_WO7 5L +#define PINMUX_PA17F_TCC0_WO7 ((PIN_PA17F_TCC0_WO7 << 16) | MUX_PA17F_TCC0_WO7) +#define PORT_PA17F_TCC0_WO7 (1ul << 17) +/* ========== PORT definition for TCC1 peripheral ========== */ +#define PIN_PA06E_TCC1_WO0 6L /**< \brief TCC1 signal: WO0 on PA06 mux E */ +#define MUX_PA06E_TCC1_WO0 4L +#define PINMUX_PA06E_TCC1_WO0 ((PIN_PA06E_TCC1_WO0 << 16) | MUX_PA06E_TCC1_WO0) +#define PORT_PA06E_TCC1_WO0 (1ul << 6) +#define PIN_PA10E_TCC1_WO0 10L /**< \brief TCC1 signal: WO0 on PA10 mux E */ +#define MUX_PA10E_TCC1_WO0 4L +#define PINMUX_PA10E_TCC1_WO0 ((PIN_PA10E_TCC1_WO0 << 16) | MUX_PA10E_TCC1_WO0) +#define PORT_PA10E_TCC1_WO0 (1ul << 10) +#define PIN_PA30E_TCC1_WO0 30L /**< \brief TCC1 signal: WO0 on PA30 mux E */ +#define MUX_PA30E_TCC1_WO0 4L +#define PINMUX_PA30E_TCC1_WO0 ((PIN_PA30E_TCC1_WO0 << 16) | MUX_PA30E_TCC1_WO0) +#define PORT_PA30E_TCC1_WO0 (1ul << 30) +#define PIN_PA07E_TCC1_WO1 7L /**< \brief TCC1 signal: WO1 on PA07 mux E */ +#define MUX_PA07E_TCC1_WO1 4L +#define PINMUX_PA07E_TCC1_WO1 ((PIN_PA07E_TCC1_WO1 << 16) | MUX_PA07E_TCC1_WO1) +#define PORT_PA07E_TCC1_WO1 (1ul << 7) +#define PIN_PA11E_TCC1_WO1 11L /**< \brief TCC1 signal: WO1 on PA11 mux E */ +#define MUX_PA11E_TCC1_WO1 4L +#define PINMUX_PA11E_TCC1_WO1 ((PIN_PA11E_TCC1_WO1 << 16) | MUX_PA11E_TCC1_WO1) +#define PORT_PA11E_TCC1_WO1 (1ul << 11) +#define PIN_PA31E_TCC1_WO1 31L /**< \brief TCC1 signal: WO1 on PA31 mux E */ +#define MUX_PA31E_TCC1_WO1 4L +#define PINMUX_PA31E_TCC1_WO1 ((PIN_PA31E_TCC1_WO1 << 16) | MUX_PA31E_TCC1_WO1) +#define PORT_PA31E_TCC1_WO1 (1ul << 31) +#define PIN_PA08F_TCC1_WO2 8L /**< \brief TCC1 signal: WO2 on PA08 mux F */ +#define MUX_PA08F_TCC1_WO2 5L +#define PINMUX_PA08F_TCC1_WO2 ((PIN_PA08F_TCC1_WO2 << 16) | MUX_PA08F_TCC1_WO2) +#define PORT_PA08F_TCC1_WO2 (1ul << 8) +#define PIN_PA24F_TCC1_WO2 24L /**< \brief TCC1 signal: WO2 on PA24 mux F */ +#define MUX_PA24F_TCC1_WO2 5L +#define PINMUX_PA24F_TCC1_WO2 ((PIN_PA24F_TCC1_WO2 << 16) | MUX_PA24F_TCC1_WO2) +#define PORT_PA24F_TCC1_WO2 (1ul << 24) +#define PIN_PA09F_TCC1_WO3 9L /**< \brief TCC1 signal: WO3 on PA09 mux F */ +#define MUX_PA09F_TCC1_WO3 5L +#define PINMUX_PA09F_TCC1_WO3 ((PIN_PA09F_TCC1_WO3 << 16) | MUX_PA09F_TCC1_WO3) +#define PORT_PA09F_TCC1_WO3 (1ul << 9) +#define PIN_PA25F_TCC1_WO3 25L /**< \brief TCC1 signal: WO3 on PA25 mux F */ +#define MUX_PA25F_TCC1_WO3 5L +#define PINMUX_PA25F_TCC1_WO3 ((PIN_PA25F_TCC1_WO3 << 16) | MUX_PA25F_TCC1_WO3) +#define PORT_PA25F_TCC1_WO3 (1ul << 25) +/* ========== PORT definition for TCC2 peripheral ========== */ +#define PIN_PA16E_TCC2_WO0 16L /**< \brief TCC2 signal: WO0 on PA16 mux E */ +#define MUX_PA16E_TCC2_WO0 4L +#define PINMUX_PA16E_TCC2_WO0 ((PIN_PA16E_TCC2_WO0 << 16) | MUX_PA16E_TCC2_WO0) +#define PORT_PA16E_TCC2_WO0 (1ul << 16) +#define PIN_PA00E_TCC2_WO0 0L /**< \brief TCC2 signal: WO0 on PA00 mux E */ +#define MUX_PA00E_TCC2_WO0 4L +#define PINMUX_PA00E_TCC2_WO0 ((PIN_PA00E_TCC2_WO0 << 16) | MUX_PA00E_TCC2_WO0) +#define PORT_PA00E_TCC2_WO0 (1ul << 0) +#define PIN_PA17E_TCC2_WO1 17L /**< \brief TCC2 signal: WO1 on PA17 mux E */ +#define MUX_PA17E_TCC2_WO1 4L +#define PINMUX_PA17E_TCC2_WO1 ((PIN_PA17E_TCC2_WO1 << 16) | MUX_PA17E_TCC2_WO1) +#define PORT_PA17E_TCC2_WO1 (1ul << 17) +#define PIN_PA01E_TCC2_WO1 1L /**< \brief TCC2 signal: WO1 on PA01 mux E */ +#define MUX_PA01E_TCC2_WO1 4L +#define PINMUX_PA01E_TCC2_WO1 ((PIN_PA01E_TCC2_WO1 << 16) | MUX_PA01E_TCC2_WO1) +#define PORT_PA01E_TCC2_WO1 (1ul << 1) +/* ========== PORT definition for TC3 peripheral ========== */ +#define PIN_PA18E_TC3_WO0 18L /**< \brief TC3 signal: WO0 on PA18 mux E */ +#define MUX_PA18E_TC3_WO0 4L +#define PINMUX_PA18E_TC3_WO0 ((PIN_PA18E_TC3_WO0 << 16) | MUX_PA18E_TC3_WO0) +#define PORT_PA18E_TC3_WO0 (1ul << 18) +#define PIN_PA14E_TC3_WO0 14L /**< \brief TC3 signal: WO0 on PA14 mux E */ +#define MUX_PA14E_TC3_WO0 4L +#define PINMUX_PA14E_TC3_WO0 ((PIN_PA14E_TC3_WO0 << 16) | MUX_PA14E_TC3_WO0) +#define PORT_PA14E_TC3_WO0 (1ul << 14) +#define PIN_PA19E_TC3_WO1 19L /**< \brief TC3 signal: WO1 on PA19 mux E */ +#define MUX_PA19E_TC3_WO1 4L +#define PINMUX_PA19E_TC3_WO1 ((PIN_PA19E_TC3_WO1 << 16) | MUX_PA19E_TC3_WO1) +#define PORT_PA19E_TC3_WO1 (1ul << 19) +#define PIN_PA15E_TC3_WO1 15L /**< \brief TC3 signal: WO1 on PA15 mux E */ +#define MUX_PA15E_TC3_WO1 4L +#define PINMUX_PA15E_TC3_WO1 ((PIN_PA15E_TC3_WO1 << 16) | MUX_PA15E_TC3_WO1) +#define PORT_PA15E_TC3_WO1 (1ul << 15) +/* ========== PORT definition for TC4 peripheral ========== */ +#define PIN_PA22E_TC4_WO0 22L /**< \brief TC4 signal: WO0 on PA22 mux E */ +#define MUX_PA22E_TC4_WO0 4L +#define PINMUX_PA22E_TC4_WO0 ((PIN_PA22E_TC4_WO0 << 16) | MUX_PA22E_TC4_WO0) +#define PORT_PA22E_TC4_WO0 (1ul << 22) +#define PIN_PA23E_TC4_WO1 23L /**< \brief TC4 signal: WO1 on PA23 mux E */ +#define MUX_PA23E_TC4_WO1 4L +#define PINMUX_PA23E_TC4_WO1 ((PIN_PA23E_TC4_WO1 << 16) | MUX_PA23E_TC4_WO1) +#define PORT_PA23E_TC4_WO1 (1ul << 23) +/* ========== PORT definition for TC5 peripheral ========== */ +#define PIN_PA24E_TC5_WO0 24L /**< \brief TC5 signal: WO0 on PA24 mux E */ +#define MUX_PA24E_TC5_WO0 4L +#define PINMUX_PA24E_TC5_WO0 ((PIN_PA24E_TC5_WO0 << 16) | MUX_PA24E_TC5_WO0) +#define PORT_PA24E_TC5_WO0 (1ul << 24) +#define PIN_PA25E_TC5_WO1 25L /**< \brief TC5 signal: WO1 on PA25 mux E */ +#define MUX_PA25E_TC5_WO1 4L +#define PINMUX_PA25E_TC5_WO1 ((PIN_PA25E_TC5_WO1 << 16) | MUX_PA25E_TC5_WO1) +#define PORT_PA25E_TC5_WO1 (1ul << 25) +/* ========== PORT definition for ADC peripheral ========== */ +#define PIN_PA02B_ADC_AIN0 2L /**< \brief ADC signal: AIN0 on PA02 mux B */ +#define MUX_PA02B_ADC_AIN0 1L +#define PINMUX_PA02B_ADC_AIN0 ((PIN_PA02B_ADC_AIN0 << 16) | MUX_PA02B_ADC_AIN0) +#define PORT_PA02B_ADC_AIN0 (1ul << 2) +#define PIN_PA03B_ADC_AIN1 3L /**< \brief ADC signal: AIN1 on PA03 mux B */ +#define MUX_PA03B_ADC_AIN1 1L +#define PINMUX_PA03B_ADC_AIN1 ((PIN_PA03B_ADC_AIN1 << 16) | MUX_PA03B_ADC_AIN1) +#define PORT_PA03B_ADC_AIN1 (1ul << 3) +#define PIN_PA04B_ADC_AIN4 4L /**< \brief ADC signal: AIN4 on PA04 mux B */ +#define MUX_PA04B_ADC_AIN4 1L +#define PINMUX_PA04B_ADC_AIN4 ((PIN_PA04B_ADC_AIN4 << 16) | MUX_PA04B_ADC_AIN4) +#define PORT_PA04B_ADC_AIN4 (1ul << 4) +#define PIN_PA05B_ADC_AIN5 5L /**< \brief ADC signal: AIN5 on PA05 mux B */ +#define MUX_PA05B_ADC_AIN5 1L +#define PINMUX_PA05B_ADC_AIN5 ((PIN_PA05B_ADC_AIN5 << 16) | MUX_PA05B_ADC_AIN5) +#define PORT_PA05B_ADC_AIN5 (1ul << 5) +#define PIN_PA06B_ADC_AIN6 6L /**< \brief ADC signal: AIN6 on PA06 mux B */ +#define MUX_PA06B_ADC_AIN6 1L +#define PINMUX_PA06B_ADC_AIN6 ((PIN_PA06B_ADC_AIN6 << 16) | MUX_PA06B_ADC_AIN6) +#define PORT_PA06B_ADC_AIN6 (1ul << 6) +#define PIN_PA07B_ADC_AIN7 7L /**< \brief ADC signal: AIN7 on PA07 mux B */ +#define MUX_PA07B_ADC_AIN7 1L +#define PINMUX_PA07B_ADC_AIN7 ((PIN_PA07B_ADC_AIN7 << 16) | MUX_PA07B_ADC_AIN7) +#define PORT_PA07B_ADC_AIN7 (1ul << 7) +#define PIN_PA08B_ADC_AIN16 8L /**< \brief ADC signal: AIN16 on PA08 mux B */ +#define MUX_PA08B_ADC_AIN16 1L +#define PINMUX_PA08B_ADC_AIN16 ((PIN_PA08B_ADC_AIN16 << 16) | MUX_PA08B_ADC_AIN16) +#define PORT_PA08B_ADC_AIN16 (1ul << 8) +#define PIN_PA09B_ADC_AIN17 9L /**< \brief ADC signal: AIN17 on PA09 mux B */ +#define MUX_PA09B_ADC_AIN17 1L +#define PINMUX_PA09B_ADC_AIN17 ((PIN_PA09B_ADC_AIN17 << 16) | MUX_PA09B_ADC_AIN17) +#define PORT_PA09B_ADC_AIN17 (1ul << 9) +#define PIN_PA10B_ADC_AIN18 10L /**< \brief ADC signal: AIN18 on PA10 mux B */ +#define MUX_PA10B_ADC_AIN18 1L +#define PINMUX_PA10B_ADC_AIN18 ((PIN_PA10B_ADC_AIN18 << 16) | MUX_PA10B_ADC_AIN18) +#define PORT_PA10B_ADC_AIN18 (1ul << 10) +#define PIN_PA11B_ADC_AIN19 11L /**< \brief ADC signal: AIN19 on PA11 mux B */ +#define MUX_PA11B_ADC_AIN19 1L +#define PINMUX_PA11B_ADC_AIN19 ((PIN_PA11B_ADC_AIN19 << 16) | MUX_PA11B_ADC_AIN19) +#define PORT_PA11B_ADC_AIN19 (1ul << 11) +#define PIN_PA04B_ADC_VREFP 4L /**< \brief ADC signal: VREFP on PA04 mux B */ +#define MUX_PA04B_ADC_VREFP 1L +#define PINMUX_PA04B_ADC_VREFP ((PIN_PA04B_ADC_VREFP << 16) | MUX_PA04B_ADC_VREFP) +#define PORT_PA04B_ADC_VREFP (1ul << 4) +/* ========== PORT definition for AC peripheral ========== */ +#define PIN_PA04B_AC_AIN0 4L /**< \brief AC signal: AIN0 on PA04 mux B */ +#define MUX_PA04B_AC_AIN0 1L +#define PINMUX_PA04B_AC_AIN0 ((PIN_PA04B_AC_AIN0 << 16) | MUX_PA04B_AC_AIN0) +#define PORT_PA04B_AC_AIN0 (1ul << 4) +#define PIN_PA05B_AC_AIN1 5L /**< \brief AC signal: AIN1 on PA05 mux B */ +#define MUX_PA05B_AC_AIN1 1L +#define PINMUX_PA05B_AC_AIN1 ((PIN_PA05B_AC_AIN1 << 16) | MUX_PA05B_AC_AIN1) +#define PORT_PA05B_AC_AIN1 (1ul << 5) +#define PIN_PA06B_AC_AIN2 6L /**< \brief AC signal: AIN2 on PA06 mux B */ +#define MUX_PA06B_AC_AIN2 1L +#define PINMUX_PA06B_AC_AIN2 ((PIN_PA06B_AC_AIN2 << 16) | MUX_PA06B_AC_AIN2) +#define PORT_PA06B_AC_AIN2 (1ul << 6) +#define PIN_PA07B_AC_AIN3 7L /**< \brief AC signal: AIN3 on PA07 mux B */ +#define MUX_PA07B_AC_AIN3 1L +#define PINMUX_PA07B_AC_AIN3 ((PIN_PA07B_AC_AIN3 << 16) | MUX_PA07B_AC_AIN3) +#define PORT_PA07B_AC_AIN3 (1ul << 7) +#define PIN_PA18H_AC_CMP0 18L /**< \brief AC signal: CMP0 on PA18 mux H */ +#define MUX_PA18H_AC_CMP0 7L +#define PINMUX_PA18H_AC_CMP0 ((PIN_PA18H_AC_CMP0 << 16) | MUX_PA18H_AC_CMP0) +#define PORT_PA18H_AC_CMP0 (1ul << 18) +#define PIN_PA19H_AC_CMP1 19L /**< \brief AC signal: CMP1 on PA19 mux H */ +#define MUX_PA19H_AC_CMP1 7L +#define PINMUX_PA19H_AC_CMP1 ((PIN_PA19H_AC_CMP1 << 16) | MUX_PA19H_AC_CMP1) +#define PORT_PA19H_AC_CMP1 (1ul << 19) +/* ========== PORT definition for DAC peripheral ========== */ +#define PIN_PA02B_DAC_VOUT 2L /**< \brief DAC signal: VOUT on PA02 mux B */ +#define MUX_PA02B_DAC_VOUT 1L +#define PINMUX_PA02B_DAC_VOUT ((PIN_PA02B_DAC_VOUT << 16) | MUX_PA02B_DAC_VOUT) +#define PORT_PA02B_DAC_VOUT (1ul << 2) +#define PIN_PA03B_DAC_VREFP 3L /**< \brief DAC signal: VREFP on PA03 mux B */ +#define MUX_PA03B_DAC_VREFP 1L +#define PINMUX_PA03B_DAC_VREFP ((PIN_PA03B_DAC_VREFP << 16) | MUX_PA03B_DAC_VREFP) +#define PORT_PA03B_DAC_VREFP (1ul << 3) +/* ========== PORT definition for I2S peripheral ========== */ +#define PIN_PA11G_I2S_FS0 11L /**< \brief I2S signal: FS0 on PA11 mux G */ +#define MUX_PA11G_I2S_FS0 6L +#define PINMUX_PA11G_I2S_FS0 ((PIN_PA11G_I2S_FS0 << 16) | MUX_PA11G_I2S_FS0) +#define PORT_PA11G_I2S_FS0 (1ul << 11) +#define PIN_PA09G_I2S_MCK0 9L /**< \brief I2S signal: MCK0 on PA09 mux G */ +#define MUX_PA09G_I2S_MCK0 6L +#define PINMUX_PA09G_I2S_MCK0 ((PIN_PA09G_I2S_MCK0 << 16) | MUX_PA09G_I2S_MCK0) +#define PORT_PA09G_I2S_MCK0 (1ul << 9) +#define PIN_PA10G_I2S_SCK0 10L /**< \brief I2S signal: SCK0 on PA10 mux G */ +#define MUX_PA10G_I2S_SCK0 6L +#define PINMUX_PA10G_I2S_SCK0 ((PIN_PA10G_I2S_SCK0 << 16) | MUX_PA10G_I2S_SCK0) +#define PORT_PA10G_I2S_SCK0 (1ul << 10) +#define PIN_PA07G_I2S_SD0 7L /**< \brief I2S signal: SD0 on PA07 mux G */ +#define MUX_PA07G_I2S_SD0 6L +#define PINMUX_PA07G_I2S_SD0 ((PIN_PA07G_I2S_SD0 << 16) | MUX_PA07G_I2S_SD0) +#define PORT_PA07G_I2S_SD0 (1ul << 7) +#define PIN_PA19G_I2S_SD0 19L /**< \brief I2S signal: SD0 on PA19 mux G */ +#define MUX_PA19G_I2S_SD0 6L +#define PINMUX_PA19G_I2S_SD0 ((PIN_PA19G_I2S_SD0 << 16) | MUX_PA19G_I2S_SD0) +#define PORT_PA19G_I2S_SD0 (1ul << 19) +#define PIN_PA08G_I2S_SD1 8L /**< \brief I2S signal: SD1 on PA08 mux G */ +#define MUX_PA08G_I2S_SD1 6L +#define PINMUX_PA08G_I2S_SD1 ((PIN_PA08G_I2S_SD1 << 16) | MUX_PA08G_I2S_SD1) +#define PORT_PA08G_I2S_SD1 (1ul << 8) + +#endif /* _SAMD21E18A_PIO_ */ diff --git a/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/utils/cmsis/samd21/include/pio/samd21g15a.h b/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/utils/cmsis/samd21/include/pio/samd21g15a.h new file mode 100644 index 0000000..1c51f21 --- /dev/null +++ b/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/utils/cmsis/samd21/include/pio/samd21g15a.h @@ -0,0 +1,908 @@ +/** + * \file + * + * \brief Peripheral I/O description for SAMD21G15A + * + * Copyright (c) 2014-2018 Microchip Technology Inc. and its subsidiaries. + * + * \asf_license_start + * + * \page License + * + * Subject to your compliance with these terms, you may use Microchip + * software and any derivatives exclusively with Microchip products. + * It is your responsibility to comply with third party license terms applicable + * to your use of third party software (including open source software) that + * may accompany Microchip software. + * + * THIS SOFTWARE IS SUPPLIED BY MICROCHIP "AS IS". NO WARRANTIES, + * WHETHER EXPRESS, IMPLIED OR STATUTORY, APPLY TO THIS SOFTWARE, + * INCLUDING ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, + * AND FITNESS FOR A PARTICULAR PURPOSE. IN NO EVENT WILL MICROCHIP BE + * LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL OR CONSEQUENTIAL + * LOSS, DAMAGE, COST OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE + * SOFTWARE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE + * POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT + * ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY + * RELATED TO THIS SOFTWARE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, + * THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THIS SOFTWARE. + * + * \asf_license_stop + * + */ +/* + * Support and FAQ: visit Microchip Support + */ + +#ifndef _SAMD21G15A_PIO_ +#define _SAMD21G15A_PIO_ + +#define PIN_PA00 0 /**< \brief Pin Number for PA00 */ +#define PORT_PA00 (1ul << 0) /**< \brief PORT Mask for PA00 */ +#define PIN_PA01 1 /**< \brief Pin Number for PA01 */ +#define PORT_PA01 (1ul << 1) /**< \brief PORT Mask for PA01 */ +#define PIN_PA02 2 /**< \brief Pin Number for PA02 */ +#define PORT_PA02 (1ul << 2) /**< \brief PORT Mask for PA02 */ +#define PIN_PA03 3 /**< \brief Pin Number for PA03 */ +#define PORT_PA03 (1ul << 3) /**< \brief PORT Mask for PA03 */ +#define PIN_PA04 4 /**< \brief Pin Number for PA04 */ +#define PORT_PA04 (1ul << 4) /**< \brief PORT Mask for PA04 */ +#define PIN_PA05 5 /**< \brief Pin Number for PA05 */ +#define PORT_PA05 (1ul << 5) /**< \brief PORT Mask for PA05 */ +#define PIN_PA06 6 /**< \brief Pin Number for PA06 */ +#define PORT_PA06 (1ul << 6) /**< \brief PORT Mask for PA06 */ +#define PIN_PA07 7 /**< \brief Pin Number for PA07 */ +#define PORT_PA07 (1ul << 7) /**< \brief PORT Mask for PA07 */ +#define PIN_PA08 8 /**< \brief Pin Number for PA08 */ +#define PORT_PA08 (1ul << 8) /**< \brief PORT Mask for PA08 */ +#define PIN_PA09 9 /**< \brief Pin Number for PA09 */ +#define PORT_PA09 (1ul << 9) /**< \brief PORT Mask for PA09 */ +#define PIN_PA10 10 /**< \brief Pin Number for PA10 */ +#define PORT_PA10 (1ul << 10) /**< \brief PORT Mask for PA10 */ +#define PIN_PA11 11 /**< \brief Pin Number for PA11 */ +#define PORT_PA11 (1ul << 11) /**< \brief PORT Mask for PA11 */ +#define PIN_PA12 12 /**< \brief Pin Number for PA12 */ +#define PORT_PA12 (1ul << 12) /**< \brief PORT Mask for PA12 */ +#define PIN_PA13 13 /**< \brief Pin Number for PA13 */ +#define PORT_PA13 (1ul << 13) /**< \brief PORT Mask for PA13 */ +#define PIN_PA14 14 /**< \brief Pin Number for PA14 */ +#define PORT_PA14 (1ul << 14) /**< \brief PORT Mask for PA14 */ +#define PIN_PA15 15 /**< \brief Pin Number for PA15 */ +#define PORT_PA15 (1ul << 15) /**< \brief PORT Mask for PA15 */ +#define PIN_PA16 16 /**< \brief Pin Number for PA16 */ +#define PORT_PA16 (1ul << 16) /**< \brief PORT Mask for PA16 */ +#define PIN_PA17 17 /**< \brief Pin Number for PA17 */ +#define PORT_PA17 (1ul << 17) /**< \brief PORT Mask for PA17 */ +#define PIN_PA18 18 /**< \brief Pin Number for PA18 */ +#define PORT_PA18 (1ul << 18) /**< \brief PORT Mask for PA18 */ +#define PIN_PA19 19 /**< \brief Pin Number for PA19 */ +#define PORT_PA19 (1ul << 19) /**< \brief PORT Mask for PA19 */ +#define PIN_PA20 20 /**< \brief Pin Number for PA20 */ +#define PORT_PA20 (1ul << 20) /**< \brief PORT Mask for PA20 */ +#define PIN_PA21 21 /**< \brief Pin Number for PA21 */ +#define PORT_PA21 (1ul << 21) /**< \brief PORT Mask for PA21 */ +#define PIN_PA22 22 /**< \brief Pin Number for PA22 */ +#define PORT_PA22 (1ul << 22) /**< \brief PORT Mask for PA22 */ +#define PIN_PA23 23 /**< \brief Pin Number for PA23 */ +#define PORT_PA23 (1ul << 23) /**< \brief PORT Mask for PA23 */ +#define PIN_PA24 24 /**< \brief Pin Number for PA24 */ +#define PORT_PA24 (1ul << 24) /**< \brief PORT Mask for PA24 */ +#define PIN_PA25 25 /**< \brief Pin Number for PA25 */ +#define PORT_PA25 (1ul << 25) /**< \brief PORT Mask for PA25 */ +#define PIN_PA27 27 /**< \brief Pin Number for PA27 */ +#define PORT_PA27 (1ul << 27) /**< \brief PORT Mask for PA27 */ +#define PIN_PA28 28 /**< \brief Pin Number for PA28 */ +#define PORT_PA28 (1ul << 28) /**< \brief PORT Mask for PA28 */ +#define PIN_PA30 30 /**< \brief Pin Number for PA30 */ +#define PORT_PA30 (1ul << 30) /**< \brief PORT Mask for PA30 */ +#define PIN_PA31 31 /**< \brief Pin Number for PA31 */ +#define PORT_PA31 (1ul << 31) /**< \brief PORT Mask for PA31 */ +#define PIN_PB02 34 /**< \brief Pin Number for PB02 */ +#define PORT_PB02 (1ul << 2) /**< \brief PORT Mask for PB02 */ +#define PIN_PB03 35 /**< \brief Pin Number for PB03 */ +#define PORT_PB03 (1ul << 3) /**< \brief PORT Mask for PB03 */ +#define PIN_PB08 40 /**< \brief Pin Number for PB08 */ +#define PORT_PB08 (1ul << 8) /**< \brief PORT Mask for PB08 */ +#define PIN_PB09 41 /**< \brief Pin Number for PB09 */ +#define PORT_PB09 (1ul << 9) /**< \brief PORT Mask for PB09 */ +#define PIN_PB10 42 /**< \brief Pin Number for PB10 */ +#define PORT_PB10 (1ul << 10) /**< \brief PORT Mask for PB10 */ +#define PIN_PB11 43 /**< \brief Pin Number for PB11 */ +#define PORT_PB11 (1ul << 11) /**< \brief PORT Mask for PB11 */ +#define PIN_PB22 54 /**< \brief Pin Number for PB22 */ +#define PORT_PB22 (1ul << 22) /**< \brief PORT Mask for PB22 */ +#define PIN_PB23 55 /**< \brief Pin Number for PB23 */ +#define PORT_PB23 (1ul << 23) /**< \brief PORT Mask for PB23 */ +/* ========== PORT definition for GCLK peripheral ========== */ +#define PIN_PB22H_GCLK_IO0 54L /**< \brief GCLK signal: IO0 on PB22 mux H */ +#define MUX_PB22H_GCLK_IO0 7L +#define PINMUX_PB22H_GCLK_IO0 ((PIN_PB22H_GCLK_IO0 << 16) | MUX_PB22H_GCLK_IO0) +#define PORT_PB22H_GCLK_IO0 (1ul << 22) +#define PIN_PA14H_GCLK_IO0 14L /**< \brief GCLK signal: IO0 on PA14 mux H */ +#define MUX_PA14H_GCLK_IO0 7L +#define PINMUX_PA14H_GCLK_IO0 ((PIN_PA14H_GCLK_IO0 << 16) | MUX_PA14H_GCLK_IO0) +#define PORT_PA14H_GCLK_IO0 (1ul << 14) +#define PIN_PA27H_GCLK_IO0 27L /**< \brief GCLK signal: IO0 on PA27 mux H */ +#define MUX_PA27H_GCLK_IO0 7L +#define PINMUX_PA27H_GCLK_IO0 ((PIN_PA27H_GCLK_IO0 << 16) | MUX_PA27H_GCLK_IO0) +#define PORT_PA27H_GCLK_IO0 (1ul << 27) +#define PIN_PA28H_GCLK_IO0 28L /**< \brief GCLK signal: IO0 on PA28 mux H */ +#define MUX_PA28H_GCLK_IO0 7L +#define PINMUX_PA28H_GCLK_IO0 ((PIN_PA28H_GCLK_IO0 << 16) | MUX_PA28H_GCLK_IO0) +#define PORT_PA28H_GCLK_IO0 (1ul << 28) +#define PIN_PA30H_GCLK_IO0 30L /**< \brief GCLK signal: IO0 on PA30 mux H */ +#define MUX_PA30H_GCLK_IO0 7L +#define PINMUX_PA30H_GCLK_IO0 ((PIN_PA30H_GCLK_IO0 << 16) | MUX_PA30H_GCLK_IO0) +#define PORT_PA30H_GCLK_IO0 (1ul << 30) +#define PIN_PB23H_GCLK_IO1 55L /**< \brief GCLK signal: IO1 on PB23 mux H */ +#define MUX_PB23H_GCLK_IO1 7L +#define PINMUX_PB23H_GCLK_IO1 ((PIN_PB23H_GCLK_IO1 << 16) | MUX_PB23H_GCLK_IO1) +#define PORT_PB23H_GCLK_IO1 (1ul << 23) +#define PIN_PA15H_GCLK_IO1 15L /**< \brief GCLK signal: IO1 on PA15 mux H */ +#define MUX_PA15H_GCLK_IO1 7L +#define PINMUX_PA15H_GCLK_IO1 ((PIN_PA15H_GCLK_IO1 << 16) | MUX_PA15H_GCLK_IO1) +#define PORT_PA15H_GCLK_IO1 (1ul << 15) +#define PIN_PA16H_GCLK_IO2 16L /**< \brief GCLK signal: IO2 on PA16 mux H */ +#define MUX_PA16H_GCLK_IO2 7L +#define PINMUX_PA16H_GCLK_IO2 ((PIN_PA16H_GCLK_IO2 << 16) | MUX_PA16H_GCLK_IO2) +#define PORT_PA16H_GCLK_IO2 (1ul << 16) +#define PIN_PA17H_GCLK_IO3 17L /**< \brief GCLK signal: IO3 on PA17 mux H */ +#define MUX_PA17H_GCLK_IO3 7L +#define PINMUX_PA17H_GCLK_IO3 ((PIN_PA17H_GCLK_IO3 << 16) | MUX_PA17H_GCLK_IO3) +#define PORT_PA17H_GCLK_IO3 (1ul << 17) +#define PIN_PA10H_GCLK_IO4 10L /**< \brief GCLK signal: IO4 on PA10 mux H */ +#define MUX_PA10H_GCLK_IO4 7L +#define PINMUX_PA10H_GCLK_IO4 ((PIN_PA10H_GCLK_IO4 << 16) | MUX_PA10H_GCLK_IO4) +#define PORT_PA10H_GCLK_IO4 (1ul << 10) +#define PIN_PA20H_GCLK_IO4 20L /**< \brief GCLK signal: IO4 on PA20 mux H */ +#define MUX_PA20H_GCLK_IO4 7L +#define PINMUX_PA20H_GCLK_IO4 ((PIN_PA20H_GCLK_IO4 << 16) | MUX_PA20H_GCLK_IO4) +#define PORT_PA20H_GCLK_IO4 (1ul << 20) +#define PIN_PB10H_GCLK_IO4 42L /**< \brief GCLK signal: IO4 on PB10 mux H */ +#define MUX_PB10H_GCLK_IO4 7L +#define PINMUX_PB10H_GCLK_IO4 ((PIN_PB10H_GCLK_IO4 << 16) | MUX_PB10H_GCLK_IO4) +#define PORT_PB10H_GCLK_IO4 (1ul << 10) +#define PIN_PA11H_GCLK_IO5 11L /**< \brief GCLK signal: IO5 on PA11 mux H */ +#define MUX_PA11H_GCLK_IO5 7L +#define PINMUX_PA11H_GCLK_IO5 ((PIN_PA11H_GCLK_IO5 << 16) | MUX_PA11H_GCLK_IO5) +#define PORT_PA11H_GCLK_IO5 (1ul << 11) +#define PIN_PA21H_GCLK_IO5 21L /**< \brief GCLK signal: IO5 on PA21 mux H */ +#define MUX_PA21H_GCLK_IO5 7L +#define PINMUX_PA21H_GCLK_IO5 ((PIN_PA21H_GCLK_IO5 << 16) | MUX_PA21H_GCLK_IO5) +#define PORT_PA21H_GCLK_IO5 (1ul << 21) +#define PIN_PB11H_GCLK_IO5 43L /**< \brief GCLK signal: IO5 on PB11 mux H */ +#define MUX_PB11H_GCLK_IO5 7L +#define PINMUX_PB11H_GCLK_IO5 ((PIN_PB11H_GCLK_IO5 << 16) | MUX_PB11H_GCLK_IO5) +#define PORT_PB11H_GCLK_IO5 (1ul << 11) +#define PIN_PA22H_GCLK_IO6 22L /**< \brief GCLK signal: IO6 on PA22 mux H */ +#define MUX_PA22H_GCLK_IO6 7L +#define PINMUX_PA22H_GCLK_IO6 ((PIN_PA22H_GCLK_IO6 << 16) | MUX_PA22H_GCLK_IO6) +#define PORT_PA22H_GCLK_IO6 (1ul << 22) +#define PIN_PA23H_GCLK_IO7 23L /**< \brief GCLK signal: IO7 on PA23 mux H */ +#define MUX_PA23H_GCLK_IO7 7L +#define PINMUX_PA23H_GCLK_IO7 ((PIN_PA23H_GCLK_IO7 << 16) | MUX_PA23H_GCLK_IO7) +#define PORT_PA23H_GCLK_IO7 (1ul << 23) +/* ========== PORT definition for EIC peripheral ========== */ +#define PIN_PA16A_EIC_EXTINT0 16L /**< \brief EIC signal: EXTINT0 on PA16 mux A */ +#define MUX_PA16A_EIC_EXTINT0 0L +#define PINMUX_PA16A_EIC_EXTINT0 ((PIN_PA16A_EIC_EXTINT0 << 16) | MUX_PA16A_EIC_EXTINT0) +#define PORT_PA16A_EIC_EXTINT0 (1ul << 16) +#define PIN_PA00A_EIC_EXTINT0 0L /**< \brief EIC signal: EXTINT0 on PA00 mux A */ +#define MUX_PA00A_EIC_EXTINT0 0L +#define PINMUX_PA00A_EIC_EXTINT0 ((PIN_PA00A_EIC_EXTINT0 << 16) | MUX_PA00A_EIC_EXTINT0) +#define PORT_PA00A_EIC_EXTINT0 (1ul << 0) +#define PIN_PA17A_EIC_EXTINT1 17L /**< \brief EIC signal: EXTINT1 on PA17 mux A */ +#define MUX_PA17A_EIC_EXTINT1 0L +#define PINMUX_PA17A_EIC_EXTINT1 ((PIN_PA17A_EIC_EXTINT1 << 16) | MUX_PA17A_EIC_EXTINT1) +#define PORT_PA17A_EIC_EXTINT1 (1ul << 17) +#define PIN_PA01A_EIC_EXTINT1 1L /**< \brief EIC signal: EXTINT1 on PA01 mux A */ +#define MUX_PA01A_EIC_EXTINT1 0L +#define PINMUX_PA01A_EIC_EXTINT1 ((PIN_PA01A_EIC_EXTINT1 << 16) | MUX_PA01A_EIC_EXTINT1) +#define PORT_PA01A_EIC_EXTINT1 (1ul << 1) +#define PIN_PA18A_EIC_EXTINT2 18L /**< \brief EIC signal: EXTINT2 on PA18 mux A */ +#define MUX_PA18A_EIC_EXTINT2 0L +#define PINMUX_PA18A_EIC_EXTINT2 ((PIN_PA18A_EIC_EXTINT2 << 16) | MUX_PA18A_EIC_EXTINT2) +#define PORT_PA18A_EIC_EXTINT2 (1ul << 18) +#define PIN_PA02A_EIC_EXTINT2 2L /**< \brief EIC signal: EXTINT2 on PA02 mux A */ +#define MUX_PA02A_EIC_EXTINT2 0L +#define PINMUX_PA02A_EIC_EXTINT2 ((PIN_PA02A_EIC_EXTINT2 << 16) | MUX_PA02A_EIC_EXTINT2) +#define PORT_PA02A_EIC_EXTINT2 (1ul << 2) +#define PIN_PB02A_EIC_EXTINT2 34L /**< \brief EIC signal: EXTINT2 on PB02 mux A */ +#define MUX_PB02A_EIC_EXTINT2 0L +#define PINMUX_PB02A_EIC_EXTINT2 ((PIN_PB02A_EIC_EXTINT2 << 16) | MUX_PB02A_EIC_EXTINT2) +#define PORT_PB02A_EIC_EXTINT2 (1ul << 2) +#define PIN_PA03A_EIC_EXTINT3 3L /**< \brief EIC signal: EXTINT3 on PA03 mux A */ +#define MUX_PA03A_EIC_EXTINT3 0L +#define PINMUX_PA03A_EIC_EXTINT3 ((PIN_PA03A_EIC_EXTINT3 << 16) | MUX_PA03A_EIC_EXTINT3) +#define PORT_PA03A_EIC_EXTINT3 (1ul << 3) +#define PIN_PA19A_EIC_EXTINT3 19L /**< \brief EIC signal: EXTINT3 on PA19 mux A */ +#define MUX_PA19A_EIC_EXTINT3 0L +#define PINMUX_PA19A_EIC_EXTINT3 ((PIN_PA19A_EIC_EXTINT3 << 16) | MUX_PA19A_EIC_EXTINT3) +#define PORT_PA19A_EIC_EXTINT3 (1ul << 19) +#define PIN_PB03A_EIC_EXTINT3 35L /**< \brief EIC signal: EXTINT3 on PB03 mux A */ +#define MUX_PB03A_EIC_EXTINT3 0L +#define PINMUX_PB03A_EIC_EXTINT3 ((PIN_PB03A_EIC_EXTINT3 << 16) | MUX_PB03A_EIC_EXTINT3) +#define PORT_PB03A_EIC_EXTINT3 (1ul << 3) +#define PIN_PA04A_EIC_EXTINT4 4L /**< \brief EIC signal: EXTINT4 on PA04 mux A */ +#define MUX_PA04A_EIC_EXTINT4 0L +#define PINMUX_PA04A_EIC_EXTINT4 ((PIN_PA04A_EIC_EXTINT4 << 16) | MUX_PA04A_EIC_EXTINT4) +#define PORT_PA04A_EIC_EXTINT4 (1ul << 4) +#define PIN_PA20A_EIC_EXTINT4 20L /**< \brief EIC signal: EXTINT4 on PA20 mux A */ +#define MUX_PA20A_EIC_EXTINT4 0L +#define PINMUX_PA20A_EIC_EXTINT4 ((PIN_PA20A_EIC_EXTINT4 << 16) | MUX_PA20A_EIC_EXTINT4) +#define PORT_PA20A_EIC_EXTINT4 (1ul << 20) +#define PIN_PA05A_EIC_EXTINT5 5L /**< \brief EIC signal: EXTINT5 on PA05 mux A */ +#define MUX_PA05A_EIC_EXTINT5 0L +#define PINMUX_PA05A_EIC_EXTINT5 ((PIN_PA05A_EIC_EXTINT5 << 16) | MUX_PA05A_EIC_EXTINT5) +#define PORT_PA05A_EIC_EXTINT5 (1ul << 5) +#define PIN_PA21A_EIC_EXTINT5 21L /**< \brief EIC signal: EXTINT5 on PA21 mux A */ +#define MUX_PA21A_EIC_EXTINT5 0L +#define PINMUX_PA21A_EIC_EXTINT5 ((PIN_PA21A_EIC_EXTINT5 << 16) | MUX_PA21A_EIC_EXTINT5) +#define PORT_PA21A_EIC_EXTINT5 (1ul << 21) +#define PIN_PA06A_EIC_EXTINT6 6L /**< \brief EIC signal: EXTINT6 on PA06 mux A */ +#define MUX_PA06A_EIC_EXTINT6 0L +#define PINMUX_PA06A_EIC_EXTINT6 ((PIN_PA06A_EIC_EXTINT6 << 16) | MUX_PA06A_EIC_EXTINT6) +#define PORT_PA06A_EIC_EXTINT6 (1ul << 6) +#define PIN_PA22A_EIC_EXTINT6 22L /**< \brief EIC signal: EXTINT6 on PA22 mux A */ +#define MUX_PA22A_EIC_EXTINT6 0L +#define PINMUX_PA22A_EIC_EXTINT6 ((PIN_PA22A_EIC_EXTINT6 << 16) | MUX_PA22A_EIC_EXTINT6) +#define PORT_PA22A_EIC_EXTINT6 (1ul << 22) +#define PIN_PB22A_EIC_EXTINT6 54L /**< \brief EIC signal: EXTINT6 on PB22 mux A */ +#define MUX_PB22A_EIC_EXTINT6 0L +#define PINMUX_PB22A_EIC_EXTINT6 ((PIN_PB22A_EIC_EXTINT6 << 16) | MUX_PB22A_EIC_EXTINT6) +#define PORT_PB22A_EIC_EXTINT6 (1ul << 22) +#define PIN_PA07A_EIC_EXTINT7 7L /**< \brief EIC signal: EXTINT7 on PA07 mux A */ +#define MUX_PA07A_EIC_EXTINT7 0L +#define PINMUX_PA07A_EIC_EXTINT7 ((PIN_PA07A_EIC_EXTINT7 << 16) | MUX_PA07A_EIC_EXTINT7) +#define PORT_PA07A_EIC_EXTINT7 (1ul << 7) +#define PIN_PA23A_EIC_EXTINT7 23L /**< \brief EIC signal: EXTINT7 on PA23 mux A */ +#define MUX_PA23A_EIC_EXTINT7 0L +#define PINMUX_PA23A_EIC_EXTINT7 ((PIN_PA23A_EIC_EXTINT7 << 16) | MUX_PA23A_EIC_EXTINT7) +#define PORT_PA23A_EIC_EXTINT7 (1ul << 23) +#define PIN_PB23A_EIC_EXTINT7 55L /**< \brief EIC signal: EXTINT7 on PB23 mux A */ +#define MUX_PB23A_EIC_EXTINT7 0L +#define PINMUX_PB23A_EIC_EXTINT7 ((PIN_PB23A_EIC_EXTINT7 << 16) | MUX_PB23A_EIC_EXTINT7) +#define PORT_PB23A_EIC_EXTINT7 (1ul << 23) +#define PIN_PA28A_EIC_EXTINT8 28L /**< \brief EIC signal: EXTINT8 on PA28 mux A */ +#define MUX_PA28A_EIC_EXTINT8 0L +#define PINMUX_PA28A_EIC_EXTINT8 ((PIN_PA28A_EIC_EXTINT8 << 16) | MUX_PA28A_EIC_EXTINT8) +#define PORT_PA28A_EIC_EXTINT8 (1ul << 28) +#define PIN_PB08A_EIC_EXTINT8 40L /**< \brief EIC signal: EXTINT8 on PB08 mux A */ +#define MUX_PB08A_EIC_EXTINT8 0L +#define PINMUX_PB08A_EIC_EXTINT8 ((PIN_PB08A_EIC_EXTINT8 << 16) | MUX_PB08A_EIC_EXTINT8) +#define PORT_PB08A_EIC_EXTINT8 (1ul << 8) +#define PIN_PA09A_EIC_EXTINT9 9L /**< \brief EIC signal: EXTINT9 on PA09 mux A */ +#define MUX_PA09A_EIC_EXTINT9 0L +#define PINMUX_PA09A_EIC_EXTINT9 ((PIN_PA09A_EIC_EXTINT9 << 16) | MUX_PA09A_EIC_EXTINT9) +#define PORT_PA09A_EIC_EXTINT9 (1ul << 9) +#define PIN_PB09A_EIC_EXTINT9 41L /**< \brief EIC signal: EXTINT9 on PB09 mux A */ +#define MUX_PB09A_EIC_EXTINT9 0L +#define PINMUX_PB09A_EIC_EXTINT9 ((PIN_PB09A_EIC_EXTINT9 << 16) | MUX_PB09A_EIC_EXTINT9) +#define PORT_PB09A_EIC_EXTINT9 (1ul << 9) +#define PIN_PA10A_EIC_EXTINT10 10L /**< \brief EIC signal: EXTINT10 on PA10 mux A */ +#define MUX_PA10A_EIC_EXTINT10 0L +#define PINMUX_PA10A_EIC_EXTINT10 ((PIN_PA10A_EIC_EXTINT10 << 16) | MUX_PA10A_EIC_EXTINT10) +#define PORT_PA10A_EIC_EXTINT10 (1ul << 10) +#define PIN_PA30A_EIC_EXTINT10 30L /**< \brief EIC signal: EXTINT10 on PA30 mux A */ +#define MUX_PA30A_EIC_EXTINT10 0L +#define PINMUX_PA30A_EIC_EXTINT10 ((PIN_PA30A_EIC_EXTINT10 << 16) | MUX_PA30A_EIC_EXTINT10) +#define PORT_PA30A_EIC_EXTINT10 (1ul << 30) +#define PIN_PB10A_EIC_EXTINT10 42L /**< \brief EIC signal: EXTINT10 on PB10 mux A */ +#define MUX_PB10A_EIC_EXTINT10 0L +#define PINMUX_PB10A_EIC_EXTINT10 ((PIN_PB10A_EIC_EXTINT10 << 16) | MUX_PB10A_EIC_EXTINT10) +#define PORT_PB10A_EIC_EXTINT10 (1ul << 10) +#define PIN_PA11A_EIC_EXTINT11 11L /**< \brief EIC signal: EXTINT11 on PA11 mux A */ +#define MUX_PA11A_EIC_EXTINT11 0L +#define PINMUX_PA11A_EIC_EXTINT11 ((PIN_PA11A_EIC_EXTINT11 << 16) | MUX_PA11A_EIC_EXTINT11) +#define PORT_PA11A_EIC_EXTINT11 (1ul << 11) +#define PIN_PA31A_EIC_EXTINT11 31L /**< \brief EIC signal: EXTINT11 on PA31 mux A */ +#define MUX_PA31A_EIC_EXTINT11 0L +#define PINMUX_PA31A_EIC_EXTINT11 ((PIN_PA31A_EIC_EXTINT11 << 16) | MUX_PA31A_EIC_EXTINT11) +#define PORT_PA31A_EIC_EXTINT11 (1ul << 31) +#define PIN_PB11A_EIC_EXTINT11 43L /**< \brief EIC signal: EXTINT11 on PB11 mux A */ +#define MUX_PB11A_EIC_EXTINT11 0L +#define PINMUX_PB11A_EIC_EXTINT11 ((PIN_PB11A_EIC_EXTINT11 << 16) | MUX_PB11A_EIC_EXTINT11) +#define PORT_PB11A_EIC_EXTINT11 (1ul << 11) +#define PIN_PA12A_EIC_EXTINT12 12L /**< \brief EIC signal: EXTINT12 on PA12 mux A */ +#define MUX_PA12A_EIC_EXTINT12 0L +#define PINMUX_PA12A_EIC_EXTINT12 ((PIN_PA12A_EIC_EXTINT12 << 16) | MUX_PA12A_EIC_EXTINT12) +#define PORT_PA12A_EIC_EXTINT12 (1ul << 12) +#define PIN_PA24A_EIC_EXTINT12 24L /**< \brief EIC signal: EXTINT12 on PA24 mux A */ +#define MUX_PA24A_EIC_EXTINT12 0L +#define PINMUX_PA24A_EIC_EXTINT12 ((PIN_PA24A_EIC_EXTINT12 << 16) | MUX_PA24A_EIC_EXTINT12) +#define PORT_PA24A_EIC_EXTINT12 (1ul << 24) +#define PIN_PA13A_EIC_EXTINT13 13L /**< \brief EIC signal: EXTINT13 on PA13 mux A */ +#define MUX_PA13A_EIC_EXTINT13 0L +#define PINMUX_PA13A_EIC_EXTINT13 ((PIN_PA13A_EIC_EXTINT13 << 16) | MUX_PA13A_EIC_EXTINT13) +#define PORT_PA13A_EIC_EXTINT13 (1ul << 13) +#define PIN_PA25A_EIC_EXTINT13 25L /**< \brief EIC signal: EXTINT13 on PA25 mux A */ +#define MUX_PA25A_EIC_EXTINT13 0L +#define PINMUX_PA25A_EIC_EXTINT13 ((PIN_PA25A_EIC_EXTINT13 << 16) | MUX_PA25A_EIC_EXTINT13) +#define PORT_PA25A_EIC_EXTINT13 (1ul << 25) +#define PIN_PA14A_EIC_EXTINT14 14L /**< \brief EIC signal: EXTINT14 on PA14 mux A */ +#define MUX_PA14A_EIC_EXTINT14 0L +#define PINMUX_PA14A_EIC_EXTINT14 ((PIN_PA14A_EIC_EXTINT14 << 16) | MUX_PA14A_EIC_EXTINT14) +#define PORT_PA14A_EIC_EXTINT14 (1ul << 14) +#define PIN_PA15A_EIC_EXTINT15 15L /**< \brief EIC signal: EXTINT15 on PA15 mux A */ +#define MUX_PA15A_EIC_EXTINT15 0L +#define PINMUX_PA15A_EIC_EXTINT15 ((PIN_PA15A_EIC_EXTINT15 << 16) | MUX_PA15A_EIC_EXTINT15) +#define PORT_PA15A_EIC_EXTINT15 (1ul << 15) +#define PIN_PA27A_EIC_EXTINT15 27L /**< \brief EIC signal: EXTINT15 on PA27 mux A */ +#define MUX_PA27A_EIC_EXTINT15 0L +#define PINMUX_PA27A_EIC_EXTINT15 ((PIN_PA27A_EIC_EXTINT15 << 16) | MUX_PA27A_EIC_EXTINT15) +#define PORT_PA27A_EIC_EXTINT15 (1ul << 27) +#define PIN_PA08A_EIC_NMI 8L /**< \brief EIC signal: NMI on PA08 mux A */ +#define MUX_PA08A_EIC_NMI 0L +#define PINMUX_PA08A_EIC_NMI ((PIN_PA08A_EIC_NMI << 16) | MUX_PA08A_EIC_NMI) +#define PORT_PA08A_EIC_NMI (1ul << 8) +/* ========== PORT definition for USB peripheral ========== */ +#define PIN_PA24G_USB_DM 24L /**< \brief USB signal: DM on PA24 mux G */ +#define MUX_PA24G_USB_DM 6L +#define PINMUX_PA24G_USB_DM ((PIN_PA24G_USB_DM << 16) | MUX_PA24G_USB_DM) +#define PORT_PA24G_USB_DM (1ul << 24) +#define PIN_PA25G_USB_DP 25L /**< \brief USB signal: DP on PA25 mux G */ +#define MUX_PA25G_USB_DP 6L +#define PINMUX_PA25G_USB_DP ((PIN_PA25G_USB_DP << 16) | MUX_PA25G_USB_DP) +#define PORT_PA25G_USB_DP (1ul << 25) +#define PIN_PA23G_USB_SOF_1KHZ 23L /**< \brief USB signal: SOF_1KHZ on PA23 mux G */ +#define MUX_PA23G_USB_SOF_1KHZ 6L +#define PINMUX_PA23G_USB_SOF_1KHZ ((PIN_PA23G_USB_SOF_1KHZ << 16) | MUX_PA23G_USB_SOF_1KHZ) +#define PORT_PA23G_USB_SOF_1KHZ (1ul << 23) +/* ========== PORT definition for SERCOM0 peripheral ========== */ +#define PIN_PA04D_SERCOM0_PAD0 4L /**< \brief SERCOM0 signal: PAD0 on PA04 mux D */ +#define MUX_PA04D_SERCOM0_PAD0 3L +#define PINMUX_PA04D_SERCOM0_PAD0 ((PIN_PA04D_SERCOM0_PAD0 << 16) | MUX_PA04D_SERCOM0_PAD0) +#define PORT_PA04D_SERCOM0_PAD0 (1ul << 4) +#define PIN_PA08C_SERCOM0_PAD0 8L /**< \brief SERCOM0 signal: PAD0 on PA08 mux C */ +#define MUX_PA08C_SERCOM0_PAD0 2L +#define PINMUX_PA08C_SERCOM0_PAD0 ((PIN_PA08C_SERCOM0_PAD0 << 16) | MUX_PA08C_SERCOM0_PAD0) +#define PORT_PA08C_SERCOM0_PAD0 (1ul << 8) +#define PIN_PA05D_SERCOM0_PAD1 5L /**< \brief SERCOM0 signal: PAD1 on PA05 mux D */ +#define MUX_PA05D_SERCOM0_PAD1 3L +#define PINMUX_PA05D_SERCOM0_PAD1 ((PIN_PA05D_SERCOM0_PAD1 << 16) | MUX_PA05D_SERCOM0_PAD1) +#define PORT_PA05D_SERCOM0_PAD1 (1ul << 5) +#define PIN_PA09C_SERCOM0_PAD1 9L /**< \brief SERCOM0 signal: PAD1 on PA09 mux C */ +#define MUX_PA09C_SERCOM0_PAD1 2L +#define PINMUX_PA09C_SERCOM0_PAD1 ((PIN_PA09C_SERCOM0_PAD1 << 16) | MUX_PA09C_SERCOM0_PAD1) +#define PORT_PA09C_SERCOM0_PAD1 (1ul << 9) +#define PIN_PA06D_SERCOM0_PAD2 6L /**< \brief SERCOM0 signal: PAD2 on PA06 mux D */ +#define MUX_PA06D_SERCOM0_PAD2 3L +#define PINMUX_PA06D_SERCOM0_PAD2 ((PIN_PA06D_SERCOM0_PAD2 << 16) | MUX_PA06D_SERCOM0_PAD2) +#define PORT_PA06D_SERCOM0_PAD2 (1ul << 6) +#define PIN_PA10C_SERCOM0_PAD2 10L /**< \brief SERCOM0 signal: PAD2 on PA10 mux C */ +#define MUX_PA10C_SERCOM0_PAD2 2L +#define PINMUX_PA10C_SERCOM0_PAD2 ((PIN_PA10C_SERCOM0_PAD2 << 16) | MUX_PA10C_SERCOM0_PAD2) +#define PORT_PA10C_SERCOM0_PAD2 (1ul << 10) +#define PIN_PA07D_SERCOM0_PAD3 7L /**< \brief SERCOM0 signal: PAD3 on PA07 mux D */ +#define MUX_PA07D_SERCOM0_PAD3 3L +#define PINMUX_PA07D_SERCOM0_PAD3 ((PIN_PA07D_SERCOM0_PAD3 << 16) | MUX_PA07D_SERCOM0_PAD3) +#define PORT_PA07D_SERCOM0_PAD3 (1ul << 7) +#define PIN_PA11C_SERCOM0_PAD3 11L /**< \brief SERCOM0 signal: PAD3 on PA11 mux C */ +#define MUX_PA11C_SERCOM0_PAD3 2L +#define PINMUX_PA11C_SERCOM0_PAD3 ((PIN_PA11C_SERCOM0_PAD3 << 16) | MUX_PA11C_SERCOM0_PAD3) +#define PORT_PA11C_SERCOM0_PAD3 (1ul << 11) +/* ========== PORT definition for SERCOM1 peripheral ========== */ +#define PIN_PA16C_SERCOM1_PAD0 16L /**< \brief SERCOM1 signal: PAD0 on PA16 mux C */ +#define MUX_PA16C_SERCOM1_PAD0 2L +#define PINMUX_PA16C_SERCOM1_PAD0 ((PIN_PA16C_SERCOM1_PAD0 << 16) | MUX_PA16C_SERCOM1_PAD0) +#define PORT_PA16C_SERCOM1_PAD0 (1ul << 16) +#define PIN_PA00D_SERCOM1_PAD0 0L /**< \brief SERCOM1 signal: PAD0 on PA00 mux D */ +#define MUX_PA00D_SERCOM1_PAD0 3L +#define PINMUX_PA00D_SERCOM1_PAD0 ((PIN_PA00D_SERCOM1_PAD0 << 16) | MUX_PA00D_SERCOM1_PAD0) +#define PORT_PA00D_SERCOM1_PAD0 (1ul << 0) +#define PIN_PA17C_SERCOM1_PAD1 17L /**< \brief SERCOM1 signal: PAD1 on PA17 mux C */ +#define MUX_PA17C_SERCOM1_PAD1 2L +#define PINMUX_PA17C_SERCOM1_PAD1 ((PIN_PA17C_SERCOM1_PAD1 << 16) | MUX_PA17C_SERCOM1_PAD1) +#define PORT_PA17C_SERCOM1_PAD1 (1ul << 17) +#define PIN_PA01D_SERCOM1_PAD1 1L /**< \brief SERCOM1 signal: PAD1 on PA01 mux D */ +#define MUX_PA01D_SERCOM1_PAD1 3L +#define PINMUX_PA01D_SERCOM1_PAD1 ((PIN_PA01D_SERCOM1_PAD1 << 16) | MUX_PA01D_SERCOM1_PAD1) +#define PORT_PA01D_SERCOM1_PAD1 (1ul << 1) +#define PIN_PA30D_SERCOM1_PAD2 30L /**< \brief SERCOM1 signal: PAD2 on PA30 mux D */ +#define MUX_PA30D_SERCOM1_PAD2 3L +#define PINMUX_PA30D_SERCOM1_PAD2 ((PIN_PA30D_SERCOM1_PAD2 << 16) | MUX_PA30D_SERCOM1_PAD2) +#define PORT_PA30D_SERCOM1_PAD2 (1ul << 30) +#define PIN_PA18C_SERCOM1_PAD2 18L /**< \brief SERCOM1 signal: PAD2 on PA18 mux C */ +#define MUX_PA18C_SERCOM1_PAD2 2L +#define PINMUX_PA18C_SERCOM1_PAD2 ((PIN_PA18C_SERCOM1_PAD2 << 16) | MUX_PA18C_SERCOM1_PAD2) +#define PORT_PA18C_SERCOM1_PAD2 (1ul << 18) +#define PIN_PA31D_SERCOM1_PAD3 31L /**< \brief SERCOM1 signal: PAD3 on PA31 mux D */ +#define MUX_PA31D_SERCOM1_PAD3 3L +#define PINMUX_PA31D_SERCOM1_PAD3 ((PIN_PA31D_SERCOM1_PAD3 << 16) | MUX_PA31D_SERCOM1_PAD3) +#define PORT_PA31D_SERCOM1_PAD3 (1ul << 31) +#define PIN_PA19C_SERCOM1_PAD3 19L /**< \brief SERCOM1 signal: PAD3 on PA19 mux C */ +#define MUX_PA19C_SERCOM1_PAD3 2L +#define PINMUX_PA19C_SERCOM1_PAD3 ((PIN_PA19C_SERCOM1_PAD3 << 16) | MUX_PA19C_SERCOM1_PAD3) +#define PORT_PA19C_SERCOM1_PAD3 (1ul << 19) +/* ========== PORT definition for SERCOM2 peripheral ========== */ +#define PIN_PA08D_SERCOM2_PAD0 8L /**< \brief SERCOM2 signal: PAD0 on PA08 mux D */ +#define MUX_PA08D_SERCOM2_PAD0 3L +#define PINMUX_PA08D_SERCOM2_PAD0 ((PIN_PA08D_SERCOM2_PAD0 << 16) | MUX_PA08D_SERCOM2_PAD0) +#define PORT_PA08D_SERCOM2_PAD0 (1ul << 8) +#define PIN_PA12C_SERCOM2_PAD0 12L /**< \brief SERCOM2 signal: PAD0 on PA12 mux C */ +#define MUX_PA12C_SERCOM2_PAD0 2L +#define PINMUX_PA12C_SERCOM2_PAD0 ((PIN_PA12C_SERCOM2_PAD0 << 16) | MUX_PA12C_SERCOM2_PAD0) +#define PORT_PA12C_SERCOM2_PAD0 (1ul << 12) +#define PIN_PA09D_SERCOM2_PAD1 9L /**< \brief SERCOM2 signal: PAD1 on PA09 mux D */ +#define MUX_PA09D_SERCOM2_PAD1 3L +#define PINMUX_PA09D_SERCOM2_PAD1 ((PIN_PA09D_SERCOM2_PAD1 << 16) | MUX_PA09D_SERCOM2_PAD1) +#define PORT_PA09D_SERCOM2_PAD1 (1ul << 9) +#define PIN_PA13C_SERCOM2_PAD1 13L /**< \brief SERCOM2 signal: PAD1 on PA13 mux C */ +#define MUX_PA13C_SERCOM2_PAD1 2L +#define PINMUX_PA13C_SERCOM2_PAD1 ((PIN_PA13C_SERCOM2_PAD1 << 16) | MUX_PA13C_SERCOM2_PAD1) +#define PORT_PA13C_SERCOM2_PAD1 (1ul << 13) +#define PIN_PA10D_SERCOM2_PAD2 10L /**< \brief SERCOM2 signal: PAD2 on PA10 mux D */ +#define MUX_PA10D_SERCOM2_PAD2 3L +#define PINMUX_PA10D_SERCOM2_PAD2 ((PIN_PA10D_SERCOM2_PAD2 << 16) | MUX_PA10D_SERCOM2_PAD2) +#define PORT_PA10D_SERCOM2_PAD2 (1ul << 10) +#define PIN_PA14C_SERCOM2_PAD2 14L /**< \brief SERCOM2 signal: PAD2 on PA14 mux C */ +#define MUX_PA14C_SERCOM2_PAD2 2L +#define PINMUX_PA14C_SERCOM2_PAD2 ((PIN_PA14C_SERCOM2_PAD2 << 16) | MUX_PA14C_SERCOM2_PAD2) +#define PORT_PA14C_SERCOM2_PAD2 (1ul << 14) +#define PIN_PA11D_SERCOM2_PAD3 11L /**< \brief SERCOM2 signal: PAD3 on PA11 mux D */ +#define MUX_PA11D_SERCOM2_PAD3 3L +#define PINMUX_PA11D_SERCOM2_PAD3 ((PIN_PA11D_SERCOM2_PAD3 << 16) | MUX_PA11D_SERCOM2_PAD3) +#define PORT_PA11D_SERCOM2_PAD3 (1ul << 11) +#define PIN_PA15C_SERCOM2_PAD3 15L /**< \brief SERCOM2 signal: PAD3 on PA15 mux C */ +#define MUX_PA15C_SERCOM2_PAD3 2L +#define PINMUX_PA15C_SERCOM2_PAD3 ((PIN_PA15C_SERCOM2_PAD3 << 16) | MUX_PA15C_SERCOM2_PAD3) +#define PORT_PA15C_SERCOM2_PAD3 (1ul << 15) +/* ========== PORT definition for SERCOM3 peripheral ========== */ +#define PIN_PA16D_SERCOM3_PAD0 16L /**< \brief SERCOM3 signal: PAD0 on PA16 mux D */ +#define MUX_PA16D_SERCOM3_PAD0 3L +#define PINMUX_PA16D_SERCOM3_PAD0 ((PIN_PA16D_SERCOM3_PAD0 << 16) | MUX_PA16D_SERCOM3_PAD0) +#define PORT_PA16D_SERCOM3_PAD0 (1ul << 16) +#define PIN_PA22C_SERCOM3_PAD0 22L /**< \brief SERCOM3 signal: PAD0 on PA22 mux C */ +#define MUX_PA22C_SERCOM3_PAD0 2L +#define PINMUX_PA22C_SERCOM3_PAD0 ((PIN_PA22C_SERCOM3_PAD0 << 16) | MUX_PA22C_SERCOM3_PAD0) +#define PORT_PA22C_SERCOM3_PAD0 (1ul << 22) +#define PIN_PA17D_SERCOM3_PAD1 17L /**< \brief SERCOM3 signal: PAD1 on PA17 mux D */ +#define MUX_PA17D_SERCOM3_PAD1 3L +#define PINMUX_PA17D_SERCOM3_PAD1 ((PIN_PA17D_SERCOM3_PAD1 << 16) | MUX_PA17D_SERCOM3_PAD1) +#define PORT_PA17D_SERCOM3_PAD1 (1ul << 17) +#define PIN_PA23C_SERCOM3_PAD1 23L /**< \brief SERCOM3 signal: PAD1 on PA23 mux C */ +#define MUX_PA23C_SERCOM3_PAD1 2L +#define PINMUX_PA23C_SERCOM3_PAD1 ((PIN_PA23C_SERCOM3_PAD1 << 16) | MUX_PA23C_SERCOM3_PAD1) +#define PORT_PA23C_SERCOM3_PAD1 (1ul << 23) +#define PIN_PA18D_SERCOM3_PAD2 18L /**< \brief SERCOM3 signal: PAD2 on PA18 mux D */ +#define MUX_PA18D_SERCOM3_PAD2 3L +#define PINMUX_PA18D_SERCOM3_PAD2 ((PIN_PA18D_SERCOM3_PAD2 << 16) | MUX_PA18D_SERCOM3_PAD2) +#define PORT_PA18D_SERCOM3_PAD2 (1ul << 18) +#define PIN_PA20D_SERCOM3_PAD2 20L /**< \brief SERCOM3 signal: PAD2 on PA20 mux D */ +#define MUX_PA20D_SERCOM3_PAD2 3L +#define PINMUX_PA20D_SERCOM3_PAD2 ((PIN_PA20D_SERCOM3_PAD2 << 16) | MUX_PA20D_SERCOM3_PAD2) +#define PORT_PA20D_SERCOM3_PAD2 (1ul << 20) +#define PIN_PA24C_SERCOM3_PAD2 24L /**< \brief SERCOM3 signal: PAD2 on PA24 mux C */ +#define MUX_PA24C_SERCOM3_PAD2 2L +#define PINMUX_PA24C_SERCOM3_PAD2 ((PIN_PA24C_SERCOM3_PAD2 << 16) | MUX_PA24C_SERCOM3_PAD2) +#define PORT_PA24C_SERCOM3_PAD2 (1ul << 24) +#define PIN_PA19D_SERCOM3_PAD3 19L /**< \brief SERCOM3 signal: PAD3 on PA19 mux D */ +#define MUX_PA19D_SERCOM3_PAD3 3L +#define PINMUX_PA19D_SERCOM3_PAD3 ((PIN_PA19D_SERCOM3_PAD3 << 16) | MUX_PA19D_SERCOM3_PAD3) +#define PORT_PA19D_SERCOM3_PAD3 (1ul << 19) +#define PIN_PA21D_SERCOM3_PAD3 21L /**< \brief SERCOM3 signal: PAD3 on PA21 mux D */ +#define MUX_PA21D_SERCOM3_PAD3 3L +#define PINMUX_PA21D_SERCOM3_PAD3 ((PIN_PA21D_SERCOM3_PAD3 << 16) | MUX_PA21D_SERCOM3_PAD3) +#define PORT_PA21D_SERCOM3_PAD3 (1ul << 21) +#define PIN_PA25C_SERCOM3_PAD3 25L /**< \brief SERCOM3 signal: PAD3 on PA25 mux C */ +#define MUX_PA25C_SERCOM3_PAD3 2L +#define PINMUX_PA25C_SERCOM3_PAD3 ((PIN_PA25C_SERCOM3_PAD3 << 16) | MUX_PA25C_SERCOM3_PAD3) +#define PORT_PA25C_SERCOM3_PAD3 (1ul << 25) +/* ========== PORT definition for SERCOM4 peripheral ========== */ +#define PIN_PA12D_SERCOM4_PAD0 12L /**< \brief SERCOM4 signal: PAD0 on PA12 mux D */ +#define MUX_PA12D_SERCOM4_PAD0 3L +#define PINMUX_PA12D_SERCOM4_PAD0 ((PIN_PA12D_SERCOM4_PAD0 << 16) | MUX_PA12D_SERCOM4_PAD0) +#define PORT_PA12D_SERCOM4_PAD0 (1ul << 12) +#define PIN_PB08D_SERCOM4_PAD0 40L /**< \brief SERCOM4 signal: PAD0 on PB08 mux D */ +#define MUX_PB08D_SERCOM4_PAD0 3L +#define PINMUX_PB08D_SERCOM4_PAD0 ((PIN_PB08D_SERCOM4_PAD0 << 16) | MUX_PB08D_SERCOM4_PAD0) +#define PORT_PB08D_SERCOM4_PAD0 (1ul << 8) +#define PIN_PA13D_SERCOM4_PAD1 13L /**< \brief SERCOM4 signal: PAD1 on PA13 mux D */ +#define MUX_PA13D_SERCOM4_PAD1 3L +#define PINMUX_PA13D_SERCOM4_PAD1 ((PIN_PA13D_SERCOM4_PAD1 << 16) | MUX_PA13D_SERCOM4_PAD1) +#define PORT_PA13D_SERCOM4_PAD1 (1ul << 13) +#define PIN_PB09D_SERCOM4_PAD1 41L /**< \brief SERCOM4 signal: PAD1 on PB09 mux D */ +#define MUX_PB09D_SERCOM4_PAD1 3L +#define PINMUX_PB09D_SERCOM4_PAD1 ((PIN_PB09D_SERCOM4_PAD1 << 16) | MUX_PB09D_SERCOM4_PAD1) +#define PORT_PB09D_SERCOM4_PAD1 (1ul << 9) +#define PIN_PA14D_SERCOM4_PAD2 14L /**< \brief SERCOM4 signal: PAD2 on PA14 mux D */ +#define MUX_PA14D_SERCOM4_PAD2 3L +#define PINMUX_PA14D_SERCOM4_PAD2 ((PIN_PA14D_SERCOM4_PAD2 << 16) | MUX_PA14D_SERCOM4_PAD2) +#define PORT_PA14D_SERCOM4_PAD2 (1ul << 14) +#define PIN_PB10D_SERCOM4_PAD2 42L /**< \brief SERCOM4 signal: PAD2 on PB10 mux D */ +#define MUX_PB10D_SERCOM4_PAD2 3L +#define PINMUX_PB10D_SERCOM4_PAD2 ((PIN_PB10D_SERCOM4_PAD2 << 16) | MUX_PB10D_SERCOM4_PAD2) +#define PORT_PB10D_SERCOM4_PAD2 (1ul << 10) +#define PIN_PA15D_SERCOM4_PAD3 15L /**< \brief SERCOM4 signal: PAD3 on PA15 mux D */ +#define MUX_PA15D_SERCOM4_PAD3 3L +#define PINMUX_PA15D_SERCOM4_PAD3 ((PIN_PA15D_SERCOM4_PAD3 << 16) | MUX_PA15D_SERCOM4_PAD3) +#define PORT_PA15D_SERCOM4_PAD3 (1ul << 15) +#define PIN_PB11D_SERCOM4_PAD3 43L /**< \brief SERCOM4 signal: PAD3 on PB11 mux D */ +#define MUX_PB11D_SERCOM4_PAD3 3L +#define PINMUX_PB11D_SERCOM4_PAD3 ((PIN_PB11D_SERCOM4_PAD3 << 16) | MUX_PB11D_SERCOM4_PAD3) +#define PORT_PB11D_SERCOM4_PAD3 (1ul << 11) +/* ========== PORT definition for SERCOM5 peripheral ========== */ +#define PIN_PA22D_SERCOM5_PAD0 22L /**< \brief SERCOM5 signal: PAD0 on PA22 mux D */ +#define MUX_PA22D_SERCOM5_PAD0 3L +#define PINMUX_PA22D_SERCOM5_PAD0 ((PIN_PA22D_SERCOM5_PAD0 << 16) | MUX_PA22D_SERCOM5_PAD0) +#define PORT_PA22D_SERCOM5_PAD0 (1ul << 22) +#define PIN_PB02D_SERCOM5_PAD0 34L /**< \brief SERCOM5 signal: PAD0 on PB02 mux D */ +#define MUX_PB02D_SERCOM5_PAD0 3L +#define PINMUX_PB02D_SERCOM5_PAD0 ((PIN_PB02D_SERCOM5_PAD0 << 16) | MUX_PB02D_SERCOM5_PAD0) +#define PORT_PB02D_SERCOM5_PAD0 (1ul << 2) +#define PIN_PA23D_SERCOM5_PAD1 23L /**< \brief SERCOM5 signal: PAD1 on PA23 mux D */ +#define MUX_PA23D_SERCOM5_PAD1 3L +#define PINMUX_PA23D_SERCOM5_PAD1 ((PIN_PA23D_SERCOM5_PAD1 << 16) | MUX_PA23D_SERCOM5_PAD1) +#define PORT_PA23D_SERCOM5_PAD1 (1ul << 23) +#define PIN_PB03D_SERCOM5_PAD1 35L /**< \brief SERCOM5 signal: PAD1 on PB03 mux D */ +#define MUX_PB03D_SERCOM5_PAD1 3L +#define PINMUX_PB03D_SERCOM5_PAD1 ((PIN_PB03D_SERCOM5_PAD1 << 16) | MUX_PB03D_SERCOM5_PAD1) +#define PORT_PB03D_SERCOM5_PAD1 (1ul << 3) +#define PIN_PA24D_SERCOM5_PAD2 24L /**< \brief SERCOM5 signal: PAD2 on PA24 mux D */ +#define MUX_PA24D_SERCOM5_PAD2 3L +#define PINMUX_PA24D_SERCOM5_PAD2 ((PIN_PA24D_SERCOM5_PAD2 << 16) | MUX_PA24D_SERCOM5_PAD2) +#define PORT_PA24D_SERCOM5_PAD2 (1ul << 24) +#define PIN_PB22D_SERCOM5_PAD2 54L /**< \brief SERCOM5 signal: PAD2 on PB22 mux D */ +#define MUX_PB22D_SERCOM5_PAD2 3L +#define PINMUX_PB22D_SERCOM5_PAD2 ((PIN_PB22D_SERCOM5_PAD2 << 16) | MUX_PB22D_SERCOM5_PAD2) +#define PORT_PB22D_SERCOM5_PAD2 (1ul << 22) +#define PIN_PA20C_SERCOM5_PAD2 20L /**< \brief SERCOM5 signal: PAD2 on PA20 mux C */ +#define MUX_PA20C_SERCOM5_PAD2 2L +#define PINMUX_PA20C_SERCOM5_PAD2 ((PIN_PA20C_SERCOM5_PAD2 << 16) | MUX_PA20C_SERCOM5_PAD2) +#define PORT_PA20C_SERCOM5_PAD2 (1ul << 20) +#define PIN_PA25D_SERCOM5_PAD3 25L /**< \brief SERCOM5 signal: PAD3 on PA25 mux D */ +#define MUX_PA25D_SERCOM5_PAD3 3L +#define PINMUX_PA25D_SERCOM5_PAD3 ((PIN_PA25D_SERCOM5_PAD3 << 16) | MUX_PA25D_SERCOM5_PAD3) +#define PORT_PA25D_SERCOM5_PAD3 (1ul << 25) +#define PIN_PB23D_SERCOM5_PAD3 55L /**< \brief SERCOM5 signal: PAD3 on PB23 mux D */ +#define MUX_PB23D_SERCOM5_PAD3 3L +#define PINMUX_PB23D_SERCOM5_PAD3 ((PIN_PB23D_SERCOM5_PAD3 << 16) | MUX_PB23D_SERCOM5_PAD3) +#define PORT_PB23D_SERCOM5_PAD3 (1ul << 23) +#define PIN_PA21C_SERCOM5_PAD3 21L /**< \brief SERCOM5 signal: PAD3 on PA21 mux C */ +#define MUX_PA21C_SERCOM5_PAD3 2L +#define PINMUX_PA21C_SERCOM5_PAD3 ((PIN_PA21C_SERCOM5_PAD3 << 16) | MUX_PA21C_SERCOM5_PAD3) +#define PORT_PA21C_SERCOM5_PAD3 (1ul << 21) +/* ========== PORT definition for TCC0 peripheral ========== */ +#define PIN_PA04E_TCC0_WO0 4L /**< \brief TCC0 signal: WO0 on PA04 mux E */ +#define MUX_PA04E_TCC0_WO0 4L +#define PINMUX_PA04E_TCC0_WO0 ((PIN_PA04E_TCC0_WO0 << 16) | MUX_PA04E_TCC0_WO0) +#define PORT_PA04E_TCC0_WO0 (1ul << 4) +#define PIN_PA08E_TCC0_WO0 8L /**< \brief TCC0 signal: WO0 on PA08 mux E */ +#define MUX_PA08E_TCC0_WO0 4L +#define PINMUX_PA08E_TCC0_WO0 ((PIN_PA08E_TCC0_WO0 << 16) | MUX_PA08E_TCC0_WO0) +#define PORT_PA08E_TCC0_WO0 (1ul << 8) +#define PIN_PA05E_TCC0_WO1 5L /**< \brief TCC0 signal: WO1 on PA05 mux E */ +#define MUX_PA05E_TCC0_WO1 4L +#define PINMUX_PA05E_TCC0_WO1 ((PIN_PA05E_TCC0_WO1 << 16) | MUX_PA05E_TCC0_WO1) +#define PORT_PA05E_TCC0_WO1 (1ul << 5) +#define PIN_PA09E_TCC0_WO1 9L /**< \brief TCC0 signal: WO1 on PA09 mux E */ +#define MUX_PA09E_TCC0_WO1 4L +#define PINMUX_PA09E_TCC0_WO1 ((PIN_PA09E_TCC0_WO1 << 16) | MUX_PA09E_TCC0_WO1) +#define PORT_PA09E_TCC0_WO1 (1ul << 9) +#define PIN_PA10F_TCC0_WO2 10L /**< \brief TCC0 signal: WO2 on PA10 mux F */ +#define MUX_PA10F_TCC0_WO2 5L +#define PINMUX_PA10F_TCC0_WO2 ((PIN_PA10F_TCC0_WO2 << 16) | MUX_PA10F_TCC0_WO2) +#define PORT_PA10F_TCC0_WO2 (1ul << 10) +#define PIN_PA18F_TCC0_WO2 18L /**< \brief TCC0 signal: WO2 on PA18 mux F */ +#define MUX_PA18F_TCC0_WO2 5L +#define PINMUX_PA18F_TCC0_WO2 ((PIN_PA18F_TCC0_WO2 << 16) | MUX_PA18F_TCC0_WO2) +#define PORT_PA18F_TCC0_WO2 (1ul << 18) +#define PIN_PA11F_TCC0_WO3 11L /**< \brief TCC0 signal: WO3 on PA11 mux F */ +#define MUX_PA11F_TCC0_WO3 5L +#define PINMUX_PA11F_TCC0_WO3 ((PIN_PA11F_TCC0_WO3 << 16) | MUX_PA11F_TCC0_WO3) +#define PORT_PA11F_TCC0_WO3 (1ul << 11) +#define PIN_PA19F_TCC0_WO3 19L /**< \brief TCC0 signal: WO3 on PA19 mux F */ +#define MUX_PA19F_TCC0_WO3 5L +#define PINMUX_PA19F_TCC0_WO3 ((PIN_PA19F_TCC0_WO3 << 16) | MUX_PA19F_TCC0_WO3) +#define PORT_PA19F_TCC0_WO3 (1ul << 19) +#define PIN_PA14F_TCC0_WO4 14L /**< \brief TCC0 signal: WO4 on PA14 mux F */ +#define MUX_PA14F_TCC0_WO4 5L +#define PINMUX_PA14F_TCC0_WO4 ((PIN_PA14F_TCC0_WO4 << 16) | MUX_PA14F_TCC0_WO4) +#define PORT_PA14F_TCC0_WO4 (1ul << 14) +#define PIN_PA22F_TCC0_WO4 22L /**< \brief TCC0 signal: WO4 on PA22 mux F */ +#define MUX_PA22F_TCC0_WO4 5L +#define PINMUX_PA22F_TCC0_WO4 ((PIN_PA22F_TCC0_WO4 << 16) | MUX_PA22F_TCC0_WO4) +#define PORT_PA22F_TCC0_WO4 (1ul << 22) +#define PIN_PB10F_TCC0_WO4 42L /**< \brief TCC0 signal: WO4 on PB10 mux F */ +#define MUX_PB10F_TCC0_WO4 5L +#define PINMUX_PB10F_TCC0_WO4 ((PIN_PB10F_TCC0_WO4 << 16) | MUX_PB10F_TCC0_WO4) +#define PORT_PB10F_TCC0_WO4 (1ul << 10) +#define PIN_PA15F_TCC0_WO5 15L /**< \brief TCC0 signal: WO5 on PA15 mux F */ +#define MUX_PA15F_TCC0_WO5 5L +#define PINMUX_PA15F_TCC0_WO5 ((PIN_PA15F_TCC0_WO5 << 16) | MUX_PA15F_TCC0_WO5) +#define PORT_PA15F_TCC0_WO5 (1ul << 15) +#define PIN_PA23F_TCC0_WO5 23L /**< \brief TCC0 signal: WO5 on PA23 mux F */ +#define MUX_PA23F_TCC0_WO5 5L +#define PINMUX_PA23F_TCC0_WO5 ((PIN_PA23F_TCC0_WO5 << 16) | MUX_PA23F_TCC0_WO5) +#define PORT_PA23F_TCC0_WO5 (1ul << 23) +#define PIN_PB11F_TCC0_WO5 43L /**< \brief TCC0 signal: WO5 on PB11 mux F */ +#define MUX_PB11F_TCC0_WO5 5L +#define PINMUX_PB11F_TCC0_WO5 ((PIN_PB11F_TCC0_WO5 << 16) | MUX_PB11F_TCC0_WO5) +#define PORT_PB11F_TCC0_WO5 (1ul << 11) +#define PIN_PA12F_TCC0_WO6 12L /**< \brief TCC0 signal: WO6 on PA12 mux F */ +#define MUX_PA12F_TCC0_WO6 5L +#define PINMUX_PA12F_TCC0_WO6 ((PIN_PA12F_TCC0_WO6 << 16) | MUX_PA12F_TCC0_WO6) +#define PORT_PA12F_TCC0_WO6 (1ul << 12) +#define PIN_PA20F_TCC0_WO6 20L /**< \brief TCC0 signal: WO6 on PA20 mux F */ +#define MUX_PA20F_TCC0_WO6 5L +#define PINMUX_PA20F_TCC0_WO6 ((PIN_PA20F_TCC0_WO6 << 16) | MUX_PA20F_TCC0_WO6) +#define PORT_PA20F_TCC0_WO6 (1ul << 20) +#define PIN_PA16F_TCC0_WO6 16L /**< \brief TCC0 signal: WO6 on PA16 mux F */ +#define MUX_PA16F_TCC0_WO6 5L +#define PINMUX_PA16F_TCC0_WO6 ((PIN_PA16F_TCC0_WO6 << 16) | MUX_PA16F_TCC0_WO6) +#define PORT_PA16F_TCC0_WO6 (1ul << 16) +#define PIN_PA13F_TCC0_WO7 13L /**< \brief TCC0 signal: WO7 on PA13 mux F */ +#define MUX_PA13F_TCC0_WO7 5L +#define PINMUX_PA13F_TCC0_WO7 ((PIN_PA13F_TCC0_WO7 << 16) | MUX_PA13F_TCC0_WO7) +#define PORT_PA13F_TCC0_WO7 (1ul << 13) +#define PIN_PA21F_TCC0_WO7 21L /**< \brief TCC0 signal: WO7 on PA21 mux F */ +#define MUX_PA21F_TCC0_WO7 5L +#define PINMUX_PA21F_TCC0_WO7 ((PIN_PA21F_TCC0_WO7 << 16) | MUX_PA21F_TCC0_WO7) +#define PORT_PA21F_TCC0_WO7 (1ul << 21) +#define PIN_PA17F_TCC0_WO7 17L /**< \brief TCC0 signal: WO7 on PA17 mux F */ +#define MUX_PA17F_TCC0_WO7 5L +#define PINMUX_PA17F_TCC0_WO7 ((PIN_PA17F_TCC0_WO7 << 16) | MUX_PA17F_TCC0_WO7) +#define PORT_PA17F_TCC0_WO7 (1ul << 17) +/* ========== PORT definition for TCC1 peripheral ========== */ +#define PIN_PA06E_TCC1_WO0 6L /**< \brief TCC1 signal: WO0 on PA06 mux E */ +#define MUX_PA06E_TCC1_WO0 4L +#define PINMUX_PA06E_TCC1_WO0 ((PIN_PA06E_TCC1_WO0 << 16) | MUX_PA06E_TCC1_WO0) +#define PORT_PA06E_TCC1_WO0 (1ul << 6) +#define PIN_PA10E_TCC1_WO0 10L /**< \brief TCC1 signal: WO0 on PA10 mux E */ +#define MUX_PA10E_TCC1_WO0 4L +#define PINMUX_PA10E_TCC1_WO0 ((PIN_PA10E_TCC1_WO0 << 16) | MUX_PA10E_TCC1_WO0) +#define PORT_PA10E_TCC1_WO0 (1ul << 10) +#define PIN_PA30E_TCC1_WO0 30L /**< \brief TCC1 signal: WO0 on PA30 mux E */ +#define MUX_PA30E_TCC1_WO0 4L +#define PINMUX_PA30E_TCC1_WO0 ((PIN_PA30E_TCC1_WO0 << 16) | MUX_PA30E_TCC1_WO0) +#define PORT_PA30E_TCC1_WO0 (1ul << 30) +#define PIN_PA07E_TCC1_WO1 7L /**< \brief TCC1 signal: WO1 on PA07 mux E */ +#define MUX_PA07E_TCC1_WO1 4L +#define PINMUX_PA07E_TCC1_WO1 ((PIN_PA07E_TCC1_WO1 << 16) | MUX_PA07E_TCC1_WO1) +#define PORT_PA07E_TCC1_WO1 (1ul << 7) +#define PIN_PA11E_TCC1_WO1 11L /**< \brief TCC1 signal: WO1 on PA11 mux E */ +#define MUX_PA11E_TCC1_WO1 4L +#define PINMUX_PA11E_TCC1_WO1 ((PIN_PA11E_TCC1_WO1 << 16) | MUX_PA11E_TCC1_WO1) +#define PORT_PA11E_TCC1_WO1 (1ul << 11) +#define PIN_PA31E_TCC1_WO1 31L /**< \brief TCC1 signal: WO1 on PA31 mux E */ +#define MUX_PA31E_TCC1_WO1 4L +#define PINMUX_PA31E_TCC1_WO1 ((PIN_PA31E_TCC1_WO1 << 16) | MUX_PA31E_TCC1_WO1) +#define PORT_PA31E_TCC1_WO1 (1ul << 31) +#define PIN_PA08F_TCC1_WO2 8L /**< \brief TCC1 signal: WO2 on PA08 mux F */ +#define MUX_PA08F_TCC1_WO2 5L +#define PINMUX_PA08F_TCC1_WO2 ((PIN_PA08F_TCC1_WO2 << 16) | MUX_PA08F_TCC1_WO2) +#define PORT_PA08F_TCC1_WO2 (1ul << 8) +#define PIN_PA24F_TCC1_WO2 24L /**< \brief TCC1 signal: WO2 on PA24 mux F */ +#define MUX_PA24F_TCC1_WO2 5L +#define PINMUX_PA24F_TCC1_WO2 ((PIN_PA24F_TCC1_WO2 << 16) | MUX_PA24F_TCC1_WO2) +#define PORT_PA24F_TCC1_WO2 (1ul << 24) +#define PIN_PA09F_TCC1_WO3 9L /**< \brief TCC1 signal: WO3 on PA09 mux F */ +#define MUX_PA09F_TCC1_WO3 5L +#define PINMUX_PA09F_TCC1_WO3 ((PIN_PA09F_TCC1_WO3 << 16) | MUX_PA09F_TCC1_WO3) +#define PORT_PA09F_TCC1_WO3 (1ul << 9) +#define PIN_PA25F_TCC1_WO3 25L /**< \brief TCC1 signal: WO3 on PA25 mux F */ +#define MUX_PA25F_TCC1_WO3 5L +#define PINMUX_PA25F_TCC1_WO3 ((PIN_PA25F_TCC1_WO3 << 16) | MUX_PA25F_TCC1_WO3) +#define PORT_PA25F_TCC1_WO3 (1ul << 25) +/* ========== PORT definition for TCC2 peripheral ========== */ +#define PIN_PA12E_TCC2_WO0 12L /**< \brief TCC2 signal: WO0 on PA12 mux E */ +#define MUX_PA12E_TCC2_WO0 4L +#define PINMUX_PA12E_TCC2_WO0 ((PIN_PA12E_TCC2_WO0 << 16) | MUX_PA12E_TCC2_WO0) +#define PORT_PA12E_TCC2_WO0 (1ul << 12) +#define PIN_PA16E_TCC2_WO0 16L /**< \brief TCC2 signal: WO0 on PA16 mux E */ +#define MUX_PA16E_TCC2_WO0 4L +#define PINMUX_PA16E_TCC2_WO0 ((PIN_PA16E_TCC2_WO0 << 16) | MUX_PA16E_TCC2_WO0) +#define PORT_PA16E_TCC2_WO0 (1ul << 16) +#define PIN_PA00E_TCC2_WO0 0L /**< \brief TCC2 signal: WO0 on PA00 mux E */ +#define MUX_PA00E_TCC2_WO0 4L +#define PINMUX_PA00E_TCC2_WO0 ((PIN_PA00E_TCC2_WO0 << 16) | MUX_PA00E_TCC2_WO0) +#define PORT_PA00E_TCC2_WO0 (1ul << 0) +#define PIN_PA13E_TCC2_WO1 13L /**< \brief TCC2 signal: WO1 on PA13 mux E */ +#define MUX_PA13E_TCC2_WO1 4L +#define PINMUX_PA13E_TCC2_WO1 ((PIN_PA13E_TCC2_WO1 << 16) | MUX_PA13E_TCC2_WO1) +#define PORT_PA13E_TCC2_WO1 (1ul << 13) +#define PIN_PA17E_TCC2_WO1 17L /**< \brief TCC2 signal: WO1 on PA17 mux E */ +#define MUX_PA17E_TCC2_WO1 4L +#define PINMUX_PA17E_TCC2_WO1 ((PIN_PA17E_TCC2_WO1 << 16) | MUX_PA17E_TCC2_WO1) +#define PORT_PA17E_TCC2_WO1 (1ul << 17) +#define PIN_PA01E_TCC2_WO1 1L /**< \brief TCC2 signal: WO1 on PA01 mux E */ +#define MUX_PA01E_TCC2_WO1 4L +#define PINMUX_PA01E_TCC2_WO1 ((PIN_PA01E_TCC2_WO1 << 16) | MUX_PA01E_TCC2_WO1) +#define PORT_PA01E_TCC2_WO1 (1ul << 1) +/* ========== PORT definition for TC3 peripheral ========== */ +#define PIN_PA18E_TC3_WO0 18L /**< \brief TC3 signal: WO0 on PA18 mux E */ +#define MUX_PA18E_TC3_WO0 4L +#define PINMUX_PA18E_TC3_WO0 ((PIN_PA18E_TC3_WO0 << 16) | MUX_PA18E_TC3_WO0) +#define PORT_PA18E_TC3_WO0 (1ul << 18) +#define PIN_PA14E_TC3_WO0 14L /**< \brief TC3 signal: WO0 on PA14 mux E */ +#define MUX_PA14E_TC3_WO0 4L +#define PINMUX_PA14E_TC3_WO0 ((PIN_PA14E_TC3_WO0 << 16) | MUX_PA14E_TC3_WO0) +#define PORT_PA14E_TC3_WO0 (1ul << 14) +#define PIN_PA19E_TC3_WO1 19L /**< \brief TC3 signal: WO1 on PA19 mux E */ +#define MUX_PA19E_TC3_WO1 4L +#define PINMUX_PA19E_TC3_WO1 ((PIN_PA19E_TC3_WO1 << 16) | MUX_PA19E_TC3_WO1) +#define PORT_PA19E_TC3_WO1 (1ul << 19) +#define PIN_PA15E_TC3_WO1 15L /**< \brief TC3 signal: WO1 on PA15 mux E */ +#define MUX_PA15E_TC3_WO1 4L +#define PINMUX_PA15E_TC3_WO1 ((PIN_PA15E_TC3_WO1 << 16) | MUX_PA15E_TC3_WO1) +#define PORT_PA15E_TC3_WO1 (1ul << 15) +/* ========== PORT definition for TC4 peripheral ========== */ +#define PIN_PA22E_TC4_WO0 22L /**< \brief TC4 signal: WO0 on PA22 mux E */ +#define MUX_PA22E_TC4_WO0 4L +#define PINMUX_PA22E_TC4_WO0 ((PIN_PA22E_TC4_WO0 << 16) | MUX_PA22E_TC4_WO0) +#define PORT_PA22E_TC4_WO0 (1ul << 22) +#define PIN_PB08E_TC4_WO0 40L /**< \brief TC4 signal: WO0 on PB08 mux E */ +#define MUX_PB08E_TC4_WO0 4L +#define PINMUX_PB08E_TC4_WO0 ((PIN_PB08E_TC4_WO0 << 16) | MUX_PB08E_TC4_WO0) +#define PORT_PB08E_TC4_WO0 (1ul << 8) +#define PIN_PA23E_TC4_WO1 23L /**< \brief TC4 signal: WO1 on PA23 mux E */ +#define MUX_PA23E_TC4_WO1 4L +#define PINMUX_PA23E_TC4_WO1 ((PIN_PA23E_TC4_WO1 << 16) | MUX_PA23E_TC4_WO1) +#define PORT_PA23E_TC4_WO1 (1ul << 23) +#define PIN_PB09E_TC4_WO1 41L /**< \brief TC4 signal: WO1 on PB09 mux E */ +#define MUX_PB09E_TC4_WO1 4L +#define PINMUX_PB09E_TC4_WO1 ((PIN_PB09E_TC4_WO1 << 16) | MUX_PB09E_TC4_WO1) +#define PORT_PB09E_TC4_WO1 (1ul << 9) +/* ========== PORT definition for TC5 peripheral ========== */ +#define PIN_PA24E_TC5_WO0 24L /**< \brief TC5 signal: WO0 on PA24 mux E */ +#define MUX_PA24E_TC5_WO0 4L +#define PINMUX_PA24E_TC5_WO0 ((PIN_PA24E_TC5_WO0 << 16) | MUX_PA24E_TC5_WO0) +#define PORT_PA24E_TC5_WO0 (1ul << 24) +#define PIN_PB10E_TC5_WO0 42L /**< \brief TC5 signal: WO0 on PB10 mux E */ +#define MUX_PB10E_TC5_WO0 4L +#define PINMUX_PB10E_TC5_WO0 ((PIN_PB10E_TC5_WO0 << 16) | MUX_PB10E_TC5_WO0) +#define PORT_PB10E_TC5_WO0 (1ul << 10) +#define PIN_PA25E_TC5_WO1 25L /**< \brief TC5 signal: WO1 on PA25 mux E */ +#define MUX_PA25E_TC5_WO1 4L +#define PINMUX_PA25E_TC5_WO1 ((PIN_PA25E_TC5_WO1 << 16) | MUX_PA25E_TC5_WO1) +#define PORT_PA25E_TC5_WO1 (1ul << 25) +#define PIN_PB11E_TC5_WO1 43L /**< \brief TC5 signal: WO1 on PB11 mux E */ +#define MUX_PB11E_TC5_WO1 4L +#define PINMUX_PB11E_TC5_WO1 ((PIN_PB11E_TC5_WO1 << 16) | MUX_PB11E_TC5_WO1) +#define PORT_PB11E_TC5_WO1 (1ul << 11) +/* ========== PORT definition for ADC peripheral ========== */ +#define PIN_PA02B_ADC_AIN0 2L /**< \brief ADC signal: AIN0 on PA02 mux B */ +#define MUX_PA02B_ADC_AIN0 1L +#define PINMUX_PA02B_ADC_AIN0 ((PIN_PA02B_ADC_AIN0 << 16) | MUX_PA02B_ADC_AIN0) +#define PORT_PA02B_ADC_AIN0 (1ul << 2) +#define PIN_PA03B_ADC_AIN1 3L /**< \brief ADC signal: AIN1 on PA03 mux B */ +#define MUX_PA03B_ADC_AIN1 1L +#define PINMUX_PA03B_ADC_AIN1 ((PIN_PA03B_ADC_AIN1 << 16) | MUX_PA03B_ADC_AIN1) +#define PORT_PA03B_ADC_AIN1 (1ul << 3) +#define PIN_PB08B_ADC_AIN2 40L /**< \brief ADC signal: AIN2 on PB08 mux B */ +#define MUX_PB08B_ADC_AIN2 1L +#define PINMUX_PB08B_ADC_AIN2 ((PIN_PB08B_ADC_AIN2 << 16) | MUX_PB08B_ADC_AIN2) +#define PORT_PB08B_ADC_AIN2 (1ul << 8) +#define PIN_PB09B_ADC_AIN3 41L /**< \brief ADC signal: AIN3 on PB09 mux B */ +#define MUX_PB09B_ADC_AIN3 1L +#define PINMUX_PB09B_ADC_AIN3 ((PIN_PB09B_ADC_AIN3 << 16) | MUX_PB09B_ADC_AIN3) +#define PORT_PB09B_ADC_AIN3 (1ul << 9) +#define PIN_PA04B_ADC_AIN4 4L /**< \brief ADC signal: AIN4 on PA04 mux B */ +#define MUX_PA04B_ADC_AIN4 1L +#define PINMUX_PA04B_ADC_AIN4 ((PIN_PA04B_ADC_AIN4 << 16) | MUX_PA04B_ADC_AIN4) +#define PORT_PA04B_ADC_AIN4 (1ul << 4) +#define PIN_PA05B_ADC_AIN5 5L /**< \brief ADC signal: AIN5 on PA05 mux B */ +#define MUX_PA05B_ADC_AIN5 1L +#define PINMUX_PA05B_ADC_AIN5 ((PIN_PA05B_ADC_AIN5 << 16) | MUX_PA05B_ADC_AIN5) +#define PORT_PA05B_ADC_AIN5 (1ul << 5) +#define PIN_PA06B_ADC_AIN6 6L /**< \brief ADC signal: AIN6 on PA06 mux B */ +#define MUX_PA06B_ADC_AIN6 1L +#define PINMUX_PA06B_ADC_AIN6 ((PIN_PA06B_ADC_AIN6 << 16) | MUX_PA06B_ADC_AIN6) +#define PORT_PA06B_ADC_AIN6 (1ul << 6) +#define PIN_PA07B_ADC_AIN7 7L /**< \brief ADC signal: AIN7 on PA07 mux B */ +#define MUX_PA07B_ADC_AIN7 1L +#define PINMUX_PA07B_ADC_AIN7 ((PIN_PA07B_ADC_AIN7 << 16) | MUX_PA07B_ADC_AIN7) +#define PORT_PA07B_ADC_AIN7 (1ul << 7) +#define PIN_PB02B_ADC_AIN10 34L /**< \brief ADC signal: AIN10 on PB02 mux B */ +#define MUX_PB02B_ADC_AIN10 1L +#define PINMUX_PB02B_ADC_AIN10 ((PIN_PB02B_ADC_AIN10 << 16) | MUX_PB02B_ADC_AIN10) +#define PORT_PB02B_ADC_AIN10 (1ul << 2) +#define PIN_PB03B_ADC_AIN11 35L /**< \brief ADC signal: AIN11 on PB03 mux B */ +#define MUX_PB03B_ADC_AIN11 1L +#define PINMUX_PB03B_ADC_AIN11 ((PIN_PB03B_ADC_AIN11 << 16) | MUX_PB03B_ADC_AIN11) +#define PORT_PB03B_ADC_AIN11 (1ul << 3) +#define PIN_PA08B_ADC_AIN16 8L /**< \brief ADC signal: AIN16 on PA08 mux B */ +#define MUX_PA08B_ADC_AIN16 1L +#define PINMUX_PA08B_ADC_AIN16 ((PIN_PA08B_ADC_AIN16 << 16) | MUX_PA08B_ADC_AIN16) +#define PORT_PA08B_ADC_AIN16 (1ul << 8) +#define PIN_PA09B_ADC_AIN17 9L /**< \brief ADC signal: AIN17 on PA09 mux B */ +#define MUX_PA09B_ADC_AIN17 1L +#define PINMUX_PA09B_ADC_AIN17 ((PIN_PA09B_ADC_AIN17 << 16) | MUX_PA09B_ADC_AIN17) +#define PORT_PA09B_ADC_AIN17 (1ul << 9) +#define PIN_PA10B_ADC_AIN18 10L /**< \brief ADC signal: AIN18 on PA10 mux B */ +#define MUX_PA10B_ADC_AIN18 1L +#define PINMUX_PA10B_ADC_AIN18 ((PIN_PA10B_ADC_AIN18 << 16) | MUX_PA10B_ADC_AIN18) +#define PORT_PA10B_ADC_AIN18 (1ul << 10) +#define PIN_PA11B_ADC_AIN19 11L /**< \brief ADC signal: AIN19 on PA11 mux B */ +#define MUX_PA11B_ADC_AIN19 1L +#define PINMUX_PA11B_ADC_AIN19 ((PIN_PA11B_ADC_AIN19 << 16) | MUX_PA11B_ADC_AIN19) +#define PORT_PA11B_ADC_AIN19 (1ul << 11) +#define PIN_PA04B_ADC_VREFP 4L /**< \brief ADC signal: VREFP on PA04 mux B */ +#define MUX_PA04B_ADC_VREFP 1L +#define PINMUX_PA04B_ADC_VREFP ((PIN_PA04B_ADC_VREFP << 16) | MUX_PA04B_ADC_VREFP) +#define PORT_PA04B_ADC_VREFP (1ul << 4) +/* ========== PORT definition for AC peripheral ========== */ +#define PIN_PA04B_AC_AIN0 4L /**< \brief AC signal: AIN0 on PA04 mux B */ +#define MUX_PA04B_AC_AIN0 1L +#define PINMUX_PA04B_AC_AIN0 ((PIN_PA04B_AC_AIN0 << 16) | MUX_PA04B_AC_AIN0) +#define PORT_PA04B_AC_AIN0 (1ul << 4) +#define PIN_PA05B_AC_AIN1 5L /**< \brief AC signal: AIN1 on PA05 mux B */ +#define MUX_PA05B_AC_AIN1 1L +#define PINMUX_PA05B_AC_AIN1 ((PIN_PA05B_AC_AIN1 << 16) | MUX_PA05B_AC_AIN1) +#define PORT_PA05B_AC_AIN1 (1ul << 5) +#define PIN_PA06B_AC_AIN2 6L /**< \brief AC signal: AIN2 on PA06 mux B */ +#define MUX_PA06B_AC_AIN2 1L +#define PINMUX_PA06B_AC_AIN2 ((PIN_PA06B_AC_AIN2 << 16) | MUX_PA06B_AC_AIN2) +#define PORT_PA06B_AC_AIN2 (1ul << 6) +#define PIN_PA07B_AC_AIN3 7L /**< \brief AC signal: AIN3 on PA07 mux B */ +#define MUX_PA07B_AC_AIN3 1L +#define PINMUX_PA07B_AC_AIN3 ((PIN_PA07B_AC_AIN3 << 16) | MUX_PA07B_AC_AIN3) +#define PORT_PA07B_AC_AIN3 (1ul << 7) +#define PIN_PA12H_AC_CMP0 12L /**< \brief AC signal: CMP0 on PA12 mux H */ +#define MUX_PA12H_AC_CMP0 7L +#define PINMUX_PA12H_AC_CMP0 ((PIN_PA12H_AC_CMP0 << 16) | MUX_PA12H_AC_CMP0) +#define PORT_PA12H_AC_CMP0 (1ul << 12) +#define PIN_PA18H_AC_CMP0 18L /**< \brief AC signal: CMP0 on PA18 mux H */ +#define MUX_PA18H_AC_CMP0 7L +#define PINMUX_PA18H_AC_CMP0 ((PIN_PA18H_AC_CMP0 << 16) | MUX_PA18H_AC_CMP0) +#define PORT_PA18H_AC_CMP0 (1ul << 18) +#define PIN_PA13H_AC_CMP1 13L /**< \brief AC signal: CMP1 on PA13 mux H */ +#define MUX_PA13H_AC_CMP1 7L +#define PINMUX_PA13H_AC_CMP1 ((PIN_PA13H_AC_CMP1 << 16) | MUX_PA13H_AC_CMP1) +#define PORT_PA13H_AC_CMP1 (1ul << 13) +#define PIN_PA19H_AC_CMP1 19L /**< \brief AC signal: CMP1 on PA19 mux H */ +#define MUX_PA19H_AC_CMP1 7L +#define PINMUX_PA19H_AC_CMP1 ((PIN_PA19H_AC_CMP1 << 16) | MUX_PA19H_AC_CMP1) +#define PORT_PA19H_AC_CMP1 (1ul << 19) +/* ========== PORT definition for DAC peripheral ========== */ +#define PIN_PA02B_DAC_VOUT 2L /**< \brief DAC signal: VOUT on PA02 mux B */ +#define MUX_PA02B_DAC_VOUT 1L +#define PINMUX_PA02B_DAC_VOUT ((PIN_PA02B_DAC_VOUT << 16) | MUX_PA02B_DAC_VOUT) +#define PORT_PA02B_DAC_VOUT (1ul << 2) +#define PIN_PA03B_DAC_VREFP 3L /**< \brief DAC signal: VREFP on PA03 mux B */ +#define MUX_PA03B_DAC_VREFP 1L +#define PINMUX_PA03B_DAC_VREFP ((PIN_PA03B_DAC_VREFP << 16) | MUX_PA03B_DAC_VREFP) +#define PORT_PA03B_DAC_VREFP (1ul << 3) +/* ========== PORT definition for I2S peripheral ========== */ +#define PIN_PA11G_I2S_FS0 11L /**< \brief I2S signal: FS0 on PA11 mux G */ +#define MUX_PA11G_I2S_FS0 6L +#define PINMUX_PA11G_I2S_FS0 ((PIN_PA11G_I2S_FS0 << 16) | MUX_PA11G_I2S_FS0) +#define PORT_PA11G_I2S_FS0 (1ul << 11) +#define PIN_PA21G_I2S_FS0 21L /**< \brief I2S signal: FS0 on PA21 mux G */ +#define MUX_PA21G_I2S_FS0 6L +#define PINMUX_PA21G_I2S_FS0 ((PIN_PA21G_I2S_FS0 << 16) | MUX_PA21G_I2S_FS0) +#define PORT_PA21G_I2S_FS0 (1ul << 21) +#define PIN_PA09G_I2S_MCK0 9L /**< \brief I2S signal: MCK0 on PA09 mux G */ +#define MUX_PA09G_I2S_MCK0 6L +#define PINMUX_PA09G_I2S_MCK0 ((PIN_PA09G_I2S_MCK0 << 16) | MUX_PA09G_I2S_MCK0) +#define PORT_PA09G_I2S_MCK0 (1ul << 9) +#define PIN_PB10G_I2S_MCK1 42L /**< \brief I2S signal: MCK1 on PB10 mux G */ +#define MUX_PB10G_I2S_MCK1 6L +#define PINMUX_PB10G_I2S_MCK1 ((PIN_PB10G_I2S_MCK1 << 16) | MUX_PB10G_I2S_MCK1) +#define PORT_PB10G_I2S_MCK1 (1ul << 10) +#define PIN_PA10G_I2S_SCK0 10L /**< \brief I2S signal: SCK0 on PA10 mux G */ +#define MUX_PA10G_I2S_SCK0 6L +#define PINMUX_PA10G_I2S_SCK0 ((PIN_PA10G_I2S_SCK0 << 16) | MUX_PA10G_I2S_SCK0) +#define PORT_PA10G_I2S_SCK0 (1ul << 10) +#define PIN_PA20G_I2S_SCK0 20L /**< \brief I2S signal: SCK0 on PA20 mux G */ +#define MUX_PA20G_I2S_SCK0 6L +#define PINMUX_PA20G_I2S_SCK0 ((PIN_PA20G_I2S_SCK0 << 16) | MUX_PA20G_I2S_SCK0) +#define PORT_PA20G_I2S_SCK0 (1ul << 20) +#define PIN_PB11G_I2S_SCK1 43L /**< \brief I2S signal: SCK1 on PB11 mux G */ +#define MUX_PB11G_I2S_SCK1 6L +#define PINMUX_PB11G_I2S_SCK1 ((PIN_PB11G_I2S_SCK1 << 16) | MUX_PB11G_I2S_SCK1) +#define PORT_PB11G_I2S_SCK1 (1ul << 11) +#define PIN_PA07G_I2S_SD0 7L /**< \brief I2S signal: SD0 on PA07 mux G */ +#define MUX_PA07G_I2S_SD0 6L +#define PINMUX_PA07G_I2S_SD0 ((PIN_PA07G_I2S_SD0 << 16) | MUX_PA07G_I2S_SD0) +#define PORT_PA07G_I2S_SD0 (1ul << 7) +#define PIN_PA19G_I2S_SD0 19L /**< \brief I2S signal: SD0 on PA19 mux G */ +#define MUX_PA19G_I2S_SD0 6L +#define PINMUX_PA19G_I2S_SD0 ((PIN_PA19G_I2S_SD0 << 16) | MUX_PA19G_I2S_SD0) +#define PORT_PA19G_I2S_SD0 (1ul << 19) +#define PIN_PA08G_I2S_SD1 8L /**< \brief I2S signal: SD1 on PA08 mux G */ +#define MUX_PA08G_I2S_SD1 6L +#define PINMUX_PA08G_I2S_SD1 ((PIN_PA08G_I2S_SD1 << 16) | MUX_PA08G_I2S_SD1) +#define PORT_PA08G_I2S_SD1 (1ul << 8) + +#endif /* _SAMD21G15A_PIO_ */ diff --git a/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/utils/cmsis/samd21/include/pio/samd21g15b.h b/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/utils/cmsis/samd21/include/pio/samd21g15b.h new file mode 100644 index 0000000..df61e19 --- /dev/null +++ b/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/utils/cmsis/samd21/include/pio/samd21g15b.h @@ -0,0 +1,905 @@ +/** + * \file + * + * \brief Peripheral I/O description for SAMD21G15B + * + * Copyright (c) 2014-2018 Microchip Technology Inc. and its subsidiaries. + * + * \asf_license_start + * + * \page License + * + * Subject to your compliance with these terms, you may use Microchip + * software and any derivatives exclusively with Microchip products. + * It is your responsibility to comply with third party license terms applicable + * to your use of third party software (including open source software) that + * may accompany Microchip software. + * + * THIS SOFTWARE IS SUPPLIED BY MICROCHIP "AS IS". NO WARRANTIES, + * WHETHER EXPRESS, IMPLIED OR STATUTORY, APPLY TO THIS SOFTWARE, + * INCLUDING ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, + * AND FITNESS FOR A PARTICULAR PURPOSE. IN NO EVENT WILL MICROCHIP BE + * LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL OR CONSEQUENTIAL + * LOSS, DAMAGE, COST OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE + * SOFTWARE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE + * POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT + * ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY + * RELATED TO THIS SOFTWARE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, + * THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THIS SOFTWARE. + * + * \asf_license_stop + * + */ + +#ifndef _SAMD21G15B_PIO_ +#define _SAMD21G15B_PIO_ + +#define PIN_PA00 0 /**< \brief Pin Number for PA00 */ +#define PORT_PA00 (1ul << 0) /**< \brief PORT Mask for PA00 */ +#define PIN_PA01 1 /**< \brief Pin Number for PA01 */ +#define PORT_PA01 (1ul << 1) /**< \brief PORT Mask for PA01 */ +#define PIN_PA02 2 /**< \brief Pin Number for PA02 */ +#define PORT_PA02 (1ul << 2) /**< \brief PORT Mask for PA02 */ +#define PIN_PA03 3 /**< \brief Pin Number for PA03 */ +#define PORT_PA03 (1ul << 3) /**< \brief PORT Mask for PA03 */ +#define PIN_PA04 4 /**< \brief Pin Number for PA04 */ +#define PORT_PA04 (1ul << 4) /**< \brief PORT Mask for PA04 */ +#define PIN_PA05 5 /**< \brief Pin Number for PA05 */ +#define PORT_PA05 (1ul << 5) /**< \brief PORT Mask for PA05 */ +#define PIN_PA06 6 /**< \brief Pin Number for PA06 */ +#define PORT_PA06 (1ul << 6) /**< \brief PORT Mask for PA06 */ +#define PIN_PA07 7 /**< \brief Pin Number for PA07 */ +#define PORT_PA07 (1ul << 7) /**< \brief PORT Mask for PA07 */ +#define PIN_PA08 8 /**< \brief Pin Number for PA08 */ +#define PORT_PA08 (1ul << 8) /**< \brief PORT Mask for PA08 */ +#define PIN_PA09 9 /**< \brief Pin Number for PA09 */ +#define PORT_PA09 (1ul << 9) /**< \brief PORT Mask for PA09 */ +#define PIN_PA10 10 /**< \brief Pin Number for PA10 */ +#define PORT_PA10 (1ul << 10) /**< \brief PORT Mask for PA10 */ +#define PIN_PA11 11 /**< \brief Pin Number for PA11 */ +#define PORT_PA11 (1ul << 11) /**< \brief PORT Mask for PA11 */ +#define PIN_PA12 12 /**< \brief Pin Number for PA12 */ +#define PORT_PA12 (1ul << 12) /**< \brief PORT Mask for PA12 */ +#define PIN_PA13 13 /**< \brief Pin Number for PA13 */ +#define PORT_PA13 (1ul << 13) /**< \brief PORT Mask for PA13 */ +#define PIN_PA14 14 /**< \brief Pin Number for PA14 */ +#define PORT_PA14 (1ul << 14) /**< \brief PORT Mask for PA14 */ +#define PIN_PA15 15 /**< \brief Pin Number for PA15 */ +#define PORT_PA15 (1ul << 15) /**< \brief PORT Mask for PA15 */ +#define PIN_PA16 16 /**< \brief Pin Number for PA16 */ +#define PORT_PA16 (1ul << 16) /**< \brief PORT Mask for PA16 */ +#define PIN_PA17 17 /**< \brief Pin Number for PA17 */ +#define PORT_PA17 (1ul << 17) /**< \brief PORT Mask for PA17 */ +#define PIN_PA18 18 /**< \brief Pin Number for PA18 */ +#define PORT_PA18 (1ul << 18) /**< \brief PORT Mask for PA18 */ +#define PIN_PA19 19 /**< \brief Pin Number for PA19 */ +#define PORT_PA19 (1ul << 19) /**< \brief PORT Mask for PA19 */ +#define PIN_PA20 20 /**< \brief Pin Number for PA20 */ +#define PORT_PA20 (1ul << 20) /**< \brief PORT Mask for PA20 */ +#define PIN_PA21 21 /**< \brief Pin Number for PA21 */ +#define PORT_PA21 (1ul << 21) /**< \brief PORT Mask for PA21 */ +#define PIN_PA22 22 /**< \brief Pin Number for PA22 */ +#define PORT_PA22 (1ul << 22) /**< \brief PORT Mask for PA22 */ +#define PIN_PA23 23 /**< \brief Pin Number for PA23 */ +#define PORT_PA23 (1ul << 23) /**< \brief PORT Mask for PA23 */ +#define PIN_PA24 24 /**< \brief Pin Number for PA24 */ +#define PORT_PA24 (1ul << 24) /**< \brief PORT Mask for PA24 */ +#define PIN_PA25 25 /**< \brief Pin Number for PA25 */ +#define PORT_PA25 (1ul << 25) /**< \brief PORT Mask for PA25 */ +#define PIN_PA27 27 /**< \brief Pin Number for PA27 */ +#define PORT_PA27 (1ul << 27) /**< \brief PORT Mask for PA27 */ +#define PIN_PA28 28 /**< \brief Pin Number for PA28 */ +#define PORT_PA28 (1ul << 28) /**< \brief PORT Mask for PA28 */ +#define PIN_PA30 30 /**< \brief Pin Number for PA30 */ +#define PORT_PA30 (1ul << 30) /**< \brief PORT Mask for PA30 */ +#define PIN_PA31 31 /**< \brief Pin Number for PA31 */ +#define PORT_PA31 (1ul << 31) /**< \brief PORT Mask for PA31 */ +#define PIN_PB02 34 /**< \brief Pin Number for PB02 */ +#define PORT_PB02 (1ul << 2) /**< \brief PORT Mask for PB02 */ +#define PIN_PB03 35 /**< \brief Pin Number for PB03 */ +#define PORT_PB03 (1ul << 3) /**< \brief PORT Mask for PB03 */ +#define PIN_PB08 40 /**< \brief Pin Number for PB08 */ +#define PORT_PB08 (1ul << 8) /**< \brief PORT Mask for PB08 */ +#define PIN_PB09 41 /**< \brief Pin Number for PB09 */ +#define PORT_PB09 (1ul << 9) /**< \brief PORT Mask for PB09 */ +#define PIN_PB10 42 /**< \brief Pin Number for PB10 */ +#define PORT_PB10 (1ul << 10) /**< \brief PORT Mask for PB10 */ +#define PIN_PB11 43 /**< \brief Pin Number for PB11 */ +#define PORT_PB11 (1ul << 11) /**< \brief PORT Mask for PB11 */ +#define PIN_PB22 54 /**< \brief Pin Number for PB22 */ +#define PORT_PB22 (1ul << 22) /**< \brief PORT Mask for PB22 */ +#define PIN_PB23 55 /**< \brief Pin Number for PB23 */ +#define PORT_PB23 (1ul << 23) /**< \brief PORT Mask for PB23 */ +/* ========== PORT definition for GCLK peripheral ========== */ +#define PIN_PB22H_GCLK_IO0 54L /**< \brief GCLK signal: IO0 on PB22 mux H */ +#define MUX_PB22H_GCLK_IO0 7L +#define PINMUX_PB22H_GCLK_IO0 ((PIN_PB22H_GCLK_IO0 << 16) | MUX_PB22H_GCLK_IO0) +#define PORT_PB22H_GCLK_IO0 (1ul << 22) +#define PIN_PA14H_GCLK_IO0 14L /**< \brief GCLK signal: IO0 on PA14 mux H */ +#define MUX_PA14H_GCLK_IO0 7L +#define PINMUX_PA14H_GCLK_IO0 ((PIN_PA14H_GCLK_IO0 << 16) | MUX_PA14H_GCLK_IO0) +#define PORT_PA14H_GCLK_IO0 (1ul << 14) +#define PIN_PA27H_GCLK_IO0 27L /**< \brief GCLK signal: IO0 on PA27 mux H */ +#define MUX_PA27H_GCLK_IO0 7L +#define PINMUX_PA27H_GCLK_IO0 ((PIN_PA27H_GCLK_IO0 << 16) | MUX_PA27H_GCLK_IO0) +#define PORT_PA27H_GCLK_IO0 (1ul << 27) +#define PIN_PA28H_GCLK_IO0 28L /**< \brief GCLK signal: IO0 on PA28 mux H */ +#define MUX_PA28H_GCLK_IO0 7L +#define PINMUX_PA28H_GCLK_IO0 ((PIN_PA28H_GCLK_IO0 << 16) | MUX_PA28H_GCLK_IO0) +#define PORT_PA28H_GCLK_IO0 (1ul << 28) +#define PIN_PA30H_GCLK_IO0 30L /**< \brief GCLK signal: IO0 on PA30 mux H */ +#define MUX_PA30H_GCLK_IO0 7L +#define PINMUX_PA30H_GCLK_IO0 ((PIN_PA30H_GCLK_IO0 << 16) | MUX_PA30H_GCLK_IO0) +#define PORT_PA30H_GCLK_IO0 (1ul << 30) +#define PIN_PB23H_GCLK_IO1 55L /**< \brief GCLK signal: IO1 on PB23 mux H */ +#define MUX_PB23H_GCLK_IO1 7L +#define PINMUX_PB23H_GCLK_IO1 ((PIN_PB23H_GCLK_IO1 << 16) | MUX_PB23H_GCLK_IO1) +#define PORT_PB23H_GCLK_IO1 (1ul << 23) +#define PIN_PA15H_GCLK_IO1 15L /**< \brief GCLK signal: IO1 on PA15 mux H */ +#define MUX_PA15H_GCLK_IO1 7L +#define PINMUX_PA15H_GCLK_IO1 ((PIN_PA15H_GCLK_IO1 << 16) | MUX_PA15H_GCLK_IO1) +#define PORT_PA15H_GCLK_IO1 (1ul << 15) +#define PIN_PA16H_GCLK_IO2 16L /**< \brief GCLK signal: IO2 on PA16 mux H */ +#define MUX_PA16H_GCLK_IO2 7L +#define PINMUX_PA16H_GCLK_IO2 ((PIN_PA16H_GCLK_IO2 << 16) | MUX_PA16H_GCLK_IO2) +#define PORT_PA16H_GCLK_IO2 (1ul << 16) +#define PIN_PA17H_GCLK_IO3 17L /**< \brief GCLK signal: IO3 on PA17 mux H */ +#define MUX_PA17H_GCLK_IO3 7L +#define PINMUX_PA17H_GCLK_IO3 ((PIN_PA17H_GCLK_IO3 << 16) | MUX_PA17H_GCLK_IO3) +#define PORT_PA17H_GCLK_IO3 (1ul << 17) +#define PIN_PA10H_GCLK_IO4 10L /**< \brief GCLK signal: IO4 on PA10 mux H */ +#define MUX_PA10H_GCLK_IO4 7L +#define PINMUX_PA10H_GCLK_IO4 ((PIN_PA10H_GCLK_IO4 << 16) | MUX_PA10H_GCLK_IO4) +#define PORT_PA10H_GCLK_IO4 (1ul << 10) +#define PIN_PA20H_GCLK_IO4 20L /**< \brief GCLK signal: IO4 on PA20 mux H */ +#define MUX_PA20H_GCLK_IO4 7L +#define PINMUX_PA20H_GCLK_IO4 ((PIN_PA20H_GCLK_IO4 << 16) | MUX_PA20H_GCLK_IO4) +#define PORT_PA20H_GCLK_IO4 (1ul << 20) +#define PIN_PB10H_GCLK_IO4 42L /**< \brief GCLK signal: IO4 on PB10 mux H */ +#define MUX_PB10H_GCLK_IO4 7L +#define PINMUX_PB10H_GCLK_IO4 ((PIN_PB10H_GCLK_IO4 << 16) | MUX_PB10H_GCLK_IO4) +#define PORT_PB10H_GCLK_IO4 (1ul << 10) +#define PIN_PA11H_GCLK_IO5 11L /**< \brief GCLK signal: IO5 on PA11 mux H */ +#define MUX_PA11H_GCLK_IO5 7L +#define PINMUX_PA11H_GCLK_IO5 ((PIN_PA11H_GCLK_IO5 << 16) | MUX_PA11H_GCLK_IO5) +#define PORT_PA11H_GCLK_IO5 (1ul << 11) +#define PIN_PA21H_GCLK_IO5 21L /**< \brief GCLK signal: IO5 on PA21 mux H */ +#define MUX_PA21H_GCLK_IO5 7L +#define PINMUX_PA21H_GCLK_IO5 ((PIN_PA21H_GCLK_IO5 << 16) | MUX_PA21H_GCLK_IO5) +#define PORT_PA21H_GCLK_IO5 (1ul << 21) +#define PIN_PB11H_GCLK_IO5 43L /**< \brief GCLK signal: IO5 on PB11 mux H */ +#define MUX_PB11H_GCLK_IO5 7L +#define PINMUX_PB11H_GCLK_IO5 ((PIN_PB11H_GCLK_IO5 << 16) | MUX_PB11H_GCLK_IO5) +#define PORT_PB11H_GCLK_IO5 (1ul << 11) +#define PIN_PA22H_GCLK_IO6 22L /**< \brief GCLK signal: IO6 on PA22 mux H */ +#define MUX_PA22H_GCLK_IO6 7L +#define PINMUX_PA22H_GCLK_IO6 ((PIN_PA22H_GCLK_IO6 << 16) | MUX_PA22H_GCLK_IO6) +#define PORT_PA22H_GCLK_IO6 (1ul << 22) +#define PIN_PA23H_GCLK_IO7 23L /**< \brief GCLK signal: IO7 on PA23 mux H */ +#define MUX_PA23H_GCLK_IO7 7L +#define PINMUX_PA23H_GCLK_IO7 ((PIN_PA23H_GCLK_IO7 << 16) | MUX_PA23H_GCLK_IO7) +#define PORT_PA23H_GCLK_IO7 (1ul << 23) +/* ========== PORT definition for EIC peripheral ========== */ +#define PIN_PA16A_EIC_EXTINT0 16L /**< \brief EIC signal: EXTINT0 on PA16 mux A */ +#define MUX_PA16A_EIC_EXTINT0 0L +#define PINMUX_PA16A_EIC_EXTINT0 ((PIN_PA16A_EIC_EXTINT0 << 16) | MUX_PA16A_EIC_EXTINT0) +#define PORT_PA16A_EIC_EXTINT0 (1ul << 16) +#define PIN_PA00A_EIC_EXTINT0 0L /**< \brief EIC signal: EXTINT0 on PA00 mux A */ +#define MUX_PA00A_EIC_EXTINT0 0L +#define PINMUX_PA00A_EIC_EXTINT0 ((PIN_PA00A_EIC_EXTINT0 << 16) | MUX_PA00A_EIC_EXTINT0) +#define PORT_PA00A_EIC_EXTINT0 (1ul << 0) +#define PIN_PA17A_EIC_EXTINT1 17L /**< \brief EIC signal: EXTINT1 on PA17 mux A */ +#define MUX_PA17A_EIC_EXTINT1 0L +#define PINMUX_PA17A_EIC_EXTINT1 ((PIN_PA17A_EIC_EXTINT1 << 16) | MUX_PA17A_EIC_EXTINT1) +#define PORT_PA17A_EIC_EXTINT1 (1ul << 17) +#define PIN_PA01A_EIC_EXTINT1 1L /**< \brief EIC signal: EXTINT1 on PA01 mux A */ +#define MUX_PA01A_EIC_EXTINT1 0L +#define PINMUX_PA01A_EIC_EXTINT1 ((PIN_PA01A_EIC_EXTINT1 << 16) | MUX_PA01A_EIC_EXTINT1) +#define PORT_PA01A_EIC_EXTINT1 (1ul << 1) +#define PIN_PA02A_EIC_EXTINT2 2L /**< \brief EIC signal: EXTINT2 on PA02 mux A */ +#define MUX_PA02A_EIC_EXTINT2 0L +#define PINMUX_PA02A_EIC_EXTINT2 ((PIN_PA02A_EIC_EXTINT2 << 16) | MUX_PA02A_EIC_EXTINT2) +#define PORT_PA02A_EIC_EXTINT2 (1ul << 2) +#define PIN_PA18A_EIC_EXTINT2 18L /**< \brief EIC signal: EXTINT2 on PA18 mux A */ +#define MUX_PA18A_EIC_EXTINT2 0L +#define PINMUX_PA18A_EIC_EXTINT2 ((PIN_PA18A_EIC_EXTINT2 << 16) | MUX_PA18A_EIC_EXTINT2) +#define PORT_PA18A_EIC_EXTINT2 (1ul << 18) +#define PIN_PB02A_EIC_EXTINT2 34L /**< \brief EIC signal: EXTINT2 on PB02 mux A */ +#define MUX_PB02A_EIC_EXTINT2 0L +#define PINMUX_PB02A_EIC_EXTINT2 ((PIN_PB02A_EIC_EXTINT2 << 16) | MUX_PB02A_EIC_EXTINT2) +#define PORT_PB02A_EIC_EXTINT2 (1ul << 2) +#define PIN_PA03A_EIC_EXTINT3 3L /**< \brief EIC signal: EXTINT3 on PA03 mux A */ +#define MUX_PA03A_EIC_EXTINT3 0L +#define PINMUX_PA03A_EIC_EXTINT3 ((PIN_PA03A_EIC_EXTINT3 << 16) | MUX_PA03A_EIC_EXTINT3) +#define PORT_PA03A_EIC_EXTINT3 (1ul << 3) +#define PIN_PA19A_EIC_EXTINT3 19L /**< \brief EIC signal: EXTINT3 on PA19 mux A */ +#define MUX_PA19A_EIC_EXTINT3 0L +#define PINMUX_PA19A_EIC_EXTINT3 ((PIN_PA19A_EIC_EXTINT3 << 16) | MUX_PA19A_EIC_EXTINT3) +#define PORT_PA19A_EIC_EXTINT3 (1ul << 19) +#define PIN_PB03A_EIC_EXTINT3 35L /**< \brief EIC signal: EXTINT3 on PB03 mux A */ +#define MUX_PB03A_EIC_EXTINT3 0L +#define PINMUX_PB03A_EIC_EXTINT3 ((PIN_PB03A_EIC_EXTINT3 << 16) | MUX_PB03A_EIC_EXTINT3) +#define PORT_PB03A_EIC_EXTINT3 (1ul << 3) +#define PIN_PA04A_EIC_EXTINT4 4L /**< \brief EIC signal: EXTINT4 on PA04 mux A */ +#define MUX_PA04A_EIC_EXTINT4 0L +#define PINMUX_PA04A_EIC_EXTINT4 ((PIN_PA04A_EIC_EXTINT4 << 16) | MUX_PA04A_EIC_EXTINT4) +#define PORT_PA04A_EIC_EXTINT4 (1ul << 4) +#define PIN_PA20A_EIC_EXTINT4 20L /**< \brief EIC signal: EXTINT4 on PA20 mux A */ +#define MUX_PA20A_EIC_EXTINT4 0L +#define PINMUX_PA20A_EIC_EXTINT4 ((PIN_PA20A_EIC_EXTINT4 << 16) | MUX_PA20A_EIC_EXTINT4) +#define PORT_PA20A_EIC_EXTINT4 (1ul << 20) +#define PIN_PA05A_EIC_EXTINT5 5L /**< \brief EIC signal: EXTINT5 on PA05 mux A */ +#define MUX_PA05A_EIC_EXTINT5 0L +#define PINMUX_PA05A_EIC_EXTINT5 ((PIN_PA05A_EIC_EXTINT5 << 16) | MUX_PA05A_EIC_EXTINT5) +#define PORT_PA05A_EIC_EXTINT5 (1ul << 5) +#define PIN_PA21A_EIC_EXTINT5 21L /**< \brief EIC signal: EXTINT5 on PA21 mux A */ +#define MUX_PA21A_EIC_EXTINT5 0L +#define PINMUX_PA21A_EIC_EXTINT5 ((PIN_PA21A_EIC_EXTINT5 << 16) | MUX_PA21A_EIC_EXTINT5) +#define PORT_PA21A_EIC_EXTINT5 (1ul << 21) +#define PIN_PA06A_EIC_EXTINT6 6L /**< \brief EIC signal: EXTINT6 on PA06 mux A */ +#define MUX_PA06A_EIC_EXTINT6 0L +#define PINMUX_PA06A_EIC_EXTINT6 ((PIN_PA06A_EIC_EXTINT6 << 16) | MUX_PA06A_EIC_EXTINT6) +#define PORT_PA06A_EIC_EXTINT6 (1ul << 6) +#define PIN_PA22A_EIC_EXTINT6 22L /**< \brief EIC signal: EXTINT6 on PA22 mux A */ +#define MUX_PA22A_EIC_EXTINT6 0L +#define PINMUX_PA22A_EIC_EXTINT6 ((PIN_PA22A_EIC_EXTINT6 << 16) | MUX_PA22A_EIC_EXTINT6) +#define PORT_PA22A_EIC_EXTINT6 (1ul << 22) +#define PIN_PB22A_EIC_EXTINT6 54L /**< \brief EIC signal: EXTINT6 on PB22 mux A */ +#define MUX_PB22A_EIC_EXTINT6 0L +#define PINMUX_PB22A_EIC_EXTINT6 ((PIN_PB22A_EIC_EXTINT6 << 16) | MUX_PB22A_EIC_EXTINT6) +#define PORT_PB22A_EIC_EXTINT6 (1ul << 22) +#define PIN_PA07A_EIC_EXTINT7 7L /**< \brief EIC signal: EXTINT7 on PA07 mux A */ +#define MUX_PA07A_EIC_EXTINT7 0L +#define PINMUX_PA07A_EIC_EXTINT7 ((PIN_PA07A_EIC_EXTINT7 << 16) | MUX_PA07A_EIC_EXTINT7) +#define PORT_PA07A_EIC_EXTINT7 (1ul << 7) +#define PIN_PA23A_EIC_EXTINT7 23L /**< \brief EIC signal: EXTINT7 on PA23 mux A */ +#define MUX_PA23A_EIC_EXTINT7 0L +#define PINMUX_PA23A_EIC_EXTINT7 ((PIN_PA23A_EIC_EXTINT7 << 16) | MUX_PA23A_EIC_EXTINT7) +#define PORT_PA23A_EIC_EXTINT7 (1ul << 23) +#define PIN_PB23A_EIC_EXTINT7 55L /**< \brief EIC signal: EXTINT7 on PB23 mux A */ +#define MUX_PB23A_EIC_EXTINT7 0L +#define PINMUX_PB23A_EIC_EXTINT7 ((PIN_PB23A_EIC_EXTINT7 << 16) | MUX_PB23A_EIC_EXTINT7) +#define PORT_PB23A_EIC_EXTINT7 (1ul << 23) +#define PIN_PA28A_EIC_EXTINT8 28L /**< \brief EIC signal: EXTINT8 on PA28 mux A */ +#define MUX_PA28A_EIC_EXTINT8 0L +#define PINMUX_PA28A_EIC_EXTINT8 ((PIN_PA28A_EIC_EXTINT8 << 16) | MUX_PA28A_EIC_EXTINT8) +#define PORT_PA28A_EIC_EXTINT8 (1ul << 28) +#define PIN_PB08A_EIC_EXTINT8 40L /**< \brief EIC signal: EXTINT8 on PB08 mux A */ +#define MUX_PB08A_EIC_EXTINT8 0L +#define PINMUX_PB08A_EIC_EXTINT8 ((PIN_PB08A_EIC_EXTINT8 << 16) | MUX_PB08A_EIC_EXTINT8) +#define PORT_PB08A_EIC_EXTINT8 (1ul << 8) +#define PIN_PA09A_EIC_EXTINT9 9L /**< \brief EIC signal: EXTINT9 on PA09 mux A */ +#define MUX_PA09A_EIC_EXTINT9 0L +#define PINMUX_PA09A_EIC_EXTINT9 ((PIN_PA09A_EIC_EXTINT9 << 16) | MUX_PA09A_EIC_EXTINT9) +#define PORT_PA09A_EIC_EXTINT9 (1ul << 9) +#define PIN_PB09A_EIC_EXTINT9 41L /**< \brief EIC signal: EXTINT9 on PB09 mux A */ +#define MUX_PB09A_EIC_EXTINT9 0L +#define PINMUX_PB09A_EIC_EXTINT9 ((PIN_PB09A_EIC_EXTINT9 << 16) | MUX_PB09A_EIC_EXTINT9) +#define PORT_PB09A_EIC_EXTINT9 (1ul << 9) +#define PIN_PA10A_EIC_EXTINT10 10L /**< \brief EIC signal: EXTINT10 on PA10 mux A */ +#define MUX_PA10A_EIC_EXTINT10 0L +#define PINMUX_PA10A_EIC_EXTINT10 ((PIN_PA10A_EIC_EXTINT10 << 16) | MUX_PA10A_EIC_EXTINT10) +#define PORT_PA10A_EIC_EXTINT10 (1ul << 10) +#define PIN_PA30A_EIC_EXTINT10 30L /**< \brief EIC signal: EXTINT10 on PA30 mux A */ +#define MUX_PA30A_EIC_EXTINT10 0L +#define PINMUX_PA30A_EIC_EXTINT10 ((PIN_PA30A_EIC_EXTINT10 << 16) | MUX_PA30A_EIC_EXTINT10) +#define PORT_PA30A_EIC_EXTINT10 (1ul << 30) +#define PIN_PB10A_EIC_EXTINT10 42L /**< \brief EIC signal: EXTINT10 on PB10 mux A */ +#define MUX_PB10A_EIC_EXTINT10 0L +#define PINMUX_PB10A_EIC_EXTINT10 ((PIN_PB10A_EIC_EXTINT10 << 16) | MUX_PB10A_EIC_EXTINT10) +#define PORT_PB10A_EIC_EXTINT10 (1ul << 10) +#define PIN_PA11A_EIC_EXTINT11 11L /**< \brief EIC signal: EXTINT11 on PA11 mux A */ +#define MUX_PA11A_EIC_EXTINT11 0L +#define PINMUX_PA11A_EIC_EXTINT11 ((PIN_PA11A_EIC_EXTINT11 << 16) | MUX_PA11A_EIC_EXTINT11) +#define PORT_PA11A_EIC_EXTINT11 (1ul << 11) +#define PIN_PA31A_EIC_EXTINT11 31L /**< \brief EIC signal: EXTINT11 on PA31 mux A */ +#define MUX_PA31A_EIC_EXTINT11 0L +#define PINMUX_PA31A_EIC_EXTINT11 ((PIN_PA31A_EIC_EXTINT11 << 16) | MUX_PA31A_EIC_EXTINT11) +#define PORT_PA31A_EIC_EXTINT11 (1ul << 31) +#define PIN_PB11A_EIC_EXTINT11 43L /**< \brief EIC signal: EXTINT11 on PB11 mux A */ +#define MUX_PB11A_EIC_EXTINT11 0L +#define PINMUX_PB11A_EIC_EXTINT11 ((PIN_PB11A_EIC_EXTINT11 << 16) | MUX_PB11A_EIC_EXTINT11) +#define PORT_PB11A_EIC_EXTINT11 (1ul << 11) +#define PIN_PA12A_EIC_EXTINT12 12L /**< \brief EIC signal: EXTINT12 on PA12 mux A */ +#define MUX_PA12A_EIC_EXTINT12 0L +#define PINMUX_PA12A_EIC_EXTINT12 ((PIN_PA12A_EIC_EXTINT12 << 16) | MUX_PA12A_EIC_EXTINT12) +#define PORT_PA12A_EIC_EXTINT12 (1ul << 12) +#define PIN_PA24A_EIC_EXTINT12 24L /**< \brief EIC signal: EXTINT12 on PA24 mux A */ +#define MUX_PA24A_EIC_EXTINT12 0L +#define PINMUX_PA24A_EIC_EXTINT12 ((PIN_PA24A_EIC_EXTINT12 << 16) | MUX_PA24A_EIC_EXTINT12) +#define PORT_PA24A_EIC_EXTINT12 (1ul << 24) +#define PIN_PA13A_EIC_EXTINT13 13L /**< \brief EIC signal: EXTINT13 on PA13 mux A */ +#define MUX_PA13A_EIC_EXTINT13 0L +#define PINMUX_PA13A_EIC_EXTINT13 ((PIN_PA13A_EIC_EXTINT13 << 16) | MUX_PA13A_EIC_EXTINT13) +#define PORT_PA13A_EIC_EXTINT13 (1ul << 13) +#define PIN_PA25A_EIC_EXTINT13 25L /**< \brief EIC signal: EXTINT13 on PA25 mux A */ +#define MUX_PA25A_EIC_EXTINT13 0L +#define PINMUX_PA25A_EIC_EXTINT13 ((PIN_PA25A_EIC_EXTINT13 << 16) | MUX_PA25A_EIC_EXTINT13) +#define PORT_PA25A_EIC_EXTINT13 (1ul << 25) +#define PIN_PA14A_EIC_EXTINT14 14L /**< \brief EIC signal: EXTINT14 on PA14 mux A */ +#define MUX_PA14A_EIC_EXTINT14 0L +#define PINMUX_PA14A_EIC_EXTINT14 ((PIN_PA14A_EIC_EXTINT14 << 16) | MUX_PA14A_EIC_EXTINT14) +#define PORT_PA14A_EIC_EXTINT14 (1ul << 14) +#define PIN_PA27A_EIC_EXTINT15 27L /**< \brief EIC signal: EXTINT15 on PA27 mux A */ +#define MUX_PA27A_EIC_EXTINT15 0L +#define PINMUX_PA27A_EIC_EXTINT15 ((PIN_PA27A_EIC_EXTINT15 << 16) | MUX_PA27A_EIC_EXTINT15) +#define PORT_PA27A_EIC_EXTINT15 (1ul << 27) +#define PIN_PA15A_EIC_EXTINT15 15L /**< \brief EIC signal: EXTINT15 on PA15 mux A */ +#define MUX_PA15A_EIC_EXTINT15 0L +#define PINMUX_PA15A_EIC_EXTINT15 ((PIN_PA15A_EIC_EXTINT15 << 16) | MUX_PA15A_EIC_EXTINT15) +#define PORT_PA15A_EIC_EXTINT15 (1ul << 15) +#define PIN_PA08A_EIC_NMI 8L /**< \brief EIC signal: NMI on PA08 mux A */ +#define MUX_PA08A_EIC_NMI 0L +#define PINMUX_PA08A_EIC_NMI ((PIN_PA08A_EIC_NMI << 16) | MUX_PA08A_EIC_NMI) +#define PORT_PA08A_EIC_NMI (1ul << 8) +/* ========== PORT definition for USB peripheral ========== */ +#define PIN_PA24G_USB_DM 24L /**< \brief USB signal: DM on PA24 mux G */ +#define MUX_PA24G_USB_DM 6L +#define PINMUX_PA24G_USB_DM ((PIN_PA24G_USB_DM << 16) | MUX_PA24G_USB_DM) +#define PORT_PA24G_USB_DM (1ul << 24) +#define PIN_PA25G_USB_DP 25L /**< \brief USB signal: DP on PA25 mux G */ +#define MUX_PA25G_USB_DP 6L +#define PINMUX_PA25G_USB_DP ((PIN_PA25G_USB_DP << 16) | MUX_PA25G_USB_DP) +#define PORT_PA25G_USB_DP (1ul << 25) +#define PIN_PA23G_USB_SOF_1KHZ 23L /**< \brief USB signal: SOF_1KHZ on PA23 mux G */ +#define MUX_PA23G_USB_SOF_1KHZ 6L +#define PINMUX_PA23G_USB_SOF_1KHZ ((PIN_PA23G_USB_SOF_1KHZ << 16) | MUX_PA23G_USB_SOF_1KHZ) +#define PORT_PA23G_USB_SOF_1KHZ (1ul << 23) +/* ========== PORT definition for SERCOM0 peripheral ========== */ +#define PIN_PA04D_SERCOM0_PAD0 4L /**< \brief SERCOM0 signal: PAD0 on PA04 mux D */ +#define MUX_PA04D_SERCOM0_PAD0 3L +#define PINMUX_PA04D_SERCOM0_PAD0 ((PIN_PA04D_SERCOM0_PAD0 << 16) | MUX_PA04D_SERCOM0_PAD0) +#define PORT_PA04D_SERCOM0_PAD0 (1ul << 4) +#define PIN_PA08C_SERCOM0_PAD0 8L /**< \brief SERCOM0 signal: PAD0 on PA08 mux C */ +#define MUX_PA08C_SERCOM0_PAD0 2L +#define PINMUX_PA08C_SERCOM0_PAD0 ((PIN_PA08C_SERCOM0_PAD0 << 16) | MUX_PA08C_SERCOM0_PAD0) +#define PORT_PA08C_SERCOM0_PAD0 (1ul << 8) +#define PIN_PA05D_SERCOM0_PAD1 5L /**< \brief SERCOM0 signal: PAD1 on PA05 mux D */ +#define MUX_PA05D_SERCOM0_PAD1 3L +#define PINMUX_PA05D_SERCOM0_PAD1 ((PIN_PA05D_SERCOM0_PAD1 << 16) | MUX_PA05D_SERCOM0_PAD1) +#define PORT_PA05D_SERCOM0_PAD1 (1ul << 5) +#define PIN_PA09C_SERCOM0_PAD1 9L /**< \brief SERCOM0 signal: PAD1 on PA09 mux C */ +#define MUX_PA09C_SERCOM0_PAD1 2L +#define PINMUX_PA09C_SERCOM0_PAD1 ((PIN_PA09C_SERCOM0_PAD1 << 16) | MUX_PA09C_SERCOM0_PAD1) +#define PORT_PA09C_SERCOM0_PAD1 (1ul << 9) +#define PIN_PA06D_SERCOM0_PAD2 6L /**< \brief SERCOM0 signal: PAD2 on PA06 mux D */ +#define MUX_PA06D_SERCOM0_PAD2 3L +#define PINMUX_PA06D_SERCOM0_PAD2 ((PIN_PA06D_SERCOM0_PAD2 << 16) | MUX_PA06D_SERCOM0_PAD2) +#define PORT_PA06D_SERCOM0_PAD2 (1ul << 6) +#define PIN_PA10C_SERCOM0_PAD2 10L /**< \brief SERCOM0 signal: PAD2 on PA10 mux C */ +#define MUX_PA10C_SERCOM0_PAD2 2L +#define PINMUX_PA10C_SERCOM0_PAD2 ((PIN_PA10C_SERCOM0_PAD2 << 16) | MUX_PA10C_SERCOM0_PAD2) +#define PORT_PA10C_SERCOM0_PAD2 (1ul << 10) +#define PIN_PA07D_SERCOM0_PAD3 7L /**< \brief SERCOM0 signal: PAD3 on PA07 mux D */ +#define MUX_PA07D_SERCOM0_PAD3 3L +#define PINMUX_PA07D_SERCOM0_PAD3 ((PIN_PA07D_SERCOM0_PAD3 << 16) | MUX_PA07D_SERCOM0_PAD3) +#define PORT_PA07D_SERCOM0_PAD3 (1ul << 7) +#define PIN_PA11C_SERCOM0_PAD3 11L /**< \brief SERCOM0 signal: PAD3 on PA11 mux C */ +#define MUX_PA11C_SERCOM0_PAD3 2L +#define PINMUX_PA11C_SERCOM0_PAD3 ((PIN_PA11C_SERCOM0_PAD3 << 16) | MUX_PA11C_SERCOM0_PAD3) +#define PORT_PA11C_SERCOM0_PAD3 (1ul << 11) +/* ========== PORT definition for SERCOM1 peripheral ========== */ +#define PIN_PA16C_SERCOM1_PAD0 16L /**< \brief SERCOM1 signal: PAD0 on PA16 mux C */ +#define MUX_PA16C_SERCOM1_PAD0 2L +#define PINMUX_PA16C_SERCOM1_PAD0 ((PIN_PA16C_SERCOM1_PAD0 << 16) | MUX_PA16C_SERCOM1_PAD0) +#define PORT_PA16C_SERCOM1_PAD0 (1ul << 16) +#define PIN_PA00D_SERCOM1_PAD0 0L /**< \brief SERCOM1 signal: PAD0 on PA00 mux D */ +#define MUX_PA00D_SERCOM1_PAD0 3L +#define PINMUX_PA00D_SERCOM1_PAD0 ((PIN_PA00D_SERCOM1_PAD0 << 16) | MUX_PA00D_SERCOM1_PAD0) +#define PORT_PA00D_SERCOM1_PAD0 (1ul << 0) +#define PIN_PA17C_SERCOM1_PAD1 17L /**< \brief SERCOM1 signal: PAD1 on PA17 mux C */ +#define MUX_PA17C_SERCOM1_PAD1 2L +#define PINMUX_PA17C_SERCOM1_PAD1 ((PIN_PA17C_SERCOM1_PAD1 << 16) | MUX_PA17C_SERCOM1_PAD1) +#define PORT_PA17C_SERCOM1_PAD1 (1ul << 17) +#define PIN_PA01D_SERCOM1_PAD1 1L /**< \brief SERCOM1 signal: PAD1 on PA01 mux D */ +#define MUX_PA01D_SERCOM1_PAD1 3L +#define PINMUX_PA01D_SERCOM1_PAD1 ((PIN_PA01D_SERCOM1_PAD1 << 16) | MUX_PA01D_SERCOM1_PAD1) +#define PORT_PA01D_SERCOM1_PAD1 (1ul << 1) +#define PIN_PA30D_SERCOM1_PAD2 30L /**< \brief SERCOM1 signal: PAD2 on PA30 mux D */ +#define MUX_PA30D_SERCOM1_PAD2 3L +#define PINMUX_PA30D_SERCOM1_PAD2 ((PIN_PA30D_SERCOM1_PAD2 << 16) | MUX_PA30D_SERCOM1_PAD2) +#define PORT_PA30D_SERCOM1_PAD2 (1ul << 30) +#define PIN_PA18C_SERCOM1_PAD2 18L /**< \brief SERCOM1 signal: PAD2 on PA18 mux C */ +#define MUX_PA18C_SERCOM1_PAD2 2L +#define PINMUX_PA18C_SERCOM1_PAD2 ((PIN_PA18C_SERCOM1_PAD2 << 16) | MUX_PA18C_SERCOM1_PAD2) +#define PORT_PA18C_SERCOM1_PAD2 (1ul << 18) +#define PIN_PA31D_SERCOM1_PAD3 31L /**< \brief SERCOM1 signal: PAD3 on PA31 mux D */ +#define MUX_PA31D_SERCOM1_PAD3 3L +#define PINMUX_PA31D_SERCOM1_PAD3 ((PIN_PA31D_SERCOM1_PAD3 << 16) | MUX_PA31D_SERCOM1_PAD3) +#define PORT_PA31D_SERCOM1_PAD3 (1ul << 31) +#define PIN_PA19C_SERCOM1_PAD3 19L /**< \brief SERCOM1 signal: PAD3 on PA19 mux C */ +#define MUX_PA19C_SERCOM1_PAD3 2L +#define PINMUX_PA19C_SERCOM1_PAD3 ((PIN_PA19C_SERCOM1_PAD3 << 16) | MUX_PA19C_SERCOM1_PAD3) +#define PORT_PA19C_SERCOM1_PAD3 (1ul << 19) +/* ========== PORT definition for SERCOM2 peripheral ========== */ +#define PIN_PA08D_SERCOM2_PAD0 8L /**< \brief SERCOM2 signal: PAD0 on PA08 mux D */ +#define MUX_PA08D_SERCOM2_PAD0 3L +#define PINMUX_PA08D_SERCOM2_PAD0 ((PIN_PA08D_SERCOM2_PAD0 << 16) | MUX_PA08D_SERCOM2_PAD0) +#define PORT_PA08D_SERCOM2_PAD0 (1ul << 8) +#define PIN_PA12C_SERCOM2_PAD0 12L /**< \brief SERCOM2 signal: PAD0 on PA12 mux C */ +#define MUX_PA12C_SERCOM2_PAD0 2L +#define PINMUX_PA12C_SERCOM2_PAD0 ((PIN_PA12C_SERCOM2_PAD0 << 16) | MUX_PA12C_SERCOM2_PAD0) +#define PORT_PA12C_SERCOM2_PAD0 (1ul << 12) +#define PIN_PA09D_SERCOM2_PAD1 9L /**< \brief SERCOM2 signal: PAD1 on PA09 mux D */ +#define MUX_PA09D_SERCOM2_PAD1 3L +#define PINMUX_PA09D_SERCOM2_PAD1 ((PIN_PA09D_SERCOM2_PAD1 << 16) | MUX_PA09D_SERCOM2_PAD1) +#define PORT_PA09D_SERCOM2_PAD1 (1ul << 9) +#define PIN_PA13C_SERCOM2_PAD1 13L /**< \brief SERCOM2 signal: PAD1 on PA13 mux C */ +#define MUX_PA13C_SERCOM2_PAD1 2L +#define PINMUX_PA13C_SERCOM2_PAD1 ((PIN_PA13C_SERCOM2_PAD1 << 16) | MUX_PA13C_SERCOM2_PAD1) +#define PORT_PA13C_SERCOM2_PAD1 (1ul << 13) +#define PIN_PA10D_SERCOM2_PAD2 10L /**< \brief SERCOM2 signal: PAD2 on PA10 mux D */ +#define MUX_PA10D_SERCOM2_PAD2 3L +#define PINMUX_PA10D_SERCOM2_PAD2 ((PIN_PA10D_SERCOM2_PAD2 << 16) | MUX_PA10D_SERCOM2_PAD2) +#define PORT_PA10D_SERCOM2_PAD2 (1ul << 10) +#define PIN_PA14C_SERCOM2_PAD2 14L /**< \brief SERCOM2 signal: PAD2 on PA14 mux C */ +#define MUX_PA14C_SERCOM2_PAD2 2L +#define PINMUX_PA14C_SERCOM2_PAD2 ((PIN_PA14C_SERCOM2_PAD2 << 16) | MUX_PA14C_SERCOM2_PAD2) +#define PORT_PA14C_SERCOM2_PAD2 (1ul << 14) +#define PIN_PA11D_SERCOM2_PAD3 11L /**< \brief SERCOM2 signal: PAD3 on PA11 mux D */ +#define MUX_PA11D_SERCOM2_PAD3 3L +#define PINMUX_PA11D_SERCOM2_PAD3 ((PIN_PA11D_SERCOM2_PAD3 << 16) | MUX_PA11D_SERCOM2_PAD3) +#define PORT_PA11D_SERCOM2_PAD3 (1ul << 11) +#define PIN_PA15C_SERCOM2_PAD3 15L /**< \brief SERCOM2 signal: PAD3 on PA15 mux C */ +#define MUX_PA15C_SERCOM2_PAD3 2L +#define PINMUX_PA15C_SERCOM2_PAD3 ((PIN_PA15C_SERCOM2_PAD3 << 16) | MUX_PA15C_SERCOM2_PAD3) +#define PORT_PA15C_SERCOM2_PAD3 (1ul << 15) +/* ========== PORT definition for SERCOM3 peripheral ========== */ +#define PIN_PA16D_SERCOM3_PAD0 16L /**< \brief SERCOM3 signal: PAD0 on PA16 mux D */ +#define MUX_PA16D_SERCOM3_PAD0 3L +#define PINMUX_PA16D_SERCOM3_PAD0 ((PIN_PA16D_SERCOM3_PAD0 << 16) | MUX_PA16D_SERCOM3_PAD0) +#define PORT_PA16D_SERCOM3_PAD0 (1ul << 16) +#define PIN_PA22C_SERCOM3_PAD0 22L /**< \brief SERCOM3 signal: PAD0 on PA22 mux C */ +#define MUX_PA22C_SERCOM3_PAD0 2L +#define PINMUX_PA22C_SERCOM3_PAD0 ((PIN_PA22C_SERCOM3_PAD0 << 16) | MUX_PA22C_SERCOM3_PAD0) +#define PORT_PA22C_SERCOM3_PAD0 (1ul << 22) +#define PIN_PA17D_SERCOM3_PAD1 17L /**< \brief SERCOM3 signal: PAD1 on PA17 mux D */ +#define MUX_PA17D_SERCOM3_PAD1 3L +#define PINMUX_PA17D_SERCOM3_PAD1 ((PIN_PA17D_SERCOM3_PAD1 << 16) | MUX_PA17D_SERCOM3_PAD1) +#define PORT_PA17D_SERCOM3_PAD1 (1ul << 17) +#define PIN_PA23C_SERCOM3_PAD1 23L /**< \brief SERCOM3 signal: PAD1 on PA23 mux C */ +#define MUX_PA23C_SERCOM3_PAD1 2L +#define PINMUX_PA23C_SERCOM3_PAD1 ((PIN_PA23C_SERCOM3_PAD1 << 16) | MUX_PA23C_SERCOM3_PAD1) +#define PORT_PA23C_SERCOM3_PAD1 (1ul << 23) +#define PIN_PA18D_SERCOM3_PAD2 18L /**< \brief SERCOM3 signal: PAD2 on PA18 mux D */ +#define MUX_PA18D_SERCOM3_PAD2 3L +#define PINMUX_PA18D_SERCOM3_PAD2 ((PIN_PA18D_SERCOM3_PAD2 << 16) | MUX_PA18D_SERCOM3_PAD2) +#define PORT_PA18D_SERCOM3_PAD2 (1ul << 18) +#define PIN_PA20D_SERCOM3_PAD2 20L /**< \brief SERCOM3 signal: PAD2 on PA20 mux D */ +#define MUX_PA20D_SERCOM3_PAD2 3L +#define PINMUX_PA20D_SERCOM3_PAD2 ((PIN_PA20D_SERCOM3_PAD2 << 16) | MUX_PA20D_SERCOM3_PAD2) +#define PORT_PA20D_SERCOM3_PAD2 (1ul << 20) +#define PIN_PA24C_SERCOM3_PAD2 24L /**< \brief SERCOM3 signal: PAD2 on PA24 mux C */ +#define MUX_PA24C_SERCOM3_PAD2 2L +#define PINMUX_PA24C_SERCOM3_PAD2 ((PIN_PA24C_SERCOM3_PAD2 << 16) | MUX_PA24C_SERCOM3_PAD2) +#define PORT_PA24C_SERCOM3_PAD2 (1ul << 24) +#define PIN_PA19D_SERCOM3_PAD3 19L /**< \brief SERCOM3 signal: PAD3 on PA19 mux D */ +#define MUX_PA19D_SERCOM3_PAD3 3L +#define PINMUX_PA19D_SERCOM3_PAD3 ((PIN_PA19D_SERCOM3_PAD3 << 16) | MUX_PA19D_SERCOM3_PAD3) +#define PORT_PA19D_SERCOM3_PAD3 (1ul << 19) +#define PIN_PA21D_SERCOM3_PAD3 21L /**< \brief SERCOM3 signal: PAD3 on PA21 mux D */ +#define MUX_PA21D_SERCOM3_PAD3 3L +#define PINMUX_PA21D_SERCOM3_PAD3 ((PIN_PA21D_SERCOM3_PAD3 << 16) | MUX_PA21D_SERCOM3_PAD3) +#define PORT_PA21D_SERCOM3_PAD3 (1ul << 21) +#define PIN_PA25C_SERCOM3_PAD3 25L /**< \brief SERCOM3 signal: PAD3 on PA25 mux C */ +#define MUX_PA25C_SERCOM3_PAD3 2L +#define PINMUX_PA25C_SERCOM3_PAD3 ((PIN_PA25C_SERCOM3_PAD3 << 16) | MUX_PA25C_SERCOM3_PAD3) +#define PORT_PA25C_SERCOM3_PAD3 (1ul << 25) +/* ========== PORT definition for SERCOM4 peripheral ========== */ +#define PIN_PA12D_SERCOM4_PAD0 12L /**< \brief SERCOM4 signal: PAD0 on PA12 mux D */ +#define MUX_PA12D_SERCOM4_PAD0 3L +#define PINMUX_PA12D_SERCOM4_PAD0 ((PIN_PA12D_SERCOM4_PAD0 << 16) | MUX_PA12D_SERCOM4_PAD0) +#define PORT_PA12D_SERCOM4_PAD0 (1ul << 12) +#define PIN_PB08D_SERCOM4_PAD0 40L /**< \brief SERCOM4 signal: PAD0 on PB08 mux D */ +#define MUX_PB08D_SERCOM4_PAD0 3L +#define PINMUX_PB08D_SERCOM4_PAD0 ((PIN_PB08D_SERCOM4_PAD0 << 16) | MUX_PB08D_SERCOM4_PAD0) +#define PORT_PB08D_SERCOM4_PAD0 (1ul << 8) +#define PIN_PA13D_SERCOM4_PAD1 13L /**< \brief SERCOM4 signal: PAD1 on PA13 mux D */ +#define MUX_PA13D_SERCOM4_PAD1 3L +#define PINMUX_PA13D_SERCOM4_PAD1 ((PIN_PA13D_SERCOM4_PAD1 << 16) | MUX_PA13D_SERCOM4_PAD1) +#define PORT_PA13D_SERCOM4_PAD1 (1ul << 13) +#define PIN_PB09D_SERCOM4_PAD1 41L /**< \brief SERCOM4 signal: PAD1 on PB09 mux D */ +#define MUX_PB09D_SERCOM4_PAD1 3L +#define PINMUX_PB09D_SERCOM4_PAD1 ((PIN_PB09D_SERCOM4_PAD1 << 16) | MUX_PB09D_SERCOM4_PAD1) +#define PORT_PB09D_SERCOM4_PAD1 (1ul << 9) +#define PIN_PA14D_SERCOM4_PAD2 14L /**< \brief SERCOM4 signal: PAD2 on PA14 mux D */ +#define MUX_PA14D_SERCOM4_PAD2 3L +#define PINMUX_PA14D_SERCOM4_PAD2 ((PIN_PA14D_SERCOM4_PAD2 << 16) | MUX_PA14D_SERCOM4_PAD2) +#define PORT_PA14D_SERCOM4_PAD2 (1ul << 14) +#define PIN_PB10D_SERCOM4_PAD2 42L /**< \brief SERCOM4 signal: PAD2 on PB10 mux D */ +#define MUX_PB10D_SERCOM4_PAD2 3L +#define PINMUX_PB10D_SERCOM4_PAD2 ((PIN_PB10D_SERCOM4_PAD2 << 16) | MUX_PB10D_SERCOM4_PAD2) +#define PORT_PB10D_SERCOM4_PAD2 (1ul << 10) +#define PIN_PA15D_SERCOM4_PAD3 15L /**< \brief SERCOM4 signal: PAD3 on PA15 mux D */ +#define MUX_PA15D_SERCOM4_PAD3 3L +#define PINMUX_PA15D_SERCOM4_PAD3 ((PIN_PA15D_SERCOM4_PAD3 << 16) | MUX_PA15D_SERCOM4_PAD3) +#define PORT_PA15D_SERCOM4_PAD3 (1ul << 15) +#define PIN_PB11D_SERCOM4_PAD3 43L /**< \brief SERCOM4 signal: PAD3 on PB11 mux D */ +#define MUX_PB11D_SERCOM4_PAD3 3L +#define PINMUX_PB11D_SERCOM4_PAD3 ((PIN_PB11D_SERCOM4_PAD3 << 16) | MUX_PB11D_SERCOM4_PAD3) +#define PORT_PB11D_SERCOM4_PAD3 (1ul << 11) +/* ========== PORT definition for SERCOM5 peripheral ========== */ +#define PIN_PA22D_SERCOM5_PAD0 22L /**< \brief SERCOM5 signal: PAD0 on PA22 mux D */ +#define MUX_PA22D_SERCOM5_PAD0 3L +#define PINMUX_PA22D_SERCOM5_PAD0 ((PIN_PA22D_SERCOM5_PAD0 << 16) | MUX_PA22D_SERCOM5_PAD0) +#define PORT_PA22D_SERCOM5_PAD0 (1ul << 22) +#define PIN_PB02D_SERCOM5_PAD0 34L /**< \brief SERCOM5 signal: PAD0 on PB02 mux D */ +#define MUX_PB02D_SERCOM5_PAD0 3L +#define PINMUX_PB02D_SERCOM5_PAD0 ((PIN_PB02D_SERCOM5_PAD0 << 16) | MUX_PB02D_SERCOM5_PAD0) +#define PORT_PB02D_SERCOM5_PAD0 (1ul << 2) +#define PIN_PA23D_SERCOM5_PAD1 23L /**< \brief SERCOM5 signal: PAD1 on PA23 mux D */ +#define MUX_PA23D_SERCOM5_PAD1 3L +#define PINMUX_PA23D_SERCOM5_PAD1 ((PIN_PA23D_SERCOM5_PAD1 << 16) | MUX_PA23D_SERCOM5_PAD1) +#define PORT_PA23D_SERCOM5_PAD1 (1ul << 23) +#define PIN_PB03D_SERCOM5_PAD1 35L /**< \brief SERCOM5 signal: PAD1 on PB03 mux D */ +#define MUX_PB03D_SERCOM5_PAD1 3L +#define PINMUX_PB03D_SERCOM5_PAD1 ((PIN_PB03D_SERCOM5_PAD1 << 16) | MUX_PB03D_SERCOM5_PAD1) +#define PORT_PB03D_SERCOM5_PAD1 (1ul << 3) +#define PIN_PA24D_SERCOM5_PAD2 24L /**< \brief SERCOM5 signal: PAD2 on PA24 mux D */ +#define MUX_PA24D_SERCOM5_PAD2 3L +#define PINMUX_PA24D_SERCOM5_PAD2 ((PIN_PA24D_SERCOM5_PAD2 << 16) | MUX_PA24D_SERCOM5_PAD2) +#define PORT_PA24D_SERCOM5_PAD2 (1ul << 24) +#define PIN_PB22D_SERCOM5_PAD2 54L /**< \brief SERCOM5 signal: PAD2 on PB22 mux D */ +#define MUX_PB22D_SERCOM5_PAD2 3L +#define PINMUX_PB22D_SERCOM5_PAD2 ((PIN_PB22D_SERCOM5_PAD2 << 16) | MUX_PB22D_SERCOM5_PAD2) +#define PORT_PB22D_SERCOM5_PAD2 (1ul << 22) +#define PIN_PA20C_SERCOM5_PAD2 20L /**< \brief SERCOM5 signal: PAD2 on PA20 mux C */ +#define MUX_PA20C_SERCOM5_PAD2 2L +#define PINMUX_PA20C_SERCOM5_PAD2 ((PIN_PA20C_SERCOM5_PAD2 << 16) | MUX_PA20C_SERCOM5_PAD2) +#define PORT_PA20C_SERCOM5_PAD2 (1ul << 20) +#define PIN_PA25D_SERCOM5_PAD3 25L /**< \brief SERCOM5 signal: PAD3 on PA25 mux D */ +#define MUX_PA25D_SERCOM5_PAD3 3L +#define PINMUX_PA25D_SERCOM5_PAD3 ((PIN_PA25D_SERCOM5_PAD3 << 16) | MUX_PA25D_SERCOM5_PAD3) +#define PORT_PA25D_SERCOM5_PAD3 (1ul << 25) +#define PIN_PB23D_SERCOM5_PAD3 55L /**< \brief SERCOM5 signal: PAD3 on PB23 mux D */ +#define MUX_PB23D_SERCOM5_PAD3 3L +#define PINMUX_PB23D_SERCOM5_PAD3 ((PIN_PB23D_SERCOM5_PAD3 << 16) | MUX_PB23D_SERCOM5_PAD3) +#define PORT_PB23D_SERCOM5_PAD3 (1ul << 23) +#define PIN_PA21C_SERCOM5_PAD3 21L /**< \brief SERCOM5 signal: PAD3 on PA21 mux C */ +#define MUX_PA21C_SERCOM5_PAD3 2L +#define PINMUX_PA21C_SERCOM5_PAD3 ((PIN_PA21C_SERCOM5_PAD3 << 16) | MUX_PA21C_SERCOM5_PAD3) +#define PORT_PA21C_SERCOM5_PAD3 (1ul << 21) +/* ========== PORT definition for TCC0 peripheral ========== */ +#define PIN_PA04E_TCC0_WO0 4L /**< \brief TCC0 signal: WO0 on PA04 mux E */ +#define MUX_PA04E_TCC0_WO0 4L +#define PINMUX_PA04E_TCC0_WO0 ((PIN_PA04E_TCC0_WO0 << 16) | MUX_PA04E_TCC0_WO0) +#define PORT_PA04E_TCC0_WO0 (1ul << 4) +#define PIN_PA08E_TCC0_WO0 8L /**< \brief TCC0 signal: WO0 on PA08 mux E */ +#define MUX_PA08E_TCC0_WO0 4L +#define PINMUX_PA08E_TCC0_WO0 ((PIN_PA08E_TCC0_WO0 << 16) | MUX_PA08E_TCC0_WO0) +#define PORT_PA08E_TCC0_WO0 (1ul << 8) +#define PIN_PA05E_TCC0_WO1 5L /**< \brief TCC0 signal: WO1 on PA05 mux E */ +#define MUX_PA05E_TCC0_WO1 4L +#define PINMUX_PA05E_TCC0_WO1 ((PIN_PA05E_TCC0_WO1 << 16) | MUX_PA05E_TCC0_WO1) +#define PORT_PA05E_TCC0_WO1 (1ul << 5) +#define PIN_PA09E_TCC0_WO1 9L /**< \brief TCC0 signal: WO1 on PA09 mux E */ +#define MUX_PA09E_TCC0_WO1 4L +#define PINMUX_PA09E_TCC0_WO1 ((PIN_PA09E_TCC0_WO1 << 16) | MUX_PA09E_TCC0_WO1) +#define PORT_PA09E_TCC0_WO1 (1ul << 9) +#define PIN_PA10F_TCC0_WO2 10L /**< \brief TCC0 signal: WO2 on PA10 mux F */ +#define MUX_PA10F_TCC0_WO2 5L +#define PINMUX_PA10F_TCC0_WO2 ((PIN_PA10F_TCC0_WO2 << 16) | MUX_PA10F_TCC0_WO2) +#define PORT_PA10F_TCC0_WO2 (1ul << 10) +#define PIN_PA18F_TCC0_WO2 18L /**< \brief TCC0 signal: WO2 on PA18 mux F */ +#define MUX_PA18F_TCC0_WO2 5L +#define PINMUX_PA18F_TCC0_WO2 ((PIN_PA18F_TCC0_WO2 << 16) | MUX_PA18F_TCC0_WO2) +#define PORT_PA18F_TCC0_WO2 (1ul << 18) +#define PIN_PA11F_TCC0_WO3 11L /**< \brief TCC0 signal: WO3 on PA11 mux F */ +#define MUX_PA11F_TCC0_WO3 5L +#define PINMUX_PA11F_TCC0_WO3 ((PIN_PA11F_TCC0_WO3 << 16) | MUX_PA11F_TCC0_WO3) +#define PORT_PA11F_TCC0_WO3 (1ul << 11) +#define PIN_PA19F_TCC0_WO3 19L /**< \brief TCC0 signal: WO3 on PA19 mux F */ +#define MUX_PA19F_TCC0_WO3 5L +#define PINMUX_PA19F_TCC0_WO3 ((PIN_PA19F_TCC0_WO3 << 16) | MUX_PA19F_TCC0_WO3) +#define PORT_PA19F_TCC0_WO3 (1ul << 19) +#define PIN_PA22F_TCC0_WO4 22L /**< \brief TCC0 signal: WO4 on PA22 mux F */ +#define MUX_PA22F_TCC0_WO4 5L +#define PINMUX_PA22F_TCC0_WO4 ((PIN_PA22F_TCC0_WO4 << 16) | MUX_PA22F_TCC0_WO4) +#define PORT_PA22F_TCC0_WO4 (1ul << 22) +#define PIN_PB10F_TCC0_WO4 42L /**< \brief TCC0 signal: WO4 on PB10 mux F */ +#define MUX_PB10F_TCC0_WO4 5L +#define PINMUX_PB10F_TCC0_WO4 ((PIN_PB10F_TCC0_WO4 << 16) | MUX_PB10F_TCC0_WO4) +#define PORT_PB10F_TCC0_WO4 (1ul << 10) +#define PIN_PA14F_TCC0_WO4 14L /**< \brief TCC0 signal: WO4 on PA14 mux F */ +#define MUX_PA14F_TCC0_WO4 5L +#define PINMUX_PA14F_TCC0_WO4 ((PIN_PA14F_TCC0_WO4 << 16) | MUX_PA14F_TCC0_WO4) +#define PORT_PA14F_TCC0_WO4 (1ul << 14) +#define PIN_PA23F_TCC0_WO5 23L /**< \brief TCC0 signal: WO5 on PA23 mux F */ +#define MUX_PA23F_TCC0_WO5 5L +#define PINMUX_PA23F_TCC0_WO5 ((PIN_PA23F_TCC0_WO5 << 16) | MUX_PA23F_TCC0_WO5) +#define PORT_PA23F_TCC0_WO5 (1ul << 23) +#define PIN_PB11F_TCC0_WO5 43L /**< \brief TCC0 signal: WO5 on PB11 mux F */ +#define MUX_PB11F_TCC0_WO5 5L +#define PINMUX_PB11F_TCC0_WO5 ((PIN_PB11F_TCC0_WO5 << 16) | MUX_PB11F_TCC0_WO5) +#define PORT_PB11F_TCC0_WO5 (1ul << 11) +#define PIN_PA15F_TCC0_WO5 15L /**< \brief TCC0 signal: WO5 on PA15 mux F */ +#define MUX_PA15F_TCC0_WO5 5L +#define PINMUX_PA15F_TCC0_WO5 ((PIN_PA15F_TCC0_WO5 << 16) | MUX_PA15F_TCC0_WO5) +#define PORT_PA15F_TCC0_WO5 (1ul << 15) +#define PIN_PA12F_TCC0_WO6 12L /**< \brief TCC0 signal: WO6 on PA12 mux F */ +#define MUX_PA12F_TCC0_WO6 5L +#define PINMUX_PA12F_TCC0_WO6 ((PIN_PA12F_TCC0_WO6 << 16) | MUX_PA12F_TCC0_WO6) +#define PORT_PA12F_TCC0_WO6 (1ul << 12) +#define PIN_PA20F_TCC0_WO6 20L /**< \brief TCC0 signal: WO6 on PA20 mux F */ +#define MUX_PA20F_TCC0_WO6 5L +#define PINMUX_PA20F_TCC0_WO6 ((PIN_PA20F_TCC0_WO6 << 16) | MUX_PA20F_TCC0_WO6) +#define PORT_PA20F_TCC0_WO6 (1ul << 20) +#define PIN_PA16F_TCC0_WO6 16L /**< \brief TCC0 signal: WO6 on PA16 mux F */ +#define MUX_PA16F_TCC0_WO6 5L +#define PINMUX_PA16F_TCC0_WO6 ((PIN_PA16F_TCC0_WO6 << 16) | MUX_PA16F_TCC0_WO6) +#define PORT_PA16F_TCC0_WO6 (1ul << 16) +#define PIN_PA13F_TCC0_WO7 13L /**< \brief TCC0 signal: WO7 on PA13 mux F */ +#define MUX_PA13F_TCC0_WO7 5L +#define PINMUX_PA13F_TCC0_WO7 ((PIN_PA13F_TCC0_WO7 << 16) | MUX_PA13F_TCC0_WO7) +#define PORT_PA13F_TCC0_WO7 (1ul << 13) +#define PIN_PA21F_TCC0_WO7 21L /**< \brief TCC0 signal: WO7 on PA21 mux F */ +#define MUX_PA21F_TCC0_WO7 5L +#define PINMUX_PA21F_TCC0_WO7 ((PIN_PA21F_TCC0_WO7 << 16) | MUX_PA21F_TCC0_WO7) +#define PORT_PA21F_TCC0_WO7 (1ul << 21) +#define PIN_PA17F_TCC0_WO7 17L /**< \brief TCC0 signal: WO7 on PA17 mux F */ +#define MUX_PA17F_TCC0_WO7 5L +#define PINMUX_PA17F_TCC0_WO7 ((PIN_PA17F_TCC0_WO7 << 16) | MUX_PA17F_TCC0_WO7) +#define PORT_PA17F_TCC0_WO7 (1ul << 17) +/* ========== PORT definition for TCC1 peripheral ========== */ +#define PIN_PA06E_TCC1_WO0 6L /**< \brief TCC1 signal: WO0 on PA06 mux E */ +#define MUX_PA06E_TCC1_WO0 4L +#define PINMUX_PA06E_TCC1_WO0 ((PIN_PA06E_TCC1_WO0 << 16) | MUX_PA06E_TCC1_WO0) +#define PORT_PA06E_TCC1_WO0 (1ul << 6) +#define PIN_PA10E_TCC1_WO0 10L /**< \brief TCC1 signal: WO0 on PA10 mux E */ +#define MUX_PA10E_TCC1_WO0 4L +#define PINMUX_PA10E_TCC1_WO0 ((PIN_PA10E_TCC1_WO0 << 16) | MUX_PA10E_TCC1_WO0) +#define PORT_PA10E_TCC1_WO0 (1ul << 10) +#define PIN_PA30E_TCC1_WO0 30L /**< \brief TCC1 signal: WO0 on PA30 mux E */ +#define MUX_PA30E_TCC1_WO0 4L +#define PINMUX_PA30E_TCC1_WO0 ((PIN_PA30E_TCC1_WO0 << 16) | MUX_PA30E_TCC1_WO0) +#define PORT_PA30E_TCC1_WO0 (1ul << 30) +#define PIN_PA07E_TCC1_WO1 7L /**< \brief TCC1 signal: WO1 on PA07 mux E */ +#define MUX_PA07E_TCC1_WO1 4L +#define PINMUX_PA07E_TCC1_WO1 ((PIN_PA07E_TCC1_WO1 << 16) | MUX_PA07E_TCC1_WO1) +#define PORT_PA07E_TCC1_WO1 (1ul << 7) +#define PIN_PA11E_TCC1_WO1 11L /**< \brief TCC1 signal: WO1 on PA11 mux E */ +#define MUX_PA11E_TCC1_WO1 4L +#define PINMUX_PA11E_TCC1_WO1 ((PIN_PA11E_TCC1_WO1 << 16) | MUX_PA11E_TCC1_WO1) +#define PORT_PA11E_TCC1_WO1 (1ul << 11) +#define PIN_PA31E_TCC1_WO1 31L /**< \brief TCC1 signal: WO1 on PA31 mux E */ +#define MUX_PA31E_TCC1_WO1 4L +#define PINMUX_PA31E_TCC1_WO1 ((PIN_PA31E_TCC1_WO1 << 16) | MUX_PA31E_TCC1_WO1) +#define PORT_PA31E_TCC1_WO1 (1ul << 31) +#define PIN_PA08F_TCC1_WO2 8L /**< \brief TCC1 signal: WO2 on PA08 mux F */ +#define MUX_PA08F_TCC1_WO2 5L +#define PINMUX_PA08F_TCC1_WO2 ((PIN_PA08F_TCC1_WO2 << 16) | MUX_PA08F_TCC1_WO2) +#define PORT_PA08F_TCC1_WO2 (1ul << 8) +#define PIN_PA24F_TCC1_WO2 24L /**< \brief TCC1 signal: WO2 on PA24 mux F */ +#define MUX_PA24F_TCC1_WO2 5L +#define PINMUX_PA24F_TCC1_WO2 ((PIN_PA24F_TCC1_WO2 << 16) | MUX_PA24F_TCC1_WO2) +#define PORT_PA24F_TCC1_WO2 (1ul << 24) +#define PIN_PA09F_TCC1_WO3 9L /**< \brief TCC1 signal: WO3 on PA09 mux F */ +#define MUX_PA09F_TCC1_WO3 5L +#define PINMUX_PA09F_TCC1_WO3 ((PIN_PA09F_TCC1_WO3 << 16) | MUX_PA09F_TCC1_WO3) +#define PORT_PA09F_TCC1_WO3 (1ul << 9) +#define PIN_PA25F_TCC1_WO3 25L /**< \brief TCC1 signal: WO3 on PA25 mux F */ +#define MUX_PA25F_TCC1_WO3 5L +#define PINMUX_PA25F_TCC1_WO3 ((PIN_PA25F_TCC1_WO3 << 16) | MUX_PA25F_TCC1_WO3) +#define PORT_PA25F_TCC1_WO3 (1ul << 25) +/* ========== PORT definition for TCC2 peripheral ========== */ +#define PIN_PA12E_TCC2_WO0 12L /**< \brief TCC2 signal: WO0 on PA12 mux E */ +#define MUX_PA12E_TCC2_WO0 4L +#define PINMUX_PA12E_TCC2_WO0 ((PIN_PA12E_TCC2_WO0 << 16) | MUX_PA12E_TCC2_WO0) +#define PORT_PA12E_TCC2_WO0 (1ul << 12) +#define PIN_PA16E_TCC2_WO0 16L /**< \brief TCC2 signal: WO0 on PA16 mux E */ +#define MUX_PA16E_TCC2_WO0 4L +#define PINMUX_PA16E_TCC2_WO0 ((PIN_PA16E_TCC2_WO0 << 16) | MUX_PA16E_TCC2_WO0) +#define PORT_PA16E_TCC2_WO0 (1ul << 16) +#define PIN_PA00E_TCC2_WO0 0L /**< \brief TCC2 signal: WO0 on PA00 mux E */ +#define MUX_PA00E_TCC2_WO0 4L +#define PINMUX_PA00E_TCC2_WO0 ((PIN_PA00E_TCC2_WO0 << 16) | MUX_PA00E_TCC2_WO0) +#define PORT_PA00E_TCC2_WO0 (1ul << 0) +#define PIN_PA13E_TCC2_WO1 13L /**< \brief TCC2 signal: WO1 on PA13 mux E */ +#define MUX_PA13E_TCC2_WO1 4L +#define PINMUX_PA13E_TCC2_WO1 ((PIN_PA13E_TCC2_WO1 << 16) | MUX_PA13E_TCC2_WO1) +#define PORT_PA13E_TCC2_WO1 (1ul << 13) +#define PIN_PA17E_TCC2_WO1 17L /**< \brief TCC2 signal: WO1 on PA17 mux E */ +#define MUX_PA17E_TCC2_WO1 4L +#define PINMUX_PA17E_TCC2_WO1 ((PIN_PA17E_TCC2_WO1 << 16) | MUX_PA17E_TCC2_WO1) +#define PORT_PA17E_TCC2_WO1 (1ul << 17) +#define PIN_PA01E_TCC2_WO1 1L /**< \brief TCC2 signal: WO1 on PA01 mux E */ +#define MUX_PA01E_TCC2_WO1 4L +#define PINMUX_PA01E_TCC2_WO1 ((PIN_PA01E_TCC2_WO1 << 16) | MUX_PA01E_TCC2_WO1) +#define PORT_PA01E_TCC2_WO1 (1ul << 1) +/* ========== PORT definition for TC3 peripheral ========== */ +#define PIN_PA18E_TC3_WO0 18L /**< \brief TC3 signal: WO0 on PA18 mux E */ +#define MUX_PA18E_TC3_WO0 4L +#define PINMUX_PA18E_TC3_WO0 ((PIN_PA18E_TC3_WO0 << 16) | MUX_PA18E_TC3_WO0) +#define PORT_PA18E_TC3_WO0 (1ul << 18) +#define PIN_PA14E_TC3_WO0 14L /**< \brief TC3 signal: WO0 on PA14 mux E */ +#define MUX_PA14E_TC3_WO0 4L +#define PINMUX_PA14E_TC3_WO0 ((PIN_PA14E_TC3_WO0 << 16) | MUX_PA14E_TC3_WO0) +#define PORT_PA14E_TC3_WO0 (1ul << 14) +#define PIN_PA19E_TC3_WO1 19L /**< \brief TC3 signal: WO1 on PA19 mux E */ +#define MUX_PA19E_TC3_WO1 4L +#define PINMUX_PA19E_TC3_WO1 ((PIN_PA19E_TC3_WO1 << 16) | MUX_PA19E_TC3_WO1) +#define PORT_PA19E_TC3_WO1 (1ul << 19) +#define PIN_PA15E_TC3_WO1 15L /**< \brief TC3 signal: WO1 on PA15 mux E */ +#define MUX_PA15E_TC3_WO1 4L +#define PINMUX_PA15E_TC3_WO1 ((PIN_PA15E_TC3_WO1 << 16) | MUX_PA15E_TC3_WO1) +#define PORT_PA15E_TC3_WO1 (1ul << 15) +/* ========== PORT definition for TC4 peripheral ========== */ +#define PIN_PA22E_TC4_WO0 22L /**< \brief TC4 signal: WO0 on PA22 mux E */ +#define MUX_PA22E_TC4_WO0 4L +#define PINMUX_PA22E_TC4_WO0 ((PIN_PA22E_TC4_WO0 << 16) | MUX_PA22E_TC4_WO0) +#define PORT_PA22E_TC4_WO0 (1ul << 22) +#define PIN_PB08E_TC4_WO0 40L /**< \brief TC4 signal: WO0 on PB08 mux E */ +#define MUX_PB08E_TC4_WO0 4L +#define PINMUX_PB08E_TC4_WO0 ((PIN_PB08E_TC4_WO0 << 16) | MUX_PB08E_TC4_WO0) +#define PORT_PB08E_TC4_WO0 (1ul << 8) +#define PIN_PA23E_TC4_WO1 23L /**< \brief TC4 signal: WO1 on PA23 mux E */ +#define MUX_PA23E_TC4_WO1 4L +#define PINMUX_PA23E_TC4_WO1 ((PIN_PA23E_TC4_WO1 << 16) | MUX_PA23E_TC4_WO1) +#define PORT_PA23E_TC4_WO1 (1ul << 23) +#define PIN_PB09E_TC4_WO1 41L /**< \brief TC4 signal: WO1 on PB09 mux E */ +#define MUX_PB09E_TC4_WO1 4L +#define PINMUX_PB09E_TC4_WO1 ((PIN_PB09E_TC4_WO1 << 16) | MUX_PB09E_TC4_WO1) +#define PORT_PB09E_TC4_WO1 (1ul << 9) +/* ========== PORT definition for TC5 peripheral ========== */ +#define PIN_PA24E_TC5_WO0 24L /**< \brief TC5 signal: WO0 on PA24 mux E */ +#define MUX_PA24E_TC5_WO0 4L +#define PINMUX_PA24E_TC5_WO0 ((PIN_PA24E_TC5_WO0 << 16) | MUX_PA24E_TC5_WO0) +#define PORT_PA24E_TC5_WO0 (1ul << 24) +#define PIN_PB10E_TC5_WO0 42L /**< \brief TC5 signal: WO0 on PB10 mux E */ +#define MUX_PB10E_TC5_WO0 4L +#define PINMUX_PB10E_TC5_WO0 ((PIN_PB10E_TC5_WO0 << 16) | MUX_PB10E_TC5_WO0) +#define PORT_PB10E_TC5_WO0 (1ul << 10) +#define PIN_PA25E_TC5_WO1 25L /**< \brief TC5 signal: WO1 on PA25 mux E */ +#define MUX_PA25E_TC5_WO1 4L +#define PINMUX_PA25E_TC5_WO1 ((PIN_PA25E_TC5_WO1 << 16) | MUX_PA25E_TC5_WO1) +#define PORT_PA25E_TC5_WO1 (1ul << 25) +#define PIN_PB11E_TC5_WO1 43L /**< \brief TC5 signal: WO1 on PB11 mux E */ +#define MUX_PB11E_TC5_WO1 4L +#define PINMUX_PB11E_TC5_WO1 ((PIN_PB11E_TC5_WO1 << 16) | MUX_PB11E_TC5_WO1) +#define PORT_PB11E_TC5_WO1 (1ul << 11) +/* ========== PORT definition for ADC peripheral ========== */ +#define PIN_PA02B_ADC_AIN0 2L /**< \brief ADC signal: AIN0 on PA02 mux B */ +#define MUX_PA02B_ADC_AIN0 1L +#define PINMUX_PA02B_ADC_AIN0 ((PIN_PA02B_ADC_AIN0 << 16) | MUX_PA02B_ADC_AIN0) +#define PORT_PA02B_ADC_AIN0 (1ul << 2) +#define PIN_PA03B_ADC_AIN1 3L /**< \brief ADC signal: AIN1 on PA03 mux B */ +#define MUX_PA03B_ADC_AIN1 1L +#define PINMUX_PA03B_ADC_AIN1 ((PIN_PA03B_ADC_AIN1 << 16) | MUX_PA03B_ADC_AIN1) +#define PORT_PA03B_ADC_AIN1 (1ul << 3) +#define PIN_PB08B_ADC_AIN2 40L /**< \brief ADC signal: AIN2 on PB08 mux B */ +#define MUX_PB08B_ADC_AIN2 1L +#define PINMUX_PB08B_ADC_AIN2 ((PIN_PB08B_ADC_AIN2 << 16) | MUX_PB08B_ADC_AIN2) +#define PORT_PB08B_ADC_AIN2 (1ul << 8) +#define PIN_PB09B_ADC_AIN3 41L /**< \brief ADC signal: AIN3 on PB09 mux B */ +#define MUX_PB09B_ADC_AIN3 1L +#define PINMUX_PB09B_ADC_AIN3 ((PIN_PB09B_ADC_AIN3 << 16) | MUX_PB09B_ADC_AIN3) +#define PORT_PB09B_ADC_AIN3 (1ul << 9) +#define PIN_PA04B_ADC_AIN4 4L /**< \brief ADC signal: AIN4 on PA04 mux B */ +#define MUX_PA04B_ADC_AIN4 1L +#define PINMUX_PA04B_ADC_AIN4 ((PIN_PA04B_ADC_AIN4 << 16) | MUX_PA04B_ADC_AIN4) +#define PORT_PA04B_ADC_AIN4 (1ul << 4) +#define PIN_PA05B_ADC_AIN5 5L /**< \brief ADC signal: AIN5 on PA05 mux B */ +#define MUX_PA05B_ADC_AIN5 1L +#define PINMUX_PA05B_ADC_AIN5 ((PIN_PA05B_ADC_AIN5 << 16) | MUX_PA05B_ADC_AIN5) +#define PORT_PA05B_ADC_AIN5 (1ul << 5) +#define PIN_PA06B_ADC_AIN6 6L /**< \brief ADC signal: AIN6 on PA06 mux B */ +#define MUX_PA06B_ADC_AIN6 1L +#define PINMUX_PA06B_ADC_AIN6 ((PIN_PA06B_ADC_AIN6 << 16) | MUX_PA06B_ADC_AIN6) +#define PORT_PA06B_ADC_AIN6 (1ul << 6) +#define PIN_PA07B_ADC_AIN7 7L /**< \brief ADC signal: AIN7 on PA07 mux B */ +#define MUX_PA07B_ADC_AIN7 1L +#define PINMUX_PA07B_ADC_AIN7 ((PIN_PA07B_ADC_AIN7 << 16) | MUX_PA07B_ADC_AIN7) +#define PORT_PA07B_ADC_AIN7 (1ul << 7) +#define PIN_PB02B_ADC_AIN10 34L /**< \brief ADC signal: AIN10 on PB02 mux B */ +#define MUX_PB02B_ADC_AIN10 1L +#define PINMUX_PB02B_ADC_AIN10 ((PIN_PB02B_ADC_AIN10 << 16) | MUX_PB02B_ADC_AIN10) +#define PORT_PB02B_ADC_AIN10 (1ul << 2) +#define PIN_PB03B_ADC_AIN11 35L /**< \brief ADC signal: AIN11 on PB03 mux B */ +#define MUX_PB03B_ADC_AIN11 1L +#define PINMUX_PB03B_ADC_AIN11 ((PIN_PB03B_ADC_AIN11 << 16) | MUX_PB03B_ADC_AIN11) +#define PORT_PB03B_ADC_AIN11 (1ul << 3) +#define PIN_PA08B_ADC_AIN16 8L /**< \brief ADC signal: AIN16 on PA08 mux B */ +#define MUX_PA08B_ADC_AIN16 1L +#define PINMUX_PA08B_ADC_AIN16 ((PIN_PA08B_ADC_AIN16 << 16) | MUX_PA08B_ADC_AIN16) +#define PORT_PA08B_ADC_AIN16 (1ul << 8) +#define PIN_PA09B_ADC_AIN17 9L /**< \brief ADC signal: AIN17 on PA09 mux B */ +#define MUX_PA09B_ADC_AIN17 1L +#define PINMUX_PA09B_ADC_AIN17 ((PIN_PA09B_ADC_AIN17 << 16) | MUX_PA09B_ADC_AIN17) +#define PORT_PA09B_ADC_AIN17 (1ul << 9) +#define PIN_PA10B_ADC_AIN18 10L /**< \brief ADC signal: AIN18 on PA10 mux B */ +#define MUX_PA10B_ADC_AIN18 1L +#define PINMUX_PA10B_ADC_AIN18 ((PIN_PA10B_ADC_AIN18 << 16) | MUX_PA10B_ADC_AIN18) +#define PORT_PA10B_ADC_AIN18 (1ul << 10) +#define PIN_PA11B_ADC_AIN19 11L /**< \brief ADC signal: AIN19 on PA11 mux B */ +#define MUX_PA11B_ADC_AIN19 1L +#define PINMUX_PA11B_ADC_AIN19 ((PIN_PA11B_ADC_AIN19 << 16) | MUX_PA11B_ADC_AIN19) +#define PORT_PA11B_ADC_AIN19 (1ul << 11) +#define PIN_PA04B_ADC_VREFP 4L /**< \brief ADC signal: VREFP on PA04 mux B */ +#define MUX_PA04B_ADC_VREFP 1L +#define PINMUX_PA04B_ADC_VREFP ((PIN_PA04B_ADC_VREFP << 16) | MUX_PA04B_ADC_VREFP) +#define PORT_PA04B_ADC_VREFP (1ul << 4) +/* ========== PORT definition for AC peripheral ========== */ +#define PIN_PA04B_AC_AIN0 4L /**< \brief AC signal: AIN0 on PA04 mux B */ +#define MUX_PA04B_AC_AIN0 1L +#define PINMUX_PA04B_AC_AIN0 ((PIN_PA04B_AC_AIN0 << 16) | MUX_PA04B_AC_AIN0) +#define PORT_PA04B_AC_AIN0 (1ul << 4) +#define PIN_PA05B_AC_AIN1 5L /**< \brief AC signal: AIN1 on PA05 mux B */ +#define MUX_PA05B_AC_AIN1 1L +#define PINMUX_PA05B_AC_AIN1 ((PIN_PA05B_AC_AIN1 << 16) | MUX_PA05B_AC_AIN1) +#define PORT_PA05B_AC_AIN1 (1ul << 5) +#define PIN_PA06B_AC_AIN2 6L /**< \brief AC signal: AIN2 on PA06 mux B */ +#define MUX_PA06B_AC_AIN2 1L +#define PINMUX_PA06B_AC_AIN2 ((PIN_PA06B_AC_AIN2 << 16) | MUX_PA06B_AC_AIN2) +#define PORT_PA06B_AC_AIN2 (1ul << 6) +#define PIN_PA07B_AC_AIN3 7L /**< \brief AC signal: AIN3 on PA07 mux B */ +#define MUX_PA07B_AC_AIN3 1L +#define PINMUX_PA07B_AC_AIN3 ((PIN_PA07B_AC_AIN3 << 16) | MUX_PA07B_AC_AIN3) +#define PORT_PA07B_AC_AIN3 (1ul << 7) +#define PIN_PA12H_AC_CMP0 12L /**< \brief AC signal: CMP0 on PA12 mux H */ +#define MUX_PA12H_AC_CMP0 7L +#define PINMUX_PA12H_AC_CMP0 ((PIN_PA12H_AC_CMP0 << 16) | MUX_PA12H_AC_CMP0) +#define PORT_PA12H_AC_CMP0 (1ul << 12) +#define PIN_PA18H_AC_CMP0 18L /**< \brief AC signal: CMP0 on PA18 mux H */ +#define MUX_PA18H_AC_CMP0 7L +#define PINMUX_PA18H_AC_CMP0 ((PIN_PA18H_AC_CMP0 << 16) | MUX_PA18H_AC_CMP0) +#define PORT_PA18H_AC_CMP0 (1ul << 18) +#define PIN_PA13H_AC_CMP1 13L /**< \brief AC signal: CMP1 on PA13 mux H */ +#define MUX_PA13H_AC_CMP1 7L +#define PINMUX_PA13H_AC_CMP1 ((PIN_PA13H_AC_CMP1 << 16) | MUX_PA13H_AC_CMP1) +#define PORT_PA13H_AC_CMP1 (1ul << 13) +#define PIN_PA19H_AC_CMP1 19L /**< \brief AC signal: CMP1 on PA19 mux H */ +#define MUX_PA19H_AC_CMP1 7L +#define PINMUX_PA19H_AC_CMP1 ((PIN_PA19H_AC_CMP1 << 16) | MUX_PA19H_AC_CMP1) +#define PORT_PA19H_AC_CMP1 (1ul << 19) +/* ========== PORT definition for DAC peripheral ========== */ +#define PIN_PA02B_DAC_VOUT 2L /**< \brief DAC signal: VOUT on PA02 mux B */ +#define MUX_PA02B_DAC_VOUT 1L +#define PINMUX_PA02B_DAC_VOUT ((PIN_PA02B_DAC_VOUT << 16) | MUX_PA02B_DAC_VOUT) +#define PORT_PA02B_DAC_VOUT (1ul << 2) +#define PIN_PA03B_DAC_VREFP 3L /**< \brief DAC signal: VREFP on PA03 mux B */ +#define MUX_PA03B_DAC_VREFP 1L +#define PINMUX_PA03B_DAC_VREFP ((PIN_PA03B_DAC_VREFP << 16) | MUX_PA03B_DAC_VREFP) +#define PORT_PA03B_DAC_VREFP (1ul << 3) +/* ========== PORT definition for I2S peripheral ========== */ +#define PIN_PA11G_I2S_FS0 11L /**< \brief I2S signal: FS0 on PA11 mux G */ +#define MUX_PA11G_I2S_FS0 6L +#define PINMUX_PA11G_I2S_FS0 ((PIN_PA11G_I2S_FS0 << 16) | MUX_PA11G_I2S_FS0) +#define PORT_PA11G_I2S_FS0 (1ul << 11) +#define PIN_PA21G_I2S_FS0 21L /**< \brief I2S signal: FS0 on PA21 mux G */ +#define MUX_PA21G_I2S_FS0 6L +#define PINMUX_PA21G_I2S_FS0 ((PIN_PA21G_I2S_FS0 << 16) | MUX_PA21G_I2S_FS0) +#define PORT_PA21G_I2S_FS0 (1ul << 21) +#define PIN_PA09G_I2S_MCK0 9L /**< \brief I2S signal: MCK0 on PA09 mux G */ +#define MUX_PA09G_I2S_MCK0 6L +#define PINMUX_PA09G_I2S_MCK0 ((PIN_PA09G_I2S_MCK0 << 16) | MUX_PA09G_I2S_MCK0) +#define PORT_PA09G_I2S_MCK0 (1ul << 9) +#define PIN_PB10G_I2S_MCK1 42L /**< \brief I2S signal: MCK1 on PB10 mux G */ +#define MUX_PB10G_I2S_MCK1 6L +#define PINMUX_PB10G_I2S_MCK1 ((PIN_PB10G_I2S_MCK1 << 16) | MUX_PB10G_I2S_MCK1) +#define PORT_PB10G_I2S_MCK1 (1ul << 10) +#define PIN_PA10G_I2S_SCK0 10L /**< \brief I2S signal: SCK0 on PA10 mux G */ +#define MUX_PA10G_I2S_SCK0 6L +#define PINMUX_PA10G_I2S_SCK0 ((PIN_PA10G_I2S_SCK0 << 16) | MUX_PA10G_I2S_SCK0) +#define PORT_PA10G_I2S_SCK0 (1ul << 10) +#define PIN_PA20G_I2S_SCK0 20L /**< \brief I2S signal: SCK0 on PA20 mux G */ +#define MUX_PA20G_I2S_SCK0 6L +#define PINMUX_PA20G_I2S_SCK0 ((PIN_PA20G_I2S_SCK0 << 16) | MUX_PA20G_I2S_SCK0) +#define PORT_PA20G_I2S_SCK0 (1ul << 20) +#define PIN_PB11G_I2S_SCK1 43L /**< \brief I2S signal: SCK1 on PB11 mux G */ +#define MUX_PB11G_I2S_SCK1 6L +#define PINMUX_PB11G_I2S_SCK1 ((PIN_PB11G_I2S_SCK1 << 16) | MUX_PB11G_I2S_SCK1) +#define PORT_PB11G_I2S_SCK1 (1ul << 11) +#define PIN_PA07G_I2S_SD0 7L /**< \brief I2S signal: SD0 on PA07 mux G */ +#define MUX_PA07G_I2S_SD0 6L +#define PINMUX_PA07G_I2S_SD0 ((PIN_PA07G_I2S_SD0 << 16) | MUX_PA07G_I2S_SD0) +#define PORT_PA07G_I2S_SD0 (1ul << 7) +#define PIN_PA19G_I2S_SD0 19L /**< \brief I2S signal: SD0 on PA19 mux G */ +#define MUX_PA19G_I2S_SD0 6L +#define PINMUX_PA19G_I2S_SD0 ((PIN_PA19G_I2S_SD0 << 16) | MUX_PA19G_I2S_SD0) +#define PORT_PA19G_I2S_SD0 (1ul << 19) +#define PIN_PA08G_I2S_SD1 8L /**< \brief I2S signal: SD1 on PA08 mux G */ +#define MUX_PA08G_I2S_SD1 6L +#define PINMUX_PA08G_I2S_SD1 ((PIN_PA08G_I2S_SD1 << 16) | MUX_PA08G_I2S_SD1) +#define PORT_PA08G_I2S_SD1 (1ul << 8) + +#endif /* _SAMD21G15B_PIO_ */ diff --git a/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/utils/cmsis/samd21/include/pio/samd21g15l.h b/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/utils/cmsis/samd21/include/pio/samd21g15l.h new file mode 100644 index 0000000..cf3d776 --- /dev/null +++ b/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/utils/cmsis/samd21/include/pio/samd21g15l.h @@ -0,0 +1,894 @@ +/** + * \file + * + * \brief Peripheral I/O description for SAMD21G15L + * + * Copyright (c) 2015-2018 Microchip Technology Inc. and its subsidiaries. + * + * \asf_license_start + * + * \page License + * + * Subject to your compliance with these terms, you may use Microchip + * software and any derivatives exclusively with Microchip products. + * It is your responsibility to comply with third party license terms applicable + * to your use of third party software (including open source software) that + * may accompany Microchip software. + * + * THIS SOFTWARE IS SUPPLIED BY MICROCHIP "AS IS". NO WARRANTIES, + * WHETHER EXPRESS, IMPLIED OR STATUTORY, APPLY TO THIS SOFTWARE, + * INCLUDING ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, + * AND FITNESS FOR A PARTICULAR PURPOSE. IN NO EVENT WILL MICROCHIP BE + * LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL OR CONSEQUENTIAL + * LOSS, DAMAGE, COST OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE + * SOFTWARE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE + * POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT + * ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY + * RELATED TO THIS SOFTWARE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, + * THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THIS SOFTWARE. + * + * \asf_license_stop + * + */ + +#ifndef _SAMD21G15L_PIO_ +#define _SAMD21G15L_PIO_ + +#define PIN_PA02 2 /**< \brief Pin Number for PA02 */ +#define PORT_PA02 (1ul << 2) /**< \brief PORT Mask for PA02 */ +#define PIN_PA03 3 /**< \brief Pin Number for PA03 */ +#define PORT_PA03 (1ul << 3) /**< \brief PORT Mask for PA03 */ +#define PIN_PA04 4 /**< \brief Pin Number for PA04 */ +#define PORT_PA04 (1ul << 4) /**< \brief PORT Mask for PA04 */ +#define PIN_PA05 5 /**< \brief Pin Number for PA05 */ +#define PORT_PA05 (1ul << 5) /**< \brief PORT Mask for PA05 */ +#define PIN_PA06 6 /**< \brief Pin Number for PA06 */ +#define PORT_PA06 (1ul << 6) /**< \brief PORT Mask for PA06 */ +#define PIN_PA07 7 /**< \brief Pin Number for PA07 */ +#define PORT_PA07 (1ul << 7) /**< \brief PORT Mask for PA07 */ +#define PIN_PA08 8 /**< \brief Pin Number for PA08 */ +#define PORT_PA08 (1ul << 8) /**< \brief PORT Mask for PA08 */ +#define PIN_PA09 9 /**< \brief Pin Number for PA09 */ +#define PORT_PA09 (1ul << 9) /**< \brief PORT Mask for PA09 */ +#define PIN_PA10 10 /**< \brief Pin Number for PA10 */ +#define PORT_PA10 (1ul << 10) /**< \brief PORT Mask for PA10 */ +#define PIN_PA11 11 /**< \brief Pin Number for PA11 */ +#define PORT_PA11 (1ul << 11) /**< \brief PORT Mask for PA11 */ +#define PIN_PA12 12 /**< \brief Pin Number for PA12 */ +#define PORT_PA12 (1ul << 12) /**< \brief PORT Mask for PA12 */ +#define PIN_PA13 13 /**< \brief Pin Number for PA13 */ +#define PORT_PA13 (1ul << 13) /**< \brief PORT Mask for PA13 */ +#define PIN_PA14 14 /**< \brief Pin Number for PA14 */ +#define PORT_PA14 (1ul << 14) /**< \brief PORT Mask for PA14 */ +#define PIN_PA15 15 /**< \brief Pin Number for PA15 */ +#define PORT_PA15 (1ul << 15) /**< \brief PORT Mask for PA15 */ +#define PIN_PA16 16 /**< \brief Pin Number for PA16 */ +#define PORT_PA16 (1ul << 16) /**< \brief PORT Mask for PA16 */ +#define PIN_PA17 17 /**< \brief Pin Number for PA17 */ +#define PORT_PA17 (1ul << 17) /**< \brief PORT Mask for PA17 */ +#define PIN_PA18 18 /**< \brief Pin Number for PA18 */ +#define PORT_PA18 (1ul << 18) /**< \brief PORT Mask for PA18 */ +#define PIN_PA19 19 /**< \brief Pin Number for PA19 */ +#define PORT_PA19 (1ul << 19) /**< \brief PORT Mask for PA19 */ +#define PIN_PA20 20 /**< \brief Pin Number for PA20 */ +#define PORT_PA20 (1ul << 20) /**< \brief PORT Mask for PA20 */ +#define PIN_PA21 21 /**< \brief Pin Number for PA21 */ +#define PORT_PA21 (1ul << 21) /**< \brief PORT Mask for PA21 */ +#define PIN_PA22 22 /**< \brief Pin Number for PA22 */ +#define PORT_PA22 (1ul << 22) /**< \brief PORT Mask for PA22 */ +#define PIN_PA23 23 /**< \brief Pin Number for PA23 */ +#define PORT_PA23 (1ul << 23) /**< \brief PORT Mask for PA23 */ +#define PIN_PA24 24 /**< \brief Pin Number for PA24 */ +#define PORT_PA24 (1ul << 24) /**< \brief PORT Mask for PA24 */ +#define PIN_PA25 25 /**< \brief Pin Number for PA25 */ +#define PORT_PA25 (1ul << 25) /**< \brief PORT Mask for PA25 */ +#define PIN_PA27 27 /**< \brief Pin Number for PA27 */ +#define PORT_PA27 (1ul << 27) /**< \brief PORT Mask for PA27 */ +#define PIN_PA28 28 /**< \brief Pin Number for PA28 */ +#define PORT_PA28 (1ul << 28) /**< \brief PORT Mask for PA28 */ +#define PIN_PA30 30 /**< \brief Pin Number for PA30 */ +#define PORT_PA30 (1ul << 30) /**< \brief PORT Mask for PA30 */ +#define PIN_PA31 31 /**< \brief Pin Number for PA31 */ +#define PORT_PA31 (1ul << 31) /**< \brief PORT Mask for PA31 */ +#define PIN_PB00 32 /**< \brief Pin Number for PB00 */ +#define PORT_PB00 (1ul << 0) /**< \brief PORT Mask for PB00 */ +#define PIN_PB01 33 /**< \brief Pin Number for PB01 */ +#define PORT_PB01 (1ul << 1) /**< \brief PORT Mask for PB01 */ +#define PIN_PB02 34 /**< \brief Pin Number for PB02 */ +#define PORT_PB02 (1ul << 2) /**< \brief PORT Mask for PB02 */ +#define PIN_PB03 35 /**< \brief Pin Number for PB03 */ +#define PORT_PB03 (1ul << 3) /**< \brief PORT Mask for PB03 */ +#define PIN_PB04 36 /**< \brief Pin Number for PB04 */ +#define PORT_PB04 (1ul << 4) /**< \brief PORT Mask for PB04 */ +#define PIN_PB05 37 /**< \brief Pin Number for PB05 */ +#define PORT_PB05 (1ul << 5) /**< \brief PORT Mask for PB05 */ +#define PIN_PB08 40 /**< \brief Pin Number for PB08 */ +#define PORT_PB08 (1ul << 8) /**< \brief PORT Mask for PB08 */ +#define PIN_PB09 41 /**< \brief Pin Number for PB09 */ +#define PORT_PB09 (1ul << 9) /**< \brief PORT Mask for PB09 */ +#define PIN_PB10 42 /**< \brief Pin Number for PB10 */ +#define PORT_PB10 (1ul << 10) /**< \brief PORT Mask for PB10 */ +#define PIN_PB11 43 /**< \brief Pin Number for PB11 */ +#define PORT_PB11 (1ul << 11) /**< \brief PORT Mask for PB11 */ +/* ========== PORT definition for GCLK peripheral ========== */ +#define PIN_PA14H_GCLK_IO0 14L /**< \brief GCLK signal: IO0 on PA14 mux H */ +#define MUX_PA14H_GCLK_IO0 7L +#define PINMUX_PA14H_GCLK_IO0 ((PIN_PA14H_GCLK_IO0 << 16) | MUX_PA14H_GCLK_IO0) +#define PORT_PA14H_GCLK_IO0 (1ul << 14) +#define PIN_PA27H_GCLK_IO0 27L /**< \brief GCLK signal: IO0 on PA27 mux H */ +#define MUX_PA27H_GCLK_IO0 7L +#define PINMUX_PA27H_GCLK_IO0 ((PIN_PA27H_GCLK_IO0 << 16) | MUX_PA27H_GCLK_IO0) +#define PORT_PA27H_GCLK_IO0 (1ul << 27) +#define PIN_PA28H_GCLK_IO0 28L /**< \brief GCLK signal: IO0 on PA28 mux H */ +#define MUX_PA28H_GCLK_IO0 7L +#define PINMUX_PA28H_GCLK_IO0 ((PIN_PA28H_GCLK_IO0 << 16) | MUX_PA28H_GCLK_IO0) +#define PORT_PA28H_GCLK_IO0 (1ul << 28) +#define PIN_PA30H_GCLK_IO0 30L /**< \brief GCLK signal: IO0 on PA30 mux H */ +#define MUX_PA30H_GCLK_IO0 7L +#define PINMUX_PA30H_GCLK_IO0 ((PIN_PA30H_GCLK_IO0 << 16) | MUX_PA30H_GCLK_IO0) +#define PORT_PA30H_GCLK_IO0 (1ul << 30) +#define PIN_PA15H_GCLK_IO1 15L /**< \brief GCLK signal: IO1 on PA15 mux H */ +#define MUX_PA15H_GCLK_IO1 7L +#define PINMUX_PA15H_GCLK_IO1 ((PIN_PA15H_GCLK_IO1 << 16) | MUX_PA15H_GCLK_IO1) +#define PORT_PA15H_GCLK_IO1 (1ul << 15) +#define PIN_PA16H_GCLK_IO2 16L /**< \brief GCLK signal: IO2 on PA16 mux H */ +#define MUX_PA16H_GCLK_IO2 7L +#define PINMUX_PA16H_GCLK_IO2 ((PIN_PA16H_GCLK_IO2 << 16) | MUX_PA16H_GCLK_IO2) +#define PORT_PA16H_GCLK_IO2 (1ul << 16) +#define PIN_PA17H_GCLK_IO3 17L /**< \brief GCLK signal: IO3 on PA17 mux H */ +#define MUX_PA17H_GCLK_IO3 7L +#define PINMUX_PA17H_GCLK_IO3 ((PIN_PA17H_GCLK_IO3 << 16) | MUX_PA17H_GCLK_IO3) +#define PORT_PA17H_GCLK_IO3 (1ul << 17) +#define PIN_PA10H_GCLK_IO4 10L /**< \brief GCLK signal: IO4 on PA10 mux H */ +#define MUX_PA10H_GCLK_IO4 7L +#define PINMUX_PA10H_GCLK_IO4 ((PIN_PA10H_GCLK_IO4 << 16) | MUX_PA10H_GCLK_IO4) +#define PORT_PA10H_GCLK_IO4 (1ul << 10) +#define PIN_PA20H_GCLK_IO4 20L /**< \brief GCLK signal: IO4 on PA20 mux H */ +#define MUX_PA20H_GCLK_IO4 7L +#define PINMUX_PA20H_GCLK_IO4 ((PIN_PA20H_GCLK_IO4 << 16) | MUX_PA20H_GCLK_IO4) +#define PORT_PA20H_GCLK_IO4 (1ul << 20) +#define PIN_PB10H_GCLK_IO4 42L /**< \brief GCLK signal: IO4 on PB10 mux H */ +#define MUX_PB10H_GCLK_IO4 7L +#define PINMUX_PB10H_GCLK_IO4 ((PIN_PB10H_GCLK_IO4 << 16) | MUX_PB10H_GCLK_IO4) +#define PORT_PB10H_GCLK_IO4 (1ul << 10) +#define PIN_PA11H_GCLK_IO5 11L /**< \brief GCLK signal: IO5 on PA11 mux H */ +#define MUX_PA11H_GCLK_IO5 7L +#define PINMUX_PA11H_GCLK_IO5 ((PIN_PA11H_GCLK_IO5 << 16) | MUX_PA11H_GCLK_IO5) +#define PORT_PA11H_GCLK_IO5 (1ul << 11) +#define PIN_PA21H_GCLK_IO5 21L /**< \brief GCLK signal: IO5 on PA21 mux H */ +#define MUX_PA21H_GCLK_IO5 7L +#define PINMUX_PA21H_GCLK_IO5 ((PIN_PA21H_GCLK_IO5 << 16) | MUX_PA21H_GCLK_IO5) +#define PORT_PA21H_GCLK_IO5 (1ul << 21) +#define PIN_PB11H_GCLK_IO5 43L /**< \brief GCLK signal: IO5 on PB11 mux H */ +#define MUX_PB11H_GCLK_IO5 7L +#define PINMUX_PB11H_GCLK_IO5 ((PIN_PB11H_GCLK_IO5 << 16) | MUX_PB11H_GCLK_IO5) +#define PORT_PB11H_GCLK_IO5 (1ul << 11) +#define PIN_PA22H_GCLK_IO6 22L /**< \brief GCLK signal: IO6 on PA22 mux H */ +#define MUX_PA22H_GCLK_IO6 7L +#define PINMUX_PA22H_GCLK_IO6 ((PIN_PA22H_GCLK_IO6 << 16) | MUX_PA22H_GCLK_IO6) +#define PORT_PA22H_GCLK_IO6 (1ul << 22) +#define PIN_PA23H_GCLK_IO7 23L /**< \brief GCLK signal: IO7 on PA23 mux H */ +#define MUX_PA23H_GCLK_IO7 7L +#define PINMUX_PA23H_GCLK_IO7 ((PIN_PA23H_GCLK_IO7 << 16) | MUX_PA23H_GCLK_IO7) +#define PORT_PA23H_GCLK_IO7 (1ul << 23) +/* ========== PORT definition for EIC peripheral ========== */ +#define PIN_PA16A_EIC_EXTINT0 16L /**< \brief EIC signal: EXTINT0 on PA16 mux A */ +#define MUX_PA16A_EIC_EXTINT0 0L +#define PINMUX_PA16A_EIC_EXTINT0 ((PIN_PA16A_EIC_EXTINT0 << 16) | MUX_PA16A_EIC_EXTINT0) +#define PORT_PA16A_EIC_EXTINT0 (1ul << 16) +#define PIN_PB00A_EIC_EXTINT0 32L /**< \brief EIC signal: EXTINT0 on PB00 mux A */ +#define MUX_PB00A_EIC_EXTINT0 0L +#define PINMUX_PB00A_EIC_EXTINT0 ((PIN_PB00A_EIC_EXTINT0 << 16) | MUX_PB00A_EIC_EXTINT0) +#define PORT_PB00A_EIC_EXTINT0 (1ul << 0) +#define PIN_PA17A_EIC_EXTINT1 17L /**< \brief EIC signal: EXTINT1 on PA17 mux A */ +#define MUX_PA17A_EIC_EXTINT1 0L +#define PINMUX_PA17A_EIC_EXTINT1 ((PIN_PA17A_EIC_EXTINT1 << 16) | MUX_PA17A_EIC_EXTINT1) +#define PORT_PA17A_EIC_EXTINT1 (1ul << 17) +#define PIN_PB01A_EIC_EXTINT1 33L /**< \brief EIC signal: EXTINT1 on PB01 mux A */ +#define MUX_PB01A_EIC_EXTINT1 0L +#define PINMUX_PB01A_EIC_EXTINT1 ((PIN_PB01A_EIC_EXTINT1 << 16) | MUX_PB01A_EIC_EXTINT1) +#define PORT_PB01A_EIC_EXTINT1 (1ul << 1) +#define PIN_PA02A_EIC_EXTINT2 2L /**< \brief EIC signal: EXTINT2 on PA02 mux A */ +#define MUX_PA02A_EIC_EXTINT2 0L +#define PINMUX_PA02A_EIC_EXTINT2 ((PIN_PA02A_EIC_EXTINT2 << 16) | MUX_PA02A_EIC_EXTINT2) +#define PORT_PA02A_EIC_EXTINT2 (1ul << 2) +#define PIN_PA18A_EIC_EXTINT2 18L /**< \brief EIC signal: EXTINT2 on PA18 mux A */ +#define MUX_PA18A_EIC_EXTINT2 0L +#define PINMUX_PA18A_EIC_EXTINT2 ((PIN_PA18A_EIC_EXTINT2 << 16) | MUX_PA18A_EIC_EXTINT2) +#define PORT_PA18A_EIC_EXTINT2 (1ul << 18) +#define PIN_PB02A_EIC_EXTINT2 34L /**< \brief EIC signal: EXTINT2 on PB02 mux A */ +#define MUX_PB02A_EIC_EXTINT2 0L +#define PINMUX_PB02A_EIC_EXTINT2 ((PIN_PB02A_EIC_EXTINT2 << 16) | MUX_PB02A_EIC_EXTINT2) +#define PORT_PB02A_EIC_EXTINT2 (1ul << 2) +#define PIN_PA03A_EIC_EXTINT3 3L /**< \brief EIC signal: EXTINT3 on PA03 mux A */ +#define MUX_PA03A_EIC_EXTINT3 0L +#define PINMUX_PA03A_EIC_EXTINT3 ((PIN_PA03A_EIC_EXTINT3 << 16) | MUX_PA03A_EIC_EXTINT3) +#define PORT_PA03A_EIC_EXTINT3 (1ul << 3) +#define PIN_PA19A_EIC_EXTINT3 19L /**< \brief EIC signal: EXTINT3 on PA19 mux A */ +#define MUX_PA19A_EIC_EXTINT3 0L +#define PINMUX_PA19A_EIC_EXTINT3 ((PIN_PA19A_EIC_EXTINT3 << 16) | MUX_PA19A_EIC_EXTINT3) +#define PORT_PA19A_EIC_EXTINT3 (1ul << 19) +#define PIN_PB03A_EIC_EXTINT3 35L /**< \brief EIC signal: EXTINT3 on PB03 mux A */ +#define MUX_PB03A_EIC_EXTINT3 0L +#define PINMUX_PB03A_EIC_EXTINT3 ((PIN_PB03A_EIC_EXTINT3 << 16) | MUX_PB03A_EIC_EXTINT3) +#define PORT_PB03A_EIC_EXTINT3 (1ul << 3) +#define PIN_PA04A_EIC_EXTINT4 4L /**< \brief EIC signal: EXTINT4 on PA04 mux A */ +#define MUX_PA04A_EIC_EXTINT4 0L +#define PINMUX_PA04A_EIC_EXTINT4 ((PIN_PA04A_EIC_EXTINT4 << 16) | MUX_PA04A_EIC_EXTINT4) +#define PORT_PA04A_EIC_EXTINT4 (1ul << 4) +#define PIN_PA20A_EIC_EXTINT4 20L /**< \brief EIC signal: EXTINT4 on PA20 mux A */ +#define MUX_PA20A_EIC_EXTINT4 0L +#define PINMUX_PA20A_EIC_EXTINT4 ((PIN_PA20A_EIC_EXTINT4 << 16) | MUX_PA20A_EIC_EXTINT4) +#define PORT_PA20A_EIC_EXTINT4 (1ul << 20) +#define PIN_PB04A_EIC_EXTINT4 36L /**< \brief EIC signal: EXTINT4 on PB04 mux A */ +#define MUX_PB04A_EIC_EXTINT4 0L +#define PINMUX_PB04A_EIC_EXTINT4 ((PIN_PB04A_EIC_EXTINT4 << 16) | MUX_PB04A_EIC_EXTINT4) +#define PORT_PB04A_EIC_EXTINT4 (1ul << 4) +#define PIN_PA05A_EIC_EXTINT5 5L /**< \brief EIC signal: EXTINT5 on PA05 mux A */ +#define MUX_PA05A_EIC_EXTINT5 0L +#define PINMUX_PA05A_EIC_EXTINT5 ((PIN_PA05A_EIC_EXTINT5 << 16) | MUX_PA05A_EIC_EXTINT5) +#define PORT_PA05A_EIC_EXTINT5 (1ul << 5) +#define PIN_PA21A_EIC_EXTINT5 21L /**< \brief EIC signal: EXTINT5 on PA21 mux A */ +#define MUX_PA21A_EIC_EXTINT5 0L +#define PINMUX_PA21A_EIC_EXTINT5 ((PIN_PA21A_EIC_EXTINT5 << 16) | MUX_PA21A_EIC_EXTINT5) +#define PORT_PA21A_EIC_EXTINT5 (1ul << 21) +#define PIN_PB05A_EIC_EXTINT5 37L /**< \brief EIC signal: EXTINT5 on PB05 mux A */ +#define MUX_PB05A_EIC_EXTINT5 0L +#define PINMUX_PB05A_EIC_EXTINT5 ((PIN_PB05A_EIC_EXTINT5 << 16) | MUX_PB05A_EIC_EXTINT5) +#define PORT_PB05A_EIC_EXTINT5 (1ul << 5) +#define PIN_PA06A_EIC_EXTINT6 6L /**< \brief EIC signal: EXTINT6 on PA06 mux A */ +#define MUX_PA06A_EIC_EXTINT6 0L +#define PINMUX_PA06A_EIC_EXTINT6 ((PIN_PA06A_EIC_EXTINT6 << 16) | MUX_PA06A_EIC_EXTINT6) +#define PORT_PA06A_EIC_EXTINT6 (1ul << 6) +#define PIN_PA22A_EIC_EXTINT6 22L /**< \brief EIC signal: EXTINT6 on PA22 mux A */ +#define MUX_PA22A_EIC_EXTINT6 0L +#define PINMUX_PA22A_EIC_EXTINT6 ((PIN_PA22A_EIC_EXTINT6 << 16) | MUX_PA22A_EIC_EXTINT6) +#define PORT_PA22A_EIC_EXTINT6 (1ul << 22) +#define PIN_PA07A_EIC_EXTINT7 7L /**< \brief EIC signal: EXTINT7 on PA07 mux A */ +#define MUX_PA07A_EIC_EXTINT7 0L +#define PINMUX_PA07A_EIC_EXTINT7 ((PIN_PA07A_EIC_EXTINT7 << 16) | MUX_PA07A_EIC_EXTINT7) +#define PORT_PA07A_EIC_EXTINT7 (1ul << 7) +#define PIN_PA23A_EIC_EXTINT7 23L /**< \brief EIC signal: EXTINT7 on PA23 mux A */ +#define MUX_PA23A_EIC_EXTINT7 0L +#define PINMUX_PA23A_EIC_EXTINT7 ((PIN_PA23A_EIC_EXTINT7 << 16) | MUX_PA23A_EIC_EXTINT7) +#define PORT_PA23A_EIC_EXTINT7 (1ul << 23) +#define PIN_PA28A_EIC_EXTINT8 28L /**< \brief EIC signal: EXTINT8 on PA28 mux A */ +#define MUX_PA28A_EIC_EXTINT8 0L +#define PINMUX_PA28A_EIC_EXTINT8 ((PIN_PA28A_EIC_EXTINT8 << 16) | MUX_PA28A_EIC_EXTINT8) +#define PORT_PA28A_EIC_EXTINT8 (1ul << 28) +#define PIN_PB08A_EIC_EXTINT8 40L /**< \brief EIC signal: EXTINT8 on PB08 mux A */ +#define MUX_PB08A_EIC_EXTINT8 0L +#define PINMUX_PB08A_EIC_EXTINT8 ((PIN_PB08A_EIC_EXTINT8 << 16) | MUX_PB08A_EIC_EXTINT8) +#define PORT_PB08A_EIC_EXTINT8 (1ul << 8) +#define PIN_PA09A_EIC_EXTINT9 9L /**< \brief EIC signal: EXTINT9 on PA09 mux A */ +#define MUX_PA09A_EIC_EXTINT9 0L +#define PINMUX_PA09A_EIC_EXTINT9 ((PIN_PA09A_EIC_EXTINT9 << 16) | MUX_PA09A_EIC_EXTINT9) +#define PORT_PA09A_EIC_EXTINT9 (1ul << 9) +#define PIN_PB09A_EIC_EXTINT9 41L /**< \brief EIC signal: EXTINT9 on PB09 mux A */ +#define MUX_PB09A_EIC_EXTINT9 0L +#define PINMUX_PB09A_EIC_EXTINT9 ((PIN_PB09A_EIC_EXTINT9 << 16) | MUX_PB09A_EIC_EXTINT9) +#define PORT_PB09A_EIC_EXTINT9 (1ul << 9) +#define PIN_PA10A_EIC_EXTINT10 10L /**< \brief EIC signal: EXTINT10 on PA10 mux A */ +#define MUX_PA10A_EIC_EXTINT10 0L +#define PINMUX_PA10A_EIC_EXTINT10 ((PIN_PA10A_EIC_EXTINT10 << 16) | MUX_PA10A_EIC_EXTINT10) +#define PORT_PA10A_EIC_EXTINT10 (1ul << 10) +#define PIN_PA30A_EIC_EXTINT10 30L /**< \brief EIC signal: EXTINT10 on PA30 mux A */ +#define MUX_PA30A_EIC_EXTINT10 0L +#define PINMUX_PA30A_EIC_EXTINT10 ((PIN_PA30A_EIC_EXTINT10 << 16) | MUX_PA30A_EIC_EXTINT10) +#define PORT_PA30A_EIC_EXTINT10 (1ul << 30) +#define PIN_PB10A_EIC_EXTINT10 42L /**< \brief EIC signal: EXTINT10 on PB10 mux A */ +#define MUX_PB10A_EIC_EXTINT10 0L +#define PINMUX_PB10A_EIC_EXTINT10 ((PIN_PB10A_EIC_EXTINT10 << 16) | MUX_PB10A_EIC_EXTINT10) +#define PORT_PB10A_EIC_EXTINT10 (1ul << 10) +#define PIN_PA11A_EIC_EXTINT11 11L /**< \brief EIC signal: EXTINT11 on PA11 mux A */ +#define MUX_PA11A_EIC_EXTINT11 0L +#define PINMUX_PA11A_EIC_EXTINT11 ((PIN_PA11A_EIC_EXTINT11 << 16) | MUX_PA11A_EIC_EXTINT11) +#define PORT_PA11A_EIC_EXTINT11 (1ul << 11) +#define PIN_PA31A_EIC_EXTINT11 31L /**< \brief EIC signal: EXTINT11 on PA31 mux A */ +#define MUX_PA31A_EIC_EXTINT11 0L +#define PINMUX_PA31A_EIC_EXTINT11 ((PIN_PA31A_EIC_EXTINT11 << 16) | MUX_PA31A_EIC_EXTINT11) +#define PORT_PA31A_EIC_EXTINT11 (1ul << 31) +#define PIN_PB11A_EIC_EXTINT11 43L /**< \brief EIC signal: EXTINT11 on PB11 mux A */ +#define MUX_PB11A_EIC_EXTINT11 0L +#define PINMUX_PB11A_EIC_EXTINT11 ((PIN_PB11A_EIC_EXTINT11 << 16) | MUX_PB11A_EIC_EXTINT11) +#define PORT_PB11A_EIC_EXTINT11 (1ul << 11) +#define PIN_PA12A_EIC_EXTINT12 12L /**< \brief EIC signal: EXTINT12 on PA12 mux A */ +#define MUX_PA12A_EIC_EXTINT12 0L +#define PINMUX_PA12A_EIC_EXTINT12 ((PIN_PA12A_EIC_EXTINT12 << 16) | MUX_PA12A_EIC_EXTINT12) +#define PORT_PA12A_EIC_EXTINT12 (1ul << 12) +#define PIN_PA24A_EIC_EXTINT12 24L /**< \brief EIC signal: EXTINT12 on PA24 mux A */ +#define MUX_PA24A_EIC_EXTINT12 0L +#define PINMUX_PA24A_EIC_EXTINT12 ((PIN_PA24A_EIC_EXTINT12 << 16) | MUX_PA24A_EIC_EXTINT12) +#define PORT_PA24A_EIC_EXTINT12 (1ul << 24) +#define PIN_PA13A_EIC_EXTINT13 13L /**< \brief EIC signal: EXTINT13 on PA13 mux A */ +#define MUX_PA13A_EIC_EXTINT13 0L +#define PINMUX_PA13A_EIC_EXTINT13 ((PIN_PA13A_EIC_EXTINT13 << 16) | MUX_PA13A_EIC_EXTINT13) +#define PORT_PA13A_EIC_EXTINT13 (1ul << 13) +#define PIN_PA25A_EIC_EXTINT13 25L /**< \brief EIC signal: EXTINT13 on PA25 mux A */ +#define MUX_PA25A_EIC_EXTINT13 0L +#define PINMUX_PA25A_EIC_EXTINT13 ((PIN_PA25A_EIC_EXTINT13 << 16) | MUX_PA25A_EIC_EXTINT13) +#define PORT_PA25A_EIC_EXTINT13 (1ul << 25) +#define PIN_PA14A_EIC_EXTINT14 14L /**< \brief EIC signal: EXTINT14 on PA14 mux A */ +#define MUX_PA14A_EIC_EXTINT14 0L +#define PINMUX_PA14A_EIC_EXTINT14 ((PIN_PA14A_EIC_EXTINT14 << 16) | MUX_PA14A_EIC_EXTINT14) +#define PORT_PA14A_EIC_EXTINT14 (1ul << 14) +#define PIN_PA27A_EIC_EXTINT15 27L /**< \brief EIC signal: EXTINT15 on PA27 mux A */ +#define MUX_PA27A_EIC_EXTINT15 0L +#define PINMUX_PA27A_EIC_EXTINT15 ((PIN_PA27A_EIC_EXTINT15 << 16) | MUX_PA27A_EIC_EXTINT15) +#define PORT_PA27A_EIC_EXTINT15 (1ul << 27) +#define PIN_PA15A_EIC_EXTINT15 15L /**< \brief EIC signal: EXTINT15 on PA15 mux A */ +#define MUX_PA15A_EIC_EXTINT15 0L +#define PINMUX_PA15A_EIC_EXTINT15 ((PIN_PA15A_EIC_EXTINT15 << 16) | MUX_PA15A_EIC_EXTINT15) +#define PORT_PA15A_EIC_EXTINT15 (1ul << 15) +#define PIN_PA08A_EIC_NMI 8L /**< \brief EIC signal: NMI on PA08 mux A */ +#define MUX_PA08A_EIC_NMI 0L +#define PINMUX_PA08A_EIC_NMI ((PIN_PA08A_EIC_NMI << 16) | MUX_PA08A_EIC_NMI) +#define PORT_PA08A_EIC_NMI (1ul << 8) +/* ========== PORT definition for SERCOM0 peripheral ========== */ +#define PIN_PA04D_SERCOM0_PAD0 4L /**< \brief SERCOM0 signal: PAD0 on PA04 mux D */ +#define MUX_PA04D_SERCOM0_PAD0 3L +#define PINMUX_PA04D_SERCOM0_PAD0 ((PIN_PA04D_SERCOM0_PAD0 << 16) | MUX_PA04D_SERCOM0_PAD0) +#define PORT_PA04D_SERCOM0_PAD0 (1ul << 4) +#define PIN_PA08C_SERCOM0_PAD0 8L /**< \brief SERCOM0 signal: PAD0 on PA08 mux C */ +#define MUX_PA08C_SERCOM0_PAD0 2L +#define PINMUX_PA08C_SERCOM0_PAD0 ((PIN_PA08C_SERCOM0_PAD0 << 16) | MUX_PA08C_SERCOM0_PAD0) +#define PORT_PA08C_SERCOM0_PAD0 (1ul << 8) +#define PIN_PA05D_SERCOM0_PAD1 5L /**< \brief SERCOM0 signal: PAD1 on PA05 mux D */ +#define MUX_PA05D_SERCOM0_PAD1 3L +#define PINMUX_PA05D_SERCOM0_PAD1 ((PIN_PA05D_SERCOM0_PAD1 << 16) | MUX_PA05D_SERCOM0_PAD1) +#define PORT_PA05D_SERCOM0_PAD1 (1ul << 5) +#define PIN_PA09C_SERCOM0_PAD1 9L /**< \brief SERCOM0 signal: PAD1 on PA09 mux C */ +#define MUX_PA09C_SERCOM0_PAD1 2L +#define PINMUX_PA09C_SERCOM0_PAD1 ((PIN_PA09C_SERCOM0_PAD1 << 16) | MUX_PA09C_SERCOM0_PAD1) +#define PORT_PA09C_SERCOM0_PAD1 (1ul << 9) +#define PIN_PA06D_SERCOM0_PAD2 6L /**< \brief SERCOM0 signal: PAD2 on PA06 mux D */ +#define MUX_PA06D_SERCOM0_PAD2 3L +#define PINMUX_PA06D_SERCOM0_PAD2 ((PIN_PA06D_SERCOM0_PAD2 << 16) | MUX_PA06D_SERCOM0_PAD2) +#define PORT_PA06D_SERCOM0_PAD2 (1ul << 6) +#define PIN_PA10C_SERCOM0_PAD2 10L /**< \brief SERCOM0 signal: PAD2 on PA10 mux C */ +#define MUX_PA10C_SERCOM0_PAD2 2L +#define PINMUX_PA10C_SERCOM0_PAD2 ((PIN_PA10C_SERCOM0_PAD2 << 16) | MUX_PA10C_SERCOM0_PAD2) +#define PORT_PA10C_SERCOM0_PAD2 (1ul << 10) +#define PIN_PA07D_SERCOM0_PAD3 7L /**< \brief SERCOM0 signal: PAD3 on PA07 mux D */ +#define MUX_PA07D_SERCOM0_PAD3 3L +#define PINMUX_PA07D_SERCOM0_PAD3 ((PIN_PA07D_SERCOM0_PAD3 << 16) | MUX_PA07D_SERCOM0_PAD3) +#define PORT_PA07D_SERCOM0_PAD3 (1ul << 7) +#define PIN_PA11C_SERCOM0_PAD3 11L /**< \brief SERCOM0 signal: PAD3 on PA11 mux C */ +#define MUX_PA11C_SERCOM0_PAD3 2L +#define PINMUX_PA11C_SERCOM0_PAD3 ((PIN_PA11C_SERCOM0_PAD3 << 16) | MUX_PA11C_SERCOM0_PAD3) +#define PORT_PA11C_SERCOM0_PAD3 (1ul << 11) +/* ========== PORT definition for SERCOM1 peripheral ========== */ +#define PIN_PA16C_SERCOM1_PAD0 16L /**< \brief SERCOM1 signal: PAD0 on PA16 mux C */ +#define MUX_PA16C_SERCOM1_PAD0 2L +#define PINMUX_PA16C_SERCOM1_PAD0 ((PIN_PA16C_SERCOM1_PAD0 << 16) | MUX_PA16C_SERCOM1_PAD0) +#define PORT_PA16C_SERCOM1_PAD0 (1ul << 16) +#define PIN_PA17C_SERCOM1_PAD1 17L /**< \brief SERCOM1 signal: PAD1 on PA17 mux C */ +#define MUX_PA17C_SERCOM1_PAD1 2L +#define PINMUX_PA17C_SERCOM1_PAD1 ((PIN_PA17C_SERCOM1_PAD1 << 16) | MUX_PA17C_SERCOM1_PAD1) +#define PORT_PA17C_SERCOM1_PAD1 (1ul << 17) +#define PIN_PA30D_SERCOM1_PAD2 30L /**< \brief SERCOM1 signal: PAD2 on PA30 mux D */ +#define MUX_PA30D_SERCOM1_PAD2 3L +#define PINMUX_PA30D_SERCOM1_PAD2 ((PIN_PA30D_SERCOM1_PAD2 << 16) | MUX_PA30D_SERCOM1_PAD2) +#define PORT_PA30D_SERCOM1_PAD2 (1ul << 30) +#define PIN_PA18C_SERCOM1_PAD2 18L /**< \brief SERCOM1 signal: PAD2 on PA18 mux C */ +#define MUX_PA18C_SERCOM1_PAD2 2L +#define PINMUX_PA18C_SERCOM1_PAD2 ((PIN_PA18C_SERCOM1_PAD2 << 16) | MUX_PA18C_SERCOM1_PAD2) +#define PORT_PA18C_SERCOM1_PAD2 (1ul << 18) +#define PIN_PA31D_SERCOM1_PAD3 31L /**< \brief SERCOM1 signal: PAD3 on PA31 mux D */ +#define MUX_PA31D_SERCOM1_PAD3 3L +#define PINMUX_PA31D_SERCOM1_PAD3 ((PIN_PA31D_SERCOM1_PAD3 << 16) | MUX_PA31D_SERCOM1_PAD3) +#define PORT_PA31D_SERCOM1_PAD3 (1ul << 31) +#define PIN_PA19C_SERCOM1_PAD3 19L /**< \brief SERCOM1 signal: PAD3 on PA19 mux C */ +#define MUX_PA19C_SERCOM1_PAD3 2L +#define PINMUX_PA19C_SERCOM1_PAD3 ((PIN_PA19C_SERCOM1_PAD3 << 16) | MUX_PA19C_SERCOM1_PAD3) +#define PORT_PA19C_SERCOM1_PAD3 (1ul << 19) +/* ========== PORT definition for SERCOM2 peripheral ========== */ +#define PIN_PA08D_SERCOM2_PAD0 8L /**< \brief SERCOM2 signal: PAD0 on PA08 mux D */ +#define MUX_PA08D_SERCOM2_PAD0 3L +#define PINMUX_PA08D_SERCOM2_PAD0 ((PIN_PA08D_SERCOM2_PAD0 << 16) | MUX_PA08D_SERCOM2_PAD0) +#define PORT_PA08D_SERCOM2_PAD0 (1ul << 8) +#define PIN_PA12C_SERCOM2_PAD0 12L /**< \brief SERCOM2 signal: PAD0 on PA12 mux C */ +#define MUX_PA12C_SERCOM2_PAD0 2L +#define PINMUX_PA12C_SERCOM2_PAD0 ((PIN_PA12C_SERCOM2_PAD0 << 16) | MUX_PA12C_SERCOM2_PAD0) +#define PORT_PA12C_SERCOM2_PAD0 (1ul << 12) +#define PIN_PA09D_SERCOM2_PAD1 9L /**< \brief SERCOM2 signal: PAD1 on PA09 mux D */ +#define MUX_PA09D_SERCOM2_PAD1 3L +#define PINMUX_PA09D_SERCOM2_PAD1 ((PIN_PA09D_SERCOM2_PAD1 << 16) | MUX_PA09D_SERCOM2_PAD1) +#define PORT_PA09D_SERCOM2_PAD1 (1ul << 9) +#define PIN_PA13C_SERCOM2_PAD1 13L /**< \brief SERCOM2 signal: PAD1 on PA13 mux C */ +#define MUX_PA13C_SERCOM2_PAD1 2L +#define PINMUX_PA13C_SERCOM2_PAD1 ((PIN_PA13C_SERCOM2_PAD1 << 16) | MUX_PA13C_SERCOM2_PAD1) +#define PORT_PA13C_SERCOM2_PAD1 (1ul << 13) +#define PIN_PA10D_SERCOM2_PAD2 10L /**< \brief SERCOM2 signal: PAD2 on PA10 mux D */ +#define MUX_PA10D_SERCOM2_PAD2 3L +#define PINMUX_PA10D_SERCOM2_PAD2 ((PIN_PA10D_SERCOM2_PAD2 << 16) | MUX_PA10D_SERCOM2_PAD2) +#define PORT_PA10D_SERCOM2_PAD2 (1ul << 10) +#define PIN_PA14C_SERCOM2_PAD2 14L /**< \brief SERCOM2 signal: PAD2 on PA14 mux C */ +#define MUX_PA14C_SERCOM2_PAD2 2L +#define PINMUX_PA14C_SERCOM2_PAD2 ((PIN_PA14C_SERCOM2_PAD2 << 16) | MUX_PA14C_SERCOM2_PAD2) +#define PORT_PA14C_SERCOM2_PAD2 (1ul << 14) +#define PIN_PA11D_SERCOM2_PAD3 11L /**< \brief SERCOM2 signal: PAD3 on PA11 mux D */ +#define MUX_PA11D_SERCOM2_PAD3 3L +#define PINMUX_PA11D_SERCOM2_PAD3 ((PIN_PA11D_SERCOM2_PAD3 << 16) | MUX_PA11D_SERCOM2_PAD3) +#define PORT_PA11D_SERCOM2_PAD3 (1ul << 11) +#define PIN_PA15C_SERCOM2_PAD3 15L /**< \brief SERCOM2 signal: PAD3 on PA15 mux C */ +#define MUX_PA15C_SERCOM2_PAD3 2L +#define PINMUX_PA15C_SERCOM2_PAD3 ((PIN_PA15C_SERCOM2_PAD3 << 16) | MUX_PA15C_SERCOM2_PAD3) +#define PORT_PA15C_SERCOM2_PAD3 (1ul << 15) +/* ========== PORT definition for SERCOM3 peripheral ========== */ +#define PIN_PA16D_SERCOM3_PAD0 16L /**< \brief SERCOM3 signal: PAD0 on PA16 mux D */ +#define MUX_PA16D_SERCOM3_PAD0 3L +#define PINMUX_PA16D_SERCOM3_PAD0 ((PIN_PA16D_SERCOM3_PAD0 << 16) | MUX_PA16D_SERCOM3_PAD0) +#define PORT_PA16D_SERCOM3_PAD0 (1ul << 16) +#define PIN_PA22C_SERCOM3_PAD0 22L /**< \brief SERCOM3 signal: PAD0 on PA22 mux C */ +#define MUX_PA22C_SERCOM3_PAD0 2L +#define PINMUX_PA22C_SERCOM3_PAD0 ((PIN_PA22C_SERCOM3_PAD0 << 16) | MUX_PA22C_SERCOM3_PAD0) +#define PORT_PA22C_SERCOM3_PAD0 (1ul << 22) +#define PIN_PA17D_SERCOM3_PAD1 17L /**< \brief SERCOM3 signal: PAD1 on PA17 mux D */ +#define MUX_PA17D_SERCOM3_PAD1 3L +#define PINMUX_PA17D_SERCOM3_PAD1 ((PIN_PA17D_SERCOM3_PAD1 << 16) | MUX_PA17D_SERCOM3_PAD1) +#define PORT_PA17D_SERCOM3_PAD1 (1ul << 17) +#define PIN_PA23C_SERCOM3_PAD1 23L /**< \brief SERCOM3 signal: PAD1 on PA23 mux C */ +#define MUX_PA23C_SERCOM3_PAD1 2L +#define PINMUX_PA23C_SERCOM3_PAD1 ((PIN_PA23C_SERCOM3_PAD1 << 16) | MUX_PA23C_SERCOM3_PAD1) +#define PORT_PA23C_SERCOM3_PAD1 (1ul << 23) +#define PIN_PA18D_SERCOM3_PAD2 18L /**< \brief SERCOM3 signal: PAD2 on PA18 mux D */ +#define MUX_PA18D_SERCOM3_PAD2 3L +#define PINMUX_PA18D_SERCOM3_PAD2 ((PIN_PA18D_SERCOM3_PAD2 << 16) | MUX_PA18D_SERCOM3_PAD2) +#define PORT_PA18D_SERCOM3_PAD2 (1ul << 18) +#define PIN_PA20D_SERCOM3_PAD2 20L /**< \brief SERCOM3 signal: PAD2 on PA20 mux D */ +#define MUX_PA20D_SERCOM3_PAD2 3L +#define PINMUX_PA20D_SERCOM3_PAD2 ((PIN_PA20D_SERCOM3_PAD2 << 16) | MUX_PA20D_SERCOM3_PAD2) +#define PORT_PA20D_SERCOM3_PAD2 (1ul << 20) +#define PIN_PA24C_SERCOM3_PAD2 24L /**< \brief SERCOM3 signal: PAD2 on PA24 mux C */ +#define MUX_PA24C_SERCOM3_PAD2 2L +#define PINMUX_PA24C_SERCOM3_PAD2 ((PIN_PA24C_SERCOM3_PAD2 << 16) | MUX_PA24C_SERCOM3_PAD2) +#define PORT_PA24C_SERCOM3_PAD2 (1ul << 24) +#define PIN_PA19D_SERCOM3_PAD3 19L /**< \brief SERCOM3 signal: PAD3 on PA19 mux D */ +#define MUX_PA19D_SERCOM3_PAD3 3L +#define PINMUX_PA19D_SERCOM3_PAD3 ((PIN_PA19D_SERCOM3_PAD3 << 16) | MUX_PA19D_SERCOM3_PAD3) +#define PORT_PA19D_SERCOM3_PAD3 (1ul << 19) +#define PIN_PA21D_SERCOM3_PAD3 21L /**< \brief SERCOM3 signal: PAD3 on PA21 mux D */ +#define MUX_PA21D_SERCOM3_PAD3 3L +#define PINMUX_PA21D_SERCOM3_PAD3 ((PIN_PA21D_SERCOM3_PAD3 << 16) | MUX_PA21D_SERCOM3_PAD3) +#define PORT_PA21D_SERCOM3_PAD3 (1ul << 21) +#define PIN_PA25C_SERCOM3_PAD3 25L /**< \brief SERCOM3 signal: PAD3 on PA25 mux C */ +#define MUX_PA25C_SERCOM3_PAD3 2L +#define PINMUX_PA25C_SERCOM3_PAD3 ((PIN_PA25C_SERCOM3_PAD3 << 16) | MUX_PA25C_SERCOM3_PAD3) +#define PORT_PA25C_SERCOM3_PAD3 (1ul << 25) +/* ========== PORT definition for SERCOM4 peripheral ========== */ +#define PIN_PA12D_SERCOM4_PAD0 12L /**< \brief SERCOM4 signal: PAD0 on PA12 mux D */ +#define MUX_PA12D_SERCOM4_PAD0 3L +#define PINMUX_PA12D_SERCOM4_PAD0 ((PIN_PA12D_SERCOM4_PAD0 << 16) | MUX_PA12D_SERCOM4_PAD0) +#define PORT_PA12D_SERCOM4_PAD0 (1ul << 12) +#define PIN_PB08D_SERCOM4_PAD0 40L /**< \brief SERCOM4 signal: PAD0 on PB08 mux D */ +#define MUX_PB08D_SERCOM4_PAD0 3L +#define PINMUX_PB08D_SERCOM4_PAD0 ((PIN_PB08D_SERCOM4_PAD0 << 16) | MUX_PB08D_SERCOM4_PAD0) +#define PORT_PB08D_SERCOM4_PAD0 (1ul << 8) +#define PIN_PA13D_SERCOM4_PAD1 13L /**< \brief SERCOM4 signal: PAD1 on PA13 mux D */ +#define MUX_PA13D_SERCOM4_PAD1 3L +#define PINMUX_PA13D_SERCOM4_PAD1 ((PIN_PA13D_SERCOM4_PAD1 << 16) | MUX_PA13D_SERCOM4_PAD1) +#define PORT_PA13D_SERCOM4_PAD1 (1ul << 13) +#define PIN_PB09D_SERCOM4_PAD1 41L /**< \brief SERCOM4 signal: PAD1 on PB09 mux D */ +#define MUX_PB09D_SERCOM4_PAD1 3L +#define PINMUX_PB09D_SERCOM4_PAD1 ((PIN_PB09D_SERCOM4_PAD1 << 16) | MUX_PB09D_SERCOM4_PAD1) +#define PORT_PB09D_SERCOM4_PAD1 (1ul << 9) +#define PIN_PA14D_SERCOM4_PAD2 14L /**< \brief SERCOM4 signal: PAD2 on PA14 mux D */ +#define MUX_PA14D_SERCOM4_PAD2 3L +#define PINMUX_PA14D_SERCOM4_PAD2 ((PIN_PA14D_SERCOM4_PAD2 << 16) | MUX_PA14D_SERCOM4_PAD2) +#define PORT_PA14D_SERCOM4_PAD2 (1ul << 14) +#define PIN_PB10D_SERCOM4_PAD2 42L /**< \brief SERCOM4 signal: PAD2 on PB10 mux D */ +#define MUX_PB10D_SERCOM4_PAD2 3L +#define PINMUX_PB10D_SERCOM4_PAD2 ((PIN_PB10D_SERCOM4_PAD2 << 16) | MUX_PB10D_SERCOM4_PAD2) +#define PORT_PB10D_SERCOM4_PAD2 (1ul << 10) +#define PIN_PA15D_SERCOM4_PAD3 15L /**< \brief SERCOM4 signal: PAD3 on PA15 mux D */ +#define MUX_PA15D_SERCOM4_PAD3 3L +#define PINMUX_PA15D_SERCOM4_PAD3 ((PIN_PA15D_SERCOM4_PAD3 << 16) | MUX_PA15D_SERCOM4_PAD3) +#define PORT_PA15D_SERCOM4_PAD3 (1ul << 15) +#define PIN_PB11D_SERCOM4_PAD3 43L /**< \brief SERCOM4 signal: PAD3 on PB11 mux D */ +#define MUX_PB11D_SERCOM4_PAD3 3L +#define PINMUX_PB11D_SERCOM4_PAD3 ((PIN_PB11D_SERCOM4_PAD3 << 16) | MUX_PB11D_SERCOM4_PAD3) +#define PORT_PB11D_SERCOM4_PAD3 (1ul << 11) +/* ========== PORT definition for SERCOM5 peripheral ========== */ +#define PIN_PA22D_SERCOM5_PAD0 22L /**< \brief SERCOM5 signal: PAD0 on PA22 mux D */ +#define MUX_PA22D_SERCOM5_PAD0 3L +#define PINMUX_PA22D_SERCOM5_PAD0 ((PIN_PA22D_SERCOM5_PAD0 << 16) | MUX_PA22D_SERCOM5_PAD0) +#define PORT_PA22D_SERCOM5_PAD0 (1ul << 22) +#define PIN_PB02D_SERCOM5_PAD0 34L /**< \brief SERCOM5 signal: PAD0 on PB02 mux D */ +#define MUX_PB02D_SERCOM5_PAD0 3L +#define PINMUX_PB02D_SERCOM5_PAD0 ((PIN_PB02D_SERCOM5_PAD0 << 16) | MUX_PB02D_SERCOM5_PAD0) +#define PORT_PB02D_SERCOM5_PAD0 (1ul << 2) +#define PIN_PA23D_SERCOM5_PAD1 23L /**< \brief SERCOM5 signal: PAD1 on PA23 mux D */ +#define MUX_PA23D_SERCOM5_PAD1 3L +#define PINMUX_PA23D_SERCOM5_PAD1 ((PIN_PA23D_SERCOM5_PAD1 << 16) | MUX_PA23D_SERCOM5_PAD1) +#define PORT_PA23D_SERCOM5_PAD1 (1ul << 23) +#define PIN_PB03D_SERCOM5_PAD1 35L /**< \brief SERCOM5 signal: PAD1 on PB03 mux D */ +#define MUX_PB03D_SERCOM5_PAD1 3L +#define PINMUX_PB03D_SERCOM5_PAD1 ((PIN_PB03D_SERCOM5_PAD1 << 16) | MUX_PB03D_SERCOM5_PAD1) +#define PORT_PB03D_SERCOM5_PAD1 (1ul << 3) +#define PIN_PA24D_SERCOM5_PAD2 24L /**< \brief SERCOM5 signal: PAD2 on PA24 mux D */ +#define MUX_PA24D_SERCOM5_PAD2 3L +#define PINMUX_PA24D_SERCOM5_PAD2 ((PIN_PA24D_SERCOM5_PAD2 << 16) | MUX_PA24D_SERCOM5_PAD2) +#define PORT_PA24D_SERCOM5_PAD2 (1ul << 24) +#define PIN_PB00D_SERCOM5_PAD2 32L /**< \brief SERCOM5 signal: PAD2 on PB00 mux D */ +#define MUX_PB00D_SERCOM5_PAD2 3L +#define PINMUX_PB00D_SERCOM5_PAD2 ((PIN_PB00D_SERCOM5_PAD2 << 16) | MUX_PB00D_SERCOM5_PAD2) +#define PORT_PB00D_SERCOM5_PAD2 (1ul << 0) +#define PIN_PA20C_SERCOM5_PAD2 20L /**< \brief SERCOM5 signal: PAD2 on PA20 mux C */ +#define MUX_PA20C_SERCOM5_PAD2 2L +#define PINMUX_PA20C_SERCOM5_PAD2 ((PIN_PA20C_SERCOM5_PAD2 << 16) | MUX_PA20C_SERCOM5_PAD2) +#define PORT_PA20C_SERCOM5_PAD2 (1ul << 20) +#define PIN_PA25D_SERCOM5_PAD3 25L /**< \brief SERCOM5 signal: PAD3 on PA25 mux D */ +#define MUX_PA25D_SERCOM5_PAD3 3L +#define PINMUX_PA25D_SERCOM5_PAD3 ((PIN_PA25D_SERCOM5_PAD3 << 16) | MUX_PA25D_SERCOM5_PAD3) +#define PORT_PA25D_SERCOM5_PAD3 (1ul << 25) +#define PIN_PB01D_SERCOM5_PAD3 33L /**< \brief SERCOM5 signal: PAD3 on PB01 mux D */ +#define MUX_PB01D_SERCOM5_PAD3 3L +#define PINMUX_PB01D_SERCOM5_PAD3 ((PIN_PB01D_SERCOM5_PAD3 << 16) | MUX_PB01D_SERCOM5_PAD3) +#define PORT_PB01D_SERCOM5_PAD3 (1ul << 1) +#define PIN_PA21C_SERCOM5_PAD3 21L /**< \brief SERCOM5 signal: PAD3 on PA21 mux C */ +#define MUX_PA21C_SERCOM5_PAD3 2L +#define PINMUX_PA21C_SERCOM5_PAD3 ((PIN_PA21C_SERCOM5_PAD3 << 16) | MUX_PA21C_SERCOM5_PAD3) +#define PORT_PA21C_SERCOM5_PAD3 (1ul << 21) +/* ========== PORT definition for TCC0 peripheral ========== */ +#define PIN_PA04E_TCC0_WO0 4L /**< \brief TCC0 signal: WO0 on PA04 mux E */ +#define MUX_PA04E_TCC0_WO0 4L +#define PINMUX_PA04E_TCC0_WO0 ((PIN_PA04E_TCC0_WO0 << 16) | MUX_PA04E_TCC0_WO0) +#define PORT_PA04E_TCC0_WO0 (1ul << 4) +#define PIN_PA08E_TCC0_WO0 8L /**< \brief TCC0 signal: WO0 on PA08 mux E */ +#define MUX_PA08E_TCC0_WO0 4L +#define PINMUX_PA08E_TCC0_WO0 ((PIN_PA08E_TCC0_WO0 << 16) | MUX_PA08E_TCC0_WO0) +#define PORT_PA08E_TCC0_WO0 (1ul << 8) +#define PIN_PA05E_TCC0_WO1 5L /**< \brief TCC0 signal: WO1 on PA05 mux E */ +#define MUX_PA05E_TCC0_WO1 4L +#define PINMUX_PA05E_TCC0_WO1 ((PIN_PA05E_TCC0_WO1 << 16) | MUX_PA05E_TCC0_WO1) +#define PORT_PA05E_TCC0_WO1 (1ul << 5) +#define PIN_PA09E_TCC0_WO1 9L /**< \brief TCC0 signal: WO1 on PA09 mux E */ +#define MUX_PA09E_TCC0_WO1 4L +#define PINMUX_PA09E_TCC0_WO1 ((PIN_PA09E_TCC0_WO1 << 16) | MUX_PA09E_TCC0_WO1) +#define PORT_PA09E_TCC0_WO1 (1ul << 9) +#define PIN_PA10F_TCC0_WO2 10L /**< \brief TCC0 signal: WO2 on PA10 mux F */ +#define MUX_PA10F_TCC0_WO2 5L +#define PINMUX_PA10F_TCC0_WO2 ((PIN_PA10F_TCC0_WO2 << 16) | MUX_PA10F_TCC0_WO2) +#define PORT_PA10F_TCC0_WO2 (1ul << 10) +#define PIN_PA18F_TCC0_WO2 18L /**< \brief TCC0 signal: WO2 on PA18 mux F */ +#define MUX_PA18F_TCC0_WO2 5L +#define PINMUX_PA18F_TCC0_WO2 ((PIN_PA18F_TCC0_WO2 << 16) | MUX_PA18F_TCC0_WO2) +#define PORT_PA18F_TCC0_WO2 (1ul << 18) +#define PIN_PA11F_TCC0_WO3 11L /**< \brief TCC0 signal: WO3 on PA11 mux F */ +#define MUX_PA11F_TCC0_WO3 5L +#define PINMUX_PA11F_TCC0_WO3 ((PIN_PA11F_TCC0_WO3 << 16) | MUX_PA11F_TCC0_WO3) +#define PORT_PA11F_TCC0_WO3 (1ul << 11) +#define PIN_PA19F_TCC0_WO3 19L /**< \brief TCC0 signal: WO3 on PA19 mux F */ +#define MUX_PA19F_TCC0_WO3 5L +#define PINMUX_PA19F_TCC0_WO3 ((PIN_PA19F_TCC0_WO3 << 16) | MUX_PA19F_TCC0_WO3) +#define PORT_PA19F_TCC0_WO3 (1ul << 19) +#define PIN_PA22F_TCC0_WO4 22L /**< \brief TCC0 signal: WO4 on PA22 mux F */ +#define MUX_PA22F_TCC0_WO4 5L +#define PINMUX_PA22F_TCC0_WO4 ((PIN_PA22F_TCC0_WO4 << 16) | MUX_PA22F_TCC0_WO4) +#define PORT_PA22F_TCC0_WO4 (1ul << 22) +#define PIN_PB10F_TCC0_WO4 42L /**< \brief TCC0 signal: WO4 on PB10 mux F */ +#define MUX_PB10F_TCC0_WO4 5L +#define PINMUX_PB10F_TCC0_WO4 ((PIN_PB10F_TCC0_WO4 << 16) | MUX_PB10F_TCC0_WO4) +#define PORT_PB10F_TCC0_WO4 (1ul << 10) +#define PIN_PA14F_TCC0_WO4 14L /**< \brief TCC0 signal: WO4 on PA14 mux F */ +#define MUX_PA14F_TCC0_WO4 5L +#define PINMUX_PA14F_TCC0_WO4 ((PIN_PA14F_TCC0_WO4 << 16) | MUX_PA14F_TCC0_WO4) +#define PORT_PA14F_TCC0_WO4 (1ul << 14) +#define PIN_PA23F_TCC0_WO5 23L /**< \brief TCC0 signal: WO5 on PA23 mux F */ +#define MUX_PA23F_TCC0_WO5 5L +#define PINMUX_PA23F_TCC0_WO5 ((PIN_PA23F_TCC0_WO5 << 16) | MUX_PA23F_TCC0_WO5) +#define PORT_PA23F_TCC0_WO5 (1ul << 23) +#define PIN_PB11F_TCC0_WO5 43L /**< \brief TCC0 signal: WO5 on PB11 mux F */ +#define MUX_PB11F_TCC0_WO5 5L +#define PINMUX_PB11F_TCC0_WO5 ((PIN_PB11F_TCC0_WO5 << 16) | MUX_PB11F_TCC0_WO5) +#define PORT_PB11F_TCC0_WO5 (1ul << 11) +#define PIN_PA15F_TCC0_WO5 15L /**< \brief TCC0 signal: WO5 on PA15 mux F */ +#define MUX_PA15F_TCC0_WO5 5L +#define PINMUX_PA15F_TCC0_WO5 ((PIN_PA15F_TCC0_WO5 << 16) | MUX_PA15F_TCC0_WO5) +#define PORT_PA15F_TCC0_WO5 (1ul << 15) +#define PIN_PA12F_TCC0_WO6 12L /**< \brief TCC0 signal: WO6 on PA12 mux F */ +#define MUX_PA12F_TCC0_WO6 5L +#define PINMUX_PA12F_TCC0_WO6 ((PIN_PA12F_TCC0_WO6 << 16) | MUX_PA12F_TCC0_WO6) +#define PORT_PA12F_TCC0_WO6 (1ul << 12) +#define PIN_PA20F_TCC0_WO6 20L /**< \brief TCC0 signal: WO6 on PA20 mux F */ +#define MUX_PA20F_TCC0_WO6 5L +#define PINMUX_PA20F_TCC0_WO6 ((PIN_PA20F_TCC0_WO6 << 16) | MUX_PA20F_TCC0_WO6) +#define PORT_PA20F_TCC0_WO6 (1ul << 20) +#define PIN_PA16F_TCC0_WO6 16L /**< \brief TCC0 signal: WO6 on PA16 mux F */ +#define MUX_PA16F_TCC0_WO6 5L +#define PINMUX_PA16F_TCC0_WO6 ((PIN_PA16F_TCC0_WO6 << 16) | MUX_PA16F_TCC0_WO6) +#define PORT_PA16F_TCC0_WO6 (1ul << 16) +#define PIN_PA13F_TCC0_WO7 13L /**< \brief TCC0 signal: WO7 on PA13 mux F */ +#define MUX_PA13F_TCC0_WO7 5L +#define PINMUX_PA13F_TCC0_WO7 ((PIN_PA13F_TCC0_WO7 << 16) | MUX_PA13F_TCC0_WO7) +#define PORT_PA13F_TCC0_WO7 (1ul << 13) +#define PIN_PA21F_TCC0_WO7 21L /**< \brief TCC0 signal: WO7 on PA21 mux F */ +#define MUX_PA21F_TCC0_WO7 5L +#define PINMUX_PA21F_TCC0_WO7 ((PIN_PA21F_TCC0_WO7 << 16) | MUX_PA21F_TCC0_WO7) +#define PORT_PA21F_TCC0_WO7 (1ul << 21) +#define PIN_PA17F_TCC0_WO7 17L /**< \brief TCC0 signal: WO7 on PA17 mux F */ +#define MUX_PA17F_TCC0_WO7 5L +#define PINMUX_PA17F_TCC0_WO7 ((PIN_PA17F_TCC0_WO7 << 16) | MUX_PA17F_TCC0_WO7) +#define PORT_PA17F_TCC0_WO7 (1ul << 17) +/* ========== PORT definition for TCC1 peripheral ========== */ +#define PIN_PA06E_TCC1_WO0 6L /**< \brief TCC1 signal: WO0 on PA06 mux E */ +#define MUX_PA06E_TCC1_WO0 4L +#define PINMUX_PA06E_TCC1_WO0 ((PIN_PA06E_TCC1_WO0 << 16) | MUX_PA06E_TCC1_WO0) +#define PORT_PA06E_TCC1_WO0 (1ul << 6) +#define PIN_PA10E_TCC1_WO0 10L /**< \brief TCC1 signal: WO0 on PA10 mux E */ +#define MUX_PA10E_TCC1_WO0 4L +#define PINMUX_PA10E_TCC1_WO0 ((PIN_PA10E_TCC1_WO0 << 16) | MUX_PA10E_TCC1_WO0) +#define PORT_PA10E_TCC1_WO0 (1ul << 10) +#define PIN_PA30E_TCC1_WO0 30L /**< \brief TCC1 signal: WO0 on PA30 mux E */ +#define MUX_PA30E_TCC1_WO0 4L +#define PINMUX_PA30E_TCC1_WO0 ((PIN_PA30E_TCC1_WO0 << 16) | MUX_PA30E_TCC1_WO0) +#define PORT_PA30E_TCC1_WO0 (1ul << 30) +#define PIN_PA07E_TCC1_WO1 7L /**< \brief TCC1 signal: WO1 on PA07 mux E */ +#define MUX_PA07E_TCC1_WO1 4L +#define PINMUX_PA07E_TCC1_WO1 ((PIN_PA07E_TCC1_WO1 << 16) | MUX_PA07E_TCC1_WO1) +#define PORT_PA07E_TCC1_WO1 (1ul << 7) +#define PIN_PA11E_TCC1_WO1 11L /**< \brief TCC1 signal: WO1 on PA11 mux E */ +#define MUX_PA11E_TCC1_WO1 4L +#define PINMUX_PA11E_TCC1_WO1 ((PIN_PA11E_TCC1_WO1 << 16) | MUX_PA11E_TCC1_WO1) +#define PORT_PA11E_TCC1_WO1 (1ul << 11) +#define PIN_PA31E_TCC1_WO1 31L /**< \brief TCC1 signal: WO1 on PA31 mux E */ +#define MUX_PA31E_TCC1_WO1 4L +#define PINMUX_PA31E_TCC1_WO1 ((PIN_PA31E_TCC1_WO1 << 16) | MUX_PA31E_TCC1_WO1) +#define PORT_PA31E_TCC1_WO1 (1ul << 31) +#define PIN_PA08F_TCC1_WO2 8L /**< \brief TCC1 signal: WO2 on PA08 mux F */ +#define MUX_PA08F_TCC1_WO2 5L +#define PINMUX_PA08F_TCC1_WO2 ((PIN_PA08F_TCC1_WO2 << 16) | MUX_PA08F_TCC1_WO2) +#define PORT_PA08F_TCC1_WO2 (1ul << 8) +#define PIN_PA24F_TCC1_WO2 24L /**< \brief TCC1 signal: WO2 on PA24 mux F */ +#define MUX_PA24F_TCC1_WO2 5L +#define PINMUX_PA24F_TCC1_WO2 ((PIN_PA24F_TCC1_WO2 << 16) | MUX_PA24F_TCC1_WO2) +#define PORT_PA24F_TCC1_WO2 (1ul << 24) +#define PIN_PA09F_TCC1_WO3 9L /**< \brief TCC1 signal: WO3 on PA09 mux F */ +#define MUX_PA09F_TCC1_WO3 5L +#define PINMUX_PA09F_TCC1_WO3 ((PIN_PA09F_TCC1_WO3 << 16) | MUX_PA09F_TCC1_WO3) +#define PORT_PA09F_TCC1_WO3 (1ul << 9) +#define PIN_PA25F_TCC1_WO3 25L /**< \brief TCC1 signal: WO3 on PA25 mux F */ +#define MUX_PA25F_TCC1_WO3 5L +#define PINMUX_PA25F_TCC1_WO3 ((PIN_PA25F_TCC1_WO3 << 16) | MUX_PA25F_TCC1_WO3) +#define PORT_PA25F_TCC1_WO3 (1ul << 25) +/* ========== PORT definition for TCC2 peripheral ========== */ +#define PIN_PA12E_TCC2_WO0 12L /**< \brief TCC2 signal: WO0 on PA12 mux E */ +#define MUX_PA12E_TCC2_WO0 4L +#define PINMUX_PA12E_TCC2_WO0 ((PIN_PA12E_TCC2_WO0 << 16) | MUX_PA12E_TCC2_WO0) +#define PORT_PA12E_TCC2_WO0 (1ul << 12) +#define PIN_PA16E_TCC2_WO0 16L /**< \brief TCC2 signal: WO0 on PA16 mux E */ +#define MUX_PA16E_TCC2_WO0 4L +#define PINMUX_PA16E_TCC2_WO0 ((PIN_PA16E_TCC2_WO0 << 16) | MUX_PA16E_TCC2_WO0) +#define PORT_PA16E_TCC2_WO0 (1ul << 16) +#define PIN_PA13E_TCC2_WO1 13L /**< \brief TCC2 signal: WO1 on PA13 mux E */ +#define MUX_PA13E_TCC2_WO1 4L +#define PINMUX_PA13E_TCC2_WO1 ((PIN_PA13E_TCC2_WO1 << 16) | MUX_PA13E_TCC2_WO1) +#define PORT_PA13E_TCC2_WO1 (1ul << 13) +#define PIN_PA17E_TCC2_WO1 17L /**< \brief TCC2 signal: WO1 on PA17 mux E */ +#define MUX_PA17E_TCC2_WO1 4L +#define PINMUX_PA17E_TCC2_WO1 ((PIN_PA17E_TCC2_WO1 << 16) | MUX_PA17E_TCC2_WO1) +#define PORT_PA17E_TCC2_WO1 (1ul << 17) +/* ========== PORT definition for TC3 peripheral ========== */ +#define PIN_PA18E_TC3_WO0 18L /**< \brief TC3 signal: WO0 on PA18 mux E */ +#define MUX_PA18E_TC3_WO0 4L +#define PINMUX_PA18E_TC3_WO0 ((PIN_PA18E_TC3_WO0 << 16) | MUX_PA18E_TC3_WO0) +#define PORT_PA18E_TC3_WO0 (1ul << 18) +#define PIN_PA14E_TC3_WO0 14L /**< \brief TC3 signal: WO0 on PA14 mux E */ +#define MUX_PA14E_TC3_WO0 4L +#define PINMUX_PA14E_TC3_WO0 ((PIN_PA14E_TC3_WO0 << 16) | MUX_PA14E_TC3_WO0) +#define PORT_PA14E_TC3_WO0 (1ul << 14) +#define PIN_PA19E_TC3_WO1 19L /**< \brief TC3 signal: WO1 on PA19 mux E */ +#define MUX_PA19E_TC3_WO1 4L +#define PINMUX_PA19E_TC3_WO1 ((PIN_PA19E_TC3_WO1 << 16) | MUX_PA19E_TC3_WO1) +#define PORT_PA19E_TC3_WO1 (1ul << 19) +#define PIN_PA15E_TC3_WO1 15L /**< \brief TC3 signal: WO1 on PA15 mux E */ +#define MUX_PA15E_TC3_WO1 4L +#define PINMUX_PA15E_TC3_WO1 ((PIN_PA15E_TC3_WO1 << 16) | MUX_PA15E_TC3_WO1) +#define PORT_PA15E_TC3_WO1 (1ul << 15) +/* ========== PORT definition for TC4 peripheral ========== */ +#define PIN_PA22E_TC4_WO0 22L /**< \brief TC4 signal: WO0 on PA22 mux E */ +#define MUX_PA22E_TC4_WO0 4L +#define PINMUX_PA22E_TC4_WO0 ((PIN_PA22E_TC4_WO0 << 16) | MUX_PA22E_TC4_WO0) +#define PORT_PA22E_TC4_WO0 (1ul << 22) +#define PIN_PB08E_TC4_WO0 40L /**< \brief TC4 signal: WO0 on PB08 mux E */ +#define MUX_PB08E_TC4_WO0 4L +#define PINMUX_PB08E_TC4_WO0 ((PIN_PB08E_TC4_WO0 << 16) | MUX_PB08E_TC4_WO0) +#define PORT_PB08E_TC4_WO0 (1ul << 8) +#define PIN_PA23E_TC4_WO1 23L /**< \brief TC4 signal: WO1 on PA23 mux E */ +#define MUX_PA23E_TC4_WO1 4L +#define PINMUX_PA23E_TC4_WO1 ((PIN_PA23E_TC4_WO1 << 16) | MUX_PA23E_TC4_WO1) +#define PORT_PA23E_TC4_WO1 (1ul << 23) +#define PIN_PB09E_TC4_WO1 41L /**< \brief TC4 signal: WO1 on PB09 mux E */ +#define MUX_PB09E_TC4_WO1 4L +#define PINMUX_PB09E_TC4_WO1 ((PIN_PB09E_TC4_WO1 << 16) | MUX_PB09E_TC4_WO1) +#define PORT_PB09E_TC4_WO1 (1ul << 9) +/* ========== PORT definition for TC5 peripheral ========== */ +#define PIN_PA24E_TC5_WO0 24L /**< \brief TC5 signal: WO0 on PA24 mux E */ +#define MUX_PA24E_TC5_WO0 4L +#define PINMUX_PA24E_TC5_WO0 ((PIN_PA24E_TC5_WO0 << 16) | MUX_PA24E_TC5_WO0) +#define PORT_PA24E_TC5_WO0 (1ul << 24) +#define PIN_PB10E_TC5_WO0 42L /**< \brief TC5 signal: WO0 on PB10 mux E */ +#define MUX_PB10E_TC5_WO0 4L +#define PINMUX_PB10E_TC5_WO0 ((PIN_PB10E_TC5_WO0 << 16) | MUX_PB10E_TC5_WO0) +#define PORT_PB10E_TC5_WO0 (1ul << 10) +#define PIN_PA25E_TC5_WO1 25L /**< \brief TC5 signal: WO1 on PA25 mux E */ +#define MUX_PA25E_TC5_WO1 4L +#define PINMUX_PA25E_TC5_WO1 ((PIN_PA25E_TC5_WO1 << 16) | MUX_PA25E_TC5_WO1) +#define PORT_PA25E_TC5_WO1 (1ul << 25) +#define PIN_PB11E_TC5_WO1 43L /**< \brief TC5 signal: WO1 on PB11 mux E */ +#define MUX_PB11E_TC5_WO1 4L +#define PINMUX_PB11E_TC5_WO1 ((PIN_PB11E_TC5_WO1 << 16) | MUX_PB11E_TC5_WO1) +#define PORT_PB11E_TC5_WO1 (1ul << 11) +/* ========== PORT definition for TC6 peripheral ========== */ +#define PIN_PB02E_TC6_WO0 34L /**< \brief TC6 signal: WO0 on PB02 mux E */ +#define MUX_PB02E_TC6_WO0 4L +#define PINMUX_PB02E_TC6_WO0 ((PIN_PB02E_TC6_WO0 << 16) | MUX_PB02E_TC6_WO0) +#define PORT_PB02E_TC6_WO0 (1ul << 2) +#define PIN_PB03E_TC6_WO1 35L /**< \brief TC6 signal: WO1 on PB03 mux E */ +#define MUX_PB03E_TC6_WO1 4L +#define PINMUX_PB03E_TC6_WO1 ((PIN_PB03E_TC6_WO1 << 16) | MUX_PB03E_TC6_WO1) +#define PORT_PB03E_TC6_WO1 (1ul << 3) +/* ========== PORT definition for TC7 peripheral ========== */ +#define PIN_PA20E_TC7_WO0 20L /**< \brief TC7 signal: WO0 on PA20 mux E */ +#define MUX_PA20E_TC7_WO0 4L +#define PINMUX_PA20E_TC7_WO0 ((PIN_PA20E_TC7_WO0 << 16) | MUX_PA20E_TC7_WO0) +#define PORT_PA20E_TC7_WO0 (1ul << 20) +#define PIN_PB00E_TC7_WO0 32L /**< \brief TC7 signal: WO0 on PB00 mux E */ +#define MUX_PB00E_TC7_WO0 4L +#define PINMUX_PB00E_TC7_WO0 ((PIN_PB00E_TC7_WO0 << 16) | MUX_PB00E_TC7_WO0) +#define PORT_PB00E_TC7_WO0 (1ul << 0) +#define PIN_PA21E_TC7_WO1 21L /**< \brief TC7 signal: WO1 on PA21 mux E */ +#define MUX_PA21E_TC7_WO1 4L +#define PINMUX_PA21E_TC7_WO1 ((PIN_PA21E_TC7_WO1 << 16) | MUX_PA21E_TC7_WO1) +#define PORT_PA21E_TC7_WO1 (1ul << 21) +#define PIN_PB01E_TC7_WO1 33L /**< \brief TC7 signal: WO1 on PB01 mux E */ +#define MUX_PB01E_TC7_WO1 4L +#define PINMUX_PB01E_TC7_WO1 ((PIN_PB01E_TC7_WO1 << 16) | MUX_PB01E_TC7_WO1) +#define PORT_PB01E_TC7_WO1 (1ul << 1) +/* ========== PORT definition for ADC peripheral ========== */ +#define PIN_PA02B_ADC_AIN0 2L /**< \brief ADC signal: AIN0 on PA02 mux B */ +#define MUX_PA02B_ADC_AIN0 1L +#define PINMUX_PA02B_ADC_AIN0 ((PIN_PA02B_ADC_AIN0 << 16) | MUX_PA02B_ADC_AIN0) +#define PORT_PA02B_ADC_AIN0 (1ul << 2) +#define PIN_PA03B_ADC_AIN1 3L /**< \brief ADC signal: AIN1 on PA03 mux B */ +#define MUX_PA03B_ADC_AIN1 1L +#define PINMUX_PA03B_ADC_AIN1 ((PIN_PA03B_ADC_AIN1 << 16) | MUX_PA03B_ADC_AIN1) +#define PORT_PA03B_ADC_AIN1 (1ul << 3) +#define PIN_PB08B_ADC_AIN2 40L /**< \brief ADC signal: AIN2 on PB08 mux B */ +#define MUX_PB08B_ADC_AIN2 1L +#define PINMUX_PB08B_ADC_AIN2 ((PIN_PB08B_ADC_AIN2 << 16) | MUX_PB08B_ADC_AIN2) +#define PORT_PB08B_ADC_AIN2 (1ul << 8) +#define PIN_PB09B_ADC_AIN3 41L /**< \brief ADC signal: AIN3 on PB09 mux B */ +#define MUX_PB09B_ADC_AIN3 1L +#define PINMUX_PB09B_ADC_AIN3 ((PIN_PB09B_ADC_AIN3 << 16) | MUX_PB09B_ADC_AIN3) +#define PORT_PB09B_ADC_AIN3 (1ul << 9) +#define PIN_PA04B_ADC_AIN4 4L /**< \brief ADC signal: AIN4 on PA04 mux B */ +#define MUX_PA04B_ADC_AIN4 1L +#define PINMUX_PA04B_ADC_AIN4 ((PIN_PA04B_ADC_AIN4 << 16) | MUX_PA04B_ADC_AIN4) +#define PORT_PA04B_ADC_AIN4 (1ul << 4) +#define PIN_PA05B_ADC_AIN5 5L /**< \brief ADC signal: AIN5 on PA05 mux B */ +#define MUX_PA05B_ADC_AIN5 1L +#define PINMUX_PA05B_ADC_AIN5 ((PIN_PA05B_ADC_AIN5 << 16) | MUX_PA05B_ADC_AIN5) +#define PORT_PA05B_ADC_AIN5 (1ul << 5) +#define PIN_PA06B_ADC_AIN6 6L /**< \brief ADC signal: AIN6 on PA06 mux B */ +#define MUX_PA06B_ADC_AIN6 1L +#define PINMUX_PA06B_ADC_AIN6 ((PIN_PA06B_ADC_AIN6 << 16) | MUX_PA06B_ADC_AIN6) +#define PORT_PA06B_ADC_AIN6 (1ul << 6) +#define PIN_PA07B_ADC_AIN7 7L /**< \brief ADC signal: AIN7 on PA07 mux B */ +#define MUX_PA07B_ADC_AIN7 1L +#define PINMUX_PA07B_ADC_AIN7 ((PIN_PA07B_ADC_AIN7 << 16) | MUX_PA07B_ADC_AIN7) +#define PORT_PA07B_ADC_AIN7 (1ul << 7) +#define PIN_PB00B_ADC_AIN8 32L /**< \brief ADC signal: AIN8 on PB00 mux B */ +#define MUX_PB00B_ADC_AIN8 1L +#define PINMUX_PB00B_ADC_AIN8 ((PIN_PB00B_ADC_AIN8 << 16) | MUX_PB00B_ADC_AIN8) +#define PORT_PB00B_ADC_AIN8 (1ul << 0) +#define PIN_PB01B_ADC_AIN9 33L /**< \brief ADC signal: AIN9 on PB01 mux B */ +#define MUX_PB01B_ADC_AIN9 1L +#define PINMUX_PB01B_ADC_AIN9 ((PIN_PB01B_ADC_AIN9 << 16) | MUX_PB01B_ADC_AIN9) +#define PORT_PB01B_ADC_AIN9 (1ul << 1) +#define PIN_PB02B_ADC_AIN10 34L /**< \brief ADC signal: AIN10 on PB02 mux B */ +#define MUX_PB02B_ADC_AIN10 1L +#define PINMUX_PB02B_ADC_AIN10 ((PIN_PB02B_ADC_AIN10 << 16) | MUX_PB02B_ADC_AIN10) +#define PORT_PB02B_ADC_AIN10 (1ul << 2) +#define PIN_PB03B_ADC_AIN11 35L /**< \brief ADC signal: AIN11 on PB03 mux B */ +#define MUX_PB03B_ADC_AIN11 1L +#define PINMUX_PB03B_ADC_AIN11 ((PIN_PB03B_ADC_AIN11 << 16) | MUX_PB03B_ADC_AIN11) +#define PORT_PB03B_ADC_AIN11 (1ul << 3) +#define PIN_PB04B_ADC_AIN12 36L /**< \brief ADC signal: AIN12 on PB04 mux B */ +#define MUX_PB04B_ADC_AIN12 1L +#define PINMUX_PB04B_ADC_AIN12 ((PIN_PB04B_ADC_AIN12 << 16) | MUX_PB04B_ADC_AIN12) +#define PORT_PB04B_ADC_AIN12 (1ul << 4) +#define PIN_PB05B_ADC_AIN13 37L /**< \brief ADC signal: AIN13 on PB05 mux B */ +#define MUX_PB05B_ADC_AIN13 1L +#define PINMUX_PB05B_ADC_AIN13 ((PIN_PB05B_ADC_AIN13 << 16) | MUX_PB05B_ADC_AIN13) +#define PORT_PB05B_ADC_AIN13 (1ul << 5) +#define PIN_PA08B_ADC_AIN16 8L /**< \brief ADC signal: AIN16 on PA08 mux B */ +#define MUX_PA08B_ADC_AIN16 1L +#define PINMUX_PA08B_ADC_AIN16 ((PIN_PA08B_ADC_AIN16 << 16) | MUX_PA08B_ADC_AIN16) +#define PORT_PA08B_ADC_AIN16 (1ul << 8) +#define PIN_PA09B_ADC_AIN17 9L /**< \brief ADC signal: AIN17 on PA09 mux B */ +#define MUX_PA09B_ADC_AIN17 1L +#define PINMUX_PA09B_ADC_AIN17 ((PIN_PA09B_ADC_AIN17 << 16) | MUX_PA09B_ADC_AIN17) +#define PORT_PA09B_ADC_AIN17 (1ul << 9) +#define PIN_PA10B_ADC_AIN18 10L /**< \brief ADC signal: AIN18 on PA10 mux B */ +#define MUX_PA10B_ADC_AIN18 1L +#define PINMUX_PA10B_ADC_AIN18 ((PIN_PA10B_ADC_AIN18 << 16) | MUX_PA10B_ADC_AIN18) +#define PORT_PA10B_ADC_AIN18 (1ul << 10) +#define PIN_PA11B_ADC_AIN19 11L /**< \brief ADC signal: AIN19 on PA11 mux B */ +#define MUX_PA11B_ADC_AIN19 1L +#define PINMUX_PA11B_ADC_AIN19 ((PIN_PA11B_ADC_AIN19 << 16) | MUX_PA11B_ADC_AIN19) +#define PORT_PA11B_ADC_AIN19 (1ul << 11) +#define PIN_PA04B_ADC_VREFP 4L /**< \brief ADC signal: VREFP on PA04 mux B */ +#define MUX_PA04B_ADC_VREFP 1L +#define PINMUX_PA04B_ADC_VREFP ((PIN_PA04B_ADC_VREFP << 16) | MUX_PA04B_ADC_VREFP) +#define PORT_PA04B_ADC_VREFP (1ul << 4) +/* ========== PORT definition for AC peripheral ========== */ +#define PIN_PA04B_AC_AIN0 4L /**< \brief AC signal: AIN0 on PA04 mux B */ +#define MUX_PA04B_AC_AIN0 1L +#define PINMUX_PA04B_AC_AIN0 ((PIN_PA04B_AC_AIN0 << 16) | MUX_PA04B_AC_AIN0) +#define PORT_PA04B_AC_AIN0 (1ul << 4) +#define PIN_PA05B_AC_AIN1 5L /**< \brief AC signal: AIN1 on PA05 mux B */ +#define MUX_PA05B_AC_AIN1 1L +#define PINMUX_PA05B_AC_AIN1 ((PIN_PA05B_AC_AIN1 << 16) | MUX_PA05B_AC_AIN1) +#define PORT_PA05B_AC_AIN1 (1ul << 5) +#define PIN_PA06B_AC_AIN2 6L /**< \brief AC signal: AIN2 on PA06 mux B */ +#define MUX_PA06B_AC_AIN2 1L +#define PINMUX_PA06B_AC_AIN2 ((PIN_PA06B_AC_AIN2 << 16) | MUX_PA06B_AC_AIN2) +#define PORT_PA06B_AC_AIN2 (1ul << 6) +#define PIN_PA07B_AC_AIN3 7L /**< \brief AC signal: AIN3 on PA07 mux B */ +#define MUX_PA07B_AC_AIN3 1L +#define PINMUX_PA07B_AC_AIN3 ((PIN_PA07B_AC_AIN3 << 16) | MUX_PA07B_AC_AIN3) +#define PORT_PA07B_AC_AIN3 (1ul << 7) +#define PIN_PA12H_AC_CMP0 12L /**< \brief AC signal: CMP0 on PA12 mux H */ +#define MUX_PA12H_AC_CMP0 7L +#define PINMUX_PA12H_AC_CMP0 ((PIN_PA12H_AC_CMP0 << 16) | MUX_PA12H_AC_CMP0) +#define PORT_PA12H_AC_CMP0 (1ul << 12) +#define PIN_PA18H_AC_CMP0 18L /**< \brief AC signal: CMP0 on PA18 mux H */ +#define MUX_PA18H_AC_CMP0 7L +#define PINMUX_PA18H_AC_CMP0 ((PIN_PA18H_AC_CMP0 << 16) | MUX_PA18H_AC_CMP0) +#define PORT_PA18H_AC_CMP0 (1ul << 18) +#define PIN_PA13H_AC_CMP1 13L /**< \brief AC signal: CMP1 on PA13 mux H */ +#define MUX_PA13H_AC_CMP1 7L +#define PINMUX_PA13H_AC_CMP1 ((PIN_PA13H_AC_CMP1 << 16) | MUX_PA13H_AC_CMP1) +#define PORT_PA13H_AC_CMP1 (1ul << 13) +#define PIN_PA19H_AC_CMP1 19L /**< \brief AC signal: CMP1 on PA19 mux H */ +#define MUX_PA19H_AC_CMP1 7L +#define PINMUX_PA19H_AC_CMP1 ((PIN_PA19H_AC_CMP1 << 16) | MUX_PA19H_AC_CMP1) +#define PORT_PA19H_AC_CMP1 (1ul << 19) +/* ========== PORT definition for DAC peripheral ========== */ +#define PIN_PA02B_DAC_VOUT 2L /**< \brief DAC signal: VOUT on PA02 mux B */ +#define MUX_PA02B_DAC_VOUT 1L +#define PINMUX_PA02B_DAC_VOUT ((PIN_PA02B_DAC_VOUT << 16) | MUX_PA02B_DAC_VOUT) +#define PORT_PA02B_DAC_VOUT (1ul << 2) +#define PIN_PA03B_DAC_VREFP 3L /**< \brief DAC signal: VREFP on PA03 mux B */ +#define MUX_PA03B_DAC_VREFP 1L +#define PINMUX_PA03B_DAC_VREFP ((PIN_PA03B_DAC_VREFP << 16) | MUX_PA03B_DAC_VREFP) +#define PORT_PA03B_DAC_VREFP (1ul << 3) +/* ========== PORT definition for AC1 peripheral ========== */ +#define PIN_PB04B_AC1_AIN0 36L /**< \brief AC1 signal: AIN0 on PB04 mux B */ +#define MUX_PB04B_AC1_AIN0 1L +#define PINMUX_PB04B_AC1_AIN0 ((PIN_PB04B_AC1_AIN0 << 16) | MUX_PB04B_AC1_AIN0) +#define PORT_PB04B_AC1_AIN0 (1ul << 4) +#define PIN_PB05B_AC1_AIN1 37L /**< \brief AC1 signal: AIN1 on PB05 mux B */ +#define MUX_PB05B_AC1_AIN1 1L +#define PINMUX_PB05B_AC1_AIN1 ((PIN_PB05B_AC1_AIN1 << 16) | MUX_PB05B_AC1_AIN1) +#define PORT_PB05B_AC1_AIN1 (1ul << 5) +#define PIN_PB02B_AC1_AIN2 34L /**< \brief AC1 signal: AIN2 on PB02 mux B */ +#define MUX_PB02B_AC1_AIN2 1L +#define PINMUX_PB02B_AC1_AIN2 ((PIN_PB02B_AC1_AIN2 << 16) | MUX_PB02B_AC1_AIN2) +#define PORT_PB02B_AC1_AIN2 (1ul << 2) +#define PIN_PB03B_AC1_AIN3 35L /**< \brief AC1 signal: AIN3 on PB03 mux B */ +#define MUX_PB03B_AC1_AIN3 1L +#define PINMUX_PB03B_AC1_AIN3 ((PIN_PB03B_AC1_AIN3 << 16) | MUX_PB03B_AC1_AIN3) +#define PORT_PB03B_AC1_AIN3 (1ul << 3) +#define PIN_PA24H_AC1_CMP0 24L /**< \brief AC1 signal: CMP0 on PA24 mux H */ +#define MUX_PA24H_AC1_CMP0 7L +#define PINMUX_PA24H_AC1_CMP0 ((PIN_PA24H_AC1_CMP0 << 16) | MUX_PA24H_AC1_CMP0) +#define PORT_PA24H_AC1_CMP0 (1ul << 24) +#define PIN_PA25H_AC1_CMP1 25L /**< \brief AC1 signal: CMP1 on PA25 mux H */ +#define MUX_PA25H_AC1_CMP1 7L +#define PINMUX_PA25H_AC1_CMP1 ((PIN_PA25H_AC1_CMP1 << 16) | MUX_PA25H_AC1_CMP1) +#define PORT_PA25H_AC1_CMP1 (1ul << 25) + +#endif /* _SAMD21G15L_PIO_ */ diff --git a/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/utils/cmsis/samd21/include/pio/samd21g16a.h b/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/utils/cmsis/samd21/include/pio/samd21g16a.h new file mode 100644 index 0000000..398234c --- /dev/null +++ b/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/utils/cmsis/samd21/include/pio/samd21g16a.h @@ -0,0 +1,908 @@ +/** + * \file + * + * \brief Peripheral I/O description for SAMD21G16A + * + * Copyright (c) 2014-2018 Microchip Technology Inc. and its subsidiaries. + * + * \asf_license_start + * + * \page License + * + * Subject to your compliance with these terms, you may use Microchip + * software and any derivatives exclusively with Microchip products. + * It is your responsibility to comply with third party license terms applicable + * to your use of third party software (including open source software) that + * may accompany Microchip software. + * + * THIS SOFTWARE IS SUPPLIED BY MICROCHIP "AS IS". NO WARRANTIES, + * WHETHER EXPRESS, IMPLIED OR STATUTORY, APPLY TO THIS SOFTWARE, + * INCLUDING ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, + * AND FITNESS FOR A PARTICULAR PURPOSE. IN NO EVENT WILL MICROCHIP BE + * LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL OR CONSEQUENTIAL + * LOSS, DAMAGE, COST OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE + * SOFTWARE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE + * POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT + * ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY + * RELATED TO THIS SOFTWARE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, + * THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THIS SOFTWARE. + * + * \asf_license_stop + * + */ +/* + * Support and FAQ: visit Microchip Support + */ + +#ifndef _SAMD21G16A_PIO_ +#define _SAMD21G16A_PIO_ + +#define PIN_PA00 0 /**< \brief Pin Number for PA00 */ +#define PORT_PA00 (1ul << 0) /**< \brief PORT Mask for PA00 */ +#define PIN_PA01 1 /**< \brief Pin Number for PA01 */ +#define PORT_PA01 (1ul << 1) /**< \brief PORT Mask for PA01 */ +#define PIN_PA02 2 /**< \brief Pin Number for PA02 */ +#define PORT_PA02 (1ul << 2) /**< \brief PORT Mask for PA02 */ +#define PIN_PA03 3 /**< \brief Pin Number for PA03 */ +#define PORT_PA03 (1ul << 3) /**< \brief PORT Mask for PA03 */ +#define PIN_PA04 4 /**< \brief Pin Number for PA04 */ +#define PORT_PA04 (1ul << 4) /**< \brief PORT Mask for PA04 */ +#define PIN_PA05 5 /**< \brief Pin Number for PA05 */ +#define PORT_PA05 (1ul << 5) /**< \brief PORT Mask for PA05 */ +#define PIN_PA06 6 /**< \brief Pin Number for PA06 */ +#define PORT_PA06 (1ul << 6) /**< \brief PORT Mask for PA06 */ +#define PIN_PA07 7 /**< \brief Pin Number for PA07 */ +#define PORT_PA07 (1ul << 7) /**< \brief PORT Mask for PA07 */ +#define PIN_PA08 8 /**< \brief Pin Number for PA08 */ +#define PORT_PA08 (1ul << 8) /**< \brief PORT Mask for PA08 */ +#define PIN_PA09 9 /**< \brief Pin Number for PA09 */ +#define PORT_PA09 (1ul << 9) /**< \brief PORT Mask for PA09 */ +#define PIN_PA10 10 /**< \brief Pin Number for PA10 */ +#define PORT_PA10 (1ul << 10) /**< \brief PORT Mask for PA10 */ +#define PIN_PA11 11 /**< \brief Pin Number for PA11 */ +#define PORT_PA11 (1ul << 11) /**< \brief PORT Mask for PA11 */ +#define PIN_PA12 12 /**< \brief Pin Number for PA12 */ +#define PORT_PA12 (1ul << 12) /**< \brief PORT Mask for PA12 */ +#define PIN_PA13 13 /**< \brief Pin Number for PA13 */ +#define PORT_PA13 (1ul << 13) /**< \brief PORT Mask for PA13 */ +#define PIN_PA14 14 /**< \brief Pin Number for PA14 */ +#define PORT_PA14 (1ul << 14) /**< \brief PORT Mask for PA14 */ +#define PIN_PA15 15 /**< \brief Pin Number for PA15 */ +#define PORT_PA15 (1ul << 15) /**< \brief PORT Mask for PA15 */ +#define PIN_PA16 16 /**< \brief Pin Number for PA16 */ +#define PORT_PA16 (1ul << 16) /**< \brief PORT Mask for PA16 */ +#define PIN_PA17 17 /**< \brief Pin Number for PA17 */ +#define PORT_PA17 (1ul << 17) /**< \brief PORT Mask for PA17 */ +#define PIN_PA18 18 /**< \brief Pin Number for PA18 */ +#define PORT_PA18 (1ul << 18) /**< \brief PORT Mask for PA18 */ +#define PIN_PA19 19 /**< \brief Pin Number for PA19 */ +#define PORT_PA19 (1ul << 19) /**< \brief PORT Mask for PA19 */ +#define PIN_PA20 20 /**< \brief Pin Number for PA20 */ +#define PORT_PA20 (1ul << 20) /**< \brief PORT Mask for PA20 */ +#define PIN_PA21 21 /**< \brief Pin Number for PA21 */ +#define PORT_PA21 (1ul << 21) /**< \brief PORT Mask for PA21 */ +#define PIN_PA22 22 /**< \brief Pin Number for PA22 */ +#define PORT_PA22 (1ul << 22) /**< \brief PORT Mask for PA22 */ +#define PIN_PA23 23 /**< \brief Pin Number for PA23 */ +#define PORT_PA23 (1ul << 23) /**< \brief PORT Mask for PA23 */ +#define PIN_PA24 24 /**< \brief Pin Number for PA24 */ +#define PORT_PA24 (1ul << 24) /**< \brief PORT Mask for PA24 */ +#define PIN_PA25 25 /**< \brief Pin Number for PA25 */ +#define PORT_PA25 (1ul << 25) /**< \brief PORT Mask for PA25 */ +#define PIN_PA27 27 /**< \brief Pin Number for PA27 */ +#define PORT_PA27 (1ul << 27) /**< \brief PORT Mask for PA27 */ +#define PIN_PA28 28 /**< \brief Pin Number for PA28 */ +#define PORT_PA28 (1ul << 28) /**< \brief PORT Mask for PA28 */ +#define PIN_PA30 30 /**< \brief Pin Number for PA30 */ +#define PORT_PA30 (1ul << 30) /**< \brief PORT Mask for PA30 */ +#define PIN_PA31 31 /**< \brief Pin Number for PA31 */ +#define PORT_PA31 (1ul << 31) /**< \brief PORT Mask for PA31 */ +#define PIN_PB02 34 /**< \brief Pin Number for PB02 */ +#define PORT_PB02 (1ul << 2) /**< \brief PORT Mask for PB02 */ +#define PIN_PB03 35 /**< \brief Pin Number for PB03 */ +#define PORT_PB03 (1ul << 3) /**< \brief PORT Mask for PB03 */ +#define PIN_PB08 40 /**< \brief Pin Number for PB08 */ +#define PORT_PB08 (1ul << 8) /**< \brief PORT Mask for PB08 */ +#define PIN_PB09 41 /**< \brief Pin Number for PB09 */ +#define PORT_PB09 (1ul << 9) /**< \brief PORT Mask for PB09 */ +#define PIN_PB10 42 /**< \brief Pin Number for PB10 */ +#define PORT_PB10 (1ul << 10) /**< \brief PORT Mask for PB10 */ +#define PIN_PB11 43 /**< \brief Pin Number for PB11 */ +#define PORT_PB11 (1ul << 11) /**< \brief PORT Mask for PB11 */ +#define PIN_PB22 54 /**< \brief Pin Number for PB22 */ +#define PORT_PB22 (1ul << 22) /**< \brief PORT Mask for PB22 */ +#define PIN_PB23 55 /**< \brief Pin Number for PB23 */ +#define PORT_PB23 (1ul << 23) /**< \brief PORT Mask for PB23 */ +/* ========== PORT definition for GCLK peripheral ========== */ +#define PIN_PB22H_GCLK_IO0 54L /**< \brief GCLK signal: IO0 on PB22 mux H */ +#define MUX_PB22H_GCLK_IO0 7L +#define PINMUX_PB22H_GCLK_IO0 ((PIN_PB22H_GCLK_IO0 << 16) | MUX_PB22H_GCLK_IO0) +#define PORT_PB22H_GCLK_IO0 (1ul << 22) +#define PIN_PA14H_GCLK_IO0 14L /**< \brief GCLK signal: IO0 on PA14 mux H */ +#define MUX_PA14H_GCLK_IO0 7L +#define PINMUX_PA14H_GCLK_IO0 ((PIN_PA14H_GCLK_IO0 << 16) | MUX_PA14H_GCLK_IO0) +#define PORT_PA14H_GCLK_IO0 (1ul << 14) +#define PIN_PA27H_GCLK_IO0 27L /**< \brief GCLK signal: IO0 on PA27 mux H */ +#define MUX_PA27H_GCLK_IO0 7L +#define PINMUX_PA27H_GCLK_IO0 ((PIN_PA27H_GCLK_IO0 << 16) | MUX_PA27H_GCLK_IO0) +#define PORT_PA27H_GCLK_IO0 (1ul << 27) +#define PIN_PA28H_GCLK_IO0 28L /**< \brief GCLK signal: IO0 on PA28 mux H */ +#define MUX_PA28H_GCLK_IO0 7L +#define PINMUX_PA28H_GCLK_IO0 ((PIN_PA28H_GCLK_IO0 << 16) | MUX_PA28H_GCLK_IO0) +#define PORT_PA28H_GCLK_IO0 (1ul << 28) +#define PIN_PA30H_GCLK_IO0 30L /**< \brief GCLK signal: IO0 on PA30 mux H */ +#define MUX_PA30H_GCLK_IO0 7L +#define PINMUX_PA30H_GCLK_IO0 ((PIN_PA30H_GCLK_IO0 << 16) | MUX_PA30H_GCLK_IO0) +#define PORT_PA30H_GCLK_IO0 (1ul << 30) +#define PIN_PB23H_GCLK_IO1 55L /**< \brief GCLK signal: IO1 on PB23 mux H */ +#define MUX_PB23H_GCLK_IO1 7L +#define PINMUX_PB23H_GCLK_IO1 ((PIN_PB23H_GCLK_IO1 << 16) | MUX_PB23H_GCLK_IO1) +#define PORT_PB23H_GCLK_IO1 (1ul << 23) +#define PIN_PA15H_GCLK_IO1 15L /**< \brief GCLK signal: IO1 on PA15 mux H */ +#define MUX_PA15H_GCLK_IO1 7L +#define PINMUX_PA15H_GCLK_IO1 ((PIN_PA15H_GCLK_IO1 << 16) | MUX_PA15H_GCLK_IO1) +#define PORT_PA15H_GCLK_IO1 (1ul << 15) +#define PIN_PA16H_GCLK_IO2 16L /**< \brief GCLK signal: IO2 on PA16 mux H */ +#define MUX_PA16H_GCLK_IO2 7L +#define PINMUX_PA16H_GCLK_IO2 ((PIN_PA16H_GCLK_IO2 << 16) | MUX_PA16H_GCLK_IO2) +#define PORT_PA16H_GCLK_IO2 (1ul << 16) +#define PIN_PA17H_GCLK_IO3 17L /**< \brief GCLK signal: IO3 on PA17 mux H */ +#define MUX_PA17H_GCLK_IO3 7L +#define PINMUX_PA17H_GCLK_IO3 ((PIN_PA17H_GCLK_IO3 << 16) | MUX_PA17H_GCLK_IO3) +#define PORT_PA17H_GCLK_IO3 (1ul << 17) +#define PIN_PA10H_GCLK_IO4 10L /**< \brief GCLK signal: IO4 on PA10 mux H */ +#define MUX_PA10H_GCLK_IO4 7L +#define PINMUX_PA10H_GCLK_IO4 ((PIN_PA10H_GCLK_IO4 << 16) | MUX_PA10H_GCLK_IO4) +#define PORT_PA10H_GCLK_IO4 (1ul << 10) +#define PIN_PA20H_GCLK_IO4 20L /**< \brief GCLK signal: IO4 on PA20 mux H */ +#define MUX_PA20H_GCLK_IO4 7L +#define PINMUX_PA20H_GCLK_IO4 ((PIN_PA20H_GCLK_IO4 << 16) | MUX_PA20H_GCLK_IO4) +#define PORT_PA20H_GCLK_IO4 (1ul << 20) +#define PIN_PB10H_GCLK_IO4 42L /**< \brief GCLK signal: IO4 on PB10 mux H */ +#define MUX_PB10H_GCLK_IO4 7L +#define PINMUX_PB10H_GCLK_IO4 ((PIN_PB10H_GCLK_IO4 << 16) | MUX_PB10H_GCLK_IO4) +#define PORT_PB10H_GCLK_IO4 (1ul << 10) +#define PIN_PA11H_GCLK_IO5 11L /**< \brief GCLK signal: IO5 on PA11 mux H */ +#define MUX_PA11H_GCLK_IO5 7L +#define PINMUX_PA11H_GCLK_IO5 ((PIN_PA11H_GCLK_IO5 << 16) | MUX_PA11H_GCLK_IO5) +#define PORT_PA11H_GCLK_IO5 (1ul << 11) +#define PIN_PA21H_GCLK_IO5 21L /**< \brief GCLK signal: IO5 on PA21 mux H */ +#define MUX_PA21H_GCLK_IO5 7L +#define PINMUX_PA21H_GCLK_IO5 ((PIN_PA21H_GCLK_IO5 << 16) | MUX_PA21H_GCLK_IO5) +#define PORT_PA21H_GCLK_IO5 (1ul << 21) +#define PIN_PB11H_GCLK_IO5 43L /**< \brief GCLK signal: IO5 on PB11 mux H */ +#define MUX_PB11H_GCLK_IO5 7L +#define PINMUX_PB11H_GCLK_IO5 ((PIN_PB11H_GCLK_IO5 << 16) | MUX_PB11H_GCLK_IO5) +#define PORT_PB11H_GCLK_IO5 (1ul << 11) +#define PIN_PA22H_GCLK_IO6 22L /**< \brief GCLK signal: IO6 on PA22 mux H */ +#define MUX_PA22H_GCLK_IO6 7L +#define PINMUX_PA22H_GCLK_IO6 ((PIN_PA22H_GCLK_IO6 << 16) | MUX_PA22H_GCLK_IO6) +#define PORT_PA22H_GCLK_IO6 (1ul << 22) +#define PIN_PA23H_GCLK_IO7 23L /**< \brief GCLK signal: IO7 on PA23 mux H */ +#define MUX_PA23H_GCLK_IO7 7L +#define PINMUX_PA23H_GCLK_IO7 ((PIN_PA23H_GCLK_IO7 << 16) | MUX_PA23H_GCLK_IO7) +#define PORT_PA23H_GCLK_IO7 (1ul << 23) +/* ========== PORT definition for EIC peripheral ========== */ +#define PIN_PA16A_EIC_EXTINT0 16L /**< \brief EIC signal: EXTINT0 on PA16 mux A */ +#define MUX_PA16A_EIC_EXTINT0 0L +#define PINMUX_PA16A_EIC_EXTINT0 ((PIN_PA16A_EIC_EXTINT0 << 16) | MUX_PA16A_EIC_EXTINT0) +#define PORT_PA16A_EIC_EXTINT0 (1ul << 16) +#define PIN_PA00A_EIC_EXTINT0 0L /**< \brief EIC signal: EXTINT0 on PA00 mux A */ +#define MUX_PA00A_EIC_EXTINT0 0L +#define PINMUX_PA00A_EIC_EXTINT0 ((PIN_PA00A_EIC_EXTINT0 << 16) | MUX_PA00A_EIC_EXTINT0) +#define PORT_PA00A_EIC_EXTINT0 (1ul << 0) +#define PIN_PA17A_EIC_EXTINT1 17L /**< \brief EIC signal: EXTINT1 on PA17 mux A */ +#define MUX_PA17A_EIC_EXTINT1 0L +#define PINMUX_PA17A_EIC_EXTINT1 ((PIN_PA17A_EIC_EXTINT1 << 16) | MUX_PA17A_EIC_EXTINT1) +#define PORT_PA17A_EIC_EXTINT1 (1ul << 17) +#define PIN_PA01A_EIC_EXTINT1 1L /**< \brief EIC signal: EXTINT1 on PA01 mux A */ +#define MUX_PA01A_EIC_EXTINT1 0L +#define PINMUX_PA01A_EIC_EXTINT1 ((PIN_PA01A_EIC_EXTINT1 << 16) | MUX_PA01A_EIC_EXTINT1) +#define PORT_PA01A_EIC_EXTINT1 (1ul << 1) +#define PIN_PA18A_EIC_EXTINT2 18L /**< \brief EIC signal: EXTINT2 on PA18 mux A */ +#define MUX_PA18A_EIC_EXTINT2 0L +#define PINMUX_PA18A_EIC_EXTINT2 ((PIN_PA18A_EIC_EXTINT2 << 16) | MUX_PA18A_EIC_EXTINT2) +#define PORT_PA18A_EIC_EXTINT2 (1ul << 18) +#define PIN_PA02A_EIC_EXTINT2 2L /**< \brief EIC signal: EXTINT2 on PA02 mux A */ +#define MUX_PA02A_EIC_EXTINT2 0L +#define PINMUX_PA02A_EIC_EXTINT2 ((PIN_PA02A_EIC_EXTINT2 << 16) | MUX_PA02A_EIC_EXTINT2) +#define PORT_PA02A_EIC_EXTINT2 (1ul << 2) +#define PIN_PB02A_EIC_EXTINT2 34L /**< \brief EIC signal: EXTINT2 on PB02 mux A */ +#define MUX_PB02A_EIC_EXTINT2 0L +#define PINMUX_PB02A_EIC_EXTINT2 ((PIN_PB02A_EIC_EXTINT2 << 16) | MUX_PB02A_EIC_EXTINT2) +#define PORT_PB02A_EIC_EXTINT2 (1ul << 2) +#define PIN_PA03A_EIC_EXTINT3 3L /**< \brief EIC signal: EXTINT3 on PA03 mux A */ +#define MUX_PA03A_EIC_EXTINT3 0L +#define PINMUX_PA03A_EIC_EXTINT3 ((PIN_PA03A_EIC_EXTINT3 << 16) | MUX_PA03A_EIC_EXTINT3) +#define PORT_PA03A_EIC_EXTINT3 (1ul << 3) +#define PIN_PA19A_EIC_EXTINT3 19L /**< \brief EIC signal: EXTINT3 on PA19 mux A */ +#define MUX_PA19A_EIC_EXTINT3 0L +#define PINMUX_PA19A_EIC_EXTINT3 ((PIN_PA19A_EIC_EXTINT3 << 16) | MUX_PA19A_EIC_EXTINT3) +#define PORT_PA19A_EIC_EXTINT3 (1ul << 19) +#define PIN_PB03A_EIC_EXTINT3 35L /**< \brief EIC signal: EXTINT3 on PB03 mux A */ +#define MUX_PB03A_EIC_EXTINT3 0L +#define PINMUX_PB03A_EIC_EXTINT3 ((PIN_PB03A_EIC_EXTINT3 << 16) | MUX_PB03A_EIC_EXTINT3) +#define PORT_PB03A_EIC_EXTINT3 (1ul << 3) +#define PIN_PA04A_EIC_EXTINT4 4L /**< \brief EIC signal: EXTINT4 on PA04 mux A */ +#define MUX_PA04A_EIC_EXTINT4 0L +#define PINMUX_PA04A_EIC_EXTINT4 ((PIN_PA04A_EIC_EXTINT4 << 16) | MUX_PA04A_EIC_EXTINT4) +#define PORT_PA04A_EIC_EXTINT4 (1ul << 4) +#define PIN_PA20A_EIC_EXTINT4 20L /**< \brief EIC signal: EXTINT4 on PA20 mux A */ +#define MUX_PA20A_EIC_EXTINT4 0L +#define PINMUX_PA20A_EIC_EXTINT4 ((PIN_PA20A_EIC_EXTINT4 << 16) | MUX_PA20A_EIC_EXTINT4) +#define PORT_PA20A_EIC_EXTINT4 (1ul << 20) +#define PIN_PA05A_EIC_EXTINT5 5L /**< \brief EIC signal: EXTINT5 on PA05 mux A */ +#define MUX_PA05A_EIC_EXTINT5 0L +#define PINMUX_PA05A_EIC_EXTINT5 ((PIN_PA05A_EIC_EXTINT5 << 16) | MUX_PA05A_EIC_EXTINT5) +#define PORT_PA05A_EIC_EXTINT5 (1ul << 5) +#define PIN_PA21A_EIC_EXTINT5 21L /**< \brief EIC signal: EXTINT5 on PA21 mux A */ +#define MUX_PA21A_EIC_EXTINT5 0L +#define PINMUX_PA21A_EIC_EXTINT5 ((PIN_PA21A_EIC_EXTINT5 << 16) | MUX_PA21A_EIC_EXTINT5) +#define PORT_PA21A_EIC_EXTINT5 (1ul << 21) +#define PIN_PA06A_EIC_EXTINT6 6L /**< \brief EIC signal: EXTINT6 on PA06 mux A */ +#define MUX_PA06A_EIC_EXTINT6 0L +#define PINMUX_PA06A_EIC_EXTINT6 ((PIN_PA06A_EIC_EXTINT6 << 16) | MUX_PA06A_EIC_EXTINT6) +#define PORT_PA06A_EIC_EXTINT6 (1ul << 6) +#define PIN_PA22A_EIC_EXTINT6 22L /**< \brief EIC signal: EXTINT6 on PA22 mux A */ +#define MUX_PA22A_EIC_EXTINT6 0L +#define PINMUX_PA22A_EIC_EXTINT6 ((PIN_PA22A_EIC_EXTINT6 << 16) | MUX_PA22A_EIC_EXTINT6) +#define PORT_PA22A_EIC_EXTINT6 (1ul << 22) +#define PIN_PB22A_EIC_EXTINT6 54L /**< \brief EIC signal: EXTINT6 on PB22 mux A */ +#define MUX_PB22A_EIC_EXTINT6 0L +#define PINMUX_PB22A_EIC_EXTINT6 ((PIN_PB22A_EIC_EXTINT6 << 16) | MUX_PB22A_EIC_EXTINT6) +#define PORT_PB22A_EIC_EXTINT6 (1ul << 22) +#define PIN_PA07A_EIC_EXTINT7 7L /**< \brief EIC signal: EXTINT7 on PA07 mux A */ +#define MUX_PA07A_EIC_EXTINT7 0L +#define PINMUX_PA07A_EIC_EXTINT7 ((PIN_PA07A_EIC_EXTINT7 << 16) | MUX_PA07A_EIC_EXTINT7) +#define PORT_PA07A_EIC_EXTINT7 (1ul << 7) +#define PIN_PA23A_EIC_EXTINT7 23L /**< \brief EIC signal: EXTINT7 on PA23 mux A */ +#define MUX_PA23A_EIC_EXTINT7 0L +#define PINMUX_PA23A_EIC_EXTINT7 ((PIN_PA23A_EIC_EXTINT7 << 16) | MUX_PA23A_EIC_EXTINT7) +#define PORT_PA23A_EIC_EXTINT7 (1ul << 23) +#define PIN_PB23A_EIC_EXTINT7 55L /**< \brief EIC signal: EXTINT7 on PB23 mux A */ +#define MUX_PB23A_EIC_EXTINT7 0L +#define PINMUX_PB23A_EIC_EXTINT7 ((PIN_PB23A_EIC_EXTINT7 << 16) | MUX_PB23A_EIC_EXTINT7) +#define PORT_PB23A_EIC_EXTINT7 (1ul << 23) +#define PIN_PA28A_EIC_EXTINT8 28L /**< \brief EIC signal: EXTINT8 on PA28 mux A */ +#define MUX_PA28A_EIC_EXTINT8 0L +#define PINMUX_PA28A_EIC_EXTINT8 ((PIN_PA28A_EIC_EXTINT8 << 16) | MUX_PA28A_EIC_EXTINT8) +#define PORT_PA28A_EIC_EXTINT8 (1ul << 28) +#define PIN_PB08A_EIC_EXTINT8 40L /**< \brief EIC signal: EXTINT8 on PB08 mux A */ +#define MUX_PB08A_EIC_EXTINT8 0L +#define PINMUX_PB08A_EIC_EXTINT8 ((PIN_PB08A_EIC_EXTINT8 << 16) | MUX_PB08A_EIC_EXTINT8) +#define PORT_PB08A_EIC_EXTINT8 (1ul << 8) +#define PIN_PA09A_EIC_EXTINT9 9L /**< \brief EIC signal: EXTINT9 on PA09 mux A */ +#define MUX_PA09A_EIC_EXTINT9 0L +#define PINMUX_PA09A_EIC_EXTINT9 ((PIN_PA09A_EIC_EXTINT9 << 16) | MUX_PA09A_EIC_EXTINT9) +#define PORT_PA09A_EIC_EXTINT9 (1ul << 9) +#define PIN_PB09A_EIC_EXTINT9 41L /**< \brief EIC signal: EXTINT9 on PB09 mux A */ +#define MUX_PB09A_EIC_EXTINT9 0L +#define PINMUX_PB09A_EIC_EXTINT9 ((PIN_PB09A_EIC_EXTINT9 << 16) | MUX_PB09A_EIC_EXTINT9) +#define PORT_PB09A_EIC_EXTINT9 (1ul << 9) +#define PIN_PA10A_EIC_EXTINT10 10L /**< \brief EIC signal: EXTINT10 on PA10 mux A */ +#define MUX_PA10A_EIC_EXTINT10 0L +#define PINMUX_PA10A_EIC_EXTINT10 ((PIN_PA10A_EIC_EXTINT10 << 16) | MUX_PA10A_EIC_EXTINT10) +#define PORT_PA10A_EIC_EXTINT10 (1ul << 10) +#define PIN_PA30A_EIC_EXTINT10 30L /**< \brief EIC signal: EXTINT10 on PA30 mux A */ +#define MUX_PA30A_EIC_EXTINT10 0L +#define PINMUX_PA30A_EIC_EXTINT10 ((PIN_PA30A_EIC_EXTINT10 << 16) | MUX_PA30A_EIC_EXTINT10) +#define PORT_PA30A_EIC_EXTINT10 (1ul << 30) +#define PIN_PB10A_EIC_EXTINT10 42L /**< \brief EIC signal: EXTINT10 on PB10 mux A */ +#define MUX_PB10A_EIC_EXTINT10 0L +#define PINMUX_PB10A_EIC_EXTINT10 ((PIN_PB10A_EIC_EXTINT10 << 16) | MUX_PB10A_EIC_EXTINT10) +#define PORT_PB10A_EIC_EXTINT10 (1ul << 10) +#define PIN_PA11A_EIC_EXTINT11 11L /**< \brief EIC signal: EXTINT11 on PA11 mux A */ +#define MUX_PA11A_EIC_EXTINT11 0L +#define PINMUX_PA11A_EIC_EXTINT11 ((PIN_PA11A_EIC_EXTINT11 << 16) | MUX_PA11A_EIC_EXTINT11) +#define PORT_PA11A_EIC_EXTINT11 (1ul << 11) +#define PIN_PA31A_EIC_EXTINT11 31L /**< \brief EIC signal: EXTINT11 on PA31 mux A */ +#define MUX_PA31A_EIC_EXTINT11 0L +#define PINMUX_PA31A_EIC_EXTINT11 ((PIN_PA31A_EIC_EXTINT11 << 16) | MUX_PA31A_EIC_EXTINT11) +#define PORT_PA31A_EIC_EXTINT11 (1ul << 31) +#define PIN_PB11A_EIC_EXTINT11 43L /**< \brief EIC signal: EXTINT11 on PB11 mux A */ +#define MUX_PB11A_EIC_EXTINT11 0L +#define PINMUX_PB11A_EIC_EXTINT11 ((PIN_PB11A_EIC_EXTINT11 << 16) | MUX_PB11A_EIC_EXTINT11) +#define PORT_PB11A_EIC_EXTINT11 (1ul << 11) +#define PIN_PA12A_EIC_EXTINT12 12L /**< \brief EIC signal: EXTINT12 on PA12 mux A */ +#define MUX_PA12A_EIC_EXTINT12 0L +#define PINMUX_PA12A_EIC_EXTINT12 ((PIN_PA12A_EIC_EXTINT12 << 16) | MUX_PA12A_EIC_EXTINT12) +#define PORT_PA12A_EIC_EXTINT12 (1ul << 12) +#define PIN_PA24A_EIC_EXTINT12 24L /**< \brief EIC signal: EXTINT12 on PA24 mux A */ +#define MUX_PA24A_EIC_EXTINT12 0L +#define PINMUX_PA24A_EIC_EXTINT12 ((PIN_PA24A_EIC_EXTINT12 << 16) | MUX_PA24A_EIC_EXTINT12) +#define PORT_PA24A_EIC_EXTINT12 (1ul << 24) +#define PIN_PA13A_EIC_EXTINT13 13L /**< \brief EIC signal: EXTINT13 on PA13 mux A */ +#define MUX_PA13A_EIC_EXTINT13 0L +#define PINMUX_PA13A_EIC_EXTINT13 ((PIN_PA13A_EIC_EXTINT13 << 16) | MUX_PA13A_EIC_EXTINT13) +#define PORT_PA13A_EIC_EXTINT13 (1ul << 13) +#define PIN_PA25A_EIC_EXTINT13 25L /**< \brief EIC signal: EXTINT13 on PA25 mux A */ +#define MUX_PA25A_EIC_EXTINT13 0L +#define PINMUX_PA25A_EIC_EXTINT13 ((PIN_PA25A_EIC_EXTINT13 << 16) | MUX_PA25A_EIC_EXTINT13) +#define PORT_PA25A_EIC_EXTINT13 (1ul << 25) +#define PIN_PA14A_EIC_EXTINT14 14L /**< \brief EIC signal: EXTINT14 on PA14 mux A */ +#define MUX_PA14A_EIC_EXTINT14 0L +#define PINMUX_PA14A_EIC_EXTINT14 ((PIN_PA14A_EIC_EXTINT14 << 16) | MUX_PA14A_EIC_EXTINT14) +#define PORT_PA14A_EIC_EXTINT14 (1ul << 14) +#define PIN_PA15A_EIC_EXTINT15 15L /**< \brief EIC signal: EXTINT15 on PA15 mux A */ +#define MUX_PA15A_EIC_EXTINT15 0L +#define PINMUX_PA15A_EIC_EXTINT15 ((PIN_PA15A_EIC_EXTINT15 << 16) | MUX_PA15A_EIC_EXTINT15) +#define PORT_PA15A_EIC_EXTINT15 (1ul << 15) +#define PIN_PA27A_EIC_EXTINT15 27L /**< \brief EIC signal: EXTINT15 on PA27 mux A */ +#define MUX_PA27A_EIC_EXTINT15 0L +#define PINMUX_PA27A_EIC_EXTINT15 ((PIN_PA27A_EIC_EXTINT15 << 16) | MUX_PA27A_EIC_EXTINT15) +#define PORT_PA27A_EIC_EXTINT15 (1ul << 27) +#define PIN_PA08A_EIC_NMI 8L /**< \brief EIC signal: NMI on PA08 mux A */ +#define MUX_PA08A_EIC_NMI 0L +#define PINMUX_PA08A_EIC_NMI ((PIN_PA08A_EIC_NMI << 16) | MUX_PA08A_EIC_NMI) +#define PORT_PA08A_EIC_NMI (1ul << 8) +/* ========== PORT definition for USB peripheral ========== */ +#define PIN_PA24G_USB_DM 24L /**< \brief USB signal: DM on PA24 mux G */ +#define MUX_PA24G_USB_DM 6L +#define PINMUX_PA24G_USB_DM ((PIN_PA24G_USB_DM << 16) | MUX_PA24G_USB_DM) +#define PORT_PA24G_USB_DM (1ul << 24) +#define PIN_PA25G_USB_DP 25L /**< \brief USB signal: DP on PA25 mux G */ +#define MUX_PA25G_USB_DP 6L +#define PINMUX_PA25G_USB_DP ((PIN_PA25G_USB_DP << 16) | MUX_PA25G_USB_DP) +#define PORT_PA25G_USB_DP (1ul << 25) +#define PIN_PA23G_USB_SOF_1KHZ 23L /**< \brief USB signal: SOF_1KHZ on PA23 mux G */ +#define MUX_PA23G_USB_SOF_1KHZ 6L +#define PINMUX_PA23G_USB_SOF_1KHZ ((PIN_PA23G_USB_SOF_1KHZ << 16) | MUX_PA23G_USB_SOF_1KHZ) +#define PORT_PA23G_USB_SOF_1KHZ (1ul << 23) +/* ========== PORT definition for SERCOM0 peripheral ========== */ +#define PIN_PA04D_SERCOM0_PAD0 4L /**< \brief SERCOM0 signal: PAD0 on PA04 mux D */ +#define MUX_PA04D_SERCOM0_PAD0 3L +#define PINMUX_PA04D_SERCOM0_PAD0 ((PIN_PA04D_SERCOM0_PAD0 << 16) | MUX_PA04D_SERCOM0_PAD0) +#define PORT_PA04D_SERCOM0_PAD0 (1ul << 4) +#define PIN_PA08C_SERCOM0_PAD0 8L /**< \brief SERCOM0 signal: PAD0 on PA08 mux C */ +#define MUX_PA08C_SERCOM0_PAD0 2L +#define PINMUX_PA08C_SERCOM0_PAD0 ((PIN_PA08C_SERCOM0_PAD0 << 16) | MUX_PA08C_SERCOM0_PAD0) +#define PORT_PA08C_SERCOM0_PAD0 (1ul << 8) +#define PIN_PA05D_SERCOM0_PAD1 5L /**< \brief SERCOM0 signal: PAD1 on PA05 mux D */ +#define MUX_PA05D_SERCOM0_PAD1 3L +#define PINMUX_PA05D_SERCOM0_PAD1 ((PIN_PA05D_SERCOM0_PAD1 << 16) | MUX_PA05D_SERCOM0_PAD1) +#define PORT_PA05D_SERCOM0_PAD1 (1ul << 5) +#define PIN_PA09C_SERCOM0_PAD1 9L /**< \brief SERCOM0 signal: PAD1 on PA09 mux C */ +#define MUX_PA09C_SERCOM0_PAD1 2L +#define PINMUX_PA09C_SERCOM0_PAD1 ((PIN_PA09C_SERCOM0_PAD1 << 16) | MUX_PA09C_SERCOM0_PAD1) +#define PORT_PA09C_SERCOM0_PAD1 (1ul << 9) +#define PIN_PA06D_SERCOM0_PAD2 6L /**< \brief SERCOM0 signal: PAD2 on PA06 mux D */ +#define MUX_PA06D_SERCOM0_PAD2 3L +#define PINMUX_PA06D_SERCOM0_PAD2 ((PIN_PA06D_SERCOM0_PAD2 << 16) | MUX_PA06D_SERCOM0_PAD2) +#define PORT_PA06D_SERCOM0_PAD2 (1ul << 6) +#define PIN_PA10C_SERCOM0_PAD2 10L /**< \brief SERCOM0 signal: PAD2 on PA10 mux C */ +#define MUX_PA10C_SERCOM0_PAD2 2L +#define PINMUX_PA10C_SERCOM0_PAD2 ((PIN_PA10C_SERCOM0_PAD2 << 16) | MUX_PA10C_SERCOM0_PAD2) +#define PORT_PA10C_SERCOM0_PAD2 (1ul << 10) +#define PIN_PA07D_SERCOM0_PAD3 7L /**< \brief SERCOM0 signal: PAD3 on PA07 mux D */ +#define MUX_PA07D_SERCOM0_PAD3 3L +#define PINMUX_PA07D_SERCOM0_PAD3 ((PIN_PA07D_SERCOM0_PAD3 << 16) | MUX_PA07D_SERCOM0_PAD3) +#define PORT_PA07D_SERCOM0_PAD3 (1ul << 7) +#define PIN_PA11C_SERCOM0_PAD3 11L /**< \brief SERCOM0 signal: PAD3 on PA11 mux C */ +#define MUX_PA11C_SERCOM0_PAD3 2L +#define PINMUX_PA11C_SERCOM0_PAD3 ((PIN_PA11C_SERCOM0_PAD3 << 16) | MUX_PA11C_SERCOM0_PAD3) +#define PORT_PA11C_SERCOM0_PAD3 (1ul << 11) +/* ========== PORT definition for SERCOM1 peripheral ========== */ +#define PIN_PA16C_SERCOM1_PAD0 16L /**< \brief SERCOM1 signal: PAD0 on PA16 mux C */ +#define MUX_PA16C_SERCOM1_PAD0 2L +#define PINMUX_PA16C_SERCOM1_PAD0 ((PIN_PA16C_SERCOM1_PAD0 << 16) | MUX_PA16C_SERCOM1_PAD0) +#define PORT_PA16C_SERCOM1_PAD0 (1ul << 16) +#define PIN_PA00D_SERCOM1_PAD0 0L /**< \brief SERCOM1 signal: PAD0 on PA00 mux D */ +#define MUX_PA00D_SERCOM1_PAD0 3L +#define PINMUX_PA00D_SERCOM1_PAD0 ((PIN_PA00D_SERCOM1_PAD0 << 16) | MUX_PA00D_SERCOM1_PAD0) +#define PORT_PA00D_SERCOM1_PAD0 (1ul << 0) +#define PIN_PA17C_SERCOM1_PAD1 17L /**< \brief SERCOM1 signal: PAD1 on PA17 mux C */ +#define MUX_PA17C_SERCOM1_PAD1 2L +#define PINMUX_PA17C_SERCOM1_PAD1 ((PIN_PA17C_SERCOM1_PAD1 << 16) | MUX_PA17C_SERCOM1_PAD1) +#define PORT_PA17C_SERCOM1_PAD1 (1ul << 17) +#define PIN_PA01D_SERCOM1_PAD1 1L /**< \brief SERCOM1 signal: PAD1 on PA01 mux D */ +#define MUX_PA01D_SERCOM1_PAD1 3L +#define PINMUX_PA01D_SERCOM1_PAD1 ((PIN_PA01D_SERCOM1_PAD1 << 16) | MUX_PA01D_SERCOM1_PAD1) +#define PORT_PA01D_SERCOM1_PAD1 (1ul << 1) +#define PIN_PA30D_SERCOM1_PAD2 30L /**< \brief SERCOM1 signal: PAD2 on PA30 mux D */ +#define MUX_PA30D_SERCOM1_PAD2 3L +#define PINMUX_PA30D_SERCOM1_PAD2 ((PIN_PA30D_SERCOM1_PAD2 << 16) | MUX_PA30D_SERCOM1_PAD2) +#define PORT_PA30D_SERCOM1_PAD2 (1ul << 30) +#define PIN_PA18C_SERCOM1_PAD2 18L /**< \brief SERCOM1 signal: PAD2 on PA18 mux C */ +#define MUX_PA18C_SERCOM1_PAD2 2L +#define PINMUX_PA18C_SERCOM1_PAD2 ((PIN_PA18C_SERCOM1_PAD2 << 16) | MUX_PA18C_SERCOM1_PAD2) +#define PORT_PA18C_SERCOM1_PAD2 (1ul << 18) +#define PIN_PA31D_SERCOM1_PAD3 31L /**< \brief SERCOM1 signal: PAD3 on PA31 mux D */ +#define MUX_PA31D_SERCOM1_PAD3 3L +#define PINMUX_PA31D_SERCOM1_PAD3 ((PIN_PA31D_SERCOM1_PAD3 << 16) | MUX_PA31D_SERCOM1_PAD3) +#define PORT_PA31D_SERCOM1_PAD3 (1ul << 31) +#define PIN_PA19C_SERCOM1_PAD3 19L /**< \brief SERCOM1 signal: PAD3 on PA19 mux C */ +#define MUX_PA19C_SERCOM1_PAD3 2L +#define PINMUX_PA19C_SERCOM1_PAD3 ((PIN_PA19C_SERCOM1_PAD3 << 16) | MUX_PA19C_SERCOM1_PAD3) +#define PORT_PA19C_SERCOM1_PAD3 (1ul << 19) +/* ========== PORT definition for SERCOM2 peripheral ========== */ +#define PIN_PA08D_SERCOM2_PAD0 8L /**< \brief SERCOM2 signal: PAD0 on PA08 mux D */ +#define MUX_PA08D_SERCOM2_PAD0 3L +#define PINMUX_PA08D_SERCOM2_PAD0 ((PIN_PA08D_SERCOM2_PAD0 << 16) | MUX_PA08D_SERCOM2_PAD0) +#define PORT_PA08D_SERCOM2_PAD0 (1ul << 8) +#define PIN_PA12C_SERCOM2_PAD0 12L /**< \brief SERCOM2 signal: PAD0 on PA12 mux C */ +#define MUX_PA12C_SERCOM2_PAD0 2L +#define PINMUX_PA12C_SERCOM2_PAD0 ((PIN_PA12C_SERCOM2_PAD0 << 16) | MUX_PA12C_SERCOM2_PAD0) +#define PORT_PA12C_SERCOM2_PAD0 (1ul << 12) +#define PIN_PA09D_SERCOM2_PAD1 9L /**< \brief SERCOM2 signal: PAD1 on PA09 mux D */ +#define MUX_PA09D_SERCOM2_PAD1 3L +#define PINMUX_PA09D_SERCOM2_PAD1 ((PIN_PA09D_SERCOM2_PAD1 << 16) | MUX_PA09D_SERCOM2_PAD1) +#define PORT_PA09D_SERCOM2_PAD1 (1ul << 9) +#define PIN_PA13C_SERCOM2_PAD1 13L /**< \brief SERCOM2 signal: PAD1 on PA13 mux C */ +#define MUX_PA13C_SERCOM2_PAD1 2L +#define PINMUX_PA13C_SERCOM2_PAD1 ((PIN_PA13C_SERCOM2_PAD1 << 16) | MUX_PA13C_SERCOM2_PAD1) +#define PORT_PA13C_SERCOM2_PAD1 (1ul << 13) +#define PIN_PA10D_SERCOM2_PAD2 10L /**< \brief SERCOM2 signal: PAD2 on PA10 mux D */ +#define MUX_PA10D_SERCOM2_PAD2 3L +#define PINMUX_PA10D_SERCOM2_PAD2 ((PIN_PA10D_SERCOM2_PAD2 << 16) | MUX_PA10D_SERCOM2_PAD2) +#define PORT_PA10D_SERCOM2_PAD2 (1ul << 10) +#define PIN_PA14C_SERCOM2_PAD2 14L /**< \brief SERCOM2 signal: PAD2 on PA14 mux C */ +#define MUX_PA14C_SERCOM2_PAD2 2L +#define PINMUX_PA14C_SERCOM2_PAD2 ((PIN_PA14C_SERCOM2_PAD2 << 16) | MUX_PA14C_SERCOM2_PAD2) +#define PORT_PA14C_SERCOM2_PAD2 (1ul << 14) +#define PIN_PA11D_SERCOM2_PAD3 11L /**< \brief SERCOM2 signal: PAD3 on PA11 mux D */ +#define MUX_PA11D_SERCOM2_PAD3 3L +#define PINMUX_PA11D_SERCOM2_PAD3 ((PIN_PA11D_SERCOM2_PAD3 << 16) | MUX_PA11D_SERCOM2_PAD3) +#define PORT_PA11D_SERCOM2_PAD3 (1ul << 11) +#define PIN_PA15C_SERCOM2_PAD3 15L /**< \brief SERCOM2 signal: PAD3 on PA15 mux C */ +#define MUX_PA15C_SERCOM2_PAD3 2L +#define PINMUX_PA15C_SERCOM2_PAD3 ((PIN_PA15C_SERCOM2_PAD3 << 16) | MUX_PA15C_SERCOM2_PAD3) +#define PORT_PA15C_SERCOM2_PAD3 (1ul << 15) +/* ========== PORT definition for SERCOM3 peripheral ========== */ +#define PIN_PA16D_SERCOM3_PAD0 16L /**< \brief SERCOM3 signal: PAD0 on PA16 mux D */ +#define MUX_PA16D_SERCOM3_PAD0 3L +#define PINMUX_PA16D_SERCOM3_PAD0 ((PIN_PA16D_SERCOM3_PAD0 << 16) | MUX_PA16D_SERCOM3_PAD0) +#define PORT_PA16D_SERCOM3_PAD0 (1ul << 16) +#define PIN_PA22C_SERCOM3_PAD0 22L /**< \brief SERCOM3 signal: PAD0 on PA22 mux C */ +#define MUX_PA22C_SERCOM3_PAD0 2L +#define PINMUX_PA22C_SERCOM3_PAD0 ((PIN_PA22C_SERCOM3_PAD0 << 16) | MUX_PA22C_SERCOM3_PAD0) +#define PORT_PA22C_SERCOM3_PAD0 (1ul << 22) +#define PIN_PA17D_SERCOM3_PAD1 17L /**< \brief SERCOM3 signal: PAD1 on PA17 mux D */ +#define MUX_PA17D_SERCOM3_PAD1 3L +#define PINMUX_PA17D_SERCOM3_PAD1 ((PIN_PA17D_SERCOM3_PAD1 << 16) | MUX_PA17D_SERCOM3_PAD1) +#define PORT_PA17D_SERCOM3_PAD1 (1ul << 17) +#define PIN_PA23C_SERCOM3_PAD1 23L /**< \brief SERCOM3 signal: PAD1 on PA23 mux C */ +#define MUX_PA23C_SERCOM3_PAD1 2L +#define PINMUX_PA23C_SERCOM3_PAD1 ((PIN_PA23C_SERCOM3_PAD1 << 16) | MUX_PA23C_SERCOM3_PAD1) +#define PORT_PA23C_SERCOM3_PAD1 (1ul << 23) +#define PIN_PA18D_SERCOM3_PAD2 18L /**< \brief SERCOM3 signal: PAD2 on PA18 mux D */ +#define MUX_PA18D_SERCOM3_PAD2 3L +#define PINMUX_PA18D_SERCOM3_PAD2 ((PIN_PA18D_SERCOM3_PAD2 << 16) | MUX_PA18D_SERCOM3_PAD2) +#define PORT_PA18D_SERCOM3_PAD2 (1ul << 18) +#define PIN_PA20D_SERCOM3_PAD2 20L /**< \brief SERCOM3 signal: PAD2 on PA20 mux D */ +#define MUX_PA20D_SERCOM3_PAD2 3L +#define PINMUX_PA20D_SERCOM3_PAD2 ((PIN_PA20D_SERCOM3_PAD2 << 16) | MUX_PA20D_SERCOM3_PAD2) +#define PORT_PA20D_SERCOM3_PAD2 (1ul << 20) +#define PIN_PA24C_SERCOM3_PAD2 24L /**< \brief SERCOM3 signal: PAD2 on PA24 mux C */ +#define MUX_PA24C_SERCOM3_PAD2 2L +#define PINMUX_PA24C_SERCOM3_PAD2 ((PIN_PA24C_SERCOM3_PAD2 << 16) | MUX_PA24C_SERCOM3_PAD2) +#define PORT_PA24C_SERCOM3_PAD2 (1ul << 24) +#define PIN_PA19D_SERCOM3_PAD3 19L /**< \brief SERCOM3 signal: PAD3 on PA19 mux D */ +#define MUX_PA19D_SERCOM3_PAD3 3L +#define PINMUX_PA19D_SERCOM3_PAD3 ((PIN_PA19D_SERCOM3_PAD3 << 16) | MUX_PA19D_SERCOM3_PAD3) +#define PORT_PA19D_SERCOM3_PAD3 (1ul << 19) +#define PIN_PA21D_SERCOM3_PAD3 21L /**< \brief SERCOM3 signal: PAD3 on PA21 mux D */ +#define MUX_PA21D_SERCOM3_PAD3 3L +#define PINMUX_PA21D_SERCOM3_PAD3 ((PIN_PA21D_SERCOM3_PAD3 << 16) | MUX_PA21D_SERCOM3_PAD3) +#define PORT_PA21D_SERCOM3_PAD3 (1ul << 21) +#define PIN_PA25C_SERCOM3_PAD3 25L /**< \brief SERCOM3 signal: PAD3 on PA25 mux C */ +#define MUX_PA25C_SERCOM3_PAD3 2L +#define PINMUX_PA25C_SERCOM3_PAD3 ((PIN_PA25C_SERCOM3_PAD3 << 16) | MUX_PA25C_SERCOM3_PAD3) +#define PORT_PA25C_SERCOM3_PAD3 (1ul << 25) +/* ========== PORT definition for SERCOM4 peripheral ========== */ +#define PIN_PA12D_SERCOM4_PAD0 12L /**< \brief SERCOM4 signal: PAD0 on PA12 mux D */ +#define MUX_PA12D_SERCOM4_PAD0 3L +#define PINMUX_PA12D_SERCOM4_PAD0 ((PIN_PA12D_SERCOM4_PAD0 << 16) | MUX_PA12D_SERCOM4_PAD0) +#define PORT_PA12D_SERCOM4_PAD0 (1ul << 12) +#define PIN_PB08D_SERCOM4_PAD0 40L /**< \brief SERCOM4 signal: PAD0 on PB08 mux D */ +#define MUX_PB08D_SERCOM4_PAD0 3L +#define PINMUX_PB08D_SERCOM4_PAD0 ((PIN_PB08D_SERCOM4_PAD0 << 16) | MUX_PB08D_SERCOM4_PAD0) +#define PORT_PB08D_SERCOM4_PAD0 (1ul << 8) +#define PIN_PA13D_SERCOM4_PAD1 13L /**< \brief SERCOM4 signal: PAD1 on PA13 mux D */ +#define MUX_PA13D_SERCOM4_PAD1 3L +#define PINMUX_PA13D_SERCOM4_PAD1 ((PIN_PA13D_SERCOM4_PAD1 << 16) | MUX_PA13D_SERCOM4_PAD1) +#define PORT_PA13D_SERCOM4_PAD1 (1ul << 13) +#define PIN_PB09D_SERCOM4_PAD1 41L /**< \brief SERCOM4 signal: PAD1 on PB09 mux D */ +#define MUX_PB09D_SERCOM4_PAD1 3L +#define PINMUX_PB09D_SERCOM4_PAD1 ((PIN_PB09D_SERCOM4_PAD1 << 16) | MUX_PB09D_SERCOM4_PAD1) +#define PORT_PB09D_SERCOM4_PAD1 (1ul << 9) +#define PIN_PA14D_SERCOM4_PAD2 14L /**< \brief SERCOM4 signal: PAD2 on PA14 mux D */ +#define MUX_PA14D_SERCOM4_PAD2 3L +#define PINMUX_PA14D_SERCOM4_PAD2 ((PIN_PA14D_SERCOM4_PAD2 << 16) | MUX_PA14D_SERCOM4_PAD2) +#define PORT_PA14D_SERCOM4_PAD2 (1ul << 14) +#define PIN_PB10D_SERCOM4_PAD2 42L /**< \brief SERCOM4 signal: PAD2 on PB10 mux D */ +#define MUX_PB10D_SERCOM4_PAD2 3L +#define PINMUX_PB10D_SERCOM4_PAD2 ((PIN_PB10D_SERCOM4_PAD2 << 16) | MUX_PB10D_SERCOM4_PAD2) +#define PORT_PB10D_SERCOM4_PAD2 (1ul << 10) +#define PIN_PA15D_SERCOM4_PAD3 15L /**< \brief SERCOM4 signal: PAD3 on PA15 mux D */ +#define MUX_PA15D_SERCOM4_PAD3 3L +#define PINMUX_PA15D_SERCOM4_PAD3 ((PIN_PA15D_SERCOM4_PAD3 << 16) | MUX_PA15D_SERCOM4_PAD3) +#define PORT_PA15D_SERCOM4_PAD3 (1ul << 15) +#define PIN_PB11D_SERCOM4_PAD3 43L /**< \brief SERCOM4 signal: PAD3 on PB11 mux D */ +#define MUX_PB11D_SERCOM4_PAD3 3L +#define PINMUX_PB11D_SERCOM4_PAD3 ((PIN_PB11D_SERCOM4_PAD3 << 16) | MUX_PB11D_SERCOM4_PAD3) +#define PORT_PB11D_SERCOM4_PAD3 (1ul << 11) +/* ========== PORT definition for SERCOM5 peripheral ========== */ +#define PIN_PA22D_SERCOM5_PAD0 22L /**< \brief SERCOM5 signal: PAD0 on PA22 mux D */ +#define MUX_PA22D_SERCOM5_PAD0 3L +#define PINMUX_PA22D_SERCOM5_PAD0 ((PIN_PA22D_SERCOM5_PAD0 << 16) | MUX_PA22D_SERCOM5_PAD0) +#define PORT_PA22D_SERCOM5_PAD0 (1ul << 22) +#define PIN_PB02D_SERCOM5_PAD0 34L /**< \brief SERCOM5 signal: PAD0 on PB02 mux D */ +#define MUX_PB02D_SERCOM5_PAD0 3L +#define PINMUX_PB02D_SERCOM5_PAD0 ((PIN_PB02D_SERCOM5_PAD0 << 16) | MUX_PB02D_SERCOM5_PAD0) +#define PORT_PB02D_SERCOM5_PAD0 (1ul << 2) +#define PIN_PA23D_SERCOM5_PAD1 23L /**< \brief SERCOM5 signal: PAD1 on PA23 mux D */ +#define MUX_PA23D_SERCOM5_PAD1 3L +#define PINMUX_PA23D_SERCOM5_PAD1 ((PIN_PA23D_SERCOM5_PAD1 << 16) | MUX_PA23D_SERCOM5_PAD1) +#define PORT_PA23D_SERCOM5_PAD1 (1ul << 23) +#define PIN_PB03D_SERCOM5_PAD1 35L /**< \brief SERCOM5 signal: PAD1 on PB03 mux D */ +#define MUX_PB03D_SERCOM5_PAD1 3L +#define PINMUX_PB03D_SERCOM5_PAD1 ((PIN_PB03D_SERCOM5_PAD1 << 16) | MUX_PB03D_SERCOM5_PAD1) +#define PORT_PB03D_SERCOM5_PAD1 (1ul << 3) +#define PIN_PA24D_SERCOM5_PAD2 24L /**< \brief SERCOM5 signal: PAD2 on PA24 mux D */ +#define MUX_PA24D_SERCOM5_PAD2 3L +#define PINMUX_PA24D_SERCOM5_PAD2 ((PIN_PA24D_SERCOM5_PAD2 << 16) | MUX_PA24D_SERCOM5_PAD2) +#define PORT_PA24D_SERCOM5_PAD2 (1ul << 24) +#define PIN_PB22D_SERCOM5_PAD2 54L /**< \brief SERCOM5 signal: PAD2 on PB22 mux D */ +#define MUX_PB22D_SERCOM5_PAD2 3L +#define PINMUX_PB22D_SERCOM5_PAD2 ((PIN_PB22D_SERCOM5_PAD2 << 16) | MUX_PB22D_SERCOM5_PAD2) +#define PORT_PB22D_SERCOM5_PAD2 (1ul << 22) +#define PIN_PA20C_SERCOM5_PAD2 20L /**< \brief SERCOM5 signal: PAD2 on PA20 mux C */ +#define MUX_PA20C_SERCOM5_PAD2 2L +#define PINMUX_PA20C_SERCOM5_PAD2 ((PIN_PA20C_SERCOM5_PAD2 << 16) | MUX_PA20C_SERCOM5_PAD2) +#define PORT_PA20C_SERCOM5_PAD2 (1ul << 20) +#define PIN_PA25D_SERCOM5_PAD3 25L /**< \brief SERCOM5 signal: PAD3 on PA25 mux D */ +#define MUX_PA25D_SERCOM5_PAD3 3L +#define PINMUX_PA25D_SERCOM5_PAD3 ((PIN_PA25D_SERCOM5_PAD3 << 16) | MUX_PA25D_SERCOM5_PAD3) +#define PORT_PA25D_SERCOM5_PAD3 (1ul << 25) +#define PIN_PB23D_SERCOM5_PAD3 55L /**< \brief SERCOM5 signal: PAD3 on PB23 mux D */ +#define MUX_PB23D_SERCOM5_PAD3 3L +#define PINMUX_PB23D_SERCOM5_PAD3 ((PIN_PB23D_SERCOM5_PAD3 << 16) | MUX_PB23D_SERCOM5_PAD3) +#define PORT_PB23D_SERCOM5_PAD3 (1ul << 23) +#define PIN_PA21C_SERCOM5_PAD3 21L /**< \brief SERCOM5 signal: PAD3 on PA21 mux C */ +#define MUX_PA21C_SERCOM5_PAD3 2L +#define PINMUX_PA21C_SERCOM5_PAD3 ((PIN_PA21C_SERCOM5_PAD3 << 16) | MUX_PA21C_SERCOM5_PAD3) +#define PORT_PA21C_SERCOM5_PAD3 (1ul << 21) +/* ========== PORT definition for TCC0 peripheral ========== */ +#define PIN_PA04E_TCC0_WO0 4L /**< \brief TCC0 signal: WO0 on PA04 mux E */ +#define MUX_PA04E_TCC0_WO0 4L +#define PINMUX_PA04E_TCC0_WO0 ((PIN_PA04E_TCC0_WO0 << 16) | MUX_PA04E_TCC0_WO0) +#define PORT_PA04E_TCC0_WO0 (1ul << 4) +#define PIN_PA08E_TCC0_WO0 8L /**< \brief TCC0 signal: WO0 on PA08 mux E */ +#define MUX_PA08E_TCC0_WO0 4L +#define PINMUX_PA08E_TCC0_WO0 ((PIN_PA08E_TCC0_WO0 << 16) | MUX_PA08E_TCC0_WO0) +#define PORT_PA08E_TCC0_WO0 (1ul << 8) +#define PIN_PA05E_TCC0_WO1 5L /**< \brief TCC0 signal: WO1 on PA05 mux E */ +#define MUX_PA05E_TCC0_WO1 4L +#define PINMUX_PA05E_TCC0_WO1 ((PIN_PA05E_TCC0_WO1 << 16) | MUX_PA05E_TCC0_WO1) +#define PORT_PA05E_TCC0_WO1 (1ul << 5) +#define PIN_PA09E_TCC0_WO1 9L /**< \brief TCC0 signal: WO1 on PA09 mux E */ +#define MUX_PA09E_TCC0_WO1 4L +#define PINMUX_PA09E_TCC0_WO1 ((PIN_PA09E_TCC0_WO1 << 16) | MUX_PA09E_TCC0_WO1) +#define PORT_PA09E_TCC0_WO1 (1ul << 9) +#define PIN_PA10F_TCC0_WO2 10L /**< \brief TCC0 signal: WO2 on PA10 mux F */ +#define MUX_PA10F_TCC0_WO2 5L +#define PINMUX_PA10F_TCC0_WO2 ((PIN_PA10F_TCC0_WO2 << 16) | MUX_PA10F_TCC0_WO2) +#define PORT_PA10F_TCC0_WO2 (1ul << 10) +#define PIN_PA18F_TCC0_WO2 18L /**< \brief TCC0 signal: WO2 on PA18 mux F */ +#define MUX_PA18F_TCC0_WO2 5L +#define PINMUX_PA18F_TCC0_WO2 ((PIN_PA18F_TCC0_WO2 << 16) | MUX_PA18F_TCC0_WO2) +#define PORT_PA18F_TCC0_WO2 (1ul << 18) +#define PIN_PA11F_TCC0_WO3 11L /**< \brief TCC0 signal: WO3 on PA11 mux F */ +#define MUX_PA11F_TCC0_WO3 5L +#define PINMUX_PA11F_TCC0_WO3 ((PIN_PA11F_TCC0_WO3 << 16) | MUX_PA11F_TCC0_WO3) +#define PORT_PA11F_TCC0_WO3 (1ul << 11) +#define PIN_PA19F_TCC0_WO3 19L /**< \brief TCC0 signal: WO3 on PA19 mux F */ +#define MUX_PA19F_TCC0_WO3 5L +#define PINMUX_PA19F_TCC0_WO3 ((PIN_PA19F_TCC0_WO3 << 16) | MUX_PA19F_TCC0_WO3) +#define PORT_PA19F_TCC0_WO3 (1ul << 19) +#define PIN_PA14F_TCC0_WO4 14L /**< \brief TCC0 signal: WO4 on PA14 mux F */ +#define MUX_PA14F_TCC0_WO4 5L +#define PINMUX_PA14F_TCC0_WO4 ((PIN_PA14F_TCC0_WO4 << 16) | MUX_PA14F_TCC0_WO4) +#define PORT_PA14F_TCC0_WO4 (1ul << 14) +#define PIN_PA22F_TCC0_WO4 22L /**< \brief TCC0 signal: WO4 on PA22 mux F */ +#define MUX_PA22F_TCC0_WO4 5L +#define PINMUX_PA22F_TCC0_WO4 ((PIN_PA22F_TCC0_WO4 << 16) | MUX_PA22F_TCC0_WO4) +#define PORT_PA22F_TCC0_WO4 (1ul << 22) +#define PIN_PB10F_TCC0_WO4 42L /**< \brief TCC0 signal: WO4 on PB10 mux F */ +#define MUX_PB10F_TCC0_WO4 5L +#define PINMUX_PB10F_TCC0_WO4 ((PIN_PB10F_TCC0_WO4 << 16) | MUX_PB10F_TCC0_WO4) +#define PORT_PB10F_TCC0_WO4 (1ul << 10) +#define PIN_PA15F_TCC0_WO5 15L /**< \brief TCC0 signal: WO5 on PA15 mux F */ +#define MUX_PA15F_TCC0_WO5 5L +#define PINMUX_PA15F_TCC0_WO5 ((PIN_PA15F_TCC0_WO5 << 16) | MUX_PA15F_TCC0_WO5) +#define PORT_PA15F_TCC0_WO5 (1ul << 15) +#define PIN_PA23F_TCC0_WO5 23L /**< \brief TCC0 signal: WO5 on PA23 mux F */ +#define MUX_PA23F_TCC0_WO5 5L +#define PINMUX_PA23F_TCC0_WO5 ((PIN_PA23F_TCC0_WO5 << 16) | MUX_PA23F_TCC0_WO5) +#define PORT_PA23F_TCC0_WO5 (1ul << 23) +#define PIN_PB11F_TCC0_WO5 43L /**< \brief TCC0 signal: WO5 on PB11 mux F */ +#define MUX_PB11F_TCC0_WO5 5L +#define PINMUX_PB11F_TCC0_WO5 ((PIN_PB11F_TCC0_WO5 << 16) | MUX_PB11F_TCC0_WO5) +#define PORT_PB11F_TCC0_WO5 (1ul << 11) +#define PIN_PA12F_TCC0_WO6 12L /**< \brief TCC0 signal: WO6 on PA12 mux F */ +#define MUX_PA12F_TCC0_WO6 5L +#define PINMUX_PA12F_TCC0_WO6 ((PIN_PA12F_TCC0_WO6 << 16) | MUX_PA12F_TCC0_WO6) +#define PORT_PA12F_TCC0_WO6 (1ul << 12) +#define PIN_PA20F_TCC0_WO6 20L /**< \brief TCC0 signal: WO6 on PA20 mux F */ +#define MUX_PA20F_TCC0_WO6 5L +#define PINMUX_PA20F_TCC0_WO6 ((PIN_PA20F_TCC0_WO6 << 16) | MUX_PA20F_TCC0_WO6) +#define PORT_PA20F_TCC0_WO6 (1ul << 20) +#define PIN_PA16F_TCC0_WO6 16L /**< \brief TCC0 signal: WO6 on PA16 mux F */ +#define MUX_PA16F_TCC0_WO6 5L +#define PINMUX_PA16F_TCC0_WO6 ((PIN_PA16F_TCC0_WO6 << 16) | MUX_PA16F_TCC0_WO6) +#define PORT_PA16F_TCC0_WO6 (1ul << 16) +#define PIN_PA13F_TCC0_WO7 13L /**< \brief TCC0 signal: WO7 on PA13 mux F */ +#define MUX_PA13F_TCC0_WO7 5L +#define PINMUX_PA13F_TCC0_WO7 ((PIN_PA13F_TCC0_WO7 << 16) | MUX_PA13F_TCC0_WO7) +#define PORT_PA13F_TCC0_WO7 (1ul << 13) +#define PIN_PA21F_TCC0_WO7 21L /**< \brief TCC0 signal: WO7 on PA21 mux F */ +#define MUX_PA21F_TCC0_WO7 5L +#define PINMUX_PA21F_TCC0_WO7 ((PIN_PA21F_TCC0_WO7 << 16) | MUX_PA21F_TCC0_WO7) +#define PORT_PA21F_TCC0_WO7 (1ul << 21) +#define PIN_PA17F_TCC0_WO7 17L /**< \brief TCC0 signal: WO7 on PA17 mux F */ +#define MUX_PA17F_TCC0_WO7 5L +#define PINMUX_PA17F_TCC0_WO7 ((PIN_PA17F_TCC0_WO7 << 16) | MUX_PA17F_TCC0_WO7) +#define PORT_PA17F_TCC0_WO7 (1ul << 17) +/* ========== PORT definition for TCC1 peripheral ========== */ +#define PIN_PA06E_TCC1_WO0 6L /**< \brief TCC1 signal: WO0 on PA06 mux E */ +#define MUX_PA06E_TCC1_WO0 4L +#define PINMUX_PA06E_TCC1_WO0 ((PIN_PA06E_TCC1_WO0 << 16) | MUX_PA06E_TCC1_WO0) +#define PORT_PA06E_TCC1_WO0 (1ul << 6) +#define PIN_PA10E_TCC1_WO0 10L /**< \brief TCC1 signal: WO0 on PA10 mux E */ +#define MUX_PA10E_TCC1_WO0 4L +#define PINMUX_PA10E_TCC1_WO0 ((PIN_PA10E_TCC1_WO0 << 16) | MUX_PA10E_TCC1_WO0) +#define PORT_PA10E_TCC1_WO0 (1ul << 10) +#define PIN_PA30E_TCC1_WO0 30L /**< \brief TCC1 signal: WO0 on PA30 mux E */ +#define MUX_PA30E_TCC1_WO0 4L +#define PINMUX_PA30E_TCC1_WO0 ((PIN_PA30E_TCC1_WO0 << 16) | MUX_PA30E_TCC1_WO0) +#define PORT_PA30E_TCC1_WO0 (1ul << 30) +#define PIN_PA07E_TCC1_WO1 7L /**< \brief TCC1 signal: WO1 on PA07 mux E */ +#define MUX_PA07E_TCC1_WO1 4L +#define PINMUX_PA07E_TCC1_WO1 ((PIN_PA07E_TCC1_WO1 << 16) | MUX_PA07E_TCC1_WO1) +#define PORT_PA07E_TCC1_WO1 (1ul << 7) +#define PIN_PA11E_TCC1_WO1 11L /**< \brief TCC1 signal: WO1 on PA11 mux E */ +#define MUX_PA11E_TCC1_WO1 4L +#define PINMUX_PA11E_TCC1_WO1 ((PIN_PA11E_TCC1_WO1 << 16) | MUX_PA11E_TCC1_WO1) +#define PORT_PA11E_TCC1_WO1 (1ul << 11) +#define PIN_PA31E_TCC1_WO1 31L /**< \brief TCC1 signal: WO1 on PA31 mux E */ +#define MUX_PA31E_TCC1_WO1 4L +#define PINMUX_PA31E_TCC1_WO1 ((PIN_PA31E_TCC1_WO1 << 16) | MUX_PA31E_TCC1_WO1) +#define PORT_PA31E_TCC1_WO1 (1ul << 31) +#define PIN_PA08F_TCC1_WO2 8L /**< \brief TCC1 signal: WO2 on PA08 mux F */ +#define MUX_PA08F_TCC1_WO2 5L +#define PINMUX_PA08F_TCC1_WO2 ((PIN_PA08F_TCC1_WO2 << 16) | MUX_PA08F_TCC1_WO2) +#define PORT_PA08F_TCC1_WO2 (1ul << 8) +#define PIN_PA24F_TCC1_WO2 24L /**< \brief TCC1 signal: WO2 on PA24 mux F */ +#define MUX_PA24F_TCC1_WO2 5L +#define PINMUX_PA24F_TCC1_WO2 ((PIN_PA24F_TCC1_WO2 << 16) | MUX_PA24F_TCC1_WO2) +#define PORT_PA24F_TCC1_WO2 (1ul << 24) +#define PIN_PA09F_TCC1_WO3 9L /**< \brief TCC1 signal: WO3 on PA09 mux F */ +#define MUX_PA09F_TCC1_WO3 5L +#define PINMUX_PA09F_TCC1_WO3 ((PIN_PA09F_TCC1_WO3 << 16) | MUX_PA09F_TCC1_WO3) +#define PORT_PA09F_TCC1_WO3 (1ul << 9) +#define PIN_PA25F_TCC1_WO3 25L /**< \brief TCC1 signal: WO3 on PA25 mux F */ +#define MUX_PA25F_TCC1_WO3 5L +#define PINMUX_PA25F_TCC1_WO3 ((PIN_PA25F_TCC1_WO3 << 16) | MUX_PA25F_TCC1_WO3) +#define PORT_PA25F_TCC1_WO3 (1ul << 25) +/* ========== PORT definition for TCC2 peripheral ========== */ +#define PIN_PA12E_TCC2_WO0 12L /**< \brief TCC2 signal: WO0 on PA12 mux E */ +#define MUX_PA12E_TCC2_WO0 4L +#define PINMUX_PA12E_TCC2_WO0 ((PIN_PA12E_TCC2_WO0 << 16) | MUX_PA12E_TCC2_WO0) +#define PORT_PA12E_TCC2_WO0 (1ul << 12) +#define PIN_PA16E_TCC2_WO0 16L /**< \brief TCC2 signal: WO0 on PA16 mux E */ +#define MUX_PA16E_TCC2_WO0 4L +#define PINMUX_PA16E_TCC2_WO0 ((PIN_PA16E_TCC2_WO0 << 16) | MUX_PA16E_TCC2_WO0) +#define PORT_PA16E_TCC2_WO0 (1ul << 16) +#define PIN_PA00E_TCC2_WO0 0L /**< \brief TCC2 signal: WO0 on PA00 mux E */ +#define MUX_PA00E_TCC2_WO0 4L +#define PINMUX_PA00E_TCC2_WO0 ((PIN_PA00E_TCC2_WO0 << 16) | MUX_PA00E_TCC2_WO0) +#define PORT_PA00E_TCC2_WO0 (1ul << 0) +#define PIN_PA13E_TCC2_WO1 13L /**< \brief TCC2 signal: WO1 on PA13 mux E */ +#define MUX_PA13E_TCC2_WO1 4L +#define PINMUX_PA13E_TCC2_WO1 ((PIN_PA13E_TCC2_WO1 << 16) | MUX_PA13E_TCC2_WO1) +#define PORT_PA13E_TCC2_WO1 (1ul << 13) +#define PIN_PA17E_TCC2_WO1 17L /**< \brief TCC2 signal: WO1 on PA17 mux E */ +#define MUX_PA17E_TCC2_WO1 4L +#define PINMUX_PA17E_TCC2_WO1 ((PIN_PA17E_TCC2_WO1 << 16) | MUX_PA17E_TCC2_WO1) +#define PORT_PA17E_TCC2_WO1 (1ul << 17) +#define PIN_PA01E_TCC2_WO1 1L /**< \brief TCC2 signal: WO1 on PA01 mux E */ +#define MUX_PA01E_TCC2_WO1 4L +#define PINMUX_PA01E_TCC2_WO1 ((PIN_PA01E_TCC2_WO1 << 16) | MUX_PA01E_TCC2_WO1) +#define PORT_PA01E_TCC2_WO1 (1ul << 1) +/* ========== PORT definition for TC3 peripheral ========== */ +#define PIN_PA18E_TC3_WO0 18L /**< \brief TC3 signal: WO0 on PA18 mux E */ +#define MUX_PA18E_TC3_WO0 4L +#define PINMUX_PA18E_TC3_WO0 ((PIN_PA18E_TC3_WO0 << 16) | MUX_PA18E_TC3_WO0) +#define PORT_PA18E_TC3_WO0 (1ul << 18) +#define PIN_PA14E_TC3_WO0 14L /**< \brief TC3 signal: WO0 on PA14 mux E */ +#define MUX_PA14E_TC3_WO0 4L +#define PINMUX_PA14E_TC3_WO0 ((PIN_PA14E_TC3_WO0 << 16) | MUX_PA14E_TC3_WO0) +#define PORT_PA14E_TC3_WO0 (1ul << 14) +#define PIN_PA19E_TC3_WO1 19L /**< \brief TC3 signal: WO1 on PA19 mux E */ +#define MUX_PA19E_TC3_WO1 4L +#define PINMUX_PA19E_TC3_WO1 ((PIN_PA19E_TC3_WO1 << 16) | MUX_PA19E_TC3_WO1) +#define PORT_PA19E_TC3_WO1 (1ul << 19) +#define PIN_PA15E_TC3_WO1 15L /**< \brief TC3 signal: WO1 on PA15 mux E */ +#define MUX_PA15E_TC3_WO1 4L +#define PINMUX_PA15E_TC3_WO1 ((PIN_PA15E_TC3_WO1 << 16) | MUX_PA15E_TC3_WO1) +#define PORT_PA15E_TC3_WO1 (1ul << 15) +/* ========== PORT definition for TC4 peripheral ========== */ +#define PIN_PA22E_TC4_WO0 22L /**< \brief TC4 signal: WO0 on PA22 mux E */ +#define MUX_PA22E_TC4_WO0 4L +#define PINMUX_PA22E_TC4_WO0 ((PIN_PA22E_TC4_WO0 << 16) | MUX_PA22E_TC4_WO0) +#define PORT_PA22E_TC4_WO0 (1ul << 22) +#define PIN_PB08E_TC4_WO0 40L /**< \brief TC4 signal: WO0 on PB08 mux E */ +#define MUX_PB08E_TC4_WO0 4L +#define PINMUX_PB08E_TC4_WO0 ((PIN_PB08E_TC4_WO0 << 16) | MUX_PB08E_TC4_WO0) +#define PORT_PB08E_TC4_WO0 (1ul << 8) +#define PIN_PA23E_TC4_WO1 23L /**< \brief TC4 signal: WO1 on PA23 mux E */ +#define MUX_PA23E_TC4_WO1 4L +#define PINMUX_PA23E_TC4_WO1 ((PIN_PA23E_TC4_WO1 << 16) | MUX_PA23E_TC4_WO1) +#define PORT_PA23E_TC4_WO1 (1ul << 23) +#define PIN_PB09E_TC4_WO1 41L /**< \brief TC4 signal: WO1 on PB09 mux E */ +#define MUX_PB09E_TC4_WO1 4L +#define PINMUX_PB09E_TC4_WO1 ((PIN_PB09E_TC4_WO1 << 16) | MUX_PB09E_TC4_WO1) +#define PORT_PB09E_TC4_WO1 (1ul << 9) +/* ========== PORT definition for TC5 peripheral ========== */ +#define PIN_PA24E_TC5_WO0 24L /**< \brief TC5 signal: WO0 on PA24 mux E */ +#define MUX_PA24E_TC5_WO0 4L +#define PINMUX_PA24E_TC5_WO0 ((PIN_PA24E_TC5_WO0 << 16) | MUX_PA24E_TC5_WO0) +#define PORT_PA24E_TC5_WO0 (1ul << 24) +#define PIN_PB10E_TC5_WO0 42L /**< \brief TC5 signal: WO0 on PB10 mux E */ +#define MUX_PB10E_TC5_WO0 4L +#define PINMUX_PB10E_TC5_WO0 ((PIN_PB10E_TC5_WO0 << 16) | MUX_PB10E_TC5_WO0) +#define PORT_PB10E_TC5_WO0 (1ul << 10) +#define PIN_PA25E_TC5_WO1 25L /**< \brief TC5 signal: WO1 on PA25 mux E */ +#define MUX_PA25E_TC5_WO1 4L +#define PINMUX_PA25E_TC5_WO1 ((PIN_PA25E_TC5_WO1 << 16) | MUX_PA25E_TC5_WO1) +#define PORT_PA25E_TC5_WO1 (1ul << 25) +#define PIN_PB11E_TC5_WO1 43L /**< \brief TC5 signal: WO1 on PB11 mux E */ +#define MUX_PB11E_TC5_WO1 4L +#define PINMUX_PB11E_TC5_WO1 ((PIN_PB11E_TC5_WO1 << 16) | MUX_PB11E_TC5_WO1) +#define PORT_PB11E_TC5_WO1 (1ul << 11) +/* ========== PORT definition for ADC peripheral ========== */ +#define PIN_PA02B_ADC_AIN0 2L /**< \brief ADC signal: AIN0 on PA02 mux B */ +#define MUX_PA02B_ADC_AIN0 1L +#define PINMUX_PA02B_ADC_AIN0 ((PIN_PA02B_ADC_AIN0 << 16) | MUX_PA02B_ADC_AIN0) +#define PORT_PA02B_ADC_AIN0 (1ul << 2) +#define PIN_PA03B_ADC_AIN1 3L /**< \brief ADC signal: AIN1 on PA03 mux B */ +#define MUX_PA03B_ADC_AIN1 1L +#define PINMUX_PA03B_ADC_AIN1 ((PIN_PA03B_ADC_AIN1 << 16) | MUX_PA03B_ADC_AIN1) +#define PORT_PA03B_ADC_AIN1 (1ul << 3) +#define PIN_PB08B_ADC_AIN2 40L /**< \brief ADC signal: AIN2 on PB08 mux B */ +#define MUX_PB08B_ADC_AIN2 1L +#define PINMUX_PB08B_ADC_AIN2 ((PIN_PB08B_ADC_AIN2 << 16) | MUX_PB08B_ADC_AIN2) +#define PORT_PB08B_ADC_AIN2 (1ul << 8) +#define PIN_PB09B_ADC_AIN3 41L /**< \brief ADC signal: AIN3 on PB09 mux B */ +#define MUX_PB09B_ADC_AIN3 1L +#define PINMUX_PB09B_ADC_AIN3 ((PIN_PB09B_ADC_AIN3 << 16) | MUX_PB09B_ADC_AIN3) +#define PORT_PB09B_ADC_AIN3 (1ul << 9) +#define PIN_PA04B_ADC_AIN4 4L /**< \brief ADC signal: AIN4 on PA04 mux B */ +#define MUX_PA04B_ADC_AIN4 1L +#define PINMUX_PA04B_ADC_AIN4 ((PIN_PA04B_ADC_AIN4 << 16) | MUX_PA04B_ADC_AIN4) +#define PORT_PA04B_ADC_AIN4 (1ul << 4) +#define PIN_PA05B_ADC_AIN5 5L /**< \brief ADC signal: AIN5 on PA05 mux B */ +#define MUX_PA05B_ADC_AIN5 1L +#define PINMUX_PA05B_ADC_AIN5 ((PIN_PA05B_ADC_AIN5 << 16) | MUX_PA05B_ADC_AIN5) +#define PORT_PA05B_ADC_AIN5 (1ul << 5) +#define PIN_PA06B_ADC_AIN6 6L /**< \brief ADC signal: AIN6 on PA06 mux B */ +#define MUX_PA06B_ADC_AIN6 1L +#define PINMUX_PA06B_ADC_AIN6 ((PIN_PA06B_ADC_AIN6 << 16) | MUX_PA06B_ADC_AIN6) +#define PORT_PA06B_ADC_AIN6 (1ul << 6) +#define PIN_PA07B_ADC_AIN7 7L /**< \brief ADC signal: AIN7 on PA07 mux B */ +#define MUX_PA07B_ADC_AIN7 1L +#define PINMUX_PA07B_ADC_AIN7 ((PIN_PA07B_ADC_AIN7 << 16) | MUX_PA07B_ADC_AIN7) +#define PORT_PA07B_ADC_AIN7 (1ul << 7) +#define PIN_PB02B_ADC_AIN10 34L /**< \brief ADC signal: AIN10 on PB02 mux B */ +#define MUX_PB02B_ADC_AIN10 1L +#define PINMUX_PB02B_ADC_AIN10 ((PIN_PB02B_ADC_AIN10 << 16) | MUX_PB02B_ADC_AIN10) +#define PORT_PB02B_ADC_AIN10 (1ul << 2) +#define PIN_PB03B_ADC_AIN11 35L /**< \brief ADC signal: AIN11 on PB03 mux B */ +#define MUX_PB03B_ADC_AIN11 1L +#define PINMUX_PB03B_ADC_AIN11 ((PIN_PB03B_ADC_AIN11 << 16) | MUX_PB03B_ADC_AIN11) +#define PORT_PB03B_ADC_AIN11 (1ul << 3) +#define PIN_PA08B_ADC_AIN16 8L /**< \brief ADC signal: AIN16 on PA08 mux B */ +#define MUX_PA08B_ADC_AIN16 1L +#define PINMUX_PA08B_ADC_AIN16 ((PIN_PA08B_ADC_AIN16 << 16) | MUX_PA08B_ADC_AIN16) +#define PORT_PA08B_ADC_AIN16 (1ul << 8) +#define PIN_PA09B_ADC_AIN17 9L /**< \brief ADC signal: AIN17 on PA09 mux B */ +#define MUX_PA09B_ADC_AIN17 1L +#define PINMUX_PA09B_ADC_AIN17 ((PIN_PA09B_ADC_AIN17 << 16) | MUX_PA09B_ADC_AIN17) +#define PORT_PA09B_ADC_AIN17 (1ul << 9) +#define PIN_PA10B_ADC_AIN18 10L /**< \brief ADC signal: AIN18 on PA10 mux B */ +#define MUX_PA10B_ADC_AIN18 1L +#define PINMUX_PA10B_ADC_AIN18 ((PIN_PA10B_ADC_AIN18 << 16) | MUX_PA10B_ADC_AIN18) +#define PORT_PA10B_ADC_AIN18 (1ul << 10) +#define PIN_PA11B_ADC_AIN19 11L /**< \brief ADC signal: AIN19 on PA11 mux B */ +#define MUX_PA11B_ADC_AIN19 1L +#define PINMUX_PA11B_ADC_AIN19 ((PIN_PA11B_ADC_AIN19 << 16) | MUX_PA11B_ADC_AIN19) +#define PORT_PA11B_ADC_AIN19 (1ul << 11) +#define PIN_PA04B_ADC_VREFP 4L /**< \brief ADC signal: VREFP on PA04 mux B */ +#define MUX_PA04B_ADC_VREFP 1L +#define PINMUX_PA04B_ADC_VREFP ((PIN_PA04B_ADC_VREFP << 16) | MUX_PA04B_ADC_VREFP) +#define PORT_PA04B_ADC_VREFP (1ul << 4) +/* ========== PORT definition for AC peripheral ========== */ +#define PIN_PA04B_AC_AIN0 4L /**< \brief AC signal: AIN0 on PA04 mux B */ +#define MUX_PA04B_AC_AIN0 1L +#define PINMUX_PA04B_AC_AIN0 ((PIN_PA04B_AC_AIN0 << 16) | MUX_PA04B_AC_AIN0) +#define PORT_PA04B_AC_AIN0 (1ul << 4) +#define PIN_PA05B_AC_AIN1 5L /**< \brief AC signal: AIN1 on PA05 mux B */ +#define MUX_PA05B_AC_AIN1 1L +#define PINMUX_PA05B_AC_AIN1 ((PIN_PA05B_AC_AIN1 << 16) | MUX_PA05B_AC_AIN1) +#define PORT_PA05B_AC_AIN1 (1ul << 5) +#define PIN_PA06B_AC_AIN2 6L /**< \brief AC signal: AIN2 on PA06 mux B */ +#define MUX_PA06B_AC_AIN2 1L +#define PINMUX_PA06B_AC_AIN2 ((PIN_PA06B_AC_AIN2 << 16) | MUX_PA06B_AC_AIN2) +#define PORT_PA06B_AC_AIN2 (1ul << 6) +#define PIN_PA07B_AC_AIN3 7L /**< \brief AC signal: AIN3 on PA07 mux B */ +#define MUX_PA07B_AC_AIN3 1L +#define PINMUX_PA07B_AC_AIN3 ((PIN_PA07B_AC_AIN3 << 16) | MUX_PA07B_AC_AIN3) +#define PORT_PA07B_AC_AIN3 (1ul << 7) +#define PIN_PA12H_AC_CMP0 12L /**< \brief AC signal: CMP0 on PA12 mux H */ +#define MUX_PA12H_AC_CMP0 7L +#define PINMUX_PA12H_AC_CMP0 ((PIN_PA12H_AC_CMP0 << 16) | MUX_PA12H_AC_CMP0) +#define PORT_PA12H_AC_CMP0 (1ul << 12) +#define PIN_PA18H_AC_CMP0 18L /**< \brief AC signal: CMP0 on PA18 mux H */ +#define MUX_PA18H_AC_CMP0 7L +#define PINMUX_PA18H_AC_CMP0 ((PIN_PA18H_AC_CMP0 << 16) | MUX_PA18H_AC_CMP0) +#define PORT_PA18H_AC_CMP0 (1ul << 18) +#define PIN_PA13H_AC_CMP1 13L /**< \brief AC signal: CMP1 on PA13 mux H */ +#define MUX_PA13H_AC_CMP1 7L +#define PINMUX_PA13H_AC_CMP1 ((PIN_PA13H_AC_CMP1 << 16) | MUX_PA13H_AC_CMP1) +#define PORT_PA13H_AC_CMP1 (1ul << 13) +#define PIN_PA19H_AC_CMP1 19L /**< \brief AC signal: CMP1 on PA19 mux H */ +#define MUX_PA19H_AC_CMP1 7L +#define PINMUX_PA19H_AC_CMP1 ((PIN_PA19H_AC_CMP1 << 16) | MUX_PA19H_AC_CMP1) +#define PORT_PA19H_AC_CMP1 (1ul << 19) +/* ========== PORT definition for DAC peripheral ========== */ +#define PIN_PA02B_DAC_VOUT 2L /**< \brief DAC signal: VOUT on PA02 mux B */ +#define MUX_PA02B_DAC_VOUT 1L +#define PINMUX_PA02B_DAC_VOUT ((PIN_PA02B_DAC_VOUT << 16) | MUX_PA02B_DAC_VOUT) +#define PORT_PA02B_DAC_VOUT (1ul << 2) +#define PIN_PA03B_DAC_VREFP 3L /**< \brief DAC signal: VREFP on PA03 mux B */ +#define MUX_PA03B_DAC_VREFP 1L +#define PINMUX_PA03B_DAC_VREFP ((PIN_PA03B_DAC_VREFP << 16) | MUX_PA03B_DAC_VREFP) +#define PORT_PA03B_DAC_VREFP (1ul << 3) +/* ========== PORT definition for I2S peripheral ========== */ +#define PIN_PA11G_I2S_FS0 11L /**< \brief I2S signal: FS0 on PA11 mux G */ +#define MUX_PA11G_I2S_FS0 6L +#define PINMUX_PA11G_I2S_FS0 ((PIN_PA11G_I2S_FS0 << 16) | MUX_PA11G_I2S_FS0) +#define PORT_PA11G_I2S_FS0 (1ul << 11) +#define PIN_PA21G_I2S_FS0 21L /**< \brief I2S signal: FS0 on PA21 mux G */ +#define MUX_PA21G_I2S_FS0 6L +#define PINMUX_PA21G_I2S_FS0 ((PIN_PA21G_I2S_FS0 << 16) | MUX_PA21G_I2S_FS0) +#define PORT_PA21G_I2S_FS0 (1ul << 21) +#define PIN_PA09G_I2S_MCK0 9L /**< \brief I2S signal: MCK0 on PA09 mux G */ +#define MUX_PA09G_I2S_MCK0 6L +#define PINMUX_PA09G_I2S_MCK0 ((PIN_PA09G_I2S_MCK0 << 16) | MUX_PA09G_I2S_MCK0) +#define PORT_PA09G_I2S_MCK0 (1ul << 9) +#define PIN_PB10G_I2S_MCK1 42L /**< \brief I2S signal: MCK1 on PB10 mux G */ +#define MUX_PB10G_I2S_MCK1 6L +#define PINMUX_PB10G_I2S_MCK1 ((PIN_PB10G_I2S_MCK1 << 16) | MUX_PB10G_I2S_MCK1) +#define PORT_PB10G_I2S_MCK1 (1ul << 10) +#define PIN_PA10G_I2S_SCK0 10L /**< \brief I2S signal: SCK0 on PA10 mux G */ +#define MUX_PA10G_I2S_SCK0 6L +#define PINMUX_PA10G_I2S_SCK0 ((PIN_PA10G_I2S_SCK0 << 16) | MUX_PA10G_I2S_SCK0) +#define PORT_PA10G_I2S_SCK0 (1ul << 10) +#define PIN_PA20G_I2S_SCK0 20L /**< \brief I2S signal: SCK0 on PA20 mux G */ +#define MUX_PA20G_I2S_SCK0 6L +#define PINMUX_PA20G_I2S_SCK0 ((PIN_PA20G_I2S_SCK0 << 16) | MUX_PA20G_I2S_SCK0) +#define PORT_PA20G_I2S_SCK0 (1ul << 20) +#define PIN_PB11G_I2S_SCK1 43L /**< \brief I2S signal: SCK1 on PB11 mux G */ +#define MUX_PB11G_I2S_SCK1 6L +#define PINMUX_PB11G_I2S_SCK1 ((PIN_PB11G_I2S_SCK1 << 16) | MUX_PB11G_I2S_SCK1) +#define PORT_PB11G_I2S_SCK1 (1ul << 11) +#define PIN_PA07G_I2S_SD0 7L /**< \brief I2S signal: SD0 on PA07 mux G */ +#define MUX_PA07G_I2S_SD0 6L +#define PINMUX_PA07G_I2S_SD0 ((PIN_PA07G_I2S_SD0 << 16) | MUX_PA07G_I2S_SD0) +#define PORT_PA07G_I2S_SD0 (1ul << 7) +#define PIN_PA19G_I2S_SD0 19L /**< \brief I2S signal: SD0 on PA19 mux G */ +#define MUX_PA19G_I2S_SD0 6L +#define PINMUX_PA19G_I2S_SD0 ((PIN_PA19G_I2S_SD0 << 16) | MUX_PA19G_I2S_SD0) +#define PORT_PA19G_I2S_SD0 (1ul << 19) +#define PIN_PA08G_I2S_SD1 8L /**< \brief I2S signal: SD1 on PA08 mux G */ +#define MUX_PA08G_I2S_SD1 6L +#define PINMUX_PA08G_I2S_SD1 ((PIN_PA08G_I2S_SD1 << 16) | MUX_PA08G_I2S_SD1) +#define PORT_PA08G_I2S_SD1 (1ul << 8) + +#endif /* _SAMD21G16A_PIO_ */ diff --git a/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/utils/cmsis/samd21/include/pio/samd21g16b.h b/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/utils/cmsis/samd21/include/pio/samd21g16b.h new file mode 100644 index 0000000..ed463a8 --- /dev/null +++ b/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/utils/cmsis/samd21/include/pio/samd21g16b.h @@ -0,0 +1,905 @@ +/** + * \file + * + * \brief Peripheral I/O description for SAMD21G16B + * + * Copyright (c) 2014-2018 Microchip Technology Inc. and its subsidiaries. + * + * \asf_license_start + * + * \page License + * + * Subject to your compliance with these terms, you may use Microchip + * software and any derivatives exclusively with Microchip products. + * It is your responsibility to comply with third party license terms applicable + * to your use of third party software (including open source software) that + * may accompany Microchip software. + * + * THIS SOFTWARE IS SUPPLIED BY MICROCHIP "AS IS". NO WARRANTIES, + * WHETHER EXPRESS, IMPLIED OR STATUTORY, APPLY TO THIS SOFTWARE, + * INCLUDING ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, + * AND FITNESS FOR A PARTICULAR PURPOSE. IN NO EVENT WILL MICROCHIP BE + * LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL OR CONSEQUENTIAL + * LOSS, DAMAGE, COST OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE + * SOFTWARE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE + * POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT + * ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY + * RELATED TO THIS SOFTWARE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, + * THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THIS SOFTWARE. + * + * \asf_license_stop + * + */ + +#ifndef _SAMD21G16B_PIO_ +#define _SAMD21G16B_PIO_ + +#define PIN_PA00 0 /**< \brief Pin Number for PA00 */ +#define PORT_PA00 (1ul << 0) /**< \brief PORT Mask for PA00 */ +#define PIN_PA01 1 /**< \brief Pin Number for PA01 */ +#define PORT_PA01 (1ul << 1) /**< \brief PORT Mask for PA01 */ +#define PIN_PA02 2 /**< \brief Pin Number for PA02 */ +#define PORT_PA02 (1ul << 2) /**< \brief PORT Mask for PA02 */ +#define PIN_PA03 3 /**< \brief Pin Number for PA03 */ +#define PORT_PA03 (1ul << 3) /**< \brief PORT Mask for PA03 */ +#define PIN_PA04 4 /**< \brief Pin Number for PA04 */ +#define PORT_PA04 (1ul << 4) /**< \brief PORT Mask for PA04 */ +#define PIN_PA05 5 /**< \brief Pin Number for PA05 */ +#define PORT_PA05 (1ul << 5) /**< \brief PORT Mask for PA05 */ +#define PIN_PA06 6 /**< \brief Pin Number for PA06 */ +#define PORT_PA06 (1ul << 6) /**< \brief PORT Mask for PA06 */ +#define PIN_PA07 7 /**< \brief Pin Number for PA07 */ +#define PORT_PA07 (1ul << 7) /**< \brief PORT Mask for PA07 */ +#define PIN_PA08 8 /**< \brief Pin Number for PA08 */ +#define PORT_PA08 (1ul << 8) /**< \brief PORT Mask for PA08 */ +#define PIN_PA09 9 /**< \brief Pin Number for PA09 */ +#define PORT_PA09 (1ul << 9) /**< \brief PORT Mask for PA09 */ +#define PIN_PA10 10 /**< \brief Pin Number for PA10 */ +#define PORT_PA10 (1ul << 10) /**< \brief PORT Mask for PA10 */ +#define PIN_PA11 11 /**< \brief Pin Number for PA11 */ +#define PORT_PA11 (1ul << 11) /**< \brief PORT Mask for PA11 */ +#define PIN_PA12 12 /**< \brief Pin Number for PA12 */ +#define PORT_PA12 (1ul << 12) /**< \brief PORT Mask for PA12 */ +#define PIN_PA13 13 /**< \brief Pin Number for PA13 */ +#define PORT_PA13 (1ul << 13) /**< \brief PORT Mask for PA13 */ +#define PIN_PA14 14 /**< \brief Pin Number for PA14 */ +#define PORT_PA14 (1ul << 14) /**< \brief PORT Mask for PA14 */ +#define PIN_PA15 15 /**< \brief Pin Number for PA15 */ +#define PORT_PA15 (1ul << 15) /**< \brief PORT Mask for PA15 */ +#define PIN_PA16 16 /**< \brief Pin Number for PA16 */ +#define PORT_PA16 (1ul << 16) /**< \brief PORT Mask for PA16 */ +#define PIN_PA17 17 /**< \brief Pin Number for PA17 */ +#define PORT_PA17 (1ul << 17) /**< \brief PORT Mask for PA17 */ +#define PIN_PA18 18 /**< \brief Pin Number for PA18 */ +#define PORT_PA18 (1ul << 18) /**< \brief PORT Mask for PA18 */ +#define PIN_PA19 19 /**< \brief Pin Number for PA19 */ +#define PORT_PA19 (1ul << 19) /**< \brief PORT Mask for PA19 */ +#define PIN_PA20 20 /**< \brief Pin Number for PA20 */ +#define PORT_PA20 (1ul << 20) /**< \brief PORT Mask for PA20 */ +#define PIN_PA21 21 /**< \brief Pin Number for PA21 */ +#define PORT_PA21 (1ul << 21) /**< \brief PORT Mask for PA21 */ +#define PIN_PA22 22 /**< \brief Pin Number for PA22 */ +#define PORT_PA22 (1ul << 22) /**< \brief PORT Mask for PA22 */ +#define PIN_PA23 23 /**< \brief Pin Number for PA23 */ +#define PORT_PA23 (1ul << 23) /**< \brief PORT Mask for PA23 */ +#define PIN_PA24 24 /**< \brief Pin Number for PA24 */ +#define PORT_PA24 (1ul << 24) /**< \brief PORT Mask for PA24 */ +#define PIN_PA25 25 /**< \brief Pin Number for PA25 */ +#define PORT_PA25 (1ul << 25) /**< \brief PORT Mask for PA25 */ +#define PIN_PA27 27 /**< \brief Pin Number for PA27 */ +#define PORT_PA27 (1ul << 27) /**< \brief PORT Mask for PA27 */ +#define PIN_PA28 28 /**< \brief Pin Number for PA28 */ +#define PORT_PA28 (1ul << 28) /**< \brief PORT Mask for PA28 */ +#define PIN_PA30 30 /**< \brief Pin Number for PA30 */ +#define PORT_PA30 (1ul << 30) /**< \brief PORT Mask for PA30 */ +#define PIN_PA31 31 /**< \brief Pin Number for PA31 */ +#define PORT_PA31 (1ul << 31) /**< \brief PORT Mask for PA31 */ +#define PIN_PB02 34 /**< \brief Pin Number for PB02 */ +#define PORT_PB02 (1ul << 2) /**< \brief PORT Mask for PB02 */ +#define PIN_PB03 35 /**< \brief Pin Number for PB03 */ +#define PORT_PB03 (1ul << 3) /**< \brief PORT Mask for PB03 */ +#define PIN_PB08 40 /**< \brief Pin Number for PB08 */ +#define PORT_PB08 (1ul << 8) /**< \brief PORT Mask for PB08 */ +#define PIN_PB09 41 /**< \brief Pin Number for PB09 */ +#define PORT_PB09 (1ul << 9) /**< \brief PORT Mask for PB09 */ +#define PIN_PB10 42 /**< \brief Pin Number for PB10 */ +#define PORT_PB10 (1ul << 10) /**< \brief PORT Mask for PB10 */ +#define PIN_PB11 43 /**< \brief Pin Number for PB11 */ +#define PORT_PB11 (1ul << 11) /**< \brief PORT Mask for PB11 */ +#define PIN_PB22 54 /**< \brief Pin Number for PB22 */ +#define PORT_PB22 (1ul << 22) /**< \brief PORT Mask for PB22 */ +#define PIN_PB23 55 /**< \brief Pin Number for PB23 */ +#define PORT_PB23 (1ul << 23) /**< \brief PORT Mask for PB23 */ +/* ========== PORT definition for GCLK peripheral ========== */ +#define PIN_PB22H_GCLK_IO0 54L /**< \brief GCLK signal: IO0 on PB22 mux H */ +#define MUX_PB22H_GCLK_IO0 7L +#define PINMUX_PB22H_GCLK_IO0 ((PIN_PB22H_GCLK_IO0 << 16) | MUX_PB22H_GCLK_IO0) +#define PORT_PB22H_GCLK_IO0 (1ul << 22) +#define PIN_PA14H_GCLK_IO0 14L /**< \brief GCLK signal: IO0 on PA14 mux H */ +#define MUX_PA14H_GCLK_IO0 7L +#define PINMUX_PA14H_GCLK_IO0 ((PIN_PA14H_GCLK_IO0 << 16) | MUX_PA14H_GCLK_IO0) +#define PORT_PA14H_GCLK_IO0 (1ul << 14) +#define PIN_PA27H_GCLK_IO0 27L /**< \brief GCLK signal: IO0 on PA27 mux H */ +#define MUX_PA27H_GCLK_IO0 7L +#define PINMUX_PA27H_GCLK_IO0 ((PIN_PA27H_GCLK_IO0 << 16) | MUX_PA27H_GCLK_IO0) +#define PORT_PA27H_GCLK_IO0 (1ul << 27) +#define PIN_PA28H_GCLK_IO0 28L /**< \brief GCLK signal: IO0 on PA28 mux H */ +#define MUX_PA28H_GCLK_IO0 7L +#define PINMUX_PA28H_GCLK_IO0 ((PIN_PA28H_GCLK_IO0 << 16) | MUX_PA28H_GCLK_IO0) +#define PORT_PA28H_GCLK_IO0 (1ul << 28) +#define PIN_PA30H_GCLK_IO0 30L /**< \brief GCLK signal: IO0 on PA30 mux H */ +#define MUX_PA30H_GCLK_IO0 7L +#define PINMUX_PA30H_GCLK_IO0 ((PIN_PA30H_GCLK_IO0 << 16) | MUX_PA30H_GCLK_IO0) +#define PORT_PA30H_GCLK_IO0 (1ul << 30) +#define PIN_PB23H_GCLK_IO1 55L /**< \brief GCLK signal: IO1 on PB23 mux H */ +#define MUX_PB23H_GCLK_IO1 7L +#define PINMUX_PB23H_GCLK_IO1 ((PIN_PB23H_GCLK_IO1 << 16) | MUX_PB23H_GCLK_IO1) +#define PORT_PB23H_GCLK_IO1 (1ul << 23) +#define PIN_PA15H_GCLK_IO1 15L /**< \brief GCLK signal: IO1 on PA15 mux H */ +#define MUX_PA15H_GCLK_IO1 7L +#define PINMUX_PA15H_GCLK_IO1 ((PIN_PA15H_GCLK_IO1 << 16) | MUX_PA15H_GCLK_IO1) +#define PORT_PA15H_GCLK_IO1 (1ul << 15) +#define PIN_PA16H_GCLK_IO2 16L /**< \brief GCLK signal: IO2 on PA16 mux H */ +#define MUX_PA16H_GCLK_IO2 7L +#define PINMUX_PA16H_GCLK_IO2 ((PIN_PA16H_GCLK_IO2 << 16) | MUX_PA16H_GCLK_IO2) +#define PORT_PA16H_GCLK_IO2 (1ul << 16) +#define PIN_PA17H_GCLK_IO3 17L /**< \brief GCLK signal: IO3 on PA17 mux H */ +#define MUX_PA17H_GCLK_IO3 7L +#define PINMUX_PA17H_GCLK_IO3 ((PIN_PA17H_GCLK_IO3 << 16) | MUX_PA17H_GCLK_IO3) +#define PORT_PA17H_GCLK_IO3 (1ul << 17) +#define PIN_PA10H_GCLK_IO4 10L /**< \brief GCLK signal: IO4 on PA10 mux H */ +#define MUX_PA10H_GCLK_IO4 7L +#define PINMUX_PA10H_GCLK_IO4 ((PIN_PA10H_GCLK_IO4 << 16) | MUX_PA10H_GCLK_IO4) +#define PORT_PA10H_GCLK_IO4 (1ul << 10) +#define PIN_PA20H_GCLK_IO4 20L /**< \brief GCLK signal: IO4 on PA20 mux H */ +#define MUX_PA20H_GCLK_IO4 7L +#define PINMUX_PA20H_GCLK_IO4 ((PIN_PA20H_GCLK_IO4 << 16) | MUX_PA20H_GCLK_IO4) +#define PORT_PA20H_GCLK_IO4 (1ul << 20) +#define PIN_PB10H_GCLK_IO4 42L /**< \brief GCLK signal: IO4 on PB10 mux H */ +#define MUX_PB10H_GCLK_IO4 7L +#define PINMUX_PB10H_GCLK_IO4 ((PIN_PB10H_GCLK_IO4 << 16) | MUX_PB10H_GCLK_IO4) +#define PORT_PB10H_GCLK_IO4 (1ul << 10) +#define PIN_PA11H_GCLK_IO5 11L /**< \brief GCLK signal: IO5 on PA11 mux H */ +#define MUX_PA11H_GCLK_IO5 7L +#define PINMUX_PA11H_GCLK_IO5 ((PIN_PA11H_GCLK_IO5 << 16) | MUX_PA11H_GCLK_IO5) +#define PORT_PA11H_GCLK_IO5 (1ul << 11) +#define PIN_PA21H_GCLK_IO5 21L /**< \brief GCLK signal: IO5 on PA21 mux H */ +#define MUX_PA21H_GCLK_IO5 7L +#define PINMUX_PA21H_GCLK_IO5 ((PIN_PA21H_GCLK_IO5 << 16) | MUX_PA21H_GCLK_IO5) +#define PORT_PA21H_GCLK_IO5 (1ul << 21) +#define PIN_PB11H_GCLK_IO5 43L /**< \brief GCLK signal: IO5 on PB11 mux H */ +#define MUX_PB11H_GCLK_IO5 7L +#define PINMUX_PB11H_GCLK_IO5 ((PIN_PB11H_GCLK_IO5 << 16) | MUX_PB11H_GCLK_IO5) +#define PORT_PB11H_GCLK_IO5 (1ul << 11) +#define PIN_PA22H_GCLK_IO6 22L /**< \brief GCLK signal: IO6 on PA22 mux H */ +#define MUX_PA22H_GCLK_IO6 7L +#define PINMUX_PA22H_GCLK_IO6 ((PIN_PA22H_GCLK_IO6 << 16) | MUX_PA22H_GCLK_IO6) +#define PORT_PA22H_GCLK_IO6 (1ul << 22) +#define PIN_PA23H_GCLK_IO7 23L /**< \brief GCLK signal: IO7 on PA23 mux H */ +#define MUX_PA23H_GCLK_IO7 7L +#define PINMUX_PA23H_GCLK_IO7 ((PIN_PA23H_GCLK_IO7 << 16) | MUX_PA23H_GCLK_IO7) +#define PORT_PA23H_GCLK_IO7 (1ul << 23) +/* ========== PORT definition for EIC peripheral ========== */ +#define PIN_PA16A_EIC_EXTINT0 16L /**< \brief EIC signal: EXTINT0 on PA16 mux A */ +#define MUX_PA16A_EIC_EXTINT0 0L +#define PINMUX_PA16A_EIC_EXTINT0 ((PIN_PA16A_EIC_EXTINT0 << 16) | MUX_PA16A_EIC_EXTINT0) +#define PORT_PA16A_EIC_EXTINT0 (1ul << 16) +#define PIN_PA00A_EIC_EXTINT0 0L /**< \brief EIC signal: EXTINT0 on PA00 mux A */ +#define MUX_PA00A_EIC_EXTINT0 0L +#define PINMUX_PA00A_EIC_EXTINT0 ((PIN_PA00A_EIC_EXTINT0 << 16) | MUX_PA00A_EIC_EXTINT0) +#define PORT_PA00A_EIC_EXTINT0 (1ul << 0) +#define PIN_PA17A_EIC_EXTINT1 17L /**< \brief EIC signal: EXTINT1 on PA17 mux A */ +#define MUX_PA17A_EIC_EXTINT1 0L +#define PINMUX_PA17A_EIC_EXTINT1 ((PIN_PA17A_EIC_EXTINT1 << 16) | MUX_PA17A_EIC_EXTINT1) +#define PORT_PA17A_EIC_EXTINT1 (1ul << 17) +#define PIN_PA01A_EIC_EXTINT1 1L /**< \brief EIC signal: EXTINT1 on PA01 mux A */ +#define MUX_PA01A_EIC_EXTINT1 0L +#define PINMUX_PA01A_EIC_EXTINT1 ((PIN_PA01A_EIC_EXTINT1 << 16) | MUX_PA01A_EIC_EXTINT1) +#define PORT_PA01A_EIC_EXTINT1 (1ul << 1) +#define PIN_PA02A_EIC_EXTINT2 2L /**< \brief EIC signal: EXTINT2 on PA02 mux A */ +#define MUX_PA02A_EIC_EXTINT2 0L +#define PINMUX_PA02A_EIC_EXTINT2 ((PIN_PA02A_EIC_EXTINT2 << 16) | MUX_PA02A_EIC_EXTINT2) +#define PORT_PA02A_EIC_EXTINT2 (1ul << 2) +#define PIN_PA18A_EIC_EXTINT2 18L /**< \brief EIC signal: EXTINT2 on PA18 mux A */ +#define MUX_PA18A_EIC_EXTINT2 0L +#define PINMUX_PA18A_EIC_EXTINT2 ((PIN_PA18A_EIC_EXTINT2 << 16) | MUX_PA18A_EIC_EXTINT2) +#define PORT_PA18A_EIC_EXTINT2 (1ul << 18) +#define PIN_PB02A_EIC_EXTINT2 34L /**< \brief EIC signal: EXTINT2 on PB02 mux A */ +#define MUX_PB02A_EIC_EXTINT2 0L +#define PINMUX_PB02A_EIC_EXTINT2 ((PIN_PB02A_EIC_EXTINT2 << 16) | MUX_PB02A_EIC_EXTINT2) +#define PORT_PB02A_EIC_EXTINT2 (1ul << 2) +#define PIN_PA03A_EIC_EXTINT3 3L /**< \brief EIC signal: EXTINT3 on PA03 mux A */ +#define MUX_PA03A_EIC_EXTINT3 0L +#define PINMUX_PA03A_EIC_EXTINT3 ((PIN_PA03A_EIC_EXTINT3 << 16) | MUX_PA03A_EIC_EXTINT3) +#define PORT_PA03A_EIC_EXTINT3 (1ul << 3) +#define PIN_PA19A_EIC_EXTINT3 19L /**< \brief EIC signal: EXTINT3 on PA19 mux A */ +#define MUX_PA19A_EIC_EXTINT3 0L +#define PINMUX_PA19A_EIC_EXTINT3 ((PIN_PA19A_EIC_EXTINT3 << 16) | MUX_PA19A_EIC_EXTINT3) +#define PORT_PA19A_EIC_EXTINT3 (1ul << 19) +#define PIN_PB03A_EIC_EXTINT3 35L /**< \brief EIC signal: EXTINT3 on PB03 mux A */ +#define MUX_PB03A_EIC_EXTINT3 0L +#define PINMUX_PB03A_EIC_EXTINT3 ((PIN_PB03A_EIC_EXTINT3 << 16) | MUX_PB03A_EIC_EXTINT3) +#define PORT_PB03A_EIC_EXTINT3 (1ul << 3) +#define PIN_PA04A_EIC_EXTINT4 4L /**< \brief EIC signal: EXTINT4 on PA04 mux A */ +#define MUX_PA04A_EIC_EXTINT4 0L +#define PINMUX_PA04A_EIC_EXTINT4 ((PIN_PA04A_EIC_EXTINT4 << 16) | MUX_PA04A_EIC_EXTINT4) +#define PORT_PA04A_EIC_EXTINT4 (1ul << 4) +#define PIN_PA20A_EIC_EXTINT4 20L /**< \brief EIC signal: EXTINT4 on PA20 mux A */ +#define MUX_PA20A_EIC_EXTINT4 0L +#define PINMUX_PA20A_EIC_EXTINT4 ((PIN_PA20A_EIC_EXTINT4 << 16) | MUX_PA20A_EIC_EXTINT4) +#define PORT_PA20A_EIC_EXTINT4 (1ul << 20) +#define PIN_PA05A_EIC_EXTINT5 5L /**< \brief EIC signal: EXTINT5 on PA05 mux A */ +#define MUX_PA05A_EIC_EXTINT5 0L +#define PINMUX_PA05A_EIC_EXTINT5 ((PIN_PA05A_EIC_EXTINT5 << 16) | MUX_PA05A_EIC_EXTINT5) +#define PORT_PA05A_EIC_EXTINT5 (1ul << 5) +#define PIN_PA21A_EIC_EXTINT5 21L /**< \brief EIC signal: EXTINT5 on PA21 mux A */ +#define MUX_PA21A_EIC_EXTINT5 0L +#define PINMUX_PA21A_EIC_EXTINT5 ((PIN_PA21A_EIC_EXTINT5 << 16) | MUX_PA21A_EIC_EXTINT5) +#define PORT_PA21A_EIC_EXTINT5 (1ul << 21) +#define PIN_PA06A_EIC_EXTINT6 6L /**< \brief EIC signal: EXTINT6 on PA06 mux A */ +#define MUX_PA06A_EIC_EXTINT6 0L +#define PINMUX_PA06A_EIC_EXTINT6 ((PIN_PA06A_EIC_EXTINT6 << 16) | MUX_PA06A_EIC_EXTINT6) +#define PORT_PA06A_EIC_EXTINT6 (1ul << 6) +#define PIN_PA22A_EIC_EXTINT6 22L /**< \brief EIC signal: EXTINT6 on PA22 mux A */ +#define MUX_PA22A_EIC_EXTINT6 0L +#define PINMUX_PA22A_EIC_EXTINT6 ((PIN_PA22A_EIC_EXTINT6 << 16) | MUX_PA22A_EIC_EXTINT6) +#define PORT_PA22A_EIC_EXTINT6 (1ul << 22) +#define PIN_PB22A_EIC_EXTINT6 54L /**< \brief EIC signal: EXTINT6 on PB22 mux A */ +#define MUX_PB22A_EIC_EXTINT6 0L +#define PINMUX_PB22A_EIC_EXTINT6 ((PIN_PB22A_EIC_EXTINT6 << 16) | MUX_PB22A_EIC_EXTINT6) +#define PORT_PB22A_EIC_EXTINT6 (1ul << 22) +#define PIN_PA07A_EIC_EXTINT7 7L /**< \brief EIC signal: EXTINT7 on PA07 mux A */ +#define MUX_PA07A_EIC_EXTINT7 0L +#define PINMUX_PA07A_EIC_EXTINT7 ((PIN_PA07A_EIC_EXTINT7 << 16) | MUX_PA07A_EIC_EXTINT7) +#define PORT_PA07A_EIC_EXTINT7 (1ul << 7) +#define PIN_PA23A_EIC_EXTINT7 23L /**< \brief EIC signal: EXTINT7 on PA23 mux A */ +#define MUX_PA23A_EIC_EXTINT7 0L +#define PINMUX_PA23A_EIC_EXTINT7 ((PIN_PA23A_EIC_EXTINT7 << 16) | MUX_PA23A_EIC_EXTINT7) +#define PORT_PA23A_EIC_EXTINT7 (1ul << 23) +#define PIN_PB23A_EIC_EXTINT7 55L /**< \brief EIC signal: EXTINT7 on PB23 mux A */ +#define MUX_PB23A_EIC_EXTINT7 0L +#define PINMUX_PB23A_EIC_EXTINT7 ((PIN_PB23A_EIC_EXTINT7 << 16) | MUX_PB23A_EIC_EXTINT7) +#define PORT_PB23A_EIC_EXTINT7 (1ul << 23) +#define PIN_PA28A_EIC_EXTINT8 28L /**< \brief EIC signal: EXTINT8 on PA28 mux A */ +#define MUX_PA28A_EIC_EXTINT8 0L +#define PINMUX_PA28A_EIC_EXTINT8 ((PIN_PA28A_EIC_EXTINT8 << 16) | MUX_PA28A_EIC_EXTINT8) +#define PORT_PA28A_EIC_EXTINT8 (1ul << 28) +#define PIN_PB08A_EIC_EXTINT8 40L /**< \brief EIC signal: EXTINT8 on PB08 mux A */ +#define MUX_PB08A_EIC_EXTINT8 0L +#define PINMUX_PB08A_EIC_EXTINT8 ((PIN_PB08A_EIC_EXTINT8 << 16) | MUX_PB08A_EIC_EXTINT8) +#define PORT_PB08A_EIC_EXTINT8 (1ul << 8) +#define PIN_PA09A_EIC_EXTINT9 9L /**< \brief EIC signal: EXTINT9 on PA09 mux A */ +#define MUX_PA09A_EIC_EXTINT9 0L +#define PINMUX_PA09A_EIC_EXTINT9 ((PIN_PA09A_EIC_EXTINT9 << 16) | MUX_PA09A_EIC_EXTINT9) +#define PORT_PA09A_EIC_EXTINT9 (1ul << 9) +#define PIN_PB09A_EIC_EXTINT9 41L /**< \brief EIC signal: EXTINT9 on PB09 mux A */ +#define MUX_PB09A_EIC_EXTINT9 0L +#define PINMUX_PB09A_EIC_EXTINT9 ((PIN_PB09A_EIC_EXTINT9 << 16) | MUX_PB09A_EIC_EXTINT9) +#define PORT_PB09A_EIC_EXTINT9 (1ul << 9) +#define PIN_PA10A_EIC_EXTINT10 10L /**< \brief EIC signal: EXTINT10 on PA10 mux A */ +#define MUX_PA10A_EIC_EXTINT10 0L +#define PINMUX_PA10A_EIC_EXTINT10 ((PIN_PA10A_EIC_EXTINT10 << 16) | MUX_PA10A_EIC_EXTINT10) +#define PORT_PA10A_EIC_EXTINT10 (1ul << 10) +#define PIN_PA30A_EIC_EXTINT10 30L /**< \brief EIC signal: EXTINT10 on PA30 mux A */ +#define MUX_PA30A_EIC_EXTINT10 0L +#define PINMUX_PA30A_EIC_EXTINT10 ((PIN_PA30A_EIC_EXTINT10 << 16) | MUX_PA30A_EIC_EXTINT10) +#define PORT_PA30A_EIC_EXTINT10 (1ul << 30) +#define PIN_PB10A_EIC_EXTINT10 42L /**< \brief EIC signal: EXTINT10 on PB10 mux A */ +#define MUX_PB10A_EIC_EXTINT10 0L +#define PINMUX_PB10A_EIC_EXTINT10 ((PIN_PB10A_EIC_EXTINT10 << 16) | MUX_PB10A_EIC_EXTINT10) +#define PORT_PB10A_EIC_EXTINT10 (1ul << 10) +#define PIN_PA11A_EIC_EXTINT11 11L /**< \brief EIC signal: EXTINT11 on PA11 mux A */ +#define MUX_PA11A_EIC_EXTINT11 0L +#define PINMUX_PA11A_EIC_EXTINT11 ((PIN_PA11A_EIC_EXTINT11 << 16) | MUX_PA11A_EIC_EXTINT11) +#define PORT_PA11A_EIC_EXTINT11 (1ul << 11) +#define PIN_PA31A_EIC_EXTINT11 31L /**< \brief EIC signal: EXTINT11 on PA31 mux A */ +#define MUX_PA31A_EIC_EXTINT11 0L +#define PINMUX_PA31A_EIC_EXTINT11 ((PIN_PA31A_EIC_EXTINT11 << 16) | MUX_PA31A_EIC_EXTINT11) +#define PORT_PA31A_EIC_EXTINT11 (1ul << 31) +#define PIN_PB11A_EIC_EXTINT11 43L /**< \brief EIC signal: EXTINT11 on PB11 mux A */ +#define MUX_PB11A_EIC_EXTINT11 0L +#define PINMUX_PB11A_EIC_EXTINT11 ((PIN_PB11A_EIC_EXTINT11 << 16) | MUX_PB11A_EIC_EXTINT11) +#define PORT_PB11A_EIC_EXTINT11 (1ul << 11) +#define PIN_PA12A_EIC_EXTINT12 12L /**< \brief EIC signal: EXTINT12 on PA12 mux A */ +#define MUX_PA12A_EIC_EXTINT12 0L +#define PINMUX_PA12A_EIC_EXTINT12 ((PIN_PA12A_EIC_EXTINT12 << 16) | MUX_PA12A_EIC_EXTINT12) +#define PORT_PA12A_EIC_EXTINT12 (1ul << 12) +#define PIN_PA24A_EIC_EXTINT12 24L /**< \brief EIC signal: EXTINT12 on PA24 mux A */ +#define MUX_PA24A_EIC_EXTINT12 0L +#define PINMUX_PA24A_EIC_EXTINT12 ((PIN_PA24A_EIC_EXTINT12 << 16) | MUX_PA24A_EIC_EXTINT12) +#define PORT_PA24A_EIC_EXTINT12 (1ul << 24) +#define PIN_PA13A_EIC_EXTINT13 13L /**< \brief EIC signal: EXTINT13 on PA13 mux A */ +#define MUX_PA13A_EIC_EXTINT13 0L +#define PINMUX_PA13A_EIC_EXTINT13 ((PIN_PA13A_EIC_EXTINT13 << 16) | MUX_PA13A_EIC_EXTINT13) +#define PORT_PA13A_EIC_EXTINT13 (1ul << 13) +#define PIN_PA25A_EIC_EXTINT13 25L /**< \brief EIC signal: EXTINT13 on PA25 mux A */ +#define MUX_PA25A_EIC_EXTINT13 0L +#define PINMUX_PA25A_EIC_EXTINT13 ((PIN_PA25A_EIC_EXTINT13 << 16) | MUX_PA25A_EIC_EXTINT13) +#define PORT_PA25A_EIC_EXTINT13 (1ul << 25) +#define PIN_PA14A_EIC_EXTINT14 14L /**< \brief EIC signal: EXTINT14 on PA14 mux A */ +#define MUX_PA14A_EIC_EXTINT14 0L +#define PINMUX_PA14A_EIC_EXTINT14 ((PIN_PA14A_EIC_EXTINT14 << 16) | MUX_PA14A_EIC_EXTINT14) +#define PORT_PA14A_EIC_EXTINT14 (1ul << 14) +#define PIN_PA27A_EIC_EXTINT15 27L /**< \brief EIC signal: EXTINT15 on PA27 mux A */ +#define MUX_PA27A_EIC_EXTINT15 0L +#define PINMUX_PA27A_EIC_EXTINT15 ((PIN_PA27A_EIC_EXTINT15 << 16) | MUX_PA27A_EIC_EXTINT15) +#define PORT_PA27A_EIC_EXTINT15 (1ul << 27) +#define PIN_PA15A_EIC_EXTINT15 15L /**< \brief EIC signal: EXTINT15 on PA15 mux A */ +#define MUX_PA15A_EIC_EXTINT15 0L +#define PINMUX_PA15A_EIC_EXTINT15 ((PIN_PA15A_EIC_EXTINT15 << 16) | MUX_PA15A_EIC_EXTINT15) +#define PORT_PA15A_EIC_EXTINT15 (1ul << 15) +#define PIN_PA08A_EIC_NMI 8L /**< \brief EIC signal: NMI on PA08 mux A */ +#define MUX_PA08A_EIC_NMI 0L +#define PINMUX_PA08A_EIC_NMI ((PIN_PA08A_EIC_NMI << 16) | MUX_PA08A_EIC_NMI) +#define PORT_PA08A_EIC_NMI (1ul << 8) +/* ========== PORT definition for USB peripheral ========== */ +#define PIN_PA24G_USB_DM 24L /**< \brief USB signal: DM on PA24 mux G */ +#define MUX_PA24G_USB_DM 6L +#define PINMUX_PA24G_USB_DM ((PIN_PA24G_USB_DM << 16) | MUX_PA24G_USB_DM) +#define PORT_PA24G_USB_DM (1ul << 24) +#define PIN_PA25G_USB_DP 25L /**< \brief USB signal: DP on PA25 mux G */ +#define MUX_PA25G_USB_DP 6L +#define PINMUX_PA25G_USB_DP ((PIN_PA25G_USB_DP << 16) | MUX_PA25G_USB_DP) +#define PORT_PA25G_USB_DP (1ul << 25) +#define PIN_PA23G_USB_SOF_1KHZ 23L /**< \brief USB signal: SOF_1KHZ on PA23 mux G */ +#define MUX_PA23G_USB_SOF_1KHZ 6L +#define PINMUX_PA23G_USB_SOF_1KHZ ((PIN_PA23G_USB_SOF_1KHZ << 16) | MUX_PA23G_USB_SOF_1KHZ) +#define PORT_PA23G_USB_SOF_1KHZ (1ul << 23) +/* ========== PORT definition for SERCOM0 peripheral ========== */ +#define PIN_PA04D_SERCOM0_PAD0 4L /**< \brief SERCOM0 signal: PAD0 on PA04 mux D */ +#define MUX_PA04D_SERCOM0_PAD0 3L +#define PINMUX_PA04D_SERCOM0_PAD0 ((PIN_PA04D_SERCOM0_PAD0 << 16) | MUX_PA04D_SERCOM0_PAD0) +#define PORT_PA04D_SERCOM0_PAD0 (1ul << 4) +#define PIN_PA08C_SERCOM0_PAD0 8L /**< \brief SERCOM0 signal: PAD0 on PA08 mux C */ +#define MUX_PA08C_SERCOM0_PAD0 2L +#define PINMUX_PA08C_SERCOM0_PAD0 ((PIN_PA08C_SERCOM0_PAD0 << 16) | MUX_PA08C_SERCOM0_PAD0) +#define PORT_PA08C_SERCOM0_PAD0 (1ul << 8) +#define PIN_PA05D_SERCOM0_PAD1 5L /**< \brief SERCOM0 signal: PAD1 on PA05 mux D */ +#define MUX_PA05D_SERCOM0_PAD1 3L +#define PINMUX_PA05D_SERCOM0_PAD1 ((PIN_PA05D_SERCOM0_PAD1 << 16) | MUX_PA05D_SERCOM0_PAD1) +#define PORT_PA05D_SERCOM0_PAD1 (1ul << 5) +#define PIN_PA09C_SERCOM0_PAD1 9L /**< \brief SERCOM0 signal: PAD1 on PA09 mux C */ +#define MUX_PA09C_SERCOM0_PAD1 2L +#define PINMUX_PA09C_SERCOM0_PAD1 ((PIN_PA09C_SERCOM0_PAD1 << 16) | MUX_PA09C_SERCOM0_PAD1) +#define PORT_PA09C_SERCOM0_PAD1 (1ul << 9) +#define PIN_PA06D_SERCOM0_PAD2 6L /**< \brief SERCOM0 signal: PAD2 on PA06 mux D */ +#define MUX_PA06D_SERCOM0_PAD2 3L +#define PINMUX_PA06D_SERCOM0_PAD2 ((PIN_PA06D_SERCOM0_PAD2 << 16) | MUX_PA06D_SERCOM0_PAD2) +#define PORT_PA06D_SERCOM0_PAD2 (1ul << 6) +#define PIN_PA10C_SERCOM0_PAD2 10L /**< \brief SERCOM0 signal: PAD2 on PA10 mux C */ +#define MUX_PA10C_SERCOM0_PAD2 2L +#define PINMUX_PA10C_SERCOM0_PAD2 ((PIN_PA10C_SERCOM0_PAD2 << 16) | MUX_PA10C_SERCOM0_PAD2) +#define PORT_PA10C_SERCOM0_PAD2 (1ul << 10) +#define PIN_PA07D_SERCOM0_PAD3 7L /**< \brief SERCOM0 signal: PAD3 on PA07 mux D */ +#define MUX_PA07D_SERCOM0_PAD3 3L +#define PINMUX_PA07D_SERCOM0_PAD3 ((PIN_PA07D_SERCOM0_PAD3 << 16) | MUX_PA07D_SERCOM0_PAD3) +#define PORT_PA07D_SERCOM0_PAD3 (1ul << 7) +#define PIN_PA11C_SERCOM0_PAD3 11L /**< \brief SERCOM0 signal: PAD3 on PA11 mux C */ +#define MUX_PA11C_SERCOM0_PAD3 2L +#define PINMUX_PA11C_SERCOM0_PAD3 ((PIN_PA11C_SERCOM0_PAD3 << 16) | MUX_PA11C_SERCOM0_PAD3) +#define PORT_PA11C_SERCOM0_PAD3 (1ul << 11) +/* ========== PORT definition for SERCOM1 peripheral ========== */ +#define PIN_PA16C_SERCOM1_PAD0 16L /**< \brief SERCOM1 signal: PAD0 on PA16 mux C */ +#define MUX_PA16C_SERCOM1_PAD0 2L +#define PINMUX_PA16C_SERCOM1_PAD0 ((PIN_PA16C_SERCOM1_PAD0 << 16) | MUX_PA16C_SERCOM1_PAD0) +#define PORT_PA16C_SERCOM1_PAD0 (1ul << 16) +#define PIN_PA00D_SERCOM1_PAD0 0L /**< \brief SERCOM1 signal: PAD0 on PA00 mux D */ +#define MUX_PA00D_SERCOM1_PAD0 3L +#define PINMUX_PA00D_SERCOM1_PAD0 ((PIN_PA00D_SERCOM1_PAD0 << 16) | MUX_PA00D_SERCOM1_PAD0) +#define PORT_PA00D_SERCOM1_PAD0 (1ul << 0) +#define PIN_PA17C_SERCOM1_PAD1 17L /**< \brief SERCOM1 signal: PAD1 on PA17 mux C */ +#define MUX_PA17C_SERCOM1_PAD1 2L +#define PINMUX_PA17C_SERCOM1_PAD1 ((PIN_PA17C_SERCOM1_PAD1 << 16) | MUX_PA17C_SERCOM1_PAD1) +#define PORT_PA17C_SERCOM1_PAD1 (1ul << 17) +#define PIN_PA01D_SERCOM1_PAD1 1L /**< \brief SERCOM1 signal: PAD1 on PA01 mux D */ +#define MUX_PA01D_SERCOM1_PAD1 3L +#define PINMUX_PA01D_SERCOM1_PAD1 ((PIN_PA01D_SERCOM1_PAD1 << 16) | MUX_PA01D_SERCOM1_PAD1) +#define PORT_PA01D_SERCOM1_PAD1 (1ul << 1) +#define PIN_PA30D_SERCOM1_PAD2 30L /**< \brief SERCOM1 signal: PAD2 on PA30 mux D */ +#define MUX_PA30D_SERCOM1_PAD2 3L +#define PINMUX_PA30D_SERCOM1_PAD2 ((PIN_PA30D_SERCOM1_PAD2 << 16) | MUX_PA30D_SERCOM1_PAD2) +#define PORT_PA30D_SERCOM1_PAD2 (1ul << 30) +#define PIN_PA18C_SERCOM1_PAD2 18L /**< \brief SERCOM1 signal: PAD2 on PA18 mux C */ +#define MUX_PA18C_SERCOM1_PAD2 2L +#define PINMUX_PA18C_SERCOM1_PAD2 ((PIN_PA18C_SERCOM1_PAD2 << 16) | MUX_PA18C_SERCOM1_PAD2) +#define PORT_PA18C_SERCOM1_PAD2 (1ul << 18) +#define PIN_PA31D_SERCOM1_PAD3 31L /**< \brief SERCOM1 signal: PAD3 on PA31 mux D */ +#define MUX_PA31D_SERCOM1_PAD3 3L +#define PINMUX_PA31D_SERCOM1_PAD3 ((PIN_PA31D_SERCOM1_PAD3 << 16) | MUX_PA31D_SERCOM1_PAD3) +#define PORT_PA31D_SERCOM1_PAD3 (1ul << 31) +#define PIN_PA19C_SERCOM1_PAD3 19L /**< \brief SERCOM1 signal: PAD3 on PA19 mux C */ +#define MUX_PA19C_SERCOM1_PAD3 2L +#define PINMUX_PA19C_SERCOM1_PAD3 ((PIN_PA19C_SERCOM1_PAD3 << 16) | MUX_PA19C_SERCOM1_PAD3) +#define PORT_PA19C_SERCOM1_PAD3 (1ul << 19) +/* ========== PORT definition for SERCOM2 peripheral ========== */ +#define PIN_PA08D_SERCOM2_PAD0 8L /**< \brief SERCOM2 signal: PAD0 on PA08 mux D */ +#define MUX_PA08D_SERCOM2_PAD0 3L +#define PINMUX_PA08D_SERCOM2_PAD0 ((PIN_PA08D_SERCOM2_PAD0 << 16) | MUX_PA08D_SERCOM2_PAD0) +#define PORT_PA08D_SERCOM2_PAD0 (1ul << 8) +#define PIN_PA12C_SERCOM2_PAD0 12L /**< \brief SERCOM2 signal: PAD0 on PA12 mux C */ +#define MUX_PA12C_SERCOM2_PAD0 2L +#define PINMUX_PA12C_SERCOM2_PAD0 ((PIN_PA12C_SERCOM2_PAD0 << 16) | MUX_PA12C_SERCOM2_PAD0) +#define PORT_PA12C_SERCOM2_PAD0 (1ul << 12) +#define PIN_PA09D_SERCOM2_PAD1 9L /**< \brief SERCOM2 signal: PAD1 on PA09 mux D */ +#define MUX_PA09D_SERCOM2_PAD1 3L +#define PINMUX_PA09D_SERCOM2_PAD1 ((PIN_PA09D_SERCOM2_PAD1 << 16) | MUX_PA09D_SERCOM2_PAD1) +#define PORT_PA09D_SERCOM2_PAD1 (1ul << 9) +#define PIN_PA13C_SERCOM2_PAD1 13L /**< \brief SERCOM2 signal: PAD1 on PA13 mux C */ +#define MUX_PA13C_SERCOM2_PAD1 2L +#define PINMUX_PA13C_SERCOM2_PAD1 ((PIN_PA13C_SERCOM2_PAD1 << 16) | MUX_PA13C_SERCOM2_PAD1) +#define PORT_PA13C_SERCOM2_PAD1 (1ul << 13) +#define PIN_PA10D_SERCOM2_PAD2 10L /**< \brief SERCOM2 signal: PAD2 on PA10 mux D */ +#define MUX_PA10D_SERCOM2_PAD2 3L +#define PINMUX_PA10D_SERCOM2_PAD2 ((PIN_PA10D_SERCOM2_PAD2 << 16) | MUX_PA10D_SERCOM2_PAD2) +#define PORT_PA10D_SERCOM2_PAD2 (1ul << 10) +#define PIN_PA14C_SERCOM2_PAD2 14L /**< \brief SERCOM2 signal: PAD2 on PA14 mux C */ +#define MUX_PA14C_SERCOM2_PAD2 2L +#define PINMUX_PA14C_SERCOM2_PAD2 ((PIN_PA14C_SERCOM2_PAD2 << 16) | MUX_PA14C_SERCOM2_PAD2) +#define PORT_PA14C_SERCOM2_PAD2 (1ul << 14) +#define PIN_PA11D_SERCOM2_PAD3 11L /**< \brief SERCOM2 signal: PAD3 on PA11 mux D */ +#define MUX_PA11D_SERCOM2_PAD3 3L +#define PINMUX_PA11D_SERCOM2_PAD3 ((PIN_PA11D_SERCOM2_PAD3 << 16) | MUX_PA11D_SERCOM2_PAD3) +#define PORT_PA11D_SERCOM2_PAD3 (1ul << 11) +#define PIN_PA15C_SERCOM2_PAD3 15L /**< \brief SERCOM2 signal: PAD3 on PA15 mux C */ +#define MUX_PA15C_SERCOM2_PAD3 2L +#define PINMUX_PA15C_SERCOM2_PAD3 ((PIN_PA15C_SERCOM2_PAD3 << 16) | MUX_PA15C_SERCOM2_PAD3) +#define PORT_PA15C_SERCOM2_PAD3 (1ul << 15) +/* ========== PORT definition for SERCOM3 peripheral ========== */ +#define PIN_PA16D_SERCOM3_PAD0 16L /**< \brief SERCOM3 signal: PAD0 on PA16 mux D */ +#define MUX_PA16D_SERCOM3_PAD0 3L +#define PINMUX_PA16D_SERCOM3_PAD0 ((PIN_PA16D_SERCOM3_PAD0 << 16) | MUX_PA16D_SERCOM3_PAD0) +#define PORT_PA16D_SERCOM3_PAD0 (1ul << 16) +#define PIN_PA22C_SERCOM3_PAD0 22L /**< \brief SERCOM3 signal: PAD0 on PA22 mux C */ +#define MUX_PA22C_SERCOM3_PAD0 2L +#define PINMUX_PA22C_SERCOM3_PAD0 ((PIN_PA22C_SERCOM3_PAD0 << 16) | MUX_PA22C_SERCOM3_PAD0) +#define PORT_PA22C_SERCOM3_PAD0 (1ul << 22) +#define PIN_PA17D_SERCOM3_PAD1 17L /**< \brief SERCOM3 signal: PAD1 on PA17 mux D */ +#define MUX_PA17D_SERCOM3_PAD1 3L +#define PINMUX_PA17D_SERCOM3_PAD1 ((PIN_PA17D_SERCOM3_PAD1 << 16) | MUX_PA17D_SERCOM3_PAD1) +#define PORT_PA17D_SERCOM3_PAD1 (1ul << 17) +#define PIN_PA23C_SERCOM3_PAD1 23L /**< \brief SERCOM3 signal: PAD1 on PA23 mux C */ +#define MUX_PA23C_SERCOM3_PAD1 2L +#define PINMUX_PA23C_SERCOM3_PAD1 ((PIN_PA23C_SERCOM3_PAD1 << 16) | MUX_PA23C_SERCOM3_PAD1) +#define PORT_PA23C_SERCOM3_PAD1 (1ul << 23) +#define PIN_PA18D_SERCOM3_PAD2 18L /**< \brief SERCOM3 signal: PAD2 on PA18 mux D */ +#define MUX_PA18D_SERCOM3_PAD2 3L +#define PINMUX_PA18D_SERCOM3_PAD2 ((PIN_PA18D_SERCOM3_PAD2 << 16) | MUX_PA18D_SERCOM3_PAD2) +#define PORT_PA18D_SERCOM3_PAD2 (1ul << 18) +#define PIN_PA20D_SERCOM3_PAD2 20L /**< \brief SERCOM3 signal: PAD2 on PA20 mux D */ +#define MUX_PA20D_SERCOM3_PAD2 3L +#define PINMUX_PA20D_SERCOM3_PAD2 ((PIN_PA20D_SERCOM3_PAD2 << 16) | MUX_PA20D_SERCOM3_PAD2) +#define PORT_PA20D_SERCOM3_PAD2 (1ul << 20) +#define PIN_PA24C_SERCOM3_PAD2 24L /**< \brief SERCOM3 signal: PAD2 on PA24 mux C */ +#define MUX_PA24C_SERCOM3_PAD2 2L +#define PINMUX_PA24C_SERCOM3_PAD2 ((PIN_PA24C_SERCOM3_PAD2 << 16) | MUX_PA24C_SERCOM3_PAD2) +#define PORT_PA24C_SERCOM3_PAD2 (1ul << 24) +#define PIN_PA19D_SERCOM3_PAD3 19L /**< \brief SERCOM3 signal: PAD3 on PA19 mux D */ +#define MUX_PA19D_SERCOM3_PAD3 3L +#define PINMUX_PA19D_SERCOM3_PAD3 ((PIN_PA19D_SERCOM3_PAD3 << 16) | MUX_PA19D_SERCOM3_PAD3) +#define PORT_PA19D_SERCOM3_PAD3 (1ul << 19) +#define PIN_PA21D_SERCOM3_PAD3 21L /**< \brief SERCOM3 signal: PAD3 on PA21 mux D */ +#define MUX_PA21D_SERCOM3_PAD3 3L +#define PINMUX_PA21D_SERCOM3_PAD3 ((PIN_PA21D_SERCOM3_PAD3 << 16) | MUX_PA21D_SERCOM3_PAD3) +#define PORT_PA21D_SERCOM3_PAD3 (1ul << 21) +#define PIN_PA25C_SERCOM3_PAD3 25L /**< \brief SERCOM3 signal: PAD3 on PA25 mux C */ +#define MUX_PA25C_SERCOM3_PAD3 2L +#define PINMUX_PA25C_SERCOM3_PAD3 ((PIN_PA25C_SERCOM3_PAD3 << 16) | MUX_PA25C_SERCOM3_PAD3) +#define PORT_PA25C_SERCOM3_PAD3 (1ul << 25) +/* ========== PORT definition for SERCOM4 peripheral ========== */ +#define PIN_PA12D_SERCOM4_PAD0 12L /**< \brief SERCOM4 signal: PAD0 on PA12 mux D */ +#define MUX_PA12D_SERCOM4_PAD0 3L +#define PINMUX_PA12D_SERCOM4_PAD0 ((PIN_PA12D_SERCOM4_PAD0 << 16) | MUX_PA12D_SERCOM4_PAD0) +#define PORT_PA12D_SERCOM4_PAD0 (1ul << 12) +#define PIN_PB08D_SERCOM4_PAD0 40L /**< \brief SERCOM4 signal: PAD0 on PB08 mux D */ +#define MUX_PB08D_SERCOM4_PAD0 3L +#define PINMUX_PB08D_SERCOM4_PAD0 ((PIN_PB08D_SERCOM4_PAD0 << 16) | MUX_PB08D_SERCOM4_PAD0) +#define PORT_PB08D_SERCOM4_PAD0 (1ul << 8) +#define PIN_PA13D_SERCOM4_PAD1 13L /**< \brief SERCOM4 signal: PAD1 on PA13 mux D */ +#define MUX_PA13D_SERCOM4_PAD1 3L +#define PINMUX_PA13D_SERCOM4_PAD1 ((PIN_PA13D_SERCOM4_PAD1 << 16) | MUX_PA13D_SERCOM4_PAD1) +#define PORT_PA13D_SERCOM4_PAD1 (1ul << 13) +#define PIN_PB09D_SERCOM4_PAD1 41L /**< \brief SERCOM4 signal: PAD1 on PB09 mux D */ +#define MUX_PB09D_SERCOM4_PAD1 3L +#define PINMUX_PB09D_SERCOM4_PAD1 ((PIN_PB09D_SERCOM4_PAD1 << 16) | MUX_PB09D_SERCOM4_PAD1) +#define PORT_PB09D_SERCOM4_PAD1 (1ul << 9) +#define PIN_PA14D_SERCOM4_PAD2 14L /**< \brief SERCOM4 signal: PAD2 on PA14 mux D */ +#define MUX_PA14D_SERCOM4_PAD2 3L +#define PINMUX_PA14D_SERCOM4_PAD2 ((PIN_PA14D_SERCOM4_PAD2 << 16) | MUX_PA14D_SERCOM4_PAD2) +#define PORT_PA14D_SERCOM4_PAD2 (1ul << 14) +#define PIN_PB10D_SERCOM4_PAD2 42L /**< \brief SERCOM4 signal: PAD2 on PB10 mux D */ +#define MUX_PB10D_SERCOM4_PAD2 3L +#define PINMUX_PB10D_SERCOM4_PAD2 ((PIN_PB10D_SERCOM4_PAD2 << 16) | MUX_PB10D_SERCOM4_PAD2) +#define PORT_PB10D_SERCOM4_PAD2 (1ul << 10) +#define PIN_PA15D_SERCOM4_PAD3 15L /**< \brief SERCOM4 signal: PAD3 on PA15 mux D */ +#define MUX_PA15D_SERCOM4_PAD3 3L +#define PINMUX_PA15D_SERCOM4_PAD3 ((PIN_PA15D_SERCOM4_PAD3 << 16) | MUX_PA15D_SERCOM4_PAD3) +#define PORT_PA15D_SERCOM4_PAD3 (1ul << 15) +#define PIN_PB11D_SERCOM4_PAD3 43L /**< \brief SERCOM4 signal: PAD3 on PB11 mux D */ +#define MUX_PB11D_SERCOM4_PAD3 3L +#define PINMUX_PB11D_SERCOM4_PAD3 ((PIN_PB11D_SERCOM4_PAD3 << 16) | MUX_PB11D_SERCOM4_PAD3) +#define PORT_PB11D_SERCOM4_PAD3 (1ul << 11) +/* ========== PORT definition for SERCOM5 peripheral ========== */ +#define PIN_PA22D_SERCOM5_PAD0 22L /**< \brief SERCOM5 signal: PAD0 on PA22 mux D */ +#define MUX_PA22D_SERCOM5_PAD0 3L +#define PINMUX_PA22D_SERCOM5_PAD0 ((PIN_PA22D_SERCOM5_PAD0 << 16) | MUX_PA22D_SERCOM5_PAD0) +#define PORT_PA22D_SERCOM5_PAD0 (1ul << 22) +#define PIN_PB02D_SERCOM5_PAD0 34L /**< \brief SERCOM5 signal: PAD0 on PB02 mux D */ +#define MUX_PB02D_SERCOM5_PAD0 3L +#define PINMUX_PB02D_SERCOM5_PAD0 ((PIN_PB02D_SERCOM5_PAD0 << 16) | MUX_PB02D_SERCOM5_PAD0) +#define PORT_PB02D_SERCOM5_PAD0 (1ul << 2) +#define PIN_PA23D_SERCOM5_PAD1 23L /**< \brief SERCOM5 signal: PAD1 on PA23 mux D */ +#define MUX_PA23D_SERCOM5_PAD1 3L +#define PINMUX_PA23D_SERCOM5_PAD1 ((PIN_PA23D_SERCOM5_PAD1 << 16) | MUX_PA23D_SERCOM5_PAD1) +#define PORT_PA23D_SERCOM5_PAD1 (1ul << 23) +#define PIN_PB03D_SERCOM5_PAD1 35L /**< \brief SERCOM5 signal: PAD1 on PB03 mux D */ +#define MUX_PB03D_SERCOM5_PAD1 3L +#define PINMUX_PB03D_SERCOM5_PAD1 ((PIN_PB03D_SERCOM5_PAD1 << 16) | MUX_PB03D_SERCOM5_PAD1) +#define PORT_PB03D_SERCOM5_PAD1 (1ul << 3) +#define PIN_PA24D_SERCOM5_PAD2 24L /**< \brief SERCOM5 signal: PAD2 on PA24 mux D */ +#define MUX_PA24D_SERCOM5_PAD2 3L +#define PINMUX_PA24D_SERCOM5_PAD2 ((PIN_PA24D_SERCOM5_PAD2 << 16) | MUX_PA24D_SERCOM5_PAD2) +#define PORT_PA24D_SERCOM5_PAD2 (1ul << 24) +#define PIN_PB22D_SERCOM5_PAD2 54L /**< \brief SERCOM5 signal: PAD2 on PB22 mux D */ +#define MUX_PB22D_SERCOM5_PAD2 3L +#define PINMUX_PB22D_SERCOM5_PAD2 ((PIN_PB22D_SERCOM5_PAD2 << 16) | MUX_PB22D_SERCOM5_PAD2) +#define PORT_PB22D_SERCOM5_PAD2 (1ul << 22) +#define PIN_PA20C_SERCOM5_PAD2 20L /**< \brief SERCOM5 signal: PAD2 on PA20 mux C */ +#define MUX_PA20C_SERCOM5_PAD2 2L +#define PINMUX_PA20C_SERCOM5_PAD2 ((PIN_PA20C_SERCOM5_PAD2 << 16) | MUX_PA20C_SERCOM5_PAD2) +#define PORT_PA20C_SERCOM5_PAD2 (1ul << 20) +#define PIN_PA25D_SERCOM5_PAD3 25L /**< \brief SERCOM5 signal: PAD3 on PA25 mux D */ +#define MUX_PA25D_SERCOM5_PAD3 3L +#define PINMUX_PA25D_SERCOM5_PAD3 ((PIN_PA25D_SERCOM5_PAD3 << 16) | MUX_PA25D_SERCOM5_PAD3) +#define PORT_PA25D_SERCOM5_PAD3 (1ul << 25) +#define PIN_PB23D_SERCOM5_PAD3 55L /**< \brief SERCOM5 signal: PAD3 on PB23 mux D */ +#define MUX_PB23D_SERCOM5_PAD3 3L +#define PINMUX_PB23D_SERCOM5_PAD3 ((PIN_PB23D_SERCOM5_PAD3 << 16) | MUX_PB23D_SERCOM5_PAD3) +#define PORT_PB23D_SERCOM5_PAD3 (1ul << 23) +#define PIN_PA21C_SERCOM5_PAD3 21L /**< \brief SERCOM5 signal: PAD3 on PA21 mux C */ +#define MUX_PA21C_SERCOM5_PAD3 2L +#define PINMUX_PA21C_SERCOM5_PAD3 ((PIN_PA21C_SERCOM5_PAD3 << 16) | MUX_PA21C_SERCOM5_PAD3) +#define PORT_PA21C_SERCOM5_PAD3 (1ul << 21) +/* ========== PORT definition for TCC0 peripheral ========== */ +#define PIN_PA04E_TCC0_WO0 4L /**< \brief TCC0 signal: WO0 on PA04 mux E */ +#define MUX_PA04E_TCC0_WO0 4L +#define PINMUX_PA04E_TCC0_WO0 ((PIN_PA04E_TCC0_WO0 << 16) | MUX_PA04E_TCC0_WO0) +#define PORT_PA04E_TCC0_WO0 (1ul << 4) +#define PIN_PA08E_TCC0_WO0 8L /**< \brief TCC0 signal: WO0 on PA08 mux E */ +#define MUX_PA08E_TCC0_WO0 4L +#define PINMUX_PA08E_TCC0_WO0 ((PIN_PA08E_TCC0_WO0 << 16) | MUX_PA08E_TCC0_WO0) +#define PORT_PA08E_TCC0_WO0 (1ul << 8) +#define PIN_PA05E_TCC0_WO1 5L /**< \brief TCC0 signal: WO1 on PA05 mux E */ +#define MUX_PA05E_TCC0_WO1 4L +#define PINMUX_PA05E_TCC0_WO1 ((PIN_PA05E_TCC0_WO1 << 16) | MUX_PA05E_TCC0_WO1) +#define PORT_PA05E_TCC0_WO1 (1ul << 5) +#define PIN_PA09E_TCC0_WO1 9L /**< \brief TCC0 signal: WO1 on PA09 mux E */ +#define MUX_PA09E_TCC0_WO1 4L +#define PINMUX_PA09E_TCC0_WO1 ((PIN_PA09E_TCC0_WO1 << 16) | MUX_PA09E_TCC0_WO1) +#define PORT_PA09E_TCC0_WO1 (1ul << 9) +#define PIN_PA10F_TCC0_WO2 10L /**< \brief TCC0 signal: WO2 on PA10 mux F */ +#define MUX_PA10F_TCC0_WO2 5L +#define PINMUX_PA10F_TCC0_WO2 ((PIN_PA10F_TCC0_WO2 << 16) | MUX_PA10F_TCC0_WO2) +#define PORT_PA10F_TCC0_WO2 (1ul << 10) +#define PIN_PA18F_TCC0_WO2 18L /**< \brief TCC0 signal: WO2 on PA18 mux F */ +#define MUX_PA18F_TCC0_WO2 5L +#define PINMUX_PA18F_TCC0_WO2 ((PIN_PA18F_TCC0_WO2 << 16) | MUX_PA18F_TCC0_WO2) +#define PORT_PA18F_TCC0_WO2 (1ul << 18) +#define PIN_PA11F_TCC0_WO3 11L /**< \brief TCC0 signal: WO3 on PA11 mux F */ +#define MUX_PA11F_TCC0_WO3 5L +#define PINMUX_PA11F_TCC0_WO3 ((PIN_PA11F_TCC0_WO3 << 16) | MUX_PA11F_TCC0_WO3) +#define PORT_PA11F_TCC0_WO3 (1ul << 11) +#define PIN_PA19F_TCC0_WO3 19L /**< \brief TCC0 signal: WO3 on PA19 mux F */ +#define MUX_PA19F_TCC0_WO3 5L +#define PINMUX_PA19F_TCC0_WO3 ((PIN_PA19F_TCC0_WO3 << 16) | MUX_PA19F_TCC0_WO3) +#define PORT_PA19F_TCC0_WO3 (1ul << 19) +#define PIN_PA22F_TCC0_WO4 22L /**< \brief TCC0 signal: WO4 on PA22 mux F */ +#define MUX_PA22F_TCC0_WO4 5L +#define PINMUX_PA22F_TCC0_WO4 ((PIN_PA22F_TCC0_WO4 << 16) | MUX_PA22F_TCC0_WO4) +#define PORT_PA22F_TCC0_WO4 (1ul << 22) +#define PIN_PB10F_TCC0_WO4 42L /**< \brief TCC0 signal: WO4 on PB10 mux F */ +#define MUX_PB10F_TCC0_WO4 5L +#define PINMUX_PB10F_TCC0_WO4 ((PIN_PB10F_TCC0_WO4 << 16) | MUX_PB10F_TCC0_WO4) +#define PORT_PB10F_TCC0_WO4 (1ul << 10) +#define PIN_PA14F_TCC0_WO4 14L /**< \brief TCC0 signal: WO4 on PA14 mux F */ +#define MUX_PA14F_TCC0_WO4 5L +#define PINMUX_PA14F_TCC0_WO4 ((PIN_PA14F_TCC0_WO4 << 16) | MUX_PA14F_TCC0_WO4) +#define PORT_PA14F_TCC0_WO4 (1ul << 14) +#define PIN_PA23F_TCC0_WO5 23L /**< \brief TCC0 signal: WO5 on PA23 mux F */ +#define MUX_PA23F_TCC0_WO5 5L +#define PINMUX_PA23F_TCC0_WO5 ((PIN_PA23F_TCC0_WO5 << 16) | MUX_PA23F_TCC0_WO5) +#define PORT_PA23F_TCC0_WO5 (1ul << 23) +#define PIN_PB11F_TCC0_WO5 43L /**< \brief TCC0 signal: WO5 on PB11 mux F */ +#define MUX_PB11F_TCC0_WO5 5L +#define PINMUX_PB11F_TCC0_WO5 ((PIN_PB11F_TCC0_WO5 << 16) | MUX_PB11F_TCC0_WO5) +#define PORT_PB11F_TCC0_WO5 (1ul << 11) +#define PIN_PA15F_TCC0_WO5 15L /**< \brief TCC0 signal: WO5 on PA15 mux F */ +#define MUX_PA15F_TCC0_WO5 5L +#define PINMUX_PA15F_TCC0_WO5 ((PIN_PA15F_TCC0_WO5 << 16) | MUX_PA15F_TCC0_WO5) +#define PORT_PA15F_TCC0_WO5 (1ul << 15) +#define PIN_PA12F_TCC0_WO6 12L /**< \brief TCC0 signal: WO6 on PA12 mux F */ +#define MUX_PA12F_TCC0_WO6 5L +#define PINMUX_PA12F_TCC0_WO6 ((PIN_PA12F_TCC0_WO6 << 16) | MUX_PA12F_TCC0_WO6) +#define PORT_PA12F_TCC0_WO6 (1ul << 12) +#define PIN_PA20F_TCC0_WO6 20L /**< \brief TCC0 signal: WO6 on PA20 mux F */ +#define MUX_PA20F_TCC0_WO6 5L +#define PINMUX_PA20F_TCC0_WO6 ((PIN_PA20F_TCC0_WO6 << 16) | MUX_PA20F_TCC0_WO6) +#define PORT_PA20F_TCC0_WO6 (1ul << 20) +#define PIN_PA16F_TCC0_WO6 16L /**< \brief TCC0 signal: WO6 on PA16 mux F */ +#define MUX_PA16F_TCC0_WO6 5L +#define PINMUX_PA16F_TCC0_WO6 ((PIN_PA16F_TCC0_WO6 << 16) | MUX_PA16F_TCC0_WO6) +#define PORT_PA16F_TCC0_WO6 (1ul << 16) +#define PIN_PA13F_TCC0_WO7 13L /**< \brief TCC0 signal: WO7 on PA13 mux F */ +#define MUX_PA13F_TCC0_WO7 5L +#define PINMUX_PA13F_TCC0_WO7 ((PIN_PA13F_TCC0_WO7 << 16) | MUX_PA13F_TCC0_WO7) +#define PORT_PA13F_TCC0_WO7 (1ul << 13) +#define PIN_PA21F_TCC0_WO7 21L /**< \brief TCC0 signal: WO7 on PA21 mux F */ +#define MUX_PA21F_TCC0_WO7 5L +#define PINMUX_PA21F_TCC0_WO7 ((PIN_PA21F_TCC0_WO7 << 16) | MUX_PA21F_TCC0_WO7) +#define PORT_PA21F_TCC0_WO7 (1ul << 21) +#define PIN_PA17F_TCC0_WO7 17L /**< \brief TCC0 signal: WO7 on PA17 mux F */ +#define MUX_PA17F_TCC0_WO7 5L +#define PINMUX_PA17F_TCC0_WO7 ((PIN_PA17F_TCC0_WO7 << 16) | MUX_PA17F_TCC0_WO7) +#define PORT_PA17F_TCC0_WO7 (1ul << 17) +/* ========== PORT definition for TCC1 peripheral ========== */ +#define PIN_PA06E_TCC1_WO0 6L /**< \brief TCC1 signal: WO0 on PA06 mux E */ +#define MUX_PA06E_TCC1_WO0 4L +#define PINMUX_PA06E_TCC1_WO0 ((PIN_PA06E_TCC1_WO0 << 16) | MUX_PA06E_TCC1_WO0) +#define PORT_PA06E_TCC1_WO0 (1ul << 6) +#define PIN_PA10E_TCC1_WO0 10L /**< \brief TCC1 signal: WO0 on PA10 mux E */ +#define MUX_PA10E_TCC1_WO0 4L +#define PINMUX_PA10E_TCC1_WO0 ((PIN_PA10E_TCC1_WO0 << 16) | MUX_PA10E_TCC1_WO0) +#define PORT_PA10E_TCC1_WO0 (1ul << 10) +#define PIN_PA30E_TCC1_WO0 30L /**< \brief TCC1 signal: WO0 on PA30 mux E */ +#define MUX_PA30E_TCC1_WO0 4L +#define PINMUX_PA30E_TCC1_WO0 ((PIN_PA30E_TCC1_WO0 << 16) | MUX_PA30E_TCC1_WO0) +#define PORT_PA30E_TCC1_WO0 (1ul << 30) +#define PIN_PA07E_TCC1_WO1 7L /**< \brief TCC1 signal: WO1 on PA07 mux E */ +#define MUX_PA07E_TCC1_WO1 4L +#define PINMUX_PA07E_TCC1_WO1 ((PIN_PA07E_TCC1_WO1 << 16) | MUX_PA07E_TCC1_WO1) +#define PORT_PA07E_TCC1_WO1 (1ul << 7) +#define PIN_PA11E_TCC1_WO1 11L /**< \brief TCC1 signal: WO1 on PA11 mux E */ +#define MUX_PA11E_TCC1_WO1 4L +#define PINMUX_PA11E_TCC1_WO1 ((PIN_PA11E_TCC1_WO1 << 16) | MUX_PA11E_TCC1_WO1) +#define PORT_PA11E_TCC1_WO1 (1ul << 11) +#define PIN_PA31E_TCC1_WO1 31L /**< \brief TCC1 signal: WO1 on PA31 mux E */ +#define MUX_PA31E_TCC1_WO1 4L +#define PINMUX_PA31E_TCC1_WO1 ((PIN_PA31E_TCC1_WO1 << 16) | MUX_PA31E_TCC1_WO1) +#define PORT_PA31E_TCC1_WO1 (1ul << 31) +#define PIN_PA08F_TCC1_WO2 8L /**< \brief TCC1 signal: WO2 on PA08 mux F */ +#define MUX_PA08F_TCC1_WO2 5L +#define PINMUX_PA08F_TCC1_WO2 ((PIN_PA08F_TCC1_WO2 << 16) | MUX_PA08F_TCC1_WO2) +#define PORT_PA08F_TCC1_WO2 (1ul << 8) +#define PIN_PA24F_TCC1_WO2 24L /**< \brief TCC1 signal: WO2 on PA24 mux F */ +#define MUX_PA24F_TCC1_WO2 5L +#define PINMUX_PA24F_TCC1_WO2 ((PIN_PA24F_TCC1_WO2 << 16) | MUX_PA24F_TCC1_WO2) +#define PORT_PA24F_TCC1_WO2 (1ul << 24) +#define PIN_PA09F_TCC1_WO3 9L /**< \brief TCC1 signal: WO3 on PA09 mux F */ +#define MUX_PA09F_TCC1_WO3 5L +#define PINMUX_PA09F_TCC1_WO3 ((PIN_PA09F_TCC1_WO3 << 16) | MUX_PA09F_TCC1_WO3) +#define PORT_PA09F_TCC1_WO3 (1ul << 9) +#define PIN_PA25F_TCC1_WO3 25L /**< \brief TCC1 signal: WO3 on PA25 mux F */ +#define MUX_PA25F_TCC1_WO3 5L +#define PINMUX_PA25F_TCC1_WO3 ((PIN_PA25F_TCC1_WO3 << 16) | MUX_PA25F_TCC1_WO3) +#define PORT_PA25F_TCC1_WO3 (1ul << 25) +/* ========== PORT definition for TCC2 peripheral ========== */ +#define PIN_PA12E_TCC2_WO0 12L /**< \brief TCC2 signal: WO0 on PA12 mux E */ +#define MUX_PA12E_TCC2_WO0 4L +#define PINMUX_PA12E_TCC2_WO0 ((PIN_PA12E_TCC2_WO0 << 16) | MUX_PA12E_TCC2_WO0) +#define PORT_PA12E_TCC2_WO0 (1ul << 12) +#define PIN_PA16E_TCC2_WO0 16L /**< \brief TCC2 signal: WO0 on PA16 mux E */ +#define MUX_PA16E_TCC2_WO0 4L +#define PINMUX_PA16E_TCC2_WO0 ((PIN_PA16E_TCC2_WO0 << 16) | MUX_PA16E_TCC2_WO0) +#define PORT_PA16E_TCC2_WO0 (1ul << 16) +#define PIN_PA00E_TCC2_WO0 0L /**< \brief TCC2 signal: WO0 on PA00 mux E */ +#define MUX_PA00E_TCC2_WO0 4L +#define PINMUX_PA00E_TCC2_WO0 ((PIN_PA00E_TCC2_WO0 << 16) | MUX_PA00E_TCC2_WO0) +#define PORT_PA00E_TCC2_WO0 (1ul << 0) +#define PIN_PA13E_TCC2_WO1 13L /**< \brief TCC2 signal: WO1 on PA13 mux E */ +#define MUX_PA13E_TCC2_WO1 4L +#define PINMUX_PA13E_TCC2_WO1 ((PIN_PA13E_TCC2_WO1 << 16) | MUX_PA13E_TCC2_WO1) +#define PORT_PA13E_TCC2_WO1 (1ul << 13) +#define PIN_PA17E_TCC2_WO1 17L /**< \brief TCC2 signal: WO1 on PA17 mux E */ +#define MUX_PA17E_TCC2_WO1 4L +#define PINMUX_PA17E_TCC2_WO1 ((PIN_PA17E_TCC2_WO1 << 16) | MUX_PA17E_TCC2_WO1) +#define PORT_PA17E_TCC2_WO1 (1ul << 17) +#define PIN_PA01E_TCC2_WO1 1L /**< \brief TCC2 signal: WO1 on PA01 mux E */ +#define MUX_PA01E_TCC2_WO1 4L +#define PINMUX_PA01E_TCC2_WO1 ((PIN_PA01E_TCC2_WO1 << 16) | MUX_PA01E_TCC2_WO1) +#define PORT_PA01E_TCC2_WO1 (1ul << 1) +/* ========== PORT definition for TC3 peripheral ========== */ +#define PIN_PA18E_TC3_WO0 18L /**< \brief TC3 signal: WO0 on PA18 mux E */ +#define MUX_PA18E_TC3_WO0 4L +#define PINMUX_PA18E_TC3_WO0 ((PIN_PA18E_TC3_WO0 << 16) | MUX_PA18E_TC3_WO0) +#define PORT_PA18E_TC3_WO0 (1ul << 18) +#define PIN_PA14E_TC3_WO0 14L /**< \brief TC3 signal: WO0 on PA14 mux E */ +#define MUX_PA14E_TC3_WO0 4L +#define PINMUX_PA14E_TC3_WO0 ((PIN_PA14E_TC3_WO0 << 16) | MUX_PA14E_TC3_WO0) +#define PORT_PA14E_TC3_WO0 (1ul << 14) +#define PIN_PA19E_TC3_WO1 19L /**< \brief TC3 signal: WO1 on PA19 mux E */ +#define MUX_PA19E_TC3_WO1 4L +#define PINMUX_PA19E_TC3_WO1 ((PIN_PA19E_TC3_WO1 << 16) | MUX_PA19E_TC3_WO1) +#define PORT_PA19E_TC3_WO1 (1ul << 19) +#define PIN_PA15E_TC3_WO1 15L /**< \brief TC3 signal: WO1 on PA15 mux E */ +#define MUX_PA15E_TC3_WO1 4L +#define PINMUX_PA15E_TC3_WO1 ((PIN_PA15E_TC3_WO1 << 16) | MUX_PA15E_TC3_WO1) +#define PORT_PA15E_TC3_WO1 (1ul << 15) +/* ========== PORT definition for TC4 peripheral ========== */ +#define PIN_PA22E_TC4_WO0 22L /**< \brief TC4 signal: WO0 on PA22 mux E */ +#define MUX_PA22E_TC4_WO0 4L +#define PINMUX_PA22E_TC4_WO0 ((PIN_PA22E_TC4_WO0 << 16) | MUX_PA22E_TC4_WO0) +#define PORT_PA22E_TC4_WO0 (1ul << 22) +#define PIN_PB08E_TC4_WO0 40L /**< \brief TC4 signal: WO0 on PB08 mux E */ +#define MUX_PB08E_TC4_WO0 4L +#define PINMUX_PB08E_TC4_WO0 ((PIN_PB08E_TC4_WO0 << 16) | MUX_PB08E_TC4_WO0) +#define PORT_PB08E_TC4_WO0 (1ul << 8) +#define PIN_PA23E_TC4_WO1 23L /**< \brief TC4 signal: WO1 on PA23 mux E */ +#define MUX_PA23E_TC4_WO1 4L +#define PINMUX_PA23E_TC4_WO1 ((PIN_PA23E_TC4_WO1 << 16) | MUX_PA23E_TC4_WO1) +#define PORT_PA23E_TC4_WO1 (1ul << 23) +#define PIN_PB09E_TC4_WO1 41L /**< \brief TC4 signal: WO1 on PB09 mux E */ +#define MUX_PB09E_TC4_WO1 4L +#define PINMUX_PB09E_TC4_WO1 ((PIN_PB09E_TC4_WO1 << 16) | MUX_PB09E_TC4_WO1) +#define PORT_PB09E_TC4_WO1 (1ul << 9) +/* ========== PORT definition for TC5 peripheral ========== */ +#define PIN_PA24E_TC5_WO0 24L /**< \brief TC5 signal: WO0 on PA24 mux E */ +#define MUX_PA24E_TC5_WO0 4L +#define PINMUX_PA24E_TC5_WO0 ((PIN_PA24E_TC5_WO0 << 16) | MUX_PA24E_TC5_WO0) +#define PORT_PA24E_TC5_WO0 (1ul << 24) +#define PIN_PB10E_TC5_WO0 42L /**< \brief TC5 signal: WO0 on PB10 mux E */ +#define MUX_PB10E_TC5_WO0 4L +#define PINMUX_PB10E_TC5_WO0 ((PIN_PB10E_TC5_WO0 << 16) | MUX_PB10E_TC5_WO0) +#define PORT_PB10E_TC5_WO0 (1ul << 10) +#define PIN_PA25E_TC5_WO1 25L /**< \brief TC5 signal: WO1 on PA25 mux E */ +#define MUX_PA25E_TC5_WO1 4L +#define PINMUX_PA25E_TC5_WO1 ((PIN_PA25E_TC5_WO1 << 16) | MUX_PA25E_TC5_WO1) +#define PORT_PA25E_TC5_WO1 (1ul << 25) +#define PIN_PB11E_TC5_WO1 43L /**< \brief TC5 signal: WO1 on PB11 mux E */ +#define MUX_PB11E_TC5_WO1 4L +#define PINMUX_PB11E_TC5_WO1 ((PIN_PB11E_TC5_WO1 << 16) | MUX_PB11E_TC5_WO1) +#define PORT_PB11E_TC5_WO1 (1ul << 11) +/* ========== PORT definition for ADC peripheral ========== */ +#define PIN_PA02B_ADC_AIN0 2L /**< \brief ADC signal: AIN0 on PA02 mux B */ +#define MUX_PA02B_ADC_AIN0 1L +#define PINMUX_PA02B_ADC_AIN0 ((PIN_PA02B_ADC_AIN0 << 16) | MUX_PA02B_ADC_AIN0) +#define PORT_PA02B_ADC_AIN0 (1ul << 2) +#define PIN_PA03B_ADC_AIN1 3L /**< \brief ADC signal: AIN1 on PA03 mux B */ +#define MUX_PA03B_ADC_AIN1 1L +#define PINMUX_PA03B_ADC_AIN1 ((PIN_PA03B_ADC_AIN1 << 16) | MUX_PA03B_ADC_AIN1) +#define PORT_PA03B_ADC_AIN1 (1ul << 3) +#define PIN_PB08B_ADC_AIN2 40L /**< \brief ADC signal: AIN2 on PB08 mux B */ +#define MUX_PB08B_ADC_AIN2 1L +#define PINMUX_PB08B_ADC_AIN2 ((PIN_PB08B_ADC_AIN2 << 16) | MUX_PB08B_ADC_AIN2) +#define PORT_PB08B_ADC_AIN2 (1ul << 8) +#define PIN_PB09B_ADC_AIN3 41L /**< \brief ADC signal: AIN3 on PB09 mux B */ +#define MUX_PB09B_ADC_AIN3 1L +#define PINMUX_PB09B_ADC_AIN3 ((PIN_PB09B_ADC_AIN3 << 16) | MUX_PB09B_ADC_AIN3) +#define PORT_PB09B_ADC_AIN3 (1ul << 9) +#define PIN_PA04B_ADC_AIN4 4L /**< \brief ADC signal: AIN4 on PA04 mux B */ +#define MUX_PA04B_ADC_AIN4 1L +#define PINMUX_PA04B_ADC_AIN4 ((PIN_PA04B_ADC_AIN4 << 16) | MUX_PA04B_ADC_AIN4) +#define PORT_PA04B_ADC_AIN4 (1ul << 4) +#define PIN_PA05B_ADC_AIN5 5L /**< \brief ADC signal: AIN5 on PA05 mux B */ +#define MUX_PA05B_ADC_AIN5 1L +#define PINMUX_PA05B_ADC_AIN5 ((PIN_PA05B_ADC_AIN5 << 16) | MUX_PA05B_ADC_AIN5) +#define PORT_PA05B_ADC_AIN5 (1ul << 5) +#define PIN_PA06B_ADC_AIN6 6L /**< \brief ADC signal: AIN6 on PA06 mux B */ +#define MUX_PA06B_ADC_AIN6 1L +#define PINMUX_PA06B_ADC_AIN6 ((PIN_PA06B_ADC_AIN6 << 16) | MUX_PA06B_ADC_AIN6) +#define PORT_PA06B_ADC_AIN6 (1ul << 6) +#define PIN_PA07B_ADC_AIN7 7L /**< \brief ADC signal: AIN7 on PA07 mux B */ +#define MUX_PA07B_ADC_AIN7 1L +#define PINMUX_PA07B_ADC_AIN7 ((PIN_PA07B_ADC_AIN7 << 16) | MUX_PA07B_ADC_AIN7) +#define PORT_PA07B_ADC_AIN7 (1ul << 7) +#define PIN_PB02B_ADC_AIN10 34L /**< \brief ADC signal: AIN10 on PB02 mux B */ +#define MUX_PB02B_ADC_AIN10 1L +#define PINMUX_PB02B_ADC_AIN10 ((PIN_PB02B_ADC_AIN10 << 16) | MUX_PB02B_ADC_AIN10) +#define PORT_PB02B_ADC_AIN10 (1ul << 2) +#define PIN_PB03B_ADC_AIN11 35L /**< \brief ADC signal: AIN11 on PB03 mux B */ +#define MUX_PB03B_ADC_AIN11 1L +#define PINMUX_PB03B_ADC_AIN11 ((PIN_PB03B_ADC_AIN11 << 16) | MUX_PB03B_ADC_AIN11) +#define PORT_PB03B_ADC_AIN11 (1ul << 3) +#define PIN_PA08B_ADC_AIN16 8L /**< \brief ADC signal: AIN16 on PA08 mux B */ +#define MUX_PA08B_ADC_AIN16 1L +#define PINMUX_PA08B_ADC_AIN16 ((PIN_PA08B_ADC_AIN16 << 16) | MUX_PA08B_ADC_AIN16) +#define PORT_PA08B_ADC_AIN16 (1ul << 8) +#define PIN_PA09B_ADC_AIN17 9L /**< \brief ADC signal: AIN17 on PA09 mux B */ +#define MUX_PA09B_ADC_AIN17 1L +#define PINMUX_PA09B_ADC_AIN17 ((PIN_PA09B_ADC_AIN17 << 16) | MUX_PA09B_ADC_AIN17) +#define PORT_PA09B_ADC_AIN17 (1ul << 9) +#define PIN_PA10B_ADC_AIN18 10L /**< \brief ADC signal: AIN18 on PA10 mux B */ +#define MUX_PA10B_ADC_AIN18 1L +#define PINMUX_PA10B_ADC_AIN18 ((PIN_PA10B_ADC_AIN18 << 16) | MUX_PA10B_ADC_AIN18) +#define PORT_PA10B_ADC_AIN18 (1ul << 10) +#define PIN_PA11B_ADC_AIN19 11L /**< \brief ADC signal: AIN19 on PA11 mux B */ +#define MUX_PA11B_ADC_AIN19 1L +#define PINMUX_PA11B_ADC_AIN19 ((PIN_PA11B_ADC_AIN19 << 16) | MUX_PA11B_ADC_AIN19) +#define PORT_PA11B_ADC_AIN19 (1ul << 11) +#define PIN_PA04B_ADC_VREFP 4L /**< \brief ADC signal: VREFP on PA04 mux B */ +#define MUX_PA04B_ADC_VREFP 1L +#define PINMUX_PA04B_ADC_VREFP ((PIN_PA04B_ADC_VREFP << 16) | MUX_PA04B_ADC_VREFP) +#define PORT_PA04B_ADC_VREFP (1ul << 4) +/* ========== PORT definition for AC peripheral ========== */ +#define PIN_PA04B_AC_AIN0 4L /**< \brief AC signal: AIN0 on PA04 mux B */ +#define MUX_PA04B_AC_AIN0 1L +#define PINMUX_PA04B_AC_AIN0 ((PIN_PA04B_AC_AIN0 << 16) | MUX_PA04B_AC_AIN0) +#define PORT_PA04B_AC_AIN0 (1ul << 4) +#define PIN_PA05B_AC_AIN1 5L /**< \brief AC signal: AIN1 on PA05 mux B */ +#define MUX_PA05B_AC_AIN1 1L +#define PINMUX_PA05B_AC_AIN1 ((PIN_PA05B_AC_AIN1 << 16) | MUX_PA05B_AC_AIN1) +#define PORT_PA05B_AC_AIN1 (1ul << 5) +#define PIN_PA06B_AC_AIN2 6L /**< \brief AC signal: AIN2 on PA06 mux B */ +#define MUX_PA06B_AC_AIN2 1L +#define PINMUX_PA06B_AC_AIN2 ((PIN_PA06B_AC_AIN2 << 16) | MUX_PA06B_AC_AIN2) +#define PORT_PA06B_AC_AIN2 (1ul << 6) +#define PIN_PA07B_AC_AIN3 7L /**< \brief AC signal: AIN3 on PA07 mux B */ +#define MUX_PA07B_AC_AIN3 1L +#define PINMUX_PA07B_AC_AIN3 ((PIN_PA07B_AC_AIN3 << 16) | MUX_PA07B_AC_AIN3) +#define PORT_PA07B_AC_AIN3 (1ul << 7) +#define PIN_PA12H_AC_CMP0 12L /**< \brief AC signal: CMP0 on PA12 mux H */ +#define MUX_PA12H_AC_CMP0 7L +#define PINMUX_PA12H_AC_CMP0 ((PIN_PA12H_AC_CMP0 << 16) | MUX_PA12H_AC_CMP0) +#define PORT_PA12H_AC_CMP0 (1ul << 12) +#define PIN_PA18H_AC_CMP0 18L /**< \brief AC signal: CMP0 on PA18 mux H */ +#define MUX_PA18H_AC_CMP0 7L +#define PINMUX_PA18H_AC_CMP0 ((PIN_PA18H_AC_CMP0 << 16) | MUX_PA18H_AC_CMP0) +#define PORT_PA18H_AC_CMP0 (1ul << 18) +#define PIN_PA13H_AC_CMP1 13L /**< \brief AC signal: CMP1 on PA13 mux H */ +#define MUX_PA13H_AC_CMP1 7L +#define PINMUX_PA13H_AC_CMP1 ((PIN_PA13H_AC_CMP1 << 16) | MUX_PA13H_AC_CMP1) +#define PORT_PA13H_AC_CMP1 (1ul << 13) +#define PIN_PA19H_AC_CMP1 19L /**< \brief AC signal: CMP1 on PA19 mux H */ +#define MUX_PA19H_AC_CMP1 7L +#define PINMUX_PA19H_AC_CMP1 ((PIN_PA19H_AC_CMP1 << 16) | MUX_PA19H_AC_CMP1) +#define PORT_PA19H_AC_CMP1 (1ul << 19) +/* ========== PORT definition for DAC peripheral ========== */ +#define PIN_PA02B_DAC_VOUT 2L /**< \brief DAC signal: VOUT on PA02 mux B */ +#define MUX_PA02B_DAC_VOUT 1L +#define PINMUX_PA02B_DAC_VOUT ((PIN_PA02B_DAC_VOUT << 16) | MUX_PA02B_DAC_VOUT) +#define PORT_PA02B_DAC_VOUT (1ul << 2) +#define PIN_PA03B_DAC_VREFP 3L /**< \brief DAC signal: VREFP on PA03 mux B */ +#define MUX_PA03B_DAC_VREFP 1L +#define PINMUX_PA03B_DAC_VREFP ((PIN_PA03B_DAC_VREFP << 16) | MUX_PA03B_DAC_VREFP) +#define PORT_PA03B_DAC_VREFP (1ul << 3) +/* ========== PORT definition for I2S peripheral ========== */ +#define PIN_PA11G_I2S_FS0 11L /**< \brief I2S signal: FS0 on PA11 mux G */ +#define MUX_PA11G_I2S_FS0 6L +#define PINMUX_PA11G_I2S_FS0 ((PIN_PA11G_I2S_FS0 << 16) | MUX_PA11G_I2S_FS0) +#define PORT_PA11G_I2S_FS0 (1ul << 11) +#define PIN_PA21G_I2S_FS0 21L /**< \brief I2S signal: FS0 on PA21 mux G */ +#define MUX_PA21G_I2S_FS0 6L +#define PINMUX_PA21G_I2S_FS0 ((PIN_PA21G_I2S_FS0 << 16) | MUX_PA21G_I2S_FS0) +#define PORT_PA21G_I2S_FS0 (1ul << 21) +#define PIN_PA09G_I2S_MCK0 9L /**< \brief I2S signal: MCK0 on PA09 mux G */ +#define MUX_PA09G_I2S_MCK0 6L +#define PINMUX_PA09G_I2S_MCK0 ((PIN_PA09G_I2S_MCK0 << 16) | MUX_PA09G_I2S_MCK0) +#define PORT_PA09G_I2S_MCK0 (1ul << 9) +#define PIN_PB10G_I2S_MCK1 42L /**< \brief I2S signal: MCK1 on PB10 mux G */ +#define MUX_PB10G_I2S_MCK1 6L +#define PINMUX_PB10G_I2S_MCK1 ((PIN_PB10G_I2S_MCK1 << 16) | MUX_PB10G_I2S_MCK1) +#define PORT_PB10G_I2S_MCK1 (1ul << 10) +#define PIN_PA10G_I2S_SCK0 10L /**< \brief I2S signal: SCK0 on PA10 mux G */ +#define MUX_PA10G_I2S_SCK0 6L +#define PINMUX_PA10G_I2S_SCK0 ((PIN_PA10G_I2S_SCK0 << 16) | MUX_PA10G_I2S_SCK0) +#define PORT_PA10G_I2S_SCK0 (1ul << 10) +#define PIN_PA20G_I2S_SCK0 20L /**< \brief I2S signal: SCK0 on PA20 mux G */ +#define MUX_PA20G_I2S_SCK0 6L +#define PINMUX_PA20G_I2S_SCK0 ((PIN_PA20G_I2S_SCK0 << 16) | MUX_PA20G_I2S_SCK0) +#define PORT_PA20G_I2S_SCK0 (1ul << 20) +#define PIN_PB11G_I2S_SCK1 43L /**< \brief I2S signal: SCK1 on PB11 mux G */ +#define MUX_PB11G_I2S_SCK1 6L +#define PINMUX_PB11G_I2S_SCK1 ((PIN_PB11G_I2S_SCK1 << 16) | MUX_PB11G_I2S_SCK1) +#define PORT_PB11G_I2S_SCK1 (1ul << 11) +#define PIN_PA07G_I2S_SD0 7L /**< \brief I2S signal: SD0 on PA07 mux G */ +#define MUX_PA07G_I2S_SD0 6L +#define PINMUX_PA07G_I2S_SD0 ((PIN_PA07G_I2S_SD0 << 16) | MUX_PA07G_I2S_SD0) +#define PORT_PA07G_I2S_SD0 (1ul << 7) +#define PIN_PA19G_I2S_SD0 19L /**< \brief I2S signal: SD0 on PA19 mux G */ +#define MUX_PA19G_I2S_SD0 6L +#define PINMUX_PA19G_I2S_SD0 ((PIN_PA19G_I2S_SD0 << 16) | MUX_PA19G_I2S_SD0) +#define PORT_PA19G_I2S_SD0 (1ul << 19) +#define PIN_PA08G_I2S_SD1 8L /**< \brief I2S signal: SD1 on PA08 mux G */ +#define MUX_PA08G_I2S_SD1 6L +#define PINMUX_PA08G_I2S_SD1 ((PIN_PA08G_I2S_SD1 << 16) | MUX_PA08G_I2S_SD1) +#define PORT_PA08G_I2S_SD1 (1ul << 8) + +#endif /* _SAMD21G16B_PIO_ */ diff --git a/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/utils/cmsis/samd21/include/pio/samd21g16l.h b/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/utils/cmsis/samd21/include/pio/samd21g16l.h new file mode 100644 index 0000000..41c64ba --- /dev/null +++ b/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/utils/cmsis/samd21/include/pio/samd21g16l.h @@ -0,0 +1,894 @@ +/** + * \file + * + * \brief Peripheral I/O description for SAMD21G16L + * + * Copyright (c) 2015-2018 Microchip Technology Inc. and its subsidiaries. + * + * \asf_license_start + * + * \page License + * + * Subject to your compliance with these terms, you may use Microchip + * software and any derivatives exclusively with Microchip products. + * It is your responsibility to comply with third party license terms applicable + * to your use of third party software (including open source software) that + * may accompany Microchip software. + * + * THIS SOFTWARE IS SUPPLIED BY MICROCHIP "AS IS". NO WARRANTIES, + * WHETHER EXPRESS, IMPLIED OR STATUTORY, APPLY TO THIS SOFTWARE, + * INCLUDING ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, + * AND FITNESS FOR A PARTICULAR PURPOSE. IN NO EVENT WILL MICROCHIP BE + * LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL OR CONSEQUENTIAL + * LOSS, DAMAGE, COST OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE + * SOFTWARE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE + * POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT + * ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY + * RELATED TO THIS SOFTWARE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, + * THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THIS SOFTWARE. + * + * \asf_license_stop + * + */ + +#ifndef _SAMD21G16L_PIO_ +#define _SAMD21G16L_PIO_ + +#define PIN_PA02 2 /**< \brief Pin Number for PA02 */ +#define PORT_PA02 (1ul << 2) /**< \brief PORT Mask for PA02 */ +#define PIN_PA03 3 /**< \brief Pin Number for PA03 */ +#define PORT_PA03 (1ul << 3) /**< \brief PORT Mask for PA03 */ +#define PIN_PA04 4 /**< \brief Pin Number for PA04 */ +#define PORT_PA04 (1ul << 4) /**< \brief PORT Mask for PA04 */ +#define PIN_PA05 5 /**< \brief Pin Number for PA05 */ +#define PORT_PA05 (1ul << 5) /**< \brief PORT Mask for PA05 */ +#define PIN_PA06 6 /**< \brief Pin Number for PA06 */ +#define PORT_PA06 (1ul << 6) /**< \brief PORT Mask for PA06 */ +#define PIN_PA07 7 /**< \brief Pin Number for PA07 */ +#define PORT_PA07 (1ul << 7) /**< \brief PORT Mask for PA07 */ +#define PIN_PA08 8 /**< \brief Pin Number for PA08 */ +#define PORT_PA08 (1ul << 8) /**< \brief PORT Mask for PA08 */ +#define PIN_PA09 9 /**< \brief Pin Number for PA09 */ +#define PORT_PA09 (1ul << 9) /**< \brief PORT Mask for PA09 */ +#define PIN_PA10 10 /**< \brief Pin Number for PA10 */ +#define PORT_PA10 (1ul << 10) /**< \brief PORT Mask for PA10 */ +#define PIN_PA11 11 /**< \brief Pin Number for PA11 */ +#define PORT_PA11 (1ul << 11) /**< \brief PORT Mask for PA11 */ +#define PIN_PA12 12 /**< \brief Pin Number for PA12 */ +#define PORT_PA12 (1ul << 12) /**< \brief PORT Mask for PA12 */ +#define PIN_PA13 13 /**< \brief Pin Number for PA13 */ +#define PORT_PA13 (1ul << 13) /**< \brief PORT Mask for PA13 */ +#define PIN_PA14 14 /**< \brief Pin Number for PA14 */ +#define PORT_PA14 (1ul << 14) /**< \brief PORT Mask for PA14 */ +#define PIN_PA15 15 /**< \brief Pin Number for PA15 */ +#define PORT_PA15 (1ul << 15) /**< \brief PORT Mask for PA15 */ +#define PIN_PA16 16 /**< \brief Pin Number for PA16 */ +#define PORT_PA16 (1ul << 16) /**< \brief PORT Mask for PA16 */ +#define PIN_PA17 17 /**< \brief Pin Number for PA17 */ +#define PORT_PA17 (1ul << 17) /**< \brief PORT Mask for PA17 */ +#define PIN_PA18 18 /**< \brief Pin Number for PA18 */ +#define PORT_PA18 (1ul << 18) /**< \brief PORT Mask for PA18 */ +#define PIN_PA19 19 /**< \brief Pin Number for PA19 */ +#define PORT_PA19 (1ul << 19) /**< \brief PORT Mask for PA19 */ +#define PIN_PA20 20 /**< \brief Pin Number for PA20 */ +#define PORT_PA20 (1ul << 20) /**< \brief PORT Mask for PA20 */ +#define PIN_PA21 21 /**< \brief Pin Number for PA21 */ +#define PORT_PA21 (1ul << 21) /**< \brief PORT Mask for PA21 */ +#define PIN_PA22 22 /**< \brief Pin Number for PA22 */ +#define PORT_PA22 (1ul << 22) /**< \brief PORT Mask for PA22 */ +#define PIN_PA23 23 /**< \brief Pin Number for PA23 */ +#define PORT_PA23 (1ul << 23) /**< \brief PORT Mask for PA23 */ +#define PIN_PA24 24 /**< \brief Pin Number for PA24 */ +#define PORT_PA24 (1ul << 24) /**< \brief PORT Mask for PA24 */ +#define PIN_PA25 25 /**< \brief Pin Number for PA25 */ +#define PORT_PA25 (1ul << 25) /**< \brief PORT Mask for PA25 */ +#define PIN_PA27 27 /**< \brief Pin Number for PA27 */ +#define PORT_PA27 (1ul << 27) /**< \brief PORT Mask for PA27 */ +#define PIN_PA28 28 /**< \brief Pin Number for PA28 */ +#define PORT_PA28 (1ul << 28) /**< \brief PORT Mask for PA28 */ +#define PIN_PA30 30 /**< \brief Pin Number for PA30 */ +#define PORT_PA30 (1ul << 30) /**< \brief PORT Mask for PA30 */ +#define PIN_PA31 31 /**< \brief Pin Number for PA31 */ +#define PORT_PA31 (1ul << 31) /**< \brief PORT Mask for PA31 */ +#define PIN_PB00 32 /**< \brief Pin Number for PB00 */ +#define PORT_PB00 (1ul << 0) /**< \brief PORT Mask for PB00 */ +#define PIN_PB01 33 /**< \brief Pin Number for PB01 */ +#define PORT_PB01 (1ul << 1) /**< \brief PORT Mask for PB01 */ +#define PIN_PB02 34 /**< \brief Pin Number for PB02 */ +#define PORT_PB02 (1ul << 2) /**< \brief PORT Mask for PB02 */ +#define PIN_PB03 35 /**< \brief Pin Number for PB03 */ +#define PORT_PB03 (1ul << 3) /**< \brief PORT Mask for PB03 */ +#define PIN_PB04 36 /**< \brief Pin Number for PB04 */ +#define PORT_PB04 (1ul << 4) /**< \brief PORT Mask for PB04 */ +#define PIN_PB05 37 /**< \brief Pin Number for PB05 */ +#define PORT_PB05 (1ul << 5) /**< \brief PORT Mask for PB05 */ +#define PIN_PB08 40 /**< \brief Pin Number for PB08 */ +#define PORT_PB08 (1ul << 8) /**< \brief PORT Mask for PB08 */ +#define PIN_PB09 41 /**< \brief Pin Number for PB09 */ +#define PORT_PB09 (1ul << 9) /**< \brief PORT Mask for PB09 */ +#define PIN_PB10 42 /**< \brief Pin Number for PB10 */ +#define PORT_PB10 (1ul << 10) /**< \brief PORT Mask for PB10 */ +#define PIN_PB11 43 /**< \brief Pin Number for PB11 */ +#define PORT_PB11 (1ul << 11) /**< \brief PORT Mask for PB11 */ +/* ========== PORT definition for GCLK peripheral ========== */ +#define PIN_PA14H_GCLK_IO0 14L /**< \brief GCLK signal: IO0 on PA14 mux H */ +#define MUX_PA14H_GCLK_IO0 7L +#define PINMUX_PA14H_GCLK_IO0 ((PIN_PA14H_GCLK_IO0 << 16) | MUX_PA14H_GCLK_IO0) +#define PORT_PA14H_GCLK_IO0 (1ul << 14) +#define PIN_PA27H_GCLK_IO0 27L /**< \brief GCLK signal: IO0 on PA27 mux H */ +#define MUX_PA27H_GCLK_IO0 7L +#define PINMUX_PA27H_GCLK_IO0 ((PIN_PA27H_GCLK_IO0 << 16) | MUX_PA27H_GCLK_IO0) +#define PORT_PA27H_GCLK_IO0 (1ul << 27) +#define PIN_PA28H_GCLK_IO0 28L /**< \brief GCLK signal: IO0 on PA28 mux H */ +#define MUX_PA28H_GCLK_IO0 7L +#define PINMUX_PA28H_GCLK_IO0 ((PIN_PA28H_GCLK_IO0 << 16) | MUX_PA28H_GCLK_IO0) +#define PORT_PA28H_GCLK_IO0 (1ul << 28) +#define PIN_PA30H_GCLK_IO0 30L /**< \brief GCLK signal: IO0 on PA30 mux H */ +#define MUX_PA30H_GCLK_IO0 7L +#define PINMUX_PA30H_GCLK_IO0 ((PIN_PA30H_GCLK_IO0 << 16) | MUX_PA30H_GCLK_IO0) +#define PORT_PA30H_GCLK_IO0 (1ul << 30) +#define PIN_PA15H_GCLK_IO1 15L /**< \brief GCLK signal: IO1 on PA15 mux H */ +#define MUX_PA15H_GCLK_IO1 7L +#define PINMUX_PA15H_GCLK_IO1 ((PIN_PA15H_GCLK_IO1 << 16) | MUX_PA15H_GCLK_IO1) +#define PORT_PA15H_GCLK_IO1 (1ul << 15) +#define PIN_PA16H_GCLK_IO2 16L /**< \brief GCLK signal: IO2 on PA16 mux H */ +#define MUX_PA16H_GCLK_IO2 7L +#define PINMUX_PA16H_GCLK_IO2 ((PIN_PA16H_GCLK_IO2 << 16) | MUX_PA16H_GCLK_IO2) +#define PORT_PA16H_GCLK_IO2 (1ul << 16) +#define PIN_PA17H_GCLK_IO3 17L /**< \brief GCLK signal: IO3 on PA17 mux H */ +#define MUX_PA17H_GCLK_IO3 7L +#define PINMUX_PA17H_GCLK_IO3 ((PIN_PA17H_GCLK_IO3 << 16) | MUX_PA17H_GCLK_IO3) +#define PORT_PA17H_GCLK_IO3 (1ul << 17) +#define PIN_PA10H_GCLK_IO4 10L /**< \brief GCLK signal: IO4 on PA10 mux H */ +#define MUX_PA10H_GCLK_IO4 7L +#define PINMUX_PA10H_GCLK_IO4 ((PIN_PA10H_GCLK_IO4 << 16) | MUX_PA10H_GCLK_IO4) +#define PORT_PA10H_GCLK_IO4 (1ul << 10) +#define PIN_PA20H_GCLK_IO4 20L /**< \brief GCLK signal: IO4 on PA20 mux H */ +#define MUX_PA20H_GCLK_IO4 7L +#define PINMUX_PA20H_GCLK_IO4 ((PIN_PA20H_GCLK_IO4 << 16) | MUX_PA20H_GCLK_IO4) +#define PORT_PA20H_GCLK_IO4 (1ul << 20) +#define PIN_PB10H_GCLK_IO4 42L /**< \brief GCLK signal: IO4 on PB10 mux H */ +#define MUX_PB10H_GCLK_IO4 7L +#define PINMUX_PB10H_GCLK_IO4 ((PIN_PB10H_GCLK_IO4 << 16) | MUX_PB10H_GCLK_IO4) +#define PORT_PB10H_GCLK_IO4 (1ul << 10) +#define PIN_PA11H_GCLK_IO5 11L /**< \brief GCLK signal: IO5 on PA11 mux H */ +#define MUX_PA11H_GCLK_IO5 7L +#define PINMUX_PA11H_GCLK_IO5 ((PIN_PA11H_GCLK_IO5 << 16) | MUX_PA11H_GCLK_IO5) +#define PORT_PA11H_GCLK_IO5 (1ul << 11) +#define PIN_PA21H_GCLK_IO5 21L /**< \brief GCLK signal: IO5 on PA21 mux H */ +#define MUX_PA21H_GCLK_IO5 7L +#define PINMUX_PA21H_GCLK_IO5 ((PIN_PA21H_GCLK_IO5 << 16) | MUX_PA21H_GCLK_IO5) +#define PORT_PA21H_GCLK_IO5 (1ul << 21) +#define PIN_PB11H_GCLK_IO5 43L /**< \brief GCLK signal: IO5 on PB11 mux H */ +#define MUX_PB11H_GCLK_IO5 7L +#define PINMUX_PB11H_GCLK_IO5 ((PIN_PB11H_GCLK_IO5 << 16) | MUX_PB11H_GCLK_IO5) +#define PORT_PB11H_GCLK_IO5 (1ul << 11) +#define PIN_PA22H_GCLK_IO6 22L /**< \brief GCLK signal: IO6 on PA22 mux H */ +#define MUX_PA22H_GCLK_IO6 7L +#define PINMUX_PA22H_GCLK_IO6 ((PIN_PA22H_GCLK_IO6 << 16) | MUX_PA22H_GCLK_IO6) +#define PORT_PA22H_GCLK_IO6 (1ul << 22) +#define PIN_PA23H_GCLK_IO7 23L /**< \brief GCLK signal: IO7 on PA23 mux H */ +#define MUX_PA23H_GCLK_IO7 7L +#define PINMUX_PA23H_GCLK_IO7 ((PIN_PA23H_GCLK_IO7 << 16) | MUX_PA23H_GCLK_IO7) +#define PORT_PA23H_GCLK_IO7 (1ul << 23) +/* ========== PORT definition for EIC peripheral ========== */ +#define PIN_PA16A_EIC_EXTINT0 16L /**< \brief EIC signal: EXTINT0 on PA16 mux A */ +#define MUX_PA16A_EIC_EXTINT0 0L +#define PINMUX_PA16A_EIC_EXTINT0 ((PIN_PA16A_EIC_EXTINT0 << 16) | MUX_PA16A_EIC_EXTINT0) +#define PORT_PA16A_EIC_EXTINT0 (1ul << 16) +#define PIN_PB00A_EIC_EXTINT0 32L /**< \brief EIC signal: EXTINT0 on PB00 mux A */ +#define MUX_PB00A_EIC_EXTINT0 0L +#define PINMUX_PB00A_EIC_EXTINT0 ((PIN_PB00A_EIC_EXTINT0 << 16) | MUX_PB00A_EIC_EXTINT0) +#define PORT_PB00A_EIC_EXTINT0 (1ul << 0) +#define PIN_PA17A_EIC_EXTINT1 17L /**< \brief EIC signal: EXTINT1 on PA17 mux A */ +#define MUX_PA17A_EIC_EXTINT1 0L +#define PINMUX_PA17A_EIC_EXTINT1 ((PIN_PA17A_EIC_EXTINT1 << 16) | MUX_PA17A_EIC_EXTINT1) +#define PORT_PA17A_EIC_EXTINT1 (1ul << 17) +#define PIN_PB01A_EIC_EXTINT1 33L /**< \brief EIC signal: EXTINT1 on PB01 mux A */ +#define MUX_PB01A_EIC_EXTINT1 0L +#define PINMUX_PB01A_EIC_EXTINT1 ((PIN_PB01A_EIC_EXTINT1 << 16) | MUX_PB01A_EIC_EXTINT1) +#define PORT_PB01A_EIC_EXTINT1 (1ul << 1) +#define PIN_PA02A_EIC_EXTINT2 2L /**< \brief EIC signal: EXTINT2 on PA02 mux A */ +#define MUX_PA02A_EIC_EXTINT2 0L +#define PINMUX_PA02A_EIC_EXTINT2 ((PIN_PA02A_EIC_EXTINT2 << 16) | MUX_PA02A_EIC_EXTINT2) +#define PORT_PA02A_EIC_EXTINT2 (1ul << 2) +#define PIN_PA18A_EIC_EXTINT2 18L /**< \brief EIC signal: EXTINT2 on PA18 mux A */ +#define MUX_PA18A_EIC_EXTINT2 0L +#define PINMUX_PA18A_EIC_EXTINT2 ((PIN_PA18A_EIC_EXTINT2 << 16) | MUX_PA18A_EIC_EXTINT2) +#define PORT_PA18A_EIC_EXTINT2 (1ul << 18) +#define PIN_PB02A_EIC_EXTINT2 34L /**< \brief EIC signal: EXTINT2 on PB02 mux A */ +#define MUX_PB02A_EIC_EXTINT2 0L +#define PINMUX_PB02A_EIC_EXTINT2 ((PIN_PB02A_EIC_EXTINT2 << 16) | MUX_PB02A_EIC_EXTINT2) +#define PORT_PB02A_EIC_EXTINT2 (1ul << 2) +#define PIN_PA03A_EIC_EXTINT3 3L /**< \brief EIC signal: EXTINT3 on PA03 mux A */ +#define MUX_PA03A_EIC_EXTINT3 0L +#define PINMUX_PA03A_EIC_EXTINT3 ((PIN_PA03A_EIC_EXTINT3 << 16) | MUX_PA03A_EIC_EXTINT3) +#define PORT_PA03A_EIC_EXTINT3 (1ul << 3) +#define PIN_PA19A_EIC_EXTINT3 19L /**< \brief EIC signal: EXTINT3 on PA19 mux A */ +#define MUX_PA19A_EIC_EXTINT3 0L +#define PINMUX_PA19A_EIC_EXTINT3 ((PIN_PA19A_EIC_EXTINT3 << 16) | MUX_PA19A_EIC_EXTINT3) +#define PORT_PA19A_EIC_EXTINT3 (1ul << 19) +#define PIN_PB03A_EIC_EXTINT3 35L /**< \brief EIC signal: EXTINT3 on PB03 mux A */ +#define MUX_PB03A_EIC_EXTINT3 0L +#define PINMUX_PB03A_EIC_EXTINT3 ((PIN_PB03A_EIC_EXTINT3 << 16) | MUX_PB03A_EIC_EXTINT3) +#define PORT_PB03A_EIC_EXTINT3 (1ul << 3) +#define PIN_PA04A_EIC_EXTINT4 4L /**< \brief EIC signal: EXTINT4 on PA04 mux A */ +#define MUX_PA04A_EIC_EXTINT4 0L +#define PINMUX_PA04A_EIC_EXTINT4 ((PIN_PA04A_EIC_EXTINT4 << 16) | MUX_PA04A_EIC_EXTINT4) +#define PORT_PA04A_EIC_EXTINT4 (1ul << 4) +#define PIN_PA20A_EIC_EXTINT4 20L /**< \brief EIC signal: EXTINT4 on PA20 mux A */ +#define MUX_PA20A_EIC_EXTINT4 0L +#define PINMUX_PA20A_EIC_EXTINT4 ((PIN_PA20A_EIC_EXTINT4 << 16) | MUX_PA20A_EIC_EXTINT4) +#define PORT_PA20A_EIC_EXTINT4 (1ul << 20) +#define PIN_PB04A_EIC_EXTINT4 36L /**< \brief EIC signal: EXTINT4 on PB04 mux A */ +#define MUX_PB04A_EIC_EXTINT4 0L +#define PINMUX_PB04A_EIC_EXTINT4 ((PIN_PB04A_EIC_EXTINT4 << 16) | MUX_PB04A_EIC_EXTINT4) +#define PORT_PB04A_EIC_EXTINT4 (1ul << 4) +#define PIN_PA05A_EIC_EXTINT5 5L /**< \brief EIC signal: EXTINT5 on PA05 mux A */ +#define MUX_PA05A_EIC_EXTINT5 0L +#define PINMUX_PA05A_EIC_EXTINT5 ((PIN_PA05A_EIC_EXTINT5 << 16) | MUX_PA05A_EIC_EXTINT5) +#define PORT_PA05A_EIC_EXTINT5 (1ul << 5) +#define PIN_PA21A_EIC_EXTINT5 21L /**< \brief EIC signal: EXTINT5 on PA21 mux A */ +#define MUX_PA21A_EIC_EXTINT5 0L +#define PINMUX_PA21A_EIC_EXTINT5 ((PIN_PA21A_EIC_EXTINT5 << 16) | MUX_PA21A_EIC_EXTINT5) +#define PORT_PA21A_EIC_EXTINT5 (1ul << 21) +#define PIN_PB05A_EIC_EXTINT5 37L /**< \brief EIC signal: EXTINT5 on PB05 mux A */ +#define MUX_PB05A_EIC_EXTINT5 0L +#define PINMUX_PB05A_EIC_EXTINT5 ((PIN_PB05A_EIC_EXTINT5 << 16) | MUX_PB05A_EIC_EXTINT5) +#define PORT_PB05A_EIC_EXTINT5 (1ul << 5) +#define PIN_PA06A_EIC_EXTINT6 6L /**< \brief EIC signal: EXTINT6 on PA06 mux A */ +#define MUX_PA06A_EIC_EXTINT6 0L +#define PINMUX_PA06A_EIC_EXTINT6 ((PIN_PA06A_EIC_EXTINT6 << 16) | MUX_PA06A_EIC_EXTINT6) +#define PORT_PA06A_EIC_EXTINT6 (1ul << 6) +#define PIN_PA22A_EIC_EXTINT6 22L /**< \brief EIC signal: EXTINT6 on PA22 mux A */ +#define MUX_PA22A_EIC_EXTINT6 0L +#define PINMUX_PA22A_EIC_EXTINT6 ((PIN_PA22A_EIC_EXTINT6 << 16) | MUX_PA22A_EIC_EXTINT6) +#define PORT_PA22A_EIC_EXTINT6 (1ul << 22) +#define PIN_PA07A_EIC_EXTINT7 7L /**< \brief EIC signal: EXTINT7 on PA07 mux A */ +#define MUX_PA07A_EIC_EXTINT7 0L +#define PINMUX_PA07A_EIC_EXTINT7 ((PIN_PA07A_EIC_EXTINT7 << 16) | MUX_PA07A_EIC_EXTINT7) +#define PORT_PA07A_EIC_EXTINT7 (1ul << 7) +#define PIN_PA23A_EIC_EXTINT7 23L /**< \brief EIC signal: EXTINT7 on PA23 mux A */ +#define MUX_PA23A_EIC_EXTINT7 0L +#define PINMUX_PA23A_EIC_EXTINT7 ((PIN_PA23A_EIC_EXTINT7 << 16) | MUX_PA23A_EIC_EXTINT7) +#define PORT_PA23A_EIC_EXTINT7 (1ul << 23) +#define PIN_PA28A_EIC_EXTINT8 28L /**< \brief EIC signal: EXTINT8 on PA28 mux A */ +#define MUX_PA28A_EIC_EXTINT8 0L +#define PINMUX_PA28A_EIC_EXTINT8 ((PIN_PA28A_EIC_EXTINT8 << 16) | MUX_PA28A_EIC_EXTINT8) +#define PORT_PA28A_EIC_EXTINT8 (1ul << 28) +#define PIN_PB08A_EIC_EXTINT8 40L /**< \brief EIC signal: EXTINT8 on PB08 mux A */ +#define MUX_PB08A_EIC_EXTINT8 0L +#define PINMUX_PB08A_EIC_EXTINT8 ((PIN_PB08A_EIC_EXTINT8 << 16) | MUX_PB08A_EIC_EXTINT8) +#define PORT_PB08A_EIC_EXTINT8 (1ul << 8) +#define PIN_PA09A_EIC_EXTINT9 9L /**< \brief EIC signal: EXTINT9 on PA09 mux A */ +#define MUX_PA09A_EIC_EXTINT9 0L +#define PINMUX_PA09A_EIC_EXTINT9 ((PIN_PA09A_EIC_EXTINT9 << 16) | MUX_PA09A_EIC_EXTINT9) +#define PORT_PA09A_EIC_EXTINT9 (1ul << 9) +#define PIN_PB09A_EIC_EXTINT9 41L /**< \brief EIC signal: EXTINT9 on PB09 mux A */ +#define MUX_PB09A_EIC_EXTINT9 0L +#define PINMUX_PB09A_EIC_EXTINT9 ((PIN_PB09A_EIC_EXTINT9 << 16) | MUX_PB09A_EIC_EXTINT9) +#define PORT_PB09A_EIC_EXTINT9 (1ul << 9) +#define PIN_PA10A_EIC_EXTINT10 10L /**< \brief EIC signal: EXTINT10 on PA10 mux A */ +#define MUX_PA10A_EIC_EXTINT10 0L +#define PINMUX_PA10A_EIC_EXTINT10 ((PIN_PA10A_EIC_EXTINT10 << 16) | MUX_PA10A_EIC_EXTINT10) +#define PORT_PA10A_EIC_EXTINT10 (1ul << 10) +#define PIN_PA30A_EIC_EXTINT10 30L /**< \brief EIC signal: EXTINT10 on PA30 mux A */ +#define MUX_PA30A_EIC_EXTINT10 0L +#define PINMUX_PA30A_EIC_EXTINT10 ((PIN_PA30A_EIC_EXTINT10 << 16) | MUX_PA30A_EIC_EXTINT10) +#define PORT_PA30A_EIC_EXTINT10 (1ul << 30) +#define PIN_PB10A_EIC_EXTINT10 42L /**< \brief EIC signal: EXTINT10 on PB10 mux A */ +#define MUX_PB10A_EIC_EXTINT10 0L +#define PINMUX_PB10A_EIC_EXTINT10 ((PIN_PB10A_EIC_EXTINT10 << 16) | MUX_PB10A_EIC_EXTINT10) +#define PORT_PB10A_EIC_EXTINT10 (1ul << 10) +#define PIN_PA11A_EIC_EXTINT11 11L /**< \brief EIC signal: EXTINT11 on PA11 mux A */ +#define MUX_PA11A_EIC_EXTINT11 0L +#define PINMUX_PA11A_EIC_EXTINT11 ((PIN_PA11A_EIC_EXTINT11 << 16) | MUX_PA11A_EIC_EXTINT11) +#define PORT_PA11A_EIC_EXTINT11 (1ul << 11) +#define PIN_PA31A_EIC_EXTINT11 31L /**< \brief EIC signal: EXTINT11 on PA31 mux A */ +#define MUX_PA31A_EIC_EXTINT11 0L +#define PINMUX_PA31A_EIC_EXTINT11 ((PIN_PA31A_EIC_EXTINT11 << 16) | MUX_PA31A_EIC_EXTINT11) +#define PORT_PA31A_EIC_EXTINT11 (1ul << 31) +#define PIN_PB11A_EIC_EXTINT11 43L /**< \brief EIC signal: EXTINT11 on PB11 mux A */ +#define MUX_PB11A_EIC_EXTINT11 0L +#define PINMUX_PB11A_EIC_EXTINT11 ((PIN_PB11A_EIC_EXTINT11 << 16) | MUX_PB11A_EIC_EXTINT11) +#define PORT_PB11A_EIC_EXTINT11 (1ul << 11) +#define PIN_PA12A_EIC_EXTINT12 12L /**< \brief EIC signal: EXTINT12 on PA12 mux A */ +#define MUX_PA12A_EIC_EXTINT12 0L +#define PINMUX_PA12A_EIC_EXTINT12 ((PIN_PA12A_EIC_EXTINT12 << 16) | MUX_PA12A_EIC_EXTINT12) +#define PORT_PA12A_EIC_EXTINT12 (1ul << 12) +#define PIN_PA24A_EIC_EXTINT12 24L /**< \brief EIC signal: EXTINT12 on PA24 mux A */ +#define MUX_PA24A_EIC_EXTINT12 0L +#define PINMUX_PA24A_EIC_EXTINT12 ((PIN_PA24A_EIC_EXTINT12 << 16) | MUX_PA24A_EIC_EXTINT12) +#define PORT_PA24A_EIC_EXTINT12 (1ul << 24) +#define PIN_PA13A_EIC_EXTINT13 13L /**< \brief EIC signal: EXTINT13 on PA13 mux A */ +#define MUX_PA13A_EIC_EXTINT13 0L +#define PINMUX_PA13A_EIC_EXTINT13 ((PIN_PA13A_EIC_EXTINT13 << 16) | MUX_PA13A_EIC_EXTINT13) +#define PORT_PA13A_EIC_EXTINT13 (1ul << 13) +#define PIN_PA25A_EIC_EXTINT13 25L /**< \brief EIC signal: EXTINT13 on PA25 mux A */ +#define MUX_PA25A_EIC_EXTINT13 0L +#define PINMUX_PA25A_EIC_EXTINT13 ((PIN_PA25A_EIC_EXTINT13 << 16) | MUX_PA25A_EIC_EXTINT13) +#define PORT_PA25A_EIC_EXTINT13 (1ul << 25) +#define PIN_PA14A_EIC_EXTINT14 14L /**< \brief EIC signal: EXTINT14 on PA14 mux A */ +#define MUX_PA14A_EIC_EXTINT14 0L +#define PINMUX_PA14A_EIC_EXTINT14 ((PIN_PA14A_EIC_EXTINT14 << 16) | MUX_PA14A_EIC_EXTINT14) +#define PORT_PA14A_EIC_EXTINT14 (1ul << 14) +#define PIN_PA27A_EIC_EXTINT15 27L /**< \brief EIC signal: EXTINT15 on PA27 mux A */ +#define MUX_PA27A_EIC_EXTINT15 0L +#define PINMUX_PA27A_EIC_EXTINT15 ((PIN_PA27A_EIC_EXTINT15 << 16) | MUX_PA27A_EIC_EXTINT15) +#define PORT_PA27A_EIC_EXTINT15 (1ul << 27) +#define PIN_PA15A_EIC_EXTINT15 15L /**< \brief EIC signal: EXTINT15 on PA15 mux A */ +#define MUX_PA15A_EIC_EXTINT15 0L +#define PINMUX_PA15A_EIC_EXTINT15 ((PIN_PA15A_EIC_EXTINT15 << 16) | MUX_PA15A_EIC_EXTINT15) +#define PORT_PA15A_EIC_EXTINT15 (1ul << 15) +#define PIN_PA08A_EIC_NMI 8L /**< \brief EIC signal: NMI on PA08 mux A */ +#define MUX_PA08A_EIC_NMI 0L +#define PINMUX_PA08A_EIC_NMI ((PIN_PA08A_EIC_NMI << 16) | MUX_PA08A_EIC_NMI) +#define PORT_PA08A_EIC_NMI (1ul << 8) +/* ========== PORT definition for SERCOM0 peripheral ========== */ +#define PIN_PA04D_SERCOM0_PAD0 4L /**< \brief SERCOM0 signal: PAD0 on PA04 mux D */ +#define MUX_PA04D_SERCOM0_PAD0 3L +#define PINMUX_PA04D_SERCOM0_PAD0 ((PIN_PA04D_SERCOM0_PAD0 << 16) | MUX_PA04D_SERCOM0_PAD0) +#define PORT_PA04D_SERCOM0_PAD0 (1ul << 4) +#define PIN_PA08C_SERCOM0_PAD0 8L /**< \brief SERCOM0 signal: PAD0 on PA08 mux C */ +#define MUX_PA08C_SERCOM0_PAD0 2L +#define PINMUX_PA08C_SERCOM0_PAD0 ((PIN_PA08C_SERCOM0_PAD0 << 16) | MUX_PA08C_SERCOM0_PAD0) +#define PORT_PA08C_SERCOM0_PAD0 (1ul << 8) +#define PIN_PA05D_SERCOM0_PAD1 5L /**< \brief SERCOM0 signal: PAD1 on PA05 mux D */ +#define MUX_PA05D_SERCOM0_PAD1 3L +#define PINMUX_PA05D_SERCOM0_PAD1 ((PIN_PA05D_SERCOM0_PAD1 << 16) | MUX_PA05D_SERCOM0_PAD1) +#define PORT_PA05D_SERCOM0_PAD1 (1ul << 5) +#define PIN_PA09C_SERCOM0_PAD1 9L /**< \brief SERCOM0 signal: PAD1 on PA09 mux C */ +#define MUX_PA09C_SERCOM0_PAD1 2L +#define PINMUX_PA09C_SERCOM0_PAD1 ((PIN_PA09C_SERCOM0_PAD1 << 16) | MUX_PA09C_SERCOM0_PAD1) +#define PORT_PA09C_SERCOM0_PAD1 (1ul << 9) +#define PIN_PA06D_SERCOM0_PAD2 6L /**< \brief SERCOM0 signal: PAD2 on PA06 mux D */ +#define MUX_PA06D_SERCOM0_PAD2 3L +#define PINMUX_PA06D_SERCOM0_PAD2 ((PIN_PA06D_SERCOM0_PAD2 << 16) | MUX_PA06D_SERCOM0_PAD2) +#define PORT_PA06D_SERCOM0_PAD2 (1ul << 6) +#define PIN_PA10C_SERCOM0_PAD2 10L /**< \brief SERCOM0 signal: PAD2 on PA10 mux C */ +#define MUX_PA10C_SERCOM0_PAD2 2L +#define PINMUX_PA10C_SERCOM0_PAD2 ((PIN_PA10C_SERCOM0_PAD2 << 16) | MUX_PA10C_SERCOM0_PAD2) +#define PORT_PA10C_SERCOM0_PAD2 (1ul << 10) +#define PIN_PA07D_SERCOM0_PAD3 7L /**< \brief SERCOM0 signal: PAD3 on PA07 mux D */ +#define MUX_PA07D_SERCOM0_PAD3 3L +#define PINMUX_PA07D_SERCOM0_PAD3 ((PIN_PA07D_SERCOM0_PAD3 << 16) | MUX_PA07D_SERCOM0_PAD3) +#define PORT_PA07D_SERCOM0_PAD3 (1ul << 7) +#define PIN_PA11C_SERCOM0_PAD3 11L /**< \brief SERCOM0 signal: PAD3 on PA11 mux C */ +#define MUX_PA11C_SERCOM0_PAD3 2L +#define PINMUX_PA11C_SERCOM0_PAD3 ((PIN_PA11C_SERCOM0_PAD3 << 16) | MUX_PA11C_SERCOM0_PAD3) +#define PORT_PA11C_SERCOM0_PAD3 (1ul << 11) +/* ========== PORT definition for SERCOM1 peripheral ========== */ +#define PIN_PA16C_SERCOM1_PAD0 16L /**< \brief SERCOM1 signal: PAD0 on PA16 mux C */ +#define MUX_PA16C_SERCOM1_PAD0 2L +#define PINMUX_PA16C_SERCOM1_PAD0 ((PIN_PA16C_SERCOM1_PAD0 << 16) | MUX_PA16C_SERCOM1_PAD0) +#define PORT_PA16C_SERCOM1_PAD0 (1ul << 16) +#define PIN_PA17C_SERCOM1_PAD1 17L /**< \brief SERCOM1 signal: PAD1 on PA17 mux C */ +#define MUX_PA17C_SERCOM1_PAD1 2L +#define PINMUX_PA17C_SERCOM1_PAD1 ((PIN_PA17C_SERCOM1_PAD1 << 16) | MUX_PA17C_SERCOM1_PAD1) +#define PORT_PA17C_SERCOM1_PAD1 (1ul << 17) +#define PIN_PA30D_SERCOM1_PAD2 30L /**< \brief SERCOM1 signal: PAD2 on PA30 mux D */ +#define MUX_PA30D_SERCOM1_PAD2 3L +#define PINMUX_PA30D_SERCOM1_PAD2 ((PIN_PA30D_SERCOM1_PAD2 << 16) | MUX_PA30D_SERCOM1_PAD2) +#define PORT_PA30D_SERCOM1_PAD2 (1ul << 30) +#define PIN_PA18C_SERCOM1_PAD2 18L /**< \brief SERCOM1 signal: PAD2 on PA18 mux C */ +#define MUX_PA18C_SERCOM1_PAD2 2L +#define PINMUX_PA18C_SERCOM1_PAD2 ((PIN_PA18C_SERCOM1_PAD2 << 16) | MUX_PA18C_SERCOM1_PAD2) +#define PORT_PA18C_SERCOM1_PAD2 (1ul << 18) +#define PIN_PA31D_SERCOM1_PAD3 31L /**< \brief SERCOM1 signal: PAD3 on PA31 mux D */ +#define MUX_PA31D_SERCOM1_PAD3 3L +#define PINMUX_PA31D_SERCOM1_PAD3 ((PIN_PA31D_SERCOM1_PAD3 << 16) | MUX_PA31D_SERCOM1_PAD3) +#define PORT_PA31D_SERCOM1_PAD3 (1ul << 31) +#define PIN_PA19C_SERCOM1_PAD3 19L /**< \brief SERCOM1 signal: PAD3 on PA19 mux C */ +#define MUX_PA19C_SERCOM1_PAD3 2L +#define PINMUX_PA19C_SERCOM1_PAD3 ((PIN_PA19C_SERCOM1_PAD3 << 16) | MUX_PA19C_SERCOM1_PAD3) +#define PORT_PA19C_SERCOM1_PAD3 (1ul << 19) +/* ========== PORT definition for SERCOM2 peripheral ========== */ +#define PIN_PA08D_SERCOM2_PAD0 8L /**< \brief SERCOM2 signal: PAD0 on PA08 mux D */ +#define MUX_PA08D_SERCOM2_PAD0 3L +#define PINMUX_PA08D_SERCOM2_PAD0 ((PIN_PA08D_SERCOM2_PAD0 << 16) | MUX_PA08D_SERCOM2_PAD0) +#define PORT_PA08D_SERCOM2_PAD0 (1ul << 8) +#define PIN_PA12C_SERCOM2_PAD0 12L /**< \brief SERCOM2 signal: PAD0 on PA12 mux C */ +#define MUX_PA12C_SERCOM2_PAD0 2L +#define PINMUX_PA12C_SERCOM2_PAD0 ((PIN_PA12C_SERCOM2_PAD0 << 16) | MUX_PA12C_SERCOM2_PAD0) +#define PORT_PA12C_SERCOM2_PAD0 (1ul << 12) +#define PIN_PA09D_SERCOM2_PAD1 9L /**< \brief SERCOM2 signal: PAD1 on PA09 mux D */ +#define MUX_PA09D_SERCOM2_PAD1 3L +#define PINMUX_PA09D_SERCOM2_PAD1 ((PIN_PA09D_SERCOM2_PAD1 << 16) | MUX_PA09D_SERCOM2_PAD1) +#define PORT_PA09D_SERCOM2_PAD1 (1ul << 9) +#define PIN_PA13C_SERCOM2_PAD1 13L /**< \brief SERCOM2 signal: PAD1 on PA13 mux C */ +#define MUX_PA13C_SERCOM2_PAD1 2L +#define PINMUX_PA13C_SERCOM2_PAD1 ((PIN_PA13C_SERCOM2_PAD1 << 16) | MUX_PA13C_SERCOM2_PAD1) +#define PORT_PA13C_SERCOM2_PAD1 (1ul << 13) +#define PIN_PA10D_SERCOM2_PAD2 10L /**< \brief SERCOM2 signal: PAD2 on PA10 mux D */ +#define MUX_PA10D_SERCOM2_PAD2 3L +#define PINMUX_PA10D_SERCOM2_PAD2 ((PIN_PA10D_SERCOM2_PAD2 << 16) | MUX_PA10D_SERCOM2_PAD2) +#define PORT_PA10D_SERCOM2_PAD2 (1ul << 10) +#define PIN_PA14C_SERCOM2_PAD2 14L /**< \brief SERCOM2 signal: PAD2 on PA14 mux C */ +#define MUX_PA14C_SERCOM2_PAD2 2L +#define PINMUX_PA14C_SERCOM2_PAD2 ((PIN_PA14C_SERCOM2_PAD2 << 16) | MUX_PA14C_SERCOM2_PAD2) +#define PORT_PA14C_SERCOM2_PAD2 (1ul << 14) +#define PIN_PA11D_SERCOM2_PAD3 11L /**< \brief SERCOM2 signal: PAD3 on PA11 mux D */ +#define MUX_PA11D_SERCOM2_PAD3 3L +#define PINMUX_PA11D_SERCOM2_PAD3 ((PIN_PA11D_SERCOM2_PAD3 << 16) | MUX_PA11D_SERCOM2_PAD3) +#define PORT_PA11D_SERCOM2_PAD3 (1ul << 11) +#define PIN_PA15C_SERCOM2_PAD3 15L /**< \brief SERCOM2 signal: PAD3 on PA15 mux C */ +#define MUX_PA15C_SERCOM2_PAD3 2L +#define PINMUX_PA15C_SERCOM2_PAD3 ((PIN_PA15C_SERCOM2_PAD3 << 16) | MUX_PA15C_SERCOM2_PAD3) +#define PORT_PA15C_SERCOM2_PAD3 (1ul << 15) +/* ========== PORT definition for SERCOM3 peripheral ========== */ +#define PIN_PA16D_SERCOM3_PAD0 16L /**< \brief SERCOM3 signal: PAD0 on PA16 mux D */ +#define MUX_PA16D_SERCOM3_PAD0 3L +#define PINMUX_PA16D_SERCOM3_PAD0 ((PIN_PA16D_SERCOM3_PAD0 << 16) | MUX_PA16D_SERCOM3_PAD0) +#define PORT_PA16D_SERCOM3_PAD0 (1ul << 16) +#define PIN_PA22C_SERCOM3_PAD0 22L /**< \brief SERCOM3 signal: PAD0 on PA22 mux C */ +#define MUX_PA22C_SERCOM3_PAD0 2L +#define PINMUX_PA22C_SERCOM3_PAD0 ((PIN_PA22C_SERCOM3_PAD0 << 16) | MUX_PA22C_SERCOM3_PAD0) +#define PORT_PA22C_SERCOM3_PAD0 (1ul << 22) +#define PIN_PA17D_SERCOM3_PAD1 17L /**< \brief SERCOM3 signal: PAD1 on PA17 mux D */ +#define MUX_PA17D_SERCOM3_PAD1 3L +#define PINMUX_PA17D_SERCOM3_PAD1 ((PIN_PA17D_SERCOM3_PAD1 << 16) | MUX_PA17D_SERCOM3_PAD1) +#define PORT_PA17D_SERCOM3_PAD1 (1ul << 17) +#define PIN_PA23C_SERCOM3_PAD1 23L /**< \brief SERCOM3 signal: PAD1 on PA23 mux C */ +#define MUX_PA23C_SERCOM3_PAD1 2L +#define PINMUX_PA23C_SERCOM3_PAD1 ((PIN_PA23C_SERCOM3_PAD1 << 16) | MUX_PA23C_SERCOM3_PAD1) +#define PORT_PA23C_SERCOM3_PAD1 (1ul << 23) +#define PIN_PA18D_SERCOM3_PAD2 18L /**< \brief SERCOM3 signal: PAD2 on PA18 mux D */ +#define MUX_PA18D_SERCOM3_PAD2 3L +#define PINMUX_PA18D_SERCOM3_PAD2 ((PIN_PA18D_SERCOM3_PAD2 << 16) | MUX_PA18D_SERCOM3_PAD2) +#define PORT_PA18D_SERCOM3_PAD2 (1ul << 18) +#define PIN_PA20D_SERCOM3_PAD2 20L /**< \brief SERCOM3 signal: PAD2 on PA20 mux D */ +#define MUX_PA20D_SERCOM3_PAD2 3L +#define PINMUX_PA20D_SERCOM3_PAD2 ((PIN_PA20D_SERCOM3_PAD2 << 16) | MUX_PA20D_SERCOM3_PAD2) +#define PORT_PA20D_SERCOM3_PAD2 (1ul << 20) +#define PIN_PA24C_SERCOM3_PAD2 24L /**< \brief SERCOM3 signal: PAD2 on PA24 mux C */ +#define MUX_PA24C_SERCOM3_PAD2 2L +#define PINMUX_PA24C_SERCOM3_PAD2 ((PIN_PA24C_SERCOM3_PAD2 << 16) | MUX_PA24C_SERCOM3_PAD2) +#define PORT_PA24C_SERCOM3_PAD2 (1ul << 24) +#define PIN_PA19D_SERCOM3_PAD3 19L /**< \brief SERCOM3 signal: PAD3 on PA19 mux D */ +#define MUX_PA19D_SERCOM3_PAD3 3L +#define PINMUX_PA19D_SERCOM3_PAD3 ((PIN_PA19D_SERCOM3_PAD3 << 16) | MUX_PA19D_SERCOM3_PAD3) +#define PORT_PA19D_SERCOM3_PAD3 (1ul << 19) +#define PIN_PA21D_SERCOM3_PAD3 21L /**< \brief SERCOM3 signal: PAD3 on PA21 mux D */ +#define MUX_PA21D_SERCOM3_PAD3 3L +#define PINMUX_PA21D_SERCOM3_PAD3 ((PIN_PA21D_SERCOM3_PAD3 << 16) | MUX_PA21D_SERCOM3_PAD3) +#define PORT_PA21D_SERCOM3_PAD3 (1ul << 21) +#define PIN_PA25C_SERCOM3_PAD3 25L /**< \brief SERCOM3 signal: PAD3 on PA25 mux C */ +#define MUX_PA25C_SERCOM3_PAD3 2L +#define PINMUX_PA25C_SERCOM3_PAD3 ((PIN_PA25C_SERCOM3_PAD3 << 16) | MUX_PA25C_SERCOM3_PAD3) +#define PORT_PA25C_SERCOM3_PAD3 (1ul << 25) +/* ========== PORT definition for SERCOM4 peripheral ========== */ +#define PIN_PA12D_SERCOM4_PAD0 12L /**< \brief SERCOM4 signal: PAD0 on PA12 mux D */ +#define MUX_PA12D_SERCOM4_PAD0 3L +#define PINMUX_PA12D_SERCOM4_PAD0 ((PIN_PA12D_SERCOM4_PAD0 << 16) | MUX_PA12D_SERCOM4_PAD0) +#define PORT_PA12D_SERCOM4_PAD0 (1ul << 12) +#define PIN_PB08D_SERCOM4_PAD0 40L /**< \brief SERCOM4 signal: PAD0 on PB08 mux D */ +#define MUX_PB08D_SERCOM4_PAD0 3L +#define PINMUX_PB08D_SERCOM4_PAD0 ((PIN_PB08D_SERCOM4_PAD0 << 16) | MUX_PB08D_SERCOM4_PAD0) +#define PORT_PB08D_SERCOM4_PAD0 (1ul << 8) +#define PIN_PA13D_SERCOM4_PAD1 13L /**< \brief SERCOM4 signal: PAD1 on PA13 mux D */ +#define MUX_PA13D_SERCOM4_PAD1 3L +#define PINMUX_PA13D_SERCOM4_PAD1 ((PIN_PA13D_SERCOM4_PAD1 << 16) | MUX_PA13D_SERCOM4_PAD1) +#define PORT_PA13D_SERCOM4_PAD1 (1ul << 13) +#define PIN_PB09D_SERCOM4_PAD1 41L /**< \brief SERCOM4 signal: PAD1 on PB09 mux D */ +#define MUX_PB09D_SERCOM4_PAD1 3L +#define PINMUX_PB09D_SERCOM4_PAD1 ((PIN_PB09D_SERCOM4_PAD1 << 16) | MUX_PB09D_SERCOM4_PAD1) +#define PORT_PB09D_SERCOM4_PAD1 (1ul << 9) +#define PIN_PA14D_SERCOM4_PAD2 14L /**< \brief SERCOM4 signal: PAD2 on PA14 mux D */ +#define MUX_PA14D_SERCOM4_PAD2 3L +#define PINMUX_PA14D_SERCOM4_PAD2 ((PIN_PA14D_SERCOM4_PAD2 << 16) | MUX_PA14D_SERCOM4_PAD2) +#define PORT_PA14D_SERCOM4_PAD2 (1ul << 14) +#define PIN_PB10D_SERCOM4_PAD2 42L /**< \brief SERCOM4 signal: PAD2 on PB10 mux D */ +#define MUX_PB10D_SERCOM4_PAD2 3L +#define PINMUX_PB10D_SERCOM4_PAD2 ((PIN_PB10D_SERCOM4_PAD2 << 16) | MUX_PB10D_SERCOM4_PAD2) +#define PORT_PB10D_SERCOM4_PAD2 (1ul << 10) +#define PIN_PA15D_SERCOM4_PAD3 15L /**< \brief SERCOM4 signal: PAD3 on PA15 mux D */ +#define MUX_PA15D_SERCOM4_PAD3 3L +#define PINMUX_PA15D_SERCOM4_PAD3 ((PIN_PA15D_SERCOM4_PAD3 << 16) | MUX_PA15D_SERCOM4_PAD3) +#define PORT_PA15D_SERCOM4_PAD3 (1ul << 15) +#define PIN_PB11D_SERCOM4_PAD3 43L /**< \brief SERCOM4 signal: PAD3 on PB11 mux D */ +#define MUX_PB11D_SERCOM4_PAD3 3L +#define PINMUX_PB11D_SERCOM4_PAD3 ((PIN_PB11D_SERCOM4_PAD3 << 16) | MUX_PB11D_SERCOM4_PAD3) +#define PORT_PB11D_SERCOM4_PAD3 (1ul << 11) +/* ========== PORT definition for SERCOM5 peripheral ========== */ +#define PIN_PA22D_SERCOM5_PAD0 22L /**< \brief SERCOM5 signal: PAD0 on PA22 mux D */ +#define MUX_PA22D_SERCOM5_PAD0 3L +#define PINMUX_PA22D_SERCOM5_PAD0 ((PIN_PA22D_SERCOM5_PAD0 << 16) | MUX_PA22D_SERCOM5_PAD0) +#define PORT_PA22D_SERCOM5_PAD0 (1ul << 22) +#define PIN_PB02D_SERCOM5_PAD0 34L /**< \brief SERCOM5 signal: PAD0 on PB02 mux D */ +#define MUX_PB02D_SERCOM5_PAD0 3L +#define PINMUX_PB02D_SERCOM5_PAD0 ((PIN_PB02D_SERCOM5_PAD0 << 16) | MUX_PB02D_SERCOM5_PAD0) +#define PORT_PB02D_SERCOM5_PAD0 (1ul << 2) +#define PIN_PA23D_SERCOM5_PAD1 23L /**< \brief SERCOM5 signal: PAD1 on PA23 mux D */ +#define MUX_PA23D_SERCOM5_PAD1 3L +#define PINMUX_PA23D_SERCOM5_PAD1 ((PIN_PA23D_SERCOM5_PAD1 << 16) | MUX_PA23D_SERCOM5_PAD1) +#define PORT_PA23D_SERCOM5_PAD1 (1ul << 23) +#define PIN_PB03D_SERCOM5_PAD1 35L /**< \brief SERCOM5 signal: PAD1 on PB03 mux D */ +#define MUX_PB03D_SERCOM5_PAD1 3L +#define PINMUX_PB03D_SERCOM5_PAD1 ((PIN_PB03D_SERCOM5_PAD1 << 16) | MUX_PB03D_SERCOM5_PAD1) +#define PORT_PB03D_SERCOM5_PAD1 (1ul << 3) +#define PIN_PA24D_SERCOM5_PAD2 24L /**< \brief SERCOM5 signal: PAD2 on PA24 mux D */ +#define MUX_PA24D_SERCOM5_PAD2 3L +#define PINMUX_PA24D_SERCOM5_PAD2 ((PIN_PA24D_SERCOM5_PAD2 << 16) | MUX_PA24D_SERCOM5_PAD2) +#define PORT_PA24D_SERCOM5_PAD2 (1ul << 24) +#define PIN_PB00D_SERCOM5_PAD2 32L /**< \brief SERCOM5 signal: PAD2 on PB00 mux D */ +#define MUX_PB00D_SERCOM5_PAD2 3L +#define PINMUX_PB00D_SERCOM5_PAD2 ((PIN_PB00D_SERCOM5_PAD2 << 16) | MUX_PB00D_SERCOM5_PAD2) +#define PORT_PB00D_SERCOM5_PAD2 (1ul << 0) +#define PIN_PA20C_SERCOM5_PAD2 20L /**< \brief SERCOM5 signal: PAD2 on PA20 mux C */ +#define MUX_PA20C_SERCOM5_PAD2 2L +#define PINMUX_PA20C_SERCOM5_PAD2 ((PIN_PA20C_SERCOM5_PAD2 << 16) | MUX_PA20C_SERCOM5_PAD2) +#define PORT_PA20C_SERCOM5_PAD2 (1ul << 20) +#define PIN_PA25D_SERCOM5_PAD3 25L /**< \brief SERCOM5 signal: PAD3 on PA25 mux D */ +#define MUX_PA25D_SERCOM5_PAD3 3L +#define PINMUX_PA25D_SERCOM5_PAD3 ((PIN_PA25D_SERCOM5_PAD3 << 16) | MUX_PA25D_SERCOM5_PAD3) +#define PORT_PA25D_SERCOM5_PAD3 (1ul << 25) +#define PIN_PB01D_SERCOM5_PAD3 33L /**< \brief SERCOM5 signal: PAD3 on PB01 mux D */ +#define MUX_PB01D_SERCOM5_PAD3 3L +#define PINMUX_PB01D_SERCOM5_PAD3 ((PIN_PB01D_SERCOM5_PAD3 << 16) | MUX_PB01D_SERCOM5_PAD3) +#define PORT_PB01D_SERCOM5_PAD3 (1ul << 1) +#define PIN_PA21C_SERCOM5_PAD3 21L /**< \brief SERCOM5 signal: PAD3 on PA21 mux C */ +#define MUX_PA21C_SERCOM5_PAD3 2L +#define PINMUX_PA21C_SERCOM5_PAD3 ((PIN_PA21C_SERCOM5_PAD3 << 16) | MUX_PA21C_SERCOM5_PAD3) +#define PORT_PA21C_SERCOM5_PAD3 (1ul << 21) +/* ========== PORT definition for TCC0 peripheral ========== */ +#define PIN_PA04E_TCC0_WO0 4L /**< \brief TCC0 signal: WO0 on PA04 mux E */ +#define MUX_PA04E_TCC0_WO0 4L +#define PINMUX_PA04E_TCC0_WO0 ((PIN_PA04E_TCC0_WO0 << 16) | MUX_PA04E_TCC0_WO0) +#define PORT_PA04E_TCC0_WO0 (1ul << 4) +#define PIN_PA08E_TCC0_WO0 8L /**< \brief TCC0 signal: WO0 on PA08 mux E */ +#define MUX_PA08E_TCC0_WO0 4L +#define PINMUX_PA08E_TCC0_WO0 ((PIN_PA08E_TCC0_WO0 << 16) | MUX_PA08E_TCC0_WO0) +#define PORT_PA08E_TCC0_WO0 (1ul << 8) +#define PIN_PA05E_TCC0_WO1 5L /**< \brief TCC0 signal: WO1 on PA05 mux E */ +#define MUX_PA05E_TCC0_WO1 4L +#define PINMUX_PA05E_TCC0_WO1 ((PIN_PA05E_TCC0_WO1 << 16) | MUX_PA05E_TCC0_WO1) +#define PORT_PA05E_TCC0_WO1 (1ul << 5) +#define PIN_PA09E_TCC0_WO1 9L /**< \brief TCC0 signal: WO1 on PA09 mux E */ +#define MUX_PA09E_TCC0_WO1 4L +#define PINMUX_PA09E_TCC0_WO1 ((PIN_PA09E_TCC0_WO1 << 16) | MUX_PA09E_TCC0_WO1) +#define PORT_PA09E_TCC0_WO1 (1ul << 9) +#define PIN_PA10F_TCC0_WO2 10L /**< \brief TCC0 signal: WO2 on PA10 mux F */ +#define MUX_PA10F_TCC0_WO2 5L +#define PINMUX_PA10F_TCC0_WO2 ((PIN_PA10F_TCC0_WO2 << 16) | MUX_PA10F_TCC0_WO2) +#define PORT_PA10F_TCC0_WO2 (1ul << 10) +#define PIN_PA18F_TCC0_WO2 18L /**< \brief TCC0 signal: WO2 on PA18 mux F */ +#define MUX_PA18F_TCC0_WO2 5L +#define PINMUX_PA18F_TCC0_WO2 ((PIN_PA18F_TCC0_WO2 << 16) | MUX_PA18F_TCC0_WO2) +#define PORT_PA18F_TCC0_WO2 (1ul << 18) +#define PIN_PA11F_TCC0_WO3 11L /**< \brief TCC0 signal: WO3 on PA11 mux F */ +#define MUX_PA11F_TCC0_WO3 5L +#define PINMUX_PA11F_TCC0_WO3 ((PIN_PA11F_TCC0_WO3 << 16) | MUX_PA11F_TCC0_WO3) +#define PORT_PA11F_TCC0_WO3 (1ul << 11) +#define PIN_PA19F_TCC0_WO3 19L /**< \brief TCC0 signal: WO3 on PA19 mux F */ +#define MUX_PA19F_TCC0_WO3 5L +#define PINMUX_PA19F_TCC0_WO3 ((PIN_PA19F_TCC0_WO3 << 16) | MUX_PA19F_TCC0_WO3) +#define PORT_PA19F_TCC0_WO3 (1ul << 19) +#define PIN_PA22F_TCC0_WO4 22L /**< \brief TCC0 signal: WO4 on PA22 mux F */ +#define MUX_PA22F_TCC0_WO4 5L +#define PINMUX_PA22F_TCC0_WO4 ((PIN_PA22F_TCC0_WO4 << 16) | MUX_PA22F_TCC0_WO4) +#define PORT_PA22F_TCC0_WO4 (1ul << 22) +#define PIN_PB10F_TCC0_WO4 42L /**< \brief TCC0 signal: WO4 on PB10 mux F */ +#define MUX_PB10F_TCC0_WO4 5L +#define PINMUX_PB10F_TCC0_WO4 ((PIN_PB10F_TCC0_WO4 << 16) | MUX_PB10F_TCC0_WO4) +#define PORT_PB10F_TCC0_WO4 (1ul << 10) +#define PIN_PA14F_TCC0_WO4 14L /**< \brief TCC0 signal: WO4 on PA14 mux F */ +#define MUX_PA14F_TCC0_WO4 5L +#define PINMUX_PA14F_TCC0_WO4 ((PIN_PA14F_TCC0_WO4 << 16) | MUX_PA14F_TCC0_WO4) +#define PORT_PA14F_TCC0_WO4 (1ul << 14) +#define PIN_PA23F_TCC0_WO5 23L /**< \brief TCC0 signal: WO5 on PA23 mux F */ +#define MUX_PA23F_TCC0_WO5 5L +#define PINMUX_PA23F_TCC0_WO5 ((PIN_PA23F_TCC0_WO5 << 16) | MUX_PA23F_TCC0_WO5) +#define PORT_PA23F_TCC0_WO5 (1ul << 23) +#define PIN_PB11F_TCC0_WO5 43L /**< \brief TCC0 signal: WO5 on PB11 mux F */ +#define MUX_PB11F_TCC0_WO5 5L +#define PINMUX_PB11F_TCC0_WO5 ((PIN_PB11F_TCC0_WO5 << 16) | MUX_PB11F_TCC0_WO5) +#define PORT_PB11F_TCC0_WO5 (1ul << 11) +#define PIN_PA15F_TCC0_WO5 15L /**< \brief TCC0 signal: WO5 on PA15 mux F */ +#define MUX_PA15F_TCC0_WO5 5L +#define PINMUX_PA15F_TCC0_WO5 ((PIN_PA15F_TCC0_WO5 << 16) | MUX_PA15F_TCC0_WO5) +#define PORT_PA15F_TCC0_WO5 (1ul << 15) +#define PIN_PA12F_TCC0_WO6 12L /**< \brief TCC0 signal: WO6 on PA12 mux F */ +#define MUX_PA12F_TCC0_WO6 5L +#define PINMUX_PA12F_TCC0_WO6 ((PIN_PA12F_TCC0_WO6 << 16) | MUX_PA12F_TCC0_WO6) +#define PORT_PA12F_TCC0_WO6 (1ul << 12) +#define PIN_PA20F_TCC0_WO6 20L /**< \brief TCC0 signal: WO6 on PA20 mux F */ +#define MUX_PA20F_TCC0_WO6 5L +#define PINMUX_PA20F_TCC0_WO6 ((PIN_PA20F_TCC0_WO6 << 16) | MUX_PA20F_TCC0_WO6) +#define PORT_PA20F_TCC0_WO6 (1ul << 20) +#define PIN_PA16F_TCC0_WO6 16L /**< \brief TCC0 signal: WO6 on PA16 mux F */ +#define MUX_PA16F_TCC0_WO6 5L +#define PINMUX_PA16F_TCC0_WO6 ((PIN_PA16F_TCC0_WO6 << 16) | MUX_PA16F_TCC0_WO6) +#define PORT_PA16F_TCC0_WO6 (1ul << 16) +#define PIN_PA13F_TCC0_WO7 13L /**< \brief TCC0 signal: WO7 on PA13 mux F */ +#define MUX_PA13F_TCC0_WO7 5L +#define PINMUX_PA13F_TCC0_WO7 ((PIN_PA13F_TCC0_WO7 << 16) | MUX_PA13F_TCC0_WO7) +#define PORT_PA13F_TCC0_WO7 (1ul << 13) +#define PIN_PA21F_TCC0_WO7 21L /**< \brief TCC0 signal: WO7 on PA21 mux F */ +#define MUX_PA21F_TCC0_WO7 5L +#define PINMUX_PA21F_TCC0_WO7 ((PIN_PA21F_TCC0_WO7 << 16) | MUX_PA21F_TCC0_WO7) +#define PORT_PA21F_TCC0_WO7 (1ul << 21) +#define PIN_PA17F_TCC0_WO7 17L /**< \brief TCC0 signal: WO7 on PA17 mux F */ +#define MUX_PA17F_TCC0_WO7 5L +#define PINMUX_PA17F_TCC0_WO7 ((PIN_PA17F_TCC0_WO7 << 16) | MUX_PA17F_TCC0_WO7) +#define PORT_PA17F_TCC0_WO7 (1ul << 17) +/* ========== PORT definition for TCC1 peripheral ========== */ +#define PIN_PA06E_TCC1_WO0 6L /**< \brief TCC1 signal: WO0 on PA06 mux E */ +#define MUX_PA06E_TCC1_WO0 4L +#define PINMUX_PA06E_TCC1_WO0 ((PIN_PA06E_TCC1_WO0 << 16) | MUX_PA06E_TCC1_WO0) +#define PORT_PA06E_TCC1_WO0 (1ul << 6) +#define PIN_PA10E_TCC1_WO0 10L /**< \brief TCC1 signal: WO0 on PA10 mux E */ +#define MUX_PA10E_TCC1_WO0 4L +#define PINMUX_PA10E_TCC1_WO0 ((PIN_PA10E_TCC1_WO0 << 16) | MUX_PA10E_TCC1_WO0) +#define PORT_PA10E_TCC1_WO0 (1ul << 10) +#define PIN_PA30E_TCC1_WO0 30L /**< \brief TCC1 signal: WO0 on PA30 mux E */ +#define MUX_PA30E_TCC1_WO0 4L +#define PINMUX_PA30E_TCC1_WO0 ((PIN_PA30E_TCC1_WO0 << 16) | MUX_PA30E_TCC1_WO0) +#define PORT_PA30E_TCC1_WO0 (1ul << 30) +#define PIN_PA07E_TCC1_WO1 7L /**< \brief TCC1 signal: WO1 on PA07 mux E */ +#define MUX_PA07E_TCC1_WO1 4L +#define PINMUX_PA07E_TCC1_WO1 ((PIN_PA07E_TCC1_WO1 << 16) | MUX_PA07E_TCC1_WO1) +#define PORT_PA07E_TCC1_WO1 (1ul << 7) +#define PIN_PA11E_TCC1_WO1 11L /**< \brief TCC1 signal: WO1 on PA11 mux E */ +#define MUX_PA11E_TCC1_WO1 4L +#define PINMUX_PA11E_TCC1_WO1 ((PIN_PA11E_TCC1_WO1 << 16) | MUX_PA11E_TCC1_WO1) +#define PORT_PA11E_TCC1_WO1 (1ul << 11) +#define PIN_PA31E_TCC1_WO1 31L /**< \brief TCC1 signal: WO1 on PA31 mux E */ +#define MUX_PA31E_TCC1_WO1 4L +#define PINMUX_PA31E_TCC1_WO1 ((PIN_PA31E_TCC1_WO1 << 16) | MUX_PA31E_TCC1_WO1) +#define PORT_PA31E_TCC1_WO1 (1ul << 31) +#define PIN_PA08F_TCC1_WO2 8L /**< \brief TCC1 signal: WO2 on PA08 mux F */ +#define MUX_PA08F_TCC1_WO2 5L +#define PINMUX_PA08F_TCC1_WO2 ((PIN_PA08F_TCC1_WO2 << 16) | MUX_PA08F_TCC1_WO2) +#define PORT_PA08F_TCC1_WO2 (1ul << 8) +#define PIN_PA24F_TCC1_WO2 24L /**< \brief TCC1 signal: WO2 on PA24 mux F */ +#define MUX_PA24F_TCC1_WO2 5L +#define PINMUX_PA24F_TCC1_WO2 ((PIN_PA24F_TCC1_WO2 << 16) | MUX_PA24F_TCC1_WO2) +#define PORT_PA24F_TCC1_WO2 (1ul << 24) +#define PIN_PA09F_TCC1_WO3 9L /**< \brief TCC1 signal: WO3 on PA09 mux F */ +#define MUX_PA09F_TCC1_WO3 5L +#define PINMUX_PA09F_TCC1_WO3 ((PIN_PA09F_TCC1_WO3 << 16) | MUX_PA09F_TCC1_WO3) +#define PORT_PA09F_TCC1_WO3 (1ul << 9) +#define PIN_PA25F_TCC1_WO3 25L /**< \brief TCC1 signal: WO3 on PA25 mux F */ +#define MUX_PA25F_TCC1_WO3 5L +#define PINMUX_PA25F_TCC1_WO3 ((PIN_PA25F_TCC1_WO3 << 16) | MUX_PA25F_TCC1_WO3) +#define PORT_PA25F_TCC1_WO3 (1ul << 25) +/* ========== PORT definition for TCC2 peripheral ========== */ +#define PIN_PA12E_TCC2_WO0 12L /**< \brief TCC2 signal: WO0 on PA12 mux E */ +#define MUX_PA12E_TCC2_WO0 4L +#define PINMUX_PA12E_TCC2_WO0 ((PIN_PA12E_TCC2_WO0 << 16) | MUX_PA12E_TCC2_WO0) +#define PORT_PA12E_TCC2_WO0 (1ul << 12) +#define PIN_PA16E_TCC2_WO0 16L /**< \brief TCC2 signal: WO0 on PA16 mux E */ +#define MUX_PA16E_TCC2_WO0 4L +#define PINMUX_PA16E_TCC2_WO0 ((PIN_PA16E_TCC2_WO0 << 16) | MUX_PA16E_TCC2_WO0) +#define PORT_PA16E_TCC2_WO0 (1ul << 16) +#define PIN_PA13E_TCC2_WO1 13L /**< \brief TCC2 signal: WO1 on PA13 mux E */ +#define MUX_PA13E_TCC2_WO1 4L +#define PINMUX_PA13E_TCC2_WO1 ((PIN_PA13E_TCC2_WO1 << 16) | MUX_PA13E_TCC2_WO1) +#define PORT_PA13E_TCC2_WO1 (1ul << 13) +#define PIN_PA17E_TCC2_WO1 17L /**< \brief TCC2 signal: WO1 on PA17 mux E */ +#define MUX_PA17E_TCC2_WO1 4L +#define PINMUX_PA17E_TCC2_WO1 ((PIN_PA17E_TCC2_WO1 << 16) | MUX_PA17E_TCC2_WO1) +#define PORT_PA17E_TCC2_WO1 (1ul << 17) +/* ========== PORT definition for TC3 peripheral ========== */ +#define PIN_PA18E_TC3_WO0 18L /**< \brief TC3 signal: WO0 on PA18 mux E */ +#define MUX_PA18E_TC3_WO0 4L +#define PINMUX_PA18E_TC3_WO0 ((PIN_PA18E_TC3_WO0 << 16) | MUX_PA18E_TC3_WO0) +#define PORT_PA18E_TC3_WO0 (1ul << 18) +#define PIN_PA14E_TC3_WO0 14L /**< \brief TC3 signal: WO0 on PA14 mux E */ +#define MUX_PA14E_TC3_WO0 4L +#define PINMUX_PA14E_TC3_WO0 ((PIN_PA14E_TC3_WO0 << 16) | MUX_PA14E_TC3_WO0) +#define PORT_PA14E_TC3_WO0 (1ul << 14) +#define PIN_PA19E_TC3_WO1 19L /**< \brief TC3 signal: WO1 on PA19 mux E */ +#define MUX_PA19E_TC3_WO1 4L +#define PINMUX_PA19E_TC3_WO1 ((PIN_PA19E_TC3_WO1 << 16) | MUX_PA19E_TC3_WO1) +#define PORT_PA19E_TC3_WO1 (1ul << 19) +#define PIN_PA15E_TC3_WO1 15L /**< \brief TC3 signal: WO1 on PA15 mux E */ +#define MUX_PA15E_TC3_WO1 4L +#define PINMUX_PA15E_TC3_WO1 ((PIN_PA15E_TC3_WO1 << 16) | MUX_PA15E_TC3_WO1) +#define PORT_PA15E_TC3_WO1 (1ul << 15) +/* ========== PORT definition for TC4 peripheral ========== */ +#define PIN_PA22E_TC4_WO0 22L /**< \brief TC4 signal: WO0 on PA22 mux E */ +#define MUX_PA22E_TC4_WO0 4L +#define PINMUX_PA22E_TC4_WO0 ((PIN_PA22E_TC4_WO0 << 16) | MUX_PA22E_TC4_WO0) +#define PORT_PA22E_TC4_WO0 (1ul << 22) +#define PIN_PB08E_TC4_WO0 40L /**< \brief TC4 signal: WO0 on PB08 mux E */ +#define MUX_PB08E_TC4_WO0 4L +#define PINMUX_PB08E_TC4_WO0 ((PIN_PB08E_TC4_WO0 << 16) | MUX_PB08E_TC4_WO0) +#define PORT_PB08E_TC4_WO0 (1ul << 8) +#define PIN_PA23E_TC4_WO1 23L /**< \brief TC4 signal: WO1 on PA23 mux E */ +#define MUX_PA23E_TC4_WO1 4L +#define PINMUX_PA23E_TC4_WO1 ((PIN_PA23E_TC4_WO1 << 16) | MUX_PA23E_TC4_WO1) +#define PORT_PA23E_TC4_WO1 (1ul << 23) +#define PIN_PB09E_TC4_WO1 41L /**< \brief TC4 signal: WO1 on PB09 mux E */ +#define MUX_PB09E_TC4_WO1 4L +#define PINMUX_PB09E_TC4_WO1 ((PIN_PB09E_TC4_WO1 << 16) | MUX_PB09E_TC4_WO1) +#define PORT_PB09E_TC4_WO1 (1ul << 9) +/* ========== PORT definition for TC5 peripheral ========== */ +#define PIN_PA24E_TC5_WO0 24L /**< \brief TC5 signal: WO0 on PA24 mux E */ +#define MUX_PA24E_TC5_WO0 4L +#define PINMUX_PA24E_TC5_WO0 ((PIN_PA24E_TC5_WO0 << 16) | MUX_PA24E_TC5_WO0) +#define PORT_PA24E_TC5_WO0 (1ul << 24) +#define PIN_PB10E_TC5_WO0 42L /**< \brief TC5 signal: WO0 on PB10 mux E */ +#define MUX_PB10E_TC5_WO0 4L +#define PINMUX_PB10E_TC5_WO0 ((PIN_PB10E_TC5_WO0 << 16) | MUX_PB10E_TC5_WO0) +#define PORT_PB10E_TC5_WO0 (1ul << 10) +#define PIN_PA25E_TC5_WO1 25L /**< \brief TC5 signal: WO1 on PA25 mux E */ +#define MUX_PA25E_TC5_WO1 4L +#define PINMUX_PA25E_TC5_WO1 ((PIN_PA25E_TC5_WO1 << 16) | MUX_PA25E_TC5_WO1) +#define PORT_PA25E_TC5_WO1 (1ul << 25) +#define PIN_PB11E_TC5_WO1 43L /**< \brief TC5 signal: WO1 on PB11 mux E */ +#define MUX_PB11E_TC5_WO1 4L +#define PINMUX_PB11E_TC5_WO1 ((PIN_PB11E_TC5_WO1 << 16) | MUX_PB11E_TC5_WO1) +#define PORT_PB11E_TC5_WO1 (1ul << 11) +/* ========== PORT definition for TC6 peripheral ========== */ +#define PIN_PB02E_TC6_WO0 34L /**< \brief TC6 signal: WO0 on PB02 mux E */ +#define MUX_PB02E_TC6_WO0 4L +#define PINMUX_PB02E_TC6_WO0 ((PIN_PB02E_TC6_WO0 << 16) | MUX_PB02E_TC6_WO0) +#define PORT_PB02E_TC6_WO0 (1ul << 2) +#define PIN_PB03E_TC6_WO1 35L /**< \brief TC6 signal: WO1 on PB03 mux E */ +#define MUX_PB03E_TC6_WO1 4L +#define PINMUX_PB03E_TC6_WO1 ((PIN_PB03E_TC6_WO1 << 16) | MUX_PB03E_TC6_WO1) +#define PORT_PB03E_TC6_WO1 (1ul << 3) +/* ========== PORT definition for TC7 peripheral ========== */ +#define PIN_PA20E_TC7_WO0 20L /**< \brief TC7 signal: WO0 on PA20 mux E */ +#define MUX_PA20E_TC7_WO0 4L +#define PINMUX_PA20E_TC7_WO0 ((PIN_PA20E_TC7_WO0 << 16) | MUX_PA20E_TC7_WO0) +#define PORT_PA20E_TC7_WO0 (1ul << 20) +#define PIN_PB00E_TC7_WO0 32L /**< \brief TC7 signal: WO0 on PB00 mux E */ +#define MUX_PB00E_TC7_WO0 4L +#define PINMUX_PB00E_TC7_WO0 ((PIN_PB00E_TC7_WO0 << 16) | MUX_PB00E_TC7_WO0) +#define PORT_PB00E_TC7_WO0 (1ul << 0) +#define PIN_PA21E_TC7_WO1 21L /**< \brief TC7 signal: WO1 on PA21 mux E */ +#define MUX_PA21E_TC7_WO1 4L +#define PINMUX_PA21E_TC7_WO1 ((PIN_PA21E_TC7_WO1 << 16) | MUX_PA21E_TC7_WO1) +#define PORT_PA21E_TC7_WO1 (1ul << 21) +#define PIN_PB01E_TC7_WO1 33L /**< \brief TC7 signal: WO1 on PB01 mux E */ +#define MUX_PB01E_TC7_WO1 4L +#define PINMUX_PB01E_TC7_WO1 ((PIN_PB01E_TC7_WO1 << 16) | MUX_PB01E_TC7_WO1) +#define PORT_PB01E_TC7_WO1 (1ul << 1) +/* ========== PORT definition for ADC peripheral ========== */ +#define PIN_PA02B_ADC_AIN0 2L /**< \brief ADC signal: AIN0 on PA02 mux B */ +#define MUX_PA02B_ADC_AIN0 1L +#define PINMUX_PA02B_ADC_AIN0 ((PIN_PA02B_ADC_AIN0 << 16) | MUX_PA02B_ADC_AIN0) +#define PORT_PA02B_ADC_AIN0 (1ul << 2) +#define PIN_PA03B_ADC_AIN1 3L /**< \brief ADC signal: AIN1 on PA03 mux B */ +#define MUX_PA03B_ADC_AIN1 1L +#define PINMUX_PA03B_ADC_AIN1 ((PIN_PA03B_ADC_AIN1 << 16) | MUX_PA03B_ADC_AIN1) +#define PORT_PA03B_ADC_AIN1 (1ul << 3) +#define PIN_PB08B_ADC_AIN2 40L /**< \brief ADC signal: AIN2 on PB08 mux B */ +#define MUX_PB08B_ADC_AIN2 1L +#define PINMUX_PB08B_ADC_AIN2 ((PIN_PB08B_ADC_AIN2 << 16) | MUX_PB08B_ADC_AIN2) +#define PORT_PB08B_ADC_AIN2 (1ul << 8) +#define PIN_PB09B_ADC_AIN3 41L /**< \brief ADC signal: AIN3 on PB09 mux B */ +#define MUX_PB09B_ADC_AIN3 1L +#define PINMUX_PB09B_ADC_AIN3 ((PIN_PB09B_ADC_AIN3 << 16) | MUX_PB09B_ADC_AIN3) +#define PORT_PB09B_ADC_AIN3 (1ul << 9) +#define PIN_PA04B_ADC_AIN4 4L /**< \brief ADC signal: AIN4 on PA04 mux B */ +#define MUX_PA04B_ADC_AIN4 1L +#define PINMUX_PA04B_ADC_AIN4 ((PIN_PA04B_ADC_AIN4 << 16) | MUX_PA04B_ADC_AIN4) +#define PORT_PA04B_ADC_AIN4 (1ul << 4) +#define PIN_PA05B_ADC_AIN5 5L /**< \brief ADC signal: AIN5 on PA05 mux B */ +#define MUX_PA05B_ADC_AIN5 1L +#define PINMUX_PA05B_ADC_AIN5 ((PIN_PA05B_ADC_AIN5 << 16) | MUX_PA05B_ADC_AIN5) +#define PORT_PA05B_ADC_AIN5 (1ul << 5) +#define PIN_PA06B_ADC_AIN6 6L /**< \brief ADC signal: AIN6 on PA06 mux B */ +#define MUX_PA06B_ADC_AIN6 1L +#define PINMUX_PA06B_ADC_AIN6 ((PIN_PA06B_ADC_AIN6 << 16) | MUX_PA06B_ADC_AIN6) +#define PORT_PA06B_ADC_AIN6 (1ul << 6) +#define PIN_PA07B_ADC_AIN7 7L /**< \brief ADC signal: AIN7 on PA07 mux B */ +#define MUX_PA07B_ADC_AIN7 1L +#define PINMUX_PA07B_ADC_AIN7 ((PIN_PA07B_ADC_AIN7 << 16) | MUX_PA07B_ADC_AIN7) +#define PORT_PA07B_ADC_AIN7 (1ul << 7) +#define PIN_PB00B_ADC_AIN8 32L /**< \brief ADC signal: AIN8 on PB00 mux B */ +#define MUX_PB00B_ADC_AIN8 1L +#define PINMUX_PB00B_ADC_AIN8 ((PIN_PB00B_ADC_AIN8 << 16) | MUX_PB00B_ADC_AIN8) +#define PORT_PB00B_ADC_AIN8 (1ul << 0) +#define PIN_PB01B_ADC_AIN9 33L /**< \brief ADC signal: AIN9 on PB01 mux B */ +#define MUX_PB01B_ADC_AIN9 1L +#define PINMUX_PB01B_ADC_AIN9 ((PIN_PB01B_ADC_AIN9 << 16) | MUX_PB01B_ADC_AIN9) +#define PORT_PB01B_ADC_AIN9 (1ul << 1) +#define PIN_PB02B_ADC_AIN10 34L /**< \brief ADC signal: AIN10 on PB02 mux B */ +#define MUX_PB02B_ADC_AIN10 1L +#define PINMUX_PB02B_ADC_AIN10 ((PIN_PB02B_ADC_AIN10 << 16) | MUX_PB02B_ADC_AIN10) +#define PORT_PB02B_ADC_AIN10 (1ul << 2) +#define PIN_PB03B_ADC_AIN11 35L /**< \brief ADC signal: AIN11 on PB03 mux B */ +#define MUX_PB03B_ADC_AIN11 1L +#define PINMUX_PB03B_ADC_AIN11 ((PIN_PB03B_ADC_AIN11 << 16) | MUX_PB03B_ADC_AIN11) +#define PORT_PB03B_ADC_AIN11 (1ul << 3) +#define PIN_PB04B_ADC_AIN12 36L /**< \brief ADC signal: AIN12 on PB04 mux B */ +#define MUX_PB04B_ADC_AIN12 1L +#define PINMUX_PB04B_ADC_AIN12 ((PIN_PB04B_ADC_AIN12 << 16) | MUX_PB04B_ADC_AIN12) +#define PORT_PB04B_ADC_AIN12 (1ul << 4) +#define PIN_PB05B_ADC_AIN13 37L /**< \brief ADC signal: AIN13 on PB05 mux B */ +#define MUX_PB05B_ADC_AIN13 1L +#define PINMUX_PB05B_ADC_AIN13 ((PIN_PB05B_ADC_AIN13 << 16) | MUX_PB05B_ADC_AIN13) +#define PORT_PB05B_ADC_AIN13 (1ul << 5) +#define PIN_PA08B_ADC_AIN16 8L /**< \brief ADC signal: AIN16 on PA08 mux B */ +#define MUX_PA08B_ADC_AIN16 1L +#define PINMUX_PA08B_ADC_AIN16 ((PIN_PA08B_ADC_AIN16 << 16) | MUX_PA08B_ADC_AIN16) +#define PORT_PA08B_ADC_AIN16 (1ul << 8) +#define PIN_PA09B_ADC_AIN17 9L /**< \brief ADC signal: AIN17 on PA09 mux B */ +#define MUX_PA09B_ADC_AIN17 1L +#define PINMUX_PA09B_ADC_AIN17 ((PIN_PA09B_ADC_AIN17 << 16) | MUX_PA09B_ADC_AIN17) +#define PORT_PA09B_ADC_AIN17 (1ul << 9) +#define PIN_PA10B_ADC_AIN18 10L /**< \brief ADC signal: AIN18 on PA10 mux B */ +#define MUX_PA10B_ADC_AIN18 1L +#define PINMUX_PA10B_ADC_AIN18 ((PIN_PA10B_ADC_AIN18 << 16) | MUX_PA10B_ADC_AIN18) +#define PORT_PA10B_ADC_AIN18 (1ul << 10) +#define PIN_PA11B_ADC_AIN19 11L /**< \brief ADC signal: AIN19 on PA11 mux B */ +#define MUX_PA11B_ADC_AIN19 1L +#define PINMUX_PA11B_ADC_AIN19 ((PIN_PA11B_ADC_AIN19 << 16) | MUX_PA11B_ADC_AIN19) +#define PORT_PA11B_ADC_AIN19 (1ul << 11) +#define PIN_PA04B_ADC_VREFP 4L /**< \brief ADC signal: VREFP on PA04 mux B */ +#define MUX_PA04B_ADC_VREFP 1L +#define PINMUX_PA04B_ADC_VREFP ((PIN_PA04B_ADC_VREFP << 16) | MUX_PA04B_ADC_VREFP) +#define PORT_PA04B_ADC_VREFP (1ul << 4) +/* ========== PORT definition for AC peripheral ========== */ +#define PIN_PA04B_AC_AIN0 4L /**< \brief AC signal: AIN0 on PA04 mux B */ +#define MUX_PA04B_AC_AIN0 1L +#define PINMUX_PA04B_AC_AIN0 ((PIN_PA04B_AC_AIN0 << 16) | MUX_PA04B_AC_AIN0) +#define PORT_PA04B_AC_AIN0 (1ul << 4) +#define PIN_PA05B_AC_AIN1 5L /**< \brief AC signal: AIN1 on PA05 mux B */ +#define MUX_PA05B_AC_AIN1 1L +#define PINMUX_PA05B_AC_AIN1 ((PIN_PA05B_AC_AIN1 << 16) | MUX_PA05B_AC_AIN1) +#define PORT_PA05B_AC_AIN1 (1ul << 5) +#define PIN_PA06B_AC_AIN2 6L /**< \brief AC signal: AIN2 on PA06 mux B */ +#define MUX_PA06B_AC_AIN2 1L +#define PINMUX_PA06B_AC_AIN2 ((PIN_PA06B_AC_AIN2 << 16) | MUX_PA06B_AC_AIN2) +#define PORT_PA06B_AC_AIN2 (1ul << 6) +#define PIN_PA07B_AC_AIN3 7L /**< \brief AC signal: AIN3 on PA07 mux B */ +#define MUX_PA07B_AC_AIN3 1L +#define PINMUX_PA07B_AC_AIN3 ((PIN_PA07B_AC_AIN3 << 16) | MUX_PA07B_AC_AIN3) +#define PORT_PA07B_AC_AIN3 (1ul << 7) +#define PIN_PA12H_AC_CMP0 12L /**< \brief AC signal: CMP0 on PA12 mux H */ +#define MUX_PA12H_AC_CMP0 7L +#define PINMUX_PA12H_AC_CMP0 ((PIN_PA12H_AC_CMP0 << 16) | MUX_PA12H_AC_CMP0) +#define PORT_PA12H_AC_CMP0 (1ul << 12) +#define PIN_PA18H_AC_CMP0 18L /**< \brief AC signal: CMP0 on PA18 mux H */ +#define MUX_PA18H_AC_CMP0 7L +#define PINMUX_PA18H_AC_CMP0 ((PIN_PA18H_AC_CMP0 << 16) | MUX_PA18H_AC_CMP0) +#define PORT_PA18H_AC_CMP0 (1ul << 18) +#define PIN_PA13H_AC_CMP1 13L /**< \brief AC signal: CMP1 on PA13 mux H */ +#define MUX_PA13H_AC_CMP1 7L +#define PINMUX_PA13H_AC_CMP1 ((PIN_PA13H_AC_CMP1 << 16) | MUX_PA13H_AC_CMP1) +#define PORT_PA13H_AC_CMP1 (1ul << 13) +#define PIN_PA19H_AC_CMP1 19L /**< \brief AC signal: CMP1 on PA19 mux H */ +#define MUX_PA19H_AC_CMP1 7L +#define PINMUX_PA19H_AC_CMP1 ((PIN_PA19H_AC_CMP1 << 16) | MUX_PA19H_AC_CMP1) +#define PORT_PA19H_AC_CMP1 (1ul << 19) +/* ========== PORT definition for DAC peripheral ========== */ +#define PIN_PA02B_DAC_VOUT 2L /**< \brief DAC signal: VOUT on PA02 mux B */ +#define MUX_PA02B_DAC_VOUT 1L +#define PINMUX_PA02B_DAC_VOUT ((PIN_PA02B_DAC_VOUT << 16) | MUX_PA02B_DAC_VOUT) +#define PORT_PA02B_DAC_VOUT (1ul << 2) +#define PIN_PA03B_DAC_VREFP 3L /**< \brief DAC signal: VREFP on PA03 mux B */ +#define MUX_PA03B_DAC_VREFP 1L +#define PINMUX_PA03B_DAC_VREFP ((PIN_PA03B_DAC_VREFP << 16) | MUX_PA03B_DAC_VREFP) +#define PORT_PA03B_DAC_VREFP (1ul << 3) +/* ========== PORT definition for AC1 peripheral ========== */ +#define PIN_PB04B_AC1_AIN0 36L /**< \brief AC1 signal: AIN0 on PB04 mux B */ +#define MUX_PB04B_AC1_AIN0 1L +#define PINMUX_PB04B_AC1_AIN0 ((PIN_PB04B_AC1_AIN0 << 16) | MUX_PB04B_AC1_AIN0) +#define PORT_PB04B_AC1_AIN0 (1ul << 4) +#define PIN_PB05B_AC1_AIN1 37L /**< \brief AC1 signal: AIN1 on PB05 mux B */ +#define MUX_PB05B_AC1_AIN1 1L +#define PINMUX_PB05B_AC1_AIN1 ((PIN_PB05B_AC1_AIN1 << 16) | MUX_PB05B_AC1_AIN1) +#define PORT_PB05B_AC1_AIN1 (1ul << 5) +#define PIN_PB02B_AC1_AIN2 34L /**< \brief AC1 signal: AIN2 on PB02 mux B */ +#define MUX_PB02B_AC1_AIN2 1L +#define PINMUX_PB02B_AC1_AIN2 ((PIN_PB02B_AC1_AIN2 << 16) | MUX_PB02B_AC1_AIN2) +#define PORT_PB02B_AC1_AIN2 (1ul << 2) +#define PIN_PB03B_AC1_AIN3 35L /**< \brief AC1 signal: AIN3 on PB03 mux B */ +#define MUX_PB03B_AC1_AIN3 1L +#define PINMUX_PB03B_AC1_AIN3 ((PIN_PB03B_AC1_AIN3 << 16) | MUX_PB03B_AC1_AIN3) +#define PORT_PB03B_AC1_AIN3 (1ul << 3) +#define PIN_PA24H_AC1_CMP0 24L /**< \brief AC1 signal: CMP0 on PA24 mux H */ +#define MUX_PA24H_AC1_CMP0 7L +#define PINMUX_PA24H_AC1_CMP0 ((PIN_PA24H_AC1_CMP0 << 16) | MUX_PA24H_AC1_CMP0) +#define PORT_PA24H_AC1_CMP0 (1ul << 24) +#define PIN_PA25H_AC1_CMP1 25L /**< \brief AC1 signal: CMP1 on PA25 mux H */ +#define MUX_PA25H_AC1_CMP1 7L +#define PINMUX_PA25H_AC1_CMP1 ((PIN_PA25H_AC1_CMP1 << 16) | MUX_PA25H_AC1_CMP1) +#define PORT_PA25H_AC1_CMP1 (1ul << 25) + +#endif /* _SAMD21G16L_PIO_ */ diff --git a/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/utils/cmsis/samd21/include/pio/samd21g17a.h b/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/utils/cmsis/samd21/include/pio/samd21g17a.h new file mode 100644 index 0000000..4284e10 --- /dev/null +++ b/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/utils/cmsis/samd21/include/pio/samd21g17a.h @@ -0,0 +1,908 @@ +/** + * \file + * + * \brief Peripheral I/O description for SAMD21G17A + * + * Copyright (c) 2014-2018 Microchip Technology Inc. and its subsidiaries. + * + * \asf_license_start + * + * \page License + * + * Subject to your compliance with these terms, you may use Microchip + * software and any derivatives exclusively with Microchip products. + * It is your responsibility to comply with third party license terms applicable + * to your use of third party software (including open source software) that + * may accompany Microchip software. + * + * THIS SOFTWARE IS SUPPLIED BY MICROCHIP "AS IS". NO WARRANTIES, + * WHETHER EXPRESS, IMPLIED OR STATUTORY, APPLY TO THIS SOFTWARE, + * INCLUDING ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, + * AND FITNESS FOR A PARTICULAR PURPOSE. IN NO EVENT WILL MICROCHIP BE + * LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL OR CONSEQUENTIAL + * LOSS, DAMAGE, COST OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE + * SOFTWARE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE + * POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT + * ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY + * RELATED TO THIS SOFTWARE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, + * THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THIS SOFTWARE. + * + * \asf_license_stop + * + */ +/* + * Support and FAQ: visit Microchip Support + */ + +#ifndef _SAMD21G17A_PIO_ +#define _SAMD21G17A_PIO_ + +#define PIN_PA00 0 /**< \brief Pin Number for PA00 */ +#define PORT_PA00 (1ul << 0) /**< \brief PORT Mask for PA00 */ +#define PIN_PA01 1 /**< \brief Pin Number for PA01 */ +#define PORT_PA01 (1ul << 1) /**< \brief PORT Mask for PA01 */ +#define PIN_PA02 2 /**< \brief Pin Number for PA02 */ +#define PORT_PA02 (1ul << 2) /**< \brief PORT Mask for PA02 */ +#define PIN_PA03 3 /**< \brief Pin Number for PA03 */ +#define PORT_PA03 (1ul << 3) /**< \brief PORT Mask for PA03 */ +#define PIN_PA04 4 /**< \brief Pin Number for PA04 */ +#define PORT_PA04 (1ul << 4) /**< \brief PORT Mask for PA04 */ +#define PIN_PA05 5 /**< \brief Pin Number for PA05 */ +#define PORT_PA05 (1ul << 5) /**< \brief PORT Mask for PA05 */ +#define PIN_PA06 6 /**< \brief Pin Number for PA06 */ +#define PORT_PA06 (1ul << 6) /**< \brief PORT Mask for PA06 */ +#define PIN_PA07 7 /**< \brief Pin Number for PA07 */ +#define PORT_PA07 (1ul << 7) /**< \brief PORT Mask for PA07 */ +#define PIN_PA08 8 /**< \brief Pin Number for PA08 */ +#define PORT_PA08 (1ul << 8) /**< \brief PORT Mask for PA08 */ +#define PIN_PA09 9 /**< \brief Pin Number for PA09 */ +#define PORT_PA09 (1ul << 9) /**< \brief PORT Mask for PA09 */ +#define PIN_PA10 10 /**< \brief Pin Number for PA10 */ +#define PORT_PA10 (1ul << 10) /**< \brief PORT Mask for PA10 */ +#define PIN_PA11 11 /**< \brief Pin Number for PA11 */ +#define PORT_PA11 (1ul << 11) /**< \brief PORT Mask for PA11 */ +#define PIN_PA12 12 /**< \brief Pin Number for PA12 */ +#define PORT_PA12 (1ul << 12) /**< \brief PORT Mask for PA12 */ +#define PIN_PA13 13 /**< \brief Pin Number for PA13 */ +#define PORT_PA13 (1ul << 13) /**< \brief PORT Mask for PA13 */ +#define PIN_PA14 14 /**< \brief Pin Number for PA14 */ +#define PORT_PA14 (1ul << 14) /**< \brief PORT Mask for PA14 */ +#define PIN_PA15 15 /**< \brief Pin Number for PA15 */ +#define PORT_PA15 (1ul << 15) /**< \brief PORT Mask for PA15 */ +#define PIN_PA16 16 /**< \brief Pin Number for PA16 */ +#define PORT_PA16 (1ul << 16) /**< \brief PORT Mask for PA16 */ +#define PIN_PA17 17 /**< \brief Pin Number for PA17 */ +#define PORT_PA17 (1ul << 17) /**< \brief PORT Mask for PA17 */ +#define PIN_PA18 18 /**< \brief Pin Number for PA18 */ +#define PORT_PA18 (1ul << 18) /**< \brief PORT Mask for PA18 */ +#define PIN_PA19 19 /**< \brief Pin Number for PA19 */ +#define PORT_PA19 (1ul << 19) /**< \brief PORT Mask for PA19 */ +#define PIN_PA20 20 /**< \brief Pin Number for PA20 */ +#define PORT_PA20 (1ul << 20) /**< \brief PORT Mask for PA20 */ +#define PIN_PA21 21 /**< \brief Pin Number for PA21 */ +#define PORT_PA21 (1ul << 21) /**< \brief PORT Mask for PA21 */ +#define PIN_PA22 22 /**< \brief Pin Number for PA22 */ +#define PORT_PA22 (1ul << 22) /**< \brief PORT Mask for PA22 */ +#define PIN_PA23 23 /**< \brief Pin Number for PA23 */ +#define PORT_PA23 (1ul << 23) /**< \brief PORT Mask for PA23 */ +#define PIN_PA24 24 /**< \brief Pin Number for PA24 */ +#define PORT_PA24 (1ul << 24) /**< \brief PORT Mask for PA24 */ +#define PIN_PA25 25 /**< \brief Pin Number for PA25 */ +#define PORT_PA25 (1ul << 25) /**< \brief PORT Mask for PA25 */ +#define PIN_PA27 27 /**< \brief Pin Number for PA27 */ +#define PORT_PA27 (1ul << 27) /**< \brief PORT Mask for PA27 */ +#define PIN_PA28 28 /**< \brief Pin Number for PA28 */ +#define PORT_PA28 (1ul << 28) /**< \brief PORT Mask for PA28 */ +#define PIN_PA30 30 /**< \brief Pin Number for PA30 */ +#define PORT_PA30 (1ul << 30) /**< \brief PORT Mask for PA30 */ +#define PIN_PA31 31 /**< \brief Pin Number for PA31 */ +#define PORT_PA31 (1ul << 31) /**< \brief PORT Mask for PA31 */ +#define PIN_PB02 34 /**< \brief Pin Number for PB02 */ +#define PORT_PB02 (1ul << 2) /**< \brief PORT Mask for PB02 */ +#define PIN_PB03 35 /**< \brief Pin Number for PB03 */ +#define PORT_PB03 (1ul << 3) /**< \brief PORT Mask for PB03 */ +#define PIN_PB08 40 /**< \brief Pin Number for PB08 */ +#define PORT_PB08 (1ul << 8) /**< \brief PORT Mask for PB08 */ +#define PIN_PB09 41 /**< \brief Pin Number for PB09 */ +#define PORT_PB09 (1ul << 9) /**< \brief PORT Mask for PB09 */ +#define PIN_PB10 42 /**< \brief Pin Number for PB10 */ +#define PORT_PB10 (1ul << 10) /**< \brief PORT Mask for PB10 */ +#define PIN_PB11 43 /**< \brief Pin Number for PB11 */ +#define PORT_PB11 (1ul << 11) /**< \brief PORT Mask for PB11 */ +#define PIN_PB22 54 /**< \brief Pin Number for PB22 */ +#define PORT_PB22 (1ul << 22) /**< \brief PORT Mask for PB22 */ +#define PIN_PB23 55 /**< \brief Pin Number for PB23 */ +#define PORT_PB23 (1ul << 23) /**< \brief PORT Mask for PB23 */ +/* ========== PORT definition for GCLK peripheral ========== */ +#define PIN_PB22H_GCLK_IO0 54L /**< \brief GCLK signal: IO0 on PB22 mux H */ +#define MUX_PB22H_GCLK_IO0 7L +#define PINMUX_PB22H_GCLK_IO0 ((PIN_PB22H_GCLK_IO0 << 16) | MUX_PB22H_GCLK_IO0) +#define PORT_PB22H_GCLK_IO0 (1ul << 22) +#define PIN_PA14H_GCLK_IO0 14L /**< \brief GCLK signal: IO0 on PA14 mux H */ +#define MUX_PA14H_GCLK_IO0 7L +#define PINMUX_PA14H_GCLK_IO0 ((PIN_PA14H_GCLK_IO0 << 16) | MUX_PA14H_GCLK_IO0) +#define PORT_PA14H_GCLK_IO0 (1ul << 14) +#define PIN_PA27H_GCLK_IO0 27L /**< \brief GCLK signal: IO0 on PA27 mux H */ +#define MUX_PA27H_GCLK_IO0 7L +#define PINMUX_PA27H_GCLK_IO0 ((PIN_PA27H_GCLK_IO0 << 16) | MUX_PA27H_GCLK_IO0) +#define PORT_PA27H_GCLK_IO0 (1ul << 27) +#define PIN_PA28H_GCLK_IO0 28L /**< \brief GCLK signal: IO0 on PA28 mux H */ +#define MUX_PA28H_GCLK_IO0 7L +#define PINMUX_PA28H_GCLK_IO0 ((PIN_PA28H_GCLK_IO0 << 16) | MUX_PA28H_GCLK_IO0) +#define PORT_PA28H_GCLK_IO0 (1ul << 28) +#define PIN_PA30H_GCLK_IO0 30L /**< \brief GCLK signal: IO0 on PA30 mux H */ +#define MUX_PA30H_GCLK_IO0 7L +#define PINMUX_PA30H_GCLK_IO0 ((PIN_PA30H_GCLK_IO0 << 16) | MUX_PA30H_GCLK_IO0) +#define PORT_PA30H_GCLK_IO0 (1ul << 30) +#define PIN_PB23H_GCLK_IO1 55L /**< \brief GCLK signal: IO1 on PB23 mux H */ +#define MUX_PB23H_GCLK_IO1 7L +#define PINMUX_PB23H_GCLK_IO1 ((PIN_PB23H_GCLK_IO1 << 16) | MUX_PB23H_GCLK_IO1) +#define PORT_PB23H_GCLK_IO1 (1ul << 23) +#define PIN_PA15H_GCLK_IO1 15L /**< \brief GCLK signal: IO1 on PA15 mux H */ +#define MUX_PA15H_GCLK_IO1 7L +#define PINMUX_PA15H_GCLK_IO1 ((PIN_PA15H_GCLK_IO1 << 16) | MUX_PA15H_GCLK_IO1) +#define PORT_PA15H_GCLK_IO1 (1ul << 15) +#define PIN_PA16H_GCLK_IO2 16L /**< \brief GCLK signal: IO2 on PA16 mux H */ +#define MUX_PA16H_GCLK_IO2 7L +#define PINMUX_PA16H_GCLK_IO2 ((PIN_PA16H_GCLK_IO2 << 16) | MUX_PA16H_GCLK_IO2) +#define PORT_PA16H_GCLK_IO2 (1ul << 16) +#define PIN_PA17H_GCLK_IO3 17L /**< \brief GCLK signal: IO3 on PA17 mux H */ +#define MUX_PA17H_GCLK_IO3 7L +#define PINMUX_PA17H_GCLK_IO3 ((PIN_PA17H_GCLK_IO3 << 16) | MUX_PA17H_GCLK_IO3) +#define PORT_PA17H_GCLK_IO3 (1ul << 17) +#define PIN_PA10H_GCLK_IO4 10L /**< \brief GCLK signal: IO4 on PA10 mux H */ +#define MUX_PA10H_GCLK_IO4 7L +#define PINMUX_PA10H_GCLK_IO4 ((PIN_PA10H_GCLK_IO4 << 16) | MUX_PA10H_GCLK_IO4) +#define PORT_PA10H_GCLK_IO4 (1ul << 10) +#define PIN_PA20H_GCLK_IO4 20L /**< \brief GCLK signal: IO4 on PA20 mux H */ +#define MUX_PA20H_GCLK_IO4 7L +#define PINMUX_PA20H_GCLK_IO4 ((PIN_PA20H_GCLK_IO4 << 16) | MUX_PA20H_GCLK_IO4) +#define PORT_PA20H_GCLK_IO4 (1ul << 20) +#define PIN_PB10H_GCLK_IO4 42L /**< \brief GCLK signal: IO4 on PB10 mux H */ +#define MUX_PB10H_GCLK_IO4 7L +#define PINMUX_PB10H_GCLK_IO4 ((PIN_PB10H_GCLK_IO4 << 16) | MUX_PB10H_GCLK_IO4) +#define PORT_PB10H_GCLK_IO4 (1ul << 10) +#define PIN_PA11H_GCLK_IO5 11L /**< \brief GCLK signal: IO5 on PA11 mux H */ +#define MUX_PA11H_GCLK_IO5 7L +#define PINMUX_PA11H_GCLK_IO5 ((PIN_PA11H_GCLK_IO5 << 16) | MUX_PA11H_GCLK_IO5) +#define PORT_PA11H_GCLK_IO5 (1ul << 11) +#define PIN_PA21H_GCLK_IO5 21L /**< \brief GCLK signal: IO5 on PA21 mux H */ +#define MUX_PA21H_GCLK_IO5 7L +#define PINMUX_PA21H_GCLK_IO5 ((PIN_PA21H_GCLK_IO5 << 16) | MUX_PA21H_GCLK_IO5) +#define PORT_PA21H_GCLK_IO5 (1ul << 21) +#define PIN_PB11H_GCLK_IO5 43L /**< \brief GCLK signal: IO5 on PB11 mux H */ +#define MUX_PB11H_GCLK_IO5 7L +#define PINMUX_PB11H_GCLK_IO5 ((PIN_PB11H_GCLK_IO5 << 16) | MUX_PB11H_GCLK_IO5) +#define PORT_PB11H_GCLK_IO5 (1ul << 11) +#define PIN_PA22H_GCLK_IO6 22L /**< \brief GCLK signal: IO6 on PA22 mux H */ +#define MUX_PA22H_GCLK_IO6 7L +#define PINMUX_PA22H_GCLK_IO6 ((PIN_PA22H_GCLK_IO6 << 16) | MUX_PA22H_GCLK_IO6) +#define PORT_PA22H_GCLK_IO6 (1ul << 22) +#define PIN_PA23H_GCLK_IO7 23L /**< \brief GCLK signal: IO7 on PA23 mux H */ +#define MUX_PA23H_GCLK_IO7 7L +#define PINMUX_PA23H_GCLK_IO7 ((PIN_PA23H_GCLK_IO7 << 16) | MUX_PA23H_GCLK_IO7) +#define PORT_PA23H_GCLK_IO7 (1ul << 23) +/* ========== PORT definition for EIC peripheral ========== */ +#define PIN_PA16A_EIC_EXTINT0 16L /**< \brief EIC signal: EXTINT0 on PA16 mux A */ +#define MUX_PA16A_EIC_EXTINT0 0L +#define PINMUX_PA16A_EIC_EXTINT0 ((PIN_PA16A_EIC_EXTINT0 << 16) | MUX_PA16A_EIC_EXTINT0) +#define PORT_PA16A_EIC_EXTINT0 (1ul << 16) +#define PIN_PA00A_EIC_EXTINT0 0L /**< \brief EIC signal: EXTINT0 on PA00 mux A */ +#define MUX_PA00A_EIC_EXTINT0 0L +#define PINMUX_PA00A_EIC_EXTINT0 ((PIN_PA00A_EIC_EXTINT0 << 16) | MUX_PA00A_EIC_EXTINT0) +#define PORT_PA00A_EIC_EXTINT0 (1ul << 0) +#define PIN_PA17A_EIC_EXTINT1 17L /**< \brief EIC signal: EXTINT1 on PA17 mux A */ +#define MUX_PA17A_EIC_EXTINT1 0L +#define PINMUX_PA17A_EIC_EXTINT1 ((PIN_PA17A_EIC_EXTINT1 << 16) | MUX_PA17A_EIC_EXTINT1) +#define PORT_PA17A_EIC_EXTINT1 (1ul << 17) +#define PIN_PA01A_EIC_EXTINT1 1L /**< \brief EIC signal: EXTINT1 on PA01 mux A */ +#define MUX_PA01A_EIC_EXTINT1 0L +#define PINMUX_PA01A_EIC_EXTINT1 ((PIN_PA01A_EIC_EXTINT1 << 16) | MUX_PA01A_EIC_EXTINT1) +#define PORT_PA01A_EIC_EXTINT1 (1ul << 1) +#define PIN_PA18A_EIC_EXTINT2 18L /**< \brief EIC signal: EXTINT2 on PA18 mux A */ +#define MUX_PA18A_EIC_EXTINT2 0L +#define PINMUX_PA18A_EIC_EXTINT2 ((PIN_PA18A_EIC_EXTINT2 << 16) | MUX_PA18A_EIC_EXTINT2) +#define PORT_PA18A_EIC_EXTINT2 (1ul << 18) +#define PIN_PA02A_EIC_EXTINT2 2L /**< \brief EIC signal: EXTINT2 on PA02 mux A */ +#define MUX_PA02A_EIC_EXTINT2 0L +#define PINMUX_PA02A_EIC_EXTINT2 ((PIN_PA02A_EIC_EXTINT2 << 16) | MUX_PA02A_EIC_EXTINT2) +#define PORT_PA02A_EIC_EXTINT2 (1ul << 2) +#define PIN_PB02A_EIC_EXTINT2 34L /**< \brief EIC signal: EXTINT2 on PB02 mux A */ +#define MUX_PB02A_EIC_EXTINT2 0L +#define PINMUX_PB02A_EIC_EXTINT2 ((PIN_PB02A_EIC_EXTINT2 << 16) | MUX_PB02A_EIC_EXTINT2) +#define PORT_PB02A_EIC_EXTINT2 (1ul << 2) +#define PIN_PA03A_EIC_EXTINT3 3L /**< \brief EIC signal: EXTINT3 on PA03 mux A */ +#define MUX_PA03A_EIC_EXTINT3 0L +#define PINMUX_PA03A_EIC_EXTINT3 ((PIN_PA03A_EIC_EXTINT3 << 16) | MUX_PA03A_EIC_EXTINT3) +#define PORT_PA03A_EIC_EXTINT3 (1ul << 3) +#define PIN_PA19A_EIC_EXTINT3 19L /**< \brief EIC signal: EXTINT3 on PA19 mux A */ +#define MUX_PA19A_EIC_EXTINT3 0L +#define PINMUX_PA19A_EIC_EXTINT3 ((PIN_PA19A_EIC_EXTINT3 << 16) | MUX_PA19A_EIC_EXTINT3) +#define PORT_PA19A_EIC_EXTINT3 (1ul << 19) +#define PIN_PB03A_EIC_EXTINT3 35L /**< \brief EIC signal: EXTINT3 on PB03 mux A */ +#define MUX_PB03A_EIC_EXTINT3 0L +#define PINMUX_PB03A_EIC_EXTINT3 ((PIN_PB03A_EIC_EXTINT3 << 16) | MUX_PB03A_EIC_EXTINT3) +#define PORT_PB03A_EIC_EXTINT3 (1ul << 3) +#define PIN_PA04A_EIC_EXTINT4 4L /**< \brief EIC signal: EXTINT4 on PA04 mux A */ +#define MUX_PA04A_EIC_EXTINT4 0L +#define PINMUX_PA04A_EIC_EXTINT4 ((PIN_PA04A_EIC_EXTINT4 << 16) | MUX_PA04A_EIC_EXTINT4) +#define PORT_PA04A_EIC_EXTINT4 (1ul << 4) +#define PIN_PA20A_EIC_EXTINT4 20L /**< \brief EIC signal: EXTINT4 on PA20 mux A */ +#define MUX_PA20A_EIC_EXTINT4 0L +#define PINMUX_PA20A_EIC_EXTINT4 ((PIN_PA20A_EIC_EXTINT4 << 16) | MUX_PA20A_EIC_EXTINT4) +#define PORT_PA20A_EIC_EXTINT4 (1ul << 20) +#define PIN_PA05A_EIC_EXTINT5 5L /**< \brief EIC signal: EXTINT5 on PA05 mux A */ +#define MUX_PA05A_EIC_EXTINT5 0L +#define PINMUX_PA05A_EIC_EXTINT5 ((PIN_PA05A_EIC_EXTINT5 << 16) | MUX_PA05A_EIC_EXTINT5) +#define PORT_PA05A_EIC_EXTINT5 (1ul << 5) +#define PIN_PA21A_EIC_EXTINT5 21L /**< \brief EIC signal: EXTINT5 on PA21 mux A */ +#define MUX_PA21A_EIC_EXTINT5 0L +#define PINMUX_PA21A_EIC_EXTINT5 ((PIN_PA21A_EIC_EXTINT5 << 16) | MUX_PA21A_EIC_EXTINT5) +#define PORT_PA21A_EIC_EXTINT5 (1ul << 21) +#define PIN_PA06A_EIC_EXTINT6 6L /**< \brief EIC signal: EXTINT6 on PA06 mux A */ +#define MUX_PA06A_EIC_EXTINT6 0L +#define PINMUX_PA06A_EIC_EXTINT6 ((PIN_PA06A_EIC_EXTINT6 << 16) | MUX_PA06A_EIC_EXTINT6) +#define PORT_PA06A_EIC_EXTINT6 (1ul << 6) +#define PIN_PA22A_EIC_EXTINT6 22L /**< \brief EIC signal: EXTINT6 on PA22 mux A */ +#define MUX_PA22A_EIC_EXTINT6 0L +#define PINMUX_PA22A_EIC_EXTINT6 ((PIN_PA22A_EIC_EXTINT6 << 16) | MUX_PA22A_EIC_EXTINT6) +#define PORT_PA22A_EIC_EXTINT6 (1ul << 22) +#define PIN_PB22A_EIC_EXTINT6 54L /**< \brief EIC signal: EXTINT6 on PB22 mux A */ +#define MUX_PB22A_EIC_EXTINT6 0L +#define PINMUX_PB22A_EIC_EXTINT6 ((PIN_PB22A_EIC_EXTINT6 << 16) | MUX_PB22A_EIC_EXTINT6) +#define PORT_PB22A_EIC_EXTINT6 (1ul << 22) +#define PIN_PA07A_EIC_EXTINT7 7L /**< \brief EIC signal: EXTINT7 on PA07 mux A */ +#define MUX_PA07A_EIC_EXTINT7 0L +#define PINMUX_PA07A_EIC_EXTINT7 ((PIN_PA07A_EIC_EXTINT7 << 16) | MUX_PA07A_EIC_EXTINT7) +#define PORT_PA07A_EIC_EXTINT7 (1ul << 7) +#define PIN_PA23A_EIC_EXTINT7 23L /**< \brief EIC signal: EXTINT7 on PA23 mux A */ +#define MUX_PA23A_EIC_EXTINT7 0L +#define PINMUX_PA23A_EIC_EXTINT7 ((PIN_PA23A_EIC_EXTINT7 << 16) | MUX_PA23A_EIC_EXTINT7) +#define PORT_PA23A_EIC_EXTINT7 (1ul << 23) +#define PIN_PB23A_EIC_EXTINT7 55L /**< \brief EIC signal: EXTINT7 on PB23 mux A */ +#define MUX_PB23A_EIC_EXTINT7 0L +#define PINMUX_PB23A_EIC_EXTINT7 ((PIN_PB23A_EIC_EXTINT7 << 16) | MUX_PB23A_EIC_EXTINT7) +#define PORT_PB23A_EIC_EXTINT7 (1ul << 23) +#define PIN_PA28A_EIC_EXTINT8 28L /**< \brief EIC signal: EXTINT8 on PA28 mux A */ +#define MUX_PA28A_EIC_EXTINT8 0L +#define PINMUX_PA28A_EIC_EXTINT8 ((PIN_PA28A_EIC_EXTINT8 << 16) | MUX_PA28A_EIC_EXTINT8) +#define PORT_PA28A_EIC_EXTINT8 (1ul << 28) +#define PIN_PB08A_EIC_EXTINT8 40L /**< \brief EIC signal: EXTINT8 on PB08 mux A */ +#define MUX_PB08A_EIC_EXTINT8 0L +#define PINMUX_PB08A_EIC_EXTINT8 ((PIN_PB08A_EIC_EXTINT8 << 16) | MUX_PB08A_EIC_EXTINT8) +#define PORT_PB08A_EIC_EXTINT8 (1ul << 8) +#define PIN_PA09A_EIC_EXTINT9 9L /**< \brief EIC signal: EXTINT9 on PA09 mux A */ +#define MUX_PA09A_EIC_EXTINT9 0L +#define PINMUX_PA09A_EIC_EXTINT9 ((PIN_PA09A_EIC_EXTINT9 << 16) | MUX_PA09A_EIC_EXTINT9) +#define PORT_PA09A_EIC_EXTINT9 (1ul << 9) +#define PIN_PB09A_EIC_EXTINT9 41L /**< \brief EIC signal: EXTINT9 on PB09 mux A */ +#define MUX_PB09A_EIC_EXTINT9 0L +#define PINMUX_PB09A_EIC_EXTINT9 ((PIN_PB09A_EIC_EXTINT9 << 16) | MUX_PB09A_EIC_EXTINT9) +#define PORT_PB09A_EIC_EXTINT9 (1ul << 9) +#define PIN_PA10A_EIC_EXTINT10 10L /**< \brief EIC signal: EXTINT10 on PA10 mux A */ +#define MUX_PA10A_EIC_EXTINT10 0L +#define PINMUX_PA10A_EIC_EXTINT10 ((PIN_PA10A_EIC_EXTINT10 << 16) | MUX_PA10A_EIC_EXTINT10) +#define PORT_PA10A_EIC_EXTINT10 (1ul << 10) +#define PIN_PA30A_EIC_EXTINT10 30L /**< \brief EIC signal: EXTINT10 on PA30 mux A */ +#define MUX_PA30A_EIC_EXTINT10 0L +#define PINMUX_PA30A_EIC_EXTINT10 ((PIN_PA30A_EIC_EXTINT10 << 16) | MUX_PA30A_EIC_EXTINT10) +#define PORT_PA30A_EIC_EXTINT10 (1ul << 30) +#define PIN_PB10A_EIC_EXTINT10 42L /**< \brief EIC signal: EXTINT10 on PB10 mux A */ +#define MUX_PB10A_EIC_EXTINT10 0L +#define PINMUX_PB10A_EIC_EXTINT10 ((PIN_PB10A_EIC_EXTINT10 << 16) | MUX_PB10A_EIC_EXTINT10) +#define PORT_PB10A_EIC_EXTINT10 (1ul << 10) +#define PIN_PA11A_EIC_EXTINT11 11L /**< \brief EIC signal: EXTINT11 on PA11 mux A */ +#define MUX_PA11A_EIC_EXTINT11 0L +#define PINMUX_PA11A_EIC_EXTINT11 ((PIN_PA11A_EIC_EXTINT11 << 16) | MUX_PA11A_EIC_EXTINT11) +#define PORT_PA11A_EIC_EXTINT11 (1ul << 11) +#define PIN_PA31A_EIC_EXTINT11 31L /**< \brief EIC signal: EXTINT11 on PA31 mux A */ +#define MUX_PA31A_EIC_EXTINT11 0L +#define PINMUX_PA31A_EIC_EXTINT11 ((PIN_PA31A_EIC_EXTINT11 << 16) | MUX_PA31A_EIC_EXTINT11) +#define PORT_PA31A_EIC_EXTINT11 (1ul << 31) +#define PIN_PB11A_EIC_EXTINT11 43L /**< \brief EIC signal: EXTINT11 on PB11 mux A */ +#define MUX_PB11A_EIC_EXTINT11 0L +#define PINMUX_PB11A_EIC_EXTINT11 ((PIN_PB11A_EIC_EXTINT11 << 16) | MUX_PB11A_EIC_EXTINT11) +#define PORT_PB11A_EIC_EXTINT11 (1ul << 11) +#define PIN_PA12A_EIC_EXTINT12 12L /**< \brief EIC signal: EXTINT12 on PA12 mux A */ +#define MUX_PA12A_EIC_EXTINT12 0L +#define PINMUX_PA12A_EIC_EXTINT12 ((PIN_PA12A_EIC_EXTINT12 << 16) | MUX_PA12A_EIC_EXTINT12) +#define PORT_PA12A_EIC_EXTINT12 (1ul << 12) +#define PIN_PA24A_EIC_EXTINT12 24L /**< \brief EIC signal: EXTINT12 on PA24 mux A */ +#define MUX_PA24A_EIC_EXTINT12 0L +#define PINMUX_PA24A_EIC_EXTINT12 ((PIN_PA24A_EIC_EXTINT12 << 16) | MUX_PA24A_EIC_EXTINT12) +#define PORT_PA24A_EIC_EXTINT12 (1ul << 24) +#define PIN_PA13A_EIC_EXTINT13 13L /**< \brief EIC signal: EXTINT13 on PA13 mux A */ +#define MUX_PA13A_EIC_EXTINT13 0L +#define PINMUX_PA13A_EIC_EXTINT13 ((PIN_PA13A_EIC_EXTINT13 << 16) | MUX_PA13A_EIC_EXTINT13) +#define PORT_PA13A_EIC_EXTINT13 (1ul << 13) +#define PIN_PA25A_EIC_EXTINT13 25L /**< \brief EIC signal: EXTINT13 on PA25 mux A */ +#define MUX_PA25A_EIC_EXTINT13 0L +#define PINMUX_PA25A_EIC_EXTINT13 ((PIN_PA25A_EIC_EXTINT13 << 16) | MUX_PA25A_EIC_EXTINT13) +#define PORT_PA25A_EIC_EXTINT13 (1ul << 25) +#define PIN_PA14A_EIC_EXTINT14 14L /**< \brief EIC signal: EXTINT14 on PA14 mux A */ +#define MUX_PA14A_EIC_EXTINT14 0L +#define PINMUX_PA14A_EIC_EXTINT14 ((PIN_PA14A_EIC_EXTINT14 << 16) | MUX_PA14A_EIC_EXTINT14) +#define PORT_PA14A_EIC_EXTINT14 (1ul << 14) +#define PIN_PA15A_EIC_EXTINT15 15L /**< \brief EIC signal: EXTINT15 on PA15 mux A */ +#define MUX_PA15A_EIC_EXTINT15 0L +#define PINMUX_PA15A_EIC_EXTINT15 ((PIN_PA15A_EIC_EXTINT15 << 16) | MUX_PA15A_EIC_EXTINT15) +#define PORT_PA15A_EIC_EXTINT15 (1ul << 15) +#define PIN_PA27A_EIC_EXTINT15 27L /**< \brief EIC signal: EXTINT15 on PA27 mux A */ +#define MUX_PA27A_EIC_EXTINT15 0L +#define PINMUX_PA27A_EIC_EXTINT15 ((PIN_PA27A_EIC_EXTINT15 << 16) | MUX_PA27A_EIC_EXTINT15) +#define PORT_PA27A_EIC_EXTINT15 (1ul << 27) +#define PIN_PA08A_EIC_NMI 8L /**< \brief EIC signal: NMI on PA08 mux A */ +#define MUX_PA08A_EIC_NMI 0L +#define PINMUX_PA08A_EIC_NMI ((PIN_PA08A_EIC_NMI << 16) | MUX_PA08A_EIC_NMI) +#define PORT_PA08A_EIC_NMI (1ul << 8) +/* ========== PORT definition for USB peripheral ========== */ +#define PIN_PA24G_USB_DM 24L /**< \brief USB signal: DM on PA24 mux G */ +#define MUX_PA24G_USB_DM 6L +#define PINMUX_PA24G_USB_DM ((PIN_PA24G_USB_DM << 16) | MUX_PA24G_USB_DM) +#define PORT_PA24G_USB_DM (1ul << 24) +#define PIN_PA25G_USB_DP 25L /**< \brief USB signal: DP on PA25 mux G */ +#define MUX_PA25G_USB_DP 6L +#define PINMUX_PA25G_USB_DP ((PIN_PA25G_USB_DP << 16) | MUX_PA25G_USB_DP) +#define PORT_PA25G_USB_DP (1ul << 25) +#define PIN_PA23G_USB_SOF_1KHZ 23L /**< \brief USB signal: SOF_1KHZ on PA23 mux G */ +#define MUX_PA23G_USB_SOF_1KHZ 6L +#define PINMUX_PA23G_USB_SOF_1KHZ ((PIN_PA23G_USB_SOF_1KHZ << 16) | MUX_PA23G_USB_SOF_1KHZ) +#define PORT_PA23G_USB_SOF_1KHZ (1ul << 23) +/* ========== PORT definition for SERCOM0 peripheral ========== */ +#define PIN_PA04D_SERCOM0_PAD0 4L /**< \brief SERCOM0 signal: PAD0 on PA04 mux D */ +#define MUX_PA04D_SERCOM0_PAD0 3L +#define PINMUX_PA04D_SERCOM0_PAD0 ((PIN_PA04D_SERCOM0_PAD0 << 16) | MUX_PA04D_SERCOM0_PAD0) +#define PORT_PA04D_SERCOM0_PAD0 (1ul << 4) +#define PIN_PA08C_SERCOM0_PAD0 8L /**< \brief SERCOM0 signal: PAD0 on PA08 mux C */ +#define MUX_PA08C_SERCOM0_PAD0 2L +#define PINMUX_PA08C_SERCOM0_PAD0 ((PIN_PA08C_SERCOM0_PAD0 << 16) | MUX_PA08C_SERCOM0_PAD0) +#define PORT_PA08C_SERCOM0_PAD0 (1ul << 8) +#define PIN_PA05D_SERCOM0_PAD1 5L /**< \brief SERCOM0 signal: PAD1 on PA05 mux D */ +#define MUX_PA05D_SERCOM0_PAD1 3L +#define PINMUX_PA05D_SERCOM0_PAD1 ((PIN_PA05D_SERCOM0_PAD1 << 16) | MUX_PA05D_SERCOM0_PAD1) +#define PORT_PA05D_SERCOM0_PAD1 (1ul << 5) +#define PIN_PA09C_SERCOM0_PAD1 9L /**< \brief SERCOM0 signal: PAD1 on PA09 mux C */ +#define MUX_PA09C_SERCOM0_PAD1 2L +#define PINMUX_PA09C_SERCOM0_PAD1 ((PIN_PA09C_SERCOM0_PAD1 << 16) | MUX_PA09C_SERCOM0_PAD1) +#define PORT_PA09C_SERCOM0_PAD1 (1ul << 9) +#define PIN_PA06D_SERCOM0_PAD2 6L /**< \brief SERCOM0 signal: PAD2 on PA06 mux D */ +#define MUX_PA06D_SERCOM0_PAD2 3L +#define PINMUX_PA06D_SERCOM0_PAD2 ((PIN_PA06D_SERCOM0_PAD2 << 16) | MUX_PA06D_SERCOM0_PAD2) +#define PORT_PA06D_SERCOM0_PAD2 (1ul << 6) +#define PIN_PA10C_SERCOM0_PAD2 10L /**< \brief SERCOM0 signal: PAD2 on PA10 mux C */ +#define MUX_PA10C_SERCOM0_PAD2 2L +#define PINMUX_PA10C_SERCOM0_PAD2 ((PIN_PA10C_SERCOM0_PAD2 << 16) | MUX_PA10C_SERCOM0_PAD2) +#define PORT_PA10C_SERCOM0_PAD2 (1ul << 10) +#define PIN_PA07D_SERCOM0_PAD3 7L /**< \brief SERCOM0 signal: PAD3 on PA07 mux D */ +#define MUX_PA07D_SERCOM0_PAD3 3L +#define PINMUX_PA07D_SERCOM0_PAD3 ((PIN_PA07D_SERCOM0_PAD3 << 16) | MUX_PA07D_SERCOM0_PAD3) +#define PORT_PA07D_SERCOM0_PAD3 (1ul << 7) +#define PIN_PA11C_SERCOM0_PAD3 11L /**< \brief SERCOM0 signal: PAD3 on PA11 mux C */ +#define MUX_PA11C_SERCOM0_PAD3 2L +#define PINMUX_PA11C_SERCOM0_PAD3 ((PIN_PA11C_SERCOM0_PAD3 << 16) | MUX_PA11C_SERCOM0_PAD3) +#define PORT_PA11C_SERCOM0_PAD3 (1ul << 11) +/* ========== PORT definition for SERCOM1 peripheral ========== */ +#define PIN_PA16C_SERCOM1_PAD0 16L /**< \brief SERCOM1 signal: PAD0 on PA16 mux C */ +#define MUX_PA16C_SERCOM1_PAD0 2L +#define PINMUX_PA16C_SERCOM1_PAD0 ((PIN_PA16C_SERCOM1_PAD0 << 16) | MUX_PA16C_SERCOM1_PAD0) +#define PORT_PA16C_SERCOM1_PAD0 (1ul << 16) +#define PIN_PA00D_SERCOM1_PAD0 0L /**< \brief SERCOM1 signal: PAD0 on PA00 mux D */ +#define MUX_PA00D_SERCOM1_PAD0 3L +#define PINMUX_PA00D_SERCOM1_PAD0 ((PIN_PA00D_SERCOM1_PAD0 << 16) | MUX_PA00D_SERCOM1_PAD0) +#define PORT_PA00D_SERCOM1_PAD0 (1ul << 0) +#define PIN_PA17C_SERCOM1_PAD1 17L /**< \brief SERCOM1 signal: PAD1 on PA17 mux C */ +#define MUX_PA17C_SERCOM1_PAD1 2L +#define PINMUX_PA17C_SERCOM1_PAD1 ((PIN_PA17C_SERCOM1_PAD1 << 16) | MUX_PA17C_SERCOM1_PAD1) +#define PORT_PA17C_SERCOM1_PAD1 (1ul << 17) +#define PIN_PA01D_SERCOM1_PAD1 1L /**< \brief SERCOM1 signal: PAD1 on PA01 mux D */ +#define MUX_PA01D_SERCOM1_PAD1 3L +#define PINMUX_PA01D_SERCOM1_PAD1 ((PIN_PA01D_SERCOM1_PAD1 << 16) | MUX_PA01D_SERCOM1_PAD1) +#define PORT_PA01D_SERCOM1_PAD1 (1ul << 1) +#define PIN_PA30D_SERCOM1_PAD2 30L /**< \brief SERCOM1 signal: PAD2 on PA30 mux D */ +#define MUX_PA30D_SERCOM1_PAD2 3L +#define PINMUX_PA30D_SERCOM1_PAD2 ((PIN_PA30D_SERCOM1_PAD2 << 16) | MUX_PA30D_SERCOM1_PAD2) +#define PORT_PA30D_SERCOM1_PAD2 (1ul << 30) +#define PIN_PA18C_SERCOM1_PAD2 18L /**< \brief SERCOM1 signal: PAD2 on PA18 mux C */ +#define MUX_PA18C_SERCOM1_PAD2 2L +#define PINMUX_PA18C_SERCOM1_PAD2 ((PIN_PA18C_SERCOM1_PAD2 << 16) | MUX_PA18C_SERCOM1_PAD2) +#define PORT_PA18C_SERCOM1_PAD2 (1ul << 18) +#define PIN_PA31D_SERCOM1_PAD3 31L /**< \brief SERCOM1 signal: PAD3 on PA31 mux D */ +#define MUX_PA31D_SERCOM1_PAD3 3L +#define PINMUX_PA31D_SERCOM1_PAD3 ((PIN_PA31D_SERCOM1_PAD3 << 16) | MUX_PA31D_SERCOM1_PAD3) +#define PORT_PA31D_SERCOM1_PAD3 (1ul << 31) +#define PIN_PA19C_SERCOM1_PAD3 19L /**< \brief SERCOM1 signal: PAD3 on PA19 mux C */ +#define MUX_PA19C_SERCOM1_PAD3 2L +#define PINMUX_PA19C_SERCOM1_PAD3 ((PIN_PA19C_SERCOM1_PAD3 << 16) | MUX_PA19C_SERCOM1_PAD3) +#define PORT_PA19C_SERCOM1_PAD3 (1ul << 19) +/* ========== PORT definition for SERCOM2 peripheral ========== */ +#define PIN_PA08D_SERCOM2_PAD0 8L /**< \brief SERCOM2 signal: PAD0 on PA08 mux D */ +#define MUX_PA08D_SERCOM2_PAD0 3L +#define PINMUX_PA08D_SERCOM2_PAD0 ((PIN_PA08D_SERCOM2_PAD0 << 16) | MUX_PA08D_SERCOM2_PAD0) +#define PORT_PA08D_SERCOM2_PAD0 (1ul << 8) +#define PIN_PA12C_SERCOM2_PAD0 12L /**< \brief SERCOM2 signal: PAD0 on PA12 mux C */ +#define MUX_PA12C_SERCOM2_PAD0 2L +#define PINMUX_PA12C_SERCOM2_PAD0 ((PIN_PA12C_SERCOM2_PAD0 << 16) | MUX_PA12C_SERCOM2_PAD0) +#define PORT_PA12C_SERCOM2_PAD0 (1ul << 12) +#define PIN_PA09D_SERCOM2_PAD1 9L /**< \brief SERCOM2 signal: PAD1 on PA09 mux D */ +#define MUX_PA09D_SERCOM2_PAD1 3L +#define PINMUX_PA09D_SERCOM2_PAD1 ((PIN_PA09D_SERCOM2_PAD1 << 16) | MUX_PA09D_SERCOM2_PAD1) +#define PORT_PA09D_SERCOM2_PAD1 (1ul << 9) +#define PIN_PA13C_SERCOM2_PAD1 13L /**< \brief SERCOM2 signal: PAD1 on PA13 mux C */ +#define MUX_PA13C_SERCOM2_PAD1 2L +#define PINMUX_PA13C_SERCOM2_PAD1 ((PIN_PA13C_SERCOM2_PAD1 << 16) | MUX_PA13C_SERCOM2_PAD1) +#define PORT_PA13C_SERCOM2_PAD1 (1ul << 13) +#define PIN_PA10D_SERCOM2_PAD2 10L /**< \brief SERCOM2 signal: PAD2 on PA10 mux D */ +#define MUX_PA10D_SERCOM2_PAD2 3L +#define PINMUX_PA10D_SERCOM2_PAD2 ((PIN_PA10D_SERCOM2_PAD2 << 16) | MUX_PA10D_SERCOM2_PAD2) +#define PORT_PA10D_SERCOM2_PAD2 (1ul << 10) +#define PIN_PA14C_SERCOM2_PAD2 14L /**< \brief SERCOM2 signal: PAD2 on PA14 mux C */ +#define MUX_PA14C_SERCOM2_PAD2 2L +#define PINMUX_PA14C_SERCOM2_PAD2 ((PIN_PA14C_SERCOM2_PAD2 << 16) | MUX_PA14C_SERCOM2_PAD2) +#define PORT_PA14C_SERCOM2_PAD2 (1ul << 14) +#define PIN_PA11D_SERCOM2_PAD3 11L /**< \brief SERCOM2 signal: PAD3 on PA11 mux D */ +#define MUX_PA11D_SERCOM2_PAD3 3L +#define PINMUX_PA11D_SERCOM2_PAD3 ((PIN_PA11D_SERCOM2_PAD3 << 16) | MUX_PA11D_SERCOM2_PAD3) +#define PORT_PA11D_SERCOM2_PAD3 (1ul << 11) +#define PIN_PA15C_SERCOM2_PAD3 15L /**< \brief SERCOM2 signal: PAD3 on PA15 mux C */ +#define MUX_PA15C_SERCOM2_PAD3 2L +#define PINMUX_PA15C_SERCOM2_PAD3 ((PIN_PA15C_SERCOM2_PAD3 << 16) | MUX_PA15C_SERCOM2_PAD3) +#define PORT_PA15C_SERCOM2_PAD3 (1ul << 15) +/* ========== PORT definition for SERCOM3 peripheral ========== */ +#define PIN_PA16D_SERCOM3_PAD0 16L /**< \brief SERCOM3 signal: PAD0 on PA16 mux D */ +#define MUX_PA16D_SERCOM3_PAD0 3L +#define PINMUX_PA16D_SERCOM3_PAD0 ((PIN_PA16D_SERCOM3_PAD0 << 16) | MUX_PA16D_SERCOM3_PAD0) +#define PORT_PA16D_SERCOM3_PAD0 (1ul << 16) +#define PIN_PA22C_SERCOM3_PAD0 22L /**< \brief SERCOM3 signal: PAD0 on PA22 mux C */ +#define MUX_PA22C_SERCOM3_PAD0 2L +#define PINMUX_PA22C_SERCOM3_PAD0 ((PIN_PA22C_SERCOM3_PAD0 << 16) | MUX_PA22C_SERCOM3_PAD0) +#define PORT_PA22C_SERCOM3_PAD0 (1ul << 22) +#define PIN_PA17D_SERCOM3_PAD1 17L /**< \brief SERCOM3 signal: PAD1 on PA17 mux D */ +#define MUX_PA17D_SERCOM3_PAD1 3L +#define PINMUX_PA17D_SERCOM3_PAD1 ((PIN_PA17D_SERCOM3_PAD1 << 16) | MUX_PA17D_SERCOM3_PAD1) +#define PORT_PA17D_SERCOM3_PAD1 (1ul << 17) +#define PIN_PA23C_SERCOM3_PAD1 23L /**< \brief SERCOM3 signal: PAD1 on PA23 mux C */ +#define MUX_PA23C_SERCOM3_PAD1 2L +#define PINMUX_PA23C_SERCOM3_PAD1 ((PIN_PA23C_SERCOM3_PAD1 << 16) | MUX_PA23C_SERCOM3_PAD1) +#define PORT_PA23C_SERCOM3_PAD1 (1ul << 23) +#define PIN_PA18D_SERCOM3_PAD2 18L /**< \brief SERCOM3 signal: PAD2 on PA18 mux D */ +#define MUX_PA18D_SERCOM3_PAD2 3L +#define PINMUX_PA18D_SERCOM3_PAD2 ((PIN_PA18D_SERCOM3_PAD2 << 16) | MUX_PA18D_SERCOM3_PAD2) +#define PORT_PA18D_SERCOM3_PAD2 (1ul << 18) +#define PIN_PA20D_SERCOM3_PAD2 20L /**< \brief SERCOM3 signal: PAD2 on PA20 mux D */ +#define MUX_PA20D_SERCOM3_PAD2 3L +#define PINMUX_PA20D_SERCOM3_PAD2 ((PIN_PA20D_SERCOM3_PAD2 << 16) | MUX_PA20D_SERCOM3_PAD2) +#define PORT_PA20D_SERCOM3_PAD2 (1ul << 20) +#define PIN_PA24C_SERCOM3_PAD2 24L /**< \brief SERCOM3 signal: PAD2 on PA24 mux C */ +#define MUX_PA24C_SERCOM3_PAD2 2L +#define PINMUX_PA24C_SERCOM3_PAD2 ((PIN_PA24C_SERCOM3_PAD2 << 16) | MUX_PA24C_SERCOM3_PAD2) +#define PORT_PA24C_SERCOM3_PAD2 (1ul << 24) +#define PIN_PA19D_SERCOM3_PAD3 19L /**< \brief SERCOM3 signal: PAD3 on PA19 mux D */ +#define MUX_PA19D_SERCOM3_PAD3 3L +#define PINMUX_PA19D_SERCOM3_PAD3 ((PIN_PA19D_SERCOM3_PAD3 << 16) | MUX_PA19D_SERCOM3_PAD3) +#define PORT_PA19D_SERCOM3_PAD3 (1ul << 19) +#define PIN_PA21D_SERCOM3_PAD3 21L /**< \brief SERCOM3 signal: PAD3 on PA21 mux D */ +#define MUX_PA21D_SERCOM3_PAD3 3L +#define PINMUX_PA21D_SERCOM3_PAD3 ((PIN_PA21D_SERCOM3_PAD3 << 16) | MUX_PA21D_SERCOM3_PAD3) +#define PORT_PA21D_SERCOM3_PAD3 (1ul << 21) +#define PIN_PA25C_SERCOM3_PAD3 25L /**< \brief SERCOM3 signal: PAD3 on PA25 mux C */ +#define MUX_PA25C_SERCOM3_PAD3 2L +#define PINMUX_PA25C_SERCOM3_PAD3 ((PIN_PA25C_SERCOM3_PAD3 << 16) | MUX_PA25C_SERCOM3_PAD3) +#define PORT_PA25C_SERCOM3_PAD3 (1ul << 25) +/* ========== PORT definition for SERCOM4 peripheral ========== */ +#define PIN_PA12D_SERCOM4_PAD0 12L /**< \brief SERCOM4 signal: PAD0 on PA12 mux D */ +#define MUX_PA12D_SERCOM4_PAD0 3L +#define PINMUX_PA12D_SERCOM4_PAD0 ((PIN_PA12D_SERCOM4_PAD0 << 16) | MUX_PA12D_SERCOM4_PAD0) +#define PORT_PA12D_SERCOM4_PAD0 (1ul << 12) +#define PIN_PB08D_SERCOM4_PAD0 40L /**< \brief SERCOM4 signal: PAD0 on PB08 mux D */ +#define MUX_PB08D_SERCOM4_PAD0 3L +#define PINMUX_PB08D_SERCOM4_PAD0 ((PIN_PB08D_SERCOM4_PAD0 << 16) | MUX_PB08D_SERCOM4_PAD0) +#define PORT_PB08D_SERCOM4_PAD0 (1ul << 8) +#define PIN_PA13D_SERCOM4_PAD1 13L /**< \brief SERCOM4 signal: PAD1 on PA13 mux D */ +#define MUX_PA13D_SERCOM4_PAD1 3L +#define PINMUX_PA13D_SERCOM4_PAD1 ((PIN_PA13D_SERCOM4_PAD1 << 16) | MUX_PA13D_SERCOM4_PAD1) +#define PORT_PA13D_SERCOM4_PAD1 (1ul << 13) +#define PIN_PB09D_SERCOM4_PAD1 41L /**< \brief SERCOM4 signal: PAD1 on PB09 mux D */ +#define MUX_PB09D_SERCOM4_PAD1 3L +#define PINMUX_PB09D_SERCOM4_PAD1 ((PIN_PB09D_SERCOM4_PAD1 << 16) | MUX_PB09D_SERCOM4_PAD1) +#define PORT_PB09D_SERCOM4_PAD1 (1ul << 9) +#define PIN_PA14D_SERCOM4_PAD2 14L /**< \brief SERCOM4 signal: PAD2 on PA14 mux D */ +#define MUX_PA14D_SERCOM4_PAD2 3L +#define PINMUX_PA14D_SERCOM4_PAD2 ((PIN_PA14D_SERCOM4_PAD2 << 16) | MUX_PA14D_SERCOM4_PAD2) +#define PORT_PA14D_SERCOM4_PAD2 (1ul << 14) +#define PIN_PB10D_SERCOM4_PAD2 42L /**< \brief SERCOM4 signal: PAD2 on PB10 mux D */ +#define MUX_PB10D_SERCOM4_PAD2 3L +#define PINMUX_PB10D_SERCOM4_PAD2 ((PIN_PB10D_SERCOM4_PAD2 << 16) | MUX_PB10D_SERCOM4_PAD2) +#define PORT_PB10D_SERCOM4_PAD2 (1ul << 10) +#define PIN_PA15D_SERCOM4_PAD3 15L /**< \brief SERCOM4 signal: PAD3 on PA15 mux D */ +#define MUX_PA15D_SERCOM4_PAD3 3L +#define PINMUX_PA15D_SERCOM4_PAD3 ((PIN_PA15D_SERCOM4_PAD3 << 16) | MUX_PA15D_SERCOM4_PAD3) +#define PORT_PA15D_SERCOM4_PAD3 (1ul << 15) +#define PIN_PB11D_SERCOM4_PAD3 43L /**< \brief SERCOM4 signal: PAD3 on PB11 mux D */ +#define MUX_PB11D_SERCOM4_PAD3 3L +#define PINMUX_PB11D_SERCOM4_PAD3 ((PIN_PB11D_SERCOM4_PAD3 << 16) | MUX_PB11D_SERCOM4_PAD3) +#define PORT_PB11D_SERCOM4_PAD3 (1ul << 11) +/* ========== PORT definition for SERCOM5 peripheral ========== */ +#define PIN_PA22D_SERCOM5_PAD0 22L /**< \brief SERCOM5 signal: PAD0 on PA22 mux D */ +#define MUX_PA22D_SERCOM5_PAD0 3L +#define PINMUX_PA22D_SERCOM5_PAD0 ((PIN_PA22D_SERCOM5_PAD0 << 16) | MUX_PA22D_SERCOM5_PAD0) +#define PORT_PA22D_SERCOM5_PAD0 (1ul << 22) +#define PIN_PB02D_SERCOM5_PAD0 34L /**< \brief SERCOM5 signal: PAD0 on PB02 mux D */ +#define MUX_PB02D_SERCOM5_PAD0 3L +#define PINMUX_PB02D_SERCOM5_PAD0 ((PIN_PB02D_SERCOM5_PAD0 << 16) | MUX_PB02D_SERCOM5_PAD0) +#define PORT_PB02D_SERCOM5_PAD0 (1ul << 2) +#define PIN_PA23D_SERCOM5_PAD1 23L /**< \brief SERCOM5 signal: PAD1 on PA23 mux D */ +#define MUX_PA23D_SERCOM5_PAD1 3L +#define PINMUX_PA23D_SERCOM5_PAD1 ((PIN_PA23D_SERCOM5_PAD1 << 16) | MUX_PA23D_SERCOM5_PAD1) +#define PORT_PA23D_SERCOM5_PAD1 (1ul << 23) +#define PIN_PB03D_SERCOM5_PAD1 35L /**< \brief SERCOM5 signal: PAD1 on PB03 mux D */ +#define MUX_PB03D_SERCOM5_PAD1 3L +#define PINMUX_PB03D_SERCOM5_PAD1 ((PIN_PB03D_SERCOM5_PAD1 << 16) | MUX_PB03D_SERCOM5_PAD1) +#define PORT_PB03D_SERCOM5_PAD1 (1ul << 3) +#define PIN_PA24D_SERCOM5_PAD2 24L /**< \brief SERCOM5 signal: PAD2 on PA24 mux D */ +#define MUX_PA24D_SERCOM5_PAD2 3L +#define PINMUX_PA24D_SERCOM5_PAD2 ((PIN_PA24D_SERCOM5_PAD2 << 16) | MUX_PA24D_SERCOM5_PAD2) +#define PORT_PA24D_SERCOM5_PAD2 (1ul << 24) +#define PIN_PB22D_SERCOM5_PAD2 54L /**< \brief SERCOM5 signal: PAD2 on PB22 mux D */ +#define MUX_PB22D_SERCOM5_PAD2 3L +#define PINMUX_PB22D_SERCOM5_PAD2 ((PIN_PB22D_SERCOM5_PAD2 << 16) | MUX_PB22D_SERCOM5_PAD2) +#define PORT_PB22D_SERCOM5_PAD2 (1ul << 22) +#define PIN_PA20C_SERCOM5_PAD2 20L /**< \brief SERCOM5 signal: PAD2 on PA20 mux C */ +#define MUX_PA20C_SERCOM5_PAD2 2L +#define PINMUX_PA20C_SERCOM5_PAD2 ((PIN_PA20C_SERCOM5_PAD2 << 16) | MUX_PA20C_SERCOM5_PAD2) +#define PORT_PA20C_SERCOM5_PAD2 (1ul << 20) +#define PIN_PA25D_SERCOM5_PAD3 25L /**< \brief SERCOM5 signal: PAD3 on PA25 mux D */ +#define MUX_PA25D_SERCOM5_PAD3 3L +#define PINMUX_PA25D_SERCOM5_PAD3 ((PIN_PA25D_SERCOM5_PAD3 << 16) | MUX_PA25D_SERCOM5_PAD3) +#define PORT_PA25D_SERCOM5_PAD3 (1ul << 25) +#define PIN_PB23D_SERCOM5_PAD3 55L /**< \brief SERCOM5 signal: PAD3 on PB23 mux D */ +#define MUX_PB23D_SERCOM5_PAD3 3L +#define PINMUX_PB23D_SERCOM5_PAD3 ((PIN_PB23D_SERCOM5_PAD3 << 16) | MUX_PB23D_SERCOM5_PAD3) +#define PORT_PB23D_SERCOM5_PAD3 (1ul << 23) +#define PIN_PA21C_SERCOM5_PAD3 21L /**< \brief SERCOM5 signal: PAD3 on PA21 mux C */ +#define MUX_PA21C_SERCOM5_PAD3 2L +#define PINMUX_PA21C_SERCOM5_PAD3 ((PIN_PA21C_SERCOM5_PAD3 << 16) | MUX_PA21C_SERCOM5_PAD3) +#define PORT_PA21C_SERCOM5_PAD3 (1ul << 21) +/* ========== PORT definition for TCC0 peripheral ========== */ +#define PIN_PA04E_TCC0_WO0 4L /**< \brief TCC0 signal: WO0 on PA04 mux E */ +#define MUX_PA04E_TCC0_WO0 4L +#define PINMUX_PA04E_TCC0_WO0 ((PIN_PA04E_TCC0_WO0 << 16) | MUX_PA04E_TCC0_WO0) +#define PORT_PA04E_TCC0_WO0 (1ul << 4) +#define PIN_PA08E_TCC0_WO0 8L /**< \brief TCC0 signal: WO0 on PA08 mux E */ +#define MUX_PA08E_TCC0_WO0 4L +#define PINMUX_PA08E_TCC0_WO0 ((PIN_PA08E_TCC0_WO0 << 16) | MUX_PA08E_TCC0_WO0) +#define PORT_PA08E_TCC0_WO0 (1ul << 8) +#define PIN_PA05E_TCC0_WO1 5L /**< \brief TCC0 signal: WO1 on PA05 mux E */ +#define MUX_PA05E_TCC0_WO1 4L +#define PINMUX_PA05E_TCC0_WO1 ((PIN_PA05E_TCC0_WO1 << 16) | MUX_PA05E_TCC0_WO1) +#define PORT_PA05E_TCC0_WO1 (1ul << 5) +#define PIN_PA09E_TCC0_WO1 9L /**< \brief TCC0 signal: WO1 on PA09 mux E */ +#define MUX_PA09E_TCC0_WO1 4L +#define PINMUX_PA09E_TCC0_WO1 ((PIN_PA09E_TCC0_WO1 << 16) | MUX_PA09E_TCC0_WO1) +#define PORT_PA09E_TCC0_WO1 (1ul << 9) +#define PIN_PA10F_TCC0_WO2 10L /**< \brief TCC0 signal: WO2 on PA10 mux F */ +#define MUX_PA10F_TCC0_WO2 5L +#define PINMUX_PA10F_TCC0_WO2 ((PIN_PA10F_TCC0_WO2 << 16) | MUX_PA10F_TCC0_WO2) +#define PORT_PA10F_TCC0_WO2 (1ul << 10) +#define PIN_PA18F_TCC0_WO2 18L /**< \brief TCC0 signal: WO2 on PA18 mux F */ +#define MUX_PA18F_TCC0_WO2 5L +#define PINMUX_PA18F_TCC0_WO2 ((PIN_PA18F_TCC0_WO2 << 16) | MUX_PA18F_TCC0_WO2) +#define PORT_PA18F_TCC0_WO2 (1ul << 18) +#define PIN_PA11F_TCC0_WO3 11L /**< \brief TCC0 signal: WO3 on PA11 mux F */ +#define MUX_PA11F_TCC0_WO3 5L +#define PINMUX_PA11F_TCC0_WO3 ((PIN_PA11F_TCC0_WO3 << 16) | MUX_PA11F_TCC0_WO3) +#define PORT_PA11F_TCC0_WO3 (1ul << 11) +#define PIN_PA19F_TCC0_WO3 19L /**< \brief TCC0 signal: WO3 on PA19 mux F */ +#define MUX_PA19F_TCC0_WO3 5L +#define PINMUX_PA19F_TCC0_WO3 ((PIN_PA19F_TCC0_WO3 << 16) | MUX_PA19F_TCC0_WO3) +#define PORT_PA19F_TCC0_WO3 (1ul << 19) +#define PIN_PA14F_TCC0_WO4 14L /**< \brief TCC0 signal: WO4 on PA14 mux F */ +#define MUX_PA14F_TCC0_WO4 5L +#define PINMUX_PA14F_TCC0_WO4 ((PIN_PA14F_TCC0_WO4 << 16) | MUX_PA14F_TCC0_WO4) +#define PORT_PA14F_TCC0_WO4 (1ul << 14) +#define PIN_PA22F_TCC0_WO4 22L /**< \brief TCC0 signal: WO4 on PA22 mux F */ +#define MUX_PA22F_TCC0_WO4 5L +#define PINMUX_PA22F_TCC0_WO4 ((PIN_PA22F_TCC0_WO4 << 16) | MUX_PA22F_TCC0_WO4) +#define PORT_PA22F_TCC0_WO4 (1ul << 22) +#define PIN_PB10F_TCC0_WO4 42L /**< \brief TCC0 signal: WO4 on PB10 mux F */ +#define MUX_PB10F_TCC0_WO4 5L +#define PINMUX_PB10F_TCC0_WO4 ((PIN_PB10F_TCC0_WO4 << 16) | MUX_PB10F_TCC0_WO4) +#define PORT_PB10F_TCC0_WO4 (1ul << 10) +#define PIN_PA15F_TCC0_WO5 15L /**< \brief TCC0 signal: WO5 on PA15 mux F */ +#define MUX_PA15F_TCC0_WO5 5L +#define PINMUX_PA15F_TCC0_WO5 ((PIN_PA15F_TCC0_WO5 << 16) | MUX_PA15F_TCC0_WO5) +#define PORT_PA15F_TCC0_WO5 (1ul << 15) +#define PIN_PA23F_TCC0_WO5 23L /**< \brief TCC0 signal: WO5 on PA23 mux F */ +#define MUX_PA23F_TCC0_WO5 5L +#define PINMUX_PA23F_TCC0_WO5 ((PIN_PA23F_TCC0_WO5 << 16) | MUX_PA23F_TCC0_WO5) +#define PORT_PA23F_TCC0_WO5 (1ul << 23) +#define PIN_PB11F_TCC0_WO5 43L /**< \brief TCC0 signal: WO5 on PB11 mux F */ +#define MUX_PB11F_TCC0_WO5 5L +#define PINMUX_PB11F_TCC0_WO5 ((PIN_PB11F_TCC0_WO5 << 16) | MUX_PB11F_TCC0_WO5) +#define PORT_PB11F_TCC0_WO5 (1ul << 11) +#define PIN_PA12F_TCC0_WO6 12L /**< \brief TCC0 signal: WO6 on PA12 mux F */ +#define MUX_PA12F_TCC0_WO6 5L +#define PINMUX_PA12F_TCC0_WO6 ((PIN_PA12F_TCC0_WO6 << 16) | MUX_PA12F_TCC0_WO6) +#define PORT_PA12F_TCC0_WO6 (1ul << 12) +#define PIN_PA20F_TCC0_WO6 20L /**< \brief TCC0 signal: WO6 on PA20 mux F */ +#define MUX_PA20F_TCC0_WO6 5L +#define PINMUX_PA20F_TCC0_WO6 ((PIN_PA20F_TCC0_WO6 << 16) | MUX_PA20F_TCC0_WO6) +#define PORT_PA20F_TCC0_WO6 (1ul << 20) +#define PIN_PA16F_TCC0_WO6 16L /**< \brief TCC0 signal: WO6 on PA16 mux F */ +#define MUX_PA16F_TCC0_WO6 5L +#define PINMUX_PA16F_TCC0_WO6 ((PIN_PA16F_TCC0_WO6 << 16) | MUX_PA16F_TCC0_WO6) +#define PORT_PA16F_TCC0_WO6 (1ul << 16) +#define PIN_PA13F_TCC0_WO7 13L /**< \brief TCC0 signal: WO7 on PA13 mux F */ +#define MUX_PA13F_TCC0_WO7 5L +#define PINMUX_PA13F_TCC0_WO7 ((PIN_PA13F_TCC0_WO7 << 16) | MUX_PA13F_TCC0_WO7) +#define PORT_PA13F_TCC0_WO7 (1ul << 13) +#define PIN_PA21F_TCC0_WO7 21L /**< \brief TCC0 signal: WO7 on PA21 mux F */ +#define MUX_PA21F_TCC0_WO7 5L +#define PINMUX_PA21F_TCC0_WO7 ((PIN_PA21F_TCC0_WO7 << 16) | MUX_PA21F_TCC0_WO7) +#define PORT_PA21F_TCC0_WO7 (1ul << 21) +#define PIN_PA17F_TCC0_WO7 17L /**< \brief TCC0 signal: WO7 on PA17 mux F */ +#define MUX_PA17F_TCC0_WO7 5L +#define PINMUX_PA17F_TCC0_WO7 ((PIN_PA17F_TCC0_WO7 << 16) | MUX_PA17F_TCC0_WO7) +#define PORT_PA17F_TCC0_WO7 (1ul << 17) +/* ========== PORT definition for TCC1 peripheral ========== */ +#define PIN_PA06E_TCC1_WO0 6L /**< \brief TCC1 signal: WO0 on PA06 mux E */ +#define MUX_PA06E_TCC1_WO0 4L +#define PINMUX_PA06E_TCC1_WO0 ((PIN_PA06E_TCC1_WO0 << 16) | MUX_PA06E_TCC1_WO0) +#define PORT_PA06E_TCC1_WO0 (1ul << 6) +#define PIN_PA10E_TCC1_WO0 10L /**< \brief TCC1 signal: WO0 on PA10 mux E */ +#define MUX_PA10E_TCC1_WO0 4L +#define PINMUX_PA10E_TCC1_WO0 ((PIN_PA10E_TCC1_WO0 << 16) | MUX_PA10E_TCC1_WO0) +#define PORT_PA10E_TCC1_WO0 (1ul << 10) +#define PIN_PA30E_TCC1_WO0 30L /**< \brief TCC1 signal: WO0 on PA30 mux E */ +#define MUX_PA30E_TCC1_WO0 4L +#define PINMUX_PA30E_TCC1_WO0 ((PIN_PA30E_TCC1_WO0 << 16) | MUX_PA30E_TCC1_WO0) +#define PORT_PA30E_TCC1_WO0 (1ul << 30) +#define PIN_PA07E_TCC1_WO1 7L /**< \brief TCC1 signal: WO1 on PA07 mux E */ +#define MUX_PA07E_TCC1_WO1 4L +#define PINMUX_PA07E_TCC1_WO1 ((PIN_PA07E_TCC1_WO1 << 16) | MUX_PA07E_TCC1_WO1) +#define PORT_PA07E_TCC1_WO1 (1ul << 7) +#define PIN_PA11E_TCC1_WO1 11L /**< \brief TCC1 signal: WO1 on PA11 mux E */ +#define MUX_PA11E_TCC1_WO1 4L +#define PINMUX_PA11E_TCC1_WO1 ((PIN_PA11E_TCC1_WO1 << 16) | MUX_PA11E_TCC1_WO1) +#define PORT_PA11E_TCC1_WO1 (1ul << 11) +#define PIN_PA31E_TCC1_WO1 31L /**< \brief TCC1 signal: WO1 on PA31 mux E */ +#define MUX_PA31E_TCC1_WO1 4L +#define PINMUX_PA31E_TCC1_WO1 ((PIN_PA31E_TCC1_WO1 << 16) | MUX_PA31E_TCC1_WO1) +#define PORT_PA31E_TCC1_WO1 (1ul << 31) +#define PIN_PA08F_TCC1_WO2 8L /**< \brief TCC1 signal: WO2 on PA08 mux F */ +#define MUX_PA08F_TCC1_WO2 5L +#define PINMUX_PA08F_TCC1_WO2 ((PIN_PA08F_TCC1_WO2 << 16) | MUX_PA08F_TCC1_WO2) +#define PORT_PA08F_TCC1_WO2 (1ul << 8) +#define PIN_PA24F_TCC1_WO2 24L /**< \brief TCC1 signal: WO2 on PA24 mux F */ +#define MUX_PA24F_TCC1_WO2 5L +#define PINMUX_PA24F_TCC1_WO2 ((PIN_PA24F_TCC1_WO2 << 16) | MUX_PA24F_TCC1_WO2) +#define PORT_PA24F_TCC1_WO2 (1ul << 24) +#define PIN_PA09F_TCC1_WO3 9L /**< \brief TCC1 signal: WO3 on PA09 mux F */ +#define MUX_PA09F_TCC1_WO3 5L +#define PINMUX_PA09F_TCC1_WO3 ((PIN_PA09F_TCC1_WO3 << 16) | MUX_PA09F_TCC1_WO3) +#define PORT_PA09F_TCC1_WO3 (1ul << 9) +#define PIN_PA25F_TCC1_WO3 25L /**< \brief TCC1 signal: WO3 on PA25 mux F */ +#define MUX_PA25F_TCC1_WO3 5L +#define PINMUX_PA25F_TCC1_WO3 ((PIN_PA25F_TCC1_WO3 << 16) | MUX_PA25F_TCC1_WO3) +#define PORT_PA25F_TCC1_WO3 (1ul << 25) +/* ========== PORT definition for TCC2 peripheral ========== */ +#define PIN_PA12E_TCC2_WO0 12L /**< \brief TCC2 signal: WO0 on PA12 mux E */ +#define MUX_PA12E_TCC2_WO0 4L +#define PINMUX_PA12E_TCC2_WO0 ((PIN_PA12E_TCC2_WO0 << 16) | MUX_PA12E_TCC2_WO0) +#define PORT_PA12E_TCC2_WO0 (1ul << 12) +#define PIN_PA16E_TCC2_WO0 16L /**< \brief TCC2 signal: WO0 on PA16 mux E */ +#define MUX_PA16E_TCC2_WO0 4L +#define PINMUX_PA16E_TCC2_WO0 ((PIN_PA16E_TCC2_WO0 << 16) | MUX_PA16E_TCC2_WO0) +#define PORT_PA16E_TCC2_WO0 (1ul << 16) +#define PIN_PA00E_TCC2_WO0 0L /**< \brief TCC2 signal: WO0 on PA00 mux E */ +#define MUX_PA00E_TCC2_WO0 4L +#define PINMUX_PA00E_TCC2_WO0 ((PIN_PA00E_TCC2_WO0 << 16) | MUX_PA00E_TCC2_WO0) +#define PORT_PA00E_TCC2_WO0 (1ul << 0) +#define PIN_PA13E_TCC2_WO1 13L /**< \brief TCC2 signal: WO1 on PA13 mux E */ +#define MUX_PA13E_TCC2_WO1 4L +#define PINMUX_PA13E_TCC2_WO1 ((PIN_PA13E_TCC2_WO1 << 16) | MUX_PA13E_TCC2_WO1) +#define PORT_PA13E_TCC2_WO1 (1ul << 13) +#define PIN_PA17E_TCC2_WO1 17L /**< \brief TCC2 signal: WO1 on PA17 mux E */ +#define MUX_PA17E_TCC2_WO1 4L +#define PINMUX_PA17E_TCC2_WO1 ((PIN_PA17E_TCC2_WO1 << 16) | MUX_PA17E_TCC2_WO1) +#define PORT_PA17E_TCC2_WO1 (1ul << 17) +#define PIN_PA01E_TCC2_WO1 1L /**< \brief TCC2 signal: WO1 on PA01 mux E */ +#define MUX_PA01E_TCC2_WO1 4L +#define PINMUX_PA01E_TCC2_WO1 ((PIN_PA01E_TCC2_WO1 << 16) | MUX_PA01E_TCC2_WO1) +#define PORT_PA01E_TCC2_WO1 (1ul << 1) +/* ========== PORT definition for TC3 peripheral ========== */ +#define PIN_PA18E_TC3_WO0 18L /**< \brief TC3 signal: WO0 on PA18 mux E */ +#define MUX_PA18E_TC3_WO0 4L +#define PINMUX_PA18E_TC3_WO0 ((PIN_PA18E_TC3_WO0 << 16) | MUX_PA18E_TC3_WO0) +#define PORT_PA18E_TC3_WO0 (1ul << 18) +#define PIN_PA14E_TC3_WO0 14L /**< \brief TC3 signal: WO0 on PA14 mux E */ +#define MUX_PA14E_TC3_WO0 4L +#define PINMUX_PA14E_TC3_WO0 ((PIN_PA14E_TC3_WO0 << 16) | MUX_PA14E_TC3_WO0) +#define PORT_PA14E_TC3_WO0 (1ul << 14) +#define PIN_PA19E_TC3_WO1 19L /**< \brief TC3 signal: WO1 on PA19 mux E */ +#define MUX_PA19E_TC3_WO1 4L +#define PINMUX_PA19E_TC3_WO1 ((PIN_PA19E_TC3_WO1 << 16) | MUX_PA19E_TC3_WO1) +#define PORT_PA19E_TC3_WO1 (1ul << 19) +#define PIN_PA15E_TC3_WO1 15L /**< \brief TC3 signal: WO1 on PA15 mux E */ +#define MUX_PA15E_TC3_WO1 4L +#define PINMUX_PA15E_TC3_WO1 ((PIN_PA15E_TC3_WO1 << 16) | MUX_PA15E_TC3_WO1) +#define PORT_PA15E_TC3_WO1 (1ul << 15) +/* ========== PORT definition for TC4 peripheral ========== */ +#define PIN_PA22E_TC4_WO0 22L /**< \brief TC4 signal: WO0 on PA22 mux E */ +#define MUX_PA22E_TC4_WO0 4L +#define PINMUX_PA22E_TC4_WO0 ((PIN_PA22E_TC4_WO0 << 16) | MUX_PA22E_TC4_WO0) +#define PORT_PA22E_TC4_WO0 (1ul << 22) +#define PIN_PB08E_TC4_WO0 40L /**< \brief TC4 signal: WO0 on PB08 mux E */ +#define MUX_PB08E_TC4_WO0 4L +#define PINMUX_PB08E_TC4_WO0 ((PIN_PB08E_TC4_WO0 << 16) | MUX_PB08E_TC4_WO0) +#define PORT_PB08E_TC4_WO0 (1ul << 8) +#define PIN_PA23E_TC4_WO1 23L /**< \brief TC4 signal: WO1 on PA23 mux E */ +#define MUX_PA23E_TC4_WO1 4L +#define PINMUX_PA23E_TC4_WO1 ((PIN_PA23E_TC4_WO1 << 16) | MUX_PA23E_TC4_WO1) +#define PORT_PA23E_TC4_WO1 (1ul << 23) +#define PIN_PB09E_TC4_WO1 41L /**< \brief TC4 signal: WO1 on PB09 mux E */ +#define MUX_PB09E_TC4_WO1 4L +#define PINMUX_PB09E_TC4_WO1 ((PIN_PB09E_TC4_WO1 << 16) | MUX_PB09E_TC4_WO1) +#define PORT_PB09E_TC4_WO1 (1ul << 9) +/* ========== PORT definition for TC5 peripheral ========== */ +#define PIN_PA24E_TC5_WO0 24L /**< \brief TC5 signal: WO0 on PA24 mux E */ +#define MUX_PA24E_TC5_WO0 4L +#define PINMUX_PA24E_TC5_WO0 ((PIN_PA24E_TC5_WO0 << 16) | MUX_PA24E_TC5_WO0) +#define PORT_PA24E_TC5_WO0 (1ul << 24) +#define PIN_PB10E_TC5_WO0 42L /**< \brief TC5 signal: WO0 on PB10 mux E */ +#define MUX_PB10E_TC5_WO0 4L +#define PINMUX_PB10E_TC5_WO0 ((PIN_PB10E_TC5_WO0 << 16) | MUX_PB10E_TC5_WO0) +#define PORT_PB10E_TC5_WO0 (1ul << 10) +#define PIN_PA25E_TC5_WO1 25L /**< \brief TC5 signal: WO1 on PA25 mux E */ +#define MUX_PA25E_TC5_WO1 4L +#define PINMUX_PA25E_TC5_WO1 ((PIN_PA25E_TC5_WO1 << 16) | MUX_PA25E_TC5_WO1) +#define PORT_PA25E_TC5_WO1 (1ul << 25) +#define PIN_PB11E_TC5_WO1 43L /**< \brief TC5 signal: WO1 on PB11 mux E */ +#define MUX_PB11E_TC5_WO1 4L +#define PINMUX_PB11E_TC5_WO1 ((PIN_PB11E_TC5_WO1 << 16) | MUX_PB11E_TC5_WO1) +#define PORT_PB11E_TC5_WO1 (1ul << 11) +/* ========== PORT definition for ADC peripheral ========== */ +#define PIN_PA02B_ADC_AIN0 2L /**< \brief ADC signal: AIN0 on PA02 mux B */ +#define MUX_PA02B_ADC_AIN0 1L +#define PINMUX_PA02B_ADC_AIN0 ((PIN_PA02B_ADC_AIN0 << 16) | MUX_PA02B_ADC_AIN0) +#define PORT_PA02B_ADC_AIN0 (1ul << 2) +#define PIN_PA03B_ADC_AIN1 3L /**< \brief ADC signal: AIN1 on PA03 mux B */ +#define MUX_PA03B_ADC_AIN1 1L +#define PINMUX_PA03B_ADC_AIN1 ((PIN_PA03B_ADC_AIN1 << 16) | MUX_PA03B_ADC_AIN1) +#define PORT_PA03B_ADC_AIN1 (1ul << 3) +#define PIN_PB08B_ADC_AIN2 40L /**< \brief ADC signal: AIN2 on PB08 mux B */ +#define MUX_PB08B_ADC_AIN2 1L +#define PINMUX_PB08B_ADC_AIN2 ((PIN_PB08B_ADC_AIN2 << 16) | MUX_PB08B_ADC_AIN2) +#define PORT_PB08B_ADC_AIN2 (1ul << 8) +#define PIN_PB09B_ADC_AIN3 41L /**< \brief ADC signal: AIN3 on PB09 mux B */ +#define MUX_PB09B_ADC_AIN3 1L +#define PINMUX_PB09B_ADC_AIN3 ((PIN_PB09B_ADC_AIN3 << 16) | MUX_PB09B_ADC_AIN3) +#define PORT_PB09B_ADC_AIN3 (1ul << 9) +#define PIN_PA04B_ADC_AIN4 4L /**< \brief ADC signal: AIN4 on PA04 mux B */ +#define MUX_PA04B_ADC_AIN4 1L +#define PINMUX_PA04B_ADC_AIN4 ((PIN_PA04B_ADC_AIN4 << 16) | MUX_PA04B_ADC_AIN4) +#define PORT_PA04B_ADC_AIN4 (1ul << 4) +#define PIN_PA05B_ADC_AIN5 5L /**< \brief ADC signal: AIN5 on PA05 mux B */ +#define MUX_PA05B_ADC_AIN5 1L +#define PINMUX_PA05B_ADC_AIN5 ((PIN_PA05B_ADC_AIN5 << 16) | MUX_PA05B_ADC_AIN5) +#define PORT_PA05B_ADC_AIN5 (1ul << 5) +#define PIN_PA06B_ADC_AIN6 6L /**< \brief ADC signal: AIN6 on PA06 mux B */ +#define MUX_PA06B_ADC_AIN6 1L +#define PINMUX_PA06B_ADC_AIN6 ((PIN_PA06B_ADC_AIN6 << 16) | MUX_PA06B_ADC_AIN6) +#define PORT_PA06B_ADC_AIN6 (1ul << 6) +#define PIN_PA07B_ADC_AIN7 7L /**< \brief ADC signal: AIN7 on PA07 mux B */ +#define MUX_PA07B_ADC_AIN7 1L +#define PINMUX_PA07B_ADC_AIN7 ((PIN_PA07B_ADC_AIN7 << 16) | MUX_PA07B_ADC_AIN7) +#define PORT_PA07B_ADC_AIN7 (1ul << 7) +#define PIN_PB02B_ADC_AIN10 34L /**< \brief ADC signal: AIN10 on PB02 mux B */ +#define MUX_PB02B_ADC_AIN10 1L +#define PINMUX_PB02B_ADC_AIN10 ((PIN_PB02B_ADC_AIN10 << 16) | MUX_PB02B_ADC_AIN10) +#define PORT_PB02B_ADC_AIN10 (1ul << 2) +#define PIN_PB03B_ADC_AIN11 35L /**< \brief ADC signal: AIN11 on PB03 mux B */ +#define MUX_PB03B_ADC_AIN11 1L +#define PINMUX_PB03B_ADC_AIN11 ((PIN_PB03B_ADC_AIN11 << 16) | MUX_PB03B_ADC_AIN11) +#define PORT_PB03B_ADC_AIN11 (1ul << 3) +#define PIN_PA08B_ADC_AIN16 8L /**< \brief ADC signal: AIN16 on PA08 mux B */ +#define MUX_PA08B_ADC_AIN16 1L +#define PINMUX_PA08B_ADC_AIN16 ((PIN_PA08B_ADC_AIN16 << 16) | MUX_PA08B_ADC_AIN16) +#define PORT_PA08B_ADC_AIN16 (1ul << 8) +#define PIN_PA09B_ADC_AIN17 9L /**< \brief ADC signal: AIN17 on PA09 mux B */ +#define MUX_PA09B_ADC_AIN17 1L +#define PINMUX_PA09B_ADC_AIN17 ((PIN_PA09B_ADC_AIN17 << 16) | MUX_PA09B_ADC_AIN17) +#define PORT_PA09B_ADC_AIN17 (1ul << 9) +#define PIN_PA10B_ADC_AIN18 10L /**< \brief ADC signal: AIN18 on PA10 mux B */ +#define MUX_PA10B_ADC_AIN18 1L +#define PINMUX_PA10B_ADC_AIN18 ((PIN_PA10B_ADC_AIN18 << 16) | MUX_PA10B_ADC_AIN18) +#define PORT_PA10B_ADC_AIN18 (1ul << 10) +#define PIN_PA11B_ADC_AIN19 11L /**< \brief ADC signal: AIN19 on PA11 mux B */ +#define MUX_PA11B_ADC_AIN19 1L +#define PINMUX_PA11B_ADC_AIN19 ((PIN_PA11B_ADC_AIN19 << 16) | MUX_PA11B_ADC_AIN19) +#define PORT_PA11B_ADC_AIN19 (1ul << 11) +#define PIN_PA04B_ADC_VREFP 4L /**< \brief ADC signal: VREFP on PA04 mux B */ +#define MUX_PA04B_ADC_VREFP 1L +#define PINMUX_PA04B_ADC_VREFP ((PIN_PA04B_ADC_VREFP << 16) | MUX_PA04B_ADC_VREFP) +#define PORT_PA04B_ADC_VREFP (1ul << 4) +/* ========== PORT definition for AC peripheral ========== */ +#define PIN_PA04B_AC_AIN0 4L /**< \brief AC signal: AIN0 on PA04 mux B */ +#define MUX_PA04B_AC_AIN0 1L +#define PINMUX_PA04B_AC_AIN0 ((PIN_PA04B_AC_AIN0 << 16) | MUX_PA04B_AC_AIN0) +#define PORT_PA04B_AC_AIN0 (1ul << 4) +#define PIN_PA05B_AC_AIN1 5L /**< \brief AC signal: AIN1 on PA05 mux B */ +#define MUX_PA05B_AC_AIN1 1L +#define PINMUX_PA05B_AC_AIN1 ((PIN_PA05B_AC_AIN1 << 16) | MUX_PA05B_AC_AIN1) +#define PORT_PA05B_AC_AIN1 (1ul << 5) +#define PIN_PA06B_AC_AIN2 6L /**< \brief AC signal: AIN2 on PA06 mux B */ +#define MUX_PA06B_AC_AIN2 1L +#define PINMUX_PA06B_AC_AIN2 ((PIN_PA06B_AC_AIN2 << 16) | MUX_PA06B_AC_AIN2) +#define PORT_PA06B_AC_AIN2 (1ul << 6) +#define PIN_PA07B_AC_AIN3 7L /**< \brief AC signal: AIN3 on PA07 mux B */ +#define MUX_PA07B_AC_AIN3 1L +#define PINMUX_PA07B_AC_AIN3 ((PIN_PA07B_AC_AIN3 << 16) | MUX_PA07B_AC_AIN3) +#define PORT_PA07B_AC_AIN3 (1ul << 7) +#define PIN_PA12H_AC_CMP0 12L /**< \brief AC signal: CMP0 on PA12 mux H */ +#define MUX_PA12H_AC_CMP0 7L +#define PINMUX_PA12H_AC_CMP0 ((PIN_PA12H_AC_CMP0 << 16) | MUX_PA12H_AC_CMP0) +#define PORT_PA12H_AC_CMP0 (1ul << 12) +#define PIN_PA18H_AC_CMP0 18L /**< \brief AC signal: CMP0 on PA18 mux H */ +#define MUX_PA18H_AC_CMP0 7L +#define PINMUX_PA18H_AC_CMP0 ((PIN_PA18H_AC_CMP0 << 16) | MUX_PA18H_AC_CMP0) +#define PORT_PA18H_AC_CMP0 (1ul << 18) +#define PIN_PA13H_AC_CMP1 13L /**< \brief AC signal: CMP1 on PA13 mux H */ +#define MUX_PA13H_AC_CMP1 7L +#define PINMUX_PA13H_AC_CMP1 ((PIN_PA13H_AC_CMP1 << 16) | MUX_PA13H_AC_CMP1) +#define PORT_PA13H_AC_CMP1 (1ul << 13) +#define PIN_PA19H_AC_CMP1 19L /**< \brief AC signal: CMP1 on PA19 mux H */ +#define MUX_PA19H_AC_CMP1 7L +#define PINMUX_PA19H_AC_CMP1 ((PIN_PA19H_AC_CMP1 << 16) | MUX_PA19H_AC_CMP1) +#define PORT_PA19H_AC_CMP1 (1ul << 19) +/* ========== PORT definition for DAC peripheral ========== */ +#define PIN_PA02B_DAC_VOUT 2L /**< \brief DAC signal: VOUT on PA02 mux B */ +#define MUX_PA02B_DAC_VOUT 1L +#define PINMUX_PA02B_DAC_VOUT ((PIN_PA02B_DAC_VOUT << 16) | MUX_PA02B_DAC_VOUT) +#define PORT_PA02B_DAC_VOUT (1ul << 2) +#define PIN_PA03B_DAC_VREFP 3L /**< \brief DAC signal: VREFP on PA03 mux B */ +#define MUX_PA03B_DAC_VREFP 1L +#define PINMUX_PA03B_DAC_VREFP ((PIN_PA03B_DAC_VREFP << 16) | MUX_PA03B_DAC_VREFP) +#define PORT_PA03B_DAC_VREFP (1ul << 3) +/* ========== PORT definition for I2S peripheral ========== */ +#define PIN_PA11G_I2S_FS0 11L /**< \brief I2S signal: FS0 on PA11 mux G */ +#define MUX_PA11G_I2S_FS0 6L +#define PINMUX_PA11G_I2S_FS0 ((PIN_PA11G_I2S_FS0 << 16) | MUX_PA11G_I2S_FS0) +#define PORT_PA11G_I2S_FS0 (1ul << 11) +#define PIN_PA21G_I2S_FS0 21L /**< \brief I2S signal: FS0 on PA21 mux G */ +#define MUX_PA21G_I2S_FS0 6L +#define PINMUX_PA21G_I2S_FS0 ((PIN_PA21G_I2S_FS0 << 16) | MUX_PA21G_I2S_FS0) +#define PORT_PA21G_I2S_FS0 (1ul << 21) +#define PIN_PA09G_I2S_MCK0 9L /**< \brief I2S signal: MCK0 on PA09 mux G */ +#define MUX_PA09G_I2S_MCK0 6L +#define PINMUX_PA09G_I2S_MCK0 ((PIN_PA09G_I2S_MCK0 << 16) | MUX_PA09G_I2S_MCK0) +#define PORT_PA09G_I2S_MCK0 (1ul << 9) +#define PIN_PB10G_I2S_MCK1 42L /**< \brief I2S signal: MCK1 on PB10 mux G */ +#define MUX_PB10G_I2S_MCK1 6L +#define PINMUX_PB10G_I2S_MCK1 ((PIN_PB10G_I2S_MCK1 << 16) | MUX_PB10G_I2S_MCK1) +#define PORT_PB10G_I2S_MCK1 (1ul << 10) +#define PIN_PA10G_I2S_SCK0 10L /**< \brief I2S signal: SCK0 on PA10 mux G */ +#define MUX_PA10G_I2S_SCK0 6L +#define PINMUX_PA10G_I2S_SCK0 ((PIN_PA10G_I2S_SCK0 << 16) | MUX_PA10G_I2S_SCK0) +#define PORT_PA10G_I2S_SCK0 (1ul << 10) +#define PIN_PA20G_I2S_SCK0 20L /**< \brief I2S signal: SCK0 on PA20 mux G */ +#define MUX_PA20G_I2S_SCK0 6L +#define PINMUX_PA20G_I2S_SCK0 ((PIN_PA20G_I2S_SCK0 << 16) | MUX_PA20G_I2S_SCK0) +#define PORT_PA20G_I2S_SCK0 (1ul << 20) +#define PIN_PB11G_I2S_SCK1 43L /**< \brief I2S signal: SCK1 on PB11 mux G */ +#define MUX_PB11G_I2S_SCK1 6L +#define PINMUX_PB11G_I2S_SCK1 ((PIN_PB11G_I2S_SCK1 << 16) | MUX_PB11G_I2S_SCK1) +#define PORT_PB11G_I2S_SCK1 (1ul << 11) +#define PIN_PA07G_I2S_SD0 7L /**< \brief I2S signal: SD0 on PA07 mux G */ +#define MUX_PA07G_I2S_SD0 6L +#define PINMUX_PA07G_I2S_SD0 ((PIN_PA07G_I2S_SD0 << 16) | MUX_PA07G_I2S_SD0) +#define PORT_PA07G_I2S_SD0 (1ul << 7) +#define PIN_PA19G_I2S_SD0 19L /**< \brief I2S signal: SD0 on PA19 mux G */ +#define MUX_PA19G_I2S_SD0 6L +#define PINMUX_PA19G_I2S_SD0 ((PIN_PA19G_I2S_SD0 << 16) | MUX_PA19G_I2S_SD0) +#define PORT_PA19G_I2S_SD0 (1ul << 19) +#define PIN_PA08G_I2S_SD1 8L /**< \brief I2S signal: SD1 on PA08 mux G */ +#define MUX_PA08G_I2S_SD1 6L +#define PINMUX_PA08G_I2S_SD1 ((PIN_PA08G_I2S_SD1 << 16) | MUX_PA08G_I2S_SD1) +#define PORT_PA08G_I2S_SD1 (1ul << 8) + +#endif /* _SAMD21G17A_PIO_ */ diff --git a/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/utils/cmsis/samd21/include/pio/samd21g17au.h b/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/utils/cmsis/samd21/include/pio/samd21g17au.h new file mode 100644 index 0000000..8807b13 --- /dev/null +++ b/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/utils/cmsis/samd21/include/pio/samd21g17au.h @@ -0,0 +1,856 @@ +/** + * \file + * + * \brief Peripheral I/O description for SAMD21G17AU + * + * Copyright (c) 2015-2018 Microchip Technology Inc. and its subsidiaries. + * + * \asf_license_start + * + * \page License + * + * Subject to your compliance with these terms, you may use Microchip + * software and any derivatives exclusively with Microchip products. + * It is your responsibility to comply with third party license terms applicable + * to your use of third party software (including open source software) that + * may accompany Microchip software. + * + * THIS SOFTWARE IS SUPPLIED BY MICROCHIP "AS IS". NO WARRANTIES, + * WHETHER EXPRESS, IMPLIED OR STATUTORY, APPLY TO THIS SOFTWARE, + * INCLUDING ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, + * AND FITNESS FOR A PARTICULAR PURPOSE. IN NO EVENT WILL MICROCHIP BE + * LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL OR CONSEQUENTIAL + * LOSS, DAMAGE, COST OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE + * SOFTWARE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE + * POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT + * ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY + * RELATED TO THIS SOFTWARE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, + * THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THIS SOFTWARE. + * + * \asf_license_stop + * + */ + /* + * Support and FAQ: visit Microchip Support + */ + +#ifndef _SAMD21G17AU_PIO_ +#define _SAMD21G17AU_PIO_ + +#define PIN_PA00 0 /**< \brief Pin Number for PA00 */ +#define PORT_PA00 (1ul << 0) /**< \brief PORT Mask for PA00 */ +#define PIN_PA01 1 /**< \brief Pin Number for PA01 */ +#define PORT_PA01 (1ul << 1) /**< \brief PORT Mask for PA01 */ +#define PIN_PA02 2 /**< \brief Pin Number for PA02 */ +#define PORT_PA02 (1ul << 2) /**< \brief PORT Mask for PA02 */ +#define PIN_PA03 3 /**< \brief Pin Number for PA03 */ +#define PORT_PA03 (1ul << 3) /**< \brief PORT Mask for PA03 */ +#define PIN_PA04 4 /**< \brief Pin Number for PA04 */ +#define PORT_PA04 (1ul << 4) /**< \brief PORT Mask for PA04 */ +#define PIN_PA05 5 /**< \brief Pin Number for PA05 */ +#define PORT_PA05 (1ul << 5) /**< \brief PORT Mask for PA05 */ +#define PIN_PA06 6 /**< \brief Pin Number for PA06 */ +#define PORT_PA06 (1ul << 6) /**< \brief PORT Mask for PA06 */ +#define PIN_PA07 7 /**< \brief Pin Number for PA07 */ +#define PORT_PA07 (1ul << 7) /**< \brief PORT Mask for PA07 */ +#define PIN_PA08 8 /**< \brief Pin Number for PA08 */ +#define PORT_PA08 (1ul << 8) /**< \brief PORT Mask for PA08 */ +#define PIN_PA09 9 /**< \brief Pin Number for PA09 */ +#define PORT_PA09 (1ul << 9) /**< \brief PORT Mask for PA09 */ +#define PIN_PA10 10 /**< \brief Pin Number for PA10 */ +#define PORT_PA10 (1ul << 10) /**< \brief PORT Mask for PA10 */ +#define PIN_PA11 11 /**< \brief Pin Number for PA11 */ +#define PORT_PA11 (1ul << 11) /**< \brief PORT Mask for PA11 */ +#define PIN_PA12 12 /**< \brief Pin Number for PA12 */ +#define PORT_PA12 (1ul << 12) /**< \brief PORT Mask for PA12 */ +#define PIN_PA13 13 /**< \brief Pin Number for PA13 */ +#define PORT_PA13 (1ul << 13) /**< \brief PORT Mask for PA13 */ +#define PIN_PA14 14 /**< \brief Pin Number for PA14 */ +#define PORT_PA14 (1ul << 14) /**< \brief PORT Mask for PA14 */ +#define PIN_PA15 15 /**< \brief Pin Number for PA15 */ +#define PORT_PA15 (1ul << 15) /**< \brief PORT Mask for PA15 */ +#define PIN_PA16 16 /**< \brief Pin Number for PA16 */ +#define PORT_PA16 (1ul << 16) /**< \brief PORT Mask for PA16 */ +#define PIN_PA17 17 /**< \brief Pin Number for PA17 */ +#define PORT_PA17 (1ul << 17) /**< \brief PORT Mask for PA17 */ +#define PIN_PA18 18 /**< \brief Pin Number for PA18 */ +#define PORT_PA18 (1ul << 18) /**< \brief PORT Mask for PA18 */ +#define PIN_PA19 19 /**< \brief Pin Number for PA19 */ +#define PORT_PA19 (1ul << 19) /**< \brief PORT Mask for PA19 */ +#define PIN_PA20 20 /**< \brief Pin Number for PA20 */ +#define PORT_PA20 (1ul << 20) /**< \brief PORT Mask for PA20 */ +#define PIN_PA21 21 /**< \brief Pin Number for PA21 */ +#define PORT_PA21 (1ul << 21) /**< \brief PORT Mask for PA21 */ +#define PIN_PA22 22 /**< \brief Pin Number for PA22 */ +#define PORT_PA22 (1ul << 22) /**< \brief PORT Mask for PA22 */ +#define PIN_PA23 23 /**< \brief Pin Number for PA23 */ +#define PORT_PA23 (1ul << 23) /**< \brief PORT Mask for PA23 */ +#define PIN_PA24 24 /**< \brief Pin Number for PA24 */ +#define PORT_PA24 (1ul << 24) /**< \brief PORT Mask for PA24 */ +#define PIN_PA25 25 /**< \brief Pin Number for PA25 */ +#define PORT_PA25 (1ul << 25) /**< \brief PORT Mask for PA25 */ +#define PIN_PA27 27 /**< \brief Pin Number for PA27 */ +#define PORT_PA27 (1ul << 27) /**< \brief PORT Mask for PA27 */ +#define PIN_PA28 28 /**< \brief Pin Number for PA28 */ +#define PORT_PA28 (1ul << 28) /**< \brief PORT Mask for PA28 */ +#define PIN_PA30 30 /**< \brief Pin Number for PA30 */ +#define PORT_PA30 (1ul << 30) /**< \brief PORT Mask for PA30 */ +#define PIN_PA31 31 /**< \brief Pin Number for PA31 */ +#define PORT_PA31 (1ul << 31) /**< \brief PORT Mask for PA31 */ +#define PIN_PB02 34 /**< \brief Pin Number for PB02 */ +#define PORT_PB02 (1ul << 2) /**< \brief PORT Mask for PB02 */ +#define PIN_PB03 35 /**< \brief Pin Number for PB03 */ +#define PORT_PB03 (1ul << 3) /**< \brief PORT Mask for PB03 */ +#define PIN_PB04 36 /**< \brief Pin Number for PB04 */ +#define PORT_PB04 (1ul << 4) /**< \brief PORT Mask for PB04 */ +#define PIN_PB08 40 /**< \brief Pin Number for PB08 */ +#define PORT_PB08 (1ul << 8) /**< \brief PORT Mask for PB08 */ +#define PIN_PB09 41 /**< \brief Pin Number for PB09 */ +#define PORT_PB09 (1ul << 9) /**< \brief PORT Mask for PB09 */ +/* ========== PORT definition for GCLK peripheral ========== */ +#define PIN_PA14H_GCLK_IO0 14L /**< \brief GCLK signal: IO0 on PA14 mux H */ +#define MUX_PA14H_GCLK_IO0 7L +#define PINMUX_PA14H_GCLK_IO0 ((PIN_PA14H_GCLK_IO0 << 16) | MUX_PA14H_GCLK_IO0) +#define PORT_PA14H_GCLK_IO0 (1ul << 14) +#define PIN_PA27H_GCLK_IO0 27L /**< \brief GCLK signal: IO0 on PA27 mux H */ +#define MUX_PA27H_GCLK_IO0 7L +#define PINMUX_PA27H_GCLK_IO0 ((PIN_PA27H_GCLK_IO0 << 16) | MUX_PA27H_GCLK_IO0) +#define PORT_PA27H_GCLK_IO0 (1ul << 27) +#define PIN_PA28H_GCLK_IO0 28L /**< \brief GCLK signal: IO0 on PA28 mux H */ +#define MUX_PA28H_GCLK_IO0 7L +#define PINMUX_PA28H_GCLK_IO0 ((PIN_PA28H_GCLK_IO0 << 16) | MUX_PA28H_GCLK_IO0) +#define PORT_PA28H_GCLK_IO0 (1ul << 28) +#define PIN_PA30H_GCLK_IO0 30L /**< \brief GCLK signal: IO0 on PA30 mux H */ +#define MUX_PA30H_GCLK_IO0 7L +#define PINMUX_PA30H_GCLK_IO0 ((PIN_PA30H_GCLK_IO0 << 16) | MUX_PA30H_GCLK_IO0) +#define PORT_PA30H_GCLK_IO0 (1ul << 30) +#define PIN_PA15H_GCLK_IO1 15L /**< \brief GCLK signal: IO1 on PA15 mux H */ +#define MUX_PA15H_GCLK_IO1 7L +#define PINMUX_PA15H_GCLK_IO1 ((PIN_PA15H_GCLK_IO1 << 16) | MUX_PA15H_GCLK_IO1) +#define PORT_PA15H_GCLK_IO1 (1ul << 15) +#define PIN_PA16H_GCLK_IO2 16L /**< \brief GCLK signal: IO2 on PA16 mux H */ +#define MUX_PA16H_GCLK_IO2 7L +#define PINMUX_PA16H_GCLK_IO2 ((PIN_PA16H_GCLK_IO2 << 16) | MUX_PA16H_GCLK_IO2) +#define PORT_PA16H_GCLK_IO2 (1ul << 16) +#define PIN_PA17H_GCLK_IO3 17L /**< \brief GCLK signal: IO3 on PA17 mux H */ +#define MUX_PA17H_GCLK_IO3 7L +#define PINMUX_PA17H_GCLK_IO3 ((PIN_PA17H_GCLK_IO3 << 16) | MUX_PA17H_GCLK_IO3) +#define PORT_PA17H_GCLK_IO3 (1ul << 17) +#define PIN_PA10H_GCLK_IO4 10L /**< \brief GCLK signal: IO4 on PA10 mux H */ +#define MUX_PA10H_GCLK_IO4 7L +#define PINMUX_PA10H_GCLK_IO4 ((PIN_PA10H_GCLK_IO4 << 16) | MUX_PA10H_GCLK_IO4) +#define PORT_PA10H_GCLK_IO4 (1ul << 10) +#define PIN_PA20H_GCLK_IO4 20L /**< \brief GCLK signal: IO4 on PA20 mux H */ +#define MUX_PA20H_GCLK_IO4 7L +#define PINMUX_PA20H_GCLK_IO4 ((PIN_PA20H_GCLK_IO4 << 16) | MUX_PA20H_GCLK_IO4) +#define PORT_PA20H_GCLK_IO4 (1ul << 20) +#define PIN_PA11H_GCLK_IO5 11L /**< \brief GCLK signal: IO5 on PA11 mux H */ +#define MUX_PA11H_GCLK_IO5 7L +#define PINMUX_PA11H_GCLK_IO5 ((PIN_PA11H_GCLK_IO5 << 16) | MUX_PA11H_GCLK_IO5) +#define PORT_PA11H_GCLK_IO5 (1ul << 11) +#define PIN_PA21H_GCLK_IO5 21L /**< \brief GCLK signal: IO5 on PA21 mux H */ +#define MUX_PA21H_GCLK_IO5 7L +#define PINMUX_PA21H_GCLK_IO5 ((PIN_PA21H_GCLK_IO5 << 16) | MUX_PA21H_GCLK_IO5) +#define PORT_PA21H_GCLK_IO5 (1ul << 21) +#define PIN_PA22H_GCLK_IO6 22L /**< \brief GCLK signal: IO6 on PA22 mux H */ +#define MUX_PA22H_GCLK_IO6 7L +#define PINMUX_PA22H_GCLK_IO6 ((PIN_PA22H_GCLK_IO6 << 16) | MUX_PA22H_GCLK_IO6) +#define PORT_PA22H_GCLK_IO6 (1ul << 22) +#define PIN_PA23H_GCLK_IO7 23L /**< \brief GCLK signal: IO7 on PA23 mux H */ +#define MUX_PA23H_GCLK_IO7 7L +#define PINMUX_PA23H_GCLK_IO7 ((PIN_PA23H_GCLK_IO7 << 16) | MUX_PA23H_GCLK_IO7) +#define PORT_PA23H_GCLK_IO7 (1ul << 23) +/* ========== PORT definition for EIC peripheral ========== */ +#define PIN_PA16A_EIC_EXTINT0 16L /**< \brief EIC signal: EXTINT0 on PA16 mux A */ +#define MUX_PA16A_EIC_EXTINT0 0L +#define PINMUX_PA16A_EIC_EXTINT0 ((PIN_PA16A_EIC_EXTINT0 << 16) | MUX_PA16A_EIC_EXTINT0) +#define PORT_PA16A_EIC_EXTINT0 (1ul << 16) +#define PIN_PA00A_EIC_EXTINT0 0L /**< \brief EIC signal: EXTINT0 on PA00 mux A */ +#define MUX_PA00A_EIC_EXTINT0 0L +#define PINMUX_PA00A_EIC_EXTINT0 ((PIN_PA00A_EIC_EXTINT0 << 16) | MUX_PA00A_EIC_EXTINT0) +#define PORT_PA00A_EIC_EXTINT0 (1ul << 0) +#define PIN_PA17A_EIC_EXTINT1 17L /**< \brief EIC signal: EXTINT1 on PA17 mux A */ +#define MUX_PA17A_EIC_EXTINT1 0L +#define PINMUX_PA17A_EIC_EXTINT1 ((PIN_PA17A_EIC_EXTINT1 << 16) | MUX_PA17A_EIC_EXTINT1) +#define PORT_PA17A_EIC_EXTINT1 (1ul << 17) +#define PIN_PA01A_EIC_EXTINT1 1L /**< \brief EIC signal: EXTINT1 on PA01 mux A */ +#define MUX_PA01A_EIC_EXTINT1 0L +#define PINMUX_PA01A_EIC_EXTINT1 ((PIN_PA01A_EIC_EXTINT1 << 16) | MUX_PA01A_EIC_EXTINT1) +#define PORT_PA01A_EIC_EXTINT1 (1ul << 1) +#define PIN_PA18A_EIC_EXTINT2 18L /**< \brief EIC signal: EXTINT2 on PA18 mux A */ +#define MUX_PA18A_EIC_EXTINT2 0L +#define PINMUX_PA18A_EIC_EXTINT2 ((PIN_PA18A_EIC_EXTINT2 << 16) | MUX_PA18A_EIC_EXTINT2) +#define PORT_PA18A_EIC_EXTINT2 (1ul << 18) +#define PIN_PA02A_EIC_EXTINT2 2L /**< \brief EIC signal: EXTINT2 on PA02 mux A */ +#define MUX_PA02A_EIC_EXTINT2 0L +#define PINMUX_PA02A_EIC_EXTINT2 ((PIN_PA02A_EIC_EXTINT2 << 16) | MUX_PA02A_EIC_EXTINT2) +#define PORT_PA02A_EIC_EXTINT2 (1ul << 2) +#define PIN_PB02A_EIC_EXTINT2 34L /**< \brief EIC signal: EXTINT2 on PB02 mux A */ +#define MUX_PB02A_EIC_EXTINT2 0L +#define PINMUX_PB02A_EIC_EXTINT2 ((PIN_PB02A_EIC_EXTINT2 << 16) | MUX_PB02A_EIC_EXTINT2) +#define PORT_PB02A_EIC_EXTINT2 (1ul << 2) +#define PIN_PA03A_EIC_EXTINT3 3L /**< \brief EIC signal: EXTINT3 on PA03 mux A */ +#define MUX_PA03A_EIC_EXTINT3 0L +#define PINMUX_PA03A_EIC_EXTINT3 ((PIN_PA03A_EIC_EXTINT3 << 16) | MUX_PA03A_EIC_EXTINT3) +#define PORT_PA03A_EIC_EXTINT3 (1ul << 3) +#define PIN_PA19A_EIC_EXTINT3 19L /**< \brief EIC signal: EXTINT3 on PA19 mux A */ +#define MUX_PA19A_EIC_EXTINT3 0L +#define PINMUX_PA19A_EIC_EXTINT3 ((PIN_PA19A_EIC_EXTINT3 << 16) | MUX_PA19A_EIC_EXTINT3) +#define PORT_PA19A_EIC_EXTINT3 (1ul << 19) +#define PIN_PB03A_EIC_EXTINT3 35L /**< \brief EIC signal: EXTINT3 on PB03 mux A */ +#define MUX_PB03A_EIC_EXTINT3 0L +#define PINMUX_PB03A_EIC_EXTINT3 ((PIN_PB03A_EIC_EXTINT3 << 16) | MUX_PB03A_EIC_EXTINT3) +#define PORT_PB03A_EIC_EXTINT3 (1ul << 3) +#define PIN_PA04A_EIC_EXTINT4 4L /**< \brief EIC signal: EXTINT4 on PA04 mux A */ +#define MUX_PA04A_EIC_EXTINT4 0L +#define PINMUX_PA04A_EIC_EXTINT4 ((PIN_PA04A_EIC_EXTINT4 << 16) | MUX_PA04A_EIC_EXTINT4) +#define PORT_PA04A_EIC_EXTINT4 (1ul << 4) +#define PIN_PA20A_EIC_EXTINT4 20L /**< \brief EIC signal: EXTINT4 on PA20 mux A */ +#define MUX_PA20A_EIC_EXTINT4 0L +#define PINMUX_PA20A_EIC_EXTINT4 ((PIN_PA20A_EIC_EXTINT4 << 16) | MUX_PA20A_EIC_EXTINT4) +#define PORT_PA20A_EIC_EXTINT4 (1ul << 20) +#define PIN_PB04A_EIC_EXTINT4 36L /**< \brief EIC signal: EXTINT4 on PB04 mux A */ +#define MUX_PB04A_EIC_EXTINT4 0L +#define PINMUX_PB04A_EIC_EXTINT4 ((PIN_PB04A_EIC_EXTINT4 << 16) | MUX_PB04A_EIC_EXTINT4) +#define PORT_PB04A_EIC_EXTINT4 (1ul << 4) +#define PIN_PA05A_EIC_EXTINT5 5L /**< \brief EIC signal: EXTINT5 on PA05 mux A */ +#define MUX_PA05A_EIC_EXTINT5 0L +#define PINMUX_PA05A_EIC_EXTINT5 ((PIN_PA05A_EIC_EXTINT5 << 16) | MUX_PA05A_EIC_EXTINT5) +#define PORT_PA05A_EIC_EXTINT5 (1ul << 5) +#define PIN_PA21A_EIC_EXTINT5 21L /**< \brief EIC signal: EXTINT5 on PA21 mux A */ +#define MUX_PA21A_EIC_EXTINT5 0L +#define PINMUX_PA21A_EIC_EXTINT5 ((PIN_PA21A_EIC_EXTINT5 << 16) | MUX_PA21A_EIC_EXTINT5) +#define PORT_PA21A_EIC_EXTINT5 (1ul << 21) +#define PIN_PA06A_EIC_EXTINT6 6L /**< \brief EIC signal: EXTINT6 on PA06 mux A */ +#define MUX_PA06A_EIC_EXTINT6 0L +#define PINMUX_PA06A_EIC_EXTINT6 ((PIN_PA06A_EIC_EXTINT6 << 16) | MUX_PA06A_EIC_EXTINT6) +#define PORT_PA06A_EIC_EXTINT6 (1ul << 6) +#define PIN_PA22A_EIC_EXTINT6 22L /**< \brief EIC signal: EXTINT6 on PA22 mux A */ +#define MUX_PA22A_EIC_EXTINT6 0L +#define PINMUX_PA22A_EIC_EXTINT6 ((PIN_PA22A_EIC_EXTINT6 << 16) | MUX_PA22A_EIC_EXTINT6) +#define PORT_PA22A_EIC_EXTINT6 (1ul << 22) +#define PIN_PA07A_EIC_EXTINT7 7L /**< \brief EIC signal: EXTINT7 on PA07 mux A */ +#define MUX_PA07A_EIC_EXTINT7 0L +#define PINMUX_PA07A_EIC_EXTINT7 ((PIN_PA07A_EIC_EXTINT7 << 16) | MUX_PA07A_EIC_EXTINT7) +#define PORT_PA07A_EIC_EXTINT7 (1ul << 7) +#define PIN_PA23A_EIC_EXTINT7 23L /**< \brief EIC signal: EXTINT7 on PA23 mux A */ +#define MUX_PA23A_EIC_EXTINT7 0L +#define PINMUX_PA23A_EIC_EXTINT7 ((PIN_PA23A_EIC_EXTINT7 << 16) | MUX_PA23A_EIC_EXTINT7) +#define PORT_PA23A_EIC_EXTINT7 (1ul << 23) +#define PIN_PA28A_EIC_EXTINT8 28L /**< \brief EIC signal: EXTINT8 on PA28 mux A */ +#define MUX_PA28A_EIC_EXTINT8 0L +#define PINMUX_PA28A_EIC_EXTINT8 ((PIN_PA28A_EIC_EXTINT8 << 16) | MUX_PA28A_EIC_EXTINT8) +#define PORT_PA28A_EIC_EXTINT8 (1ul << 28) +#define PIN_PB08A_EIC_EXTINT8 40L /**< \brief EIC signal: EXTINT8 on PB08 mux A */ +#define MUX_PB08A_EIC_EXTINT8 0L +#define PINMUX_PB08A_EIC_EXTINT8 ((PIN_PB08A_EIC_EXTINT8 << 16) | MUX_PB08A_EIC_EXTINT8) +#define PORT_PB08A_EIC_EXTINT8 (1ul << 8) +#define PIN_PA09A_EIC_EXTINT9 9L /**< \brief EIC signal: EXTINT9 on PA09 mux A */ +#define MUX_PA09A_EIC_EXTINT9 0L +#define PINMUX_PA09A_EIC_EXTINT9 ((PIN_PA09A_EIC_EXTINT9 << 16) | MUX_PA09A_EIC_EXTINT9) +#define PORT_PA09A_EIC_EXTINT9 (1ul << 9) +#define PIN_PB09A_EIC_EXTINT9 41L /**< \brief EIC signal: EXTINT9 on PB09 mux A */ +#define MUX_PB09A_EIC_EXTINT9 0L +#define PINMUX_PB09A_EIC_EXTINT9 ((PIN_PB09A_EIC_EXTINT9 << 16) | MUX_PB09A_EIC_EXTINT9) +#define PORT_PB09A_EIC_EXTINT9 (1ul << 9) +#define PIN_PA10A_EIC_EXTINT10 10L /**< \brief EIC signal: EXTINT10 on PA10 mux A */ +#define MUX_PA10A_EIC_EXTINT10 0L +#define PINMUX_PA10A_EIC_EXTINT10 ((PIN_PA10A_EIC_EXTINT10 << 16) | MUX_PA10A_EIC_EXTINT10) +#define PORT_PA10A_EIC_EXTINT10 (1ul << 10) +#define PIN_PA30A_EIC_EXTINT10 30L /**< \brief EIC signal: EXTINT10 on PA30 mux A */ +#define MUX_PA30A_EIC_EXTINT10 0L +#define PINMUX_PA30A_EIC_EXTINT10 ((PIN_PA30A_EIC_EXTINT10 << 16) | MUX_PA30A_EIC_EXTINT10) +#define PORT_PA30A_EIC_EXTINT10 (1ul << 30) +#define PIN_PA11A_EIC_EXTINT11 11L /**< \brief EIC signal: EXTINT11 on PA11 mux A */ +#define MUX_PA11A_EIC_EXTINT11 0L +#define PINMUX_PA11A_EIC_EXTINT11 ((PIN_PA11A_EIC_EXTINT11 << 16) | MUX_PA11A_EIC_EXTINT11) +#define PORT_PA11A_EIC_EXTINT11 (1ul << 11) +#define PIN_PA31A_EIC_EXTINT11 31L /**< \brief EIC signal: EXTINT11 on PA31 mux A */ +#define MUX_PA31A_EIC_EXTINT11 0L +#define PINMUX_PA31A_EIC_EXTINT11 ((PIN_PA31A_EIC_EXTINT11 << 16) | MUX_PA31A_EIC_EXTINT11) +#define PORT_PA31A_EIC_EXTINT11 (1ul << 31) +#define PIN_PA12A_EIC_EXTINT12 12L /**< \brief EIC signal: EXTINT12 on PA12 mux A */ +#define MUX_PA12A_EIC_EXTINT12 0L +#define PINMUX_PA12A_EIC_EXTINT12 ((PIN_PA12A_EIC_EXTINT12 << 16) | MUX_PA12A_EIC_EXTINT12) +#define PORT_PA12A_EIC_EXTINT12 (1ul << 12) +#define PIN_PA24A_EIC_EXTINT12 24L /**< \brief EIC signal: EXTINT12 on PA24 mux A */ +#define MUX_PA24A_EIC_EXTINT12 0L +#define PINMUX_PA24A_EIC_EXTINT12 ((PIN_PA24A_EIC_EXTINT12 << 16) | MUX_PA24A_EIC_EXTINT12) +#define PORT_PA24A_EIC_EXTINT12 (1ul << 24) +#define PIN_PA13A_EIC_EXTINT13 13L /**< \brief EIC signal: EXTINT13 on PA13 mux A */ +#define MUX_PA13A_EIC_EXTINT13 0L +#define PINMUX_PA13A_EIC_EXTINT13 ((PIN_PA13A_EIC_EXTINT13 << 16) | MUX_PA13A_EIC_EXTINT13) +#define PORT_PA13A_EIC_EXTINT13 (1ul << 13) +#define PIN_PA25A_EIC_EXTINT13 25L /**< \brief EIC signal: EXTINT13 on PA25 mux A */ +#define MUX_PA25A_EIC_EXTINT13 0L +#define PINMUX_PA25A_EIC_EXTINT13 ((PIN_PA25A_EIC_EXTINT13 << 16) | MUX_PA25A_EIC_EXTINT13) +#define PORT_PA25A_EIC_EXTINT13 (1ul << 25) +#define PIN_PA14A_EIC_EXTINT14 14L /**< \brief EIC signal: EXTINT14 on PA14 mux A */ +#define MUX_PA14A_EIC_EXTINT14 0L +#define PINMUX_PA14A_EIC_EXTINT14 ((PIN_PA14A_EIC_EXTINT14 << 16) | MUX_PA14A_EIC_EXTINT14) +#define PORT_PA14A_EIC_EXTINT14 (1ul << 14) +#define PIN_PA15A_EIC_EXTINT15 15L /**< \brief EIC signal: EXTINT15 on PA15 mux A */ +#define MUX_PA15A_EIC_EXTINT15 0L +#define PINMUX_PA15A_EIC_EXTINT15 ((PIN_PA15A_EIC_EXTINT15 << 16) | MUX_PA15A_EIC_EXTINT15) +#define PORT_PA15A_EIC_EXTINT15 (1ul << 15) +#define PIN_PA27A_EIC_EXTINT15 27L /**< \brief EIC signal: EXTINT15 on PA27 mux A */ +#define MUX_PA27A_EIC_EXTINT15 0L +#define PINMUX_PA27A_EIC_EXTINT15 ((PIN_PA27A_EIC_EXTINT15 << 16) | MUX_PA27A_EIC_EXTINT15) +#define PORT_PA27A_EIC_EXTINT15 (1ul << 27) +#define PIN_PA08A_EIC_NMI 8L /**< \brief EIC signal: NMI on PA08 mux A */ +#define MUX_PA08A_EIC_NMI 0L +#define PINMUX_PA08A_EIC_NMI ((PIN_PA08A_EIC_NMI << 16) | MUX_PA08A_EIC_NMI) +#define PORT_PA08A_EIC_NMI (1ul << 8) +/* ========== PORT definition for USB peripheral ========== */ +#define PIN_PA24G_USB_DM 24L /**< \brief USB signal: DM on PA24 mux G */ +#define MUX_PA24G_USB_DM 6L +#define PINMUX_PA24G_USB_DM ((PIN_PA24G_USB_DM << 16) | MUX_PA24G_USB_DM) +#define PORT_PA24G_USB_DM (1ul << 24) +#define PIN_PA25G_USB_DP 25L /**< \brief USB signal: DP on PA25 mux G */ +#define MUX_PA25G_USB_DP 6L +#define PINMUX_PA25G_USB_DP ((PIN_PA25G_USB_DP << 16) | MUX_PA25G_USB_DP) +#define PORT_PA25G_USB_DP (1ul << 25) +#define PIN_PA23G_USB_SOF_1KHZ 23L /**< \brief USB signal: SOF_1KHZ on PA23 mux G */ +#define MUX_PA23G_USB_SOF_1KHZ 6L +#define PINMUX_PA23G_USB_SOF_1KHZ ((PIN_PA23G_USB_SOF_1KHZ << 16) | MUX_PA23G_USB_SOF_1KHZ) +#define PORT_PA23G_USB_SOF_1KHZ (1ul << 23) +/* ========== PORT definition for SERCOM0 peripheral ========== */ +#define PIN_PA04D_SERCOM0_PAD0 4L /**< \brief SERCOM0 signal: PAD0 on PA04 mux D */ +#define MUX_PA04D_SERCOM0_PAD0 3L +#define PINMUX_PA04D_SERCOM0_PAD0 ((PIN_PA04D_SERCOM0_PAD0 << 16) | MUX_PA04D_SERCOM0_PAD0) +#define PORT_PA04D_SERCOM0_PAD0 (1ul << 4) +#define PIN_PA08C_SERCOM0_PAD0 8L /**< \brief SERCOM0 signal: PAD0 on PA08 mux C */ +#define MUX_PA08C_SERCOM0_PAD0 2L +#define PINMUX_PA08C_SERCOM0_PAD0 ((PIN_PA08C_SERCOM0_PAD0 << 16) | MUX_PA08C_SERCOM0_PAD0) +#define PORT_PA08C_SERCOM0_PAD0 (1ul << 8) +#define PIN_PA05D_SERCOM0_PAD1 5L /**< \brief SERCOM0 signal: PAD1 on PA05 mux D */ +#define MUX_PA05D_SERCOM0_PAD1 3L +#define PINMUX_PA05D_SERCOM0_PAD1 ((PIN_PA05D_SERCOM0_PAD1 << 16) | MUX_PA05D_SERCOM0_PAD1) +#define PORT_PA05D_SERCOM0_PAD1 (1ul << 5) +#define PIN_PA09C_SERCOM0_PAD1 9L /**< \brief SERCOM0 signal: PAD1 on PA09 mux C */ +#define MUX_PA09C_SERCOM0_PAD1 2L +#define PINMUX_PA09C_SERCOM0_PAD1 ((PIN_PA09C_SERCOM0_PAD1 << 16) | MUX_PA09C_SERCOM0_PAD1) +#define PORT_PA09C_SERCOM0_PAD1 (1ul << 9) +#define PIN_PA06D_SERCOM0_PAD2 6L /**< \brief SERCOM0 signal: PAD2 on PA06 mux D */ +#define MUX_PA06D_SERCOM0_PAD2 3L +#define PINMUX_PA06D_SERCOM0_PAD2 ((PIN_PA06D_SERCOM0_PAD2 << 16) | MUX_PA06D_SERCOM0_PAD2) +#define PORT_PA06D_SERCOM0_PAD2 (1ul << 6) +#define PIN_PA10C_SERCOM0_PAD2 10L /**< \brief SERCOM0 signal: PAD2 on PA10 mux C */ +#define MUX_PA10C_SERCOM0_PAD2 2L +#define PINMUX_PA10C_SERCOM0_PAD2 ((PIN_PA10C_SERCOM0_PAD2 << 16) | MUX_PA10C_SERCOM0_PAD2) +#define PORT_PA10C_SERCOM0_PAD2 (1ul << 10) +#define PIN_PA07D_SERCOM0_PAD3 7L /**< \brief SERCOM0 signal: PAD3 on PA07 mux D */ +#define MUX_PA07D_SERCOM0_PAD3 3L +#define PINMUX_PA07D_SERCOM0_PAD3 ((PIN_PA07D_SERCOM0_PAD3 << 16) | MUX_PA07D_SERCOM0_PAD3) +#define PORT_PA07D_SERCOM0_PAD3 (1ul << 7) +#define PIN_PA11C_SERCOM0_PAD3 11L /**< \brief SERCOM0 signal: PAD3 on PA11 mux C */ +#define MUX_PA11C_SERCOM0_PAD3 2L +#define PINMUX_PA11C_SERCOM0_PAD3 ((PIN_PA11C_SERCOM0_PAD3 << 16) | MUX_PA11C_SERCOM0_PAD3) +#define PORT_PA11C_SERCOM0_PAD3 (1ul << 11) +/* ========== PORT definition for SERCOM1 peripheral ========== */ +#define PIN_PA16C_SERCOM1_PAD0 16L /**< \brief SERCOM1 signal: PAD0 on PA16 mux C */ +#define MUX_PA16C_SERCOM1_PAD0 2L +#define PINMUX_PA16C_SERCOM1_PAD0 ((PIN_PA16C_SERCOM1_PAD0 << 16) | MUX_PA16C_SERCOM1_PAD0) +#define PORT_PA16C_SERCOM1_PAD0 (1ul << 16) +#define PIN_PA00D_SERCOM1_PAD0 0L /**< \brief SERCOM1 signal: PAD0 on PA00 mux D */ +#define MUX_PA00D_SERCOM1_PAD0 3L +#define PINMUX_PA00D_SERCOM1_PAD0 ((PIN_PA00D_SERCOM1_PAD0 << 16) | MUX_PA00D_SERCOM1_PAD0) +#define PORT_PA00D_SERCOM1_PAD0 (1ul << 0) +#define PIN_PA17C_SERCOM1_PAD1 17L /**< \brief SERCOM1 signal: PAD1 on PA17 mux C */ +#define MUX_PA17C_SERCOM1_PAD1 2L +#define PINMUX_PA17C_SERCOM1_PAD1 ((PIN_PA17C_SERCOM1_PAD1 << 16) | MUX_PA17C_SERCOM1_PAD1) +#define PORT_PA17C_SERCOM1_PAD1 (1ul << 17) +#define PIN_PA01D_SERCOM1_PAD1 1L /**< \brief SERCOM1 signal: PAD1 on PA01 mux D */ +#define MUX_PA01D_SERCOM1_PAD1 3L +#define PINMUX_PA01D_SERCOM1_PAD1 ((PIN_PA01D_SERCOM1_PAD1 << 16) | MUX_PA01D_SERCOM1_PAD1) +#define PORT_PA01D_SERCOM1_PAD1 (1ul << 1) +#define PIN_PA30D_SERCOM1_PAD2 30L /**< \brief SERCOM1 signal: PAD2 on PA30 mux D */ +#define MUX_PA30D_SERCOM1_PAD2 3L +#define PINMUX_PA30D_SERCOM1_PAD2 ((PIN_PA30D_SERCOM1_PAD2 << 16) | MUX_PA30D_SERCOM1_PAD2) +#define PORT_PA30D_SERCOM1_PAD2 (1ul << 30) +#define PIN_PA18C_SERCOM1_PAD2 18L /**< \brief SERCOM1 signal: PAD2 on PA18 mux C */ +#define MUX_PA18C_SERCOM1_PAD2 2L +#define PINMUX_PA18C_SERCOM1_PAD2 ((PIN_PA18C_SERCOM1_PAD2 << 16) | MUX_PA18C_SERCOM1_PAD2) +#define PORT_PA18C_SERCOM1_PAD2 (1ul << 18) +#define PIN_PA31D_SERCOM1_PAD3 31L /**< \brief SERCOM1 signal: PAD3 on PA31 mux D */ +#define MUX_PA31D_SERCOM1_PAD3 3L +#define PINMUX_PA31D_SERCOM1_PAD3 ((PIN_PA31D_SERCOM1_PAD3 << 16) | MUX_PA31D_SERCOM1_PAD3) +#define PORT_PA31D_SERCOM1_PAD3 (1ul << 31) +#define PIN_PA19C_SERCOM1_PAD3 19L /**< \brief SERCOM1 signal: PAD3 on PA19 mux C */ +#define MUX_PA19C_SERCOM1_PAD3 2L +#define PINMUX_PA19C_SERCOM1_PAD3 ((PIN_PA19C_SERCOM1_PAD3 << 16) | MUX_PA19C_SERCOM1_PAD3) +#define PORT_PA19C_SERCOM1_PAD3 (1ul << 19) +/* ========== PORT definition for SERCOM2 peripheral ========== */ +#define PIN_PA08D_SERCOM2_PAD0 8L /**< \brief SERCOM2 signal: PAD0 on PA08 mux D */ +#define MUX_PA08D_SERCOM2_PAD0 3L +#define PINMUX_PA08D_SERCOM2_PAD0 ((PIN_PA08D_SERCOM2_PAD0 << 16) | MUX_PA08D_SERCOM2_PAD0) +#define PORT_PA08D_SERCOM2_PAD0 (1ul << 8) +#define PIN_PA12C_SERCOM2_PAD0 12L /**< \brief SERCOM2 signal: PAD0 on PA12 mux C */ +#define MUX_PA12C_SERCOM2_PAD0 2L +#define PINMUX_PA12C_SERCOM2_PAD0 ((PIN_PA12C_SERCOM2_PAD0 << 16) | MUX_PA12C_SERCOM2_PAD0) +#define PORT_PA12C_SERCOM2_PAD0 (1ul << 12) +#define PIN_PA09D_SERCOM2_PAD1 9L /**< \brief SERCOM2 signal: PAD1 on PA09 mux D */ +#define MUX_PA09D_SERCOM2_PAD1 3L +#define PINMUX_PA09D_SERCOM2_PAD1 ((PIN_PA09D_SERCOM2_PAD1 << 16) | MUX_PA09D_SERCOM2_PAD1) +#define PORT_PA09D_SERCOM2_PAD1 (1ul << 9) +#define PIN_PA13C_SERCOM2_PAD1 13L /**< \brief SERCOM2 signal: PAD1 on PA13 mux C */ +#define MUX_PA13C_SERCOM2_PAD1 2L +#define PINMUX_PA13C_SERCOM2_PAD1 ((PIN_PA13C_SERCOM2_PAD1 << 16) | MUX_PA13C_SERCOM2_PAD1) +#define PORT_PA13C_SERCOM2_PAD1 (1ul << 13) +#define PIN_PA10D_SERCOM2_PAD2 10L /**< \brief SERCOM2 signal: PAD2 on PA10 mux D */ +#define MUX_PA10D_SERCOM2_PAD2 3L +#define PINMUX_PA10D_SERCOM2_PAD2 ((PIN_PA10D_SERCOM2_PAD2 << 16) | MUX_PA10D_SERCOM2_PAD2) +#define PORT_PA10D_SERCOM2_PAD2 (1ul << 10) +#define PIN_PA14C_SERCOM2_PAD2 14L /**< \brief SERCOM2 signal: PAD2 on PA14 mux C */ +#define MUX_PA14C_SERCOM2_PAD2 2L +#define PINMUX_PA14C_SERCOM2_PAD2 ((PIN_PA14C_SERCOM2_PAD2 << 16) | MUX_PA14C_SERCOM2_PAD2) +#define PORT_PA14C_SERCOM2_PAD2 (1ul << 14) +#define PIN_PA11D_SERCOM2_PAD3 11L /**< \brief SERCOM2 signal: PAD3 on PA11 mux D */ +#define MUX_PA11D_SERCOM2_PAD3 3L +#define PINMUX_PA11D_SERCOM2_PAD3 ((PIN_PA11D_SERCOM2_PAD3 << 16) | MUX_PA11D_SERCOM2_PAD3) +#define PORT_PA11D_SERCOM2_PAD3 (1ul << 11) +#define PIN_PA15C_SERCOM2_PAD3 15L /**< \brief SERCOM2 signal: PAD3 on PA15 mux C */ +#define MUX_PA15C_SERCOM2_PAD3 2L +#define PINMUX_PA15C_SERCOM2_PAD3 ((PIN_PA15C_SERCOM2_PAD3 << 16) | MUX_PA15C_SERCOM2_PAD3) +#define PORT_PA15C_SERCOM2_PAD3 (1ul << 15) +/* ========== PORT definition for SERCOM3 peripheral ========== */ +#define PIN_PA16D_SERCOM3_PAD0 16L /**< \brief SERCOM3 signal: PAD0 on PA16 mux D */ +#define MUX_PA16D_SERCOM3_PAD0 3L +#define PINMUX_PA16D_SERCOM3_PAD0 ((PIN_PA16D_SERCOM3_PAD0 << 16) | MUX_PA16D_SERCOM3_PAD0) +#define PORT_PA16D_SERCOM3_PAD0 (1ul << 16) +#define PIN_PA22C_SERCOM3_PAD0 22L /**< \brief SERCOM3 signal: PAD0 on PA22 mux C */ +#define MUX_PA22C_SERCOM3_PAD0 2L +#define PINMUX_PA22C_SERCOM3_PAD0 ((PIN_PA22C_SERCOM3_PAD0 << 16) | MUX_PA22C_SERCOM3_PAD0) +#define PORT_PA22C_SERCOM3_PAD0 (1ul << 22) +#define PIN_PA17D_SERCOM3_PAD1 17L /**< \brief SERCOM3 signal: PAD1 on PA17 mux D */ +#define MUX_PA17D_SERCOM3_PAD1 3L +#define PINMUX_PA17D_SERCOM3_PAD1 ((PIN_PA17D_SERCOM3_PAD1 << 16) | MUX_PA17D_SERCOM3_PAD1) +#define PORT_PA17D_SERCOM3_PAD1 (1ul << 17) +#define PIN_PA23C_SERCOM3_PAD1 23L /**< \brief SERCOM3 signal: PAD1 on PA23 mux C */ +#define MUX_PA23C_SERCOM3_PAD1 2L +#define PINMUX_PA23C_SERCOM3_PAD1 ((PIN_PA23C_SERCOM3_PAD1 << 16) | MUX_PA23C_SERCOM3_PAD1) +#define PORT_PA23C_SERCOM3_PAD1 (1ul << 23) +#define PIN_PA18D_SERCOM3_PAD2 18L /**< \brief SERCOM3 signal: PAD2 on PA18 mux D */ +#define MUX_PA18D_SERCOM3_PAD2 3L +#define PINMUX_PA18D_SERCOM3_PAD2 ((PIN_PA18D_SERCOM3_PAD2 << 16) | MUX_PA18D_SERCOM3_PAD2) +#define PORT_PA18D_SERCOM3_PAD2 (1ul << 18) +#define PIN_PA20D_SERCOM3_PAD2 20L /**< \brief SERCOM3 signal: PAD2 on PA20 mux D */ +#define MUX_PA20D_SERCOM3_PAD2 3L +#define PINMUX_PA20D_SERCOM3_PAD2 ((PIN_PA20D_SERCOM3_PAD2 << 16) | MUX_PA20D_SERCOM3_PAD2) +#define PORT_PA20D_SERCOM3_PAD2 (1ul << 20) +#define PIN_PA24C_SERCOM3_PAD2 24L /**< \brief SERCOM3 signal: PAD2 on PA24 mux C */ +#define MUX_PA24C_SERCOM3_PAD2 2L +#define PINMUX_PA24C_SERCOM3_PAD2 ((PIN_PA24C_SERCOM3_PAD2 << 16) | MUX_PA24C_SERCOM3_PAD2) +#define PORT_PA24C_SERCOM3_PAD2 (1ul << 24) +#define PIN_PA19D_SERCOM3_PAD3 19L /**< \brief SERCOM3 signal: PAD3 on PA19 mux D */ +#define MUX_PA19D_SERCOM3_PAD3 3L +#define PINMUX_PA19D_SERCOM3_PAD3 ((PIN_PA19D_SERCOM3_PAD3 << 16) | MUX_PA19D_SERCOM3_PAD3) +#define PORT_PA19D_SERCOM3_PAD3 (1ul << 19) +#define PIN_PA21D_SERCOM3_PAD3 21L /**< \brief SERCOM3 signal: PAD3 on PA21 mux D */ +#define MUX_PA21D_SERCOM3_PAD3 3L +#define PINMUX_PA21D_SERCOM3_PAD3 ((PIN_PA21D_SERCOM3_PAD3 << 16) | MUX_PA21D_SERCOM3_PAD3) +#define PORT_PA21D_SERCOM3_PAD3 (1ul << 21) +#define PIN_PA25C_SERCOM3_PAD3 25L /**< \brief SERCOM3 signal: PAD3 on PA25 mux C */ +#define MUX_PA25C_SERCOM3_PAD3 2L +#define PINMUX_PA25C_SERCOM3_PAD3 ((PIN_PA25C_SERCOM3_PAD3 << 16) | MUX_PA25C_SERCOM3_PAD3) +#define PORT_PA25C_SERCOM3_PAD3 (1ul << 25) +/* ========== PORT definition for SERCOM4 peripheral ========== */ +#define PIN_PA12D_SERCOM4_PAD0 12L /**< \brief SERCOM4 signal: PAD0 on PA12 mux D */ +#define MUX_PA12D_SERCOM4_PAD0 3L +#define PINMUX_PA12D_SERCOM4_PAD0 ((PIN_PA12D_SERCOM4_PAD0 << 16) | MUX_PA12D_SERCOM4_PAD0) +#define PORT_PA12D_SERCOM4_PAD0 (1ul << 12) +#define PIN_PB08D_SERCOM4_PAD0 40L /**< \brief SERCOM4 signal: PAD0 on PB08 mux D */ +#define MUX_PB08D_SERCOM4_PAD0 3L +#define PINMUX_PB08D_SERCOM4_PAD0 ((PIN_PB08D_SERCOM4_PAD0 << 16) | MUX_PB08D_SERCOM4_PAD0) +#define PORT_PB08D_SERCOM4_PAD0 (1ul << 8) +#define PIN_PA13D_SERCOM4_PAD1 13L /**< \brief SERCOM4 signal: PAD1 on PA13 mux D */ +#define MUX_PA13D_SERCOM4_PAD1 3L +#define PINMUX_PA13D_SERCOM4_PAD1 ((PIN_PA13D_SERCOM4_PAD1 << 16) | MUX_PA13D_SERCOM4_PAD1) +#define PORT_PA13D_SERCOM4_PAD1 (1ul << 13) +#define PIN_PB09D_SERCOM4_PAD1 41L /**< \brief SERCOM4 signal: PAD1 on PB09 mux D */ +#define MUX_PB09D_SERCOM4_PAD1 3L +#define PINMUX_PB09D_SERCOM4_PAD1 ((PIN_PB09D_SERCOM4_PAD1 << 16) | MUX_PB09D_SERCOM4_PAD1) +#define PORT_PB09D_SERCOM4_PAD1 (1ul << 9) +#define PIN_PA14D_SERCOM4_PAD2 14L /**< \brief SERCOM4 signal: PAD2 on PA14 mux D */ +#define MUX_PA14D_SERCOM4_PAD2 3L +#define PINMUX_PA14D_SERCOM4_PAD2 ((PIN_PA14D_SERCOM4_PAD2 << 16) | MUX_PA14D_SERCOM4_PAD2) +#define PORT_PA14D_SERCOM4_PAD2 (1ul << 14) +#define PIN_PA15D_SERCOM4_PAD3 15L /**< \brief SERCOM4 signal: PAD3 on PA15 mux D */ +#define MUX_PA15D_SERCOM4_PAD3 3L +#define PINMUX_PA15D_SERCOM4_PAD3 ((PIN_PA15D_SERCOM4_PAD3 << 16) | MUX_PA15D_SERCOM4_PAD3) +#define PORT_PA15D_SERCOM4_PAD3 (1ul << 15) +/* ========== PORT definition for SERCOM5 peripheral ========== */ +#define PIN_PA22D_SERCOM5_PAD0 22L /**< \brief SERCOM5 signal: PAD0 on PA22 mux D */ +#define MUX_PA22D_SERCOM5_PAD0 3L +#define PINMUX_PA22D_SERCOM5_PAD0 ((PIN_PA22D_SERCOM5_PAD0 << 16) | MUX_PA22D_SERCOM5_PAD0) +#define PORT_PA22D_SERCOM5_PAD0 (1ul << 22) +#define PIN_PB02D_SERCOM5_PAD0 34L /**< \brief SERCOM5 signal: PAD0 on PB02 mux D */ +#define MUX_PB02D_SERCOM5_PAD0 3L +#define PINMUX_PB02D_SERCOM5_PAD0 ((PIN_PB02D_SERCOM5_PAD0 << 16) | MUX_PB02D_SERCOM5_PAD0) +#define PORT_PB02D_SERCOM5_PAD0 (1ul << 2) +#define PIN_PA23D_SERCOM5_PAD1 23L /**< \brief SERCOM5 signal: PAD1 on PA23 mux D */ +#define MUX_PA23D_SERCOM5_PAD1 3L +#define PINMUX_PA23D_SERCOM5_PAD1 ((PIN_PA23D_SERCOM5_PAD1 << 16) | MUX_PA23D_SERCOM5_PAD1) +#define PORT_PA23D_SERCOM5_PAD1 (1ul << 23) +#define PIN_PB03D_SERCOM5_PAD1 35L /**< \brief SERCOM5 signal: PAD1 on PB03 mux D */ +#define MUX_PB03D_SERCOM5_PAD1 3L +#define PINMUX_PB03D_SERCOM5_PAD1 ((PIN_PB03D_SERCOM5_PAD1 << 16) | MUX_PB03D_SERCOM5_PAD1) +#define PORT_PB03D_SERCOM5_PAD1 (1ul << 3) +#define PIN_PA24D_SERCOM5_PAD2 24L /**< \brief SERCOM5 signal: PAD2 on PA24 mux D */ +#define MUX_PA24D_SERCOM5_PAD2 3L +#define PINMUX_PA24D_SERCOM5_PAD2 ((PIN_PA24D_SERCOM5_PAD2 << 16) | MUX_PA24D_SERCOM5_PAD2) +#define PORT_PA24D_SERCOM5_PAD2 (1ul << 24) +#define PIN_PA20C_SERCOM5_PAD2 20L /**< \brief SERCOM5 signal: PAD2 on PA20 mux C */ +#define MUX_PA20C_SERCOM5_PAD2 2L +#define PINMUX_PA20C_SERCOM5_PAD2 ((PIN_PA20C_SERCOM5_PAD2 << 16) | MUX_PA20C_SERCOM5_PAD2) +#define PORT_PA20C_SERCOM5_PAD2 (1ul << 20) +#define PIN_PA25D_SERCOM5_PAD3 25L /**< \brief SERCOM5 signal: PAD3 on PA25 mux D */ +#define MUX_PA25D_SERCOM5_PAD3 3L +#define PINMUX_PA25D_SERCOM5_PAD3 ((PIN_PA25D_SERCOM5_PAD3 << 16) | MUX_PA25D_SERCOM5_PAD3) +#define PORT_PA25D_SERCOM5_PAD3 (1ul << 25) +#define PIN_PA21C_SERCOM5_PAD3 21L /**< \brief SERCOM5 signal: PAD3 on PA21 mux C */ +#define MUX_PA21C_SERCOM5_PAD3 2L +#define PINMUX_PA21C_SERCOM5_PAD3 ((PIN_PA21C_SERCOM5_PAD3 << 16) | MUX_PA21C_SERCOM5_PAD3) +#define PORT_PA21C_SERCOM5_PAD3 (1ul << 21) +/* ========== PORT definition for TCC0 peripheral ========== */ +#define PIN_PA04E_TCC0_WO0 4L /**< \brief TCC0 signal: WO0 on PA04 mux E */ +#define MUX_PA04E_TCC0_WO0 4L +#define PINMUX_PA04E_TCC0_WO0 ((PIN_PA04E_TCC0_WO0 << 16) | MUX_PA04E_TCC0_WO0) +#define PORT_PA04E_TCC0_WO0 (1ul << 4) +#define PIN_PA08E_TCC0_WO0 8L /**< \brief TCC0 signal: WO0 on PA08 mux E */ +#define MUX_PA08E_TCC0_WO0 4L +#define PINMUX_PA08E_TCC0_WO0 ((PIN_PA08E_TCC0_WO0 << 16) | MUX_PA08E_TCC0_WO0) +#define PORT_PA08E_TCC0_WO0 (1ul << 8) +#define PIN_PA05E_TCC0_WO1 5L /**< \brief TCC0 signal: WO1 on PA05 mux E */ +#define MUX_PA05E_TCC0_WO1 4L +#define PINMUX_PA05E_TCC0_WO1 ((PIN_PA05E_TCC0_WO1 << 16) | MUX_PA05E_TCC0_WO1) +#define PORT_PA05E_TCC0_WO1 (1ul << 5) +#define PIN_PA09E_TCC0_WO1 9L /**< \brief TCC0 signal: WO1 on PA09 mux E */ +#define MUX_PA09E_TCC0_WO1 4L +#define PINMUX_PA09E_TCC0_WO1 ((PIN_PA09E_TCC0_WO1 << 16) | MUX_PA09E_TCC0_WO1) +#define PORT_PA09E_TCC0_WO1 (1ul << 9) +#define PIN_PA10F_TCC0_WO2 10L /**< \brief TCC0 signal: WO2 on PA10 mux F */ +#define MUX_PA10F_TCC0_WO2 5L +#define PINMUX_PA10F_TCC0_WO2 ((PIN_PA10F_TCC0_WO2 << 16) | MUX_PA10F_TCC0_WO2) +#define PORT_PA10F_TCC0_WO2 (1ul << 10) +#define PIN_PA18F_TCC0_WO2 18L /**< \brief TCC0 signal: WO2 on PA18 mux F */ +#define MUX_PA18F_TCC0_WO2 5L +#define PINMUX_PA18F_TCC0_WO2 ((PIN_PA18F_TCC0_WO2 << 16) | MUX_PA18F_TCC0_WO2) +#define PORT_PA18F_TCC0_WO2 (1ul << 18) +#define PIN_PA11F_TCC0_WO3 11L /**< \brief TCC0 signal: WO3 on PA11 mux F */ +#define MUX_PA11F_TCC0_WO3 5L +#define PINMUX_PA11F_TCC0_WO3 ((PIN_PA11F_TCC0_WO3 << 16) | MUX_PA11F_TCC0_WO3) +#define PORT_PA11F_TCC0_WO3 (1ul << 11) +#define PIN_PA19F_TCC0_WO3 19L /**< \brief TCC0 signal: WO3 on PA19 mux F */ +#define MUX_PA19F_TCC0_WO3 5L +#define PINMUX_PA19F_TCC0_WO3 ((PIN_PA19F_TCC0_WO3 << 16) | MUX_PA19F_TCC0_WO3) +#define PORT_PA19F_TCC0_WO3 (1ul << 19) +#define PIN_PA14F_TCC0_WO4 14L /**< \brief TCC0 signal: WO4 on PA14 mux F */ +#define MUX_PA14F_TCC0_WO4 5L +#define PINMUX_PA14F_TCC0_WO4 ((PIN_PA14F_TCC0_WO4 << 16) | MUX_PA14F_TCC0_WO4) +#define PORT_PA14F_TCC0_WO4 (1ul << 14) +#define PIN_PA22F_TCC0_WO4 22L /**< \brief TCC0 signal: WO4 on PA22 mux F */ +#define MUX_PA22F_TCC0_WO4 5L +#define PINMUX_PA22F_TCC0_WO4 ((PIN_PA22F_TCC0_WO4 << 16) | MUX_PA22F_TCC0_WO4) +#define PORT_PA22F_TCC0_WO4 (1ul << 22) +#define PIN_PA15F_TCC0_WO5 15L /**< \brief TCC0 signal: WO5 on PA15 mux F */ +#define MUX_PA15F_TCC0_WO5 5L +#define PINMUX_PA15F_TCC0_WO5 ((PIN_PA15F_TCC0_WO5 << 16) | MUX_PA15F_TCC0_WO5) +#define PORT_PA15F_TCC0_WO5 (1ul << 15) +#define PIN_PA23F_TCC0_WO5 23L /**< \brief TCC0 signal: WO5 on PA23 mux F */ +#define MUX_PA23F_TCC0_WO5 5L +#define PINMUX_PA23F_TCC0_WO5 ((PIN_PA23F_TCC0_WO5 << 16) | MUX_PA23F_TCC0_WO5) +#define PORT_PA23F_TCC0_WO5 (1ul << 23) +#define PIN_PA12F_TCC0_WO6 12L /**< \brief TCC0 signal: WO6 on PA12 mux F */ +#define MUX_PA12F_TCC0_WO6 5L +#define PINMUX_PA12F_TCC0_WO6 ((PIN_PA12F_TCC0_WO6 << 16) | MUX_PA12F_TCC0_WO6) +#define PORT_PA12F_TCC0_WO6 (1ul << 12) +#define PIN_PA20F_TCC0_WO6 20L /**< \brief TCC0 signal: WO6 on PA20 mux F */ +#define MUX_PA20F_TCC0_WO6 5L +#define PINMUX_PA20F_TCC0_WO6 ((PIN_PA20F_TCC0_WO6 << 16) | MUX_PA20F_TCC0_WO6) +#define PORT_PA20F_TCC0_WO6 (1ul << 20) +#define PIN_PA16F_TCC0_WO6 16L /**< \brief TCC0 signal: WO6 on PA16 mux F */ +#define MUX_PA16F_TCC0_WO6 5L +#define PINMUX_PA16F_TCC0_WO6 ((PIN_PA16F_TCC0_WO6 << 16) | MUX_PA16F_TCC0_WO6) +#define PORT_PA16F_TCC0_WO6 (1ul << 16) +#define PIN_PA13F_TCC0_WO7 13L /**< \brief TCC0 signal: WO7 on PA13 mux F */ +#define MUX_PA13F_TCC0_WO7 5L +#define PINMUX_PA13F_TCC0_WO7 ((PIN_PA13F_TCC0_WO7 << 16) | MUX_PA13F_TCC0_WO7) +#define PORT_PA13F_TCC0_WO7 (1ul << 13) +#define PIN_PA21F_TCC0_WO7 21L /**< \brief TCC0 signal: WO7 on PA21 mux F */ +#define MUX_PA21F_TCC0_WO7 5L +#define PINMUX_PA21F_TCC0_WO7 ((PIN_PA21F_TCC0_WO7 << 16) | MUX_PA21F_TCC0_WO7) +#define PORT_PA21F_TCC0_WO7 (1ul << 21) +#define PIN_PA17F_TCC0_WO7 17L /**< \brief TCC0 signal: WO7 on PA17 mux F */ +#define MUX_PA17F_TCC0_WO7 5L +#define PINMUX_PA17F_TCC0_WO7 ((PIN_PA17F_TCC0_WO7 << 16) | MUX_PA17F_TCC0_WO7) +#define PORT_PA17F_TCC0_WO7 (1ul << 17) +/* ========== PORT definition for TCC1 peripheral ========== */ +#define PIN_PA06E_TCC1_WO0 6L /**< \brief TCC1 signal: WO0 on PA06 mux E */ +#define MUX_PA06E_TCC1_WO0 4L +#define PINMUX_PA06E_TCC1_WO0 ((PIN_PA06E_TCC1_WO0 << 16) | MUX_PA06E_TCC1_WO0) +#define PORT_PA06E_TCC1_WO0 (1ul << 6) +#define PIN_PA10E_TCC1_WO0 10L /**< \brief TCC1 signal: WO0 on PA10 mux E */ +#define MUX_PA10E_TCC1_WO0 4L +#define PINMUX_PA10E_TCC1_WO0 ((PIN_PA10E_TCC1_WO0 << 16) | MUX_PA10E_TCC1_WO0) +#define PORT_PA10E_TCC1_WO0 (1ul << 10) +#define PIN_PA30E_TCC1_WO0 30L /**< \brief TCC1 signal: WO0 on PA30 mux E */ +#define MUX_PA30E_TCC1_WO0 4L +#define PINMUX_PA30E_TCC1_WO0 ((PIN_PA30E_TCC1_WO0 << 16) | MUX_PA30E_TCC1_WO0) +#define PORT_PA30E_TCC1_WO0 (1ul << 30) +#define PIN_PA07E_TCC1_WO1 7L /**< \brief TCC1 signal: WO1 on PA07 mux E */ +#define MUX_PA07E_TCC1_WO1 4L +#define PINMUX_PA07E_TCC1_WO1 ((PIN_PA07E_TCC1_WO1 << 16) | MUX_PA07E_TCC1_WO1) +#define PORT_PA07E_TCC1_WO1 (1ul << 7) +#define PIN_PA11E_TCC1_WO1 11L /**< \brief TCC1 signal: WO1 on PA11 mux E */ +#define MUX_PA11E_TCC1_WO1 4L +#define PINMUX_PA11E_TCC1_WO1 ((PIN_PA11E_TCC1_WO1 << 16) | MUX_PA11E_TCC1_WO1) +#define PORT_PA11E_TCC1_WO1 (1ul << 11) +#define PIN_PA31E_TCC1_WO1 31L /**< \brief TCC1 signal: WO1 on PA31 mux E */ +#define MUX_PA31E_TCC1_WO1 4L +#define PINMUX_PA31E_TCC1_WO1 ((PIN_PA31E_TCC1_WO1 << 16) | MUX_PA31E_TCC1_WO1) +#define PORT_PA31E_TCC1_WO1 (1ul << 31) +#define PIN_PA08F_TCC1_WO2 8L /**< \brief TCC1 signal: WO2 on PA08 mux F */ +#define MUX_PA08F_TCC1_WO2 5L +#define PINMUX_PA08F_TCC1_WO2 ((PIN_PA08F_TCC1_WO2 << 16) | MUX_PA08F_TCC1_WO2) +#define PORT_PA08F_TCC1_WO2 (1ul << 8) +#define PIN_PA24F_TCC1_WO2 24L /**< \brief TCC1 signal: WO2 on PA24 mux F */ +#define MUX_PA24F_TCC1_WO2 5L +#define PINMUX_PA24F_TCC1_WO2 ((PIN_PA24F_TCC1_WO2 << 16) | MUX_PA24F_TCC1_WO2) +#define PORT_PA24F_TCC1_WO2 (1ul << 24) +#define PIN_PA09F_TCC1_WO3 9L /**< \brief TCC1 signal: WO3 on PA09 mux F */ +#define MUX_PA09F_TCC1_WO3 5L +#define PINMUX_PA09F_TCC1_WO3 ((PIN_PA09F_TCC1_WO3 << 16) | MUX_PA09F_TCC1_WO3) +#define PORT_PA09F_TCC1_WO3 (1ul << 9) +#define PIN_PA25F_TCC1_WO3 25L /**< \brief TCC1 signal: WO3 on PA25 mux F */ +#define MUX_PA25F_TCC1_WO3 5L +#define PINMUX_PA25F_TCC1_WO3 ((PIN_PA25F_TCC1_WO3 << 16) | MUX_PA25F_TCC1_WO3) +#define PORT_PA25F_TCC1_WO3 (1ul << 25) +/* ========== PORT definition for TCC2 peripheral ========== */ +#define PIN_PA12E_TCC2_WO0 12L /**< \brief TCC2 signal: WO0 on PA12 mux E */ +#define MUX_PA12E_TCC2_WO0 4L +#define PINMUX_PA12E_TCC2_WO0 ((PIN_PA12E_TCC2_WO0 << 16) | MUX_PA12E_TCC2_WO0) +#define PORT_PA12E_TCC2_WO0 (1ul << 12) +#define PIN_PA16E_TCC2_WO0 16L /**< \brief TCC2 signal: WO0 on PA16 mux E */ +#define MUX_PA16E_TCC2_WO0 4L +#define PINMUX_PA16E_TCC2_WO0 ((PIN_PA16E_TCC2_WO0 << 16) | MUX_PA16E_TCC2_WO0) +#define PORT_PA16E_TCC2_WO0 (1ul << 16) +#define PIN_PA00E_TCC2_WO0 0L /**< \brief TCC2 signal: WO0 on PA00 mux E */ +#define MUX_PA00E_TCC2_WO0 4L +#define PINMUX_PA00E_TCC2_WO0 ((PIN_PA00E_TCC2_WO0 << 16) | MUX_PA00E_TCC2_WO0) +#define PORT_PA00E_TCC2_WO0 (1ul << 0) +#define PIN_PA13E_TCC2_WO1 13L /**< \brief TCC2 signal: WO1 on PA13 mux E */ +#define MUX_PA13E_TCC2_WO1 4L +#define PINMUX_PA13E_TCC2_WO1 ((PIN_PA13E_TCC2_WO1 << 16) | MUX_PA13E_TCC2_WO1) +#define PORT_PA13E_TCC2_WO1 (1ul << 13) +#define PIN_PA17E_TCC2_WO1 17L /**< \brief TCC2 signal: WO1 on PA17 mux E */ +#define MUX_PA17E_TCC2_WO1 4L +#define PINMUX_PA17E_TCC2_WO1 ((PIN_PA17E_TCC2_WO1 << 16) | MUX_PA17E_TCC2_WO1) +#define PORT_PA17E_TCC2_WO1 (1ul << 17) +#define PIN_PA01E_TCC2_WO1 1L /**< \brief TCC2 signal: WO1 on PA01 mux E */ +#define MUX_PA01E_TCC2_WO1 4L +#define PINMUX_PA01E_TCC2_WO1 ((PIN_PA01E_TCC2_WO1 << 16) | MUX_PA01E_TCC2_WO1) +#define PORT_PA01E_TCC2_WO1 (1ul << 1) +/* ========== PORT definition for TC3 peripheral ========== */ +#define PIN_PA18E_TC3_WO0 18L /**< \brief TC3 signal: WO0 on PA18 mux E */ +#define MUX_PA18E_TC3_WO0 4L +#define PINMUX_PA18E_TC3_WO0 ((PIN_PA18E_TC3_WO0 << 16) | MUX_PA18E_TC3_WO0) +#define PORT_PA18E_TC3_WO0 (1ul << 18) +#define PIN_PA14E_TC3_WO0 14L /**< \brief TC3 signal: WO0 on PA14 mux E */ +#define MUX_PA14E_TC3_WO0 4L +#define PINMUX_PA14E_TC3_WO0 ((PIN_PA14E_TC3_WO0 << 16) | MUX_PA14E_TC3_WO0) +#define PORT_PA14E_TC3_WO0 (1ul << 14) +#define PIN_PA19E_TC3_WO1 19L /**< \brief TC3 signal: WO1 on PA19 mux E */ +#define MUX_PA19E_TC3_WO1 4L +#define PINMUX_PA19E_TC3_WO1 ((PIN_PA19E_TC3_WO1 << 16) | MUX_PA19E_TC3_WO1) +#define PORT_PA19E_TC3_WO1 (1ul << 19) +#define PIN_PA15E_TC3_WO1 15L /**< \brief TC3 signal: WO1 on PA15 mux E */ +#define MUX_PA15E_TC3_WO1 4L +#define PINMUX_PA15E_TC3_WO1 ((PIN_PA15E_TC3_WO1 << 16) | MUX_PA15E_TC3_WO1) +#define PORT_PA15E_TC3_WO1 (1ul << 15) +/* ========== PORT definition for TC4 peripheral ========== */ +#define PIN_PA22E_TC4_WO0 22L /**< \brief TC4 signal: WO0 on PA22 mux E */ +#define MUX_PA22E_TC4_WO0 4L +#define PINMUX_PA22E_TC4_WO0 ((PIN_PA22E_TC4_WO0 << 16) | MUX_PA22E_TC4_WO0) +#define PORT_PA22E_TC4_WO0 (1ul << 22) +#define PIN_PB08E_TC4_WO0 40L /**< \brief TC4 signal: WO0 on PB08 mux E */ +#define MUX_PB08E_TC4_WO0 4L +#define PINMUX_PB08E_TC4_WO0 ((PIN_PB08E_TC4_WO0 << 16) | MUX_PB08E_TC4_WO0) +#define PORT_PB08E_TC4_WO0 (1ul << 8) +#define PIN_PA23E_TC4_WO1 23L /**< \brief TC4 signal: WO1 on PA23 mux E */ +#define MUX_PA23E_TC4_WO1 4L +#define PINMUX_PA23E_TC4_WO1 ((PIN_PA23E_TC4_WO1 << 16) | MUX_PA23E_TC4_WO1) +#define PORT_PA23E_TC4_WO1 (1ul << 23) +#define PIN_PB09E_TC4_WO1 41L /**< \brief TC4 signal: WO1 on PB09 mux E */ +#define MUX_PB09E_TC4_WO1 4L +#define PINMUX_PB09E_TC4_WO1 ((PIN_PB09E_TC4_WO1 << 16) | MUX_PB09E_TC4_WO1) +#define PORT_PB09E_TC4_WO1 (1ul << 9) +/* ========== PORT definition for TC5 peripheral ========== */ +#define PIN_PA24E_TC5_WO0 24L /**< \brief TC5 signal: WO0 on PA24 mux E */ +#define MUX_PA24E_TC5_WO0 4L +#define PINMUX_PA24E_TC5_WO0 ((PIN_PA24E_TC5_WO0 << 16) | MUX_PA24E_TC5_WO0) +#define PORT_PA24E_TC5_WO0 (1ul << 24) +#define PIN_PA25E_TC5_WO1 25L /**< \brief TC5 signal: WO1 on PA25 mux E */ +#define MUX_PA25E_TC5_WO1 4L +#define PINMUX_PA25E_TC5_WO1 ((PIN_PA25E_TC5_WO1 << 16) | MUX_PA25E_TC5_WO1) +#define PORT_PA25E_TC5_WO1 (1ul << 25) +/* ========== PORT definition for TC6 peripheral ========== */ +#define PIN_PB02E_TC6_WO0 34L /**< \brief TC6 signal: WO0 on PB02 mux E */ +#define MUX_PB02E_TC6_WO0 4L +#define PINMUX_PB02E_TC6_WO0 ((PIN_PB02E_TC6_WO0 << 16) | MUX_PB02E_TC6_WO0) +#define PORT_PB02E_TC6_WO0 (1ul << 2) +#define PIN_PB03E_TC6_WO1 35L /**< \brief TC6 signal: WO1 on PB03 mux E */ +#define MUX_PB03E_TC6_WO1 4L +#define PINMUX_PB03E_TC6_WO1 ((PIN_PB03E_TC6_WO1 << 16) | MUX_PB03E_TC6_WO1) +#define PORT_PB03E_TC6_WO1 (1ul << 3) +/* ========== PORT definition for TC7 peripheral ========== */ +#define PIN_PA20E_TC7_WO0 20L /**< \brief TC7 signal: WO0 on PA20 mux E */ +#define MUX_PA20E_TC7_WO0 4L +#define PINMUX_PA20E_TC7_WO0 ((PIN_PA20E_TC7_WO0 << 16) | MUX_PA20E_TC7_WO0) +#define PORT_PA20E_TC7_WO0 (1ul << 20) +#define PIN_PA21E_TC7_WO1 21L /**< \brief TC7 signal: WO1 on PA21 mux E */ +#define MUX_PA21E_TC7_WO1 4L +#define PINMUX_PA21E_TC7_WO1 ((PIN_PA21E_TC7_WO1 << 16) | MUX_PA21E_TC7_WO1) +#define PORT_PA21E_TC7_WO1 (1ul << 21) +/* ========== PORT definition for ADC peripheral ========== */ +#define PIN_PA02B_ADC_AIN0 2L /**< \brief ADC signal: AIN0 on PA02 mux B */ +#define MUX_PA02B_ADC_AIN0 1L +#define PINMUX_PA02B_ADC_AIN0 ((PIN_PA02B_ADC_AIN0 << 16) | MUX_PA02B_ADC_AIN0) +#define PORT_PA02B_ADC_AIN0 (1ul << 2) +#define PIN_PA03B_ADC_AIN1 3L /**< \brief ADC signal: AIN1 on PA03 mux B */ +#define MUX_PA03B_ADC_AIN1 1L +#define PINMUX_PA03B_ADC_AIN1 ((PIN_PA03B_ADC_AIN1 << 16) | MUX_PA03B_ADC_AIN1) +#define PORT_PA03B_ADC_AIN1 (1ul << 3) +#define PIN_PB08B_ADC_AIN2 40L /**< \brief ADC signal: AIN2 on PB08 mux B */ +#define MUX_PB08B_ADC_AIN2 1L +#define PINMUX_PB08B_ADC_AIN2 ((PIN_PB08B_ADC_AIN2 << 16) | MUX_PB08B_ADC_AIN2) +#define PORT_PB08B_ADC_AIN2 (1ul << 8) +#define PIN_PB09B_ADC_AIN3 41L /**< \brief ADC signal: AIN3 on PB09 mux B */ +#define MUX_PB09B_ADC_AIN3 1L +#define PINMUX_PB09B_ADC_AIN3 ((PIN_PB09B_ADC_AIN3 << 16) | MUX_PB09B_ADC_AIN3) +#define PORT_PB09B_ADC_AIN3 (1ul << 9) +#define PIN_PA04B_ADC_AIN4 4L /**< \brief ADC signal: AIN4 on PA04 mux B */ +#define MUX_PA04B_ADC_AIN4 1L +#define PINMUX_PA04B_ADC_AIN4 ((PIN_PA04B_ADC_AIN4 << 16) | MUX_PA04B_ADC_AIN4) +#define PORT_PA04B_ADC_AIN4 (1ul << 4) +#define PIN_PA05B_ADC_AIN5 5L /**< \brief ADC signal: AIN5 on PA05 mux B */ +#define MUX_PA05B_ADC_AIN5 1L +#define PINMUX_PA05B_ADC_AIN5 ((PIN_PA05B_ADC_AIN5 << 16) | MUX_PA05B_ADC_AIN5) +#define PORT_PA05B_ADC_AIN5 (1ul << 5) +#define PIN_PA06B_ADC_AIN6 6L /**< \brief ADC signal: AIN6 on PA06 mux B */ +#define MUX_PA06B_ADC_AIN6 1L +#define PINMUX_PA06B_ADC_AIN6 ((PIN_PA06B_ADC_AIN6 << 16) | MUX_PA06B_ADC_AIN6) +#define PORT_PA06B_ADC_AIN6 (1ul << 6) +#define PIN_PA07B_ADC_AIN7 7L /**< \brief ADC signal: AIN7 on PA07 mux B */ +#define MUX_PA07B_ADC_AIN7 1L +#define PINMUX_PA07B_ADC_AIN7 ((PIN_PA07B_ADC_AIN7 << 16) | MUX_PA07B_ADC_AIN7) +#define PORT_PA07B_ADC_AIN7 (1ul << 7) +#define PIN_PB02B_ADC_AIN10 34L /**< \brief ADC signal: AIN10 on PB02 mux B */ +#define MUX_PB02B_ADC_AIN10 1L +#define PINMUX_PB02B_ADC_AIN10 ((PIN_PB02B_ADC_AIN10 << 16) | MUX_PB02B_ADC_AIN10) +#define PORT_PB02B_ADC_AIN10 (1ul << 2) +#define PIN_PB03B_ADC_AIN11 35L /**< \brief ADC signal: AIN11 on PB03 mux B */ +#define MUX_PB03B_ADC_AIN11 1L +#define PINMUX_PB03B_ADC_AIN11 ((PIN_PB03B_ADC_AIN11 << 16) | MUX_PB03B_ADC_AIN11) +#define PORT_PB03B_ADC_AIN11 (1ul << 3) +#define PIN_PB04B_ADC_AIN12 36L /**< \brief ADC signal: AIN12 on PB04 mux B */ +#define MUX_PB04B_ADC_AIN12 1L +#define PINMUX_PB04B_ADC_AIN12 ((PIN_PB04B_ADC_AIN12 << 16) | MUX_PB04B_ADC_AIN12) +#define PORT_PB04B_ADC_AIN12 (1ul << 4) +#define PIN_PA08B_ADC_AIN16 8L /**< \brief ADC signal: AIN16 on PA08 mux B */ +#define MUX_PA08B_ADC_AIN16 1L +#define PINMUX_PA08B_ADC_AIN16 ((PIN_PA08B_ADC_AIN16 << 16) | MUX_PA08B_ADC_AIN16) +#define PORT_PA08B_ADC_AIN16 (1ul << 8) +#define PIN_PA09B_ADC_AIN17 9L /**< \brief ADC signal: AIN17 on PA09 mux B */ +#define MUX_PA09B_ADC_AIN17 1L +#define PINMUX_PA09B_ADC_AIN17 ((PIN_PA09B_ADC_AIN17 << 16) | MUX_PA09B_ADC_AIN17) +#define PORT_PA09B_ADC_AIN17 (1ul << 9) +#define PIN_PA10B_ADC_AIN18 10L /**< \brief ADC signal: AIN18 on PA10 mux B */ +#define MUX_PA10B_ADC_AIN18 1L +#define PINMUX_PA10B_ADC_AIN18 ((PIN_PA10B_ADC_AIN18 << 16) | MUX_PA10B_ADC_AIN18) +#define PORT_PA10B_ADC_AIN18 (1ul << 10) +#define PIN_PA11B_ADC_AIN19 11L /**< \brief ADC signal: AIN19 on PA11 mux B */ +#define MUX_PA11B_ADC_AIN19 1L +#define PINMUX_PA11B_ADC_AIN19 ((PIN_PA11B_ADC_AIN19 << 16) | MUX_PA11B_ADC_AIN19) +#define PORT_PA11B_ADC_AIN19 (1ul << 11) +#define PIN_PA04B_ADC_VREFP 4L /**< \brief ADC signal: VREFP on PA04 mux B */ +#define MUX_PA04B_ADC_VREFP 1L +#define PINMUX_PA04B_ADC_VREFP ((PIN_PA04B_ADC_VREFP << 16) | MUX_PA04B_ADC_VREFP) +#define PORT_PA04B_ADC_VREFP (1ul << 4) +/* ========== PORT definition for AC peripheral ========== */ +#define PIN_PA04B_AC_AIN0 4L /**< \brief AC signal: AIN0 on PA04 mux B */ +#define MUX_PA04B_AC_AIN0 1L +#define PINMUX_PA04B_AC_AIN0 ((PIN_PA04B_AC_AIN0 << 16) | MUX_PA04B_AC_AIN0) +#define PORT_PA04B_AC_AIN0 (1ul << 4) +#define PIN_PA05B_AC_AIN1 5L /**< \brief AC signal: AIN1 on PA05 mux B */ +#define MUX_PA05B_AC_AIN1 1L +#define PINMUX_PA05B_AC_AIN1 ((PIN_PA05B_AC_AIN1 << 16) | MUX_PA05B_AC_AIN1) +#define PORT_PA05B_AC_AIN1 (1ul << 5) +#define PIN_PA06B_AC_AIN2 6L /**< \brief AC signal: AIN2 on PA06 mux B */ +#define MUX_PA06B_AC_AIN2 1L +#define PINMUX_PA06B_AC_AIN2 ((PIN_PA06B_AC_AIN2 << 16) | MUX_PA06B_AC_AIN2) +#define PORT_PA06B_AC_AIN2 (1ul << 6) +#define PIN_PA07B_AC_AIN3 7L /**< \brief AC signal: AIN3 on PA07 mux B */ +#define MUX_PA07B_AC_AIN3 1L +#define PINMUX_PA07B_AC_AIN3 ((PIN_PA07B_AC_AIN3 << 16) | MUX_PA07B_AC_AIN3) +#define PORT_PA07B_AC_AIN3 (1ul << 7) +#define PIN_PA12H_AC_CMP0 12L /**< \brief AC signal: CMP0 on PA12 mux H */ +#define MUX_PA12H_AC_CMP0 7L +#define PINMUX_PA12H_AC_CMP0 ((PIN_PA12H_AC_CMP0 << 16) | MUX_PA12H_AC_CMP0) +#define PORT_PA12H_AC_CMP0 (1ul << 12) +#define PIN_PA18H_AC_CMP0 18L /**< \brief AC signal: CMP0 on PA18 mux H */ +#define MUX_PA18H_AC_CMP0 7L +#define PINMUX_PA18H_AC_CMP0 ((PIN_PA18H_AC_CMP0 << 16) | MUX_PA18H_AC_CMP0) +#define PORT_PA18H_AC_CMP0 (1ul << 18) +#define PIN_PA13H_AC_CMP1 13L /**< \brief AC signal: CMP1 on PA13 mux H */ +#define MUX_PA13H_AC_CMP1 7L +#define PINMUX_PA13H_AC_CMP1 ((PIN_PA13H_AC_CMP1 << 16) | MUX_PA13H_AC_CMP1) +#define PORT_PA13H_AC_CMP1 (1ul << 13) +#define PIN_PA19H_AC_CMP1 19L /**< \brief AC signal: CMP1 on PA19 mux H */ +#define MUX_PA19H_AC_CMP1 7L +#define PINMUX_PA19H_AC_CMP1 ((PIN_PA19H_AC_CMP1 << 16) | MUX_PA19H_AC_CMP1) +#define PORT_PA19H_AC_CMP1 (1ul << 19) +/* ========== PORT definition for DAC peripheral ========== */ +#define PIN_PA02B_DAC_VOUT 2L /**< \brief DAC signal: VOUT on PA02 mux B */ +#define MUX_PA02B_DAC_VOUT 1L +#define PINMUX_PA02B_DAC_VOUT ((PIN_PA02B_DAC_VOUT << 16) | MUX_PA02B_DAC_VOUT) +#define PORT_PA02B_DAC_VOUT (1ul << 2) +#define PIN_PA03B_DAC_VREFP 3L /**< \brief DAC signal: VREFP on PA03 mux B */ +#define MUX_PA03B_DAC_VREFP 1L +#define PINMUX_PA03B_DAC_VREFP ((PIN_PA03B_DAC_VREFP << 16) | MUX_PA03B_DAC_VREFP) +#define PORT_PA03B_DAC_VREFP (1ul << 3) +/* ========== PORT definition for I2S peripheral ========== */ +#define PIN_PA11G_I2S_FS0 11L /**< \brief I2S signal: FS0 on PA11 mux G */ +#define MUX_PA11G_I2S_FS0 6L +#define PINMUX_PA11G_I2S_FS0 ((PIN_PA11G_I2S_FS0 << 16) | MUX_PA11G_I2S_FS0) +#define PORT_PA11G_I2S_FS0 (1ul << 11) +#define PIN_PA21G_I2S_FS0 21L /**< \brief I2S signal: FS0 on PA21 mux G */ +#define MUX_PA21G_I2S_FS0 6L +#define PINMUX_PA21G_I2S_FS0 ((PIN_PA21G_I2S_FS0 << 16) | MUX_PA21G_I2S_FS0) +#define PORT_PA21G_I2S_FS0 (1ul << 21) +#define PIN_PA09G_I2S_MCK0 9L /**< \brief I2S signal: MCK0 on PA09 mux G */ +#define MUX_PA09G_I2S_MCK0 6L +#define PINMUX_PA09G_I2S_MCK0 ((PIN_PA09G_I2S_MCK0 << 16) | MUX_PA09G_I2S_MCK0) +#define PORT_PA09G_I2S_MCK0 (1ul << 9) +#define PIN_PA10G_I2S_SCK0 10L /**< \brief I2S signal: SCK0 on PA10 mux G */ +#define MUX_PA10G_I2S_SCK0 6L +#define PINMUX_PA10G_I2S_SCK0 ((PIN_PA10G_I2S_SCK0 << 16) | MUX_PA10G_I2S_SCK0) +#define PORT_PA10G_I2S_SCK0 (1ul << 10) +#define PIN_PA20G_I2S_SCK0 20L /**< \brief I2S signal: SCK0 on PA20 mux G */ +#define MUX_PA20G_I2S_SCK0 6L +#define PINMUX_PA20G_I2S_SCK0 ((PIN_PA20G_I2S_SCK0 << 16) | MUX_PA20G_I2S_SCK0) +#define PORT_PA20G_I2S_SCK0 (1ul << 20) +#define PIN_PA07G_I2S_SD0 7L /**< \brief I2S signal: SD0 on PA07 mux G */ +#define MUX_PA07G_I2S_SD0 6L +#define PINMUX_PA07G_I2S_SD0 ((PIN_PA07G_I2S_SD0 << 16) | MUX_PA07G_I2S_SD0) +#define PORT_PA07G_I2S_SD0 (1ul << 7) +#define PIN_PA19G_I2S_SD0 19L /**< \brief I2S signal: SD0 on PA19 mux G */ +#define MUX_PA19G_I2S_SD0 6L +#define PINMUX_PA19G_I2S_SD0 ((PIN_PA19G_I2S_SD0 << 16) | MUX_PA19G_I2S_SD0) +#define PORT_PA19G_I2S_SD0 (1ul << 19) +#define PIN_PA08G_I2S_SD1 8L /**< \brief I2S signal: SD1 on PA08 mux G */ +#define MUX_PA08G_I2S_SD1 6L +#define PINMUX_PA08G_I2S_SD1 ((PIN_PA08G_I2S_SD1 << 16) | MUX_PA08G_I2S_SD1) +#define PORT_PA08G_I2S_SD1 (1ul << 8) + +#endif /* _SAMD21G17AU_PIO_ */ diff --git a/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/utils/cmsis/samd21/include/pio/samd21g17d.h b/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/utils/cmsis/samd21/include/pio/samd21g17d.h new file mode 100644 index 0000000..5355bcc --- /dev/null +++ b/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/utils/cmsis/samd21/include/pio/samd21g17d.h @@ -0,0 +1,1010 @@ +/** + * \file + * + * \brief Peripheral I/O description for SAMD21G17D + * + * Copyright (c) 2018 Microchip Technology Inc. and its subsidiaries. + * + * \asf_license_start + * + * \page License + * + * Subject to your compliance with these terms, you may use Microchip + * software and any derivatives exclusively with Microchip products. + * It is your responsibility to comply with third party license terms applicable + * to your use of third party software (including open source software) that + * may accompany Microchip software. + * + * THIS SOFTWARE IS SUPPLIED BY MICROCHIP "AS IS". NO WARRANTIES, + * WHETHER EXPRESS, IMPLIED OR STATUTORY, APPLY TO THIS SOFTWARE, + * INCLUDING ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, + * AND FITNESS FOR A PARTICULAR PURPOSE. IN NO EVENT WILL MICROCHIP BE + * LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL OR CONSEQUENTIAL + * LOSS, DAMAGE, COST OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE + * SOFTWARE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE + * POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT + * ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY + * RELATED TO THIS SOFTWARE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, + * THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THIS SOFTWARE. + * + * \asf_license_stop + * + */ +/* + * Support and FAQ: visit Microchip Support + */ + +#ifndef _SAMD21G17D_PIO_ +#define _SAMD21G17D_PIO_ + +#define PIN_PA00 0 /**< \brief Pin Number for PA00 */ +#define PORT_PA00 (1ul << 0) /**< \brief PORT Mask for PA00 */ +#define PIN_PA01 1 /**< \brief Pin Number for PA01 */ +#define PORT_PA01 (1ul << 1) /**< \brief PORT Mask for PA01 */ +#define PIN_PA02 2 /**< \brief Pin Number for PA02 */ +#define PORT_PA02 (1ul << 2) /**< \brief PORT Mask for PA02 */ +#define PIN_PA03 3 /**< \brief Pin Number for PA03 */ +#define PORT_PA03 (1ul << 3) /**< \brief PORT Mask for PA03 */ +#define PIN_PA04 4 /**< \brief Pin Number for PA04 */ +#define PORT_PA04 (1ul << 4) /**< \brief PORT Mask for PA04 */ +#define PIN_PA05 5 /**< \brief Pin Number for PA05 */ +#define PORT_PA05 (1ul << 5) /**< \brief PORT Mask for PA05 */ +#define PIN_PA06 6 /**< \brief Pin Number for PA06 */ +#define PORT_PA06 (1ul << 6) /**< \brief PORT Mask for PA06 */ +#define PIN_PA07 7 /**< \brief Pin Number for PA07 */ +#define PORT_PA07 (1ul << 7) /**< \brief PORT Mask for PA07 */ +#define PIN_PA08 8 /**< \brief Pin Number for PA08 */ +#define PORT_PA08 (1ul << 8) /**< \brief PORT Mask for PA08 */ +#define PIN_PA09 9 /**< \brief Pin Number for PA09 */ +#define PORT_PA09 (1ul << 9) /**< \brief PORT Mask for PA09 */ +#define PIN_PA10 10 /**< \brief Pin Number for PA10 */ +#define PORT_PA10 (1ul << 10) /**< \brief PORT Mask for PA10 */ +#define PIN_PA11 11 /**< \brief Pin Number for PA11 */ +#define PORT_PA11 (1ul << 11) /**< \brief PORT Mask for PA11 */ +#define PIN_PA12 12 /**< \brief Pin Number for PA12 */ +#define PORT_PA12 (1ul << 12) /**< \brief PORT Mask for PA12 */ +#define PIN_PA13 13 /**< \brief Pin Number for PA13 */ +#define PORT_PA13 (1ul << 13) /**< \brief PORT Mask for PA13 */ +#define PIN_PA14 14 /**< \brief Pin Number for PA14 */ +#define PORT_PA14 (1ul << 14) /**< \brief PORT Mask for PA14 */ +#define PIN_PA15 15 /**< \brief Pin Number for PA15 */ +#define PORT_PA15 (1ul << 15) /**< \brief PORT Mask for PA15 */ +#define PIN_PA16 16 /**< \brief Pin Number for PA16 */ +#define PORT_PA16 (1ul << 16) /**< \brief PORT Mask for PA16 */ +#define PIN_PA17 17 /**< \brief Pin Number for PA17 */ +#define PORT_PA17 (1ul << 17) /**< \brief PORT Mask for PA17 */ +#define PIN_PA18 18 /**< \brief Pin Number for PA18 */ +#define PORT_PA18 (1ul << 18) /**< \brief PORT Mask for PA18 */ +#define PIN_PA19 19 /**< \brief Pin Number for PA19 */ +#define PORT_PA19 (1ul << 19) /**< \brief PORT Mask for PA19 */ +#define PIN_PA20 20 /**< \brief Pin Number for PA20 */ +#define PORT_PA20 (1ul << 20) /**< \brief PORT Mask for PA20 */ +#define PIN_PA21 21 /**< \brief Pin Number for PA21 */ +#define PORT_PA21 (1ul << 21) /**< \brief PORT Mask for PA21 */ +#define PIN_PA22 22 /**< \brief Pin Number for PA22 */ +#define PORT_PA22 (1ul << 22) /**< \brief PORT Mask for PA22 */ +#define PIN_PA23 23 /**< \brief Pin Number for PA23 */ +#define PORT_PA23 (1ul << 23) /**< \brief PORT Mask for PA23 */ +#define PIN_PA24 24 /**< \brief Pin Number for PA24 */ +#define PORT_PA24 (1ul << 24) /**< \brief PORT Mask for PA24 */ +#define PIN_PA25 25 /**< \brief Pin Number for PA25 */ +#define PORT_PA25 (1ul << 25) /**< \brief PORT Mask for PA25 */ +#define PIN_PA27 27 /**< \brief Pin Number for PA27 */ +#define PORT_PA27 (1ul << 27) /**< \brief PORT Mask for PA27 */ +#define PIN_PA28 28 /**< \brief Pin Number for PA28 */ +#define PORT_PA28 (1ul << 28) /**< \brief PORT Mask for PA28 */ +#define PIN_PA30 30 /**< \brief Pin Number for PA30 */ +#define PORT_PA30 (1ul << 30) /**< \brief PORT Mask for PA30 */ +#define PIN_PA31 31 /**< \brief Pin Number for PA31 */ +#define PORT_PA31 (1ul << 31) /**< \brief PORT Mask for PA31 */ +#define PIN_PB02 34 /**< \brief Pin Number for PB02 */ +#define PORT_PB02 (1ul << 2) /**< \brief PORT Mask for PB02 */ +#define PIN_PB03 35 /**< \brief Pin Number for PB03 */ +#define PORT_PB03 (1ul << 3) /**< \brief PORT Mask for PB03 */ +#define PIN_PB08 40 /**< \brief Pin Number for PB08 */ +#define PORT_PB08 (1ul << 8) /**< \brief PORT Mask for PB08 */ +#define PIN_PB09 41 /**< \brief Pin Number for PB09 */ +#define PORT_PB09 (1ul << 9) /**< \brief PORT Mask for PB09 */ +#define PIN_PB10 42 /**< \brief Pin Number for PB10 */ +#define PORT_PB10 (1ul << 10) /**< \brief PORT Mask for PB10 */ +#define PIN_PB11 43 /**< \brief Pin Number for PB11 */ +#define PORT_PB11 (1ul << 11) /**< \brief PORT Mask for PB11 */ +#define PIN_PB22 54 /**< \brief Pin Number for PB22 */ +#define PORT_PB22 (1ul << 22) /**< \brief PORT Mask for PB22 */ +#define PIN_PB23 55 /**< \brief Pin Number for PB23 */ +#define PORT_PB23 (1ul << 23) /**< \brief PORT Mask for PB23 */ +/* ========== PORT definition for GCLK peripheral ========== */ +#define PIN_PB22H_GCLK_IO0 54L /**< \brief GCLK signal: IO0 on PB22 mux H */ +#define MUX_PB22H_GCLK_IO0 7L +#define PINMUX_PB22H_GCLK_IO0 ((PIN_PB22H_GCLK_IO0 << 16) | MUX_PB22H_GCLK_IO0) +#define PORT_PB22H_GCLK_IO0 (1ul << 22) +#define PIN_PA14H_GCLK_IO0 14L /**< \brief GCLK signal: IO0 on PA14 mux H */ +#define MUX_PA14H_GCLK_IO0 7L +#define PINMUX_PA14H_GCLK_IO0 ((PIN_PA14H_GCLK_IO0 << 16) | MUX_PA14H_GCLK_IO0) +#define PORT_PA14H_GCLK_IO0 (1ul << 14) +#define PIN_PA27H_GCLK_IO0 27L /**< \brief GCLK signal: IO0 on PA27 mux H */ +#define MUX_PA27H_GCLK_IO0 7L +#define PINMUX_PA27H_GCLK_IO0 ((PIN_PA27H_GCLK_IO0 << 16) | MUX_PA27H_GCLK_IO0) +#define PORT_PA27H_GCLK_IO0 (1ul << 27) +#define PIN_PA28H_GCLK_IO0 28L /**< \brief GCLK signal: IO0 on PA28 mux H */ +#define MUX_PA28H_GCLK_IO0 7L +#define PINMUX_PA28H_GCLK_IO0 ((PIN_PA28H_GCLK_IO0 << 16) | MUX_PA28H_GCLK_IO0) +#define PORT_PA28H_GCLK_IO0 (1ul << 28) +#define PIN_PA30H_GCLK_IO0 30L /**< \brief GCLK signal: IO0 on PA30 mux H */ +#define MUX_PA30H_GCLK_IO0 7L +#define PINMUX_PA30H_GCLK_IO0 ((PIN_PA30H_GCLK_IO0 << 16) | MUX_PA30H_GCLK_IO0) +#define PORT_PA30H_GCLK_IO0 (1ul << 30) +#define PIN_PB23H_GCLK_IO1 55L /**< \brief GCLK signal: IO1 on PB23 mux H */ +#define MUX_PB23H_GCLK_IO1 7L +#define PINMUX_PB23H_GCLK_IO1 ((PIN_PB23H_GCLK_IO1 << 16) | MUX_PB23H_GCLK_IO1) +#define PORT_PB23H_GCLK_IO1 (1ul << 23) +#define PIN_PA15H_GCLK_IO1 15L /**< \brief GCLK signal: IO1 on PA15 mux H */ +#define MUX_PA15H_GCLK_IO1 7L +#define PINMUX_PA15H_GCLK_IO1 ((PIN_PA15H_GCLK_IO1 << 16) | MUX_PA15H_GCLK_IO1) +#define PORT_PA15H_GCLK_IO1 (1ul << 15) +#define PIN_PA16H_GCLK_IO2 16L /**< \brief GCLK signal: IO2 on PA16 mux H */ +#define MUX_PA16H_GCLK_IO2 7L +#define PINMUX_PA16H_GCLK_IO2 ((PIN_PA16H_GCLK_IO2 << 16) | MUX_PA16H_GCLK_IO2) +#define PORT_PA16H_GCLK_IO2 (1ul << 16) +#define PIN_PA17H_GCLK_IO3 17L /**< \brief GCLK signal: IO3 on PA17 mux H */ +#define MUX_PA17H_GCLK_IO3 7L +#define PINMUX_PA17H_GCLK_IO3 ((PIN_PA17H_GCLK_IO3 << 16) | MUX_PA17H_GCLK_IO3) +#define PORT_PA17H_GCLK_IO3 (1ul << 17) +#define PIN_PA10H_GCLK_IO4 10L /**< \brief GCLK signal: IO4 on PA10 mux H */ +#define MUX_PA10H_GCLK_IO4 7L +#define PINMUX_PA10H_GCLK_IO4 ((PIN_PA10H_GCLK_IO4 << 16) | MUX_PA10H_GCLK_IO4) +#define PORT_PA10H_GCLK_IO4 (1ul << 10) +#define PIN_PA20H_GCLK_IO4 20L /**< \brief GCLK signal: IO4 on PA20 mux H */ +#define MUX_PA20H_GCLK_IO4 7L +#define PINMUX_PA20H_GCLK_IO4 ((PIN_PA20H_GCLK_IO4 << 16) | MUX_PA20H_GCLK_IO4) +#define PORT_PA20H_GCLK_IO4 (1ul << 20) +#define PIN_PB10H_GCLK_IO4 42L /**< \brief GCLK signal: IO4 on PB10 mux H */ +#define MUX_PB10H_GCLK_IO4 7L +#define PINMUX_PB10H_GCLK_IO4 ((PIN_PB10H_GCLK_IO4 << 16) | MUX_PB10H_GCLK_IO4) +#define PORT_PB10H_GCLK_IO4 (1ul << 10) +#define PIN_PA11H_GCLK_IO5 11L /**< \brief GCLK signal: IO5 on PA11 mux H */ +#define MUX_PA11H_GCLK_IO5 7L +#define PINMUX_PA11H_GCLK_IO5 ((PIN_PA11H_GCLK_IO5 << 16) | MUX_PA11H_GCLK_IO5) +#define PORT_PA11H_GCLK_IO5 (1ul << 11) +#define PIN_PA21H_GCLK_IO5 21L /**< \brief GCLK signal: IO5 on PA21 mux H */ +#define MUX_PA21H_GCLK_IO5 7L +#define PINMUX_PA21H_GCLK_IO5 ((PIN_PA21H_GCLK_IO5 << 16) | MUX_PA21H_GCLK_IO5) +#define PORT_PA21H_GCLK_IO5 (1ul << 21) +#define PIN_PB11H_GCLK_IO5 43L /**< \brief GCLK signal: IO5 on PB11 mux H */ +#define MUX_PB11H_GCLK_IO5 7L +#define PINMUX_PB11H_GCLK_IO5 ((PIN_PB11H_GCLK_IO5 << 16) | MUX_PB11H_GCLK_IO5) +#define PORT_PB11H_GCLK_IO5 (1ul << 11) +#define PIN_PA22H_GCLK_IO6 22L /**< \brief GCLK signal: IO6 on PA22 mux H */ +#define MUX_PA22H_GCLK_IO6 7L +#define PINMUX_PA22H_GCLK_IO6 ((PIN_PA22H_GCLK_IO6 << 16) | MUX_PA22H_GCLK_IO6) +#define PORT_PA22H_GCLK_IO6 (1ul << 22) +#define PIN_PA23H_GCLK_IO7 23L /**< \brief GCLK signal: IO7 on PA23 mux H */ +#define MUX_PA23H_GCLK_IO7 7L +#define PINMUX_PA23H_GCLK_IO7 ((PIN_PA23H_GCLK_IO7 << 16) | MUX_PA23H_GCLK_IO7) +#define PORT_PA23H_GCLK_IO7 (1ul << 23) +/* ========== PORT definition for EIC peripheral ========== */ +#define PIN_PA16A_EIC_EXTINT0 16L /**< \brief EIC signal: EXTINT0 on PA16 mux A */ +#define MUX_PA16A_EIC_EXTINT0 0L +#define PINMUX_PA16A_EIC_EXTINT0 ((PIN_PA16A_EIC_EXTINT0 << 16) | MUX_PA16A_EIC_EXTINT0) +#define PORT_PA16A_EIC_EXTINT0 (1ul << 16) +#define PIN_PA16A_EIC_EXTINT_NUM 0L /**< \brief EIC signal: PIN_PA16 External Interrupt Line */ +#define PIN_PA00A_EIC_EXTINT0 0L /**< \brief EIC signal: EXTINT0 on PA00 mux A */ +#define MUX_PA00A_EIC_EXTINT0 0L +#define PINMUX_PA00A_EIC_EXTINT0 ((PIN_PA00A_EIC_EXTINT0 << 16) | MUX_PA00A_EIC_EXTINT0) +#define PORT_PA00A_EIC_EXTINT0 (1ul << 0) +#define PIN_PA00A_EIC_EXTINT_NUM 0L /**< \brief EIC signal: PIN_PA00 External Interrupt Line */ +#define PIN_PA17A_EIC_EXTINT1 17L /**< \brief EIC signal: EXTINT1 on PA17 mux A */ +#define MUX_PA17A_EIC_EXTINT1 0L +#define PINMUX_PA17A_EIC_EXTINT1 ((PIN_PA17A_EIC_EXTINT1 << 16) | MUX_PA17A_EIC_EXTINT1) +#define PORT_PA17A_EIC_EXTINT1 (1ul << 17) +#define PIN_PA17A_EIC_EXTINT_NUM 1L /**< \brief EIC signal: PIN_PA17 External Interrupt Line */ +#define PIN_PA01A_EIC_EXTINT1 1L /**< \brief EIC signal: EXTINT1 on PA01 mux A */ +#define MUX_PA01A_EIC_EXTINT1 0L +#define PINMUX_PA01A_EIC_EXTINT1 ((PIN_PA01A_EIC_EXTINT1 << 16) | MUX_PA01A_EIC_EXTINT1) +#define PORT_PA01A_EIC_EXTINT1 (1ul << 1) +#define PIN_PA01A_EIC_EXTINT_NUM 1L /**< \brief EIC signal: PIN_PA01 External Interrupt Line */ +#define PIN_PA18A_EIC_EXTINT2 18L /**< \brief EIC signal: EXTINT2 on PA18 mux A */ +#define MUX_PA18A_EIC_EXTINT2 0L +#define PINMUX_PA18A_EIC_EXTINT2 ((PIN_PA18A_EIC_EXTINT2 << 16) | MUX_PA18A_EIC_EXTINT2) +#define PORT_PA18A_EIC_EXTINT2 (1ul << 18) +#define PIN_PA18A_EIC_EXTINT_NUM 2L /**< \brief EIC signal: PIN_PA18 External Interrupt Line */ +#define PIN_PA02A_EIC_EXTINT2 2L /**< \brief EIC signal: EXTINT2 on PA02 mux A */ +#define MUX_PA02A_EIC_EXTINT2 0L +#define PINMUX_PA02A_EIC_EXTINT2 ((PIN_PA02A_EIC_EXTINT2 << 16) | MUX_PA02A_EIC_EXTINT2) +#define PORT_PA02A_EIC_EXTINT2 (1ul << 2) +#define PIN_PA02A_EIC_EXTINT_NUM 2L /**< \brief EIC signal: PIN_PA02 External Interrupt Line */ +#define PIN_PB02A_EIC_EXTINT2 34L /**< \brief EIC signal: EXTINT2 on PB02 mux A */ +#define MUX_PB02A_EIC_EXTINT2 0L +#define PINMUX_PB02A_EIC_EXTINT2 ((PIN_PB02A_EIC_EXTINT2 << 16) | MUX_PB02A_EIC_EXTINT2) +#define PORT_PB02A_EIC_EXTINT2 (1ul << 2) +#define PIN_PB02A_EIC_EXTINT_NUM 2L /**< \brief EIC signal: PIN_PB02 External Interrupt Line */ +#define PIN_PA03A_EIC_EXTINT3 3L /**< \brief EIC signal: EXTINT3 on PA03 mux A */ +#define MUX_PA03A_EIC_EXTINT3 0L +#define PINMUX_PA03A_EIC_EXTINT3 ((PIN_PA03A_EIC_EXTINT3 << 16) | MUX_PA03A_EIC_EXTINT3) +#define PORT_PA03A_EIC_EXTINT3 (1ul << 3) +#define PIN_PA03A_EIC_EXTINT_NUM 3L /**< \brief EIC signal: PIN_PA03 External Interrupt Line */ +#define PIN_PA19A_EIC_EXTINT3 19L /**< \brief EIC signal: EXTINT3 on PA19 mux A */ +#define MUX_PA19A_EIC_EXTINT3 0L +#define PINMUX_PA19A_EIC_EXTINT3 ((PIN_PA19A_EIC_EXTINT3 << 16) | MUX_PA19A_EIC_EXTINT3) +#define PORT_PA19A_EIC_EXTINT3 (1ul << 19) +#define PIN_PA19A_EIC_EXTINT_NUM 3L /**< \brief EIC signal: PIN_PA19 External Interrupt Line */ +#define PIN_PB03A_EIC_EXTINT3 35L /**< \brief EIC signal: EXTINT3 on PB03 mux A */ +#define MUX_PB03A_EIC_EXTINT3 0L +#define PINMUX_PB03A_EIC_EXTINT3 ((PIN_PB03A_EIC_EXTINT3 << 16) | MUX_PB03A_EIC_EXTINT3) +#define PORT_PB03A_EIC_EXTINT3 (1ul << 3) +#define PIN_PB03A_EIC_EXTINT_NUM 3L /**< \brief EIC signal: PIN_PB03 External Interrupt Line */ +#define PIN_PA04A_EIC_EXTINT4 4L /**< \brief EIC signal: EXTINT4 on PA04 mux A */ +#define MUX_PA04A_EIC_EXTINT4 0L +#define PINMUX_PA04A_EIC_EXTINT4 ((PIN_PA04A_EIC_EXTINT4 << 16) | MUX_PA04A_EIC_EXTINT4) +#define PORT_PA04A_EIC_EXTINT4 (1ul << 4) +#define PIN_PA04A_EIC_EXTINT_NUM 4L /**< \brief EIC signal: PIN_PA04 External Interrupt Line */ +#define PIN_PA20A_EIC_EXTINT4 20L /**< \brief EIC signal: EXTINT4 on PA20 mux A */ +#define MUX_PA20A_EIC_EXTINT4 0L +#define PINMUX_PA20A_EIC_EXTINT4 ((PIN_PA20A_EIC_EXTINT4 << 16) | MUX_PA20A_EIC_EXTINT4) +#define PORT_PA20A_EIC_EXTINT4 (1ul << 20) +#define PIN_PA20A_EIC_EXTINT_NUM 4L /**< \brief EIC signal: PIN_PA20 External Interrupt Line */ +#define PIN_PA05A_EIC_EXTINT5 5L /**< \brief EIC signal: EXTINT5 on PA05 mux A */ +#define MUX_PA05A_EIC_EXTINT5 0L +#define PINMUX_PA05A_EIC_EXTINT5 ((PIN_PA05A_EIC_EXTINT5 << 16) | MUX_PA05A_EIC_EXTINT5) +#define PORT_PA05A_EIC_EXTINT5 (1ul << 5) +#define PIN_PA05A_EIC_EXTINT_NUM 5L /**< \brief EIC signal: PIN_PA05 External Interrupt Line */ +#define PIN_PA21A_EIC_EXTINT5 21L /**< \brief EIC signal: EXTINT5 on PA21 mux A */ +#define MUX_PA21A_EIC_EXTINT5 0L +#define PINMUX_PA21A_EIC_EXTINT5 ((PIN_PA21A_EIC_EXTINT5 << 16) | MUX_PA21A_EIC_EXTINT5) +#define PORT_PA21A_EIC_EXTINT5 (1ul << 21) +#define PIN_PA21A_EIC_EXTINT_NUM 5L /**< \brief EIC signal: PIN_PA21 External Interrupt Line */ +#define PIN_PA06A_EIC_EXTINT6 6L /**< \brief EIC signal: EXTINT6 on PA06 mux A */ +#define MUX_PA06A_EIC_EXTINT6 0L +#define PINMUX_PA06A_EIC_EXTINT6 ((PIN_PA06A_EIC_EXTINT6 << 16) | MUX_PA06A_EIC_EXTINT6) +#define PORT_PA06A_EIC_EXTINT6 (1ul << 6) +#define PIN_PA06A_EIC_EXTINT_NUM 6L /**< \brief EIC signal: PIN_PA06 External Interrupt Line */ +#define PIN_PA22A_EIC_EXTINT6 22L /**< \brief EIC signal: EXTINT6 on PA22 mux A */ +#define MUX_PA22A_EIC_EXTINT6 0L +#define PINMUX_PA22A_EIC_EXTINT6 ((PIN_PA22A_EIC_EXTINT6 << 16) | MUX_PA22A_EIC_EXTINT6) +#define PORT_PA22A_EIC_EXTINT6 (1ul << 22) +#define PIN_PA22A_EIC_EXTINT_NUM 6L /**< \brief EIC signal: PIN_PA22 External Interrupt Line */ +#define PIN_PB22A_EIC_EXTINT6 54L /**< \brief EIC signal: EXTINT6 on PB22 mux A */ +#define MUX_PB22A_EIC_EXTINT6 0L +#define PINMUX_PB22A_EIC_EXTINT6 ((PIN_PB22A_EIC_EXTINT6 << 16) | MUX_PB22A_EIC_EXTINT6) +#define PORT_PB22A_EIC_EXTINT6 (1ul << 22) +#define PIN_PB22A_EIC_EXTINT_NUM 6L /**< \brief EIC signal: PIN_PB22 External Interrupt Line */ +#define PIN_PA07A_EIC_EXTINT7 7L /**< \brief EIC signal: EXTINT7 on PA07 mux A */ +#define MUX_PA07A_EIC_EXTINT7 0L +#define PINMUX_PA07A_EIC_EXTINT7 ((PIN_PA07A_EIC_EXTINT7 << 16) | MUX_PA07A_EIC_EXTINT7) +#define PORT_PA07A_EIC_EXTINT7 (1ul << 7) +#define PIN_PA07A_EIC_EXTINT_NUM 7L /**< \brief EIC signal: PIN_PA07 External Interrupt Line */ +#define PIN_PA23A_EIC_EXTINT7 23L /**< \brief EIC signal: EXTINT7 on PA23 mux A */ +#define MUX_PA23A_EIC_EXTINT7 0L +#define PINMUX_PA23A_EIC_EXTINT7 ((PIN_PA23A_EIC_EXTINT7 << 16) | MUX_PA23A_EIC_EXTINT7) +#define PORT_PA23A_EIC_EXTINT7 (1ul << 23) +#define PIN_PA23A_EIC_EXTINT_NUM 7L /**< \brief EIC signal: PIN_PA23 External Interrupt Line */ +#define PIN_PB23A_EIC_EXTINT7 55L /**< \brief EIC signal: EXTINT7 on PB23 mux A */ +#define MUX_PB23A_EIC_EXTINT7 0L +#define PINMUX_PB23A_EIC_EXTINT7 ((PIN_PB23A_EIC_EXTINT7 << 16) | MUX_PB23A_EIC_EXTINT7) +#define PORT_PB23A_EIC_EXTINT7 (1ul << 23) +#define PIN_PB23A_EIC_EXTINT_NUM 7L /**< \brief EIC signal: PIN_PB23 External Interrupt Line */ +#define PIN_PA28A_EIC_EXTINT8 28L /**< \brief EIC signal: EXTINT8 on PA28 mux A */ +#define MUX_PA28A_EIC_EXTINT8 0L +#define PINMUX_PA28A_EIC_EXTINT8 ((PIN_PA28A_EIC_EXTINT8 << 16) | MUX_PA28A_EIC_EXTINT8) +#define PORT_PA28A_EIC_EXTINT8 (1ul << 28) +#define PIN_PA28A_EIC_EXTINT_NUM 8L /**< \brief EIC signal: PIN_PA28 External Interrupt Line */ +#define PIN_PB08A_EIC_EXTINT8 40L /**< \brief EIC signal: EXTINT8 on PB08 mux A */ +#define MUX_PB08A_EIC_EXTINT8 0L +#define PINMUX_PB08A_EIC_EXTINT8 ((PIN_PB08A_EIC_EXTINT8 << 16) | MUX_PB08A_EIC_EXTINT8) +#define PORT_PB08A_EIC_EXTINT8 (1ul << 8) +#define PIN_PB08A_EIC_EXTINT_NUM 8L /**< \brief EIC signal: PIN_PB08 External Interrupt Line */ +#define PIN_PA09A_EIC_EXTINT9 9L /**< \brief EIC signal: EXTINT9 on PA09 mux A */ +#define MUX_PA09A_EIC_EXTINT9 0L +#define PINMUX_PA09A_EIC_EXTINT9 ((PIN_PA09A_EIC_EXTINT9 << 16) | MUX_PA09A_EIC_EXTINT9) +#define PORT_PA09A_EIC_EXTINT9 (1ul << 9) +#define PIN_PA09A_EIC_EXTINT_NUM 9L /**< \brief EIC signal: PIN_PA09 External Interrupt Line */ +#define PIN_PB09A_EIC_EXTINT9 41L /**< \brief EIC signal: EXTINT9 on PB09 mux A */ +#define MUX_PB09A_EIC_EXTINT9 0L +#define PINMUX_PB09A_EIC_EXTINT9 ((PIN_PB09A_EIC_EXTINT9 << 16) | MUX_PB09A_EIC_EXTINT9) +#define PORT_PB09A_EIC_EXTINT9 (1ul << 9) +#define PIN_PB09A_EIC_EXTINT_NUM 9L /**< \brief EIC signal: PIN_PB09 External Interrupt Line */ +#define PIN_PA10A_EIC_EXTINT10 10L /**< \brief EIC signal: EXTINT10 on PA10 mux A */ +#define MUX_PA10A_EIC_EXTINT10 0L +#define PINMUX_PA10A_EIC_EXTINT10 ((PIN_PA10A_EIC_EXTINT10 << 16) | MUX_PA10A_EIC_EXTINT10) +#define PORT_PA10A_EIC_EXTINT10 (1ul << 10) +#define PIN_PA10A_EIC_EXTINT_NUM 10L /**< \brief EIC signal: PIN_PA10 External Interrupt Line */ +#define PIN_PA30A_EIC_EXTINT10 30L /**< \brief EIC signal: EXTINT10 on PA30 mux A */ +#define MUX_PA30A_EIC_EXTINT10 0L +#define PINMUX_PA30A_EIC_EXTINT10 ((PIN_PA30A_EIC_EXTINT10 << 16) | MUX_PA30A_EIC_EXTINT10) +#define PORT_PA30A_EIC_EXTINT10 (1ul << 30) +#define PIN_PA30A_EIC_EXTINT_NUM 10L /**< \brief EIC signal: PIN_PA30 External Interrupt Line */ +#define PIN_PB10A_EIC_EXTINT10 42L /**< \brief EIC signal: EXTINT10 on PB10 mux A */ +#define MUX_PB10A_EIC_EXTINT10 0L +#define PINMUX_PB10A_EIC_EXTINT10 ((PIN_PB10A_EIC_EXTINT10 << 16) | MUX_PB10A_EIC_EXTINT10) +#define PORT_PB10A_EIC_EXTINT10 (1ul << 10) +#define PIN_PB10A_EIC_EXTINT_NUM 10L /**< \brief EIC signal: PIN_PB10 External Interrupt Line */ +#define PIN_PA11A_EIC_EXTINT11 11L /**< \brief EIC signal: EXTINT11 on PA11 mux A */ +#define MUX_PA11A_EIC_EXTINT11 0L +#define PINMUX_PA11A_EIC_EXTINT11 ((PIN_PA11A_EIC_EXTINT11 << 16) | MUX_PA11A_EIC_EXTINT11) +#define PORT_PA11A_EIC_EXTINT11 (1ul << 11) +#define PIN_PA11A_EIC_EXTINT_NUM 11L /**< \brief EIC signal: PIN_PA11 External Interrupt Line */ +#define PIN_PA31A_EIC_EXTINT11 31L /**< \brief EIC signal: EXTINT11 on PA31 mux A */ +#define MUX_PA31A_EIC_EXTINT11 0L +#define PINMUX_PA31A_EIC_EXTINT11 ((PIN_PA31A_EIC_EXTINT11 << 16) | MUX_PA31A_EIC_EXTINT11) +#define PORT_PA31A_EIC_EXTINT11 (1ul << 31) +#define PIN_PA31A_EIC_EXTINT_NUM 11L /**< \brief EIC signal: PIN_PA31 External Interrupt Line */ +#define PIN_PB11A_EIC_EXTINT11 43L /**< \brief EIC signal: EXTINT11 on PB11 mux A */ +#define MUX_PB11A_EIC_EXTINT11 0L +#define PINMUX_PB11A_EIC_EXTINT11 ((PIN_PB11A_EIC_EXTINT11 << 16) | MUX_PB11A_EIC_EXTINT11) +#define PORT_PB11A_EIC_EXTINT11 (1ul << 11) +#define PIN_PB11A_EIC_EXTINT_NUM 11L /**< \brief EIC signal: PIN_PB11 External Interrupt Line */ +#define PIN_PA12A_EIC_EXTINT12 12L /**< \brief EIC signal: EXTINT12 on PA12 mux A */ +#define MUX_PA12A_EIC_EXTINT12 0L +#define PINMUX_PA12A_EIC_EXTINT12 ((PIN_PA12A_EIC_EXTINT12 << 16) | MUX_PA12A_EIC_EXTINT12) +#define PORT_PA12A_EIC_EXTINT12 (1ul << 12) +#define PIN_PA12A_EIC_EXTINT_NUM 12L /**< \brief EIC signal: PIN_PA12 External Interrupt Line */ +#define PIN_PA24A_EIC_EXTINT12 24L /**< \brief EIC signal: EXTINT12 on PA24 mux A */ +#define MUX_PA24A_EIC_EXTINT12 0L +#define PINMUX_PA24A_EIC_EXTINT12 ((PIN_PA24A_EIC_EXTINT12 << 16) | MUX_PA24A_EIC_EXTINT12) +#define PORT_PA24A_EIC_EXTINT12 (1ul << 24) +#define PIN_PA24A_EIC_EXTINT_NUM 12L /**< \brief EIC signal: PIN_PA24 External Interrupt Line */ +#define PIN_PA13A_EIC_EXTINT13 13L /**< \brief EIC signal: EXTINT13 on PA13 mux A */ +#define MUX_PA13A_EIC_EXTINT13 0L +#define PINMUX_PA13A_EIC_EXTINT13 ((PIN_PA13A_EIC_EXTINT13 << 16) | MUX_PA13A_EIC_EXTINT13) +#define PORT_PA13A_EIC_EXTINT13 (1ul << 13) +#define PIN_PA13A_EIC_EXTINT_NUM 13L /**< \brief EIC signal: PIN_PA13 External Interrupt Line */ +#define PIN_PA25A_EIC_EXTINT13 25L /**< \brief EIC signal: EXTINT13 on PA25 mux A */ +#define MUX_PA25A_EIC_EXTINT13 0L +#define PINMUX_PA25A_EIC_EXTINT13 ((PIN_PA25A_EIC_EXTINT13 << 16) | MUX_PA25A_EIC_EXTINT13) +#define PORT_PA25A_EIC_EXTINT13 (1ul << 25) +#define PIN_PA25A_EIC_EXTINT_NUM 13L /**< \brief EIC signal: PIN_PA25 External Interrupt Line */ +#define PIN_PA14A_EIC_EXTINT14 14L /**< \brief EIC signal: EXTINT14 on PA14 mux A */ +#define MUX_PA14A_EIC_EXTINT14 0L +#define PINMUX_PA14A_EIC_EXTINT14 ((PIN_PA14A_EIC_EXTINT14 << 16) | MUX_PA14A_EIC_EXTINT14) +#define PORT_PA14A_EIC_EXTINT14 (1ul << 14) +#define PIN_PA14A_EIC_EXTINT_NUM 14L /**< \brief EIC signal: PIN_PA14 External Interrupt Line */ +#define PIN_PA15A_EIC_EXTINT15 15L /**< \brief EIC signal: EXTINT15 on PA15 mux A */ +#define MUX_PA15A_EIC_EXTINT15 0L +#define PINMUX_PA15A_EIC_EXTINT15 ((PIN_PA15A_EIC_EXTINT15 << 16) | MUX_PA15A_EIC_EXTINT15) +#define PORT_PA15A_EIC_EXTINT15 (1ul << 15) +#define PIN_PA15A_EIC_EXTINT_NUM 15L /**< \brief EIC signal: PIN_PA15 External Interrupt Line */ +#define PIN_PA27A_EIC_EXTINT15 27L /**< \brief EIC signal: EXTINT15 on PA27 mux A */ +#define MUX_PA27A_EIC_EXTINT15 0L +#define PINMUX_PA27A_EIC_EXTINT15 ((PIN_PA27A_EIC_EXTINT15 << 16) | MUX_PA27A_EIC_EXTINT15) +#define PORT_PA27A_EIC_EXTINT15 (1ul << 27) +#define PIN_PA27A_EIC_EXTINT_NUM 15L /**< \brief EIC signal: PIN_PA27 External Interrupt Line */ +#define PIN_PA08A_EIC_NMI 8L /**< \brief EIC signal: NMI on PA08 mux A */ +#define MUX_PA08A_EIC_NMI 0L +#define PINMUX_PA08A_EIC_NMI ((PIN_PA08A_EIC_NMI << 16) | MUX_PA08A_EIC_NMI) +#define PORT_PA08A_EIC_NMI (1ul << 8) +/* ========== PORT definition for USB peripheral ========== */ +#define PIN_PA24G_USB_DM 24L /**< \brief USB signal: DM on PA24 mux G */ +#define MUX_PA24G_USB_DM 6L +#define PINMUX_PA24G_USB_DM ((PIN_PA24G_USB_DM << 16) | MUX_PA24G_USB_DM) +#define PORT_PA24G_USB_DM (1ul << 24) +#define PIN_PA25G_USB_DP 25L /**< \brief USB signal: DP on PA25 mux G */ +#define MUX_PA25G_USB_DP 6L +#define PINMUX_PA25G_USB_DP ((PIN_PA25G_USB_DP << 16) | MUX_PA25G_USB_DP) +#define PORT_PA25G_USB_DP (1ul << 25) +#define PIN_PA23G_USB_SOF_1KHZ 23L /**< \brief USB signal: SOF_1KHZ on PA23 mux G */ +#define MUX_PA23G_USB_SOF_1KHZ 6L +#define PINMUX_PA23G_USB_SOF_1KHZ ((PIN_PA23G_USB_SOF_1KHZ << 16) | MUX_PA23G_USB_SOF_1KHZ) +#define PORT_PA23G_USB_SOF_1KHZ (1ul << 23) +/* ========== PORT definition for SERCOM0 peripheral ========== */ +#define PIN_PA04D_SERCOM0_PAD0 4L /**< \brief SERCOM0 signal: PAD0 on PA04 mux D */ +#define MUX_PA04D_SERCOM0_PAD0 3L +#define PINMUX_PA04D_SERCOM0_PAD0 ((PIN_PA04D_SERCOM0_PAD0 << 16) | MUX_PA04D_SERCOM0_PAD0) +#define PORT_PA04D_SERCOM0_PAD0 (1ul << 4) +#define PIN_PA08C_SERCOM0_PAD0 8L /**< \brief SERCOM0 signal: PAD0 on PA08 mux C */ +#define MUX_PA08C_SERCOM0_PAD0 2L +#define PINMUX_PA08C_SERCOM0_PAD0 ((PIN_PA08C_SERCOM0_PAD0 << 16) | MUX_PA08C_SERCOM0_PAD0) +#define PORT_PA08C_SERCOM0_PAD0 (1ul << 8) +#define PIN_PA05D_SERCOM0_PAD1 5L /**< \brief SERCOM0 signal: PAD1 on PA05 mux D */ +#define MUX_PA05D_SERCOM0_PAD1 3L +#define PINMUX_PA05D_SERCOM0_PAD1 ((PIN_PA05D_SERCOM0_PAD1 << 16) | MUX_PA05D_SERCOM0_PAD1) +#define PORT_PA05D_SERCOM0_PAD1 (1ul << 5) +#define PIN_PA09C_SERCOM0_PAD1 9L /**< \brief SERCOM0 signal: PAD1 on PA09 mux C */ +#define MUX_PA09C_SERCOM0_PAD1 2L +#define PINMUX_PA09C_SERCOM0_PAD1 ((PIN_PA09C_SERCOM0_PAD1 << 16) | MUX_PA09C_SERCOM0_PAD1) +#define PORT_PA09C_SERCOM0_PAD1 (1ul << 9) +#define PIN_PA06D_SERCOM0_PAD2 6L /**< \brief SERCOM0 signal: PAD2 on PA06 mux D */ +#define MUX_PA06D_SERCOM0_PAD2 3L +#define PINMUX_PA06D_SERCOM0_PAD2 ((PIN_PA06D_SERCOM0_PAD2 << 16) | MUX_PA06D_SERCOM0_PAD2) +#define PORT_PA06D_SERCOM0_PAD2 (1ul << 6) +#define PIN_PA10C_SERCOM0_PAD2 10L /**< \brief SERCOM0 signal: PAD2 on PA10 mux C */ +#define MUX_PA10C_SERCOM0_PAD2 2L +#define PINMUX_PA10C_SERCOM0_PAD2 ((PIN_PA10C_SERCOM0_PAD2 << 16) | MUX_PA10C_SERCOM0_PAD2) +#define PORT_PA10C_SERCOM0_PAD2 (1ul << 10) +#define PIN_PA07D_SERCOM0_PAD3 7L /**< \brief SERCOM0 signal: PAD3 on PA07 mux D */ +#define MUX_PA07D_SERCOM0_PAD3 3L +#define PINMUX_PA07D_SERCOM0_PAD3 ((PIN_PA07D_SERCOM0_PAD3 << 16) | MUX_PA07D_SERCOM0_PAD3) +#define PORT_PA07D_SERCOM0_PAD3 (1ul << 7) +#define PIN_PA11C_SERCOM0_PAD3 11L /**< \brief SERCOM0 signal: PAD3 on PA11 mux C */ +#define MUX_PA11C_SERCOM0_PAD3 2L +#define PINMUX_PA11C_SERCOM0_PAD3 ((PIN_PA11C_SERCOM0_PAD3 << 16) | MUX_PA11C_SERCOM0_PAD3) +#define PORT_PA11C_SERCOM0_PAD3 (1ul << 11) +/* ========== PORT definition for SERCOM1 peripheral ========== */ +#define PIN_PA16C_SERCOM1_PAD0 16L /**< \brief SERCOM1 signal: PAD0 on PA16 mux C */ +#define MUX_PA16C_SERCOM1_PAD0 2L +#define PINMUX_PA16C_SERCOM1_PAD0 ((PIN_PA16C_SERCOM1_PAD0 << 16) | MUX_PA16C_SERCOM1_PAD0) +#define PORT_PA16C_SERCOM1_PAD0 (1ul << 16) +#define PIN_PA00D_SERCOM1_PAD0 0L /**< \brief SERCOM1 signal: PAD0 on PA00 mux D */ +#define MUX_PA00D_SERCOM1_PAD0 3L +#define PINMUX_PA00D_SERCOM1_PAD0 ((PIN_PA00D_SERCOM1_PAD0 << 16) | MUX_PA00D_SERCOM1_PAD0) +#define PORT_PA00D_SERCOM1_PAD0 (1ul << 0) +#define PIN_PA17C_SERCOM1_PAD1 17L /**< \brief SERCOM1 signal: PAD1 on PA17 mux C */ +#define MUX_PA17C_SERCOM1_PAD1 2L +#define PINMUX_PA17C_SERCOM1_PAD1 ((PIN_PA17C_SERCOM1_PAD1 << 16) | MUX_PA17C_SERCOM1_PAD1) +#define PORT_PA17C_SERCOM1_PAD1 (1ul << 17) +#define PIN_PA01D_SERCOM1_PAD1 1L /**< \brief SERCOM1 signal: PAD1 on PA01 mux D */ +#define MUX_PA01D_SERCOM1_PAD1 3L +#define PINMUX_PA01D_SERCOM1_PAD1 ((PIN_PA01D_SERCOM1_PAD1 << 16) | MUX_PA01D_SERCOM1_PAD1) +#define PORT_PA01D_SERCOM1_PAD1 (1ul << 1) +#define PIN_PA30D_SERCOM1_PAD2 30L /**< \brief SERCOM1 signal: PAD2 on PA30 mux D */ +#define MUX_PA30D_SERCOM1_PAD2 3L +#define PINMUX_PA30D_SERCOM1_PAD2 ((PIN_PA30D_SERCOM1_PAD2 << 16) | MUX_PA30D_SERCOM1_PAD2) +#define PORT_PA30D_SERCOM1_PAD2 (1ul << 30) +#define PIN_PA18C_SERCOM1_PAD2 18L /**< \brief SERCOM1 signal: PAD2 on PA18 mux C */ +#define MUX_PA18C_SERCOM1_PAD2 2L +#define PINMUX_PA18C_SERCOM1_PAD2 ((PIN_PA18C_SERCOM1_PAD2 << 16) | MUX_PA18C_SERCOM1_PAD2) +#define PORT_PA18C_SERCOM1_PAD2 (1ul << 18) +#define PIN_PA31D_SERCOM1_PAD3 31L /**< \brief SERCOM1 signal: PAD3 on PA31 mux D */ +#define MUX_PA31D_SERCOM1_PAD3 3L +#define PINMUX_PA31D_SERCOM1_PAD3 ((PIN_PA31D_SERCOM1_PAD3 << 16) | MUX_PA31D_SERCOM1_PAD3) +#define PORT_PA31D_SERCOM1_PAD3 (1ul << 31) +#define PIN_PA19C_SERCOM1_PAD3 19L /**< \brief SERCOM1 signal: PAD3 on PA19 mux C */ +#define MUX_PA19C_SERCOM1_PAD3 2L +#define PINMUX_PA19C_SERCOM1_PAD3 ((PIN_PA19C_SERCOM1_PAD3 << 16) | MUX_PA19C_SERCOM1_PAD3) +#define PORT_PA19C_SERCOM1_PAD3 (1ul << 19) +/* ========== PORT definition for SERCOM2 peripheral ========== */ +#define PIN_PA08D_SERCOM2_PAD0 8L /**< \brief SERCOM2 signal: PAD0 on PA08 mux D */ +#define MUX_PA08D_SERCOM2_PAD0 3L +#define PINMUX_PA08D_SERCOM2_PAD0 ((PIN_PA08D_SERCOM2_PAD0 << 16) | MUX_PA08D_SERCOM2_PAD0) +#define PORT_PA08D_SERCOM2_PAD0 (1ul << 8) +#define PIN_PA12C_SERCOM2_PAD0 12L /**< \brief SERCOM2 signal: PAD0 on PA12 mux C */ +#define MUX_PA12C_SERCOM2_PAD0 2L +#define PINMUX_PA12C_SERCOM2_PAD0 ((PIN_PA12C_SERCOM2_PAD0 << 16) | MUX_PA12C_SERCOM2_PAD0) +#define PORT_PA12C_SERCOM2_PAD0 (1ul << 12) +#define PIN_PA09D_SERCOM2_PAD1 9L /**< \brief SERCOM2 signal: PAD1 on PA09 mux D */ +#define MUX_PA09D_SERCOM2_PAD1 3L +#define PINMUX_PA09D_SERCOM2_PAD1 ((PIN_PA09D_SERCOM2_PAD1 << 16) | MUX_PA09D_SERCOM2_PAD1) +#define PORT_PA09D_SERCOM2_PAD1 (1ul << 9) +#define PIN_PA13C_SERCOM2_PAD1 13L /**< \brief SERCOM2 signal: PAD1 on PA13 mux C */ +#define MUX_PA13C_SERCOM2_PAD1 2L +#define PINMUX_PA13C_SERCOM2_PAD1 ((PIN_PA13C_SERCOM2_PAD1 << 16) | MUX_PA13C_SERCOM2_PAD1) +#define PORT_PA13C_SERCOM2_PAD1 (1ul << 13) +#define PIN_PA10D_SERCOM2_PAD2 10L /**< \brief SERCOM2 signal: PAD2 on PA10 mux D */ +#define MUX_PA10D_SERCOM2_PAD2 3L +#define PINMUX_PA10D_SERCOM2_PAD2 ((PIN_PA10D_SERCOM2_PAD2 << 16) | MUX_PA10D_SERCOM2_PAD2) +#define PORT_PA10D_SERCOM2_PAD2 (1ul << 10) +#define PIN_PA14C_SERCOM2_PAD2 14L /**< \brief SERCOM2 signal: PAD2 on PA14 mux C */ +#define MUX_PA14C_SERCOM2_PAD2 2L +#define PINMUX_PA14C_SERCOM2_PAD2 ((PIN_PA14C_SERCOM2_PAD2 << 16) | MUX_PA14C_SERCOM2_PAD2) +#define PORT_PA14C_SERCOM2_PAD2 (1ul << 14) +#define PIN_PA11D_SERCOM2_PAD3 11L /**< \brief SERCOM2 signal: PAD3 on PA11 mux D */ +#define MUX_PA11D_SERCOM2_PAD3 3L +#define PINMUX_PA11D_SERCOM2_PAD3 ((PIN_PA11D_SERCOM2_PAD3 << 16) | MUX_PA11D_SERCOM2_PAD3) +#define PORT_PA11D_SERCOM2_PAD3 (1ul << 11) +#define PIN_PA15C_SERCOM2_PAD3 15L /**< \brief SERCOM2 signal: PAD3 on PA15 mux C */ +#define MUX_PA15C_SERCOM2_PAD3 2L +#define PINMUX_PA15C_SERCOM2_PAD3 ((PIN_PA15C_SERCOM2_PAD3 << 16) | MUX_PA15C_SERCOM2_PAD3) +#define PORT_PA15C_SERCOM2_PAD3 (1ul << 15) +/* ========== PORT definition for SERCOM3 peripheral ========== */ +#define PIN_PA16D_SERCOM3_PAD0 16L /**< \brief SERCOM3 signal: PAD0 on PA16 mux D */ +#define MUX_PA16D_SERCOM3_PAD0 3L +#define PINMUX_PA16D_SERCOM3_PAD0 ((PIN_PA16D_SERCOM3_PAD0 << 16) | MUX_PA16D_SERCOM3_PAD0) +#define PORT_PA16D_SERCOM3_PAD0 (1ul << 16) +#define PIN_PA22C_SERCOM3_PAD0 22L /**< \brief SERCOM3 signal: PAD0 on PA22 mux C */ +#define MUX_PA22C_SERCOM3_PAD0 2L +#define PINMUX_PA22C_SERCOM3_PAD0 ((PIN_PA22C_SERCOM3_PAD0 << 16) | MUX_PA22C_SERCOM3_PAD0) +#define PORT_PA22C_SERCOM3_PAD0 (1ul << 22) +#define PIN_PA17D_SERCOM3_PAD1 17L /**< \brief SERCOM3 signal: PAD1 on PA17 mux D */ +#define MUX_PA17D_SERCOM3_PAD1 3L +#define PINMUX_PA17D_SERCOM3_PAD1 ((PIN_PA17D_SERCOM3_PAD1 << 16) | MUX_PA17D_SERCOM3_PAD1) +#define PORT_PA17D_SERCOM3_PAD1 (1ul << 17) +#define PIN_PA23C_SERCOM3_PAD1 23L /**< \brief SERCOM3 signal: PAD1 on PA23 mux C */ +#define MUX_PA23C_SERCOM3_PAD1 2L +#define PINMUX_PA23C_SERCOM3_PAD1 ((PIN_PA23C_SERCOM3_PAD1 << 16) | MUX_PA23C_SERCOM3_PAD1) +#define PORT_PA23C_SERCOM3_PAD1 (1ul << 23) +#define PIN_PA18D_SERCOM3_PAD2 18L /**< \brief SERCOM3 signal: PAD2 on PA18 mux D */ +#define MUX_PA18D_SERCOM3_PAD2 3L +#define PINMUX_PA18D_SERCOM3_PAD2 ((PIN_PA18D_SERCOM3_PAD2 << 16) | MUX_PA18D_SERCOM3_PAD2) +#define PORT_PA18D_SERCOM3_PAD2 (1ul << 18) +#define PIN_PA20D_SERCOM3_PAD2 20L /**< \brief SERCOM3 signal: PAD2 on PA20 mux D */ +#define MUX_PA20D_SERCOM3_PAD2 3L +#define PINMUX_PA20D_SERCOM3_PAD2 ((PIN_PA20D_SERCOM3_PAD2 << 16) | MUX_PA20D_SERCOM3_PAD2) +#define PORT_PA20D_SERCOM3_PAD2 (1ul << 20) +#define PIN_PA24C_SERCOM3_PAD2 24L /**< \brief SERCOM3 signal: PAD2 on PA24 mux C */ +#define MUX_PA24C_SERCOM3_PAD2 2L +#define PINMUX_PA24C_SERCOM3_PAD2 ((PIN_PA24C_SERCOM3_PAD2 << 16) | MUX_PA24C_SERCOM3_PAD2) +#define PORT_PA24C_SERCOM3_PAD2 (1ul << 24) +#define PIN_PA19D_SERCOM3_PAD3 19L /**< \brief SERCOM3 signal: PAD3 on PA19 mux D */ +#define MUX_PA19D_SERCOM3_PAD3 3L +#define PINMUX_PA19D_SERCOM3_PAD3 ((PIN_PA19D_SERCOM3_PAD3 << 16) | MUX_PA19D_SERCOM3_PAD3) +#define PORT_PA19D_SERCOM3_PAD3 (1ul << 19) +#define PIN_PA21D_SERCOM3_PAD3 21L /**< \brief SERCOM3 signal: PAD3 on PA21 mux D */ +#define MUX_PA21D_SERCOM3_PAD3 3L +#define PINMUX_PA21D_SERCOM3_PAD3 ((PIN_PA21D_SERCOM3_PAD3 << 16) | MUX_PA21D_SERCOM3_PAD3) +#define PORT_PA21D_SERCOM3_PAD3 (1ul << 21) +#define PIN_PA25C_SERCOM3_PAD3 25L /**< \brief SERCOM3 signal: PAD3 on PA25 mux C */ +#define MUX_PA25C_SERCOM3_PAD3 2L +#define PINMUX_PA25C_SERCOM3_PAD3 ((PIN_PA25C_SERCOM3_PAD3 << 16) | MUX_PA25C_SERCOM3_PAD3) +#define PORT_PA25C_SERCOM3_PAD3 (1ul << 25) +/* ========== PORT definition for SERCOM4 peripheral ========== */ +#define PIN_PA12D_SERCOM4_PAD0 12L /**< \brief SERCOM4 signal: PAD0 on PA12 mux D */ +#define MUX_PA12D_SERCOM4_PAD0 3L +#define PINMUX_PA12D_SERCOM4_PAD0 ((PIN_PA12D_SERCOM4_PAD0 << 16) | MUX_PA12D_SERCOM4_PAD0) +#define PORT_PA12D_SERCOM4_PAD0 (1ul << 12) +#define PIN_PB08D_SERCOM4_PAD0 40L /**< \brief SERCOM4 signal: PAD0 on PB08 mux D */ +#define MUX_PB08D_SERCOM4_PAD0 3L +#define PINMUX_PB08D_SERCOM4_PAD0 ((PIN_PB08D_SERCOM4_PAD0 << 16) | MUX_PB08D_SERCOM4_PAD0) +#define PORT_PB08D_SERCOM4_PAD0 (1ul << 8) +#define PIN_PA13D_SERCOM4_PAD1 13L /**< \brief SERCOM4 signal: PAD1 on PA13 mux D */ +#define MUX_PA13D_SERCOM4_PAD1 3L +#define PINMUX_PA13D_SERCOM4_PAD1 ((PIN_PA13D_SERCOM4_PAD1 << 16) | MUX_PA13D_SERCOM4_PAD1) +#define PORT_PA13D_SERCOM4_PAD1 (1ul << 13) +#define PIN_PB09D_SERCOM4_PAD1 41L /**< \brief SERCOM4 signal: PAD1 on PB09 mux D */ +#define MUX_PB09D_SERCOM4_PAD1 3L +#define PINMUX_PB09D_SERCOM4_PAD1 ((PIN_PB09D_SERCOM4_PAD1 << 16) | MUX_PB09D_SERCOM4_PAD1) +#define PORT_PB09D_SERCOM4_PAD1 (1ul << 9) +#define PIN_PA14D_SERCOM4_PAD2 14L /**< \brief SERCOM4 signal: PAD2 on PA14 mux D */ +#define MUX_PA14D_SERCOM4_PAD2 3L +#define PINMUX_PA14D_SERCOM4_PAD2 ((PIN_PA14D_SERCOM4_PAD2 << 16) | MUX_PA14D_SERCOM4_PAD2) +#define PORT_PA14D_SERCOM4_PAD2 (1ul << 14) +#define PIN_PB10D_SERCOM4_PAD2 42L /**< \brief SERCOM4 signal: PAD2 on PB10 mux D */ +#define MUX_PB10D_SERCOM4_PAD2 3L +#define PINMUX_PB10D_SERCOM4_PAD2 ((PIN_PB10D_SERCOM4_PAD2 << 16) | MUX_PB10D_SERCOM4_PAD2) +#define PORT_PB10D_SERCOM4_PAD2 (1ul << 10) +#define PIN_PA15D_SERCOM4_PAD3 15L /**< \brief SERCOM4 signal: PAD3 on PA15 mux D */ +#define MUX_PA15D_SERCOM4_PAD3 3L +#define PINMUX_PA15D_SERCOM4_PAD3 ((PIN_PA15D_SERCOM4_PAD3 << 16) | MUX_PA15D_SERCOM4_PAD3) +#define PORT_PA15D_SERCOM4_PAD3 (1ul << 15) +#define PIN_PB11D_SERCOM4_PAD3 43L /**< \brief SERCOM4 signal: PAD3 on PB11 mux D */ +#define MUX_PB11D_SERCOM4_PAD3 3L +#define PINMUX_PB11D_SERCOM4_PAD3 ((PIN_PB11D_SERCOM4_PAD3 << 16) | MUX_PB11D_SERCOM4_PAD3) +#define PORT_PB11D_SERCOM4_PAD3 (1ul << 11) +/* ========== PORT definition for SERCOM5 peripheral ========== */ +#define PIN_PA22D_SERCOM5_PAD0 22L /**< \brief SERCOM5 signal: PAD0 on PA22 mux D */ +#define MUX_PA22D_SERCOM5_PAD0 3L +#define PINMUX_PA22D_SERCOM5_PAD0 ((PIN_PA22D_SERCOM5_PAD0 << 16) | MUX_PA22D_SERCOM5_PAD0) +#define PORT_PA22D_SERCOM5_PAD0 (1ul << 22) +#define PIN_PB02D_SERCOM5_PAD0 34L /**< \brief SERCOM5 signal: PAD0 on PB02 mux D */ +#define MUX_PB02D_SERCOM5_PAD0 3L +#define PINMUX_PB02D_SERCOM5_PAD0 ((PIN_PB02D_SERCOM5_PAD0 << 16) | MUX_PB02D_SERCOM5_PAD0) +#define PORT_PB02D_SERCOM5_PAD0 (1ul << 2) +#define PIN_PA23D_SERCOM5_PAD1 23L /**< \brief SERCOM5 signal: PAD1 on PA23 mux D */ +#define MUX_PA23D_SERCOM5_PAD1 3L +#define PINMUX_PA23D_SERCOM5_PAD1 ((PIN_PA23D_SERCOM5_PAD1 << 16) | MUX_PA23D_SERCOM5_PAD1) +#define PORT_PA23D_SERCOM5_PAD1 (1ul << 23) +#define PIN_PB03D_SERCOM5_PAD1 35L /**< \brief SERCOM5 signal: PAD1 on PB03 mux D */ +#define MUX_PB03D_SERCOM5_PAD1 3L +#define PINMUX_PB03D_SERCOM5_PAD1 ((PIN_PB03D_SERCOM5_PAD1 << 16) | MUX_PB03D_SERCOM5_PAD1) +#define PORT_PB03D_SERCOM5_PAD1 (1ul << 3) +#define PIN_PA24D_SERCOM5_PAD2 24L /**< \brief SERCOM5 signal: PAD2 on PA24 mux D */ +#define MUX_PA24D_SERCOM5_PAD2 3L +#define PINMUX_PA24D_SERCOM5_PAD2 ((PIN_PA24D_SERCOM5_PAD2 << 16) | MUX_PA24D_SERCOM5_PAD2) +#define PORT_PA24D_SERCOM5_PAD2 (1ul << 24) +#define PIN_PB22D_SERCOM5_PAD2 54L /**< \brief SERCOM5 signal: PAD2 on PB22 mux D */ +#define MUX_PB22D_SERCOM5_PAD2 3L +#define PINMUX_PB22D_SERCOM5_PAD2 ((PIN_PB22D_SERCOM5_PAD2 << 16) | MUX_PB22D_SERCOM5_PAD2) +#define PORT_PB22D_SERCOM5_PAD2 (1ul << 22) +#define PIN_PA20C_SERCOM5_PAD2 20L /**< \brief SERCOM5 signal: PAD2 on PA20 mux C */ +#define MUX_PA20C_SERCOM5_PAD2 2L +#define PINMUX_PA20C_SERCOM5_PAD2 ((PIN_PA20C_SERCOM5_PAD2 << 16) | MUX_PA20C_SERCOM5_PAD2) +#define PORT_PA20C_SERCOM5_PAD2 (1ul << 20) +#define PIN_PA25D_SERCOM5_PAD3 25L /**< \brief SERCOM5 signal: PAD3 on PA25 mux D */ +#define MUX_PA25D_SERCOM5_PAD3 3L +#define PINMUX_PA25D_SERCOM5_PAD3 ((PIN_PA25D_SERCOM5_PAD3 << 16) | MUX_PA25D_SERCOM5_PAD3) +#define PORT_PA25D_SERCOM5_PAD3 (1ul << 25) +#define PIN_PB23D_SERCOM5_PAD3 55L /**< \brief SERCOM5 signal: PAD3 on PB23 mux D */ +#define MUX_PB23D_SERCOM5_PAD3 3L +#define PINMUX_PB23D_SERCOM5_PAD3 ((PIN_PB23D_SERCOM5_PAD3 << 16) | MUX_PB23D_SERCOM5_PAD3) +#define PORT_PB23D_SERCOM5_PAD3 (1ul << 23) +#define PIN_PA21C_SERCOM5_PAD3 21L /**< \brief SERCOM5 signal: PAD3 on PA21 mux C */ +#define MUX_PA21C_SERCOM5_PAD3 2L +#define PINMUX_PA21C_SERCOM5_PAD3 ((PIN_PA21C_SERCOM5_PAD3 << 16) | MUX_PA21C_SERCOM5_PAD3) +#define PORT_PA21C_SERCOM5_PAD3 (1ul << 21) +/* ========== PORT definition for TCC0 peripheral ========== */ +#define PIN_PA04E_TCC0_WO0 4L /**< \brief TCC0 signal: WO0 on PA04 mux E */ +#define MUX_PA04E_TCC0_WO0 4L +#define PINMUX_PA04E_TCC0_WO0 ((PIN_PA04E_TCC0_WO0 << 16) | MUX_PA04E_TCC0_WO0) +#define PORT_PA04E_TCC0_WO0 (1ul << 4) +#define PIN_PA08E_TCC0_WO0 8L /**< \brief TCC0 signal: WO0 on PA08 mux E */ +#define MUX_PA08E_TCC0_WO0 4L +#define PINMUX_PA08E_TCC0_WO0 ((PIN_PA08E_TCC0_WO0 << 16) | MUX_PA08E_TCC0_WO0) +#define PORT_PA08E_TCC0_WO0 (1ul << 8) +#define PIN_PA05E_TCC0_WO1 5L /**< \brief TCC0 signal: WO1 on PA05 mux E */ +#define MUX_PA05E_TCC0_WO1 4L +#define PINMUX_PA05E_TCC0_WO1 ((PIN_PA05E_TCC0_WO1 << 16) | MUX_PA05E_TCC0_WO1) +#define PORT_PA05E_TCC0_WO1 (1ul << 5) +#define PIN_PA09E_TCC0_WO1 9L /**< \brief TCC0 signal: WO1 on PA09 mux E */ +#define MUX_PA09E_TCC0_WO1 4L +#define PINMUX_PA09E_TCC0_WO1 ((PIN_PA09E_TCC0_WO1 << 16) | MUX_PA09E_TCC0_WO1) +#define PORT_PA09E_TCC0_WO1 (1ul << 9) +#define PIN_PA10F_TCC0_WO2 10L /**< \brief TCC0 signal: WO2 on PA10 mux F */ +#define MUX_PA10F_TCC0_WO2 5L +#define PINMUX_PA10F_TCC0_WO2 ((PIN_PA10F_TCC0_WO2 << 16) | MUX_PA10F_TCC0_WO2) +#define PORT_PA10F_TCC0_WO2 (1ul << 10) +#define PIN_PA18F_TCC0_WO2 18L /**< \brief TCC0 signal: WO2 on PA18 mux F */ +#define MUX_PA18F_TCC0_WO2 5L +#define PINMUX_PA18F_TCC0_WO2 ((PIN_PA18F_TCC0_WO2 << 16) | MUX_PA18F_TCC0_WO2) +#define PORT_PA18F_TCC0_WO2 (1ul << 18) +#define PIN_PA11F_TCC0_WO3 11L /**< \brief TCC0 signal: WO3 on PA11 mux F */ +#define MUX_PA11F_TCC0_WO3 5L +#define PINMUX_PA11F_TCC0_WO3 ((PIN_PA11F_TCC0_WO3 << 16) | MUX_PA11F_TCC0_WO3) +#define PORT_PA11F_TCC0_WO3 (1ul << 11) +#define PIN_PA19F_TCC0_WO3 19L /**< \brief TCC0 signal: WO3 on PA19 mux F */ +#define MUX_PA19F_TCC0_WO3 5L +#define PINMUX_PA19F_TCC0_WO3 ((PIN_PA19F_TCC0_WO3 << 16) | MUX_PA19F_TCC0_WO3) +#define PORT_PA19F_TCC0_WO3 (1ul << 19) +#define PIN_PA14F_TCC0_WO4 14L /**< \brief TCC0 signal: WO4 on PA14 mux F */ +#define MUX_PA14F_TCC0_WO4 5L +#define PINMUX_PA14F_TCC0_WO4 ((PIN_PA14F_TCC0_WO4 << 16) | MUX_PA14F_TCC0_WO4) +#define PORT_PA14F_TCC0_WO4 (1ul << 14) +#define PIN_PA22F_TCC0_WO4 22L /**< \brief TCC0 signal: WO4 on PA22 mux F */ +#define MUX_PA22F_TCC0_WO4 5L +#define PINMUX_PA22F_TCC0_WO4 ((PIN_PA22F_TCC0_WO4 << 16) | MUX_PA22F_TCC0_WO4) +#define PORT_PA22F_TCC0_WO4 (1ul << 22) +#define PIN_PB10F_TCC0_WO4 42L /**< \brief TCC0 signal: WO4 on PB10 mux F */ +#define MUX_PB10F_TCC0_WO4 5L +#define PINMUX_PB10F_TCC0_WO4 ((PIN_PB10F_TCC0_WO4 << 16) | MUX_PB10F_TCC0_WO4) +#define PORT_PB10F_TCC0_WO4 (1ul << 10) +#define PIN_PA15F_TCC0_WO5 15L /**< \brief TCC0 signal: WO5 on PA15 mux F */ +#define MUX_PA15F_TCC0_WO5 5L +#define PINMUX_PA15F_TCC0_WO5 ((PIN_PA15F_TCC0_WO5 << 16) | MUX_PA15F_TCC0_WO5) +#define PORT_PA15F_TCC0_WO5 (1ul << 15) +#define PIN_PA23F_TCC0_WO5 23L /**< \brief TCC0 signal: WO5 on PA23 mux F */ +#define MUX_PA23F_TCC0_WO5 5L +#define PINMUX_PA23F_TCC0_WO5 ((PIN_PA23F_TCC0_WO5 << 16) | MUX_PA23F_TCC0_WO5) +#define PORT_PA23F_TCC0_WO5 (1ul << 23) +#define PIN_PB11F_TCC0_WO5 43L /**< \brief TCC0 signal: WO5 on PB11 mux F */ +#define MUX_PB11F_TCC0_WO5 5L +#define PINMUX_PB11F_TCC0_WO5 ((PIN_PB11F_TCC0_WO5 << 16) | MUX_PB11F_TCC0_WO5) +#define PORT_PB11F_TCC0_WO5 (1ul << 11) +#define PIN_PA12F_TCC0_WO6 12L /**< \brief TCC0 signal: WO6 on PA12 mux F */ +#define MUX_PA12F_TCC0_WO6 5L +#define PINMUX_PA12F_TCC0_WO6 ((PIN_PA12F_TCC0_WO6 << 16) | MUX_PA12F_TCC0_WO6) +#define PORT_PA12F_TCC0_WO6 (1ul << 12) +#define PIN_PA20F_TCC0_WO6 20L /**< \brief TCC0 signal: WO6 on PA20 mux F */ +#define MUX_PA20F_TCC0_WO6 5L +#define PINMUX_PA20F_TCC0_WO6 ((PIN_PA20F_TCC0_WO6 << 16) | MUX_PA20F_TCC0_WO6) +#define PORT_PA20F_TCC0_WO6 (1ul << 20) +#define PIN_PA16F_TCC0_WO6 16L /**< \brief TCC0 signal: WO6 on PA16 mux F */ +#define MUX_PA16F_TCC0_WO6 5L +#define PINMUX_PA16F_TCC0_WO6 ((PIN_PA16F_TCC0_WO6 << 16) | MUX_PA16F_TCC0_WO6) +#define PORT_PA16F_TCC0_WO6 (1ul << 16) +#define PIN_PA13F_TCC0_WO7 13L /**< \brief TCC0 signal: WO7 on PA13 mux F */ +#define MUX_PA13F_TCC0_WO7 5L +#define PINMUX_PA13F_TCC0_WO7 ((PIN_PA13F_TCC0_WO7 << 16) | MUX_PA13F_TCC0_WO7) +#define PORT_PA13F_TCC0_WO7 (1ul << 13) +#define PIN_PA21F_TCC0_WO7 21L /**< \brief TCC0 signal: WO7 on PA21 mux F */ +#define MUX_PA21F_TCC0_WO7 5L +#define PINMUX_PA21F_TCC0_WO7 ((PIN_PA21F_TCC0_WO7 << 16) | MUX_PA21F_TCC0_WO7) +#define PORT_PA21F_TCC0_WO7 (1ul << 21) +#define PIN_PA17F_TCC0_WO7 17L /**< \brief TCC0 signal: WO7 on PA17 mux F */ +#define MUX_PA17F_TCC0_WO7 5L +#define PINMUX_PA17F_TCC0_WO7 ((PIN_PA17F_TCC0_WO7 << 16) | MUX_PA17F_TCC0_WO7) +#define PORT_PA17F_TCC0_WO7 (1ul << 17) +/* ========== PORT definition for TCC1 peripheral ========== */ +#define PIN_PA06E_TCC1_WO0 6L /**< \brief TCC1 signal: WO0 on PA06 mux E */ +#define MUX_PA06E_TCC1_WO0 4L +#define PINMUX_PA06E_TCC1_WO0 ((PIN_PA06E_TCC1_WO0 << 16) | MUX_PA06E_TCC1_WO0) +#define PORT_PA06E_TCC1_WO0 (1ul << 6) +#define PIN_PA10E_TCC1_WO0 10L /**< \brief TCC1 signal: WO0 on PA10 mux E */ +#define MUX_PA10E_TCC1_WO0 4L +#define PINMUX_PA10E_TCC1_WO0 ((PIN_PA10E_TCC1_WO0 << 16) | MUX_PA10E_TCC1_WO0) +#define PORT_PA10E_TCC1_WO0 (1ul << 10) +#define PIN_PA30E_TCC1_WO0 30L /**< \brief TCC1 signal: WO0 on PA30 mux E */ +#define MUX_PA30E_TCC1_WO0 4L +#define PINMUX_PA30E_TCC1_WO0 ((PIN_PA30E_TCC1_WO0 << 16) | MUX_PA30E_TCC1_WO0) +#define PORT_PA30E_TCC1_WO0 (1ul << 30) +#define PIN_PA07E_TCC1_WO1 7L /**< \brief TCC1 signal: WO1 on PA07 mux E */ +#define MUX_PA07E_TCC1_WO1 4L +#define PINMUX_PA07E_TCC1_WO1 ((PIN_PA07E_TCC1_WO1 << 16) | MUX_PA07E_TCC1_WO1) +#define PORT_PA07E_TCC1_WO1 (1ul << 7) +#define PIN_PA11E_TCC1_WO1 11L /**< \brief TCC1 signal: WO1 on PA11 mux E */ +#define MUX_PA11E_TCC1_WO1 4L +#define PINMUX_PA11E_TCC1_WO1 ((PIN_PA11E_TCC1_WO1 << 16) | MUX_PA11E_TCC1_WO1) +#define PORT_PA11E_TCC1_WO1 (1ul << 11) +#define PIN_PA31E_TCC1_WO1 31L /**< \brief TCC1 signal: WO1 on PA31 mux E */ +#define MUX_PA31E_TCC1_WO1 4L +#define PINMUX_PA31E_TCC1_WO1 ((PIN_PA31E_TCC1_WO1 << 16) | MUX_PA31E_TCC1_WO1) +#define PORT_PA31E_TCC1_WO1 (1ul << 31) +#define PIN_PA08F_TCC1_WO2 8L /**< \brief TCC1 signal: WO2 on PA08 mux F */ +#define MUX_PA08F_TCC1_WO2 5L +#define PINMUX_PA08F_TCC1_WO2 ((PIN_PA08F_TCC1_WO2 << 16) | MUX_PA08F_TCC1_WO2) +#define PORT_PA08F_TCC1_WO2 (1ul << 8) +#define PIN_PA24F_TCC1_WO2 24L /**< \brief TCC1 signal: WO2 on PA24 mux F */ +#define MUX_PA24F_TCC1_WO2 5L +#define PINMUX_PA24F_TCC1_WO2 ((PIN_PA24F_TCC1_WO2 << 16) | MUX_PA24F_TCC1_WO2) +#define PORT_PA24F_TCC1_WO2 (1ul << 24) +#define PIN_PA09F_TCC1_WO3 9L /**< \brief TCC1 signal: WO3 on PA09 mux F */ +#define MUX_PA09F_TCC1_WO3 5L +#define PINMUX_PA09F_TCC1_WO3 ((PIN_PA09F_TCC1_WO3 << 16) | MUX_PA09F_TCC1_WO3) +#define PORT_PA09F_TCC1_WO3 (1ul << 9) +#define PIN_PA25F_TCC1_WO3 25L /**< \brief TCC1 signal: WO3 on PA25 mux F */ +#define MUX_PA25F_TCC1_WO3 5L +#define PINMUX_PA25F_TCC1_WO3 ((PIN_PA25F_TCC1_WO3 << 16) | MUX_PA25F_TCC1_WO3) +#define PORT_PA25F_TCC1_WO3 (1ul << 25) +/* ========== PORT definition for TCC2 peripheral ========== */ +#define PIN_PA12E_TCC2_WO0 12L /**< \brief TCC2 signal: WO0 on PA12 mux E */ +#define MUX_PA12E_TCC2_WO0 4L +#define PINMUX_PA12E_TCC2_WO0 ((PIN_PA12E_TCC2_WO0 << 16) | MUX_PA12E_TCC2_WO0) +#define PORT_PA12E_TCC2_WO0 (1ul << 12) +#define PIN_PA16E_TCC2_WO0 16L /**< \brief TCC2 signal: WO0 on PA16 mux E */ +#define MUX_PA16E_TCC2_WO0 4L +#define PINMUX_PA16E_TCC2_WO0 ((PIN_PA16E_TCC2_WO0 << 16) | MUX_PA16E_TCC2_WO0) +#define PORT_PA16E_TCC2_WO0 (1ul << 16) +#define PIN_PA00E_TCC2_WO0 0L /**< \brief TCC2 signal: WO0 on PA00 mux E */ +#define MUX_PA00E_TCC2_WO0 4L +#define PINMUX_PA00E_TCC2_WO0 ((PIN_PA00E_TCC2_WO0 << 16) | MUX_PA00E_TCC2_WO0) +#define PORT_PA00E_TCC2_WO0 (1ul << 0) +#define PIN_PA13E_TCC2_WO1 13L /**< \brief TCC2 signal: WO1 on PA13 mux E */ +#define MUX_PA13E_TCC2_WO1 4L +#define PINMUX_PA13E_TCC2_WO1 ((PIN_PA13E_TCC2_WO1 << 16) | MUX_PA13E_TCC2_WO1) +#define PORT_PA13E_TCC2_WO1 (1ul << 13) +#define PIN_PA17E_TCC2_WO1 17L /**< \brief TCC2 signal: WO1 on PA17 mux E */ +#define MUX_PA17E_TCC2_WO1 4L +#define PINMUX_PA17E_TCC2_WO1 ((PIN_PA17E_TCC2_WO1 << 16) | MUX_PA17E_TCC2_WO1) +#define PORT_PA17E_TCC2_WO1 (1ul << 17) +#define PIN_PA01E_TCC2_WO1 1L /**< \brief TCC2 signal: WO1 on PA01 mux E */ +#define MUX_PA01E_TCC2_WO1 4L +#define PINMUX_PA01E_TCC2_WO1 ((PIN_PA01E_TCC2_WO1 << 16) | MUX_PA01E_TCC2_WO1) +#define PORT_PA01E_TCC2_WO1 (1ul << 1) +/* ========== PORT definition for TC3 peripheral ========== */ +#define PIN_PA18E_TC3_WO0 18L /**< \brief TC3 signal: WO0 on PA18 mux E */ +#define MUX_PA18E_TC3_WO0 4L +#define PINMUX_PA18E_TC3_WO0 ((PIN_PA18E_TC3_WO0 << 16) | MUX_PA18E_TC3_WO0) +#define PORT_PA18E_TC3_WO0 (1ul << 18) +#define PIN_PA14E_TC3_WO0 14L /**< \brief TC3 signal: WO0 on PA14 mux E */ +#define MUX_PA14E_TC3_WO0 4L +#define PINMUX_PA14E_TC3_WO0 ((PIN_PA14E_TC3_WO0 << 16) | MUX_PA14E_TC3_WO0) +#define PORT_PA14E_TC3_WO0 (1ul << 14) +#define PIN_PA19E_TC3_WO1 19L /**< \brief TC3 signal: WO1 on PA19 mux E */ +#define MUX_PA19E_TC3_WO1 4L +#define PINMUX_PA19E_TC3_WO1 ((PIN_PA19E_TC3_WO1 << 16) | MUX_PA19E_TC3_WO1) +#define PORT_PA19E_TC3_WO1 (1ul << 19) +#define PIN_PA15E_TC3_WO1 15L /**< \brief TC3 signal: WO1 on PA15 mux E */ +#define MUX_PA15E_TC3_WO1 4L +#define PINMUX_PA15E_TC3_WO1 ((PIN_PA15E_TC3_WO1 << 16) | MUX_PA15E_TC3_WO1) +#define PORT_PA15E_TC3_WO1 (1ul << 15) +/* ========== PORT definition for TC4 peripheral ========== */ +#define PIN_PA22E_TC4_WO0 22L /**< \brief TC4 signal: WO0 on PA22 mux E */ +#define MUX_PA22E_TC4_WO0 4L +#define PINMUX_PA22E_TC4_WO0 ((PIN_PA22E_TC4_WO0 << 16) | MUX_PA22E_TC4_WO0) +#define PORT_PA22E_TC4_WO0 (1ul << 22) +#define PIN_PB08E_TC4_WO0 40L /**< \brief TC4 signal: WO0 on PB08 mux E */ +#define MUX_PB08E_TC4_WO0 4L +#define PINMUX_PB08E_TC4_WO0 ((PIN_PB08E_TC4_WO0 << 16) | MUX_PB08E_TC4_WO0) +#define PORT_PB08E_TC4_WO0 (1ul << 8) +#define PIN_PA23E_TC4_WO1 23L /**< \brief TC4 signal: WO1 on PA23 mux E */ +#define MUX_PA23E_TC4_WO1 4L +#define PINMUX_PA23E_TC4_WO1 ((PIN_PA23E_TC4_WO1 << 16) | MUX_PA23E_TC4_WO1) +#define PORT_PA23E_TC4_WO1 (1ul << 23) +#define PIN_PB09E_TC4_WO1 41L /**< \brief TC4 signal: WO1 on PB09 mux E */ +#define MUX_PB09E_TC4_WO1 4L +#define PINMUX_PB09E_TC4_WO1 ((PIN_PB09E_TC4_WO1 << 16) | MUX_PB09E_TC4_WO1) +#define PORT_PB09E_TC4_WO1 (1ul << 9) +/* ========== PORT definition for TC5 peripheral ========== */ +#define PIN_PA24E_TC5_WO0 24L /**< \brief TC5 signal: WO0 on PA24 mux E */ +#define MUX_PA24E_TC5_WO0 4L +#define PINMUX_PA24E_TC5_WO0 ((PIN_PA24E_TC5_WO0 << 16) | MUX_PA24E_TC5_WO0) +#define PORT_PA24E_TC5_WO0 (1ul << 24) +#define PIN_PB10E_TC5_WO0 42L /**< \brief TC5 signal: WO0 on PB10 mux E */ +#define MUX_PB10E_TC5_WO0 4L +#define PINMUX_PB10E_TC5_WO0 ((PIN_PB10E_TC5_WO0 << 16) | MUX_PB10E_TC5_WO0) +#define PORT_PB10E_TC5_WO0 (1ul << 10) +#define PIN_PA25E_TC5_WO1 25L /**< \brief TC5 signal: WO1 on PA25 mux E */ +#define MUX_PA25E_TC5_WO1 4L +#define PINMUX_PA25E_TC5_WO1 ((PIN_PA25E_TC5_WO1 << 16) | MUX_PA25E_TC5_WO1) +#define PORT_PA25E_TC5_WO1 (1ul << 25) +#define PIN_PB11E_TC5_WO1 43L /**< \brief TC5 signal: WO1 on PB11 mux E */ +#define MUX_PB11E_TC5_WO1 4L +#define PINMUX_PB11E_TC5_WO1 ((PIN_PB11E_TC5_WO1 << 16) | MUX_PB11E_TC5_WO1) +#define PORT_PB11E_TC5_WO1 (1ul << 11) +/* ========== PORT definition for ADC peripheral ========== */ +#define PIN_PA02B_ADC_AIN0 2L /**< \brief ADC signal: AIN0 on PA02 mux B */ +#define MUX_PA02B_ADC_AIN0 1L +#define PINMUX_PA02B_ADC_AIN0 ((PIN_PA02B_ADC_AIN0 << 16) | MUX_PA02B_ADC_AIN0) +#define PORT_PA02B_ADC_AIN0 (1ul << 2) +#define PIN_PA03B_ADC_AIN1 3L /**< \brief ADC signal: AIN1 on PA03 mux B */ +#define MUX_PA03B_ADC_AIN1 1L +#define PINMUX_PA03B_ADC_AIN1 ((PIN_PA03B_ADC_AIN1 << 16) | MUX_PA03B_ADC_AIN1) +#define PORT_PA03B_ADC_AIN1 (1ul << 3) +#define PIN_PB08B_ADC_AIN2 40L /**< \brief ADC signal: AIN2 on PB08 mux B */ +#define MUX_PB08B_ADC_AIN2 1L +#define PINMUX_PB08B_ADC_AIN2 ((PIN_PB08B_ADC_AIN2 << 16) | MUX_PB08B_ADC_AIN2) +#define PORT_PB08B_ADC_AIN2 (1ul << 8) +#define PIN_PB09B_ADC_AIN3 41L /**< \brief ADC signal: AIN3 on PB09 mux B */ +#define MUX_PB09B_ADC_AIN3 1L +#define PINMUX_PB09B_ADC_AIN3 ((PIN_PB09B_ADC_AIN3 << 16) | MUX_PB09B_ADC_AIN3) +#define PORT_PB09B_ADC_AIN3 (1ul << 9) +#define PIN_PA04B_ADC_AIN4 4L /**< \brief ADC signal: AIN4 on PA04 mux B */ +#define MUX_PA04B_ADC_AIN4 1L +#define PINMUX_PA04B_ADC_AIN4 ((PIN_PA04B_ADC_AIN4 << 16) | MUX_PA04B_ADC_AIN4) +#define PORT_PA04B_ADC_AIN4 (1ul << 4) +#define PIN_PA05B_ADC_AIN5 5L /**< \brief ADC signal: AIN5 on PA05 mux B */ +#define MUX_PA05B_ADC_AIN5 1L +#define PINMUX_PA05B_ADC_AIN5 ((PIN_PA05B_ADC_AIN5 << 16) | MUX_PA05B_ADC_AIN5) +#define PORT_PA05B_ADC_AIN5 (1ul << 5) +#define PIN_PA06B_ADC_AIN6 6L /**< \brief ADC signal: AIN6 on PA06 mux B */ +#define MUX_PA06B_ADC_AIN6 1L +#define PINMUX_PA06B_ADC_AIN6 ((PIN_PA06B_ADC_AIN6 << 16) | MUX_PA06B_ADC_AIN6) +#define PORT_PA06B_ADC_AIN6 (1ul << 6) +#define PIN_PA07B_ADC_AIN7 7L /**< \brief ADC signal: AIN7 on PA07 mux B */ +#define MUX_PA07B_ADC_AIN7 1L +#define PINMUX_PA07B_ADC_AIN7 ((PIN_PA07B_ADC_AIN7 << 16) | MUX_PA07B_ADC_AIN7) +#define PORT_PA07B_ADC_AIN7 (1ul << 7) +#define PIN_PB02B_ADC_AIN10 34L /**< \brief ADC signal: AIN10 on PB02 mux B */ +#define MUX_PB02B_ADC_AIN10 1L +#define PINMUX_PB02B_ADC_AIN10 ((PIN_PB02B_ADC_AIN10 << 16) | MUX_PB02B_ADC_AIN10) +#define PORT_PB02B_ADC_AIN10 (1ul << 2) +#define PIN_PB03B_ADC_AIN11 35L /**< \brief ADC signal: AIN11 on PB03 mux B */ +#define MUX_PB03B_ADC_AIN11 1L +#define PINMUX_PB03B_ADC_AIN11 ((PIN_PB03B_ADC_AIN11 << 16) | MUX_PB03B_ADC_AIN11) +#define PORT_PB03B_ADC_AIN11 (1ul << 3) +#define PIN_PA08B_ADC_AIN16 8L /**< \brief ADC signal: AIN16 on PA08 mux B */ +#define MUX_PA08B_ADC_AIN16 1L +#define PINMUX_PA08B_ADC_AIN16 ((PIN_PA08B_ADC_AIN16 << 16) | MUX_PA08B_ADC_AIN16) +#define PORT_PA08B_ADC_AIN16 (1ul << 8) +#define PIN_PA09B_ADC_AIN17 9L /**< \brief ADC signal: AIN17 on PA09 mux B */ +#define MUX_PA09B_ADC_AIN17 1L +#define PINMUX_PA09B_ADC_AIN17 ((PIN_PA09B_ADC_AIN17 << 16) | MUX_PA09B_ADC_AIN17) +#define PORT_PA09B_ADC_AIN17 (1ul << 9) +#define PIN_PA10B_ADC_AIN18 10L /**< \brief ADC signal: AIN18 on PA10 mux B */ +#define MUX_PA10B_ADC_AIN18 1L +#define PINMUX_PA10B_ADC_AIN18 ((PIN_PA10B_ADC_AIN18 << 16) | MUX_PA10B_ADC_AIN18) +#define PORT_PA10B_ADC_AIN18 (1ul << 10) +#define PIN_PA11B_ADC_AIN19 11L /**< \brief ADC signal: AIN19 on PA11 mux B */ +#define MUX_PA11B_ADC_AIN19 1L +#define PINMUX_PA11B_ADC_AIN19 ((PIN_PA11B_ADC_AIN19 << 16) | MUX_PA11B_ADC_AIN19) +#define PORT_PA11B_ADC_AIN19 (1ul << 11) +#define PIN_PA04B_ADC_VREFP 4L /**< \brief ADC signal: VREFP on PA04 mux B */ +#define MUX_PA04B_ADC_VREFP 1L +#define PINMUX_PA04B_ADC_VREFP ((PIN_PA04B_ADC_VREFP << 16) | MUX_PA04B_ADC_VREFP) +#define PORT_PA04B_ADC_VREFP (1ul << 4) +/* ========== PORT definition for AC peripheral ========== */ +#define PIN_PA04B_AC_AIN0 4L /**< \brief AC signal: AIN0 on PA04 mux B */ +#define MUX_PA04B_AC_AIN0 1L +#define PINMUX_PA04B_AC_AIN0 ((PIN_PA04B_AC_AIN0 << 16) | MUX_PA04B_AC_AIN0) +#define PORT_PA04B_AC_AIN0 (1ul << 4) +#define PIN_PA05B_AC_AIN1 5L /**< \brief AC signal: AIN1 on PA05 mux B */ +#define MUX_PA05B_AC_AIN1 1L +#define PINMUX_PA05B_AC_AIN1 ((PIN_PA05B_AC_AIN1 << 16) | MUX_PA05B_AC_AIN1) +#define PORT_PA05B_AC_AIN1 (1ul << 5) +#define PIN_PA06B_AC_AIN2 6L /**< \brief AC signal: AIN2 on PA06 mux B */ +#define MUX_PA06B_AC_AIN2 1L +#define PINMUX_PA06B_AC_AIN2 ((PIN_PA06B_AC_AIN2 << 16) | MUX_PA06B_AC_AIN2) +#define PORT_PA06B_AC_AIN2 (1ul << 6) +#define PIN_PA07B_AC_AIN3 7L /**< \brief AC signal: AIN3 on PA07 mux B */ +#define MUX_PA07B_AC_AIN3 1L +#define PINMUX_PA07B_AC_AIN3 ((PIN_PA07B_AC_AIN3 << 16) | MUX_PA07B_AC_AIN3) +#define PORT_PA07B_AC_AIN3 (1ul << 7) +#define PIN_PA12H_AC_CMP0 12L /**< \brief AC signal: CMP0 on PA12 mux H */ +#define MUX_PA12H_AC_CMP0 7L +#define PINMUX_PA12H_AC_CMP0 ((PIN_PA12H_AC_CMP0 << 16) | MUX_PA12H_AC_CMP0) +#define PORT_PA12H_AC_CMP0 (1ul << 12) +#define PIN_PA18H_AC_CMP0 18L /**< \brief AC signal: CMP0 on PA18 mux H */ +#define MUX_PA18H_AC_CMP0 7L +#define PINMUX_PA18H_AC_CMP0 ((PIN_PA18H_AC_CMP0 << 16) | MUX_PA18H_AC_CMP0) +#define PORT_PA18H_AC_CMP0 (1ul << 18) +#define PIN_PA13H_AC_CMP1 13L /**< \brief AC signal: CMP1 on PA13 mux H */ +#define MUX_PA13H_AC_CMP1 7L +#define PINMUX_PA13H_AC_CMP1 ((PIN_PA13H_AC_CMP1 << 16) | MUX_PA13H_AC_CMP1) +#define PORT_PA13H_AC_CMP1 (1ul << 13) +#define PIN_PA19H_AC_CMP1 19L /**< \brief AC signal: CMP1 on PA19 mux H */ +#define MUX_PA19H_AC_CMP1 7L +#define PINMUX_PA19H_AC_CMP1 ((PIN_PA19H_AC_CMP1 << 16) | MUX_PA19H_AC_CMP1) +#define PORT_PA19H_AC_CMP1 (1ul << 19) +/* ========== PORT definition for DAC peripheral ========== */ +#define PIN_PA02B_DAC_VOUT 2L /**< \brief DAC signal: VOUT on PA02 mux B */ +#define MUX_PA02B_DAC_VOUT 1L +#define PINMUX_PA02B_DAC_VOUT ((PIN_PA02B_DAC_VOUT << 16) | MUX_PA02B_DAC_VOUT) +#define PORT_PA02B_DAC_VOUT (1ul << 2) +#define PIN_PA03B_DAC_VREFP 3L /**< \brief DAC signal: VREFP on PA03 mux B */ +#define MUX_PA03B_DAC_VREFP 1L +#define PINMUX_PA03B_DAC_VREFP ((PIN_PA03B_DAC_VREFP << 16) | MUX_PA03B_DAC_VREFP) +#define PORT_PA03B_DAC_VREFP (1ul << 3) +/* ========== PORT definition for I2S peripheral ========== */ +#define PIN_PA11G_I2S_FS0 11L /**< \brief I2S signal: FS0 on PA11 mux G */ +#define MUX_PA11G_I2S_FS0 6L +#define PINMUX_PA11G_I2S_FS0 ((PIN_PA11G_I2S_FS0 << 16) | MUX_PA11G_I2S_FS0) +#define PORT_PA11G_I2S_FS0 (1ul << 11) +#define PIN_PA21G_I2S_FS0 21L /**< \brief I2S signal: FS0 on PA21 mux G */ +#define MUX_PA21G_I2S_FS0 6L +#define PINMUX_PA21G_I2S_FS0 ((PIN_PA21G_I2S_FS0 << 16) | MUX_PA21G_I2S_FS0) +#define PORT_PA21G_I2S_FS0 (1ul << 21) +#define PIN_PA09G_I2S_MCK0 9L /**< \brief I2S signal: MCK0 on PA09 mux G */ +#define MUX_PA09G_I2S_MCK0 6L +#define PINMUX_PA09G_I2S_MCK0 ((PIN_PA09G_I2S_MCK0 << 16) | MUX_PA09G_I2S_MCK0) +#define PORT_PA09G_I2S_MCK0 (1ul << 9) +#define PIN_PB10G_I2S_MCK1 42L /**< \brief I2S signal: MCK1 on PB10 mux G */ +#define MUX_PB10G_I2S_MCK1 6L +#define PINMUX_PB10G_I2S_MCK1 ((PIN_PB10G_I2S_MCK1 << 16) | MUX_PB10G_I2S_MCK1) +#define PORT_PB10G_I2S_MCK1 (1ul << 10) +#define PIN_PA10G_I2S_SCK0 10L /**< \brief I2S signal: SCK0 on PA10 mux G */ +#define MUX_PA10G_I2S_SCK0 6L +#define PINMUX_PA10G_I2S_SCK0 ((PIN_PA10G_I2S_SCK0 << 16) | MUX_PA10G_I2S_SCK0) +#define PORT_PA10G_I2S_SCK0 (1ul << 10) +#define PIN_PA20G_I2S_SCK0 20L /**< \brief I2S signal: SCK0 on PA20 mux G */ +#define MUX_PA20G_I2S_SCK0 6L +#define PINMUX_PA20G_I2S_SCK0 ((PIN_PA20G_I2S_SCK0 << 16) | MUX_PA20G_I2S_SCK0) +#define PORT_PA20G_I2S_SCK0 (1ul << 20) +#define PIN_PB11G_I2S_SCK1 43L /**< \brief I2S signal: SCK1 on PB11 mux G */ +#define MUX_PB11G_I2S_SCK1 6L +#define PINMUX_PB11G_I2S_SCK1 ((PIN_PB11G_I2S_SCK1 << 16) | MUX_PB11G_I2S_SCK1) +#define PORT_PB11G_I2S_SCK1 (1ul << 11) +#define PIN_PA07G_I2S_SD0 7L /**< \brief I2S signal: SD0 on PA07 mux G */ +#define MUX_PA07G_I2S_SD0 6L +#define PINMUX_PA07G_I2S_SD0 ((PIN_PA07G_I2S_SD0 << 16) | MUX_PA07G_I2S_SD0) +#define PORT_PA07G_I2S_SD0 (1ul << 7) +#define PIN_PA19G_I2S_SD0 19L /**< \brief I2S signal: SD0 on PA19 mux G */ +#define MUX_PA19G_I2S_SD0 6L +#define PINMUX_PA19G_I2S_SD0 ((PIN_PA19G_I2S_SD0 << 16) | MUX_PA19G_I2S_SD0) +#define PORT_PA19G_I2S_SD0 (1ul << 19) +#define PIN_PA08G_I2S_SD1 8L /**< \brief I2S signal: SD1 on PA08 mux G */ +#define MUX_PA08G_I2S_SD1 6L +#define PINMUX_PA08G_I2S_SD1 ((PIN_PA08G_I2S_SD1 << 16) | MUX_PA08G_I2S_SD1) +#define PORT_PA08G_I2S_SD1 (1ul << 8) +/* ========== PORT definition for TCC3 peripheral ========== */ +#define PIN_PA02F_TCC3_WO0 2L /**< \brief TCC3 signal: WO0 on PA02 mux F */ +#define MUX_PA02F_TCC3_WO0 5L +#define PINMUX_PA02F_TCC3_WO0 ((PIN_PA02F_TCC3_WO0 << 16) | MUX_PA02F_TCC3_WO0) +#define PORT_PA02F_TCC3_WO0 (1ul << 2) +#define PIN_PB22F_TCC3_WO0 54L /**< \brief TCC3 signal: WO0 on PB22 mux F */ +#define MUX_PB22F_TCC3_WO0 5L +#define PINMUX_PB22F_TCC3_WO0 ((PIN_PB22F_TCC3_WO0 << 16) | MUX_PB22F_TCC3_WO0) +#define PORT_PB22F_TCC3_WO0 (1ul << 22) +#define PIN_PA03F_TCC3_WO1 3L /**< \brief TCC3 signal: WO1 on PA03 mux F */ +#define MUX_PA03F_TCC3_WO1 5L +#define PINMUX_PA03F_TCC3_WO1 ((PIN_PA03F_TCC3_WO1 << 16) | MUX_PA03F_TCC3_WO1) +#define PORT_PA03F_TCC3_WO1 (1ul << 3) +#define PIN_PB23F_TCC3_WO1 55L /**< \brief TCC3 signal: WO1 on PB23 mux F */ +#define MUX_PB23F_TCC3_WO1 5L +#define PINMUX_PB23F_TCC3_WO1 ((PIN_PB23F_TCC3_WO1 << 16) | MUX_PB23F_TCC3_WO1) +#define PORT_PB23F_TCC3_WO1 (1ul << 23) +#define PIN_PA04F_TCC3_WO2 4L /**< \brief TCC3 signal: WO2 on PA04 mux F */ +#define MUX_PA04F_TCC3_WO2 5L +#define PINMUX_PA04F_TCC3_WO2 ((PIN_PA04F_TCC3_WO2 << 16) | MUX_PA04F_TCC3_WO2) +#define PORT_PA04F_TCC3_WO2 (1ul << 4) +#define PIN_PB02F_TCC3_WO2 34L /**< \brief TCC3 signal: WO2 on PB02 mux F */ +#define MUX_PB02F_TCC3_WO2 5L +#define PINMUX_PB02F_TCC3_WO2 ((PIN_PB02F_TCC3_WO2 << 16) | MUX_PB02F_TCC3_WO2) +#define PORT_PB02F_TCC3_WO2 (1ul << 2) +#define PIN_PA05F_TCC3_WO3 5L /**< \brief TCC3 signal: WO3 on PA05 mux F */ +#define MUX_PA05F_TCC3_WO3 5L +#define PINMUX_PA05F_TCC3_WO3 ((PIN_PA05F_TCC3_WO3 << 16) | MUX_PA05F_TCC3_WO3) +#define PORT_PA05F_TCC3_WO3 (1ul << 5) +#define PIN_PB03F_TCC3_WO3 35L /**< \brief TCC3 signal: WO3 on PB03 mux F */ +#define MUX_PB03F_TCC3_WO3 5L +#define PINMUX_PB03F_TCC3_WO3 ((PIN_PB03F_TCC3_WO3 << 16) | MUX_PB03F_TCC3_WO3) +#define PORT_PB03F_TCC3_WO3 (1ul << 3) +#define PIN_PA06F_TCC3_WO4 6L /**< \brief TCC3 signal: WO4 on PA06 mux F */ +#define MUX_PA06F_TCC3_WO4 5L +#define PINMUX_PA06F_TCC3_WO4 ((PIN_PA06F_TCC3_WO4 << 16) | MUX_PA06F_TCC3_WO4) +#define PORT_PA06F_TCC3_WO4 (1ul << 6) +#define PIN_PA30F_TCC3_WO4 30L /**< \brief TCC3 signal: WO4 on PA30 mux F */ +#define MUX_PA30F_TCC3_WO4 5L +#define PINMUX_PA30F_TCC3_WO4 ((PIN_PA30F_TCC3_WO4 << 16) | MUX_PA30F_TCC3_WO4) +#define PORT_PA30F_TCC3_WO4 (1ul << 30) +#define PIN_PA07F_TCC3_WO5 7L /**< \brief TCC3 signal: WO5 on PA07 mux F */ +#define MUX_PA07F_TCC3_WO5 5L +#define PINMUX_PA07F_TCC3_WO5 ((PIN_PA07F_TCC3_WO5 << 16) | MUX_PA07F_TCC3_WO5) +#define PORT_PA07F_TCC3_WO5 (1ul << 7) +#define PIN_PA31F_TCC3_WO5 31L /**< \brief TCC3 signal: WO5 on PA31 mux F */ +#define MUX_PA31F_TCC3_WO5 5L +#define PINMUX_PA31F_TCC3_WO5 ((PIN_PA31F_TCC3_WO5 << 16) | MUX_PA31F_TCC3_WO5) +#define PORT_PA31F_TCC3_WO5 (1ul << 31) +#define PIN_PA27F_TCC3_WO6 27L /**< \brief TCC3 signal: WO6 on PA27 mux F */ +#define MUX_PA27F_TCC3_WO6 5L +#define PINMUX_PA27F_TCC3_WO6 ((PIN_PA27F_TCC3_WO6 << 16) | MUX_PA27F_TCC3_WO6) +#define PORT_PA27F_TCC3_WO6 (1ul << 27) +#define PIN_PB08F_TCC3_WO6 40L /**< \brief TCC3 signal: WO6 on PB08 mux F */ +#define MUX_PB08F_TCC3_WO6 5L +#define PINMUX_PB08F_TCC3_WO6 ((PIN_PB08F_TCC3_WO6 << 16) | MUX_PB08F_TCC3_WO6) +#define PORT_PB08F_TCC3_WO6 (1ul << 8) +#define PIN_PA28F_TCC3_WO7 28L /**< \brief TCC3 signal: WO7 on PA28 mux F */ +#define MUX_PA28F_TCC3_WO7 5L +#define PINMUX_PA28F_TCC3_WO7 ((PIN_PA28F_TCC3_WO7 << 16) | MUX_PA28F_TCC3_WO7) +#define PORT_PA28F_TCC3_WO7 (1ul << 28) +#define PIN_PB09F_TCC3_WO7 41L /**< \brief TCC3 signal: WO7 on PB09 mux F */ +#define MUX_PB09F_TCC3_WO7 5L +#define PINMUX_PB09F_TCC3_WO7 ((PIN_PB09F_TCC3_WO7 << 16) | MUX_PB09F_TCC3_WO7) +#define PORT_PB09F_TCC3_WO7 (1ul << 9) + +#endif /* _SAMD21G17D_PIO_ */ diff --git a/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/utils/cmsis/samd21/include/pio/samd21g17l.h b/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/utils/cmsis/samd21/include/pio/samd21g17l.h new file mode 100644 index 0000000..b395916 --- /dev/null +++ b/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/utils/cmsis/samd21/include/pio/samd21g17l.h @@ -0,0 +1,988 @@ +/** + * \file + * + * \brief Peripheral I/O description for SAMD21G17L + * + * Copyright (c) 2018 Microchip Technology Inc. and its subsidiaries. + * + * \asf_license_start + * + * \page License + * + * Subject to your compliance with these terms, you may use Microchip + * software and any derivatives exclusively with Microchip products. + * It is your responsibility to comply with third party license terms applicable + * to your use of third party software (including open source software) that + * may accompany Microchip software. + * + * THIS SOFTWARE IS SUPPLIED BY MICROCHIP "AS IS". NO WARRANTIES, + * WHETHER EXPRESS, IMPLIED OR STATUTORY, APPLY TO THIS SOFTWARE, + * INCLUDING ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, + * AND FITNESS FOR A PARTICULAR PURPOSE. IN NO EVENT WILL MICROCHIP BE + * LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL OR CONSEQUENTIAL + * LOSS, DAMAGE, COST OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE + * SOFTWARE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE + * POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT + * ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY + * RELATED TO THIS SOFTWARE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, + * THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THIS SOFTWARE. + * + * \asf_license_stop + * + */ + +#ifndef _SAMD21G17L_PIO_ +#define _SAMD21G17L_PIO_ + +#define PIN_PA02 2 /**< \brief Pin Number for PA02 */ +#define PORT_PA02 (1ul << 2) /**< \brief PORT Mask for PA02 */ +#define PIN_PA03 3 /**< \brief Pin Number for PA03 */ +#define PORT_PA03 (1ul << 3) /**< \brief PORT Mask for PA03 */ +#define PIN_PA04 4 /**< \brief Pin Number for PA04 */ +#define PORT_PA04 (1ul << 4) /**< \brief PORT Mask for PA04 */ +#define PIN_PA05 5 /**< \brief Pin Number for PA05 */ +#define PORT_PA05 (1ul << 5) /**< \brief PORT Mask for PA05 */ +#define PIN_PA06 6 /**< \brief Pin Number for PA06 */ +#define PORT_PA06 (1ul << 6) /**< \brief PORT Mask for PA06 */ +#define PIN_PA07 7 /**< \brief Pin Number for PA07 */ +#define PORT_PA07 (1ul << 7) /**< \brief PORT Mask for PA07 */ +#define PIN_PA08 8 /**< \brief Pin Number for PA08 */ +#define PORT_PA08 (1ul << 8) /**< \brief PORT Mask for PA08 */ +#define PIN_PA09 9 /**< \brief Pin Number for PA09 */ +#define PORT_PA09 (1ul << 9) /**< \brief PORT Mask for PA09 */ +#define PIN_PA10 10 /**< \brief Pin Number for PA10 */ +#define PORT_PA10 (1ul << 10) /**< \brief PORT Mask for PA10 */ +#define PIN_PA11 11 /**< \brief Pin Number for PA11 */ +#define PORT_PA11 (1ul << 11) /**< \brief PORT Mask for PA11 */ +#define PIN_PA12 12 /**< \brief Pin Number for PA12 */ +#define PORT_PA12 (1ul << 12) /**< \brief PORT Mask for PA12 */ +#define PIN_PA13 13 /**< \brief Pin Number for PA13 */ +#define PORT_PA13 (1ul << 13) /**< \brief PORT Mask for PA13 */ +#define PIN_PA14 14 /**< \brief Pin Number for PA14 */ +#define PORT_PA14 (1ul << 14) /**< \brief PORT Mask for PA14 */ +#define PIN_PA15 15 /**< \brief Pin Number for PA15 */ +#define PORT_PA15 (1ul << 15) /**< \brief PORT Mask for PA15 */ +#define PIN_PA16 16 /**< \brief Pin Number for PA16 */ +#define PORT_PA16 (1ul << 16) /**< \brief PORT Mask for PA16 */ +#define PIN_PA17 17 /**< \brief Pin Number for PA17 */ +#define PORT_PA17 (1ul << 17) /**< \brief PORT Mask for PA17 */ +#define PIN_PA18 18 /**< \brief Pin Number for PA18 */ +#define PORT_PA18 (1ul << 18) /**< \brief PORT Mask for PA18 */ +#define PIN_PA19 19 /**< \brief Pin Number for PA19 */ +#define PORT_PA19 (1ul << 19) /**< \brief PORT Mask for PA19 */ +#define PIN_PA20 20 /**< \brief Pin Number for PA20 */ +#define PORT_PA20 (1ul << 20) /**< \brief PORT Mask for PA20 */ +#define PIN_PA21 21 /**< \brief Pin Number for PA21 */ +#define PORT_PA21 (1ul << 21) /**< \brief PORT Mask for PA21 */ +#define PIN_PA22 22 /**< \brief Pin Number for PA22 */ +#define PORT_PA22 (1ul << 22) /**< \brief PORT Mask for PA22 */ +#define PIN_PA23 23 /**< \brief Pin Number for PA23 */ +#define PORT_PA23 (1ul << 23) /**< \brief PORT Mask for PA23 */ +#define PIN_PA24 24 /**< \brief Pin Number for PA24 */ +#define PORT_PA24 (1ul << 24) /**< \brief PORT Mask for PA24 */ +#define PIN_PA25 25 /**< \brief Pin Number for PA25 */ +#define PORT_PA25 (1ul << 25) /**< \brief PORT Mask for PA25 */ +#define PIN_PA27 27 /**< \brief Pin Number for PA27 */ +#define PORT_PA27 (1ul << 27) /**< \brief PORT Mask for PA27 */ +#define PIN_PA28 28 /**< \brief Pin Number for PA28 */ +#define PORT_PA28 (1ul << 28) /**< \brief PORT Mask for PA28 */ +#define PIN_PA30 30 /**< \brief Pin Number for PA30 */ +#define PORT_PA30 (1ul << 30) /**< \brief PORT Mask for PA30 */ +#define PIN_PA31 31 /**< \brief Pin Number for PA31 */ +#define PORT_PA31 (1ul << 31) /**< \brief PORT Mask for PA31 */ +#define PIN_PB00 32 /**< \brief Pin Number for PB00 */ +#define PORT_PB00 (1ul << 0) /**< \brief PORT Mask for PB00 */ +#define PIN_PB01 33 /**< \brief Pin Number for PB01 */ +#define PORT_PB01 (1ul << 1) /**< \brief PORT Mask for PB01 */ +#define PIN_PB02 34 /**< \brief Pin Number for PB02 */ +#define PORT_PB02 (1ul << 2) /**< \brief PORT Mask for PB02 */ +#define PIN_PB03 35 /**< \brief Pin Number for PB03 */ +#define PORT_PB03 (1ul << 3) /**< \brief PORT Mask for PB03 */ +#define PIN_PB04 36 /**< \brief Pin Number for PB04 */ +#define PORT_PB04 (1ul << 4) /**< \brief PORT Mask for PB04 */ +#define PIN_PB05 37 /**< \brief Pin Number for PB05 */ +#define PORT_PB05 (1ul << 5) /**< \brief PORT Mask for PB05 */ +#define PIN_PB08 40 /**< \brief Pin Number for PB08 */ +#define PORT_PB08 (1ul << 8) /**< \brief PORT Mask for PB08 */ +#define PIN_PB09 41 /**< \brief Pin Number for PB09 */ +#define PORT_PB09 (1ul << 9) /**< \brief PORT Mask for PB09 */ +#define PIN_PB10 42 /**< \brief Pin Number for PB10 */ +#define PORT_PB10 (1ul << 10) /**< \brief PORT Mask for PB10 */ +#define PIN_PB11 43 /**< \brief Pin Number for PB11 */ +#define PORT_PB11 (1ul << 11) /**< \brief PORT Mask for PB11 */ +/* ========== PORT definition for GCLK peripheral ========== */ +#define PIN_PA14H_GCLK_IO0 14L /**< \brief GCLK signal: IO0 on PA14 mux H */ +#define MUX_PA14H_GCLK_IO0 7L +#define PINMUX_PA14H_GCLK_IO0 ((PIN_PA14H_GCLK_IO0 << 16) | MUX_PA14H_GCLK_IO0) +#define PORT_PA14H_GCLK_IO0 (1ul << 14) +#define PIN_PA27H_GCLK_IO0 27L /**< \brief GCLK signal: IO0 on PA27 mux H */ +#define MUX_PA27H_GCLK_IO0 7L +#define PINMUX_PA27H_GCLK_IO0 ((PIN_PA27H_GCLK_IO0 << 16) | MUX_PA27H_GCLK_IO0) +#define PORT_PA27H_GCLK_IO0 (1ul << 27) +#define PIN_PA28H_GCLK_IO0 28L /**< \brief GCLK signal: IO0 on PA28 mux H */ +#define MUX_PA28H_GCLK_IO0 7L +#define PINMUX_PA28H_GCLK_IO0 ((PIN_PA28H_GCLK_IO0 << 16) | MUX_PA28H_GCLK_IO0) +#define PORT_PA28H_GCLK_IO0 (1ul << 28) +#define PIN_PA30H_GCLK_IO0 30L /**< \brief GCLK signal: IO0 on PA30 mux H */ +#define MUX_PA30H_GCLK_IO0 7L +#define PINMUX_PA30H_GCLK_IO0 ((PIN_PA30H_GCLK_IO0 << 16) | MUX_PA30H_GCLK_IO0) +#define PORT_PA30H_GCLK_IO0 (1ul << 30) +#define PIN_PA15H_GCLK_IO1 15L /**< \brief GCLK signal: IO1 on PA15 mux H */ +#define MUX_PA15H_GCLK_IO1 7L +#define PINMUX_PA15H_GCLK_IO1 ((PIN_PA15H_GCLK_IO1 << 16) | MUX_PA15H_GCLK_IO1) +#define PORT_PA15H_GCLK_IO1 (1ul << 15) +#define PIN_PA16H_GCLK_IO2 16L /**< \brief GCLK signal: IO2 on PA16 mux H */ +#define MUX_PA16H_GCLK_IO2 7L +#define PINMUX_PA16H_GCLK_IO2 ((PIN_PA16H_GCLK_IO2 << 16) | MUX_PA16H_GCLK_IO2) +#define PORT_PA16H_GCLK_IO2 (1ul << 16) +#define PIN_PA17H_GCLK_IO3 17L /**< \brief GCLK signal: IO3 on PA17 mux H */ +#define MUX_PA17H_GCLK_IO3 7L +#define PINMUX_PA17H_GCLK_IO3 ((PIN_PA17H_GCLK_IO3 << 16) | MUX_PA17H_GCLK_IO3) +#define PORT_PA17H_GCLK_IO3 (1ul << 17) +#define PIN_PA10H_GCLK_IO4 10L /**< \brief GCLK signal: IO4 on PA10 mux H */ +#define MUX_PA10H_GCLK_IO4 7L +#define PINMUX_PA10H_GCLK_IO4 ((PIN_PA10H_GCLK_IO4 << 16) | MUX_PA10H_GCLK_IO4) +#define PORT_PA10H_GCLK_IO4 (1ul << 10) +#define PIN_PA20H_GCLK_IO4 20L /**< \brief GCLK signal: IO4 on PA20 mux H */ +#define MUX_PA20H_GCLK_IO4 7L +#define PINMUX_PA20H_GCLK_IO4 ((PIN_PA20H_GCLK_IO4 << 16) | MUX_PA20H_GCLK_IO4) +#define PORT_PA20H_GCLK_IO4 (1ul << 20) +#define PIN_PB10H_GCLK_IO4 42L /**< \brief GCLK signal: IO4 on PB10 mux H */ +#define MUX_PB10H_GCLK_IO4 7L +#define PINMUX_PB10H_GCLK_IO4 ((PIN_PB10H_GCLK_IO4 << 16) | MUX_PB10H_GCLK_IO4) +#define PORT_PB10H_GCLK_IO4 (1ul << 10) +#define PIN_PA11H_GCLK_IO5 11L /**< \brief GCLK signal: IO5 on PA11 mux H */ +#define MUX_PA11H_GCLK_IO5 7L +#define PINMUX_PA11H_GCLK_IO5 ((PIN_PA11H_GCLK_IO5 << 16) | MUX_PA11H_GCLK_IO5) +#define PORT_PA11H_GCLK_IO5 (1ul << 11) +#define PIN_PA21H_GCLK_IO5 21L /**< \brief GCLK signal: IO5 on PA21 mux H */ +#define MUX_PA21H_GCLK_IO5 7L +#define PINMUX_PA21H_GCLK_IO5 ((PIN_PA21H_GCLK_IO5 << 16) | MUX_PA21H_GCLK_IO5) +#define PORT_PA21H_GCLK_IO5 (1ul << 21) +#define PIN_PB11H_GCLK_IO5 43L /**< \brief GCLK signal: IO5 on PB11 mux H */ +#define MUX_PB11H_GCLK_IO5 7L +#define PINMUX_PB11H_GCLK_IO5 ((PIN_PB11H_GCLK_IO5 << 16) | MUX_PB11H_GCLK_IO5) +#define PORT_PB11H_GCLK_IO5 (1ul << 11) +#define PIN_PA22H_GCLK_IO6 22L /**< \brief GCLK signal: IO6 on PA22 mux H */ +#define MUX_PA22H_GCLK_IO6 7L +#define PINMUX_PA22H_GCLK_IO6 ((PIN_PA22H_GCLK_IO6 << 16) | MUX_PA22H_GCLK_IO6) +#define PORT_PA22H_GCLK_IO6 (1ul << 22) +#define PIN_PA23H_GCLK_IO7 23L /**< \brief GCLK signal: IO7 on PA23 mux H */ +#define MUX_PA23H_GCLK_IO7 7L +#define PINMUX_PA23H_GCLK_IO7 ((PIN_PA23H_GCLK_IO7 << 16) | MUX_PA23H_GCLK_IO7) +#define PORT_PA23H_GCLK_IO7 (1ul << 23) +/* ========== PORT definition for EIC peripheral ========== */ +#define PIN_PA16A_EIC_EXTINT0 16L /**< \brief EIC signal: EXTINT0 on PA16 mux A */ +#define MUX_PA16A_EIC_EXTINT0 0L +#define PINMUX_PA16A_EIC_EXTINT0 ((PIN_PA16A_EIC_EXTINT0 << 16) | MUX_PA16A_EIC_EXTINT0) +#define PORT_PA16A_EIC_EXTINT0 (1ul << 16) +#define PIN_PA16A_EIC_EXTINT_NUM 0L /**< \brief EIC signal: PIN_PA16 External Interrupt Line */ +#define PIN_PB00A_EIC_EXTINT0 32L /**< \brief EIC signal: EXTINT0 on PB00 mux A */ +#define MUX_PB00A_EIC_EXTINT0 0L +#define PINMUX_PB00A_EIC_EXTINT0 ((PIN_PB00A_EIC_EXTINT0 << 16) | MUX_PB00A_EIC_EXTINT0) +#define PORT_PB00A_EIC_EXTINT0 (1ul << 0) +#define PIN_PB00A_EIC_EXTINT_NUM 0L /**< \brief EIC signal: PIN_PB00 External Interrupt Line */ +#define PIN_PA17A_EIC_EXTINT1 17L /**< \brief EIC signal: EXTINT1 on PA17 mux A */ +#define MUX_PA17A_EIC_EXTINT1 0L +#define PINMUX_PA17A_EIC_EXTINT1 ((PIN_PA17A_EIC_EXTINT1 << 16) | MUX_PA17A_EIC_EXTINT1) +#define PORT_PA17A_EIC_EXTINT1 (1ul << 17) +#define PIN_PA17A_EIC_EXTINT_NUM 1L /**< \brief EIC signal: PIN_PA17 External Interrupt Line */ +#define PIN_PB01A_EIC_EXTINT1 33L /**< \brief EIC signal: EXTINT1 on PB01 mux A */ +#define MUX_PB01A_EIC_EXTINT1 0L +#define PINMUX_PB01A_EIC_EXTINT1 ((PIN_PB01A_EIC_EXTINT1 << 16) | MUX_PB01A_EIC_EXTINT1) +#define PORT_PB01A_EIC_EXTINT1 (1ul << 1) +#define PIN_PB01A_EIC_EXTINT_NUM 1L /**< \brief EIC signal: PIN_PB01 External Interrupt Line */ +#define PIN_PA02A_EIC_EXTINT2 2L /**< \brief EIC signal: EXTINT2 on PA02 mux A */ +#define MUX_PA02A_EIC_EXTINT2 0L +#define PINMUX_PA02A_EIC_EXTINT2 ((PIN_PA02A_EIC_EXTINT2 << 16) | MUX_PA02A_EIC_EXTINT2) +#define PORT_PA02A_EIC_EXTINT2 (1ul << 2) +#define PIN_PA02A_EIC_EXTINT_NUM 2L /**< \brief EIC signal: PIN_PA02 External Interrupt Line */ +#define PIN_PA18A_EIC_EXTINT2 18L /**< \brief EIC signal: EXTINT2 on PA18 mux A */ +#define MUX_PA18A_EIC_EXTINT2 0L +#define PINMUX_PA18A_EIC_EXTINT2 ((PIN_PA18A_EIC_EXTINT2 << 16) | MUX_PA18A_EIC_EXTINT2) +#define PORT_PA18A_EIC_EXTINT2 (1ul << 18) +#define PIN_PA18A_EIC_EXTINT_NUM 2L /**< \brief EIC signal: PIN_PA18 External Interrupt Line */ +#define PIN_PB02A_EIC_EXTINT2 34L /**< \brief EIC signal: EXTINT2 on PB02 mux A */ +#define MUX_PB02A_EIC_EXTINT2 0L +#define PINMUX_PB02A_EIC_EXTINT2 ((PIN_PB02A_EIC_EXTINT2 << 16) | MUX_PB02A_EIC_EXTINT2) +#define PORT_PB02A_EIC_EXTINT2 (1ul << 2) +#define PIN_PB02A_EIC_EXTINT_NUM 2L /**< \brief EIC signal: PIN_PB02 External Interrupt Line */ +#define PIN_PA03A_EIC_EXTINT3 3L /**< \brief EIC signal: EXTINT3 on PA03 mux A */ +#define MUX_PA03A_EIC_EXTINT3 0L +#define PINMUX_PA03A_EIC_EXTINT3 ((PIN_PA03A_EIC_EXTINT3 << 16) | MUX_PA03A_EIC_EXTINT3) +#define PORT_PA03A_EIC_EXTINT3 (1ul << 3) +#define PIN_PA03A_EIC_EXTINT_NUM 3L /**< \brief EIC signal: PIN_PA03 External Interrupt Line */ +#define PIN_PA19A_EIC_EXTINT3 19L /**< \brief EIC signal: EXTINT3 on PA19 mux A */ +#define MUX_PA19A_EIC_EXTINT3 0L +#define PINMUX_PA19A_EIC_EXTINT3 ((PIN_PA19A_EIC_EXTINT3 << 16) | MUX_PA19A_EIC_EXTINT3) +#define PORT_PA19A_EIC_EXTINT3 (1ul << 19) +#define PIN_PA19A_EIC_EXTINT_NUM 3L /**< \brief EIC signal: PIN_PA19 External Interrupt Line */ +#define PIN_PB03A_EIC_EXTINT3 35L /**< \brief EIC signal: EXTINT3 on PB03 mux A */ +#define MUX_PB03A_EIC_EXTINT3 0L +#define PINMUX_PB03A_EIC_EXTINT3 ((PIN_PB03A_EIC_EXTINT3 << 16) | MUX_PB03A_EIC_EXTINT3) +#define PORT_PB03A_EIC_EXTINT3 (1ul << 3) +#define PIN_PB03A_EIC_EXTINT_NUM 3L /**< \brief EIC signal: PIN_PB03 External Interrupt Line */ +#define PIN_PA04A_EIC_EXTINT4 4L /**< \brief EIC signal: EXTINT4 on PA04 mux A */ +#define MUX_PA04A_EIC_EXTINT4 0L +#define PINMUX_PA04A_EIC_EXTINT4 ((PIN_PA04A_EIC_EXTINT4 << 16) | MUX_PA04A_EIC_EXTINT4) +#define PORT_PA04A_EIC_EXTINT4 (1ul << 4) +#define PIN_PA04A_EIC_EXTINT_NUM 4L /**< \brief EIC signal: PIN_PA04 External Interrupt Line */ +#define PIN_PA20A_EIC_EXTINT4 20L /**< \brief EIC signal: EXTINT4 on PA20 mux A */ +#define MUX_PA20A_EIC_EXTINT4 0L +#define PINMUX_PA20A_EIC_EXTINT4 ((PIN_PA20A_EIC_EXTINT4 << 16) | MUX_PA20A_EIC_EXTINT4) +#define PORT_PA20A_EIC_EXTINT4 (1ul << 20) +#define PIN_PA20A_EIC_EXTINT_NUM 4L /**< \brief EIC signal: PIN_PA20 External Interrupt Line */ +#define PIN_PB04A_EIC_EXTINT4 36L /**< \brief EIC signal: EXTINT4 on PB04 mux A */ +#define MUX_PB04A_EIC_EXTINT4 0L +#define PINMUX_PB04A_EIC_EXTINT4 ((PIN_PB04A_EIC_EXTINT4 << 16) | MUX_PB04A_EIC_EXTINT4) +#define PORT_PB04A_EIC_EXTINT4 (1ul << 4) +#define PIN_PB04A_EIC_EXTINT_NUM 4L /**< \brief EIC signal: PIN_PB04 External Interrupt Line */ +#define PIN_PA05A_EIC_EXTINT5 5L /**< \brief EIC signal: EXTINT5 on PA05 mux A */ +#define MUX_PA05A_EIC_EXTINT5 0L +#define PINMUX_PA05A_EIC_EXTINT5 ((PIN_PA05A_EIC_EXTINT5 << 16) | MUX_PA05A_EIC_EXTINT5) +#define PORT_PA05A_EIC_EXTINT5 (1ul << 5) +#define PIN_PA05A_EIC_EXTINT_NUM 5L /**< \brief EIC signal: PIN_PA05 External Interrupt Line */ +#define PIN_PA21A_EIC_EXTINT5 21L /**< \brief EIC signal: EXTINT5 on PA21 mux A */ +#define MUX_PA21A_EIC_EXTINT5 0L +#define PINMUX_PA21A_EIC_EXTINT5 ((PIN_PA21A_EIC_EXTINT5 << 16) | MUX_PA21A_EIC_EXTINT5) +#define PORT_PA21A_EIC_EXTINT5 (1ul << 21) +#define PIN_PA21A_EIC_EXTINT_NUM 5L /**< \brief EIC signal: PIN_PA21 External Interrupt Line */ +#define PIN_PB05A_EIC_EXTINT5 37L /**< \brief EIC signal: EXTINT5 on PB05 mux A */ +#define MUX_PB05A_EIC_EXTINT5 0L +#define PINMUX_PB05A_EIC_EXTINT5 ((PIN_PB05A_EIC_EXTINT5 << 16) | MUX_PB05A_EIC_EXTINT5) +#define PORT_PB05A_EIC_EXTINT5 (1ul << 5) +#define PIN_PB05A_EIC_EXTINT_NUM 5L /**< \brief EIC signal: PIN_PB05 External Interrupt Line */ +#define PIN_PA06A_EIC_EXTINT6 6L /**< \brief EIC signal: EXTINT6 on PA06 mux A */ +#define MUX_PA06A_EIC_EXTINT6 0L +#define PINMUX_PA06A_EIC_EXTINT6 ((PIN_PA06A_EIC_EXTINT6 << 16) | MUX_PA06A_EIC_EXTINT6) +#define PORT_PA06A_EIC_EXTINT6 (1ul << 6) +#define PIN_PA06A_EIC_EXTINT_NUM 6L /**< \brief EIC signal: PIN_PA06 External Interrupt Line */ +#define PIN_PA22A_EIC_EXTINT6 22L /**< \brief EIC signal: EXTINT6 on PA22 mux A */ +#define MUX_PA22A_EIC_EXTINT6 0L +#define PINMUX_PA22A_EIC_EXTINT6 ((PIN_PA22A_EIC_EXTINT6 << 16) | MUX_PA22A_EIC_EXTINT6) +#define PORT_PA22A_EIC_EXTINT6 (1ul << 22) +#define PIN_PA22A_EIC_EXTINT_NUM 6L /**< \brief EIC signal: PIN_PA22 External Interrupt Line */ +#define PIN_PA07A_EIC_EXTINT7 7L /**< \brief EIC signal: EXTINT7 on PA07 mux A */ +#define MUX_PA07A_EIC_EXTINT7 0L +#define PINMUX_PA07A_EIC_EXTINT7 ((PIN_PA07A_EIC_EXTINT7 << 16) | MUX_PA07A_EIC_EXTINT7) +#define PORT_PA07A_EIC_EXTINT7 (1ul << 7) +#define PIN_PA07A_EIC_EXTINT_NUM 7L /**< \brief EIC signal: PIN_PA07 External Interrupt Line */ +#define PIN_PA23A_EIC_EXTINT7 23L /**< \brief EIC signal: EXTINT7 on PA23 mux A */ +#define MUX_PA23A_EIC_EXTINT7 0L +#define PINMUX_PA23A_EIC_EXTINT7 ((PIN_PA23A_EIC_EXTINT7 << 16) | MUX_PA23A_EIC_EXTINT7) +#define PORT_PA23A_EIC_EXTINT7 (1ul << 23) +#define PIN_PA23A_EIC_EXTINT_NUM 7L /**< \brief EIC signal: PIN_PA23 External Interrupt Line */ +#define PIN_PA28A_EIC_EXTINT8 28L /**< \brief EIC signal: EXTINT8 on PA28 mux A */ +#define MUX_PA28A_EIC_EXTINT8 0L +#define PINMUX_PA28A_EIC_EXTINT8 ((PIN_PA28A_EIC_EXTINT8 << 16) | MUX_PA28A_EIC_EXTINT8) +#define PORT_PA28A_EIC_EXTINT8 (1ul << 28) +#define PIN_PA28A_EIC_EXTINT_NUM 8L /**< \brief EIC signal: PIN_PA28 External Interrupt Line */ +#define PIN_PB08A_EIC_EXTINT8 40L /**< \brief EIC signal: EXTINT8 on PB08 mux A */ +#define MUX_PB08A_EIC_EXTINT8 0L +#define PINMUX_PB08A_EIC_EXTINT8 ((PIN_PB08A_EIC_EXTINT8 << 16) | MUX_PB08A_EIC_EXTINT8) +#define PORT_PB08A_EIC_EXTINT8 (1ul << 8) +#define PIN_PB08A_EIC_EXTINT_NUM 8L /**< \brief EIC signal: PIN_PB08 External Interrupt Line */ +#define PIN_PA09A_EIC_EXTINT9 9L /**< \brief EIC signal: EXTINT9 on PA09 mux A */ +#define MUX_PA09A_EIC_EXTINT9 0L +#define PINMUX_PA09A_EIC_EXTINT9 ((PIN_PA09A_EIC_EXTINT9 << 16) | MUX_PA09A_EIC_EXTINT9) +#define PORT_PA09A_EIC_EXTINT9 (1ul << 9) +#define PIN_PA09A_EIC_EXTINT_NUM 9L /**< \brief EIC signal: PIN_PA09 External Interrupt Line */ +#define PIN_PB09A_EIC_EXTINT9 41L /**< \brief EIC signal: EXTINT9 on PB09 mux A */ +#define MUX_PB09A_EIC_EXTINT9 0L +#define PINMUX_PB09A_EIC_EXTINT9 ((PIN_PB09A_EIC_EXTINT9 << 16) | MUX_PB09A_EIC_EXTINT9) +#define PORT_PB09A_EIC_EXTINT9 (1ul << 9) +#define PIN_PB09A_EIC_EXTINT_NUM 9L /**< \brief EIC signal: PIN_PB09 External Interrupt Line */ +#define PIN_PA10A_EIC_EXTINT10 10L /**< \brief EIC signal: EXTINT10 on PA10 mux A */ +#define MUX_PA10A_EIC_EXTINT10 0L +#define PINMUX_PA10A_EIC_EXTINT10 ((PIN_PA10A_EIC_EXTINT10 << 16) | MUX_PA10A_EIC_EXTINT10) +#define PORT_PA10A_EIC_EXTINT10 (1ul << 10) +#define PIN_PA10A_EIC_EXTINT_NUM 10L /**< \brief EIC signal: PIN_PA10 External Interrupt Line */ +#define PIN_PA30A_EIC_EXTINT10 30L /**< \brief EIC signal: EXTINT10 on PA30 mux A */ +#define MUX_PA30A_EIC_EXTINT10 0L +#define PINMUX_PA30A_EIC_EXTINT10 ((PIN_PA30A_EIC_EXTINT10 << 16) | MUX_PA30A_EIC_EXTINT10) +#define PORT_PA30A_EIC_EXTINT10 (1ul << 30) +#define PIN_PA30A_EIC_EXTINT_NUM 10L /**< \brief EIC signal: PIN_PA30 External Interrupt Line */ +#define PIN_PB10A_EIC_EXTINT10 42L /**< \brief EIC signal: EXTINT10 on PB10 mux A */ +#define MUX_PB10A_EIC_EXTINT10 0L +#define PINMUX_PB10A_EIC_EXTINT10 ((PIN_PB10A_EIC_EXTINT10 << 16) | MUX_PB10A_EIC_EXTINT10) +#define PORT_PB10A_EIC_EXTINT10 (1ul << 10) +#define PIN_PB10A_EIC_EXTINT_NUM 10L /**< \brief EIC signal: PIN_PB10 External Interrupt Line */ +#define PIN_PA11A_EIC_EXTINT11 11L /**< \brief EIC signal: EXTINT11 on PA11 mux A */ +#define MUX_PA11A_EIC_EXTINT11 0L +#define PINMUX_PA11A_EIC_EXTINT11 ((PIN_PA11A_EIC_EXTINT11 << 16) | MUX_PA11A_EIC_EXTINT11) +#define PORT_PA11A_EIC_EXTINT11 (1ul << 11) +#define PIN_PA11A_EIC_EXTINT_NUM 11L /**< \brief EIC signal: PIN_PA11 External Interrupt Line */ +#define PIN_PA31A_EIC_EXTINT11 31L /**< \brief EIC signal: EXTINT11 on PA31 mux A */ +#define MUX_PA31A_EIC_EXTINT11 0L +#define PINMUX_PA31A_EIC_EXTINT11 ((PIN_PA31A_EIC_EXTINT11 << 16) | MUX_PA31A_EIC_EXTINT11) +#define PORT_PA31A_EIC_EXTINT11 (1ul << 31) +#define PIN_PA31A_EIC_EXTINT_NUM 11L /**< \brief EIC signal: PIN_PA31 External Interrupt Line */ +#define PIN_PB11A_EIC_EXTINT11 43L /**< \brief EIC signal: EXTINT11 on PB11 mux A */ +#define MUX_PB11A_EIC_EXTINT11 0L +#define PINMUX_PB11A_EIC_EXTINT11 ((PIN_PB11A_EIC_EXTINT11 << 16) | MUX_PB11A_EIC_EXTINT11) +#define PORT_PB11A_EIC_EXTINT11 (1ul << 11) +#define PIN_PB11A_EIC_EXTINT_NUM 11L /**< \brief EIC signal: PIN_PB11 External Interrupt Line */ +#define PIN_PA12A_EIC_EXTINT12 12L /**< \brief EIC signal: EXTINT12 on PA12 mux A */ +#define MUX_PA12A_EIC_EXTINT12 0L +#define PINMUX_PA12A_EIC_EXTINT12 ((PIN_PA12A_EIC_EXTINT12 << 16) | MUX_PA12A_EIC_EXTINT12) +#define PORT_PA12A_EIC_EXTINT12 (1ul << 12) +#define PIN_PA12A_EIC_EXTINT_NUM 12L /**< \brief EIC signal: PIN_PA12 External Interrupt Line */ +#define PIN_PA24A_EIC_EXTINT12 24L /**< \brief EIC signal: EXTINT12 on PA24 mux A */ +#define MUX_PA24A_EIC_EXTINT12 0L +#define PINMUX_PA24A_EIC_EXTINT12 ((PIN_PA24A_EIC_EXTINT12 << 16) | MUX_PA24A_EIC_EXTINT12) +#define PORT_PA24A_EIC_EXTINT12 (1ul << 24) +#define PIN_PA24A_EIC_EXTINT_NUM 12L /**< \brief EIC signal: PIN_PA24 External Interrupt Line */ +#define PIN_PA13A_EIC_EXTINT13 13L /**< \brief EIC signal: EXTINT13 on PA13 mux A */ +#define MUX_PA13A_EIC_EXTINT13 0L +#define PINMUX_PA13A_EIC_EXTINT13 ((PIN_PA13A_EIC_EXTINT13 << 16) | MUX_PA13A_EIC_EXTINT13) +#define PORT_PA13A_EIC_EXTINT13 (1ul << 13) +#define PIN_PA13A_EIC_EXTINT_NUM 13L /**< \brief EIC signal: PIN_PA13 External Interrupt Line */ +#define PIN_PA25A_EIC_EXTINT13 25L /**< \brief EIC signal: EXTINT13 on PA25 mux A */ +#define MUX_PA25A_EIC_EXTINT13 0L +#define PINMUX_PA25A_EIC_EXTINT13 ((PIN_PA25A_EIC_EXTINT13 << 16) | MUX_PA25A_EIC_EXTINT13) +#define PORT_PA25A_EIC_EXTINT13 (1ul << 25) +#define PIN_PA25A_EIC_EXTINT_NUM 13L /**< \brief EIC signal: PIN_PA25 External Interrupt Line */ +#define PIN_PA14A_EIC_EXTINT14 14L /**< \brief EIC signal: EXTINT14 on PA14 mux A */ +#define MUX_PA14A_EIC_EXTINT14 0L +#define PINMUX_PA14A_EIC_EXTINT14 ((PIN_PA14A_EIC_EXTINT14 << 16) | MUX_PA14A_EIC_EXTINT14) +#define PORT_PA14A_EIC_EXTINT14 (1ul << 14) +#define PIN_PA14A_EIC_EXTINT_NUM 14L /**< \brief EIC signal: PIN_PA14 External Interrupt Line */ +#define PIN_PA27A_EIC_EXTINT15 27L /**< \brief EIC signal: EXTINT15 on PA27 mux A */ +#define MUX_PA27A_EIC_EXTINT15 0L +#define PINMUX_PA27A_EIC_EXTINT15 ((PIN_PA27A_EIC_EXTINT15 << 16) | MUX_PA27A_EIC_EXTINT15) +#define PORT_PA27A_EIC_EXTINT15 (1ul << 27) +#define PIN_PA27A_EIC_EXTINT_NUM 15L /**< \brief EIC signal: PIN_PA27 External Interrupt Line */ +#define PIN_PA15A_EIC_EXTINT15 15L /**< \brief EIC signal: EXTINT15 on PA15 mux A */ +#define MUX_PA15A_EIC_EXTINT15 0L +#define PINMUX_PA15A_EIC_EXTINT15 ((PIN_PA15A_EIC_EXTINT15 << 16) | MUX_PA15A_EIC_EXTINT15) +#define PORT_PA15A_EIC_EXTINT15 (1ul << 15) +#define PIN_PA15A_EIC_EXTINT_NUM 15L /**< \brief EIC signal: PIN_PA15 External Interrupt Line */ +#define PIN_PA08A_EIC_NMI 8L /**< \brief EIC signal: NMI on PA08 mux A */ +#define MUX_PA08A_EIC_NMI 0L +#define PINMUX_PA08A_EIC_NMI ((PIN_PA08A_EIC_NMI << 16) | MUX_PA08A_EIC_NMI) +#define PORT_PA08A_EIC_NMI (1ul << 8) +/* ========== PORT definition for SERCOM0 peripheral ========== */ +#define PIN_PA04D_SERCOM0_PAD0 4L /**< \brief SERCOM0 signal: PAD0 on PA04 mux D */ +#define MUX_PA04D_SERCOM0_PAD0 3L +#define PINMUX_PA04D_SERCOM0_PAD0 ((PIN_PA04D_SERCOM0_PAD0 << 16) | MUX_PA04D_SERCOM0_PAD0) +#define PORT_PA04D_SERCOM0_PAD0 (1ul << 4) +#define PIN_PA08C_SERCOM0_PAD0 8L /**< \brief SERCOM0 signal: PAD0 on PA08 mux C */ +#define MUX_PA08C_SERCOM0_PAD0 2L +#define PINMUX_PA08C_SERCOM0_PAD0 ((PIN_PA08C_SERCOM0_PAD0 << 16) | MUX_PA08C_SERCOM0_PAD0) +#define PORT_PA08C_SERCOM0_PAD0 (1ul << 8) +#define PIN_PA05D_SERCOM0_PAD1 5L /**< \brief SERCOM0 signal: PAD1 on PA05 mux D */ +#define MUX_PA05D_SERCOM0_PAD1 3L +#define PINMUX_PA05D_SERCOM0_PAD1 ((PIN_PA05D_SERCOM0_PAD1 << 16) | MUX_PA05D_SERCOM0_PAD1) +#define PORT_PA05D_SERCOM0_PAD1 (1ul << 5) +#define PIN_PA09C_SERCOM0_PAD1 9L /**< \brief SERCOM0 signal: PAD1 on PA09 mux C */ +#define MUX_PA09C_SERCOM0_PAD1 2L +#define PINMUX_PA09C_SERCOM0_PAD1 ((PIN_PA09C_SERCOM0_PAD1 << 16) | MUX_PA09C_SERCOM0_PAD1) +#define PORT_PA09C_SERCOM0_PAD1 (1ul << 9) +#define PIN_PA06D_SERCOM0_PAD2 6L /**< \brief SERCOM0 signal: PAD2 on PA06 mux D */ +#define MUX_PA06D_SERCOM0_PAD2 3L +#define PINMUX_PA06D_SERCOM0_PAD2 ((PIN_PA06D_SERCOM0_PAD2 << 16) | MUX_PA06D_SERCOM0_PAD2) +#define PORT_PA06D_SERCOM0_PAD2 (1ul << 6) +#define PIN_PA10C_SERCOM0_PAD2 10L /**< \brief SERCOM0 signal: PAD2 on PA10 mux C */ +#define MUX_PA10C_SERCOM0_PAD2 2L +#define PINMUX_PA10C_SERCOM0_PAD2 ((PIN_PA10C_SERCOM0_PAD2 << 16) | MUX_PA10C_SERCOM0_PAD2) +#define PORT_PA10C_SERCOM0_PAD2 (1ul << 10) +#define PIN_PA07D_SERCOM0_PAD3 7L /**< \brief SERCOM0 signal: PAD3 on PA07 mux D */ +#define MUX_PA07D_SERCOM0_PAD3 3L +#define PINMUX_PA07D_SERCOM0_PAD3 ((PIN_PA07D_SERCOM0_PAD3 << 16) | MUX_PA07D_SERCOM0_PAD3) +#define PORT_PA07D_SERCOM0_PAD3 (1ul << 7) +#define PIN_PA11C_SERCOM0_PAD3 11L /**< \brief SERCOM0 signal: PAD3 on PA11 mux C */ +#define MUX_PA11C_SERCOM0_PAD3 2L +#define PINMUX_PA11C_SERCOM0_PAD3 ((PIN_PA11C_SERCOM0_PAD3 << 16) | MUX_PA11C_SERCOM0_PAD3) +#define PORT_PA11C_SERCOM0_PAD3 (1ul << 11) +/* ========== PORT definition for SERCOM1 peripheral ========== */ +#define PIN_PA16C_SERCOM1_PAD0 16L /**< \brief SERCOM1 signal: PAD0 on PA16 mux C */ +#define MUX_PA16C_SERCOM1_PAD0 2L +#define PINMUX_PA16C_SERCOM1_PAD0 ((PIN_PA16C_SERCOM1_PAD0 << 16) | MUX_PA16C_SERCOM1_PAD0) +#define PORT_PA16C_SERCOM1_PAD0 (1ul << 16) +#define PIN_PA17C_SERCOM1_PAD1 17L /**< \brief SERCOM1 signal: PAD1 on PA17 mux C */ +#define MUX_PA17C_SERCOM1_PAD1 2L +#define PINMUX_PA17C_SERCOM1_PAD1 ((PIN_PA17C_SERCOM1_PAD1 << 16) | MUX_PA17C_SERCOM1_PAD1) +#define PORT_PA17C_SERCOM1_PAD1 (1ul << 17) +#define PIN_PA30D_SERCOM1_PAD2 30L /**< \brief SERCOM1 signal: PAD2 on PA30 mux D */ +#define MUX_PA30D_SERCOM1_PAD2 3L +#define PINMUX_PA30D_SERCOM1_PAD2 ((PIN_PA30D_SERCOM1_PAD2 << 16) | MUX_PA30D_SERCOM1_PAD2) +#define PORT_PA30D_SERCOM1_PAD2 (1ul << 30) +#define PIN_PA18C_SERCOM1_PAD2 18L /**< \brief SERCOM1 signal: PAD2 on PA18 mux C */ +#define MUX_PA18C_SERCOM1_PAD2 2L +#define PINMUX_PA18C_SERCOM1_PAD2 ((PIN_PA18C_SERCOM1_PAD2 << 16) | MUX_PA18C_SERCOM1_PAD2) +#define PORT_PA18C_SERCOM1_PAD2 (1ul << 18) +#define PIN_PA31D_SERCOM1_PAD3 31L /**< \brief SERCOM1 signal: PAD3 on PA31 mux D */ +#define MUX_PA31D_SERCOM1_PAD3 3L +#define PINMUX_PA31D_SERCOM1_PAD3 ((PIN_PA31D_SERCOM1_PAD3 << 16) | MUX_PA31D_SERCOM1_PAD3) +#define PORT_PA31D_SERCOM1_PAD3 (1ul << 31) +#define PIN_PA19C_SERCOM1_PAD3 19L /**< \brief SERCOM1 signal: PAD3 on PA19 mux C */ +#define MUX_PA19C_SERCOM1_PAD3 2L +#define PINMUX_PA19C_SERCOM1_PAD3 ((PIN_PA19C_SERCOM1_PAD3 << 16) | MUX_PA19C_SERCOM1_PAD3) +#define PORT_PA19C_SERCOM1_PAD3 (1ul << 19) +/* ========== PORT definition for SERCOM2 peripheral ========== */ +#define PIN_PA08D_SERCOM2_PAD0 8L /**< \brief SERCOM2 signal: PAD0 on PA08 mux D */ +#define MUX_PA08D_SERCOM2_PAD0 3L +#define PINMUX_PA08D_SERCOM2_PAD0 ((PIN_PA08D_SERCOM2_PAD0 << 16) | MUX_PA08D_SERCOM2_PAD0) +#define PORT_PA08D_SERCOM2_PAD0 (1ul << 8) +#define PIN_PA12C_SERCOM2_PAD0 12L /**< \brief SERCOM2 signal: PAD0 on PA12 mux C */ +#define MUX_PA12C_SERCOM2_PAD0 2L +#define PINMUX_PA12C_SERCOM2_PAD0 ((PIN_PA12C_SERCOM2_PAD0 << 16) | MUX_PA12C_SERCOM2_PAD0) +#define PORT_PA12C_SERCOM2_PAD0 (1ul << 12) +#define PIN_PA09D_SERCOM2_PAD1 9L /**< \brief SERCOM2 signal: PAD1 on PA09 mux D */ +#define MUX_PA09D_SERCOM2_PAD1 3L +#define PINMUX_PA09D_SERCOM2_PAD1 ((PIN_PA09D_SERCOM2_PAD1 << 16) | MUX_PA09D_SERCOM2_PAD1) +#define PORT_PA09D_SERCOM2_PAD1 (1ul << 9) +#define PIN_PA13C_SERCOM2_PAD1 13L /**< \brief SERCOM2 signal: PAD1 on PA13 mux C */ +#define MUX_PA13C_SERCOM2_PAD1 2L +#define PINMUX_PA13C_SERCOM2_PAD1 ((PIN_PA13C_SERCOM2_PAD1 << 16) | MUX_PA13C_SERCOM2_PAD1) +#define PORT_PA13C_SERCOM2_PAD1 (1ul << 13) +#define PIN_PA10D_SERCOM2_PAD2 10L /**< \brief SERCOM2 signal: PAD2 on PA10 mux D */ +#define MUX_PA10D_SERCOM2_PAD2 3L +#define PINMUX_PA10D_SERCOM2_PAD2 ((PIN_PA10D_SERCOM2_PAD2 << 16) | MUX_PA10D_SERCOM2_PAD2) +#define PORT_PA10D_SERCOM2_PAD2 (1ul << 10) +#define PIN_PA14C_SERCOM2_PAD2 14L /**< \brief SERCOM2 signal: PAD2 on PA14 mux C */ +#define MUX_PA14C_SERCOM2_PAD2 2L +#define PINMUX_PA14C_SERCOM2_PAD2 ((PIN_PA14C_SERCOM2_PAD2 << 16) | MUX_PA14C_SERCOM2_PAD2) +#define PORT_PA14C_SERCOM2_PAD2 (1ul << 14) +#define PIN_PA11D_SERCOM2_PAD3 11L /**< \brief SERCOM2 signal: PAD3 on PA11 mux D */ +#define MUX_PA11D_SERCOM2_PAD3 3L +#define PINMUX_PA11D_SERCOM2_PAD3 ((PIN_PA11D_SERCOM2_PAD3 << 16) | MUX_PA11D_SERCOM2_PAD3) +#define PORT_PA11D_SERCOM2_PAD3 (1ul << 11) +#define PIN_PA15C_SERCOM2_PAD3 15L /**< \brief SERCOM2 signal: PAD3 on PA15 mux C */ +#define MUX_PA15C_SERCOM2_PAD3 2L +#define PINMUX_PA15C_SERCOM2_PAD3 ((PIN_PA15C_SERCOM2_PAD3 << 16) | MUX_PA15C_SERCOM2_PAD3) +#define PORT_PA15C_SERCOM2_PAD3 (1ul << 15) +/* ========== PORT definition for SERCOM3 peripheral ========== */ +#define PIN_PA16D_SERCOM3_PAD0 16L /**< \brief SERCOM3 signal: PAD0 on PA16 mux D */ +#define MUX_PA16D_SERCOM3_PAD0 3L +#define PINMUX_PA16D_SERCOM3_PAD0 ((PIN_PA16D_SERCOM3_PAD0 << 16) | MUX_PA16D_SERCOM3_PAD0) +#define PORT_PA16D_SERCOM3_PAD0 (1ul << 16) +#define PIN_PA22C_SERCOM3_PAD0 22L /**< \brief SERCOM3 signal: PAD0 on PA22 mux C */ +#define MUX_PA22C_SERCOM3_PAD0 2L +#define PINMUX_PA22C_SERCOM3_PAD0 ((PIN_PA22C_SERCOM3_PAD0 << 16) | MUX_PA22C_SERCOM3_PAD0) +#define PORT_PA22C_SERCOM3_PAD0 (1ul << 22) +#define PIN_PA17D_SERCOM3_PAD1 17L /**< \brief SERCOM3 signal: PAD1 on PA17 mux D */ +#define MUX_PA17D_SERCOM3_PAD1 3L +#define PINMUX_PA17D_SERCOM3_PAD1 ((PIN_PA17D_SERCOM3_PAD1 << 16) | MUX_PA17D_SERCOM3_PAD1) +#define PORT_PA17D_SERCOM3_PAD1 (1ul << 17) +#define PIN_PA23C_SERCOM3_PAD1 23L /**< \brief SERCOM3 signal: PAD1 on PA23 mux C */ +#define MUX_PA23C_SERCOM3_PAD1 2L +#define PINMUX_PA23C_SERCOM3_PAD1 ((PIN_PA23C_SERCOM3_PAD1 << 16) | MUX_PA23C_SERCOM3_PAD1) +#define PORT_PA23C_SERCOM3_PAD1 (1ul << 23) +#define PIN_PA18D_SERCOM3_PAD2 18L /**< \brief SERCOM3 signal: PAD2 on PA18 mux D */ +#define MUX_PA18D_SERCOM3_PAD2 3L +#define PINMUX_PA18D_SERCOM3_PAD2 ((PIN_PA18D_SERCOM3_PAD2 << 16) | MUX_PA18D_SERCOM3_PAD2) +#define PORT_PA18D_SERCOM3_PAD2 (1ul << 18) +#define PIN_PA20D_SERCOM3_PAD2 20L /**< \brief SERCOM3 signal: PAD2 on PA20 mux D */ +#define MUX_PA20D_SERCOM3_PAD2 3L +#define PINMUX_PA20D_SERCOM3_PAD2 ((PIN_PA20D_SERCOM3_PAD2 << 16) | MUX_PA20D_SERCOM3_PAD2) +#define PORT_PA20D_SERCOM3_PAD2 (1ul << 20) +#define PIN_PA24C_SERCOM3_PAD2 24L /**< \brief SERCOM3 signal: PAD2 on PA24 mux C */ +#define MUX_PA24C_SERCOM3_PAD2 2L +#define PINMUX_PA24C_SERCOM3_PAD2 ((PIN_PA24C_SERCOM3_PAD2 << 16) | MUX_PA24C_SERCOM3_PAD2) +#define PORT_PA24C_SERCOM3_PAD2 (1ul << 24) +#define PIN_PA19D_SERCOM3_PAD3 19L /**< \brief SERCOM3 signal: PAD3 on PA19 mux D */ +#define MUX_PA19D_SERCOM3_PAD3 3L +#define PINMUX_PA19D_SERCOM3_PAD3 ((PIN_PA19D_SERCOM3_PAD3 << 16) | MUX_PA19D_SERCOM3_PAD3) +#define PORT_PA19D_SERCOM3_PAD3 (1ul << 19) +#define PIN_PA21D_SERCOM3_PAD3 21L /**< \brief SERCOM3 signal: PAD3 on PA21 mux D */ +#define MUX_PA21D_SERCOM3_PAD3 3L +#define PINMUX_PA21D_SERCOM3_PAD3 ((PIN_PA21D_SERCOM3_PAD3 << 16) | MUX_PA21D_SERCOM3_PAD3) +#define PORT_PA21D_SERCOM3_PAD3 (1ul << 21) +#define PIN_PA25C_SERCOM3_PAD3 25L /**< \brief SERCOM3 signal: PAD3 on PA25 mux C */ +#define MUX_PA25C_SERCOM3_PAD3 2L +#define PINMUX_PA25C_SERCOM3_PAD3 ((PIN_PA25C_SERCOM3_PAD3 << 16) | MUX_PA25C_SERCOM3_PAD3) +#define PORT_PA25C_SERCOM3_PAD3 (1ul << 25) +/* ========== PORT definition for SERCOM4 peripheral ========== */ +#define PIN_PA12D_SERCOM4_PAD0 12L /**< \brief SERCOM4 signal: PAD0 on PA12 mux D */ +#define MUX_PA12D_SERCOM4_PAD0 3L +#define PINMUX_PA12D_SERCOM4_PAD0 ((PIN_PA12D_SERCOM4_PAD0 << 16) | MUX_PA12D_SERCOM4_PAD0) +#define PORT_PA12D_SERCOM4_PAD0 (1ul << 12) +#define PIN_PB08D_SERCOM4_PAD0 40L /**< \brief SERCOM4 signal: PAD0 on PB08 mux D */ +#define MUX_PB08D_SERCOM4_PAD0 3L +#define PINMUX_PB08D_SERCOM4_PAD0 ((PIN_PB08D_SERCOM4_PAD0 << 16) | MUX_PB08D_SERCOM4_PAD0) +#define PORT_PB08D_SERCOM4_PAD0 (1ul << 8) +#define PIN_PA13D_SERCOM4_PAD1 13L /**< \brief SERCOM4 signal: PAD1 on PA13 mux D */ +#define MUX_PA13D_SERCOM4_PAD1 3L +#define PINMUX_PA13D_SERCOM4_PAD1 ((PIN_PA13D_SERCOM4_PAD1 << 16) | MUX_PA13D_SERCOM4_PAD1) +#define PORT_PA13D_SERCOM4_PAD1 (1ul << 13) +#define PIN_PB09D_SERCOM4_PAD1 41L /**< \brief SERCOM4 signal: PAD1 on PB09 mux D */ +#define MUX_PB09D_SERCOM4_PAD1 3L +#define PINMUX_PB09D_SERCOM4_PAD1 ((PIN_PB09D_SERCOM4_PAD1 << 16) | MUX_PB09D_SERCOM4_PAD1) +#define PORT_PB09D_SERCOM4_PAD1 (1ul << 9) +#define PIN_PA14D_SERCOM4_PAD2 14L /**< \brief SERCOM4 signal: PAD2 on PA14 mux D */ +#define MUX_PA14D_SERCOM4_PAD2 3L +#define PINMUX_PA14D_SERCOM4_PAD2 ((PIN_PA14D_SERCOM4_PAD2 << 16) | MUX_PA14D_SERCOM4_PAD2) +#define PORT_PA14D_SERCOM4_PAD2 (1ul << 14) +#define PIN_PB10D_SERCOM4_PAD2 42L /**< \brief SERCOM4 signal: PAD2 on PB10 mux D */ +#define MUX_PB10D_SERCOM4_PAD2 3L +#define PINMUX_PB10D_SERCOM4_PAD2 ((PIN_PB10D_SERCOM4_PAD2 << 16) | MUX_PB10D_SERCOM4_PAD2) +#define PORT_PB10D_SERCOM4_PAD2 (1ul << 10) +#define PIN_PA15D_SERCOM4_PAD3 15L /**< \brief SERCOM4 signal: PAD3 on PA15 mux D */ +#define MUX_PA15D_SERCOM4_PAD3 3L +#define PINMUX_PA15D_SERCOM4_PAD3 ((PIN_PA15D_SERCOM4_PAD3 << 16) | MUX_PA15D_SERCOM4_PAD3) +#define PORT_PA15D_SERCOM4_PAD3 (1ul << 15) +#define PIN_PB11D_SERCOM4_PAD3 43L /**< \brief SERCOM4 signal: PAD3 on PB11 mux D */ +#define MUX_PB11D_SERCOM4_PAD3 3L +#define PINMUX_PB11D_SERCOM4_PAD3 ((PIN_PB11D_SERCOM4_PAD3 << 16) | MUX_PB11D_SERCOM4_PAD3) +#define PORT_PB11D_SERCOM4_PAD3 (1ul << 11) +/* ========== PORT definition for SERCOM5 peripheral ========== */ +#define PIN_PA22D_SERCOM5_PAD0 22L /**< \brief SERCOM5 signal: PAD0 on PA22 mux D */ +#define MUX_PA22D_SERCOM5_PAD0 3L +#define PINMUX_PA22D_SERCOM5_PAD0 ((PIN_PA22D_SERCOM5_PAD0 << 16) | MUX_PA22D_SERCOM5_PAD0) +#define PORT_PA22D_SERCOM5_PAD0 (1ul << 22) +#define PIN_PB02D_SERCOM5_PAD0 34L /**< \brief SERCOM5 signal: PAD0 on PB02 mux D */ +#define MUX_PB02D_SERCOM5_PAD0 3L +#define PINMUX_PB02D_SERCOM5_PAD0 ((PIN_PB02D_SERCOM5_PAD0 << 16) | MUX_PB02D_SERCOM5_PAD0) +#define PORT_PB02D_SERCOM5_PAD0 (1ul << 2) +#define PIN_PA23D_SERCOM5_PAD1 23L /**< \brief SERCOM5 signal: PAD1 on PA23 mux D */ +#define MUX_PA23D_SERCOM5_PAD1 3L +#define PINMUX_PA23D_SERCOM5_PAD1 ((PIN_PA23D_SERCOM5_PAD1 << 16) | MUX_PA23D_SERCOM5_PAD1) +#define PORT_PA23D_SERCOM5_PAD1 (1ul << 23) +#define PIN_PB03D_SERCOM5_PAD1 35L /**< \brief SERCOM5 signal: PAD1 on PB03 mux D */ +#define MUX_PB03D_SERCOM5_PAD1 3L +#define PINMUX_PB03D_SERCOM5_PAD1 ((PIN_PB03D_SERCOM5_PAD1 << 16) | MUX_PB03D_SERCOM5_PAD1) +#define PORT_PB03D_SERCOM5_PAD1 (1ul << 3) +#define PIN_PA24D_SERCOM5_PAD2 24L /**< \brief SERCOM5 signal: PAD2 on PA24 mux D */ +#define MUX_PA24D_SERCOM5_PAD2 3L +#define PINMUX_PA24D_SERCOM5_PAD2 ((PIN_PA24D_SERCOM5_PAD2 << 16) | MUX_PA24D_SERCOM5_PAD2) +#define PORT_PA24D_SERCOM5_PAD2 (1ul << 24) +#define PIN_PB00D_SERCOM5_PAD2 32L /**< \brief SERCOM5 signal: PAD2 on PB00 mux D */ +#define MUX_PB00D_SERCOM5_PAD2 3L +#define PINMUX_PB00D_SERCOM5_PAD2 ((PIN_PB00D_SERCOM5_PAD2 << 16) | MUX_PB00D_SERCOM5_PAD2) +#define PORT_PB00D_SERCOM5_PAD2 (1ul << 0) +#define PIN_PA20C_SERCOM5_PAD2 20L /**< \brief SERCOM5 signal: PAD2 on PA20 mux C */ +#define MUX_PA20C_SERCOM5_PAD2 2L +#define PINMUX_PA20C_SERCOM5_PAD2 ((PIN_PA20C_SERCOM5_PAD2 << 16) | MUX_PA20C_SERCOM5_PAD2) +#define PORT_PA20C_SERCOM5_PAD2 (1ul << 20) +#define PIN_PA25D_SERCOM5_PAD3 25L /**< \brief SERCOM5 signal: PAD3 on PA25 mux D */ +#define MUX_PA25D_SERCOM5_PAD3 3L +#define PINMUX_PA25D_SERCOM5_PAD3 ((PIN_PA25D_SERCOM5_PAD3 << 16) | MUX_PA25D_SERCOM5_PAD3) +#define PORT_PA25D_SERCOM5_PAD3 (1ul << 25) +#define PIN_PB01D_SERCOM5_PAD3 33L /**< \brief SERCOM5 signal: PAD3 on PB01 mux D */ +#define MUX_PB01D_SERCOM5_PAD3 3L +#define PINMUX_PB01D_SERCOM5_PAD3 ((PIN_PB01D_SERCOM5_PAD3 << 16) | MUX_PB01D_SERCOM5_PAD3) +#define PORT_PB01D_SERCOM5_PAD3 (1ul << 1) +#define PIN_PA21C_SERCOM5_PAD3 21L /**< \brief SERCOM5 signal: PAD3 on PA21 mux C */ +#define MUX_PA21C_SERCOM5_PAD3 2L +#define PINMUX_PA21C_SERCOM5_PAD3 ((PIN_PA21C_SERCOM5_PAD3 << 16) | MUX_PA21C_SERCOM5_PAD3) +#define PORT_PA21C_SERCOM5_PAD3 (1ul << 21) +/* ========== PORT definition for TCC0 peripheral ========== */ +#define PIN_PA04E_TCC0_WO0 4L /**< \brief TCC0 signal: WO0 on PA04 mux E */ +#define MUX_PA04E_TCC0_WO0 4L +#define PINMUX_PA04E_TCC0_WO0 ((PIN_PA04E_TCC0_WO0 << 16) | MUX_PA04E_TCC0_WO0) +#define PORT_PA04E_TCC0_WO0 (1ul << 4) +#define PIN_PA08E_TCC0_WO0 8L /**< \brief TCC0 signal: WO0 on PA08 mux E */ +#define MUX_PA08E_TCC0_WO0 4L +#define PINMUX_PA08E_TCC0_WO0 ((PIN_PA08E_TCC0_WO0 << 16) | MUX_PA08E_TCC0_WO0) +#define PORT_PA08E_TCC0_WO0 (1ul << 8) +#define PIN_PA05E_TCC0_WO1 5L /**< \brief TCC0 signal: WO1 on PA05 mux E */ +#define MUX_PA05E_TCC0_WO1 4L +#define PINMUX_PA05E_TCC0_WO1 ((PIN_PA05E_TCC0_WO1 << 16) | MUX_PA05E_TCC0_WO1) +#define PORT_PA05E_TCC0_WO1 (1ul << 5) +#define PIN_PA09E_TCC0_WO1 9L /**< \brief TCC0 signal: WO1 on PA09 mux E */ +#define MUX_PA09E_TCC0_WO1 4L +#define PINMUX_PA09E_TCC0_WO1 ((PIN_PA09E_TCC0_WO1 << 16) | MUX_PA09E_TCC0_WO1) +#define PORT_PA09E_TCC0_WO1 (1ul << 9) +#define PIN_PA10F_TCC0_WO2 10L /**< \brief TCC0 signal: WO2 on PA10 mux F */ +#define MUX_PA10F_TCC0_WO2 5L +#define PINMUX_PA10F_TCC0_WO2 ((PIN_PA10F_TCC0_WO2 << 16) | MUX_PA10F_TCC0_WO2) +#define PORT_PA10F_TCC0_WO2 (1ul << 10) +#define PIN_PA18F_TCC0_WO2 18L /**< \brief TCC0 signal: WO2 on PA18 mux F */ +#define MUX_PA18F_TCC0_WO2 5L +#define PINMUX_PA18F_TCC0_WO2 ((PIN_PA18F_TCC0_WO2 << 16) | MUX_PA18F_TCC0_WO2) +#define PORT_PA18F_TCC0_WO2 (1ul << 18) +#define PIN_PA11F_TCC0_WO3 11L /**< \brief TCC0 signal: WO3 on PA11 mux F */ +#define MUX_PA11F_TCC0_WO3 5L +#define PINMUX_PA11F_TCC0_WO3 ((PIN_PA11F_TCC0_WO3 << 16) | MUX_PA11F_TCC0_WO3) +#define PORT_PA11F_TCC0_WO3 (1ul << 11) +#define PIN_PA19F_TCC0_WO3 19L /**< \brief TCC0 signal: WO3 on PA19 mux F */ +#define MUX_PA19F_TCC0_WO3 5L +#define PINMUX_PA19F_TCC0_WO3 ((PIN_PA19F_TCC0_WO3 << 16) | MUX_PA19F_TCC0_WO3) +#define PORT_PA19F_TCC0_WO3 (1ul << 19) +#define PIN_PA22F_TCC0_WO4 22L /**< \brief TCC0 signal: WO4 on PA22 mux F */ +#define MUX_PA22F_TCC0_WO4 5L +#define PINMUX_PA22F_TCC0_WO4 ((PIN_PA22F_TCC0_WO4 << 16) | MUX_PA22F_TCC0_WO4) +#define PORT_PA22F_TCC0_WO4 (1ul << 22) +#define PIN_PB10F_TCC0_WO4 42L /**< \brief TCC0 signal: WO4 on PB10 mux F */ +#define MUX_PB10F_TCC0_WO4 5L +#define PINMUX_PB10F_TCC0_WO4 ((PIN_PB10F_TCC0_WO4 << 16) | MUX_PB10F_TCC0_WO4) +#define PORT_PB10F_TCC0_WO4 (1ul << 10) +#define PIN_PA14F_TCC0_WO4 14L /**< \brief TCC0 signal: WO4 on PA14 mux F */ +#define MUX_PA14F_TCC0_WO4 5L +#define PINMUX_PA14F_TCC0_WO4 ((PIN_PA14F_TCC0_WO4 << 16) | MUX_PA14F_TCC0_WO4) +#define PORT_PA14F_TCC0_WO4 (1ul << 14) +#define PIN_PA23F_TCC0_WO5 23L /**< \brief TCC0 signal: WO5 on PA23 mux F */ +#define MUX_PA23F_TCC0_WO5 5L +#define PINMUX_PA23F_TCC0_WO5 ((PIN_PA23F_TCC0_WO5 << 16) | MUX_PA23F_TCC0_WO5) +#define PORT_PA23F_TCC0_WO5 (1ul << 23) +#define PIN_PB11F_TCC0_WO5 43L /**< \brief TCC0 signal: WO5 on PB11 mux F */ +#define MUX_PB11F_TCC0_WO5 5L +#define PINMUX_PB11F_TCC0_WO5 ((PIN_PB11F_TCC0_WO5 << 16) | MUX_PB11F_TCC0_WO5) +#define PORT_PB11F_TCC0_WO5 (1ul << 11) +#define PIN_PA15F_TCC0_WO5 15L /**< \brief TCC0 signal: WO5 on PA15 mux F */ +#define MUX_PA15F_TCC0_WO5 5L +#define PINMUX_PA15F_TCC0_WO5 ((PIN_PA15F_TCC0_WO5 << 16) | MUX_PA15F_TCC0_WO5) +#define PORT_PA15F_TCC0_WO5 (1ul << 15) +#define PIN_PA12F_TCC0_WO6 12L /**< \brief TCC0 signal: WO6 on PA12 mux F */ +#define MUX_PA12F_TCC0_WO6 5L +#define PINMUX_PA12F_TCC0_WO6 ((PIN_PA12F_TCC0_WO6 << 16) | MUX_PA12F_TCC0_WO6) +#define PORT_PA12F_TCC0_WO6 (1ul << 12) +#define PIN_PA20F_TCC0_WO6 20L /**< \brief TCC0 signal: WO6 on PA20 mux F */ +#define MUX_PA20F_TCC0_WO6 5L +#define PINMUX_PA20F_TCC0_WO6 ((PIN_PA20F_TCC0_WO6 << 16) | MUX_PA20F_TCC0_WO6) +#define PORT_PA20F_TCC0_WO6 (1ul << 20) +#define PIN_PA16F_TCC0_WO6 16L /**< \brief TCC0 signal: WO6 on PA16 mux F */ +#define MUX_PA16F_TCC0_WO6 5L +#define PINMUX_PA16F_TCC0_WO6 ((PIN_PA16F_TCC0_WO6 << 16) | MUX_PA16F_TCC0_WO6) +#define PORT_PA16F_TCC0_WO6 (1ul << 16) +#define PIN_PA13F_TCC0_WO7 13L /**< \brief TCC0 signal: WO7 on PA13 mux F */ +#define MUX_PA13F_TCC0_WO7 5L +#define PINMUX_PA13F_TCC0_WO7 ((PIN_PA13F_TCC0_WO7 << 16) | MUX_PA13F_TCC0_WO7) +#define PORT_PA13F_TCC0_WO7 (1ul << 13) +#define PIN_PA21F_TCC0_WO7 21L /**< \brief TCC0 signal: WO7 on PA21 mux F */ +#define MUX_PA21F_TCC0_WO7 5L +#define PINMUX_PA21F_TCC0_WO7 ((PIN_PA21F_TCC0_WO7 << 16) | MUX_PA21F_TCC0_WO7) +#define PORT_PA21F_TCC0_WO7 (1ul << 21) +#define PIN_PA17F_TCC0_WO7 17L /**< \brief TCC0 signal: WO7 on PA17 mux F */ +#define MUX_PA17F_TCC0_WO7 5L +#define PINMUX_PA17F_TCC0_WO7 ((PIN_PA17F_TCC0_WO7 << 16) | MUX_PA17F_TCC0_WO7) +#define PORT_PA17F_TCC0_WO7 (1ul << 17) +/* ========== PORT definition for TCC1 peripheral ========== */ +#define PIN_PA06E_TCC1_WO0 6L /**< \brief TCC1 signal: WO0 on PA06 mux E */ +#define MUX_PA06E_TCC1_WO0 4L +#define PINMUX_PA06E_TCC1_WO0 ((PIN_PA06E_TCC1_WO0 << 16) | MUX_PA06E_TCC1_WO0) +#define PORT_PA06E_TCC1_WO0 (1ul << 6) +#define PIN_PA10E_TCC1_WO0 10L /**< \brief TCC1 signal: WO0 on PA10 mux E */ +#define MUX_PA10E_TCC1_WO0 4L +#define PINMUX_PA10E_TCC1_WO0 ((PIN_PA10E_TCC1_WO0 << 16) | MUX_PA10E_TCC1_WO0) +#define PORT_PA10E_TCC1_WO0 (1ul << 10) +#define PIN_PA30E_TCC1_WO0 30L /**< \brief TCC1 signal: WO0 on PA30 mux E */ +#define MUX_PA30E_TCC1_WO0 4L +#define PINMUX_PA30E_TCC1_WO0 ((PIN_PA30E_TCC1_WO0 << 16) | MUX_PA30E_TCC1_WO0) +#define PORT_PA30E_TCC1_WO0 (1ul << 30) +#define PIN_PA07E_TCC1_WO1 7L /**< \brief TCC1 signal: WO1 on PA07 mux E */ +#define MUX_PA07E_TCC1_WO1 4L +#define PINMUX_PA07E_TCC1_WO1 ((PIN_PA07E_TCC1_WO1 << 16) | MUX_PA07E_TCC1_WO1) +#define PORT_PA07E_TCC1_WO1 (1ul << 7) +#define PIN_PA11E_TCC1_WO1 11L /**< \brief TCC1 signal: WO1 on PA11 mux E */ +#define MUX_PA11E_TCC1_WO1 4L +#define PINMUX_PA11E_TCC1_WO1 ((PIN_PA11E_TCC1_WO1 << 16) | MUX_PA11E_TCC1_WO1) +#define PORT_PA11E_TCC1_WO1 (1ul << 11) +#define PIN_PA31E_TCC1_WO1 31L /**< \brief TCC1 signal: WO1 on PA31 mux E */ +#define MUX_PA31E_TCC1_WO1 4L +#define PINMUX_PA31E_TCC1_WO1 ((PIN_PA31E_TCC1_WO1 << 16) | MUX_PA31E_TCC1_WO1) +#define PORT_PA31E_TCC1_WO1 (1ul << 31) +#define PIN_PA08F_TCC1_WO2 8L /**< \brief TCC1 signal: WO2 on PA08 mux F */ +#define MUX_PA08F_TCC1_WO2 5L +#define PINMUX_PA08F_TCC1_WO2 ((PIN_PA08F_TCC1_WO2 << 16) | MUX_PA08F_TCC1_WO2) +#define PORT_PA08F_TCC1_WO2 (1ul << 8) +#define PIN_PA24F_TCC1_WO2 24L /**< \brief TCC1 signal: WO2 on PA24 mux F */ +#define MUX_PA24F_TCC1_WO2 5L +#define PINMUX_PA24F_TCC1_WO2 ((PIN_PA24F_TCC1_WO2 << 16) | MUX_PA24F_TCC1_WO2) +#define PORT_PA24F_TCC1_WO2 (1ul << 24) +#define PIN_PA09F_TCC1_WO3 9L /**< \brief TCC1 signal: WO3 on PA09 mux F */ +#define MUX_PA09F_TCC1_WO3 5L +#define PINMUX_PA09F_TCC1_WO3 ((PIN_PA09F_TCC1_WO3 << 16) | MUX_PA09F_TCC1_WO3) +#define PORT_PA09F_TCC1_WO3 (1ul << 9) +#define PIN_PA25F_TCC1_WO3 25L /**< \brief TCC1 signal: WO3 on PA25 mux F */ +#define MUX_PA25F_TCC1_WO3 5L +#define PINMUX_PA25F_TCC1_WO3 ((PIN_PA25F_TCC1_WO3 << 16) | MUX_PA25F_TCC1_WO3) +#define PORT_PA25F_TCC1_WO3 (1ul << 25) +/* ========== PORT definition for TCC2 peripheral ========== */ +#define PIN_PA12E_TCC2_WO0 12L /**< \brief TCC2 signal: WO0 on PA12 mux E */ +#define MUX_PA12E_TCC2_WO0 4L +#define PINMUX_PA12E_TCC2_WO0 ((PIN_PA12E_TCC2_WO0 << 16) | MUX_PA12E_TCC2_WO0) +#define PORT_PA12E_TCC2_WO0 (1ul << 12) +#define PIN_PA16E_TCC2_WO0 16L /**< \brief TCC2 signal: WO0 on PA16 mux E */ +#define MUX_PA16E_TCC2_WO0 4L +#define PINMUX_PA16E_TCC2_WO0 ((PIN_PA16E_TCC2_WO0 << 16) | MUX_PA16E_TCC2_WO0) +#define PORT_PA16E_TCC2_WO0 (1ul << 16) +#define PIN_PA13E_TCC2_WO1 13L /**< \brief TCC2 signal: WO1 on PA13 mux E */ +#define MUX_PA13E_TCC2_WO1 4L +#define PINMUX_PA13E_TCC2_WO1 ((PIN_PA13E_TCC2_WO1 << 16) | MUX_PA13E_TCC2_WO1) +#define PORT_PA13E_TCC2_WO1 (1ul << 13) +#define PIN_PA17E_TCC2_WO1 17L /**< \brief TCC2 signal: WO1 on PA17 mux E */ +#define MUX_PA17E_TCC2_WO1 4L +#define PINMUX_PA17E_TCC2_WO1 ((PIN_PA17E_TCC2_WO1 << 16) | MUX_PA17E_TCC2_WO1) +#define PORT_PA17E_TCC2_WO1 (1ul << 17) +/* ========== PORT definition for TC3 peripheral ========== */ +#define PIN_PA18E_TC3_WO0 18L /**< \brief TC3 signal: WO0 on PA18 mux E */ +#define MUX_PA18E_TC3_WO0 4L +#define PINMUX_PA18E_TC3_WO0 ((PIN_PA18E_TC3_WO0 << 16) | MUX_PA18E_TC3_WO0) +#define PORT_PA18E_TC3_WO0 (1ul << 18) +#define PIN_PA14E_TC3_WO0 14L /**< \brief TC3 signal: WO0 on PA14 mux E */ +#define MUX_PA14E_TC3_WO0 4L +#define PINMUX_PA14E_TC3_WO0 ((PIN_PA14E_TC3_WO0 << 16) | MUX_PA14E_TC3_WO0) +#define PORT_PA14E_TC3_WO0 (1ul << 14) +#define PIN_PA19E_TC3_WO1 19L /**< \brief TC3 signal: WO1 on PA19 mux E */ +#define MUX_PA19E_TC3_WO1 4L +#define PINMUX_PA19E_TC3_WO1 ((PIN_PA19E_TC3_WO1 << 16) | MUX_PA19E_TC3_WO1) +#define PORT_PA19E_TC3_WO1 (1ul << 19) +#define PIN_PA15E_TC3_WO1 15L /**< \brief TC3 signal: WO1 on PA15 mux E */ +#define MUX_PA15E_TC3_WO1 4L +#define PINMUX_PA15E_TC3_WO1 ((PIN_PA15E_TC3_WO1 << 16) | MUX_PA15E_TC3_WO1) +#define PORT_PA15E_TC3_WO1 (1ul << 15) +/* ========== PORT definition for TC4 peripheral ========== */ +#define PIN_PA22E_TC4_WO0 22L /**< \brief TC4 signal: WO0 on PA22 mux E */ +#define MUX_PA22E_TC4_WO0 4L +#define PINMUX_PA22E_TC4_WO0 ((PIN_PA22E_TC4_WO0 << 16) | MUX_PA22E_TC4_WO0) +#define PORT_PA22E_TC4_WO0 (1ul << 22) +#define PIN_PB08E_TC4_WO0 40L /**< \brief TC4 signal: WO0 on PB08 mux E */ +#define MUX_PB08E_TC4_WO0 4L +#define PINMUX_PB08E_TC4_WO0 ((PIN_PB08E_TC4_WO0 << 16) | MUX_PB08E_TC4_WO0) +#define PORT_PB08E_TC4_WO0 (1ul << 8) +#define PIN_PA23E_TC4_WO1 23L /**< \brief TC4 signal: WO1 on PA23 mux E */ +#define MUX_PA23E_TC4_WO1 4L +#define PINMUX_PA23E_TC4_WO1 ((PIN_PA23E_TC4_WO1 << 16) | MUX_PA23E_TC4_WO1) +#define PORT_PA23E_TC4_WO1 (1ul << 23) +#define PIN_PB09E_TC4_WO1 41L /**< \brief TC4 signal: WO1 on PB09 mux E */ +#define MUX_PB09E_TC4_WO1 4L +#define PINMUX_PB09E_TC4_WO1 ((PIN_PB09E_TC4_WO1 << 16) | MUX_PB09E_TC4_WO1) +#define PORT_PB09E_TC4_WO1 (1ul << 9) +/* ========== PORT definition for TC5 peripheral ========== */ +#define PIN_PA24E_TC5_WO0 24L /**< \brief TC5 signal: WO0 on PA24 mux E */ +#define MUX_PA24E_TC5_WO0 4L +#define PINMUX_PA24E_TC5_WO0 ((PIN_PA24E_TC5_WO0 << 16) | MUX_PA24E_TC5_WO0) +#define PORT_PA24E_TC5_WO0 (1ul << 24) +#define PIN_PB10E_TC5_WO0 42L /**< \brief TC5 signal: WO0 on PB10 mux E */ +#define MUX_PB10E_TC5_WO0 4L +#define PINMUX_PB10E_TC5_WO0 ((PIN_PB10E_TC5_WO0 << 16) | MUX_PB10E_TC5_WO0) +#define PORT_PB10E_TC5_WO0 (1ul << 10) +#define PIN_PA25E_TC5_WO1 25L /**< \brief TC5 signal: WO1 on PA25 mux E */ +#define MUX_PA25E_TC5_WO1 4L +#define PINMUX_PA25E_TC5_WO1 ((PIN_PA25E_TC5_WO1 << 16) | MUX_PA25E_TC5_WO1) +#define PORT_PA25E_TC5_WO1 (1ul << 25) +#define PIN_PB11E_TC5_WO1 43L /**< \brief TC5 signal: WO1 on PB11 mux E */ +#define MUX_PB11E_TC5_WO1 4L +#define PINMUX_PB11E_TC5_WO1 ((PIN_PB11E_TC5_WO1 << 16) | MUX_PB11E_TC5_WO1) +#define PORT_PB11E_TC5_WO1 (1ul << 11) +/* ========== PORT definition for TC6 peripheral ========== */ +#define PIN_PB02E_TC6_WO0 34L /**< \brief TC6 signal: WO0 on PB02 mux E */ +#define MUX_PB02E_TC6_WO0 4L +#define PINMUX_PB02E_TC6_WO0 ((PIN_PB02E_TC6_WO0 << 16) | MUX_PB02E_TC6_WO0) +#define PORT_PB02E_TC6_WO0 (1ul << 2) +#define PIN_PB03E_TC6_WO1 35L /**< \brief TC6 signal: WO1 on PB03 mux E */ +#define MUX_PB03E_TC6_WO1 4L +#define PINMUX_PB03E_TC6_WO1 ((PIN_PB03E_TC6_WO1 << 16) | MUX_PB03E_TC6_WO1) +#define PORT_PB03E_TC6_WO1 (1ul << 3) +/* ========== PORT definition for TC7 peripheral ========== */ +#define PIN_PA20E_TC7_WO0 20L /**< \brief TC7 signal: WO0 on PA20 mux E */ +#define MUX_PA20E_TC7_WO0 4L +#define PINMUX_PA20E_TC7_WO0 ((PIN_PA20E_TC7_WO0 << 16) | MUX_PA20E_TC7_WO0) +#define PORT_PA20E_TC7_WO0 (1ul << 20) +#define PIN_PB00E_TC7_WO0 32L /**< \brief TC7 signal: WO0 on PB00 mux E */ +#define MUX_PB00E_TC7_WO0 4L +#define PINMUX_PB00E_TC7_WO0 ((PIN_PB00E_TC7_WO0 << 16) | MUX_PB00E_TC7_WO0) +#define PORT_PB00E_TC7_WO0 (1ul << 0) +#define PIN_PA21E_TC7_WO1 21L /**< \brief TC7 signal: WO1 on PA21 mux E */ +#define MUX_PA21E_TC7_WO1 4L +#define PINMUX_PA21E_TC7_WO1 ((PIN_PA21E_TC7_WO1 << 16) | MUX_PA21E_TC7_WO1) +#define PORT_PA21E_TC7_WO1 (1ul << 21) +#define PIN_PB01E_TC7_WO1 33L /**< \brief TC7 signal: WO1 on PB01 mux E */ +#define MUX_PB01E_TC7_WO1 4L +#define PINMUX_PB01E_TC7_WO1 ((PIN_PB01E_TC7_WO1 << 16) | MUX_PB01E_TC7_WO1) +#define PORT_PB01E_TC7_WO1 (1ul << 1) +/* ========== PORT definition for ADC peripheral ========== */ +#define PIN_PA02B_ADC_AIN0 2L /**< \brief ADC signal: AIN0 on PA02 mux B */ +#define MUX_PA02B_ADC_AIN0 1L +#define PINMUX_PA02B_ADC_AIN0 ((PIN_PA02B_ADC_AIN0 << 16) | MUX_PA02B_ADC_AIN0) +#define PORT_PA02B_ADC_AIN0 (1ul << 2) +#define PIN_PA03B_ADC_AIN1 3L /**< \brief ADC signal: AIN1 on PA03 mux B */ +#define MUX_PA03B_ADC_AIN1 1L +#define PINMUX_PA03B_ADC_AIN1 ((PIN_PA03B_ADC_AIN1 << 16) | MUX_PA03B_ADC_AIN1) +#define PORT_PA03B_ADC_AIN1 (1ul << 3) +#define PIN_PB08B_ADC_AIN2 40L /**< \brief ADC signal: AIN2 on PB08 mux B */ +#define MUX_PB08B_ADC_AIN2 1L +#define PINMUX_PB08B_ADC_AIN2 ((PIN_PB08B_ADC_AIN2 << 16) | MUX_PB08B_ADC_AIN2) +#define PORT_PB08B_ADC_AIN2 (1ul << 8) +#define PIN_PB09B_ADC_AIN3 41L /**< \brief ADC signal: AIN3 on PB09 mux B */ +#define MUX_PB09B_ADC_AIN3 1L +#define PINMUX_PB09B_ADC_AIN3 ((PIN_PB09B_ADC_AIN3 << 16) | MUX_PB09B_ADC_AIN3) +#define PORT_PB09B_ADC_AIN3 (1ul << 9) +#define PIN_PA04B_ADC_AIN4 4L /**< \brief ADC signal: AIN4 on PA04 mux B */ +#define MUX_PA04B_ADC_AIN4 1L +#define PINMUX_PA04B_ADC_AIN4 ((PIN_PA04B_ADC_AIN4 << 16) | MUX_PA04B_ADC_AIN4) +#define PORT_PA04B_ADC_AIN4 (1ul << 4) +#define PIN_PA05B_ADC_AIN5 5L /**< \brief ADC signal: AIN5 on PA05 mux B */ +#define MUX_PA05B_ADC_AIN5 1L +#define PINMUX_PA05B_ADC_AIN5 ((PIN_PA05B_ADC_AIN5 << 16) | MUX_PA05B_ADC_AIN5) +#define PORT_PA05B_ADC_AIN5 (1ul << 5) +#define PIN_PA06B_ADC_AIN6 6L /**< \brief ADC signal: AIN6 on PA06 mux B */ +#define MUX_PA06B_ADC_AIN6 1L +#define PINMUX_PA06B_ADC_AIN6 ((PIN_PA06B_ADC_AIN6 << 16) | MUX_PA06B_ADC_AIN6) +#define PORT_PA06B_ADC_AIN6 (1ul << 6) +#define PIN_PA07B_ADC_AIN7 7L /**< \brief ADC signal: AIN7 on PA07 mux B */ +#define MUX_PA07B_ADC_AIN7 1L +#define PINMUX_PA07B_ADC_AIN7 ((PIN_PA07B_ADC_AIN7 << 16) | MUX_PA07B_ADC_AIN7) +#define PORT_PA07B_ADC_AIN7 (1ul << 7) +#define PIN_PB00B_ADC_AIN8 32L /**< \brief ADC signal: AIN8 on PB00 mux B */ +#define MUX_PB00B_ADC_AIN8 1L +#define PINMUX_PB00B_ADC_AIN8 ((PIN_PB00B_ADC_AIN8 << 16) | MUX_PB00B_ADC_AIN8) +#define PORT_PB00B_ADC_AIN8 (1ul << 0) +#define PIN_PB01B_ADC_AIN9 33L /**< \brief ADC signal: AIN9 on PB01 mux B */ +#define MUX_PB01B_ADC_AIN9 1L +#define PINMUX_PB01B_ADC_AIN9 ((PIN_PB01B_ADC_AIN9 << 16) | MUX_PB01B_ADC_AIN9) +#define PORT_PB01B_ADC_AIN9 (1ul << 1) +#define PIN_PB02B_ADC_AIN10 34L /**< \brief ADC signal: AIN10 on PB02 mux B */ +#define MUX_PB02B_ADC_AIN10 1L +#define PINMUX_PB02B_ADC_AIN10 ((PIN_PB02B_ADC_AIN10 << 16) | MUX_PB02B_ADC_AIN10) +#define PORT_PB02B_ADC_AIN10 (1ul << 2) +#define PIN_PB03B_ADC_AIN11 35L /**< \brief ADC signal: AIN11 on PB03 mux B */ +#define MUX_PB03B_ADC_AIN11 1L +#define PINMUX_PB03B_ADC_AIN11 ((PIN_PB03B_ADC_AIN11 << 16) | MUX_PB03B_ADC_AIN11) +#define PORT_PB03B_ADC_AIN11 (1ul << 3) +#define PIN_PB04B_ADC_AIN12 36L /**< \brief ADC signal: AIN12 on PB04 mux B */ +#define MUX_PB04B_ADC_AIN12 1L +#define PINMUX_PB04B_ADC_AIN12 ((PIN_PB04B_ADC_AIN12 << 16) | MUX_PB04B_ADC_AIN12) +#define PORT_PB04B_ADC_AIN12 (1ul << 4) +#define PIN_PB05B_ADC_AIN13 37L /**< \brief ADC signal: AIN13 on PB05 mux B */ +#define MUX_PB05B_ADC_AIN13 1L +#define PINMUX_PB05B_ADC_AIN13 ((PIN_PB05B_ADC_AIN13 << 16) | MUX_PB05B_ADC_AIN13) +#define PORT_PB05B_ADC_AIN13 (1ul << 5) +#define PIN_PA08B_ADC_AIN16 8L /**< \brief ADC signal: AIN16 on PA08 mux B */ +#define MUX_PA08B_ADC_AIN16 1L +#define PINMUX_PA08B_ADC_AIN16 ((PIN_PA08B_ADC_AIN16 << 16) | MUX_PA08B_ADC_AIN16) +#define PORT_PA08B_ADC_AIN16 (1ul << 8) +#define PIN_PA09B_ADC_AIN17 9L /**< \brief ADC signal: AIN17 on PA09 mux B */ +#define MUX_PA09B_ADC_AIN17 1L +#define PINMUX_PA09B_ADC_AIN17 ((PIN_PA09B_ADC_AIN17 << 16) | MUX_PA09B_ADC_AIN17) +#define PORT_PA09B_ADC_AIN17 (1ul << 9) +#define PIN_PA10B_ADC_AIN18 10L /**< \brief ADC signal: AIN18 on PA10 mux B */ +#define MUX_PA10B_ADC_AIN18 1L +#define PINMUX_PA10B_ADC_AIN18 ((PIN_PA10B_ADC_AIN18 << 16) | MUX_PA10B_ADC_AIN18) +#define PORT_PA10B_ADC_AIN18 (1ul << 10) +#define PIN_PA11B_ADC_AIN19 11L /**< \brief ADC signal: AIN19 on PA11 mux B */ +#define MUX_PA11B_ADC_AIN19 1L +#define PINMUX_PA11B_ADC_AIN19 ((PIN_PA11B_ADC_AIN19 << 16) | MUX_PA11B_ADC_AIN19) +#define PORT_PA11B_ADC_AIN19 (1ul << 11) +#define PIN_PA04B_ADC_VREFP 4L /**< \brief ADC signal: VREFP on PA04 mux B */ +#define MUX_PA04B_ADC_VREFP 1L +#define PINMUX_PA04B_ADC_VREFP ((PIN_PA04B_ADC_VREFP << 16) | MUX_PA04B_ADC_VREFP) +#define PORT_PA04B_ADC_VREFP (1ul << 4) +/* ========== PORT definition for AC peripheral ========== */ +#define PIN_PA04B_AC_AIN0 4L /**< \brief AC signal: AIN0 on PA04 mux B */ +#define MUX_PA04B_AC_AIN0 1L +#define PINMUX_PA04B_AC_AIN0 ((PIN_PA04B_AC_AIN0 << 16) | MUX_PA04B_AC_AIN0) +#define PORT_PA04B_AC_AIN0 (1ul << 4) +#define PIN_PA05B_AC_AIN1 5L /**< \brief AC signal: AIN1 on PA05 mux B */ +#define MUX_PA05B_AC_AIN1 1L +#define PINMUX_PA05B_AC_AIN1 ((PIN_PA05B_AC_AIN1 << 16) | MUX_PA05B_AC_AIN1) +#define PORT_PA05B_AC_AIN1 (1ul << 5) +#define PIN_PA06B_AC_AIN2 6L /**< \brief AC signal: AIN2 on PA06 mux B */ +#define MUX_PA06B_AC_AIN2 1L +#define PINMUX_PA06B_AC_AIN2 ((PIN_PA06B_AC_AIN2 << 16) | MUX_PA06B_AC_AIN2) +#define PORT_PA06B_AC_AIN2 (1ul << 6) +#define PIN_PA07B_AC_AIN3 7L /**< \brief AC signal: AIN3 on PA07 mux B */ +#define MUX_PA07B_AC_AIN3 1L +#define PINMUX_PA07B_AC_AIN3 ((PIN_PA07B_AC_AIN3 << 16) | MUX_PA07B_AC_AIN3) +#define PORT_PA07B_AC_AIN3 (1ul << 7) +#define PIN_PA12H_AC_CMP0 12L /**< \brief AC signal: CMP0 on PA12 mux H */ +#define MUX_PA12H_AC_CMP0 7L +#define PINMUX_PA12H_AC_CMP0 ((PIN_PA12H_AC_CMP0 << 16) | MUX_PA12H_AC_CMP0) +#define PORT_PA12H_AC_CMP0 (1ul << 12) +#define PIN_PA18H_AC_CMP0 18L /**< \brief AC signal: CMP0 on PA18 mux H */ +#define MUX_PA18H_AC_CMP0 7L +#define PINMUX_PA18H_AC_CMP0 ((PIN_PA18H_AC_CMP0 << 16) | MUX_PA18H_AC_CMP0) +#define PORT_PA18H_AC_CMP0 (1ul << 18) +#define PIN_PA13H_AC_CMP1 13L /**< \brief AC signal: CMP1 on PA13 mux H */ +#define MUX_PA13H_AC_CMP1 7L +#define PINMUX_PA13H_AC_CMP1 ((PIN_PA13H_AC_CMP1 << 16) | MUX_PA13H_AC_CMP1) +#define PORT_PA13H_AC_CMP1 (1ul << 13) +#define PIN_PA19H_AC_CMP1 19L /**< \brief AC signal: CMP1 on PA19 mux H */ +#define MUX_PA19H_AC_CMP1 7L +#define PINMUX_PA19H_AC_CMP1 ((PIN_PA19H_AC_CMP1 << 16) | MUX_PA19H_AC_CMP1) +#define PORT_PA19H_AC_CMP1 (1ul << 19) +/* ========== PORT definition for DAC peripheral ========== */ +#define PIN_PA02B_DAC_VOUT 2L /**< \brief DAC signal: VOUT on PA02 mux B */ +#define MUX_PA02B_DAC_VOUT 1L +#define PINMUX_PA02B_DAC_VOUT ((PIN_PA02B_DAC_VOUT << 16) | MUX_PA02B_DAC_VOUT) +#define PORT_PA02B_DAC_VOUT (1ul << 2) +#define PIN_PA03B_DAC_VREFP 3L /**< \brief DAC signal: VREFP on PA03 mux B */ +#define MUX_PA03B_DAC_VREFP 1L +#define PINMUX_PA03B_DAC_VREFP ((PIN_PA03B_DAC_VREFP << 16) | MUX_PA03B_DAC_VREFP) +#define PORT_PA03B_DAC_VREFP (1ul << 3) +/* ========== PORT definition for AC1 peripheral ========== */ +#define PIN_PB04B_AC1_AIN0 36L /**< \brief AC1 signal: AIN0 on PB04 mux B */ +#define MUX_PB04B_AC1_AIN0 1L +#define PINMUX_PB04B_AC1_AIN0 ((PIN_PB04B_AC1_AIN0 << 16) | MUX_PB04B_AC1_AIN0) +#define PORT_PB04B_AC1_AIN0 (1ul << 4) +#define PIN_PB05B_AC1_AIN1 37L /**< \brief AC1 signal: AIN1 on PB05 mux B */ +#define MUX_PB05B_AC1_AIN1 1L +#define PINMUX_PB05B_AC1_AIN1 ((PIN_PB05B_AC1_AIN1 << 16) | MUX_PB05B_AC1_AIN1) +#define PORT_PB05B_AC1_AIN1 (1ul << 5) +#define PIN_PB02B_AC1_AIN2 34L /**< \brief AC1 signal: AIN2 on PB02 mux B */ +#define MUX_PB02B_AC1_AIN2 1L +#define PINMUX_PB02B_AC1_AIN2 ((PIN_PB02B_AC1_AIN2 << 16) | MUX_PB02B_AC1_AIN2) +#define PORT_PB02B_AC1_AIN2 (1ul << 2) +#define PIN_PB03B_AC1_AIN3 35L /**< \brief AC1 signal: AIN3 on PB03 mux B */ +#define MUX_PB03B_AC1_AIN3 1L +#define PINMUX_PB03B_AC1_AIN3 ((PIN_PB03B_AC1_AIN3 << 16) | MUX_PB03B_AC1_AIN3) +#define PORT_PB03B_AC1_AIN3 (1ul << 3) +#define PIN_PA24H_AC1_CMP0 24L /**< \brief AC1 signal: CMP0 on PA24 mux H */ +#define MUX_PA24H_AC1_CMP0 7L +#define PINMUX_PA24H_AC1_CMP0 ((PIN_PA24H_AC1_CMP0 << 16) | MUX_PA24H_AC1_CMP0) +#define PORT_PA24H_AC1_CMP0 (1ul << 24) +#define PIN_PA25H_AC1_CMP1 25L /**< \brief AC1 signal: CMP1 on PA25 mux H */ +#define MUX_PA25H_AC1_CMP1 7L +#define PINMUX_PA25H_AC1_CMP1 ((PIN_PA25H_AC1_CMP1 << 16) | MUX_PA25H_AC1_CMP1) +#define PORT_PA25H_AC1_CMP1 (1ul << 25) +/* ========== PORT definition for TCC3 peripheral ========== */ +#define PIN_PA02F_TCC3_WO0 2L /**< \brief TCC3 signal: WO0 on PA02 mux F */ +#define MUX_PA02F_TCC3_WO0 5L +#define PINMUX_PA02F_TCC3_WO0 ((PIN_PA02F_TCC3_WO0 << 16) | MUX_PA02F_TCC3_WO0) +#define PORT_PA02F_TCC3_WO0 (1ul << 2) +#define PIN_PA03F_TCC3_WO1 3L /**< \brief TCC3 signal: WO1 on PA03 mux F */ +#define MUX_PA03F_TCC3_WO1 5L +#define PINMUX_PA03F_TCC3_WO1 ((PIN_PA03F_TCC3_WO1 << 16) | MUX_PA03F_TCC3_WO1) +#define PORT_PA03F_TCC3_WO1 (1ul << 3) +#define PIN_PA04F_TCC3_WO2 4L /**< \brief TCC3 signal: WO2 on PA04 mux F */ +#define MUX_PA04F_TCC3_WO2 5L +#define PINMUX_PA04F_TCC3_WO2 ((PIN_PA04F_TCC3_WO2 << 16) | MUX_PA04F_TCC3_WO2) +#define PORT_PA04F_TCC3_WO2 (1ul << 4) +#define PIN_PB02F_TCC3_WO2 34L /**< \brief TCC3 signal: WO2 on PB02 mux F */ +#define MUX_PB02F_TCC3_WO2 5L +#define PINMUX_PB02F_TCC3_WO2 ((PIN_PB02F_TCC3_WO2 << 16) | MUX_PB02F_TCC3_WO2) +#define PORT_PB02F_TCC3_WO2 (1ul << 2) +#define PIN_PA05F_TCC3_WO3 5L /**< \brief TCC3 signal: WO3 on PA05 mux F */ +#define MUX_PA05F_TCC3_WO3 5L +#define PINMUX_PA05F_TCC3_WO3 ((PIN_PA05F_TCC3_WO3 << 16) | MUX_PA05F_TCC3_WO3) +#define PORT_PA05F_TCC3_WO3 (1ul << 5) +#define PIN_PB03F_TCC3_WO3 35L /**< \brief TCC3 signal: WO3 on PB03 mux F */ +#define MUX_PB03F_TCC3_WO3 5L +#define PINMUX_PB03F_TCC3_WO3 ((PIN_PB03F_TCC3_WO3 << 16) | MUX_PB03F_TCC3_WO3) +#define PORT_PB03F_TCC3_WO3 (1ul << 3) +#define PIN_PA06F_TCC3_WO4 6L /**< \brief TCC3 signal: WO4 on PA06 mux F */ +#define MUX_PA06F_TCC3_WO4 5L +#define PINMUX_PA06F_TCC3_WO4 ((PIN_PA06F_TCC3_WO4 << 16) | MUX_PA06F_TCC3_WO4) +#define PORT_PA06F_TCC3_WO4 (1ul << 6) +#define PIN_PA30F_TCC3_WO4 30L /**< \brief TCC3 signal: WO4 on PA30 mux F */ +#define MUX_PA30F_TCC3_WO4 5L +#define PINMUX_PA30F_TCC3_WO4 ((PIN_PA30F_TCC3_WO4 << 16) | MUX_PA30F_TCC3_WO4) +#define PORT_PA30F_TCC3_WO4 (1ul << 30) +#define PIN_PA07F_TCC3_WO5 7L /**< \brief TCC3 signal: WO5 on PA07 mux F */ +#define MUX_PA07F_TCC3_WO5 5L +#define PINMUX_PA07F_TCC3_WO5 ((PIN_PA07F_TCC3_WO5 << 16) | MUX_PA07F_TCC3_WO5) +#define PORT_PA07F_TCC3_WO5 (1ul << 7) +#define PIN_PA31F_TCC3_WO5 31L /**< \brief TCC3 signal: WO5 on PA31 mux F */ +#define MUX_PA31F_TCC3_WO5 5L +#define PINMUX_PA31F_TCC3_WO5 ((PIN_PA31F_TCC3_WO5 << 16) | MUX_PA31F_TCC3_WO5) +#define PORT_PA31F_TCC3_WO5 (1ul << 31) +#define PIN_PA27F_TCC3_WO6 27L /**< \brief TCC3 signal: WO6 on PA27 mux F */ +#define MUX_PA27F_TCC3_WO6 5L +#define PINMUX_PA27F_TCC3_WO6 ((PIN_PA27F_TCC3_WO6 << 16) | MUX_PA27F_TCC3_WO6) +#define PORT_PA27F_TCC3_WO6 (1ul << 27) +#define PIN_PB08F_TCC3_WO6 40L /**< \brief TCC3 signal: WO6 on PB08 mux F */ +#define MUX_PB08F_TCC3_WO6 5L +#define PINMUX_PB08F_TCC3_WO6 ((PIN_PB08F_TCC3_WO6 << 16) | MUX_PB08F_TCC3_WO6) +#define PORT_PB08F_TCC3_WO6 (1ul << 8) +#define PIN_PA28F_TCC3_WO7 28L /**< \brief TCC3 signal: WO7 on PA28 mux F */ +#define MUX_PA28F_TCC3_WO7 5L +#define PINMUX_PA28F_TCC3_WO7 ((PIN_PA28F_TCC3_WO7 << 16) | MUX_PA28F_TCC3_WO7) +#define PORT_PA28F_TCC3_WO7 (1ul << 28) +#define PIN_PB09F_TCC3_WO7 41L /**< \brief TCC3 signal: WO7 on PB09 mux F */ +#define MUX_PB09F_TCC3_WO7 5L +#define PINMUX_PB09F_TCC3_WO7 ((PIN_PB09F_TCC3_WO7 << 16) | MUX_PB09F_TCC3_WO7) +#define PORT_PB09F_TCC3_WO7 (1ul << 9) + +#endif /* _SAMD21G17L_PIO_ */ diff --git a/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/utils/cmsis/samd21/include/pio/samd21g18a.h b/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/utils/cmsis/samd21/include/pio/samd21g18a.h new file mode 100644 index 0000000..ed5727c --- /dev/null +++ b/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/utils/cmsis/samd21/include/pio/samd21g18a.h @@ -0,0 +1,908 @@ +/** + * \file + * + * \brief Peripheral I/O description for SAMD21G18A + * + * Copyright (c) 2014-2018 Microchip Technology Inc. and its subsidiaries. + * + * \asf_license_start + * + * \page License + * + * Subject to your compliance with these terms, you may use Microchip + * software and any derivatives exclusively with Microchip products. + * It is your responsibility to comply with third party license terms applicable + * to your use of third party software (including open source software) that + * may accompany Microchip software. + * + * THIS SOFTWARE IS SUPPLIED BY MICROCHIP "AS IS". NO WARRANTIES, + * WHETHER EXPRESS, IMPLIED OR STATUTORY, APPLY TO THIS SOFTWARE, + * INCLUDING ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, + * AND FITNESS FOR A PARTICULAR PURPOSE. IN NO EVENT WILL MICROCHIP BE + * LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL OR CONSEQUENTIAL + * LOSS, DAMAGE, COST OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE + * SOFTWARE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE + * POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT + * ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY + * RELATED TO THIS SOFTWARE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, + * THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THIS SOFTWARE. + * + * \asf_license_stop + * + */ +/* + * Support and FAQ: visit Microchip Support + */ + +#ifndef _SAMD21G18A_PIO_ +#define _SAMD21G18A_PIO_ + +#define PIN_PA00 0 /**< \brief Pin Number for PA00 */ +#define PORT_PA00 (1ul << 0) /**< \brief PORT Mask for PA00 */ +#define PIN_PA01 1 /**< \brief Pin Number for PA01 */ +#define PORT_PA01 (1ul << 1) /**< \brief PORT Mask for PA01 */ +#define PIN_PA02 2 /**< \brief Pin Number for PA02 */ +#define PORT_PA02 (1ul << 2) /**< \brief PORT Mask for PA02 */ +#define PIN_PA03 3 /**< \brief Pin Number for PA03 */ +#define PORT_PA03 (1ul << 3) /**< \brief PORT Mask for PA03 */ +#define PIN_PA04 4 /**< \brief Pin Number for PA04 */ +#define PORT_PA04 (1ul << 4) /**< \brief PORT Mask for PA04 */ +#define PIN_PA05 5 /**< \brief Pin Number for PA05 */ +#define PORT_PA05 (1ul << 5) /**< \brief PORT Mask for PA05 */ +#define PIN_PA06 6 /**< \brief Pin Number for PA06 */ +#define PORT_PA06 (1ul << 6) /**< \brief PORT Mask for PA06 */ +#define PIN_PA07 7 /**< \brief Pin Number for PA07 */ +#define PORT_PA07 (1ul << 7) /**< \brief PORT Mask for PA07 */ +#define PIN_PA08 8 /**< \brief Pin Number for PA08 */ +#define PORT_PA08 (1ul << 8) /**< \brief PORT Mask for PA08 */ +#define PIN_PA09 9 /**< \brief Pin Number for PA09 */ +#define PORT_PA09 (1ul << 9) /**< \brief PORT Mask for PA09 */ +#define PIN_PA10 10 /**< \brief Pin Number for PA10 */ +#define PORT_PA10 (1ul << 10) /**< \brief PORT Mask for PA10 */ +#define PIN_PA11 11 /**< \brief Pin Number for PA11 */ +#define PORT_PA11 (1ul << 11) /**< \brief PORT Mask for PA11 */ +#define PIN_PA12 12 /**< \brief Pin Number for PA12 */ +#define PORT_PA12 (1ul << 12) /**< \brief PORT Mask for PA12 */ +#define PIN_PA13 13 /**< \brief Pin Number for PA13 */ +#define PORT_PA13 (1ul << 13) /**< \brief PORT Mask for PA13 */ +#define PIN_PA14 14 /**< \brief Pin Number for PA14 */ +#define PORT_PA14 (1ul << 14) /**< \brief PORT Mask for PA14 */ +#define PIN_PA15 15 /**< \brief Pin Number for PA15 */ +#define PORT_PA15 (1ul << 15) /**< \brief PORT Mask for PA15 */ +#define PIN_PA16 16 /**< \brief Pin Number for PA16 */ +#define PORT_PA16 (1ul << 16) /**< \brief PORT Mask for PA16 */ +#define PIN_PA17 17 /**< \brief Pin Number for PA17 */ +#define PORT_PA17 (1ul << 17) /**< \brief PORT Mask for PA17 */ +#define PIN_PA18 18 /**< \brief Pin Number for PA18 */ +#define PORT_PA18 (1ul << 18) /**< \brief PORT Mask for PA18 */ +#define PIN_PA19 19 /**< \brief Pin Number for PA19 */ +#define PORT_PA19 (1ul << 19) /**< \brief PORT Mask for PA19 */ +#define PIN_PA20 20 /**< \brief Pin Number for PA20 */ +#define PORT_PA20 (1ul << 20) /**< \brief PORT Mask for PA20 */ +#define PIN_PA21 21 /**< \brief Pin Number for PA21 */ +#define PORT_PA21 (1ul << 21) /**< \brief PORT Mask for PA21 */ +#define PIN_PA22 22 /**< \brief Pin Number for PA22 */ +#define PORT_PA22 (1ul << 22) /**< \brief PORT Mask for PA22 */ +#define PIN_PA23 23 /**< \brief Pin Number for PA23 */ +#define PORT_PA23 (1ul << 23) /**< \brief PORT Mask for PA23 */ +#define PIN_PA24 24 /**< \brief Pin Number for PA24 */ +#define PORT_PA24 (1ul << 24) /**< \brief PORT Mask for PA24 */ +#define PIN_PA25 25 /**< \brief Pin Number for PA25 */ +#define PORT_PA25 (1ul << 25) /**< \brief PORT Mask for PA25 */ +#define PIN_PA27 27 /**< \brief Pin Number for PA27 */ +#define PORT_PA27 (1ul << 27) /**< \brief PORT Mask for PA27 */ +#define PIN_PA28 28 /**< \brief Pin Number for PA28 */ +#define PORT_PA28 (1ul << 28) /**< \brief PORT Mask for PA28 */ +#define PIN_PA30 30 /**< \brief Pin Number for PA30 */ +#define PORT_PA30 (1ul << 30) /**< \brief PORT Mask for PA30 */ +#define PIN_PA31 31 /**< \brief Pin Number for PA31 */ +#define PORT_PA31 (1ul << 31) /**< \brief PORT Mask for PA31 */ +#define PIN_PB02 34 /**< \brief Pin Number for PB02 */ +#define PORT_PB02 (1ul << 2) /**< \brief PORT Mask for PB02 */ +#define PIN_PB03 35 /**< \brief Pin Number for PB03 */ +#define PORT_PB03 (1ul << 3) /**< \brief PORT Mask for PB03 */ +#define PIN_PB08 40 /**< \brief Pin Number for PB08 */ +#define PORT_PB08 (1ul << 8) /**< \brief PORT Mask for PB08 */ +#define PIN_PB09 41 /**< \brief Pin Number for PB09 */ +#define PORT_PB09 (1ul << 9) /**< \brief PORT Mask for PB09 */ +#define PIN_PB10 42 /**< \brief Pin Number for PB10 */ +#define PORT_PB10 (1ul << 10) /**< \brief PORT Mask for PB10 */ +#define PIN_PB11 43 /**< \brief Pin Number for PB11 */ +#define PORT_PB11 (1ul << 11) /**< \brief PORT Mask for PB11 */ +#define PIN_PB22 54 /**< \brief Pin Number for PB22 */ +#define PORT_PB22 (1ul << 22) /**< \brief PORT Mask for PB22 */ +#define PIN_PB23 55 /**< \brief Pin Number for PB23 */ +#define PORT_PB23 (1ul << 23) /**< \brief PORT Mask for PB23 */ +/* ========== PORT definition for GCLK peripheral ========== */ +#define PIN_PB22H_GCLK_IO0 54L /**< \brief GCLK signal: IO0 on PB22 mux H */ +#define MUX_PB22H_GCLK_IO0 7L +#define PINMUX_PB22H_GCLK_IO0 ((PIN_PB22H_GCLK_IO0 << 16) | MUX_PB22H_GCLK_IO0) +#define PORT_PB22H_GCLK_IO0 (1ul << 22) +#define PIN_PA14H_GCLK_IO0 14L /**< \brief GCLK signal: IO0 on PA14 mux H */ +#define MUX_PA14H_GCLK_IO0 7L +#define PINMUX_PA14H_GCLK_IO0 ((PIN_PA14H_GCLK_IO0 << 16) | MUX_PA14H_GCLK_IO0) +#define PORT_PA14H_GCLK_IO0 (1ul << 14) +#define PIN_PA27H_GCLK_IO0 27L /**< \brief GCLK signal: IO0 on PA27 mux H */ +#define MUX_PA27H_GCLK_IO0 7L +#define PINMUX_PA27H_GCLK_IO0 ((PIN_PA27H_GCLK_IO0 << 16) | MUX_PA27H_GCLK_IO0) +#define PORT_PA27H_GCLK_IO0 (1ul << 27) +#define PIN_PA28H_GCLK_IO0 28L /**< \brief GCLK signal: IO0 on PA28 mux H */ +#define MUX_PA28H_GCLK_IO0 7L +#define PINMUX_PA28H_GCLK_IO0 ((PIN_PA28H_GCLK_IO0 << 16) | MUX_PA28H_GCLK_IO0) +#define PORT_PA28H_GCLK_IO0 (1ul << 28) +#define PIN_PA30H_GCLK_IO0 30L /**< \brief GCLK signal: IO0 on PA30 mux H */ +#define MUX_PA30H_GCLK_IO0 7L +#define PINMUX_PA30H_GCLK_IO0 ((PIN_PA30H_GCLK_IO0 << 16) | MUX_PA30H_GCLK_IO0) +#define PORT_PA30H_GCLK_IO0 (1ul << 30) +#define PIN_PB23H_GCLK_IO1 55L /**< \brief GCLK signal: IO1 on PB23 mux H */ +#define MUX_PB23H_GCLK_IO1 7L +#define PINMUX_PB23H_GCLK_IO1 ((PIN_PB23H_GCLK_IO1 << 16) | MUX_PB23H_GCLK_IO1) +#define PORT_PB23H_GCLK_IO1 (1ul << 23) +#define PIN_PA15H_GCLK_IO1 15L /**< \brief GCLK signal: IO1 on PA15 mux H */ +#define MUX_PA15H_GCLK_IO1 7L +#define PINMUX_PA15H_GCLK_IO1 ((PIN_PA15H_GCLK_IO1 << 16) | MUX_PA15H_GCLK_IO1) +#define PORT_PA15H_GCLK_IO1 (1ul << 15) +#define PIN_PA16H_GCLK_IO2 16L /**< \brief GCLK signal: IO2 on PA16 mux H */ +#define MUX_PA16H_GCLK_IO2 7L +#define PINMUX_PA16H_GCLK_IO2 ((PIN_PA16H_GCLK_IO2 << 16) | MUX_PA16H_GCLK_IO2) +#define PORT_PA16H_GCLK_IO2 (1ul << 16) +#define PIN_PA17H_GCLK_IO3 17L /**< \brief GCLK signal: IO3 on PA17 mux H */ +#define MUX_PA17H_GCLK_IO3 7L +#define PINMUX_PA17H_GCLK_IO3 ((PIN_PA17H_GCLK_IO3 << 16) | MUX_PA17H_GCLK_IO3) +#define PORT_PA17H_GCLK_IO3 (1ul << 17) +#define PIN_PA10H_GCLK_IO4 10L /**< \brief GCLK signal: IO4 on PA10 mux H */ +#define MUX_PA10H_GCLK_IO4 7L +#define PINMUX_PA10H_GCLK_IO4 ((PIN_PA10H_GCLK_IO4 << 16) | MUX_PA10H_GCLK_IO4) +#define PORT_PA10H_GCLK_IO4 (1ul << 10) +#define PIN_PA20H_GCLK_IO4 20L /**< \brief GCLK signal: IO4 on PA20 mux H */ +#define MUX_PA20H_GCLK_IO4 7L +#define PINMUX_PA20H_GCLK_IO4 ((PIN_PA20H_GCLK_IO4 << 16) | MUX_PA20H_GCLK_IO4) +#define PORT_PA20H_GCLK_IO4 (1ul << 20) +#define PIN_PB10H_GCLK_IO4 42L /**< \brief GCLK signal: IO4 on PB10 mux H */ +#define MUX_PB10H_GCLK_IO4 7L +#define PINMUX_PB10H_GCLK_IO4 ((PIN_PB10H_GCLK_IO4 << 16) | MUX_PB10H_GCLK_IO4) +#define PORT_PB10H_GCLK_IO4 (1ul << 10) +#define PIN_PA11H_GCLK_IO5 11L /**< \brief GCLK signal: IO5 on PA11 mux H */ +#define MUX_PA11H_GCLK_IO5 7L +#define PINMUX_PA11H_GCLK_IO5 ((PIN_PA11H_GCLK_IO5 << 16) | MUX_PA11H_GCLK_IO5) +#define PORT_PA11H_GCLK_IO5 (1ul << 11) +#define PIN_PA21H_GCLK_IO5 21L /**< \brief GCLK signal: IO5 on PA21 mux H */ +#define MUX_PA21H_GCLK_IO5 7L +#define PINMUX_PA21H_GCLK_IO5 ((PIN_PA21H_GCLK_IO5 << 16) | MUX_PA21H_GCLK_IO5) +#define PORT_PA21H_GCLK_IO5 (1ul << 21) +#define PIN_PB11H_GCLK_IO5 43L /**< \brief GCLK signal: IO5 on PB11 mux H */ +#define MUX_PB11H_GCLK_IO5 7L +#define PINMUX_PB11H_GCLK_IO5 ((PIN_PB11H_GCLK_IO5 << 16) | MUX_PB11H_GCLK_IO5) +#define PORT_PB11H_GCLK_IO5 (1ul << 11) +#define PIN_PA22H_GCLK_IO6 22L /**< \brief GCLK signal: IO6 on PA22 mux H */ +#define MUX_PA22H_GCLK_IO6 7L +#define PINMUX_PA22H_GCLK_IO6 ((PIN_PA22H_GCLK_IO6 << 16) | MUX_PA22H_GCLK_IO6) +#define PORT_PA22H_GCLK_IO6 (1ul << 22) +#define PIN_PA23H_GCLK_IO7 23L /**< \brief GCLK signal: IO7 on PA23 mux H */ +#define MUX_PA23H_GCLK_IO7 7L +#define PINMUX_PA23H_GCLK_IO7 ((PIN_PA23H_GCLK_IO7 << 16) | MUX_PA23H_GCLK_IO7) +#define PORT_PA23H_GCLK_IO7 (1ul << 23) +/* ========== PORT definition for EIC peripheral ========== */ +#define PIN_PA16A_EIC_EXTINT0 16L /**< \brief EIC signal: EXTINT0 on PA16 mux A */ +#define MUX_PA16A_EIC_EXTINT0 0L +#define PINMUX_PA16A_EIC_EXTINT0 ((PIN_PA16A_EIC_EXTINT0 << 16) | MUX_PA16A_EIC_EXTINT0) +#define PORT_PA16A_EIC_EXTINT0 (1ul << 16) +#define PIN_PA00A_EIC_EXTINT0 0L /**< \brief EIC signal: EXTINT0 on PA00 mux A */ +#define MUX_PA00A_EIC_EXTINT0 0L +#define PINMUX_PA00A_EIC_EXTINT0 ((PIN_PA00A_EIC_EXTINT0 << 16) | MUX_PA00A_EIC_EXTINT0) +#define PORT_PA00A_EIC_EXTINT0 (1ul << 0) +#define PIN_PA17A_EIC_EXTINT1 17L /**< \brief EIC signal: EXTINT1 on PA17 mux A */ +#define MUX_PA17A_EIC_EXTINT1 0L +#define PINMUX_PA17A_EIC_EXTINT1 ((PIN_PA17A_EIC_EXTINT1 << 16) | MUX_PA17A_EIC_EXTINT1) +#define PORT_PA17A_EIC_EXTINT1 (1ul << 17) +#define PIN_PA01A_EIC_EXTINT1 1L /**< \brief EIC signal: EXTINT1 on PA01 mux A */ +#define MUX_PA01A_EIC_EXTINT1 0L +#define PINMUX_PA01A_EIC_EXTINT1 ((PIN_PA01A_EIC_EXTINT1 << 16) | MUX_PA01A_EIC_EXTINT1) +#define PORT_PA01A_EIC_EXTINT1 (1ul << 1) +#define PIN_PA18A_EIC_EXTINT2 18L /**< \brief EIC signal: EXTINT2 on PA18 mux A */ +#define MUX_PA18A_EIC_EXTINT2 0L +#define PINMUX_PA18A_EIC_EXTINT2 ((PIN_PA18A_EIC_EXTINT2 << 16) | MUX_PA18A_EIC_EXTINT2) +#define PORT_PA18A_EIC_EXTINT2 (1ul << 18) +#define PIN_PA02A_EIC_EXTINT2 2L /**< \brief EIC signal: EXTINT2 on PA02 mux A */ +#define MUX_PA02A_EIC_EXTINT2 0L +#define PINMUX_PA02A_EIC_EXTINT2 ((PIN_PA02A_EIC_EXTINT2 << 16) | MUX_PA02A_EIC_EXTINT2) +#define PORT_PA02A_EIC_EXTINT2 (1ul << 2) +#define PIN_PB02A_EIC_EXTINT2 34L /**< \brief EIC signal: EXTINT2 on PB02 mux A */ +#define MUX_PB02A_EIC_EXTINT2 0L +#define PINMUX_PB02A_EIC_EXTINT2 ((PIN_PB02A_EIC_EXTINT2 << 16) | MUX_PB02A_EIC_EXTINT2) +#define PORT_PB02A_EIC_EXTINT2 (1ul << 2) +#define PIN_PA03A_EIC_EXTINT3 3L /**< \brief EIC signal: EXTINT3 on PA03 mux A */ +#define MUX_PA03A_EIC_EXTINT3 0L +#define PINMUX_PA03A_EIC_EXTINT3 ((PIN_PA03A_EIC_EXTINT3 << 16) | MUX_PA03A_EIC_EXTINT3) +#define PORT_PA03A_EIC_EXTINT3 (1ul << 3) +#define PIN_PA19A_EIC_EXTINT3 19L /**< \brief EIC signal: EXTINT3 on PA19 mux A */ +#define MUX_PA19A_EIC_EXTINT3 0L +#define PINMUX_PA19A_EIC_EXTINT3 ((PIN_PA19A_EIC_EXTINT3 << 16) | MUX_PA19A_EIC_EXTINT3) +#define PORT_PA19A_EIC_EXTINT3 (1ul << 19) +#define PIN_PB03A_EIC_EXTINT3 35L /**< \brief EIC signal: EXTINT3 on PB03 mux A */ +#define MUX_PB03A_EIC_EXTINT3 0L +#define PINMUX_PB03A_EIC_EXTINT3 ((PIN_PB03A_EIC_EXTINT3 << 16) | MUX_PB03A_EIC_EXTINT3) +#define PORT_PB03A_EIC_EXTINT3 (1ul << 3) +#define PIN_PA04A_EIC_EXTINT4 4L /**< \brief EIC signal: EXTINT4 on PA04 mux A */ +#define MUX_PA04A_EIC_EXTINT4 0L +#define PINMUX_PA04A_EIC_EXTINT4 ((PIN_PA04A_EIC_EXTINT4 << 16) | MUX_PA04A_EIC_EXTINT4) +#define PORT_PA04A_EIC_EXTINT4 (1ul << 4) +#define PIN_PA20A_EIC_EXTINT4 20L /**< \brief EIC signal: EXTINT4 on PA20 mux A */ +#define MUX_PA20A_EIC_EXTINT4 0L +#define PINMUX_PA20A_EIC_EXTINT4 ((PIN_PA20A_EIC_EXTINT4 << 16) | MUX_PA20A_EIC_EXTINT4) +#define PORT_PA20A_EIC_EXTINT4 (1ul << 20) +#define PIN_PA05A_EIC_EXTINT5 5L /**< \brief EIC signal: EXTINT5 on PA05 mux A */ +#define MUX_PA05A_EIC_EXTINT5 0L +#define PINMUX_PA05A_EIC_EXTINT5 ((PIN_PA05A_EIC_EXTINT5 << 16) | MUX_PA05A_EIC_EXTINT5) +#define PORT_PA05A_EIC_EXTINT5 (1ul << 5) +#define PIN_PA21A_EIC_EXTINT5 21L /**< \brief EIC signal: EXTINT5 on PA21 mux A */ +#define MUX_PA21A_EIC_EXTINT5 0L +#define PINMUX_PA21A_EIC_EXTINT5 ((PIN_PA21A_EIC_EXTINT5 << 16) | MUX_PA21A_EIC_EXTINT5) +#define PORT_PA21A_EIC_EXTINT5 (1ul << 21) +#define PIN_PA06A_EIC_EXTINT6 6L /**< \brief EIC signal: EXTINT6 on PA06 mux A */ +#define MUX_PA06A_EIC_EXTINT6 0L +#define PINMUX_PA06A_EIC_EXTINT6 ((PIN_PA06A_EIC_EXTINT6 << 16) | MUX_PA06A_EIC_EXTINT6) +#define PORT_PA06A_EIC_EXTINT6 (1ul << 6) +#define PIN_PA22A_EIC_EXTINT6 22L /**< \brief EIC signal: EXTINT6 on PA22 mux A */ +#define MUX_PA22A_EIC_EXTINT6 0L +#define PINMUX_PA22A_EIC_EXTINT6 ((PIN_PA22A_EIC_EXTINT6 << 16) | MUX_PA22A_EIC_EXTINT6) +#define PORT_PA22A_EIC_EXTINT6 (1ul << 22) +#define PIN_PB22A_EIC_EXTINT6 54L /**< \brief EIC signal: EXTINT6 on PB22 mux A */ +#define MUX_PB22A_EIC_EXTINT6 0L +#define PINMUX_PB22A_EIC_EXTINT6 ((PIN_PB22A_EIC_EXTINT6 << 16) | MUX_PB22A_EIC_EXTINT6) +#define PORT_PB22A_EIC_EXTINT6 (1ul << 22) +#define PIN_PA07A_EIC_EXTINT7 7L /**< \brief EIC signal: EXTINT7 on PA07 mux A */ +#define MUX_PA07A_EIC_EXTINT7 0L +#define PINMUX_PA07A_EIC_EXTINT7 ((PIN_PA07A_EIC_EXTINT7 << 16) | MUX_PA07A_EIC_EXTINT7) +#define PORT_PA07A_EIC_EXTINT7 (1ul << 7) +#define PIN_PA23A_EIC_EXTINT7 23L /**< \brief EIC signal: EXTINT7 on PA23 mux A */ +#define MUX_PA23A_EIC_EXTINT7 0L +#define PINMUX_PA23A_EIC_EXTINT7 ((PIN_PA23A_EIC_EXTINT7 << 16) | MUX_PA23A_EIC_EXTINT7) +#define PORT_PA23A_EIC_EXTINT7 (1ul << 23) +#define PIN_PB23A_EIC_EXTINT7 55L /**< \brief EIC signal: EXTINT7 on PB23 mux A */ +#define MUX_PB23A_EIC_EXTINT7 0L +#define PINMUX_PB23A_EIC_EXTINT7 ((PIN_PB23A_EIC_EXTINT7 << 16) | MUX_PB23A_EIC_EXTINT7) +#define PORT_PB23A_EIC_EXTINT7 (1ul << 23) +#define PIN_PA28A_EIC_EXTINT8 28L /**< \brief EIC signal: EXTINT8 on PA28 mux A */ +#define MUX_PA28A_EIC_EXTINT8 0L +#define PINMUX_PA28A_EIC_EXTINT8 ((PIN_PA28A_EIC_EXTINT8 << 16) | MUX_PA28A_EIC_EXTINT8) +#define PORT_PA28A_EIC_EXTINT8 (1ul << 28) +#define PIN_PB08A_EIC_EXTINT8 40L /**< \brief EIC signal: EXTINT8 on PB08 mux A */ +#define MUX_PB08A_EIC_EXTINT8 0L +#define PINMUX_PB08A_EIC_EXTINT8 ((PIN_PB08A_EIC_EXTINT8 << 16) | MUX_PB08A_EIC_EXTINT8) +#define PORT_PB08A_EIC_EXTINT8 (1ul << 8) +#define PIN_PA09A_EIC_EXTINT9 9L /**< \brief EIC signal: EXTINT9 on PA09 mux A */ +#define MUX_PA09A_EIC_EXTINT9 0L +#define PINMUX_PA09A_EIC_EXTINT9 ((PIN_PA09A_EIC_EXTINT9 << 16) | MUX_PA09A_EIC_EXTINT9) +#define PORT_PA09A_EIC_EXTINT9 (1ul << 9) +#define PIN_PB09A_EIC_EXTINT9 41L /**< \brief EIC signal: EXTINT9 on PB09 mux A */ +#define MUX_PB09A_EIC_EXTINT9 0L +#define PINMUX_PB09A_EIC_EXTINT9 ((PIN_PB09A_EIC_EXTINT9 << 16) | MUX_PB09A_EIC_EXTINT9) +#define PORT_PB09A_EIC_EXTINT9 (1ul << 9) +#define PIN_PA10A_EIC_EXTINT10 10L /**< \brief EIC signal: EXTINT10 on PA10 mux A */ +#define MUX_PA10A_EIC_EXTINT10 0L +#define PINMUX_PA10A_EIC_EXTINT10 ((PIN_PA10A_EIC_EXTINT10 << 16) | MUX_PA10A_EIC_EXTINT10) +#define PORT_PA10A_EIC_EXTINT10 (1ul << 10) +#define PIN_PA30A_EIC_EXTINT10 30L /**< \brief EIC signal: EXTINT10 on PA30 mux A */ +#define MUX_PA30A_EIC_EXTINT10 0L +#define PINMUX_PA30A_EIC_EXTINT10 ((PIN_PA30A_EIC_EXTINT10 << 16) | MUX_PA30A_EIC_EXTINT10) +#define PORT_PA30A_EIC_EXTINT10 (1ul << 30) +#define PIN_PB10A_EIC_EXTINT10 42L /**< \brief EIC signal: EXTINT10 on PB10 mux A */ +#define MUX_PB10A_EIC_EXTINT10 0L +#define PINMUX_PB10A_EIC_EXTINT10 ((PIN_PB10A_EIC_EXTINT10 << 16) | MUX_PB10A_EIC_EXTINT10) +#define PORT_PB10A_EIC_EXTINT10 (1ul << 10) +#define PIN_PA11A_EIC_EXTINT11 11L /**< \brief EIC signal: EXTINT11 on PA11 mux A */ +#define MUX_PA11A_EIC_EXTINT11 0L +#define PINMUX_PA11A_EIC_EXTINT11 ((PIN_PA11A_EIC_EXTINT11 << 16) | MUX_PA11A_EIC_EXTINT11) +#define PORT_PA11A_EIC_EXTINT11 (1ul << 11) +#define PIN_PA31A_EIC_EXTINT11 31L /**< \brief EIC signal: EXTINT11 on PA31 mux A */ +#define MUX_PA31A_EIC_EXTINT11 0L +#define PINMUX_PA31A_EIC_EXTINT11 ((PIN_PA31A_EIC_EXTINT11 << 16) | MUX_PA31A_EIC_EXTINT11) +#define PORT_PA31A_EIC_EXTINT11 (1ul << 31) +#define PIN_PB11A_EIC_EXTINT11 43L /**< \brief EIC signal: EXTINT11 on PB11 mux A */ +#define MUX_PB11A_EIC_EXTINT11 0L +#define PINMUX_PB11A_EIC_EXTINT11 ((PIN_PB11A_EIC_EXTINT11 << 16) | MUX_PB11A_EIC_EXTINT11) +#define PORT_PB11A_EIC_EXTINT11 (1ul << 11) +#define PIN_PA12A_EIC_EXTINT12 12L /**< \brief EIC signal: EXTINT12 on PA12 mux A */ +#define MUX_PA12A_EIC_EXTINT12 0L +#define PINMUX_PA12A_EIC_EXTINT12 ((PIN_PA12A_EIC_EXTINT12 << 16) | MUX_PA12A_EIC_EXTINT12) +#define PORT_PA12A_EIC_EXTINT12 (1ul << 12) +#define PIN_PA24A_EIC_EXTINT12 24L /**< \brief EIC signal: EXTINT12 on PA24 mux A */ +#define MUX_PA24A_EIC_EXTINT12 0L +#define PINMUX_PA24A_EIC_EXTINT12 ((PIN_PA24A_EIC_EXTINT12 << 16) | MUX_PA24A_EIC_EXTINT12) +#define PORT_PA24A_EIC_EXTINT12 (1ul << 24) +#define PIN_PA13A_EIC_EXTINT13 13L /**< \brief EIC signal: EXTINT13 on PA13 mux A */ +#define MUX_PA13A_EIC_EXTINT13 0L +#define PINMUX_PA13A_EIC_EXTINT13 ((PIN_PA13A_EIC_EXTINT13 << 16) | MUX_PA13A_EIC_EXTINT13) +#define PORT_PA13A_EIC_EXTINT13 (1ul << 13) +#define PIN_PA25A_EIC_EXTINT13 25L /**< \brief EIC signal: EXTINT13 on PA25 mux A */ +#define MUX_PA25A_EIC_EXTINT13 0L +#define PINMUX_PA25A_EIC_EXTINT13 ((PIN_PA25A_EIC_EXTINT13 << 16) | MUX_PA25A_EIC_EXTINT13) +#define PORT_PA25A_EIC_EXTINT13 (1ul << 25) +#define PIN_PA14A_EIC_EXTINT14 14L /**< \brief EIC signal: EXTINT14 on PA14 mux A */ +#define MUX_PA14A_EIC_EXTINT14 0L +#define PINMUX_PA14A_EIC_EXTINT14 ((PIN_PA14A_EIC_EXTINT14 << 16) | MUX_PA14A_EIC_EXTINT14) +#define PORT_PA14A_EIC_EXTINT14 (1ul << 14) +#define PIN_PA15A_EIC_EXTINT15 15L /**< \brief EIC signal: EXTINT15 on PA15 mux A */ +#define MUX_PA15A_EIC_EXTINT15 0L +#define PINMUX_PA15A_EIC_EXTINT15 ((PIN_PA15A_EIC_EXTINT15 << 16) | MUX_PA15A_EIC_EXTINT15) +#define PORT_PA15A_EIC_EXTINT15 (1ul << 15) +#define PIN_PA27A_EIC_EXTINT15 27L /**< \brief EIC signal: EXTINT15 on PA27 mux A */ +#define MUX_PA27A_EIC_EXTINT15 0L +#define PINMUX_PA27A_EIC_EXTINT15 ((PIN_PA27A_EIC_EXTINT15 << 16) | MUX_PA27A_EIC_EXTINT15) +#define PORT_PA27A_EIC_EXTINT15 (1ul << 27) +#define PIN_PA08A_EIC_NMI 8L /**< \brief EIC signal: NMI on PA08 mux A */ +#define MUX_PA08A_EIC_NMI 0L +#define PINMUX_PA08A_EIC_NMI ((PIN_PA08A_EIC_NMI << 16) | MUX_PA08A_EIC_NMI) +#define PORT_PA08A_EIC_NMI (1ul << 8) +/* ========== PORT definition for USB peripheral ========== */ +#define PIN_PA24G_USB_DM 24L /**< \brief USB signal: DM on PA24 mux G */ +#define MUX_PA24G_USB_DM 6L +#define PINMUX_PA24G_USB_DM ((PIN_PA24G_USB_DM << 16) | MUX_PA24G_USB_DM) +#define PORT_PA24G_USB_DM (1ul << 24) +#define PIN_PA25G_USB_DP 25L /**< \brief USB signal: DP on PA25 mux G */ +#define MUX_PA25G_USB_DP 6L +#define PINMUX_PA25G_USB_DP ((PIN_PA25G_USB_DP << 16) | MUX_PA25G_USB_DP) +#define PORT_PA25G_USB_DP (1ul << 25) +#define PIN_PA23G_USB_SOF_1KHZ 23L /**< \brief USB signal: SOF_1KHZ on PA23 mux G */ +#define MUX_PA23G_USB_SOF_1KHZ 6L +#define PINMUX_PA23G_USB_SOF_1KHZ ((PIN_PA23G_USB_SOF_1KHZ << 16) | MUX_PA23G_USB_SOF_1KHZ) +#define PORT_PA23G_USB_SOF_1KHZ (1ul << 23) +/* ========== PORT definition for SERCOM0 peripheral ========== */ +#define PIN_PA04D_SERCOM0_PAD0 4L /**< \brief SERCOM0 signal: PAD0 on PA04 mux D */ +#define MUX_PA04D_SERCOM0_PAD0 3L +#define PINMUX_PA04D_SERCOM0_PAD0 ((PIN_PA04D_SERCOM0_PAD0 << 16) | MUX_PA04D_SERCOM0_PAD0) +#define PORT_PA04D_SERCOM0_PAD0 (1ul << 4) +#define PIN_PA08C_SERCOM0_PAD0 8L /**< \brief SERCOM0 signal: PAD0 on PA08 mux C */ +#define MUX_PA08C_SERCOM0_PAD0 2L +#define PINMUX_PA08C_SERCOM0_PAD0 ((PIN_PA08C_SERCOM0_PAD0 << 16) | MUX_PA08C_SERCOM0_PAD0) +#define PORT_PA08C_SERCOM0_PAD0 (1ul << 8) +#define PIN_PA05D_SERCOM0_PAD1 5L /**< \brief SERCOM0 signal: PAD1 on PA05 mux D */ +#define MUX_PA05D_SERCOM0_PAD1 3L +#define PINMUX_PA05D_SERCOM0_PAD1 ((PIN_PA05D_SERCOM0_PAD1 << 16) | MUX_PA05D_SERCOM0_PAD1) +#define PORT_PA05D_SERCOM0_PAD1 (1ul << 5) +#define PIN_PA09C_SERCOM0_PAD1 9L /**< \brief SERCOM0 signal: PAD1 on PA09 mux C */ +#define MUX_PA09C_SERCOM0_PAD1 2L +#define PINMUX_PA09C_SERCOM0_PAD1 ((PIN_PA09C_SERCOM0_PAD1 << 16) | MUX_PA09C_SERCOM0_PAD1) +#define PORT_PA09C_SERCOM0_PAD1 (1ul << 9) +#define PIN_PA06D_SERCOM0_PAD2 6L /**< \brief SERCOM0 signal: PAD2 on PA06 mux D */ +#define MUX_PA06D_SERCOM0_PAD2 3L +#define PINMUX_PA06D_SERCOM0_PAD2 ((PIN_PA06D_SERCOM0_PAD2 << 16) | MUX_PA06D_SERCOM0_PAD2) +#define PORT_PA06D_SERCOM0_PAD2 (1ul << 6) +#define PIN_PA10C_SERCOM0_PAD2 10L /**< \brief SERCOM0 signal: PAD2 on PA10 mux C */ +#define MUX_PA10C_SERCOM0_PAD2 2L +#define PINMUX_PA10C_SERCOM0_PAD2 ((PIN_PA10C_SERCOM0_PAD2 << 16) | MUX_PA10C_SERCOM0_PAD2) +#define PORT_PA10C_SERCOM0_PAD2 (1ul << 10) +#define PIN_PA07D_SERCOM0_PAD3 7L /**< \brief SERCOM0 signal: PAD3 on PA07 mux D */ +#define MUX_PA07D_SERCOM0_PAD3 3L +#define PINMUX_PA07D_SERCOM0_PAD3 ((PIN_PA07D_SERCOM0_PAD3 << 16) | MUX_PA07D_SERCOM0_PAD3) +#define PORT_PA07D_SERCOM0_PAD3 (1ul << 7) +#define PIN_PA11C_SERCOM0_PAD3 11L /**< \brief SERCOM0 signal: PAD3 on PA11 mux C */ +#define MUX_PA11C_SERCOM0_PAD3 2L +#define PINMUX_PA11C_SERCOM0_PAD3 ((PIN_PA11C_SERCOM0_PAD3 << 16) | MUX_PA11C_SERCOM0_PAD3) +#define PORT_PA11C_SERCOM0_PAD3 (1ul << 11) +/* ========== PORT definition for SERCOM1 peripheral ========== */ +#define PIN_PA16C_SERCOM1_PAD0 16L /**< \brief SERCOM1 signal: PAD0 on PA16 mux C */ +#define MUX_PA16C_SERCOM1_PAD0 2L +#define PINMUX_PA16C_SERCOM1_PAD0 ((PIN_PA16C_SERCOM1_PAD0 << 16) | MUX_PA16C_SERCOM1_PAD0) +#define PORT_PA16C_SERCOM1_PAD0 (1ul << 16) +#define PIN_PA00D_SERCOM1_PAD0 0L /**< \brief SERCOM1 signal: PAD0 on PA00 mux D */ +#define MUX_PA00D_SERCOM1_PAD0 3L +#define PINMUX_PA00D_SERCOM1_PAD0 ((PIN_PA00D_SERCOM1_PAD0 << 16) | MUX_PA00D_SERCOM1_PAD0) +#define PORT_PA00D_SERCOM1_PAD0 (1ul << 0) +#define PIN_PA17C_SERCOM1_PAD1 17L /**< \brief SERCOM1 signal: PAD1 on PA17 mux C */ +#define MUX_PA17C_SERCOM1_PAD1 2L +#define PINMUX_PA17C_SERCOM1_PAD1 ((PIN_PA17C_SERCOM1_PAD1 << 16) | MUX_PA17C_SERCOM1_PAD1) +#define PORT_PA17C_SERCOM1_PAD1 (1ul << 17) +#define PIN_PA01D_SERCOM1_PAD1 1L /**< \brief SERCOM1 signal: PAD1 on PA01 mux D */ +#define MUX_PA01D_SERCOM1_PAD1 3L +#define PINMUX_PA01D_SERCOM1_PAD1 ((PIN_PA01D_SERCOM1_PAD1 << 16) | MUX_PA01D_SERCOM1_PAD1) +#define PORT_PA01D_SERCOM1_PAD1 (1ul << 1) +#define PIN_PA30D_SERCOM1_PAD2 30L /**< \brief SERCOM1 signal: PAD2 on PA30 mux D */ +#define MUX_PA30D_SERCOM1_PAD2 3L +#define PINMUX_PA30D_SERCOM1_PAD2 ((PIN_PA30D_SERCOM1_PAD2 << 16) | MUX_PA30D_SERCOM1_PAD2) +#define PORT_PA30D_SERCOM1_PAD2 (1ul << 30) +#define PIN_PA18C_SERCOM1_PAD2 18L /**< \brief SERCOM1 signal: PAD2 on PA18 mux C */ +#define MUX_PA18C_SERCOM1_PAD2 2L +#define PINMUX_PA18C_SERCOM1_PAD2 ((PIN_PA18C_SERCOM1_PAD2 << 16) | MUX_PA18C_SERCOM1_PAD2) +#define PORT_PA18C_SERCOM1_PAD2 (1ul << 18) +#define PIN_PA31D_SERCOM1_PAD3 31L /**< \brief SERCOM1 signal: PAD3 on PA31 mux D */ +#define MUX_PA31D_SERCOM1_PAD3 3L +#define PINMUX_PA31D_SERCOM1_PAD3 ((PIN_PA31D_SERCOM1_PAD3 << 16) | MUX_PA31D_SERCOM1_PAD3) +#define PORT_PA31D_SERCOM1_PAD3 (1ul << 31) +#define PIN_PA19C_SERCOM1_PAD3 19L /**< \brief SERCOM1 signal: PAD3 on PA19 mux C */ +#define MUX_PA19C_SERCOM1_PAD3 2L +#define PINMUX_PA19C_SERCOM1_PAD3 ((PIN_PA19C_SERCOM1_PAD3 << 16) | MUX_PA19C_SERCOM1_PAD3) +#define PORT_PA19C_SERCOM1_PAD3 (1ul << 19) +/* ========== PORT definition for SERCOM2 peripheral ========== */ +#define PIN_PA08D_SERCOM2_PAD0 8L /**< \brief SERCOM2 signal: PAD0 on PA08 mux D */ +#define MUX_PA08D_SERCOM2_PAD0 3L +#define PINMUX_PA08D_SERCOM2_PAD0 ((PIN_PA08D_SERCOM2_PAD0 << 16) | MUX_PA08D_SERCOM2_PAD0) +#define PORT_PA08D_SERCOM2_PAD0 (1ul << 8) +#define PIN_PA12C_SERCOM2_PAD0 12L /**< \brief SERCOM2 signal: PAD0 on PA12 mux C */ +#define MUX_PA12C_SERCOM2_PAD0 2L +#define PINMUX_PA12C_SERCOM2_PAD0 ((PIN_PA12C_SERCOM2_PAD0 << 16) | MUX_PA12C_SERCOM2_PAD0) +#define PORT_PA12C_SERCOM2_PAD0 (1ul << 12) +#define PIN_PA09D_SERCOM2_PAD1 9L /**< \brief SERCOM2 signal: PAD1 on PA09 mux D */ +#define MUX_PA09D_SERCOM2_PAD1 3L +#define PINMUX_PA09D_SERCOM2_PAD1 ((PIN_PA09D_SERCOM2_PAD1 << 16) | MUX_PA09D_SERCOM2_PAD1) +#define PORT_PA09D_SERCOM2_PAD1 (1ul << 9) +#define PIN_PA13C_SERCOM2_PAD1 13L /**< \brief SERCOM2 signal: PAD1 on PA13 mux C */ +#define MUX_PA13C_SERCOM2_PAD1 2L +#define PINMUX_PA13C_SERCOM2_PAD1 ((PIN_PA13C_SERCOM2_PAD1 << 16) | MUX_PA13C_SERCOM2_PAD1) +#define PORT_PA13C_SERCOM2_PAD1 (1ul << 13) +#define PIN_PA10D_SERCOM2_PAD2 10L /**< \brief SERCOM2 signal: PAD2 on PA10 mux D */ +#define MUX_PA10D_SERCOM2_PAD2 3L +#define PINMUX_PA10D_SERCOM2_PAD2 ((PIN_PA10D_SERCOM2_PAD2 << 16) | MUX_PA10D_SERCOM2_PAD2) +#define PORT_PA10D_SERCOM2_PAD2 (1ul << 10) +#define PIN_PA14C_SERCOM2_PAD2 14L /**< \brief SERCOM2 signal: PAD2 on PA14 mux C */ +#define MUX_PA14C_SERCOM2_PAD2 2L +#define PINMUX_PA14C_SERCOM2_PAD2 ((PIN_PA14C_SERCOM2_PAD2 << 16) | MUX_PA14C_SERCOM2_PAD2) +#define PORT_PA14C_SERCOM2_PAD2 (1ul << 14) +#define PIN_PA11D_SERCOM2_PAD3 11L /**< \brief SERCOM2 signal: PAD3 on PA11 mux D */ +#define MUX_PA11D_SERCOM2_PAD3 3L +#define PINMUX_PA11D_SERCOM2_PAD3 ((PIN_PA11D_SERCOM2_PAD3 << 16) | MUX_PA11D_SERCOM2_PAD3) +#define PORT_PA11D_SERCOM2_PAD3 (1ul << 11) +#define PIN_PA15C_SERCOM2_PAD3 15L /**< \brief SERCOM2 signal: PAD3 on PA15 mux C */ +#define MUX_PA15C_SERCOM2_PAD3 2L +#define PINMUX_PA15C_SERCOM2_PAD3 ((PIN_PA15C_SERCOM2_PAD3 << 16) | MUX_PA15C_SERCOM2_PAD3) +#define PORT_PA15C_SERCOM2_PAD3 (1ul << 15) +/* ========== PORT definition for SERCOM3 peripheral ========== */ +#define PIN_PA16D_SERCOM3_PAD0 16L /**< \brief SERCOM3 signal: PAD0 on PA16 mux D */ +#define MUX_PA16D_SERCOM3_PAD0 3L +#define PINMUX_PA16D_SERCOM3_PAD0 ((PIN_PA16D_SERCOM3_PAD0 << 16) | MUX_PA16D_SERCOM3_PAD0) +#define PORT_PA16D_SERCOM3_PAD0 (1ul << 16) +#define PIN_PA22C_SERCOM3_PAD0 22L /**< \brief SERCOM3 signal: PAD0 on PA22 mux C */ +#define MUX_PA22C_SERCOM3_PAD0 2L +#define PINMUX_PA22C_SERCOM3_PAD0 ((PIN_PA22C_SERCOM3_PAD0 << 16) | MUX_PA22C_SERCOM3_PAD0) +#define PORT_PA22C_SERCOM3_PAD0 (1ul << 22) +#define PIN_PA17D_SERCOM3_PAD1 17L /**< \brief SERCOM3 signal: PAD1 on PA17 mux D */ +#define MUX_PA17D_SERCOM3_PAD1 3L +#define PINMUX_PA17D_SERCOM3_PAD1 ((PIN_PA17D_SERCOM3_PAD1 << 16) | MUX_PA17D_SERCOM3_PAD1) +#define PORT_PA17D_SERCOM3_PAD1 (1ul << 17) +#define PIN_PA23C_SERCOM3_PAD1 23L /**< \brief SERCOM3 signal: PAD1 on PA23 mux C */ +#define MUX_PA23C_SERCOM3_PAD1 2L +#define PINMUX_PA23C_SERCOM3_PAD1 ((PIN_PA23C_SERCOM3_PAD1 << 16) | MUX_PA23C_SERCOM3_PAD1) +#define PORT_PA23C_SERCOM3_PAD1 (1ul << 23) +#define PIN_PA18D_SERCOM3_PAD2 18L /**< \brief SERCOM3 signal: PAD2 on PA18 mux D */ +#define MUX_PA18D_SERCOM3_PAD2 3L +#define PINMUX_PA18D_SERCOM3_PAD2 ((PIN_PA18D_SERCOM3_PAD2 << 16) | MUX_PA18D_SERCOM3_PAD2) +#define PORT_PA18D_SERCOM3_PAD2 (1ul << 18) +#define PIN_PA20D_SERCOM3_PAD2 20L /**< \brief SERCOM3 signal: PAD2 on PA20 mux D */ +#define MUX_PA20D_SERCOM3_PAD2 3L +#define PINMUX_PA20D_SERCOM3_PAD2 ((PIN_PA20D_SERCOM3_PAD2 << 16) | MUX_PA20D_SERCOM3_PAD2) +#define PORT_PA20D_SERCOM3_PAD2 (1ul << 20) +#define PIN_PA24C_SERCOM3_PAD2 24L /**< \brief SERCOM3 signal: PAD2 on PA24 mux C */ +#define MUX_PA24C_SERCOM3_PAD2 2L +#define PINMUX_PA24C_SERCOM3_PAD2 ((PIN_PA24C_SERCOM3_PAD2 << 16) | MUX_PA24C_SERCOM3_PAD2) +#define PORT_PA24C_SERCOM3_PAD2 (1ul << 24) +#define PIN_PA19D_SERCOM3_PAD3 19L /**< \brief SERCOM3 signal: PAD3 on PA19 mux D */ +#define MUX_PA19D_SERCOM3_PAD3 3L +#define PINMUX_PA19D_SERCOM3_PAD3 ((PIN_PA19D_SERCOM3_PAD3 << 16) | MUX_PA19D_SERCOM3_PAD3) +#define PORT_PA19D_SERCOM3_PAD3 (1ul << 19) +#define PIN_PA21D_SERCOM3_PAD3 21L /**< \brief SERCOM3 signal: PAD3 on PA21 mux D */ +#define MUX_PA21D_SERCOM3_PAD3 3L +#define PINMUX_PA21D_SERCOM3_PAD3 ((PIN_PA21D_SERCOM3_PAD3 << 16) | MUX_PA21D_SERCOM3_PAD3) +#define PORT_PA21D_SERCOM3_PAD3 (1ul << 21) +#define PIN_PA25C_SERCOM3_PAD3 25L /**< \brief SERCOM3 signal: PAD3 on PA25 mux C */ +#define MUX_PA25C_SERCOM3_PAD3 2L +#define PINMUX_PA25C_SERCOM3_PAD3 ((PIN_PA25C_SERCOM3_PAD3 << 16) | MUX_PA25C_SERCOM3_PAD3) +#define PORT_PA25C_SERCOM3_PAD3 (1ul << 25) +/* ========== PORT definition for SERCOM4 peripheral ========== */ +#define PIN_PA12D_SERCOM4_PAD0 12L /**< \brief SERCOM4 signal: PAD0 on PA12 mux D */ +#define MUX_PA12D_SERCOM4_PAD0 3L +#define PINMUX_PA12D_SERCOM4_PAD0 ((PIN_PA12D_SERCOM4_PAD0 << 16) | MUX_PA12D_SERCOM4_PAD0) +#define PORT_PA12D_SERCOM4_PAD0 (1ul << 12) +#define PIN_PB08D_SERCOM4_PAD0 40L /**< \brief SERCOM4 signal: PAD0 on PB08 mux D */ +#define MUX_PB08D_SERCOM4_PAD0 3L +#define PINMUX_PB08D_SERCOM4_PAD0 ((PIN_PB08D_SERCOM4_PAD0 << 16) | MUX_PB08D_SERCOM4_PAD0) +#define PORT_PB08D_SERCOM4_PAD0 (1ul << 8) +#define PIN_PA13D_SERCOM4_PAD1 13L /**< \brief SERCOM4 signal: PAD1 on PA13 mux D */ +#define MUX_PA13D_SERCOM4_PAD1 3L +#define PINMUX_PA13D_SERCOM4_PAD1 ((PIN_PA13D_SERCOM4_PAD1 << 16) | MUX_PA13D_SERCOM4_PAD1) +#define PORT_PA13D_SERCOM4_PAD1 (1ul << 13) +#define PIN_PB09D_SERCOM4_PAD1 41L /**< \brief SERCOM4 signal: PAD1 on PB09 mux D */ +#define MUX_PB09D_SERCOM4_PAD1 3L +#define PINMUX_PB09D_SERCOM4_PAD1 ((PIN_PB09D_SERCOM4_PAD1 << 16) | MUX_PB09D_SERCOM4_PAD1) +#define PORT_PB09D_SERCOM4_PAD1 (1ul << 9) +#define PIN_PA14D_SERCOM4_PAD2 14L /**< \brief SERCOM4 signal: PAD2 on PA14 mux D */ +#define MUX_PA14D_SERCOM4_PAD2 3L +#define PINMUX_PA14D_SERCOM4_PAD2 ((PIN_PA14D_SERCOM4_PAD2 << 16) | MUX_PA14D_SERCOM4_PAD2) +#define PORT_PA14D_SERCOM4_PAD2 (1ul << 14) +#define PIN_PB10D_SERCOM4_PAD2 42L /**< \brief SERCOM4 signal: PAD2 on PB10 mux D */ +#define MUX_PB10D_SERCOM4_PAD2 3L +#define PINMUX_PB10D_SERCOM4_PAD2 ((PIN_PB10D_SERCOM4_PAD2 << 16) | MUX_PB10D_SERCOM4_PAD2) +#define PORT_PB10D_SERCOM4_PAD2 (1ul << 10) +#define PIN_PA15D_SERCOM4_PAD3 15L /**< \brief SERCOM4 signal: PAD3 on PA15 mux D */ +#define MUX_PA15D_SERCOM4_PAD3 3L +#define PINMUX_PA15D_SERCOM4_PAD3 ((PIN_PA15D_SERCOM4_PAD3 << 16) | MUX_PA15D_SERCOM4_PAD3) +#define PORT_PA15D_SERCOM4_PAD3 (1ul << 15) +#define PIN_PB11D_SERCOM4_PAD3 43L /**< \brief SERCOM4 signal: PAD3 on PB11 mux D */ +#define MUX_PB11D_SERCOM4_PAD3 3L +#define PINMUX_PB11D_SERCOM4_PAD3 ((PIN_PB11D_SERCOM4_PAD3 << 16) | MUX_PB11D_SERCOM4_PAD3) +#define PORT_PB11D_SERCOM4_PAD3 (1ul << 11) +/* ========== PORT definition for SERCOM5 peripheral ========== */ +#define PIN_PA22D_SERCOM5_PAD0 22L /**< \brief SERCOM5 signal: PAD0 on PA22 mux D */ +#define MUX_PA22D_SERCOM5_PAD0 3L +#define PINMUX_PA22D_SERCOM5_PAD0 ((PIN_PA22D_SERCOM5_PAD0 << 16) | MUX_PA22D_SERCOM5_PAD0) +#define PORT_PA22D_SERCOM5_PAD0 (1ul << 22) +#define PIN_PB02D_SERCOM5_PAD0 34L /**< \brief SERCOM5 signal: PAD0 on PB02 mux D */ +#define MUX_PB02D_SERCOM5_PAD0 3L +#define PINMUX_PB02D_SERCOM5_PAD0 ((PIN_PB02D_SERCOM5_PAD0 << 16) | MUX_PB02D_SERCOM5_PAD0) +#define PORT_PB02D_SERCOM5_PAD0 (1ul << 2) +#define PIN_PA23D_SERCOM5_PAD1 23L /**< \brief SERCOM5 signal: PAD1 on PA23 mux D */ +#define MUX_PA23D_SERCOM5_PAD1 3L +#define PINMUX_PA23D_SERCOM5_PAD1 ((PIN_PA23D_SERCOM5_PAD1 << 16) | MUX_PA23D_SERCOM5_PAD1) +#define PORT_PA23D_SERCOM5_PAD1 (1ul << 23) +#define PIN_PB03D_SERCOM5_PAD1 35L /**< \brief SERCOM5 signal: PAD1 on PB03 mux D */ +#define MUX_PB03D_SERCOM5_PAD1 3L +#define PINMUX_PB03D_SERCOM5_PAD1 ((PIN_PB03D_SERCOM5_PAD1 << 16) | MUX_PB03D_SERCOM5_PAD1) +#define PORT_PB03D_SERCOM5_PAD1 (1ul << 3) +#define PIN_PA24D_SERCOM5_PAD2 24L /**< \brief SERCOM5 signal: PAD2 on PA24 mux D */ +#define MUX_PA24D_SERCOM5_PAD2 3L +#define PINMUX_PA24D_SERCOM5_PAD2 ((PIN_PA24D_SERCOM5_PAD2 << 16) | MUX_PA24D_SERCOM5_PAD2) +#define PORT_PA24D_SERCOM5_PAD2 (1ul << 24) +#define PIN_PB22D_SERCOM5_PAD2 54L /**< \brief SERCOM5 signal: PAD2 on PB22 mux D */ +#define MUX_PB22D_SERCOM5_PAD2 3L +#define PINMUX_PB22D_SERCOM5_PAD2 ((PIN_PB22D_SERCOM5_PAD2 << 16) | MUX_PB22D_SERCOM5_PAD2) +#define PORT_PB22D_SERCOM5_PAD2 (1ul << 22) +#define PIN_PA20C_SERCOM5_PAD2 20L /**< \brief SERCOM5 signal: PAD2 on PA20 mux C */ +#define MUX_PA20C_SERCOM5_PAD2 2L +#define PINMUX_PA20C_SERCOM5_PAD2 ((PIN_PA20C_SERCOM5_PAD2 << 16) | MUX_PA20C_SERCOM5_PAD2) +#define PORT_PA20C_SERCOM5_PAD2 (1ul << 20) +#define PIN_PA25D_SERCOM5_PAD3 25L /**< \brief SERCOM5 signal: PAD3 on PA25 mux D */ +#define MUX_PA25D_SERCOM5_PAD3 3L +#define PINMUX_PA25D_SERCOM5_PAD3 ((PIN_PA25D_SERCOM5_PAD3 << 16) | MUX_PA25D_SERCOM5_PAD3) +#define PORT_PA25D_SERCOM5_PAD3 (1ul << 25) +#define PIN_PB23D_SERCOM5_PAD3 55L /**< \brief SERCOM5 signal: PAD3 on PB23 mux D */ +#define MUX_PB23D_SERCOM5_PAD3 3L +#define PINMUX_PB23D_SERCOM5_PAD3 ((PIN_PB23D_SERCOM5_PAD3 << 16) | MUX_PB23D_SERCOM5_PAD3) +#define PORT_PB23D_SERCOM5_PAD3 (1ul << 23) +#define PIN_PA21C_SERCOM5_PAD3 21L /**< \brief SERCOM5 signal: PAD3 on PA21 mux C */ +#define MUX_PA21C_SERCOM5_PAD3 2L +#define PINMUX_PA21C_SERCOM5_PAD3 ((PIN_PA21C_SERCOM5_PAD3 << 16) | MUX_PA21C_SERCOM5_PAD3) +#define PORT_PA21C_SERCOM5_PAD3 (1ul << 21) +/* ========== PORT definition for TCC0 peripheral ========== */ +#define PIN_PA04E_TCC0_WO0 4L /**< \brief TCC0 signal: WO0 on PA04 mux E */ +#define MUX_PA04E_TCC0_WO0 4L +#define PINMUX_PA04E_TCC0_WO0 ((PIN_PA04E_TCC0_WO0 << 16) | MUX_PA04E_TCC0_WO0) +#define PORT_PA04E_TCC0_WO0 (1ul << 4) +#define PIN_PA08E_TCC0_WO0 8L /**< \brief TCC0 signal: WO0 on PA08 mux E */ +#define MUX_PA08E_TCC0_WO0 4L +#define PINMUX_PA08E_TCC0_WO0 ((PIN_PA08E_TCC0_WO0 << 16) | MUX_PA08E_TCC0_WO0) +#define PORT_PA08E_TCC0_WO0 (1ul << 8) +#define PIN_PA05E_TCC0_WO1 5L /**< \brief TCC0 signal: WO1 on PA05 mux E */ +#define MUX_PA05E_TCC0_WO1 4L +#define PINMUX_PA05E_TCC0_WO1 ((PIN_PA05E_TCC0_WO1 << 16) | MUX_PA05E_TCC0_WO1) +#define PORT_PA05E_TCC0_WO1 (1ul << 5) +#define PIN_PA09E_TCC0_WO1 9L /**< \brief TCC0 signal: WO1 on PA09 mux E */ +#define MUX_PA09E_TCC0_WO1 4L +#define PINMUX_PA09E_TCC0_WO1 ((PIN_PA09E_TCC0_WO1 << 16) | MUX_PA09E_TCC0_WO1) +#define PORT_PA09E_TCC0_WO1 (1ul << 9) +#define PIN_PA10F_TCC0_WO2 10L /**< \brief TCC0 signal: WO2 on PA10 mux F */ +#define MUX_PA10F_TCC0_WO2 5L +#define PINMUX_PA10F_TCC0_WO2 ((PIN_PA10F_TCC0_WO2 << 16) | MUX_PA10F_TCC0_WO2) +#define PORT_PA10F_TCC0_WO2 (1ul << 10) +#define PIN_PA18F_TCC0_WO2 18L /**< \brief TCC0 signal: WO2 on PA18 mux F */ +#define MUX_PA18F_TCC0_WO2 5L +#define PINMUX_PA18F_TCC0_WO2 ((PIN_PA18F_TCC0_WO2 << 16) | MUX_PA18F_TCC0_WO2) +#define PORT_PA18F_TCC0_WO2 (1ul << 18) +#define PIN_PA11F_TCC0_WO3 11L /**< \brief TCC0 signal: WO3 on PA11 mux F */ +#define MUX_PA11F_TCC0_WO3 5L +#define PINMUX_PA11F_TCC0_WO3 ((PIN_PA11F_TCC0_WO3 << 16) | MUX_PA11F_TCC0_WO3) +#define PORT_PA11F_TCC0_WO3 (1ul << 11) +#define PIN_PA19F_TCC0_WO3 19L /**< \brief TCC0 signal: WO3 on PA19 mux F */ +#define MUX_PA19F_TCC0_WO3 5L +#define PINMUX_PA19F_TCC0_WO3 ((PIN_PA19F_TCC0_WO3 << 16) | MUX_PA19F_TCC0_WO3) +#define PORT_PA19F_TCC0_WO3 (1ul << 19) +#define PIN_PA14F_TCC0_WO4 14L /**< \brief TCC0 signal: WO4 on PA14 mux F */ +#define MUX_PA14F_TCC0_WO4 5L +#define PINMUX_PA14F_TCC0_WO4 ((PIN_PA14F_TCC0_WO4 << 16) | MUX_PA14F_TCC0_WO4) +#define PORT_PA14F_TCC0_WO4 (1ul << 14) +#define PIN_PA22F_TCC0_WO4 22L /**< \brief TCC0 signal: WO4 on PA22 mux F */ +#define MUX_PA22F_TCC0_WO4 5L +#define PINMUX_PA22F_TCC0_WO4 ((PIN_PA22F_TCC0_WO4 << 16) | MUX_PA22F_TCC0_WO4) +#define PORT_PA22F_TCC0_WO4 (1ul << 22) +#define PIN_PB10F_TCC0_WO4 42L /**< \brief TCC0 signal: WO4 on PB10 mux F */ +#define MUX_PB10F_TCC0_WO4 5L +#define PINMUX_PB10F_TCC0_WO4 ((PIN_PB10F_TCC0_WO4 << 16) | MUX_PB10F_TCC0_WO4) +#define PORT_PB10F_TCC0_WO4 (1ul << 10) +#define PIN_PA15F_TCC0_WO5 15L /**< \brief TCC0 signal: WO5 on PA15 mux F */ +#define MUX_PA15F_TCC0_WO5 5L +#define PINMUX_PA15F_TCC0_WO5 ((PIN_PA15F_TCC0_WO5 << 16) | MUX_PA15F_TCC0_WO5) +#define PORT_PA15F_TCC0_WO5 (1ul << 15) +#define PIN_PA23F_TCC0_WO5 23L /**< \brief TCC0 signal: WO5 on PA23 mux F */ +#define MUX_PA23F_TCC0_WO5 5L +#define PINMUX_PA23F_TCC0_WO5 ((PIN_PA23F_TCC0_WO5 << 16) | MUX_PA23F_TCC0_WO5) +#define PORT_PA23F_TCC0_WO5 (1ul << 23) +#define PIN_PB11F_TCC0_WO5 43L /**< \brief TCC0 signal: WO5 on PB11 mux F */ +#define MUX_PB11F_TCC0_WO5 5L +#define PINMUX_PB11F_TCC0_WO5 ((PIN_PB11F_TCC0_WO5 << 16) | MUX_PB11F_TCC0_WO5) +#define PORT_PB11F_TCC0_WO5 (1ul << 11) +#define PIN_PA12F_TCC0_WO6 12L /**< \brief TCC0 signal: WO6 on PA12 mux F */ +#define MUX_PA12F_TCC0_WO6 5L +#define PINMUX_PA12F_TCC0_WO6 ((PIN_PA12F_TCC0_WO6 << 16) | MUX_PA12F_TCC0_WO6) +#define PORT_PA12F_TCC0_WO6 (1ul << 12) +#define PIN_PA20F_TCC0_WO6 20L /**< \brief TCC0 signal: WO6 on PA20 mux F */ +#define MUX_PA20F_TCC0_WO6 5L +#define PINMUX_PA20F_TCC0_WO6 ((PIN_PA20F_TCC0_WO6 << 16) | MUX_PA20F_TCC0_WO6) +#define PORT_PA20F_TCC0_WO6 (1ul << 20) +#define PIN_PA16F_TCC0_WO6 16L /**< \brief TCC0 signal: WO6 on PA16 mux F */ +#define MUX_PA16F_TCC0_WO6 5L +#define PINMUX_PA16F_TCC0_WO6 ((PIN_PA16F_TCC0_WO6 << 16) | MUX_PA16F_TCC0_WO6) +#define PORT_PA16F_TCC0_WO6 (1ul << 16) +#define PIN_PA13F_TCC0_WO7 13L /**< \brief TCC0 signal: WO7 on PA13 mux F */ +#define MUX_PA13F_TCC0_WO7 5L +#define PINMUX_PA13F_TCC0_WO7 ((PIN_PA13F_TCC0_WO7 << 16) | MUX_PA13F_TCC0_WO7) +#define PORT_PA13F_TCC0_WO7 (1ul << 13) +#define PIN_PA21F_TCC0_WO7 21L /**< \brief TCC0 signal: WO7 on PA21 mux F */ +#define MUX_PA21F_TCC0_WO7 5L +#define PINMUX_PA21F_TCC0_WO7 ((PIN_PA21F_TCC0_WO7 << 16) | MUX_PA21F_TCC0_WO7) +#define PORT_PA21F_TCC0_WO7 (1ul << 21) +#define PIN_PA17F_TCC0_WO7 17L /**< \brief TCC0 signal: WO7 on PA17 mux F */ +#define MUX_PA17F_TCC0_WO7 5L +#define PINMUX_PA17F_TCC0_WO7 ((PIN_PA17F_TCC0_WO7 << 16) | MUX_PA17F_TCC0_WO7) +#define PORT_PA17F_TCC0_WO7 (1ul << 17) +/* ========== PORT definition for TCC1 peripheral ========== */ +#define PIN_PA06E_TCC1_WO0 6L /**< \brief TCC1 signal: WO0 on PA06 mux E */ +#define MUX_PA06E_TCC1_WO0 4L +#define PINMUX_PA06E_TCC1_WO0 ((PIN_PA06E_TCC1_WO0 << 16) | MUX_PA06E_TCC1_WO0) +#define PORT_PA06E_TCC1_WO0 (1ul << 6) +#define PIN_PA10E_TCC1_WO0 10L /**< \brief TCC1 signal: WO0 on PA10 mux E */ +#define MUX_PA10E_TCC1_WO0 4L +#define PINMUX_PA10E_TCC1_WO0 ((PIN_PA10E_TCC1_WO0 << 16) | MUX_PA10E_TCC1_WO0) +#define PORT_PA10E_TCC1_WO0 (1ul << 10) +#define PIN_PA30E_TCC1_WO0 30L /**< \brief TCC1 signal: WO0 on PA30 mux E */ +#define MUX_PA30E_TCC1_WO0 4L +#define PINMUX_PA30E_TCC1_WO0 ((PIN_PA30E_TCC1_WO0 << 16) | MUX_PA30E_TCC1_WO0) +#define PORT_PA30E_TCC1_WO0 (1ul << 30) +#define PIN_PA07E_TCC1_WO1 7L /**< \brief TCC1 signal: WO1 on PA07 mux E */ +#define MUX_PA07E_TCC1_WO1 4L +#define PINMUX_PA07E_TCC1_WO1 ((PIN_PA07E_TCC1_WO1 << 16) | MUX_PA07E_TCC1_WO1) +#define PORT_PA07E_TCC1_WO1 (1ul << 7) +#define PIN_PA11E_TCC1_WO1 11L /**< \brief TCC1 signal: WO1 on PA11 mux E */ +#define MUX_PA11E_TCC1_WO1 4L +#define PINMUX_PA11E_TCC1_WO1 ((PIN_PA11E_TCC1_WO1 << 16) | MUX_PA11E_TCC1_WO1) +#define PORT_PA11E_TCC1_WO1 (1ul << 11) +#define PIN_PA31E_TCC1_WO1 31L /**< \brief TCC1 signal: WO1 on PA31 mux E */ +#define MUX_PA31E_TCC1_WO1 4L +#define PINMUX_PA31E_TCC1_WO1 ((PIN_PA31E_TCC1_WO1 << 16) | MUX_PA31E_TCC1_WO1) +#define PORT_PA31E_TCC1_WO1 (1ul << 31) +#define PIN_PA08F_TCC1_WO2 8L /**< \brief TCC1 signal: WO2 on PA08 mux F */ +#define MUX_PA08F_TCC1_WO2 5L +#define PINMUX_PA08F_TCC1_WO2 ((PIN_PA08F_TCC1_WO2 << 16) | MUX_PA08F_TCC1_WO2) +#define PORT_PA08F_TCC1_WO2 (1ul << 8) +#define PIN_PA24F_TCC1_WO2 24L /**< \brief TCC1 signal: WO2 on PA24 mux F */ +#define MUX_PA24F_TCC1_WO2 5L +#define PINMUX_PA24F_TCC1_WO2 ((PIN_PA24F_TCC1_WO2 << 16) | MUX_PA24F_TCC1_WO2) +#define PORT_PA24F_TCC1_WO2 (1ul << 24) +#define PIN_PA09F_TCC1_WO3 9L /**< \brief TCC1 signal: WO3 on PA09 mux F */ +#define MUX_PA09F_TCC1_WO3 5L +#define PINMUX_PA09F_TCC1_WO3 ((PIN_PA09F_TCC1_WO3 << 16) | MUX_PA09F_TCC1_WO3) +#define PORT_PA09F_TCC1_WO3 (1ul << 9) +#define PIN_PA25F_TCC1_WO3 25L /**< \brief TCC1 signal: WO3 on PA25 mux F */ +#define MUX_PA25F_TCC1_WO3 5L +#define PINMUX_PA25F_TCC1_WO3 ((PIN_PA25F_TCC1_WO3 << 16) | MUX_PA25F_TCC1_WO3) +#define PORT_PA25F_TCC1_WO3 (1ul << 25) +/* ========== PORT definition for TCC2 peripheral ========== */ +#define PIN_PA12E_TCC2_WO0 12L /**< \brief TCC2 signal: WO0 on PA12 mux E */ +#define MUX_PA12E_TCC2_WO0 4L +#define PINMUX_PA12E_TCC2_WO0 ((PIN_PA12E_TCC2_WO0 << 16) | MUX_PA12E_TCC2_WO0) +#define PORT_PA12E_TCC2_WO0 (1ul << 12) +#define PIN_PA16E_TCC2_WO0 16L /**< \brief TCC2 signal: WO0 on PA16 mux E */ +#define MUX_PA16E_TCC2_WO0 4L +#define PINMUX_PA16E_TCC2_WO0 ((PIN_PA16E_TCC2_WO0 << 16) | MUX_PA16E_TCC2_WO0) +#define PORT_PA16E_TCC2_WO0 (1ul << 16) +#define PIN_PA00E_TCC2_WO0 0L /**< \brief TCC2 signal: WO0 on PA00 mux E */ +#define MUX_PA00E_TCC2_WO0 4L +#define PINMUX_PA00E_TCC2_WO0 ((PIN_PA00E_TCC2_WO0 << 16) | MUX_PA00E_TCC2_WO0) +#define PORT_PA00E_TCC2_WO0 (1ul << 0) +#define PIN_PA13E_TCC2_WO1 13L /**< \brief TCC2 signal: WO1 on PA13 mux E */ +#define MUX_PA13E_TCC2_WO1 4L +#define PINMUX_PA13E_TCC2_WO1 ((PIN_PA13E_TCC2_WO1 << 16) | MUX_PA13E_TCC2_WO1) +#define PORT_PA13E_TCC2_WO1 (1ul << 13) +#define PIN_PA17E_TCC2_WO1 17L /**< \brief TCC2 signal: WO1 on PA17 mux E */ +#define MUX_PA17E_TCC2_WO1 4L +#define PINMUX_PA17E_TCC2_WO1 ((PIN_PA17E_TCC2_WO1 << 16) | MUX_PA17E_TCC2_WO1) +#define PORT_PA17E_TCC2_WO1 (1ul << 17) +#define PIN_PA01E_TCC2_WO1 1L /**< \brief TCC2 signal: WO1 on PA01 mux E */ +#define MUX_PA01E_TCC2_WO1 4L +#define PINMUX_PA01E_TCC2_WO1 ((PIN_PA01E_TCC2_WO1 << 16) | MUX_PA01E_TCC2_WO1) +#define PORT_PA01E_TCC2_WO1 (1ul << 1) +/* ========== PORT definition for TC3 peripheral ========== */ +#define PIN_PA18E_TC3_WO0 18L /**< \brief TC3 signal: WO0 on PA18 mux E */ +#define MUX_PA18E_TC3_WO0 4L +#define PINMUX_PA18E_TC3_WO0 ((PIN_PA18E_TC3_WO0 << 16) | MUX_PA18E_TC3_WO0) +#define PORT_PA18E_TC3_WO0 (1ul << 18) +#define PIN_PA14E_TC3_WO0 14L /**< \brief TC3 signal: WO0 on PA14 mux E */ +#define MUX_PA14E_TC3_WO0 4L +#define PINMUX_PA14E_TC3_WO0 ((PIN_PA14E_TC3_WO0 << 16) | MUX_PA14E_TC3_WO0) +#define PORT_PA14E_TC3_WO0 (1ul << 14) +#define PIN_PA19E_TC3_WO1 19L /**< \brief TC3 signal: WO1 on PA19 mux E */ +#define MUX_PA19E_TC3_WO1 4L +#define PINMUX_PA19E_TC3_WO1 ((PIN_PA19E_TC3_WO1 << 16) | MUX_PA19E_TC3_WO1) +#define PORT_PA19E_TC3_WO1 (1ul << 19) +#define PIN_PA15E_TC3_WO1 15L /**< \brief TC3 signal: WO1 on PA15 mux E */ +#define MUX_PA15E_TC3_WO1 4L +#define PINMUX_PA15E_TC3_WO1 ((PIN_PA15E_TC3_WO1 << 16) | MUX_PA15E_TC3_WO1) +#define PORT_PA15E_TC3_WO1 (1ul << 15) +/* ========== PORT definition for TC4 peripheral ========== */ +#define PIN_PA22E_TC4_WO0 22L /**< \brief TC4 signal: WO0 on PA22 mux E */ +#define MUX_PA22E_TC4_WO0 4L +#define PINMUX_PA22E_TC4_WO0 ((PIN_PA22E_TC4_WO0 << 16) | MUX_PA22E_TC4_WO0) +#define PORT_PA22E_TC4_WO0 (1ul << 22) +#define PIN_PB08E_TC4_WO0 40L /**< \brief TC4 signal: WO0 on PB08 mux E */ +#define MUX_PB08E_TC4_WO0 4L +#define PINMUX_PB08E_TC4_WO0 ((PIN_PB08E_TC4_WO0 << 16) | MUX_PB08E_TC4_WO0) +#define PORT_PB08E_TC4_WO0 (1ul << 8) +#define PIN_PA23E_TC4_WO1 23L /**< \brief TC4 signal: WO1 on PA23 mux E */ +#define MUX_PA23E_TC4_WO1 4L +#define PINMUX_PA23E_TC4_WO1 ((PIN_PA23E_TC4_WO1 << 16) | MUX_PA23E_TC4_WO1) +#define PORT_PA23E_TC4_WO1 (1ul << 23) +#define PIN_PB09E_TC4_WO1 41L /**< \brief TC4 signal: WO1 on PB09 mux E */ +#define MUX_PB09E_TC4_WO1 4L +#define PINMUX_PB09E_TC4_WO1 ((PIN_PB09E_TC4_WO1 << 16) | MUX_PB09E_TC4_WO1) +#define PORT_PB09E_TC4_WO1 (1ul << 9) +/* ========== PORT definition for TC5 peripheral ========== */ +#define PIN_PA24E_TC5_WO0 24L /**< \brief TC5 signal: WO0 on PA24 mux E */ +#define MUX_PA24E_TC5_WO0 4L +#define PINMUX_PA24E_TC5_WO0 ((PIN_PA24E_TC5_WO0 << 16) | MUX_PA24E_TC5_WO0) +#define PORT_PA24E_TC5_WO0 (1ul << 24) +#define PIN_PB10E_TC5_WO0 42L /**< \brief TC5 signal: WO0 on PB10 mux E */ +#define MUX_PB10E_TC5_WO0 4L +#define PINMUX_PB10E_TC5_WO0 ((PIN_PB10E_TC5_WO0 << 16) | MUX_PB10E_TC5_WO0) +#define PORT_PB10E_TC5_WO0 (1ul << 10) +#define PIN_PA25E_TC5_WO1 25L /**< \brief TC5 signal: WO1 on PA25 mux E */ +#define MUX_PA25E_TC5_WO1 4L +#define PINMUX_PA25E_TC5_WO1 ((PIN_PA25E_TC5_WO1 << 16) | MUX_PA25E_TC5_WO1) +#define PORT_PA25E_TC5_WO1 (1ul << 25) +#define PIN_PB11E_TC5_WO1 43L /**< \brief TC5 signal: WO1 on PB11 mux E */ +#define MUX_PB11E_TC5_WO1 4L +#define PINMUX_PB11E_TC5_WO1 ((PIN_PB11E_TC5_WO1 << 16) | MUX_PB11E_TC5_WO1) +#define PORT_PB11E_TC5_WO1 (1ul << 11) +/* ========== PORT definition for ADC peripheral ========== */ +#define PIN_PA02B_ADC_AIN0 2L /**< \brief ADC signal: AIN0 on PA02 mux B */ +#define MUX_PA02B_ADC_AIN0 1L +#define PINMUX_PA02B_ADC_AIN0 ((PIN_PA02B_ADC_AIN0 << 16) | MUX_PA02B_ADC_AIN0) +#define PORT_PA02B_ADC_AIN0 (1ul << 2) +#define PIN_PA03B_ADC_AIN1 3L /**< \brief ADC signal: AIN1 on PA03 mux B */ +#define MUX_PA03B_ADC_AIN1 1L +#define PINMUX_PA03B_ADC_AIN1 ((PIN_PA03B_ADC_AIN1 << 16) | MUX_PA03B_ADC_AIN1) +#define PORT_PA03B_ADC_AIN1 (1ul << 3) +#define PIN_PB08B_ADC_AIN2 40L /**< \brief ADC signal: AIN2 on PB08 mux B */ +#define MUX_PB08B_ADC_AIN2 1L +#define PINMUX_PB08B_ADC_AIN2 ((PIN_PB08B_ADC_AIN2 << 16) | MUX_PB08B_ADC_AIN2) +#define PORT_PB08B_ADC_AIN2 (1ul << 8) +#define PIN_PB09B_ADC_AIN3 41L /**< \brief ADC signal: AIN3 on PB09 mux B */ +#define MUX_PB09B_ADC_AIN3 1L +#define PINMUX_PB09B_ADC_AIN3 ((PIN_PB09B_ADC_AIN3 << 16) | MUX_PB09B_ADC_AIN3) +#define PORT_PB09B_ADC_AIN3 (1ul << 9) +#define PIN_PA04B_ADC_AIN4 4L /**< \brief ADC signal: AIN4 on PA04 mux B */ +#define MUX_PA04B_ADC_AIN4 1L +#define PINMUX_PA04B_ADC_AIN4 ((PIN_PA04B_ADC_AIN4 << 16) | MUX_PA04B_ADC_AIN4) +#define PORT_PA04B_ADC_AIN4 (1ul << 4) +#define PIN_PA05B_ADC_AIN5 5L /**< \brief ADC signal: AIN5 on PA05 mux B */ +#define MUX_PA05B_ADC_AIN5 1L +#define PINMUX_PA05B_ADC_AIN5 ((PIN_PA05B_ADC_AIN5 << 16) | MUX_PA05B_ADC_AIN5) +#define PORT_PA05B_ADC_AIN5 (1ul << 5) +#define PIN_PA06B_ADC_AIN6 6L /**< \brief ADC signal: AIN6 on PA06 mux B */ +#define MUX_PA06B_ADC_AIN6 1L +#define PINMUX_PA06B_ADC_AIN6 ((PIN_PA06B_ADC_AIN6 << 16) | MUX_PA06B_ADC_AIN6) +#define PORT_PA06B_ADC_AIN6 (1ul << 6) +#define PIN_PA07B_ADC_AIN7 7L /**< \brief ADC signal: AIN7 on PA07 mux B */ +#define MUX_PA07B_ADC_AIN7 1L +#define PINMUX_PA07B_ADC_AIN7 ((PIN_PA07B_ADC_AIN7 << 16) | MUX_PA07B_ADC_AIN7) +#define PORT_PA07B_ADC_AIN7 (1ul << 7) +#define PIN_PB02B_ADC_AIN10 34L /**< \brief ADC signal: AIN10 on PB02 mux B */ +#define MUX_PB02B_ADC_AIN10 1L +#define PINMUX_PB02B_ADC_AIN10 ((PIN_PB02B_ADC_AIN10 << 16) | MUX_PB02B_ADC_AIN10) +#define PORT_PB02B_ADC_AIN10 (1ul << 2) +#define PIN_PB03B_ADC_AIN11 35L /**< \brief ADC signal: AIN11 on PB03 mux B */ +#define MUX_PB03B_ADC_AIN11 1L +#define PINMUX_PB03B_ADC_AIN11 ((PIN_PB03B_ADC_AIN11 << 16) | MUX_PB03B_ADC_AIN11) +#define PORT_PB03B_ADC_AIN11 (1ul << 3) +#define PIN_PA08B_ADC_AIN16 8L /**< \brief ADC signal: AIN16 on PA08 mux B */ +#define MUX_PA08B_ADC_AIN16 1L +#define PINMUX_PA08B_ADC_AIN16 ((PIN_PA08B_ADC_AIN16 << 16) | MUX_PA08B_ADC_AIN16) +#define PORT_PA08B_ADC_AIN16 (1ul << 8) +#define PIN_PA09B_ADC_AIN17 9L /**< \brief ADC signal: AIN17 on PA09 mux B */ +#define MUX_PA09B_ADC_AIN17 1L +#define PINMUX_PA09B_ADC_AIN17 ((PIN_PA09B_ADC_AIN17 << 16) | MUX_PA09B_ADC_AIN17) +#define PORT_PA09B_ADC_AIN17 (1ul << 9) +#define PIN_PA10B_ADC_AIN18 10L /**< \brief ADC signal: AIN18 on PA10 mux B */ +#define MUX_PA10B_ADC_AIN18 1L +#define PINMUX_PA10B_ADC_AIN18 ((PIN_PA10B_ADC_AIN18 << 16) | MUX_PA10B_ADC_AIN18) +#define PORT_PA10B_ADC_AIN18 (1ul << 10) +#define PIN_PA11B_ADC_AIN19 11L /**< \brief ADC signal: AIN19 on PA11 mux B */ +#define MUX_PA11B_ADC_AIN19 1L +#define PINMUX_PA11B_ADC_AIN19 ((PIN_PA11B_ADC_AIN19 << 16) | MUX_PA11B_ADC_AIN19) +#define PORT_PA11B_ADC_AIN19 (1ul << 11) +#define PIN_PA04B_ADC_VREFP 4L /**< \brief ADC signal: VREFP on PA04 mux B */ +#define MUX_PA04B_ADC_VREFP 1L +#define PINMUX_PA04B_ADC_VREFP ((PIN_PA04B_ADC_VREFP << 16) | MUX_PA04B_ADC_VREFP) +#define PORT_PA04B_ADC_VREFP (1ul << 4) +/* ========== PORT definition for AC peripheral ========== */ +#define PIN_PA04B_AC_AIN0 4L /**< \brief AC signal: AIN0 on PA04 mux B */ +#define MUX_PA04B_AC_AIN0 1L +#define PINMUX_PA04B_AC_AIN0 ((PIN_PA04B_AC_AIN0 << 16) | MUX_PA04B_AC_AIN0) +#define PORT_PA04B_AC_AIN0 (1ul << 4) +#define PIN_PA05B_AC_AIN1 5L /**< \brief AC signal: AIN1 on PA05 mux B */ +#define MUX_PA05B_AC_AIN1 1L +#define PINMUX_PA05B_AC_AIN1 ((PIN_PA05B_AC_AIN1 << 16) | MUX_PA05B_AC_AIN1) +#define PORT_PA05B_AC_AIN1 (1ul << 5) +#define PIN_PA06B_AC_AIN2 6L /**< \brief AC signal: AIN2 on PA06 mux B */ +#define MUX_PA06B_AC_AIN2 1L +#define PINMUX_PA06B_AC_AIN2 ((PIN_PA06B_AC_AIN2 << 16) | MUX_PA06B_AC_AIN2) +#define PORT_PA06B_AC_AIN2 (1ul << 6) +#define PIN_PA07B_AC_AIN3 7L /**< \brief AC signal: AIN3 on PA07 mux B */ +#define MUX_PA07B_AC_AIN3 1L +#define PINMUX_PA07B_AC_AIN3 ((PIN_PA07B_AC_AIN3 << 16) | MUX_PA07B_AC_AIN3) +#define PORT_PA07B_AC_AIN3 (1ul << 7) +#define PIN_PA12H_AC_CMP0 12L /**< \brief AC signal: CMP0 on PA12 mux H */ +#define MUX_PA12H_AC_CMP0 7L +#define PINMUX_PA12H_AC_CMP0 ((PIN_PA12H_AC_CMP0 << 16) | MUX_PA12H_AC_CMP0) +#define PORT_PA12H_AC_CMP0 (1ul << 12) +#define PIN_PA18H_AC_CMP0 18L /**< \brief AC signal: CMP0 on PA18 mux H */ +#define MUX_PA18H_AC_CMP0 7L +#define PINMUX_PA18H_AC_CMP0 ((PIN_PA18H_AC_CMP0 << 16) | MUX_PA18H_AC_CMP0) +#define PORT_PA18H_AC_CMP0 (1ul << 18) +#define PIN_PA13H_AC_CMP1 13L /**< \brief AC signal: CMP1 on PA13 mux H */ +#define MUX_PA13H_AC_CMP1 7L +#define PINMUX_PA13H_AC_CMP1 ((PIN_PA13H_AC_CMP1 << 16) | MUX_PA13H_AC_CMP1) +#define PORT_PA13H_AC_CMP1 (1ul << 13) +#define PIN_PA19H_AC_CMP1 19L /**< \brief AC signal: CMP1 on PA19 mux H */ +#define MUX_PA19H_AC_CMP1 7L +#define PINMUX_PA19H_AC_CMP1 ((PIN_PA19H_AC_CMP1 << 16) | MUX_PA19H_AC_CMP1) +#define PORT_PA19H_AC_CMP1 (1ul << 19) +/* ========== PORT definition for DAC peripheral ========== */ +#define PIN_PA02B_DAC_VOUT 2L /**< \brief DAC signal: VOUT on PA02 mux B */ +#define MUX_PA02B_DAC_VOUT 1L +#define PINMUX_PA02B_DAC_VOUT ((PIN_PA02B_DAC_VOUT << 16) | MUX_PA02B_DAC_VOUT) +#define PORT_PA02B_DAC_VOUT (1ul << 2) +#define PIN_PA03B_DAC_VREFP 3L /**< \brief DAC signal: VREFP on PA03 mux B */ +#define MUX_PA03B_DAC_VREFP 1L +#define PINMUX_PA03B_DAC_VREFP ((PIN_PA03B_DAC_VREFP << 16) | MUX_PA03B_DAC_VREFP) +#define PORT_PA03B_DAC_VREFP (1ul << 3) +/* ========== PORT definition for I2S peripheral ========== */ +#define PIN_PA11G_I2S_FS0 11L /**< \brief I2S signal: FS0 on PA11 mux G */ +#define MUX_PA11G_I2S_FS0 6L +#define PINMUX_PA11G_I2S_FS0 ((PIN_PA11G_I2S_FS0 << 16) | MUX_PA11G_I2S_FS0) +#define PORT_PA11G_I2S_FS0 (1ul << 11) +#define PIN_PA21G_I2S_FS0 21L /**< \brief I2S signal: FS0 on PA21 mux G */ +#define MUX_PA21G_I2S_FS0 6L +#define PINMUX_PA21G_I2S_FS0 ((PIN_PA21G_I2S_FS0 << 16) | MUX_PA21G_I2S_FS0) +#define PORT_PA21G_I2S_FS0 (1ul << 21) +#define PIN_PA09G_I2S_MCK0 9L /**< \brief I2S signal: MCK0 on PA09 mux G */ +#define MUX_PA09G_I2S_MCK0 6L +#define PINMUX_PA09G_I2S_MCK0 ((PIN_PA09G_I2S_MCK0 << 16) | MUX_PA09G_I2S_MCK0) +#define PORT_PA09G_I2S_MCK0 (1ul << 9) +#define PIN_PB10G_I2S_MCK1 42L /**< \brief I2S signal: MCK1 on PB10 mux G */ +#define MUX_PB10G_I2S_MCK1 6L +#define PINMUX_PB10G_I2S_MCK1 ((PIN_PB10G_I2S_MCK1 << 16) | MUX_PB10G_I2S_MCK1) +#define PORT_PB10G_I2S_MCK1 (1ul << 10) +#define PIN_PA10G_I2S_SCK0 10L /**< \brief I2S signal: SCK0 on PA10 mux G */ +#define MUX_PA10G_I2S_SCK0 6L +#define PINMUX_PA10G_I2S_SCK0 ((PIN_PA10G_I2S_SCK0 << 16) | MUX_PA10G_I2S_SCK0) +#define PORT_PA10G_I2S_SCK0 (1ul << 10) +#define PIN_PA20G_I2S_SCK0 20L /**< \brief I2S signal: SCK0 on PA20 mux G */ +#define MUX_PA20G_I2S_SCK0 6L +#define PINMUX_PA20G_I2S_SCK0 ((PIN_PA20G_I2S_SCK0 << 16) | MUX_PA20G_I2S_SCK0) +#define PORT_PA20G_I2S_SCK0 (1ul << 20) +#define PIN_PB11G_I2S_SCK1 43L /**< \brief I2S signal: SCK1 on PB11 mux G */ +#define MUX_PB11G_I2S_SCK1 6L +#define PINMUX_PB11G_I2S_SCK1 ((PIN_PB11G_I2S_SCK1 << 16) | MUX_PB11G_I2S_SCK1) +#define PORT_PB11G_I2S_SCK1 (1ul << 11) +#define PIN_PA07G_I2S_SD0 7L /**< \brief I2S signal: SD0 on PA07 mux G */ +#define MUX_PA07G_I2S_SD0 6L +#define PINMUX_PA07G_I2S_SD0 ((PIN_PA07G_I2S_SD0 << 16) | MUX_PA07G_I2S_SD0) +#define PORT_PA07G_I2S_SD0 (1ul << 7) +#define PIN_PA19G_I2S_SD0 19L /**< \brief I2S signal: SD0 on PA19 mux G */ +#define MUX_PA19G_I2S_SD0 6L +#define PINMUX_PA19G_I2S_SD0 ((PIN_PA19G_I2S_SD0 << 16) | MUX_PA19G_I2S_SD0) +#define PORT_PA19G_I2S_SD0 (1ul << 19) +#define PIN_PA08G_I2S_SD1 8L /**< \brief I2S signal: SD1 on PA08 mux G */ +#define MUX_PA08G_I2S_SD1 6L +#define PINMUX_PA08G_I2S_SD1 ((PIN_PA08G_I2S_SD1 << 16) | MUX_PA08G_I2S_SD1) +#define PORT_PA08G_I2S_SD1 (1ul << 8) + +#endif /* _SAMD21G18A_PIO_ */ diff --git a/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/utils/cmsis/samd21/include/pio/samd21g18au.h b/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/utils/cmsis/samd21/include/pio/samd21g18au.h new file mode 100644 index 0000000..d2692f2 --- /dev/null +++ b/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/utils/cmsis/samd21/include/pio/samd21g18au.h @@ -0,0 +1,856 @@ +/** + * \file + * + * \brief Peripheral I/O description for SAMD21G18AU + * + * Copyright (c) 2015-2018 Microchip Technology Inc. and its subsidiaries. + * + * \asf_license_start + * + * \page License + * + * Subject to your compliance with these terms, you may use Microchip + * software and any derivatives exclusively with Microchip products. + * It is your responsibility to comply with third party license terms applicable + * to your use of third party software (including open source software) that + * may accompany Microchip software. + * + * THIS SOFTWARE IS SUPPLIED BY MICROCHIP "AS IS". NO WARRANTIES, + * WHETHER EXPRESS, IMPLIED OR STATUTORY, APPLY TO THIS SOFTWARE, + * INCLUDING ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, + * AND FITNESS FOR A PARTICULAR PURPOSE. IN NO EVENT WILL MICROCHIP BE + * LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL OR CONSEQUENTIAL + * LOSS, DAMAGE, COST OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE + * SOFTWARE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE + * POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT + * ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY + * RELATED TO THIS SOFTWARE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, + * THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THIS SOFTWARE. + * + * \asf_license_stop + * + */ + /* + * Support and FAQ: visit Microchip Support + */ + +#ifndef _SAMD21G18AU_PIO_ +#define _SAMD21G18AU_PIO_ + +#define PIN_PA00 0 /**< \brief Pin Number for PA00 */ +#define PORT_PA00 (1ul << 0) /**< \brief PORT Mask for PA00 */ +#define PIN_PA01 1 /**< \brief Pin Number for PA01 */ +#define PORT_PA01 (1ul << 1) /**< \brief PORT Mask for PA01 */ +#define PIN_PA02 2 /**< \brief Pin Number for PA02 */ +#define PORT_PA02 (1ul << 2) /**< \brief PORT Mask for PA02 */ +#define PIN_PA03 3 /**< \brief Pin Number for PA03 */ +#define PORT_PA03 (1ul << 3) /**< \brief PORT Mask for PA03 */ +#define PIN_PA04 4 /**< \brief Pin Number for PA04 */ +#define PORT_PA04 (1ul << 4) /**< \brief PORT Mask for PA04 */ +#define PIN_PA05 5 /**< \brief Pin Number for PA05 */ +#define PORT_PA05 (1ul << 5) /**< \brief PORT Mask for PA05 */ +#define PIN_PA06 6 /**< \brief Pin Number for PA06 */ +#define PORT_PA06 (1ul << 6) /**< \brief PORT Mask for PA06 */ +#define PIN_PA07 7 /**< \brief Pin Number for PA07 */ +#define PORT_PA07 (1ul << 7) /**< \brief PORT Mask for PA07 */ +#define PIN_PA08 8 /**< \brief Pin Number for PA08 */ +#define PORT_PA08 (1ul << 8) /**< \brief PORT Mask for PA08 */ +#define PIN_PA09 9 /**< \brief Pin Number for PA09 */ +#define PORT_PA09 (1ul << 9) /**< \brief PORT Mask for PA09 */ +#define PIN_PA10 10 /**< \brief Pin Number for PA10 */ +#define PORT_PA10 (1ul << 10) /**< \brief PORT Mask for PA10 */ +#define PIN_PA11 11 /**< \brief Pin Number for PA11 */ +#define PORT_PA11 (1ul << 11) /**< \brief PORT Mask for PA11 */ +#define PIN_PA12 12 /**< \brief Pin Number for PA12 */ +#define PORT_PA12 (1ul << 12) /**< \brief PORT Mask for PA12 */ +#define PIN_PA13 13 /**< \brief Pin Number for PA13 */ +#define PORT_PA13 (1ul << 13) /**< \brief PORT Mask for PA13 */ +#define PIN_PA14 14 /**< \brief Pin Number for PA14 */ +#define PORT_PA14 (1ul << 14) /**< \brief PORT Mask for PA14 */ +#define PIN_PA15 15 /**< \brief Pin Number for PA15 */ +#define PORT_PA15 (1ul << 15) /**< \brief PORT Mask for PA15 */ +#define PIN_PA16 16 /**< \brief Pin Number for PA16 */ +#define PORT_PA16 (1ul << 16) /**< \brief PORT Mask for PA16 */ +#define PIN_PA17 17 /**< \brief Pin Number for PA17 */ +#define PORT_PA17 (1ul << 17) /**< \brief PORT Mask for PA17 */ +#define PIN_PA18 18 /**< \brief Pin Number for PA18 */ +#define PORT_PA18 (1ul << 18) /**< \brief PORT Mask for PA18 */ +#define PIN_PA19 19 /**< \brief Pin Number for PA19 */ +#define PORT_PA19 (1ul << 19) /**< \brief PORT Mask for PA19 */ +#define PIN_PA20 20 /**< \brief Pin Number for PA20 */ +#define PORT_PA20 (1ul << 20) /**< \brief PORT Mask for PA20 */ +#define PIN_PA21 21 /**< \brief Pin Number for PA21 */ +#define PORT_PA21 (1ul << 21) /**< \brief PORT Mask for PA21 */ +#define PIN_PA22 22 /**< \brief Pin Number for PA22 */ +#define PORT_PA22 (1ul << 22) /**< \brief PORT Mask for PA22 */ +#define PIN_PA23 23 /**< \brief Pin Number for PA23 */ +#define PORT_PA23 (1ul << 23) /**< \brief PORT Mask for PA23 */ +#define PIN_PA24 24 /**< \brief Pin Number for PA24 */ +#define PORT_PA24 (1ul << 24) /**< \brief PORT Mask for PA24 */ +#define PIN_PA25 25 /**< \brief Pin Number for PA25 */ +#define PORT_PA25 (1ul << 25) /**< \brief PORT Mask for PA25 */ +#define PIN_PA27 27 /**< \brief Pin Number for PA27 */ +#define PORT_PA27 (1ul << 27) /**< \brief PORT Mask for PA27 */ +#define PIN_PA28 28 /**< \brief Pin Number for PA28 */ +#define PORT_PA28 (1ul << 28) /**< \brief PORT Mask for PA28 */ +#define PIN_PA30 30 /**< \brief Pin Number for PA30 */ +#define PORT_PA30 (1ul << 30) /**< \brief PORT Mask for PA30 */ +#define PIN_PA31 31 /**< \brief Pin Number for PA31 */ +#define PORT_PA31 (1ul << 31) /**< \brief PORT Mask for PA31 */ +#define PIN_PB02 34 /**< \brief Pin Number for PB02 */ +#define PORT_PB02 (1ul << 2) /**< \brief PORT Mask for PB02 */ +#define PIN_PB03 35 /**< \brief Pin Number for PB03 */ +#define PORT_PB03 (1ul << 3) /**< \brief PORT Mask for PB03 */ +#define PIN_PB04 36 /**< \brief Pin Number for PB04 */ +#define PORT_PB04 (1ul << 4) /**< \brief PORT Mask for PB04 */ +#define PIN_PB08 40 /**< \brief Pin Number for PB08 */ +#define PORT_PB08 (1ul << 8) /**< \brief PORT Mask for PB08 */ +#define PIN_PB09 41 /**< \brief Pin Number for PB09 */ +#define PORT_PB09 (1ul << 9) /**< \brief PORT Mask for PB09 */ +/* ========== PORT definition for GCLK peripheral ========== */ +#define PIN_PA14H_GCLK_IO0 14L /**< \brief GCLK signal: IO0 on PA14 mux H */ +#define MUX_PA14H_GCLK_IO0 7L +#define PINMUX_PA14H_GCLK_IO0 ((PIN_PA14H_GCLK_IO0 << 16) | MUX_PA14H_GCLK_IO0) +#define PORT_PA14H_GCLK_IO0 (1ul << 14) +#define PIN_PA27H_GCLK_IO0 27L /**< \brief GCLK signal: IO0 on PA27 mux H */ +#define MUX_PA27H_GCLK_IO0 7L +#define PINMUX_PA27H_GCLK_IO0 ((PIN_PA27H_GCLK_IO0 << 16) | MUX_PA27H_GCLK_IO0) +#define PORT_PA27H_GCLK_IO0 (1ul << 27) +#define PIN_PA28H_GCLK_IO0 28L /**< \brief GCLK signal: IO0 on PA28 mux H */ +#define MUX_PA28H_GCLK_IO0 7L +#define PINMUX_PA28H_GCLK_IO0 ((PIN_PA28H_GCLK_IO0 << 16) | MUX_PA28H_GCLK_IO0) +#define PORT_PA28H_GCLK_IO0 (1ul << 28) +#define PIN_PA30H_GCLK_IO0 30L /**< \brief GCLK signal: IO0 on PA30 mux H */ +#define MUX_PA30H_GCLK_IO0 7L +#define PINMUX_PA30H_GCLK_IO0 ((PIN_PA30H_GCLK_IO0 << 16) | MUX_PA30H_GCLK_IO0) +#define PORT_PA30H_GCLK_IO0 (1ul << 30) +#define PIN_PA15H_GCLK_IO1 15L /**< \brief GCLK signal: IO1 on PA15 mux H */ +#define MUX_PA15H_GCLK_IO1 7L +#define PINMUX_PA15H_GCLK_IO1 ((PIN_PA15H_GCLK_IO1 << 16) | MUX_PA15H_GCLK_IO1) +#define PORT_PA15H_GCLK_IO1 (1ul << 15) +#define PIN_PA16H_GCLK_IO2 16L /**< \brief GCLK signal: IO2 on PA16 mux H */ +#define MUX_PA16H_GCLK_IO2 7L +#define PINMUX_PA16H_GCLK_IO2 ((PIN_PA16H_GCLK_IO2 << 16) | MUX_PA16H_GCLK_IO2) +#define PORT_PA16H_GCLK_IO2 (1ul << 16) +#define PIN_PA17H_GCLK_IO3 17L /**< \brief GCLK signal: IO3 on PA17 mux H */ +#define MUX_PA17H_GCLK_IO3 7L +#define PINMUX_PA17H_GCLK_IO3 ((PIN_PA17H_GCLK_IO3 << 16) | MUX_PA17H_GCLK_IO3) +#define PORT_PA17H_GCLK_IO3 (1ul << 17) +#define PIN_PA10H_GCLK_IO4 10L /**< \brief GCLK signal: IO4 on PA10 mux H */ +#define MUX_PA10H_GCLK_IO4 7L +#define PINMUX_PA10H_GCLK_IO4 ((PIN_PA10H_GCLK_IO4 << 16) | MUX_PA10H_GCLK_IO4) +#define PORT_PA10H_GCLK_IO4 (1ul << 10) +#define PIN_PA20H_GCLK_IO4 20L /**< \brief GCLK signal: IO4 on PA20 mux H */ +#define MUX_PA20H_GCLK_IO4 7L +#define PINMUX_PA20H_GCLK_IO4 ((PIN_PA20H_GCLK_IO4 << 16) | MUX_PA20H_GCLK_IO4) +#define PORT_PA20H_GCLK_IO4 (1ul << 20) +#define PIN_PA11H_GCLK_IO5 11L /**< \brief GCLK signal: IO5 on PA11 mux H */ +#define MUX_PA11H_GCLK_IO5 7L +#define PINMUX_PA11H_GCLK_IO5 ((PIN_PA11H_GCLK_IO5 << 16) | MUX_PA11H_GCLK_IO5) +#define PORT_PA11H_GCLK_IO5 (1ul << 11) +#define PIN_PA21H_GCLK_IO5 21L /**< \brief GCLK signal: IO5 on PA21 mux H */ +#define MUX_PA21H_GCLK_IO5 7L +#define PINMUX_PA21H_GCLK_IO5 ((PIN_PA21H_GCLK_IO5 << 16) | MUX_PA21H_GCLK_IO5) +#define PORT_PA21H_GCLK_IO5 (1ul << 21) +#define PIN_PA22H_GCLK_IO6 22L /**< \brief GCLK signal: IO6 on PA22 mux H */ +#define MUX_PA22H_GCLK_IO6 7L +#define PINMUX_PA22H_GCLK_IO6 ((PIN_PA22H_GCLK_IO6 << 16) | MUX_PA22H_GCLK_IO6) +#define PORT_PA22H_GCLK_IO6 (1ul << 22) +#define PIN_PA23H_GCLK_IO7 23L /**< \brief GCLK signal: IO7 on PA23 mux H */ +#define MUX_PA23H_GCLK_IO7 7L +#define PINMUX_PA23H_GCLK_IO7 ((PIN_PA23H_GCLK_IO7 << 16) | MUX_PA23H_GCLK_IO7) +#define PORT_PA23H_GCLK_IO7 (1ul << 23) +/* ========== PORT definition for EIC peripheral ========== */ +#define PIN_PA16A_EIC_EXTINT0 16L /**< \brief EIC signal: EXTINT0 on PA16 mux A */ +#define MUX_PA16A_EIC_EXTINT0 0L +#define PINMUX_PA16A_EIC_EXTINT0 ((PIN_PA16A_EIC_EXTINT0 << 16) | MUX_PA16A_EIC_EXTINT0) +#define PORT_PA16A_EIC_EXTINT0 (1ul << 16) +#define PIN_PA00A_EIC_EXTINT0 0L /**< \brief EIC signal: EXTINT0 on PA00 mux A */ +#define MUX_PA00A_EIC_EXTINT0 0L +#define PINMUX_PA00A_EIC_EXTINT0 ((PIN_PA00A_EIC_EXTINT0 << 16) | MUX_PA00A_EIC_EXTINT0) +#define PORT_PA00A_EIC_EXTINT0 (1ul << 0) +#define PIN_PA17A_EIC_EXTINT1 17L /**< \brief EIC signal: EXTINT1 on PA17 mux A */ +#define MUX_PA17A_EIC_EXTINT1 0L +#define PINMUX_PA17A_EIC_EXTINT1 ((PIN_PA17A_EIC_EXTINT1 << 16) | MUX_PA17A_EIC_EXTINT1) +#define PORT_PA17A_EIC_EXTINT1 (1ul << 17) +#define PIN_PA01A_EIC_EXTINT1 1L /**< \brief EIC signal: EXTINT1 on PA01 mux A */ +#define MUX_PA01A_EIC_EXTINT1 0L +#define PINMUX_PA01A_EIC_EXTINT1 ((PIN_PA01A_EIC_EXTINT1 << 16) | MUX_PA01A_EIC_EXTINT1) +#define PORT_PA01A_EIC_EXTINT1 (1ul << 1) +#define PIN_PA18A_EIC_EXTINT2 18L /**< \brief EIC signal: EXTINT2 on PA18 mux A */ +#define MUX_PA18A_EIC_EXTINT2 0L +#define PINMUX_PA18A_EIC_EXTINT2 ((PIN_PA18A_EIC_EXTINT2 << 16) | MUX_PA18A_EIC_EXTINT2) +#define PORT_PA18A_EIC_EXTINT2 (1ul << 18) +#define PIN_PA02A_EIC_EXTINT2 2L /**< \brief EIC signal: EXTINT2 on PA02 mux A */ +#define MUX_PA02A_EIC_EXTINT2 0L +#define PINMUX_PA02A_EIC_EXTINT2 ((PIN_PA02A_EIC_EXTINT2 << 16) | MUX_PA02A_EIC_EXTINT2) +#define PORT_PA02A_EIC_EXTINT2 (1ul << 2) +#define PIN_PB02A_EIC_EXTINT2 34L /**< \brief EIC signal: EXTINT2 on PB02 mux A */ +#define MUX_PB02A_EIC_EXTINT2 0L +#define PINMUX_PB02A_EIC_EXTINT2 ((PIN_PB02A_EIC_EXTINT2 << 16) | MUX_PB02A_EIC_EXTINT2) +#define PORT_PB02A_EIC_EXTINT2 (1ul << 2) +#define PIN_PA03A_EIC_EXTINT3 3L /**< \brief EIC signal: EXTINT3 on PA03 mux A */ +#define MUX_PA03A_EIC_EXTINT3 0L +#define PINMUX_PA03A_EIC_EXTINT3 ((PIN_PA03A_EIC_EXTINT3 << 16) | MUX_PA03A_EIC_EXTINT3) +#define PORT_PA03A_EIC_EXTINT3 (1ul << 3) +#define PIN_PA19A_EIC_EXTINT3 19L /**< \brief EIC signal: EXTINT3 on PA19 mux A */ +#define MUX_PA19A_EIC_EXTINT3 0L +#define PINMUX_PA19A_EIC_EXTINT3 ((PIN_PA19A_EIC_EXTINT3 << 16) | MUX_PA19A_EIC_EXTINT3) +#define PORT_PA19A_EIC_EXTINT3 (1ul << 19) +#define PIN_PB03A_EIC_EXTINT3 35L /**< \brief EIC signal: EXTINT3 on PB03 mux A */ +#define MUX_PB03A_EIC_EXTINT3 0L +#define PINMUX_PB03A_EIC_EXTINT3 ((PIN_PB03A_EIC_EXTINT3 << 16) | MUX_PB03A_EIC_EXTINT3) +#define PORT_PB03A_EIC_EXTINT3 (1ul << 3) +#define PIN_PA04A_EIC_EXTINT4 4L /**< \brief EIC signal: EXTINT4 on PA04 mux A */ +#define MUX_PA04A_EIC_EXTINT4 0L +#define PINMUX_PA04A_EIC_EXTINT4 ((PIN_PA04A_EIC_EXTINT4 << 16) | MUX_PA04A_EIC_EXTINT4) +#define PORT_PA04A_EIC_EXTINT4 (1ul << 4) +#define PIN_PA20A_EIC_EXTINT4 20L /**< \brief EIC signal: EXTINT4 on PA20 mux A */ +#define MUX_PA20A_EIC_EXTINT4 0L +#define PINMUX_PA20A_EIC_EXTINT4 ((PIN_PA20A_EIC_EXTINT4 << 16) | MUX_PA20A_EIC_EXTINT4) +#define PORT_PA20A_EIC_EXTINT4 (1ul << 20) +#define PIN_PB04A_EIC_EXTINT4 36L /**< \brief EIC signal: EXTINT4 on PB04 mux A */ +#define MUX_PB04A_EIC_EXTINT4 0L +#define PINMUX_PB04A_EIC_EXTINT4 ((PIN_PB04A_EIC_EXTINT4 << 16) | MUX_PB04A_EIC_EXTINT4) +#define PORT_PB04A_EIC_EXTINT4 (1ul << 4) +#define PIN_PA05A_EIC_EXTINT5 5L /**< \brief EIC signal: EXTINT5 on PA05 mux A */ +#define MUX_PA05A_EIC_EXTINT5 0L +#define PINMUX_PA05A_EIC_EXTINT5 ((PIN_PA05A_EIC_EXTINT5 << 16) | MUX_PA05A_EIC_EXTINT5) +#define PORT_PA05A_EIC_EXTINT5 (1ul << 5) +#define PIN_PA21A_EIC_EXTINT5 21L /**< \brief EIC signal: EXTINT5 on PA21 mux A */ +#define MUX_PA21A_EIC_EXTINT5 0L +#define PINMUX_PA21A_EIC_EXTINT5 ((PIN_PA21A_EIC_EXTINT5 << 16) | MUX_PA21A_EIC_EXTINT5) +#define PORT_PA21A_EIC_EXTINT5 (1ul << 21) +#define PIN_PA06A_EIC_EXTINT6 6L /**< \brief EIC signal: EXTINT6 on PA06 mux A */ +#define MUX_PA06A_EIC_EXTINT6 0L +#define PINMUX_PA06A_EIC_EXTINT6 ((PIN_PA06A_EIC_EXTINT6 << 16) | MUX_PA06A_EIC_EXTINT6) +#define PORT_PA06A_EIC_EXTINT6 (1ul << 6) +#define PIN_PA22A_EIC_EXTINT6 22L /**< \brief EIC signal: EXTINT6 on PA22 mux A */ +#define MUX_PA22A_EIC_EXTINT6 0L +#define PINMUX_PA22A_EIC_EXTINT6 ((PIN_PA22A_EIC_EXTINT6 << 16) | MUX_PA22A_EIC_EXTINT6) +#define PORT_PA22A_EIC_EXTINT6 (1ul << 22) +#define PIN_PA07A_EIC_EXTINT7 7L /**< \brief EIC signal: EXTINT7 on PA07 mux A */ +#define MUX_PA07A_EIC_EXTINT7 0L +#define PINMUX_PA07A_EIC_EXTINT7 ((PIN_PA07A_EIC_EXTINT7 << 16) | MUX_PA07A_EIC_EXTINT7) +#define PORT_PA07A_EIC_EXTINT7 (1ul << 7) +#define PIN_PA23A_EIC_EXTINT7 23L /**< \brief EIC signal: EXTINT7 on PA23 mux A */ +#define MUX_PA23A_EIC_EXTINT7 0L +#define PINMUX_PA23A_EIC_EXTINT7 ((PIN_PA23A_EIC_EXTINT7 << 16) | MUX_PA23A_EIC_EXTINT7) +#define PORT_PA23A_EIC_EXTINT7 (1ul << 23) +#define PIN_PA28A_EIC_EXTINT8 28L /**< \brief EIC signal: EXTINT8 on PA28 mux A */ +#define MUX_PA28A_EIC_EXTINT8 0L +#define PINMUX_PA28A_EIC_EXTINT8 ((PIN_PA28A_EIC_EXTINT8 << 16) | MUX_PA28A_EIC_EXTINT8) +#define PORT_PA28A_EIC_EXTINT8 (1ul << 28) +#define PIN_PB08A_EIC_EXTINT8 40L /**< \brief EIC signal: EXTINT8 on PB08 mux A */ +#define MUX_PB08A_EIC_EXTINT8 0L +#define PINMUX_PB08A_EIC_EXTINT8 ((PIN_PB08A_EIC_EXTINT8 << 16) | MUX_PB08A_EIC_EXTINT8) +#define PORT_PB08A_EIC_EXTINT8 (1ul << 8) +#define PIN_PA09A_EIC_EXTINT9 9L /**< \brief EIC signal: EXTINT9 on PA09 mux A */ +#define MUX_PA09A_EIC_EXTINT9 0L +#define PINMUX_PA09A_EIC_EXTINT9 ((PIN_PA09A_EIC_EXTINT9 << 16) | MUX_PA09A_EIC_EXTINT9) +#define PORT_PA09A_EIC_EXTINT9 (1ul << 9) +#define PIN_PB09A_EIC_EXTINT9 41L /**< \brief EIC signal: EXTINT9 on PB09 mux A */ +#define MUX_PB09A_EIC_EXTINT9 0L +#define PINMUX_PB09A_EIC_EXTINT9 ((PIN_PB09A_EIC_EXTINT9 << 16) | MUX_PB09A_EIC_EXTINT9) +#define PORT_PB09A_EIC_EXTINT9 (1ul << 9) +#define PIN_PA10A_EIC_EXTINT10 10L /**< \brief EIC signal: EXTINT10 on PA10 mux A */ +#define MUX_PA10A_EIC_EXTINT10 0L +#define PINMUX_PA10A_EIC_EXTINT10 ((PIN_PA10A_EIC_EXTINT10 << 16) | MUX_PA10A_EIC_EXTINT10) +#define PORT_PA10A_EIC_EXTINT10 (1ul << 10) +#define PIN_PA30A_EIC_EXTINT10 30L /**< \brief EIC signal: EXTINT10 on PA30 mux A */ +#define MUX_PA30A_EIC_EXTINT10 0L +#define PINMUX_PA30A_EIC_EXTINT10 ((PIN_PA30A_EIC_EXTINT10 << 16) | MUX_PA30A_EIC_EXTINT10) +#define PORT_PA30A_EIC_EXTINT10 (1ul << 30) +#define PIN_PA11A_EIC_EXTINT11 11L /**< \brief EIC signal: EXTINT11 on PA11 mux A */ +#define MUX_PA11A_EIC_EXTINT11 0L +#define PINMUX_PA11A_EIC_EXTINT11 ((PIN_PA11A_EIC_EXTINT11 << 16) | MUX_PA11A_EIC_EXTINT11) +#define PORT_PA11A_EIC_EXTINT11 (1ul << 11) +#define PIN_PA31A_EIC_EXTINT11 31L /**< \brief EIC signal: EXTINT11 on PA31 mux A */ +#define MUX_PA31A_EIC_EXTINT11 0L +#define PINMUX_PA31A_EIC_EXTINT11 ((PIN_PA31A_EIC_EXTINT11 << 16) | MUX_PA31A_EIC_EXTINT11) +#define PORT_PA31A_EIC_EXTINT11 (1ul << 31) +#define PIN_PA12A_EIC_EXTINT12 12L /**< \brief EIC signal: EXTINT12 on PA12 mux A */ +#define MUX_PA12A_EIC_EXTINT12 0L +#define PINMUX_PA12A_EIC_EXTINT12 ((PIN_PA12A_EIC_EXTINT12 << 16) | MUX_PA12A_EIC_EXTINT12) +#define PORT_PA12A_EIC_EXTINT12 (1ul << 12) +#define PIN_PA24A_EIC_EXTINT12 24L /**< \brief EIC signal: EXTINT12 on PA24 mux A */ +#define MUX_PA24A_EIC_EXTINT12 0L +#define PINMUX_PA24A_EIC_EXTINT12 ((PIN_PA24A_EIC_EXTINT12 << 16) | MUX_PA24A_EIC_EXTINT12) +#define PORT_PA24A_EIC_EXTINT12 (1ul << 24) +#define PIN_PA13A_EIC_EXTINT13 13L /**< \brief EIC signal: EXTINT13 on PA13 mux A */ +#define MUX_PA13A_EIC_EXTINT13 0L +#define PINMUX_PA13A_EIC_EXTINT13 ((PIN_PA13A_EIC_EXTINT13 << 16) | MUX_PA13A_EIC_EXTINT13) +#define PORT_PA13A_EIC_EXTINT13 (1ul << 13) +#define PIN_PA25A_EIC_EXTINT13 25L /**< \brief EIC signal: EXTINT13 on PA25 mux A */ +#define MUX_PA25A_EIC_EXTINT13 0L +#define PINMUX_PA25A_EIC_EXTINT13 ((PIN_PA25A_EIC_EXTINT13 << 16) | MUX_PA25A_EIC_EXTINT13) +#define PORT_PA25A_EIC_EXTINT13 (1ul << 25) +#define PIN_PA14A_EIC_EXTINT14 14L /**< \brief EIC signal: EXTINT14 on PA14 mux A */ +#define MUX_PA14A_EIC_EXTINT14 0L +#define PINMUX_PA14A_EIC_EXTINT14 ((PIN_PA14A_EIC_EXTINT14 << 16) | MUX_PA14A_EIC_EXTINT14) +#define PORT_PA14A_EIC_EXTINT14 (1ul << 14) +#define PIN_PA15A_EIC_EXTINT15 15L /**< \brief EIC signal: EXTINT15 on PA15 mux A */ +#define MUX_PA15A_EIC_EXTINT15 0L +#define PINMUX_PA15A_EIC_EXTINT15 ((PIN_PA15A_EIC_EXTINT15 << 16) | MUX_PA15A_EIC_EXTINT15) +#define PORT_PA15A_EIC_EXTINT15 (1ul << 15) +#define PIN_PA27A_EIC_EXTINT15 27L /**< \brief EIC signal: EXTINT15 on PA27 mux A */ +#define MUX_PA27A_EIC_EXTINT15 0L +#define PINMUX_PA27A_EIC_EXTINT15 ((PIN_PA27A_EIC_EXTINT15 << 16) | MUX_PA27A_EIC_EXTINT15) +#define PORT_PA27A_EIC_EXTINT15 (1ul << 27) +#define PIN_PA08A_EIC_NMI 8L /**< \brief EIC signal: NMI on PA08 mux A */ +#define MUX_PA08A_EIC_NMI 0L +#define PINMUX_PA08A_EIC_NMI ((PIN_PA08A_EIC_NMI << 16) | MUX_PA08A_EIC_NMI) +#define PORT_PA08A_EIC_NMI (1ul << 8) +/* ========== PORT definition for USB peripheral ========== */ +#define PIN_PA24G_USB_DM 24L /**< \brief USB signal: DM on PA24 mux G */ +#define MUX_PA24G_USB_DM 6L +#define PINMUX_PA24G_USB_DM ((PIN_PA24G_USB_DM << 16) | MUX_PA24G_USB_DM) +#define PORT_PA24G_USB_DM (1ul << 24) +#define PIN_PA25G_USB_DP 25L /**< \brief USB signal: DP on PA25 mux G */ +#define MUX_PA25G_USB_DP 6L +#define PINMUX_PA25G_USB_DP ((PIN_PA25G_USB_DP << 16) | MUX_PA25G_USB_DP) +#define PORT_PA25G_USB_DP (1ul << 25) +#define PIN_PA23G_USB_SOF_1KHZ 23L /**< \brief USB signal: SOF_1KHZ on PA23 mux G */ +#define MUX_PA23G_USB_SOF_1KHZ 6L +#define PINMUX_PA23G_USB_SOF_1KHZ ((PIN_PA23G_USB_SOF_1KHZ << 16) | MUX_PA23G_USB_SOF_1KHZ) +#define PORT_PA23G_USB_SOF_1KHZ (1ul << 23) +/* ========== PORT definition for SERCOM0 peripheral ========== */ +#define PIN_PA04D_SERCOM0_PAD0 4L /**< \brief SERCOM0 signal: PAD0 on PA04 mux D */ +#define MUX_PA04D_SERCOM0_PAD0 3L +#define PINMUX_PA04D_SERCOM0_PAD0 ((PIN_PA04D_SERCOM0_PAD0 << 16) | MUX_PA04D_SERCOM0_PAD0) +#define PORT_PA04D_SERCOM0_PAD0 (1ul << 4) +#define PIN_PA08C_SERCOM0_PAD0 8L /**< \brief SERCOM0 signal: PAD0 on PA08 mux C */ +#define MUX_PA08C_SERCOM0_PAD0 2L +#define PINMUX_PA08C_SERCOM0_PAD0 ((PIN_PA08C_SERCOM0_PAD0 << 16) | MUX_PA08C_SERCOM0_PAD0) +#define PORT_PA08C_SERCOM0_PAD0 (1ul << 8) +#define PIN_PA05D_SERCOM0_PAD1 5L /**< \brief SERCOM0 signal: PAD1 on PA05 mux D */ +#define MUX_PA05D_SERCOM0_PAD1 3L +#define PINMUX_PA05D_SERCOM0_PAD1 ((PIN_PA05D_SERCOM0_PAD1 << 16) | MUX_PA05D_SERCOM0_PAD1) +#define PORT_PA05D_SERCOM0_PAD1 (1ul << 5) +#define PIN_PA09C_SERCOM0_PAD1 9L /**< \brief SERCOM0 signal: PAD1 on PA09 mux C */ +#define MUX_PA09C_SERCOM0_PAD1 2L +#define PINMUX_PA09C_SERCOM0_PAD1 ((PIN_PA09C_SERCOM0_PAD1 << 16) | MUX_PA09C_SERCOM0_PAD1) +#define PORT_PA09C_SERCOM0_PAD1 (1ul << 9) +#define PIN_PA06D_SERCOM0_PAD2 6L /**< \brief SERCOM0 signal: PAD2 on PA06 mux D */ +#define MUX_PA06D_SERCOM0_PAD2 3L +#define PINMUX_PA06D_SERCOM0_PAD2 ((PIN_PA06D_SERCOM0_PAD2 << 16) | MUX_PA06D_SERCOM0_PAD2) +#define PORT_PA06D_SERCOM0_PAD2 (1ul << 6) +#define PIN_PA10C_SERCOM0_PAD2 10L /**< \brief SERCOM0 signal: PAD2 on PA10 mux C */ +#define MUX_PA10C_SERCOM0_PAD2 2L +#define PINMUX_PA10C_SERCOM0_PAD2 ((PIN_PA10C_SERCOM0_PAD2 << 16) | MUX_PA10C_SERCOM0_PAD2) +#define PORT_PA10C_SERCOM0_PAD2 (1ul << 10) +#define PIN_PA07D_SERCOM0_PAD3 7L /**< \brief SERCOM0 signal: PAD3 on PA07 mux D */ +#define MUX_PA07D_SERCOM0_PAD3 3L +#define PINMUX_PA07D_SERCOM0_PAD3 ((PIN_PA07D_SERCOM0_PAD3 << 16) | MUX_PA07D_SERCOM0_PAD3) +#define PORT_PA07D_SERCOM0_PAD3 (1ul << 7) +#define PIN_PA11C_SERCOM0_PAD3 11L /**< \brief SERCOM0 signal: PAD3 on PA11 mux C */ +#define MUX_PA11C_SERCOM0_PAD3 2L +#define PINMUX_PA11C_SERCOM0_PAD3 ((PIN_PA11C_SERCOM0_PAD3 << 16) | MUX_PA11C_SERCOM0_PAD3) +#define PORT_PA11C_SERCOM0_PAD3 (1ul << 11) +/* ========== PORT definition for SERCOM1 peripheral ========== */ +#define PIN_PA16C_SERCOM1_PAD0 16L /**< \brief SERCOM1 signal: PAD0 on PA16 mux C */ +#define MUX_PA16C_SERCOM1_PAD0 2L +#define PINMUX_PA16C_SERCOM1_PAD0 ((PIN_PA16C_SERCOM1_PAD0 << 16) | MUX_PA16C_SERCOM1_PAD0) +#define PORT_PA16C_SERCOM1_PAD0 (1ul << 16) +#define PIN_PA00D_SERCOM1_PAD0 0L /**< \brief SERCOM1 signal: PAD0 on PA00 mux D */ +#define MUX_PA00D_SERCOM1_PAD0 3L +#define PINMUX_PA00D_SERCOM1_PAD0 ((PIN_PA00D_SERCOM1_PAD0 << 16) | MUX_PA00D_SERCOM1_PAD0) +#define PORT_PA00D_SERCOM1_PAD0 (1ul << 0) +#define PIN_PA17C_SERCOM1_PAD1 17L /**< \brief SERCOM1 signal: PAD1 on PA17 mux C */ +#define MUX_PA17C_SERCOM1_PAD1 2L +#define PINMUX_PA17C_SERCOM1_PAD1 ((PIN_PA17C_SERCOM1_PAD1 << 16) | MUX_PA17C_SERCOM1_PAD1) +#define PORT_PA17C_SERCOM1_PAD1 (1ul << 17) +#define PIN_PA01D_SERCOM1_PAD1 1L /**< \brief SERCOM1 signal: PAD1 on PA01 mux D */ +#define MUX_PA01D_SERCOM1_PAD1 3L +#define PINMUX_PA01D_SERCOM1_PAD1 ((PIN_PA01D_SERCOM1_PAD1 << 16) | MUX_PA01D_SERCOM1_PAD1) +#define PORT_PA01D_SERCOM1_PAD1 (1ul << 1) +#define PIN_PA30D_SERCOM1_PAD2 30L /**< \brief SERCOM1 signal: PAD2 on PA30 mux D */ +#define MUX_PA30D_SERCOM1_PAD2 3L +#define PINMUX_PA30D_SERCOM1_PAD2 ((PIN_PA30D_SERCOM1_PAD2 << 16) | MUX_PA30D_SERCOM1_PAD2) +#define PORT_PA30D_SERCOM1_PAD2 (1ul << 30) +#define PIN_PA18C_SERCOM1_PAD2 18L /**< \brief SERCOM1 signal: PAD2 on PA18 mux C */ +#define MUX_PA18C_SERCOM1_PAD2 2L +#define PINMUX_PA18C_SERCOM1_PAD2 ((PIN_PA18C_SERCOM1_PAD2 << 16) | MUX_PA18C_SERCOM1_PAD2) +#define PORT_PA18C_SERCOM1_PAD2 (1ul << 18) +#define PIN_PA31D_SERCOM1_PAD3 31L /**< \brief SERCOM1 signal: PAD3 on PA31 mux D */ +#define MUX_PA31D_SERCOM1_PAD3 3L +#define PINMUX_PA31D_SERCOM1_PAD3 ((PIN_PA31D_SERCOM1_PAD3 << 16) | MUX_PA31D_SERCOM1_PAD3) +#define PORT_PA31D_SERCOM1_PAD3 (1ul << 31) +#define PIN_PA19C_SERCOM1_PAD3 19L /**< \brief SERCOM1 signal: PAD3 on PA19 mux C */ +#define MUX_PA19C_SERCOM1_PAD3 2L +#define PINMUX_PA19C_SERCOM1_PAD3 ((PIN_PA19C_SERCOM1_PAD3 << 16) | MUX_PA19C_SERCOM1_PAD3) +#define PORT_PA19C_SERCOM1_PAD3 (1ul << 19) +/* ========== PORT definition for SERCOM2 peripheral ========== */ +#define PIN_PA08D_SERCOM2_PAD0 8L /**< \brief SERCOM2 signal: PAD0 on PA08 mux D */ +#define MUX_PA08D_SERCOM2_PAD0 3L +#define PINMUX_PA08D_SERCOM2_PAD0 ((PIN_PA08D_SERCOM2_PAD0 << 16) | MUX_PA08D_SERCOM2_PAD0) +#define PORT_PA08D_SERCOM2_PAD0 (1ul << 8) +#define PIN_PA12C_SERCOM2_PAD0 12L /**< \brief SERCOM2 signal: PAD0 on PA12 mux C */ +#define MUX_PA12C_SERCOM2_PAD0 2L +#define PINMUX_PA12C_SERCOM2_PAD0 ((PIN_PA12C_SERCOM2_PAD0 << 16) | MUX_PA12C_SERCOM2_PAD0) +#define PORT_PA12C_SERCOM2_PAD0 (1ul << 12) +#define PIN_PA09D_SERCOM2_PAD1 9L /**< \brief SERCOM2 signal: PAD1 on PA09 mux D */ +#define MUX_PA09D_SERCOM2_PAD1 3L +#define PINMUX_PA09D_SERCOM2_PAD1 ((PIN_PA09D_SERCOM2_PAD1 << 16) | MUX_PA09D_SERCOM2_PAD1) +#define PORT_PA09D_SERCOM2_PAD1 (1ul << 9) +#define PIN_PA13C_SERCOM2_PAD1 13L /**< \brief SERCOM2 signal: PAD1 on PA13 mux C */ +#define MUX_PA13C_SERCOM2_PAD1 2L +#define PINMUX_PA13C_SERCOM2_PAD1 ((PIN_PA13C_SERCOM2_PAD1 << 16) | MUX_PA13C_SERCOM2_PAD1) +#define PORT_PA13C_SERCOM2_PAD1 (1ul << 13) +#define PIN_PA10D_SERCOM2_PAD2 10L /**< \brief SERCOM2 signal: PAD2 on PA10 mux D */ +#define MUX_PA10D_SERCOM2_PAD2 3L +#define PINMUX_PA10D_SERCOM2_PAD2 ((PIN_PA10D_SERCOM2_PAD2 << 16) | MUX_PA10D_SERCOM2_PAD2) +#define PORT_PA10D_SERCOM2_PAD2 (1ul << 10) +#define PIN_PA14C_SERCOM2_PAD2 14L /**< \brief SERCOM2 signal: PAD2 on PA14 mux C */ +#define MUX_PA14C_SERCOM2_PAD2 2L +#define PINMUX_PA14C_SERCOM2_PAD2 ((PIN_PA14C_SERCOM2_PAD2 << 16) | MUX_PA14C_SERCOM2_PAD2) +#define PORT_PA14C_SERCOM2_PAD2 (1ul << 14) +#define PIN_PA11D_SERCOM2_PAD3 11L /**< \brief SERCOM2 signal: PAD3 on PA11 mux D */ +#define MUX_PA11D_SERCOM2_PAD3 3L +#define PINMUX_PA11D_SERCOM2_PAD3 ((PIN_PA11D_SERCOM2_PAD3 << 16) | MUX_PA11D_SERCOM2_PAD3) +#define PORT_PA11D_SERCOM2_PAD3 (1ul << 11) +#define PIN_PA15C_SERCOM2_PAD3 15L /**< \brief SERCOM2 signal: PAD3 on PA15 mux C */ +#define MUX_PA15C_SERCOM2_PAD3 2L +#define PINMUX_PA15C_SERCOM2_PAD3 ((PIN_PA15C_SERCOM2_PAD3 << 16) | MUX_PA15C_SERCOM2_PAD3) +#define PORT_PA15C_SERCOM2_PAD3 (1ul << 15) +/* ========== PORT definition for SERCOM3 peripheral ========== */ +#define PIN_PA16D_SERCOM3_PAD0 16L /**< \brief SERCOM3 signal: PAD0 on PA16 mux D */ +#define MUX_PA16D_SERCOM3_PAD0 3L +#define PINMUX_PA16D_SERCOM3_PAD0 ((PIN_PA16D_SERCOM3_PAD0 << 16) | MUX_PA16D_SERCOM3_PAD0) +#define PORT_PA16D_SERCOM3_PAD0 (1ul << 16) +#define PIN_PA22C_SERCOM3_PAD0 22L /**< \brief SERCOM3 signal: PAD0 on PA22 mux C */ +#define MUX_PA22C_SERCOM3_PAD0 2L +#define PINMUX_PA22C_SERCOM3_PAD0 ((PIN_PA22C_SERCOM3_PAD0 << 16) | MUX_PA22C_SERCOM3_PAD0) +#define PORT_PA22C_SERCOM3_PAD0 (1ul << 22) +#define PIN_PA17D_SERCOM3_PAD1 17L /**< \brief SERCOM3 signal: PAD1 on PA17 mux D */ +#define MUX_PA17D_SERCOM3_PAD1 3L +#define PINMUX_PA17D_SERCOM3_PAD1 ((PIN_PA17D_SERCOM3_PAD1 << 16) | MUX_PA17D_SERCOM3_PAD1) +#define PORT_PA17D_SERCOM3_PAD1 (1ul << 17) +#define PIN_PA23C_SERCOM3_PAD1 23L /**< \brief SERCOM3 signal: PAD1 on PA23 mux C */ +#define MUX_PA23C_SERCOM3_PAD1 2L +#define PINMUX_PA23C_SERCOM3_PAD1 ((PIN_PA23C_SERCOM3_PAD1 << 16) | MUX_PA23C_SERCOM3_PAD1) +#define PORT_PA23C_SERCOM3_PAD1 (1ul << 23) +#define PIN_PA18D_SERCOM3_PAD2 18L /**< \brief SERCOM3 signal: PAD2 on PA18 mux D */ +#define MUX_PA18D_SERCOM3_PAD2 3L +#define PINMUX_PA18D_SERCOM3_PAD2 ((PIN_PA18D_SERCOM3_PAD2 << 16) | MUX_PA18D_SERCOM3_PAD2) +#define PORT_PA18D_SERCOM3_PAD2 (1ul << 18) +#define PIN_PA20D_SERCOM3_PAD2 20L /**< \brief SERCOM3 signal: PAD2 on PA20 mux D */ +#define MUX_PA20D_SERCOM3_PAD2 3L +#define PINMUX_PA20D_SERCOM3_PAD2 ((PIN_PA20D_SERCOM3_PAD2 << 16) | MUX_PA20D_SERCOM3_PAD2) +#define PORT_PA20D_SERCOM3_PAD2 (1ul << 20) +#define PIN_PA24C_SERCOM3_PAD2 24L /**< \brief SERCOM3 signal: PAD2 on PA24 mux C */ +#define MUX_PA24C_SERCOM3_PAD2 2L +#define PINMUX_PA24C_SERCOM3_PAD2 ((PIN_PA24C_SERCOM3_PAD2 << 16) | MUX_PA24C_SERCOM3_PAD2) +#define PORT_PA24C_SERCOM3_PAD2 (1ul << 24) +#define PIN_PA19D_SERCOM3_PAD3 19L /**< \brief SERCOM3 signal: PAD3 on PA19 mux D */ +#define MUX_PA19D_SERCOM3_PAD3 3L +#define PINMUX_PA19D_SERCOM3_PAD3 ((PIN_PA19D_SERCOM3_PAD3 << 16) | MUX_PA19D_SERCOM3_PAD3) +#define PORT_PA19D_SERCOM3_PAD3 (1ul << 19) +#define PIN_PA21D_SERCOM3_PAD3 21L /**< \brief SERCOM3 signal: PAD3 on PA21 mux D */ +#define MUX_PA21D_SERCOM3_PAD3 3L +#define PINMUX_PA21D_SERCOM3_PAD3 ((PIN_PA21D_SERCOM3_PAD3 << 16) | MUX_PA21D_SERCOM3_PAD3) +#define PORT_PA21D_SERCOM3_PAD3 (1ul << 21) +#define PIN_PA25C_SERCOM3_PAD3 25L /**< \brief SERCOM3 signal: PAD3 on PA25 mux C */ +#define MUX_PA25C_SERCOM3_PAD3 2L +#define PINMUX_PA25C_SERCOM3_PAD3 ((PIN_PA25C_SERCOM3_PAD3 << 16) | MUX_PA25C_SERCOM3_PAD3) +#define PORT_PA25C_SERCOM3_PAD3 (1ul << 25) +/* ========== PORT definition for SERCOM4 peripheral ========== */ +#define PIN_PA12D_SERCOM4_PAD0 12L /**< \brief SERCOM4 signal: PAD0 on PA12 mux D */ +#define MUX_PA12D_SERCOM4_PAD0 3L +#define PINMUX_PA12D_SERCOM4_PAD0 ((PIN_PA12D_SERCOM4_PAD0 << 16) | MUX_PA12D_SERCOM4_PAD0) +#define PORT_PA12D_SERCOM4_PAD0 (1ul << 12) +#define PIN_PB08D_SERCOM4_PAD0 40L /**< \brief SERCOM4 signal: PAD0 on PB08 mux D */ +#define MUX_PB08D_SERCOM4_PAD0 3L +#define PINMUX_PB08D_SERCOM4_PAD0 ((PIN_PB08D_SERCOM4_PAD0 << 16) | MUX_PB08D_SERCOM4_PAD0) +#define PORT_PB08D_SERCOM4_PAD0 (1ul << 8) +#define PIN_PA13D_SERCOM4_PAD1 13L /**< \brief SERCOM4 signal: PAD1 on PA13 mux D */ +#define MUX_PA13D_SERCOM4_PAD1 3L +#define PINMUX_PA13D_SERCOM4_PAD1 ((PIN_PA13D_SERCOM4_PAD1 << 16) | MUX_PA13D_SERCOM4_PAD1) +#define PORT_PA13D_SERCOM4_PAD1 (1ul << 13) +#define PIN_PB09D_SERCOM4_PAD1 41L /**< \brief SERCOM4 signal: PAD1 on PB09 mux D */ +#define MUX_PB09D_SERCOM4_PAD1 3L +#define PINMUX_PB09D_SERCOM4_PAD1 ((PIN_PB09D_SERCOM4_PAD1 << 16) | MUX_PB09D_SERCOM4_PAD1) +#define PORT_PB09D_SERCOM4_PAD1 (1ul << 9) +#define PIN_PA14D_SERCOM4_PAD2 14L /**< \brief SERCOM4 signal: PAD2 on PA14 mux D */ +#define MUX_PA14D_SERCOM4_PAD2 3L +#define PINMUX_PA14D_SERCOM4_PAD2 ((PIN_PA14D_SERCOM4_PAD2 << 16) | MUX_PA14D_SERCOM4_PAD2) +#define PORT_PA14D_SERCOM4_PAD2 (1ul << 14) +#define PIN_PA15D_SERCOM4_PAD3 15L /**< \brief SERCOM4 signal: PAD3 on PA15 mux D */ +#define MUX_PA15D_SERCOM4_PAD3 3L +#define PINMUX_PA15D_SERCOM4_PAD3 ((PIN_PA15D_SERCOM4_PAD3 << 16) | MUX_PA15D_SERCOM4_PAD3) +#define PORT_PA15D_SERCOM4_PAD3 (1ul << 15) +/* ========== PORT definition for SERCOM5 peripheral ========== */ +#define PIN_PA22D_SERCOM5_PAD0 22L /**< \brief SERCOM5 signal: PAD0 on PA22 mux D */ +#define MUX_PA22D_SERCOM5_PAD0 3L +#define PINMUX_PA22D_SERCOM5_PAD0 ((PIN_PA22D_SERCOM5_PAD0 << 16) | MUX_PA22D_SERCOM5_PAD0) +#define PORT_PA22D_SERCOM5_PAD0 (1ul << 22) +#define PIN_PB02D_SERCOM5_PAD0 34L /**< \brief SERCOM5 signal: PAD0 on PB02 mux D */ +#define MUX_PB02D_SERCOM5_PAD0 3L +#define PINMUX_PB02D_SERCOM5_PAD0 ((PIN_PB02D_SERCOM5_PAD0 << 16) | MUX_PB02D_SERCOM5_PAD0) +#define PORT_PB02D_SERCOM5_PAD0 (1ul << 2) +#define PIN_PA23D_SERCOM5_PAD1 23L /**< \brief SERCOM5 signal: PAD1 on PA23 mux D */ +#define MUX_PA23D_SERCOM5_PAD1 3L +#define PINMUX_PA23D_SERCOM5_PAD1 ((PIN_PA23D_SERCOM5_PAD1 << 16) | MUX_PA23D_SERCOM5_PAD1) +#define PORT_PA23D_SERCOM5_PAD1 (1ul << 23) +#define PIN_PB03D_SERCOM5_PAD1 35L /**< \brief SERCOM5 signal: PAD1 on PB03 mux D */ +#define MUX_PB03D_SERCOM5_PAD1 3L +#define PINMUX_PB03D_SERCOM5_PAD1 ((PIN_PB03D_SERCOM5_PAD1 << 16) | MUX_PB03D_SERCOM5_PAD1) +#define PORT_PB03D_SERCOM5_PAD1 (1ul << 3) +#define PIN_PA24D_SERCOM5_PAD2 24L /**< \brief SERCOM5 signal: PAD2 on PA24 mux D */ +#define MUX_PA24D_SERCOM5_PAD2 3L +#define PINMUX_PA24D_SERCOM5_PAD2 ((PIN_PA24D_SERCOM5_PAD2 << 16) | MUX_PA24D_SERCOM5_PAD2) +#define PORT_PA24D_SERCOM5_PAD2 (1ul << 24) +#define PIN_PA20C_SERCOM5_PAD2 20L /**< \brief SERCOM5 signal: PAD2 on PA20 mux C */ +#define MUX_PA20C_SERCOM5_PAD2 2L +#define PINMUX_PA20C_SERCOM5_PAD2 ((PIN_PA20C_SERCOM5_PAD2 << 16) | MUX_PA20C_SERCOM5_PAD2) +#define PORT_PA20C_SERCOM5_PAD2 (1ul << 20) +#define PIN_PA25D_SERCOM5_PAD3 25L /**< \brief SERCOM5 signal: PAD3 on PA25 mux D */ +#define MUX_PA25D_SERCOM5_PAD3 3L +#define PINMUX_PA25D_SERCOM5_PAD3 ((PIN_PA25D_SERCOM5_PAD3 << 16) | MUX_PA25D_SERCOM5_PAD3) +#define PORT_PA25D_SERCOM5_PAD3 (1ul << 25) +#define PIN_PA21C_SERCOM5_PAD3 21L /**< \brief SERCOM5 signal: PAD3 on PA21 mux C */ +#define MUX_PA21C_SERCOM5_PAD3 2L +#define PINMUX_PA21C_SERCOM5_PAD3 ((PIN_PA21C_SERCOM5_PAD3 << 16) | MUX_PA21C_SERCOM5_PAD3) +#define PORT_PA21C_SERCOM5_PAD3 (1ul << 21) +/* ========== PORT definition for TCC0 peripheral ========== */ +#define PIN_PA04E_TCC0_WO0 4L /**< \brief TCC0 signal: WO0 on PA04 mux E */ +#define MUX_PA04E_TCC0_WO0 4L +#define PINMUX_PA04E_TCC0_WO0 ((PIN_PA04E_TCC0_WO0 << 16) | MUX_PA04E_TCC0_WO0) +#define PORT_PA04E_TCC0_WO0 (1ul << 4) +#define PIN_PA08E_TCC0_WO0 8L /**< \brief TCC0 signal: WO0 on PA08 mux E */ +#define MUX_PA08E_TCC0_WO0 4L +#define PINMUX_PA08E_TCC0_WO0 ((PIN_PA08E_TCC0_WO0 << 16) | MUX_PA08E_TCC0_WO0) +#define PORT_PA08E_TCC0_WO0 (1ul << 8) +#define PIN_PA05E_TCC0_WO1 5L /**< \brief TCC0 signal: WO1 on PA05 mux E */ +#define MUX_PA05E_TCC0_WO1 4L +#define PINMUX_PA05E_TCC0_WO1 ((PIN_PA05E_TCC0_WO1 << 16) | MUX_PA05E_TCC0_WO1) +#define PORT_PA05E_TCC0_WO1 (1ul << 5) +#define PIN_PA09E_TCC0_WO1 9L /**< \brief TCC0 signal: WO1 on PA09 mux E */ +#define MUX_PA09E_TCC0_WO1 4L +#define PINMUX_PA09E_TCC0_WO1 ((PIN_PA09E_TCC0_WO1 << 16) | MUX_PA09E_TCC0_WO1) +#define PORT_PA09E_TCC0_WO1 (1ul << 9) +#define PIN_PA10F_TCC0_WO2 10L /**< \brief TCC0 signal: WO2 on PA10 mux F */ +#define MUX_PA10F_TCC0_WO2 5L +#define PINMUX_PA10F_TCC0_WO2 ((PIN_PA10F_TCC0_WO2 << 16) | MUX_PA10F_TCC0_WO2) +#define PORT_PA10F_TCC0_WO2 (1ul << 10) +#define PIN_PA18F_TCC0_WO2 18L /**< \brief TCC0 signal: WO2 on PA18 mux F */ +#define MUX_PA18F_TCC0_WO2 5L +#define PINMUX_PA18F_TCC0_WO2 ((PIN_PA18F_TCC0_WO2 << 16) | MUX_PA18F_TCC0_WO2) +#define PORT_PA18F_TCC0_WO2 (1ul << 18) +#define PIN_PA11F_TCC0_WO3 11L /**< \brief TCC0 signal: WO3 on PA11 mux F */ +#define MUX_PA11F_TCC0_WO3 5L +#define PINMUX_PA11F_TCC0_WO3 ((PIN_PA11F_TCC0_WO3 << 16) | MUX_PA11F_TCC0_WO3) +#define PORT_PA11F_TCC0_WO3 (1ul << 11) +#define PIN_PA19F_TCC0_WO3 19L /**< \brief TCC0 signal: WO3 on PA19 mux F */ +#define MUX_PA19F_TCC0_WO3 5L +#define PINMUX_PA19F_TCC0_WO3 ((PIN_PA19F_TCC0_WO3 << 16) | MUX_PA19F_TCC0_WO3) +#define PORT_PA19F_TCC0_WO3 (1ul << 19) +#define PIN_PA14F_TCC0_WO4 14L /**< \brief TCC0 signal: WO4 on PA14 mux F */ +#define MUX_PA14F_TCC0_WO4 5L +#define PINMUX_PA14F_TCC0_WO4 ((PIN_PA14F_TCC0_WO4 << 16) | MUX_PA14F_TCC0_WO4) +#define PORT_PA14F_TCC0_WO4 (1ul << 14) +#define PIN_PA22F_TCC0_WO4 22L /**< \brief TCC0 signal: WO4 on PA22 mux F */ +#define MUX_PA22F_TCC0_WO4 5L +#define PINMUX_PA22F_TCC0_WO4 ((PIN_PA22F_TCC0_WO4 << 16) | MUX_PA22F_TCC0_WO4) +#define PORT_PA22F_TCC0_WO4 (1ul << 22) +#define PIN_PA15F_TCC0_WO5 15L /**< \brief TCC0 signal: WO5 on PA15 mux F */ +#define MUX_PA15F_TCC0_WO5 5L +#define PINMUX_PA15F_TCC0_WO5 ((PIN_PA15F_TCC0_WO5 << 16) | MUX_PA15F_TCC0_WO5) +#define PORT_PA15F_TCC0_WO5 (1ul << 15) +#define PIN_PA23F_TCC0_WO5 23L /**< \brief TCC0 signal: WO5 on PA23 mux F */ +#define MUX_PA23F_TCC0_WO5 5L +#define PINMUX_PA23F_TCC0_WO5 ((PIN_PA23F_TCC0_WO5 << 16) | MUX_PA23F_TCC0_WO5) +#define PORT_PA23F_TCC0_WO5 (1ul << 23) +#define PIN_PA12F_TCC0_WO6 12L /**< \brief TCC0 signal: WO6 on PA12 mux F */ +#define MUX_PA12F_TCC0_WO6 5L +#define PINMUX_PA12F_TCC0_WO6 ((PIN_PA12F_TCC0_WO6 << 16) | MUX_PA12F_TCC0_WO6) +#define PORT_PA12F_TCC0_WO6 (1ul << 12) +#define PIN_PA20F_TCC0_WO6 20L /**< \brief TCC0 signal: WO6 on PA20 mux F */ +#define MUX_PA20F_TCC0_WO6 5L +#define PINMUX_PA20F_TCC0_WO6 ((PIN_PA20F_TCC0_WO6 << 16) | MUX_PA20F_TCC0_WO6) +#define PORT_PA20F_TCC0_WO6 (1ul << 20) +#define PIN_PA16F_TCC0_WO6 16L /**< \brief TCC0 signal: WO6 on PA16 mux F */ +#define MUX_PA16F_TCC0_WO6 5L +#define PINMUX_PA16F_TCC0_WO6 ((PIN_PA16F_TCC0_WO6 << 16) | MUX_PA16F_TCC0_WO6) +#define PORT_PA16F_TCC0_WO6 (1ul << 16) +#define PIN_PA13F_TCC0_WO7 13L /**< \brief TCC0 signal: WO7 on PA13 mux F */ +#define MUX_PA13F_TCC0_WO7 5L +#define PINMUX_PA13F_TCC0_WO7 ((PIN_PA13F_TCC0_WO7 << 16) | MUX_PA13F_TCC0_WO7) +#define PORT_PA13F_TCC0_WO7 (1ul << 13) +#define PIN_PA21F_TCC0_WO7 21L /**< \brief TCC0 signal: WO7 on PA21 mux F */ +#define MUX_PA21F_TCC0_WO7 5L +#define PINMUX_PA21F_TCC0_WO7 ((PIN_PA21F_TCC0_WO7 << 16) | MUX_PA21F_TCC0_WO7) +#define PORT_PA21F_TCC0_WO7 (1ul << 21) +#define PIN_PA17F_TCC0_WO7 17L /**< \brief TCC0 signal: WO7 on PA17 mux F */ +#define MUX_PA17F_TCC0_WO7 5L +#define PINMUX_PA17F_TCC0_WO7 ((PIN_PA17F_TCC0_WO7 << 16) | MUX_PA17F_TCC0_WO7) +#define PORT_PA17F_TCC0_WO7 (1ul << 17) +/* ========== PORT definition for TCC1 peripheral ========== */ +#define PIN_PA06E_TCC1_WO0 6L /**< \brief TCC1 signal: WO0 on PA06 mux E */ +#define MUX_PA06E_TCC1_WO0 4L +#define PINMUX_PA06E_TCC1_WO0 ((PIN_PA06E_TCC1_WO0 << 16) | MUX_PA06E_TCC1_WO0) +#define PORT_PA06E_TCC1_WO0 (1ul << 6) +#define PIN_PA10E_TCC1_WO0 10L /**< \brief TCC1 signal: WO0 on PA10 mux E */ +#define MUX_PA10E_TCC1_WO0 4L +#define PINMUX_PA10E_TCC1_WO0 ((PIN_PA10E_TCC1_WO0 << 16) | MUX_PA10E_TCC1_WO0) +#define PORT_PA10E_TCC1_WO0 (1ul << 10) +#define PIN_PA30E_TCC1_WO0 30L /**< \brief TCC1 signal: WO0 on PA30 mux E */ +#define MUX_PA30E_TCC1_WO0 4L +#define PINMUX_PA30E_TCC1_WO0 ((PIN_PA30E_TCC1_WO0 << 16) | MUX_PA30E_TCC1_WO0) +#define PORT_PA30E_TCC1_WO0 (1ul << 30) +#define PIN_PA07E_TCC1_WO1 7L /**< \brief TCC1 signal: WO1 on PA07 mux E */ +#define MUX_PA07E_TCC1_WO1 4L +#define PINMUX_PA07E_TCC1_WO1 ((PIN_PA07E_TCC1_WO1 << 16) | MUX_PA07E_TCC1_WO1) +#define PORT_PA07E_TCC1_WO1 (1ul << 7) +#define PIN_PA11E_TCC1_WO1 11L /**< \brief TCC1 signal: WO1 on PA11 mux E */ +#define MUX_PA11E_TCC1_WO1 4L +#define PINMUX_PA11E_TCC1_WO1 ((PIN_PA11E_TCC1_WO1 << 16) | MUX_PA11E_TCC1_WO1) +#define PORT_PA11E_TCC1_WO1 (1ul << 11) +#define PIN_PA31E_TCC1_WO1 31L /**< \brief TCC1 signal: WO1 on PA31 mux E */ +#define MUX_PA31E_TCC1_WO1 4L +#define PINMUX_PA31E_TCC1_WO1 ((PIN_PA31E_TCC1_WO1 << 16) | MUX_PA31E_TCC1_WO1) +#define PORT_PA31E_TCC1_WO1 (1ul << 31) +#define PIN_PA08F_TCC1_WO2 8L /**< \brief TCC1 signal: WO2 on PA08 mux F */ +#define MUX_PA08F_TCC1_WO2 5L +#define PINMUX_PA08F_TCC1_WO2 ((PIN_PA08F_TCC1_WO2 << 16) | MUX_PA08F_TCC1_WO2) +#define PORT_PA08F_TCC1_WO2 (1ul << 8) +#define PIN_PA24F_TCC1_WO2 24L /**< \brief TCC1 signal: WO2 on PA24 mux F */ +#define MUX_PA24F_TCC1_WO2 5L +#define PINMUX_PA24F_TCC1_WO2 ((PIN_PA24F_TCC1_WO2 << 16) | MUX_PA24F_TCC1_WO2) +#define PORT_PA24F_TCC1_WO2 (1ul << 24) +#define PIN_PA09F_TCC1_WO3 9L /**< \brief TCC1 signal: WO3 on PA09 mux F */ +#define MUX_PA09F_TCC1_WO3 5L +#define PINMUX_PA09F_TCC1_WO3 ((PIN_PA09F_TCC1_WO3 << 16) | MUX_PA09F_TCC1_WO3) +#define PORT_PA09F_TCC1_WO3 (1ul << 9) +#define PIN_PA25F_TCC1_WO3 25L /**< \brief TCC1 signal: WO3 on PA25 mux F */ +#define MUX_PA25F_TCC1_WO3 5L +#define PINMUX_PA25F_TCC1_WO3 ((PIN_PA25F_TCC1_WO3 << 16) | MUX_PA25F_TCC1_WO3) +#define PORT_PA25F_TCC1_WO3 (1ul << 25) +/* ========== PORT definition for TCC2 peripheral ========== */ +#define PIN_PA12E_TCC2_WO0 12L /**< \brief TCC2 signal: WO0 on PA12 mux E */ +#define MUX_PA12E_TCC2_WO0 4L +#define PINMUX_PA12E_TCC2_WO0 ((PIN_PA12E_TCC2_WO0 << 16) | MUX_PA12E_TCC2_WO0) +#define PORT_PA12E_TCC2_WO0 (1ul << 12) +#define PIN_PA16E_TCC2_WO0 16L /**< \brief TCC2 signal: WO0 on PA16 mux E */ +#define MUX_PA16E_TCC2_WO0 4L +#define PINMUX_PA16E_TCC2_WO0 ((PIN_PA16E_TCC2_WO0 << 16) | MUX_PA16E_TCC2_WO0) +#define PORT_PA16E_TCC2_WO0 (1ul << 16) +#define PIN_PA00E_TCC2_WO0 0L /**< \brief TCC2 signal: WO0 on PA00 mux E */ +#define MUX_PA00E_TCC2_WO0 4L +#define PINMUX_PA00E_TCC2_WO0 ((PIN_PA00E_TCC2_WO0 << 16) | MUX_PA00E_TCC2_WO0) +#define PORT_PA00E_TCC2_WO0 (1ul << 0) +#define PIN_PA13E_TCC2_WO1 13L /**< \brief TCC2 signal: WO1 on PA13 mux E */ +#define MUX_PA13E_TCC2_WO1 4L +#define PINMUX_PA13E_TCC2_WO1 ((PIN_PA13E_TCC2_WO1 << 16) | MUX_PA13E_TCC2_WO1) +#define PORT_PA13E_TCC2_WO1 (1ul << 13) +#define PIN_PA17E_TCC2_WO1 17L /**< \brief TCC2 signal: WO1 on PA17 mux E */ +#define MUX_PA17E_TCC2_WO1 4L +#define PINMUX_PA17E_TCC2_WO1 ((PIN_PA17E_TCC2_WO1 << 16) | MUX_PA17E_TCC2_WO1) +#define PORT_PA17E_TCC2_WO1 (1ul << 17) +#define PIN_PA01E_TCC2_WO1 1L /**< \brief TCC2 signal: WO1 on PA01 mux E */ +#define MUX_PA01E_TCC2_WO1 4L +#define PINMUX_PA01E_TCC2_WO1 ((PIN_PA01E_TCC2_WO1 << 16) | MUX_PA01E_TCC2_WO1) +#define PORT_PA01E_TCC2_WO1 (1ul << 1) +/* ========== PORT definition for TC3 peripheral ========== */ +#define PIN_PA18E_TC3_WO0 18L /**< \brief TC3 signal: WO0 on PA18 mux E */ +#define MUX_PA18E_TC3_WO0 4L +#define PINMUX_PA18E_TC3_WO0 ((PIN_PA18E_TC3_WO0 << 16) | MUX_PA18E_TC3_WO0) +#define PORT_PA18E_TC3_WO0 (1ul << 18) +#define PIN_PA14E_TC3_WO0 14L /**< \brief TC3 signal: WO0 on PA14 mux E */ +#define MUX_PA14E_TC3_WO0 4L +#define PINMUX_PA14E_TC3_WO0 ((PIN_PA14E_TC3_WO0 << 16) | MUX_PA14E_TC3_WO0) +#define PORT_PA14E_TC3_WO0 (1ul << 14) +#define PIN_PA19E_TC3_WO1 19L /**< \brief TC3 signal: WO1 on PA19 mux E */ +#define MUX_PA19E_TC3_WO1 4L +#define PINMUX_PA19E_TC3_WO1 ((PIN_PA19E_TC3_WO1 << 16) | MUX_PA19E_TC3_WO1) +#define PORT_PA19E_TC3_WO1 (1ul << 19) +#define PIN_PA15E_TC3_WO1 15L /**< \brief TC3 signal: WO1 on PA15 mux E */ +#define MUX_PA15E_TC3_WO1 4L +#define PINMUX_PA15E_TC3_WO1 ((PIN_PA15E_TC3_WO1 << 16) | MUX_PA15E_TC3_WO1) +#define PORT_PA15E_TC3_WO1 (1ul << 15) +/* ========== PORT definition for TC4 peripheral ========== */ +#define PIN_PA22E_TC4_WO0 22L /**< \brief TC4 signal: WO0 on PA22 mux E */ +#define MUX_PA22E_TC4_WO0 4L +#define PINMUX_PA22E_TC4_WO0 ((PIN_PA22E_TC4_WO0 << 16) | MUX_PA22E_TC4_WO0) +#define PORT_PA22E_TC4_WO0 (1ul << 22) +#define PIN_PB08E_TC4_WO0 40L /**< \brief TC4 signal: WO0 on PB08 mux E */ +#define MUX_PB08E_TC4_WO0 4L +#define PINMUX_PB08E_TC4_WO0 ((PIN_PB08E_TC4_WO0 << 16) | MUX_PB08E_TC4_WO0) +#define PORT_PB08E_TC4_WO0 (1ul << 8) +#define PIN_PA23E_TC4_WO1 23L /**< \brief TC4 signal: WO1 on PA23 mux E */ +#define MUX_PA23E_TC4_WO1 4L +#define PINMUX_PA23E_TC4_WO1 ((PIN_PA23E_TC4_WO1 << 16) | MUX_PA23E_TC4_WO1) +#define PORT_PA23E_TC4_WO1 (1ul << 23) +#define PIN_PB09E_TC4_WO1 41L /**< \brief TC4 signal: WO1 on PB09 mux E */ +#define MUX_PB09E_TC4_WO1 4L +#define PINMUX_PB09E_TC4_WO1 ((PIN_PB09E_TC4_WO1 << 16) | MUX_PB09E_TC4_WO1) +#define PORT_PB09E_TC4_WO1 (1ul << 9) +/* ========== PORT definition for TC5 peripheral ========== */ +#define PIN_PA24E_TC5_WO0 24L /**< \brief TC5 signal: WO0 on PA24 mux E */ +#define MUX_PA24E_TC5_WO0 4L +#define PINMUX_PA24E_TC5_WO0 ((PIN_PA24E_TC5_WO0 << 16) | MUX_PA24E_TC5_WO0) +#define PORT_PA24E_TC5_WO0 (1ul << 24) +#define PIN_PA25E_TC5_WO1 25L /**< \brief TC5 signal: WO1 on PA25 mux E */ +#define MUX_PA25E_TC5_WO1 4L +#define PINMUX_PA25E_TC5_WO1 ((PIN_PA25E_TC5_WO1 << 16) | MUX_PA25E_TC5_WO1) +#define PORT_PA25E_TC5_WO1 (1ul << 25) +/* ========== PORT definition for TC6 peripheral ========== */ +#define PIN_PB02E_TC6_WO0 34L /**< \brief TC6 signal: WO0 on PB02 mux E */ +#define MUX_PB02E_TC6_WO0 4L +#define PINMUX_PB02E_TC6_WO0 ((PIN_PB02E_TC6_WO0 << 16) | MUX_PB02E_TC6_WO0) +#define PORT_PB02E_TC6_WO0 (1ul << 2) +#define PIN_PB03E_TC6_WO1 35L /**< \brief TC6 signal: WO1 on PB03 mux E */ +#define MUX_PB03E_TC6_WO1 4L +#define PINMUX_PB03E_TC6_WO1 ((PIN_PB03E_TC6_WO1 << 16) | MUX_PB03E_TC6_WO1) +#define PORT_PB03E_TC6_WO1 (1ul << 3) +/* ========== PORT definition for TC7 peripheral ========== */ +#define PIN_PA20E_TC7_WO0 20L /**< \brief TC7 signal: WO0 on PA20 mux E */ +#define MUX_PA20E_TC7_WO0 4L +#define PINMUX_PA20E_TC7_WO0 ((PIN_PA20E_TC7_WO0 << 16) | MUX_PA20E_TC7_WO0) +#define PORT_PA20E_TC7_WO0 (1ul << 20) +#define PIN_PA21E_TC7_WO1 21L /**< \brief TC7 signal: WO1 on PA21 mux E */ +#define MUX_PA21E_TC7_WO1 4L +#define PINMUX_PA21E_TC7_WO1 ((PIN_PA21E_TC7_WO1 << 16) | MUX_PA21E_TC7_WO1) +#define PORT_PA21E_TC7_WO1 (1ul << 21) +/* ========== PORT definition for ADC peripheral ========== */ +#define PIN_PA02B_ADC_AIN0 2L /**< \brief ADC signal: AIN0 on PA02 mux B */ +#define MUX_PA02B_ADC_AIN0 1L +#define PINMUX_PA02B_ADC_AIN0 ((PIN_PA02B_ADC_AIN0 << 16) | MUX_PA02B_ADC_AIN0) +#define PORT_PA02B_ADC_AIN0 (1ul << 2) +#define PIN_PA03B_ADC_AIN1 3L /**< \brief ADC signal: AIN1 on PA03 mux B */ +#define MUX_PA03B_ADC_AIN1 1L +#define PINMUX_PA03B_ADC_AIN1 ((PIN_PA03B_ADC_AIN1 << 16) | MUX_PA03B_ADC_AIN1) +#define PORT_PA03B_ADC_AIN1 (1ul << 3) +#define PIN_PB08B_ADC_AIN2 40L /**< \brief ADC signal: AIN2 on PB08 mux B */ +#define MUX_PB08B_ADC_AIN2 1L +#define PINMUX_PB08B_ADC_AIN2 ((PIN_PB08B_ADC_AIN2 << 16) | MUX_PB08B_ADC_AIN2) +#define PORT_PB08B_ADC_AIN2 (1ul << 8) +#define PIN_PB09B_ADC_AIN3 41L /**< \brief ADC signal: AIN3 on PB09 mux B */ +#define MUX_PB09B_ADC_AIN3 1L +#define PINMUX_PB09B_ADC_AIN3 ((PIN_PB09B_ADC_AIN3 << 16) | MUX_PB09B_ADC_AIN3) +#define PORT_PB09B_ADC_AIN3 (1ul << 9) +#define PIN_PA04B_ADC_AIN4 4L /**< \brief ADC signal: AIN4 on PA04 mux B */ +#define MUX_PA04B_ADC_AIN4 1L +#define PINMUX_PA04B_ADC_AIN4 ((PIN_PA04B_ADC_AIN4 << 16) | MUX_PA04B_ADC_AIN4) +#define PORT_PA04B_ADC_AIN4 (1ul << 4) +#define PIN_PA05B_ADC_AIN5 5L /**< \brief ADC signal: AIN5 on PA05 mux B */ +#define MUX_PA05B_ADC_AIN5 1L +#define PINMUX_PA05B_ADC_AIN5 ((PIN_PA05B_ADC_AIN5 << 16) | MUX_PA05B_ADC_AIN5) +#define PORT_PA05B_ADC_AIN5 (1ul << 5) +#define PIN_PA06B_ADC_AIN6 6L /**< \brief ADC signal: AIN6 on PA06 mux B */ +#define MUX_PA06B_ADC_AIN6 1L +#define PINMUX_PA06B_ADC_AIN6 ((PIN_PA06B_ADC_AIN6 << 16) | MUX_PA06B_ADC_AIN6) +#define PORT_PA06B_ADC_AIN6 (1ul << 6) +#define PIN_PA07B_ADC_AIN7 7L /**< \brief ADC signal: AIN7 on PA07 mux B */ +#define MUX_PA07B_ADC_AIN7 1L +#define PINMUX_PA07B_ADC_AIN7 ((PIN_PA07B_ADC_AIN7 << 16) | MUX_PA07B_ADC_AIN7) +#define PORT_PA07B_ADC_AIN7 (1ul << 7) +#define PIN_PB02B_ADC_AIN10 34L /**< \brief ADC signal: AIN10 on PB02 mux B */ +#define MUX_PB02B_ADC_AIN10 1L +#define PINMUX_PB02B_ADC_AIN10 ((PIN_PB02B_ADC_AIN10 << 16) | MUX_PB02B_ADC_AIN10) +#define PORT_PB02B_ADC_AIN10 (1ul << 2) +#define PIN_PB03B_ADC_AIN11 35L /**< \brief ADC signal: AIN11 on PB03 mux B */ +#define MUX_PB03B_ADC_AIN11 1L +#define PINMUX_PB03B_ADC_AIN11 ((PIN_PB03B_ADC_AIN11 << 16) | MUX_PB03B_ADC_AIN11) +#define PORT_PB03B_ADC_AIN11 (1ul << 3) +#define PIN_PB04B_ADC_AIN12 36L /**< \brief ADC signal: AIN12 on PB04 mux B */ +#define MUX_PB04B_ADC_AIN12 1L +#define PINMUX_PB04B_ADC_AIN12 ((PIN_PB04B_ADC_AIN12 << 16) | MUX_PB04B_ADC_AIN12) +#define PORT_PB04B_ADC_AIN12 (1ul << 4) +#define PIN_PA08B_ADC_AIN16 8L /**< \brief ADC signal: AIN16 on PA08 mux B */ +#define MUX_PA08B_ADC_AIN16 1L +#define PINMUX_PA08B_ADC_AIN16 ((PIN_PA08B_ADC_AIN16 << 16) | MUX_PA08B_ADC_AIN16) +#define PORT_PA08B_ADC_AIN16 (1ul << 8) +#define PIN_PA09B_ADC_AIN17 9L /**< \brief ADC signal: AIN17 on PA09 mux B */ +#define MUX_PA09B_ADC_AIN17 1L +#define PINMUX_PA09B_ADC_AIN17 ((PIN_PA09B_ADC_AIN17 << 16) | MUX_PA09B_ADC_AIN17) +#define PORT_PA09B_ADC_AIN17 (1ul << 9) +#define PIN_PA10B_ADC_AIN18 10L /**< \brief ADC signal: AIN18 on PA10 mux B */ +#define MUX_PA10B_ADC_AIN18 1L +#define PINMUX_PA10B_ADC_AIN18 ((PIN_PA10B_ADC_AIN18 << 16) | MUX_PA10B_ADC_AIN18) +#define PORT_PA10B_ADC_AIN18 (1ul << 10) +#define PIN_PA11B_ADC_AIN19 11L /**< \brief ADC signal: AIN19 on PA11 mux B */ +#define MUX_PA11B_ADC_AIN19 1L +#define PINMUX_PA11B_ADC_AIN19 ((PIN_PA11B_ADC_AIN19 << 16) | MUX_PA11B_ADC_AIN19) +#define PORT_PA11B_ADC_AIN19 (1ul << 11) +#define PIN_PA04B_ADC_VREFP 4L /**< \brief ADC signal: VREFP on PA04 mux B */ +#define MUX_PA04B_ADC_VREFP 1L +#define PINMUX_PA04B_ADC_VREFP ((PIN_PA04B_ADC_VREFP << 16) | MUX_PA04B_ADC_VREFP) +#define PORT_PA04B_ADC_VREFP (1ul << 4) +/* ========== PORT definition for AC peripheral ========== */ +#define PIN_PA04B_AC_AIN0 4L /**< \brief AC signal: AIN0 on PA04 mux B */ +#define MUX_PA04B_AC_AIN0 1L +#define PINMUX_PA04B_AC_AIN0 ((PIN_PA04B_AC_AIN0 << 16) | MUX_PA04B_AC_AIN0) +#define PORT_PA04B_AC_AIN0 (1ul << 4) +#define PIN_PA05B_AC_AIN1 5L /**< \brief AC signal: AIN1 on PA05 mux B */ +#define MUX_PA05B_AC_AIN1 1L +#define PINMUX_PA05B_AC_AIN1 ((PIN_PA05B_AC_AIN1 << 16) | MUX_PA05B_AC_AIN1) +#define PORT_PA05B_AC_AIN1 (1ul << 5) +#define PIN_PA06B_AC_AIN2 6L /**< \brief AC signal: AIN2 on PA06 mux B */ +#define MUX_PA06B_AC_AIN2 1L +#define PINMUX_PA06B_AC_AIN2 ((PIN_PA06B_AC_AIN2 << 16) | MUX_PA06B_AC_AIN2) +#define PORT_PA06B_AC_AIN2 (1ul << 6) +#define PIN_PA07B_AC_AIN3 7L /**< \brief AC signal: AIN3 on PA07 mux B */ +#define MUX_PA07B_AC_AIN3 1L +#define PINMUX_PA07B_AC_AIN3 ((PIN_PA07B_AC_AIN3 << 16) | MUX_PA07B_AC_AIN3) +#define PORT_PA07B_AC_AIN3 (1ul << 7) +#define PIN_PA12H_AC_CMP0 12L /**< \brief AC signal: CMP0 on PA12 mux H */ +#define MUX_PA12H_AC_CMP0 7L +#define PINMUX_PA12H_AC_CMP0 ((PIN_PA12H_AC_CMP0 << 16) | MUX_PA12H_AC_CMP0) +#define PORT_PA12H_AC_CMP0 (1ul << 12) +#define PIN_PA18H_AC_CMP0 18L /**< \brief AC signal: CMP0 on PA18 mux H */ +#define MUX_PA18H_AC_CMP0 7L +#define PINMUX_PA18H_AC_CMP0 ((PIN_PA18H_AC_CMP0 << 16) | MUX_PA18H_AC_CMP0) +#define PORT_PA18H_AC_CMP0 (1ul << 18) +#define PIN_PA13H_AC_CMP1 13L /**< \brief AC signal: CMP1 on PA13 mux H */ +#define MUX_PA13H_AC_CMP1 7L +#define PINMUX_PA13H_AC_CMP1 ((PIN_PA13H_AC_CMP1 << 16) | MUX_PA13H_AC_CMP1) +#define PORT_PA13H_AC_CMP1 (1ul << 13) +#define PIN_PA19H_AC_CMP1 19L /**< \brief AC signal: CMP1 on PA19 mux H */ +#define MUX_PA19H_AC_CMP1 7L +#define PINMUX_PA19H_AC_CMP1 ((PIN_PA19H_AC_CMP1 << 16) | MUX_PA19H_AC_CMP1) +#define PORT_PA19H_AC_CMP1 (1ul << 19) +/* ========== PORT definition for DAC peripheral ========== */ +#define PIN_PA02B_DAC_VOUT 2L /**< \brief DAC signal: VOUT on PA02 mux B */ +#define MUX_PA02B_DAC_VOUT 1L +#define PINMUX_PA02B_DAC_VOUT ((PIN_PA02B_DAC_VOUT << 16) | MUX_PA02B_DAC_VOUT) +#define PORT_PA02B_DAC_VOUT (1ul << 2) +#define PIN_PA03B_DAC_VREFP 3L /**< \brief DAC signal: VREFP on PA03 mux B */ +#define MUX_PA03B_DAC_VREFP 1L +#define PINMUX_PA03B_DAC_VREFP ((PIN_PA03B_DAC_VREFP << 16) | MUX_PA03B_DAC_VREFP) +#define PORT_PA03B_DAC_VREFP (1ul << 3) +/* ========== PORT definition for I2S peripheral ========== */ +#define PIN_PA11G_I2S_FS0 11L /**< \brief I2S signal: FS0 on PA11 mux G */ +#define MUX_PA11G_I2S_FS0 6L +#define PINMUX_PA11G_I2S_FS0 ((PIN_PA11G_I2S_FS0 << 16) | MUX_PA11G_I2S_FS0) +#define PORT_PA11G_I2S_FS0 (1ul << 11) +#define PIN_PA21G_I2S_FS0 21L /**< \brief I2S signal: FS0 on PA21 mux G */ +#define MUX_PA21G_I2S_FS0 6L +#define PINMUX_PA21G_I2S_FS0 ((PIN_PA21G_I2S_FS0 << 16) | MUX_PA21G_I2S_FS0) +#define PORT_PA21G_I2S_FS0 (1ul << 21) +#define PIN_PA09G_I2S_MCK0 9L /**< \brief I2S signal: MCK0 on PA09 mux G */ +#define MUX_PA09G_I2S_MCK0 6L +#define PINMUX_PA09G_I2S_MCK0 ((PIN_PA09G_I2S_MCK0 << 16) | MUX_PA09G_I2S_MCK0) +#define PORT_PA09G_I2S_MCK0 (1ul << 9) +#define PIN_PA10G_I2S_SCK0 10L /**< \brief I2S signal: SCK0 on PA10 mux G */ +#define MUX_PA10G_I2S_SCK0 6L +#define PINMUX_PA10G_I2S_SCK0 ((PIN_PA10G_I2S_SCK0 << 16) | MUX_PA10G_I2S_SCK0) +#define PORT_PA10G_I2S_SCK0 (1ul << 10) +#define PIN_PA20G_I2S_SCK0 20L /**< \brief I2S signal: SCK0 on PA20 mux G */ +#define MUX_PA20G_I2S_SCK0 6L +#define PINMUX_PA20G_I2S_SCK0 ((PIN_PA20G_I2S_SCK0 << 16) | MUX_PA20G_I2S_SCK0) +#define PORT_PA20G_I2S_SCK0 (1ul << 20) +#define PIN_PA07G_I2S_SD0 7L /**< \brief I2S signal: SD0 on PA07 mux G */ +#define MUX_PA07G_I2S_SD0 6L +#define PINMUX_PA07G_I2S_SD0 ((PIN_PA07G_I2S_SD0 << 16) | MUX_PA07G_I2S_SD0) +#define PORT_PA07G_I2S_SD0 (1ul << 7) +#define PIN_PA19G_I2S_SD0 19L /**< \brief I2S signal: SD0 on PA19 mux G */ +#define MUX_PA19G_I2S_SD0 6L +#define PINMUX_PA19G_I2S_SD0 ((PIN_PA19G_I2S_SD0 << 16) | MUX_PA19G_I2S_SD0) +#define PORT_PA19G_I2S_SD0 (1ul << 19) +#define PIN_PA08G_I2S_SD1 8L /**< \brief I2S signal: SD1 on PA08 mux G */ +#define MUX_PA08G_I2S_SD1 6L +#define PINMUX_PA08G_I2S_SD1 ((PIN_PA08G_I2S_SD1 << 16) | MUX_PA08G_I2S_SD1) +#define PORT_PA08G_I2S_SD1 (1ul << 8) + +#endif /* _SAMD21G18AU_PIO_ */ diff --git a/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/utils/cmsis/samd21/include/pio/samd21j15a.h b/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/utils/cmsis/samd21/include/pio/samd21j15a.h new file mode 100644 index 0000000..c067dac --- /dev/null +++ b/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/utils/cmsis/samd21/include/pio/samd21j15a.h @@ -0,0 +1,1182 @@ +/** + * \file + * + * \brief Peripheral I/O description for SAMD21J15A + * + * Copyright (c) 2014-2018 Microchip Technology Inc. and its subsidiaries. + * + * \asf_license_start + * + * \page License + * + * Subject to your compliance with these terms, you may use Microchip + * software and any derivatives exclusively with Microchip products. + * It is your responsibility to comply with third party license terms applicable + * to your use of third party software (including open source software) that + * may accompany Microchip software. + * + * THIS SOFTWARE IS SUPPLIED BY MICROCHIP "AS IS". NO WARRANTIES, + * WHETHER EXPRESS, IMPLIED OR STATUTORY, APPLY TO THIS SOFTWARE, + * INCLUDING ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, + * AND FITNESS FOR A PARTICULAR PURPOSE. IN NO EVENT WILL MICROCHIP BE + * LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL OR CONSEQUENTIAL + * LOSS, DAMAGE, COST OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE + * SOFTWARE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE + * POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT + * ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY + * RELATED TO THIS SOFTWARE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, + * THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THIS SOFTWARE. + * + * \asf_license_stop + * + */ +/* + * Support and FAQ: visit Microchip Support + */ + +#ifndef _SAMD21J15A_PIO_ +#define _SAMD21J15A_PIO_ + +#define PIN_PA00 0 /**< \brief Pin Number for PA00 */ +#define PORT_PA00 (1ul << 0) /**< \brief PORT Mask for PA00 */ +#define PIN_PA01 1 /**< \brief Pin Number for PA01 */ +#define PORT_PA01 (1ul << 1) /**< \brief PORT Mask for PA01 */ +#define PIN_PA02 2 /**< \brief Pin Number for PA02 */ +#define PORT_PA02 (1ul << 2) /**< \brief PORT Mask for PA02 */ +#define PIN_PA03 3 /**< \brief Pin Number for PA03 */ +#define PORT_PA03 (1ul << 3) /**< \brief PORT Mask for PA03 */ +#define PIN_PA04 4 /**< \brief Pin Number for PA04 */ +#define PORT_PA04 (1ul << 4) /**< \brief PORT Mask for PA04 */ +#define PIN_PA05 5 /**< \brief Pin Number for PA05 */ +#define PORT_PA05 (1ul << 5) /**< \brief PORT Mask for PA05 */ +#define PIN_PA06 6 /**< \brief Pin Number for PA06 */ +#define PORT_PA06 (1ul << 6) /**< \brief PORT Mask for PA06 */ +#define PIN_PA07 7 /**< \brief Pin Number for PA07 */ +#define PORT_PA07 (1ul << 7) /**< \brief PORT Mask for PA07 */ +#define PIN_PA08 8 /**< \brief Pin Number for PA08 */ +#define PORT_PA08 (1ul << 8) /**< \brief PORT Mask for PA08 */ +#define PIN_PA09 9 /**< \brief Pin Number for PA09 */ +#define PORT_PA09 (1ul << 9) /**< \brief PORT Mask for PA09 */ +#define PIN_PA10 10 /**< \brief Pin Number for PA10 */ +#define PORT_PA10 (1ul << 10) /**< \brief PORT Mask for PA10 */ +#define PIN_PA11 11 /**< \brief Pin Number for PA11 */ +#define PORT_PA11 (1ul << 11) /**< \brief PORT Mask for PA11 */ +#define PIN_PA12 12 /**< \brief Pin Number for PA12 */ +#define PORT_PA12 (1ul << 12) /**< \brief PORT Mask for PA12 */ +#define PIN_PA13 13 /**< \brief Pin Number for PA13 */ +#define PORT_PA13 (1ul << 13) /**< \brief PORT Mask for PA13 */ +#define PIN_PA14 14 /**< \brief Pin Number for PA14 */ +#define PORT_PA14 (1ul << 14) /**< \brief PORT Mask for PA14 */ +#define PIN_PA15 15 /**< \brief Pin Number for PA15 */ +#define PORT_PA15 (1ul << 15) /**< \brief PORT Mask for PA15 */ +#define PIN_PA16 16 /**< \brief Pin Number for PA16 */ +#define PORT_PA16 (1ul << 16) /**< \brief PORT Mask for PA16 */ +#define PIN_PA17 17 /**< \brief Pin Number for PA17 */ +#define PORT_PA17 (1ul << 17) /**< \brief PORT Mask for PA17 */ +#define PIN_PA18 18 /**< \brief Pin Number for PA18 */ +#define PORT_PA18 (1ul << 18) /**< \brief PORT Mask for PA18 */ +#define PIN_PA19 19 /**< \brief Pin Number for PA19 */ +#define PORT_PA19 (1ul << 19) /**< \brief PORT Mask for PA19 */ +#define PIN_PA20 20 /**< \brief Pin Number for PA20 */ +#define PORT_PA20 (1ul << 20) /**< \brief PORT Mask for PA20 */ +#define PIN_PA21 21 /**< \brief Pin Number for PA21 */ +#define PORT_PA21 (1ul << 21) /**< \brief PORT Mask for PA21 */ +#define PIN_PA22 22 /**< \brief Pin Number for PA22 */ +#define PORT_PA22 (1ul << 22) /**< \brief PORT Mask for PA22 */ +#define PIN_PA23 23 /**< \brief Pin Number for PA23 */ +#define PORT_PA23 (1ul << 23) /**< \brief PORT Mask for PA23 */ +#define PIN_PA24 24 /**< \brief Pin Number for PA24 */ +#define PORT_PA24 (1ul << 24) /**< \brief PORT Mask for PA24 */ +#define PIN_PA25 25 /**< \brief Pin Number for PA25 */ +#define PORT_PA25 (1ul << 25) /**< \brief PORT Mask for PA25 */ +#define PIN_PA27 27 /**< \brief Pin Number for PA27 */ +#define PORT_PA27 (1ul << 27) /**< \brief PORT Mask for PA27 */ +#define PIN_PA28 28 /**< \brief Pin Number for PA28 */ +#define PORT_PA28 (1ul << 28) /**< \brief PORT Mask for PA28 */ +#define PIN_PA30 30 /**< \brief Pin Number for PA30 */ +#define PORT_PA30 (1ul << 30) /**< \brief PORT Mask for PA30 */ +#define PIN_PA31 31 /**< \brief Pin Number for PA31 */ +#define PORT_PA31 (1ul << 31) /**< \brief PORT Mask for PA31 */ +#define PIN_PB00 32 /**< \brief Pin Number for PB00 */ +#define PORT_PB00 (1ul << 0) /**< \brief PORT Mask for PB00 */ +#define PIN_PB01 33 /**< \brief Pin Number for PB01 */ +#define PORT_PB01 (1ul << 1) /**< \brief PORT Mask for PB01 */ +#define PIN_PB02 34 /**< \brief Pin Number for PB02 */ +#define PORT_PB02 (1ul << 2) /**< \brief PORT Mask for PB02 */ +#define PIN_PB03 35 /**< \brief Pin Number for PB03 */ +#define PORT_PB03 (1ul << 3) /**< \brief PORT Mask for PB03 */ +#define PIN_PB04 36 /**< \brief Pin Number for PB04 */ +#define PORT_PB04 (1ul << 4) /**< \brief PORT Mask for PB04 */ +#define PIN_PB05 37 /**< \brief Pin Number for PB05 */ +#define PORT_PB05 (1ul << 5) /**< \brief PORT Mask for PB05 */ +#define PIN_PB06 38 /**< \brief Pin Number for PB06 */ +#define PORT_PB06 (1ul << 6) /**< \brief PORT Mask for PB06 */ +#define PIN_PB07 39 /**< \brief Pin Number for PB07 */ +#define PORT_PB07 (1ul << 7) /**< \brief PORT Mask for PB07 */ +#define PIN_PB08 40 /**< \brief Pin Number for PB08 */ +#define PORT_PB08 (1ul << 8) /**< \brief PORT Mask for PB08 */ +#define PIN_PB09 41 /**< \brief Pin Number for PB09 */ +#define PORT_PB09 (1ul << 9) /**< \brief PORT Mask for PB09 */ +#define PIN_PB10 42 /**< \brief Pin Number for PB10 */ +#define PORT_PB10 (1ul << 10) /**< \brief PORT Mask for PB10 */ +#define PIN_PB11 43 /**< \brief Pin Number for PB11 */ +#define PORT_PB11 (1ul << 11) /**< \brief PORT Mask for PB11 */ +#define PIN_PB12 44 /**< \brief Pin Number for PB12 */ +#define PORT_PB12 (1ul << 12) /**< \brief PORT Mask for PB12 */ +#define PIN_PB13 45 /**< \brief Pin Number for PB13 */ +#define PORT_PB13 (1ul << 13) /**< \brief PORT Mask for PB13 */ +#define PIN_PB14 46 /**< \brief Pin Number for PB14 */ +#define PORT_PB14 (1ul << 14) /**< \brief PORT Mask for PB14 */ +#define PIN_PB15 47 /**< \brief Pin Number for PB15 */ +#define PORT_PB15 (1ul << 15) /**< \brief PORT Mask for PB15 */ +#define PIN_PB16 48 /**< \brief Pin Number for PB16 */ +#define PORT_PB16 (1ul << 16) /**< \brief PORT Mask for PB16 */ +#define PIN_PB17 49 /**< \brief Pin Number for PB17 */ +#define PORT_PB17 (1ul << 17) /**< \brief PORT Mask for PB17 */ +#define PIN_PB22 54 /**< \brief Pin Number for PB22 */ +#define PORT_PB22 (1ul << 22) /**< \brief PORT Mask for PB22 */ +#define PIN_PB23 55 /**< \brief Pin Number for PB23 */ +#define PORT_PB23 (1ul << 23) /**< \brief PORT Mask for PB23 */ +#define PIN_PB30 62 /**< \brief Pin Number for PB30 */ +#define PORT_PB30 (1ul << 30) /**< \brief PORT Mask for PB30 */ +#define PIN_PB31 63 /**< \brief Pin Number for PB31 */ +#define PORT_PB31 (1ul << 31) /**< \brief PORT Mask for PB31 */ +/* ========== PORT definition for GCLK peripheral ========== */ +#define PIN_PB14H_GCLK_IO0 46L /**< \brief GCLK signal: IO0 on PB14 mux H */ +#define MUX_PB14H_GCLK_IO0 7L +#define PINMUX_PB14H_GCLK_IO0 ((PIN_PB14H_GCLK_IO0 << 16) | MUX_PB14H_GCLK_IO0) +#define PORT_PB14H_GCLK_IO0 (1ul << 14) +#define PIN_PB22H_GCLK_IO0 54L /**< \brief GCLK signal: IO0 on PB22 mux H */ +#define MUX_PB22H_GCLK_IO0 7L +#define PINMUX_PB22H_GCLK_IO0 ((PIN_PB22H_GCLK_IO0 << 16) | MUX_PB22H_GCLK_IO0) +#define PORT_PB22H_GCLK_IO0 (1ul << 22) +#define PIN_PA14H_GCLK_IO0 14L /**< \brief GCLK signal: IO0 on PA14 mux H */ +#define MUX_PA14H_GCLK_IO0 7L +#define PINMUX_PA14H_GCLK_IO0 ((PIN_PA14H_GCLK_IO0 << 16) | MUX_PA14H_GCLK_IO0) +#define PORT_PA14H_GCLK_IO0 (1ul << 14) +#define PIN_PA27H_GCLK_IO0 27L /**< \brief GCLK signal: IO0 on PA27 mux H */ +#define MUX_PA27H_GCLK_IO0 7L +#define PINMUX_PA27H_GCLK_IO0 ((PIN_PA27H_GCLK_IO0 << 16) | MUX_PA27H_GCLK_IO0) +#define PORT_PA27H_GCLK_IO0 (1ul << 27) +#define PIN_PA28H_GCLK_IO0 28L /**< \brief GCLK signal: IO0 on PA28 mux H */ +#define MUX_PA28H_GCLK_IO0 7L +#define PINMUX_PA28H_GCLK_IO0 ((PIN_PA28H_GCLK_IO0 << 16) | MUX_PA28H_GCLK_IO0) +#define PORT_PA28H_GCLK_IO0 (1ul << 28) +#define PIN_PA30H_GCLK_IO0 30L /**< \brief GCLK signal: IO0 on PA30 mux H */ +#define MUX_PA30H_GCLK_IO0 7L +#define PINMUX_PA30H_GCLK_IO0 ((PIN_PA30H_GCLK_IO0 << 16) | MUX_PA30H_GCLK_IO0) +#define PORT_PA30H_GCLK_IO0 (1ul << 30) +#define PIN_PB15H_GCLK_IO1 47L /**< \brief GCLK signal: IO1 on PB15 mux H */ +#define MUX_PB15H_GCLK_IO1 7L +#define PINMUX_PB15H_GCLK_IO1 ((PIN_PB15H_GCLK_IO1 << 16) | MUX_PB15H_GCLK_IO1) +#define PORT_PB15H_GCLK_IO1 (1ul << 15) +#define PIN_PB23H_GCLK_IO1 55L /**< \brief GCLK signal: IO1 on PB23 mux H */ +#define MUX_PB23H_GCLK_IO1 7L +#define PINMUX_PB23H_GCLK_IO1 ((PIN_PB23H_GCLK_IO1 << 16) | MUX_PB23H_GCLK_IO1) +#define PORT_PB23H_GCLK_IO1 (1ul << 23) +#define PIN_PA15H_GCLK_IO1 15L /**< \brief GCLK signal: IO1 on PA15 mux H */ +#define MUX_PA15H_GCLK_IO1 7L +#define PINMUX_PA15H_GCLK_IO1 ((PIN_PA15H_GCLK_IO1 << 16) | MUX_PA15H_GCLK_IO1) +#define PORT_PA15H_GCLK_IO1 (1ul << 15) +#define PIN_PB16H_GCLK_IO2 48L /**< \brief GCLK signal: IO2 on PB16 mux H */ +#define MUX_PB16H_GCLK_IO2 7L +#define PINMUX_PB16H_GCLK_IO2 ((PIN_PB16H_GCLK_IO2 << 16) | MUX_PB16H_GCLK_IO2) +#define PORT_PB16H_GCLK_IO2 (1ul << 16) +#define PIN_PA16H_GCLK_IO2 16L /**< \brief GCLK signal: IO2 on PA16 mux H */ +#define MUX_PA16H_GCLK_IO2 7L +#define PINMUX_PA16H_GCLK_IO2 ((PIN_PA16H_GCLK_IO2 << 16) | MUX_PA16H_GCLK_IO2) +#define PORT_PA16H_GCLK_IO2 (1ul << 16) +#define PIN_PA17H_GCLK_IO3 17L /**< \brief GCLK signal: IO3 on PA17 mux H */ +#define MUX_PA17H_GCLK_IO3 7L +#define PINMUX_PA17H_GCLK_IO3 ((PIN_PA17H_GCLK_IO3 << 16) | MUX_PA17H_GCLK_IO3) +#define PORT_PA17H_GCLK_IO3 (1ul << 17) +#define PIN_PB17H_GCLK_IO3 49L /**< \brief GCLK signal: IO3 on PB17 mux H */ +#define MUX_PB17H_GCLK_IO3 7L +#define PINMUX_PB17H_GCLK_IO3 ((PIN_PB17H_GCLK_IO3 << 16) | MUX_PB17H_GCLK_IO3) +#define PORT_PB17H_GCLK_IO3 (1ul << 17) +#define PIN_PA10H_GCLK_IO4 10L /**< \brief GCLK signal: IO4 on PA10 mux H */ +#define MUX_PA10H_GCLK_IO4 7L +#define PINMUX_PA10H_GCLK_IO4 ((PIN_PA10H_GCLK_IO4 << 16) | MUX_PA10H_GCLK_IO4) +#define PORT_PA10H_GCLK_IO4 (1ul << 10) +#define PIN_PA20H_GCLK_IO4 20L /**< \brief GCLK signal: IO4 on PA20 mux H */ +#define MUX_PA20H_GCLK_IO4 7L +#define PINMUX_PA20H_GCLK_IO4 ((PIN_PA20H_GCLK_IO4 << 16) | MUX_PA20H_GCLK_IO4) +#define PORT_PA20H_GCLK_IO4 (1ul << 20) +#define PIN_PB10H_GCLK_IO4 42L /**< \brief GCLK signal: IO4 on PB10 mux H */ +#define MUX_PB10H_GCLK_IO4 7L +#define PINMUX_PB10H_GCLK_IO4 ((PIN_PB10H_GCLK_IO4 << 16) | MUX_PB10H_GCLK_IO4) +#define PORT_PB10H_GCLK_IO4 (1ul << 10) +#define PIN_PA11H_GCLK_IO5 11L /**< \brief GCLK signal: IO5 on PA11 mux H */ +#define MUX_PA11H_GCLK_IO5 7L +#define PINMUX_PA11H_GCLK_IO5 ((PIN_PA11H_GCLK_IO5 << 16) | MUX_PA11H_GCLK_IO5) +#define PORT_PA11H_GCLK_IO5 (1ul << 11) +#define PIN_PA21H_GCLK_IO5 21L /**< \brief GCLK signal: IO5 on PA21 mux H */ +#define MUX_PA21H_GCLK_IO5 7L +#define PINMUX_PA21H_GCLK_IO5 ((PIN_PA21H_GCLK_IO5 << 16) | MUX_PA21H_GCLK_IO5) +#define PORT_PA21H_GCLK_IO5 (1ul << 21) +#define PIN_PB11H_GCLK_IO5 43L /**< \brief GCLK signal: IO5 on PB11 mux H */ +#define MUX_PB11H_GCLK_IO5 7L +#define PINMUX_PB11H_GCLK_IO5 ((PIN_PB11H_GCLK_IO5 << 16) | MUX_PB11H_GCLK_IO5) +#define PORT_PB11H_GCLK_IO5 (1ul << 11) +#define PIN_PA22H_GCLK_IO6 22L /**< \brief GCLK signal: IO6 on PA22 mux H */ +#define MUX_PA22H_GCLK_IO6 7L +#define PINMUX_PA22H_GCLK_IO6 ((PIN_PA22H_GCLK_IO6 << 16) | MUX_PA22H_GCLK_IO6) +#define PORT_PA22H_GCLK_IO6 (1ul << 22) +#define PIN_PB12H_GCLK_IO6 44L /**< \brief GCLK signal: IO6 on PB12 mux H */ +#define MUX_PB12H_GCLK_IO6 7L +#define PINMUX_PB12H_GCLK_IO6 ((PIN_PB12H_GCLK_IO6 << 16) | MUX_PB12H_GCLK_IO6) +#define PORT_PB12H_GCLK_IO6 (1ul << 12) +#define PIN_PA23H_GCLK_IO7 23L /**< \brief GCLK signal: IO7 on PA23 mux H */ +#define MUX_PA23H_GCLK_IO7 7L +#define PINMUX_PA23H_GCLK_IO7 ((PIN_PA23H_GCLK_IO7 << 16) | MUX_PA23H_GCLK_IO7) +#define PORT_PA23H_GCLK_IO7 (1ul << 23) +#define PIN_PB13H_GCLK_IO7 45L /**< \brief GCLK signal: IO7 on PB13 mux H */ +#define MUX_PB13H_GCLK_IO7 7L +#define PINMUX_PB13H_GCLK_IO7 ((PIN_PB13H_GCLK_IO7 << 16) | MUX_PB13H_GCLK_IO7) +#define PORT_PB13H_GCLK_IO7 (1ul << 13) +/* ========== PORT definition for EIC peripheral ========== */ +#define PIN_PA16A_EIC_EXTINT0 16L /**< \brief EIC signal: EXTINT0 on PA16 mux A */ +#define MUX_PA16A_EIC_EXTINT0 0L +#define PINMUX_PA16A_EIC_EXTINT0 ((PIN_PA16A_EIC_EXTINT0 << 16) | MUX_PA16A_EIC_EXTINT0) +#define PORT_PA16A_EIC_EXTINT0 (1ul << 16) +#define PIN_PB00A_EIC_EXTINT0 32L /**< \brief EIC signal: EXTINT0 on PB00 mux A */ +#define MUX_PB00A_EIC_EXTINT0 0L +#define PINMUX_PB00A_EIC_EXTINT0 ((PIN_PB00A_EIC_EXTINT0 << 16) | MUX_PB00A_EIC_EXTINT0) +#define PORT_PB00A_EIC_EXTINT0 (1ul << 0) +#define PIN_PB16A_EIC_EXTINT0 48L /**< \brief EIC signal: EXTINT0 on PB16 mux A */ +#define MUX_PB16A_EIC_EXTINT0 0L +#define PINMUX_PB16A_EIC_EXTINT0 ((PIN_PB16A_EIC_EXTINT0 << 16) | MUX_PB16A_EIC_EXTINT0) +#define PORT_PB16A_EIC_EXTINT0 (1ul << 16) +#define PIN_PA00A_EIC_EXTINT0 0L /**< \brief EIC signal: EXTINT0 on PA00 mux A */ +#define MUX_PA00A_EIC_EXTINT0 0L +#define PINMUX_PA00A_EIC_EXTINT0 ((PIN_PA00A_EIC_EXTINT0 << 16) | MUX_PA00A_EIC_EXTINT0) +#define PORT_PA00A_EIC_EXTINT0 (1ul << 0) +#define PIN_PA17A_EIC_EXTINT1 17L /**< \brief EIC signal: EXTINT1 on PA17 mux A */ +#define MUX_PA17A_EIC_EXTINT1 0L +#define PINMUX_PA17A_EIC_EXTINT1 ((PIN_PA17A_EIC_EXTINT1 << 16) | MUX_PA17A_EIC_EXTINT1) +#define PORT_PA17A_EIC_EXTINT1 (1ul << 17) +#define PIN_PB01A_EIC_EXTINT1 33L /**< \brief EIC signal: EXTINT1 on PB01 mux A */ +#define MUX_PB01A_EIC_EXTINT1 0L +#define PINMUX_PB01A_EIC_EXTINT1 ((PIN_PB01A_EIC_EXTINT1 << 16) | MUX_PB01A_EIC_EXTINT1) +#define PORT_PB01A_EIC_EXTINT1 (1ul << 1) +#define PIN_PB17A_EIC_EXTINT1 49L /**< \brief EIC signal: EXTINT1 on PB17 mux A */ +#define MUX_PB17A_EIC_EXTINT1 0L +#define PINMUX_PB17A_EIC_EXTINT1 ((PIN_PB17A_EIC_EXTINT1 << 16) | MUX_PB17A_EIC_EXTINT1) +#define PORT_PB17A_EIC_EXTINT1 (1ul << 17) +#define PIN_PA01A_EIC_EXTINT1 1L /**< \brief EIC signal: EXTINT1 on PA01 mux A */ +#define MUX_PA01A_EIC_EXTINT1 0L +#define PINMUX_PA01A_EIC_EXTINT1 ((PIN_PA01A_EIC_EXTINT1 << 16) | MUX_PA01A_EIC_EXTINT1) +#define PORT_PA01A_EIC_EXTINT1 (1ul << 1) +#define PIN_PA18A_EIC_EXTINT2 18L /**< \brief EIC signal: EXTINT2 on PA18 mux A */ +#define MUX_PA18A_EIC_EXTINT2 0L +#define PINMUX_PA18A_EIC_EXTINT2 ((PIN_PA18A_EIC_EXTINT2 << 16) | MUX_PA18A_EIC_EXTINT2) +#define PORT_PA18A_EIC_EXTINT2 (1ul << 18) +#define PIN_PA02A_EIC_EXTINT2 2L /**< \brief EIC signal: EXTINT2 on PA02 mux A */ +#define MUX_PA02A_EIC_EXTINT2 0L +#define PINMUX_PA02A_EIC_EXTINT2 ((PIN_PA02A_EIC_EXTINT2 << 16) | MUX_PA02A_EIC_EXTINT2) +#define PORT_PA02A_EIC_EXTINT2 (1ul << 2) +#define PIN_PB02A_EIC_EXTINT2 34L /**< \brief EIC signal: EXTINT2 on PB02 mux A */ +#define MUX_PB02A_EIC_EXTINT2 0L +#define PINMUX_PB02A_EIC_EXTINT2 ((PIN_PB02A_EIC_EXTINT2 << 16) | MUX_PB02A_EIC_EXTINT2) +#define PORT_PB02A_EIC_EXTINT2 (1ul << 2) +#define PIN_PA03A_EIC_EXTINT3 3L /**< \brief EIC signal: EXTINT3 on PA03 mux A */ +#define MUX_PA03A_EIC_EXTINT3 0L +#define PINMUX_PA03A_EIC_EXTINT3 ((PIN_PA03A_EIC_EXTINT3 << 16) | MUX_PA03A_EIC_EXTINT3) +#define PORT_PA03A_EIC_EXTINT3 (1ul << 3) +#define PIN_PA19A_EIC_EXTINT3 19L /**< \brief EIC signal: EXTINT3 on PA19 mux A */ +#define MUX_PA19A_EIC_EXTINT3 0L +#define PINMUX_PA19A_EIC_EXTINT3 ((PIN_PA19A_EIC_EXTINT3 << 16) | MUX_PA19A_EIC_EXTINT3) +#define PORT_PA19A_EIC_EXTINT3 (1ul << 19) +#define PIN_PB03A_EIC_EXTINT3 35L /**< \brief EIC signal: EXTINT3 on PB03 mux A */ +#define MUX_PB03A_EIC_EXTINT3 0L +#define PINMUX_PB03A_EIC_EXTINT3 ((PIN_PB03A_EIC_EXTINT3 << 16) | MUX_PB03A_EIC_EXTINT3) +#define PORT_PB03A_EIC_EXTINT3 (1ul << 3) +#define PIN_PA04A_EIC_EXTINT4 4L /**< \brief EIC signal: EXTINT4 on PA04 mux A */ +#define MUX_PA04A_EIC_EXTINT4 0L +#define PINMUX_PA04A_EIC_EXTINT4 ((PIN_PA04A_EIC_EXTINT4 << 16) | MUX_PA04A_EIC_EXTINT4) +#define PORT_PA04A_EIC_EXTINT4 (1ul << 4) +#define PIN_PA20A_EIC_EXTINT4 20L /**< \brief EIC signal: EXTINT4 on PA20 mux A */ +#define MUX_PA20A_EIC_EXTINT4 0L +#define PINMUX_PA20A_EIC_EXTINT4 ((PIN_PA20A_EIC_EXTINT4 << 16) | MUX_PA20A_EIC_EXTINT4) +#define PORT_PA20A_EIC_EXTINT4 (1ul << 20) +#define PIN_PB04A_EIC_EXTINT4 36L /**< \brief EIC signal: EXTINT4 on PB04 mux A */ +#define MUX_PB04A_EIC_EXTINT4 0L +#define PINMUX_PB04A_EIC_EXTINT4 ((PIN_PB04A_EIC_EXTINT4 << 16) | MUX_PB04A_EIC_EXTINT4) +#define PORT_PB04A_EIC_EXTINT4 (1ul << 4) +#define PIN_PA05A_EIC_EXTINT5 5L /**< \brief EIC signal: EXTINT5 on PA05 mux A */ +#define MUX_PA05A_EIC_EXTINT5 0L +#define PINMUX_PA05A_EIC_EXTINT5 ((PIN_PA05A_EIC_EXTINT5 << 16) | MUX_PA05A_EIC_EXTINT5) +#define PORT_PA05A_EIC_EXTINT5 (1ul << 5) +#define PIN_PA21A_EIC_EXTINT5 21L /**< \brief EIC signal: EXTINT5 on PA21 mux A */ +#define MUX_PA21A_EIC_EXTINT5 0L +#define PINMUX_PA21A_EIC_EXTINT5 ((PIN_PA21A_EIC_EXTINT5 << 16) | MUX_PA21A_EIC_EXTINT5) +#define PORT_PA21A_EIC_EXTINT5 (1ul << 21) +#define PIN_PB05A_EIC_EXTINT5 37L /**< \brief EIC signal: EXTINT5 on PB05 mux A */ +#define MUX_PB05A_EIC_EXTINT5 0L +#define PINMUX_PB05A_EIC_EXTINT5 ((PIN_PB05A_EIC_EXTINT5 << 16) | MUX_PB05A_EIC_EXTINT5) +#define PORT_PB05A_EIC_EXTINT5 (1ul << 5) +#define PIN_PA06A_EIC_EXTINT6 6L /**< \brief EIC signal: EXTINT6 on PA06 mux A */ +#define MUX_PA06A_EIC_EXTINT6 0L +#define PINMUX_PA06A_EIC_EXTINT6 ((PIN_PA06A_EIC_EXTINT6 << 16) | MUX_PA06A_EIC_EXTINT6) +#define PORT_PA06A_EIC_EXTINT6 (1ul << 6) +#define PIN_PA22A_EIC_EXTINT6 22L /**< \brief EIC signal: EXTINT6 on PA22 mux A */ +#define MUX_PA22A_EIC_EXTINT6 0L +#define PINMUX_PA22A_EIC_EXTINT6 ((PIN_PA22A_EIC_EXTINT6 << 16) | MUX_PA22A_EIC_EXTINT6) +#define PORT_PA22A_EIC_EXTINT6 (1ul << 22) +#define PIN_PB06A_EIC_EXTINT6 38L /**< \brief EIC signal: EXTINT6 on PB06 mux A */ +#define MUX_PB06A_EIC_EXTINT6 0L +#define PINMUX_PB06A_EIC_EXTINT6 ((PIN_PB06A_EIC_EXTINT6 << 16) | MUX_PB06A_EIC_EXTINT6) +#define PORT_PB06A_EIC_EXTINT6 (1ul << 6) +#define PIN_PB22A_EIC_EXTINT6 54L /**< \brief EIC signal: EXTINT6 on PB22 mux A */ +#define MUX_PB22A_EIC_EXTINT6 0L +#define PINMUX_PB22A_EIC_EXTINT6 ((PIN_PB22A_EIC_EXTINT6 << 16) | MUX_PB22A_EIC_EXTINT6) +#define PORT_PB22A_EIC_EXTINT6 (1ul << 22) +#define PIN_PA07A_EIC_EXTINT7 7L /**< \brief EIC signal: EXTINT7 on PA07 mux A */ +#define MUX_PA07A_EIC_EXTINT7 0L +#define PINMUX_PA07A_EIC_EXTINT7 ((PIN_PA07A_EIC_EXTINT7 << 16) | MUX_PA07A_EIC_EXTINT7) +#define PORT_PA07A_EIC_EXTINT7 (1ul << 7) +#define PIN_PA23A_EIC_EXTINT7 23L /**< \brief EIC signal: EXTINT7 on PA23 mux A */ +#define MUX_PA23A_EIC_EXTINT7 0L +#define PINMUX_PA23A_EIC_EXTINT7 ((PIN_PA23A_EIC_EXTINT7 << 16) | MUX_PA23A_EIC_EXTINT7) +#define PORT_PA23A_EIC_EXTINT7 (1ul << 23) +#define PIN_PB07A_EIC_EXTINT7 39L /**< \brief EIC signal: EXTINT7 on PB07 mux A */ +#define MUX_PB07A_EIC_EXTINT7 0L +#define PINMUX_PB07A_EIC_EXTINT7 ((PIN_PB07A_EIC_EXTINT7 << 16) | MUX_PB07A_EIC_EXTINT7) +#define PORT_PB07A_EIC_EXTINT7 (1ul << 7) +#define PIN_PB23A_EIC_EXTINT7 55L /**< \brief EIC signal: EXTINT7 on PB23 mux A */ +#define MUX_PB23A_EIC_EXTINT7 0L +#define PINMUX_PB23A_EIC_EXTINT7 ((PIN_PB23A_EIC_EXTINT7 << 16) | MUX_PB23A_EIC_EXTINT7) +#define PORT_PB23A_EIC_EXTINT7 (1ul << 23) +#define PIN_PA28A_EIC_EXTINT8 28L /**< \brief EIC signal: EXTINT8 on PA28 mux A */ +#define MUX_PA28A_EIC_EXTINT8 0L +#define PINMUX_PA28A_EIC_EXTINT8 ((PIN_PA28A_EIC_EXTINT8 << 16) | MUX_PA28A_EIC_EXTINT8) +#define PORT_PA28A_EIC_EXTINT8 (1ul << 28) +#define PIN_PB08A_EIC_EXTINT8 40L /**< \brief EIC signal: EXTINT8 on PB08 mux A */ +#define MUX_PB08A_EIC_EXTINT8 0L +#define PINMUX_PB08A_EIC_EXTINT8 ((PIN_PB08A_EIC_EXTINT8 << 16) | MUX_PB08A_EIC_EXTINT8) +#define PORT_PB08A_EIC_EXTINT8 (1ul << 8) +#define PIN_PA09A_EIC_EXTINT9 9L /**< \brief EIC signal: EXTINT9 on PA09 mux A */ +#define MUX_PA09A_EIC_EXTINT9 0L +#define PINMUX_PA09A_EIC_EXTINT9 ((PIN_PA09A_EIC_EXTINT9 << 16) | MUX_PA09A_EIC_EXTINT9) +#define PORT_PA09A_EIC_EXTINT9 (1ul << 9) +#define PIN_PB09A_EIC_EXTINT9 41L /**< \brief EIC signal: EXTINT9 on PB09 mux A */ +#define MUX_PB09A_EIC_EXTINT9 0L +#define PINMUX_PB09A_EIC_EXTINT9 ((PIN_PB09A_EIC_EXTINT9 << 16) | MUX_PB09A_EIC_EXTINT9) +#define PORT_PB09A_EIC_EXTINT9 (1ul << 9) +#define PIN_PA10A_EIC_EXTINT10 10L /**< \brief EIC signal: EXTINT10 on PA10 mux A */ +#define MUX_PA10A_EIC_EXTINT10 0L +#define PINMUX_PA10A_EIC_EXTINT10 ((PIN_PA10A_EIC_EXTINT10 << 16) | MUX_PA10A_EIC_EXTINT10) +#define PORT_PA10A_EIC_EXTINT10 (1ul << 10) +#define PIN_PA30A_EIC_EXTINT10 30L /**< \brief EIC signal: EXTINT10 on PA30 mux A */ +#define MUX_PA30A_EIC_EXTINT10 0L +#define PINMUX_PA30A_EIC_EXTINT10 ((PIN_PA30A_EIC_EXTINT10 << 16) | MUX_PA30A_EIC_EXTINT10) +#define PORT_PA30A_EIC_EXTINT10 (1ul << 30) +#define PIN_PB10A_EIC_EXTINT10 42L /**< \brief EIC signal: EXTINT10 on PB10 mux A */ +#define MUX_PB10A_EIC_EXTINT10 0L +#define PINMUX_PB10A_EIC_EXTINT10 ((PIN_PB10A_EIC_EXTINT10 << 16) | MUX_PB10A_EIC_EXTINT10) +#define PORT_PB10A_EIC_EXTINT10 (1ul << 10) +#define PIN_PA11A_EIC_EXTINT11 11L /**< \brief EIC signal: EXTINT11 on PA11 mux A */ +#define MUX_PA11A_EIC_EXTINT11 0L +#define PINMUX_PA11A_EIC_EXTINT11 ((PIN_PA11A_EIC_EXTINT11 << 16) | MUX_PA11A_EIC_EXTINT11) +#define PORT_PA11A_EIC_EXTINT11 (1ul << 11) +#define PIN_PA31A_EIC_EXTINT11 31L /**< \brief EIC signal: EXTINT11 on PA31 mux A */ +#define MUX_PA31A_EIC_EXTINT11 0L +#define PINMUX_PA31A_EIC_EXTINT11 ((PIN_PA31A_EIC_EXTINT11 << 16) | MUX_PA31A_EIC_EXTINT11) +#define PORT_PA31A_EIC_EXTINT11 (1ul << 31) +#define PIN_PB11A_EIC_EXTINT11 43L /**< \brief EIC signal: EXTINT11 on PB11 mux A */ +#define MUX_PB11A_EIC_EXTINT11 0L +#define PINMUX_PB11A_EIC_EXTINT11 ((PIN_PB11A_EIC_EXTINT11 << 16) | MUX_PB11A_EIC_EXTINT11) +#define PORT_PB11A_EIC_EXTINT11 (1ul << 11) +#define PIN_PA12A_EIC_EXTINT12 12L /**< \brief EIC signal: EXTINT12 on PA12 mux A */ +#define MUX_PA12A_EIC_EXTINT12 0L +#define PINMUX_PA12A_EIC_EXTINT12 ((PIN_PA12A_EIC_EXTINT12 << 16) | MUX_PA12A_EIC_EXTINT12) +#define PORT_PA12A_EIC_EXTINT12 (1ul << 12) +#define PIN_PA24A_EIC_EXTINT12 24L /**< \brief EIC signal: EXTINT12 on PA24 mux A */ +#define MUX_PA24A_EIC_EXTINT12 0L +#define PINMUX_PA24A_EIC_EXTINT12 ((PIN_PA24A_EIC_EXTINT12 << 16) | MUX_PA24A_EIC_EXTINT12) +#define PORT_PA24A_EIC_EXTINT12 (1ul << 24) +#define PIN_PB12A_EIC_EXTINT12 44L /**< \brief EIC signal: EXTINT12 on PB12 mux A */ +#define MUX_PB12A_EIC_EXTINT12 0L +#define PINMUX_PB12A_EIC_EXTINT12 ((PIN_PB12A_EIC_EXTINT12 << 16) | MUX_PB12A_EIC_EXTINT12) +#define PORT_PB12A_EIC_EXTINT12 (1ul << 12) +#define PIN_PA13A_EIC_EXTINT13 13L /**< \brief EIC signal: EXTINT13 on PA13 mux A */ +#define MUX_PA13A_EIC_EXTINT13 0L +#define PINMUX_PA13A_EIC_EXTINT13 ((PIN_PA13A_EIC_EXTINT13 << 16) | MUX_PA13A_EIC_EXTINT13) +#define PORT_PA13A_EIC_EXTINT13 (1ul << 13) +#define PIN_PA25A_EIC_EXTINT13 25L /**< \brief EIC signal: EXTINT13 on PA25 mux A */ +#define MUX_PA25A_EIC_EXTINT13 0L +#define PINMUX_PA25A_EIC_EXTINT13 ((PIN_PA25A_EIC_EXTINT13 << 16) | MUX_PA25A_EIC_EXTINT13) +#define PORT_PA25A_EIC_EXTINT13 (1ul << 25) +#define PIN_PB13A_EIC_EXTINT13 45L /**< \brief EIC signal: EXTINT13 on PB13 mux A */ +#define MUX_PB13A_EIC_EXTINT13 0L +#define PINMUX_PB13A_EIC_EXTINT13 ((PIN_PB13A_EIC_EXTINT13 << 16) | MUX_PB13A_EIC_EXTINT13) +#define PORT_PB13A_EIC_EXTINT13 (1ul << 13) +#define PIN_PB14A_EIC_EXTINT14 46L /**< \brief EIC signal: EXTINT14 on PB14 mux A */ +#define MUX_PB14A_EIC_EXTINT14 0L +#define PINMUX_PB14A_EIC_EXTINT14 ((PIN_PB14A_EIC_EXTINT14 << 16) | MUX_PB14A_EIC_EXTINT14) +#define PORT_PB14A_EIC_EXTINT14 (1ul << 14) +#define PIN_PB30A_EIC_EXTINT14 62L /**< \brief EIC signal: EXTINT14 on PB30 mux A */ +#define MUX_PB30A_EIC_EXTINT14 0L +#define PINMUX_PB30A_EIC_EXTINT14 ((PIN_PB30A_EIC_EXTINT14 << 16) | MUX_PB30A_EIC_EXTINT14) +#define PORT_PB30A_EIC_EXTINT14 (1ul << 30) +#define PIN_PA14A_EIC_EXTINT14 14L /**< \brief EIC signal: EXTINT14 on PA14 mux A */ +#define MUX_PA14A_EIC_EXTINT14 0L +#define PINMUX_PA14A_EIC_EXTINT14 ((PIN_PA14A_EIC_EXTINT14 << 16) | MUX_PA14A_EIC_EXTINT14) +#define PORT_PA14A_EIC_EXTINT14 (1ul << 14) +#define PIN_PA15A_EIC_EXTINT15 15L /**< \brief EIC signal: EXTINT15 on PA15 mux A */ +#define MUX_PA15A_EIC_EXTINT15 0L +#define PINMUX_PA15A_EIC_EXTINT15 ((PIN_PA15A_EIC_EXTINT15 << 16) | MUX_PA15A_EIC_EXTINT15) +#define PORT_PA15A_EIC_EXTINT15 (1ul << 15) +#define PIN_PA27A_EIC_EXTINT15 27L /**< \brief EIC signal: EXTINT15 on PA27 mux A */ +#define MUX_PA27A_EIC_EXTINT15 0L +#define PINMUX_PA27A_EIC_EXTINT15 ((PIN_PA27A_EIC_EXTINT15 << 16) | MUX_PA27A_EIC_EXTINT15) +#define PORT_PA27A_EIC_EXTINT15 (1ul << 27) +#define PIN_PB15A_EIC_EXTINT15 47L /**< \brief EIC signal: EXTINT15 on PB15 mux A */ +#define MUX_PB15A_EIC_EXTINT15 0L +#define PINMUX_PB15A_EIC_EXTINT15 ((PIN_PB15A_EIC_EXTINT15 << 16) | MUX_PB15A_EIC_EXTINT15) +#define PORT_PB15A_EIC_EXTINT15 (1ul << 15) +#define PIN_PB31A_EIC_EXTINT15 63L /**< \brief EIC signal: EXTINT15 on PB31 mux A */ +#define MUX_PB31A_EIC_EXTINT15 0L +#define PINMUX_PB31A_EIC_EXTINT15 ((PIN_PB31A_EIC_EXTINT15 << 16) | MUX_PB31A_EIC_EXTINT15) +#define PORT_PB31A_EIC_EXTINT15 (1ul << 31) +#define PIN_PA08A_EIC_NMI 8L /**< \brief EIC signal: NMI on PA08 mux A */ +#define MUX_PA08A_EIC_NMI 0L +#define PINMUX_PA08A_EIC_NMI ((PIN_PA08A_EIC_NMI << 16) | MUX_PA08A_EIC_NMI) +#define PORT_PA08A_EIC_NMI (1ul << 8) +/* ========== PORT definition for USB peripheral ========== */ +#define PIN_PA24G_USB_DM 24L /**< \brief USB signal: DM on PA24 mux G */ +#define MUX_PA24G_USB_DM 6L +#define PINMUX_PA24G_USB_DM ((PIN_PA24G_USB_DM << 16) | MUX_PA24G_USB_DM) +#define PORT_PA24G_USB_DM (1ul << 24) +#define PIN_PA25G_USB_DP 25L /**< \brief USB signal: DP on PA25 mux G */ +#define MUX_PA25G_USB_DP 6L +#define PINMUX_PA25G_USB_DP ((PIN_PA25G_USB_DP << 16) | MUX_PA25G_USB_DP) +#define PORT_PA25G_USB_DP (1ul << 25) +#define PIN_PA23G_USB_SOF_1KHZ 23L /**< \brief USB signal: SOF_1KHZ on PA23 mux G */ +#define MUX_PA23G_USB_SOF_1KHZ 6L +#define PINMUX_PA23G_USB_SOF_1KHZ ((PIN_PA23G_USB_SOF_1KHZ << 16) | MUX_PA23G_USB_SOF_1KHZ) +#define PORT_PA23G_USB_SOF_1KHZ (1ul << 23) +/* ========== PORT definition for SERCOM0 peripheral ========== */ +#define PIN_PA04D_SERCOM0_PAD0 4L /**< \brief SERCOM0 signal: PAD0 on PA04 mux D */ +#define MUX_PA04D_SERCOM0_PAD0 3L +#define PINMUX_PA04D_SERCOM0_PAD0 ((PIN_PA04D_SERCOM0_PAD0 << 16) | MUX_PA04D_SERCOM0_PAD0) +#define PORT_PA04D_SERCOM0_PAD0 (1ul << 4) +#define PIN_PA08C_SERCOM0_PAD0 8L /**< \brief SERCOM0 signal: PAD0 on PA08 mux C */ +#define MUX_PA08C_SERCOM0_PAD0 2L +#define PINMUX_PA08C_SERCOM0_PAD0 ((PIN_PA08C_SERCOM0_PAD0 << 16) | MUX_PA08C_SERCOM0_PAD0) +#define PORT_PA08C_SERCOM0_PAD0 (1ul << 8) +#define PIN_PA05D_SERCOM0_PAD1 5L /**< \brief SERCOM0 signal: PAD1 on PA05 mux D */ +#define MUX_PA05D_SERCOM0_PAD1 3L +#define PINMUX_PA05D_SERCOM0_PAD1 ((PIN_PA05D_SERCOM0_PAD1 << 16) | MUX_PA05D_SERCOM0_PAD1) +#define PORT_PA05D_SERCOM0_PAD1 (1ul << 5) +#define PIN_PA09C_SERCOM0_PAD1 9L /**< \brief SERCOM0 signal: PAD1 on PA09 mux C */ +#define MUX_PA09C_SERCOM0_PAD1 2L +#define PINMUX_PA09C_SERCOM0_PAD1 ((PIN_PA09C_SERCOM0_PAD1 << 16) | MUX_PA09C_SERCOM0_PAD1) +#define PORT_PA09C_SERCOM0_PAD1 (1ul << 9) +#define PIN_PA06D_SERCOM0_PAD2 6L /**< \brief SERCOM0 signal: PAD2 on PA06 mux D */ +#define MUX_PA06D_SERCOM0_PAD2 3L +#define PINMUX_PA06D_SERCOM0_PAD2 ((PIN_PA06D_SERCOM0_PAD2 << 16) | MUX_PA06D_SERCOM0_PAD2) +#define PORT_PA06D_SERCOM0_PAD2 (1ul << 6) +#define PIN_PA10C_SERCOM0_PAD2 10L /**< \brief SERCOM0 signal: PAD2 on PA10 mux C */ +#define MUX_PA10C_SERCOM0_PAD2 2L +#define PINMUX_PA10C_SERCOM0_PAD2 ((PIN_PA10C_SERCOM0_PAD2 << 16) | MUX_PA10C_SERCOM0_PAD2) +#define PORT_PA10C_SERCOM0_PAD2 (1ul << 10) +#define PIN_PA07D_SERCOM0_PAD3 7L /**< \brief SERCOM0 signal: PAD3 on PA07 mux D */ +#define MUX_PA07D_SERCOM0_PAD3 3L +#define PINMUX_PA07D_SERCOM0_PAD3 ((PIN_PA07D_SERCOM0_PAD3 << 16) | MUX_PA07D_SERCOM0_PAD3) +#define PORT_PA07D_SERCOM0_PAD3 (1ul << 7) +#define PIN_PA11C_SERCOM0_PAD3 11L /**< \brief SERCOM0 signal: PAD3 on PA11 mux C */ +#define MUX_PA11C_SERCOM0_PAD3 2L +#define PINMUX_PA11C_SERCOM0_PAD3 ((PIN_PA11C_SERCOM0_PAD3 << 16) | MUX_PA11C_SERCOM0_PAD3) +#define PORT_PA11C_SERCOM0_PAD3 (1ul << 11) +/* ========== PORT definition for SERCOM1 peripheral ========== */ +#define PIN_PA16C_SERCOM1_PAD0 16L /**< \brief SERCOM1 signal: PAD0 on PA16 mux C */ +#define MUX_PA16C_SERCOM1_PAD0 2L +#define PINMUX_PA16C_SERCOM1_PAD0 ((PIN_PA16C_SERCOM1_PAD0 << 16) | MUX_PA16C_SERCOM1_PAD0) +#define PORT_PA16C_SERCOM1_PAD0 (1ul << 16) +#define PIN_PA00D_SERCOM1_PAD0 0L /**< \brief SERCOM1 signal: PAD0 on PA00 mux D */ +#define MUX_PA00D_SERCOM1_PAD0 3L +#define PINMUX_PA00D_SERCOM1_PAD0 ((PIN_PA00D_SERCOM1_PAD0 << 16) | MUX_PA00D_SERCOM1_PAD0) +#define PORT_PA00D_SERCOM1_PAD0 (1ul << 0) +#define PIN_PA17C_SERCOM1_PAD1 17L /**< \brief SERCOM1 signal: PAD1 on PA17 mux C */ +#define MUX_PA17C_SERCOM1_PAD1 2L +#define PINMUX_PA17C_SERCOM1_PAD1 ((PIN_PA17C_SERCOM1_PAD1 << 16) | MUX_PA17C_SERCOM1_PAD1) +#define PORT_PA17C_SERCOM1_PAD1 (1ul << 17) +#define PIN_PA01D_SERCOM1_PAD1 1L /**< \brief SERCOM1 signal: PAD1 on PA01 mux D */ +#define MUX_PA01D_SERCOM1_PAD1 3L +#define PINMUX_PA01D_SERCOM1_PAD1 ((PIN_PA01D_SERCOM1_PAD1 << 16) | MUX_PA01D_SERCOM1_PAD1) +#define PORT_PA01D_SERCOM1_PAD1 (1ul << 1) +#define PIN_PA30D_SERCOM1_PAD2 30L /**< \brief SERCOM1 signal: PAD2 on PA30 mux D */ +#define MUX_PA30D_SERCOM1_PAD2 3L +#define PINMUX_PA30D_SERCOM1_PAD2 ((PIN_PA30D_SERCOM1_PAD2 << 16) | MUX_PA30D_SERCOM1_PAD2) +#define PORT_PA30D_SERCOM1_PAD2 (1ul << 30) +#define PIN_PA18C_SERCOM1_PAD2 18L /**< \brief SERCOM1 signal: PAD2 on PA18 mux C */ +#define MUX_PA18C_SERCOM1_PAD2 2L +#define PINMUX_PA18C_SERCOM1_PAD2 ((PIN_PA18C_SERCOM1_PAD2 << 16) | MUX_PA18C_SERCOM1_PAD2) +#define PORT_PA18C_SERCOM1_PAD2 (1ul << 18) +#define PIN_PA31D_SERCOM1_PAD3 31L /**< \brief SERCOM1 signal: PAD3 on PA31 mux D */ +#define MUX_PA31D_SERCOM1_PAD3 3L +#define PINMUX_PA31D_SERCOM1_PAD3 ((PIN_PA31D_SERCOM1_PAD3 << 16) | MUX_PA31D_SERCOM1_PAD3) +#define PORT_PA31D_SERCOM1_PAD3 (1ul << 31) +#define PIN_PA19C_SERCOM1_PAD3 19L /**< \brief SERCOM1 signal: PAD3 on PA19 mux C */ +#define MUX_PA19C_SERCOM1_PAD3 2L +#define PINMUX_PA19C_SERCOM1_PAD3 ((PIN_PA19C_SERCOM1_PAD3 << 16) | MUX_PA19C_SERCOM1_PAD3) +#define PORT_PA19C_SERCOM1_PAD3 (1ul << 19) +/* ========== PORT definition for SERCOM2 peripheral ========== */ +#define PIN_PA08D_SERCOM2_PAD0 8L /**< \brief SERCOM2 signal: PAD0 on PA08 mux D */ +#define MUX_PA08D_SERCOM2_PAD0 3L +#define PINMUX_PA08D_SERCOM2_PAD0 ((PIN_PA08D_SERCOM2_PAD0 << 16) | MUX_PA08D_SERCOM2_PAD0) +#define PORT_PA08D_SERCOM2_PAD0 (1ul << 8) +#define PIN_PA12C_SERCOM2_PAD0 12L /**< \brief SERCOM2 signal: PAD0 on PA12 mux C */ +#define MUX_PA12C_SERCOM2_PAD0 2L +#define PINMUX_PA12C_SERCOM2_PAD0 ((PIN_PA12C_SERCOM2_PAD0 << 16) | MUX_PA12C_SERCOM2_PAD0) +#define PORT_PA12C_SERCOM2_PAD0 (1ul << 12) +#define PIN_PA09D_SERCOM2_PAD1 9L /**< \brief SERCOM2 signal: PAD1 on PA09 mux D */ +#define MUX_PA09D_SERCOM2_PAD1 3L +#define PINMUX_PA09D_SERCOM2_PAD1 ((PIN_PA09D_SERCOM2_PAD1 << 16) | MUX_PA09D_SERCOM2_PAD1) +#define PORT_PA09D_SERCOM2_PAD1 (1ul << 9) +#define PIN_PA13C_SERCOM2_PAD1 13L /**< \brief SERCOM2 signal: PAD1 on PA13 mux C */ +#define MUX_PA13C_SERCOM2_PAD1 2L +#define PINMUX_PA13C_SERCOM2_PAD1 ((PIN_PA13C_SERCOM2_PAD1 << 16) | MUX_PA13C_SERCOM2_PAD1) +#define PORT_PA13C_SERCOM2_PAD1 (1ul << 13) +#define PIN_PA10D_SERCOM2_PAD2 10L /**< \brief SERCOM2 signal: PAD2 on PA10 mux D */ +#define MUX_PA10D_SERCOM2_PAD2 3L +#define PINMUX_PA10D_SERCOM2_PAD2 ((PIN_PA10D_SERCOM2_PAD2 << 16) | MUX_PA10D_SERCOM2_PAD2) +#define PORT_PA10D_SERCOM2_PAD2 (1ul << 10) +#define PIN_PA14C_SERCOM2_PAD2 14L /**< \brief SERCOM2 signal: PAD2 on PA14 mux C */ +#define MUX_PA14C_SERCOM2_PAD2 2L +#define PINMUX_PA14C_SERCOM2_PAD2 ((PIN_PA14C_SERCOM2_PAD2 << 16) | MUX_PA14C_SERCOM2_PAD2) +#define PORT_PA14C_SERCOM2_PAD2 (1ul << 14) +#define PIN_PA11D_SERCOM2_PAD3 11L /**< \brief SERCOM2 signal: PAD3 on PA11 mux D */ +#define MUX_PA11D_SERCOM2_PAD3 3L +#define PINMUX_PA11D_SERCOM2_PAD3 ((PIN_PA11D_SERCOM2_PAD3 << 16) | MUX_PA11D_SERCOM2_PAD3) +#define PORT_PA11D_SERCOM2_PAD3 (1ul << 11) +#define PIN_PA15C_SERCOM2_PAD3 15L /**< \brief SERCOM2 signal: PAD3 on PA15 mux C */ +#define MUX_PA15C_SERCOM2_PAD3 2L +#define PINMUX_PA15C_SERCOM2_PAD3 ((PIN_PA15C_SERCOM2_PAD3 << 16) | MUX_PA15C_SERCOM2_PAD3) +#define PORT_PA15C_SERCOM2_PAD3 (1ul << 15) +/* ========== PORT definition for SERCOM3 peripheral ========== */ +#define PIN_PA16D_SERCOM3_PAD0 16L /**< \brief SERCOM3 signal: PAD0 on PA16 mux D */ +#define MUX_PA16D_SERCOM3_PAD0 3L +#define PINMUX_PA16D_SERCOM3_PAD0 ((PIN_PA16D_SERCOM3_PAD0 << 16) | MUX_PA16D_SERCOM3_PAD0) +#define PORT_PA16D_SERCOM3_PAD0 (1ul << 16) +#define PIN_PA22C_SERCOM3_PAD0 22L /**< \brief SERCOM3 signal: PAD0 on PA22 mux C */ +#define MUX_PA22C_SERCOM3_PAD0 2L +#define PINMUX_PA22C_SERCOM3_PAD0 ((PIN_PA22C_SERCOM3_PAD0 << 16) | MUX_PA22C_SERCOM3_PAD0) +#define PORT_PA22C_SERCOM3_PAD0 (1ul << 22) +#define PIN_PA17D_SERCOM3_PAD1 17L /**< \brief SERCOM3 signal: PAD1 on PA17 mux D */ +#define MUX_PA17D_SERCOM3_PAD1 3L +#define PINMUX_PA17D_SERCOM3_PAD1 ((PIN_PA17D_SERCOM3_PAD1 << 16) | MUX_PA17D_SERCOM3_PAD1) +#define PORT_PA17D_SERCOM3_PAD1 (1ul << 17) +#define PIN_PA23C_SERCOM3_PAD1 23L /**< \brief SERCOM3 signal: PAD1 on PA23 mux C */ +#define MUX_PA23C_SERCOM3_PAD1 2L +#define PINMUX_PA23C_SERCOM3_PAD1 ((PIN_PA23C_SERCOM3_PAD1 << 16) | MUX_PA23C_SERCOM3_PAD1) +#define PORT_PA23C_SERCOM3_PAD1 (1ul << 23) +#define PIN_PA18D_SERCOM3_PAD2 18L /**< \brief SERCOM3 signal: PAD2 on PA18 mux D */ +#define MUX_PA18D_SERCOM3_PAD2 3L +#define PINMUX_PA18D_SERCOM3_PAD2 ((PIN_PA18D_SERCOM3_PAD2 << 16) | MUX_PA18D_SERCOM3_PAD2) +#define PORT_PA18D_SERCOM3_PAD2 (1ul << 18) +#define PIN_PA20D_SERCOM3_PAD2 20L /**< \brief SERCOM3 signal: PAD2 on PA20 mux D */ +#define MUX_PA20D_SERCOM3_PAD2 3L +#define PINMUX_PA20D_SERCOM3_PAD2 ((PIN_PA20D_SERCOM3_PAD2 << 16) | MUX_PA20D_SERCOM3_PAD2) +#define PORT_PA20D_SERCOM3_PAD2 (1ul << 20) +#define PIN_PA24C_SERCOM3_PAD2 24L /**< \brief SERCOM3 signal: PAD2 on PA24 mux C */ +#define MUX_PA24C_SERCOM3_PAD2 2L +#define PINMUX_PA24C_SERCOM3_PAD2 ((PIN_PA24C_SERCOM3_PAD2 << 16) | MUX_PA24C_SERCOM3_PAD2) +#define PORT_PA24C_SERCOM3_PAD2 (1ul << 24) +#define PIN_PA19D_SERCOM3_PAD3 19L /**< \brief SERCOM3 signal: PAD3 on PA19 mux D */ +#define MUX_PA19D_SERCOM3_PAD3 3L +#define PINMUX_PA19D_SERCOM3_PAD3 ((PIN_PA19D_SERCOM3_PAD3 << 16) | MUX_PA19D_SERCOM3_PAD3) +#define PORT_PA19D_SERCOM3_PAD3 (1ul << 19) +#define PIN_PA21D_SERCOM3_PAD3 21L /**< \brief SERCOM3 signal: PAD3 on PA21 mux D */ +#define MUX_PA21D_SERCOM3_PAD3 3L +#define PINMUX_PA21D_SERCOM3_PAD3 ((PIN_PA21D_SERCOM3_PAD3 << 16) | MUX_PA21D_SERCOM3_PAD3) +#define PORT_PA21D_SERCOM3_PAD3 (1ul << 21) +#define PIN_PA25C_SERCOM3_PAD3 25L /**< \brief SERCOM3 signal: PAD3 on PA25 mux C */ +#define MUX_PA25C_SERCOM3_PAD3 2L +#define PINMUX_PA25C_SERCOM3_PAD3 ((PIN_PA25C_SERCOM3_PAD3 << 16) | MUX_PA25C_SERCOM3_PAD3) +#define PORT_PA25C_SERCOM3_PAD3 (1ul << 25) +/* ========== PORT definition for SERCOM4 peripheral ========== */ +#define PIN_PA12D_SERCOM4_PAD0 12L /**< \brief SERCOM4 signal: PAD0 on PA12 mux D */ +#define MUX_PA12D_SERCOM4_PAD0 3L +#define PINMUX_PA12D_SERCOM4_PAD0 ((PIN_PA12D_SERCOM4_PAD0 << 16) | MUX_PA12D_SERCOM4_PAD0) +#define PORT_PA12D_SERCOM4_PAD0 (1ul << 12) +#define PIN_PB08D_SERCOM4_PAD0 40L /**< \brief SERCOM4 signal: PAD0 on PB08 mux D */ +#define MUX_PB08D_SERCOM4_PAD0 3L +#define PINMUX_PB08D_SERCOM4_PAD0 ((PIN_PB08D_SERCOM4_PAD0 << 16) | MUX_PB08D_SERCOM4_PAD0) +#define PORT_PB08D_SERCOM4_PAD0 (1ul << 8) +#define PIN_PB12C_SERCOM4_PAD0 44L /**< \brief SERCOM4 signal: PAD0 on PB12 mux C */ +#define MUX_PB12C_SERCOM4_PAD0 2L +#define PINMUX_PB12C_SERCOM4_PAD0 ((PIN_PB12C_SERCOM4_PAD0 << 16) | MUX_PB12C_SERCOM4_PAD0) +#define PORT_PB12C_SERCOM4_PAD0 (1ul << 12) +#define PIN_PA13D_SERCOM4_PAD1 13L /**< \brief SERCOM4 signal: PAD1 on PA13 mux D */ +#define MUX_PA13D_SERCOM4_PAD1 3L +#define PINMUX_PA13D_SERCOM4_PAD1 ((PIN_PA13D_SERCOM4_PAD1 << 16) | MUX_PA13D_SERCOM4_PAD1) +#define PORT_PA13D_SERCOM4_PAD1 (1ul << 13) +#define PIN_PB09D_SERCOM4_PAD1 41L /**< \brief SERCOM4 signal: PAD1 on PB09 mux D */ +#define MUX_PB09D_SERCOM4_PAD1 3L +#define PINMUX_PB09D_SERCOM4_PAD1 ((PIN_PB09D_SERCOM4_PAD1 << 16) | MUX_PB09D_SERCOM4_PAD1) +#define PORT_PB09D_SERCOM4_PAD1 (1ul << 9) +#define PIN_PB13C_SERCOM4_PAD1 45L /**< \brief SERCOM4 signal: PAD1 on PB13 mux C */ +#define MUX_PB13C_SERCOM4_PAD1 2L +#define PINMUX_PB13C_SERCOM4_PAD1 ((PIN_PB13C_SERCOM4_PAD1 << 16) | MUX_PB13C_SERCOM4_PAD1) +#define PORT_PB13C_SERCOM4_PAD1 (1ul << 13) +#define PIN_PA14D_SERCOM4_PAD2 14L /**< \brief SERCOM4 signal: PAD2 on PA14 mux D */ +#define MUX_PA14D_SERCOM4_PAD2 3L +#define PINMUX_PA14D_SERCOM4_PAD2 ((PIN_PA14D_SERCOM4_PAD2 << 16) | MUX_PA14D_SERCOM4_PAD2) +#define PORT_PA14D_SERCOM4_PAD2 (1ul << 14) +#define PIN_PB10D_SERCOM4_PAD2 42L /**< \brief SERCOM4 signal: PAD2 on PB10 mux D */ +#define MUX_PB10D_SERCOM4_PAD2 3L +#define PINMUX_PB10D_SERCOM4_PAD2 ((PIN_PB10D_SERCOM4_PAD2 << 16) | MUX_PB10D_SERCOM4_PAD2) +#define PORT_PB10D_SERCOM4_PAD2 (1ul << 10) +#define PIN_PB14C_SERCOM4_PAD2 46L /**< \brief SERCOM4 signal: PAD2 on PB14 mux C */ +#define MUX_PB14C_SERCOM4_PAD2 2L +#define PINMUX_PB14C_SERCOM4_PAD2 ((PIN_PB14C_SERCOM4_PAD2 << 16) | MUX_PB14C_SERCOM4_PAD2) +#define PORT_PB14C_SERCOM4_PAD2 (1ul << 14) +#define PIN_PA15D_SERCOM4_PAD3 15L /**< \brief SERCOM4 signal: PAD3 on PA15 mux D */ +#define MUX_PA15D_SERCOM4_PAD3 3L +#define PINMUX_PA15D_SERCOM4_PAD3 ((PIN_PA15D_SERCOM4_PAD3 << 16) | MUX_PA15D_SERCOM4_PAD3) +#define PORT_PA15D_SERCOM4_PAD3 (1ul << 15) +#define PIN_PB11D_SERCOM4_PAD3 43L /**< \brief SERCOM4 signal: PAD3 on PB11 mux D */ +#define MUX_PB11D_SERCOM4_PAD3 3L +#define PINMUX_PB11D_SERCOM4_PAD3 ((PIN_PB11D_SERCOM4_PAD3 << 16) | MUX_PB11D_SERCOM4_PAD3) +#define PORT_PB11D_SERCOM4_PAD3 (1ul << 11) +#define PIN_PB15C_SERCOM4_PAD3 47L /**< \brief SERCOM4 signal: PAD3 on PB15 mux C */ +#define MUX_PB15C_SERCOM4_PAD3 2L +#define PINMUX_PB15C_SERCOM4_PAD3 ((PIN_PB15C_SERCOM4_PAD3 << 16) | MUX_PB15C_SERCOM4_PAD3) +#define PORT_PB15C_SERCOM4_PAD3 (1ul << 15) +/* ========== PORT definition for SERCOM5 peripheral ========== */ +#define PIN_PB16C_SERCOM5_PAD0 48L /**< \brief SERCOM5 signal: PAD0 on PB16 mux C */ +#define MUX_PB16C_SERCOM5_PAD0 2L +#define PINMUX_PB16C_SERCOM5_PAD0 ((PIN_PB16C_SERCOM5_PAD0 << 16) | MUX_PB16C_SERCOM5_PAD0) +#define PORT_PB16C_SERCOM5_PAD0 (1ul << 16) +#define PIN_PA22D_SERCOM5_PAD0 22L /**< \brief SERCOM5 signal: PAD0 on PA22 mux D */ +#define MUX_PA22D_SERCOM5_PAD0 3L +#define PINMUX_PA22D_SERCOM5_PAD0 ((PIN_PA22D_SERCOM5_PAD0 << 16) | MUX_PA22D_SERCOM5_PAD0) +#define PORT_PA22D_SERCOM5_PAD0 (1ul << 22) +#define PIN_PB02D_SERCOM5_PAD0 34L /**< \brief SERCOM5 signal: PAD0 on PB02 mux D */ +#define MUX_PB02D_SERCOM5_PAD0 3L +#define PINMUX_PB02D_SERCOM5_PAD0 ((PIN_PB02D_SERCOM5_PAD0 << 16) | MUX_PB02D_SERCOM5_PAD0) +#define PORT_PB02D_SERCOM5_PAD0 (1ul << 2) +#define PIN_PB30D_SERCOM5_PAD0 62L /**< \brief SERCOM5 signal: PAD0 on PB30 mux D */ +#define MUX_PB30D_SERCOM5_PAD0 3L +#define PINMUX_PB30D_SERCOM5_PAD0 ((PIN_PB30D_SERCOM5_PAD0 << 16) | MUX_PB30D_SERCOM5_PAD0) +#define PORT_PB30D_SERCOM5_PAD0 (1ul << 30) +#define PIN_PB17C_SERCOM5_PAD1 49L /**< \brief SERCOM5 signal: PAD1 on PB17 mux C */ +#define MUX_PB17C_SERCOM5_PAD1 2L +#define PINMUX_PB17C_SERCOM5_PAD1 ((PIN_PB17C_SERCOM5_PAD1 << 16) | MUX_PB17C_SERCOM5_PAD1) +#define PORT_PB17C_SERCOM5_PAD1 (1ul << 17) +#define PIN_PA23D_SERCOM5_PAD1 23L /**< \brief SERCOM5 signal: PAD1 on PA23 mux D */ +#define MUX_PA23D_SERCOM5_PAD1 3L +#define PINMUX_PA23D_SERCOM5_PAD1 ((PIN_PA23D_SERCOM5_PAD1 << 16) | MUX_PA23D_SERCOM5_PAD1) +#define PORT_PA23D_SERCOM5_PAD1 (1ul << 23) +#define PIN_PB03D_SERCOM5_PAD1 35L /**< \brief SERCOM5 signal: PAD1 on PB03 mux D */ +#define MUX_PB03D_SERCOM5_PAD1 3L +#define PINMUX_PB03D_SERCOM5_PAD1 ((PIN_PB03D_SERCOM5_PAD1 << 16) | MUX_PB03D_SERCOM5_PAD1) +#define PORT_PB03D_SERCOM5_PAD1 (1ul << 3) +#define PIN_PB31D_SERCOM5_PAD1 63L /**< \brief SERCOM5 signal: PAD1 on PB31 mux D */ +#define MUX_PB31D_SERCOM5_PAD1 3L +#define PINMUX_PB31D_SERCOM5_PAD1 ((PIN_PB31D_SERCOM5_PAD1 << 16) | MUX_PB31D_SERCOM5_PAD1) +#define PORT_PB31D_SERCOM5_PAD1 (1ul << 31) +#define PIN_PA24D_SERCOM5_PAD2 24L /**< \brief SERCOM5 signal: PAD2 on PA24 mux D */ +#define MUX_PA24D_SERCOM5_PAD2 3L +#define PINMUX_PA24D_SERCOM5_PAD2 ((PIN_PA24D_SERCOM5_PAD2 << 16) | MUX_PA24D_SERCOM5_PAD2) +#define PORT_PA24D_SERCOM5_PAD2 (1ul << 24) +#define PIN_PB00D_SERCOM5_PAD2 32L /**< \brief SERCOM5 signal: PAD2 on PB00 mux D */ +#define MUX_PB00D_SERCOM5_PAD2 3L +#define PINMUX_PB00D_SERCOM5_PAD2 ((PIN_PB00D_SERCOM5_PAD2 << 16) | MUX_PB00D_SERCOM5_PAD2) +#define PORT_PB00D_SERCOM5_PAD2 (1ul << 0) +#define PIN_PB22D_SERCOM5_PAD2 54L /**< \brief SERCOM5 signal: PAD2 on PB22 mux D */ +#define MUX_PB22D_SERCOM5_PAD2 3L +#define PINMUX_PB22D_SERCOM5_PAD2 ((PIN_PB22D_SERCOM5_PAD2 << 16) | MUX_PB22D_SERCOM5_PAD2) +#define PORT_PB22D_SERCOM5_PAD2 (1ul << 22) +#define PIN_PA20C_SERCOM5_PAD2 20L /**< \brief SERCOM5 signal: PAD2 on PA20 mux C */ +#define MUX_PA20C_SERCOM5_PAD2 2L +#define PINMUX_PA20C_SERCOM5_PAD2 ((PIN_PA20C_SERCOM5_PAD2 << 16) | MUX_PA20C_SERCOM5_PAD2) +#define PORT_PA20C_SERCOM5_PAD2 (1ul << 20) +#define PIN_PA25D_SERCOM5_PAD3 25L /**< \brief SERCOM5 signal: PAD3 on PA25 mux D */ +#define MUX_PA25D_SERCOM5_PAD3 3L +#define PINMUX_PA25D_SERCOM5_PAD3 ((PIN_PA25D_SERCOM5_PAD3 << 16) | MUX_PA25D_SERCOM5_PAD3) +#define PORT_PA25D_SERCOM5_PAD3 (1ul << 25) +#define PIN_PB01D_SERCOM5_PAD3 33L /**< \brief SERCOM5 signal: PAD3 on PB01 mux D */ +#define MUX_PB01D_SERCOM5_PAD3 3L +#define PINMUX_PB01D_SERCOM5_PAD3 ((PIN_PB01D_SERCOM5_PAD3 << 16) | MUX_PB01D_SERCOM5_PAD3) +#define PORT_PB01D_SERCOM5_PAD3 (1ul << 1) +#define PIN_PB23D_SERCOM5_PAD3 55L /**< \brief SERCOM5 signal: PAD3 on PB23 mux D */ +#define MUX_PB23D_SERCOM5_PAD3 3L +#define PINMUX_PB23D_SERCOM5_PAD3 ((PIN_PB23D_SERCOM5_PAD3 << 16) | MUX_PB23D_SERCOM5_PAD3) +#define PORT_PB23D_SERCOM5_PAD3 (1ul << 23) +#define PIN_PA21C_SERCOM5_PAD3 21L /**< \brief SERCOM5 signal: PAD3 on PA21 mux C */ +#define MUX_PA21C_SERCOM5_PAD3 2L +#define PINMUX_PA21C_SERCOM5_PAD3 ((PIN_PA21C_SERCOM5_PAD3 << 16) | MUX_PA21C_SERCOM5_PAD3) +#define PORT_PA21C_SERCOM5_PAD3 (1ul << 21) +/* ========== PORT definition for TCC0 peripheral ========== */ +#define PIN_PA04E_TCC0_WO0 4L /**< \brief TCC0 signal: WO0 on PA04 mux E */ +#define MUX_PA04E_TCC0_WO0 4L +#define PINMUX_PA04E_TCC0_WO0 ((PIN_PA04E_TCC0_WO0 << 16) | MUX_PA04E_TCC0_WO0) +#define PORT_PA04E_TCC0_WO0 (1ul << 4) +#define PIN_PA08E_TCC0_WO0 8L /**< \brief TCC0 signal: WO0 on PA08 mux E */ +#define MUX_PA08E_TCC0_WO0 4L +#define PINMUX_PA08E_TCC0_WO0 ((PIN_PA08E_TCC0_WO0 << 16) | MUX_PA08E_TCC0_WO0) +#define PORT_PA08E_TCC0_WO0 (1ul << 8) +#define PIN_PB30E_TCC0_WO0 62L /**< \brief TCC0 signal: WO0 on PB30 mux E */ +#define MUX_PB30E_TCC0_WO0 4L +#define PINMUX_PB30E_TCC0_WO0 ((PIN_PB30E_TCC0_WO0 << 16) | MUX_PB30E_TCC0_WO0) +#define PORT_PB30E_TCC0_WO0 (1ul << 30) +#define PIN_PA05E_TCC0_WO1 5L /**< \brief TCC0 signal: WO1 on PA05 mux E */ +#define MUX_PA05E_TCC0_WO1 4L +#define PINMUX_PA05E_TCC0_WO1 ((PIN_PA05E_TCC0_WO1 << 16) | MUX_PA05E_TCC0_WO1) +#define PORT_PA05E_TCC0_WO1 (1ul << 5) +#define PIN_PA09E_TCC0_WO1 9L /**< \brief TCC0 signal: WO1 on PA09 mux E */ +#define MUX_PA09E_TCC0_WO1 4L +#define PINMUX_PA09E_TCC0_WO1 ((PIN_PA09E_TCC0_WO1 << 16) | MUX_PA09E_TCC0_WO1) +#define PORT_PA09E_TCC0_WO1 (1ul << 9) +#define PIN_PB31E_TCC0_WO1 63L /**< \brief TCC0 signal: WO1 on PB31 mux E */ +#define MUX_PB31E_TCC0_WO1 4L +#define PINMUX_PB31E_TCC0_WO1 ((PIN_PB31E_TCC0_WO1 << 16) | MUX_PB31E_TCC0_WO1) +#define PORT_PB31E_TCC0_WO1 (1ul << 31) +#define PIN_PA10F_TCC0_WO2 10L /**< \brief TCC0 signal: WO2 on PA10 mux F */ +#define MUX_PA10F_TCC0_WO2 5L +#define PINMUX_PA10F_TCC0_WO2 ((PIN_PA10F_TCC0_WO2 << 16) | MUX_PA10F_TCC0_WO2) +#define PORT_PA10F_TCC0_WO2 (1ul << 10) +#define PIN_PA18F_TCC0_WO2 18L /**< \brief TCC0 signal: WO2 on PA18 mux F */ +#define MUX_PA18F_TCC0_WO2 5L +#define PINMUX_PA18F_TCC0_WO2 ((PIN_PA18F_TCC0_WO2 << 16) | MUX_PA18F_TCC0_WO2) +#define PORT_PA18F_TCC0_WO2 (1ul << 18) +#define PIN_PA11F_TCC0_WO3 11L /**< \brief TCC0 signal: WO3 on PA11 mux F */ +#define MUX_PA11F_TCC0_WO3 5L +#define PINMUX_PA11F_TCC0_WO3 ((PIN_PA11F_TCC0_WO3 << 16) | MUX_PA11F_TCC0_WO3) +#define PORT_PA11F_TCC0_WO3 (1ul << 11) +#define PIN_PA19F_TCC0_WO3 19L /**< \brief TCC0 signal: WO3 on PA19 mux F */ +#define MUX_PA19F_TCC0_WO3 5L +#define PINMUX_PA19F_TCC0_WO3 ((PIN_PA19F_TCC0_WO3 << 16) | MUX_PA19F_TCC0_WO3) +#define PORT_PA19F_TCC0_WO3 (1ul << 19) +#define PIN_PA14F_TCC0_WO4 14L /**< \brief TCC0 signal: WO4 on PA14 mux F */ +#define MUX_PA14F_TCC0_WO4 5L +#define PINMUX_PA14F_TCC0_WO4 ((PIN_PA14F_TCC0_WO4 << 16) | MUX_PA14F_TCC0_WO4) +#define PORT_PA14F_TCC0_WO4 (1ul << 14) +#define PIN_PA22F_TCC0_WO4 22L /**< \brief TCC0 signal: WO4 on PA22 mux F */ +#define MUX_PA22F_TCC0_WO4 5L +#define PINMUX_PA22F_TCC0_WO4 ((PIN_PA22F_TCC0_WO4 << 16) | MUX_PA22F_TCC0_WO4) +#define PORT_PA22F_TCC0_WO4 (1ul << 22) +#define PIN_PB10F_TCC0_WO4 42L /**< \brief TCC0 signal: WO4 on PB10 mux F */ +#define MUX_PB10F_TCC0_WO4 5L +#define PINMUX_PB10F_TCC0_WO4 ((PIN_PB10F_TCC0_WO4 << 16) | MUX_PB10F_TCC0_WO4) +#define PORT_PB10F_TCC0_WO4 (1ul << 10) +#define PIN_PB16F_TCC0_WO4 48L /**< \brief TCC0 signal: WO4 on PB16 mux F */ +#define MUX_PB16F_TCC0_WO4 5L +#define PINMUX_PB16F_TCC0_WO4 ((PIN_PB16F_TCC0_WO4 << 16) | MUX_PB16F_TCC0_WO4) +#define PORT_PB16F_TCC0_WO4 (1ul << 16) +#define PIN_PA15F_TCC0_WO5 15L /**< \brief TCC0 signal: WO5 on PA15 mux F */ +#define MUX_PA15F_TCC0_WO5 5L +#define PINMUX_PA15F_TCC0_WO5 ((PIN_PA15F_TCC0_WO5 << 16) | MUX_PA15F_TCC0_WO5) +#define PORT_PA15F_TCC0_WO5 (1ul << 15) +#define PIN_PA23F_TCC0_WO5 23L /**< \brief TCC0 signal: WO5 on PA23 mux F */ +#define MUX_PA23F_TCC0_WO5 5L +#define PINMUX_PA23F_TCC0_WO5 ((PIN_PA23F_TCC0_WO5 << 16) | MUX_PA23F_TCC0_WO5) +#define PORT_PA23F_TCC0_WO5 (1ul << 23) +#define PIN_PB11F_TCC0_WO5 43L /**< \brief TCC0 signal: WO5 on PB11 mux F */ +#define MUX_PB11F_TCC0_WO5 5L +#define PINMUX_PB11F_TCC0_WO5 ((PIN_PB11F_TCC0_WO5 << 16) | MUX_PB11F_TCC0_WO5) +#define PORT_PB11F_TCC0_WO5 (1ul << 11) +#define PIN_PB17F_TCC0_WO5 49L /**< \brief TCC0 signal: WO5 on PB17 mux F */ +#define MUX_PB17F_TCC0_WO5 5L +#define PINMUX_PB17F_TCC0_WO5 ((PIN_PB17F_TCC0_WO5 << 16) | MUX_PB17F_TCC0_WO5) +#define PORT_PB17F_TCC0_WO5 (1ul << 17) +#define PIN_PA12F_TCC0_WO6 12L /**< \brief TCC0 signal: WO6 on PA12 mux F */ +#define MUX_PA12F_TCC0_WO6 5L +#define PINMUX_PA12F_TCC0_WO6 ((PIN_PA12F_TCC0_WO6 << 16) | MUX_PA12F_TCC0_WO6) +#define PORT_PA12F_TCC0_WO6 (1ul << 12) +#define PIN_PA20F_TCC0_WO6 20L /**< \brief TCC0 signal: WO6 on PA20 mux F */ +#define MUX_PA20F_TCC0_WO6 5L +#define PINMUX_PA20F_TCC0_WO6 ((PIN_PA20F_TCC0_WO6 << 16) | MUX_PA20F_TCC0_WO6) +#define PORT_PA20F_TCC0_WO6 (1ul << 20) +#define PIN_PB12F_TCC0_WO6 44L /**< \brief TCC0 signal: WO6 on PB12 mux F */ +#define MUX_PB12F_TCC0_WO6 5L +#define PINMUX_PB12F_TCC0_WO6 ((PIN_PB12F_TCC0_WO6 << 16) | MUX_PB12F_TCC0_WO6) +#define PORT_PB12F_TCC0_WO6 (1ul << 12) +#define PIN_PA16F_TCC0_WO6 16L /**< \brief TCC0 signal: WO6 on PA16 mux F */ +#define MUX_PA16F_TCC0_WO6 5L +#define PINMUX_PA16F_TCC0_WO6 ((PIN_PA16F_TCC0_WO6 << 16) | MUX_PA16F_TCC0_WO6) +#define PORT_PA16F_TCC0_WO6 (1ul << 16) +#define PIN_PA13F_TCC0_WO7 13L /**< \brief TCC0 signal: WO7 on PA13 mux F */ +#define MUX_PA13F_TCC0_WO7 5L +#define PINMUX_PA13F_TCC0_WO7 ((PIN_PA13F_TCC0_WO7 << 16) | MUX_PA13F_TCC0_WO7) +#define PORT_PA13F_TCC0_WO7 (1ul << 13) +#define PIN_PA21F_TCC0_WO7 21L /**< \brief TCC0 signal: WO7 on PA21 mux F */ +#define MUX_PA21F_TCC0_WO7 5L +#define PINMUX_PA21F_TCC0_WO7 ((PIN_PA21F_TCC0_WO7 << 16) | MUX_PA21F_TCC0_WO7) +#define PORT_PA21F_TCC0_WO7 (1ul << 21) +#define PIN_PB13F_TCC0_WO7 45L /**< \brief TCC0 signal: WO7 on PB13 mux F */ +#define MUX_PB13F_TCC0_WO7 5L +#define PINMUX_PB13F_TCC0_WO7 ((PIN_PB13F_TCC0_WO7 << 16) | MUX_PB13F_TCC0_WO7) +#define PORT_PB13F_TCC0_WO7 (1ul << 13) +#define PIN_PA17F_TCC0_WO7 17L /**< \brief TCC0 signal: WO7 on PA17 mux F */ +#define MUX_PA17F_TCC0_WO7 5L +#define PINMUX_PA17F_TCC0_WO7 ((PIN_PA17F_TCC0_WO7 << 16) | MUX_PA17F_TCC0_WO7) +#define PORT_PA17F_TCC0_WO7 (1ul << 17) +/* ========== PORT definition for TCC1 peripheral ========== */ +#define PIN_PA06E_TCC1_WO0 6L /**< \brief TCC1 signal: WO0 on PA06 mux E */ +#define MUX_PA06E_TCC1_WO0 4L +#define PINMUX_PA06E_TCC1_WO0 ((PIN_PA06E_TCC1_WO0 << 16) | MUX_PA06E_TCC1_WO0) +#define PORT_PA06E_TCC1_WO0 (1ul << 6) +#define PIN_PA10E_TCC1_WO0 10L /**< \brief TCC1 signal: WO0 on PA10 mux E */ +#define MUX_PA10E_TCC1_WO0 4L +#define PINMUX_PA10E_TCC1_WO0 ((PIN_PA10E_TCC1_WO0 << 16) | MUX_PA10E_TCC1_WO0) +#define PORT_PA10E_TCC1_WO0 (1ul << 10) +#define PIN_PA30E_TCC1_WO0 30L /**< \brief TCC1 signal: WO0 on PA30 mux E */ +#define MUX_PA30E_TCC1_WO0 4L +#define PINMUX_PA30E_TCC1_WO0 ((PIN_PA30E_TCC1_WO0 << 16) | MUX_PA30E_TCC1_WO0) +#define PORT_PA30E_TCC1_WO0 (1ul << 30) +#define PIN_PA07E_TCC1_WO1 7L /**< \brief TCC1 signal: WO1 on PA07 mux E */ +#define MUX_PA07E_TCC1_WO1 4L +#define PINMUX_PA07E_TCC1_WO1 ((PIN_PA07E_TCC1_WO1 << 16) | MUX_PA07E_TCC1_WO1) +#define PORT_PA07E_TCC1_WO1 (1ul << 7) +#define PIN_PA11E_TCC1_WO1 11L /**< \brief TCC1 signal: WO1 on PA11 mux E */ +#define MUX_PA11E_TCC1_WO1 4L +#define PINMUX_PA11E_TCC1_WO1 ((PIN_PA11E_TCC1_WO1 << 16) | MUX_PA11E_TCC1_WO1) +#define PORT_PA11E_TCC1_WO1 (1ul << 11) +#define PIN_PA31E_TCC1_WO1 31L /**< \brief TCC1 signal: WO1 on PA31 mux E */ +#define MUX_PA31E_TCC1_WO1 4L +#define PINMUX_PA31E_TCC1_WO1 ((PIN_PA31E_TCC1_WO1 << 16) | MUX_PA31E_TCC1_WO1) +#define PORT_PA31E_TCC1_WO1 (1ul << 31) +#define PIN_PA08F_TCC1_WO2 8L /**< \brief TCC1 signal: WO2 on PA08 mux F */ +#define MUX_PA08F_TCC1_WO2 5L +#define PINMUX_PA08F_TCC1_WO2 ((PIN_PA08F_TCC1_WO2 << 16) | MUX_PA08F_TCC1_WO2) +#define PORT_PA08F_TCC1_WO2 (1ul << 8) +#define PIN_PA24F_TCC1_WO2 24L /**< \brief TCC1 signal: WO2 on PA24 mux F */ +#define MUX_PA24F_TCC1_WO2 5L +#define PINMUX_PA24F_TCC1_WO2 ((PIN_PA24F_TCC1_WO2 << 16) | MUX_PA24F_TCC1_WO2) +#define PORT_PA24F_TCC1_WO2 (1ul << 24) +#define PIN_PB30F_TCC1_WO2 62L /**< \brief TCC1 signal: WO2 on PB30 mux F */ +#define MUX_PB30F_TCC1_WO2 5L +#define PINMUX_PB30F_TCC1_WO2 ((PIN_PB30F_TCC1_WO2 << 16) | MUX_PB30F_TCC1_WO2) +#define PORT_PB30F_TCC1_WO2 (1ul << 30) +#define PIN_PA09F_TCC1_WO3 9L /**< \brief TCC1 signal: WO3 on PA09 mux F */ +#define MUX_PA09F_TCC1_WO3 5L +#define PINMUX_PA09F_TCC1_WO3 ((PIN_PA09F_TCC1_WO3 << 16) | MUX_PA09F_TCC1_WO3) +#define PORT_PA09F_TCC1_WO3 (1ul << 9) +#define PIN_PA25F_TCC1_WO3 25L /**< \brief TCC1 signal: WO3 on PA25 mux F */ +#define MUX_PA25F_TCC1_WO3 5L +#define PINMUX_PA25F_TCC1_WO3 ((PIN_PA25F_TCC1_WO3 << 16) | MUX_PA25F_TCC1_WO3) +#define PORT_PA25F_TCC1_WO3 (1ul << 25) +#define PIN_PB31F_TCC1_WO3 63L /**< \brief TCC1 signal: WO3 on PB31 mux F */ +#define MUX_PB31F_TCC1_WO3 5L +#define PINMUX_PB31F_TCC1_WO3 ((PIN_PB31F_TCC1_WO3 << 16) | MUX_PB31F_TCC1_WO3) +#define PORT_PB31F_TCC1_WO3 (1ul << 31) +/* ========== PORT definition for TCC2 peripheral ========== */ +#define PIN_PA12E_TCC2_WO0 12L /**< \brief TCC2 signal: WO0 on PA12 mux E */ +#define MUX_PA12E_TCC2_WO0 4L +#define PINMUX_PA12E_TCC2_WO0 ((PIN_PA12E_TCC2_WO0 << 16) | MUX_PA12E_TCC2_WO0) +#define PORT_PA12E_TCC2_WO0 (1ul << 12) +#define PIN_PA16E_TCC2_WO0 16L /**< \brief TCC2 signal: WO0 on PA16 mux E */ +#define MUX_PA16E_TCC2_WO0 4L +#define PINMUX_PA16E_TCC2_WO0 ((PIN_PA16E_TCC2_WO0 << 16) | MUX_PA16E_TCC2_WO0) +#define PORT_PA16E_TCC2_WO0 (1ul << 16) +#define PIN_PA00E_TCC2_WO0 0L /**< \brief TCC2 signal: WO0 on PA00 mux E */ +#define MUX_PA00E_TCC2_WO0 4L +#define PINMUX_PA00E_TCC2_WO0 ((PIN_PA00E_TCC2_WO0 << 16) | MUX_PA00E_TCC2_WO0) +#define PORT_PA00E_TCC2_WO0 (1ul << 0) +#define PIN_PA13E_TCC2_WO1 13L /**< \brief TCC2 signal: WO1 on PA13 mux E */ +#define MUX_PA13E_TCC2_WO1 4L +#define PINMUX_PA13E_TCC2_WO1 ((PIN_PA13E_TCC2_WO1 << 16) | MUX_PA13E_TCC2_WO1) +#define PORT_PA13E_TCC2_WO1 (1ul << 13) +#define PIN_PA17E_TCC2_WO1 17L /**< \brief TCC2 signal: WO1 on PA17 mux E */ +#define MUX_PA17E_TCC2_WO1 4L +#define PINMUX_PA17E_TCC2_WO1 ((PIN_PA17E_TCC2_WO1 << 16) | MUX_PA17E_TCC2_WO1) +#define PORT_PA17E_TCC2_WO1 (1ul << 17) +#define PIN_PA01E_TCC2_WO1 1L /**< \brief TCC2 signal: WO1 on PA01 mux E */ +#define MUX_PA01E_TCC2_WO1 4L +#define PINMUX_PA01E_TCC2_WO1 ((PIN_PA01E_TCC2_WO1 << 16) | MUX_PA01E_TCC2_WO1) +#define PORT_PA01E_TCC2_WO1 (1ul << 1) +/* ========== PORT definition for TC3 peripheral ========== */ +#define PIN_PA18E_TC3_WO0 18L /**< \brief TC3 signal: WO0 on PA18 mux E */ +#define MUX_PA18E_TC3_WO0 4L +#define PINMUX_PA18E_TC3_WO0 ((PIN_PA18E_TC3_WO0 << 16) | MUX_PA18E_TC3_WO0) +#define PORT_PA18E_TC3_WO0 (1ul << 18) +#define PIN_PA14E_TC3_WO0 14L /**< \brief TC3 signal: WO0 on PA14 mux E */ +#define MUX_PA14E_TC3_WO0 4L +#define PINMUX_PA14E_TC3_WO0 ((PIN_PA14E_TC3_WO0 << 16) | MUX_PA14E_TC3_WO0) +#define PORT_PA14E_TC3_WO0 (1ul << 14) +#define PIN_PA19E_TC3_WO1 19L /**< \brief TC3 signal: WO1 on PA19 mux E */ +#define MUX_PA19E_TC3_WO1 4L +#define PINMUX_PA19E_TC3_WO1 ((PIN_PA19E_TC3_WO1 << 16) | MUX_PA19E_TC3_WO1) +#define PORT_PA19E_TC3_WO1 (1ul << 19) +#define PIN_PA15E_TC3_WO1 15L /**< \brief TC3 signal: WO1 on PA15 mux E */ +#define MUX_PA15E_TC3_WO1 4L +#define PINMUX_PA15E_TC3_WO1 ((PIN_PA15E_TC3_WO1 << 16) | MUX_PA15E_TC3_WO1) +#define PORT_PA15E_TC3_WO1 (1ul << 15) +/* ========== PORT definition for TC4 peripheral ========== */ +#define PIN_PA22E_TC4_WO0 22L /**< \brief TC4 signal: WO0 on PA22 mux E */ +#define MUX_PA22E_TC4_WO0 4L +#define PINMUX_PA22E_TC4_WO0 ((PIN_PA22E_TC4_WO0 << 16) | MUX_PA22E_TC4_WO0) +#define PORT_PA22E_TC4_WO0 (1ul << 22) +#define PIN_PB08E_TC4_WO0 40L /**< \brief TC4 signal: WO0 on PB08 mux E */ +#define MUX_PB08E_TC4_WO0 4L +#define PINMUX_PB08E_TC4_WO0 ((PIN_PB08E_TC4_WO0 << 16) | MUX_PB08E_TC4_WO0) +#define PORT_PB08E_TC4_WO0 (1ul << 8) +#define PIN_PB12E_TC4_WO0 44L /**< \brief TC4 signal: WO0 on PB12 mux E */ +#define MUX_PB12E_TC4_WO0 4L +#define PINMUX_PB12E_TC4_WO0 ((PIN_PB12E_TC4_WO0 << 16) | MUX_PB12E_TC4_WO0) +#define PORT_PB12E_TC4_WO0 (1ul << 12) +#define PIN_PA23E_TC4_WO1 23L /**< \brief TC4 signal: WO1 on PA23 mux E */ +#define MUX_PA23E_TC4_WO1 4L +#define PINMUX_PA23E_TC4_WO1 ((PIN_PA23E_TC4_WO1 << 16) | MUX_PA23E_TC4_WO1) +#define PORT_PA23E_TC4_WO1 (1ul << 23) +#define PIN_PB09E_TC4_WO1 41L /**< \brief TC4 signal: WO1 on PB09 mux E */ +#define MUX_PB09E_TC4_WO1 4L +#define PINMUX_PB09E_TC4_WO1 ((PIN_PB09E_TC4_WO1 << 16) | MUX_PB09E_TC4_WO1) +#define PORT_PB09E_TC4_WO1 (1ul << 9) +#define PIN_PB13E_TC4_WO1 45L /**< \brief TC4 signal: WO1 on PB13 mux E */ +#define MUX_PB13E_TC4_WO1 4L +#define PINMUX_PB13E_TC4_WO1 ((PIN_PB13E_TC4_WO1 << 16) | MUX_PB13E_TC4_WO1) +#define PORT_PB13E_TC4_WO1 (1ul << 13) +/* ========== PORT definition for TC5 peripheral ========== */ +#define PIN_PA24E_TC5_WO0 24L /**< \brief TC5 signal: WO0 on PA24 mux E */ +#define MUX_PA24E_TC5_WO0 4L +#define PINMUX_PA24E_TC5_WO0 ((PIN_PA24E_TC5_WO0 << 16) | MUX_PA24E_TC5_WO0) +#define PORT_PA24E_TC5_WO0 (1ul << 24) +#define PIN_PB10E_TC5_WO0 42L /**< \brief TC5 signal: WO0 on PB10 mux E */ +#define MUX_PB10E_TC5_WO0 4L +#define PINMUX_PB10E_TC5_WO0 ((PIN_PB10E_TC5_WO0 << 16) | MUX_PB10E_TC5_WO0) +#define PORT_PB10E_TC5_WO0 (1ul << 10) +#define PIN_PB14E_TC5_WO0 46L /**< \brief TC5 signal: WO0 on PB14 mux E */ +#define MUX_PB14E_TC5_WO0 4L +#define PINMUX_PB14E_TC5_WO0 ((PIN_PB14E_TC5_WO0 << 16) | MUX_PB14E_TC5_WO0) +#define PORT_PB14E_TC5_WO0 (1ul << 14) +#define PIN_PA25E_TC5_WO1 25L /**< \brief TC5 signal: WO1 on PA25 mux E */ +#define MUX_PA25E_TC5_WO1 4L +#define PINMUX_PA25E_TC5_WO1 ((PIN_PA25E_TC5_WO1 << 16) | MUX_PA25E_TC5_WO1) +#define PORT_PA25E_TC5_WO1 (1ul << 25) +#define PIN_PB11E_TC5_WO1 43L /**< \brief TC5 signal: WO1 on PB11 mux E */ +#define MUX_PB11E_TC5_WO1 4L +#define PINMUX_PB11E_TC5_WO1 ((PIN_PB11E_TC5_WO1 << 16) | MUX_PB11E_TC5_WO1) +#define PORT_PB11E_TC5_WO1 (1ul << 11) +#define PIN_PB15E_TC5_WO1 47L /**< \brief TC5 signal: WO1 on PB15 mux E */ +#define MUX_PB15E_TC5_WO1 4L +#define PINMUX_PB15E_TC5_WO1 ((PIN_PB15E_TC5_WO1 << 16) | MUX_PB15E_TC5_WO1) +#define PORT_PB15E_TC5_WO1 (1ul << 15) +/* ========== PORT definition for TC6 peripheral ========== */ +#define PIN_PB02E_TC6_WO0 34L /**< \brief TC6 signal: WO0 on PB02 mux E */ +#define MUX_PB02E_TC6_WO0 4L +#define PINMUX_PB02E_TC6_WO0 ((PIN_PB02E_TC6_WO0 << 16) | MUX_PB02E_TC6_WO0) +#define PORT_PB02E_TC6_WO0 (1ul << 2) +#define PIN_PB16E_TC6_WO0 48L /**< \brief TC6 signal: WO0 on PB16 mux E */ +#define MUX_PB16E_TC6_WO0 4L +#define PINMUX_PB16E_TC6_WO0 ((PIN_PB16E_TC6_WO0 << 16) | MUX_PB16E_TC6_WO0) +#define PORT_PB16E_TC6_WO0 (1ul << 16) +#define PIN_PB03E_TC6_WO1 35L /**< \brief TC6 signal: WO1 on PB03 mux E */ +#define MUX_PB03E_TC6_WO1 4L +#define PINMUX_PB03E_TC6_WO1 ((PIN_PB03E_TC6_WO1 << 16) | MUX_PB03E_TC6_WO1) +#define PORT_PB03E_TC6_WO1 (1ul << 3) +#define PIN_PB17E_TC6_WO1 49L /**< \brief TC6 signal: WO1 on PB17 mux E */ +#define MUX_PB17E_TC6_WO1 4L +#define PINMUX_PB17E_TC6_WO1 ((PIN_PB17E_TC6_WO1 << 16) | MUX_PB17E_TC6_WO1) +#define PORT_PB17E_TC6_WO1 (1ul << 17) +/* ========== PORT definition for TC7 peripheral ========== */ +#define PIN_PA20E_TC7_WO0 20L /**< \brief TC7 signal: WO0 on PA20 mux E */ +#define MUX_PA20E_TC7_WO0 4L +#define PINMUX_PA20E_TC7_WO0 ((PIN_PA20E_TC7_WO0 << 16) | MUX_PA20E_TC7_WO0) +#define PORT_PA20E_TC7_WO0 (1ul << 20) +#define PIN_PB00E_TC7_WO0 32L /**< \brief TC7 signal: WO0 on PB00 mux E */ +#define MUX_PB00E_TC7_WO0 4L +#define PINMUX_PB00E_TC7_WO0 ((PIN_PB00E_TC7_WO0 << 16) | MUX_PB00E_TC7_WO0) +#define PORT_PB00E_TC7_WO0 (1ul << 0) +#define PIN_PB22E_TC7_WO0 54L /**< \brief TC7 signal: WO0 on PB22 mux E */ +#define MUX_PB22E_TC7_WO0 4L +#define PINMUX_PB22E_TC7_WO0 ((PIN_PB22E_TC7_WO0 << 16) | MUX_PB22E_TC7_WO0) +#define PORT_PB22E_TC7_WO0 (1ul << 22) +#define PIN_PA21E_TC7_WO1 21L /**< \brief TC7 signal: WO1 on PA21 mux E */ +#define MUX_PA21E_TC7_WO1 4L +#define PINMUX_PA21E_TC7_WO1 ((PIN_PA21E_TC7_WO1 << 16) | MUX_PA21E_TC7_WO1) +#define PORT_PA21E_TC7_WO1 (1ul << 21) +#define PIN_PB01E_TC7_WO1 33L /**< \brief TC7 signal: WO1 on PB01 mux E */ +#define MUX_PB01E_TC7_WO1 4L +#define PINMUX_PB01E_TC7_WO1 ((PIN_PB01E_TC7_WO1 << 16) | MUX_PB01E_TC7_WO1) +#define PORT_PB01E_TC7_WO1 (1ul << 1) +#define PIN_PB23E_TC7_WO1 55L /**< \brief TC7 signal: WO1 on PB23 mux E */ +#define MUX_PB23E_TC7_WO1 4L +#define PINMUX_PB23E_TC7_WO1 ((PIN_PB23E_TC7_WO1 << 16) | MUX_PB23E_TC7_WO1) +#define PORT_PB23E_TC7_WO1 (1ul << 23) +/* ========== PORT definition for ADC peripheral ========== */ +#define PIN_PA02B_ADC_AIN0 2L /**< \brief ADC signal: AIN0 on PA02 mux B */ +#define MUX_PA02B_ADC_AIN0 1L +#define PINMUX_PA02B_ADC_AIN0 ((PIN_PA02B_ADC_AIN0 << 16) | MUX_PA02B_ADC_AIN0) +#define PORT_PA02B_ADC_AIN0 (1ul << 2) +#define PIN_PA03B_ADC_AIN1 3L /**< \brief ADC signal: AIN1 on PA03 mux B */ +#define MUX_PA03B_ADC_AIN1 1L +#define PINMUX_PA03B_ADC_AIN1 ((PIN_PA03B_ADC_AIN1 << 16) | MUX_PA03B_ADC_AIN1) +#define PORT_PA03B_ADC_AIN1 (1ul << 3) +#define PIN_PB08B_ADC_AIN2 40L /**< \brief ADC signal: AIN2 on PB08 mux B */ +#define MUX_PB08B_ADC_AIN2 1L +#define PINMUX_PB08B_ADC_AIN2 ((PIN_PB08B_ADC_AIN2 << 16) | MUX_PB08B_ADC_AIN2) +#define PORT_PB08B_ADC_AIN2 (1ul << 8) +#define PIN_PB09B_ADC_AIN3 41L /**< \brief ADC signal: AIN3 on PB09 mux B */ +#define MUX_PB09B_ADC_AIN3 1L +#define PINMUX_PB09B_ADC_AIN3 ((PIN_PB09B_ADC_AIN3 << 16) | MUX_PB09B_ADC_AIN3) +#define PORT_PB09B_ADC_AIN3 (1ul << 9) +#define PIN_PA04B_ADC_AIN4 4L /**< \brief ADC signal: AIN4 on PA04 mux B */ +#define MUX_PA04B_ADC_AIN4 1L +#define PINMUX_PA04B_ADC_AIN4 ((PIN_PA04B_ADC_AIN4 << 16) | MUX_PA04B_ADC_AIN4) +#define PORT_PA04B_ADC_AIN4 (1ul << 4) +#define PIN_PA05B_ADC_AIN5 5L /**< \brief ADC signal: AIN5 on PA05 mux B */ +#define MUX_PA05B_ADC_AIN5 1L +#define PINMUX_PA05B_ADC_AIN5 ((PIN_PA05B_ADC_AIN5 << 16) | MUX_PA05B_ADC_AIN5) +#define PORT_PA05B_ADC_AIN5 (1ul << 5) +#define PIN_PA06B_ADC_AIN6 6L /**< \brief ADC signal: AIN6 on PA06 mux B */ +#define MUX_PA06B_ADC_AIN6 1L +#define PINMUX_PA06B_ADC_AIN6 ((PIN_PA06B_ADC_AIN6 << 16) | MUX_PA06B_ADC_AIN6) +#define PORT_PA06B_ADC_AIN6 (1ul << 6) +#define PIN_PA07B_ADC_AIN7 7L /**< \brief ADC signal: AIN7 on PA07 mux B */ +#define MUX_PA07B_ADC_AIN7 1L +#define PINMUX_PA07B_ADC_AIN7 ((PIN_PA07B_ADC_AIN7 << 16) | MUX_PA07B_ADC_AIN7) +#define PORT_PA07B_ADC_AIN7 (1ul << 7) +#define PIN_PB00B_ADC_AIN8 32L /**< \brief ADC signal: AIN8 on PB00 mux B */ +#define MUX_PB00B_ADC_AIN8 1L +#define PINMUX_PB00B_ADC_AIN8 ((PIN_PB00B_ADC_AIN8 << 16) | MUX_PB00B_ADC_AIN8) +#define PORT_PB00B_ADC_AIN8 (1ul << 0) +#define PIN_PB01B_ADC_AIN9 33L /**< \brief ADC signal: AIN9 on PB01 mux B */ +#define MUX_PB01B_ADC_AIN9 1L +#define PINMUX_PB01B_ADC_AIN9 ((PIN_PB01B_ADC_AIN9 << 16) | MUX_PB01B_ADC_AIN9) +#define PORT_PB01B_ADC_AIN9 (1ul << 1) +#define PIN_PB02B_ADC_AIN10 34L /**< \brief ADC signal: AIN10 on PB02 mux B */ +#define MUX_PB02B_ADC_AIN10 1L +#define PINMUX_PB02B_ADC_AIN10 ((PIN_PB02B_ADC_AIN10 << 16) | MUX_PB02B_ADC_AIN10) +#define PORT_PB02B_ADC_AIN10 (1ul << 2) +#define PIN_PB03B_ADC_AIN11 35L /**< \brief ADC signal: AIN11 on PB03 mux B */ +#define MUX_PB03B_ADC_AIN11 1L +#define PINMUX_PB03B_ADC_AIN11 ((PIN_PB03B_ADC_AIN11 << 16) | MUX_PB03B_ADC_AIN11) +#define PORT_PB03B_ADC_AIN11 (1ul << 3) +#define PIN_PB04B_ADC_AIN12 36L /**< \brief ADC signal: AIN12 on PB04 mux B */ +#define MUX_PB04B_ADC_AIN12 1L +#define PINMUX_PB04B_ADC_AIN12 ((PIN_PB04B_ADC_AIN12 << 16) | MUX_PB04B_ADC_AIN12) +#define PORT_PB04B_ADC_AIN12 (1ul << 4) +#define PIN_PB05B_ADC_AIN13 37L /**< \brief ADC signal: AIN13 on PB05 mux B */ +#define MUX_PB05B_ADC_AIN13 1L +#define PINMUX_PB05B_ADC_AIN13 ((PIN_PB05B_ADC_AIN13 << 16) | MUX_PB05B_ADC_AIN13) +#define PORT_PB05B_ADC_AIN13 (1ul << 5) +#define PIN_PB06B_ADC_AIN14 38L /**< \brief ADC signal: AIN14 on PB06 mux B */ +#define MUX_PB06B_ADC_AIN14 1L +#define PINMUX_PB06B_ADC_AIN14 ((PIN_PB06B_ADC_AIN14 << 16) | MUX_PB06B_ADC_AIN14) +#define PORT_PB06B_ADC_AIN14 (1ul << 6) +#define PIN_PB07B_ADC_AIN15 39L /**< \brief ADC signal: AIN15 on PB07 mux B */ +#define MUX_PB07B_ADC_AIN15 1L +#define PINMUX_PB07B_ADC_AIN15 ((PIN_PB07B_ADC_AIN15 << 16) | MUX_PB07B_ADC_AIN15) +#define PORT_PB07B_ADC_AIN15 (1ul << 7) +#define PIN_PA08B_ADC_AIN16 8L /**< \brief ADC signal: AIN16 on PA08 mux B */ +#define MUX_PA08B_ADC_AIN16 1L +#define PINMUX_PA08B_ADC_AIN16 ((PIN_PA08B_ADC_AIN16 << 16) | MUX_PA08B_ADC_AIN16) +#define PORT_PA08B_ADC_AIN16 (1ul << 8) +#define PIN_PA09B_ADC_AIN17 9L /**< \brief ADC signal: AIN17 on PA09 mux B */ +#define MUX_PA09B_ADC_AIN17 1L +#define PINMUX_PA09B_ADC_AIN17 ((PIN_PA09B_ADC_AIN17 << 16) | MUX_PA09B_ADC_AIN17) +#define PORT_PA09B_ADC_AIN17 (1ul << 9) +#define PIN_PA10B_ADC_AIN18 10L /**< \brief ADC signal: AIN18 on PA10 mux B */ +#define MUX_PA10B_ADC_AIN18 1L +#define PINMUX_PA10B_ADC_AIN18 ((PIN_PA10B_ADC_AIN18 << 16) | MUX_PA10B_ADC_AIN18) +#define PORT_PA10B_ADC_AIN18 (1ul << 10) +#define PIN_PA11B_ADC_AIN19 11L /**< \brief ADC signal: AIN19 on PA11 mux B */ +#define MUX_PA11B_ADC_AIN19 1L +#define PINMUX_PA11B_ADC_AIN19 ((PIN_PA11B_ADC_AIN19 << 16) | MUX_PA11B_ADC_AIN19) +#define PORT_PA11B_ADC_AIN19 (1ul << 11) +#define PIN_PA04B_ADC_VREFP 4L /**< \brief ADC signal: VREFP on PA04 mux B */ +#define MUX_PA04B_ADC_VREFP 1L +#define PINMUX_PA04B_ADC_VREFP ((PIN_PA04B_ADC_VREFP << 16) | MUX_PA04B_ADC_VREFP) +#define PORT_PA04B_ADC_VREFP (1ul << 4) +/* ========== PORT definition for AC peripheral ========== */ +#define PIN_PA04B_AC_AIN0 4L /**< \brief AC signal: AIN0 on PA04 mux B */ +#define MUX_PA04B_AC_AIN0 1L +#define PINMUX_PA04B_AC_AIN0 ((PIN_PA04B_AC_AIN0 << 16) | MUX_PA04B_AC_AIN0) +#define PORT_PA04B_AC_AIN0 (1ul << 4) +#define PIN_PA05B_AC_AIN1 5L /**< \brief AC signal: AIN1 on PA05 mux B */ +#define MUX_PA05B_AC_AIN1 1L +#define PINMUX_PA05B_AC_AIN1 ((PIN_PA05B_AC_AIN1 << 16) | MUX_PA05B_AC_AIN1) +#define PORT_PA05B_AC_AIN1 (1ul << 5) +#define PIN_PA06B_AC_AIN2 6L /**< \brief AC signal: AIN2 on PA06 mux B */ +#define MUX_PA06B_AC_AIN2 1L +#define PINMUX_PA06B_AC_AIN2 ((PIN_PA06B_AC_AIN2 << 16) | MUX_PA06B_AC_AIN2) +#define PORT_PA06B_AC_AIN2 (1ul << 6) +#define PIN_PA07B_AC_AIN3 7L /**< \brief AC signal: AIN3 on PA07 mux B */ +#define MUX_PA07B_AC_AIN3 1L +#define PINMUX_PA07B_AC_AIN3 ((PIN_PA07B_AC_AIN3 << 16) | MUX_PA07B_AC_AIN3) +#define PORT_PA07B_AC_AIN3 (1ul << 7) +#define PIN_PA12H_AC_CMP0 12L /**< \brief AC signal: CMP0 on PA12 mux H */ +#define MUX_PA12H_AC_CMP0 7L +#define PINMUX_PA12H_AC_CMP0 ((PIN_PA12H_AC_CMP0 << 16) | MUX_PA12H_AC_CMP0) +#define PORT_PA12H_AC_CMP0 (1ul << 12) +#define PIN_PA18H_AC_CMP0 18L /**< \brief AC signal: CMP0 on PA18 mux H */ +#define MUX_PA18H_AC_CMP0 7L +#define PINMUX_PA18H_AC_CMP0 ((PIN_PA18H_AC_CMP0 << 16) | MUX_PA18H_AC_CMP0) +#define PORT_PA18H_AC_CMP0 (1ul << 18) +#define PIN_PA13H_AC_CMP1 13L /**< \brief AC signal: CMP1 on PA13 mux H */ +#define MUX_PA13H_AC_CMP1 7L +#define PINMUX_PA13H_AC_CMP1 ((PIN_PA13H_AC_CMP1 << 16) | MUX_PA13H_AC_CMP1) +#define PORT_PA13H_AC_CMP1 (1ul << 13) +#define PIN_PA19H_AC_CMP1 19L /**< \brief AC signal: CMP1 on PA19 mux H */ +#define MUX_PA19H_AC_CMP1 7L +#define PINMUX_PA19H_AC_CMP1 ((PIN_PA19H_AC_CMP1 << 16) | MUX_PA19H_AC_CMP1) +#define PORT_PA19H_AC_CMP1 (1ul << 19) +/* ========== PORT definition for DAC peripheral ========== */ +#define PIN_PA02B_DAC_VOUT 2L /**< \brief DAC signal: VOUT on PA02 mux B */ +#define MUX_PA02B_DAC_VOUT 1L +#define PINMUX_PA02B_DAC_VOUT ((PIN_PA02B_DAC_VOUT << 16) | MUX_PA02B_DAC_VOUT) +#define PORT_PA02B_DAC_VOUT (1ul << 2) +#define PIN_PA03B_DAC_VREFP 3L /**< \brief DAC signal: VREFP on PA03 mux B */ +#define MUX_PA03B_DAC_VREFP 1L +#define PINMUX_PA03B_DAC_VREFP ((PIN_PA03B_DAC_VREFP << 16) | MUX_PA03B_DAC_VREFP) +#define PORT_PA03B_DAC_VREFP (1ul << 3) +/* ========== PORT definition for I2S peripheral ========== */ +#define PIN_PA11G_I2S_FS0 11L /**< \brief I2S signal: FS0 on PA11 mux G */ +#define MUX_PA11G_I2S_FS0 6L +#define PINMUX_PA11G_I2S_FS0 ((PIN_PA11G_I2S_FS0 << 16) | MUX_PA11G_I2S_FS0) +#define PORT_PA11G_I2S_FS0 (1ul << 11) +#define PIN_PA21G_I2S_FS0 21L /**< \brief I2S signal: FS0 on PA21 mux G */ +#define MUX_PA21G_I2S_FS0 6L +#define PINMUX_PA21G_I2S_FS0 ((PIN_PA21G_I2S_FS0 << 16) | MUX_PA21G_I2S_FS0) +#define PORT_PA21G_I2S_FS0 (1ul << 21) +#define PIN_PB12G_I2S_FS1 44L /**< \brief I2S signal: FS1 on PB12 mux G */ +#define MUX_PB12G_I2S_FS1 6L +#define PINMUX_PB12G_I2S_FS1 ((PIN_PB12G_I2S_FS1 << 16) | MUX_PB12G_I2S_FS1) +#define PORT_PB12G_I2S_FS1 (1ul << 12) +#define PIN_PA09G_I2S_MCK0 9L /**< \brief I2S signal: MCK0 on PA09 mux G */ +#define MUX_PA09G_I2S_MCK0 6L +#define PINMUX_PA09G_I2S_MCK0 ((PIN_PA09G_I2S_MCK0 << 16) | MUX_PA09G_I2S_MCK0) +#define PORT_PA09G_I2S_MCK0 (1ul << 9) +#define PIN_PB17G_I2S_MCK0 49L /**< \brief I2S signal: MCK0 on PB17 mux G */ +#define MUX_PB17G_I2S_MCK0 6L +#define PINMUX_PB17G_I2S_MCK0 ((PIN_PB17G_I2S_MCK0 << 16) | MUX_PB17G_I2S_MCK0) +#define PORT_PB17G_I2S_MCK0 (1ul << 17) +#define PIN_PB10G_I2S_MCK1 42L /**< \brief I2S signal: MCK1 on PB10 mux G */ +#define MUX_PB10G_I2S_MCK1 6L +#define PINMUX_PB10G_I2S_MCK1 ((PIN_PB10G_I2S_MCK1 << 16) | MUX_PB10G_I2S_MCK1) +#define PORT_PB10G_I2S_MCK1 (1ul << 10) +#define PIN_PA10G_I2S_SCK0 10L /**< \brief I2S signal: SCK0 on PA10 mux G */ +#define MUX_PA10G_I2S_SCK0 6L +#define PINMUX_PA10G_I2S_SCK0 ((PIN_PA10G_I2S_SCK0 << 16) | MUX_PA10G_I2S_SCK0) +#define PORT_PA10G_I2S_SCK0 (1ul << 10) +#define PIN_PA20G_I2S_SCK0 20L /**< \brief I2S signal: SCK0 on PA20 mux G */ +#define MUX_PA20G_I2S_SCK0 6L +#define PINMUX_PA20G_I2S_SCK0 ((PIN_PA20G_I2S_SCK0 << 16) | MUX_PA20G_I2S_SCK0) +#define PORT_PA20G_I2S_SCK0 (1ul << 20) +#define PIN_PB11G_I2S_SCK1 43L /**< \brief I2S signal: SCK1 on PB11 mux G */ +#define MUX_PB11G_I2S_SCK1 6L +#define PINMUX_PB11G_I2S_SCK1 ((PIN_PB11G_I2S_SCK1 << 16) | MUX_PB11G_I2S_SCK1) +#define PORT_PB11G_I2S_SCK1 (1ul << 11) +#define PIN_PA07G_I2S_SD0 7L /**< \brief I2S signal: SD0 on PA07 mux G */ +#define MUX_PA07G_I2S_SD0 6L +#define PINMUX_PA07G_I2S_SD0 ((PIN_PA07G_I2S_SD0 << 16) | MUX_PA07G_I2S_SD0) +#define PORT_PA07G_I2S_SD0 (1ul << 7) +#define PIN_PA19G_I2S_SD0 19L /**< \brief I2S signal: SD0 on PA19 mux G */ +#define MUX_PA19G_I2S_SD0 6L +#define PINMUX_PA19G_I2S_SD0 ((PIN_PA19G_I2S_SD0 << 16) | MUX_PA19G_I2S_SD0) +#define PORT_PA19G_I2S_SD0 (1ul << 19) +#define PIN_PA08G_I2S_SD1 8L /**< \brief I2S signal: SD1 on PA08 mux G */ +#define MUX_PA08G_I2S_SD1 6L +#define PINMUX_PA08G_I2S_SD1 ((PIN_PA08G_I2S_SD1 << 16) | MUX_PA08G_I2S_SD1) +#define PORT_PA08G_I2S_SD1 (1ul << 8) +#define PIN_PB16G_I2S_SD1 48L /**< \brief I2S signal: SD1 on PB16 mux G */ +#define MUX_PB16G_I2S_SD1 6L +#define PINMUX_PB16G_I2S_SD1 ((PIN_PB16G_I2S_SD1 << 16) | MUX_PB16G_I2S_SD1) +#define PORT_PB16G_I2S_SD1 (1ul << 16) + +#endif /* _SAMD21J15A_PIO_ */ diff --git a/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/utils/cmsis/samd21/include/pio/samd21j15b.h b/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/utils/cmsis/samd21/include/pio/samd21j15b.h new file mode 100644 index 0000000..40e56d3 --- /dev/null +++ b/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/utils/cmsis/samd21/include/pio/samd21j15b.h @@ -0,0 +1,1179 @@ +/** + * \file + * + * \brief Peripheral I/O description for SAMD21J15B + * + * Copyright (c) 2014-2018 Microchip Technology Inc. and its subsidiaries. + * + * \asf_license_start + * + * \page License + * + * Subject to your compliance with these terms, you may use Microchip + * software and any derivatives exclusively with Microchip products. + * It is your responsibility to comply with third party license terms applicable + * to your use of third party software (including open source software) that + * may accompany Microchip software. + * + * THIS SOFTWARE IS SUPPLIED BY MICROCHIP "AS IS". NO WARRANTIES, + * WHETHER EXPRESS, IMPLIED OR STATUTORY, APPLY TO THIS SOFTWARE, + * INCLUDING ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, + * AND FITNESS FOR A PARTICULAR PURPOSE. IN NO EVENT WILL MICROCHIP BE + * LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL OR CONSEQUENTIAL + * LOSS, DAMAGE, COST OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE + * SOFTWARE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE + * POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT + * ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY + * RELATED TO THIS SOFTWARE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, + * THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THIS SOFTWARE. + * + * \asf_license_stop + * + */ + +#ifndef _SAMD21J15B_PIO_ +#define _SAMD21J15B_PIO_ + +#define PIN_PA00 0 /**< \brief Pin Number for PA00 */ +#define PORT_PA00 (1ul << 0) /**< \brief PORT Mask for PA00 */ +#define PIN_PA01 1 /**< \brief Pin Number for PA01 */ +#define PORT_PA01 (1ul << 1) /**< \brief PORT Mask for PA01 */ +#define PIN_PA02 2 /**< \brief Pin Number for PA02 */ +#define PORT_PA02 (1ul << 2) /**< \brief PORT Mask for PA02 */ +#define PIN_PA03 3 /**< \brief Pin Number for PA03 */ +#define PORT_PA03 (1ul << 3) /**< \brief PORT Mask for PA03 */ +#define PIN_PA04 4 /**< \brief Pin Number for PA04 */ +#define PORT_PA04 (1ul << 4) /**< \brief PORT Mask for PA04 */ +#define PIN_PA05 5 /**< \brief Pin Number for PA05 */ +#define PORT_PA05 (1ul << 5) /**< \brief PORT Mask for PA05 */ +#define PIN_PA06 6 /**< \brief Pin Number for PA06 */ +#define PORT_PA06 (1ul << 6) /**< \brief PORT Mask for PA06 */ +#define PIN_PA07 7 /**< \brief Pin Number for PA07 */ +#define PORT_PA07 (1ul << 7) /**< \brief PORT Mask for PA07 */ +#define PIN_PA08 8 /**< \brief Pin Number for PA08 */ +#define PORT_PA08 (1ul << 8) /**< \brief PORT Mask for PA08 */ +#define PIN_PA09 9 /**< \brief Pin Number for PA09 */ +#define PORT_PA09 (1ul << 9) /**< \brief PORT Mask for PA09 */ +#define PIN_PA10 10 /**< \brief Pin Number for PA10 */ +#define PORT_PA10 (1ul << 10) /**< \brief PORT Mask for PA10 */ +#define PIN_PA11 11 /**< \brief Pin Number for PA11 */ +#define PORT_PA11 (1ul << 11) /**< \brief PORT Mask for PA11 */ +#define PIN_PA12 12 /**< \brief Pin Number for PA12 */ +#define PORT_PA12 (1ul << 12) /**< \brief PORT Mask for PA12 */ +#define PIN_PA13 13 /**< \brief Pin Number for PA13 */ +#define PORT_PA13 (1ul << 13) /**< \brief PORT Mask for PA13 */ +#define PIN_PA14 14 /**< \brief Pin Number for PA14 */ +#define PORT_PA14 (1ul << 14) /**< \brief PORT Mask for PA14 */ +#define PIN_PA15 15 /**< \brief Pin Number for PA15 */ +#define PORT_PA15 (1ul << 15) /**< \brief PORT Mask for PA15 */ +#define PIN_PA16 16 /**< \brief Pin Number for PA16 */ +#define PORT_PA16 (1ul << 16) /**< \brief PORT Mask for PA16 */ +#define PIN_PA17 17 /**< \brief Pin Number for PA17 */ +#define PORT_PA17 (1ul << 17) /**< \brief PORT Mask for PA17 */ +#define PIN_PA18 18 /**< \brief Pin Number for PA18 */ +#define PORT_PA18 (1ul << 18) /**< \brief PORT Mask for PA18 */ +#define PIN_PA19 19 /**< \brief Pin Number for PA19 */ +#define PORT_PA19 (1ul << 19) /**< \brief PORT Mask for PA19 */ +#define PIN_PA20 20 /**< \brief Pin Number for PA20 */ +#define PORT_PA20 (1ul << 20) /**< \brief PORT Mask for PA20 */ +#define PIN_PA21 21 /**< \brief Pin Number for PA21 */ +#define PORT_PA21 (1ul << 21) /**< \brief PORT Mask for PA21 */ +#define PIN_PA22 22 /**< \brief Pin Number for PA22 */ +#define PORT_PA22 (1ul << 22) /**< \brief PORT Mask for PA22 */ +#define PIN_PA23 23 /**< \brief Pin Number for PA23 */ +#define PORT_PA23 (1ul << 23) /**< \brief PORT Mask for PA23 */ +#define PIN_PA24 24 /**< \brief Pin Number for PA24 */ +#define PORT_PA24 (1ul << 24) /**< \brief PORT Mask for PA24 */ +#define PIN_PA25 25 /**< \brief Pin Number for PA25 */ +#define PORT_PA25 (1ul << 25) /**< \brief PORT Mask for PA25 */ +#define PIN_PA27 27 /**< \brief Pin Number for PA27 */ +#define PORT_PA27 (1ul << 27) /**< \brief PORT Mask for PA27 */ +#define PIN_PA28 28 /**< \brief Pin Number for PA28 */ +#define PORT_PA28 (1ul << 28) /**< \brief PORT Mask for PA28 */ +#define PIN_PA30 30 /**< \brief Pin Number for PA30 */ +#define PORT_PA30 (1ul << 30) /**< \brief PORT Mask for PA30 */ +#define PIN_PA31 31 /**< \brief Pin Number for PA31 */ +#define PORT_PA31 (1ul << 31) /**< \brief PORT Mask for PA31 */ +#define PIN_PB00 32 /**< \brief Pin Number for PB00 */ +#define PORT_PB00 (1ul << 0) /**< \brief PORT Mask for PB00 */ +#define PIN_PB01 33 /**< \brief Pin Number for PB01 */ +#define PORT_PB01 (1ul << 1) /**< \brief PORT Mask for PB01 */ +#define PIN_PB02 34 /**< \brief Pin Number for PB02 */ +#define PORT_PB02 (1ul << 2) /**< \brief PORT Mask for PB02 */ +#define PIN_PB03 35 /**< \brief Pin Number for PB03 */ +#define PORT_PB03 (1ul << 3) /**< \brief PORT Mask for PB03 */ +#define PIN_PB04 36 /**< \brief Pin Number for PB04 */ +#define PORT_PB04 (1ul << 4) /**< \brief PORT Mask for PB04 */ +#define PIN_PB05 37 /**< \brief Pin Number for PB05 */ +#define PORT_PB05 (1ul << 5) /**< \brief PORT Mask for PB05 */ +#define PIN_PB06 38 /**< \brief Pin Number for PB06 */ +#define PORT_PB06 (1ul << 6) /**< \brief PORT Mask for PB06 */ +#define PIN_PB07 39 /**< \brief Pin Number for PB07 */ +#define PORT_PB07 (1ul << 7) /**< \brief PORT Mask for PB07 */ +#define PIN_PB08 40 /**< \brief Pin Number for PB08 */ +#define PORT_PB08 (1ul << 8) /**< \brief PORT Mask for PB08 */ +#define PIN_PB09 41 /**< \brief Pin Number for PB09 */ +#define PORT_PB09 (1ul << 9) /**< \brief PORT Mask for PB09 */ +#define PIN_PB10 42 /**< \brief Pin Number for PB10 */ +#define PORT_PB10 (1ul << 10) /**< \brief PORT Mask for PB10 */ +#define PIN_PB11 43 /**< \brief Pin Number for PB11 */ +#define PORT_PB11 (1ul << 11) /**< \brief PORT Mask for PB11 */ +#define PIN_PB12 44 /**< \brief Pin Number for PB12 */ +#define PORT_PB12 (1ul << 12) /**< \brief PORT Mask for PB12 */ +#define PIN_PB13 45 /**< \brief Pin Number for PB13 */ +#define PORT_PB13 (1ul << 13) /**< \brief PORT Mask for PB13 */ +#define PIN_PB14 46 /**< \brief Pin Number for PB14 */ +#define PORT_PB14 (1ul << 14) /**< \brief PORT Mask for PB14 */ +#define PIN_PB15 47 /**< \brief Pin Number for PB15 */ +#define PORT_PB15 (1ul << 15) /**< \brief PORT Mask for PB15 */ +#define PIN_PB16 48 /**< \brief Pin Number for PB16 */ +#define PORT_PB16 (1ul << 16) /**< \brief PORT Mask for PB16 */ +#define PIN_PB17 49 /**< \brief Pin Number for PB17 */ +#define PORT_PB17 (1ul << 17) /**< \brief PORT Mask for PB17 */ +#define PIN_PB22 54 /**< \brief Pin Number for PB22 */ +#define PORT_PB22 (1ul << 22) /**< \brief PORT Mask for PB22 */ +#define PIN_PB23 55 /**< \brief Pin Number for PB23 */ +#define PORT_PB23 (1ul << 23) /**< \brief PORT Mask for PB23 */ +#define PIN_PB30 62 /**< \brief Pin Number for PB30 */ +#define PORT_PB30 (1ul << 30) /**< \brief PORT Mask for PB30 */ +#define PIN_PB31 63 /**< \brief Pin Number for PB31 */ +#define PORT_PB31 (1ul << 31) /**< \brief PORT Mask for PB31 */ +/* ========== PORT definition for GCLK peripheral ========== */ +#define PIN_PB14H_GCLK_IO0 46L /**< \brief GCLK signal: IO0 on PB14 mux H */ +#define MUX_PB14H_GCLK_IO0 7L +#define PINMUX_PB14H_GCLK_IO0 ((PIN_PB14H_GCLK_IO0 << 16) | MUX_PB14H_GCLK_IO0) +#define PORT_PB14H_GCLK_IO0 (1ul << 14) +#define PIN_PB22H_GCLK_IO0 54L /**< \brief GCLK signal: IO0 on PB22 mux H */ +#define MUX_PB22H_GCLK_IO0 7L +#define PINMUX_PB22H_GCLK_IO0 ((PIN_PB22H_GCLK_IO0 << 16) | MUX_PB22H_GCLK_IO0) +#define PORT_PB22H_GCLK_IO0 (1ul << 22) +#define PIN_PA14H_GCLK_IO0 14L /**< \brief GCLK signal: IO0 on PA14 mux H */ +#define MUX_PA14H_GCLK_IO0 7L +#define PINMUX_PA14H_GCLK_IO0 ((PIN_PA14H_GCLK_IO0 << 16) | MUX_PA14H_GCLK_IO0) +#define PORT_PA14H_GCLK_IO0 (1ul << 14) +#define PIN_PA27H_GCLK_IO0 27L /**< \brief GCLK signal: IO0 on PA27 mux H */ +#define MUX_PA27H_GCLK_IO0 7L +#define PINMUX_PA27H_GCLK_IO0 ((PIN_PA27H_GCLK_IO0 << 16) | MUX_PA27H_GCLK_IO0) +#define PORT_PA27H_GCLK_IO0 (1ul << 27) +#define PIN_PA28H_GCLK_IO0 28L /**< \brief GCLK signal: IO0 on PA28 mux H */ +#define MUX_PA28H_GCLK_IO0 7L +#define PINMUX_PA28H_GCLK_IO0 ((PIN_PA28H_GCLK_IO0 << 16) | MUX_PA28H_GCLK_IO0) +#define PORT_PA28H_GCLK_IO0 (1ul << 28) +#define PIN_PA30H_GCLK_IO0 30L /**< \brief GCLK signal: IO0 on PA30 mux H */ +#define MUX_PA30H_GCLK_IO0 7L +#define PINMUX_PA30H_GCLK_IO0 ((PIN_PA30H_GCLK_IO0 << 16) | MUX_PA30H_GCLK_IO0) +#define PORT_PA30H_GCLK_IO0 (1ul << 30) +#define PIN_PB15H_GCLK_IO1 47L /**< \brief GCLK signal: IO1 on PB15 mux H */ +#define MUX_PB15H_GCLK_IO1 7L +#define PINMUX_PB15H_GCLK_IO1 ((PIN_PB15H_GCLK_IO1 << 16) | MUX_PB15H_GCLK_IO1) +#define PORT_PB15H_GCLK_IO1 (1ul << 15) +#define PIN_PB23H_GCLK_IO1 55L /**< \brief GCLK signal: IO1 on PB23 mux H */ +#define MUX_PB23H_GCLK_IO1 7L +#define PINMUX_PB23H_GCLK_IO1 ((PIN_PB23H_GCLK_IO1 << 16) | MUX_PB23H_GCLK_IO1) +#define PORT_PB23H_GCLK_IO1 (1ul << 23) +#define PIN_PA15H_GCLK_IO1 15L /**< \brief GCLK signal: IO1 on PA15 mux H */ +#define MUX_PA15H_GCLK_IO1 7L +#define PINMUX_PA15H_GCLK_IO1 ((PIN_PA15H_GCLK_IO1 << 16) | MUX_PA15H_GCLK_IO1) +#define PORT_PA15H_GCLK_IO1 (1ul << 15) +#define PIN_PB16H_GCLK_IO2 48L /**< \brief GCLK signal: IO2 on PB16 mux H */ +#define MUX_PB16H_GCLK_IO2 7L +#define PINMUX_PB16H_GCLK_IO2 ((PIN_PB16H_GCLK_IO2 << 16) | MUX_PB16H_GCLK_IO2) +#define PORT_PB16H_GCLK_IO2 (1ul << 16) +#define PIN_PA16H_GCLK_IO2 16L /**< \brief GCLK signal: IO2 on PA16 mux H */ +#define MUX_PA16H_GCLK_IO2 7L +#define PINMUX_PA16H_GCLK_IO2 ((PIN_PA16H_GCLK_IO2 << 16) | MUX_PA16H_GCLK_IO2) +#define PORT_PA16H_GCLK_IO2 (1ul << 16) +#define PIN_PA17H_GCLK_IO3 17L /**< \brief GCLK signal: IO3 on PA17 mux H */ +#define MUX_PA17H_GCLK_IO3 7L +#define PINMUX_PA17H_GCLK_IO3 ((PIN_PA17H_GCLK_IO3 << 16) | MUX_PA17H_GCLK_IO3) +#define PORT_PA17H_GCLK_IO3 (1ul << 17) +#define PIN_PB17H_GCLK_IO3 49L /**< \brief GCLK signal: IO3 on PB17 mux H */ +#define MUX_PB17H_GCLK_IO3 7L +#define PINMUX_PB17H_GCLK_IO3 ((PIN_PB17H_GCLK_IO3 << 16) | MUX_PB17H_GCLK_IO3) +#define PORT_PB17H_GCLK_IO3 (1ul << 17) +#define PIN_PA10H_GCLK_IO4 10L /**< \brief GCLK signal: IO4 on PA10 mux H */ +#define MUX_PA10H_GCLK_IO4 7L +#define PINMUX_PA10H_GCLK_IO4 ((PIN_PA10H_GCLK_IO4 << 16) | MUX_PA10H_GCLK_IO4) +#define PORT_PA10H_GCLK_IO4 (1ul << 10) +#define PIN_PA20H_GCLK_IO4 20L /**< \brief GCLK signal: IO4 on PA20 mux H */ +#define MUX_PA20H_GCLK_IO4 7L +#define PINMUX_PA20H_GCLK_IO4 ((PIN_PA20H_GCLK_IO4 << 16) | MUX_PA20H_GCLK_IO4) +#define PORT_PA20H_GCLK_IO4 (1ul << 20) +#define PIN_PB10H_GCLK_IO4 42L /**< \brief GCLK signal: IO4 on PB10 mux H */ +#define MUX_PB10H_GCLK_IO4 7L +#define PINMUX_PB10H_GCLK_IO4 ((PIN_PB10H_GCLK_IO4 << 16) | MUX_PB10H_GCLK_IO4) +#define PORT_PB10H_GCLK_IO4 (1ul << 10) +#define PIN_PA11H_GCLK_IO5 11L /**< \brief GCLK signal: IO5 on PA11 mux H */ +#define MUX_PA11H_GCLK_IO5 7L +#define PINMUX_PA11H_GCLK_IO5 ((PIN_PA11H_GCLK_IO5 << 16) | MUX_PA11H_GCLK_IO5) +#define PORT_PA11H_GCLK_IO5 (1ul << 11) +#define PIN_PA21H_GCLK_IO5 21L /**< \brief GCLK signal: IO5 on PA21 mux H */ +#define MUX_PA21H_GCLK_IO5 7L +#define PINMUX_PA21H_GCLK_IO5 ((PIN_PA21H_GCLK_IO5 << 16) | MUX_PA21H_GCLK_IO5) +#define PORT_PA21H_GCLK_IO5 (1ul << 21) +#define PIN_PB11H_GCLK_IO5 43L /**< \brief GCLK signal: IO5 on PB11 mux H */ +#define MUX_PB11H_GCLK_IO5 7L +#define PINMUX_PB11H_GCLK_IO5 ((PIN_PB11H_GCLK_IO5 << 16) | MUX_PB11H_GCLK_IO5) +#define PORT_PB11H_GCLK_IO5 (1ul << 11) +#define PIN_PA22H_GCLK_IO6 22L /**< \brief GCLK signal: IO6 on PA22 mux H */ +#define MUX_PA22H_GCLK_IO6 7L +#define PINMUX_PA22H_GCLK_IO6 ((PIN_PA22H_GCLK_IO6 << 16) | MUX_PA22H_GCLK_IO6) +#define PORT_PA22H_GCLK_IO6 (1ul << 22) +#define PIN_PB12H_GCLK_IO6 44L /**< \brief GCLK signal: IO6 on PB12 mux H */ +#define MUX_PB12H_GCLK_IO6 7L +#define PINMUX_PB12H_GCLK_IO6 ((PIN_PB12H_GCLK_IO6 << 16) | MUX_PB12H_GCLK_IO6) +#define PORT_PB12H_GCLK_IO6 (1ul << 12) +#define PIN_PA23H_GCLK_IO7 23L /**< \brief GCLK signal: IO7 on PA23 mux H */ +#define MUX_PA23H_GCLK_IO7 7L +#define PINMUX_PA23H_GCLK_IO7 ((PIN_PA23H_GCLK_IO7 << 16) | MUX_PA23H_GCLK_IO7) +#define PORT_PA23H_GCLK_IO7 (1ul << 23) +#define PIN_PB13H_GCLK_IO7 45L /**< \brief GCLK signal: IO7 on PB13 mux H */ +#define MUX_PB13H_GCLK_IO7 7L +#define PINMUX_PB13H_GCLK_IO7 ((PIN_PB13H_GCLK_IO7 << 16) | MUX_PB13H_GCLK_IO7) +#define PORT_PB13H_GCLK_IO7 (1ul << 13) +/* ========== PORT definition for EIC peripheral ========== */ +#define PIN_PA16A_EIC_EXTINT0 16L /**< \brief EIC signal: EXTINT0 on PA16 mux A */ +#define MUX_PA16A_EIC_EXTINT0 0L +#define PINMUX_PA16A_EIC_EXTINT0 ((PIN_PA16A_EIC_EXTINT0 << 16) | MUX_PA16A_EIC_EXTINT0) +#define PORT_PA16A_EIC_EXTINT0 (1ul << 16) +#define PIN_PB00A_EIC_EXTINT0 32L /**< \brief EIC signal: EXTINT0 on PB00 mux A */ +#define MUX_PB00A_EIC_EXTINT0 0L +#define PINMUX_PB00A_EIC_EXTINT0 ((PIN_PB00A_EIC_EXTINT0 << 16) | MUX_PB00A_EIC_EXTINT0) +#define PORT_PB00A_EIC_EXTINT0 (1ul << 0) +#define PIN_PB16A_EIC_EXTINT0 48L /**< \brief EIC signal: EXTINT0 on PB16 mux A */ +#define MUX_PB16A_EIC_EXTINT0 0L +#define PINMUX_PB16A_EIC_EXTINT0 ((PIN_PB16A_EIC_EXTINT0 << 16) | MUX_PB16A_EIC_EXTINT0) +#define PORT_PB16A_EIC_EXTINT0 (1ul << 16) +#define PIN_PA00A_EIC_EXTINT0 0L /**< \brief EIC signal: EXTINT0 on PA00 mux A */ +#define MUX_PA00A_EIC_EXTINT0 0L +#define PINMUX_PA00A_EIC_EXTINT0 ((PIN_PA00A_EIC_EXTINT0 << 16) | MUX_PA00A_EIC_EXTINT0) +#define PORT_PA00A_EIC_EXTINT0 (1ul << 0) +#define PIN_PA17A_EIC_EXTINT1 17L /**< \brief EIC signal: EXTINT1 on PA17 mux A */ +#define MUX_PA17A_EIC_EXTINT1 0L +#define PINMUX_PA17A_EIC_EXTINT1 ((PIN_PA17A_EIC_EXTINT1 << 16) | MUX_PA17A_EIC_EXTINT1) +#define PORT_PA17A_EIC_EXTINT1 (1ul << 17) +#define PIN_PB01A_EIC_EXTINT1 33L /**< \brief EIC signal: EXTINT1 on PB01 mux A */ +#define MUX_PB01A_EIC_EXTINT1 0L +#define PINMUX_PB01A_EIC_EXTINT1 ((PIN_PB01A_EIC_EXTINT1 << 16) | MUX_PB01A_EIC_EXTINT1) +#define PORT_PB01A_EIC_EXTINT1 (1ul << 1) +#define PIN_PB17A_EIC_EXTINT1 49L /**< \brief EIC signal: EXTINT1 on PB17 mux A */ +#define MUX_PB17A_EIC_EXTINT1 0L +#define PINMUX_PB17A_EIC_EXTINT1 ((PIN_PB17A_EIC_EXTINT1 << 16) | MUX_PB17A_EIC_EXTINT1) +#define PORT_PB17A_EIC_EXTINT1 (1ul << 17) +#define PIN_PA01A_EIC_EXTINT1 1L /**< \brief EIC signal: EXTINT1 on PA01 mux A */ +#define MUX_PA01A_EIC_EXTINT1 0L +#define PINMUX_PA01A_EIC_EXTINT1 ((PIN_PA01A_EIC_EXTINT1 << 16) | MUX_PA01A_EIC_EXTINT1) +#define PORT_PA01A_EIC_EXTINT1 (1ul << 1) +#define PIN_PA02A_EIC_EXTINT2 2L /**< \brief EIC signal: EXTINT2 on PA02 mux A */ +#define MUX_PA02A_EIC_EXTINT2 0L +#define PINMUX_PA02A_EIC_EXTINT2 ((PIN_PA02A_EIC_EXTINT2 << 16) | MUX_PA02A_EIC_EXTINT2) +#define PORT_PA02A_EIC_EXTINT2 (1ul << 2) +#define PIN_PA18A_EIC_EXTINT2 18L /**< \brief EIC signal: EXTINT2 on PA18 mux A */ +#define MUX_PA18A_EIC_EXTINT2 0L +#define PINMUX_PA18A_EIC_EXTINT2 ((PIN_PA18A_EIC_EXTINT2 << 16) | MUX_PA18A_EIC_EXTINT2) +#define PORT_PA18A_EIC_EXTINT2 (1ul << 18) +#define PIN_PB02A_EIC_EXTINT2 34L /**< \brief EIC signal: EXTINT2 on PB02 mux A */ +#define MUX_PB02A_EIC_EXTINT2 0L +#define PINMUX_PB02A_EIC_EXTINT2 ((PIN_PB02A_EIC_EXTINT2 << 16) | MUX_PB02A_EIC_EXTINT2) +#define PORT_PB02A_EIC_EXTINT2 (1ul << 2) +#define PIN_PA03A_EIC_EXTINT3 3L /**< \brief EIC signal: EXTINT3 on PA03 mux A */ +#define MUX_PA03A_EIC_EXTINT3 0L +#define PINMUX_PA03A_EIC_EXTINT3 ((PIN_PA03A_EIC_EXTINT3 << 16) | MUX_PA03A_EIC_EXTINT3) +#define PORT_PA03A_EIC_EXTINT3 (1ul << 3) +#define PIN_PA19A_EIC_EXTINT3 19L /**< \brief EIC signal: EXTINT3 on PA19 mux A */ +#define MUX_PA19A_EIC_EXTINT3 0L +#define PINMUX_PA19A_EIC_EXTINT3 ((PIN_PA19A_EIC_EXTINT3 << 16) | MUX_PA19A_EIC_EXTINT3) +#define PORT_PA19A_EIC_EXTINT3 (1ul << 19) +#define PIN_PB03A_EIC_EXTINT3 35L /**< \brief EIC signal: EXTINT3 on PB03 mux A */ +#define MUX_PB03A_EIC_EXTINT3 0L +#define PINMUX_PB03A_EIC_EXTINT3 ((PIN_PB03A_EIC_EXTINT3 << 16) | MUX_PB03A_EIC_EXTINT3) +#define PORT_PB03A_EIC_EXTINT3 (1ul << 3) +#define PIN_PA04A_EIC_EXTINT4 4L /**< \brief EIC signal: EXTINT4 on PA04 mux A */ +#define MUX_PA04A_EIC_EXTINT4 0L +#define PINMUX_PA04A_EIC_EXTINT4 ((PIN_PA04A_EIC_EXTINT4 << 16) | MUX_PA04A_EIC_EXTINT4) +#define PORT_PA04A_EIC_EXTINT4 (1ul << 4) +#define PIN_PA20A_EIC_EXTINT4 20L /**< \brief EIC signal: EXTINT4 on PA20 mux A */ +#define MUX_PA20A_EIC_EXTINT4 0L +#define PINMUX_PA20A_EIC_EXTINT4 ((PIN_PA20A_EIC_EXTINT4 << 16) | MUX_PA20A_EIC_EXTINT4) +#define PORT_PA20A_EIC_EXTINT4 (1ul << 20) +#define PIN_PB04A_EIC_EXTINT4 36L /**< \brief EIC signal: EXTINT4 on PB04 mux A */ +#define MUX_PB04A_EIC_EXTINT4 0L +#define PINMUX_PB04A_EIC_EXTINT4 ((PIN_PB04A_EIC_EXTINT4 << 16) | MUX_PB04A_EIC_EXTINT4) +#define PORT_PB04A_EIC_EXTINT4 (1ul << 4) +#define PIN_PA05A_EIC_EXTINT5 5L /**< \brief EIC signal: EXTINT5 on PA05 mux A */ +#define MUX_PA05A_EIC_EXTINT5 0L +#define PINMUX_PA05A_EIC_EXTINT5 ((PIN_PA05A_EIC_EXTINT5 << 16) | MUX_PA05A_EIC_EXTINT5) +#define PORT_PA05A_EIC_EXTINT5 (1ul << 5) +#define PIN_PA21A_EIC_EXTINT5 21L /**< \brief EIC signal: EXTINT5 on PA21 mux A */ +#define MUX_PA21A_EIC_EXTINT5 0L +#define PINMUX_PA21A_EIC_EXTINT5 ((PIN_PA21A_EIC_EXTINT5 << 16) | MUX_PA21A_EIC_EXTINT5) +#define PORT_PA21A_EIC_EXTINT5 (1ul << 21) +#define PIN_PB05A_EIC_EXTINT5 37L /**< \brief EIC signal: EXTINT5 on PB05 mux A */ +#define MUX_PB05A_EIC_EXTINT5 0L +#define PINMUX_PB05A_EIC_EXTINT5 ((PIN_PB05A_EIC_EXTINT5 << 16) | MUX_PB05A_EIC_EXTINT5) +#define PORT_PB05A_EIC_EXTINT5 (1ul << 5) +#define PIN_PA06A_EIC_EXTINT6 6L /**< \brief EIC signal: EXTINT6 on PA06 mux A */ +#define MUX_PA06A_EIC_EXTINT6 0L +#define PINMUX_PA06A_EIC_EXTINT6 ((PIN_PA06A_EIC_EXTINT6 << 16) | MUX_PA06A_EIC_EXTINT6) +#define PORT_PA06A_EIC_EXTINT6 (1ul << 6) +#define PIN_PA22A_EIC_EXTINT6 22L /**< \brief EIC signal: EXTINT6 on PA22 mux A */ +#define MUX_PA22A_EIC_EXTINT6 0L +#define PINMUX_PA22A_EIC_EXTINT6 ((PIN_PA22A_EIC_EXTINT6 << 16) | MUX_PA22A_EIC_EXTINT6) +#define PORT_PA22A_EIC_EXTINT6 (1ul << 22) +#define PIN_PB06A_EIC_EXTINT6 38L /**< \brief EIC signal: EXTINT6 on PB06 mux A */ +#define MUX_PB06A_EIC_EXTINT6 0L +#define PINMUX_PB06A_EIC_EXTINT6 ((PIN_PB06A_EIC_EXTINT6 << 16) | MUX_PB06A_EIC_EXTINT6) +#define PORT_PB06A_EIC_EXTINT6 (1ul << 6) +#define PIN_PB22A_EIC_EXTINT6 54L /**< \brief EIC signal: EXTINT6 on PB22 mux A */ +#define MUX_PB22A_EIC_EXTINT6 0L +#define PINMUX_PB22A_EIC_EXTINT6 ((PIN_PB22A_EIC_EXTINT6 << 16) | MUX_PB22A_EIC_EXTINT6) +#define PORT_PB22A_EIC_EXTINT6 (1ul << 22) +#define PIN_PA07A_EIC_EXTINT7 7L /**< \brief EIC signal: EXTINT7 on PA07 mux A */ +#define MUX_PA07A_EIC_EXTINT7 0L +#define PINMUX_PA07A_EIC_EXTINT7 ((PIN_PA07A_EIC_EXTINT7 << 16) | MUX_PA07A_EIC_EXTINT7) +#define PORT_PA07A_EIC_EXTINT7 (1ul << 7) +#define PIN_PA23A_EIC_EXTINT7 23L /**< \brief EIC signal: EXTINT7 on PA23 mux A */ +#define MUX_PA23A_EIC_EXTINT7 0L +#define PINMUX_PA23A_EIC_EXTINT7 ((PIN_PA23A_EIC_EXTINT7 << 16) | MUX_PA23A_EIC_EXTINT7) +#define PORT_PA23A_EIC_EXTINT7 (1ul << 23) +#define PIN_PB07A_EIC_EXTINT7 39L /**< \brief EIC signal: EXTINT7 on PB07 mux A */ +#define MUX_PB07A_EIC_EXTINT7 0L +#define PINMUX_PB07A_EIC_EXTINT7 ((PIN_PB07A_EIC_EXTINT7 << 16) | MUX_PB07A_EIC_EXTINT7) +#define PORT_PB07A_EIC_EXTINT7 (1ul << 7) +#define PIN_PB23A_EIC_EXTINT7 55L /**< \brief EIC signal: EXTINT7 on PB23 mux A */ +#define MUX_PB23A_EIC_EXTINT7 0L +#define PINMUX_PB23A_EIC_EXTINT7 ((PIN_PB23A_EIC_EXTINT7 << 16) | MUX_PB23A_EIC_EXTINT7) +#define PORT_PB23A_EIC_EXTINT7 (1ul << 23) +#define PIN_PA28A_EIC_EXTINT8 28L /**< \brief EIC signal: EXTINT8 on PA28 mux A */ +#define MUX_PA28A_EIC_EXTINT8 0L +#define PINMUX_PA28A_EIC_EXTINT8 ((PIN_PA28A_EIC_EXTINT8 << 16) | MUX_PA28A_EIC_EXTINT8) +#define PORT_PA28A_EIC_EXTINT8 (1ul << 28) +#define PIN_PB08A_EIC_EXTINT8 40L /**< \brief EIC signal: EXTINT8 on PB08 mux A */ +#define MUX_PB08A_EIC_EXTINT8 0L +#define PINMUX_PB08A_EIC_EXTINT8 ((PIN_PB08A_EIC_EXTINT8 << 16) | MUX_PB08A_EIC_EXTINT8) +#define PORT_PB08A_EIC_EXTINT8 (1ul << 8) +#define PIN_PA09A_EIC_EXTINT9 9L /**< \brief EIC signal: EXTINT9 on PA09 mux A */ +#define MUX_PA09A_EIC_EXTINT9 0L +#define PINMUX_PA09A_EIC_EXTINT9 ((PIN_PA09A_EIC_EXTINT9 << 16) | MUX_PA09A_EIC_EXTINT9) +#define PORT_PA09A_EIC_EXTINT9 (1ul << 9) +#define PIN_PB09A_EIC_EXTINT9 41L /**< \brief EIC signal: EXTINT9 on PB09 mux A */ +#define MUX_PB09A_EIC_EXTINT9 0L +#define PINMUX_PB09A_EIC_EXTINT9 ((PIN_PB09A_EIC_EXTINT9 << 16) | MUX_PB09A_EIC_EXTINT9) +#define PORT_PB09A_EIC_EXTINT9 (1ul << 9) +#define PIN_PA10A_EIC_EXTINT10 10L /**< \brief EIC signal: EXTINT10 on PA10 mux A */ +#define MUX_PA10A_EIC_EXTINT10 0L +#define PINMUX_PA10A_EIC_EXTINT10 ((PIN_PA10A_EIC_EXTINT10 << 16) | MUX_PA10A_EIC_EXTINT10) +#define PORT_PA10A_EIC_EXTINT10 (1ul << 10) +#define PIN_PA30A_EIC_EXTINT10 30L /**< \brief EIC signal: EXTINT10 on PA30 mux A */ +#define MUX_PA30A_EIC_EXTINT10 0L +#define PINMUX_PA30A_EIC_EXTINT10 ((PIN_PA30A_EIC_EXTINT10 << 16) | MUX_PA30A_EIC_EXTINT10) +#define PORT_PA30A_EIC_EXTINT10 (1ul << 30) +#define PIN_PB10A_EIC_EXTINT10 42L /**< \brief EIC signal: EXTINT10 on PB10 mux A */ +#define MUX_PB10A_EIC_EXTINT10 0L +#define PINMUX_PB10A_EIC_EXTINT10 ((PIN_PB10A_EIC_EXTINT10 << 16) | MUX_PB10A_EIC_EXTINT10) +#define PORT_PB10A_EIC_EXTINT10 (1ul << 10) +#define PIN_PA11A_EIC_EXTINT11 11L /**< \brief EIC signal: EXTINT11 on PA11 mux A */ +#define MUX_PA11A_EIC_EXTINT11 0L +#define PINMUX_PA11A_EIC_EXTINT11 ((PIN_PA11A_EIC_EXTINT11 << 16) | MUX_PA11A_EIC_EXTINT11) +#define PORT_PA11A_EIC_EXTINT11 (1ul << 11) +#define PIN_PA31A_EIC_EXTINT11 31L /**< \brief EIC signal: EXTINT11 on PA31 mux A */ +#define MUX_PA31A_EIC_EXTINT11 0L +#define PINMUX_PA31A_EIC_EXTINT11 ((PIN_PA31A_EIC_EXTINT11 << 16) | MUX_PA31A_EIC_EXTINT11) +#define PORT_PA31A_EIC_EXTINT11 (1ul << 31) +#define PIN_PB11A_EIC_EXTINT11 43L /**< \brief EIC signal: EXTINT11 on PB11 mux A */ +#define MUX_PB11A_EIC_EXTINT11 0L +#define PINMUX_PB11A_EIC_EXTINT11 ((PIN_PB11A_EIC_EXTINT11 << 16) | MUX_PB11A_EIC_EXTINT11) +#define PORT_PB11A_EIC_EXTINT11 (1ul << 11) +#define PIN_PA12A_EIC_EXTINT12 12L /**< \brief EIC signal: EXTINT12 on PA12 mux A */ +#define MUX_PA12A_EIC_EXTINT12 0L +#define PINMUX_PA12A_EIC_EXTINT12 ((PIN_PA12A_EIC_EXTINT12 << 16) | MUX_PA12A_EIC_EXTINT12) +#define PORT_PA12A_EIC_EXTINT12 (1ul << 12) +#define PIN_PA24A_EIC_EXTINT12 24L /**< \brief EIC signal: EXTINT12 on PA24 mux A */ +#define MUX_PA24A_EIC_EXTINT12 0L +#define PINMUX_PA24A_EIC_EXTINT12 ((PIN_PA24A_EIC_EXTINT12 << 16) | MUX_PA24A_EIC_EXTINT12) +#define PORT_PA24A_EIC_EXTINT12 (1ul << 24) +#define PIN_PB12A_EIC_EXTINT12 44L /**< \brief EIC signal: EXTINT12 on PB12 mux A */ +#define MUX_PB12A_EIC_EXTINT12 0L +#define PINMUX_PB12A_EIC_EXTINT12 ((PIN_PB12A_EIC_EXTINT12 << 16) | MUX_PB12A_EIC_EXTINT12) +#define PORT_PB12A_EIC_EXTINT12 (1ul << 12) +#define PIN_PA13A_EIC_EXTINT13 13L /**< \brief EIC signal: EXTINT13 on PA13 mux A */ +#define MUX_PA13A_EIC_EXTINT13 0L +#define PINMUX_PA13A_EIC_EXTINT13 ((PIN_PA13A_EIC_EXTINT13 << 16) | MUX_PA13A_EIC_EXTINT13) +#define PORT_PA13A_EIC_EXTINT13 (1ul << 13) +#define PIN_PA25A_EIC_EXTINT13 25L /**< \brief EIC signal: EXTINT13 on PA25 mux A */ +#define MUX_PA25A_EIC_EXTINT13 0L +#define PINMUX_PA25A_EIC_EXTINT13 ((PIN_PA25A_EIC_EXTINT13 << 16) | MUX_PA25A_EIC_EXTINT13) +#define PORT_PA25A_EIC_EXTINT13 (1ul << 25) +#define PIN_PB13A_EIC_EXTINT13 45L /**< \brief EIC signal: EXTINT13 on PB13 mux A */ +#define MUX_PB13A_EIC_EXTINT13 0L +#define PINMUX_PB13A_EIC_EXTINT13 ((PIN_PB13A_EIC_EXTINT13 << 16) | MUX_PB13A_EIC_EXTINT13) +#define PORT_PB13A_EIC_EXTINT13 (1ul << 13) +#define PIN_PB14A_EIC_EXTINT14 46L /**< \brief EIC signal: EXTINT14 on PB14 mux A */ +#define MUX_PB14A_EIC_EXTINT14 0L +#define PINMUX_PB14A_EIC_EXTINT14 ((PIN_PB14A_EIC_EXTINT14 << 16) | MUX_PB14A_EIC_EXTINT14) +#define PORT_PB14A_EIC_EXTINT14 (1ul << 14) +#define PIN_PB30A_EIC_EXTINT14 62L /**< \brief EIC signal: EXTINT14 on PB30 mux A */ +#define MUX_PB30A_EIC_EXTINT14 0L +#define PINMUX_PB30A_EIC_EXTINT14 ((PIN_PB30A_EIC_EXTINT14 << 16) | MUX_PB30A_EIC_EXTINT14) +#define PORT_PB30A_EIC_EXTINT14 (1ul << 30) +#define PIN_PA14A_EIC_EXTINT14 14L /**< \brief EIC signal: EXTINT14 on PA14 mux A */ +#define MUX_PA14A_EIC_EXTINT14 0L +#define PINMUX_PA14A_EIC_EXTINT14 ((PIN_PA14A_EIC_EXTINT14 << 16) | MUX_PA14A_EIC_EXTINT14) +#define PORT_PA14A_EIC_EXTINT14 (1ul << 14) +#define PIN_PA27A_EIC_EXTINT15 27L /**< \brief EIC signal: EXTINT15 on PA27 mux A */ +#define MUX_PA27A_EIC_EXTINT15 0L +#define PINMUX_PA27A_EIC_EXTINT15 ((PIN_PA27A_EIC_EXTINT15 << 16) | MUX_PA27A_EIC_EXTINT15) +#define PORT_PA27A_EIC_EXTINT15 (1ul << 27) +#define PIN_PB15A_EIC_EXTINT15 47L /**< \brief EIC signal: EXTINT15 on PB15 mux A */ +#define MUX_PB15A_EIC_EXTINT15 0L +#define PINMUX_PB15A_EIC_EXTINT15 ((PIN_PB15A_EIC_EXTINT15 << 16) | MUX_PB15A_EIC_EXTINT15) +#define PORT_PB15A_EIC_EXTINT15 (1ul << 15) +#define PIN_PB31A_EIC_EXTINT15 63L /**< \brief EIC signal: EXTINT15 on PB31 mux A */ +#define MUX_PB31A_EIC_EXTINT15 0L +#define PINMUX_PB31A_EIC_EXTINT15 ((PIN_PB31A_EIC_EXTINT15 << 16) | MUX_PB31A_EIC_EXTINT15) +#define PORT_PB31A_EIC_EXTINT15 (1ul << 31) +#define PIN_PA15A_EIC_EXTINT15 15L /**< \brief EIC signal: EXTINT15 on PA15 mux A */ +#define MUX_PA15A_EIC_EXTINT15 0L +#define PINMUX_PA15A_EIC_EXTINT15 ((PIN_PA15A_EIC_EXTINT15 << 16) | MUX_PA15A_EIC_EXTINT15) +#define PORT_PA15A_EIC_EXTINT15 (1ul << 15) +#define PIN_PA08A_EIC_NMI 8L /**< \brief EIC signal: NMI on PA08 mux A */ +#define MUX_PA08A_EIC_NMI 0L +#define PINMUX_PA08A_EIC_NMI ((PIN_PA08A_EIC_NMI << 16) | MUX_PA08A_EIC_NMI) +#define PORT_PA08A_EIC_NMI (1ul << 8) +/* ========== PORT definition for USB peripheral ========== */ +#define PIN_PA24G_USB_DM 24L /**< \brief USB signal: DM on PA24 mux G */ +#define MUX_PA24G_USB_DM 6L +#define PINMUX_PA24G_USB_DM ((PIN_PA24G_USB_DM << 16) | MUX_PA24G_USB_DM) +#define PORT_PA24G_USB_DM (1ul << 24) +#define PIN_PA25G_USB_DP 25L /**< \brief USB signal: DP on PA25 mux G */ +#define MUX_PA25G_USB_DP 6L +#define PINMUX_PA25G_USB_DP ((PIN_PA25G_USB_DP << 16) | MUX_PA25G_USB_DP) +#define PORT_PA25G_USB_DP (1ul << 25) +#define PIN_PA23G_USB_SOF_1KHZ 23L /**< \brief USB signal: SOF_1KHZ on PA23 mux G */ +#define MUX_PA23G_USB_SOF_1KHZ 6L +#define PINMUX_PA23G_USB_SOF_1KHZ ((PIN_PA23G_USB_SOF_1KHZ << 16) | MUX_PA23G_USB_SOF_1KHZ) +#define PORT_PA23G_USB_SOF_1KHZ (1ul << 23) +/* ========== PORT definition for SERCOM0 peripheral ========== */ +#define PIN_PA04D_SERCOM0_PAD0 4L /**< \brief SERCOM0 signal: PAD0 on PA04 mux D */ +#define MUX_PA04D_SERCOM0_PAD0 3L +#define PINMUX_PA04D_SERCOM0_PAD0 ((PIN_PA04D_SERCOM0_PAD0 << 16) | MUX_PA04D_SERCOM0_PAD0) +#define PORT_PA04D_SERCOM0_PAD0 (1ul << 4) +#define PIN_PA08C_SERCOM0_PAD0 8L /**< \brief SERCOM0 signal: PAD0 on PA08 mux C */ +#define MUX_PA08C_SERCOM0_PAD0 2L +#define PINMUX_PA08C_SERCOM0_PAD0 ((PIN_PA08C_SERCOM0_PAD0 << 16) | MUX_PA08C_SERCOM0_PAD0) +#define PORT_PA08C_SERCOM0_PAD0 (1ul << 8) +#define PIN_PA05D_SERCOM0_PAD1 5L /**< \brief SERCOM0 signal: PAD1 on PA05 mux D */ +#define MUX_PA05D_SERCOM0_PAD1 3L +#define PINMUX_PA05D_SERCOM0_PAD1 ((PIN_PA05D_SERCOM0_PAD1 << 16) | MUX_PA05D_SERCOM0_PAD1) +#define PORT_PA05D_SERCOM0_PAD1 (1ul << 5) +#define PIN_PA09C_SERCOM0_PAD1 9L /**< \brief SERCOM0 signal: PAD1 on PA09 mux C */ +#define MUX_PA09C_SERCOM0_PAD1 2L +#define PINMUX_PA09C_SERCOM0_PAD1 ((PIN_PA09C_SERCOM0_PAD1 << 16) | MUX_PA09C_SERCOM0_PAD1) +#define PORT_PA09C_SERCOM0_PAD1 (1ul << 9) +#define PIN_PA06D_SERCOM0_PAD2 6L /**< \brief SERCOM0 signal: PAD2 on PA06 mux D */ +#define MUX_PA06D_SERCOM0_PAD2 3L +#define PINMUX_PA06D_SERCOM0_PAD2 ((PIN_PA06D_SERCOM0_PAD2 << 16) | MUX_PA06D_SERCOM0_PAD2) +#define PORT_PA06D_SERCOM0_PAD2 (1ul << 6) +#define PIN_PA10C_SERCOM0_PAD2 10L /**< \brief SERCOM0 signal: PAD2 on PA10 mux C */ +#define MUX_PA10C_SERCOM0_PAD2 2L +#define PINMUX_PA10C_SERCOM0_PAD2 ((PIN_PA10C_SERCOM0_PAD2 << 16) | MUX_PA10C_SERCOM0_PAD2) +#define PORT_PA10C_SERCOM0_PAD2 (1ul << 10) +#define PIN_PA07D_SERCOM0_PAD3 7L /**< \brief SERCOM0 signal: PAD3 on PA07 mux D */ +#define MUX_PA07D_SERCOM0_PAD3 3L +#define PINMUX_PA07D_SERCOM0_PAD3 ((PIN_PA07D_SERCOM0_PAD3 << 16) | MUX_PA07D_SERCOM0_PAD3) +#define PORT_PA07D_SERCOM0_PAD3 (1ul << 7) +#define PIN_PA11C_SERCOM0_PAD3 11L /**< \brief SERCOM0 signal: PAD3 on PA11 mux C */ +#define MUX_PA11C_SERCOM0_PAD3 2L +#define PINMUX_PA11C_SERCOM0_PAD3 ((PIN_PA11C_SERCOM0_PAD3 << 16) | MUX_PA11C_SERCOM0_PAD3) +#define PORT_PA11C_SERCOM0_PAD3 (1ul << 11) +/* ========== PORT definition for SERCOM1 peripheral ========== */ +#define PIN_PA16C_SERCOM1_PAD0 16L /**< \brief SERCOM1 signal: PAD0 on PA16 mux C */ +#define MUX_PA16C_SERCOM1_PAD0 2L +#define PINMUX_PA16C_SERCOM1_PAD0 ((PIN_PA16C_SERCOM1_PAD0 << 16) | MUX_PA16C_SERCOM1_PAD0) +#define PORT_PA16C_SERCOM1_PAD0 (1ul << 16) +#define PIN_PA00D_SERCOM1_PAD0 0L /**< \brief SERCOM1 signal: PAD0 on PA00 mux D */ +#define MUX_PA00D_SERCOM1_PAD0 3L +#define PINMUX_PA00D_SERCOM1_PAD0 ((PIN_PA00D_SERCOM1_PAD0 << 16) | MUX_PA00D_SERCOM1_PAD0) +#define PORT_PA00D_SERCOM1_PAD0 (1ul << 0) +#define PIN_PA17C_SERCOM1_PAD1 17L /**< \brief SERCOM1 signal: PAD1 on PA17 mux C */ +#define MUX_PA17C_SERCOM1_PAD1 2L +#define PINMUX_PA17C_SERCOM1_PAD1 ((PIN_PA17C_SERCOM1_PAD1 << 16) | MUX_PA17C_SERCOM1_PAD1) +#define PORT_PA17C_SERCOM1_PAD1 (1ul << 17) +#define PIN_PA01D_SERCOM1_PAD1 1L /**< \brief SERCOM1 signal: PAD1 on PA01 mux D */ +#define MUX_PA01D_SERCOM1_PAD1 3L +#define PINMUX_PA01D_SERCOM1_PAD1 ((PIN_PA01D_SERCOM1_PAD1 << 16) | MUX_PA01D_SERCOM1_PAD1) +#define PORT_PA01D_SERCOM1_PAD1 (1ul << 1) +#define PIN_PA30D_SERCOM1_PAD2 30L /**< \brief SERCOM1 signal: PAD2 on PA30 mux D */ +#define MUX_PA30D_SERCOM1_PAD2 3L +#define PINMUX_PA30D_SERCOM1_PAD2 ((PIN_PA30D_SERCOM1_PAD2 << 16) | MUX_PA30D_SERCOM1_PAD2) +#define PORT_PA30D_SERCOM1_PAD2 (1ul << 30) +#define PIN_PA18C_SERCOM1_PAD2 18L /**< \brief SERCOM1 signal: PAD2 on PA18 mux C */ +#define MUX_PA18C_SERCOM1_PAD2 2L +#define PINMUX_PA18C_SERCOM1_PAD2 ((PIN_PA18C_SERCOM1_PAD2 << 16) | MUX_PA18C_SERCOM1_PAD2) +#define PORT_PA18C_SERCOM1_PAD2 (1ul << 18) +#define PIN_PA31D_SERCOM1_PAD3 31L /**< \brief SERCOM1 signal: PAD3 on PA31 mux D */ +#define MUX_PA31D_SERCOM1_PAD3 3L +#define PINMUX_PA31D_SERCOM1_PAD3 ((PIN_PA31D_SERCOM1_PAD3 << 16) | MUX_PA31D_SERCOM1_PAD3) +#define PORT_PA31D_SERCOM1_PAD3 (1ul << 31) +#define PIN_PA19C_SERCOM1_PAD3 19L /**< \brief SERCOM1 signal: PAD3 on PA19 mux C */ +#define MUX_PA19C_SERCOM1_PAD3 2L +#define PINMUX_PA19C_SERCOM1_PAD3 ((PIN_PA19C_SERCOM1_PAD3 << 16) | MUX_PA19C_SERCOM1_PAD3) +#define PORT_PA19C_SERCOM1_PAD3 (1ul << 19) +/* ========== PORT definition for SERCOM2 peripheral ========== */ +#define PIN_PA08D_SERCOM2_PAD0 8L /**< \brief SERCOM2 signal: PAD0 on PA08 mux D */ +#define MUX_PA08D_SERCOM2_PAD0 3L +#define PINMUX_PA08D_SERCOM2_PAD0 ((PIN_PA08D_SERCOM2_PAD0 << 16) | MUX_PA08D_SERCOM2_PAD0) +#define PORT_PA08D_SERCOM2_PAD0 (1ul << 8) +#define PIN_PA12C_SERCOM2_PAD0 12L /**< \brief SERCOM2 signal: PAD0 on PA12 mux C */ +#define MUX_PA12C_SERCOM2_PAD0 2L +#define PINMUX_PA12C_SERCOM2_PAD0 ((PIN_PA12C_SERCOM2_PAD0 << 16) | MUX_PA12C_SERCOM2_PAD0) +#define PORT_PA12C_SERCOM2_PAD0 (1ul << 12) +#define PIN_PA09D_SERCOM2_PAD1 9L /**< \brief SERCOM2 signal: PAD1 on PA09 mux D */ +#define MUX_PA09D_SERCOM2_PAD1 3L +#define PINMUX_PA09D_SERCOM2_PAD1 ((PIN_PA09D_SERCOM2_PAD1 << 16) | MUX_PA09D_SERCOM2_PAD1) +#define PORT_PA09D_SERCOM2_PAD1 (1ul << 9) +#define PIN_PA13C_SERCOM2_PAD1 13L /**< \brief SERCOM2 signal: PAD1 on PA13 mux C */ +#define MUX_PA13C_SERCOM2_PAD1 2L +#define PINMUX_PA13C_SERCOM2_PAD1 ((PIN_PA13C_SERCOM2_PAD1 << 16) | MUX_PA13C_SERCOM2_PAD1) +#define PORT_PA13C_SERCOM2_PAD1 (1ul << 13) +#define PIN_PA10D_SERCOM2_PAD2 10L /**< \brief SERCOM2 signal: PAD2 on PA10 mux D */ +#define MUX_PA10D_SERCOM2_PAD2 3L +#define PINMUX_PA10D_SERCOM2_PAD2 ((PIN_PA10D_SERCOM2_PAD2 << 16) | MUX_PA10D_SERCOM2_PAD2) +#define PORT_PA10D_SERCOM2_PAD2 (1ul << 10) +#define PIN_PA14C_SERCOM2_PAD2 14L /**< \brief SERCOM2 signal: PAD2 on PA14 mux C */ +#define MUX_PA14C_SERCOM2_PAD2 2L +#define PINMUX_PA14C_SERCOM2_PAD2 ((PIN_PA14C_SERCOM2_PAD2 << 16) | MUX_PA14C_SERCOM2_PAD2) +#define PORT_PA14C_SERCOM2_PAD2 (1ul << 14) +#define PIN_PA11D_SERCOM2_PAD3 11L /**< \brief SERCOM2 signal: PAD3 on PA11 mux D */ +#define MUX_PA11D_SERCOM2_PAD3 3L +#define PINMUX_PA11D_SERCOM2_PAD3 ((PIN_PA11D_SERCOM2_PAD3 << 16) | MUX_PA11D_SERCOM2_PAD3) +#define PORT_PA11D_SERCOM2_PAD3 (1ul << 11) +#define PIN_PA15C_SERCOM2_PAD3 15L /**< \brief SERCOM2 signal: PAD3 on PA15 mux C */ +#define MUX_PA15C_SERCOM2_PAD3 2L +#define PINMUX_PA15C_SERCOM2_PAD3 ((PIN_PA15C_SERCOM2_PAD3 << 16) | MUX_PA15C_SERCOM2_PAD3) +#define PORT_PA15C_SERCOM2_PAD3 (1ul << 15) +/* ========== PORT definition for SERCOM3 peripheral ========== */ +#define PIN_PA16D_SERCOM3_PAD0 16L /**< \brief SERCOM3 signal: PAD0 on PA16 mux D */ +#define MUX_PA16D_SERCOM3_PAD0 3L +#define PINMUX_PA16D_SERCOM3_PAD0 ((PIN_PA16D_SERCOM3_PAD0 << 16) | MUX_PA16D_SERCOM3_PAD0) +#define PORT_PA16D_SERCOM3_PAD0 (1ul << 16) +#define PIN_PA22C_SERCOM3_PAD0 22L /**< \brief SERCOM3 signal: PAD0 on PA22 mux C */ +#define MUX_PA22C_SERCOM3_PAD0 2L +#define PINMUX_PA22C_SERCOM3_PAD0 ((PIN_PA22C_SERCOM3_PAD0 << 16) | MUX_PA22C_SERCOM3_PAD0) +#define PORT_PA22C_SERCOM3_PAD0 (1ul << 22) +#define PIN_PA17D_SERCOM3_PAD1 17L /**< \brief SERCOM3 signal: PAD1 on PA17 mux D */ +#define MUX_PA17D_SERCOM3_PAD1 3L +#define PINMUX_PA17D_SERCOM3_PAD1 ((PIN_PA17D_SERCOM3_PAD1 << 16) | MUX_PA17D_SERCOM3_PAD1) +#define PORT_PA17D_SERCOM3_PAD1 (1ul << 17) +#define PIN_PA23C_SERCOM3_PAD1 23L /**< \brief SERCOM3 signal: PAD1 on PA23 mux C */ +#define MUX_PA23C_SERCOM3_PAD1 2L +#define PINMUX_PA23C_SERCOM3_PAD1 ((PIN_PA23C_SERCOM3_PAD1 << 16) | MUX_PA23C_SERCOM3_PAD1) +#define PORT_PA23C_SERCOM3_PAD1 (1ul << 23) +#define PIN_PA18D_SERCOM3_PAD2 18L /**< \brief SERCOM3 signal: PAD2 on PA18 mux D */ +#define MUX_PA18D_SERCOM3_PAD2 3L +#define PINMUX_PA18D_SERCOM3_PAD2 ((PIN_PA18D_SERCOM3_PAD2 << 16) | MUX_PA18D_SERCOM3_PAD2) +#define PORT_PA18D_SERCOM3_PAD2 (1ul << 18) +#define PIN_PA20D_SERCOM3_PAD2 20L /**< \brief SERCOM3 signal: PAD2 on PA20 mux D */ +#define MUX_PA20D_SERCOM3_PAD2 3L +#define PINMUX_PA20D_SERCOM3_PAD2 ((PIN_PA20D_SERCOM3_PAD2 << 16) | MUX_PA20D_SERCOM3_PAD2) +#define PORT_PA20D_SERCOM3_PAD2 (1ul << 20) +#define PIN_PA24C_SERCOM3_PAD2 24L /**< \brief SERCOM3 signal: PAD2 on PA24 mux C */ +#define MUX_PA24C_SERCOM3_PAD2 2L +#define PINMUX_PA24C_SERCOM3_PAD2 ((PIN_PA24C_SERCOM3_PAD2 << 16) | MUX_PA24C_SERCOM3_PAD2) +#define PORT_PA24C_SERCOM3_PAD2 (1ul << 24) +#define PIN_PA19D_SERCOM3_PAD3 19L /**< \brief SERCOM3 signal: PAD3 on PA19 mux D */ +#define MUX_PA19D_SERCOM3_PAD3 3L +#define PINMUX_PA19D_SERCOM3_PAD3 ((PIN_PA19D_SERCOM3_PAD3 << 16) | MUX_PA19D_SERCOM3_PAD3) +#define PORT_PA19D_SERCOM3_PAD3 (1ul << 19) +#define PIN_PA21D_SERCOM3_PAD3 21L /**< \brief SERCOM3 signal: PAD3 on PA21 mux D */ +#define MUX_PA21D_SERCOM3_PAD3 3L +#define PINMUX_PA21D_SERCOM3_PAD3 ((PIN_PA21D_SERCOM3_PAD3 << 16) | MUX_PA21D_SERCOM3_PAD3) +#define PORT_PA21D_SERCOM3_PAD3 (1ul << 21) +#define PIN_PA25C_SERCOM3_PAD3 25L /**< \brief SERCOM3 signal: PAD3 on PA25 mux C */ +#define MUX_PA25C_SERCOM3_PAD3 2L +#define PINMUX_PA25C_SERCOM3_PAD3 ((PIN_PA25C_SERCOM3_PAD3 << 16) | MUX_PA25C_SERCOM3_PAD3) +#define PORT_PA25C_SERCOM3_PAD3 (1ul << 25) +/* ========== PORT definition for SERCOM4 peripheral ========== */ +#define PIN_PA12D_SERCOM4_PAD0 12L /**< \brief SERCOM4 signal: PAD0 on PA12 mux D */ +#define MUX_PA12D_SERCOM4_PAD0 3L +#define PINMUX_PA12D_SERCOM4_PAD0 ((PIN_PA12D_SERCOM4_PAD0 << 16) | MUX_PA12D_SERCOM4_PAD0) +#define PORT_PA12D_SERCOM4_PAD0 (1ul << 12) +#define PIN_PB08D_SERCOM4_PAD0 40L /**< \brief SERCOM4 signal: PAD0 on PB08 mux D */ +#define MUX_PB08D_SERCOM4_PAD0 3L +#define PINMUX_PB08D_SERCOM4_PAD0 ((PIN_PB08D_SERCOM4_PAD0 << 16) | MUX_PB08D_SERCOM4_PAD0) +#define PORT_PB08D_SERCOM4_PAD0 (1ul << 8) +#define PIN_PB12C_SERCOM4_PAD0 44L /**< \brief SERCOM4 signal: PAD0 on PB12 mux C */ +#define MUX_PB12C_SERCOM4_PAD0 2L +#define PINMUX_PB12C_SERCOM4_PAD0 ((PIN_PB12C_SERCOM4_PAD0 << 16) | MUX_PB12C_SERCOM4_PAD0) +#define PORT_PB12C_SERCOM4_PAD0 (1ul << 12) +#define PIN_PA13D_SERCOM4_PAD1 13L /**< \brief SERCOM4 signal: PAD1 on PA13 mux D */ +#define MUX_PA13D_SERCOM4_PAD1 3L +#define PINMUX_PA13D_SERCOM4_PAD1 ((PIN_PA13D_SERCOM4_PAD1 << 16) | MUX_PA13D_SERCOM4_PAD1) +#define PORT_PA13D_SERCOM4_PAD1 (1ul << 13) +#define PIN_PB09D_SERCOM4_PAD1 41L /**< \brief SERCOM4 signal: PAD1 on PB09 mux D */ +#define MUX_PB09D_SERCOM4_PAD1 3L +#define PINMUX_PB09D_SERCOM4_PAD1 ((PIN_PB09D_SERCOM4_PAD1 << 16) | MUX_PB09D_SERCOM4_PAD1) +#define PORT_PB09D_SERCOM4_PAD1 (1ul << 9) +#define PIN_PB13C_SERCOM4_PAD1 45L /**< \brief SERCOM4 signal: PAD1 on PB13 mux C */ +#define MUX_PB13C_SERCOM4_PAD1 2L +#define PINMUX_PB13C_SERCOM4_PAD1 ((PIN_PB13C_SERCOM4_PAD1 << 16) | MUX_PB13C_SERCOM4_PAD1) +#define PORT_PB13C_SERCOM4_PAD1 (1ul << 13) +#define PIN_PA14D_SERCOM4_PAD2 14L /**< \brief SERCOM4 signal: PAD2 on PA14 mux D */ +#define MUX_PA14D_SERCOM4_PAD2 3L +#define PINMUX_PA14D_SERCOM4_PAD2 ((PIN_PA14D_SERCOM4_PAD2 << 16) | MUX_PA14D_SERCOM4_PAD2) +#define PORT_PA14D_SERCOM4_PAD2 (1ul << 14) +#define PIN_PB10D_SERCOM4_PAD2 42L /**< \brief SERCOM4 signal: PAD2 on PB10 mux D */ +#define MUX_PB10D_SERCOM4_PAD2 3L +#define PINMUX_PB10D_SERCOM4_PAD2 ((PIN_PB10D_SERCOM4_PAD2 << 16) | MUX_PB10D_SERCOM4_PAD2) +#define PORT_PB10D_SERCOM4_PAD2 (1ul << 10) +#define PIN_PB14C_SERCOM4_PAD2 46L /**< \brief SERCOM4 signal: PAD2 on PB14 mux C */ +#define MUX_PB14C_SERCOM4_PAD2 2L +#define PINMUX_PB14C_SERCOM4_PAD2 ((PIN_PB14C_SERCOM4_PAD2 << 16) | MUX_PB14C_SERCOM4_PAD2) +#define PORT_PB14C_SERCOM4_PAD2 (1ul << 14) +#define PIN_PA15D_SERCOM4_PAD3 15L /**< \brief SERCOM4 signal: PAD3 on PA15 mux D */ +#define MUX_PA15D_SERCOM4_PAD3 3L +#define PINMUX_PA15D_SERCOM4_PAD3 ((PIN_PA15D_SERCOM4_PAD3 << 16) | MUX_PA15D_SERCOM4_PAD3) +#define PORT_PA15D_SERCOM4_PAD3 (1ul << 15) +#define PIN_PB11D_SERCOM4_PAD3 43L /**< \brief SERCOM4 signal: PAD3 on PB11 mux D */ +#define MUX_PB11D_SERCOM4_PAD3 3L +#define PINMUX_PB11D_SERCOM4_PAD3 ((PIN_PB11D_SERCOM4_PAD3 << 16) | MUX_PB11D_SERCOM4_PAD3) +#define PORT_PB11D_SERCOM4_PAD3 (1ul << 11) +#define PIN_PB15C_SERCOM4_PAD3 47L /**< \brief SERCOM4 signal: PAD3 on PB15 mux C */ +#define MUX_PB15C_SERCOM4_PAD3 2L +#define PINMUX_PB15C_SERCOM4_PAD3 ((PIN_PB15C_SERCOM4_PAD3 << 16) | MUX_PB15C_SERCOM4_PAD3) +#define PORT_PB15C_SERCOM4_PAD3 (1ul << 15) +/* ========== PORT definition for SERCOM5 peripheral ========== */ +#define PIN_PA22D_SERCOM5_PAD0 22L /**< \brief SERCOM5 signal: PAD0 on PA22 mux D */ +#define MUX_PA22D_SERCOM5_PAD0 3L +#define PINMUX_PA22D_SERCOM5_PAD0 ((PIN_PA22D_SERCOM5_PAD0 << 16) | MUX_PA22D_SERCOM5_PAD0) +#define PORT_PA22D_SERCOM5_PAD0 (1ul << 22) +#define PIN_PB02D_SERCOM5_PAD0 34L /**< \brief SERCOM5 signal: PAD0 on PB02 mux D */ +#define MUX_PB02D_SERCOM5_PAD0 3L +#define PINMUX_PB02D_SERCOM5_PAD0 ((PIN_PB02D_SERCOM5_PAD0 << 16) | MUX_PB02D_SERCOM5_PAD0) +#define PORT_PB02D_SERCOM5_PAD0 (1ul << 2) +#define PIN_PB30D_SERCOM5_PAD0 62L /**< \brief SERCOM5 signal: PAD0 on PB30 mux D */ +#define MUX_PB30D_SERCOM5_PAD0 3L +#define PINMUX_PB30D_SERCOM5_PAD0 ((PIN_PB30D_SERCOM5_PAD0 << 16) | MUX_PB30D_SERCOM5_PAD0) +#define PORT_PB30D_SERCOM5_PAD0 (1ul << 30) +#define PIN_PB16C_SERCOM5_PAD0 48L /**< \brief SERCOM5 signal: PAD0 on PB16 mux C */ +#define MUX_PB16C_SERCOM5_PAD0 2L +#define PINMUX_PB16C_SERCOM5_PAD0 ((PIN_PB16C_SERCOM5_PAD0 << 16) | MUX_PB16C_SERCOM5_PAD0) +#define PORT_PB16C_SERCOM5_PAD0 (1ul << 16) +#define PIN_PA23D_SERCOM5_PAD1 23L /**< \brief SERCOM5 signal: PAD1 on PA23 mux D */ +#define MUX_PA23D_SERCOM5_PAD1 3L +#define PINMUX_PA23D_SERCOM5_PAD1 ((PIN_PA23D_SERCOM5_PAD1 << 16) | MUX_PA23D_SERCOM5_PAD1) +#define PORT_PA23D_SERCOM5_PAD1 (1ul << 23) +#define PIN_PB03D_SERCOM5_PAD1 35L /**< \brief SERCOM5 signal: PAD1 on PB03 mux D */ +#define MUX_PB03D_SERCOM5_PAD1 3L +#define PINMUX_PB03D_SERCOM5_PAD1 ((PIN_PB03D_SERCOM5_PAD1 << 16) | MUX_PB03D_SERCOM5_PAD1) +#define PORT_PB03D_SERCOM5_PAD1 (1ul << 3) +#define PIN_PB31D_SERCOM5_PAD1 63L /**< \brief SERCOM5 signal: PAD1 on PB31 mux D */ +#define MUX_PB31D_SERCOM5_PAD1 3L +#define PINMUX_PB31D_SERCOM5_PAD1 ((PIN_PB31D_SERCOM5_PAD1 << 16) | MUX_PB31D_SERCOM5_PAD1) +#define PORT_PB31D_SERCOM5_PAD1 (1ul << 31) +#define PIN_PB17C_SERCOM5_PAD1 49L /**< \brief SERCOM5 signal: PAD1 on PB17 mux C */ +#define MUX_PB17C_SERCOM5_PAD1 2L +#define PINMUX_PB17C_SERCOM5_PAD1 ((PIN_PB17C_SERCOM5_PAD1 << 16) | MUX_PB17C_SERCOM5_PAD1) +#define PORT_PB17C_SERCOM5_PAD1 (1ul << 17) +#define PIN_PA24D_SERCOM5_PAD2 24L /**< \brief SERCOM5 signal: PAD2 on PA24 mux D */ +#define MUX_PA24D_SERCOM5_PAD2 3L +#define PINMUX_PA24D_SERCOM5_PAD2 ((PIN_PA24D_SERCOM5_PAD2 << 16) | MUX_PA24D_SERCOM5_PAD2) +#define PORT_PA24D_SERCOM5_PAD2 (1ul << 24) +#define PIN_PB00D_SERCOM5_PAD2 32L /**< \brief SERCOM5 signal: PAD2 on PB00 mux D */ +#define MUX_PB00D_SERCOM5_PAD2 3L +#define PINMUX_PB00D_SERCOM5_PAD2 ((PIN_PB00D_SERCOM5_PAD2 << 16) | MUX_PB00D_SERCOM5_PAD2) +#define PORT_PB00D_SERCOM5_PAD2 (1ul << 0) +#define PIN_PB22D_SERCOM5_PAD2 54L /**< \brief SERCOM5 signal: PAD2 on PB22 mux D */ +#define MUX_PB22D_SERCOM5_PAD2 3L +#define PINMUX_PB22D_SERCOM5_PAD2 ((PIN_PB22D_SERCOM5_PAD2 << 16) | MUX_PB22D_SERCOM5_PAD2) +#define PORT_PB22D_SERCOM5_PAD2 (1ul << 22) +#define PIN_PA20C_SERCOM5_PAD2 20L /**< \brief SERCOM5 signal: PAD2 on PA20 mux C */ +#define MUX_PA20C_SERCOM5_PAD2 2L +#define PINMUX_PA20C_SERCOM5_PAD2 ((PIN_PA20C_SERCOM5_PAD2 << 16) | MUX_PA20C_SERCOM5_PAD2) +#define PORT_PA20C_SERCOM5_PAD2 (1ul << 20) +#define PIN_PA25D_SERCOM5_PAD3 25L /**< \brief SERCOM5 signal: PAD3 on PA25 mux D */ +#define MUX_PA25D_SERCOM5_PAD3 3L +#define PINMUX_PA25D_SERCOM5_PAD3 ((PIN_PA25D_SERCOM5_PAD3 << 16) | MUX_PA25D_SERCOM5_PAD3) +#define PORT_PA25D_SERCOM5_PAD3 (1ul << 25) +#define PIN_PB01D_SERCOM5_PAD3 33L /**< \brief SERCOM5 signal: PAD3 on PB01 mux D */ +#define MUX_PB01D_SERCOM5_PAD3 3L +#define PINMUX_PB01D_SERCOM5_PAD3 ((PIN_PB01D_SERCOM5_PAD3 << 16) | MUX_PB01D_SERCOM5_PAD3) +#define PORT_PB01D_SERCOM5_PAD3 (1ul << 1) +#define PIN_PB23D_SERCOM5_PAD3 55L /**< \brief SERCOM5 signal: PAD3 on PB23 mux D */ +#define MUX_PB23D_SERCOM5_PAD3 3L +#define PINMUX_PB23D_SERCOM5_PAD3 ((PIN_PB23D_SERCOM5_PAD3 << 16) | MUX_PB23D_SERCOM5_PAD3) +#define PORT_PB23D_SERCOM5_PAD3 (1ul << 23) +#define PIN_PA21C_SERCOM5_PAD3 21L /**< \brief SERCOM5 signal: PAD3 on PA21 mux C */ +#define MUX_PA21C_SERCOM5_PAD3 2L +#define PINMUX_PA21C_SERCOM5_PAD3 ((PIN_PA21C_SERCOM5_PAD3 << 16) | MUX_PA21C_SERCOM5_PAD3) +#define PORT_PA21C_SERCOM5_PAD3 (1ul << 21) +/* ========== PORT definition for TCC0 peripheral ========== */ +#define PIN_PA04E_TCC0_WO0 4L /**< \brief TCC0 signal: WO0 on PA04 mux E */ +#define MUX_PA04E_TCC0_WO0 4L +#define PINMUX_PA04E_TCC0_WO0 ((PIN_PA04E_TCC0_WO0 << 16) | MUX_PA04E_TCC0_WO0) +#define PORT_PA04E_TCC0_WO0 (1ul << 4) +#define PIN_PA08E_TCC0_WO0 8L /**< \brief TCC0 signal: WO0 on PA08 mux E */ +#define MUX_PA08E_TCC0_WO0 4L +#define PINMUX_PA08E_TCC0_WO0 ((PIN_PA08E_TCC0_WO0 << 16) | MUX_PA08E_TCC0_WO0) +#define PORT_PA08E_TCC0_WO0 (1ul << 8) +#define PIN_PB30E_TCC0_WO0 62L /**< \brief TCC0 signal: WO0 on PB30 mux E */ +#define MUX_PB30E_TCC0_WO0 4L +#define PINMUX_PB30E_TCC0_WO0 ((PIN_PB30E_TCC0_WO0 << 16) | MUX_PB30E_TCC0_WO0) +#define PORT_PB30E_TCC0_WO0 (1ul << 30) +#define PIN_PA05E_TCC0_WO1 5L /**< \brief TCC0 signal: WO1 on PA05 mux E */ +#define MUX_PA05E_TCC0_WO1 4L +#define PINMUX_PA05E_TCC0_WO1 ((PIN_PA05E_TCC0_WO1 << 16) | MUX_PA05E_TCC0_WO1) +#define PORT_PA05E_TCC0_WO1 (1ul << 5) +#define PIN_PA09E_TCC0_WO1 9L /**< \brief TCC0 signal: WO1 on PA09 mux E */ +#define MUX_PA09E_TCC0_WO1 4L +#define PINMUX_PA09E_TCC0_WO1 ((PIN_PA09E_TCC0_WO1 << 16) | MUX_PA09E_TCC0_WO1) +#define PORT_PA09E_TCC0_WO1 (1ul << 9) +#define PIN_PB31E_TCC0_WO1 63L /**< \brief TCC0 signal: WO1 on PB31 mux E */ +#define MUX_PB31E_TCC0_WO1 4L +#define PINMUX_PB31E_TCC0_WO1 ((PIN_PB31E_TCC0_WO1 << 16) | MUX_PB31E_TCC0_WO1) +#define PORT_PB31E_TCC0_WO1 (1ul << 31) +#define PIN_PA10F_TCC0_WO2 10L /**< \brief TCC0 signal: WO2 on PA10 mux F */ +#define MUX_PA10F_TCC0_WO2 5L +#define PINMUX_PA10F_TCC0_WO2 ((PIN_PA10F_TCC0_WO2 << 16) | MUX_PA10F_TCC0_WO2) +#define PORT_PA10F_TCC0_WO2 (1ul << 10) +#define PIN_PA18F_TCC0_WO2 18L /**< \brief TCC0 signal: WO2 on PA18 mux F */ +#define MUX_PA18F_TCC0_WO2 5L +#define PINMUX_PA18F_TCC0_WO2 ((PIN_PA18F_TCC0_WO2 << 16) | MUX_PA18F_TCC0_WO2) +#define PORT_PA18F_TCC0_WO2 (1ul << 18) +#define PIN_PA11F_TCC0_WO3 11L /**< \brief TCC0 signal: WO3 on PA11 mux F */ +#define MUX_PA11F_TCC0_WO3 5L +#define PINMUX_PA11F_TCC0_WO3 ((PIN_PA11F_TCC0_WO3 << 16) | MUX_PA11F_TCC0_WO3) +#define PORT_PA11F_TCC0_WO3 (1ul << 11) +#define PIN_PA19F_TCC0_WO3 19L /**< \brief TCC0 signal: WO3 on PA19 mux F */ +#define MUX_PA19F_TCC0_WO3 5L +#define PINMUX_PA19F_TCC0_WO3 ((PIN_PA19F_TCC0_WO3 << 16) | MUX_PA19F_TCC0_WO3) +#define PORT_PA19F_TCC0_WO3 (1ul << 19) +#define PIN_PA22F_TCC0_WO4 22L /**< \brief TCC0 signal: WO4 on PA22 mux F */ +#define MUX_PA22F_TCC0_WO4 5L +#define PINMUX_PA22F_TCC0_WO4 ((PIN_PA22F_TCC0_WO4 << 16) | MUX_PA22F_TCC0_WO4) +#define PORT_PA22F_TCC0_WO4 (1ul << 22) +#define PIN_PB10F_TCC0_WO4 42L /**< \brief TCC0 signal: WO4 on PB10 mux F */ +#define MUX_PB10F_TCC0_WO4 5L +#define PINMUX_PB10F_TCC0_WO4 ((PIN_PB10F_TCC0_WO4 << 16) | MUX_PB10F_TCC0_WO4) +#define PORT_PB10F_TCC0_WO4 (1ul << 10) +#define PIN_PB16F_TCC0_WO4 48L /**< \brief TCC0 signal: WO4 on PB16 mux F */ +#define MUX_PB16F_TCC0_WO4 5L +#define PINMUX_PB16F_TCC0_WO4 ((PIN_PB16F_TCC0_WO4 << 16) | MUX_PB16F_TCC0_WO4) +#define PORT_PB16F_TCC0_WO4 (1ul << 16) +#define PIN_PA14F_TCC0_WO4 14L /**< \brief TCC0 signal: WO4 on PA14 mux F */ +#define MUX_PA14F_TCC0_WO4 5L +#define PINMUX_PA14F_TCC0_WO4 ((PIN_PA14F_TCC0_WO4 << 16) | MUX_PA14F_TCC0_WO4) +#define PORT_PA14F_TCC0_WO4 (1ul << 14) +#define PIN_PA23F_TCC0_WO5 23L /**< \brief TCC0 signal: WO5 on PA23 mux F */ +#define MUX_PA23F_TCC0_WO5 5L +#define PINMUX_PA23F_TCC0_WO5 ((PIN_PA23F_TCC0_WO5 << 16) | MUX_PA23F_TCC0_WO5) +#define PORT_PA23F_TCC0_WO5 (1ul << 23) +#define PIN_PB11F_TCC0_WO5 43L /**< \brief TCC0 signal: WO5 on PB11 mux F */ +#define MUX_PB11F_TCC0_WO5 5L +#define PINMUX_PB11F_TCC0_WO5 ((PIN_PB11F_TCC0_WO5 << 16) | MUX_PB11F_TCC0_WO5) +#define PORT_PB11F_TCC0_WO5 (1ul << 11) +#define PIN_PB17F_TCC0_WO5 49L /**< \brief TCC0 signal: WO5 on PB17 mux F */ +#define MUX_PB17F_TCC0_WO5 5L +#define PINMUX_PB17F_TCC0_WO5 ((PIN_PB17F_TCC0_WO5 << 16) | MUX_PB17F_TCC0_WO5) +#define PORT_PB17F_TCC0_WO5 (1ul << 17) +#define PIN_PA15F_TCC0_WO5 15L /**< \brief TCC0 signal: WO5 on PA15 mux F */ +#define MUX_PA15F_TCC0_WO5 5L +#define PINMUX_PA15F_TCC0_WO5 ((PIN_PA15F_TCC0_WO5 << 16) | MUX_PA15F_TCC0_WO5) +#define PORT_PA15F_TCC0_WO5 (1ul << 15) +#define PIN_PA12F_TCC0_WO6 12L /**< \brief TCC0 signal: WO6 on PA12 mux F */ +#define MUX_PA12F_TCC0_WO6 5L +#define PINMUX_PA12F_TCC0_WO6 ((PIN_PA12F_TCC0_WO6 << 16) | MUX_PA12F_TCC0_WO6) +#define PORT_PA12F_TCC0_WO6 (1ul << 12) +#define PIN_PA20F_TCC0_WO6 20L /**< \brief TCC0 signal: WO6 on PA20 mux F */ +#define MUX_PA20F_TCC0_WO6 5L +#define PINMUX_PA20F_TCC0_WO6 ((PIN_PA20F_TCC0_WO6 << 16) | MUX_PA20F_TCC0_WO6) +#define PORT_PA20F_TCC0_WO6 (1ul << 20) +#define PIN_PB12F_TCC0_WO6 44L /**< \brief TCC0 signal: WO6 on PB12 mux F */ +#define MUX_PB12F_TCC0_WO6 5L +#define PINMUX_PB12F_TCC0_WO6 ((PIN_PB12F_TCC0_WO6 << 16) | MUX_PB12F_TCC0_WO6) +#define PORT_PB12F_TCC0_WO6 (1ul << 12) +#define PIN_PA16F_TCC0_WO6 16L /**< \brief TCC0 signal: WO6 on PA16 mux F */ +#define MUX_PA16F_TCC0_WO6 5L +#define PINMUX_PA16F_TCC0_WO6 ((PIN_PA16F_TCC0_WO6 << 16) | MUX_PA16F_TCC0_WO6) +#define PORT_PA16F_TCC0_WO6 (1ul << 16) +#define PIN_PA13F_TCC0_WO7 13L /**< \brief TCC0 signal: WO7 on PA13 mux F */ +#define MUX_PA13F_TCC0_WO7 5L +#define PINMUX_PA13F_TCC0_WO7 ((PIN_PA13F_TCC0_WO7 << 16) | MUX_PA13F_TCC0_WO7) +#define PORT_PA13F_TCC0_WO7 (1ul << 13) +#define PIN_PA21F_TCC0_WO7 21L /**< \brief TCC0 signal: WO7 on PA21 mux F */ +#define MUX_PA21F_TCC0_WO7 5L +#define PINMUX_PA21F_TCC0_WO7 ((PIN_PA21F_TCC0_WO7 << 16) | MUX_PA21F_TCC0_WO7) +#define PORT_PA21F_TCC0_WO7 (1ul << 21) +#define PIN_PB13F_TCC0_WO7 45L /**< \brief TCC0 signal: WO7 on PB13 mux F */ +#define MUX_PB13F_TCC0_WO7 5L +#define PINMUX_PB13F_TCC0_WO7 ((PIN_PB13F_TCC0_WO7 << 16) | MUX_PB13F_TCC0_WO7) +#define PORT_PB13F_TCC0_WO7 (1ul << 13) +#define PIN_PA17F_TCC0_WO7 17L /**< \brief TCC0 signal: WO7 on PA17 mux F */ +#define MUX_PA17F_TCC0_WO7 5L +#define PINMUX_PA17F_TCC0_WO7 ((PIN_PA17F_TCC0_WO7 << 16) | MUX_PA17F_TCC0_WO7) +#define PORT_PA17F_TCC0_WO7 (1ul << 17) +/* ========== PORT definition for TCC1 peripheral ========== */ +#define PIN_PA06E_TCC1_WO0 6L /**< \brief TCC1 signal: WO0 on PA06 mux E */ +#define MUX_PA06E_TCC1_WO0 4L +#define PINMUX_PA06E_TCC1_WO0 ((PIN_PA06E_TCC1_WO0 << 16) | MUX_PA06E_TCC1_WO0) +#define PORT_PA06E_TCC1_WO0 (1ul << 6) +#define PIN_PA10E_TCC1_WO0 10L /**< \brief TCC1 signal: WO0 on PA10 mux E */ +#define MUX_PA10E_TCC1_WO0 4L +#define PINMUX_PA10E_TCC1_WO0 ((PIN_PA10E_TCC1_WO0 << 16) | MUX_PA10E_TCC1_WO0) +#define PORT_PA10E_TCC1_WO0 (1ul << 10) +#define PIN_PA30E_TCC1_WO0 30L /**< \brief TCC1 signal: WO0 on PA30 mux E */ +#define MUX_PA30E_TCC1_WO0 4L +#define PINMUX_PA30E_TCC1_WO0 ((PIN_PA30E_TCC1_WO0 << 16) | MUX_PA30E_TCC1_WO0) +#define PORT_PA30E_TCC1_WO0 (1ul << 30) +#define PIN_PA07E_TCC1_WO1 7L /**< \brief TCC1 signal: WO1 on PA07 mux E */ +#define MUX_PA07E_TCC1_WO1 4L +#define PINMUX_PA07E_TCC1_WO1 ((PIN_PA07E_TCC1_WO1 << 16) | MUX_PA07E_TCC1_WO1) +#define PORT_PA07E_TCC1_WO1 (1ul << 7) +#define PIN_PA11E_TCC1_WO1 11L /**< \brief TCC1 signal: WO1 on PA11 mux E */ +#define MUX_PA11E_TCC1_WO1 4L +#define PINMUX_PA11E_TCC1_WO1 ((PIN_PA11E_TCC1_WO1 << 16) | MUX_PA11E_TCC1_WO1) +#define PORT_PA11E_TCC1_WO1 (1ul << 11) +#define PIN_PA31E_TCC1_WO1 31L /**< \brief TCC1 signal: WO1 on PA31 mux E */ +#define MUX_PA31E_TCC1_WO1 4L +#define PINMUX_PA31E_TCC1_WO1 ((PIN_PA31E_TCC1_WO1 << 16) | MUX_PA31E_TCC1_WO1) +#define PORT_PA31E_TCC1_WO1 (1ul << 31) +#define PIN_PA08F_TCC1_WO2 8L /**< \brief TCC1 signal: WO2 on PA08 mux F */ +#define MUX_PA08F_TCC1_WO2 5L +#define PINMUX_PA08F_TCC1_WO2 ((PIN_PA08F_TCC1_WO2 << 16) | MUX_PA08F_TCC1_WO2) +#define PORT_PA08F_TCC1_WO2 (1ul << 8) +#define PIN_PA24F_TCC1_WO2 24L /**< \brief TCC1 signal: WO2 on PA24 mux F */ +#define MUX_PA24F_TCC1_WO2 5L +#define PINMUX_PA24F_TCC1_WO2 ((PIN_PA24F_TCC1_WO2 << 16) | MUX_PA24F_TCC1_WO2) +#define PORT_PA24F_TCC1_WO2 (1ul << 24) +#define PIN_PB30F_TCC1_WO2 62L /**< \brief TCC1 signal: WO2 on PB30 mux F */ +#define MUX_PB30F_TCC1_WO2 5L +#define PINMUX_PB30F_TCC1_WO2 ((PIN_PB30F_TCC1_WO2 << 16) | MUX_PB30F_TCC1_WO2) +#define PORT_PB30F_TCC1_WO2 (1ul << 30) +#define PIN_PA09F_TCC1_WO3 9L /**< \brief TCC1 signal: WO3 on PA09 mux F */ +#define MUX_PA09F_TCC1_WO3 5L +#define PINMUX_PA09F_TCC1_WO3 ((PIN_PA09F_TCC1_WO3 << 16) | MUX_PA09F_TCC1_WO3) +#define PORT_PA09F_TCC1_WO3 (1ul << 9) +#define PIN_PA25F_TCC1_WO3 25L /**< \brief TCC1 signal: WO3 on PA25 mux F */ +#define MUX_PA25F_TCC1_WO3 5L +#define PINMUX_PA25F_TCC1_WO3 ((PIN_PA25F_TCC1_WO3 << 16) | MUX_PA25F_TCC1_WO3) +#define PORT_PA25F_TCC1_WO3 (1ul << 25) +#define PIN_PB31F_TCC1_WO3 63L /**< \brief TCC1 signal: WO3 on PB31 mux F */ +#define MUX_PB31F_TCC1_WO3 5L +#define PINMUX_PB31F_TCC1_WO3 ((PIN_PB31F_TCC1_WO3 << 16) | MUX_PB31F_TCC1_WO3) +#define PORT_PB31F_TCC1_WO3 (1ul << 31) +/* ========== PORT definition for TCC2 peripheral ========== */ +#define PIN_PA12E_TCC2_WO0 12L /**< \brief TCC2 signal: WO0 on PA12 mux E */ +#define MUX_PA12E_TCC2_WO0 4L +#define PINMUX_PA12E_TCC2_WO0 ((PIN_PA12E_TCC2_WO0 << 16) | MUX_PA12E_TCC2_WO0) +#define PORT_PA12E_TCC2_WO0 (1ul << 12) +#define PIN_PA16E_TCC2_WO0 16L /**< \brief TCC2 signal: WO0 on PA16 mux E */ +#define MUX_PA16E_TCC2_WO0 4L +#define PINMUX_PA16E_TCC2_WO0 ((PIN_PA16E_TCC2_WO0 << 16) | MUX_PA16E_TCC2_WO0) +#define PORT_PA16E_TCC2_WO0 (1ul << 16) +#define PIN_PA00E_TCC2_WO0 0L /**< \brief TCC2 signal: WO0 on PA00 mux E */ +#define MUX_PA00E_TCC2_WO0 4L +#define PINMUX_PA00E_TCC2_WO0 ((PIN_PA00E_TCC2_WO0 << 16) | MUX_PA00E_TCC2_WO0) +#define PORT_PA00E_TCC2_WO0 (1ul << 0) +#define PIN_PA13E_TCC2_WO1 13L /**< \brief TCC2 signal: WO1 on PA13 mux E */ +#define MUX_PA13E_TCC2_WO1 4L +#define PINMUX_PA13E_TCC2_WO1 ((PIN_PA13E_TCC2_WO1 << 16) | MUX_PA13E_TCC2_WO1) +#define PORT_PA13E_TCC2_WO1 (1ul << 13) +#define PIN_PA17E_TCC2_WO1 17L /**< \brief TCC2 signal: WO1 on PA17 mux E */ +#define MUX_PA17E_TCC2_WO1 4L +#define PINMUX_PA17E_TCC2_WO1 ((PIN_PA17E_TCC2_WO1 << 16) | MUX_PA17E_TCC2_WO1) +#define PORT_PA17E_TCC2_WO1 (1ul << 17) +#define PIN_PA01E_TCC2_WO1 1L /**< \brief TCC2 signal: WO1 on PA01 mux E */ +#define MUX_PA01E_TCC2_WO1 4L +#define PINMUX_PA01E_TCC2_WO1 ((PIN_PA01E_TCC2_WO1 << 16) | MUX_PA01E_TCC2_WO1) +#define PORT_PA01E_TCC2_WO1 (1ul << 1) +/* ========== PORT definition for TC3 peripheral ========== */ +#define PIN_PA18E_TC3_WO0 18L /**< \brief TC3 signal: WO0 on PA18 mux E */ +#define MUX_PA18E_TC3_WO0 4L +#define PINMUX_PA18E_TC3_WO0 ((PIN_PA18E_TC3_WO0 << 16) | MUX_PA18E_TC3_WO0) +#define PORT_PA18E_TC3_WO0 (1ul << 18) +#define PIN_PA14E_TC3_WO0 14L /**< \brief TC3 signal: WO0 on PA14 mux E */ +#define MUX_PA14E_TC3_WO0 4L +#define PINMUX_PA14E_TC3_WO0 ((PIN_PA14E_TC3_WO0 << 16) | MUX_PA14E_TC3_WO0) +#define PORT_PA14E_TC3_WO0 (1ul << 14) +#define PIN_PA19E_TC3_WO1 19L /**< \brief TC3 signal: WO1 on PA19 mux E */ +#define MUX_PA19E_TC3_WO1 4L +#define PINMUX_PA19E_TC3_WO1 ((PIN_PA19E_TC3_WO1 << 16) | MUX_PA19E_TC3_WO1) +#define PORT_PA19E_TC3_WO1 (1ul << 19) +#define PIN_PA15E_TC3_WO1 15L /**< \brief TC3 signal: WO1 on PA15 mux E */ +#define MUX_PA15E_TC3_WO1 4L +#define PINMUX_PA15E_TC3_WO1 ((PIN_PA15E_TC3_WO1 << 16) | MUX_PA15E_TC3_WO1) +#define PORT_PA15E_TC3_WO1 (1ul << 15) +/* ========== PORT definition for TC4 peripheral ========== */ +#define PIN_PA22E_TC4_WO0 22L /**< \brief TC4 signal: WO0 on PA22 mux E */ +#define MUX_PA22E_TC4_WO0 4L +#define PINMUX_PA22E_TC4_WO0 ((PIN_PA22E_TC4_WO0 << 16) | MUX_PA22E_TC4_WO0) +#define PORT_PA22E_TC4_WO0 (1ul << 22) +#define PIN_PB08E_TC4_WO0 40L /**< \brief TC4 signal: WO0 on PB08 mux E */ +#define MUX_PB08E_TC4_WO0 4L +#define PINMUX_PB08E_TC4_WO0 ((PIN_PB08E_TC4_WO0 << 16) | MUX_PB08E_TC4_WO0) +#define PORT_PB08E_TC4_WO0 (1ul << 8) +#define PIN_PB12E_TC4_WO0 44L /**< \brief TC4 signal: WO0 on PB12 mux E */ +#define MUX_PB12E_TC4_WO0 4L +#define PINMUX_PB12E_TC4_WO0 ((PIN_PB12E_TC4_WO0 << 16) | MUX_PB12E_TC4_WO0) +#define PORT_PB12E_TC4_WO0 (1ul << 12) +#define PIN_PA23E_TC4_WO1 23L /**< \brief TC4 signal: WO1 on PA23 mux E */ +#define MUX_PA23E_TC4_WO1 4L +#define PINMUX_PA23E_TC4_WO1 ((PIN_PA23E_TC4_WO1 << 16) | MUX_PA23E_TC4_WO1) +#define PORT_PA23E_TC4_WO1 (1ul << 23) +#define PIN_PB09E_TC4_WO1 41L /**< \brief TC4 signal: WO1 on PB09 mux E */ +#define MUX_PB09E_TC4_WO1 4L +#define PINMUX_PB09E_TC4_WO1 ((PIN_PB09E_TC4_WO1 << 16) | MUX_PB09E_TC4_WO1) +#define PORT_PB09E_TC4_WO1 (1ul << 9) +#define PIN_PB13E_TC4_WO1 45L /**< \brief TC4 signal: WO1 on PB13 mux E */ +#define MUX_PB13E_TC4_WO1 4L +#define PINMUX_PB13E_TC4_WO1 ((PIN_PB13E_TC4_WO1 << 16) | MUX_PB13E_TC4_WO1) +#define PORT_PB13E_TC4_WO1 (1ul << 13) +/* ========== PORT definition for TC5 peripheral ========== */ +#define PIN_PA24E_TC5_WO0 24L /**< \brief TC5 signal: WO0 on PA24 mux E */ +#define MUX_PA24E_TC5_WO0 4L +#define PINMUX_PA24E_TC5_WO0 ((PIN_PA24E_TC5_WO0 << 16) | MUX_PA24E_TC5_WO0) +#define PORT_PA24E_TC5_WO0 (1ul << 24) +#define PIN_PB10E_TC5_WO0 42L /**< \brief TC5 signal: WO0 on PB10 mux E */ +#define MUX_PB10E_TC5_WO0 4L +#define PINMUX_PB10E_TC5_WO0 ((PIN_PB10E_TC5_WO0 << 16) | MUX_PB10E_TC5_WO0) +#define PORT_PB10E_TC5_WO0 (1ul << 10) +#define PIN_PB14E_TC5_WO0 46L /**< \brief TC5 signal: WO0 on PB14 mux E */ +#define MUX_PB14E_TC5_WO0 4L +#define PINMUX_PB14E_TC5_WO0 ((PIN_PB14E_TC5_WO0 << 16) | MUX_PB14E_TC5_WO0) +#define PORT_PB14E_TC5_WO0 (1ul << 14) +#define PIN_PA25E_TC5_WO1 25L /**< \brief TC5 signal: WO1 on PA25 mux E */ +#define MUX_PA25E_TC5_WO1 4L +#define PINMUX_PA25E_TC5_WO1 ((PIN_PA25E_TC5_WO1 << 16) | MUX_PA25E_TC5_WO1) +#define PORT_PA25E_TC5_WO1 (1ul << 25) +#define PIN_PB11E_TC5_WO1 43L /**< \brief TC5 signal: WO1 on PB11 mux E */ +#define MUX_PB11E_TC5_WO1 4L +#define PINMUX_PB11E_TC5_WO1 ((PIN_PB11E_TC5_WO1 << 16) | MUX_PB11E_TC5_WO1) +#define PORT_PB11E_TC5_WO1 (1ul << 11) +#define PIN_PB15E_TC5_WO1 47L /**< \brief TC5 signal: WO1 on PB15 mux E */ +#define MUX_PB15E_TC5_WO1 4L +#define PINMUX_PB15E_TC5_WO1 ((PIN_PB15E_TC5_WO1 << 16) | MUX_PB15E_TC5_WO1) +#define PORT_PB15E_TC5_WO1 (1ul << 15) +/* ========== PORT definition for TC6 peripheral ========== */ +#define PIN_PB02E_TC6_WO0 34L /**< \brief TC6 signal: WO0 on PB02 mux E */ +#define MUX_PB02E_TC6_WO0 4L +#define PINMUX_PB02E_TC6_WO0 ((PIN_PB02E_TC6_WO0 << 16) | MUX_PB02E_TC6_WO0) +#define PORT_PB02E_TC6_WO0 (1ul << 2) +#define PIN_PB16E_TC6_WO0 48L /**< \brief TC6 signal: WO0 on PB16 mux E */ +#define MUX_PB16E_TC6_WO0 4L +#define PINMUX_PB16E_TC6_WO0 ((PIN_PB16E_TC6_WO0 << 16) | MUX_PB16E_TC6_WO0) +#define PORT_PB16E_TC6_WO0 (1ul << 16) +#define PIN_PB03E_TC6_WO1 35L /**< \brief TC6 signal: WO1 on PB03 mux E */ +#define MUX_PB03E_TC6_WO1 4L +#define PINMUX_PB03E_TC6_WO1 ((PIN_PB03E_TC6_WO1 << 16) | MUX_PB03E_TC6_WO1) +#define PORT_PB03E_TC6_WO1 (1ul << 3) +#define PIN_PB17E_TC6_WO1 49L /**< \brief TC6 signal: WO1 on PB17 mux E */ +#define MUX_PB17E_TC6_WO1 4L +#define PINMUX_PB17E_TC6_WO1 ((PIN_PB17E_TC6_WO1 << 16) | MUX_PB17E_TC6_WO1) +#define PORT_PB17E_TC6_WO1 (1ul << 17) +/* ========== PORT definition for TC7 peripheral ========== */ +#define PIN_PA20E_TC7_WO0 20L /**< \brief TC7 signal: WO0 on PA20 mux E */ +#define MUX_PA20E_TC7_WO0 4L +#define PINMUX_PA20E_TC7_WO0 ((PIN_PA20E_TC7_WO0 << 16) | MUX_PA20E_TC7_WO0) +#define PORT_PA20E_TC7_WO0 (1ul << 20) +#define PIN_PB00E_TC7_WO0 32L /**< \brief TC7 signal: WO0 on PB00 mux E */ +#define MUX_PB00E_TC7_WO0 4L +#define PINMUX_PB00E_TC7_WO0 ((PIN_PB00E_TC7_WO0 << 16) | MUX_PB00E_TC7_WO0) +#define PORT_PB00E_TC7_WO0 (1ul << 0) +#define PIN_PB22E_TC7_WO0 54L /**< \brief TC7 signal: WO0 on PB22 mux E */ +#define MUX_PB22E_TC7_WO0 4L +#define PINMUX_PB22E_TC7_WO0 ((PIN_PB22E_TC7_WO0 << 16) | MUX_PB22E_TC7_WO0) +#define PORT_PB22E_TC7_WO0 (1ul << 22) +#define PIN_PA21E_TC7_WO1 21L /**< \brief TC7 signal: WO1 on PA21 mux E */ +#define MUX_PA21E_TC7_WO1 4L +#define PINMUX_PA21E_TC7_WO1 ((PIN_PA21E_TC7_WO1 << 16) | MUX_PA21E_TC7_WO1) +#define PORT_PA21E_TC7_WO1 (1ul << 21) +#define PIN_PB01E_TC7_WO1 33L /**< \brief TC7 signal: WO1 on PB01 mux E */ +#define MUX_PB01E_TC7_WO1 4L +#define PINMUX_PB01E_TC7_WO1 ((PIN_PB01E_TC7_WO1 << 16) | MUX_PB01E_TC7_WO1) +#define PORT_PB01E_TC7_WO1 (1ul << 1) +#define PIN_PB23E_TC7_WO1 55L /**< \brief TC7 signal: WO1 on PB23 mux E */ +#define MUX_PB23E_TC7_WO1 4L +#define PINMUX_PB23E_TC7_WO1 ((PIN_PB23E_TC7_WO1 << 16) | MUX_PB23E_TC7_WO1) +#define PORT_PB23E_TC7_WO1 (1ul << 23) +/* ========== PORT definition for ADC peripheral ========== */ +#define PIN_PA02B_ADC_AIN0 2L /**< \brief ADC signal: AIN0 on PA02 mux B */ +#define MUX_PA02B_ADC_AIN0 1L +#define PINMUX_PA02B_ADC_AIN0 ((PIN_PA02B_ADC_AIN0 << 16) | MUX_PA02B_ADC_AIN0) +#define PORT_PA02B_ADC_AIN0 (1ul << 2) +#define PIN_PA03B_ADC_AIN1 3L /**< \brief ADC signal: AIN1 on PA03 mux B */ +#define MUX_PA03B_ADC_AIN1 1L +#define PINMUX_PA03B_ADC_AIN1 ((PIN_PA03B_ADC_AIN1 << 16) | MUX_PA03B_ADC_AIN1) +#define PORT_PA03B_ADC_AIN1 (1ul << 3) +#define PIN_PB08B_ADC_AIN2 40L /**< \brief ADC signal: AIN2 on PB08 mux B */ +#define MUX_PB08B_ADC_AIN2 1L +#define PINMUX_PB08B_ADC_AIN2 ((PIN_PB08B_ADC_AIN2 << 16) | MUX_PB08B_ADC_AIN2) +#define PORT_PB08B_ADC_AIN2 (1ul << 8) +#define PIN_PB09B_ADC_AIN3 41L /**< \brief ADC signal: AIN3 on PB09 mux B */ +#define MUX_PB09B_ADC_AIN3 1L +#define PINMUX_PB09B_ADC_AIN3 ((PIN_PB09B_ADC_AIN3 << 16) | MUX_PB09B_ADC_AIN3) +#define PORT_PB09B_ADC_AIN3 (1ul << 9) +#define PIN_PA04B_ADC_AIN4 4L /**< \brief ADC signal: AIN4 on PA04 mux B */ +#define MUX_PA04B_ADC_AIN4 1L +#define PINMUX_PA04B_ADC_AIN4 ((PIN_PA04B_ADC_AIN4 << 16) | MUX_PA04B_ADC_AIN4) +#define PORT_PA04B_ADC_AIN4 (1ul << 4) +#define PIN_PA05B_ADC_AIN5 5L /**< \brief ADC signal: AIN5 on PA05 mux B */ +#define MUX_PA05B_ADC_AIN5 1L +#define PINMUX_PA05B_ADC_AIN5 ((PIN_PA05B_ADC_AIN5 << 16) | MUX_PA05B_ADC_AIN5) +#define PORT_PA05B_ADC_AIN5 (1ul << 5) +#define PIN_PA06B_ADC_AIN6 6L /**< \brief ADC signal: AIN6 on PA06 mux B */ +#define MUX_PA06B_ADC_AIN6 1L +#define PINMUX_PA06B_ADC_AIN6 ((PIN_PA06B_ADC_AIN6 << 16) | MUX_PA06B_ADC_AIN6) +#define PORT_PA06B_ADC_AIN6 (1ul << 6) +#define PIN_PA07B_ADC_AIN7 7L /**< \brief ADC signal: AIN7 on PA07 mux B */ +#define MUX_PA07B_ADC_AIN7 1L +#define PINMUX_PA07B_ADC_AIN7 ((PIN_PA07B_ADC_AIN7 << 16) | MUX_PA07B_ADC_AIN7) +#define PORT_PA07B_ADC_AIN7 (1ul << 7) +#define PIN_PB00B_ADC_AIN8 32L /**< \brief ADC signal: AIN8 on PB00 mux B */ +#define MUX_PB00B_ADC_AIN8 1L +#define PINMUX_PB00B_ADC_AIN8 ((PIN_PB00B_ADC_AIN8 << 16) | MUX_PB00B_ADC_AIN8) +#define PORT_PB00B_ADC_AIN8 (1ul << 0) +#define PIN_PB01B_ADC_AIN9 33L /**< \brief ADC signal: AIN9 on PB01 mux B */ +#define MUX_PB01B_ADC_AIN9 1L +#define PINMUX_PB01B_ADC_AIN9 ((PIN_PB01B_ADC_AIN9 << 16) | MUX_PB01B_ADC_AIN9) +#define PORT_PB01B_ADC_AIN9 (1ul << 1) +#define PIN_PB02B_ADC_AIN10 34L /**< \brief ADC signal: AIN10 on PB02 mux B */ +#define MUX_PB02B_ADC_AIN10 1L +#define PINMUX_PB02B_ADC_AIN10 ((PIN_PB02B_ADC_AIN10 << 16) | MUX_PB02B_ADC_AIN10) +#define PORT_PB02B_ADC_AIN10 (1ul << 2) +#define PIN_PB03B_ADC_AIN11 35L /**< \brief ADC signal: AIN11 on PB03 mux B */ +#define MUX_PB03B_ADC_AIN11 1L +#define PINMUX_PB03B_ADC_AIN11 ((PIN_PB03B_ADC_AIN11 << 16) | MUX_PB03B_ADC_AIN11) +#define PORT_PB03B_ADC_AIN11 (1ul << 3) +#define PIN_PB04B_ADC_AIN12 36L /**< \brief ADC signal: AIN12 on PB04 mux B */ +#define MUX_PB04B_ADC_AIN12 1L +#define PINMUX_PB04B_ADC_AIN12 ((PIN_PB04B_ADC_AIN12 << 16) | MUX_PB04B_ADC_AIN12) +#define PORT_PB04B_ADC_AIN12 (1ul << 4) +#define PIN_PB05B_ADC_AIN13 37L /**< \brief ADC signal: AIN13 on PB05 mux B */ +#define MUX_PB05B_ADC_AIN13 1L +#define PINMUX_PB05B_ADC_AIN13 ((PIN_PB05B_ADC_AIN13 << 16) | MUX_PB05B_ADC_AIN13) +#define PORT_PB05B_ADC_AIN13 (1ul << 5) +#define PIN_PB06B_ADC_AIN14 38L /**< \brief ADC signal: AIN14 on PB06 mux B */ +#define MUX_PB06B_ADC_AIN14 1L +#define PINMUX_PB06B_ADC_AIN14 ((PIN_PB06B_ADC_AIN14 << 16) | MUX_PB06B_ADC_AIN14) +#define PORT_PB06B_ADC_AIN14 (1ul << 6) +#define PIN_PB07B_ADC_AIN15 39L /**< \brief ADC signal: AIN15 on PB07 mux B */ +#define MUX_PB07B_ADC_AIN15 1L +#define PINMUX_PB07B_ADC_AIN15 ((PIN_PB07B_ADC_AIN15 << 16) | MUX_PB07B_ADC_AIN15) +#define PORT_PB07B_ADC_AIN15 (1ul << 7) +#define PIN_PA08B_ADC_AIN16 8L /**< \brief ADC signal: AIN16 on PA08 mux B */ +#define MUX_PA08B_ADC_AIN16 1L +#define PINMUX_PA08B_ADC_AIN16 ((PIN_PA08B_ADC_AIN16 << 16) | MUX_PA08B_ADC_AIN16) +#define PORT_PA08B_ADC_AIN16 (1ul << 8) +#define PIN_PA09B_ADC_AIN17 9L /**< \brief ADC signal: AIN17 on PA09 mux B */ +#define MUX_PA09B_ADC_AIN17 1L +#define PINMUX_PA09B_ADC_AIN17 ((PIN_PA09B_ADC_AIN17 << 16) | MUX_PA09B_ADC_AIN17) +#define PORT_PA09B_ADC_AIN17 (1ul << 9) +#define PIN_PA10B_ADC_AIN18 10L /**< \brief ADC signal: AIN18 on PA10 mux B */ +#define MUX_PA10B_ADC_AIN18 1L +#define PINMUX_PA10B_ADC_AIN18 ((PIN_PA10B_ADC_AIN18 << 16) | MUX_PA10B_ADC_AIN18) +#define PORT_PA10B_ADC_AIN18 (1ul << 10) +#define PIN_PA11B_ADC_AIN19 11L /**< \brief ADC signal: AIN19 on PA11 mux B */ +#define MUX_PA11B_ADC_AIN19 1L +#define PINMUX_PA11B_ADC_AIN19 ((PIN_PA11B_ADC_AIN19 << 16) | MUX_PA11B_ADC_AIN19) +#define PORT_PA11B_ADC_AIN19 (1ul << 11) +#define PIN_PA04B_ADC_VREFP 4L /**< \brief ADC signal: VREFP on PA04 mux B */ +#define MUX_PA04B_ADC_VREFP 1L +#define PINMUX_PA04B_ADC_VREFP ((PIN_PA04B_ADC_VREFP << 16) | MUX_PA04B_ADC_VREFP) +#define PORT_PA04B_ADC_VREFP (1ul << 4) +/* ========== PORT definition for AC peripheral ========== */ +#define PIN_PA04B_AC_AIN0 4L /**< \brief AC signal: AIN0 on PA04 mux B */ +#define MUX_PA04B_AC_AIN0 1L +#define PINMUX_PA04B_AC_AIN0 ((PIN_PA04B_AC_AIN0 << 16) | MUX_PA04B_AC_AIN0) +#define PORT_PA04B_AC_AIN0 (1ul << 4) +#define PIN_PA05B_AC_AIN1 5L /**< \brief AC signal: AIN1 on PA05 mux B */ +#define MUX_PA05B_AC_AIN1 1L +#define PINMUX_PA05B_AC_AIN1 ((PIN_PA05B_AC_AIN1 << 16) | MUX_PA05B_AC_AIN1) +#define PORT_PA05B_AC_AIN1 (1ul << 5) +#define PIN_PA06B_AC_AIN2 6L /**< \brief AC signal: AIN2 on PA06 mux B */ +#define MUX_PA06B_AC_AIN2 1L +#define PINMUX_PA06B_AC_AIN2 ((PIN_PA06B_AC_AIN2 << 16) | MUX_PA06B_AC_AIN2) +#define PORT_PA06B_AC_AIN2 (1ul << 6) +#define PIN_PA07B_AC_AIN3 7L /**< \brief AC signal: AIN3 on PA07 mux B */ +#define MUX_PA07B_AC_AIN3 1L +#define PINMUX_PA07B_AC_AIN3 ((PIN_PA07B_AC_AIN3 << 16) | MUX_PA07B_AC_AIN3) +#define PORT_PA07B_AC_AIN3 (1ul << 7) +#define PIN_PA12H_AC_CMP0 12L /**< \brief AC signal: CMP0 on PA12 mux H */ +#define MUX_PA12H_AC_CMP0 7L +#define PINMUX_PA12H_AC_CMP0 ((PIN_PA12H_AC_CMP0 << 16) | MUX_PA12H_AC_CMP0) +#define PORT_PA12H_AC_CMP0 (1ul << 12) +#define PIN_PA18H_AC_CMP0 18L /**< \brief AC signal: CMP0 on PA18 mux H */ +#define MUX_PA18H_AC_CMP0 7L +#define PINMUX_PA18H_AC_CMP0 ((PIN_PA18H_AC_CMP0 << 16) | MUX_PA18H_AC_CMP0) +#define PORT_PA18H_AC_CMP0 (1ul << 18) +#define PIN_PA13H_AC_CMP1 13L /**< \brief AC signal: CMP1 on PA13 mux H */ +#define MUX_PA13H_AC_CMP1 7L +#define PINMUX_PA13H_AC_CMP1 ((PIN_PA13H_AC_CMP1 << 16) | MUX_PA13H_AC_CMP1) +#define PORT_PA13H_AC_CMP1 (1ul << 13) +#define PIN_PA19H_AC_CMP1 19L /**< \brief AC signal: CMP1 on PA19 mux H */ +#define MUX_PA19H_AC_CMP1 7L +#define PINMUX_PA19H_AC_CMP1 ((PIN_PA19H_AC_CMP1 << 16) | MUX_PA19H_AC_CMP1) +#define PORT_PA19H_AC_CMP1 (1ul << 19) +/* ========== PORT definition for DAC peripheral ========== */ +#define PIN_PA02B_DAC_VOUT 2L /**< \brief DAC signal: VOUT on PA02 mux B */ +#define MUX_PA02B_DAC_VOUT 1L +#define PINMUX_PA02B_DAC_VOUT ((PIN_PA02B_DAC_VOUT << 16) | MUX_PA02B_DAC_VOUT) +#define PORT_PA02B_DAC_VOUT (1ul << 2) +#define PIN_PA03B_DAC_VREFP 3L /**< \brief DAC signal: VREFP on PA03 mux B */ +#define MUX_PA03B_DAC_VREFP 1L +#define PINMUX_PA03B_DAC_VREFP ((PIN_PA03B_DAC_VREFP << 16) | MUX_PA03B_DAC_VREFP) +#define PORT_PA03B_DAC_VREFP (1ul << 3) +/* ========== PORT definition for I2S peripheral ========== */ +#define PIN_PA11G_I2S_FS0 11L /**< \brief I2S signal: FS0 on PA11 mux G */ +#define MUX_PA11G_I2S_FS0 6L +#define PINMUX_PA11G_I2S_FS0 ((PIN_PA11G_I2S_FS0 << 16) | MUX_PA11G_I2S_FS0) +#define PORT_PA11G_I2S_FS0 (1ul << 11) +#define PIN_PA21G_I2S_FS0 21L /**< \brief I2S signal: FS0 on PA21 mux G */ +#define MUX_PA21G_I2S_FS0 6L +#define PINMUX_PA21G_I2S_FS0 ((PIN_PA21G_I2S_FS0 << 16) | MUX_PA21G_I2S_FS0) +#define PORT_PA21G_I2S_FS0 (1ul << 21) +#define PIN_PB12G_I2S_FS1 44L /**< \brief I2S signal: FS1 on PB12 mux G */ +#define MUX_PB12G_I2S_FS1 6L +#define PINMUX_PB12G_I2S_FS1 ((PIN_PB12G_I2S_FS1 << 16) | MUX_PB12G_I2S_FS1) +#define PORT_PB12G_I2S_FS1 (1ul << 12) +#define PIN_PB17G_I2S_MCK0 49L /**< \brief I2S signal: MCK0 on PB17 mux G */ +#define MUX_PB17G_I2S_MCK0 6L +#define PINMUX_PB17G_I2S_MCK0 ((PIN_PB17G_I2S_MCK0 << 16) | MUX_PB17G_I2S_MCK0) +#define PORT_PB17G_I2S_MCK0 (1ul << 17) +#define PIN_PA09G_I2S_MCK0 9L /**< \brief I2S signal: MCK0 on PA09 mux G */ +#define MUX_PA09G_I2S_MCK0 6L +#define PINMUX_PA09G_I2S_MCK0 ((PIN_PA09G_I2S_MCK0 << 16) | MUX_PA09G_I2S_MCK0) +#define PORT_PA09G_I2S_MCK0 (1ul << 9) +#define PIN_PB10G_I2S_MCK1 42L /**< \brief I2S signal: MCK1 on PB10 mux G */ +#define MUX_PB10G_I2S_MCK1 6L +#define PINMUX_PB10G_I2S_MCK1 ((PIN_PB10G_I2S_MCK1 << 16) | MUX_PB10G_I2S_MCK1) +#define PORT_PB10G_I2S_MCK1 (1ul << 10) +#define PIN_PA10G_I2S_SCK0 10L /**< \brief I2S signal: SCK0 on PA10 mux G */ +#define MUX_PA10G_I2S_SCK0 6L +#define PINMUX_PA10G_I2S_SCK0 ((PIN_PA10G_I2S_SCK0 << 16) | MUX_PA10G_I2S_SCK0) +#define PORT_PA10G_I2S_SCK0 (1ul << 10) +#define PIN_PA20G_I2S_SCK0 20L /**< \brief I2S signal: SCK0 on PA20 mux G */ +#define MUX_PA20G_I2S_SCK0 6L +#define PINMUX_PA20G_I2S_SCK0 ((PIN_PA20G_I2S_SCK0 << 16) | MUX_PA20G_I2S_SCK0) +#define PORT_PA20G_I2S_SCK0 (1ul << 20) +#define PIN_PB11G_I2S_SCK1 43L /**< \brief I2S signal: SCK1 on PB11 mux G */ +#define MUX_PB11G_I2S_SCK1 6L +#define PINMUX_PB11G_I2S_SCK1 ((PIN_PB11G_I2S_SCK1 << 16) | MUX_PB11G_I2S_SCK1) +#define PORT_PB11G_I2S_SCK1 (1ul << 11) +#define PIN_PA07G_I2S_SD0 7L /**< \brief I2S signal: SD0 on PA07 mux G */ +#define MUX_PA07G_I2S_SD0 6L +#define PINMUX_PA07G_I2S_SD0 ((PIN_PA07G_I2S_SD0 << 16) | MUX_PA07G_I2S_SD0) +#define PORT_PA07G_I2S_SD0 (1ul << 7) +#define PIN_PA19G_I2S_SD0 19L /**< \brief I2S signal: SD0 on PA19 mux G */ +#define MUX_PA19G_I2S_SD0 6L +#define PINMUX_PA19G_I2S_SD0 ((PIN_PA19G_I2S_SD0 << 16) | MUX_PA19G_I2S_SD0) +#define PORT_PA19G_I2S_SD0 (1ul << 19) +#define PIN_PA08G_I2S_SD1 8L /**< \brief I2S signal: SD1 on PA08 mux G */ +#define MUX_PA08G_I2S_SD1 6L +#define PINMUX_PA08G_I2S_SD1 ((PIN_PA08G_I2S_SD1 << 16) | MUX_PA08G_I2S_SD1) +#define PORT_PA08G_I2S_SD1 (1ul << 8) +#define PIN_PB16G_I2S_SD1 48L /**< \brief I2S signal: SD1 on PB16 mux G */ +#define MUX_PB16G_I2S_SD1 6L +#define PINMUX_PB16G_I2S_SD1 ((PIN_PB16G_I2S_SD1 << 16) | MUX_PB16G_I2S_SD1) +#define PORT_PB16G_I2S_SD1 (1ul << 16) + +#endif /* _SAMD21J15B_PIO_ */ diff --git a/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/utils/cmsis/samd21/include/pio/samd21j16a.h b/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/utils/cmsis/samd21/include/pio/samd21j16a.h new file mode 100644 index 0000000..8a31bdf --- /dev/null +++ b/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/utils/cmsis/samd21/include/pio/samd21j16a.h @@ -0,0 +1,1182 @@ +/** + * \file + * + * \brief Peripheral I/O description for SAMD21J16A + * + * Copyright (c) 2014-2018 Microchip Technology Inc. and its subsidiaries. + * + * \asf_license_start + * + * \page License + * + * Subject to your compliance with these terms, you may use Microchip + * software and any derivatives exclusively with Microchip products. + * It is your responsibility to comply with third party license terms applicable + * to your use of third party software (including open source software) that + * may accompany Microchip software. + * + * THIS SOFTWARE IS SUPPLIED BY MICROCHIP "AS IS". NO WARRANTIES, + * WHETHER EXPRESS, IMPLIED OR STATUTORY, APPLY TO THIS SOFTWARE, + * INCLUDING ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, + * AND FITNESS FOR A PARTICULAR PURPOSE. IN NO EVENT WILL MICROCHIP BE + * LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL OR CONSEQUENTIAL + * LOSS, DAMAGE, COST OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE + * SOFTWARE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE + * POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT + * ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY + * RELATED TO THIS SOFTWARE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, + * THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THIS SOFTWARE. + * + * \asf_license_stop + * + */ +/* + * Support and FAQ: visit Microchip Support + */ + +#ifndef _SAMD21J16A_PIO_ +#define _SAMD21J16A_PIO_ + +#define PIN_PA00 0 /**< \brief Pin Number for PA00 */ +#define PORT_PA00 (1ul << 0) /**< \brief PORT Mask for PA00 */ +#define PIN_PA01 1 /**< \brief Pin Number for PA01 */ +#define PORT_PA01 (1ul << 1) /**< \brief PORT Mask for PA01 */ +#define PIN_PA02 2 /**< \brief Pin Number for PA02 */ +#define PORT_PA02 (1ul << 2) /**< \brief PORT Mask for PA02 */ +#define PIN_PA03 3 /**< \brief Pin Number for PA03 */ +#define PORT_PA03 (1ul << 3) /**< \brief PORT Mask for PA03 */ +#define PIN_PA04 4 /**< \brief Pin Number for PA04 */ +#define PORT_PA04 (1ul << 4) /**< \brief PORT Mask for PA04 */ +#define PIN_PA05 5 /**< \brief Pin Number for PA05 */ +#define PORT_PA05 (1ul << 5) /**< \brief PORT Mask for PA05 */ +#define PIN_PA06 6 /**< \brief Pin Number for PA06 */ +#define PORT_PA06 (1ul << 6) /**< \brief PORT Mask for PA06 */ +#define PIN_PA07 7 /**< \brief Pin Number for PA07 */ +#define PORT_PA07 (1ul << 7) /**< \brief PORT Mask for PA07 */ +#define PIN_PA08 8 /**< \brief Pin Number for PA08 */ +#define PORT_PA08 (1ul << 8) /**< \brief PORT Mask for PA08 */ +#define PIN_PA09 9 /**< \brief Pin Number for PA09 */ +#define PORT_PA09 (1ul << 9) /**< \brief PORT Mask for PA09 */ +#define PIN_PA10 10 /**< \brief Pin Number for PA10 */ +#define PORT_PA10 (1ul << 10) /**< \brief PORT Mask for PA10 */ +#define PIN_PA11 11 /**< \brief Pin Number for PA11 */ +#define PORT_PA11 (1ul << 11) /**< \brief PORT Mask for PA11 */ +#define PIN_PA12 12 /**< \brief Pin Number for PA12 */ +#define PORT_PA12 (1ul << 12) /**< \brief PORT Mask for PA12 */ +#define PIN_PA13 13 /**< \brief Pin Number for PA13 */ +#define PORT_PA13 (1ul << 13) /**< \brief PORT Mask for PA13 */ +#define PIN_PA14 14 /**< \brief Pin Number for PA14 */ +#define PORT_PA14 (1ul << 14) /**< \brief PORT Mask for PA14 */ +#define PIN_PA15 15 /**< \brief Pin Number for PA15 */ +#define PORT_PA15 (1ul << 15) /**< \brief PORT Mask for PA15 */ +#define PIN_PA16 16 /**< \brief Pin Number for PA16 */ +#define PORT_PA16 (1ul << 16) /**< \brief PORT Mask for PA16 */ +#define PIN_PA17 17 /**< \brief Pin Number for PA17 */ +#define PORT_PA17 (1ul << 17) /**< \brief PORT Mask for PA17 */ +#define PIN_PA18 18 /**< \brief Pin Number for PA18 */ +#define PORT_PA18 (1ul << 18) /**< \brief PORT Mask for PA18 */ +#define PIN_PA19 19 /**< \brief Pin Number for PA19 */ +#define PORT_PA19 (1ul << 19) /**< \brief PORT Mask for PA19 */ +#define PIN_PA20 20 /**< \brief Pin Number for PA20 */ +#define PORT_PA20 (1ul << 20) /**< \brief PORT Mask for PA20 */ +#define PIN_PA21 21 /**< \brief Pin Number for PA21 */ +#define PORT_PA21 (1ul << 21) /**< \brief PORT Mask for PA21 */ +#define PIN_PA22 22 /**< \brief Pin Number for PA22 */ +#define PORT_PA22 (1ul << 22) /**< \brief PORT Mask for PA22 */ +#define PIN_PA23 23 /**< \brief Pin Number for PA23 */ +#define PORT_PA23 (1ul << 23) /**< \brief PORT Mask for PA23 */ +#define PIN_PA24 24 /**< \brief Pin Number for PA24 */ +#define PORT_PA24 (1ul << 24) /**< \brief PORT Mask for PA24 */ +#define PIN_PA25 25 /**< \brief Pin Number for PA25 */ +#define PORT_PA25 (1ul << 25) /**< \brief PORT Mask for PA25 */ +#define PIN_PA27 27 /**< \brief Pin Number for PA27 */ +#define PORT_PA27 (1ul << 27) /**< \brief PORT Mask for PA27 */ +#define PIN_PA28 28 /**< \brief Pin Number for PA28 */ +#define PORT_PA28 (1ul << 28) /**< \brief PORT Mask for PA28 */ +#define PIN_PA30 30 /**< \brief Pin Number for PA30 */ +#define PORT_PA30 (1ul << 30) /**< \brief PORT Mask for PA30 */ +#define PIN_PA31 31 /**< \brief Pin Number for PA31 */ +#define PORT_PA31 (1ul << 31) /**< \brief PORT Mask for PA31 */ +#define PIN_PB00 32 /**< \brief Pin Number for PB00 */ +#define PORT_PB00 (1ul << 0) /**< \brief PORT Mask for PB00 */ +#define PIN_PB01 33 /**< \brief Pin Number for PB01 */ +#define PORT_PB01 (1ul << 1) /**< \brief PORT Mask for PB01 */ +#define PIN_PB02 34 /**< \brief Pin Number for PB02 */ +#define PORT_PB02 (1ul << 2) /**< \brief PORT Mask for PB02 */ +#define PIN_PB03 35 /**< \brief Pin Number for PB03 */ +#define PORT_PB03 (1ul << 3) /**< \brief PORT Mask for PB03 */ +#define PIN_PB04 36 /**< \brief Pin Number for PB04 */ +#define PORT_PB04 (1ul << 4) /**< \brief PORT Mask for PB04 */ +#define PIN_PB05 37 /**< \brief Pin Number for PB05 */ +#define PORT_PB05 (1ul << 5) /**< \brief PORT Mask for PB05 */ +#define PIN_PB06 38 /**< \brief Pin Number for PB06 */ +#define PORT_PB06 (1ul << 6) /**< \brief PORT Mask for PB06 */ +#define PIN_PB07 39 /**< \brief Pin Number for PB07 */ +#define PORT_PB07 (1ul << 7) /**< \brief PORT Mask for PB07 */ +#define PIN_PB08 40 /**< \brief Pin Number for PB08 */ +#define PORT_PB08 (1ul << 8) /**< \brief PORT Mask for PB08 */ +#define PIN_PB09 41 /**< \brief Pin Number for PB09 */ +#define PORT_PB09 (1ul << 9) /**< \brief PORT Mask for PB09 */ +#define PIN_PB10 42 /**< \brief Pin Number for PB10 */ +#define PORT_PB10 (1ul << 10) /**< \brief PORT Mask for PB10 */ +#define PIN_PB11 43 /**< \brief Pin Number for PB11 */ +#define PORT_PB11 (1ul << 11) /**< \brief PORT Mask for PB11 */ +#define PIN_PB12 44 /**< \brief Pin Number for PB12 */ +#define PORT_PB12 (1ul << 12) /**< \brief PORT Mask for PB12 */ +#define PIN_PB13 45 /**< \brief Pin Number for PB13 */ +#define PORT_PB13 (1ul << 13) /**< \brief PORT Mask for PB13 */ +#define PIN_PB14 46 /**< \brief Pin Number for PB14 */ +#define PORT_PB14 (1ul << 14) /**< \brief PORT Mask for PB14 */ +#define PIN_PB15 47 /**< \brief Pin Number for PB15 */ +#define PORT_PB15 (1ul << 15) /**< \brief PORT Mask for PB15 */ +#define PIN_PB16 48 /**< \brief Pin Number for PB16 */ +#define PORT_PB16 (1ul << 16) /**< \brief PORT Mask for PB16 */ +#define PIN_PB17 49 /**< \brief Pin Number for PB17 */ +#define PORT_PB17 (1ul << 17) /**< \brief PORT Mask for PB17 */ +#define PIN_PB22 54 /**< \brief Pin Number for PB22 */ +#define PORT_PB22 (1ul << 22) /**< \brief PORT Mask for PB22 */ +#define PIN_PB23 55 /**< \brief Pin Number for PB23 */ +#define PORT_PB23 (1ul << 23) /**< \brief PORT Mask for PB23 */ +#define PIN_PB30 62 /**< \brief Pin Number for PB30 */ +#define PORT_PB30 (1ul << 30) /**< \brief PORT Mask for PB30 */ +#define PIN_PB31 63 /**< \brief Pin Number for PB31 */ +#define PORT_PB31 (1ul << 31) /**< \brief PORT Mask for PB31 */ +/* ========== PORT definition for GCLK peripheral ========== */ +#define PIN_PB14H_GCLK_IO0 46L /**< \brief GCLK signal: IO0 on PB14 mux H */ +#define MUX_PB14H_GCLK_IO0 7L +#define PINMUX_PB14H_GCLK_IO0 ((PIN_PB14H_GCLK_IO0 << 16) | MUX_PB14H_GCLK_IO0) +#define PORT_PB14H_GCLK_IO0 (1ul << 14) +#define PIN_PB22H_GCLK_IO0 54L /**< \brief GCLK signal: IO0 on PB22 mux H */ +#define MUX_PB22H_GCLK_IO0 7L +#define PINMUX_PB22H_GCLK_IO0 ((PIN_PB22H_GCLK_IO0 << 16) | MUX_PB22H_GCLK_IO0) +#define PORT_PB22H_GCLK_IO0 (1ul << 22) +#define PIN_PA14H_GCLK_IO0 14L /**< \brief GCLK signal: IO0 on PA14 mux H */ +#define MUX_PA14H_GCLK_IO0 7L +#define PINMUX_PA14H_GCLK_IO0 ((PIN_PA14H_GCLK_IO0 << 16) | MUX_PA14H_GCLK_IO0) +#define PORT_PA14H_GCLK_IO0 (1ul << 14) +#define PIN_PA27H_GCLK_IO0 27L /**< \brief GCLK signal: IO0 on PA27 mux H */ +#define MUX_PA27H_GCLK_IO0 7L +#define PINMUX_PA27H_GCLK_IO0 ((PIN_PA27H_GCLK_IO0 << 16) | MUX_PA27H_GCLK_IO0) +#define PORT_PA27H_GCLK_IO0 (1ul << 27) +#define PIN_PA28H_GCLK_IO0 28L /**< \brief GCLK signal: IO0 on PA28 mux H */ +#define MUX_PA28H_GCLK_IO0 7L +#define PINMUX_PA28H_GCLK_IO0 ((PIN_PA28H_GCLK_IO0 << 16) | MUX_PA28H_GCLK_IO0) +#define PORT_PA28H_GCLK_IO0 (1ul << 28) +#define PIN_PA30H_GCLK_IO0 30L /**< \brief GCLK signal: IO0 on PA30 mux H */ +#define MUX_PA30H_GCLK_IO0 7L +#define PINMUX_PA30H_GCLK_IO0 ((PIN_PA30H_GCLK_IO0 << 16) | MUX_PA30H_GCLK_IO0) +#define PORT_PA30H_GCLK_IO0 (1ul << 30) +#define PIN_PB15H_GCLK_IO1 47L /**< \brief GCLK signal: IO1 on PB15 mux H */ +#define MUX_PB15H_GCLK_IO1 7L +#define PINMUX_PB15H_GCLK_IO1 ((PIN_PB15H_GCLK_IO1 << 16) | MUX_PB15H_GCLK_IO1) +#define PORT_PB15H_GCLK_IO1 (1ul << 15) +#define PIN_PB23H_GCLK_IO1 55L /**< \brief GCLK signal: IO1 on PB23 mux H */ +#define MUX_PB23H_GCLK_IO1 7L +#define PINMUX_PB23H_GCLK_IO1 ((PIN_PB23H_GCLK_IO1 << 16) | MUX_PB23H_GCLK_IO1) +#define PORT_PB23H_GCLK_IO1 (1ul << 23) +#define PIN_PA15H_GCLK_IO1 15L /**< \brief GCLK signal: IO1 on PA15 mux H */ +#define MUX_PA15H_GCLK_IO1 7L +#define PINMUX_PA15H_GCLK_IO1 ((PIN_PA15H_GCLK_IO1 << 16) | MUX_PA15H_GCLK_IO1) +#define PORT_PA15H_GCLK_IO1 (1ul << 15) +#define PIN_PB16H_GCLK_IO2 48L /**< \brief GCLK signal: IO2 on PB16 mux H */ +#define MUX_PB16H_GCLK_IO2 7L +#define PINMUX_PB16H_GCLK_IO2 ((PIN_PB16H_GCLK_IO2 << 16) | MUX_PB16H_GCLK_IO2) +#define PORT_PB16H_GCLK_IO2 (1ul << 16) +#define PIN_PA16H_GCLK_IO2 16L /**< \brief GCLK signal: IO2 on PA16 mux H */ +#define MUX_PA16H_GCLK_IO2 7L +#define PINMUX_PA16H_GCLK_IO2 ((PIN_PA16H_GCLK_IO2 << 16) | MUX_PA16H_GCLK_IO2) +#define PORT_PA16H_GCLK_IO2 (1ul << 16) +#define PIN_PA17H_GCLK_IO3 17L /**< \brief GCLK signal: IO3 on PA17 mux H */ +#define MUX_PA17H_GCLK_IO3 7L +#define PINMUX_PA17H_GCLK_IO3 ((PIN_PA17H_GCLK_IO3 << 16) | MUX_PA17H_GCLK_IO3) +#define PORT_PA17H_GCLK_IO3 (1ul << 17) +#define PIN_PB17H_GCLK_IO3 49L /**< \brief GCLK signal: IO3 on PB17 mux H */ +#define MUX_PB17H_GCLK_IO3 7L +#define PINMUX_PB17H_GCLK_IO3 ((PIN_PB17H_GCLK_IO3 << 16) | MUX_PB17H_GCLK_IO3) +#define PORT_PB17H_GCLK_IO3 (1ul << 17) +#define PIN_PA10H_GCLK_IO4 10L /**< \brief GCLK signal: IO4 on PA10 mux H */ +#define MUX_PA10H_GCLK_IO4 7L +#define PINMUX_PA10H_GCLK_IO4 ((PIN_PA10H_GCLK_IO4 << 16) | MUX_PA10H_GCLK_IO4) +#define PORT_PA10H_GCLK_IO4 (1ul << 10) +#define PIN_PA20H_GCLK_IO4 20L /**< \brief GCLK signal: IO4 on PA20 mux H */ +#define MUX_PA20H_GCLK_IO4 7L +#define PINMUX_PA20H_GCLK_IO4 ((PIN_PA20H_GCLK_IO4 << 16) | MUX_PA20H_GCLK_IO4) +#define PORT_PA20H_GCLK_IO4 (1ul << 20) +#define PIN_PB10H_GCLK_IO4 42L /**< \brief GCLK signal: IO4 on PB10 mux H */ +#define MUX_PB10H_GCLK_IO4 7L +#define PINMUX_PB10H_GCLK_IO4 ((PIN_PB10H_GCLK_IO4 << 16) | MUX_PB10H_GCLK_IO4) +#define PORT_PB10H_GCLK_IO4 (1ul << 10) +#define PIN_PA11H_GCLK_IO5 11L /**< \brief GCLK signal: IO5 on PA11 mux H */ +#define MUX_PA11H_GCLK_IO5 7L +#define PINMUX_PA11H_GCLK_IO5 ((PIN_PA11H_GCLK_IO5 << 16) | MUX_PA11H_GCLK_IO5) +#define PORT_PA11H_GCLK_IO5 (1ul << 11) +#define PIN_PA21H_GCLK_IO5 21L /**< \brief GCLK signal: IO5 on PA21 mux H */ +#define MUX_PA21H_GCLK_IO5 7L +#define PINMUX_PA21H_GCLK_IO5 ((PIN_PA21H_GCLK_IO5 << 16) | MUX_PA21H_GCLK_IO5) +#define PORT_PA21H_GCLK_IO5 (1ul << 21) +#define PIN_PB11H_GCLK_IO5 43L /**< \brief GCLK signal: IO5 on PB11 mux H */ +#define MUX_PB11H_GCLK_IO5 7L +#define PINMUX_PB11H_GCLK_IO5 ((PIN_PB11H_GCLK_IO5 << 16) | MUX_PB11H_GCLK_IO5) +#define PORT_PB11H_GCLK_IO5 (1ul << 11) +#define PIN_PA22H_GCLK_IO6 22L /**< \brief GCLK signal: IO6 on PA22 mux H */ +#define MUX_PA22H_GCLK_IO6 7L +#define PINMUX_PA22H_GCLK_IO6 ((PIN_PA22H_GCLK_IO6 << 16) | MUX_PA22H_GCLK_IO6) +#define PORT_PA22H_GCLK_IO6 (1ul << 22) +#define PIN_PB12H_GCLK_IO6 44L /**< \brief GCLK signal: IO6 on PB12 mux H */ +#define MUX_PB12H_GCLK_IO6 7L +#define PINMUX_PB12H_GCLK_IO6 ((PIN_PB12H_GCLK_IO6 << 16) | MUX_PB12H_GCLK_IO6) +#define PORT_PB12H_GCLK_IO6 (1ul << 12) +#define PIN_PA23H_GCLK_IO7 23L /**< \brief GCLK signal: IO7 on PA23 mux H */ +#define MUX_PA23H_GCLK_IO7 7L +#define PINMUX_PA23H_GCLK_IO7 ((PIN_PA23H_GCLK_IO7 << 16) | MUX_PA23H_GCLK_IO7) +#define PORT_PA23H_GCLK_IO7 (1ul << 23) +#define PIN_PB13H_GCLK_IO7 45L /**< \brief GCLK signal: IO7 on PB13 mux H */ +#define MUX_PB13H_GCLK_IO7 7L +#define PINMUX_PB13H_GCLK_IO7 ((PIN_PB13H_GCLK_IO7 << 16) | MUX_PB13H_GCLK_IO7) +#define PORT_PB13H_GCLK_IO7 (1ul << 13) +/* ========== PORT definition for EIC peripheral ========== */ +#define PIN_PA16A_EIC_EXTINT0 16L /**< \brief EIC signal: EXTINT0 on PA16 mux A */ +#define MUX_PA16A_EIC_EXTINT0 0L +#define PINMUX_PA16A_EIC_EXTINT0 ((PIN_PA16A_EIC_EXTINT0 << 16) | MUX_PA16A_EIC_EXTINT0) +#define PORT_PA16A_EIC_EXTINT0 (1ul << 16) +#define PIN_PB00A_EIC_EXTINT0 32L /**< \brief EIC signal: EXTINT0 on PB00 mux A */ +#define MUX_PB00A_EIC_EXTINT0 0L +#define PINMUX_PB00A_EIC_EXTINT0 ((PIN_PB00A_EIC_EXTINT0 << 16) | MUX_PB00A_EIC_EXTINT0) +#define PORT_PB00A_EIC_EXTINT0 (1ul << 0) +#define PIN_PB16A_EIC_EXTINT0 48L /**< \brief EIC signal: EXTINT0 on PB16 mux A */ +#define MUX_PB16A_EIC_EXTINT0 0L +#define PINMUX_PB16A_EIC_EXTINT0 ((PIN_PB16A_EIC_EXTINT0 << 16) | MUX_PB16A_EIC_EXTINT0) +#define PORT_PB16A_EIC_EXTINT0 (1ul << 16) +#define PIN_PA00A_EIC_EXTINT0 0L /**< \brief EIC signal: EXTINT0 on PA00 mux A */ +#define MUX_PA00A_EIC_EXTINT0 0L +#define PINMUX_PA00A_EIC_EXTINT0 ((PIN_PA00A_EIC_EXTINT0 << 16) | MUX_PA00A_EIC_EXTINT0) +#define PORT_PA00A_EIC_EXTINT0 (1ul << 0) +#define PIN_PA17A_EIC_EXTINT1 17L /**< \brief EIC signal: EXTINT1 on PA17 mux A */ +#define MUX_PA17A_EIC_EXTINT1 0L +#define PINMUX_PA17A_EIC_EXTINT1 ((PIN_PA17A_EIC_EXTINT1 << 16) | MUX_PA17A_EIC_EXTINT1) +#define PORT_PA17A_EIC_EXTINT1 (1ul << 17) +#define PIN_PB01A_EIC_EXTINT1 33L /**< \brief EIC signal: EXTINT1 on PB01 mux A */ +#define MUX_PB01A_EIC_EXTINT1 0L +#define PINMUX_PB01A_EIC_EXTINT1 ((PIN_PB01A_EIC_EXTINT1 << 16) | MUX_PB01A_EIC_EXTINT1) +#define PORT_PB01A_EIC_EXTINT1 (1ul << 1) +#define PIN_PB17A_EIC_EXTINT1 49L /**< \brief EIC signal: EXTINT1 on PB17 mux A */ +#define MUX_PB17A_EIC_EXTINT1 0L +#define PINMUX_PB17A_EIC_EXTINT1 ((PIN_PB17A_EIC_EXTINT1 << 16) | MUX_PB17A_EIC_EXTINT1) +#define PORT_PB17A_EIC_EXTINT1 (1ul << 17) +#define PIN_PA01A_EIC_EXTINT1 1L /**< \brief EIC signal: EXTINT1 on PA01 mux A */ +#define MUX_PA01A_EIC_EXTINT1 0L +#define PINMUX_PA01A_EIC_EXTINT1 ((PIN_PA01A_EIC_EXTINT1 << 16) | MUX_PA01A_EIC_EXTINT1) +#define PORT_PA01A_EIC_EXTINT1 (1ul << 1) +#define PIN_PA18A_EIC_EXTINT2 18L /**< \brief EIC signal: EXTINT2 on PA18 mux A */ +#define MUX_PA18A_EIC_EXTINT2 0L +#define PINMUX_PA18A_EIC_EXTINT2 ((PIN_PA18A_EIC_EXTINT2 << 16) | MUX_PA18A_EIC_EXTINT2) +#define PORT_PA18A_EIC_EXTINT2 (1ul << 18) +#define PIN_PA02A_EIC_EXTINT2 2L /**< \brief EIC signal: EXTINT2 on PA02 mux A */ +#define MUX_PA02A_EIC_EXTINT2 0L +#define PINMUX_PA02A_EIC_EXTINT2 ((PIN_PA02A_EIC_EXTINT2 << 16) | MUX_PA02A_EIC_EXTINT2) +#define PORT_PA02A_EIC_EXTINT2 (1ul << 2) +#define PIN_PB02A_EIC_EXTINT2 34L /**< \brief EIC signal: EXTINT2 on PB02 mux A */ +#define MUX_PB02A_EIC_EXTINT2 0L +#define PINMUX_PB02A_EIC_EXTINT2 ((PIN_PB02A_EIC_EXTINT2 << 16) | MUX_PB02A_EIC_EXTINT2) +#define PORT_PB02A_EIC_EXTINT2 (1ul << 2) +#define PIN_PA03A_EIC_EXTINT3 3L /**< \brief EIC signal: EXTINT3 on PA03 mux A */ +#define MUX_PA03A_EIC_EXTINT3 0L +#define PINMUX_PA03A_EIC_EXTINT3 ((PIN_PA03A_EIC_EXTINT3 << 16) | MUX_PA03A_EIC_EXTINT3) +#define PORT_PA03A_EIC_EXTINT3 (1ul << 3) +#define PIN_PA19A_EIC_EXTINT3 19L /**< \brief EIC signal: EXTINT3 on PA19 mux A */ +#define MUX_PA19A_EIC_EXTINT3 0L +#define PINMUX_PA19A_EIC_EXTINT3 ((PIN_PA19A_EIC_EXTINT3 << 16) | MUX_PA19A_EIC_EXTINT3) +#define PORT_PA19A_EIC_EXTINT3 (1ul << 19) +#define PIN_PB03A_EIC_EXTINT3 35L /**< \brief EIC signal: EXTINT3 on PB03 mux A */ +#define MUX_PB03A_EIC_EXTINT3 0L +#define PINMUX_PB03A_EIC_EXTINT3 ((PIN_PB03A_EIC_EXTINT3 << 16) | MUX_PB03A_EIC_EXTINT3) +#define PORT_PB03A_EIC_EXTINT3 (1ul << 3) +#define PIN_PA04A_EIC_EXTINT4 4L /**< \brief EIC signal: EXTINT4 on PA04 mux A */ +#define MUX_PA04A_EIC_EXTINT4 0L +#define PINMUX_PA04A_EIC_EXTINT4 ((PIN_PA04A_EIC_EXTINT4 << 16) | MUX_PA04A_EIC_EXTINT4) +#define PORT_PA04A_EIC_EXTINT4 (1ul << 4) +#define PIN_PA20A_EIC_EXTINT4 20L /**< \brief EIC signal: EXTINT4 on PA20 mux A */ +#define MUX_PA20A_EIC_EXTINT4 0L +#define PINMUX_PA20A_EIC_EXTINT4 ((PIN_PA20A_EIC_EXTINT4 << 16) | MUX_PA20A_EIC_EXTINT4) +#define PORT_PA20A_EIC_EXTINT4 (1ul << 20) +#define PIN_PB04A_EIC_EXTINT4 36L /**< \brief EIC signal: EXTINT4 on PB04 mux A */ +#define MUX_PB04A_EIC_EXTINT4 0L +#define PINMUX_PB04A_EIC_EXTINT4 ((PIN_PB04A_EIC_EXTINT4 << 16) | MUX_PB04A_EIC_EXTINT4) +#define PORT_PB04A_EIC_EXTINT4 (1ul << 4) +#define PIN_PA05A_EIC_EXTINT5 5L /**< \brief EIC signal: EXTINT5 on PA05 mux A */ +#define MUX_PA05A_EIC_EXTINT5 0L +#define PINMUX_PA05A_EIC_EXTINT5 ((PIN_PA05A_EIC_EXTINT5 << 16) | MUX_PA05A_EIC_EXTINT5) +#define PORT_PA05A_EIC_EXTINT5 (1ul << 5) +#define PIN_PA21A_EIC_EXTINT5 21L /**< \brief EIC signal: EXTINT5 on PA21 mux A */ +#define MUX_PA21A_EIC_EXTINT5 0L +#define PINMUX_PA21A_EIC_EXTINT5 ((PIN_PA21A_EIC_EXTINT5 << 16) | MUX_PA21A_EIC_EXTINT5) +#define PORT_PA21A_EIC_EXTINT5 (1ul << 21) +#define PIN_PB05A_EIC_EXTINT5 37L /**< \brief EIC signal: EXTINT5 on PB05 mux A */ +#define MUX_PB05A_EIC_EXTINT5 0L +#define PINMUX_PB05A_EIC_EXTINT5 ((PIN_PB05A_EIC_EXTINT5 << 16) | MUX_PB05A_EIC_EXTINT5) +#define PORT_PB05A_EIC_EXTINT5 (1ul << 5) +#define PIN_PA06A_EIC_EXTINT6 6L /**< \brief EIC signal: EXTINT6 on PA06 mux A */ +#define MUX_PA06A_EIC_EXTINT6 0L +#define PINMUX_PA06A_EIC_EXTINT6 ((PIN_PA06A_EIC_EXTINT6 << 16) | MUX_PA06A_EIC_EXTINT6) +#define PORT_PA06A_EIC_EXTINT6 (1ul << 6) +#define PIN_PA22A_EIC_EXTINT6 22L /**< \brief EIC signal: EXTINT6 on PA22 mux A */ +#define MUX_PA22A_EIC_EXTINT6 0L +#define PINMUX_PA22A_EIC_EXTINT6 ((PIN_PA22A_EIC_EXTINT6 << 16) | MUX_PA22A_EIC_EXTINT6) +#define PORT_PA22A_EIC_EXTINT6 (1ul << 22) +#define PIN_PB06A_EIC_EXTINT6 38L /**< \brief EIC signal: EXTINT6 on PB06 mux A */ +#define MUX_PB06A_EIC_EXTINT6 0L +#define PINMUX_PB06A_EIC_EXTINT6 ((PIN_PB06A_EIC_EXTINT6 << 16) | MUX_PB06A_EIC_EXTINT6) +#define PORT_PB06A_EIC_EXTINT6 (1ul << 6) +#define PIN_PB22A_EIC_EXTINT6 54L /**< \brief EIC signal: EXTINT6 on PB22 mux A */ +#define MUX_PB22A_EIC_EXTINT6 0L +#define PINMUX_PB22A_EIC_EXTINT6 ((PIN_PB22A_EIC_EXTINT6 << 16) | MUX_PB22A_EIC_EXTINT6) +#define PORT_PB22A_EIC_EXTINT6 (1ul << 22) +#define PIN_PA07A_EIC_EXTINT7 7L /**< \brief EIC signal: EXTINT7 on PA07 mux A */ +#define MUX_PA07A_EIC_EXTINT7 0L +#define PINMUX_PA07A_EIC_EXTINT7 ((PIN_PA07A_EIC_EXTINT7 << 16) | MUX_PA07A_EIC_EXTINT7) +#define PORT_PA07A_EIC_EXTINT7 (1ul << 7) +#define PIN_PA23A_EIC_EXTINT7 23L /**< \brief EIC signal: EXTINT7 on PA23 mux A */ +#define MUX_PA23A_EIC_EXTINT7 0L +#define PINMUX_PA23A_EIC_EXTINT7 ((PIN_PA23A_EIC_EXTINT7 << 16) | MUX_PA23A_EIC_EXTINT7) +#define PORT_PA23A_EIC_EXTINT7 (1ul << 23) +#define PIN_PB07A_EIC_EXTINT7 39L /**< \brief EIC signal: EXTINT7 on PB07 mux A */ +#define MUX_PB07A_EIC_EXTINT7 0L +#define PINMUX_PB07A_EIC_EXTINT7 ((PIN_PB07A_EIC_EXTINT7 << 16) | MUX_PB07A_EIC_EXTINT7) +#define PORT_PB07A_EIC_EXTINT7 (1ul << 7) +#define PIN_PB23A_EIC_EXTINT7 55L /**< \brief EIC signal: EXTINT7 on PB23 mux A */ +#define MUX_PB23A_EIC_EXTINT7 0L +#define PINMUX_PB23A_EIC_EXTINT7 ((PIN_PB23A_EIC_EXTINT7 << 16) | MUX_PB23A_EIC_EXTINT7) +#define PORT_PB23A_EIC_EXTINT7 (1ul << 23) +#define PIN_PA28A_EIC_EXTINT8 28L /**< \brief EIC signal: EXTINT8 on PA28 mux A */ +#define MUX_PA28A_EIC_EXTINT8 0L +#define PINMUX_PA28A_EIC_EXTINT8 ((PIN_PA28A_EIC_EXTINT8 << 16) | MUX_PA28A_EIC_EXTINT8) +#define PORT_PA28A_EIC_EXTINT8 (1ul << 28) +#define PIN_PB08A_EIC_EXTINT8 40L /**< \brief EIC signal: EXTINT8 on PB08 mux A */ +#define MUX_PB08A_EIC_EXTINT8 0L +#define PINMUX_PB08A_EIC_EXTINT8 ((PIN_PB08A_EIC_EXTINT8 << 16) | MUX_PB08A_EIC_EXTINT8) +#define PORT_PB08A_EIC_EXTINT8 (1ul << 8) +#define PIN_PA09A_EIC_EXTINT9 9L /**< \brief EIC signal: EXTINT9 on PA09 mux A */ +#define MUX_PA09A_EIC_EXTINT9 0L +#define PINMUX_PA09A_EIC_EXTINT9 ((PIN_PA09A_EIC_EXTINT9 << 16) | MUX_PA09A_EIC_EXTINT9) +#define PORT_PA09A_EIC_EXTINT9 (1ul << 9) +#define PIN_PB09A_EIC_EXTINT9 41L /**< \brief EIC signal: EXTINT9 on PB09 mux A */ +#define MUX_PB09A_EIC_EXTINT9 0L +#define PINMUX_PB09A_EIC_EXTINT9 ((PIN_PB09A_EIC_EXTINT9 << 16) | MUX_PB09A_EIC_EXTINT9) +#define PORT_PB09A_EIC_EXTINT9 (1ul << 9) +#define PIN_PA10A_EIC_EXTINT10 10L /**< \brief EIC signal: EXTINT10 on PA10 mux A */ +#define MUX_PA10A_EIC_EXTINT10 0L +#define PINMUX_PA10A_EIC_EXTINT10 ((PIN_PA10A_EIC_EXTINT10 << 16) | MUX_PA10A_EIC_EXTINT10) +#define PORT_PA10A_EIC_EXTINT10 (1ul << 10) +#define PIN_PA30A_EIC_EXTINT10 30L /**< \brief EIC signal: EXTINT10 on PA30 mux A */ +#define MUX_PA30A_EIC_EXTINT10 0L +#define PINMUX_PA30A_EIC_EXTINT10 ((PIN_PA30A_EIC_EXTINT10 << 16) | MUX_PA30A_EIC_EXTINT10) +#define PORT_PA30A_EIC_EXTINT10 (1ul << 30) +#define PIN_PB10A_EIC_EXTINT10 42L /**< \brief EIC signal: EXTINT10 on PB10 mux A */ +#define MUX_PB10A_EIC_EXTINT10 0L +#define PINMUX_PB10A_EIC_EXTINT10 ((PIN_PB10A_EIC_EXTINT10 << 16) | MUX_PB10A_EIC_EXTINT10) +#define PORT_PB10A_EIC_EXTINT10 (1ul << 10) +#define PIN_PA11A_EIC_EXTINT11 11L /**< \brief EIC signal: EXTINT11 on PA11 mux A */ +#define MUX_PA11A_EIC_EXTINT11 0L +#define PINMUX_PA11A_EIC_EXTINT11 ((PIN_PA11A_EIC_EXTINT11 << 16) | MUX_PA11A_EIC_EXTINT11) +#define PORT_PA11A_EIC_EXTINT11 (1ul << 11) +#define PIN_PA31A_EIC_EXTINT11 31L /**< \brief EIC signal: EXTINT11 on PA31 mux A */ +#define MUX_PA31A_EIC_EXTINT11 0L +#define PINMUX_PA31A_EIC_EXTINT11 ((PIN_PA31A_EIC_EXTINT11 << 16) | MUX_PA31A_EIC_EXTINT11) +#define PORT_PA31A_EIC_EXTINT11 (1ul << 31) +#define PIN_PB11A_EIC_EXTINT11 43L /**< \brief EIC signal: EXTINT11 on PB11 mux A */ +#define MUX_PB11A_EIC_EXTINT11 0L +#define PINMUX_PB11A_EIC_EXTINT11 ((PIN_PB11A_EIC_EXTINT11 << 16) | MUX_PB11A_EIC_EXTINT11) +#define PORT_PB11A_EIC_EXTINT11 (1ul << 11) +#define PIN_PA12A_EIC_EXTINT12 12L /**< \brief EIC signal: EXTINT12 on PA12 mux A */ +#define MUX_PA12A_EIC_EXTINT12 0L +#define PINMUX_PA12A_EIC_EXTINT12 ((PIN_PA12A_EIC_EXTINT12 << 16) | MUX_PA12A_EIC_EXTINT12) +#define PORT_PA12A_EIC_EXTINT12 (1ul << 12) +#define PIN_PA24A_EIC_EXTINT12 24L /**< \brief EIC signal: EXTINT12 on PA24 mux A */ +#define MUX_PA24A_EIC_EXTINT12 0L +#define PINMUX_PA24A_EIC_EXTINT12 ((PIN_PA24A_EIC_EXTINT12 << 16) | MUX_PA24A_EIC_EXTINT12) +#define PORT_PA24A_EIC_EXTINT12 (1ul << 24) +#define PIN_PB12A_EIC_EXTINT12 44L /**< \brief EIC signal: EXTINT12 on PB12 mux A */ +#define MUX_PB12A_EIC_EXTINT12 0L +#define PINMUX_PB12A_EIC_EXTINT12 ((PIN_PB12A_EIC_EXTINT12 << 16) | MUX_PB12A_EIC_EXTINT12) +#define PORT_PB12A_EIC_EXTINT12 (1ul << 12) +#define PIN_PA13A_EIC_EXTINT13 13L /**< \brief EIC signal: EXTINT13 on PA13 mux A */ +#define MUX_PA13A_EIC_EXTINT13 0L +#define PINMUX_PA13A_EIC_EXTINT13 ((PIN_PA13A_EIC_EXTINT13 << 16) | MUX_PA13A_EIC_EXTINT13) +#define PORT_PA13A_EIC_EXTINT13 (1ul << 13) +#define PIN_PA25A_EIC_EXTINT13 25L /**< \brief EIC signal: EXTINT13 on PA25 mux A */ +#define MUX_PA25A_EIC_EXTINT13 0L +#define PINMUX_PA25A_EIC_EXTINT13 ((PIN_PA25A_EIC_EXTINT13 << 16) | MUX_PA25A_EIC_EXTINT13) +#define PORT_PA25A_EIC_EXTINT13 (1ul << 25) +#define PIN_PB13A_EIC_EXTINT13 45L /**< \brief EIC signal: EXTINT13 on PB13 mux A */ +#define MUX_PB13A_EIC_EXTINT13 0L +#define PINMUX_PB13A_EIC_EXTINT13 ((PIN_PB13A_EIC_EXTINT13 << 16) | MUX_PB13A_EIC_EXTINT13) +#define PORT_PB13A_EIC_EXTINT13 (1ul << 13) +#define PIN_PB14A_EIC_EXTINT14 46L /**< \brief EIC signal: EXTINT14 on PB14 mux A */ +#define MUX_PB14A_EIC_EXTINT14 0L +#define PINMUX_PB14A_EIC_EXTINT14 ((PIN_PB14A_EIC_EXTINT14 << 16) | MUX_PB14A_EIC_EXTINT14) +#define PORT_PB14A_EIC_EXTINT14 (1ul << 14) +#define PIN_PB30A_EIC_EXTINT14 62L /**< \brief EIC signal: EXTINT14 on PB30 mux A */ +#define MUX_PB30A_EIC_EXTINT14 0L +#define PINMUX_PB30A_EIC_EXTINT14 ((PIN_PB30A_EIC_EXTINT14 << 16) | MUX_PB30A_EIC_EXTINT14) +#define PORT_PB30A_EIC_EXTINT14 (1ul << 30) +#define PIN_PA14A_EIC_EXTINT14 14L /**< \brief EIC signal: EXTINT14 on PA14 mux A */ +#define MUX_PA14A_EIC_EXTINT14 0L +#define PINMUX_PA14A_EIC_EXTINT14 ((PIN_PA14A_EIC_EXTINT14 << 16) | MUX_PA14A_EIC_EXTINT14) +#define PORT_PA14A_EIC_EXTINT14 (1ul << 14) +#define PIN_PA15A_EIC_EXTINT15 15L /**< \brief EIC signal: EXTINT15 on PA15 mux A */ +#define MUX_PA15A_EIC_EXTINT15 0L +#define PINMUX_PA15A_EIC_EXTINT15 ((PIN_PA15A_EIC_EXTINT15 << 16) | MUX_PA15A_EIC_EXTINT15) +#define PORT_PA15A_EIC_EXTINT15 (1ul << 15) +#define PIN_PA27A_EIC_EXTINT15 27L /**< \brief EIC signal: EXTINT15 on PA27 mux A */ +#define MUX_PA27A_EIC_EXTINT15 0L +#define PINMUX_PA27A_EIC_EXTINT15 ((PIN_PA27A_EIC_EXTINT15 << 16) | MUX_PA27A_EIC_EXTINT15) +#define PORT_PA27A_EIC_EXTINT15 (1ul << 27) +#define PIN_PB15A_EIC_EXTINT15 47L /**< \brief EIC signal: EXTINT15 on PB15 mux A */ +#define MUX_PB15A_EIC_EXTINT15 0L +#define PINMUX_PB15A_EIC_EXTINT15 ((PIN_PB15A_EIC_EXTINT15 << 16) | MUX_PB15A_EIC_EXTINT15) +#define PORT_PB15A_EIC_EXTINT15 (1ul << 15) +#define PIN_PB31A_EIC_EXTINT15 63L /**< \brief EIC signal: EXTINT15 on PB31 mux A */ +#define MUX_PB31A_EIC_EXTINT15 0L +#define PINMUX_PB31A_EIC_EXTINT15 ((PIN_PB31A_EIC_EXTINT15 << 16) | MUX_PB31A_EIC_EXTINT15) +#define PORT_PB31A_EIC_EXTINT15 (1ul << 31) +#define PIN_PA08A_EIC_NMI 8L /**< \brief EIC signal: NMI on PA08 mux A */ +#define MUX_PA08A_EIC_NMI 0L +#define PINMUX_PA08A_EIC_NMI ((PIN_PA08A_EIC_NMI << 16) | MUX_PA08A_EIC_NMI) +#define PORT_PA08A_EIC_NMI (1ul << 8) +/* ========== PORT definition for USB peripheral ========== */ +#define PIN_PA24G_USB_DM 24L /**< \brief USB signal: DM on PA24 mux G */ +#define MUX_PA24G_USB_DM 6L +#define PINMUX_PA24G_USB_DM ((PIN_PA24G_USB_DM << 16) | MUX_PA24G_USB_DM) +#define PORT_PA24G_USB_DM (1ul << 24) +#define PIN_PA25G_USB_DP 25L /**< \brief USB signal: DP on PA25 mux G */ +#define MUX_PA25G_USB_DP 6L +#define PINMUX_PA25G_USB_DP ((PIN_PA25G_USB_DP << 16) | MUX_PA25G_USB_DP) +#define PORT_PA25G_USB_DP (1ul << 25) +#define PIN_PA23G_USB_SOF_1KHZ 23L /**< \brief USB signal: SOF_1KHZ on PA23 mux G */ +#define MUX_PA23G_USB_SOF_1KHZ 6L +#define PINMUX_PA23G_USB_SOF_1KHZ ((PIN_PA23G_USB_SOF_1KHZ << 16) | MUX_PA23G_USB_SOF_1KHZ) +#define PORT_PA23G_USB_SOF_1KHZ (1ul << 23) +/* ========== PORT definition for SERCOM0 peripheral ========== */ +#define PIN_PA04D_SERCOM0_PAD0 4L /**< \brief SERCOM0 signal: PAD0 on PA04 mux D */ +#define MUX_PA04D_SERCOM0_PAD0 3L +#define PINMUX_PA04D_SERCOM0_PAD0 ((PIN_PA04D_SERCOM0_PAD0 << 16) | MUX_PA04D_SERCOM0_PAD0) +#define PORT_PA04D_SERCOM0_PAD0 (1ul << 4) +#define PIN_PA08C_SERCOM0_PAD0 8L /**< \brief SERCOM0 signal: PAD0 on PA08 mux C */ +#define MUX_PA08C_SERCOM0_PAD0 2L +#define PINMUX_PA08C_SERCOM0_PAD0 ((PIN_PA08C_SERCOM0_PAD0 << 16) | MUX_PA08C_SERCOM0_PAD0) +#define PORT_PA08C_SERCOM0_PAD0 (1ul << 8) +#define PIN_PA05D_SERCOM0_PAD1 5L /**< \brief SERCOM0 signal: PAD1 on PA05 mux D */ +#define MUX_PA05D_SERCOM0_PAD1 3L +#define PINMUX_PA05D_SERCOM0_PAD1 ((PIN_PA05D_SERCOM0_PAD1 << 16) | MUX_PA05D_SERCOM0_PAD1) +#define PORT_PA05D_SERCOM0_PAD1 (1ul << 5) +#define PIN_PA09C_SERCOM0_PAD1 9L /**< \brief SERCOM0 signal: PAD1 on PA09 mux C */ +#define MUX_PA09C_SERCOM0_PAD1 2L +#define PINMUX_PA09C_SERCOM0_PAD1 ((PIN_PA09C_SERCOM0_PAD1 << 16) | MUX_PA09C_SERCOM0_PAD1) +#define PORT_PA09C_SERCOM0_PAD1 (1ul << 9) +#define PIN_PA06D_SERCOM0_PAD2 6L /**< \brief SERCOM0 signal: PAD2 on PA06 mux D */ +#define MUX_PA06D_SERCOM0_PAD2 3L +#define PINMUX_PA06D_SERCOM0_PAD2 ((PIN_PA06D_SERCOM0_PAD2 << 16) | MUX_PA06D_SERCOM0_PAD2) +#define PORT_PA06D_SERCOM0_PAD2 (1ul << 6) +#define PIN_PA10C_SERCOM0_PAD2 10L /**< \brief SERCOM0 signal: PAD2 on PA10 mux C */ +#define MUX_PA10C_SERCOM0_PAD2 2L +#define PINMUX_PA10C_SERCOM0_PAD2 ((PIN_PA10C_SERCOM0_PAD2 << 16) | MUX_PA10C_SERCOM0_PAD2) +#define PORT_PA10C_SERCOM0_PAD2 (1ul << 10) +#define PIN_PA07D_SERCOM0_PAD3 7L /**< \brief SERCOM0 signal: PAD3 on PA07 mux D */ +#define MUX_PA07D_SERCOM0_PAD3 3L +#define PINMUX_PA07D_SERCOM0_PAD3 ((PIN_PA07D_SERCOM0_PAD3 << 16) | MUX_PA07D_SERCOM0_PAD3) +#define PORT_PA07D_SERCOM0_PAD3 (1ul << 7) +#define PIN_PA11C_SERCOM0_PAD3 11L /**< \brief SERCOM0 signal: PAD3 on PA11 mux C */ +#define MUX_PA11C_SERCOM0_PAD3 2L +#define PINMUX_PA11C_SERCOM0_PAD3 ((PIN_PA11C_SERCOM0_PAD3 << 16) | MUX_PA11C_SERCOM0_PAD3) +#define PORT_PA11C_SERCOM0_PAD3 (1ul << 11) +/* ========== PORT definition for SERCOM1 peripheral ========== */ +#define PIN_PA16C_SERCOM1_PAD0 16L /**< \brief SERCOM1 signal: PAD0 on PA16 mux C */ +#define MUX_PA16C_SERCOM1_PAD0 2L +#define PINMUX_PA16C_SERCOM1_PAD0 ((PIN_PA16C_SERCOM1_PAD0 << 16) | MUX_PA16C_SERCOM1_PAD0) +#define PORT_PA16C_SERCOM1_PAD0 (1ul << 16) +#define PIN_PA00D_SERCOM1_PAD0 0L /**< \brief SERCOM1 signal: PAD0 on PA00 mux D */ +#define MUX_PA00D_SERCOM1_PAD0 3L +#define PINMUX_PA00D_SERCOM1_PAD0 ((PIN_PA00D_SERCOM1_PAD0 << 16) | MUX_PA00D_SERCOM1_PAD0) +#define PORT_PA00D_SERCOM1_PAD0 (1ul << 0) +#define PIN_PA17C_SERCOM1_PAD1 17L /**< \brief SERCOM1 signal: PAD1 on PA17 mux C */ +#define MUX_PA17C_SERCOM1_PAD1 2L +#define PINMUX_PA17C_SERCOM1_PAD1 ((PIN_PA17C_SERCOM1_PAD1 << 16) | MUX_PA17C_SERCOM1_PAD1) +#define PORT_PA17C_SERCOM1_PAD1 (1ul << 17) +#define PIN_PA01D_SERCOM1_PAD1 1L /**< \brief SERCOM1 signal: PAD1 on PA01 mux D */ +#define MUX_PA01D_SERCOM1_PAD1 3L +#define PINMUX_PA01D_SERCOM1_PAD1 ((PIN_PA01D_SERCOM1_PAD1 << 16) | MUX_PA01D_SERCOM1_PAD1) +#define PORT_PA01D_SERCOM1_PAD1 (1ul << 1) +#define PIN_PA30D_SERCOM1_PAD2 30L /**< \brief SERCOM1 signal: PAD2 on PA30 mux D */ +#define MUX_PA30D_SERCOM1_PAD2 3L +#define PINMUX_PA30D_SERCOM1_PAD2 ((PIN_PA30D_SERCOM1_PAD2 << 16) | MUX_PA30D_SERCOM1_PAD2) +#define PORT_PA30D_SERCOM1_PAD2 (1ul << 30) +#define PIN_PA18C_SERCOM1_PAD2 18L /**< \brief SERCOM1 signal: PAD2 on PA18 mux C */ +#define MUX_PA18C_SERCOM1_PAD2 2L +#define PINMUX_PA18C_SERCOM1_PAD2 ((PIN_PA18C_SERCOM1_PAD2 << 16) | MUX_PA18C_SERCOM1_PAD2) +#define PORT_PA18C_SERCOM1_PAD2 (1ul << 18) +#define PIN_PA31D_SERCOM1_PAD3 31L /**< \brief SERCOM1 signal: PAD3 on PA31 mux D */ +#define MUX_PA31D_SERCOM1_PAD3 3L +#define PINMUX_PA31D_SERCOM1_PAD3 ((PIN_PA31D_SERCOM1_PAD3 << 16) | MUX_PA31D_SERCOM1_PAD3) +#define PORT_PA31D_SERCOM1_PAD3 (1ul << 31) +#define PIN_PA19C_SERCOM1_PAD3 19L /**< \brief SERCOM1 signal: PAD3 on PA19 mux C */ +#define MUX_PA19C_SERCOM1_PAD3 2L +#define PINMUX_PA19C_SERCOM1_PAD3 ((PIN_PA19C_SERCOM1_PAD3 << 16) | MUX_PA19C_SERCOM1_PAD3) +#define PORT_PA19C_SERCOM1_PAD3 (1ul << 19) +/* ========== PORT definition for SERCOM2 peripheral ========== */ +#define PIN_PA08D_SERCOM2_PAD0 8L /**< \brief SERCOM2 signal: PAD0 on PA08 mux D */ +#define MUX_PA08D_SERCOM2_PAD0 3L +#define PINMUX_PA08D_SERCOM2_PAD0 ((PIN_PA08D_SERCOM2_PAD0 << 16) | MUX_PA08D_SERCOM2_PAD0) +#define PORT_PA08D_SERCOM2_PAD0 (1ul << 8) +#define PIN_PA12C_SERCOM2_PAD0 12L /**< \brief SERCOM2 signal: PAD0 on PA12 mux C */ +#define MUX_PA12C_SERCOM2_PAD0 2L +#define PINMUX_PA12C_SERCOM2_PAD0 ((PIN_PA12C_SERCOM2_PAD0 << 16) | MUX_PA12C_SERCOM2_PAD0) +#define PORT_PA12C_SERCOM2_PAD0 (1ul << 12) +#define PIN_PA09D_SERCOM2_PAD1 9L /**< \brief SERCOM2 signal: PAD1 on PA09 mux D */ +#define MUX_PA09D_SERCOM2_PAD1 3L +#define PINMUX_PA09D_SERCOM2_PAD1 ((PIN_PA09D_SERCOM2_PAD1 << 16) | MUX_PA09D_SERCOM2_PAD1) +#define PORT_PA09D_SERCOM2_PAD1 (1ul << 9) +#define PIN_PA13C_SERCOM2_PAD1 13L /**< \brief SERCOM2 signal: PAD1 on PA13 mux C */ +#define MUX_PA13C_SERCOM2_PAD1 2L +#define PINMUX_PA13C_SERCOM2_PAD1 ((PIN_PA13C_SERCOM2_PAD1 << 16) | MUX_PA13C_SERCOM2_PAD1) +#define PORT_PA13C_SERCOM2_PAD1 (1ul << 13) +#define PIN_PA10D_SERCOM2_PAD2 10L /**< \brief SERCOM2 signal: PAD2 on PA10 mux D */ +#define MUX_PA10D_SERCOM2_PAD2 3L +#define PINMUX_PA10D_SERCOM2_PAD2 ((PIN_PA10D_SERCOM2_PAD2 << 16) | MUX_PA10D_SERCOM2_PAD2) +#define PORT_PA10D_SERCOM2_PAD2 (1ul << 10) +#define PIN_PA14C_SERCOM2_PAD2 14L /**< \brief SERCOM2 signal: PAD2 on PA14 mux C */ +#define MUX_PA14C_SERCOM2_PAD2 2L +#define PINMUX_PA14C_SERCOM2_PAD2 ((PIN_PA14C_SERCOM2_PAD2 << 16) | MUX_PA14C_SERCOM2_PAD2) +#define PORT_PA14C_SERCOM2_PAD2 (1ul << 14) +#define PIN_PA11D_SERCOM2_PAD3 11L /**< \brief SERCOM2 signal: PAD3 on PA11 mux D */ +#define MUX_PA11D_SERCOM2_PAD3 3L +#define PINMUX_PA11D_SERCOM2_PAD3 ((PIN_PA11D_SERCOM2_PAD3 << 16) | MUX_PA11D_SERCOM2_PAD3) +#define PORT_PA11D_SERCOM2_PAD3 (1ul << 11) +#define PIN_PA15C_SERCOM2_PAD3 15L /**< \brief SERCOM2 signal: PAD3 on PA15 mux C */ +#define MUX_PA15C_SERCOM2_PAD3 2L +#define PINMUX_PA15C_SERCOM2_PAD3 ((PIN_PA15C_SERCOM2_PAD3 << 16) | MUX_PA15C_SERCOM2_PAD3) +#define PORT_PA15C_SERCOM2_PAD3 (1ul << 15) +/* ========== PORT definition for SERCOM3 peripheral ========== */ +#define PIN_PA16D_SERCOM3_PAD0 16L /**< \brief SERCOM3 signal: PAD0 on PA16 mux D */ +#define MUX_PA16D_SERCOM3_PAD0 3L +#define PINMUX_PA16D_SERCOM3_PAD0 ((PIN_PA16D_SERCOM3_PAD0 << 16) | MUX_PA16D_SERCOM3_PAD0) +#define PORT_PA16D_SERCOM3_PAD0 (1ul << 16) +#define PIN_PA22C_SERCOM3_PAD0 22L /**< \brief SERCOM3 signal: PAD0 on PA22 mux C */ +#define MUX_PA22C_SERCOM3_PAD0 2L +#define PINMUX_PA22C_SERCOM3_PAD0 ((PIN_PA22C_SERCOM3_PAD0 << 16) | MUX_PA22C_SERCOM3_PAD0) +#define PORT_PA22C_SERCOM3_PAD0 (1ul << 22) +#define PIN_PA17D_SERCOM3_PAD1 17L /**< \brief SERCOM3 signal: PAD1 on PA17 mux D */ +#define MUX_PA17D_SERCOM3_PAD1 3L +#define PINMUX_PA17D_SERCOM3_PAD1 ((PIN_PA17D_SERCOM3_PAD1 << 16) | MUX_PA17D_SERCOM3_PAD1) +#define PORT_PA17D_SERCOM3_PAD1 (1ul << 17) +#define PIN_PA23C_SERCOM3_PAD1 23L /**< \brief SERCOM3 signal: PAD1 on PA23 mux C */ +#define MUX_PA23C_SERCOM3_PAD1 2L +#define PINMUX_PA23C_SERCOM3_PAD1 ((PIN_PA23C_SERCOM3_PAD1 << 16) | MUX_PA23C_SERCOM3_PAD1) +#define PORT_PA23C_SERCOM3_PAD1 (1ul << 23) +#define PIN_PA18D_SERCOM3_PAD2 18L /**< \brief SERCOM3 signal: PAD2 on PA18 mux D */ +#define MUX_PA18D_SERCOM3_PAD2 3L +#define PINMUX_PA18D_SERCOM3_PAD2 ((PIN_PA18D_SERCOM3_PAD2 << 16) | MUX_PA18D_SERCOM3_PAD2) +#define PORT_PA18D_SERCOM3_PAD2 (1ul << 18) +#define PIN_PA20D_SERCOM3_PAD2 20L /**< \brief SERCOM3 signal: PAD2 on PA20 mux D */ +#define MUX_PA20D_SERCOM3_PAD2 3L +#define PINMUX_PA20D_SERCOM3_PAD2 ((PIN_PA20D_SERCOM3_PAD2 << 16) | MUX_PA20D_SERCOM3_PAD2) +#define PORT_PA20D_SERCOM3_PAD2 (1ul << 20) +#define PIN_PA24C_SERCOM3_PAD2 24L /**< \brief SERCOM3 signal: PAD2 on PA24 mux C */ +#define MUX_PA24C_SERCOM3_PAD2 2L +#define PINMUX_PA24C_SERCOM3_PAD2 ((PIN_PA24C_SERCOM3_PAD2 << 16) | MUX_PA24C_SERCOM3_PAD2) +#define PORT_PA24C_SERCOM3_PAD2 (1ul << 24) +#define PIN_PA19D_SERCOM3_PAD3 19L /**< \brief SERCOM3 signal: PAD3 on PA19 mux D */ +#define MUX_PA19D_SERCOM3_PAD3 3L +#define PINMUX_PA19D_SERCOM3_PAD3 ((PIN_PA19D_SERCOM3_PAD3 << 16) | MUX_PA19D_SERCOM3_PAD3) +#define PORT_PA19D_SERCOM3_PAD3 (1ul << 19) +#define PIN_PA21D_SERCOM3_PAD3 21L /**< \brief SERCOM3 signal: PAD3 on PA21 mux D */ +#define MUX_PA21D_SERCOM3_PAD3 3L +#define PINMUX_PA21D_SERCOM3_PAD3 ((PIN_PA21D_SERCOM3_PAD3 << 16) | MUX_PA21D_SERCOM3_PAD3) +#define PORT_PA21D_SERCOM3_PAD3 (1ul << 21) +#define PIN_PA25C_SERCOM3_PAD3 25L /**< \brief SERCOM3 signal: PAD3 on PA25 mux C */ +#define MUX_PA25C_SERCOM3_PAD3 2L +#define PINMUX_PA25C_SERCOM3_PAD3 ((PIN_PA25C_SERCOM3_PAD3 << 16) | MUX_PA25C_SERCOM3_PAD3) +#define PORT_PA25C_SERCOM3_PAD3 (1ul << 25) +/* ========== PORT definition for SERCOM4 peripheral ========== */ +#define PIN_PA12D_SERCOM4_PAD0 12L /**< \brief SERCOM4 signal: PAD0 on PA12 mux D */ +#define MUX_PA12D_SERCOM4_PAD0 3L +#define PINMUX_PA12D_SERCOM4_PAD0 ((PIN_PA12D_SERCOM4_PAD0 << 16) | MUX_PA12D_SERCOM4_PAD0) +#define PORT_PA12D_SERCOM4_PAD0 (1ul << 12) +#define PIN_PB08D_SERCOM4_PAD0 40L /**< \brief SERCOM4 signal: PAD0 on PB08 mux D */ +#define MUX_PB08D_SERCOM4_PAD0 3L +#define PINMUX_PB08D_SERCOM4_PAD0 ((PIN_PB08D_SERCOM4_PAD0 << 16) | MUX_PB08D_SERCOM4_PAD0) +#define PORT_PB08D_SERCOM4_PAD0 (1ul << 8) +#define PIN_PB12C_SERCOM4_PAD0 44L /**< \brief SERCOM4 signal: PAD0 on PB12 mux C */ +#define MUX_PB12C_SERCOM4_PAD0 2L +#define PINMUX_PB12C_SERCOM4_PAD0 ((PIN_PB12C_SERCOM4_PAD0 << 16) | MUX_PB12C_SERCOM4_PAD0) +#define PORT_PB12C_SERCOM4_PAD0 (1ul << 12) +#define PIN_PA13D_SERCOM4_PAD1 13L /**< \brief SERCOM4 signal: PAD1 on PA13 mux D */ +#define MUX_PA13D_SERCOM4_PAD1 3L +#define PINMUX_PA13D_SERCOM4_PAD1 ((PIN_PA13D_SERCOM4_PAD1 << 16) | MUX_PA13D_SERCOM4_PAD1) +#define PORT_PA13D_SERCOM4_PAD1 (1ul << 13) +#define PIN_PB09D_SERCOM4_PAD1 41L /**< \brief SERCOM4 signal: PAD1 on PB09 mux D */ +#define MUX_PB09D_SERCOM4_PAD1 3L +#define PINMUX_PB09D_SERCOM4_PAD1 ((PIN_PB09D_SERCOM4_PAD1 << 16) | MUX_PB09D_SERCOM4_PAD1) +#define PORT_PB09D_SERCOM4_PAD1 (1ul << 9) +#define PIN_PB13C_SERCOM4_PAD1 45L /**< \brief SERCOM4 signal: PAD1 on PB13 mux C */ +#define MUX_PB13C_SERCOM4_PAD1 2L +#define PINMUX_PB13C_SERCOM4_PAD1 ((PIN_PB13C_SERCOM4_PAD1 << 16) | MUX_PB13C_SERCOM4_PAD1) +#define PORT_PB13C_SERCOM4_PAD1 (1ul << 13) +#define PIN_PA14D_SERCOM4_PAD2 14L /**< \brief SERCOM4 signal: PAD2 on PA14 mux D */ +#define MUX_PA14D_SERCOM4_PAD2 3L +#define PINMUX_PA14D_SERCOM4_PAD2 ((PIN_PA14D_SERCOM4_PAD2 << 16) | MUX_PA14D_SERCOM4_PAD2) +#define PORT_PA14D_SERCOM4_PAD2 (1ul << 14) +#define PIN_PB10D_SERCOM4_PAD2 42L /**< \brief SERCOM4 signal: PAD2 on PB10 mux D */ +#define MUX_PB10D_SERCOM4_PAD2 3L +#define PINMUX_PB10D_SERCOM4_PAD2 ((PIN_PB10D_SERCOM4_PAD2 << 16) | MUX_PB10D_SERCOM4_PAD2) +#define PORT_PB10D_SERCOM4_PAD2 (1ul << 10) +#define PIN_PB14C_SERCOM4_PAD2 46L /**< \brief SERCOM4 signal: PAD2 on PB14 mux C */ +#define MUX_PB14C_SERCOM4_PAD2 2L +#define PINMUX_PB14C_SERCOM4_PAD2 ((PIN_PB14C_SERCOM4_PAD2 << 16) | MUX_PB14C_SERCOM4_PAD2) +#define PORT_PB14C_SERCOM4_PAD2 (1ul << 14) +#define PIN_PA15D_SERCOM4_PAD3 15L /**< \brief SERCOM4 signal: PAD3 on PA15 mux D */ +#define MUX_PA15D_SERCOM4_PAD3 3L +#define PINMUX_PA15D_SERCOM4_PAD3 ((PIN_PA15D_SERCOM4_PAD3 << 16) | MUX_PA15D_SERCOM4_PAD3) +#define PORT_PA15D_SERCOM4_PAD3 (1ul << 15) +#define PIN_PB11D_SERCOM4_PAD3 43L /**< \brief SERCOM4 signal: PAD3 on PB11 mux D */ +#define MUX_PB11D_SERCOM4_PAD3 3L +#define PINMUX_PB11D_SERCOM4_PAD3 ((PIN_PB11D_SERCOM4_PAD3 << 16) | MUX_PB11D_SERCOM4_PAD3) +#define PORT_PB11D_SERCOM4_PAD3 (1ul << 11) +#define PIN_PB15C_SERCOM4_PAD3 47L /**< \brief SERCOM4 signal: PAD3 on PB15 mux C */ +#define MUX_PB15C_SERCOM4_PAD3 2L +#define PINMUX_PB15C_SERCOM4_PAD3 ((PIN_PB15C_SERCOM4_PAD3 << 16) | MUX_PB15C_SERCOM4_PAD3) +#define PORT_PB15C_SERCOM4_PAD3 (1ul << 15) +/* ========== PORT definition for SERCOM5 peripheral ========== */ +#define PIN_PB16C_SERCOM5_PAD0 48L /**< \brief SERCOM5 signal: PAD0 on PB16 mux C */ +#define MUX_PB16C_SERCOM5_PAD0 2L +#define PINMUX_PB16C_SERCOM5_PAD0 ((PIN_PB16C_SERCOM5_PAD0 << 16) | MUX_PB16C_SERCOM5_PAD0) +#define PORT_PB16C_SERCOM5_PAD0 (1ul << 16) +#define PIN_PA22D_SERCOM5_PAD0 22L /**< \brief SERCOM5 signal: PAD0 on PA22 mux D */ +#define MUX_PA22D_SERCOM5_PAD0 3L +#define PINMUX_PA22D_SERCOM5_PAD0 ((PIN_PA22D_SERCOM5_PAD0 << 16) | MUX_PA22D_SERCOM5_PAD0) +#define PORT_PA22D_SERCOM5_PAD0 (1ul << 22) +#define PIN_PB02D_SERCOM5_PAD0 34L /**< \brief SERCOM5 signal: PAD0 on PB02 mux D */ +#define MUX_PB02D_SERCOM5_PAD0 3L +#define PINMUX_PB02D_SERCOM5_PAD0 ((PIN_PB02D_SERCOM5_PAD0 << 16) | MUX_PB02D_SERCOM5_PAD0) +#define PORT_PB02D_SERCOM5_PAD0 (1ul << 2) +#define PIN_PB30D_SERCOM5_PAD0 62L /**< \brief SERCOM5 signal: PAD0 on PB30 mux D */ +#define MUX_PB30D_SERCOM5_PAD0 3L +#define PINMUX_PB30D_SERCOM5_PAD0 ((PIN_PB30D_SERCOM5_PAD0 << 16) | MUX_PB30D_SERCOM5_PAD0) +#define PORT_PB30D_SERCOM5_PAD0 (1ul << 30) +#define PIN_PB17C_SERCOM5_PAD1 49L /**< \brief SERCOM5 signal: PAD1 on PB17 mux C */ +#define MUX_PB17C_SERCOM5_PAD1 2L +#define PINMUX_PB17C_SERCOM5_PAD1 ((PIN_PB17C_SERCOM5_PAD1 << 16) | MUX_PB17C_SERCOM5_PAD1) +#define PORT_PB17C_SERCOM5_PAD1 (1ul << 17) +#define PIN_PA23D_SERCOM5_PAD1 23L /**< \brief SERCOM5 signal: PAD1 on PA23 mux D */ +#define MUX_PA23D_SERCOM5_PAD1 3L +#define PINMUX_PA23D_SERCOM5_PAD1 ((PIN_PA23D_SERCOM5_PAD1 << 16) | MUX_PA23D_SERCOM5_PAD1) +#define PORT_PA23D_SERCOM5_PAD1 (1ul << 23) +#define PIN_PB03D_SERCOM5_PAD1 35L /**< \brief SERCOM5 signal: PAD1 on PB03 mux D */ +#define MUX_PB03D_SERCOM5_PAD1 3L +#define PINMUX_PB03D_SERCOM5_PAD1 ((PIN_PB03D_SERCOM5_PAD1 << 16) | MUX_PB03D_SERCOM5_PAD1) +#define PORT_PB03D_SERCOM5_PAD1 (1ul << 3) +#define PIN_PB31D_SERCOM5_PAD1 63L /**< \brief SERCOM5 signal: PAD1 on PB31 mux D */ +#define MUX_PB31D_SERCOM5_PAD1 3L +#define PINMUX_PB31D_SERCOM5_PAD1 ((PIN_PB31D_SERCOM5_PAD1 << 16) | MUX_PB31D_SERCOM5_PAD1) +#define PORT_PB31D_SERCOM5_PAD1 (1ul << 31) +#define PIN_PA24D_SERCOM5_PAD2 24L /**< \brief SERCOM5 signal: PAD2 on PA24 mux D */ +#define MUX_PA24D_SERCOM5_PAD2 3L +#define PINMUX_PA24D_SERCOM5_PAD2 ((PIN_PA24D_SERCOM5_PAD2 << 16) | MUX_PA24D_SERCOM5_PAD2) +#define PORT_PA24D_SERCOM5_PAD2 (1ul << 24) +#define PIN_PB00D_SERCOM5_PAD2 32L /**< \brief SERCOM5 signal: PAD2 on PB00 mux D */ +#define MUX_PB00D_SERCOM5_PAD2 3L +#define PINMUX_PB00D_SERCOM5_PAD2 ((PIN_PB00D_SERCOM5_PAD2 << 16) | MUX_PB00D_SERCOM5_PAD2) +#define PORT_PB00D_SERCOM5_PAD2 (1ul << 0) +#define PIN_PB22D_SERCOM5_PAD2 54L /**< \brief SERCOM5 signal: PAD2 on PB22 mux D */ +#define MUX_PB22D_SERCOM5_PAD2 3L +#define PINMUX_PB22D_SERCOM5_PAD2 ((PIN_PB22D_SERCOM5_PAD2 << 16) | MUX_PB22D_SERCOM5_PAD2) +#define PORT_PB22D_SERCOM5_PAD2 (1ul << 22) +#define PIN_PA20C_SERCOM5_PAD2 20L /**< \brief SERCOM5 signal: PAD2 on PA20 mux C */ +#define MUX_PA20C_SERCOM5_PAD2 2L +#define PINMUX_PA20C_SERCOM5_PAD2 ((PIN_PA20C_SERCOM5_PAD2 << 16) | MUX_PA20C_SERCOM5_PAD2) +#define PORT_PA20C_SERCOM5_PAD2 (1ul << 20) +#define PIN_PA25D_SERCOM5_PAD3 25L /**< \brief SERCOM5 signal: PAD3 on PA25 mux D */ +#define MUX_PA25D_SERCOM5_PAD3 3L +#define PINMUX_PA25D_SERCOM5_PAD3 ((PIN_PA25D_SERCOM5_PAD3 << 16) | MUX_PA25D_SERCOM5_PAD3) +#define PORT_PA25D_SERCOM5_PAD3 (1ul << 25) +#define PIN_PB01D_SERCOM5_PAD3 33L /**< \brief SERCOM5 signal: PAD3 on PB01 mux D */ +#define MUX_PB01D_SERCOM5_PAD3 3L +#define PINMUX_PB01D_SERCOM5_PAD3 ((PIN_PB01D_SERCOM5_PAD3 << 16) | MUX_PB01D_SERCOM5_PAD3) +#define PORT_PB01D_SERCOM5_PAD3 (1ul << 1) +#define PIN_PB23D_SERCOM5_PAD3 55L /**< \brief SERCOM5 signal: PAD3 on PB23 mux D */ +#define MUX_PB23D_SERCOM5_PAD3 3L +#define PINMUX_PB23D_SERCOM5_PAD3 ((PIN_PB23D_SERCOM5_PAD3 << 16) | MUX_PB23D_SERCOM5_PAD3) +#define PORT_PB23D_SERCOM5_PAD3 (1ul << 23) +#define PIN_PA21C_SERCOM5_PAD3 21L /**< \brief SERCOM5 signal: PAD3 on PA21 mux C */ +#define MUX_PA21C_SERCOM5_PAD3 2L +#define PINMUX_PA21C_SERCOM5_PAD3 ((PIN_PA21C_SERCOM5_PAD3 << 16) | MUX_PA21C_SERCOM5_PAD3) +#define PORT_PA21C_SERCOM5_PAD3 (1ul << 21) +/* ========== PORT definition for TCC0 peripheral ========== */ +#define PIN_PA04E_TCC0_WO0 4L /**< \brief TCC0 signal: WO0 on PA04 mux E */ +#define MUX_PA04E_TCC0_WO0 4L +#define PINMUX_PA04E_TCC0_WO0 ((PIN_PA04E_TCC0_WO0 << 16) | MUX_PA04E_TCC0_WO0) +#define PORT_PA04E_TCC0_WO0 (1ul << 4) +#define PIN_PA08E_TCC0_WO0 8L /**< \brief TCC0 signal: WO0 on PA08 mux E */ +#define MUX_PA08E_TCC0_WO0 4L +#define PINMUX_PA08E_TCC0_WO0 ((PIN_PA08E_TCC0_WO0 << 16) | MUX_PA08E_TCC0_WO0) +#define PORT_PA08E_TCC0_WO0 (1ul << 8) +#define PIN_PB30E_TCC0_WO0 62L /**< \brief TCC0 signal: WO0 on PB30 mux E */ +#define MUX_PB30E_TCC0_WO0 4L +#define PINMUX_PB30E_TCC0_WO0 ((PIN_PB30E_TCC0_WO0 << 16) | MUX_PB30E_TCC0_WO0) +#define PORT_PB30E_TCC0_WO0 (1ul << 30) +#define PIN_PA05E_TCC0_WO1 5L /**< \brief TCC0 signal: WO1 on PA05 mux E */ +#define MUX_PA05E_TCC0_WO1 4L +#define PINMUX_PA05E_TCC0_WO1 ((PIN_PA05E_TCC0_WO1 << 16) | MUX_PA05E_TCC0_WO1) +#define PORT_PA05E_TCC0_WO1 (1ul << 5) +#define PIN_PA09E_TCC0_WO1 9L /**< \brief TCC0 signal: WO1 on PA09 mux E */ +#define MUX_PA09E_TCC0_WO1 4L +#define PINMUX_PA09E_TCC0_WO1 ((PIN_PA09E_TCC0_WO1 << 16) | MUX_PA09E_TCC0_WO1) +#define PORT_PA09E_TCC0_WO1 (1ul << 9) +#define PIN_PB31E_TCC0_WO1 63L /**< \brief TCC0 signal: WO1 on PB31 mux E */ +#define MUX_PB31E_TCC0_WO1 4L +#define PINMUX_PB31E_TCC0_WO1 ((PIN_PB31E_TCC0_WO1 << 16) | MUX_PB31E_TCC0_WO1) +#define PORT_PB31E_TCC0_WO1 (1ul << 31) +#define PIN_PA10F_TCC0_WO2 10L /**< \brief TCC0 signal: WO2 on PA10 mux F */ +#define MUX_PA10F_TCC0_WO2 5L +#define PINMUX_PA10F_TCC0_WO2 ((PIN_PA10F_TCC0_WO2 << 16) | MUX_PA10F_TCC0_WO2) +#define PORT_PA10F_TCC0_WO2 (1ul << 10) +#define PIN_PA18F_TCC0_WO2 18L /**< \brief TCC0 signal: WO2 on PA18 mux F */ +#define MUX_PA18F_TCC0_WO2 5L +#define PINMUX_PA18F_TCC0_WO2 ((PIN_PA18F_TCC0_WO2 << 16) | MUX_PA18F_TCC0_WO2) +#define PORT_PA18F_TCC0_WO2 (1ul << 18) +#define PIN_PA11F_TCC0_WO3 11L /**< \brief TCC0 signal: WO3 on PA11 mux F */ +#define MUX_PA11F_TCC0_WO3 5L +#define PINMUX_PA11F_TCC0_WO3 ((PIN_PA11F_TCC0_WO3 << 16) | MUX_PA11F_TCC0_WO3) +#define PORT_PA11F_TCC0_WO3 (1ul << 11) +#define PIN_PA19F_TCC0_WO3 19L /**< \brief TCC0 signal: WO3 on PA19 mux F */ +#define MUX_PA19F_TCC0_WO3 5L +#define PINMUX_PA19F_TCC0_WO3 ((PIN_PA19F_TCC0_WO3 << 16) | MUX_PA19F_TCC0_WO3) +#define PORT_PA19F_TCC0_WO3 (1ul << 19) +#define PIN_PA14F_TCC0_WO4 14L /**< \brief TCC0 signal: WO4 on PA14 mux F */ +#define MUX_PA14F_TCC0_WO4 5L +#define PINMUX_PA14F_TCC0_WO4 ((PIN_PA14F_TCC0_WO4 << 16) | MUX_PA14F_TCC0_WO4) +#define PORT_PA14F_TCC0_WO4 (1ul << 14) +#define PIN_PA22F_TCC0_WO4 22L /**< \brief TCC0 signal: WO4 on PA22 mux F */ +#define MUX_PA22F_TCC0_WO4 5L +#define PINMUX_PA22F_TCC0_WO4 ((PIN_PA22F_TCC0_WO4 << 16) | MUX_PA22F_TCC0_WO4) +#define PORT_PA22F_TCC0_WO4 (1ul << 22) +#define PIN_PB10F_TCC0_WO4 42L /**< \brief TCC0 signal: WO4 on PB10 mux F */ +#define MUX_PB10F_TCC0_WO4 5L +#define PINMUX_PB10F_TCC0_WO4 ((PIN_PB10F_TCC0_WO4 << 16) | MUX_PB10F_TCC0_WO4) +#define PORT_PB10F_TCC0_WO4 (1ul << 10) +#define PIN_PB16F_TCC0_WO4 48L /**< \brief TCC0 signal: WO4 on PB16 mux F */ +#define MUX_PB16F_TCC0_WO4 5L +#define PINMUX_PB16F_TCC0_WO4 ((PIN_PB16F_TCC0_WO4 << 16) | MUX_PB16F_TCC0_WO4) +#define PORT_PB16F_TCC0_WO4 (1ul << 16) +#define PIN_PA15F_TCC0_WO5 15L /**< \brief TCC0 signal: WO5 on PA15 mux F */ +#define MUX_PA15F_TCC0_WO5 5L +#define PINMUX_PA15F_TCC0_WO5 ((PIN_PA15F_TCC0_WO5 << 16) | MUX_PA15F_TCC0_WO5) +#define PORT_PA15F_TCC0_WO5 (1ul << 15) +#define PIN_PA23F_TCC0_WO5 23L /**< \brief TCC0 signal: WO5 on PA23 mux F */ +#define MUX_PA23F_TCC0_WO5 5L +#define PINMUX_PA23F_TCC0_WO5 ((PIN_PA23F_TCC0_WO5 << 16) | MUX_PA23F_TCC0_WO5) +#define PORT_PA23F_TCC0_WO5 (1ul << 23) +#define PIN_PB11F_TCC0_WO5 43L /**< \brief TCC0 signal: WO5 on PB11 mux F */ +#define MUX_PB11F_TCC0_WO5 5L +#define PINMUX_PB11F_TCC0_WO5 ((PIN_PB11F_TCC0_WO5 << 16) | MUX_PB11F_TCC0_WO5) +#define PORT_PB11F_TCC0_WO5 (1ul << 11) +#define PIN_PB17F_TCC0_WO5 49L /**< \brief TCC0 signal: WO5 on PB17 mux F */ +#define MUX_PB17F_TCC0_WO5 5L +#define PINMUX_PB17F_TCC0_WO5 ((PIN_PB17F_TCC0_WO5 << 16) | MUX_PB17F_TCC0_WO5) +#define PORT_PB17F_TCC0_WO5 (1ul << 17) +#define PIN_PA12F_TCC0_WO6 12L /**< \brief TCC0 signal: WO6 on PA12 mux F */ +#define MUX_PA12F_TCC0_WO6 5L +#define PINMUX_PA12F_TCC0_WO6 ((PIN_PA12F_TCC0_WO6 << 16) | MUX_PA12F_TCC0_WO6) +#define PORT_PA12F_TCC0_WO6 (1ul << 12) +#define PIN_PA20F_TCC0_WO6 20L /**< \brief TCC0 signal: WO6 on PA20 mux F */ +#define MUX_PA20F_TCC0_WO6 5L +#define PINMUX_PA20F_TCC0_WO6 ((PIN_PA20F_TCC0_WO6 << 16) | MUX_PA20F_TCC0_WO6) +#define PORT_PA20F_TCC0_WO6 (1ul << 20) +#define PIN_PB12F_TCC0_WO6 44L /**< \brief TCC0 signal: WO6 on PB12 mux F */ +#define MUX_PB12F_TCC0_WO6 5L +#define PINMUX_PB12F_TCC0_WO6 ((PIN_PB12F_TCC0_WO6 << 16) | MUX_PB12F_TCC0_WO6) +#define PORT_PB12F_TCC0_WO6 (1ul << 12) +#define PIN_PA16F_TCC0_WO6 16L /**< \brief TCC0 signal: WO6 on PA16 mux F */ +#define MUX_PA16F_TCC0_WO6 5L +#define PINMUX_PA16F_TCC0_WO6 ((PIN_PA16F_TCC0_WO6 << 16) | MUX_PA16F_TCC0_WO6) +#define PORT_PA16F_TCC0_WO6 (1ul << 16) +#define PIN_PA13F_TCC0_WO7 13L /**< \brief TCC0 signal: WO7 on PA13 mux F */ +#define MUX_PA13F_TCC0_WO7 5L +#define PINMUX_PA13F_TCC0_WO7 ((PIN_PA13F_TCC0_WO7 << 16) | MUX_PA13F_TCC0_WO7) +#define PORT_PA13F_TCC0_WO7 (1ul << 13) +#define PIN_PA21F_TCC0_WO7 21L /**< \brief TCC0 signal: WO7 on PA21 mux F */ +#define MUX_PA21F_TCC0_WO7 5L +#define PINMUX_PA21F_TCC0_WO7 ((PIN_PA21F_TCC0_WO7 << 16) | MUX_PA21F_TCC0_WO7) +#define PORT_PA21F_TCC0_WO7 (1ul << 21) +#define PIN_PB13F_TCC0_WO7 45L /**< \brief TCC0 signal: WO7 on PB13 mux F */ +#define MUX_PB13F_TCC0_WO7 5L +#define PINMUX_PB13F_TCC0_WO7 ((PIN_PB13F_TCC0_WO7 << 16) | MUX_PB13F_TCC0_WO7) +#define PORT_PB13F_TCC0_WO7 (1ul << 13) +#define PIN_PA17F_TCC0_WO7 17L /**< \brief TCC0 signal: WO7 on PA17 mux F */ +#define MUX_PA17F_TCC0_WO7 5L +#define PINMUX_PA17F_TCC0_WO7 ((PIN_PA17F_TCC0_WO7 << 16) | MUX_PA17F_TCC0_WO7) +#define PORT_PA17F_TCC0_WO7 (1ul << 17) +/* ========== PORT definition for TCC1 peripheral ========== */ +#define PIN_PA06E_TCC1_WO0 6L /**< \brief TCC1 signal: WO0 on PA06 mux E */ +#define MUX_PA06E_TCC1_WO0 4L +#define PINMUX_PA06E_TCC1_WO0 ((PIN_PA06E_TCC1_WO0 << 16) | MUX_PA06E_TCC1_WO0) +#define PORT_PA06E_TCC1_WO0 (1ul << 6) +#define PIN_PA10E_TCC1_WO0 10L /**< \brief TCC1 signal: WO0 on PA10 mux E */ +#define MUX_PA10E_TCC1_WO0 4L +#define PINMUX_PA10E_TCC1_WO0 ((PIN_PA10E_TCC1_WO0 << 16) | MUX_PA10E_TCC1_WO0) +#define PORT_PA10E_TCC1_WO0 (1ul << 10) +#define PIN_PA30E_TCC1_WO0 30L /**< \brief TCC1 signal: WO0 on PA30 mux E */ +#define MUX_PA30E_TCC1_WO0 4L +#define PINMUX_PA30E_TCC1_WO0 ((PIN_PA30E_TCC1_WO0 << 16) | MUX_PA30E_TCC1_WO0) +#define PORT_PA30E_TCC1_WO0 (1ul << 30) +#define PIN_PA07E_TCC1_WO1 7L /**< \brief TCC1 signal: WO1 on PA07 mux E */ +#define MUX_PA07E_TCC1_WO1 4L +#define PINMUX_PA07E_TCC1_WO1 ((PIN_PA07E_TCC1_WO1 << 16) | MUX_PA07E_TCC1_WO1) +#define PORT_PA07E_TCC1_WO1 (1ul << 7) +#define PIN_PA11E_TCC1_WO1 11L /**< \brief TCC1 signal: WO1 on PA11 mux E */ +#define MUX_PA11E_TCC1_WO1 4L +#define PINMUX_PA11E_TCC1_WO1 ((PIN_PA11E_TCC1_WO1 << 16) | MUX_PA11E_TCC1_WO1) +#define PORT_PA11E_TCC1_WO1 (1ul << 11) +#define PIN_PA31E_TCC1_WO1 31L /**< \brief TCC1 signal: WO1 on PA31 mux E */ +#define MUX_PA31E_TCC1_WO1 4L +#define PINMUX_PA31E_TCC1_WO1 ((PIN_PA31E_TCC1_WO1 << 16) | MUX_PA31E_TCC1_WO1) +#define PORT_PA31E_TCC1_WO1 (1ul << 31) +#define PIN_PA08F_TCC1_WO2 8L /**< \brief TCC1 signal: WO2 on PA08 mux F */ +#define MUX_PA08F_TCC1_WO2 5L +#define PINMUX_PA08F_TCC1_WO2 ((PIN_PA08F_TCC1_WO2 << 16) | MUX_PA08F_TCC1_WO2) +#define PORT_PA08F_TCC1_WO2 (1ul << 8) +#define PIN_PA24F_TCC1_WO2 24L /**< \brief TCC1 signal: WO2 on PA24 mux F */ +#define MUX_PA24F_TCC1_WO2 5L +#define PINMUX_PA24F_TCC1_WO2 ((PIN_PA24F_TCC1_WO2 << 16) | MUX_PA24F_TCC1_WO2) +#define PORT_PA24F_TCC1_WO2 (1ul << 24) +#define PIN_PB30F_TCC1_WO2 62L /**< \brief TCC1 signal: WO2 on PB30 mux F */ +#define MUX_PB30F_TCC1_WO2 5L +#define PINMUX_PB30F_TCC1_WO2 ((PIN_PB30F_TCC1_WO2 << 16) | MUX_PB30F_TCC1_WO2) +#define PORT_PB30F_TCC1_WO2 (1ul << 30) +#define PIN_PA09F_TCC1_WO3 9L /**< \brief TCC1 signal: WO3 on PA09 mux F */ +#define MUX_PA09F_TCC1_WO3 5L +#define PINMUX_PA09F_TCC1_WO3 ((PIN_PA09F_TCC1_WO3 << 16) | MUX_PA09F_TCC1_WO3) +#define PORT_PA09F_TCC1_WO3 (1ul << 9) +#define PIN_PA25F_TCC1_WO3 25L /**< \brief TCC1 signal: WO3 on PA25 mux F */ +#define MUX_PA25F_TCC1_WO3 5L +#define PINMUX_PA25F_TCC1_WO3 ((PIN_PA25F_TCC1_WO3 << 16) | MUX_PA25F_TCC1_WO3) +#define PORT_PA25F_TCC1_WO3 (1ul << 25) +#define PIN_PB31F_TCC1_WO3 63L /**< \brief TCC1 signal: WO3 on PB31 mux F */ +#define MUX_PB31F_TCC1_WO3 5L +#define PINMUX_PB31F_TCC1_WO3 ((PIN_PB31F_TCC1_WO3 << 16) | MUX_PB31F_TCC1_WO3) +#define PORT_PB31F_TCC1_WO3 (1ul << 31) +/* ========== PORT definition for TCC2 peripheral ========== */ +#define PIN_PA12E_TCC2_WO0 12L /**< \brief TCC2 signal: WO0 on PA12 mux E */ +#define MUX_PA12E_TCC2_WO0 4L +#define PINMUX_PA12E_TCC2_WO0 ((PIN_PA12E_TCC2_WO0 << 16) | MUX_PA12E_TCC2_WO0) +#define PORT_PA12E_TCC2_WO0 (1ul << 12) +#define PIN_PA16E_TCC2_WO0 16L /**< \brief TCC2 signal: WO0 on PA16 mux E */ +#define MUX_PA16E_TCC2_WO0 4L +#define PINMUX_PA16E_TCC2_WO0 ((PIN_PA16E_TCC2_WO0 << 16) | MUX_PA16E_TCC2_WO0) +#define PORT_PA16E_TCC2_WO0 (1ul << 16) +#define PIN_PA00E_TCC2_WO0 0L /**< \brief TCC2 signal: WO0 on PA00 mux E */ +#define MUX_PA00E_TCC2_WO0 4L +#define PINMUX_PA00E_TCC2_WO0 ((PIN_PA00E_TCC2_WO0 << 16) | MUX_PA00E_TCC2_WO0) +#define PORT_PA00E_TCC2_WO0 (1ul << 0) +#define PIN_PA13E_TCC2_WO1 13L /**< \brief TCC2 signal: WO1 on PA13 mux E */ +#define MUX_PA13E_TCC2_WO1 4L +#define PINMUX_PA13E_TCC2_WO1 ((PIN_PA13E_TCC2_WO1 << 16) | MUX_PA13E_TCC2_WO1) +#define PORT_PA13E_TCC2_WO1 (1ul << 13) +#define PIN_PA17E_TCC2_WO1 17L /**< \brief TCC2 signal: WO1 on PA17 mux E */ +#define MUX_PA17E_TCC2_WO1 4L +#define PINMUX_PA17E_TCC2_WO1 ((PIN_PA17E_TCC2_WO1 << 16) | MUX_PA17E_TCC2_WO1) +#define PORT_PA17E_TCC2_WO1 (1ul << 17) +#define PIN_PA01E_TCC2_WO1 1L /**< \brief TCC2 signal: WO1 on PA01 mux E */ +#define MUX_PA01E_TCC2_WO1 4L +#define PINMUX_PA01E_TCC2_WO1 ((PIN_PA01E_TCC2_WO1 << 16) | MUX_PA01E_TCC2_WO1) +#define PORT_PA01E_TCC2_WO1 (1ul << 1) +/* ========== PORT definition for TC3 peripheral ========== */ +#define PIN_PA18E_TC3_WO0 18L /**< \brief TC3 signal: WO0 on PA18 mux E */ +#define MUX_PA18E_TC3_WO0 4L +#define PINMUX_PA18E_TC3_WO0 ((PIN_PA18E_TC3_WO0 << 16) | MUX_PA18E_TC3_WO0) +#define PORT_PA18E_TC3_WO0 (1ul << 18) +#define PIN_PA14E_TC3_WO0 14L /**< \brief TC3 signal: WO0 on PA14 mux E */ +#define MUX_PA14E_TC3_WO0 4L +#define PINMUX_PA14E_TC3_WO0 ((PIN_PA14E_TC3_WO0 << 16) | MUX_PA14E_TC3_WO0) +#define PORT_PA14E_TC3_WO0 (1ul << 14) +#define PIN_PA19E_TC3_WO1 19L /**< \brief TC3 signal: WO1 on PA19 mux E */ +#define MUX_PA19E_TC3_WO1 4L +#define PINMUX_PA19E_TC3_WO1 ((PIN_PA19E_TC3_WO1 << 16) | MUX_PA19E_TC3_WO1) +#define PORT_PA19E_TC3_WO1 (1ul << 19) +#define PIN_PA15E_TC3_WO1 15L /**< \brief TC3 signal: WO1 on PA15 mux E */ +#define MUX_PA15E_TC3_WO1 4L +#define PINMUX_PA15E_TC3_WO1 ((PIN_PA15E_TC3_WO1 << 16) | MUX_PA15E_TC3_WO1) +#define PORT_PA15E_TC3_WO1 (1ul << 15) +/* ========== PORT definition for TC4 peripheral ========== */ +#define PIN_PA22E_TC4_WO0 22L /**< \brief TC4 signal: WO0 on PA22 mux E */ +#define MUX_PA22E_TC4_WO0 4L +#define PINMUX_PA22E_TC4_WO0 ((PIN_PA22E_TC4_WO0 << 16) | MUX_PA22E_TC4_WO0) +#define PORT_PA22E_TC4_WO0 (1ul << 22) +#define PIN_PB08E_TC4_WO0 40L /**< \brief TC4 signal: WO0 on PB08 mux E */ +#define MUX_PB08E_TC4_WO0 4L +#define PINMUX_PB08E_TC4_WO0 ((PIN_PB08E_TC4_WO0 << 16) | MUX_PB08E_TC4_WO0) +#define PORT_PB08E_TC4_WO0 (1ul << 8) +#define PIN_PB12E_TC4_WO0 44L /**< \brief TC4 signal: WO0 on PB12 mux E */ +#define MUX_PB12E_TC4_WO0 4L +#define PINMUX_PB12E_TC4_WO0 ((PIN_PB12E_TC4_WO0 << 16) | MUX_PB12E_TC4_WO0) +#define PORT_PB12E_TC4_WO0 (1ul << 12) +#define PIN_PA23E_TC4_WO1 23L /**< \brief TC4 signal: WO1 on PA23 mux E */ +#define MUX_PA23E_TC4_WO1 4L +#define PINMUX_PA23E_TC4_WO1 ((PIN_PA23E_TC4_WO1 << 16) | MUX_PA23E_TC4_WO1) +#define PORT_PA23E_TC4_WO1 (1ul << 23) +#define PIN_PB09E_TC4_WO1 41L /**< \brief TC4 signal: WO1 on PB09 mux E */ +#define MUX_PB09E_TC4_WO1 4L +#define PINMUX_PB09E_TC4_WO1 ((PIN_PB09E_TC4_WO1 << 16) | MUX_PB09E_TC4_WO1) +#define PORT_PB09E_TC4_WO1 (1ul << 9) +#define PIN_PB13E_TC4_WO1 45L /**< \brief TC4 signal: WO1 on PB13 mux E */ +#define MUX_PB13E_TC4_WO1 4L +#define PINMUX_PB13E_TC4_WO1 ((PIN_PB13E_TC4_WO1 << 16) | MUX_PB13E_TC4_WO1) +#define PORT_PB13E_TC4_WO1 (1ul << 13) +/* ========== PORT definition for TC5 peripheral ========== */ +#define PIN_PA24E_TC5_WO0 24L /**< \brief TC5 signal: WO0 on PA24 mux E */ +#define MUX_PA24E_TC5_WO0 4L +#define PINMUX_PA24E_TC5_WO0 ((PIN_PA24E_TC5_WO0 << 16) | MUX_PA24E_TC5_WO0) +#define PORT_PA24E_TC5_WO0 (1ul << 24) +#define PIN_PB10E_TC5_WO0 42L /**< \brief TC5 signal: WO0 on PB10 mux E */ +#define MUX_PB10E_TC5_WO0 4L +#define PINMUX_PB10E_TC5_WO0 ((PIN_PB10E_TC5_WO0 << 16) | MUX_PB10E_TC5_WO0) +#define PORT_PB10E_TC5_WO0 (1ul << 10) +#define PIN_PB14E_TC5_WO0 46L /**< \brief TC5 signal: WO0 on PB14 mux E */ +#define MUX_PB14E_TC5_WO0 4L +#define PINMUX_PB14E_TC5_WO0 ((PIN_PB14E_TC5_WO0 << 16) | MUX_PB14E_TC5_WO0) +#define PORT_PB14E_TC5_WO0 (1ul << 14) +#define PIN_PA25E_TC5_WO1 25L /**< \brief TC5 signal: WO1 on PA25 mux E */ +#define MUX_PA25E_TC5_WO1 4L +#define PINMUX_PA25E_TC5_WO1 ((PIN_PA25E_TC5_WO1 << 16) | MUX_PA25E_TC5_WO1) +#define PORT_PA25E_TC5_WO1 (1ul << 25) +#define PIN_PB11E_TC5_WO1 43L /**< \brief TC5 signal: WO1 on PB11 mux E */ +#define MUX_PB11E_TC5_WO1 4L +#define PINMUX_PB11E_TC5_WO1 ((PIN_PB11E_TC5_WO1 << 16) | MUX_PB11E_TC5_WO1) +#define PORT_PB11E_TC5_WO1 (1ul << 11) +#define PIN_PB15E_TC5_WO1 47L /**< \brief TC5 signal: WO1 on PB15 mux E */ +#define MUX_PB15E_TC5_WO1 4L +#define PINMUX_PB15E_TC5_WO1 ((PIN_PB15E_TC5_WO1 << 16) | MUX_PB15E_TC5_WO1) +#define PORT_PB15E_TC5_WO1 (1ul << 15) +/* ========== PORT definition for TC6 peripheral ========== */ +#define PIN_PB02E_TC6_WO0 34L /**< \brief TC6 signal: WO0 on PB02 mux E */ +#define MUX_PB02E_TC6_WO0 4L +#define PINMUX_PB02E_TC6_WO0 ((PIN_PB02E_TC6_WO0 << 16) | MUX_PB02E_TC6_WO0) +#define PORT_PB02E_TC6_WO0 (1ul << 2) +#define PIN_PB16E_TC6_WO0 48L /**< \brief TC6 signal: WO0 on PB16 mux E */ +#define MUX_PB16E_TC6_WO0 4L +#define PINMUX_PB16E_TC6_WO0 ((PIN_PB16E_TC6_WO0 << 16) | MUX_PB16E_TC6_WO0) +#define PORT_PB16E_TC6_WO0 (1ul << 16) +#define PIN_PB03E_TC6_WO1 35L /**< \brief TC6 signal: WO1 on PB03 mux E */ +#define MUX_PB03E_TC6_WO1 4L +#define PINMUX_PB03E_TC6_WO1 ((PIN_PB03E_TC6_WO1 << 16) | MUX_PB03E_TC6_WO1) +#define PORT_PB03E_TC6_WO1 (1ul << 3) +#define PIN_PB17E_TC6_WO1 49L /**< \brief TC6 signal: WO1 on PB17 mux E */ +#define MUX_PB17E_TC6_WO1 4L +#define PINMUX_PB17E_TC6_WO1 ((PIN_PB17E_TC6_WO1 << 16) | MUX_PB17E_TC6_WO1) +#define PORT_PB17E_TC6_WO1 (1ul << 17) +/* ========== PORT definition for TC7 peripheral ========== */ +#define PIN_PA20E_TC7_WO0 20L /**< \brief TC7 signal: WO0 on PA20 mux E */ +#define MUX_PA20E_TC7_WO0 4L +#define PINMUX_PA20E_TC7_WO0 ((PIN_PA20E_TC7_WO0 << 16) | MUX_PA20E_TC7_WO0) +#define PORT_PA20E_TC7_WO0 (1ul << 20) +#define PIN_PB00E_TC7_WO0 32L /**< \brief TC7 signal: WO0 on PB00 mux E */ +#define MUX_PB00E_TC7_WO0 4L +#define PINMUX_PB00E_TC7_WO0 ((PIN_PB00E_TC7_WO0 << 16) | MUX_PB00E_TC7_WO0) +#define PORT_PB00E_TC7_WO0 (1ul << 0) +#define PIN_PB22E_TC7_WO0 54L /**< \brief TC7 signal: WO0 on PB22 mux E */ +#define MUX_PB22E_TC7_WO0 4L +#define PINMUX_PB22E_TC7_WO0 ((PIN_PB22E_TC7_WO0 << 16) | MUX_PB22E_TC7_WO0) +#define PORT_PB22E_TC7_WO0 (1ul << 22) +#define PIN_PA21E_TC7_WO1 21L /**< \brief TC7 signal: WO1 on PA21 mux E */ +#define MUX_PA21E_TC7_WO1 4L +#define PINMUX_PA21E_TC7_WO1 ((PIN_PA21E_TC7_WO1 << 16) | MUX_PA21E_TC7_WO1) +#define PORT_PA21E_TC7_WO1 (1ul << 21) +#define PIN_PB01E_TC7_WO1 33L /**< \brief TC7 signal: WO1 on PB01 mux E */ +#define MUX_PB01E_TC7_WO1 4L +#define PINMUX_PB01E_TC7_WO1 ((PIN_PB01E_TC7_WO1 << 16) | MUX_PB01E_TC7_WO1) +#define PORT_PB01E_TC7_WO1 (1ul << 1) +#define PIN_PB23E_TC7_WO1 55L /**< \brief TC7 signal: WO1 on PB23 mux E */ +#define MUX_PB23E_TC7_WO1 4L +#define PINMUX_PB23E_TC7_WO1 ((PIN_PB23E_TC7_WO1 << 16) | MUX_PB23E_TC7_WO1) +#define PORT_PB23E_TC7_WO1 (1ul << 23) +/* ========== PORT definition for ADC peripheral ========== */ +#define PIN_PA02B_ADC_AIN0 2L /**< \brief ADC signal: AIN0 on PA02 mux B */ +#define MUX_PA02B_ADC_AIN0 1L +#define PINMUX_PA02B_ADC_AIN0 ((PIN_PA02B_ADC_AIN0 << 16) | MUX_PA02B_ADC_AIN0) +#define PORT_PA02B_ADC_AIN0 (1ul << 2) +#define PIN_PA03B_ADC_AIN1 3L /**< \brief ADC signal: AIN1 on PA03 mux B */ +#define MUX_PA03B_ADC_AIN1 1L +#define PINMUX_PA03B_ADC_AIN1 ((PIN_PA03B_ADC_AIN1 << 16) | MUX_PA03B_ADC_AIN1) +#define PORT_PA03B_ADC_AIN1 (1ul << 3) +#define PIN_PB08B_ADC_AIN2 40L /**< \brief ADC signal: AIN2 on PB08 mux B */ +#define MUX_PB08B_ADC_AIN2 1L +#define PINMUX_PB08B_ADC_AIN2 ((PIN_PB08B_ADC_AIN2 << 16) | MUX_PB08B_ADC_AIN2) +#define PORT_PB08B_ADC_AIN2 (1ul << 8) +#define PIN_PB09B_ADC_AIN3 41L /**< \brief ADC signal: AIN3 on PB09 mux B */ +#define MUX_PB09B_ADC_AIN3 1L +#define PINMUX_PB09B_ADC_AIN3 ((PIN_PB09B_ADC_AIN3 << 16) | MUX_PB09B_ADC_AIN3) +#define PORT_PB09B_ADC_AIN3 (1ul << 9) +#define PIN_PA04B_ADC_AIN4 4L /**< \brief ADC signal: AIN4 on PA04 mux B */ +#define MUX_PA04B_ADC_AIN4 1L +#define PINMUX_PA04B_ADC_AIN4 ((PIN_PA04B_ADC_AIN4 << 16) | MUX_PA04B_ADC_AIN4) +#define PORT_PA04B_ADC_AIN4 (1ul << 4) +#define PIN_PA05B_ADC_AIN5 5L /**< \brief ADC signal: AIN5 on PA05 mux B */ +#define MUX_PA05B_ADC_AIN5 1L +#define PINMUX_PA05B_ADC_AIN5 ((PIN_PA05B_ADC_AIN5 << 16) | MUX_PA05B_ADC_AIN5) +#define PORT_PA05B_ADC_AIN5 (1ul << 5) +#define PIN_PA06B_ADC_AIN6 6L /**< \brief ADC signal: AIN6 on PA06 mux B */ +#define MUX_PA06B_ADC_AIN6 1L +#define PINMUX_PA06B_ADC_AIN6 ((PIN_PA06B_ADC_AIN6 << 16) | MUX_PA06B_ADC_AIN6) +#define PORT_PA06B_ADC_AIN6 (1ul << 6) +#define PIN_PA07B_ADC_AIN7 7L /**< \brief ADC signal: AIN7 on PA07 mux B */ +#define MUX_PA07B_ADC_AIN7 1L +#define PINMUX_PA07B_ADC_AIN7 ((PIN_PA07B_ADC_AIN7 << 16) | MUX_PA07B_ADC_AIN7) +#define PORT_PA07B_ADC_AIN7 (1ul << 7) +#define PIN_PB00B_ADC_AIN8 32L /**< \brief ADC signal: AIN8 on PB00 mux B */ +#define MUX_PB00B_ADC_AIN8 1L +#define PINMUX_PB00B_ADC_AIN8 ((PIN_PB00B_ADC_AIN8 << 16) | MUX_PB00B_ADC_AIN8) +#define PORT_PB00B_ADC_AIN8 (1ul << 0) +#define PIN_PB01B_ADC_AIN9 33L /**< \brief ADC signal: AIN9 on PB01 mux B */ +#define MUX_PB01B_ADC_AIN9 1L +#define PINMUX_PB01B_ADC_AIN9 ((PIN_PB01B_ADC_AIN9 << 16) | MUX_PB01B_ADC_AIN9) +#define PORT_PB01B_ADC_AIN9 (1ul << 1) +#define PIN_PB02B_ADC_AIN10 34L /**< \brief ADC signal: AIN10 on PB02 mux B */ +#define MUX_PB02B_ADC_AIN10 1L +#define PINMUX_PB02B_ADC_AIN10 ((PIN_PB02B_ADC_AIN10 << 16) | MUX_PB02B_ADC_AIN10) +#define PORT_PB02B_ADC_AIN10 (1ul << 2) +#define PIN_PB03B_ADC_AIN11 35L /**< \brief ADC signal: AIN11 on PB03 mux B */ +#define MUX_PB03B_ADC_AIN11 1L +#define PINMUX_PB03B_ADC_AIN11 ((PIN_PB03B_ADC_AIN11 << 16) | MUX_PB03B_ADC_AIN11) +#define PORT_PB03B_ADC_AIN11 (1ul << 3) +#define PIN_PB04B_ADC_AIN12 36L /**< \brief ADC signal: AIN12 on PB04 mux B */ +#define MUX_PB04B_ADC_AIN12 1L +#define PINMUX_PB04B_ADC_AIN12 ((PIN_PB04B_ADC_AIN12 << 16) | MUX_PB04B_ADC_AIN12) +#define PORT_PB04B_ADC_AIN12 (1ul << 4) +#define PIN_PB05B_ADC_AIN13 37L /**< \brief ADC signal: AIN13 on PB05 mux B */ +#define MUX_PB05B_ADC_AIN13 1L +#define PINMUX_PB05B_ADC_AIN13 ((PIN_PB05B_ADC_AIN13 << 16) | MUX_PB05B_ADC_AIN13) +#define PORT_PB05B_ADC_AIN13 (1ul << 5) +#define PIN_PB06B_ADC_AIN14 38L /**< \brief ADC signal: AIN14 on PB06 mux B */ +#define MUX_PB06B_ADC_AIN14 1L +#define PINMUX_PB06B_ADC_AIN14 ((PIN_PB06B_ADC_AIN14 << 16) | MUX_PB06B_ADC_AIN14) +#define PORT_PB06B_ADC_AIN14 (1ul << 6) +#define PIN_PB07B_ADC_AIN15 39L /**< \brief ADC signal: AIN15 on PB07 mux B */ +#define MUX_PB07B_ADC_AIN15 1L +#define PINMUX_PB07B_ADC_AIN15 ((PIN_PB07B_ADC_AIN15 << 16) | MUX_PB07B_ADC_AIN15) +#define PORT_PB07B_ADC_AIN15 (1ul << 7) +#define PIN_PA08B_ADC_AIN16 8L /**< \brief ADC signal: AIN16 on PA08 mux B */ +#define MUX_PA08B_ADC_AIN16 1L +#define PINMUX_PA08B_ADC_AIN16 ((PIN_PA08B_ADC_AIN16 << 16) | MUX_PA08B_ADC_AIN16) +#define PORT_PA08B_ADC_AIN16 (1ul << 8) +#define PIN_PA09B_ADC_AIN17 9L /**< \brief ADC signal: AIN17 on PA09 mux B */ +#define MUX_PA09B_ADC_AIN17 1L +#define PINMUX_PA09B_ADC_AIN17 ((PIN_PA09B_ADC_AIN17 << 16) | MUX_PA09B_ADC_AIN17) +#define PORT_PA09B_ADC_AIN17 (1ul << 9) +#define PIN_PA10B_ADC_AIN18 10L /**< \brief ADC signal: AIN18 on PA10 mux B */ +#define MUX_PA10B_ADC_AIN18 1L +#define PINMUX_PA10B_ADC_AIN18 ((PIN_PA10B_ADC_AIN18 << 16) | MUX_PA10B_ADC_AIN18) +#define PORT_PA10B_ADC_AIN18 (1ul << 10) +#define PIN_PA11B_ADC_AIN19 11L /**< \brief ADC signal: AIN19 on PA11 mux B */ +#define MUX_PA11B_ADC_AIN19 1L +#define PINMUX_PA11B_ADC_AIN19 ((PIN_PA11B_ADC_AIN19 << 16) | MUX_PA11B_ADC_AIN19) +#define PORT_PA11B_ADC_AIN19 (1ul << 11) +#define PIN_PA04B_ADC_VREFP 4L /**< \brief ADC signal: VREFP on PA04 mux B */ +#define MUX_PA04B_ADC_VREFP 1L +#define PINMUX_PA04B_ADC_VREFP ((PIN_PA04B_ADC_VREFP << 16) | MUX_PA04B_ADC_VREFP) +#define PORT_PA04B_ADC_VREFP (1ul << 4) +/* ========== PORT definition for AC peripheral ========== */ +#define PIN_PA04B_AC_AIN0 4L /**< \brief AC signal: AIN0 on PA04 mux B */ +#define MUX_PA04B_AC_AIN0 1L +#define PINMUX_PA04B_AC_AIN0 ((PIN_PA04B_AC_AIN0 << 16) | MUX_PA04B_AC_AIN0) +#define PORT_PA04B_AC_AIN0 (1ul << 4) +#define PIN_PA05B_AC_AIN1 5L /**< \brief AC signal: AIN1 on PA05 mux B */ +#define MUX_PA05B_AC_AIN1 1L +#define PINMUX_PA05B_AC_AIN1 ((PIN_PA05B_AC_AIN1 << 16) | MUX_PA05B_AC_AIN1) +#define PORT_PA05B_AC_AIN1 (1ul << 5) +#define PIN_PA06B_AC_AIN2 6L /**< \brief AC signal: AIN2 on PA06 mux B */ +#define MUX_PA06B_AC_AIN2 1L +#define PINMUX_PA06B_AC_AIN2 ((PIN_PA06B_AC_AIN2 << 16) | MUX_PA06B_AC_AIN2) +#define PORT_PA06B_AC_AIN2 (1ul << 6) +#define PIN_PA07B_AC_AIN3 7L /**< \brief AC signal: AIN3 on PA07 mux B */ +#define MUX_PA07B_AC_AIN3 1L +#define PINMUX_PA07B_AC_AIN3 ((PIN_PA07B_AC_AIN3 << 16) | MUX_PA07B_AC_AIN3) +#define PORT_PA07B_AC_AIN3 (1ul << 7) +#define PIN_PA12H_AC_CMP0 12L /**< \brief AC signal: CMP0 on PA12 mux H */ +#define MUX_PA12H_AC_CMP0 7L +#define PINMUX_PA12H_AC_CMP0 ((PIN_PA12H_AC_CMP0 << 16) | MUX_PA12H_AC_CMP0) +#define PORT_PA12H_AC_CMP0 (1ul << 12) +#define PIN_PA18H_AC_CMP0 18L /**< \brief AC signal: CMP0 on PA18 mux H */ +#define MUX_PA18H_AC_CMP0 7L +#define PINMUX_PA18H_AC_CMP0 ((PIN_PA18H_AC_CMP0 << 16) | MUX_PA18H_AC_CMP0) +#define PORT_PA18H_AC_CMP0 (1ul << 18) +#define PIN_PA13H_AC_CMP1 13L /**< \brief AC signal: CMP1 on PA13 mux H */ +#define MUX_PA13H_AC_CMP1 7L +#define PINMUX_PA13H_AC_CMP1 ((PIN_PA13H_AC_CMP1 << 16) | MUX_PA13H_AC_CMP1) +#define PORT_PA13H_AC_CMP1 (1ul << 13) +#define PIN_PA19H_AC_CMP1 19L /**< \brief AC signal: CMP1 on PA19 mux H */ +#define MUX_PA19H_AC_CMP1 7L +#define PINMUX_PA19H_AC_CMP1 ((PIN_PA19H_AC_CMP1 << 16) | MUX_PA19H_AC_CMP1) +#define PORT_PA19H_AC_CMP1 (1ul << 19) +/* ========== PORT definition for DAC peripheral ========== */ +#define PIN_PA02B_DAC_VOUT 2L /**< \brief DAC signal: VOUT on PA02 mux B */ +#define MUX_PA02B_DAC_VOUT 1L +#define PINMUX_PA02B_DAC_VOUT ((PIN_PA02B_DAC_VOUT << 16) | MUX_PA02B_DAC_VOUT) +#define PORT_PA02B_DAC_VOUT (1ul << 2) +#define PIN_PA03B_DAC_VREFP 3L /**< \brief DAC signal: VREFP on PA03 mux B */ +#define MUX_PA03B_DAC_VREFP 1L +#define PINMUX_PA03B_DAC_VREFP ((PIN_PA03B_DAC_VREFP << 16) | MUX_PA03B_DAC_VREFP) +#define PORT_PA03B_DAC_VREFP (1ul << 3) +/* ========== PORT definition for I2S peripheral ========== */ +#define PIN_PA11G_I2S_FS0 11L /**< \brief I2S signal: FS0 on PA11 mux G */ +#define MUX_PA11G_I2S_FS0 6L +#define PINMUX_PA11G_I2S_FS0 ((PIN_PA11G_I2S_FS0 << 16) | MUX_PA11G_I2S_FS0) +#define PORT_PA11G_I2S_FS0 (1ul << 11) +#define PIN_PA21G_I2S_FS0 21L /**< \brief I2S signal: FS0 on PA21 mux G */ +#define MUX_PA21G_I2S_FS0 6L +#define PINMUX_PA21G_I2S_FS0 ((PIN_PA21G_I2S_FS0 << 16) | MUX_PA21G_I2S_FS0) +#define PORT_PA21G_I2S_FS0 (1ul << 21) +#define PIN_PB12G_I2S_FS1 44L /**< \brief I2S signal: FS1 on PB12 mux G */ +#define MUX_PB12G_I2S_FS1 6L +#define PINMUX_PB12G_I2S_FS1 ((PIN_PB12G_I2S_FS1 << 16) | MUX_PB12G_I2S_FS1) +#define PORT_PB12G_I2S_FS1 (1ul << 12) +#define PIN_PA09G_I2S_MCK0 9L /**< \brief I2S signal: MCK0 on PA09 mux G */ +#define MUX_PA09G_I2S_MCK0 6L +#define PINMUX_PA09G_I2S_MCK0 ((PIN_PA09G_I2S_MCK0 << 16) | MUX_PA09G_I2S_MCK0) +#define PORT_PA09G_I2S_MCK0 (1ul << 9) +#define PIN_PB17G_I2S_MCK0 49L /**< \brief I2S signal: MCK0 on PB17 mux G */ +#define MUX_PB17G_I2S_MCK0 6L +#define PINMUX_PB17G_I2S_MCK0 ((PIN_PB17G_I2S_MCK0 << 16) | MUX_PB17G_I2S_MCK0) +#define PORT_PB17G_I2S_MCK0 (1ul << 17) +#define PIN_PB10G_I2S_MCK1 42L /**< \brief I2S signal: MCK1 on PB10 mux G */ +#define MUX_PB10G_I2S_MCK1 6L +#define PINMUX_PB10G_I2S_MCK1 ((PIN_PB10G_I2S_MCK1 << 16) | MUX_PB10G_I2S_MCK1) +#define PORT_PB10G_I2S_MCK1 (1ul << 10) +#define PIN_PA10G_I2S_SCK0 10L /**< \brief I2S signal: SCK0 on PA10 mux G */ +#define MUX_PA10G_I2S_SCK0 6L +#define PINMUX_PA10G_I2S_SCK0 ((PIN_PA10G_I2S_SCK0 << 16) | MUX_PA10G_I2S_SCK0) +#define PORT_PA10G_I2S_SCK0 (1ul << 10) +#define PIN_PA20G_I2S_SCK0 20L /**< \brief I2S signal: SCK0 on PA20 mux G */ +#define MUX_PA20G_I2S_SCK0 6L +#define PINMUX_PA20G_I2S_SCK0 ((PIN_PA20G_I2S_SCK0 << 16) | MUX_PA20G_I2S_SCK0) +#define PORT_PA20G_I2S_SCK0 (1ul << 20) +#define PIN_PB11G_I2S_SCK1 43L /**< \brief I2S signal: SCK1 on PB11 mux G */ +#define MUX_PB11G_I2S_SCK1 6L +#define PINMUX_PB11G_I2S_SCK1 ((PIN_PB11G_I2S_SCK1 << 16) | MUX_PB11G_I2S_SCK1) +#define PORT_PB11G_I2S_SCK1 (1ul << 11) +#define PIN_PA07G_I2S_SD0 7L /**< \brief I2S signal: SD0 on PA07 mux G */ +#define MUX_PA07G_I2S_SD0 6L +#define PINMUX_PA07G_I2S_SD0 ((PIN_PA07G_I2S_SD0 << 16) | MUX_PA07G_I2S_SD0) +#define PORT_PA07G_I2S_SD0 (1ul << 7) +#define PIN_PA19G_I2S_SD0 19L /**< \brief I2S signal: SD0 on PA19 mux G */ +#define MUX_PA19G_I2S_SD0 6L +#define PINMUX_PA19G_I2S_SD0 ((PIN_PA19G_I2S_SD0 << 16) | MUX_PA19G_I2S_SD0) +#define PORT_PA19G_I2S_SD0 (1ul << 19) +#define PIN_PA08G_I2S_SD1 8L /**< \brief I2S signal: SD1 on PA08 mux G */ +#define MUX_PA08G_I2S_SD1 6L +#define PINMUX_PA08G_I2S_SD1 ((PIN_PA08G_I2S_SD1 << 16) | MUX_PA08G_I2S_SD1) +#define PORT_PA08G_I2S_SD1 (1ul << 8) +#define PIN_PB16G_I2S_SD1 48L /**< \brief I2S signal: SD1 on PB16 mux G */ +#define MUX_PB16G_I2S_SD1 6L +#define PINMUX_PB16G_I2S_SD1 ((PIN_PB16G_I2S_SD1 << 16) | MUX_PB16G_I2S_SD1) +#define PORT_PB16G_I2S_SD1 (1ul << 16) + +#endif /* _SAMD21J16A_PIO_ */ diff --git a/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/utils/cmsis/samd21/include/pio/samd21j16b.h b/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/utils/cmsis/samd21/include/pio/samd21j16b.h new file mode 100644 index 0000000..ce6cbf8 --- /dev/null +++ b/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/utils/cmsis/samd21/include/pio/samd21j16b.h @@ -0,0 +1,1179 @@ +/** + * \file + * + * \brief Peripheral I/O description for SAMD21J16B + * + * Copyright (c) 2014-2018 Microchip Technology Inc. and its subsidiaries. + * + * \asf_license_start + * + * \page License + * + * Subject to your compliance with these terms, you may use Microchip + * software and any derivatives exclusively with Microchip products. + * It is your responsibility to comply with third party license terms applicable + * to your use of third party software (including open source software) that + * may accompany Microchip software. + * + * THIS SOFTWARE IS SUPPLIED BY MICROCHIP "AS IS". NO WARRANTIES, + * WHETHER EXPRESS, IMPLIED OR STATUTORY, APPLY TO THIS SOFTWARE, + * INCLUDING ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, + * AND FITNESS FOR A PARTICULAR PURPOSE. IN NO EVENT WILL MICROCHIP BE + * LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL OR CONSEQUENTIAL + * LOSS, DAMAGE, COST OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE + * SOFTWARE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE + * POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT + * ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY + * RELATED TO THIS SOFTWARE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, + * THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THIS SOFTWARE. + * + * \asf_license_stop + * + */ + +#ifndef _SAMD21J16B_PIO_ +#define _SAMD21J16B_PIO_ + +#define PIN_PA00 0 /**< \brief Pin Number for PA00 */ +#define PORT_PA00 (1ul << 0) /**< \brief PORT Mask for PA00 */ +#define PIN_PA01 1 /**< \brief Pin Number for PA01 */ +#define PORT_PA01 (1ul << 1) /**< \brief PORT Mask for PA01 */ +#define PIN_PA02 2 /**< \brief Pin Number for PA02 */ +#define PORT_PA02 (1ul << 2) /**< \brief PORT Mask for PA02 */ +#define PIN_PA03 3 /**< \brief Pin Number for PA03 */ +#define PORT_PA03 (1ul << 3) /**< \brief PORT Mask for PA03 */ +#define PIN_PA04 4 /**< \brief Pin Number for PA04 */ +#define PORT_PA04 (1ul << 4) /**< \brief PORT Mask for PA04 */ +#define PIN_PA05 5 /**< \brief Pin Number for PA05 */ +#define PORT_PA05 (1ul << 5) /**< \brief PORT Mask for PA05 */ +#define PIN_PA06 6 /**< \brief Pin Number for PA06 */ +#define PORT_PA06 (1ul << 6) /**< \brief PORT Mask for PA06 */ +#define PIN_PA07 7 /**< \brief Pin Number for PA07 */ +#define PORT_PA07 (1ul << 7) /**< \brief PORT Mask for PA07 */ +#define PIN_PA08 8 /**< \brief Pin Number for PA08 */ +#define PORT_PA08 (1ul << 8) /**< \brief PORT Mask for PA08 */ +#define PIN_PA09 9 /**< \brief Pin Number for PA09 */ +#define PORT_PA09 (1ul << 9) /**< \brief PORT Mask for PA09 */ +#define PIN_PA10 10 /**< \brief Pin Number for PA10 */ +#define PORT_PA10 (1ul << 10) /**< \brief PORT Mask for PA10 */ +#define PIN_PA11 11 /**< \brief Pin Number for PA11 */ +#define PORT_PA11 (1ul << 11) /**< \brief PORT Mask for PA11 */ +#define PIN_PA12 12 /**< \brief Pin Number for PA12 */ +#define PORT_PA12 (1ul << 12) /**< \brief PORT Mask for PA12 */ +#define PIN_PA13 13 /**< \brief Pin Number for PA13 */ +#define PORT_PA13 (1ul << 13) /**< \brief PORT Mask for PA13 */ +#define PIN_PA14 14 /**< \brief Pin Number for PA14 */ +#define PORT_PA14 (1ul << 14) /**< \brief PORT Mask for PA14 */ +#define PIN_PA15 15 /**< \brief Pin Number for PA15 */ +#define PORT_PA15 (1ul << 15) /**< \brief PORT Mask for PA15 */ +#define PIN_PA16 16 /**< \brief Pin Number for PA16 */ +#define PORT_PA16 (1ul << 16) /**< \brief PORT Mask for PA16 */ +#define PIN_PA17 17 /**< \brief Pin Number for PA17 */ +#define PORT_PA17 (1ul << 17) /**< \brief PORT Mask for PA17 */ +#define PIN_PA18 18 /**< \brief Pin Number for PA18 */ +#define PORT_PA18 (1ul << 18) /**< \brief PORT Mask for PA18 */ +#define PIN_PA19 19 /**< \brief Pin Number for PA19 */ +#define PORT_PA19 (1ul << 19) /**< \brief PORT Mask for PA19 */ +#define PIN_PA20 20 /**< \brief Pin Number for PA20 */ +#define PORT_PA20 (1ul << 20) /**< \brief PORT Mask for PA20 */ +#define PIN_PA21 21 /**< \brief Pin Number for PA21 */ +#define PORT_PA21 (1ul << 21) /**< \brief PORT Mask for PA21 */ +#define PIN_PA22 22 /**< \brief Pin Number for PA22 */ +#define PORT_PA22 (1ul << 22) /**< \brief PORT Mask for PA22 */ +#define PIN_PA23 23 /**< \brief Pin Number for PA23 */ +#define PORT_PA23 (1ul << 23) /**< \brief PORT Mask for PA23 */ +#define PIN_PA24 24 /**< \brief Pin Number for PA24 */ +#define PORT_PA24 (1ul << 24) /**< \brief PORT Mask for PA24 */ +#define PIN_PA25 25 /**< \brief Pin Number for PA25 */ +#define PORT_PA25 (1ul << 25) /**< \brief PORT Mask for PA25 */ +#define PIN_PA27 27 /**< \brief Pin Number for PA27 */ +#define PORT_PA27 (1ul << 27) /**< \brief PORT Mask for PA27 */ +#define PIN_PA28 28 /**< \brief Pin Number for PA28 */ +#define PORT_PA28 (1ul << 28) /**< \brief PORT Mask for PA28 */ +#define PIN_PA30 30 /**< \brief Pin Number for PA30 */ +#define PORT_PA30 (1ul << 30) /**< \brief PORT Mask for PA30 */ +#define PIN_PA31 31 /**< \brief Pin Number for PA31 */ +#define PORT_PA31 (1ul << 31) /**< \brief PORT Mask for PA31 */ +#define PIN_PB00 32 /**< \brief Pin Number for PB00 */ +#define PORT_PB00 (1ul << 0) /**< \brief PORT Mask for PB00 */ +#define PIN_PB01 33 /**< \brief Pin Number for PB01 */ +#define PORT_PB01 (1ul << 1) /**< \brief PORT Mask for PB01 */ +#define PIN_PB02 34 /**< \brief Pin Number for PB02 */ +#define PORT_PB02 (1ul << 2) /**< \brief PORT Mask for PB02 */ +#define PIN_PB03 35 /**< \brief Pin Number for PB03 */ +#define PORT_PB03 (1ul << 3) /**< \brief PORT Mask for PB03 */ +#define PIN_PB04 36 /**< \brief Pin Number for PB04 */ +#define PORT_PB04 (1ul << 4) /**< \brief PORT Mask for PB04 */ +#define PIN_PB05 37 /**< \brief Pin Number for PB05 */ +#define PORT_PB05 (1ul << 5) /**< \brief PORT Mask for PB05 */ +#define PIN_PB06 38 /**< \brief Pin Number for PB06 */ +#define PORT_PB06 (1ul << 6) /**< \brief PORT Mask for PB06 */ +#define PIN_PB07 39 /**< \brief Pin Number for PB07 */ +#define PORT_PB07 (1ul << 7) /**< \brief PORT Mask for PB07 */ +#define PIN_PB08 40 /**< \brief Pin Number for PB08 */ +#define PORT_PB08 (1ul << 8) /**< \brief PORT Mask for PB08 */ +#define PIN_PB09 41 /**< \brief Pin Number for PB09 */ +#define PORT_PB09 (1ul << 9) /**< \brief PORT Mask for PB09 */ +#define PIN_PB10 42 /**< \brief Pin Number for PB10 */ +#define PORT_PB10 (1ul << 10) /**< \brief PORT Mask for PB10 */ +#define PIN_PB11 43 /**< \brief Pin Number for PB11 */ +#define PORT_PB11 (1ul << 11) /**< \brief PORT Mask for PB11 */ +#define PIN_PB12 44 /**< \brief Pin Number for PB12 */ +#define PORT_PB12 (1ul << 12) /**< \brief PORT Mask for PB12 */ +#define PIN_PB13 45 /**< \brief Pin Number for PB13 */ +#define PORT_PB13 (1ul << 13) /**< \brief PORT Mask for PB13 */ +#define PIN_PB14 46 /**< \brief Pin Number for PB14 */ +#define PORT_PB14 (1ul << 14) /**< \brief PORT Mask for PB14 */ +#define PIN_PB15 47 /**< \brief Pin Number for PB15 */ +#define PORT_PB15 (1ul << 15) /**< \brief PORT Mask for PB15 */ +#define PIN_PB16 48 /**< \brief Pin Number for PB16 */ +#define PORT_PB16 (1ul << 16) /**< \brief PORT Mask for PB16 */ +#define PIN_PB17 49 /**< \brief Pin Number for PB17 */ +#define PORT_PB17 (1ul << 17) /**< \brief PORT Mask for PB17 */ +#define PIN_PB22 54 /**< \brief Pin Number for PB22 */ +#define PORT_PB22 (1ul << 22) /**< \brief PORT Mask for PB22 */ +#define PIN_PB23 55 /**< \brief Pin Number for PB23 */ +#define PORT_PB23 (1ul << 23) /**< \brief PORT Mask for PB23 */ +#define PIN_PB30 62 /**< \brief Pin Number for PB30 */ +#define PORT_PB30 (1ul << 30) /**< \brief PORT Mask for PB30 */ +#define PIN_PB31 63 /**< \brief Pin Number for PB31 */ +#define PORT_PB31 (1ul << 31) /**< \brief PORT Mask for PB31 */ +/* ========== PORT definition for GCLK peripheral ========== */ +#define PIN_PB14H_GCLK_IO0 46L /**< \brief GCLK signal: IO0 on PB14 mux H */ +#define MUX_PB14H_GCLK_IO0 7L +#define PINMUX_PB14H_GCLK_IO0 ((PIN_PB14H_GCLK_IO0 << 16) | MUX_PB14H_GCLK_IO0) +#define PORT_PB14H_GCLK_IO0 (1ul << 14) +#define PIN_PB22H_GCLK_IO0 54L /**< \brief GCLK signal: IO0 on PB22 mux H */ +#define MUX_PB22H_GCLK_IO0 7L +#define PINMUX_PB22H_GCLK_IO0 ((PIN_PB22H_GCLK_IO0 << 16) | MUX_PB22H_GCLK_IO0) +#define PORT_PB22H_GCLK_IO0 (1ul << 22) +#define PIN_PA14H_GCLK_IO0 14L /**< \brief GCLK signal: IO0 on PA14 mux H */ +#define MUX_PA14H_GCLK_IO0 7L +#define PINMUX_PA14H_GCLK_IO0 ((PIN_PA14H_GCLK_IO0 << 16) | MUX_PA14H_GCLK_IO0) +#define PORT_PA14H_GCLK_IO0 (1ul << 14) +#define PIN_PA27H_GCLK_IO0 27L /**< \brief GCLK signal: IO0 on PA27 mux H */ +#define MUX_PA27H_GCLK_IO0 7L +#define PINMUX_PA27H_GCLK_IO0 ((PIN_PA27H_GCLK_IO0 << 16) | MUX_PA27H_GCLK_IO0) +#define PORT_PA27H_GCLK_IO0 (1ul << 27) +#define PIN_PA28H_GCLK_IO0 28L /**< \brief GCLK signal: IO0 on PA28 mux H */ +#define MUX_PA28H_GCLK_IO0 7L +#define PINMUX_PA28H_GCLK_IO0 ((PIN_PA28H_GCLK_IO0 << 16) | MUX_PA28H_GCLK_IO0) +#define PORT_PA28H_GCLK_IO0 (1ul << 28) +#define PIN_PA30H_GCLK_IO0 30L /**< \brief GCLK signal: IO0 on PA30 mux H */ +#define MUX_PA30H_GCLK_IO0 7L +#define PINMUX_PA30H_GCLK_IO0 ((PIN_PA30H_GCLK_IO0 << 16) | MUX_PA30H_GCLK_IO0) +#define PORT_PA30H_GCLK_IO0 (1ul << 30) +#define PIN_PB15H_GCLK_IO1 47L /**< \brief GCLK signal: IO1 on PB15 mux H */ +#define MUX_PB15H_GCLK_IO1 7L +#define PINMUX_PB15H_GCLK_IO1 ((PIN_PB15H_GCLK_IO1 << 16) | MUX_PB15H_GCLK_IO1) +#define PORT_PB15H_GCLK_IO1 (1ul << 15) +#define PIN_PB23H_GCLK_IO1 55L /**< \brief GCLK signal: IO1 on PB23 mux H */ +#define MUX_PB23H_GCLK_IO1 7L +#define PINMUX_PB23H_GCLK_IO1 ((PIN_PB23H_GCLK_IO1 << 16) | MUX_PB23H_GCLK_IO1) +#define PORT_PB23H_GCLK_IO1 (1ul << 23) +#define PIN_PA15H_GCLK_IO1 15L /**< \brief GCLK signal: IO1 on PA15 mux H */ +#define MUX_PA15H_GCLK_IO1 7L +#define PINMUX_PA15H_GCLK_IO1 ((PIN_PA15H_GCLK_IO1 << 16) | MUX_PA15H_GCLK_IO1) +#define PORT_PA15H_GCLK_IO1 (1ul << 15) +#define PIN_PB16H_GCLK_IO2 48L /**< \brief GCLK signal: IO2 on PB16 mux H */ +#define MUX_PB16H_GCLK_IO2 7L +#define PINMUX_PB16H_GCLK_IO2 ((PIN_PB16H_GCLK_IO2 << 16) | MUX_PB16H_GCLK_IO2) +#define PORT_PB16H_GCLK_IO2 (1ul << 16) +#define PIN_PA16H_GCLK_IO2 16L /**< \brief GCLK signal: IO2 on PA16 mux H */ +#define MUX_PA16H_GCLK_IO2 7L +#define PINMUX_PA16H_GCLK_IO2 ((PIN_PA16H_GCLK_IO2 << 16) | MUX_PA16H_GCLK_IO2) +#define PORT_PA16H_GCLK_IO2 (1ul << 16) +#define PIN_PA17H_GCLK_IO3 17L /**< \brief GCLK signal: IO3 on PA17 mux H */ +#define MUX_PA17H_GCLK_IO3 7L +#define PINMUX_PA17H_GCLK_IO3 ((PIN_PA17H_GCLK_IO3 << 16) | MUX_PA17H_GCLK_IO3) +#define PORT_PA17H_GCLK_IO3 (1ul << 17) +#define PIN_PB17H_GCLK_IO3 49L /**< \brief GCLK signal: IO3 on PB17 mux H */ +#define MUX_PB17H_GCLK_IO3 7L +#define PINMUX_PB17H_GCLK_IO3 ((PIN_PB17H_GCLK_IO3 << 16) | MUX_PB17H_GCLK_IO3) +#define PORT_PB17H_GCLK_IO3 (1ul << 17) +#define PIN_PA10H_GCLK_IO4 10L /**< \brief GCLK signal: IO4 on PA10 mux H */ +#define MUX_PA10H_GCLK_IO4 7L +#define PINMUX_PA10H_GCLK_IO4 ((PIN_PA10H_GCLK_IO4 << 16) | MUX_PA10H_GCLK_IO4) +#define PORT_PA10H_GCLK_IO4 (1ul << 10) +#define PIN_PA20H_GCLK_IO4 20L /**< \brief GCLK signal: IO4 on PA20 mux H */ +#define MUX_PA20H_GCLK_IO4 7L +#define PINMUX_PA20H_GCLK_IO4 ((PIN_PA20H_GCLK_IO4 << 16) | MUX_PA20H_GCLK_IO4) +#define PORT_PA20H_GCLK_IO4 (1ul << 20) +#define PIN_PB10H_GCLK_IO4 42L /**< \brief GCLK signal: IO4 on PB10 mux H */ +#define MUX_PB10H_GCLK_IO4 7L +#define PINMUX_PB10H_GCLK_IO4 ((PIN_PB10H_GCLK_IO4 << 16) | MUX_PB10H_GCLK_IO4) +#define PORT_PB10H_GCLK_IO4 (1ul << 10) +#define PIN_PA11H_GCLK_IO5 11L /**< \brief GCLK signal: IO5 on PA11 mux H */ +#define MUX_PA11H_GCLK_IO5 7L +#define PINMUX_PA11H_GCLK_IO5 ((PIN_PA11H_GCLK_IO5 << 16) | MUX_PA11H_GCLK_IO5) +#define PORT_PA11H_GCLK_IO5 (1ul << 11) +#define PIN_PA21H_GCLK_IO5 21L /**< \brief GCLK signal: IO5 on PA21 mux H */ +#define MUX_PA21H_GCLK_IO5 7L +#define PINMUX_PA21H_GCLK_IO5 ((PIN_PA21H_GCLK_IO5 << 16) | MUX_PA21H_GCLK_IO5) +#define PORT_PA21H_GCLK_IO5 (1ul << 21) +#define PIN_PB11H_GCLK_IO5 43L /**< \brief GCLK signal: IO5 on PB11 mux H */ +#define MUX_PB11H_GCLK_IO5 7L +#define PINMUX_PB11H_GCLK_IO5 ((PIN_PB11H_GCLK_IO5 << 16) | MUX_PB11H_GCLK_IO5) +#define PORT_PB11H_GCLK_IO5 (1ul << 11) +#define PIN_PA22H_GCLK_IO6 22L /**< \brief GCLK signal: IO6 on PA22 mux H */ +#define MUX_PA22H_GCLK_IO6 7L +#define PINMUX_PA22H_GCLK_IO6 ((PIN_PA22H_GCLK_IO6 << 16) | MUX_PA22H_GCLK_IO6) +#define PORT_PA22H_GCLK_IO6 (1ul << 22) +#define PIN_PB12H_GCLK_IO6 44L /**< \brief GCLK signal: IO6 on PB12 mux H */ +#define MUX_PB12H_GCLK_IO6 7L +#define PINMUX_PB12H_GCLK_IO6 ((PIN_PB12H_GCLK_IO6 << 16) | MUX_PB12H_GCLK_IO6) +#define PORT_PB12H_GCLK_IO6 (1ul << 12) +#define PIN_PA23H_GCLK_IO7 23L /**< \brief GCLK signal: IO7 on PA23 mux H */ +#define MUX_PA23H_GCLK_IO7 7L +#define PINMUX_PA23H_GCLK_IO7 ((PIN_PA23H_GCLK_IO7 << 16) | MUX_PA23H_GCLK_IO7) +#define PORT_PA23H_GCLK_IO7 (1ul << 23) +#define PIN_PB13H_GCLK_IO7 45L /**< \brief GCLK signal: IO7 on PB13 mux H */ +#define MUX_PB13H_GCLK_IO7 7L +#define PINMUX_PB13H_GCLK_IO7 ((PIN_PB13H_GCLK_IO7 << 16) | MUX_PB13H_GCLK_IO7) +#define PORT_PB13H_GCLK_IO7 (1ul << 13) +/* ========== PORT definition for EIC peripheral ========== */ +#define PIN_PA16A_EIC_EXTINT0 16L /**< \brief EIC signal: EXTINT0 on PA16 mux A */ +#define MUX_PA16A_EIC_EXTINT0 0L +#define PINMUX_PA16A_EIC_EXTINT0 ((PIN_PA16A_EIC_EXTINT0 << 16) | MUX_PA16A_EIC_EXTINT0) +#define PORT_PA16A_EIC_EXTINT0 (1ul << 16) +#define PIN_PB00A_EIC_EXTINT0 32L /**< \brief EIC signal: EXTINT0 on PB00 mux A */ +#define MUX_PB00A_EIC_EXTINT0 0L +#define PINMUX_PB00A_EIC_EXTINT0 ((PIN_PB00A_EIC_EXTINT0 << 16) | MUX_PB00A_EIC_EXTINT0) +#define PORT_PB00A_EIC_EXTINT0 (1ul << 0) +#define PIN_PB16A_EIC_EXTINT0 48L /**< \brief EIC signal: EXTINT0 on PB16 mux A */ +#define MUX_PB16A_EIC_EXTINT0 0L +#define PINMUX_PB16A_EIC_EXTINT0 ((PIN_PB16A_EIC_EXTINT0 << 16) | MUX_PB16A_EIC_EXTINT0) +#define PORT_PB16A_EIC_EXTINT0 (1ul << 16) +#define PIN_PA00A_EIC_EXTINT0 0L /**< \brief EIC signal: EXTINT0 on PA00 mux A */ +#define MUX_PA00A_EIC_EXTINT0 0L +#define PINMUX_PA00A_EIC_EXTINT0 ((PIN_PA00A_EIC_EXTINT0 << 16) | MUX_PA00A_EIC_EXTINT0) +#define PORT_PA00A_EIC_EXTINT0 (1ul << 0) +#define PIN_PA17A_EIC_EXTINT1 17L /**< \brief EIC signal: EXTINT1 on PA17 mux A */ +#define MUX_PA17A_EIC_EXTINT1 0L +#define PINMUX_PA17A_EIC_EXTINT1 ((PIN_PA17A_EIC_EXTINT1 << 16) | MUX_PA17A_EIC_EXTINT1) +#define PORT_PA17A_EIC_EXTINT1 (1ul << 17) +#define PIN_PB01A_EIC_EXTINT1 33L /**< \brief EIC signal: EXTINT1 on PB01 mux A */ +#define MUX_PB01A_EIC_EXTINT1 0L +#define PINMUX_PB01A_EIC_EXTINT1 ((PIN_PB01A_EIC_EXTINT1 << 16) | MUX_PB01A_EIC_EXTINT1) +#define PORT_PB01A_EIC_EXTINT1 (1ul << 1) +#define PIN_PB17A_EIC_EXTINT1 49L /**< \brief EIC signal: EXTINT1 on PB17 mux A */ +#define MUX_PB17A_EIC_EXTINT1 0L +#define PINMUX_PB17A_EIC_EXTINT1 ((PIN_PB17A_EIC_EXTINT1 << 16) | MUX_PB17A_EIC_EXTINT1) +#define PORT_PB17A_EIC_EXTINT1 (1ul << 17) +#define PIN_PA01A_EIC_EXTINT1 1L /**< \brief EIC signal: EXTINT1 on PA01 mux A */ +#define MUX_PA01A_EIC_EXTINT1 0L +#define PINMUX_PA01A_EIC_EXTINT1 ((PIN_PA01A_EIC_EXTINT1 << 16) | MUX_PA01A_EIC_EXTINT1) +#define PORT_PA01A_EIC_EXTINT1 (1ul << 1) +#define PIN_PA02A_EIC_EXTINT2 2L /**< \brief EIC signal: EXTINT2 on PA02 mux A */ +#define MUX_PA02A_EIC_EXTINT2 0L +#define PINMUX_PA02A_EIC_EXTINT2 ((PIN_PA02A_EIC_EXTINT2 << 16) | MUX_PA02A_EIC_EXTINT2) +#define PORT_PA02A_EIC_EXTINT2 (1ul << 2) +#define PIN_PA18A_EIC_EXTINT2 18L /**< \brief EIC signal: EXTINT2 on PA18 mux A */ +#define MUX_PA18A_EIC_EXTINT2 0L +#define PINMUX_PA18A_EIC_EXTINT2 ((PIN_PA18A_EIC_EXTINT2 << 16) | MUX_PA18A_EIC_EXTINT2) +#define PORT_PA18A_EIC_EXTINT2 (1ul << 18) +#define PIN_PB02A_EIC_EXTINT2 34L /**< \brief EIC signal: EXTINT2 on PB02 mux A */ +#define MUX_PB02A_EIC_EXTINT2 0L +#define PINMUX_PB02A_EIC_EXTINT2 ((PIN_PB02A_EIC_EXTINT2 << 16) | MUX_PB02A_EIC_EXTINT2) +#define PORT_PB02A_EIC_EXTINT2 (1ul << 2) +#define PIN_PA03A_EIC_EXTINT3 3L /**< \brief EIC signal: EXTINT3 on PA03 mux A */ +#define MUX_PA03A_EIC_EXTINT3 0L +#define PINMUX_PA03A_EIC_EXTINT3 ((PIN_PA03A_EIC_EXTINT3 << 16) | MUX_PA03A_EIC_EXTINT3) +#define PORT_PA03A_EIC_EXTINT3 (1ul << 3) +#define PIN_PA19A_EIC_EXTINT3 19L /**< \brief EIC signal: EXTINT3 on PA19 mux A */ +#define MUX_PA19A_EIC_EXTINT3 0L +#define PINMUX_PA19A_EIC_EXTINT3 ((PIN_PA19A_EIC_EXTINT3 << 16) | MUX_PA19A_EIC_EXTINT3) +#define PORT_PA19A_EIC_EXTINT3 (1ul << 19) +#define PIN_PB03A_EIC_EXTINT3 35L /**< \brief EIC signal: EXTINT3 on PB03 mux A */ +#define MUX_PB03A_EIC_EXTINT3 0L +#define PINMUX_PB03A_EIC_EXTINT3 ((PIN_PB03A_EIC_EXTINT3 << 16) | MUX_PB03A_EIC_EXTINT3) +#define PORT_PB03A_EIC_EXTINT3 (1ul << 3) +#define PIN_PA04A_EIC_EXTINT4 4L /**< \brief EIC signal: EXTINT4 on PA04 mux A */ +#define MUX_PA04A_EIC_EXTINT4 0L +#define PINMUX_PA04A_EIC_EXTINT4 ((PIN_PA04A_EIC_EXTINT4 << 16) | MUX_PA04A_EIC_EXTINT4) +#define PORT_PA04A_EIC_EXTINT4 (1ul << 4) +#define PIN_PA20A_EIC_EXTINT4 20L /**< \brief EIC signal: EXTINT4 on PA20 mux A */ +#define MUX_PA20A_EIC_EXTINT4 0L +#define PINMUX_PA20A_EIC_EXTINT4 ((PIN_PA20A_EIC_EXTINT4 << 16) | MUX_PA20A_EIC_EXTINT4) +#define PORT_PA20A_EIC_EXTINT4 (1ul << 20) +#define PIN_PB04A_EIC_EXTINT4 36L /**< \brief EIC signal: EXTINT4 on PB04 mux A */ +#define MUX_PB04A_EIC_EXTINT4 0L +#define PINMUX_PB04A_EIC_EXTINT4 ((PIN_PB04A_EIC_EXTINT4 << 16) | MUX_PB04A_EIC_EXTINT4) +#define PORT_PB04A_EIC_EXTINT4 (1ul << 4) +#define PIN_PA05A_EIC_EXTINT5 5L /**< \brief EIC signal: EXTINT5 on PA05 mux A */ +#define MUX_PA05A_EIC_EXTINT5 0L +#define PINMUX_PA05A_EIC_EXTINT5 ((PIN_PA05A_EIC_EXTINT5 << 16) | MUX_PA05A_EIC_EXTINT5) +#define PORT_PA05A_EIC_EXTINT5 (1ul << 5) +#define PIN_PA21A_EIC_EXTINT5 21L /**< \brief EIC signal: EXTINT5 on PA21 mux A */ +#define MUX_PA21A_EIC_EXTINT5 0L +#define PINMUX_PA21A_EIC_EXTINT5 ((PIN_PA21A_EIC_EXTINT5 << 16) | MUX_PA21A_EIC_EXTINT5) +#define PORT_PA21A_EIC_EXTINT5 (1ul << 21) +#define PIN_PB05A_EIC_EXTINT5 37L /**< \brief EIC signal: EXTINT5 on PB05 mux A */ +#define MUX_PB05A_EIC_EXTINT5 0L +#define PINMUX_PB05A_EIC_EXTINT5 ((PIN_PB05A_EIC_EXTINT5 << 16) | MUX_PB05A_EIC_EXTINT5) +#define PORT_PB05A_EIC_EXTINT5 (1ul << 5) +#define PIN_PA06A_EIC_EXTINT6 6L /**< \brief EIC signal: EXTINT6 on PA06 mux A */ +#define MUX_PA06A_EIC_EXTINT6 0L +#define PINMUX_PA06A_EIC_EXTINT6 ((PIN_PA06A_EIC_EXTINT6 << 16) | MUX_PA06A_EIC_EXTINT6) +#define PORT_PA06A_EIC_EXTINT6 (1ul << 6) +#define PIN_PA22A_EIC_EXTINT6 22L /**< \brief EIC signal: EXTINT6 on PA22 mux A */ +#define MUX_PA22A_EIC_EXTINT6 0L +#define PINMUX_PA22A_EIC_EXTINT6 ((PIN_PA22A_EIC_EXTINT6 << 16) | MUX_PA22A_EIC_EXTINT6) +#define PORT_PA22A_EIC_EXTINT6 (1ul << 22) +#define PIN_PB06A_EIC_EXTINT6 38L /**< \brief EIC signal: EXTINT6 on PB06 mux A */ +#define MUX_PB06A_EIC_EXTINT6 0L +#define PINMUX_PB06A_EIC_EXTINT6 ((PIN_PB06A_EIC_EXTINT6 << 16) | MUX_PB06A_EIC_EXTINT6) +#define PORT_PB06A_EIC_EXTINT6 (1ul << 6) +#define PIN_PB22A_EIC_EXTINT6 54L /**< \brief EIC signal: EXTINT6 on PB22 mux A */ +#define MUX_PB22A_EIC_EXTINT6 0L +#define PINMUX_PB22A_EIC_EXTINT6 ((PIN_PB22A_EIC_EXTINT6 << 16) | MUX_PB22A_EIC_EXTINT6) +#define PORT_PB22A_EIC_EXTINT6 (1ul << 22) +#define PIN_PA07A_EIC_EXTINT7 7L /**< \brief EIC signal: EXTINT7 on PA07 mux A */ +#define MUX_PA07A_EIC_EXTINT7 0L +#define PINMUX_PA07A_EIC_EXTINT7 ((PIN_PA07A_EIC_EXTINT7 << 16) | MUX_PA07A_EIC_EXTINT7) +#define PORT_PA07A_EIC_EXTINT7 (1ul << 7) +#define PIN_PA23A_EIC_EXTINT7 23L /**< \brief EIC signal: EXTINT7 on PA23 mux A */ +#define MUX_PA23A_EIC_EXTINT7 0L +#define PINMUX_PA23A_EIC_EXTINT7 ((PIN_PA23A_EIC_EXTINT7 << 16) | MUX_PA23A_EIC_EXTINT7) +#define PORT_PA23A_EIC_EXTINT7 (1ul << 23) +#define PIN_PB07A_EIC_EXTINT7 39L /**< \brief EIC signal: EXTINT7 on PB07 mux A */ +#define MUX_PB07A_EIC_EXTINT7 0L +#define PINMUX_PB07A_EIC_EXTINT7 ((PIN_PB07A_EIC_EXTINT7 << 16) | MUX_PB07A_EIC_EXTINT7) +#define PORT_PB07A_EIC_EXTINT7 (1ul << 7) +#define PIN_PB23A_EIC_EXTINT7 55L /**< \brief EIC signal: EXTINT7 on PB23 mux A */ +#define MUX_PB23A_EIC_EXTINT7 0L +#define PINMUX_PB23A_EIC_EXTINT7 ((PIN_PB23A_EIC_EXTINT7 << 16) | MUX_PB23A_EIC_EXTINT7) +#define PORT_PB23A_EIC_EXTINT7 (1ul << 23) +#define PIN_PA28A_EIC_EXTINT8 28L /**< \brief EIC signal: EXTINT8 on PA28 mux A */ +#define MUX_PA28A_EIC_EXTINT8 0L +#define PINMUX_PA28A_EIC_EXTINT8 ((PIN_PA28A_EIC_EXTINT8 << 16) | MUX_PA28A_EIC_EXTINT8) +#define PORT_PA28A_EIC_EXTINT8 (1ul << 28) +#define PIN_PB08A_EIC_EXTINT8 40L /**< \brief EIC signal: EXTINT8 on PB08 mux A */ +#define MUX_PB08A_EIC_EXTINT8 0L +#define PINMUX_PB08A_EIC_EXTINT8 ((PIN_PB08A_EIC_EXTINT8 << 16) | MUX_PB08A_EIC_EXTINT8) +#define PORT_PB08A_EIC_EXTINT8 (1ul << 8) +#define PIN_PA09A_EIC_EXTINT9 9L /**< \brief EIC signal: EXTINT9 on PA09 mux A */ +#define MUX_PA09A_EIC_EXTINT9 0L +#define PINMUX_PA09A_EIC_EXTINT9 ((PIN_PA09A_EIC_EXTINT9 << 16) | MUX_PA09A_EIC_EXTINT9) +#define PORT_PA09A_EIC_EXTINT9 (1ul << 9) +#define PIN_PB09A_EIC_EXTINT9 41L /**< \brief EIC signal: EXTINT9 on PB09 mux A */ +#define MUX_PB09A_EIC_EXTINT9 0L +#define PINMUX_PB09A_EIC_EXTINT9 ((PIN_PB09A_EIC_EXTINT9 << 16) | MUX_PB09A_EIC_EXTINT9) +#define PORT_PB09A_EIC_EXTINT9 (1ul << 9) +#define PIN_PA10A_EIC_EXTINT10 10L /**< \brief EIC signal: EXTINT10 on PA10 mux A */ +#define MUX_PA10A_EIC_EXTINT10 0L +#define PINMUX_PA10A_EIC_EXTINT10 ((PIN_PA10A_EIC_EXTINT10 << 16) | MUX_PA10A_EIC_EXTINT10) +#define PORT_PA10A_EIC_EXTINT10 (1ul << 10) +#define PIN_PA30A_EIC_EXTINT10 30L /**< \brief EIC signal: EXTINT10 on PA30 mux A */ +#define MUX_PA30A_EIC_EXTINT10 0L +#define PINMUX_PA30A_EIC_EXTINT10 ((PIN_PA30A_EIC_EXTINT10 << 16) | MUX_PA30A_EIC_EXTINT10) +#define PORT_PA30A_EIC_EXTINT10 (1ul << 30) +#define PIN_PB10A_EIC_EXTINT10 42L /**< \brief EIC signal: EXTINT10 on PB10 mux A */ +#define MUX_PB10A_EIC_EXTINT10 0L +#define PINMUX_PB10A_EIC_EXTINT10 ((PIN_PB10A_EIC_EXTINT10 << 16) | MUX_PB10A_EIC_EXTINT10) +#define PORT_PB10A_EIC_EXTINT10 (1ul << 10) +#define PIN_PA11A_EIC_EXTINT11 11L /**< \brief EIC signal: EXTINT11 on PA11 mux A */ +#define MUX_PA11A_EIC_EXTINT11 0L +#define PINMUX_PA11A_EIC_EXTINT11 ((PIN_PA11A_EIC_EXTINT11 << 16) | MUX_PA11A_EIC_EXTINT11) +#define PORT_PA11A_EIC_EXTINT11 (1ul << 11) +#define PIN_PA31A_EIC_EXTINT11 31L /**< \brief EIC signal: EXTINT11 on PA31 mux A */ +#define MUX_PA31A_EIC_EXTINT11 0L +#define PINMUX_PA31A_EIC_EXTINT11 ((PIN_PA31A_EIC_EXTINT11 << 16) | MUX_PA31A_EIC_EXTINT11) +#define PORT_PA31A_EIC_EXTINT11 (1ul << 31) +#define PIN_PB11A_EIC_EXTINT11 43L /**< \brief EIC signal: EXTINT11 on PB11 mux A */ +#define MUX_PB11A_EIC_EXTINT11 0L +#define PINMUX_PB11A_EIC_EXTINT11 ((PIN_PB11A_EIC_EXTINT11 << 16) | MUX_PB11A_EIC_EXTINT11) +#define PORT_PB11A_EIC_EXTINT11 (1ul << 11) +#define PIN_PA12A_EIC_EXTINT12 12L /**< \brief EIC signal: EXTINT12 on PA12 mux A */ +#define MUX_PA12A_EIC_EXTINT12 0L +#define PINMUX_PA12A_EIC_EXTINT12 ((PIN_PA12A_EIC_EXTINT12 << 16) | MUX_PA12A_EIC_EXTINT12) +#define PORT_PA12A_EIC_EXTINT12 (1ul << 12) +#define PIN_PA24A_EIC_EXTINT12 24L /**< \brief EIC signal: EXTINT12 on PA24 mux A */ +#define MUX_PA24A_EIC_EXTINT12 0L +#define PINMUX_PA24A_EIC_EXTINT12 ((PIN_PA24A_EIC_EXTINT12 << 16) | MUX_PA24A_EIC_EXTINT12) +#define PORT_PA24A_EIC_EXTINT12 (1ul << 24) +#define PIN_PB12A_EIC_EXTINT12 44L /**< \brief EIC signal: EXTINT12 on PB12 mux A */ +#define MUX_PB12A_EIC_EXTINT12 0L +#define PINMUX_PB12A_EIC_EXTINT12 ((PIN_PB12A_EIC_EXTINT12 << 16) | MUX_PB12A_EIC_EXTINT12) +#define PORT_PB12A_EIC_EXTINT12 (1ul << 12) +#define PIN_PA13A_EIC_EXTINT13 13L /**< \brief EIC signal: EXTINT13 on PA13 mux A */ +#define MUX_PA13A_EIC_EXTINT13 0L +#define PINMUX_PA13A_EIC_EXTINT13 ((PIN_PA13A_EIC_EXTINT13 << 16) | MUX_PA13A_EIC_EXTINT13) +#define PORT_PA13A_EIC_EXTINT13 (1ul << 13) +#define PIN_PA25A_EIC_EXTINT13 25L /**< \brief EIC signal: EXTINT13 on PA25 mux A */ +#define MUX_PA25A_EIC_EXTINT13 0L +#define PINMUX_PA25A_EIC_EXTINT13 ((PIN_PA25A_EIC_EXTINT13 << 16) | MUX_PA25A_EIC_EXTINT13) +#define PORT_PA25A_EIC_EXTINT13 (1ul << 25) +#define PIN_PB13A_EIC_EXTINT13 45L /**< \brief EIC signal: EXTINT13 on PB13 mux A */ +#define MUX_PB13A_EIC_EXTINT13 0L +#define PINMUX_PB13A_EIC_EXTINT13 ((PIN_PB13A_EIC_EXTINT13 << 16) | MUX_PB13A_EIC_EXTINT13) +#define PORT_PB13A_EIC_EXTINT13 (1ul << 13) +#define PIN_PB14A_EIC_EXTINT14 46L /**< \brief EIC signal: EXTINT14 on PB14 mux A */ +#define MUX_PB14A_EIC_EXTINT14 0L +#define PINMUX_PB14A_EIC_EXTINT14 ((PIN_PB14A_EIC_EXTINT14 << 16) | MUX_PB14A_EIC_EXTINT14) +#define PORT_PB14A_EIC_EXTINT14 (1ul << 14) +#define PIN_PB30A_EIC_EXTINT14 62L /**< \brief EIC signal: EXTINT14 on PB30 mux A */ +#define MUX_PB30A_EIC_EXTINT14 0L +#define PINMUX_PB30A_EIC_EXTINT14 ((PIN_PB30A_EIC_EXTINT14 << 16) | MUX_PB30A_EIC_EXTINT14) +#define PORT_PB30A_EIC_EXTINT14 (1ul << 30) +#define PIN_PA14A_EIC_EXTINT14 14L /**< \brief EIC signal: EXTINT14 on PA14 mux A */ +#define MUX_PA14A_EIC_EXTINT14 0L +#define PINMUX_PA14A_EIC_EXTINT14 ((PIN_PA14A_EIC_EXTINT14 << 16) | MUX_PA14A_EIC_EXTINT14) +#define PORT_PA14A_EIC_EXTINT14 (1ul << 14) +#define PIN_PA27A_EIC_EXTINT15 27L /**< \brief EIC signal: EXTINT15 on PA27 mux A */ +#define MUX_PA27A_EIC_EXTINT15 0L +#define PINMUX_PA27A_EIC_EXTINT15 ((PIN_PA27A_EIC_EXTINT15 << 16) | MUX_PA27A_EIC_EXTINT15) +#define PORT_PA27A_EIC_EXTINT15 (1ul << 27) +#define PIN_PB15A_EIC_EXTINT15 47L /**< \brief EIC signal: EXTINT15 on PB15 mux A */ +#define MUX_PB15A_EIC_EXTINT15 0L +#define PINMUX_PB15A_EIC_EXTINT15 ((PIN_PB15A_EIC_EXTINT15 << 16) | MUX_PB15A_EIC_EXTINT15) +#define PORT_PB15A_EIC_EXTINT15 (1ul << 15) +#define PIN_PB31A_EIC_EXTINT15 63L /**< \brief EIC signal: EXTINT15 on PB31 mux A */ +#define MUX_PB31A_EIC_EXTINT15 0L +#define PINMUX_PB31A_EIC_EXTINT15 ((PIN_PB31A_EIC_EXTINT15 << 16) | MUX_PB31A_EIC_EXTINT15) +#define PORT_PB31A_EIC_EXTINT15 (1ul << 31) +#define PIN_PA15A_EIC_EXTINT15 15L /**< \brief EIC signal: EXTINT15 on PA15 mux A */ +#define MUX_PA15A_EIC_EXTINT15 0L +#define PINMUX_PA15A_EIC_EXTINT15 ((PIN_PA15A_EIC_EXTINT15 << 16) | MUX_PA15A_EIC_EXTINT15) +#define PORT_PA15A_EIC_EXTINT15 (1ul << 15) +#define PIN_PA08A_EIC_NMI 8L /**< \brief EIC signal: NMI on PA08 mux A */ +#define MUX_PA08A_EIC_NMI 0L +#define PINMUX_PA08A_EIC_NMI ((PIN_PA08A_EIC_NMI << 16) | MUX_PA08A_EIC_NMI) +#define PORT_PA08A_EIC_NMI (1ul << 8) +/* ========== PORT definition for USB peripheral ========== */ +#define PIN_PA24G_USB_DM 24L /**< \brief USB signal: DM on PA24 mux G */ +#define MUX_PA24G_USB_DM 6L +#define PINMUX_PA24G_USB_DM ((PIN_PA24G_USB_DM << 16) | MUX_PA24G_USB_DM) +#define PORT_PA24G_USB_DM (1ul << 24) +#define PIN_PA25G_USB_DP 25L /**< \brief USB signal: DP on PA25 mux G */ +#define MUX_PA25G_USB_DP 6L +#define PINMUX_PA25G_USB_DP ((PIN_PA25G_USB_DP << 16) | MUX_PA25G_USB_DP) +#define PORT_PA25G_USB_DP (1ul << 25) +#define PIN_PA23G_USB_SOF_1KHZ 23L /**< \brief USB signal: SOF_1KHZ on PA23 mux G */ +#define MUX_PA23G_USB_SOF_1KHZ 6L +#define PINMUX_PA23G_USB_SOF_1KHZ ((PIN_PA23G_USB_SOF_1KHZ << 16) | MUX_PA23G_USB_SOF_1KHZ) +#define PORT_PA23G_USB_SOF_1KHZ (1ul << 23) +/* ========== PORT definition for SERCOM0 peripheral ========== */ +#define PIN_PA04D_SERCOM0_PAD0 4L /**< \brief SERCOM0 signal: PAD0 on PA04 mux D */ +#define MUX_PA04D_SERCOM0_PAD0 3L +#define PINMUX_PA04D_SERCOM0_PAD0 ((PIN_PA04D_SERCOM0_PAD0 << 16) | MUX_PA04D_SERCOM0_PAD0) +#define PORT_PA04D_SERCOM0_PAD0 (1ul << 4) +#define PIN_PA08C_SERCOM0_PAD0 8L /**< \brief SERCOM0 signal: PAD0 on PA08 mux C */ +#define MUX_PA08C_SERCOM0_PAD0 2L +#define PINMUX_PA08C_SERCOM0_PAD0 ((PIN_PA08C_SERCOM0_PAD0 << 16) | MUX_PA08C_SERCOM0_PAD0) +#define PORT_PA08C_SERCOM0_PAD0 (1ul << 8) +#define PIN_PA05D_SERCOM0_PAD1 5L /**< \brief SERCOM0 signal: PAD1 on PA05 mux D */ +#define MUX_PA05D_SERCOM0_PAD1 3L +#define PINMUX_PA05D_SERCOM0_PAD1 ((PIN_PA05D_SERCOM0_PAD1 << 16) | MUX_PA05D_SERCOM0_PAD1) +#define PORT_PA05D_SERCOM0_PAD1 (1ul << 5) +#define PIN_PA09C_SERCOM0_PAD1 9L /**< \brief SERCOM0 signal: PAD1 on PA09 mux C */ +#define MUX_PA09C_SERCOM0_PAD1 2L +#define PINMUX_PA09C_SERCOM0_PAD1 ((PIN_PA09C_SERCOM0_PAD1 << 16) | MUX_PA09C_SERCOM0_PAD1) +#define PORT_PA09C_SERCOM0_PAD1 (1ul << 9) +#define PIN_PA06D_SERCOM0_PAD2 6L /**< \brief SERCOM0 signal: PAD2 on PA06 mux D */ +#define MUX_PA06D_SERCOM0_PAD2 3L +#define PINMUX_PA06D_SERCOM0_PAD2 ((PIN_PA06D_SERCOM0_PAD2 << 16) | MUX_PA06D_SERCOM0_PAD2) +#define PORT_PA06D_SERCOM0_PAD2 (1ul << 6) +#define PIN_PA10C_SERCOM0_PAD2 10L /**< \brief SERCOM0 signal: PAD2 on PA10 mux C */ +#define MUX_PA10C_SERCOM0_PAD2 2L +#define PINMUX_PA10C_SERCOM0_PAD2 ((PIN_PA10C_SERCOM0_PAD2 << 16) | MUX_PA10C_SERCOM0_PAD2) +#define PORT_PA10C_SERCOM0_PAD2 (1ul << 10) +#define PIN_PA07D_SERCOM0_PAD3 7L /**< \brief SERCOM0 signal: PAD3 on PA07 mux D */ +#define MUX_PA07D_SERCOM0_PAD3 3L +#define PINMUX_PA07D_SERCOM0_PAD3 ((PIN_PA07D_SERCOM0_PAD3 << 16) | MUX_PA07D_SERCOM0_PAD3) +#define PORT_PA07D_SERCOM0_PAD3 (1ul << 7) +#define PIN_PA11C_SERCOM0_PAD3 11L /**< \brief SERCOM0 signal: PAD3 on PA11 mux C */ +#define MUX_PA11C_SERCOM0_PAD3 2L +#define PINMUX_PA11C_SERCOM0_PAD3 ((PIN_PA11C_SERCOM0_PAD3 << 16) | MUX_PA11C_SERCOM0_PAD3) +#define PORT_PA11C_SERCOM0_PAD3 (1ul << 11) +/* ========== PORT definition for SERCOM1 peripheral ========== */ +#define PIN_PA16C_SERCOM1_PAD0 16L /**< \brief SERCOM1 signal: PAD0 on PA16 mux C */ +#define MUX_PA16C_SERCOM1_PAD0 2L +#define PINMUX_PA16C_SERCOM1_PAD0 ((PIN_PA16C_SERCOM1_PAD0 << 16) | MUX_PA16C_SERCOM1_PAD0) +#define PORT_PA16C_SERCOM1_PAD0 (1ul << 16) +#define PIN_PA00D_SERCOM1_PAD0 0L /**< \brief SERCOM1 signal: PAD0 on PA00 mux D */ +#define MUX_PA00D_SERCOM1_PAD0 3L +#define PINMUX_PA00D_SERCOM1_PAD0 ((PIN_PA00D_SERCOM1_PAD0 << 16) | MUX_PA00D_SERCOM1_PAD0) +#define PORT_PA00D_SERCOM1_PAD0 (1ul << 0) +#define PIN_PA17C_SERCOM1_PAD1 17L /**< \brief SERCOM1 signal: PAD1 on PA17 mux C */ +#define MUX_PA17C_SERCOM1_PAD1 2L +#define PINMUX_PA17C_SERCOM1_PAD1 ((PIN_PA17C_SERCOM1_PAD1 << 16) | MUX_PA17C_SERCOM1_PAD1) +#define PORT_PA17C_SERCOM1_PAD1 (1ul << 17) +#define PIN_PA01D_SERCOM1_PAD1 1L /**< \brief SERCOM1 signal: PAD1 on PA01 mux D */ +#define MUX_PA01D_SERCOM1_PAD1 3L +#define PINMUX_PA01D_SERCOM1_PAD1 ((PIN_PA01D_SERCOM1_PAD1 << 16) | MUX_PA01D_SERCOM1_PAD1) +#define PORT_PA01D_SERCOM1_PAD1 (1ul << 1) +#define PIN_PA30D_SERCOM1_PAD2 30L /**< \brief SERCOM1 signal: PAD2 on PA30 mux D */ +#define MUX_PA30D_SERCOM1_PAD2 3L +#define PINMUX_PA30D_SERCOM1_PAD2 ((PIN_PA30D_SERCOM1_PAD2 << 16) | MUX_PA30D_SERCOM1_PAD2) +#define PORT_PA30D_SERCOM1_PAD2 (1ul << 30) +#define PIN_PA18C_SERCOM1_PAD2 18L /**< \brief SERCOM1 signal: PAD2 on PA18 mux C */ +#define MUX_PA18C_SERCOM1_PAD2 2L +#define PINMUX_PA18C_SERCOM1_PAD2 ((PIN_PA18C_SERCOM1_PAD2 << 16) | MUX_PA18C_SERCOM1_PAD2) +#define PORT_PA18C_SERCOM1_PAD2 (1ul << 18) +#define PIN_PA31D_SERCOM1_PAD3 31L /**< \brief SERCOM1 signal: PAD3 on PA31 mux D */ +#define MUX_PA31D_SERCOM1_PAD3 3L +#define PINMUX_PA31D_SERCOM1_PAD3 ((PIN_PA31D_SERCOM1_PAD3 << 16) | MUX_PA31D_SERCOM1_PAD3) +#define PORT_PA31D_SERCOM1_PAD3 (1ul << 31) +#define PIN_PA19C_SERCOM1_PAD3 19L /**< \brief SERCOM1 signal: PAD3 on PA19 mux C */ +#define MUX_PA19C_SERCOM1_PAD3 2L +#define PINMUX_PA19C_SERCOM1_PAD3 ((PIN_PA19C_SERCOM1_PAD3 << 16) | MUX_PA19C_SERCOM1_PAD3) +#define PORT_PA19C_SERCOM1_PAD3 (1ul << 19) +/* ========== PORT definition for SERCOM2 peripheral ========== */ +#define PIN_PA08D_SERCOM2_PAD0 8L /**< \brief SERCOM2 signal: PAD0 on PA08 mux D */ +#define MUX_PA08D_SERCOM2_PAD0 3L +#define PINMUX_PA08D_SERCOM2_PAD0 ((PIN_PA08D_SERCOM2_PAD0 << 16) | MUX_PA08D_SERCOM2_PAD0) +#define PORT_PA08D_SERCOM2_PAD0 (1ul << 8) +#define PIN_PA12C_SERCOM2_PAD0 12L /**< \brief SERCOM2 signal: PAD0 on PA12 mux C */ +#define MUX_PA12C_SERCOM2_PAD0 2L +#define PINMUX_PA12C_SERCOM2_PAD0 ((PIN_PA12C_SERCOM2_PAD0 << 16) | MUX_PA12C_SERCOM2_PAD0) +#define PORT_PA12C_SERCOM2_PAD0 (1ul << 12) +#define PIN_PA09D_SERCOM2_PAD1 9L /**< \brief SERCOM2 signal: PAD1 on PA09 mux D */ +#define MUX_PA09D_SERCOM2_PAD1 3L +#define PINMUX_PA09D_SERCOM2_PAD1 ((PIN_PA09D_SERCOM2_PAD1 << 16) | MUX_PA09D_SERCOM2_PAD1) +#define PORT_PA09D_SERCOM2_PAD1 (1ul << 9) +#define PIN_PA13C_SERCOM2_PAD1 13L /**< \brief SERCOM2 signal: PAD1 on PA13 mux C */ +#define MUX_PA13C_SERCOM2_PAD1 2L +#define PINMUX_PA13C_SERCOM2_PAD1 ((PIN_PA13C_SERCOM2_PAD1 << 16) | MUX_PA13C_SERCOM2_PAD1) +#define PORT_PA13C_SERCOM2_PAD1 (1ul << 13) +#define PIN_PA10D_SERCOM2_PAD2 10L /**< \brief SERCOM2 signal: PAD2 on PA10 mux D */ +#define MUX_PA10D_SERCOM2_PAD2 3L +#define PINMUX_PA10D_SERCOM2_PAD2 ((PIN_PA10D_SERCOM2_PAD2 << 16) | MUX_PA10D_SERCOM2_PAD2) +#define PORT_PA10D_SERCOM2_PAD2 (1ul << 10) +#define PIN_PA14C_SERCOM2_PAD2 14L /**< \brief SERCOM2 signal: PAD2 on PA14 mux C */ +#define MUX_PA14C_SERCOM2_PAD2 2L +#define PINMUX_PA14C_SERCOM2_PAD2 ((PIN_PA14C_SERCOM2_PAD2 << 16) | MUX_PA14C_SERCOM2_PAD2) +#define PORT_PA14C_SERCOM2_PAD2 (1ul << 14) +#define PIN_PA11D_SERCOM2_PAD3 11L /**< \brief SERCOM2 signal: PAD3 on PA11 mux D */ +#define MUX_PA11D_SERCOM2_PAD3 3L +#define PINMUX_PA11D_SERCOM2_PAD3 ((PIN_PA11D_SERCOM2_PAD3 << 16) | MUX_PA11D_SERCOM2_PAD3) +#define PORT_PA11D_SERCOM2_PAD3 (1ul << 11) +#define PIN_PA15C_SERCOM2_PAD3 15L /**< \brief SERCOM2 signal: PAD3 on PA15 mux C */ +#define MUX_PA15C_SERCOM2_PAD3 2L +#define PINMUX_PA15C_SERCOM2_PAD3 ((PIN_PA15C_SERCOM2_PAD3 << 16) | MUX_PA15C_SERCOM2_PAD3) +#define PORT_PA15C_SERCOM2_PAD3 (1ul << 15) +/* ========== PORT definition for SERCOM3 peripheral ========== */ +#define PIN_PA16D_SERCOM3_PAD0 16L /**< \brief SERCOM3 signal: PAD0 on PA16 mux D */ +#define MUX_PA16D_SERCOM3_PAD0 3L +#define PINMUX_PA16D_SERCOM3_PAD0 ((PIN_PA16D_SERCOM3_PAD0 << 16) | MUX_PA16D_SERCOM3_PAD0) +#define PORT_PA16D_SERCOM3_PAD0 (1ul << 16) +#define PIN_PA22C_SERCOM3_PAD0 22L /**< \brief SERCOM3 signal: PAD0 on PA22 mux C */ +#define MUX_PA22C_SERCOM3_PAD0 2L +#define PINMUX_PA22C_SERCOM3_PAD0 ((PIN_PA22C_SERCOM3_PAD0 << 16) | MUX_PA22C_SERCOM3_PAD0) +#define PORT_PA22C_SERCOM3_PAD0 (1ul << 22) +#define PIN_PA17D_SERCOM3_PAD1 17L /**< \brief SERCOM3 signal: PAD1 on PA17 mux D */ +#define MUX_PA17D_SERCOM3_PAD1 3L +#define PINMUX_PA17D_SERCOM3_PAD1 ((PIN_PA17D_SERCOM3_PAD1 << 16) | MUX_PA17D_SERCOM3_PAD1) +#define PORT_PA17D_SERCOM3_PAD1 (1ul << 17) +#define PIN_PA23C_SERCOM3_PAD1 23L /**< \brief SERCOM3 signal: PAD1 on PA23 mux C */ +#define MUX_PA23C_SERCOM3_PAD1 2L +#define PINMUX_PA23C_SERCOM3_PAD1 ((PIN_PA23C_SERCOM3_PAD1 << 16) | MUX_PA23C_SERCOM3_PAD1) +#define PORT_PA23C_SERCOM3_PAD1 (1ul << 23) +#define PIN_PA18D_SERCOM3_PAD2 18L /**< \brief SERCOM3 signal: PAD2 on PA18 mux D */ +#define MUX_PA18D_SERCOM3_PAD2 3L +#define PINMUX_PA18D_SERCOM3_PAD2 ((PIN_PA18D_SERCOM3_PAD2 << 16) | MUX_PA18D_SERCOM3_PAD2) +#define PORT_PA18D_SERCOM3_PAD2 (1ul << 18) +#define PIN_PA20D_SERCOM3_PAD2 20L /**< \brief SERCOM3 signal: PAD2 on PA20 mux D */ +#define MUX_PA20D_SERCOM3_PAD2 3L +#define PINMUX_PA20D_SERCOM3_PAD2 ((PIN_PA20D_SERCOM3_PAD2 << 16) | MUX_PA20D_SERCOM3_PAD2) +#define PORT_PA20D_SERCOM3_PAD2 (1ul << 20) +#define PIN_PA24C_SERCOM3_PAD2 24L /**< \brief SERCOM3 signal: PAD2 on PA24 mux C */ +#define MUX_PA24C_SERCOM3_PAD2 2L +#define PINMUX_PA24C_SERCOM3_PAD2 ((PIN_PA24C_SERCOM3_PAD2 << 16) | MUX_PA24C_SERCOM3_PAD2) +#define PORT_PA24C_SERCOM3_PAD2 (1ul << 24) +#define PIN_PA19D_SERCOM3_PAD3 19L /**< \brief SERCOM3 signal: PAD3 on PA19 mux D */ +#define MUX_PA19D_SERCOM3_PAD3 3L +#define PINMUX_PA19D_SERCOM3_PAD3 ((PIN_PA19D_SERCOM3_PAD3 << 16) | MUX_PA19D_SERCOM3_PAD3) +#define PORT_PA19D_SERCOM3_PAD3 (1ul << 19) +#define PIN_PA21D_SERCOM3_PAD3 21L /**< \brief SERCOM3 signal: PAD3 on PA21 mux D */ +#define MUX_PA21D_SERCOM3_PAD3 3L +#define PINMUX_PA21D_SERCOM3_PAD3 ((PIN_PA21D_SERCOM3_PAD3 << 16) | MUX_PA21D_SERCOM3_PAD3) +#define PORT_PA21D_SERCOM3_PAD3 (1ul << 21) +#define PIN_PA25C_SERCOM3_PAD3 25L /**< \brief SERCOM3 signal: PAD3 on PA25 mux C */ +#define MUX_PA25C_SERCOM3_PAD3 2L +#define PINMUX_PA25C_SERCOM3_PAD3 ((PIN_PA25C_SERCOM3_PAD3 << 16) | MUX_PA25C_SERCOM3_PAD3) +#define PORT_PA25C_SERCOM3_PAD3 (1ul << 25) +/* ========== PORT definition for SERCOM4 peripheral ========== */ +#define PIN_PA12D_SERCOM4_PAD0 12L /**< \brief SERCOM4 signal: PAD0 on PA12 mux D */ +#define MUX_PA12D_SERCOM4_PAD0 3L +#define PINMUX_PA12D_SERCOM4_PAD0 ((PIN_PA12D_SERCOM4_PAD0 << 16) | MUX_PA12D_SERCOM4_PAD0) +#define PORT_PA12D_SERCOM4_PAD0 (1ul << 12) +#define PIN_PB08D_SERCOM4_PAD0 40L /**< \brief SERCOM4 signal: PAD0 on PB08 mux D */ +#define MUX_PB08D_SERCOM4_PAD0 3L +#define PINMUX_PB08D_SERCOM4_PAD0 ((PIN_PB08D_SERCOM4_PAD0 << 16) | MUX_PB08D_SERCOM4_PAD0) +#define PORT_PB08D_SERCOM4_PAD0 (1ul << 8) +#define PIN_PB12C_SERCOM4_PAD0 44L /**< \brief SERCOM4 signal: PAD0 on PB12 mux C */ +#define MUX_PB12C_SERCOM4_PAD0 2L +#define PINMUX_PB12C_SERCOM4_PAD0 ((PIN_PB12C_SERCOM4_PAD0 << 16) | MUX_PB12C_SERCOM4_PAD0) +#define PORT_PB12C_SERCOM4_PAD0 (1ul << 12) +#define PIN_PA13D_SERCOM4_PAD1 13L /**< \brief SERCOM4 signal: PAD1 on PA13 mux D */ +#define MUX_PA13D_SERCOM4_PAD1 3L +#define PINMUX_PA13D_SERCOM4_PAD1 ((PIN_PA13D_SERCOM4_PAD1 << 16) | MUX_PA13D_SERCOM4_PAD1) +#define PORT_PA13D_SERCOM4_PAD1 (1ul << 13) +#define PIN_PB09D_SERCOM4_PAD1 41L /**< \brief SERCOM4 signal: PAD1 on PB09 mux D */ +#define MUX_PB09D_SERCOM4_PAD1 3L +#define PINMUX_PB09D_SERCOM4_PAD1 ((PIN_PB09D_SERCOM4_PAD1 << 16) | MUX_PB09D_SERCOM4_PAD1) +#define PORT_PB09D_SERCOM4_PAD1 (1ul << 9) +#define PIN_PB13C_SERCOM4_PAD1 45L /**< \brief SERCOM4 signal: PAD1 on PB13 mux C */ +#define MUX_PB13C_SERCOM4_PAD1 2L +#define PINMUX_PB13C_SERCOM4_PAD1 ((PIN_PB13C_SERCOM4_PAD1 << 16) | MUX_PB13C_SERCOM4_PAD1) +#define PORT_PB13C_SERCOM4_PAD1 (1ul << 13) +#define PIN_PA14D_SERCOM4_PAD2 14L /**< \brief SERCOM4 signal: PAD2 on PA14 mux D */ +#define MUX_PA14D_SERCOM4_PAD2 3L +#define PINMUX_PA14D_SERCOM4_PAD2 ((PIN_PA14D_SERCOM4_PAD2 << 16) | MUX_PA14D_SERCOM4_PAD2) +#define PORT_PA14D_SERCOM4_PAD2 (1ul << 14) +#define PIN_PB10D_SERCOM4_PAD2 42L /**< \brief SERCOM4 signal: PAD2 on PB10 mux D */ +#define MUX_PB10D_SERCOM4_PAD2 3L +#define PINMUX_PB10D_SERCOM4_PAD2 ((PIN_PB10D_SERCOM4_PAD2 << 16) | MUX_PB10D_SERCOM4_PAD2) +#define PORT_PB10D_SERCOM4_PAD2 (1ul << 10) +#define PIN_PB14C_SERCOM4_PAD2 46L /**< \brief SERCOM4 signal: PAD2 on PB14 mux C */ +#define MUX_PB14C_SERCOM4_PAD2 2L +#define PINMUX_PB14C_SERCOM4_PAD2 ((PIN_PB14C_SERCOM4_PAD2 << 16) | MUX_PB14C_SERCOM4_PAD2) +#define PORT_PB14C_SERCOM4_PAD2 (1ul << 14) +#define PIN_PA15D_SERCOM4_PAD3 15L /**< \brief SERCOM4 signal: PAD3 on PA15 mux D */ +#define MUX_PA15D_SERCOM4_PAD3 3L +#define PINMUX_PA15D_SERCOM4_PAD3 ((PIN_PA15D_SERCOM4_PAD3 << 16) | MUX_PA15D_SERCOM4_PAD3) +#define PORT_PA15D_SERCOM4_PAD3 (1ul << 15) +#define PIN_PB11D_SERCOM4_PAD3 43L /**< \brief SERCOM4 signal: PAD3 on PB11 mux D */ +#define MUX_PB11D_SERCOM4_PAD3 3L +#define PINMUX_PB11D_SERCOM4_PAD3 ((PIN_PB11D_SERCOM4_PAD3 << 16) | MUX_PB11D_SERCOM4_PAD3) +#define PORT_PB11D_SERCOM4_PAD3 (1ul << 11) +#define PIN_PB15C_SERCOM4_PAD3 47L /**< \brief SERCOM4 signal: PAD3 on PB15 mux C */ +#define MUX_PB15C_SERCOM4_PAD3 2L +#define PINMUX_PB15C_SERCOM4_PAD3 ((PIN_PB15C_SERCOM4_PAD3 << 16) | MUX_PB15C_SERCOM4_PAD3) +#define PORT_PB15C_SERCOM4_PAD3 (1ul << 15) +/* ========== PORT definition for SERCOM5 peripheral ========== */ +#define PIN_PA22D_SERCOM5_PAD0 22L /**< \brief SERCOM5 signal: PAD0 on PA22 mux D */ +#define MUX_PA22D_SERCOM5_PAD0 3L +#define PINMUX_PA22D_SERCOM5_PAD0 ((PIN_PA22D_SERCOM5_PAD0 << 16) | MUX_PA22D_SERCOM5_PAD0) +#define PORT_PA22D_SERCOM5_PAD0 (1ul << 22) +#define PIN_PB02D_SERCOM5_PAD0 34L /**< \brief SERCOM5 signal: PAD0 on PB02 mux D */ +#define MUX_PB02D_SERCOM5_PAD0 3L +#define PINMUX_PB02D_SERCOM5_PAD0 ((PIN_PB02D_SERCOM5_PAD0 << 16) | MUX_PB02D_SERCOM5_PAD0) +#define PORT_PB02D_SERCOM5_PAD0 (1ul << 2) +#define PIN_PB30D_SERCOM5_PAD0 62L /**< \brief SERCOM5 signal: PAD0 on PB30 mux D */ +#define MUX_PB30D_SERCOM5_PAD0 3L +#define PINMUX_PB30D_SERCOM5_PAD0 ((PIN_PB30D_SERCOM5_PAD0 << 16) | MUX_PB30D_SERCOM5_PAD0) +#define PORT_PB30D_SERCOM5_PAD0 (1ul << 30) +#define PIN_PB16C_SERCOM5_PAD0 48L /**< \brief SERCOM5 signal: PAD0 on PB16 mux C */ +#define MUX_PB16C_SERCOM5_PAD0 2L +#define PINMUX_PB16C_SERCOM5_PAD0 ((PIN_PB16C_SERCOM5_PAD0 << 16) | MUX_PB16C_SERCOM5_PAD0) +#define PORT_PB16C_SERCOM5_PAD0 (1ul << 16) +#define PIN_PA23D_SERCOM5_PAD1 23L /**< \brief SERCOM5 signal: PAD1 on PA23 mux D */ +#define MUX_PA23D_SERCOM5_PAD1 3L +#define PINMUX_PA23D_SERCOM5_PAD1 ((PIN_PA23D_SERCOM5_PAD1 << 16) | MUX_PA23D_SERCOM5_PAD1) +#define PORT_PA23D_SERCOM5_PAD1 (1ul << 23) +#define PIN_PB03D_SERCOM5_PAD1 35L /**< \brief SERCOM5 signal: PAD1 on PB03 mux D */ +#define MUX_PB03D_SERCOM5_PAD1 3L +#define PINMUX_PB03D_SERCOM5_PAD1 ((PIN_PB03D_SERCOM5_PAD1 << 16) | MUX_PB03D_SERCOM5_PAD1) +#define PORT_PB03D_SERCOM5_PAD1 (1ul << 3) +#define PIN_PB31D_SERCOM5_PAD1 63L /**< \brief SERCOM5 signal: PAD1 on PB31 mux D */ +#define MUX_PB31D_SERCOM5_PAD1 3L +#define PINMUX_PB31D_SERCOM5_PAD1 ((PIN_PB31D_SERCOM5_PAD1 << 16) | MUX_PB31D_SERCOM5_PAD1) +#define PORT_PB31D_SERCOM5_PAD1 (1ul << 31) +#define PIN_PB17C_SERCOM5_PAD1 49L /**< \brief SERCOM5 signal: PAD1 on PB17 mux C */ +#define MUX_PB17C_SERCOM5_PAD1 2L +#define PINMUX_PB17C_SERCOM5_PAD1 ((PIN_PB17C_SERCOM5_PAD1 << 16) | MUX_PB17C_SERCOM5_PAD1) +#define PORT_PB17C_SERCOM5_PAD1 (1ul << 17) +#define PIN_PA24D_SERCOM5_PAD2 24L /**< \brief SERCOM5 signal: PAD2 on PA24 mux D */ +#define MUX_PA24D_SERCOM5_PAD2 3L +#define PINMUX_PA24D_SERCOM5_PAD2 ((PIN_PA24D_SERCOM5_PAD2 << 16) | MUX_PA24D_SERCOM5_PAD2) +#define PORT_PA24D_SERCOM5_PAD2 (1ul << 24) +#define PIN_PB00D_SERCOM5_PAD2 32L /**< \brief SERCOM5 signal: PAD2 on PB00 mux D */ +#define MUX_PB00D_SERCOM5_PAD2 3L +#define PINMUX_PB00D_SERCOM5_PAD2 ((PIN_PB00D_SERCOM5_PAD2 << 16) | MUX_PB00D_SERCOM5_PAD2) +#define PORT_PB00D_SERCOM5_PAD2 (1ul << 0) +#define PIN_PB22D_SERCOM5_PAD2 54L /**< \brief SERCOM5 signal: PAD2 on PB22 mux D */ +#define MUX_PB22D_SERCOM5_PAD2 3L +#define PINMUX_PB22D_SERCOM5_PAD2 ((PIN_PB22D_SERCOM5_PAD2 << 16) | MUX_PB22D_SERCOM5_PAD2) +#define PORT_PB22D_SERCOM5_PAD2 (1ul << 22) +#define PIN_PA20C_SERCOM5_PAD2 20L /**< \brief SERCOM5 signal: PAD2 on PA20 mux C */ +#define MUX_PA20C_SERCOM5_PAD2 2L +#define PINMUX_PA20C_SERCOM5_PAD2 ((PIN_PA20C_SERCOM5_PAD2 << 16) | MUX_PA20C_SERCOM5_PAD2) +#define PORT_PA20C_SERCOM5_PAD2 (1ul << 20) +#define PIN_PA25D_SERCOM5_PAD3 25L /**< \brief SERCOM5 signal: PAD3 on PA25 mux D */ +#define MUX_PA25D_SERCOM5_PAD3 3L +#define PINMUX_PA25D_SERCOM5_PAD3 ((PIN_PA25D_SERCOM5_PAD3 << 16) | MUX_PA25D_SERCOM5_PAD3) +#define PORT_PA25D_SERCOM5_PAD3 (1ul << 25) +#define PIN_PB01D_SERCOM5_PAD3 33L /**< \brief SERCOM5 signal: PAD3 on PB01 mux D */ +#define MUX_PB01D_SERCOM5_PAD3 3L +#define PINMUX_PB01D_SERCOM5_PAD3 ((PIN_PB01D_SERCOM5_PAD3 << 16) | MUX_PB01D_SERCOM5_PAD3) +#define PORT_PB01D_SERCOM5_PAD3 (1ul << 1) +#define PIN_PB23D_SERCOM5_PAD3 55L /**< \brief SERCOM5 signal: PAD3 on PB23 mux D */ +#define MUX_PB23D_SERCOM5_PAD3 3L +#define PINMUX_PB23D_SERCOM5_PAD3 ((PIN_PB23D_SERCOM5_PAD3 << 16) | MUX_PB23D_SERCOM5_PAD3) +#define PORT_PB23D_SERCOM5_PAD3 (1ul << 23) +#define PIN_PA21C_SERCOM5_PAD3 21L /**< \brief SERCOM5 signal: PAD3 on PA21 mux C */ +#define MUX_PA21C_SERCOM5_PAD3 2L +#define PINMUX_PA21C_SERCOM5_PAD3 ((PIN_PA21C_SERCOM5_PAD3 << 16) | MUX_PA21C_SERCOM5_PAD3) +#define PORT_PA21C_SERCOM5_PAD3 (1ul << 21) +/* ========== PORT definition for TCC0 peripheral ========== */ +#define PIN_PA04E_TCC0_WO0 4L /**< \brief TCC0 signal: WO0 on PA04 mux E */ +#define MUX_PA04E_TCC0_WO0 4L +#define PINMUX_PA04E_TCC0_WO0 ((PIN_PA04E_TCC0_WO0 << 16) | MUX_PA04E_TCC0_WO0) +#define PORT_PA04E_TCC0_WO0 (1ul << 4) +#define PIN_PA08E_TCC0_WO0 8L /**< \brief TCC0 signal: WO0 on PA08 mux E */ +#define MUX_PA08E_TCC0_WO0 4L +#define PINMUX_PA08E_TCC0_WO0 ((PIN_PA08E_TCC0_WO0 << 16) | MUX_PA08E_TCC0_WO0) +#define PORT_PA08E_TCC0_WO0 (1ul << 8) +#define PIN_PB30E_TCC0_WO0 62L /**< \brief TCC0 signal: WO0 on PB30 mux E */ +#define MUX_PB30E_TCC0_WO0 4L +#define PINMUX_PB30E_TCC0_WO0 ((PIN_PB30E_TCC0_WO0 << 16) | MUX_PB30E_TCC0_WO0) +#define PORT_PB30E_TCC0_WO0 (1ul << 30) +#define PIN_PA05E_TCC0_WO1 5L /**< \brief TCC0 signal: WO1 on PA05 mux E */ +#define MUX_PA05E_TCC0_WO1 4L +#define PINMUX_PA05E_TCC0_WO1 ((PIN_PA05E_TCC0_WO1 << 16) | MUX_PA05E_TCC0_WO1) +#define PORT_PA05E_TCC0_WO1 (1ul << 5) +#define PIN_PA09E_TCC0_WO1 9L /**< \brief TCC0 signal: WO1 on PA09 mux E */ +#define MUX_PA09E_TCC0_WO1 4L +#define PINMUX_PA09E_TCC0_WO1 ((PIN_PA09E_TCC0_WO1 << 16) | MUX_PA09E_TCC0_WO1) +#define PORT_PA09E_TCC0_WO1 (1ul << 9) +#define PIN_PB31E_TCC0_WO1 63L /**< \brief TCC0 signal: WO1 on PB31 mux E */ +#define MUX_PB31E_TCC0_WO1 4L +#define PINMUX_PB31E_TCC0_WO1 ((PIN_PB31E_TCC0_WO1 << 16) | MUX_PB31E_TCC0_WO1) +#define PORT_PB31E_TCC0_WO1 (1ul << 31) +#define PIN_PA10F_TCC0_WO2 10L /**< \brief TCC0 signal: WO2 on PA10 mux F */ +#define MUX_PA10F_TCC0_WO2 5L +#define PINMUX_PA10F_TCC0_WO2 ((PIN_PA10F_TCC0_WO2 << 16) | MUX_PA10F_TCC0_WO2) +#define PORT_PA10F_TCC0_WO2 (1ul << 10) +#define PIN_PA18F_TCC0_WO2 18L /**< \brief TCC0 signal: WO2 on PA18 mux F */ +#define MUX_PA18F_TCC0_WO2 5L +#define PINMUX_PA18F_TCC0_WO2 ((PIN_PA18F_TCC0_WO2 << 16) | MUX_PA18F_TCC0_WO2) +#define PORT_PA18F_TCC0_WO2 (1ul << 18) +#define PIN_PA11F_TCC0_WO3 11L /**< \brief TCC0 signal: WO3 on PA11 mux F */ +#define MUX_PA11F_TCC0_WO3 5L +#define PINMUX_PA11F_TCC0_WO3 ((PIN_PA11F_TCC0_WO3 << 16) | MUX_PA11F_TCC0_WO3) +#define PORT_PA11F_TCC0_WO3 (1ul << 11) +#define PIN_PA19F_TCC0_WO3 19L /**< \brief TCC0 signal: WO3 on PA19 mux F */ +#define MUX_PA19F_TCC0_WO3 5L +#define PINMUX_PA19F_TCC0_WO3 ((PIN_PA19F_TCC0_WO3 << 16) | MUX_PA19F_TCC0_WO3) +#define PORT_PA19F_TCC0_WO3 (1ul << 19) +#define PIN_PA22F_TCC0_WO4 22L /**< \brief TCC0 signal: WO4 on PA22 mux F */ +#define MUX_PA22F_TCC0_WO4 5L +#define PINMUX_PA22F_TCC0_WO4 ((PIN_PA22F_TCC0_WO4 << 16) | MUX_PA22F_TCC0_WO4) +#define PORT_PA22F_TCC0_WO4 (1ul << 22) +#define PIN_PB10F_TCC0_WO4 42L /**< \brief TCC0 signal: WO4 on PB10 mux F */ +#define MUX_PB10F_TCC0_WO4 5L +#define PINMUX_PB10F_TCC0_WO4 ((PIN_PB10F_TCC0_WO4 << 16) | MUX_PB10F_TCC0_WO4) +#define PORT_PB10F_TCC0_WO4 (1ul << 10) +#define PIN_PB16F_TCC0_WO4 48L /**< \brief TCC0 signal: WO4 on PB16 mux F */ +#define MUX_PB16F_TCC0_WO4 5L +#define PINMUX_PB16F_TCC0_WO4 ((PIN_PB16F_TCC0_WO4 << 16) | MUX_PB16F_TCC0_WO4) +#define PORT_PB16F_TCC0_WO4 (1ul << 16) +#define PIN_PA14F_TCC0_WO4 14L /**< \brief TCC0 signal: WO4 on PA14 mux F */ +#define MUX_PA14F_TCC0_WO4 5L +#define PINMUX_PA14F_TCC0_WO4 ((PIN_PA14F_TCC0_WO4 << 16) | MUX_PA14F_TCC0_WO4) +#define PORT_PA14F_TCC0_WO4 (1ul << 14) +#define PIN_PA23F_TCC0_WO5 23L /**< \brief TCC0 signal: WO5 on PA23 mux F */ +#define MUX_PA23F_TCC0_WO5 5L +#define PINMUX_PA23F_TCC0_WO5 ((PIN_PA23F_TCC0_WO5 << 16) | MUX_PA23F_TCC0_WO5) +#define PORT_PA23F_TCC0_WO5 (1ul << 23) +#define PIN_PB11F_TCC0_WO5 43L /**< \brief TCC0 signal: WO5 on PB11 mux F */ +#define MUX_PB11F_TCC0_WO5 5L +#define PINMUX_PB11F_TCC0_WO5 ((PIN_PB11F_TCC0_WO5 << 16) | MUX_PB11F_TCC0_WO5) +#define PORT_PB11F_TCC0_WO5 (1ul << 11) +#define PIN_PB17F_TCC0_WO5 49L /**< \brief TCC0 signal: WO5 on PB17 mux F */ +#define MUX_PB17F_TCC0_WO5 5L +#define PINMUX_PB17F_TCC0_WO5 ((PIN_PB17F_TCC0_WO5 << 16) | MUX_PB17F_TCC0_WO5) +#define PORT_PB17F_TCC0_WO5 (1ul << 17) +#define PIN_PA15F_TCC0_WO5 15L /**< \brief TCC0 signal: WO5 on PA15 mux F */ +#define MUX_PA15F_TCC0_WO5 5L +#define PINMUX_PA15F_TCC0_WO5 ((PIN_PA15F_TCC0_WO5 << 16) | MUX_PA15F_TCC0_WO5) +#define PORT_PA15F_TCC0_WO5 (1ul << 15) +#define PIN_PA12F_TCC0_WO6 12L /**< \brief TCC0 signal: WO6 on PA12 mux F */ +#define MUX_PA12F_TCC0_WO6 5L +#define PINMUX_PA12F_TCC0_WO6 ((PIN_PA12F_TCC0_WO6 << 16) | MUX_PA12F_TCC0_WO6) +#define PORT_PA12F_TCC0_WO6 (1ul << 12) +#define PIN_PA20F_TCC0_WO6 20L /**< \brief TCC0 signal: WO6 on PA20 mux F */ +#define MUX_PA20F_TCC0_WO6 5L +#define PINMUX_PA20F_TCC0_WO6 ((PIN_PA20F_TCC0_WO6 << 16) | MUX_PA20F_TCC0_WO6) +#define PORT_PA20F_TCC0_WO6 (1ul << 20) +#define PIN_PB12F_TCC0_WO6 44L /**< \brief TCC0 signal: WO6 on PB12 mux F */ +#define MUX_PB12F_TCC0_WO6 5L +#define PINMUX_PB12F_TCC0_WO6 ((PIN_PB12F_TCC0_WO6 << 16) | MUX_PB12F_TCC0_WO6) +#define PORT_PB12F_TCC0_WO6 (1ul << 12) +#define PIN_PA16F_TCC0_WO6 16L /**< \brief TCC0 signal: WO6 on PA16 mux F */ +#define MUX_PA16F_TCC0_WO6 5L +#define PINMUX_PA16F_TCC0_WO6 ((PIN_PA16F_TCC0_WO6 << 16) | MUX_PA16F_TCC0_WO6) +#define PORT_PA16F_TCC0_WO6 (1ul << 16) +#define PIN_PA13F_TCC0_WO7 13L /**< \brief TCC0 signal: WO7 on PA13 mux F */ +#define MUX_PA13F_TCC0_WO7 5L +#define PINMUX_PA13F_TCC0_WO7 ((PIN_PA13F_TCC0_WO7 << 16) | MUX_PA13F_TCC0_WO7) +#define PORT_PA13F_TCC0_WO7 (1ul << 13) +#define PIN_PA21F_TCC0_WO7 21L /**< \brief TCC0 signal: WO7 on PA21 mux F */ +#define MUX_PA21F_TCC0_WO7 5L +#define PINMUX_PA21F_TCC0_WO7 ((PIN_PA21F_TCC0_WO7 << 16) | MUX_PA21F_TCC0_WO7) +#define PORT_PA21F_TCC0_WO7 (1ul << 21) +#define PIN_PB13F_TCC0_WO7 45L /**< \brief TCC0 signal: WO7 on PB13 mux F */ +#define MUX_PB13F_TCC0_WO7 5L +#define PINMUX_PB13F_TCC0_WO7 ((PIN_PB13F_TCC0_WO7 << 16) | MUX_PB13F_TCC0_WO7) +#define PORT_PB13F_TCC0_WO7 (1ul << 13) +#define PIN_PA17F_TCC0_WO7 17L /**< \brief TCC0 signal: WO7 on PA17 mux F */ +#define MUX_PA17F_TCC0_WO7 5L +#define PINMUX_PA17F_TCC0_WO7 ((PIN_PA17F_TCC0_WO7 << 16) | MUX_PA17F_TCC0_WO7) +#define PORT_PA17F_TCC0_WO7 (1ul << 17) +/* ========== PORT definition for TCC1 peripheral ========== */ +#define PIN_PA06E_TCC1_WO0 6L /**< \brief TCC1 signal: WO0 on PA06 mux E */ +#define MUX_PA06E_TCC1_WO0 4L +#define PINMUX_PA06E_TCC1_WO0 ((PIN_PA06E_TCC1_WO0 << 16) | MUX_PA06E_TCC1_WO0) +#define PORT_PA06E_TCC1_WO0 (1ul << 6) +#define PIN_PA10E_TCC1_WO0 10L /**< \brief TCC1 signal: WO0 on PA10 mux E */ +#define MUX_PA10E_TCC1_WO0 4L +#define PINMUX_PA10E_TCC1_WO0 ((PIN_PA10E_TCC1_WO0 << 16) | MUX_PA10E_TCC1_WO0) +#define PORT_PA10E_TCC1_WO0 (1ul << 10) +#define PIN_PA30E_TCC1_WO0 30L /**< \brief TCC1 signal: WO0 on PA30 mux E */ +#define MUX_PA30E_TCC1_WO0 4L +#define PINMUX_PA30E_TCC1_WO0 ((PIN_PA30E_TCC1_WO0 << 16) | MUX_PA30E_TCC1_WO0) +#define PORT_PA30E_TCC1_WO0 (1ul << 30) +#define PIN_PA07E_TCC1_WO1 7L /**< \brief TCC1 signal: WO1 on PA07 mux E */ +#define MUX_PA07E_TCC1_WO1 4L +#define PINMUX_PA07E_TCC1_WO1 ((PIN_PA07E_TCC1_WO1 << 16) | MUX_PA07E_TCC1_WO1) +#define PORT_PA07E_TCC1_WO1 (1ul << 7) +#define PIN_PA11E_TCC1_WO1 11L /**< \brief TCC1 signal: WO1 on PA11 mux E */ +#define MUX_PA11E_TCC1_WO1 4L +#define PINMUX_PA11E_TCC1_WO1 ((PIN_PA11E_TCC1_WO1 << 16) | MUX_PA11E_TCC1_WO1) +#define PORT_PA11E_TCC1_WO1 (1ul << 11) +#define PIN_PA31E_TCC1_WO1 31L /**< \brief TCC1 signal: WO1 on PA31 mux E */ +#define MUX_PA31E_TCC1_WO1 4L +#define PINMUX_PA31E_TCC1_WO1 ((PIN_PA31E_TCC1_WO1 << 16) | MUX_PA31E_TCC1_WO1) +#define PORT_PA31E_TCC1_WO1 (1ul << 31) +#define PIN_PA08F_TCC1_WO2 8L /**< \brief TCC1 signal: WO2 on PA08 mux F */ +#define MUX_PA08F_TCC1_WO2 5L +#define PINMUX_PA08F_TCC1_WO2 ((PIN_PA08F_TCC1_WO2 << 16) | MUX_PA08F_TCC1_WO2) +#define PORT_PA08F_TCC1_WO2 (1ul << 8) +#define PIN_PA24F_TCC1_WO2 24L /**< \brief TCC1 signal: WO2 on PA24 mux F */ +#define MUX_PA24F_TCC1_WO2 5L +#define PINMUX_PA24F_TCC1_WO2 ((PIN_PA24F_TCC1_WO2 << 16) | MUX_PA24F_TCC1_WO2) +#define PORT_PA24F_TCC1_WO2 (1ul << 24) +#define PIN_PB30F_TCC1_WO2 62L /**< \brief TCC1 signal: WO2 on PB30 mux F */ +#define MUX_PB30F_TCC1_WO2 5L +#define PINMUX_PB30F_TCC1_WO2 ((PIN_PB30F_TCC1_WO2 << 16) | MUX_PB30F_TCC1_WO2) +#define PORT_PB30F_TCC1_WO2 (1ul << 30) +#define PIN_PA09F_TCC1_WO3 9L /**< \brief TCC1 signal: WO3 on PA09 mux F */ +#define MUX_PA09F_TCC1_WO3 5L +#define PINMUX_PA09F_TCC1_WO3 ((PIN_PA09F_TCC1_WO3 << 16) | MUX_PA09F_TCC1_WO3) +#define PORT_PA09F_TCC1_WO3 (1ul << 9) +#define PIN_PA25F_TCC1_WO3 25L /**< \brief TCC1 signal: WO3 on PA25 mux F */ +#define MUX_PA25F_TCC1_WO3 5L +#define PINMUX_PA25F_TCC1_WO3 ((PIN_PA25F_TCC1_WO3 << 16) | MUX_PA25F_TCC1_WO3) +#define PORT_PA25F_TCC1_WO3 (1ul << 25) +#define PIN_PB31F_TCC1_WO3 63L /**< \brief TCC1 signal: WO3 on PB31 mux F */ +#define MUX_PB31F_TCC1_WO3 5L +#define PINMUX_PB31F_TCC1_WO3 ((PIN_PB31F_TCC1_WO3 << 16) | MUX_PB31F_TCC1_WO3) +#define PORT_PB31F_TCC1_WO3 (1ul << 31) +/* ========== PORT definition for TCC2 peripheral ========== */ +#define PIN_PA12E_TCC2_WO0 12L /**< \brief TCC2 signal: WO0 on PA12 mux E */ +#define MUX_PA12E_TCC2_WO0 4L +#define PINMUX_PA12E_TCC2_WO0 ((PIN_PA12E_TCC2_WO0 << 16) | MUX_PA12E_TCC2_WO0) +#define PORT_PA12E_TCC2_WO0 (1ul << 12) +#define PIN_PA16E_TCC2_WO0 16L /**< \brief TCC2 signal: WO0 on PA16 mux E */ +#define MUX_PA16E_TCC2_WO0 4L +#define PINMUX_PA16E_TCC2_WO0 ((PIN_PA16E_TCC2_WO0 << 16) | MUX_PA16E_TCC2_WO0) +#define PORT_PA16E_TCC2_WO0 (1ul << 16) +#define PIN_PA00E_TCC2_WO0 0L /**< \brief TCC2 signal: WO0 on PA00 mux E */ +#define MUX_PA00E_TCC2_WO0 4L +#define PINMUX_PA00E_TCC2_WO0 ((PIN_PA00E_TCC2_WO0 << 16) | MUX_PA00E_TCC2_WO0) +#define PORT_PA00E_TCC2_WO0 (1ul << 0) +#define PIN_PA13E_TCC2_WO1 13L /**< \brief TCC2 signal: WO1 on PA13 mux E */ +#define MUX_PA13E_TCC2_WO1 4L +#define PINMUX_PA13E_TCC2_WO1 ((PIN_PA13E_TCC2_WO1 << 16) | MUX_PA13E_TCC2_WO1) +#define PORT_PA13E_TCC2_WO1 (1ul << 13) +#define PIN_PA17E_TCC2_WO1 17L /**< \brief TCC2 signal: WO1 on PA17 mux E */ +#define MUX_PA17E_TCC2_WO1 4L +#define PINMUX_PA17E_TCC2_WO1 ((PIN_PA17E_TCC2_WO1 << 16) | MUX_PA17E_TCC2_WO1) +#define PORT_PA17E_TCC2_WO1 (1ul << 17) +#define PIN_PA01E_TCC2_WO1 1L /**< \brief TCC2 signal: WO1 on PA01 mux E */ +#define MUX_PA01E_TCC2_WO1 4L +#define PINMUX_PA01E_TCC2_WO1 ((PIN_PA01E_TCC2_WO1 << 16) | MUX_PA01E_TCC2_WO1) +#define PORT_PA01E_TCC2_WO1 (1ul << 1) +/* ========== PORT definition for TC3 peripheral ========== */ +#define PIN_PA18E_TC3_WO0 18L /**< \brief TC3 signal: WO0 on PA18 mux E */ +#define MUX_PA18E_TC3_WO0 4L +#define PINMUX_PA18E_TC3_WO0 ((PIN_PA18E_TC3_WO0 << 16) | MUX_PA18E_TC3_WO0) +#define PORT_PA18E_TC3_WO0 (1ul << 18) +#define PIN_PA14E_TC3_WO0 14L /**< \brief TC3 signal: WO0 on PA14 mux E */ +#define MUX_PA14E_TC3_WO0 4L +#define PINMUX_PA14E_TC3_WO0 ((PIN_PA14E_TC3_WO0 << 16) | MUX_PA14E_TC3_WO0) +#define PORT_PA14E_TC3_WO0 (1ul << 14) +#define PIN_PA19E_TC3_WO1 19L /**< \brief TC3 signal: WO1 on PA19 mux E */ +#define MUX_PA19E_TC3_WO1 4L +#define PINMUX_PA19E_TC3_WO1 ((PIN_PA19E_TC3_WO1 << 16) | MUX_PA19E_TC3_WO1) +#define PORT_PA19E_TC3_WO1 (1ul << 19) +#define PIN_PA15E_TC3_WO1 15L /**< \brief TC3 signal: WO1 on PA15 mux E */ +#define MUX_PA15E_TC3_WO1 4L +#define PINMUX_PA15E_TC3_WO1 ((PIN_PA15E_TC3_WO1 << 16) | MUX_PA15E_TC3_WO1) +#define PORT_PA15E_TC3_WO1 (1ul << 15) +/* ========== PORT definition for TC4 peripheral ========== */ +#define PIN_PA22E_TC4_WO0 22L /**< \brief TC4 signal: WO0 on PA22 mux E */ +#define MUX_PA22E_TC4_WO0 4L +#define PINMUX_PA22E_TC4_WO0 ((PIN_PA22E_TC4_WO0 << 16) | MUX_PA22E_TC4_WO0) +#define PORT_PA22E_TC4_WO0 (1ul << 22) +#define PIN_PB08E_TC4_WO0 40L /**< \brief TC4 signal: WO0 on PB08 mux E */ +#define MUX_PB08E_TC4_WO0 4L +#define PINMUX_PB08E_TC4_WO0 ((PIN_PB08E_TC4_WO0 << 16) | MUX_PB08E_TC4_WO0) +#define PORT_PB08E_TC4_WO0 (1ul << 8) +#define PIN_PB12E_TC4_WO0 44L /**< \brief TC4 signal: WO0 on PB12 mux E */ +#define MUX_PB12E_TC4_WO0 4L +#define PINMUX_PB12E_TC4_WO0 ((PIN_PB12E_TC4_WO0 << 16) | MUX_PB12E_TC4_WO0) +#define PORT_PB12E_TC4_WO0 (1ul << 12) +#define PIN_PA23E_TC4_WO1 23L /**< \brief TC4 signal: WO1 on PA23 mux E */ +#define MUX_PA23E_TC4_WO1 4L +#define PINMUX_PA23E_TC4_WO1 ((PIN_PA23E_TC4_WO1 << 16) | MUX_PA23E_TC4_WO1) +#define PORT_PA23E_TC4_WO1 (1ul << 23) +#define PIN_PB09E_TC4_WO1 41L /**< \brief TC4 signal: WO1 on PB09 mux E */ +#define MUX_PB09E_TC4_WO1 4L +#define PINMUX_PB09E_TC4_WO1 ((PIN_PB09E_TC4_WO1 << 16) | MUX_PB09E_TC4_WO1) +#define PORT_PB09E_TC4_WO1 (1ul << 9) +#define PIN_PB13E_TC4_WO1 45L /**< \brief TC4 signal: WO1 on PB13 mux E */ +#define MUX_PB13E_TC4_WO1 4L +#define PINMUX_PB13E_TC4_WO1 ((PIN_PB13E_TC4_WO1 << 16) | MUX_PB13E_TC4_WO1) +#define PORT_PB13E_TC4_WO1 (1ul << 13) +/* ========== PORT definition for TC5 peripheral ========== */ +#define PIN_PA24E_TC5_WO0 24L /**< \brief TC5 signal: WO0 on PA24 mux E */ +#define MUX_PA24E_TC5_WO0 4L +#define PINMUX_PA24E_TC5_WO0 ((PIN_PA24E_TC5_WO0 << 16) | MUX_PA24E_TC5_WO0) +#define PORT_PA24E_TC5_WO0 (1ul << 24) +#define PIN_PB10E_TC5_WO0 42L /**< \brief TC5 signal: WO0 on PB10 mux E */ +#define MUX_PB10E_TC5_WO0 4L +#define PINMUX_PB10E_TC5_WO0 ((PIN_PB10E_TC5_WO0 << 16) | MUX_PB10E_TC5_WO0) +#define PORT_PB10E_TC5_WO0 (1ul << 10) +#define PIN_PB14E_TC5_WO0 46L /**< \brief TC5 signal: WO0 on PB14 mux E */ +#define MUX_PB14E_TC5_WO0 4L +#define PINMUX_PB14E_TC5_WO0 ((PIN_PB14E_TC5_WO0 << 16) | MUX_PB14E_TC5_WO0) +#define PORT_PB14E_TC5_WO0 (1ul << 14) +#define PIN_PA25E_TC5_WO1 25L /**< \brief TC5 signal: WO1 on PA25 mux E */ +#define MUX_PA25E_TC5_WO1 4L +#define PINMUX_PA25E_TC5_WO1 ((PIN_PA25E_TC5_WO1 << 16) | MUX_PA25E_TC5_WO1) +#define PORT_PA25E_TC5_WO1 (1ul << 25) +#define PIN_PB11E_TC5_WO1 43L /**< \brief TC5 signal: WO1 on PB11 mux E */ +#define MUX_PB11E_TC5_WO1 4L +#define PINMUX_PB11E_TC5_WO1 ((PIN_PB11E_TC5_WO1 << 16) | MUX_PB11E_TC5_WO1) +#define PORT_PB11E_TC5_WO1 (1ul << 11) +#define PIN_PB15E_TC5_WO1 47L /**< \brief TC5 signal: WO1 on PB15 mux E */ +#define MUX_PB15E_TC5_WO1 4L +#define PINMUX_PB15E_TC5_WO1 ((PIN_PB15E_TC5_WO1 << 16) | MUX_PB15E_TC5_WO1) +#define PORT_PB15E_TC5_WO1 (1ul << 15) +/* ========== PORT definition for TC6 peripheral ========== */ +#define PIN_PB02E_TC6_WO0 34L /**< \brief TC6 signal: WO0 on PB02 mux E */ +#define MUX_PB02E_TC6_WO0 4L +#define PINMUX_PB02E_TC6_WO0 ((PIN_PB02E_TC6_WO0 << 16) | MUX_PB02E_TC6_WO0) +#define PORT_PB02E_TC6_WO0 (1ul << 2) +#define PIN_PB16E_TC6_WO0 48L /**< \brief TC6 signal: WO0 on PB16 mux E */ +#define MUX_PB16E_TC6_WO0 4L +#define PINMUX_PB16E_TC6_WO0 ((PIN_PB16E_TC6_WO0 << 16) | MUX_PB16E_TC6_WO0) +#define PORT_PB16E_TC6_WO0 (1ul << 16) +#define PIN_PB03E_TC6_WO1 35L /**< \brief TC6 signal: WO1 on PB03 mux E */ +#define MUX_PB03E_TC6_WO1 4L +#define PINMUX_PB03E_TC6_WO1 ((PIN_PB03E_TC6_WO1 << 16) | MUX_PB03E_TC6_WO1) +#define PORT_PB03E_TC6_WO1 (1ul << 3) +#define PIN_PB17E_TC6_WO1 49L /**< \brief TC6 signal: WO1 on PB17 mux E */ +#define MUX_PB17E_TC6_WO1 4L +#define PINMUX_PB17E_TC6_WO1 ((PIN_PB17E_TC6_WO1 << 16) | MUX_PB17E_TC6_WO1) +#define PORT_PB17E_TC6_WO1 (1ul << 17) +/* ========== PORT definition for TC7 peripheral ========== */ +#define PIN_PA20E_TC7_WO0 20L /**< \brief TC7 signal: WO0 on PA20 mux E */ +#define MUX_PA20E_TC7_WO0 4L +#define PINMUX_PA20E_TC7_WO0 ((PIN_PA20E_TC7_WO0 << 16) | MUX_PA20E_TC7_WO0) +#define PORT_PA20E_TC7_WO0 (1ul << 20) +#define PIN_PB00E_TC7_WO0 32L /**< \brief TC7 signal: WO0 on PB00 mux E */ +#define MUX_PB00E_TC7_WO0 4L +#define PINMUX_PB00E_TC7_WO0 ((PIN_PB00E_TC7_WO0 << 16) | MUX_PB00E_TC7_WO0) +#define PORT_PB00E_TC7_WO0 (1ul << 0) +#define PIN_PB22E_TC7_WO0 54L /**< \brief TC7 signal: WO0 on PB22 mux E */ +#define MUX_PB22E_TC7_WO0 4L +#define PINMUX_PB22E_TC7_WO0 ((PIN_PB22E_TC7_WO0 << 16) | MUX_PB22E_TC7_WO0) +#define PORT_PB22E_TC7_WO0 (1ul << 22) +#define PIN_PA21E_TC7_WO1 21L /**< \brief TC7 signal: WO1 on PA21 mux E */ +#define MUX_PA21E_TC7_WO1 4L +#define PINMUX_PA21E_TC7_WO1 ((PIN_PA21E_TC7_WO1 << 16) | MUX_PA21E_TC7_WO1) +#define PORT_PA21E_TC7_WO1 (1ul << 21) +#define PIN_PB01E_TC7_WO1 33L /**< \brief TC7 signal: WO1 on PB01 mux E */ +#define MUX_PB01E_TC7_WO1 4L +#define PINMUX_PB01E_TC7_WO1 ((PIN_PB01E_TC7_WO1 << 16) | MUX_PB01E_TC7_WO1) +#define PORT_PB01E_TC7_WO1 (1ul << 1) +#define PIN_PB23E_TC7_WO1 55L /**< \brief TC7 signal: WO1 on PB23 mux E */ +#define MUX_PB23E_TC7_WO1 4L +#define PINMUX_PB23E_TC7_WO1 ((PIN_PB23E_TC7_WO1 << 16) | MUX_PB23E_TC7_WO1) +#define PORT_PB23E_TC7_WO1 (1ul << 23) +/* ========== PORT definition for ADC peripheral ========== */ +#define PIN_PA02B_ADC_AIN0 2L /**< \brief ADC signal: AIN0 on PA02 mux B */ +#define MUX_PA02B_ADC_AIN0 1L +#define PINMUX_PA02B_ADC_AIN0 ((PIN_PA02B_ADC_AIN0 << 16) | MUX_PA02B_ADC_AIN0) +#define PORT_PA02B_ADC_AIN0 (1ul << 2) +#define PIN_PA03B_ADC_AIN1 3L /**< \brief ADC signal: AIN1 on PA03 mux B */ +#define MUX_PA03B_ADC_AIN1 1L +#define PINMUX_PA03B_ADC_AIN1 ((PIN_PA03B_ADC_AIN1 << 16) | MUX_PA03B_ADC_AIN1) +#define PORT_PA03B_ADC_AIN1 (1ul << 3) +#define PIN_PB08B_ADC_AIN2 40L /**< \brief ADC signal: AIN2 on PB08 mux B */ +#define MUX_PB08B_ADC_AIN2 1L +#define PINMUX_PB08B_ADC_AIN2 ((PIN_PB08B_ADC_AIN2 << 16) | MUX_PB08B_ADC_AIN2) +#define PORT_PB08B_ADC_AIN2 (1ul << 8) +#define PIN_PB09B_ADC_AIN3 41L /**< \brief ADC signal: AIN3 on PB09 mux B */ +#define MUX_PB09B_ADC_AIN3 1L +#define PINMUX_PB09B_ADC_AIN3 ((PIN_PB09B_ADC_AIN3 << 16) | MUX_PB09B_ADC_AIN3) +#define PORT_PB09B_ADC_AIN3 (1ul << 9) +#define PIN_PA04B_ADC_AIN4 4L /**< \brief ADC signal: AIN4 on PA04 mux B */ +#define MUX_PA04B_ADC_AIN4 1L +#define PINMUX_PA04B_ADC_AIN4 ((PIN_PA04B_ADC_AIN4 << 16) | MUX_PA04B_ADC_AIN4) +#define PORT_PA04B_ADC_AIN4 (1ul << 4) +#define PIN_PA05B_ADC_AIN5 5L /**< \brief ADC signal: AIN5 on PA05 mux B */ +#define MUX_PA05B_ADC_AIN5 1L +#define PINMUX_PA05B_ADC_AIN5 ((PIN_PA05B_ADC_AIN5 << 16) | MUX_PA05B_ADC_AIN5) +#define PORT_PA05B_ADC_AIN5 (1ul << 5) +#define PIN_PA06B_ADC_AIN6 6L /**< \brief ADC signal: AIN6 on PA06 mux B */ +#define MUX_PA06B_ADC_AIN6 1L +#define PINMUX_PA06B_ADC_AIN6 ((PIN_PA06B_ADC_AIN6 << 16) | MUX_PA06B_ADC_AIN6) +#define PORT_PA06B_ADC_AIN6 (1ul << 6) +#define PIN_PA07B_ADC_AIN7 7L /**< \brief ADC signal: AIN7 on PA07 mux B */ +#define MUX_PA07B_ADC_AIN7 1L +#define PINMUX_PA07B_ADC_AIN7 ((PIN_PA07B_ADC_AIN7 << 16) | MUX_PA07B_ADC_AIN7) +#define PORT_PA07B_ADC_AIN7 (1ul << 7) +#define PIN_PB00B_ADC_AIN8 32L /**< \brief ADC signal: AIN8 on PB00 mux B */ +#define MUX_PB00B_ADC_AIN8 1L +#define PINMUX_PB00B_ADC_AIN8 ((PIN_PB00B_ADC_AIN8 << 16) | MUX_PB00B_ADC_AIN8) +#define PORT_PB00B_ADC_AIN8 (1ul << 0) +#define PIN_PB01B_ADC_AIN9 33L /**< \brief ADC signal: AIN9 on PB01 mux B */ +#define MUX_PB01B_ADC_AIN9 1L +#define PINMUX_PB01B_ADC_AIN9 ((PIN_PB01B_ADC_AIN9 << 16) | MUX_PB01B_ADC_AIN9) +#define PORT_PB01B_ADC_AIN9 (1ul << 1) +#define PIN_PB02B_ADC_AIN10 34L /**< \brief ADC signal: AIN10 on PB02 mux B */ +#define MUX_PB02B_ADC_AIN10 1L +#define PINMUX_PB02B_ADC_AIN10 ((PIN_PB02B_ADC_AIN10 << 16) | MUX_PB02B_ADC_AIN10) +#define PORT_PB02B_ADC_AIN10 (1ul << 2) +#define PIN_PB03B_ADC_AIN11 35L /**< \brief ADC signal: AIN11 on PB03 mux B */ +#define MUX_PB03B_ADC_AIN11 1L +#define PINMUX_PB03B_ADC_AIN11 ((PIN_PB03B_ADC_AIN11 << 16) | MUX_PB03B_ADC_AIN11) +#define PORT_PB03B_ADC_AIN11 (1ul << 3) +#define PIN_PB04B_ADC_AIN12 36L /**< \brief ADC signal: AIN12 on PB04 mux B */ +#define MUX_PB04B_ADC_AIN12 1L +#define PINMUX_PB04B_ADC_AIN12 ((PIN_PB04B_ADC_AIN12 << 16) | MUX_PB04B_ADC_AIN12) +#define PORT_PB04B_ADC_AIN12 (1ul << 4) +#define PIN_PB05B_ADC_AIN13 37L /**< \brief ADC signal: AIN13 on PB05 mux B */ +#define MUX_PB05B_ADC_AIN13 1L +#define PINMUX_PB05B_ADC_AIN13 ((PIN_PB05B_ADC_AIN13 << 16) | MUX_PB05B_ADC_AIN13) +#define PORT_PB05B_ADC_AIN13 (1ul << 5) +#define PIN_PB06B_ADC_AIN14 38L /**< \brief ADC signal: AIN14 on PB06 mux B */ +#define MUX_PB06B_ADC_AIN14 1L +#define PINMUX_PB06B_ADC_AIN14 ((PIN_PB06B_ADC_AIN14 << 16) | MUX_PB06B_ADC_AIN14) +#define PORT_PB06B_ADC_AIN14 (1ul << 6) +#define PIN_PB07B_ADC_AIN15 39L /**< \brief ADC signal: AIN15 on PB07 mux B */ +#define MUX_PB07B_ADC_AIN15 1L +#define PINMUX_PB07B_ADC_AIN15 ((PIN_PB07B_ADC_AIN15 << 16) | MUX_PB07B_ADC_AIN15) +#define PORT_PB07B_ADC_AIN15 (1ul << 7) +#define PIN_PA08B_ADC_AIN16 8L /**< \brief ADC signal: AIN16 on PA08 mux B */ +#define MUX_PA08B_ADC_AIN16 1L +#define PINMUX_PA08B_ADC_AIN16 ((PIN_PA08B_ADC_AIN16 << 16) | MUX_PA08B_ADC_AIN16) +#define PORT_PA08B_ADC_AIN16 (1ul << 8) +#define PIN_PA09B_ADC_AIN17 9L /**< \brief ADC signal: AIN17 on PA09 mux B */ +#define MUX_PA09B_ADC_AIN17 1L +#define PINMUX_PA09B_ADC_AIN17 ((PIN_PA09B_ADC_AIN17 << 16) | MUX_PA09B_ADC_AIN17) +#define PORT_PA09B_ADC_AIN17 (1ul << 9) +#define PIN_PA10B_ADC_AIN18 10L /**< \brief ADC signal: AIN18 on PA10 mux B */ +#define MUX_PA10B_ADC_AIN18 1L +#define PINMUX_PA10B_ADC_AIN18 ((PIN_PA10B_ADC_AIN18 << 16) | MUX_PA10B_ADC_AIN18) +#define PORT_PA10B_ADC_AIN18 (1ul << 10) +#define PIN_PA11B_ADC_AIN19 11L /**< \brief ADC signal: AIN19 on PA11 mux B */ +#define MUX_PA11B_ADC_AIN19 1L +#define PINMUX_PA11B_ADC_AIN19 ((PIN_PA11B_ADC_AIN19 << 16) | MUX_PA11B_ADC_AIN19) +#define PORT_PA11B_ADC_AIN19 (1ul << 11) +#define PIN_PA04B_ADC_VREFP 4L /**< \brief ADC signal: VREFP on PA04 mux B */ +#define MUX_PA04B_ADC_VREFP 1L +#define PINMUX_PA04B_ADC_VREFP ((PIN_PA04B_ADC_VREFP << 16) | MUX_PA04B_ADC_VREFP) +#define PORT_PA04B_ADC_VREFP (1ul << 4) +/* ========== PORT definition for AC peripheral ========== */ +#define PIN_PA04B_AC_AIN0 4L /**< \brief AC signal: AIN0 on PA04 mux B */ +#define MUX_PA04B_AC_AIN0 1L +#define PINMUX_PA04B_AC_AIN0 ((PIN_PA04B_AC_AIN0 << 16) | MUX_PA04B_AC_AIN0) +#define PORT_PA04B_AC_AIN0 (1ul << 4) +#define PIN_PA05B_AC_AIN1 5L /**< \brief AC signal: AIN1 on PA05 mux B */ +#define MUX_PA05B_AC_AIN1 1L +#define PINMUX_PA05B_AC_AIN1 ((PIN_PA05B_AC_AIN1 << 16) | MUX_PA05B_AC_AIN1) +#define PORT_PA05B_AC_AIN1 (1ul << 5) +#define PIN_PA06B_AC_AIN2 6L /**< \brief AC signal: AIN2 on PA06 mux B */ +#define MUX_PA06B_AC_AIN2 1L +#define PINMUX_PA06B_AC_AIN2 ((PIN_PA06B_AC_AIN2 << 16) | MUX_PA06B_AC_AIN2) +#define PORT_PA06B_AC_AIN2 (1ul << 6) +#define PIN_PA07B_AC_AIN3 7L /**< \brief AC signal: AIN3 on PA07 mux B */ +#define MUX_PA07B_AC_AIN3 1L +#define PINMUX_PA07B_AC_AIN3 ((PIN_PA07B_AC_AIN3 << 16) | MUX_PA07B_AC_AIN3) +#define PORT_PA07B_AC_AIN3 (1ul << 7) +#define PIN_PA12H_AC_CMP0 12L /**< \brief AC signal: CMP0 on PA12 mux H */ +#define MUX_PA12H_AC_CMP0 7L +#define PINMUX_PA12H_AC_CMP0 ((PIN_PA12H_AC_CMP0 << 16) | MUX_PA12H_AC_CMP0) +#define PORT_PA12H_AC_CMP0 (1ul << 12) +#define PIN_PA18H_AC_CMP0 18L /**< \brief AC signal: CMP0 on PA18 mux H */ +#define MUX_PA18H_AC_CMP0 7L +#define PINMUX_PA18H_AC_CMP0 ((PIN_PA18H_AC_CMP0 << 16) | MUX_PA18H_AC_CMP0) +#define PORT_PA18H_AC_CMP0 (1ul << 18) +#define PIN_PA13H_AC_CMP1 13L /**< \brief AC signal: CMP1 on PA13 mux H */ +#define MUX_PA13H_AC_CMP1 7L +#define PINMUX_PA13H_AC_CMP1 ((PIN_PA13H_AC_CMP1 << 16) | MUX_PA13H_AC_CMP1) +#define PORT_PA13H_AC_CMP1 (1ul << 13) +#define PIN_PA19H_AC_CMP1 19L /**< \brief AC signal: CMP1 on PA19 mux H */ +#define MUX_PA19H_AC_CMP1 7L +#define PINMUX_PA19H_AC_CMP1 ((PIN_PA19H_AC_CMP1 << 16) | MUX_PA19H_AC_CMP1) +#define PORT_PA19H_AC_CMP1 (1ul << 19) +/* ========== PORT definition for DAC peripheral ========== */ +#define PIN_PA02B_DAC_VOUT 2L /**< \brief DAC signal: VOUT on PA02 mux B */ +#define MUX_PA02B_DAC_VOUT 1L +#define PINMUX_PA02B_DAC_VOUT ((PIN_PA02B_DAC_VOUT << 16) | MUX_PA02B_DAC_VOUT) +#define PORT_PA02B_DAC_VOUT (1ul << 2) +#define PIN_PA03B_DAC_VREFP 3L /**< \brief DAC signal: VREFP on PA03 mux B */ +#define MUX_PA03B_DAC_VREFP 1L +#define PINMUX_PA03B_DAC_VREFP ((PIN_PA03B_DAC_VREFP << 16) | MUX_PA03B_DAC_VREFP) +#define PORT_PA03B_DAC_VREFP (1ul << 3) +/* ========== PORT definition for I2S peripheral ========== */ +#define PIN_PA11G_I2S_FS0 11L /**< \brief I2S signal: FS0 on PA11 mux G */ +#define MUX_PA11G_I2S_FS0 6L +#define PINMUX_PA11G_I2S_FS0 ((PIN_PA11G_I2S_FS0 << 16) | MUX_PA11G_I2S_FS0) +#define PORT_PA11G_I2S_FS0 (1ul << 11) +#define PIN_PA21G_I2S_FS0 21L /**< \brief I2S signal: FS0 on PA21 mux G */ +#define MUX_PA21G_I2S_FS0 6L +#define PINMUX_PA21G_I2S_FS0 ((PIN_PA21G_I2S_FS0 << 16) | MUX_PA21G_I2S_FS0) +#define PORT_PA21G_I2S_FS0 (1ul << 21) +#define PIN_PB12G_I2S_FS1 44L /**< \brief I2S signal: FS1 on PB12 mux G */ +#define MUX_PB12G_I2S_FS1 6L +#define PINMUX_PB12G_I2S_FS1 ((PIN_PB12G_I2S_FS1 << 16) | MUX_PB12G_I2S_FS1) +#define PORT_PB12G_I2S_FS1 (1ul << 12) +#define PIN_PB17G_I2S_MCK0 49L /**< \brief I2S signal: MCK0 on PB17 mux G */ +#define MUX_PB17G_I2S_MCK0 6L +#define PINMUX_PB17G_I2S_MCK0 ((PIN_PB17G_I2S_MCK0 << 16) | MUX_PB17G_I2S_MCK0) +#define PORT_PB17G_I2S_MCK0 (1ul << 17) +#define PIN_PA09G_I2S_MCK0 9L /**< \brief I2S signal: MCK0 on PA09 mux G */ +#define MUX_PA09G_I2S_MCK0 6L +#define PINMUX_PA09G_I2S_MCK0 ((PIN_PA09G_I2S_MCK0 << 16) | MUX_PA09G_I2S_MCK0) +#define PORT_PA09G_I2S_MCK0 (1ul << 9) +#define PIN_PB10G_I2S_MCK1 42L /**< \brief I2S signal: MCK1 on PB10 mux G */ +#define MUX_PB10G_I2S_MCK1 6L +#define PINMUX_PB10G_I2S_MCK1 ((PIN_PB10G_I2S_MCK1 << 16) | MUX_PB10G_I2S_MCK1) +#define PORT_PB10G_I2S_MCK1 (1ul << 10) +#define PIN_PA10G_I2S_SCK0 10L /**< \brief I2S signal: SCK0 on PA10 mux G */ +#define MUX_PA10G_I2S_SCK0 6L +#define PINMUX_PA10G_I2S_SCK0 ((PIN_PA10G_I2S_SCK0 << 16) | MUX_PA10G_I2S_SCK0) +#define PORT_PA10G_I2S_SCK0 (1ul << 10) +#define PIN_PA20G_I2S_SCK0 20L /**< \brief I2S signal: SCK0 on PA20 mux G */ +#define MUX_PA20G_I2S_SCK0 6L +#define PINMUX_PA20G_I2S_SCK0 ((PIN_PA20G_I2S_SCK0 << 16) | MUX_PA20G_I2S_SCK0) +#define PORT_PA20G_I2S_SCK0 (1ul << 20) +#define PIN_PB11G_I2S_SCK1 43L /**< \brief I2S signal: SCK1 on PB11 mux G */ +#define MUX_PB11G_I2S_SCK1 6L +#define PINMUX_PB11G_I2S_SCK1 ((PIN_PB11G_I2S_SCK1 << 16) | MUX_PB11G_I2S_SCK1) +#define PORT_PB11G_I2S_SCK1 (1ul << 11) +#define PIN_PA07G_I2S_SD0 7L /**< \brief I2S signal: SD0 on PA07 mux G */ +#define MUX_PA07G_I2S_SD0 6L +#define PINMUX_PA07G_I2S_SD0 ((PIN_PA07G_I2S_SD0 << 16) | MUX_PA07G_I2S_SD0) +#define PORT_PA07G_I2S_SD0 (1ul << 7) +#define PIN_PA19G_I2S_SD0 19L /**< \brief I2S signal: SD0 on PA19 mux G */ +#define MUX_PA19G_I2S_SD0 6L +#define PINMUX_PA19G_I2S_SD0 ((PIN_PA19G_I2S_SD0 << 16) | MUX_PA19G_I2S_SD0) +#define PORT_PA19G_I2S_SD0 (1ul << 19) +#define PIN_PA08G_I2S_SD1 8L /**< \brief I2S signal: SD1 on PA08 mux G */ +#define MUX_PA08G_I2S_SD1 6L +#define PINMUX_PA08G_I2S_SD1 ((PIN_PA08G_I2S_SD1 << 16) | MUX_PA08G_I2S_SD1) +#define PORT_PA08G_I2S_SD1 (1ul << 8) +#define PIN_PB16G_I2S_SD1 48L /**< \brief I2S signal: SD1 on PB16 mux G */ +#define MUX_PB16G_I2S_SD1 6L +#define PINMUX_PB16G_I2S_SD1 ((PIN_PB16G_I2S_SD1 << 16) | MUX_PB16G_I2S_SD1) +#define PORT_PB16G_I2S_SD1 (1ul << 16) + +#endif /* _SAMD21J16B_PIO_ */ diff --git a/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/utils/cmsis/samd21/include/pio/samd21j17a.h b/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/utils/cmsis/samd21/include/pio/samd21j17a.h new file mode 100644 index 0000000..6ce8855 --- /dev/null +++ b/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/utils/cmsis/samd21/include/pio/samd21j17a.h @@ -0,0 +1,1182 @@ +/** + * \file + * + * \brief Peripheral I/O description for SAMD21J17A + * + * Copyright (c) 2014-2018 Microchip Technology Inc. and its subsidiaries. + * + * \asf_license_start + * + * \page License + * + * Subject to your compliance with these terms, you may use Microchip + * software and any derivatives exclusively with Microchip products. + * It is your responsibility to comply with third party license terms applicable + * to your use of third party software (including open source software) that + * may accompany Microchip software. + * + * THIS SOFTWARE IS SUPPLIED BY MICROCHIP "AS IS". NO WARRANTIES, + * WHETHER EXPRESS, IMPLIED OR STATUTORY, APPLY TO THIS SOFTWARE, + * INCLUDING ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, + * AND FITNESS FOR A PARTICULAR PURPOSE. IN NO EVENT WILL MICROCHIP BE + * LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL OR CONSEQUENTIAL + * LOSS, DAMAGE, COST OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE + * SOFTWARE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE + * POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT + * ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY + * RELATED TO THIS SOFTWARE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, + * THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THIS SOFTWARE. + * + * \asf_license_stop + * + */ +/* + * Support and FAQ: visit Microchip Support + */ + +#ifndef _SAMD21J17A_PIO_ +#define _SAMD21J17A_PIO_ + +#define PIN_PA00 0 /**< \brief Pin Number for PA00 */ +#define PORT_PA00 (1ul << 0) /**< \brief PORT Mask for PA00 */ +#define PIN_PA01 1 /**< \brief Pin Number for PA01 */ +#define PORT_PA01 (1ul << 1) /**< \brief PORT Mask for PA01 */ +#define PIN_PA02 2 /**< \brief Pin Number for PA02 */ +#define PORT_PA02 (1ul << 2) /**< \brief PORT Mask for PA02 */ +#define PIN_PA03 3 /**< \brief Pin Number for PA03 */ +#define PORT_PA03 (1ul << 3) /**< \brief PORT Mask for PA03 */ +#define PIN_PA04 4 /**< \brief Pin Number for PA04 */ +#define PORT_PA04 (1ul << 4) /**< \brief PORT Mask for PA04 */ +#define PIN_PA05 5 /**< \brief Pin Number for PA05 */ +#define PORT_PA05 (1ul << 5) /**< \brief PORT Mask for PA05 */ +#define PIN_PA06 6 /**< \brief Pin Number for PA06 */ +#define PORT_PA06 (1ul << 6) /**< \brief PORT Mask for PA06 */ +#define PIN_PA07 7 /**< \brief Pin Number for PA07 */ +#define PORT_PA07 (1ul << 7) /**< \brief PORT Mask for PA07 */ +#define PIN_PA08 8 /**< \brief Pin Number for PA08 */ +#define PORT_PA08 (1ul << 8) /**< \brief PORT Mask for PA08 */ +#define PIN_PA09 9 /**< \brief Pin Number for PA09 */ +#define PORT_PA09 (1ul << 9) /**< \brief PORT Mask for PA09 */ +#define PIN_PA10 10 /**< \brief Pin Number for PA10 */ +#define PORT_PA10 (1ul << 10) /**< \brief PORT Mask for PA10 */ +#define PIN_PA11 11 /**< \brief Pin Number for PA11 */ +#define PORT_PA11 (1ul << 11) /**< \brief PORT Mask for PA11 */ +#define PIN_PA12 12 /**< \brief Pin Number for PA12 */ +#define PORT_PA12 (1ul << 12) /**< \brief PORT Mask for PA12 */ +#define PIN_PA13 13 /**< \brief Pin Number for PA13 */ +#define PORT_PA13 (1ul << 13) /**< \brief PORT Mask for PA13 */ +#define PIN_PA14 14 /**< \brief Pin Number for PA14 */ +#define PORT_PA14 (1ul << 14) /**< \brief PORT Mask for PA14 */ +#define PIN_PA15 15 /**< \brief Pin Number for PA15 */ +#define PORT_PA15 (1ul << 15) /**< \brief PORT Mask for PA15 */ +#define PIN_PA16 16 /**< \brief Pin Number for PA16 */ +#define PORT_PA16 (1ul << 16) /**< \brief PORT Mask for PA16 */ +#define PIN_PA17 17 /**< \brief Pin Number for PA17 */ +#define PORT_PA17 (1ul << 17) /**< \brief PORT Mask for PA17 */ +#define PIN_PA18 18 /**< \brief Pin Number for PA18 */ +#define PORT_PA18 (1ul << 18) /**< \brief PORT Mask for PA18 */ +#define PIN_PA19 19 /**< \brief Pin Number for PA19 */ +#define PORT_PA19 (1ul << 19) /**< \brief PORT Mask for PA19 */ +#define PIN_PA20 20 /**< \brief Pin Number for PA20 */ +#define PORT_PA20 (1ul << 20) /**< \brief PORT Mask for PA20 */ +#define PIN_PA21 21 /**< \brief Pin Number for PA21 */ +#define PORT_PA21 (1ul << 21) /**< \brief PORT Mask for PA21 */ +#define PIN_PA22 22 /**< \brief Pin Number for PA22 */ +#define PORT_PA22 (1ul << 22) /**< \brief PORT Mask for PA22 */ +#define PIN_PA23 23 /**< \brief Pin Number for PA23 */ +#define PORT_PA23 (1ul << 23) /**< \brief PORT Mask for PA23 */ +#define PIN_PA24 24 /**< \brief Pin Number for PA24 */ +#define PORT_PA24 (1ul << 24) /**< \brief PORT Mask for PA24 */ +#define PIN_PA25 25 /**< \brief Pin Number for PA25 */ +#define PORT_PA25 (1ul << 25) /**< \brief PORT Mask for PA25 */ +#define PIN_PA27 27 /**< \brief Pin Number for PA27 */ +#define PORT_PA27 (1ul << 27) /**< \brief PORT Mask for PA27 */ +#define PIN_PA28 28 /**< \brief Pin Number for PA28 */ +#define PORT_PA28 (1ul << 28) /**< \brief PORT Mask for PA28 */ +#define PIN_PA30 30 /**< \brief Pin Number for PA30 */ +#define PORT_PA30 (1ul << 30) /**< \brief PORT Mask for PA30 */ +#define PIN_PA31 31 /**< \brief Pin Number for PA31 */ +#define PORT_PA31 (1ul << 31) /**< \brief PORT Mask for PA31 */ +#define PIN_PB00 32 /**< \brief Pin Number for PB00 */ +#define PORT_PB00 (1ul << 0) /**< \brief PORT Mask for PB00 */ +#define PIN_PB01 33 /**< \brief Pin Number for PB01 */ +#define PORT_PB01 (1ul << 1) /**< \brief PORT Mask for PB01 */ +#define PIN_PB02 34 /**< \brief Pin Number for PB02 */ +#define PORT_PB02 (1ul << 2) /**< \brief PORT Mask for PB02 */ +#define PIN_PB03 35 /**< \brief Pin Number for PB03 */ +#define PORT_PB03 (1ul << 3) /**< \brief PORT Mask for PB03 */ +#define PIN_PB04 36 /**< \brief Pin Number for PB04 */ +#define PORT_PB04 (1ul << 4) /**< \brief PORT Mask for PB04 */ +#define PIN_PB05 37 /**< \brief Pin Number for PB05 */ +#define PORT_PB05 (1ul << 5) /**< \brief PORT Mask for PB05 */ +#define PIN_PB06 38 /**< \brief Pin Number for PB06 */ +#define PORT_PB06 (1ul << 6) /**< \brief PORT Mask for PB06 */ +#define PIN_PB07 39 /**< \brief Pin Number for PB07 */ +#define PORT_PB07 (1ul << 7) /**< \brief PORT Mask for PB07 */ +#define PIN_PB08 40 /**< \brief Pin Number for PB08 */ +#define PORT_PB08 (1ul << 8) /**< \brief PORT Mask for PB08 */ +#define PIN_PB09 41 /**< \brief Pin Number for PB09 */ +#define PORT_PB09 (1ul << 9) /**< \brief PORT Mask for PB09 */ +#define PIN_PB10 42 /**< \brief Pin Number for PB10 */ +#define PORT_PB10 (1ul << 10) /**< \brief PORT Mask for PB10 */ +#define PIN_PB11 43 /**< \brief Pin Number for PB11 */ +#define PORT_PB11 (1ul << 11) /**< \brief PORT Mask for PB11 */ +#define PIN_PB12 44 /**< \brief Pin Number for PB12 */ +#define PORT_PB12 (1ul << 12) /**< \brief PORT Mask for PB12 */ +#define PIN_PB13 45 /**< \brief Pin Number for PB13 */ +#define PORT_PB13 (1ul << 13) /**< \brief PORT Mask for PB13 */ +#define PIN_PB14 46 /**< \brief Pin Number for PB14 */ +#define PORT_PB14 (1ul << 14) /**< \brief PORT Mask for PB14 */ +#define PIN_PB15 47 /**< \brief Pin Number for PB15 */ +#define PORT_PB15 (1ul << 15) /**< \brief PORT Mask for PB15 */ +#define PIN_PB16 48 /**< \brief Pin Number for PB16 */ +#define PORT_PB16 (1ul << 16) /**< \brief PORT Mask for PB16 */ +#define PIN_PB17 49 /**< \brief Pin Number for PB17 */ +#define PORT_PB17 (1ul << 17) /**< \brief PORT Mask for PB17 */ +#define PIN_PB22 54 /**< \brief Pin Number for PB22 */ +#define PORT_PB22 (1ul << 22) /**< \brief PORT Mask for PB22 */ +#define PIN_PB23 55 /**< \brief Pin Number for PB23 */ +#define PORT_PB23 (1ul << 23) /**< \brief PORT Mask for PB23 */ +#define PIN_PB30 62 /**< \brief Pin Number for PB30 */ +#define PORT_PB30 (1ul << 30) /**< \brief PORT Mask for PB30 */ +#define PIN_PB31 63 /**< \brief Pin Number for PB31 */ +#define PORT_PB31 (1ul << 31) /**< \brief PORT Mask for PB31 */ +/* ========== PORT definition for GCLK peripheral ========== */ +#define PIN_PB14H_GCLK_IO0 46L /**< \brief GCLK signal: IO0 on PB14 mux H */ +#define MUX_PB14H_GCLK_IO0 7L +#define PINMUX_PB14H_GCLK_IO0 ((PIN_PB14H_GCLK_IO0 << 16) | MUX_PB14H_GCLK_IO0) +#define PORT_PB14H_GCLK_IO0 (1ul << 14) +#define PIN_PB22H_GCLK_IO0 54L /**< \brief GCLK signal: IO0 on PB22 mux H */ +#define MUX_PB22H_GCLK_IO0 7L +#define PINMUX_PB22H_GCLK_IO0 ((PIN_PB22H_GCLK_IO0 << 16) | MUX_PB22H_GCLK_IO0) +#define PORT_PB22H_GCLK_IO0 (1ul << 22) +#define PIN_PA14H_GCLK_IO0 14L /**< \brief GCLK signal: IO0 on PA14 mux H */ +#define MUX_PA14H_GCLK_IO0 7L +#define PINMUX_PA14H_GCLK_IO0 ((PIN_PA14H_GCLK_IO0 << 16) | MUX_PA14H_GCLK_IO0) +#define PORT_PA14H_GCLK_IO0 (1ul << 14) +#define PIN_PA27H_GCLK_IO0 27L /**< \brief GCLK signal: IO0 on PA27 mux H */ +#define MUX_PA27H_GCLK_IO0 7L +#define PINMUX_PA27H_GCLK_IO0 ((PIN_PA27H_GCLK_IO0 << 16) | MUX_PA27H_GCLK_IO0) +#define PORT_PA27H_GCLK_IO0 (1ul << 27) +#define PIN_PA28H_GCLK_IO0 28L /**< \brief GCLK signal: IO0 on PA28 mux H */ +#define MUX_PA28H_GCLK_IO0 7L +#define PINMUX_PA28H_GCLK_IO0 ((PIN_PA28H_GCLK_IO0 << 16) | MUX_PA28H_GCLK_IO0) +#define PORT_PA28H_GCLK_IO0 (1ul << 28) +#define PIN_PA30H_GCLK_IO0 30L /**< \brief GCLK signal: IO0 on PA30 mux H */ +#define MUX_PA30H_GCLK_IO0 7L +#define PINMUX_PA30H_GCLK_IO0 ((PIN_PA30H_GCLK_IO0 << 16) | MUX_PA30H_GCLK_IO0) +#define PORT_PA30H_GCLK_IO0 (1ul << 30) +#define PIN_PB15H_GCLK_IO1 47L /**< \brief GCLK signal: IO1 on PB15 mux H */ +#define MUX_PB15H_GCLK_IO1 7L +#define PINMUX_PB15H_GCLK_IO1 ((PIN_PB15H_GCLK_IO1 << 16) | MUX_PB15H_GCLK_IO1) +#define PORT_PB15H_GCLK_IO1 (1ul << 15) +#define PIN_PB23H_GCLK_IO1 55L /**< \brief GCLK signal: IO1 on PB23 mux H */ +#define MUX_PB23H_GCLK_IO1 7L +#define PINMUX_PB23H_GCLK_IO1 ((PIN_PB23H_GCLK_IO1 << 16) | MUX_PB23H_GCLK_IO1) +#define PORT_PB23H_GCLK_IO1 (1ul << 23) +#define PIN_PA15H_GCLK_IO1 15L /**< \brief GCLK signal: IO1 on PA15 mux H */ +#define MUX_PA15H_GCLK_IO1 7L +#define PINMUX_PA15H_GCLK_IO1 ((PIN_PA15H_GCLK_IO1 << 16) | MUX_PA15H_GCLK_IO1) +#define PORT_PA15H_GCLK_IO1 (1ul << 15) +#define PIN_PB16H_GCLK_IO2 48L /**< \brief GCLK signal: IO2 on PB16 mux H */ +#define MUX_PB16H_GCLK_IO2 7L +#define PINMUX_PB16H_GCLK_IO2 ((PIN_PB16H_GCLK_IO2 << 16) | MUX_PB16H_GCLK_IO2) +#define PORT_PB16H_GCLK_IO2 (1ul << 16) +#define PIN_PA16H_GCLK_IO2 16L /**< \brief GCLK signal: IO2 on PA16 mux H */ +#define MUX_PA16H_GCLK_IO2 7L +#define PINMUX_PA16H_GCLK_IO2 ((PIN_PA16H_GCLK_IO2 << 16) | MUX_PA16H_GCLK_IO2) +#define PORT_PA16H_GCLK_IO2 (1ul << 16) +#define PIN_PA17H_GCLK_IO3 17L /**< \brief GCLK signal: IO3 on PA17 mux H */ +#define MUX_PA17H_GCLK_IO3 7L +#define PINMUX_PA17H_GCLK_IO3 ((PIN_PA17H_GCLK_IO3 << 16) | MUX_PA17H_GCLK_IO3) +#define PORT_PA17H_GCLK_IO3 (1ul << 17) +#define PIN_PB17H_GCLK_IO3 49L /**< \brief GCLK signal: IO3 on PB17 mux H */ +#define MUX_PB17H_GCLK_IO3 7L +#define PINMUX_PB17H_GCLK_IO3 ((PIN_PB17H_GCLK_IO3 << 16) | MUX_PB17H_GCLK_IO3) +#define PORT_PB17H_GCLK_IO3 (1ul << 17) +#define PIN_PA10H_GCLK_IO4 10L /**< \brief GCLK signal: IO4 on PA10 mux H */ +#define MUX_PA10H_GCLK_IO4 7L +#define PINMUX_PA10H_GCLK_IO4 ((PIN_PA10H_GCLK_IO4 << 16) | MUX_PA10H_GCLK_IO4) +#define PORT_PA10H_GCLK_IO4 (1ul << 10) +#define PIN_PA20H_GCLK_IO4 20L /**< \brief GCLK signal: IO4 on PA20 mux H */ +#define MUX_PA20H_GCLK_IO4 7L +#define PINMUX_PA20H_GCLK_IO4 ((PIN_PA20H_GCLK_IO4 << 16) | MUX_PA20H_GCLK_IO4) +#define PORT_PA20H_GCLK_IO4 (1ul << 20) +#define PIN_PB10H_GCLK_IO4 42L /**< \brief GCLK signal: IO4 on PB10 mux H */ +#define MUX_PB10H_GCLK_IO4 7L +#define PINMUX_PB10H_GCLK_IO4 ((PIN_PB10H_GCLK_IO4 << 16) | MUX_PB10H_GCLK_IO4) +#define PORT_PB10H_GCLK_IO4 (1ul << 10) +#define PIN_PA11H_GCLK_IO5 11L /**< \brief GCLK signal: IO5 on PA11 mux H */ +#define MUX_PA11H_GCLK_IO5 7L +#define PINMUX_PA11H_GCLK_IO5 ((PIN_PA11H_GCLK_IO5 << 16) | MUX_PA11H_GCLK_IO5) +#define PORT_PA11H_GCLK_IO5 (1ul << 11) +#define PIN_PA21H_GCLK_IO5 21L /**< \brief GCLK signal: IO5 on PA21 mux H */ +#define MUX_PA21H_GCLK_IO5 7L +#define PINMUX_PA21H_GCLK_IO5 ((PIN_PA21H_GCLK_IO5 << 16) | MUX_PA21H_GCLK_IO5) +#define PORT_PA21H_GCLK_IO5 (1ul << 21) +#define PIN_PB11H_GCLK_IO5 43L /**< \brief GCLK signal: IO5 on PB11 mux H */ +#define MUX_PB11H_GCLK_IO5 7L +#define PINMUX_PB11H_GCLK_IO5 ((PIN_PB11H_GCLK_IO5 << 16) | MUX_PB11H_GCLK_IO5) +#define PORT_PB11H_GCLK_IO5 (1ul << 11) +#define PIN_PA22H_GCLK_IO6 22L /**< \brief GCLK signal: IO6 on PA22 mux H */ +#define MUX_PA22H_GCLK_IO6 7L +#define PINMUX_PA22H_GCLK_IO6 ((PIN_PA22H_GCLK_IO6 << 16) | MUX_PA22H_GCLK_IO6) +#define PORT_PA22H_GCLK_IO6 (1ul << 22) +#define PIN_PB12H_GCLK_IO6 44L /**< \brief GCLK signal: IO6 on PB12 mux H */ +#define MUX_PB12H_GCLK_IO6 7L +#define PINMUX_PB12H_GCLK_IO6 ((PIN_PB12H_GCLK_IO6 << 16) | MUX_PB12H_GCLK_IO6) +#define PORT_PB12H_GCLK_IO6 (1ul << 12) +#define PIN_PA23H_GCLK_IO7 23L /**< \brief GCLK signal: IO7 on PA23 mux H */ +#define MUX_PA23H_GCLK_IO7 7L +#define PINMUX_PA23H_GCLK_IO7 ((PIN_PA23H_GCLK_IO7 << 16) | MUX_PA23H_GCLK_IO7) +#define PORT_PA23H_GCLK_IO7 (1ul << 23) +#define PIN_PB13H_GCLK_IO7 45L /**< \brief GCLK signal: IO7 on PB13 mux H */ +#define MUX_PB13H_GCLK_IO7 7L +#define PINMUX_PB13H_GCLK_IO7 ((PIN_PB13H_GCLK_IO7 << 16) | MUX_PB13H_GCLK_IO7) +#define PORT_PB13H_GCLK_IO7 (1ul << 13) +/* ========== PORT definition for EIC peripheral ========== */ +#define PIN_PA16A_EIC_EXTINT0 16L /**< \brief EIC signal: EXTINT0 on PA16 mux A */ +#define MUX_PA16A_EIC_EXTINT0 0L +#define PINMUX_PA16A_EIC_EXTINT0 ((PIN_PA16A_EIC_EXTINT0 << 16) | MUX_PA16A_EIC_EXTINT0) +#define PORT_PA16A_EIC_EXTINT0 (1ul << 16) +#define PIN_PB00A_EIC_EXTINT0 32L /**< \brief EIC signal: EXTINT0 on PB00 mux A */ +#define MUX_PB00A_EIC_EXTINT0 0L +#define PINMUX_PB00A_EIC_EXTINT0 ((PIN_PB00A_EIC_EXTINT0 << 16) | MUX_PB00A_EIC_EXTINT0) +#define PORT_PB00A_EIC_EXTINT0 (1ul << 0) +#define PIN_PB16A_EIC_EXTINT0 48L /**< \brief EIC signal: EXTINT0 on PB16 mux A */ +#define MUX_PB16A_EIC_EXTINT0 0L +#define PINMUX_PB16A_EIC_EXTINT0 ((PIN_PB16A_EIC_EXTINT0 << 16) | MUX_PB16A_EIC_EXTINT0) +#define PORT_PB16A_EIC_EXTINT0 (1ul << 16) +#define PIN_PA00A_EIC_EXTINT0 0L /**< \brief EIC signal: EXTINT0 on PA00 mux A */ +#define MUX_PA00A_EIC_EXTINT0 0L +#define PINMUX_PA00A_EIC_EXTINT0 ((PIN_PA00A_EIC_EXTINT0 << 16) | MUX_PA00A_EIC_EXTINT0) +#define PORT_PA00A_EIC_EXTINT0 (1ul << 0) +#define PIN_PA17A_EIC_EXTINT1 17L /**< \brief EIC signal: EXTINT1 on PA17 mux A */ +#define MUX_PA17A_EIC_EXTINT1 0L +#define PINMUX_PA17A_EIC_EXTINT1 ((PIN_PA17A_EIC_EXTINT1 << 16) | MUX_PA17A_EIC_EXTINT1) +#define PORT_PA17A_EIC_EXTINT1 (1ul << 17) +#define PIN_PB01A_EIC_EXTINT1 33L /**< \brief EIC signal: EXTINT1 on PB01 mux A */ +#define MUX_PB01A_EIC_EXTINT1 0L +#define PINMUX_PB01A_EIC_EXTINT1 ((PIN_PB01A_EIC_EXTINT1 << 16) | MUX_PB01A_EIC_EXTINT1) +#define PORT_PB01A_EIC_EXTINT1 (1ul << 1) +#define PIN_PB17A_EIC_EXTINT1 49L /**< \brief EIC signal: EXTINT1 on PB17 mux A */ +#define MUX_PB17A_EIC_EXTINT1 0L +#define PINMUX_PB17A_EIC_EXTINT1 ((PIN_PB17A_EIC_EXTINT1 << 16) | MUX_PB17A_EIC_EXTINT1) +#define PORT_PB17A_EIC_EXTINT1 (1ul << 17) +#define PIN_PA01A_EIC_EXTINT1 1L /**< \brief EIC signal: EXTINT1 on PA01 mux A */ +#define MUX_PA01A_EIC_EXTINT1 0L +#define PINMUX_PA01A_EIC_EXTINT1 ((PIN_PA01A_EIC_EXTINT1 << 16) | MUX_PA01A_EIC_EXTINT1) +#define PORT_PA01A_EIC_EXTINT1 (1ul << 1) +#define PIN_PA18A_EIC_EXTINT2 18L /**< \brief EIC signal: EXTINT2 on PA18 mux A */ +#define MUX_PA18A_EIC_EXTINT2 0L +#define PINMUX_PA18A_EIC_EXTINT2 ((PIN_PA18A_EIC_EXTINT2 << 16) | MUX_PA18A_EIC_EXTINT2) +#define PORT_PA18A_EIC_EXTINT2 (1ul << 18) +#define PIN_PA02A_EIC_EXTINT2 2L /**< \brief EIC signal: EXTINT2 on PA02 mux A */ +#define MUX_PA02A_EIC_EXTINT2 0L +#define PINMUX_PA02A_EIC_EXTINT2 ((PIN_PA02A_EIC_EXTINT2 << 16) | MUX_PA02A_EIC_EXTINT2) +#define PORT_PA02A_EIC_EXTINT2 (1ul << 2) +#define PIN_PB02A_EIC_EXTINT2 34L /**< \brief EIC signal: EXTINT2 on PB02 mux A */ +#define MUX_PB02A_EIC_EXTINT2 0L +#define PINMUX_PB02A_EIC_EXTINT2 ((PIN_PB02A_EIC_EXTINT2 << 16) | MUX_PB02A_EIC_EXTINT2) +#define PORT_PB02A_EIC_EXTINT2 (1ul << 2) +#define PIN_PA03A_EIC_EXTINT3 3L /**< \brief EIC signal: EXTINT3 on PA03 mux A */ +#define MUX_PA03A_EIC_EXTINT3 0L +#define PINMUX_PA03A_EIC_EXTINT3 ((PIN_PA03A_EIC_EXTINT3 << 16) | MUX_PA03A_EIC_EXTINT3) +#define PORT_PA03A_EIC_EXTINT3 (1ul << 3) +#define PIN_PA19A_EIC_EXTINT3 19L /**< \brief EIC signal: EXTINT3 on PA19 mux A */ +#define MUX_PA19A_EIC_EXTINT3 0L +#define PINMUX_PA19A_EIC_EXTINT3 ((PIN_PA19A_EIC_EXTINT3 << 16) | MUX_PA19A_EIC_EXTINT3) +#define PORT_PA19A_EIC_EXTINT3 (1ul << 19) +#define PIN_PB03A_EIC_EXTINT3 35L /**< \brief EIC signal: EXTINT3 on PB03 mux A */ +#define MUX_PB03A_EIC_EXTINT3 0L +#define PINMUX_PB03A_EIC_EXTINT3 ((PIN_PB03A_EIC_EXTINT3 << 16) | MUX_PB03A_EIC_EXTINT3) +#define PORT_PB03A_EIC_EXTINT3 (1ul << 3) +#define PIN_PA04A_EIC_EXTINT4 4L /**< \brief EIC signal: EXTINT4 on PA04 mux A */ +#define MUX_PA04A_EIC_EXTINT4 0L +#define PINMUX_PA04A_EIC_EXTINT4 ((PIN_PA04A_EIC_EXTINT4 << 16) | MUX_PA04A_EIC_EXTINT4) +#define PORT_PA04A_EIC_EXTINT4 (1ul << 4) +#define PIN_PA20A_EIC_EXTINT4 20L /**< \brief EIC signal: EXTINT4 on PA20 mux A */ +#define MUX_PA20A_EIC_EXTINT4 0L +#define PINMUX_PA20A_EIC_EXTINT4 ((PIN_PA20A_EIC_EXTINT4 << 16) | MUX_PA20A_EIC_EXTINT4) +#define PORT_PA20A_EIC_EXTINT4 (1ul << 20) +#define PIN_PB04A_EIC_EXTINT4 36L /**< \brief EIC signal: EXTINT4 on PB04 mux A */ +#define MUX_PB04A_EIC_EXTINT4 0L +#define PINMUX_PB04A_EIC_EXTINT4 ((PIN_PB04A_EIC_EXTINT4 << 16) | MUX_PB04A_EIC_EXTINT4) +#define PORT_PB04A_EIC_EXTINT4 (1ul << 4) +#define PIN_PA05A_EIC_EXTINT5 5L /**< \brief EIC signal: EXTINT5 on PA05 mux A */ +#define MUX_PA05A_EIC_EXTINT5 0L +#define PINMUX_PA05A_EIC_EXTINT5 ((PIN_PA05A_EIC_EXTINT5 << 16) | MUX_PA05A_EIC_EXTINT5) +#define PORT_PA05A_EIC_EXTINT5 (1ul << 5) +#define PIN_PA21A_EIC_EXTINT5 21L /**< \brief EIC signal: EXTINT5 on PA21 mux A */ +#define MUX_PA21A_EIC_EXTINT5 0L +#define PINMUX_PA21A_EIC_EXTINT5 ((PIN_PA21A_EIC_EXTINT5 << 16) | MUX_PA21A_EIC_EXTINT5) +#define PORT_PA21A_EIC_EXTINT5 (1ul << 21) +#define PIN_PB05A_EIC_EXTINT5 37L /**< \brief EIC signal: EXTINT5 on PB05 mux A */ +#define MUX_PB05A_EIC_EXTINT5 0L +#define PINMUX_PB05A_EIC_EXTINT5 ((PIN_PB05A_EIC_EXTINT5 << 16) | MUX_PB05A_EIC_EXTINT5) +#define PORT_PB05A_EIC_EXTINT5 (1ul << 5) +#define PIN_PA06A_EIC_EXTINT6 6L /**< \brief EIC signal: EXTINT6 on PA06 mux A */ +#define MUX_PA06A_EIC_EXTINT6 0L +#define PINMUX_PA06A_EIC_EXTINT6 ((PIN_PA06A_EIC_EXTINT6 << 16) | MUX_PA06A_EIC_EXTINT6) +#define PORT_PA06A_EIC_EXTINT6 (1ul << 6) +#define PIN_PA22A_EIC_EXTINT6 22L /**< \brief EIC signal: EXTINT6 on PA22 mux A */ +#define MUX_PA22A_EIC_EXTINT6 0L +#define PINMUX_PA22A_EIC_EXTINT6 ((PIN_PA22A_EIC_EXTINT6 << 16) | MUX_PA22A_EIC_EXTINT6) +#define PORT_PA22A_EIC_EXTINT6 (1ul << 22) +#define PIN_PB06A_EIC_EXTINT6 38L /**< \brief EIC signal: EXTINT6 on PB06 mux A */ +#define MUX_PB06A_EIC_EXTINT6 0L +#define PINMUX_PB06A_EIC_EXTINT6 ((PIN_PB06A_EIC_EXTINT6 << 16) | MUX_PB06A_EIC_EXTINT6) +#define PORT_PB06A_EIC_EXTINT6 (1ul << 6) +#define PIN_PB22A_EIC_EXTINT6 54L /**< \brief EIC signal: EXTINT6 on PB22 mux A */ +#define MUX_PB22A_EIC_EXTINT6 0L +#define PINMUX_PB22A_EIC_EXTINT6 ((PIN_PB22A_EIC_EXTINT6 << 16) | MUX_PB22A_EIC_EXTINT6) +#define PORT_PB22A_EIC_EXTINT6 (1ul << 22) +#define PIN_PA07A_EIC_EXTINT7 7L /**< \brief EIC signal: EXTINT7 on PA07 mux A */ +#define MUX_PA07A_EIC_EXTINT7 0L +#define PINMUX_PA07A_EIC_EXTINT7 ((PIN_PA07A_EIC_EXTINT7 << 16) | MUX_PA07A_EIC_EXTINT7) +#define PORT_PA07A_EIC_EXTINT7 (1ul << 7) +#define PIN_PA23A_EIC_EXTINT7 23L /**< \brief EIC signal: EXTINT7 on PA23 mux A */ +#define MUX_PA23A_EIC_EXTINT7 0L +#define PINMUX_PA23A_EIC_EXTINT7 ((PIN_PA23A_EIC_EXTINT7 << 16) | MUX_PA23A_EIC_EXTINT7) +#define PORT_PA23A_EIC_EXTINT7 (1ul << 23) +#define PIN_PB07A_EIC_EXTINT7 39L /**< \brief EIC signal: EXTINT7 on PB07 mux A */ +#define MUX_PB07A_EIC_EXTINT7 0L +#define PINMUX_PB07A_EIC_EXTINT7 ((PIN_PB07A_EIC_EXTINT7 << 16) | MUX_PB07A_EIC_EXTINT7) +#define PORT_PB07A_EIC_EXTINT7 (1ul << 7) +#define PIN_PB23A_EIC_EXTINT7 55L /**< \brief EIC signal: EXTINT7 on PB23 mux A */ +#define MUX_PB23A_EIC_EXTINT7 0L +#define PINMUX_PB23A_EIC_EXTINT7 ((PIN_PB23A_EIC_EXTINT7 << 16) | MUX_PB23A_EIC_EXTINT7) +#define PORT_PB23A_EIC_EXTINT7 (1ul << 23) +#define PIN_PA28A_EIC_EXTINT8 28L /**< \brief EIC signal: EXTINT8 on PA28 mux A */ +#define MUX_PA28A_EIC_EXTINT8 0L +#define PINMUX_PA28A_EIC_EXTINT8 ((PIN_PA28A_EIC_EXTINT8 << 16) | MUX_PA28A_EIC_EXTINT8) +#define PORT_PA28A_EIC_EXTINT8 (1ul << 28) +#define PIN_PB08A_EIC_EXTINT8 40L /**< \brief EIC signal: EXTINT8 on PB08 mux A */ +#define MUX_PB08A_EIC_EXTINT8 0L +#define PINMUX_PB08A_EIC_EXTINT8 ((PIN_PB08A_EIC_EXTINT8 << 16) | MUX_PB08A_EIC_EXTINT8) +#define PORT_PB08A_EIC_EXTINT8 (1ul << 8) +#define PIN_PA09A_EIC_EXTINT9 9L /**< \brief EIC signal: EXTINT9 on PA09 mux A */ +#define MUX_PA09A_EIC_EXTINT9 0L +#define PINMUX_PA09A_EIC_EXTINT9 ((PIN_PA09A_EIC_EXTINT9 << 16) | MUX_PA09A_EIC_EXTINT9) +#define PORT_PA09A_EIC_EXTINT9 (1ul << 9) +#define PIN_PB09A_EIC_EXTINT9 41L /**< \brief EIC signal: EXTINT9 on PB09 mux A */ +#define MUX_PB09A_EIC_EXTINT9 0L +#define PINMUX_PB09A_EIC_EXTINT9 ((PIN_PB09A_EIC_EXTINT9 << 16) | MUX_PB09A_EIC_EXTINT9) +#define PORT_PB09A_EIC_EXTINT9 (1ul << 9) +#define PIN_PA10A_EIC_EXTINT10 10L /**< \brief EIC signal: EXTINT10 on PA10 mux A */ +#define MUX_PA10A_EIC_EXTINT10 0L +#define PINMUX_PA10A_EIC_EXTINT10 ((PIN_PA10A_EIC_EXTINT10 << 16) | MUX_PA10A_EIC_EXTINT10) +#define PORT_PA10A_EIC_EXTINT10 (1ul << 10) +#define PIN_PA30A_EIC_EXTINT10 30L /**< \brief EIC signal: EXTINT10 on PA30 mux A */ +#define MUX_PA30A_EIC_EXTINT10 0L +#define PINMUX_PA30A_EIC_EXTINT10 ((PIN_PA30A_EIC_EXTINT10 << 16) | MUX_PA30A_EIC_EXTINT10) +#define PORT_PA30A_EIC_EXTINT10 (1ul << 30) +#define PIN_PB10A_EIC_EXTINT10 42L /**< \brief EIC signal: EXTINT10 on PB10 mux A */ +#define MUX_PB10A_EIC_EXTINT10 0L +#define PINMUX_PB10A_EIC_EXTINT10 ((PIN_PB10A_EIC_EXTINT10 << 16) | MUX_PB10A_EIC_EXTINT10) +#define PORT_PB10A_EIC_EXTINT10 (1ul << 10) +#define PIN_PA11A_EIC_EXTINT11 11L /**< \brief EIC signal: EXTINT11 on PA11 mux A */ +#define MUX_PA11A_EIC_EXTINT11 0L +#define PINMUX_PA11A_EIC_EXTINT11 ((PIN_PA11A_EIC_EXTINT11 << 16) | MUX_PA11A_EIC_EXTINT11) +#define PORT_PA11A_EIC_EXTINT11 (1ul << 11) +#define PIN_PA31A_EIC_EXTINT11 31L /**< \brief EIC signal: EXTINT11 on PA31 mux A */ +#define MUX_PA31A_EIC_EXTINT11 0L +#define PINMUX_PA31A_EIC_EXTINT11 ((PIN_PA31A_EIC_EXTINT11 << 16) | MUX_PA31A_EIC_EXTINT11) +#define PORT_PA31A_EIC_EXTINT11 (1ul << 31) +#define PIN_PB11A_EIC_EXTINT11 43L /**< \brief EIC signal: EXTINT11 on PB11 mux A */ +#define MUX_PB11A_EIC_EXTINT11 0L +#define PINMUX_PB11A_EIC_EXTINT11 ((PIN_PB11A_EIC_EXTINT11 << 16) | MUX_PB11A_EIC_EXTINT11) +#define PORT_PB11A_EIC_EXTINT11 (1ul << 11) +#define PIN_PA12A_EIC_EXTINT12 12L /**< \brief EIC signal: EXTINT12 on PA12 mux A */ +#define MUX_PA12A_EIC_EXTINT12 0L +#define PINMUX_PA12A_EIC_EXTINT12 ((PIN_PA12A_EIC_EXTINT12 << 16) | MUX_PA12A_EIC_EXTINT12) +#define PORT_PA12A_EIC_EXTINT12 (1ul << 12) +#define PIN_PA24A_EIC_EXTINT12 24L /**< \brief EIC signal: EXTINT12 on PA24 mux A */ +#define MUX_PA24A_EIC_EXTINT12 0L +#define PINMUX_PA24A_EIC_EXTINT12 ((PIN_PA24A_EIC_EXTINT12 << 16) | MUX_PA24A_EIC_EXTINT12) +#define PORT_PA24A_EIC_EXTINT12 (1ul << 24) +#define PIN_PB12A_EIC_EXTINT12 44L /**< \brief EIC signal: EXTINT12 on PB12 mux A */ +#define MUX_PB12A_EIC_EXTINT12 0L +#define PINMUX_PB12A_EIC_EXTINT12 ((PIN_PB12A_EIC_EXTINT12 << 16) | MUX_PB12A_EIC_EXTINT12) +#define PORT_PB12A_EIC_EXTINT12 (1ul << 12) +#define PIN_PA13A_EIC_EXTINT13 13L /**< \brief EIC signal: EXTINT13 on PA13 mux A */ +#define MUX_PA13A_EIC_EXTINT13 0L +#define PINMUX_PA13A_EIC_EXTINT13 ((PIN_PA13A_EIC_EXTINT13 << 16) | MUX_PA13A_EIC_EXTINT13) +#define PORT_PA13A_EIC_EXTINT13 (1ul << 13) +#define PIN_PA25A_EIC_EXTINT13 25L /**< \brief EIC signal: EXTINT13 on PA25 mux A */ +#define MUX_PA25A_EIC_EXTINT13 0L +#define PINMUX_PA25A_EIC_EXTINT13 ((PIN_PA25A_EIC_EXTINT13 << 16) | MUX_PA25A_EIC_EXTINT13) +#define PORT_PA25A_EIC_EXTINT13 (1ul << 25) +#define PIN_PB13A_EIC_EXTINT13 45L /**< \brief EIC signal: EXTINT13 on PB13 mux A */ +#define MUX_PB13A_EIC_EXTINT13 0L +#define PINMUX_PB13A_EIC_EXTINT13 ((PIN_PB13A_EIC_EXTINT13 << 16) | MUX_PB13A_EIC_EXTINT13) +#define PORT_PB13A_EIC_EXTINT13 (1ul << 13) +#define PIN_PB14A_EIC_EXTINT14 46L /**< \brief EIC signal: EXTINT14 on PB14 mux A */ +#define MUX_PB14A_EIC_EXTINT14 0L +#define PINMUX_PB14A_EIC_EXTINT14 ((PIN_PB14A_EIC_EXTINT14 << 16) | MUX_PB14A_EIC_EXTINT14) +#define PORT_PB14A_EIC_EXTINT14 (1ul << 14) +#define PIN_PB30A_EIC_EXTINT14 62L /**< \brief EIC signal: EXTINT14 on PB30 mux A */ +#define MUX_PB30A_EIC_EXTINT14 0L +#define PINMUX_PB30A_EIC_EXTINT14 ((PIN_PB30A_EIC_EXTINT14 << 16) | MUX_PB30A_EIC_EXTINT14) +#define PORT_PB30A_EIC_EXTINT14 (1ul << 30) +#define PIN_PA14A_EIC_EXTINT14 14L /**< \brief EIC signal: EXTINT14 on PA14 mux A */ +#define MUX_PA14A_EIC_EXTINT14 0L +#define PINMUX_PA14A_EIC_EXTINT14 ((PIN_PA14A_EIC_EXTINT14 << 16) | MUX_PA14A_EIC_EXTINT14) +#define PORT_PA14A_EIC_EXTINT14 (1ul << 14) +#define PIN_PA15A_EIC_EXTINT15 15L /**< \brief EIC signal: EXTINT15 on PA15 mux A */ +#define MUX_PA15A_EIC_EXTINT15 0L +#define PINMUX_PA15A_EIC_EXTINT15 ((PIN_PA15A_EIC_EXTINT15 << 16) | MUX_PA15A_EIC_EXTINT15) +#define PORT_PA15A_EIC_EXTINT15 (1ul << 15) +#define PIN_PA27A_EIC_EXTINT15 27L /**< \brief EIC signal: EXTINT15 on PA27 mux A */ +#define MUX_PA27A_EIC_EXTINT15 0L +#define PINMUX_PA27A_EIC_EXTINT15 ((PIN_PA27A_EIC_EXTINT15 << 16) | MUX_PA27A_EIC_EXTINT15) +#define PORT_PA27A_EIC_EXTINT15 (1ul << 27) +#define PIN_PB15A_EIC_EXTINT15 47L /**< \brief EIC signal: EXTINT15 on PB15 mux A */ +#define MUX_PB15A_EIC_EXTINT15 0L +#define PINMUX_PB15A_EIC_EXTINT15 ((PIN_PB15A_EIC_EXTINT15 << 16) | MUX_PB15A_EIC_EXTINT15) +#define PORT_PB15A_EIC_EXTINT15 (1ul << 15) +#define PIN_PB31A_EIC_EXTINT15 63L /**< \brief EIC signal: EXTINT15 on PB31 mux A */ +#define MUX_PB31A_EIC_EXTINT15 0L +#define PINMUX_PB31A_EIC_EXTINT15 ((PIN_PB31A_EIC_EXTINT15 << 16) | MUX_PB31A_EIC_EXTINT15) +#define PORT_PB31A_EIC_EXTINT15 (1ul << 31) +#define PIN_PA08A_EIC_NMI 8L /**< \brief EIC signal: NMI on PA08 mux A */ +#define MUX_PA08A_EIC_NMI 0L +#define PINMUX_PA08A_EIC_NMI ((PIN_PA08A_EIC_NMI << 16) | MUX_PA08A_EIC_NMI) +#define PORT_PA08A_EIC_NMI (1ul << 8) +/* ========== PORT definition for USB peripheral ========== */ +#define PIN_PA24G_USB_DM 24L /**< \brief USB signal: DM on PA24 mux G */ +#define MUX_PA24G_USB_DM 6L +#define PINMUX_PA24G_USB_DM ((PIN_PA24G_USB_DM << 16) | MUX_PA24G_USB_DM) +#define PORT_PA24G_USB_DM (1ul << 24) +#define PIN_PA25G_USB_DP 25L /**< \brief USB signal: DP on PA25 mux G */ +#define MUX_PA25G_USB_DP 6L +#define PINMUX_PA25G_USB_DP ((PIN_PA25G_USB_DP << 16) | MUX_PA25G_USB_DP) +#define PORT_PA25G_USB_DP (1ul << 25) +#define PIN_PA23G_USB_SOF_1KHZ 23L /**< \brief USB signal: SOF_1KHZ on PA23 mux G */ +#define MUX_PA23G_USB_SOF_1KHZ 6L +#define PINMUX_PA23G_USB_SOF_1KHZ ((PIN_PA23G_USB_SOF_1KHZ << 16) | MUX_PA23G_USB_SOF_1KHZ) +#define PORT_PA23G_USB_SOF_1KHZ (1ul << 23) +/* ========== PORT definition for SERCOM0 peripheral ========== */ +#define PIN_PA04D_SERCOM0_PAD0 4L /**< \brief SERCOM0 signal: PAD0 on PA04 mux D */ +#define MUX_PA04D_SERCOM0_PAD0 3L +#define PINMUX_PA04D_SERCOM0_PAD0 ((PIN_PA04D_SERCOM0_PAD0 << 16) | MUX_PA04D_SERCOM0_PAD0) +#define PORT_PA04D_SERCOM0_PAD0 (1ul << 4) +#define PIN_PA08C_SERCOM0_PAD0 8L /**< \brief SERCOM0 signal: PAD0 on PA08 mux C */ +#define MUX_PA08C_SERCOM0_PAD0 2L +#define PINMUX_PA08C_SERCOM0_PAD0 ((PIN_PA08C_SERCOM0_PAD0 << 16) | MUX_PA08C_SERCOM0_PAD0) +#define PORT_PA08C_SERCOM0_PAD0 (1ul << 8) +#define PIN_PA05D_SERCOM0_PAD1 5L /**< \brief SERCOM0 signal: PAD1 on PA05 mux D */ +#define MUX_PA05D_SERCOM0_PAD1 3L +#define PINMUX_PA05D_SERCOM0_PAD1 ((PIN_PA05D_SERCOM0_PAD1 << 16) | MUX_PA05D_SERCOM0_PAD1) +#define PORT_PA05D_SERCOM0_PAD1 (1ul << 5) +#define PIN_PA09C_SERCOM0_PAD1 9L /**< \brief SERCOM0 signal: PAD1 on PA09 mux C */ +#define MUX_PA09C_SERCOM0_PAD1 2L +#define PINMUX_PA09C_SERCOM0_PAD1 ((PIN_PA09C_SERCOM0_PAD1 << 16) | MUX_PA09C_SERCOM0_PAD1) +#define PORT_PA09C_SERCOM0_PAD1 (1ul << 9) +#define PIN_PA06D_SERCOM0_PAD2 6L /**< \brief SERCOM0 signal: PAD2 on PA06 mux D */ +#define MUX_PA06D_SERCOM0_PAD2 3L +#define PINMUX_PA06D_SERCOM0_PAD2 ((PIN_PA06D_SERCOM0_PAD2 << 16) | MUX_PA06D_SERCOM0_PAD2) +#define PORT_PA06D_SERCOM0_PAD2 (1ul << 6) +#define PIN_PA10C_SERCOM0_PAD2 10L /**< \brief SERCOM0 signal: PAD2 on PA10 mux C */ +#define MUX_PA10C_SERCOM0_PAD2 2L +#define PINMUX_PA10C_SERCOM0_PAD2 ((PIN_PA10C_SERCOM0_PAD2 << 16) | MUX_PA10C_SERCOM0_PAD2) +#define PORT_PA10C_SERCOM0_PAD2 (1ul << 10) +#define PIN_PA07D_SERCOM0_PAD3 7L /**< \brief SERCOM0 signal: PAD3 on PA07 mux D */ +#define MUX_PA07D_SERCOM0_PAD3 3L +#define PINMUX_PA07D_SERCOM0_PAD3 ((PIN_PA07D_SERCOM0_PAD3 << 16) | MUX_PA07D_SERCOM0_PAD3) +#define PORT_PA07D_SERCOM0_PAD3 (1ul << 7) +#define PIN_PA11C_SERCOM0_PAD3 11L /**< \brief SERCOM0 signal: PAD3 on PA11 mux C */ +#define MUX_PA11C_SERCOM0_PAD3 2L +#define PINMUX_PA11C_SERCOM0_PAD3 ((PIN_PA11C_SERCOM0_PAD3 << 16) | MUX_PA11C_SERCOM0_PAD3) +#define PORT_PA11C_SERCOM0_PAD3 (1ul << 11) +/* ========== PORT definition for SERCOM1 peripheral ========== */ +#define PIN_PA16C_SERCOM1_PAD0 16L /**< \brief SERCOM1 signal: PAD0 on PA16 mux C */ +#define MUX_PA16C_SERCOM1_PAD0 2L +#define PINMUX_PA16C_SERCOM1_PAD0 ((PIN_PA16C_SERCOM1_PAD0 << 16) | MUX_PA16C_SERCOM1_PAD0) +#define PORT_PA16C_SERCOM1_PAD0 (1ul << 16) +#define PIN_PA00D_SERCOM1_PAD0 0L /**< \brief SERCOM1 signal: PAD0 on PA00 mux D */ +#define MUX_PA00D_SERCOM1_PAD0 3L +#define PINMUX_PA00D_SERCOM1_PAD0 ((PIN_PA00D_SERCOM1_PAD0 << 16) | MUX_PA00D_SERCOM1_PAD0) +#define PORT_PA00D_SERCOM1_PAD0 (1ul << 0) +#define PIN_PA17C_SERCOM1_PAD1 17L /**< \brief SERCOM1 signal: PAD1 on PA17 mux C */ +#define MUX_PA17C_SERCOM1_PAD1 2L +#define PINMUX_PA17C_SERCOM1_PAD1 ((PIN_PA17C_SERCOM1_PAD1 << 16) | MUX_PA17C_SERCOM1_PAD1) +#define PORT_PA17C_SERCOM1_PAD1 (1ul << 17) +#define PIN_PA01D_SERCOM1_PAD1 1L /**< \brief SERCOM1 signal: PAD1 on PA01 mux D */ +#define MUX_PA01D_SERCOM1_PAD1 3L +#define PINMUX_PA01D_SERCOM1_PAD1 ((PIN_PA01D_SERCOM1_PAD1 << 16) | MUX_PA01D_SERCOM1_PAD1) +#define PORT_PA01D_SERCOM1_PAD1 (1ul << 1) +#define PIN_PA30D_SERCOM1_PAD2 30L /**< \brief SERCOM1 signal: PAD2 on PA30 mux D */ +#define MUX_PA30D_SERCOM1_PAD2 3L +#define PINMUX_PA30D_SERCOM1_PAD2 ((PIN_PA30D_SERCOM1_PAD2 << 16) | MUX_PA30D_SERCOM1_PAD2) +#define PORT_PA30D_SERCOM1_PAD2 (1ul << 30) +#define PIN_PA18C_SERCOM1_PAD2 18L /**< \brief SERCOM1 signal: PAD2 on PA18 mux C */ +#define MUX_PA18C_SERCOM1_PAD2 2L +#define PINMUX_PA18C_SERCOM1_PAD2 ((PIN_PA18C_SERCOM1_PAD2 << 16) | MUX_PA18C_SERCOM1_PAD2) +#define PORT_PA18C_SERCOM1_PAD2 (1ul << 18) +#define PIN_PA31D_SERCOM1_PAD3 31L /**< \brief SERCOM1 signal: PAD3 on PA31 mux D */ +#define MUX_PA31D_SERCOM1_PAD3 3L +#define PINMUX_PA31D_SERCOM1_PAD3 ((PIN_PA31D_SERCOM1_PAD3 << 16) | MUX_PA31D_SERCOM1_PAD3) +#define PORT_PA31D_SERCOM1_PAD3 (1ul << 31) +#define PIN_PA19C_SERCOM1_PAD3 19L /**< \brief SERCOM1 signal: PAD3 on PA19 mux C */ +#define MUX_PA19C_SERCOM1_PAD3 2L +#define PINMUX_PA19C_SERCOM1_PAD3 ((PIN_PA19C_SERCOM1_PAD3 << 16) | MUX_PA19C_SERCOM1_PAD3) +#define PORT_PA19C_SERCOM1_PAD3 (1ul << 19) +/* ========== PORT definition for SERCOM2 peripheral ========== */ +#define PIN_PA08D_SERCOM2_PAD0 8L /**< \brief SERCOM2 signal: PAD0 on PA08 mux D */ +#define MUX_PA08D_SERCOM2_PAD0 3L +#define PINMUX_PA08D_SERCOM2_PAD0 ((PIN_PA08D_SERCOM2_PAD0 << 16) | MUX_PA08D_SERCOM2_PAD0) +#define PORT_PA08D_SERCOM2_PAD0 (1ul << 8) +#define PIN_PA12C_SERCOM2_PAD0 12L /**< \brief SERCOM2 signal: PAD0 on PA12 mux C */ +#define MUX_PA12C_SERCOM2_PAD0 2L +#define PINMUX_PA12C_SERCOM2_PAD0 ((PIN_PA12C_SERCOM2_PAD0 << 16) | MUX_PA12C_SERCOM2_PAD0) +#define PORT_PA12C_SERCOM2_PAD0 (1ul << 12) +#define PIN_PA09D_SERCOM2_PAD1 9L /**< \brief SERCOM2 signal: PAD1 on PA09 mux D */ +#define MUX_PA09D_SERCOM2_PAD1 3L +#define PINMUX_PA09D_SERCOM2_PAD1 ((PIN_PA09D_SERCOM2_PAD1 << 16) | MUX_PA09D_SERCOM2_PAD1) +#define PORT_PA09D_SERCOM2_PAD1 (1ul << 9) +#define PIN_PA13C_SERCOM2_PAD1 13L /**< \brief SERCOM2 signal: PAD1 on PA13 mux C */ +#define MUX_PA13C_SERCOM2_PAD1 2L +#define PINMUX_PA13C_SERCOM2_PAD1 ((PIN_PA13C_SERCOM2_PAD1 << 16) | MUX_PA13C_SERCOM2_PAD1) +#define PORT_PA13C_SERCOM2_PAD1 (1ul << 13) +#define PIN_PA10D_SERCOM2_PAD2 10L /**< \brief SERCOM2 signal: PAD2 on PA10 mux D */ +#define MUX_PA10D_SERCOM2_PAD2 3L +#define PINMUX_PA10D_SERCOM2_PAD2 ((PIN_PA10D_SERCOM2_PAD2 << 16) | MUX_PA10D_SERCOM2_PAD2) +#define PORT_PA10D_SERCOM2_PAD2 (1ul << 10) +#define PIN_PA14C_SERCOM2_PAD2 14L /**< \brief SERCOM2 signal: PAD2 on PA14 mux C */ +#define MUX_PA14C_SERCOM2_PAD2 2L +#define PINMUX_PA14C_SERCOM2_PAD2 ((PIN_PA14C_SERCOM2_PAD2 << 16) | MUX_PA14C_SERCOM2_PAD2) +#define PORT_PA14C_SERCOM2_PAD2 (1ul << 14) +#define PIN_PA11D_SERCOM2_PAD3 11L /**< \brief SERCOM2 signal: PAD3 on PA11 mux D */ +#define MUX_PA11D_SERCOM2_PAD3 3L +#define PINMUX_PA11D_SERCOM2_PAD3 ((PIN_PA11D_SERCOM2_PAD3 << 16) | MUX_PA11D_SERCOM2_PAD3) +#define PORT_PA11D_SERCOM2_PAD3 (1ul << 11) +#define PIN_PA15C_SERCOM2_PAD3 15L /**< \brief SERCOM2 signal: PAD3 on PA15 mux C */ +#define MUX_PA15C_SERCOM2_PAD3 2L +#define PINMUX_PA15C_SERCOM2_PAD3 ((PIN_PA15C_SERCOM2_PAD3 << 16) | MUX_PA15C_SERCOM2_PAD3) +#define PORT_PA15C_SERCOM2_PAD3 (1ul << 15) +/* ========== PORT definition for SERCOM3 peripheral ========== */ +#define PIN_PA16D_SERCOM3_PAD0 16L /**< \brief SERCOM3 signal: PAD0 on PA16 mux D */ +#define MUX_PA16D_SERCOM3_PAD0 3L +#define PINMUX_PA16D_SERCOM3_PAD0 ((PIN_PA16D_SERCOM3_PAD0 << 16) | MUX_PA16D_SERCOM3_PAD0) +#define PORT_PA16D_SERCOM3_PAD0 (1ul << 16) +#define PIN_PA22C_SERCOM3_PAD0 22L /**< \brief SERCOM3 signal: PAD0 on PA22 mux C */ +#define MUX_PA22C_SERCOM3_PAD0 2L +#define PINMUX_PA22C_SERCOM3_PAD0 ((PIN_PA22C_SERCOM3_PAD0 << 16) | MUX_PA22C_SERCOM3_PAD0) +#define PORT_PA22C_SERCOM3_PAD0 (1ul << 22) +#define PIN_PA17D_SERCOM3_PAD1 17L /**< \brief SERCOM3 signal: PAD1 on PA17 mux D */ +#define MUX_PA17D_SERCOM3_PAD1 3L +#define PINMUX_PA17D_SERCOM3_PAD1 ((PIN_PA17D_SERCOM3_PAD1 << 16) | MUX_PA17D_SERCOM3_PAD1) +#define PORT_PA17D_SERCOM3_PAD1 (1ul << 17) +#define PIN_PA23C_SERCOM3_PAD1 23L /**< \brief SERCOM3 signal: PAD1 on PA23 mux C */ +#define MUX_PA23C_SERCOM3_PAD1 2L +#define PINMUX_PA23C_SERCOM3_PAD1 ((PIN_PA23C_SERCOM3_PAD1 << 16) | MUX_PA23C_SERCOM3_PAD1) +#define PORT_PA23C_SERCOM3_PAD1 (1ul << 23) +#define PIN_PA18D_SERCOM3_PAD2 18L /**< \brief SERCOM3 signal: PAD2 on PA18 mux D */ +#define MUX_PA18D_SERCOM3_PAD2 3L +#define PINMUX_PA18D_SERCOM3_PAD2 ((PIN_PA18D_SERCOM3_PAD2 << 16) | MUX_PA18D_SERCOM3_PAD2) +#define PORT_PA18D_SERCOM3_PAD2 (1ul << 18) +#define PIN_PA20D_SERCOM3_PAD2 20L /**< \brief SERCOM3 signal: PAD2 on PA20 mux D */ +#define MUX_PA20D_SERCOM3_PAD2 3L +#define PINMUX_PA20D_SERCOM3_PAD2 ((PIN_PA20D_SERCOM3_PAD2 << 16) | MUX_PA20D_SERCOM3_PAD2) +#define PORT_PA20D_SERCOM3_PAD2 (1ul << 20) +#define PIN_PA24C_SERCOM3_PAD2 24L /**< \brief SERCOM3 signal: PAD2 on PA24 mux C */ +#define MUX_PA24C_SERCOM3_PAD2 2L +#define PINMUX_PA24C_SERCOM3_PAD2 ((PIN_PA24C_SERCOM3_PAD2 << 16) | MUX_PA24C_SERCOM3_PAD2) +#define PORT_PA24C_SERCOM3_PAD2 (1ul << 24) +#define PIN_PA19D_SERCOM3_PAD3 19L /**< \brief SERCOM3 signal: PAD3 on PA19 mux D */ +#define MUX_PA19D_SERCOM3_PAD3 3L +#define PINMUX_PA19D_SERCOM3_PAD3 ((PIN_PA19D_SERCOM3_PAD3 << 16) | MUX_PA19D_SERCOM3_PAD3) +#define PORT_PA19D_SERCOM3_PAD3 (1ul << 19) +#define PIN_PA21D_SERCOM3_PAD3 21L /**< \brief SERCOM3 signal: PAD3 on PA21 mux D */ +#define MUX_PA21D_SERCOM3_PAD3 3L +#define PINMUX_PA21D_SERCOM3_PAD3 ((PIN_PA21D_SERCOM3_PAD3 << 16) | MUX_PA21D_SERCOM3_PAD3) +#define PORT_PA21D_SERCOM3_PAD3 (1ul << 21) +#define PIN_PA25C_SERCOM3_PAD3 25L /**< \brief SERCOM3 signal: PAD3 on PA25 mux C */ +#define MUX_PA25C_SERCOM3_PAD3 2L +#define PINMUX_PA25C_SERCOM3_PAD3 ((PIN_PA25C_SERCOM3_PAD3 << 16) | MUX_PA25C_SERCOM3_PAD3) +#define PORT_PA25C_SERCOM3_PAD3 (1ul << 25) +/* ========== PORT definition for SERCOM4 peripheral ========== */ +#define PIN_PA12D_SERCOM4_PAD0 12L /**< \brief SERCOM4 signal: PAD0 on PA12 mux D */ +#define MUX_PA12D_SERCOM4_PAD0 3L +#define PINMUX_PA12D_SERCOM4_PAD0 ((PIN_PA12D_SERCOM4_PAD0 << 16) | MUX_PA12D_SERCOM4_PAD0) +#define PORT_PA12D_SERCOM4_PAD0 (1ul << 12) +#define PIN_PB08D_SERCOM4_PAD0 40L /**< \brief SERCOM4 signal: PAD0 on PB08 mux D */ +#define MUX_PB08D_SERCOM4_PAD0 3L +#define PINMUX_PB08D_SERCOM4_PAD0 ((PIN_PB08D_SERCOM4_PAD0 << 16) | MUX_PB08D_SERCOM4_PAD0) +#define PORT_PB08D_SERCOM4_PAD0 (1ul << 8) +#define PIN_PB12C_SERCOM4_PAD0 44L /**< \brief SERCOM4 signal: PAD0 on PB12 mux C */ +#define MUX_PB12C_SERCOM4_PAD0 2L +#define PINMUX_PB12C_SERCOM4_PAD0 ((PIN_PB12C_SERCOM4_PAD0 << 16) | MUX_PB12C_SERCOM4_PAD0) +#define PORT_PB12C_SERCOM4_PAD0 (1ul << 12) +#define PIN_PA13D_SERCOM4_PAD1 13L /**< \brief SERCOM4 signal: PAD1 on PA13 mux D */ +#define MUX_PA13D_SERCOM4_PAD1 3L +#define PINMUX_PA13D_SERCOM4_PAD1 ((PIN_PA13D_SERCOM4_PAD1 << 16) | MUX_PA13D_SERCOM4_PAD1) +#define PORT_PA13D_SERCOM4_PAD1 (1ul << 13) +#define PIN_PB09D_SERCOM4_PAD1 41L /**< \brief SERCOM4 signal: PAD1 on PB09 mux D */ +#define MUX_PB09D_SERCOM4_PAD1 3L +#define PINMUX_PB09D_SERCOM4_PAD1 ((PIN_PB09D_SERCOM4_PAD1 << 16) | MUX_PB09D_SERCOM4_PAD1) +#define PORT_PB09D_SERCOM4_PAD1 (1ul << 9) +#define PIN_PB13C_SERCOM4_PAD1 45L /**< \brief SERCOM4 signal: PAD1 on PB13 mux C */ +#define MUX_PB13C_SERCOM4_PAD1 2L +#define PINMUX_PB13C_SERCOM4_PAD1 ((PIN_PB13C_SERCOM4_PAD1 << 16) | MUX_PB13C_SERCOM4_PAD1) +#define PORT_PB13C_SERCOM4_PAD1 (1ul << 13) +#define PIN_PA14D_SERCOM4_PAD2 14L /**< \brief SERCOM4 signal: PAD2 on PA14 mux D */ +#define MUX_PA14D_SERCOM4_PAD2 3L +#define PINMUX_PA14D_SERCOM4_PAD2 ((PIN_PA14D_SERCOM4_PAD2 << 16) | MUX_PA14D_SERCOM4_PAD2) +#define PORT_PA14D_SERCOM4_PAD2 (1ul << 14) +#define PIN_PB10D_SERCOM4_PAD2 42L /**< \brief SERCOM4 signal: PAD2 on PB10 mux D */ +#define MUX_PB10D_SERCOM4_PAD2 3L +#define PINMUX_PB10D_SERCOM4_PAD2 ((PIN_PB10D_SERCOM4_PAD2 << 16) | MUX_PB10D_SERCOM4_PAD2) +#define PORT_PB10D_SERCOM4_PAD2 (1ul << 10) +#define PIN_PB14C_SERCOM4_PAD2 46L /**< \brief SERCOM4 signal: PAD2 on PB14 mux C */ +#define MUX_PB14C_SERCOM4_PAD2 2L +#define PINMUX_PB14C_SERCOM4_PAD2 ((PIN_PB14C_SERCOM4_PAD2 << 16) | MUX_PB14C_SERCOM4_PAD2) +#define PORT_PB14C_SERCOM4_PAD2 (1ul << 14) +#define PIN_PA15D_SERCOM4_PAD3 15L /**< \brief SERCOM4 signal: PAD3 on PA15 mux D */ +#define MUX_PA15D_SERCOM4_PAD3 3L +#define PINMUX_PA15D_SERCOM4_PAD3 ((PIN_PA15D_SERCOM4_PAD3 << 16) | MUX_PA15D_SERCOM4_PAD3) +#define PORT_PA15D_SERCOM4_PAD3 (1ul << 15) +#define PIN_PB11D_SERCOM4_PAD3 43L /**< \brief SERCOM4 signal: PAD3 on PB11 mux D */ +#define MUX_PB11D_SERCOM4_PAD3 3L +#define PINMUX_PB11D_SERCOM4_PAD3 ((PIN_PB11D_SERCOM4_PAD3 << 16) | MUX_PB11D_SERCOM4_PAD3) +#define PORT_PB11D_SERCOM4_PAD3 (1ul << 11) +#define PIN_PB15C_SERCOM4_PAD3 47L /**< \brief SERCOM4 signal: PAD3 on PB15 mux C */ +#define MUX_PB15C_SERCOM4_PAD3 2L +#define PINMUX_PB15C_SERCOM4_PAD3 ((PIN_PB15C_SERCOM4_PAD3 << 16) | MUX_PB15C_SERCOM4_PAD3) +#define PORT_PB15C_SERCOM4_PAD3 (1ul << 15) +/* ========== PORT definition for SERCOM5 peripheral ========== */ +#define PIN_PB16C_SERCOM5_PAD0 48L /**< \brief SERCOM5 signal: PAD0 on PB16 mux C */ +#define MUX_PB16C_SERCOM5_PAD0 2L +#define PINMUX_PB16C_SERCOM5_PAD0 ((PIN_PB16C_SERCOM5_PAD0 << 16) | MUX_PB16C_SERCOM5_PAD0) +#define PORT_PB16C_SERCOM5_PAD0 (1ul << 16) +#define PIN_PA22D_SERCOM5_PAD0 22L /**< \brief SERCOM5 signal: PAD0 on PA22 mux D */ +#define MUX_PA22D_SERCOM5_PAD0 3L +#define PINMUX_PA22D_SERCOM5_PAD0 ((PIN_PA22D_SERCOM5_PAD0 << 16) | MUX_PA22D_SERCOM5_PAD0) +#define PORT_PA22D_SERCOM5_PAD0 (1ul << 22) +#define PIN_PB02D_SERCOM5_PAD0 34L /**< \brief SERCOM5 signal: PAD0 on PB02 mux D */ +#define MUX_PB02D_SERCOM5_PAD0 3L +#define PINMUX_PB02D_SERCOM5_PAD0 ((PIN_PB02D_SERCOM5_PAD0 << 16) | MUX_PB02D_SERCOM5_PAD0) +#define PORT_PB02D_SERCOM5_PAD0 (1ul << 2) +#define PIN_PB30D_SERCOM5_PAD0 62L /**< \brief SERCOM5 signal: PAD0 on PB30 mux D */ +#define MUX_PB30D_SERCOM5_PAD0 3L +#define PINMUX_PB30D_SERCOM5_PAD0 ((PIN_PB30D_SERCOM5_PAD0 << 16) | MUX_PB30D_SERCOM5_PAD0) +#define PORT_PB30D_SERCOM5_PAD0 (1ul << 30) +#define PIN_PB17C_SERCOM5_PAD1 49L /**< \brief SERCOM5 signal: PAD1 on PB17 mux C */ +#define MUX_PB17C_SERCOM5_PAD1 2L +#define PINMUX_PB17C_SERCOM5_PAD1 ((PIN_PB17C_SERCOM5_PAD1 << 16) | MUX_PB17C_SERCOM5_PAD1) +#define PORT_PB17C_SERCOM5_PAD1 (1ul << 17) +#define PIN_PA23D_SERCOM5_PAD1 23L /**< \brief SERCOM5 signal: PAD1 on PA23 mux D */ +#define MUX_PA23D_SERCOM5_PAD1 3L +#define PINMUX_PA23D_SERCOM5_PAD1 ((PIN_PA23D_SERCOM5_PAD1 << 16) | MUX_PA23D_SERCOM5_PAD1) +#define PORT_PA23D_SERCOM5_PAD1 (1ul << 23) +#define PIN_PB03D_SERCOM5_PAD1 35L /**< \brief SERCOM5 signal: PAD1 on PB03 mux D */ +#define MUX_PB03D_SERCOM5_PAD1 3L +#define PINMUX_PB03D_SERCOM5_PAD1 ((PIN_PB03D_SERCOM5_PAD1 << 16) | MUX_PB03D_SERCOM5_PAD1) +#define PORT_PB03D_SERCOM5_PAD1 (1ul << 3) +#define PIN_PB31D_SERCOM5_PAD1 63L /**< \brief SERCOM5 signal: PAD1 on PB31 mux D */ +#define MUX_PB31D_SERCOM5_PAD1 3L +#define PINMUX_PB31D_SERCOM5_PAD1 ((PIN_PB31D_SERCOM5_PAD1 << 16) | MUX_PB31D_SERCOM5_PAD1) +#define PORT_PB31D_SERCOM5_PAD1 (1ul << 31) +#define PIN_PA24D_SERCOM5_PAD2 24L /**< \brief SERCOM5 signal: PAD2 on PA24 mux D */ +#define MUX_PA24D_SERCOM5_PAD2 3L +#define PINMUX_PA24D_SERCOM5_PAD2 ((PIN_PA24D_SERCOM5_PAD2 << 16) | MUX_PA24D_SERCOM5_PAD2) +#define PORT_PA24D_SERCOM5_PAD2 (1ul << 24) +#define PIN_PB00D_SERCOM5_PAD2 32L /**< \brief SERCOM5 signal: PAD2 on PB00 mux D */ +#define MUX_PB00D_SERCOM5_PAD2 3L +#define PINMUX_PB00D_SERCOM5_PAD2 ((PIN_PB00D_SERCOM5_PAD2 << 16) | MUX_PB00D_SERCOM5_PAD2) +#define PORT_PB00D_SERCOM5_PAD2 (1ul << 0) +#define PIN_PB22D_SERCOM5_PAD2 54L /**< \brief SERCOM5 signal: PAD2 on PB22 mux D */ +#define MUX_PB22D_SERCOM5_PAD2 3L +#define PINMUX_PB22D_SERCOM5_PAD2 ((PIN_PB22D_SERCOM5_PAD2 << 16) | MUX_PB22D_SERCOM5_PAD2) +#define PORT_PB22D_SERCOM5_PAD2 (1ul << 22) +#define PIN_PA20C_SERCOM5_PAD2 20L /**< \brief SERCOM5 signal: PAD2 on PA20 mux C */ +#define MUX_PA20C_SERCOM5_PAD2 2L +#define PINMUX_PA20C_SERCOM5_PAD2 ((PIN_PA20C_SERCOM5_PAD2 << 16) | MUX_PA20C_SERCOM5_PAD2) +#define PORT_PA20C_SERCOM5_PAD2 (1ul << 20) +#define PIN_PA25D_SERCOM5_PAD3 25L /**< \brief SERCOM5 signal: PAD3 on PA25 mux D */ +#define MUX_PA25D_SERCOM5_PAD3 3L +#define PINMUX_PA25D_SERCOM5_PAD3 ((PIN_PA25D_SERCOM5_PAD3 << 16) | MUX_PA25D_SERCOM5_PAD3) +#define PORT_PA25D_SERCOM5_PAD3 (1ul << 25) +#define PIN_PB01D_SERCOM5_PAD3 33L /**< \brief SERCOM5 signal: PAD3 on PB01 mux D */ +#define MUX_PB01D_SERCOM5_PAD3 3L +#define PINMUX_PB01D_SERCOM5_PAD3 ((PIN_PB01D_SERCOM5_PAD3 << 16) | MUX_PB01D_SERCOM5_PAD3) +#define PORT_PB01D_SERCOM5_PAD3 (1ul << 1) +#define PIN_PB23D_SERCOM5_PAD3 55L /**< \brief SERCOM5 signal: PAD3 on PB23 mux D */ +#define MUX_PB23D_SERCOM5_PAD3 3L +#define PINMUX_PB23D_SERCOM5_PAD3 ((PIN_PB23D_SERCOM5_PAD3 << 16) | MUX_PB23D_SERCOM5_PAD3) +#define PORT_PB23D_SERCOM5_PAD3 (1ul << 23) +#define PIN_PA21C_SERCOM5_PAD3 21L /**< \brief SERCOM5 signal: PAD3 on PA21 mux C */ +#define MUX_PA21C_SERCOM5_PAD3 2L +#define PINMUX_PA21C_SERCOM5_PAD3 ((PIN_PA21C_SERCOM5_PAD3 << 16) | MUX_PA21C_SERCOM5_PAD3) +#define PORT_PA21C_SERCOM5_PAD3 (1ul << 21) +/* ========== PORT definition for TCC0 peripheral ========== */ +#define PIN_PA04E_TCC0_WO0 4L /**< \brief TCC0 signal: WO0 on PA04 mux E */ +#define MUX_PA04E_TCC0_WO0 4L +#define PINMUX_PA04E_TCC0_WO0 ((PIN_PA04E_TCC0_WO0 << 16) | MUX_PA04E_TCC0_WO0) +#define PORT_PA04E_TCC0_WO0 (1ul << 4) +#define PIN_PA08E_TCC0_WO0 8L /**< \brief TCC0 signal: WO0 on PA08 mux E */ +#define MUX_PA08E_TCC0_WO0 4L +#define PINMUX_PA08E_TCC0_WO0 ((PIN_PA08E_TCC0_WO0 << 16) | MUX_PA08E_TCC0_WO0) +#define PORT_PA08E_TCC0_WO0 (1ul << 8) +#define PIN_PB30E_TCC0_WO0 62L /**< \brief TCC0 signal: WO0 on PB30 mux E */ +#define MUX_PB30E_TCC0_WO0 4L +#define PINMUX_PB30E_TCC0_WO0 ((PIN_PB30E_TCC0_WO0 << 16) | MUX_PB30E_TCC0_WO0) +#define PORT_PB30E_TCC0_WO0 (1ul << 30) +#define PIN_PA05E_TCC0_WO1 5L /**< \brief TCC0 signal: WO1 on PA05 mux E */ +#define MUX_PA05E_TCC0_WO1 4L +#define PINMUX_PA05E_TCC0_WO1 ((PIN_PA05E_TCC0_WO1 << 16) | MUX_PA05E_TCC0_WO1) +#define PORT_PA05E_TCC0_WO1 (1ul << 5) +#define PIN_PA09E_TCC0_WO1 9L /**< \brief TCC0 signal: WO1 on PA09 mux E */ +#define MUX_PA09E_TCC0_WO1 4L +#define PINMUX_PA09E_TCC0_WO1 ((PIN_PA09E_TCC0_WO1 << 16) | MUX_PA09E_TCC0_WO1) +#define PORT_PA09E_TCC0_WO1 (1ul << 9) +#define PIN_PB31E_TCC0_WO1 63L /**< \brief TCC0 signal: WO1 on PB31 mux E */ +#define MUX_PB31E_TCC0_WO1 4L +#define PINMUX_PB31E_TCC0_WO1 ((PIN_PB31E_TCC0_WO1 << 16) | MUX_PB31E_TCC0_WO1) +#define PORT_PB31E_TCC0_WO1 (1ul << 31) +#define PIN_PA10F_TCC0_WO2 10L /**< \brief TCC0 signal: WO2 on PA10 mux F */ +#define MUX_PA10F_TCC0_WO2 5L +#define PINMUX_PA10F_TCC0_WO2 ((PIN_PA10F_TCC0_WO2 << 16) | MUX_PA10F_TCC0_WO2) +#define PORT_PA10F_TCC0_WO2 (1ul << 10) +#define PIN_PA18F_TCC0_WO2 18L /**< \brief TCC0 signal: WO2 on PA18 mux F */ +#define MUX_PA18F_TCC0_WO2 5L +#define PINMUX_PA18F_TCC0_WO2 ((PIN_PA18F_TCC0_WO2 << 16) | MUX_PA18F_TCC0_WO2) +#define PORT_PA18F_TCC0_WO2 (1ul << 18) +#define PIN_PA11F_TCC0_WO3 11L /**< \brief TCC0 signal: WO3 on PA11 mux F */ +#define MUX_PA11F_TCC0_WO3 5L +#define PINMUX_PA11F_TCC0_WO3 ((PIN_PA11F_TCC0_WO3 << 16) | MUX_PA11F_TCC0_WO3) +#define PORT_PA11F_TCC0_WO3 (1ul << 11) +#define PIN_PA19F_TCC0_WO3 19L /**< \brief TCC0 signal: WO3 on PA19 mux F */ +#define MUX_PA19F_TCC0_WO3 5L +#define PINMUX_PA19F_TCC0_WO3 ((PIN_PA19F_TCC0_WO3 << 16) | MUX_PA19F_TCC0_WO3) +#define PORT_PA19F_TCC0_WO3 (1ul << 19) +#define PIN_PA14F_TCC0_WO4 14L /**< \brief TCC0 signal: WO4 on PA14 mux F */ +#define MUX_PA14F_TCC0_WO4 5L +#define PINMUX_PA14F_TCC0_WO4 ((PIN_PA14F_TCC0_WO4 << 16) | MUX_PA14F_TCC0_WO4) +#define PORT_PA14F_TCC0_WO4 (1ul << 14) +#define PIN_PA22F_TCC0_WO4 22L /**< \brief TCC0 signal: WO4 on PA22 mux F */ +#define MUX_PA22F_TCC0_WO4 5L +#define PINMUX_PA22F_TCC0_WO4 ((PIN_PA22F_TCC0_WO4 << 16) | MUX_PA22F_TCC0_WO4) +#define PORT_PA22F_TCC0_WO4 (1ul << 22) +#define PIN_PB10F_TCC0_WO4 42L /**< \brief TCC0 signal: WO4 on PB10 mux F */ +#define MUX_PB10F_TCC0_WO4 5L +#define PINMUX_PB10F_TCC0_WO4 ((PIN_PB10F_TCC0_WO4 << 16) | MUX_PB10F_TCC0_WO4) +#define PORT_PB10F_TCC0_WO4 (1ul << 10) +#define PIN_PB16F_TCC0_WO4 48L /**< \brief TCC0 signal: WO4 on PB16 mux F */ +#define MUX_PB16F_TCC0_WO4 5L +#define PINMUX_PB16F_TCC0_WO4 ((PIN_PB16F_TCC0_WO4 << 16) | MUX_PB16F_TCC0_WO4) +#define PORT_PB16F_TCC0_WO4 (1ul << 16) +#define PIN_PA15F_TCC0_WO5 15L /**< \brief TCC0 signal: WO5 on PA15 mux F */ +#define MUX_PA15F_TCC0_WO5 5L +#define PINMUX_PA15F_TCC0_WO5 ((PIN_PA15F_TCC0_WO5 << 16) | MUX_PA15F_TCC0_WO5) +#define PORT_PA15F_TCC0_WO5 (1ul << 15) +#define PIN_PA23F_TCC0_WO5 23L /**< \brief TCC0 signal: WO5 on PA23 mux F */ +#define MUX_PA23F_TCC0_WO5 5L +#define PINMUX_PA23F_TCC0_WO5 ((PIN_PA23F_TCC0_WO5 << 16) | MUX_PA23F_TCC0_WO5) +#define PORT_PA23F_TCC0_WO5 (1ul << 23) +#define PIN_PB11F_TCC0_WO5 43L /**< \brief TCC0 signal: WO5 on PB11 mux F */ +#define MUX_PB11F_TCC0_WO5 5L +#define PINMUX_PB11F_TCC0_WO5 ((PIN_PB11F_TCC0_WO5 << 16) | MUX_PB11F_TCC0_WO5) +#define PORT_PB11F_TCC0_WO5 (1ul << 11) +#define PIN_PB17F_TCC0_WO5 49L /**< \brief TCC0 signal: WO5 on PB17 mux F */ +#define MUX_PB17F_TCC0_WO5 5L +#define PINMUX_PB17F_TCC0_WO5 ((PIN_PB17F_TCC0_WO5 << 16) | MUX_PB17F_TCC0_WO5) +#define PORT_PB17F_TCC0_WO5 (1ul << 17) +#define PIN_PA12F_TCC0_WO6 12L /**< \brief TCC0 signal: WO6 on PA12 mux F */ +#define MUX_PA12F_TCC0_WO6 5L +#define PINMUX_PA12F_TCC0_WO6 ((PIN_PA12F_TCC0_WO6 << 16) | MUX_PA12F_TCC0_WO6) +#define PORT_PA12F_TCC0_WO6 (1ul << 12) +#define PIN_PA20F_TCC0_WO6 20L /**< \brief TCC0 signal: WO6 on PA20 mux F */ +#define MUX_PA20F_TCC0_WO6 5L +#define PINMUX_PA20F_TCC0_WO6 ((PIN_PA20F_TCC0_WO6 << 16) | MUX_PA20F_TCC0_WO6) +#define PORT_PA20F_TCC0_WO6 (1ul << 20) +#define PIN_PB12F_TCC0_WO6 44L /**< \brief TCC0 signal: WO6 on PB12 mux F */ +#define MUX_PB12F_TCC0_WO6 5L +#define PINMUX_PB12F_TCC0_WO6 ((PIN_PB12F_TCC0_WO6 << 16) | MUX_PB12F_TCC0_WO6) +#define PORT_PB12F_TCC0_WO6 (1ul << 12) +#define PIN_PA16F_TCC0_WO6 16L /**< \brief TCC0 signal: WO6 on PA16 mux F */ +#define MUX_PA16F_TCC0_WO6 5L +#define PINMUX_PA16F_TCC0_WO6 ((PIN_PA16F_TCC0_WO6 << 16) | MUX_PA16F_TCC0_WO6) +#define PORT_PA16F_TCC0_WO6 (1ul << 16) +#define PIN_PA13F_TCC0_WO7 13L /**< \brief TCC0 signal: WO7 on PA13 mux F */ +#define MUX_PA13F_TCC0_WO7 5L +#define PINMUX_PA13F_TCC0_WO7 ((PIN_PA13F_TCC0_WO7 << 16) | MUX_PA13F_TCC0_WO7) +#define PORT_PA13F_TCC0_WO7 (1ul << 13) +#define PIN_PA21F_TCC0_WO7 21L /**< \brief TCC0 signal: WO7 on PA21 mux F */ +#define MUX_PA21F_TCC0_WO7 5L +#define PINMUX_PA21F_TCC0_WO7 ((PIN_PA21F_TCC0_WO7 << 16) | MUX_PA21F_TCC0_WO7) +#define PORT_PA21F_TCC0_WO7 (1ul << 21) +#define PIN_PB13F_TCC0_WO7 45L /**< \brief TCC0 signal: WO7 on PB13 mux F */ +#define MUX_PB13F_TCC0_WO7 5L +#define PINMUX_PB13F_TCC0_WO7 ((PIN_PB13F_TCC0_WO7 << 16) | MUX_PB13F_TCC0_WO7) +#define PORT_PB13F_TCC0_WO7 (1ul << 13) +#define PIN_PA17F_TCC0_WO7 17L /**< \brief TCC0 signal: WO7 on PA17 mux F */ +#define MUX_PA17F_TCC0_WO7 5L +#define PINMUX_PA17F_TCC0_WO7 ((PIN_PA17F_TCC0_WO7 << 16) | MUX_PA17F_TCC0_WO7) +#define PORT_PA17F_TCC0_WO7 (1ul << 17) +/* ========== PORT definition for TCC1 peripheral ========== */ +#define PIN_PA06E_TCC1_WO0 6L /**< \brief TCC1 signal: WO0 on PA06 mux E */ +#define MUX_PA06E_TCC1_WO0 4L +#define PINMUX_PA06E_TCC1_WO0 ((PIN_PA06E_TCC1_WO0 << 16) | MUX_PA06E_TCC1_WO0) +#define PORT_PA06E_TCC1_WO0 (1ul << 6) +#define PIN_PA10E_TCC1_WO0 10L /**< \brief TCC1 signal: WO0 on PA10 mux E */ +#define MUX_PA10E_TCC1_WO0 4L +#define PINMUX_PA10E_TCC1_WO0 ((PIN_PA10E_TCC1_WO0 << 16) | MUX_PA10E_TCC1_WO0) +#define PORT_PA10E_TCC1_WO0 (1ul << 10) +#define PIN_PA30E_TCC1_WO0 30L /**< \brief TCC1 signal: WO0 on PA30 mux E */ +#define MUX_PA30E_TCC1_WO0 4L +#define PINMUX_PA30E_TCC1_WO0 ((PIN_PA30E_TCC1_WO0 << 16) | MUX_PA30E_TCC1_WO0) +#define PORT_PA30E_TCC1_WO0 (1ul << 30) +#define PIN_PA07E_TCC1_WO1 7L /**< \brief TCC1 signal: WO1 on PA07 mux E */ +#define MUX_PA07E_TCC1_WO1 4L +#define PINMUX_PA07E_TCC1_WO1 ((PIN_PA07E_TCC1_WO1 << 16) | MUX_PA07E_TCC1_WO1) +#define PORT_PA07E_TCC1_WO1 (1ul << 7) +#define PIN_PA11E_TCC1_WO1 11L /**< \brief TCC1 signal: WO1 on PA11 mux E */ +#define MUX_PA11E_TCC1_WO1 4L +#define PINMUX_PA11E_TCC1_WO1 ((PIN_PA11E_TCC1_WO1 << 16) | MUX_PA11E_TCC1_WO1) +#define PORT_PA11E_TCC1_WO1 (1ul << 11) +#define PIN_PA31E_TCC1_WO1 31L /**< \brief TCC1 signal: WO1 on PA31 mux E */ +#define MUX_PA31E_TCC1_WO1 4L +#define PINMUX_PA31E_TCC1_WO1 ((PIN_PA31E_TCC1_WO1 << 16) | MUX_PA31E_TCC1_WO1) +#define PORT_PA31E_TCC1_WO1 (1ul << 31) +#define PIN_PA08F_TCC1_WO2 8L /**< \brief TCC1 signal: WO2 on PA08 mux F */ +#define MUX_PA08F_TCC1_WO2 5L +#define PINMUX_PA08F_TCC1_WO2 ((PIN_PA08F_TCC1_WO2 << 16) | MUX_PA08F_TCC1_WO2) +#define PORT_PA08F_TCC1_WO2 (1ul << 8) +#define PIN_PA24F_TCC1_WO2 24L /**< \brief TCC1 signal: WO2 on PA24 mux F */ +#define MUX_PA24F_TCC1_WO2 5L +#define PINMUX_PA24F_TCC1_WO2 ((PIN_PA24F_TCC1_WO2 << 16) | MUX_PA24F_TCC1_WO2) +#define PORT_PA24F_TCC1_WO2 (1ul << 24) +#define PIN_PB30F_TCC1_WO2 62L /**< \brief TCC1 signal: WO2 on PB30 mux F */ +#define MUX_PB30F_TCC1_WO2 5L +#define PINMUX_PB30F_TCC1_WO2 ((PIN_PB30F_TCC1_WO2 << 16) | MUX_PB30F_TCC1_WO2) +#define PORT_PB30F_TCC1_WO2 (1ul << 30) +#define PIN_PA09F_TCC1_WO3 9L /**< \brief TCC1 signal: WO3 on PA09 mux F */ +#define MUX_PA09F_TCC1_WO3 5L +#define PINMUX_PA09F_TCC1_WO3 ((PIN_PA09F_TCC1_WO3 << 16) | MUX_PA09F_TCC1_WO3) +#define PORT_PA09F_TCC1_WO3 (1ul << 9) +#define PIN_PA25F_TCC1_WO3 25L /**< \brief TCC1 signal: WO3 on PA25 mux F */ +#define MUX_PA25F_TCC1_WO3 5L +#define PINMUX_PA25F_TCC1_WO3 ((PIN_PA25F_TCC1_WO3 << 16) | MUX_PA25F_TCC1_WO3) +#define PORT_PA25F_TCC1_WO3 (1ul << 25) +#define PIN_PB31F_TCC1_WO3 63L /**< \brief TCC1 signal: WO3 on PB31 mux F */ +#define MUX_PB31F_TCC1_WO3 5L +#define PINMUX_PB31F_TCC1_WO3 ((PIN_PB31F_TCC1_WO3 << 16) | MUX_PB31F_TCC1_WO3) +#define PORT_PB31F_TCC1_WO3 (1ul << 31) +/* ========== PORT definition for TCC2 peripheral ========== */ +#define PIN_PA12E_TCC2_WO0 12L /**< \brief TCC2 signal: WO0 on PA12 mux E */ +#define MUX_PA12E_TCC2_WO0 4L +#define PINMUX_PA12E_TCC2_WO0 ((PIN_PA12E_TCC2_WO0 << 16) | MUX_PA12E_TCC2_WO0) +#define PORT_PA12E_TCC2_WO0 (1ul << 12) +#define PIN_PA16E_TCC2_WO0 16L /**< \brief TCC2 signal: WO0 on PA16 mux E */ +#define MUX_PA16E_TCC2_WO0 4L +#define PINMUX_PA16E_TCC2_WO0 ((PIN_PA16E_TCC2_WO0 << 16) | MUX_PA16E_TCC2_WO0) +#define PORT_PA16E_TCC2_WO0 (1ul << 16) +#define PIN_PA00E_TCC2_WO0 0L /**< \brief TCC2 signal: WO0 on PA00 mux E */ +#define MUX_PA00E_TCC2_WO0 4L +#define PINMUX_PA00E_TCC2_WO0 ((PIN_PA00E_TCC2_WO0 << 16) | MUX_PA00E_TCC2_WO0) +#define PORT_PA00E_TCC2_WO0 (1ul << 0) +#define PIN_PA13E_TCC2_WO1 13L /**< \brief TCC2 signal: WO1 on PA13 mux E */ +#define MUX_PA13E_TCC2_WO1 4L +#define PINMUX_PA13E_TCC2_WO1 ((PIN_PA13E_TCC2_WO1 << 16) | MUX_PA13E_TCC2_WO1) +#define PORT_PA13E_TCC2_WO1 (1ul << 13) +#define PIN_PA17E_TCC2_WO1 17L /**< \brief TCC2 signal: WO1 on PA17 mux E */ +#define MUX_PA17E_TCC2_WO1 4L +#define PINMUX_PA17E_TCC2_WO1 ((PIN_PA17E_TCC2_WO1 << 16) | MUX_PA17E_TCC2_WO1) +#define PORT_PA17E_TCC2_WO1 (1ul << 17) +#define PIN_PA01E_TCC2_WO1 1L /**< \brief TCC2 signal: WO1 on PA01 mux E */ +#define MUX_PA01E_TCC2_WO1 4L +#define PINMUX_PA01E_TCC2_WO1 ((PIN_PA01E_TCC2_WO1 << 16) | MUX_PA01E_TCC2_WO1) +#define PORT_PA01E_TCC2_WO1 (1ul << 1) +/* ========== PORT definition for TC3 peripheral ========== */ +#define PIN_PA18E_TC3_WO0 18L /**< \brief TC3 signal: WO0 on PA18 mux E */ +#define MUX_PA18E_TC3_WO0 4L +#define PINMUX_PA18E_TC3_WO0 ((PIN_PA18E_TC3_WO0 << 16) | MUX_PA18E_TC3_WO0) +#define PORT_PA18E_TC3_WO0 (1ul << 18) +#define PIN_PA14E_TC3_WO0 14L /**< \brief TC3 signal: WO0 on PA14 mux E */ +#define MUX_PA14E_TC3_WO0 4L +#define PINMUX_PA14E_TC3_WO0 ((PIN_PA14E_TC3_WO0 << 16) | MUX_PA14E_TC3_WO0) +#define PORT_PA14E_TC3_WO0 (1ul << 14) +#define PIN_PA19E_TC3_WO1 19L /**< \brief TC3 signal: WO1 on PA19 mux E */ +#define MUX_PA19E_TC3_WO1 4L +#define PINMUX_PA19E_TC3_WO1 ((PIN_PA19E_TC3_WO1 << 16) | MUX_PA19E_TC3_WO1) +#define PORT_PA19E_TC3_WO1 (1ul << 19) +#define PIN_PA15E_TC3_WO1 15L /**< \brief TC3 signal: WO1 on PA15 mux E */ +#define MUX_PA15E_TC3_WO1 4L +#define PINMUX_PA15E_TC3_WO1 ((PIN_PA15E_TC3_WO1 << 16) | MUX_PA15E_TC3_WO1) +#define PORT_PA15E_TC3_WO1 (1ul << 15) +/* ========== PORT definition for TC4 peripheral ========== */ +#define PIN_PA22E_TC4_WO0 22L /**< \brief TC4 signal: WO0 on PA22 mux E */ +#define MUX_PA22E_TC4_WO0 4L +#define PINMUX_PA22E_TC4_WO0 ((PIN_PA22E_TC4_WO0 << 16) | MUX_PA22E_TC4_WO0) +#define PORT_PA22E_TC4_WO0 (1ul << 22) +#define PIN_PB08E_TC4_WO0 40L /**< \brief TC4 signal: WO0 on PB08 mux E */ +#define MUX_PB08E_TC4_WO0 4L +#define PINMUX_PB08E_TC4_WO0 ((PIN_PB08E_TC4_WO0 << 16) | MUX_PB08E_TC4_WO0) +#define PORT_PB08E_TC4_WO0 (1ul << 8) +#define PIN_PB12E_TC4_WO0 44L /**< \brief TC4 signal: WO0 on PB12 mux E */ +#define MUX_PB12E_TC4_WO0 4L +#define PINMUX_PB12E_TC4_WO0 ((PIN_PB12E_TC4_WO0 << 16) | MUX_PB12E_TC4_WO0) +#define PORT_PB12E_TC4_WO0 (1ul << 12) +#define PIN_PA23E_TC4_WO1 23L /**< \brief TC4 signal: WO1 on PA23 mux E */ +#define MUX_PA23E_TC4_WO1 4L +#define PINMUX_PA23E_TC4_WO1 ((PIN_PA23E_TC4_WO1 << 16) | MUX_PA23E_TC4_WO1) +#define PORT_PA23E_TC4_WO1 (1ul << 23) +#define PIN_PB09E_TC4_WO1 41L /**< \brief TC4 signal: WO1 on PB09 mux E */ +#define MUX_PB09E_TC4_WO1 4L +#define PINMUX_PB09E_TC4_WO1 ((PIN_PB09E_TC4_WO1 << 16) | MUX_PB09E_TC4_WO1) +#define PORT_PB09E_TC4_WO1 (1ul << 9) +#define PIN_PB13E_TC4_WO1 45L /**< \brief TC4 signal: WO1 on PB13 mux E */ +#define MUX_PB13E_TC4_WO1 4L +#define PINMUX_PB13E_TC4_WO1 ((PIN_PB13E_TC4_WO1 << 16) | MUX_PB13E_TC4_WO1) +#define PORT_PB13E_TC4_WO1 (1ul << 13) +/* ========== PORT definition for TC5 peripheral ========== */ +#define PIN_PA24E_TC5_WO0 24L /**< \brief TC5 signal: WO0 on PA24 mux E */ +#define MUX_PA24E_TC5_WO0 4L +#define PINMUX_PA24E_TC5_WO0 ((PIN_PA24E_TC5_WO0 << 16) | MUX_PA24E_TC5_WO0) +#define PORT_PA24E_TC5_WO0 (1ul << 24) +#define PIN_PB10E_TC5_WO0 42L /**< \brief TC5 signal: WO0 on PB10 mux E */ +#define MUX_PB10E_TC5_WO0 4L +#define PINMUX_PB10E_TC5_WO0 ((PIN_PB10E_TC5_WO0 << 16) | MUX_PB10E_TC5_WO0) +#define PORT_PB10E_TC5_WO0 (1ul << 10) +#define PIN_PB14E_TC5_WO0 46L /**< \brief TC5 signal: WO0 on PB14 mux E */ +#define MUX_PB14E_TC5_WO0 4L +#define PINMUX_PB14E_TC5_WO0 ((PIN_PB14E_TC5_WO0 << 16) | MUX_PB14E_TC5_WO0) +#define PORT_PB14E_TC5_WO0 (1ul << 14) +#define PIN_PA25E_TC5_WO1 25L /**< \brief TC5 signal: WO1 on PA25 mux E */ +#define MUX_PA25E_TC5_WO1 4L +#define PINMUX_PA25E_TC5_WO1 ((PIN_PA25E_TC5_WO1 << 16) | MUX_PA25E_TC5_WO1) +#define PORT_PA25E_TC5_WO1 (1ul << 25) +#define PIN_PB11E_TC5_WO1 43L /**< \brief TC5 signal: WO1 on PB11 mux E */ +#define MUX_PB11E_TC5_WO1 4L +#define PINMUX_PB11E_TC5_WO1 ((PIN_PB11E_TC5_WO1 << 16) | MUX_PB11E_TC5_WO1) +#define PORT_PB11E_TC5_WO1 (1ul << 11) +#define PIN_PB15E_TC5_WO1 47L /**< \brief TC5 signal: WO1 on PB15 mux E */ +#define MUX_PB15E_TC5_WO1 4L +#define PINMUX_PB15E_TC5_WO1 ((PIN_PB15E_TC5_WO1 << 16) | MUX_PB15E_TC5_WO1) +#define PORT_PB15E_TC5_WO1 (1ul << 15) +/* ========== PORT definition for TC6 peripheral ========== */ +#define PIN_PB02E_TC6_WO0 34L /**< \brief TC6 signal: WO0 on PB02 mux E */ +#define MUX_PB02E_TC6_WO0 4L +#define PINMUX_PB02E_TC6_WO0 ((PIN_PB02E_TC6_WO0 << 16) | MUX_PB02E_TC6_WO0) +#define PORT_PB02E_TC6_WO0 (1ul << 2) +#define PIN_PB16E_TC6_WO0 48L /**< \brief TC6 signal: WO0 on PB16 mux E */ +#define MUX_PB16E_TC6_WO0 4L +#define PINMUX_PB16E_TC6_WO0 ((PIN_PB16E_TC6_WO0 << 16) | MUX_PB16E_TC6_WO0) +#define PORT_PB16E_TC6_WO0 (1ul << 16) +#define PIN_PB03E_TC6_WO1 35L /**< \brief TC6 signal: WO1 on PB03 mux E */ +#define MUX_PB03E_TC6_WO1 4L +#define PINMUX_PB03E_TC6_WO1 ((PIN_PB03E_TC6_WO1 << 16) | MUX_PB03E_TC6_WO1) +#define PORT_PB03E_TC6_WO1 (1ul << 3) +#define PIN_PB17E_TC6_WO1 49L /**< \brief TC6 signal: WO1 on PB17 mux E */ +#define MUX_PB17E_TC6_WO1 4L +#define PINMUX_PB17E_TC6_WO1 ((PIN_PB17E_TC6_WO1 << 16) | MUX_PB17E_TC6_WO1) +#define PORT_PB17E_TC6_WO1 (1ul << 17) +/* ========== PORT definition for TC7 peripheral ========== */ +#define PIN_PA20E_TC7_WO0 20L /**< \brief TC7 signal: WO0 on PA20 mux E */ +#define MUX_PA20E_TC7_WO0 4L +#define PINMUX_PA20E_TC7_WO0 ((PIN_PA20E_TC7_WO0 << 16) | MUX_PA20E_TC7_WO0) +#define PORT_PA20E_TC7_WO0 (1ul << 20) +#define PIN_PB00E_TC7_WO0 32L /**< \brief TC7 signal: WO0 on PB00 mux E */ +#define MUX_PB00E_TC7_WO0 4L +#define PINMUX_PB00E_TC7_WO0 ((PIN_PB00E_TC7_WO0 << 16) | MUX_PB00E_TC7_WO0) +#define PORT_PB00E_TC7_WO0 (1ul << 0) +#define PIN_PB22E_TC7_WO0 54L /**< \brief TC7 signal: WO0 on PB22 mux E */ +#define MUX_PB22E_TC7_WO0 4L +#define PINMUX_PB22E_TC7_WO0 ((PIN_PB22E_TC7_WO0 << 16) | MUX_PB22E_TC7_WO0) +#define PORT_PB22E_TC7_WO0 (1ul << 22) +#define PIN_PA21E_TC7_WO1 21L /**< \brief TC7 signal: WO1 on PA21 mux E */ +#define MUX_PA21E_TC7_WO1 4L +#define PINMUX_PA21E_TC7_WO1 ((PIN_PA21E_TC7_WO1 << 16) | MUX_PA21E_TC7_WO1) +#define PORT_PA21E_TC7_WO1 (1ul << 21) +#define PIN_PB01E_TC7_WO1 33L /**< \brief TC7 signal: WO1 on PB01 mux E */ +#define MUX_PB01E_TC7_WO1 4L +#define PINMUX_PB01E_TC7_WO1 ((PIN_PB01E_TC7_WO1 << 16) | MUX_PB01E_TC7_WO1) +#define PORT_PB01E_TC7_WO1 (1ul << 1) +#define PIN_PB23E_TC7_WO1 55L /**< \brief TC7 signal: WO1 on PB23 mux E */ +#define MUX_PB23E_TC7_WO1 4L +#define PINMUX_PB23E_TC7_WO1 ((PIN_PB23E_TC7_WO1 << 16) | MUX_PB23E_TC7_WO1) +#define PORT_PB23E_TC7_WO1 (1ul << 23) +/* ========== PORT definition for ADC peripheral ========== */ +#define PIN_PA02B_ADC_AIN0 2L /**< \brief ADC signal: AIN0 on PA02 mux B */ +#define MUX_PA02B_ADC_AIN0 1L +#define PINMUX_PA02B_ADC_AIN0 ((PIN_PA02B_ADC_AIN0 << 16) | MUX_PA02B_ADC_AIN0) +#define PORT_PA02B_ADC_AIN0 (1ul << 2) +#define PIN_PA03B_ADC_AIN1 3L /**< \brief ADC signal: AIN1 on PA03 mux B */ +#define MUX_PA03B_ADC_AIN1 1L +#define PINMUX_PA03B_ADC_AIN1 ((PIN_PA03B_ADC_AIN1 << 16) | MUX_PA03B_ADC_AIN1) +#define PORT_PA03B_ADC_AIN1 (1ul << 3) +#define PIN_PB08B_ADC_AIN2 40L /**< \brief ADC signal: AIN2 on PB08 mux B */ +#define MUX_PB08B_ADC_AIN2 1L +#define PINMUX_PB08B_ADC_AIN2 ((PIN_PB08B_ADC_AIN2 << 16) | MUX_PB08B_ADC_AIN2) +#define PORT_PB08B_ADC_AIN2 (1ul << 8) +#define PIN_PB09B_ADC_AIN3 41L /**< \brief ADC signal: AIN3 on PB09 mux B */ +#define MUX_PB09B_ADC_AIN3 1L +#define PINMUX_PB09B_ADC_AIN3 ((PIN_PB09B_ADC_AIN3 << 16) | MUX_PB09B_ADC_AIN3) +#define PORT_PB09B_ADC_AIN3 (1ul << 9) +#define PIN_PA04B_ADC_AIN4 4L /**< \brief ADC signal: AIN4 on PA04 mux B */ +#define MUX_PA04B_ADC_AIN4 1L +#define PINMUX_PA04B_ADC_AIN4 ((PIN_PA04B_ADC_AIN4 << 16) | MUX_PA04B_ADC_AIN4) +#define PORT_PA04B_ADC_AIN4 (1ul << 4) +#define PIN_PA05B_ADC_AIN5 5L /**< \brief ADC signal: AIN5 on PA05 mux B */ +#define MUX_PA05B_ADC_AIN5 1L +#define PINMUX_PA05B_ADC_AIN5 ((PIN_PA05B_ADC_AIN5 << 16) | MUX_PA05B_ADC_AIN5) +#define PORT_PA05B_ADC_AIN5 (1ul << 5) +#define PIN_PA06B_ADC_AIN6 6L /**< \brief ADC signal: AIN6 on PA06 mux B */ +#define MUX_PA06B_ADC_AIN6 1L +#define PINMUX_PA06B_ADC_AIN6 ((PIN_PA06B_ADC_AIN6 << 16) | MUX_PA06B_ADC_AIN6) +#define PORT_PA06B_ADC_AIN6 (1ul << 6) +#define PIN_PA07B_ADC_AIN7 7L /**< \brief ADC signal: AIN7 on PA07 mux B */ +#define MUX_PA07B_ADC_AIN7 1L +#define PINMUX_PA07B_ADC_AIN7 ((PIN_PA07B_ADC_AIN7 << 16) | MUX_PA07B_ADC_AIN7) +#define PORT_PA07B_ADC_AIN7 (1ul << 7) +#define PIN_PB00B_ADC_AIN8 32L /**< \brief ADC signal: AIN8 on PB00 mux B */ +#define MUX_PB00B_ADC_AIN8 1L +#define PINMUX_PB00B_ADC_AIN8 ((PIN_PB00B_ADC_AIN8 << 16) | MUX_PB00B_ADC_AIN8) +#define PORT_PB00B_ADC_AIN8 (1ul << 0) +#define PIN_PB01B_ADC_AIN9 33L /**< \brief ADC signal: AIN9 on PB01 mux B */ +#define MUX_PB01B_ADC_AIN9 1L +#define PINMUX_PB01B_ADC_AIN9 ((PIN_PB01B_ADC_AIN9 << 16) | MUX_PB01B_ADC_AIN9) +#define PORT_PB01B_ADC_AIN9 (1ul << 1) +#define PIN_PB02B_ADC_AIN10 34L /**< \brief ADC signal: AIN10 on PB02 mux B */ +#define MUX_PB02B_ADC_AIN10 1L +#define PINMUX_PB02B_ADC_AIN10 ((PIN_PB02B_ADC_AIN10 << 16) | MUX_PB02B_ADC_AIN10) +#define PORT_PB02B_ADC_AIN10 (1ul << 2) +#define PIN_PB03B_ADC_AIN11 35L /**< \brief ADC signal: AIN11 on PB03 mux B */ +#define MUX_PB03B_ADC_AIN11 1L +#define PINMUX_PB03B_ADC_AIN11 ((PIN_PB03B_ADC_AIN11 << 16) | MUX_PB03B_ADC_AIN11) +#define PORT_PB03B_ADC_AIN11 (1ul << 3) +#define PIN_PB04B_ADC_AIN12 36L /**< \brief ADC signal: AIN12 on PB04 mux B */ +#define MUX_PB04B_ADC_AIN12 1L +#define PINMUX_PB04B_ADC_AIN12 ((PIN_PB04B_ADC_AIN12 << 16) | MUX_PB04B_ADC_AIN12) +#define PORT_PB04B_ADC_AIN12 (1ul << 4) +#define PIN_PB05B_ADC_AIN13 37L /**< \brief ADC signal: AIN13 on PB05 mux B */ +#define MUX_PB05B_ADC_AIN13 1L +#define PINMUX_PB05B_ADC_AIN13 ((PIN_PB05B_ADC_AIN13 << 16) | MUX_PB05B_ADC_AIN13) +#define PORT_PB05B_ADC_AIN13 (1ul << 5) +#define PIN_PB06B_ADC_AIN14 38L /**< \brief ADC signal: AIN14 on PB06 mux B */ +#define MUX_PB06B_ADC_AIN14 1L +#define PINMUX_PB06B_ADC_AIN14 ((PIN_PB06B_ADC_AIN14 << 16) | MUX_PB06B_ADC_AIN14) +#define PORT_PB06B_ADC_AIN14 (1ul << 6) +#define PIN_PB07B_ADC_AIN15 39L /**< \brief ADC signal: AIN15 on PB07 mux B */ +#define MUX_PB07B_ADC_AIN15 1L +#define PINMUX_PB07B_ADC_AIN15 ((PIN_PB07B_ADC_AIN15 << 16) | MUX_PB07B_ADC_AIN15) +#define PORT_PB07B_ADC_AIN15 (1ul << 7) +#define PIN_PA08B_ADC_AIN16 8L /**< \brief ADC signal: AIN16 on PA08 mux B */ +#define MUX_PA08B_ADC_AIN16 1L +#define PINMUX_PA08B_ADC_AIN16 ((PIN_PA08B_ADC_AIN16 << 16) | MUX_PA08B_ADC_AIN16) +#define PORT_PA08B_ADC_AIN16 (1ul << 8) +#define PIN_PA09B_ADC_AIN17 9L /**< \brief ADC signal: AIN17 on PA09 mux B */ +#define MUX_PA09B_ADC_AIN17 1L +#define PINMUX_PA09B_ADC_AIN17 ((PIN_PA09B_ADC_AIN17 << 16) | MUX_PA09B_ADC_AIN17) +#define PORT_PA09B_ADC_AIN17 (1ul << 9) +#define PIN_PA10B_ADC_AIN18 10L /**< \brief ADC signal: AIN18 on PA10 mux B */ +#define MUX_PA10B_ADC_AIN18 1L +#define PINMUX_PA10B_ADC_AIN18 ((PIN_PA10B_ADC_AIN18 << 16) | MUX_PA10B_ADC_AIN18) +#define PORT_PA10B_ADC_AIN18 (1ul << 10) +#define PIN_PA11B_ADC_AIN19 11L /**< \brief ADC signal: AIN19 on PA11 mux B */ +#define MUX_PA11B_ADC_AIN19 1L +#define PINMUX_PA11B_ADC_AIN19 ((PIN_PA11B_ADC_AIN19 << 16) | MUX_PA11B_ADC_AIN19) +#define PORT_PA11B_ADC_AIN19 (1ul << 11) +#define PIN_PA04B_ADC_VREFP 4L /**< \brief ADC signal: VREFP on PA04 mux B */ +#define MUX_PA04B_ADC_VREFP 1L +#define PINMUX_PA04B_ADC_VREFP ((PIN_PA04B_ADC_VREFP << 16) | MUX_PA04B_ADC_VREFP) +#define PORT_PA04B_ADC_VREFP (1ul << 4) +/* ========== PORT definition for AC peripheral ========== */ +#define PIN_PA04B_AC_AIN0 4L /**< \brief AC signal: AIN0 on PA04 mux B */ +#define MUX_PA04B_AC_AIN0 1L +#define PINMUX_PA04B_AC_AIN0 ((PIN_PA04B_AC_AIN0 << 16) | MUX_PA04B_AC_AIN0) +#define PORT_PA04B_AC_AIN0 (1ul << 4) +#define PIN_PA05B_AC_AIN1 5L /**< \brief AC signal: AIN1 on PA05 mux B */ +#define MUX_PA05B_AC_AIN1 1L +#define PINMUX_PA05B_AC_AIN1 ((PIN_PA05B_AC_AIN1 << 16) | MUX_PA05B_AC_AIN1) +#define PORT_PA05B_AC_AIN1 (1ul << 5) +#define PIN_PA06B_AC_AIN2 6L /**< \brief AC signal: AIN2 on PA06 mux B */ +#define MUX_PA06B_AC_AIN2 1L +#define PINMUX_PA06B_AC_AIN2 ((PIN_PA06B_AC_AIN2 << 16) | MUX_PA06B_AC_AIN2) +#define PORT_PA06B_AC_AIN2 (1ul << 6) +#define PIN_PA07B_AC_AIN3 7L /**< \brief AC signal: AIN3 on PA07 mux B */ +#define MUX_PA07B_AC_AIN3 1L +#define PINMUX_PA07B_AC_AIN3 ((PIN_PA07B_AC_AIN3 << 16) | MUX_PA07B_AC_AIN3) +#define PORT_PA07B_AC_AIN3 (1ul << 7) +#define PIN_PA12H_AC_CMP0 12L /**< \brief AC signal: CMP0 on PA12 mux H */ +#define MUX_PA12H_AC_CMP0 7L +#define PINMUX_PA12H_AC_CMP0 ((PIN_PA12H_AC_CMP0 << 16) | MUX_PA12H_AC_CMP0) +#define PORT_PA12H_AC_CMP0 (1ul << 12) +#define PIN_PA18H_AC_CMP0 18L /**< \brief AC signal: CMP0 on PA18 mux H */ +#define MUX_PA18H_AC_CMP0 7L +#define PINMUX_PA18H_AC_CMP0 ((PIN_PA18H_AC_CMP0 << 16) | MUX_PA18H_AC_CMP0) +#define PORT_PA18H_AC_CMP0 (1ul << 18) +#define PIN_PA13H_AC_CMP1 13L /**< \brief AC signal: CMP1 on PA13 mux H */ +#define MUX_PA13H_AC_CMP1 7L +#define PINMUX_PA13H_AC_CMP1 ((PIN_PA13H_AC_CMP1 << 16) | MUX_PA13H_AC_CMP1) +#define PORT_PA13H_AC_CMP1 (1ul << 13) +#define PIN_PA19H_AC_CMP1 19L /**< \brief AC signal: CMP1 on PA19 mux H */ +#define MUX_PA19H_AC_CMP1 7L +#define PINMUX_PA19H_AC_CMP1 ((PIN_PA19H_AC_CMP1 << 16) | MUX_PA19H_AC_CMP1) +#define PORT_PA19H_AC_CMP1 (1ul << 19) +/* ========== PORT definition for DAC peripheral ========== */ +#define PIN_PA02B_DAC_VOUT 2L /**< \brief DAC signal: VOUT on PA02 mux B */ +#define MUX_PA02B_DAC_VOUT 1L +#define PINMUX_PA02B_DAC_VOUT ((PIN_PA02B_DAC_VOUT << 16) | MUX_PA02B_DAC_VOUT) +#define PORT_PA02B_DAC_VOUT (1ul << 2) +#define PIN_PA03B_DAC_VREFP 3L /**< \brief DAC signal: VREFP on PA03 mux B */ +#define MUX_PA03B_DAC_VREFP 1L +#define PINMUX_PA03B_DAC_VREFP ((PIN_PA03B_DAC_VREFP << 16) | MUX_PA03B_DAC_VREFP) +#define PORT_PA03B_DAC_VREFP (1ul << 3) +/* ========== PORT definition for I2S peripheral ========== */ +#define PIN_PA11G_I2S_FS0 11L /**< \brief I2S signal: FS0 on PA11 mux G */ +#define MUX_PA11G_I2S_FS0 6L +#define PINMUX_PA11G_I2S_FS0 ((PIN_PA11G_I2S_FS0 << 16) | MUX_PA11G_I2S_FS0) +#define PORT_PA11G_I2S_FS0 (1ul << 11) +#define PIN_PA21G_I2S_FS0 21L /**< \brief I2S signal: FS0 on PA21 mux G */ +#define MUX_PA21G_I2S_FS0 6L +#define PINMUX_PA21G_I2S_FS0 ((PIN_PA21G_I2S_FS0 << 16) | MUX_PA21G_I2S_FS0) +#define PORT_PA21G_I2S_FS0 (1ul << 21) +#define PIN_PB12G_I2S_FS1 44L /**< \brief I2S signal: FS1 on PB12 mux G */ +#define MUX_PB12G_I2S_FS1 6L +#define PINMUX_PB12G_I2S_FS1 ((PIN_PB12G_I2S_FS1 << 16) | MUX_PB12G_I2S_FS1) +#define PORT_PB12G_I2S_FS1 (1ul << 12) +#define PIN_PA09G_I2S_MCK0 9L /**< \brief I2S signal: MCK0 on PA09 mux G */ +#define MUX_PA09G_I2S_MCK0 6L +#define PINMUX_PA09G_I2S_MCK0 ((PIN_PA09G_I2S_MCK0 << 16) | MUX_PA09G_I2S_MCK0) +#define PORT_PA09G_I2S_MCK0 (1ul << 9) +#define PIN_PB17G_I2S_MCK0 49L /**< \brief I2S signal: MCK0 on PB17 mux G */ +#define MUX_PB17G_I2S_MCK0 6L +#define PINMUX_PB17G_I2S_MCK0 ((PIN_PB17G_I2S_MCK0 << 16) | MUX_PB17G_I2S_MCK0) +#define PORT_PB17G_I2S_MCK0 (1ul << 17) +#define PIN_PB10G_I2S_MCK1 42L /**< \brief I2S signal: MCK1 on PB10 mux G */ +#define MUX_PB10G_I2S_MCK1 6L +#define PINMUX_PB10G_I2S_MCK1 ((PIN_PB10G_I2S_MCK1 << 16) | MUX_PB10G_I2S_MCK1) +#define PORT_PB10G_I2S_MCK1 (1ul << 10) +#define PIN_PA10G_I2S_SCK0 10L /**< \brief I2S signal: SCK0 on PA10 mux G */ +#define MUX_PA10G_I2S_SCK0 6L +#define PINMUX_PA10G_I2S_SCK0 ((PIN_PA10G_I2S_SCK0 << 16) | MUX_PA10G_I2S_SCK0) +#define PORT_PA10G_I2S_SCK0 (1ul << 10) +#define PIN_PA20G_I2S_SCK0 20L /**< \brief I2S signal: SCK0 on PA20 mux G */ +#define MUX_PA20G_I2S_SCK0 6L +#define PINMUX_PA20G_I2S_SCK0 ((PIN_PA20G_I2S_SCK0 << 16) | MUX_PA20G_I2S_SCK0) +#define PORT_PA20G_I2S_SCK0 (1ul << 20) +#define PIN_PB11G_I2S_SCK1 43L /**< \brief I2S signal: SCK1 on PB11 mux G */ +#define MUX_PB11G_I2S_SCK1 6L +#define PINMUX_PB11G_I2S_SCK1 ((PIN_PB11G_I2S_SCK1 << 16) | MUX_PB11G_I2S_SCK1) +#define PORT_PB11G_I2S_SCK1 (1ul << 11) +#define PIN_PA07G_I2S_SD0 7L /**< \brief I2S signal: SD0 on PA07 mux G */ +#define MUX_PA07G_I2S_SD0 6L +#define PINMUX_PA07G_I2S_SD0 ((PIN_PA07G_I2S_SD0 << 16) | MUX_PA07G_I2S_SD0) +#define PORT_PA07G_I2S_SD0 (1ul << 7) +#define PIN_PA19G_I2S_SD0 19L /**< \brief I2S signal: SD0 on PA19 mux G */ +#define MUX_PA19G_I2S_SD0 6L +#define PINMUX_PA19G_I2S_SD0 ((PIN_PA19G_I2S_SD0 << 16) | MUX_PA19G_I2S_SD0) +#define PORT_PA19G_I2S_SD0 (1ul << 19) +#define PIN_PA08G_I2S_SD1 8L /**< \brief I2S signal: SD1 on PA08 mux G */ +#define MUX_PA08G_I2S_SD1 6L +#define PINMUX_PA08G_I2S_SD1 ((PIN_PA08G_I2S_SD1 << 16) | MUX_PA08G_I2S_SD1) +#define PORT_PA08G_I2S_SD1 (1ul << 8) +#define PIN_PB16G_I2S_SD1 48L /**< \brief I2S signal: SD1 on PB16 mux G */ +#define MUX_PB16G_I2S_SD1 6L +#define PINMUX_PB16G_I2S_SD1 ((PIN_PB16G_I2S_SD1 << 16) | MUX_PB16G_I2S_SD1) +#define PORT_PB16G_I2S_SD1 (1ul << 16) + +#endif /* _SAMD21J17A_PIO_ */ diff --git a/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/utils/cmsis/samd21/include/pio/samd21j17d.h b/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/utils/cmsis/samd21/include/pio/samd21j17d.h new file mode 100644 index 0000000..51393ef --- /dev/null +++ b/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/utils/cmsis/samd21/include/pio/samd21j17d.h @@ -0,0 +1,1297 @@ +/** + * \file + * + * \brief Peripheral I/O description for SAMD21J17D + * + * Copyright (c) 2018 Microchip Technology Inc. and its subsidiaries. + * + * \asf_license_start + * + * \page License + * + * Subject to your compliance with these terms, you may use Microchip + * software and any derivatives exclusively with Microchip products. + * It is your responsibility to comply with third party license terms applicable + * to your use of third party software (including open source software) that + * may accompany Microchip software. + * + * THIS SOFTWARE IS SUPPLIED BY MICROCHIP "AS IS". NO WARRANTIES, + * WHETHER EXPRESS, IMPLIED OR STATUTORY, APPLY TO THIS SOFTWARE, + * INCLUDING ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, + * AND FITNESS FOR A PARTICULAR PURPOSE. IN NO EVENT WILL MICROCHIP BE + * LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL OR CONSEQUENTIAL + * LOSS, DAMAGE, COST OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE + * SOFTWARE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE + * POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT + * ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY + * RELATED TO THIS SOFTWARE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, + * THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THIS SOFTWARE. + * + * \asf_license_stop + * + */ +/* + * Support and FAQ: visit Microchip Support + */ + +#ifndef _SAMD21J17D_PIO_ +#define _SAMD21J17D_PIO_ + +#define PIN_PA00 0 /**< \brief Pin Number for PA00 */ +#define PORT_PA00 (1ul << 0) /**< \brief PORT Mask for PA00 */ +#define PIN_PA01 1 /**< \brief Pin Number for PA01 */ +#define PORT_PA01 (1ul << 1) /**< \brief PORT Mask for PA01 */ +#define PIN_PA02 2 /**< \brief Pin Number for PA02 */ +#define PORT_PA02 (1ul << 2) /**< \brief PORT Mask for PA02 */ +#define PIN_PA03 3 /**< \brief Pin Number for PA03 */ +#define PORT_PA03 (1ul << 3) /**< \brief PORT Mask for PA03 */ +#define PIN_PA04 4 /**< \brief Pin Number for PA04 */ +#define PORT_PA04 (1ul << 4) /**< \brief PORT Mask for PA04 */ +#define PIN_PA05 5 /**< \brief Pin Number for PA05 */ +#define PORT_PA05 (1ul << 5) /**< \brief PORT Mask for PA05 */ +#define PIN_PA06 6 /**< \brief Pin Number for PA06 */ +#define PORT_PA06 (1ul << 6) /**< \brief PORT Mask for PA06 */ +#define PIN_PA07 7 /**< \brief Pin Number for PA07 */ +#define PORT_PA07 (1ul << 7) /**< \brief PORT Mask for PA07 */ +#define PIN_PA08 8 /**< \brief Pin Number for PA08 */ +#define PORT_PA08 (1ul << 8) /**< \brief PORT Mask for PA08 */ +#define PIN_PA09 9 /**< \brief Pin Number for PA09 */ +#define PORT_PA09 (1ul << 9) /**< \brief PORT Mask for PA09 */ +#define PIN_PA10 10 /**< \brief Pin Number for PA10 */ +#define PORT_PA10 (1ul << 10) /**< \brief PORT Mask for PA10 */ +#define PIN_PA11 11 /**< \brief Pin Number for PA11 */ +#define PORT_PA11 (1ul << 11) /**< \brief PORT Mask for PA11 */ +#define PIN_PA12 12 /**< \brief Pin Number for PA12 */ +#define PORT_PA12 (1ul << 12) /**< \brief PORT Mask for PA12 */ +#define PIN_PA13 13 /**< \brief Pin Number for PA13 */ +#define PORT_PA13 (1ul << 13) /**< \brief PORT Mask for PA13 */ +#define PIN_PA14 14 /**< \brief Pin Number for PA14 */ +#define PORT_PA14 (1ul << 14) /**< \brief PORT Mask for PA14 */ +#define PIN_PA15 15 /**< \brief Pin Number for PA15 */ +#define PORT_PA15 (1ul << 15) /**< \brief PORT Mask for PA15 */ +#define PIN_PA16 16 /**< \brief Pin Number for PA16 */ +#define PORT_PA16 (1ul << 16) /**< \brief PORT Mask for PA16 */ +#define PIN_PA17 17 /**< \brief Pin Number for PA17 */ +#define PORT_PA17 (1ul << 17) /**< \brief PORT Mask for PA17 */ +#define PIN_PA18 18 /**< \brief Pin Number for PA18 */ +#define PORT_PA18 (1ul << 18) /**< \brief PORT Mask for PA18 */ +#define PIN_PA19 19 /**< \brief Pin Number for PA19 */ +#define PORT_PA19 (1ul << 19) /**< \brief PORT Mask for PA19 */ +#define PIN_PA20 20 /**< \brief Pin Number for PA20 */ +#define PORT_PA20 (1ul << 20) /**< \brief PORT Mask for PA20 */ +#define PIN_PA21 21 /**< \brief Pin Number for PA21 */ +#define PORT_PA21 (1ul << 21) /**< \brief PORT Mask for PA21 */ +#define PIN_PA22 22 /**< \brief Pin Number for PA22 */ +#define PORT_PA22 (1ul << 22) /**< \brief PORT Mask for PA22 */ +#define PIN_PA23 23 /**< \brief Pin Number for PA23 */ +#define PORT_PA23 (1ul << 23) /**< \brief PORT Mask for PA23 */ +#define PIN_PA24 24 /**< \brief Pin Number for PA24 */ +#define PORT_PA24 (1ul << 24) /**< \brief PORT Mask for PA24 */ +#define PIN_PA25 25 /**< \brief Pin Number for PA25 */ +#define PORT_PA25 (1ul << 25) /**< \brief PORT Mask for PA25 */ +#define PIN_PA27 27 /**< \brief Pin Number for PA27 */ +#define PORT_PA27 (1ul << 27) /**< \brief PORT Mask for PA27 */ +#define PIN_PA28 28 /**< \brief Pin Number for PA28 */ +#define PORT_PA28 (1ul << 28) /**< \brief PORT Mask for PA28 */ +#define PIN_PA30 30 /**< \brief Pin Number for PA30 */ +#define PORT_PA30 (1ul << 30) /**< \brief PORT Mask for PA30 */ +#define PIN_PA31 31 /**< \brief Pin Number for PA31 */ +#define PORT_PA31 (1ul << 31) /**< \brief PORT Mask for PA31 */ +#define PIN_PB00 32 /**< \brief Pin Number for PB00 */ +#define PORT_PB00 (1ul << 0) /**< \brief PORT Mask for PB00 */ +#define PIN_PB01 33 /**< \brief Pin Number for PB01 */ +#define PORT_PB01 (1ul << 1) /**< \brief PORT Mask for PB01 */ +#define PIN_PB02 34 /**< \brief Pin Number for PB02 */ +#define PORT_PB02 (1ul << 2) /**< \brief PORT Mask for PB02 */ +#define PIN_PB03 35 /**< \brief Pin Number for PB03 */ +#define PORT_PB03 (1ul << 3) /**< \brief PORT Mask for PB03 */ +#define PIN_PB04 36 /**< \brief Pin Number for PB04 */ +#define PORT_PB04 (1ul << 4) /**< \brief PORT Mask for PB04 */ +#define PIN_PB05 37 /**< \brief Pin Number for PB05 */ +#define PORT_PB05 (1ul << 5) /**< \brief PORT Mask for PB05 */ +#define PIN_PB06 38 /**< \brief Pin Number for PB06 */ +#define PORT_PB06 (1ul << 6) /**< \brief PORT Mask for PB06 */ +#define PIN_PB07 39 /**< \brief Pin Number for PB07 */ +#define PORT_PB07 (1ul << 7) /**< \brief PORT Mask for PB07 */ +#define PIN_PB08 40 /**< \brief Pin Number for PB08 */ +#define PORT_PB08 (1ul << 8) /**< \brief PORT Mask for PB08 */ +#define PIN_PB09 41 /**< \brief Pin Number for PB09 */ +#define PORT_PB09 (1ul << 9) /**< \brief PORT Mask for PB09 */ +#define PIN_PB10 42 /**< \brief Pin Number for PB10 */ +#define PORT_PB10 (1ul << 10) /**< \brief PORT Mask for PB10 */ +#define PIN_PB11 43 /**< \brief Pin Number for PB11 */ +#define PORT_PB11 (1ul << 11) /**< \brief PORT Mask for PB11 */ +#define PIN_PB12 44 /**< \brief Pin Number for PB12 */ +#define PORT_PB12 (1ul << 12) /**< \brief PORT Mask for PB12 */ +#define PIN_PB13 45 /**< \brief Pin Number for PB13 */ +#define PORT_PB13 (1ul << 13) /**< \brief PORT Mask for PB13 */ +#define PIN_PB14 46 /**< \brief Pin Number for PB14 */ +#define PORT_PB14 (1ul << 14) /**< \brief PORT Mask for PB14 */ +#define PIN_PB15 47 /**< \brief Pin Number for PB15 */ +#define PORT_PB15 (1ul << 15) /**< \brief PORT Mask for PB15 */ +#define PIN_PB16 48 /**< \brief Pin Number for PB16 */ +#define PORT_PB16 (1ul << 16) /**< \brief PORT Mask for PB16 */ +#define PIN_PB17 49 /**< \brief Pin Number for PB17 */ +#define PORT_PB17 (1ul << 17) /**< \brief PORT Mask for PB17 */ +#define PIN_PB22 54 /**< \brief Pin Number for PB22 */ +#define PORT_PB22 (1ul << 22) /**< \brief PORT Mask for PB22 */ +#define PIN_PB23 55 /**< \brief Pin Number for PB23 */ +#define PORT_PB23 (1ul << 23) /**< \brief PORT Mask for PB23 */ +#define PIN_PB30 62 /**< \brief Pin Number for PB30 */ +#define PORT_PB30 (1ul << 30) /**< \brief PORT Mask for PB30 */ +#define PIN_PB31 63 /**< \brief Pin Number for PB31 */ +#define PORT_PB31 (1ul << 31) /**< \brief PORT Mask for PB31 */ +/* ========== PORT definition for GCLK peripheral ========== */ +#define PIN_PB14H_GCLK_IO0 46L /**< \brief GCLK signal: IO0 on PB14 mux H */ +#define MUX_PB14H_GCLK_IO0 7L +#define PINMUX_PB14H_GCLK_IO0 ((PIN_PB14H_GCLK_IO0 << 16) | MUX_PB14H_GCLK_IO0) +#define PORT_PB14H_GCLK_IO0 (1ul << 14) +#define PIN_PB22H_GCLK_IO0 54L /**< \brief GCLK signal: IO0 on PB22 mux H */ +#define MUX_PB22H_GCLK_IO0 7L +#define PINMUX_PB22H_GCLK_IO0 ((PIN_PB22H_GCLK_IO0 << 16) | MUX_PB22H_GCLK_IO0) +#define PORT_PB22H_GCLK_IO0 (1ul << 22) +#define PIN_PA14H_GCLK_IO0 14L /**< \brief GCLK signal: IO0 on PA14 mux H */ +#define MUX_PA14H_GCLK_IO0 7L +#define PINMUX_PA14H_GCLK_IO0 ((PIN_PA14H_GCLK_IO0 << 16) | MUX_PA14H_GCLK_IO0) +#define PORT_PA14H_GCLK_IO0 (1ul << 14) +#define PIN_PA27H_GCLK_IO0 27L /**< \brief GCLK signal: IO0 on PA27 mux H */ +#define MUX_PA27H_GCLK_IO0 7L +#define PINMUX_PA27H_GCLK_IO0 ((PIN_PA27H_GCLK_IO0 << 16) | MUX_PA27H_GCLK_IO0) +#define PORT_PA27H_GCLK_IO0 (1ul << 27) +#define PIN_PA28H_GCLK_IO0 28L /**< \brief GCLK signal: IO0 on PA28 mux H */ +#define MUX_PA28H_GCLK_IO0 7L +#define PINMUX_PA28H_GCLK_IO0 ((PIN_PA28H_GCLK_IO0 << 16) | MUX_PA28H_GCLK_IO0) +#define PORT_PA28H_GCLK_IO0 (1ul << 28) +#define PIN_PA30H_GCLK_IO0 30L /**< \brief GCLK signal: IO0 on PA30 mux H */ +#define MUX_PA30H_GCLK_IO0 7L +#define PINMUX_PA30H_GCLK_IO0 ((PIN_PA30H_GCLK_IO0 << 16) | MUX_PA30H_GCLK_IO0) +#define PORT_PA30H_GCLK_IO0 (1ul << 30) +#define PIN_PB15H_GCLK_IO1 47L /**< \brief GCLK signal: IO1 on PB15 mux H */ +#define MUX_PB15H_GCLK_IO1 7L +#define PINMUX_PB15H_GCLK_IO1 ((PIN_PB15H_GCLK_IO1 << 16) | MUX_PB15H_GCLK_IO1) +#define PORT_PB15H_GCLK_IO1 (1ul << 15) +#define PIN_PB23H_GCLK_IO1 55L /**< \brief GCLK signal: IO1 on PB23 mux H */ +#define MUX_PB23H_GCLK_IO1 7L +#define PINMUX_PB23H_GCLK_IO1 ((PIN_PB23H_GCLK_IO1 << 16) | MUX_PB23H_GCLK_IO1) +#define PORT_PB23H_GCLK_IO1 (1ul << 23) +#define PIN_PA15H_GCLK_IO1 15L /**< \brief GCLK signal: IO1 on PA15 mux H */ +#define MUX_PA15H_GCLK_IO1 7L +#define PINMUX_PA15H_GCLK_IO1 ((PIN_PA15H_GCLK_IO1 << 16) | MUX_PA15H_GCLK_IO1) +#define PORT_PA15H_GCLK_IO1 (1ul << 15) +#define PIN_PB16H_GCLK_IO2 48L /**< \brief GCLK signal: IO2 on PB16 mux H */ +#define MUX_PB16H_GCLK_IO2 7L +#define PINMUX_PB16H_GCLK_IO2 ((PIN_PB16H_GCLK_IO2 << 16) | MUX_PB16H_GCLK_IO2) +#define PORT_PB16H_GCLK_IO2 (1ul << 16) +#define PIN_PA16H_GCLK_IO2 16L /**< \brief GCLK signal: IO2 on PA16 mux H */ +#define MUX_PA16H_GCLK_IO2 7L +#define PINMUX_PA16H_GCLK_IO2 ((PIN_PA16H_GCLK_IO2 << 16) | MUX_PA16H_GCLK_IO2) +#define PORT_PA16H_GCLK_IO2 (1ul << 16) +#define PIN_PA17H_GCLK_IO3 17L /**< \brief GCLK signal: IO3 on PA17 mux H */ +#define MUX_PA17H_GCLK_IO3 7L +#define PINMUX_PA17H_GCLK_IO3 ((PIN_PA17H_GCLK_IO3 << 16) | MUX_PA17H_GCLK_IO3) +#define PORT_PA17H_GCLK_IO3 (1ul << 17) +#define PIN_PB17H_GCLK_IO3 49L /**< \brief GCLK signal: IO3 on PB17 mux H */ +#define MUX_PB17H_GCLK_IO3 7L +#define PINMUX_PB17H_GCLK_IO3 ((PIN_PB17H_GCLK_IO3 << 16) | MUX_PB17H_GCLK_IO3) +#define PORT_PB17H_GCLK_IO3 (1ul << 17) +#define PIN_PA10H_GCLK_IO4 10L /**< \brief GCLK signal: IO4 on PA10 mux H */ +#define MUX_PA10H_GCLK_IO4 7L +#define PINMUX_PA10H_GCLK_IO4 ((PIN_PA10H_GCLK_IO4 << 16) | MUX_PA10H_GCLK_IO4) +#define PORT_PA10H_GCLK_IO4 (1ul << 10) +#define PIN_PA20H_GCLK_IO4 20L /**< \brief GCLK signal: IO4 on PA20 mux H */ +#define MUX_PA20H_GCLK_IO4 7L +#define PINMUX_PA20H_GCLK_IO4 ((PIN_PA20H_GCLK_IO4 << 16) | MUX_PA20H_GCLK_IO4) +#define PORT_PA20H_GCLK_IO4 (1ul << 20) +#define PIN_PB10H_GCLK_IO4 42L /**< \brief GCLK signal: IO4 on PB10 mux H */ +#define MUX_PB10H_GCLK_IO4 7L +#define PINMUX_PB10H_GCLK_IO4 ((PIN_PB10H_GCLK_IO4 << 16) | MUX_PB10H_GCLK_IO4) +#define PORT_PB10H_GCLK_IO4 (1ul << 10) +#define PIN_PA11H_GCLK_IO5 11L /**< \brief GCLK signal: IO5 on PA11 mux H */ +#define MUX_PA11H_GCLK_IO5 7L +#define PINMUX_PA11H_GCLK_IO5 ((PIN_PA11H_GCLK_IO5 << 16) | MUX_PA11H_GCLK_IO5) +#define PORT_PA11H_GCLK_IO5 (1ul << 11) +#define PIN_PA21H_GCLK_IO5 21L /**< \brief GCLK signal: IO5 on PA21 mux H */ +#define MUX_PA21H_GCLK_IO5 7L +#define PINMUX_PA21H_GCLK_IO5 ((PIN_PA21H_GCLK_IO5 << 16) | MUX_PA21H_GCLK_IO5) +#define PORT_PA21H_GCLK_IO5 (1ul << 21) +#define PIN_PB11H_GCLK_IO5 43L /**< \brief GCLK signal: IO5 on PB11 mux H */ +#define MUX_PB11H_GCLK_IO5 7L +#define PINMUX_PB11H_GCLK_IO5 ((PIN_PB11H_GCLK_IO5 << 16) | MUX_PB11H_GCLK_IO5) +#define PORT_PB11H_GCLK_IO5 (1ul << 11) +#define PIN_PA22H_GCLK_IO6 22L /**< \brief GCLK signal: IO6 on PA22 mux H */ +#define MUX_PA22H_GCLK_IO6 7L +#define PINMUX_PA22H_GCLK_IO6 ((PIN_PA22H_GCLK_IO6 << 16) | MUX_PA22H_GCLK_IO6) +#define PORT_PA22H_GCLK_IO6 (1ul << 22) +#define PIN_PB12H_GCLK_IO6 44L /**< \brief GCLK signal: IO6 on PB12 mux H */ +#define MUX_PB12H_GCLK_IO6 7L +#define PINMUX_PB12H_GCLK_IO6 ((PIN_PB12H_GCLK_IO6 << 16) | MUX_PB12H_GCLK_IO6) +#define PORT_PB12H_GCLK_IO6 (1ul << 12) +#define PIN_PA23H_GCLK_IO7 23L /**< \brief GCLK signal: IO7 on PA23 mux H */ +#define MUX_PA23H_GCLK_IO7 7L +#define PINMUX_PA23H_GCLK_IO7 ((PIN_PA23H_GCLK_IO7 << 16) | MUX_PA23H_GCLK_IO7) +#define PORT_PA23H_GCLK_IO7 (1ul << 23) +#define PIN_PB13H_GCLK_IO7 45L /**< \brief GCLK signal: IO7 on PB13 mux H */ +#define MUX_PB13H_GCLK_IO7 7L +#define PINMUX_PB13H_GCLK_IO7 ((PIN_PB13H_GCLK_IO7 << 16) | MUX_PB13H_GCLK_IO7) +#define PORT_PB13H_GCLK_IO7 (1ul << 13) +/* ========== PORT definition for EIC peripheral ========== */ +#define PIN_PA16A_EIC_EXTINT0 16L /**< \brief EIC signal: EXTINT0 on PA16 mux A */ +#define MUX_PA16A_EIC_EXTINT0 0L +#define PINMUX_PA16A_EIC_EXTINT0 ((PIN_PA16A_EIC_EXTINT0 << 16) | MUX_PA16A_EIC_EXTINT0) +#define PORT_PA16A_EIC_EXTINT0 (1ul << 16) +#define PIN_PA16A_EIC_EXTINT_NUM 0L /**< \brief EIC signal: PIN_PA16 External Interrupt Line */ +#define PIN_PB00A_EIC_EXTINT0 32L /**< \brief EIC signal: EXTINT0 on PB00 mux A */ +#define MUX_PB00A_EIC_EXTINT0 0L +#define PINMUX_PB00A_EIC_EXTINT0 ((PIN_PB00A_EIC_EXTINT0 << 16) | MUX_PB00A_EIC_EXTINT0) +#define PORT_PB00A_EIC_EXTINT0 (1ul << 0) +#define PIN_PB00A_EIC_EXTINT_NUM 0L /**< \brief EIC signal: PIN_PB00 External Interrupt Line */ +#define PIN_PB16A_EIC_EXTINT0 48L /**< \brief EIC signal: EXTINT0 on PB16 mux A */ +#define MUX_PB16A_EIC_EXTINT0 0L +#define PINMUX_PB16A_EIC_EXTINT0 ((PIN_PB16A_EIC_EXTINT0 << 16) | MUX_PB16A_EIC_EXTINT0) +#define PORT_PB16A_EIC_EXTINT0 (1ul << 16) +#define PIN_PB16A_EIC_EXTINT_NUM 0L /**< \brief EIC signal: PIN_PB16 External Interrupt Line */ +#define PIN_PA00A_EIC_EXTINT0 0L /**< \brief EIC signal: EXTINT0 on PA00 mux A */ +#define MUX_PA00A_EIC_EXTINT0 0L +#define PINMUX_PA00A_EIC_EXTINT0 ((PIN_PA00A_EIC_EXTINT0 << 16) | MUX_PA00A_EIC_EXTINT0) +#define PORT_PA00A_EIC_EXTINT0 (1ul << 0) +#define PIN_PA00A_EIC_EXTINT_NUM 0L /**< \brief EIC signal: PIN_PA00 External Interrupt Line */ +#define PIN_PA17A_EIC_EXTINT1 17L /**< \brief EIC signal: EXTINT1 on PA17 mux A */ +#define MUX_PA17A_EIC_EXTINT1 0L +#define PINMUX_PA17A_EIC_EXTINT1 ((PIN_PA17A_EIC_EXTINT1 << 16) | MUX_PA17A_EIC_EXTINT1) +#define PORT_PA17A_EIC_EXTINT1 (1ul << 17) +#define PIN_PA17A_EIC_EXTINT_NUM 1L /**< \brief EIC signal: PIN_PA17 External Interrupt Line */ +#define PIN_PB01A_EIC_EXTINT1 33L /**< \brief EIC signal: EXTINT1 on PB01 mux A */ +#define MUX_PB01A_EIC_EXTINT1 0L +#define PINMUX_PB01A_EIC_EXTINT1 ((PIN_PB01A_EIC_EXTINT1 << 16) | MUX_PB01A_EIC_EXTINT1) +#define PORT_PB01A_EIC_EXTINT1 (1ul << 1) +#define PIN_PB01A_EIC_EXTINT_NUM 1L /**< \brief EIC signal: PIN_PB01 External Interrupt Line */ +#define PIN_PB17A_EIC_EXTINT1 49L /**< \brief EIC signal: EXTINT1 on PB17 mux A */ +#define MUX_PB17A_EIC_EXTINT1 0L +#define PINMUX_PB17A_EIC_EXTINT1 ((PIN_PB17A_EIC_EXTINT1 << 16) | MUX_PB17A_EIC_EXTINT1) +#define PORT_PB17A_EIC_EXTINT1 (1ul << 17) +#define PIN_PB17A_EIC_EXTINT_NUM 1L /**< \brief EIC signal: PIN_PB17 External Interrupt Line */ +#define PIN_PA01A_EIC_EXTINT1 1L /**< \brief EIC signal: EXTINT1 on PA01 mux A */ +#define MUX_PA01A_EIC_EXTINT1 0L +#define PINMUX_PA01A_EIC_EXTINT1 ((PIN_PA01A_EIC_EXTINT1 << 16) | MUX_PA01A_EIC_EXTINT1) +#define PORT_PA01A_EIC_EXTINT1 (1ul << 1) +#define PIN_PA01A_EIC_EXTINT_NUM 1L /**< \brief EIC signal: PIN_PA01 External Interrupt Line */ +#define PIN_PA18A_EIC_EXTINT2 18L /**< \brief EIC signal: EXTINT2 on PA18 mux A */ +#define MUX_PA18A_EIC_EXTINT2 0L +#define PINMUX_PA18A_EIC_EXTINT2 ((PIN_PA18A_EIC_EXTINT2 << 16) | MUX_PA18A_EIC_EXTINT2) +#define PORT_PA18A_EIC_EXTINT2 (1ul << 18) +#define PIN_PA18A_EIC_EXTINT_NUM 2L /**< \brief EIC signal: PIN_PA18 External Interrupt Line */ +#define PIN_PA02A_EIC_EXTINT2 2L /**< \brief EIC signal: EXTINT2 on PA02 mux A */ +#define MUX_PA02A_EIC_EXTINT2 0L +#define PINMUX_PA02A_EIC_EXTINT2 ((PIN_PA02A_EIC_EXTINT2 << 16) | MUX_PA02A_EIC_EXTINT2) +#define PORT_PA02A_EIC_EXTINT2 (1ul << 2) +#define PIN_PA02A_EIC_EXTINT_NUM 2L /**< \brief EIC signal: PIN_PA02 External Interrupt Line */ +#define PIN_PB02A_EIC_EXTINT2 34L /**< \brief EIC signal: EXTINT2 on PB02 mux A */ +#define MUX_PB02A_EIC_EXTINT2 0L +#define PINMUX_PB02A_EIC_EXTINT2 ((PIN_PB02A_EIC_EXTINT2 << 16) | MUX_PB02A_EIC_EXTINT2) +#define PORT_PB02A_EIC_EXTINT2 (1ul << 2) +#define PIN_PB02A_EIC_EXTINT_NUM 2L /**< \brief EIC signal: PIN_PB02 External Interrupt Line */ +#define PIN_PA03A_EIC_EXTINT3 3L /**< \brief EIC signal: EXTINT3 on PA03 mux A */ +#define MUX_PA03A_EIC_EXTINT3 0L +#define PINMUX_PA03A_EIC_EXTINT3 ((PIN_PA03A_EIC_EXTINT3 << 16) | MUX_PA03A_EIC_EXTINT3) +#define PORT_PA03A_EIC_EXTINT3 (1ul << 3) +#define PIN_PA03A_EIC_EXTINT_NUM 3L /**< \brief EIC signal: PIN_PA03 External Interrupt Line */ +#define PIN_PA19A_EIC_EXTINT3 19L /**< \brief EIC signal: EXTINT3 on PA19 mux A */ +#define MUX_PA19A_EIC_EXTINT3 0L +#define PINMUX_PA19A_EIC_EXTINT3 ((PIN_PA19A_EIC_EXTINT3 << 16) | MUX_PA19A_EIC_EXTINT3) +#define PORT_PA19A_EIC_EXTINT3 (1ul << 19) +#define PIN_PA19A_EIC_EXTINT_NUM 3L /**< \brief EIC signal: PIN_PA19 External Interrupt Line */ +#define PIN_PB03A_EIC_EXTINT3 35L /**< \brief EIC signal: EXTINT3 on PB03 mux A */ +#define MUX_PB03A_EIC_EXTINT3 0L +#define PINMUX_PB03A_EIC_EXTINT3 ((PIN_PB03A_EIC_EXTINT3 << 16) | MUX_PB03A_EIC_EXTINT3) +#define PORT_PB03A_EIC_EXTINT3 (1ul << 3) +#define PIN_PB03A_EIC_EXTINT_NUM 3L /**< \brief EIC signal: PIN_PB03 External Interrupt Line */ +#define PIN_PA04A_EIC_EXTINT4 4L /**< \brief EIC signal: EXTINT4 on PA04 mux A */ +#define MUX_PA04A_EIC_EXTINT4 0L +#define PINMUX_PA04A_EIC_EXTINT4 ((PIN_PA04A_EIC_EXTINT4 << 16) | MUX_PA04A_EIC_EXTINT4) +#define PORT_PA04A_EIC_EXTINT4 (1ul << 4) +#define PIN_PA04A_EIC_EXTINT_NUM 4L /**< \brief EIC signal: PIN_PA04 External Interrupt Line */ +#define PIN_PA20A_EIC_EXTINT4 20L /**< \brief EIC signal: EXTINT4 on PA20 mux A */ +#define MUX_PA20A_EIC_EXTINT4 0L +#define PINMUX_PA20A_EIC_EXTINT4 ((PIN_PA20A_EIC_EXTINT4 << 16) | MUX_PA20A_EIC_EXTINT4) +#define PORT_PA20A_EIC_EXTINT4 (1ul << 20) +#define PIN_PA20A_EIC_EXTINT_NUM 4L /**< \brief EIC signal: PIN_PA20 External Interrupt Line */ +#define PIN_PB04A_EIC_EXTINT4 36L /**< \brief EIC signal: EXTINT4 on PB04 mux A */ +#define MUX_PB04A_EIC_EXTINT4 0L +#define PINMUX_PB04A_EIC_EXTINT4 ((PIN_PB04A_EIC_EXTINT4 << 16) | MUX_PB04A_EIC_EXTINT4) +#define PORT_PB04A_EIC_EXTINT4 (1ul << 4) +#define PIN_PB04A_EIC_EXTINT_NUM 4L /**< \brief EIC signal: PIN_PB04 External Interrupt Line */ +#define PIN_PA05A_EIC_EXTINT5 5L /**< \brief EIC signal: EXTINT5 on PA05 mux A */ +#define MUX_PA05A_EIC_EXTINT5 0L +#define PINMUX_PA05A_EIC_EXTINT5 ((PIN_PA05A_EIC_EXTINT5 << 16) | MUX_PA05A_EIC_EXTINT5) +#define PORT_PA05A_EIC_EXTINT5 (1ul << 5) +#define PIN_PA05A_EIC_EXTINT_NUM 5L /**< \brief EIC signal: PIN_PA05 External Interrupt Line */ +#define PIN_PA21A_EIC_EXTINT5 21L /**< \brief EIC signal: EXTINT5 on PA21 mux A */ +#define MUX_PA21A_EIC_EXTINT5 0L +#define PINMUX_PA21A_EIC_EXTINT5 ((PIN_PA21A_EIC_EXTINT5 << 16) | MUX_PA21A_EIC_EXTINT5) +#define PORT_PA21A_EIC_EXTINT5 (1ul << 21) +#define PIN_PA21A_EIC_EXTINT_NUM 5L /**< \brief EIC signal: PIN_PA21 External Interrupt Line */ +#define PIN_PB05A_EIC_EXTINT5 37L /**< \brief EIC signal: EXTINT5 on PB05 mux A */ +#define MUX_PB05A_EIC_EXTINT5 0L +#define PINMUX_PB05A_EIC_EXTINT5 ((PIN_PB05A_EIC_EXTINT5 << 16) | MUX_PB05A_EIC_EXTINT5) +#define PORT_PB05A_EIC_EXTINT5 (1ul << 5) +#define PIN_PB05A_EIC_EXTINT_NUM 5L /**< \brief EIC signal: PIN_PB05 External Interrupt Line */ +#define PIN_PA06A_EIC_EXTINT6 6L /**< \brief EIC signal: EXTINT6 on PA06 mux A */ +#define MUX_PA06A_EIC_EXTINT6 0L +#define PINMUX_PA06A_EIC_EXTINT6 ((PIN_PA06A_EIC_EXTINT6 << 16) | MUX_PA06A_EIC_EXTINT6) +#define PORT_PA06A_EIC_EXTINT6 (1ul << 6) +#define PIN_PA06A_EIC_EXTINT_NUM 6L /**< \brief EIC signal: PIN_PA06 External Interrupt Line */ +#define PIN_PA22A_EIC_EXTINT6 22L /**< \brief EIC signal: EXTINT6 on PA22 mux A */ +#define MUX_PA22A_EIC_EXTINT6 0L +#define PINMUX_PA22A_EIC_EXTINT6 ((PIN_PA22A_EIC_EXTINT6 << 16) | MUX_PA22A_EIC_EXTINT6) +#define PORT_PA22A_EIC_EXTINT6 (1ul << 22) +#define PIN_PA22A_EIC_EXTINT_NUM 6L /**< \brief EIC signal: PIN_PA22 External Interrupt Line */ +#define PIN_PB06A_EIC_EXTINT6 38L /**< \brief EIC signal: EXTINT6 on PB06 mux A */ +#define MUX_PB06A_EIC_EXTINT6 0L +#define PINMUX_PB06A_EIC_EXTINT6 ((PIN_PB06A_EIC_EXTINT6 << 16) | MUX_PB06A_EIC_EXTINT6) +#define PORT_PB06A_EIC_EXTINT6 (1ul << 6) +#define PIN_PB06A_EIC_EXTINT_NUM 6L /**< \brief EIC signal: PIN_PB06 External Interrupt Line */ +#define PIN_PB22A_EIC_EXTINT6 54L /**< \brief EIC signal: EXTINT6 on PB22 mux A */ +#define MUX_PB22A_EIC_EXTINT6 0L +#define PINMUX_PB22A_EIC_EXTINT6 ((PIN_PB22A_EIC_EXTINT6 << 16) | MUX_PB22A_EIC_EXTINT6) +#define PORT_PB22A_EIC_EXTINT6 (1ul << 22) +#define PIN_PB22A_EIC_EXTINT_NUM 6L /**< \brief EIC signal: PIN_PB22 External Interrupt Line */ +#define PIN_PA07A_EIC_EXTINT7 7L /**< \brief EIC signal: EXTINT7 on PA07 mux A */ +#define MUX_PA07A_EIC_EXTINT7 0L +#define PINMUX_PA07A_EIC_EXTINT7 ((PIN_PA07A_EIC_EXTINT7 << 16) | MUX_PA07A_EIC_EXTINT7) +#define PORT_PA07A_EIC_EXTINT7 (1ul << 7) +#define PIN_PA07A_EIC_EXTINT_NUM 7L /**< \brief EIC signal: PIN_PA07 External Interrupt Line */ +#define PIN_PA23A_EIC_EXTINT7 23L /**< \brief EIC signal: EXTINT7 on PA23 mux A */ +#define MUX_PA23A_EIC_EXTINT7 0L +#define PINMUX_PA23A_EIC_EXTINT7 ((PIN_PA23A_EIC_EXTINT7 << 16) | MUX_PA23A_EIC_EXTINT7) +#define PORT_PA23A_EIC_EXTINT7 (1ul << 23) +#define PIN_PA23A_EIC_EXTINT_NUM 7L /**< \brief EIC signal: PIN_PA23 External Interrupt Line */ +#define PIN_PB07A_EIC_EXTINT7 39L /**< \brief EIC signal: EXTINT7 on PB07 mux A */ +#define MUX_PB07A_EIC_EXTINT7 0L +#define PINMUX_PB07A_EIC_EXTINT7 ((PIN_PB07A_EIC_EXTINT7 << 16) | MUX_PB07A_EIC_EXTINT7) +#define PORT_PB07A_EIC_EXTINT7 (1ul << 7) +#define PIN_PB07A_EIC_EXTINT_NUM 7L /**< \brief EIC signal: PIN_PB07 External Interrupt Line */ +#define PIN_PB23A_EIC_EXTINT7 55L /**< \brief EIC signal: EXTINT7 on PB23 mux A */ +#define MUX_PB23A_EIC_EXTINT7 0L +#define PINMUX_PB23A_EIC_EXTINT7 ((PIN_PB23A_EIC_EXTINT7 << 16) | MUX_PB23A_EIC_EXTINT7) +#define PORT_PB23A_EIC_EXTINT7 (1ul << 23) +#define PIN_PB23A_EIC_EXTINT_NUM 7L /**< \brief EIC signal: PIN_PB23 External Interrupt Line */ +#define PIN_PA28A_EIC_EXTINT8 28L /**< \brief EIC signal: EXTINT8 on PA28 mux A */ +#define MUX_PA28A_EIC_EXTINT8 0L +#define PINMUX_PA28A_EIC_EXTINT8 ((PIN_PA28A_EIC_EXTINT8 << 16) | MUX_PA28A_EIC_EXTINT8) +#define PORT_PA28A_EIC_EXTINT8 (1ul << 28) +#define PIN_PA28A_EIC_EXTINT_NUM 8L /**< \brief EIC signal: PIN_PA28 External Interrupt Line */ +#define PIN_PB08A_EIC_EXTINT8 40L /**< \brief EIC signal: EXTINT8 on PB08 mux A */ +#define MUX_PB08A_EIC_EXTINT8 0L +#define PINMUX_PB08A_EIC_EXTINT8 ((PIN_PB08A_EIC_EXTINT8 << 16) | MUX_PB08A_EIC_EXTINT8) +#define PORT_PB08A_EIC_EXTINT8 (1ul << 8) +#define PIN_PB08A_EIC_EXTINT_NUM 8L /**< \brief EIC signal: PIN_PB08 External Interrupt Line */ +#define PIN_PA09A_EIC_EXTINT9 9L /**< \brief EIC signal: EXTINT9 on PA09 mux A */ +#define MUX_PA09A_EIC_EXTINT9 0L +#define PINMUX_PA09A_EIC_EXTINT9 ((PIN_PA09A_EIC_EXTINT9 << 16) | MUX_PA09A_EIC_EXTINT9) +#define PORT_PA09A_EIC_EXTINT9 (1ul << 9) +#define PIN_PA09A_EIC_EXTINT_NUM 9L /**< \brief EIC signal: PIN_PA09 External Interrupt Line */ +#define PIN_PB09A_EIC_EXTINT9 41L /**< \brief EIC signal: EXTINT9 on PB09 mux A */ +#define MUX_PB09A_EIC_EXTINT9 0L +#define PINMUX_PB09A_EIC_EXTINT9 ((PIN_PB09A_EIC_EXTINT9 << 16) | MUX_PB09A_EIC_EXTINT9) +#define PORT_PB09A_EIC_EXTINT9 (1ul << 9) +#define PIN_PB09A_EIC_EXTINT_NUM 9L /**< \brief EIC signal: PIN_PB09 External Interrupt Line */ +#define PIN_PA10A_EIC_EXTINT10 10L /**< \brief EIC signal: EXTINT10 on PA10 mux A */ +#define MUX_PA10A_EIC_EXTINT10 0L +#define PINMUX_PA10A_EIC_EXTINT10 ((PIN_PA10A_EIC_EXTINT10 << 16) | MUX_PA10A_EIC_EXTINT10) +#define PORT_PA10A_EIC_EXTINT10 (1ul << 10) +#define PIN_PA10A_EIC_EXTINT_NUM 10L /**< \brief EIC signal: PIN_PA10 External Interrupt Line */ +#define PIN_PA30A_EIC_EXTINT10 30L /**< \brief EIC signal: EXTINT10 on PA30 mux A */ +#define MUX_PA30A_EIC_EXTINT10 0L +#define PINMUX_PA30A_EIC_EXTINT10 ((PIN_PA30A_EIC_EXTINT10 << 16) | MUX_PA30A_EIC_EXTINT10) +#define PORT_PA30A_EIC_EXTINT10 (1ul << 30) +#define PIN_PA30A_EIC_EXTINT_NUM 10L /**< \brief EIC signal: PIN_PA30 External Interrupt Line */ +#define PIN_PB10A_EIC_EXTINT10 42L /**< \brief EIC signal: EXTINT10 on PB10 mux A */ +#define MUX_PB10A_EIC_EXTINT10 0L +#define PINMUX_PB10A_EIC_EXTINT10 ((PIN_PB10A_EIC_EXTINT10 << 16) | MUX_PB10A_EIC_EXTINT10) +#define PORT_PB10A_EIC_EXTINT10 (1ul << 10) +#define PIN_PB10A_EIC_EXTINT_NUM 10L /**< \brief EIC signal: PIN_PB10 External Interrupt Line */ +#define PIN_PA11A_EIC_EXTINT11 11L /**< \brief EIC signal: EXTINT11 on PA11 mux A */ +#define MUX_PA11A_EIC_EXTINT11 0L +#define PINMUX_PA11A_EIC_EXTINT11 ((PIN_PA11A_EIC_EXTINT11 << 16) | MUX_PA11A_EIC_EXTINT11) +#define PORT_PA11A_EIC_EXTINT11 (1ul << 11) +#define PIN_PA11A_EIC_EXTINT_NUM 11L /**< \brief EIC signal: PIN_PA11 External Interrupt Line */ +#define PIN_PA31A_EIC_EXTINT11 31L /**< \brief EIC signal: EXTINT11 on PA31 mux A */ +#define MUX_PA31A_EIC_EXTINT11 0L +#define PINMUX_PA31A_EIC_EXTINT11 ((PIN_PA31A_EIC_EXTINT11 << 16) | MUX_PA31A_EIC_EXTINT11) +#define PORT_PA31A_EIC_EXTINT11 (1ul << 31) +#define PIN_PA31A_EIC_EXTINT_NUM 11L /**< \brief EIC signal: PIN_PA31 External Interrupt Line */ +#define PIN_PB11A_EIC_EXTINT11 43L /**< \brief EIC signal: EXTINT11 on PB11 mux A */ +#define MUX_PB11A_EIC_EXTINT11 0L +#define PINMUX_PB11A_EIC_EXTINT11 ((PIN_PB11A_EIC_EXTINT11 << 16) | MUX_PB11A_EIC_EXTINT11) +#define PORT_PB11A_EIC_EXTINT11 (1ul << 11) +#define PIN_PB11A_EIC_EXTINT_NUM 11L /**< \brief EIC signal: PIN_PB11 External Interrupt Line */ +#define PIN_PA12A_EIC_EXTINT12 12L /**< \brief EIC signal: EXTINT12 on PA12 mux A */ +#define MUX_PA12A_EIC_EXTINT12 0L +#define PINMUX_PA12A_EIC_EXTINT12 ((PIN_PA12A_EIC_EXTINT12 << 16) | MUX_PA12A_EIC_EXTINT12) +#define PORT_PA12A_EIC_EXTINT12 (1ul << 12) +#define PIN_PA12A_EIC_EXTINT_NUM 12L /**< \brief EIC signal: PIN_PA12 External Interrupt Line */ +#define PIN_PA24A_EIC_EXTINT12 24L /**< \brief EIC signal: EXTINT12 on PA24 mux A */ +#define MUX_PA24A_EIC_EXTINT12 0L +#define PINMUX_PA24A_EIC_EXTINT12 ((PIN_PA24A_EIC_EXTINT12 << 16) | MUX_PA24A_EIC_EXTINT12) +#define PORT_PA24A_EIC_EXTINT12 (1ul << 24) +#define PIN_PA24A_EIC_EXTINT_NUM 12L /**< \brief EIC signal: PIN_PA24 External Interrupt Line */ +#define PIN_PB12A_EIC_EXTINT12 44L /**< \brief EIC signal: EXTINT12 on PB12 mux A */ +#define MUX_PB12A_EIC_EXTINT12 0L +#define PINMUX_PB12A_EIC_EXTINT12 ((PIN_PB12A_EIC_EXTINT12 << 16) | MUX_PB12A_EIC_EXTINT12) +#define PORT_PB12A_EIC_EXTINT12 (1ul << 12) +#define PIN_PB12A_EIC_EXTINT_NUM 12L /**< \brief EIC signal: PIN_PB12 External Interrupt Line */ +#define PIN_PA13A_EIC_EXTINT13 13L /**< \brief EIC signal: EXTINT13 on PA13 mux A */ +#define MUX_PA13A_EIC_EXTINT13 0L +#define PINMUX_PA13A_EIC_EXTINT13 ((PIN_PA13A_EIC_EXTINT13 << 16) | MUX_PA13A_EIC_EXTINT13) +#define PORT_PA13A_EIC_EXTINT13 (1ul << 13) +#define PIN_PA13A_EIC_EXTINT_NUM 13L /**< \brief EIC signal: PIN_PA13 External Interrupt Line */ +#define PIN_PA25A_EIC_EXTINT13 25L /**< \brief EIC signal: EXTINT13 on PA25 mux A */ +#define MUX_PA25A_EIC_EXTINT13 0L +#define PINMUX_PA25A_EIC_EXTINT13 ((PIN_PA25A_EIC_EXTINT13 << 16) | MUX_PA25A_EIC_EXTINT13) +#define PORT_PA25A_EIC_EXTINT13 (1ul << 25) +#define PIN_PA25A_EIC_EXTINT_NUM 13L /**< \brief EIC signal: PIN_PA25 External Interrupt Line */ +#define PIN_PB13A_EIC_EXTINT13 45L /**< \brief EIC signal: EXTINT13 on PB13 mux A */ +#define MUX_PB13A_EIC_EXTINT13 0L +#define PINMUX_PB13A_EIC_EXTINT13 ((PIN_PB13A_EIC_EXTINT13 << 16) | MUX_PB13A_EIC_EXTINT13) +#define PORT_PB13A_EIC_EXTINT13 (1ul << 13) +#define PIN_PB13A_EIC_EXTINT_NUM 13L /**< \brief EIC signal: PIN_PB13 External Interrupt Line */ +#define PIN_PB14A_EIC_EXTINT14 46L /**< \brief EIC signal: EXTINT14 on PB14 mux A */ +#define MUX_PB14A_EIC_EXTINT14 0L +#define PINMUX_PB14A_EIC_EXTINT14 ((PIN_PB14A_EIC_EXTINT14 << 16) | MUX_PB14A_EIC_EXTINT14) +#define PORT_PB14A_EIC_EXTINT14 (1ul << 14) +#define PIN_PB14A_EIC_EXTINT_NUM 14L /**< \brief EIC signal: PIN_PB14 External Interrupt Line */ +#define PIN_PB30A_EIC_EXTINT14 62L /**< \brief EIC signal: EXTINT14 on PB30 mux A */ +#define MUX_PB30A_EIC_EXTINT14 0L +#define PINMUX_PB30A_EIC_EXTINT14 ((PIN_PB30A_EIC_EXTINT14 << 16) | MUX_PB30A_EIC_EXTINT14) +#define PORT_PB30A_EIC_EXTINT14 (1ul << 30) +#define PIN_PB30A_EIC_EXTINT_NUM 14L /**< \brief EIC signal: PIN_PB30 External Interrupt Line */ +#define PIN_PA14A_EIC_EXTINT14 14L /**< \brief EIC signal: EXTINT14 on PA14 mux A */ +#define MUX_PA14A_EIC_EXTINT14 0L +#define PINMUX_PA14A_EIC_EXTINT14 ((PIN_PA14A_EIC_EXTINT14 << 16) | MUX_PA14A_EIC_EXTINT14) +#define PORT_PA14A_EIC_EXTINT14 (1ul << 14) +#define PIN_PA14A_EIC_EXTINT_NUM 14L /**< \brief EIC signal: PIN_PA14 External Interrupt Line */ +#define PIN_PA15A_EIC_EXTINT15 15L /**< \brief EIC signal: EXTINT15 on PA15 mux A */ +#define MUX_PA15A_EIC_EXTINT15 0L +#define PINMUX_PA15A_EIC_EXTINT15 ((PIN_PA15A_EIC_EXTINT15 << 16) | MUX_PA15A_EIC_EXTINT15) +#define PORT_PA15A_EIC_EXTINT15 (1ul << 15) +#define PIN_PA15A_EIC_EXTINT_NUM 15L /**< \brief EIC signal: PIN_PA15 External Interrupt Line */ +#define PIN_PA27A_EIC_EXTINT15 27L /**< \brief EIC signal: EXTINT15 on PA27 mux A */ +#define MUX_PA27A_EIC_EXTINT15 0L +#define PINMUX_PA27A_EIC_EXTINT15 ((PIN_PA27A_EIC_EXTINT15 << 16) | MUX_PA27A_EIC_EXTINT15) +#define PORT_PA27A_EIC_EXTINT15 (1ul << 27) +#define PIN_PA27A_EIC_EXTINT_NUM 15L /**< \brief EIC signal: PIN_PA27 External Interrupt Line */ +#define PIN_PB15A_EIC_EXTINT15 47L /**< \brief EIC signal: EXTINT15 on PB15 mux A */ +#define MUX_PB15A_EIC_EXTINT15 0L +#define PINMUX_PB15A_EIC_EXTINT15 ((PIN_PB15A_EIC_EXTINT15 << 16) | MUX_PB15A_EIC_EXTINT15) +#define PORT_PB15A_EIC_EXTINT15 (1ul << 15) +#define PIN_PB15A_EIC_EXTINT_NUM 15L /**< \brief EIC signal: PIN_PB15 External Interrupt Line */ +#define PIN_PB31A_EIC_EXTINT15 63L /**< \brief EIC signal: EXTINT15 on PB31 mux A */ +#define MUX_PB31A_EIC_EXTINT15 0L +#define PINMUX_PB31A_EIC_EXTINT15 ((PIN_PB31A_EIC_EXTINT15 << 16) | MUX_PB31A_EIC_EXTINT15) +#define PORT_PB31A_EIC_EXTINT15 (1ul << 31) +#define PIN_PA08A_EIC_NMI 8L /**< \brief EIC signal: NMI on PA08 mux A */ +#define MUX_PA08A_EIC_NMI 0L +#define PINMUX_PA08A_EIC_NMI ((PIN_PA08A_EIC_NMI << 16) | MUX_PA08A_EIC_NMI) +#define PORT_PA08A_EIC_NMI (1ul << 8) +/* ========== PORT definition for USB peripheral ========== */ +#define PIN_PA24G_USB_DM 24L /**< \brief USB signal: DM on PA24 mux G */ +#define MUX_PA24G_USB_DM 6L +#define PINMUX_PA24G_USB_DM ((PIN_PA24G_USB_DM << 16) | MUX_PA24G_USB_DM) +#define PORT_PA24G_USB_DM (1ul << 24) +#define PIN_PA25G_USB_DP 25L /**< \brief USB signal: DP on PA25 mux G */ +#define MUX_PA25G_USB_DP 6L +#define PINMUX_PA25G_USB_DP ((PIN_PA25G_USB_DP << 16) | MUX_PA25G_USB_DP) +#define PORT_PA25G_USB_DP (1ul << 25) +#define PIN_PA23G_USB_SOF_1KHZ 23L /**< \brief USB signal: SOF_1KHZ on PA23 mux G */ +#define MUX_PA23G_USB_SOF_1KHZ 6L +#define PINMUX_PA23G_USB_SOF_1KHZ ((PIN_PA23G_USB_SOF_1KHZ << 16) | MUX_PA23G_USB_SOF_1KHZ) +#define PORT_PA23G_USB_SOF_1KHZ (1ul << 23) +/* ========== PORT definition for SERCOM0 peripheral ========== */ +#define PIN_PA04D_SERCOM0_PAD0 4L /**< \brief SERCOM0 signal: PAD0 on PA04 mux D */ +#define MUX_PA04D_SERCOM0_PAD0 3L +#define PINMUX_PA04D_SERCOM0_PAD0 ((PIN_PA04D_SERCOM0_PAD0 << 16) | MUX_PA04D_SERCOM0_PAD0) +#define PORT_PA04D_SERCOM0_PAD0 (1ul << 4) +#define PIN_PA08C_SERCOM0_PAD0 8L /**< \brief SERCOM0 signal: PAD0 on PA08 mux C */ +#define MUX_PA08C_SERCOM0_PAD0 2L +#define PINMUX_PA08C_SERCOM0_PAD0 ((PIN_PA08C_SERCOM0_PAD0 << 16) | MUX_PA08C_SERCOM0_PAD0) +#define PORT_PA08C_SERCOM0_PAD0 (1ul << 8) +#define PIN_PA05D_SERCOM0_PAD1 5L /**< \brief SERCOM0 signal: PAD1 on PA05 mux D */ +#define MUX_PA05D_SERCOM0_PAD1 3L +#define PINMUX_PA05D_SERCOM0_PAD1 ((PIN_PA05D_SERCOM0_PAD1 << 16) | MUX_PA05D_SERCOM0_PAD1) +#define PORT_PA05D_SERCOM0_PAD1 (1ul << 5) +#define PIN_PA09C_SERCOM0_PAD1 9L /**< \brief SERCOM0 signal: PAD1 on PA09 mux C */ +#define MUX_PA09C_SERCOM0_PAD1 2L +#define PINMUX_PA09C_SERCOM0_PAD1 ((PIN_PA09C_SERCOM0_PAD1 << 16) | MUX_PA09C_SERCOM0_PAD1) +#define PORT_PA09C_SERCOM0_PAD1 (1ul << 9) +#define PIN_PA06D_SERCOM0_PAD2 6L /**< \brief SERCOM0 signal: PAD2 on PA06 mux D */ +#define MUX_PA06D_SERCOM0_PAD2 3L +#define PINMUX_PA06D_SERCOM0_PAD2 ((PIN_PA06D_SERCOM0_PAD2 << 16) | MUX_PA06D_SERCOM0_PAD2) +#define PORT_PA06D_SERCOM0_PAD2 (1ul << 6) +#define PIN_PA10C_SERCOM0_PAD2 10L /**< \brief SERCOM0 signal: PAD2 on PA10 mux C */ +#define MUX_PA10C_SERCOM0_PAD2 2L +#define PINMUX_PA10C_SERCOM0_PAD2 ((PIN_PA10C_SERCOM0_PAD2 << 16) | MUX_PA10C_SERCOM0_PAD2) +#define PORT_PA10C_SERCOM0_PAD2 (1ul << 10) +#define PIN_PA07D_SERCOM0_PAD3 7L /**< \brief SERCOM0 signal: PAD3 on PA07 mux D */ +#define MUX_PA07D_SERCOM0_PAD3 3L +#define PINMUX_PA07D_SERCOM0_PAD3 ((PIN_PA07D_SERCOM0_PAD3 << 16) | MUX_PA07D_SERCOM0_PAD3) +#define PORT_PA07D_SERCOM0_PAD3 (1ul << 7) +#define PIN_PA11C_SERCOM0_PAD3 11L /**< \brief SERCOM0 signal: PAD3 on PA11 mux C */ +#define MUX_PA11C_SERCOM0_PAD3 2L +#define PINMUX_PA11C_SERCOM0_PAD3 ((PIN_PA11C_SERCOM0_PAD3 << 16) | MUX_PA11C_SERCOM0_PAD3) +#define PORT_PA11C_SERCOM0_PAD3 (1ul << 11) +/* ========== PORT definition for SERCOM1 peripheral ========== */ +#define PIN_PA16C_SERCOM1_PAD0 16L /**< \brief SERCOM1 signal: PAD0 on PA16 mux C */ +#define MUX_PA16C_SERCOM1_PAD0 2L +#define PINMUX_PA16C_SERCOM1_PAD0 ((PIN_PA16C_SERCOM1_PAD0 << 16) | MUX_PA16C_SERCOM1_PAD0) +#define PORT_PA16C_SERCOM1_PAD0 (1ul << 16) +#define PIN_PA00D_SERCOM1_PAD0 0L /**< \brief SERCOM1 signal: PAD0 on PA00 mux D */ +#define MUX_PA00D_SERCOM1_PAD0 3L +#define PINMUX_PA00D_SERCOM1_PAD0 ((PIN_PA00D_SERCOM1_PAD0 << 16) | MUX_PA00D_SERCOM1_PAD0) +#define PORT_PA00D_SERCOM1_PAD0 (1ul << 0) +#define PIN_PA17C_SERCOM1_PAD1 17L /**< \brief SERCOM1 signal: PAD1 on PA17 mux C */ +#define MUX_PA17C_SERCOM1_PAD1 2L +#define PINMUX_PA17C_SERCOM1_PAD1 ((PIN_PA17C_SERCOM1_PAD1 << 16) | MUX_PA17C_SERCOM1_PAD1) +#define PORT_PA17C_SERCOM1_PAD1 (1ul << 17) +#define PIN_PA01D_SERCOM1_PAD1 1L /**< \brief SERCOM1 signal: PAD1 on PA01 mux D */ +#define MUX_PA01D_SERCOM1_PAD1 3L +#define PINMUX_PA01D_SERCOM1_PAD1 ((PIN_PA01D_SERCOM1_PAD1 << 16) | MUX_PA01D_SERCOM1_PAD1) +#define PORT_PA01D_SERCOM1_PAD1 (1ul << 1) +#define PIN_PA30D_SERCOM1_PAD2 30L /**< \brief SERCOM1 signal: PAD2 on PA30 mux D */ +#define MUX_PA30D_SERCOM1_PAD2 3L +#define PINMUX_PA30D_SERCOM1_PAD2 ((PIN_PA30D_SERCOM1_PAD2 << 16) | MUX_PA30D_SERCOM1_PAD2) +#define PORT_PA30D_SERCOM1_PAD2 (1ul << 30) +#define PIN_PA18C_SERCOM1_PAD2 18L /**< \brief SERCOM1 signal: PAD2 on PA18 mux C */ +#define MUX_PA18C_SERCOM1_PAD2 2L +#define PINMUX_PA18C_SERCOM1_PAD2 ((PIN_PA18C_SERCOM1_PAD2 << 16) | MUX_PA18C_SERCOM1_PAD2) +#define PORT_PA18C_SERCOM1_PAD2 (1ul << 18) +#define PIN_PA31D_SERCOM1_PAD3 31L /**< \brief SERCOM1 signal: PAD3 on PA31 mux D */ +#define MUX_PA31D_SERCOM1_PAD3 3L +#define PINMUX_PA31D_SERCOM1_PAD3 ((PIN_PA31D_SERCOM1_PAD3 << 16) | MUX_PA31D_SERCOM1_PAD3) +#define PORT_PA31D_SERCOM1_PAD3 (1ul << 31) +#define PIN_PA19C_SERCOM1_PAD3 19L /**< \brief SERCOM1 signal: PAD3 on PA19 mux C */ +#define MUX_PA19C_SERCOM1_PAD3 2L +#define PINMUX_PA19C_SERCOM1_PAD3 ((PIN_PA19C_SERCOM1_PAD3 << 16) | MUX_PA19C_SERCOM1_PAD3) +#define PORT_PA19C_SERCOM1_PAD3 (1ul << 19) +/* ========== PORT definition for SERCOM2 peripheral ========== */ +#define PIN_PA08D_SERCOM2_PAD0 8L /**< \brief SERCOM2 signal: PAD0 on PA08 mux D */ +#define MUX_PA08D_SERCOM2_PAD0 3L +#define PINMUX_PA08D_SERCOM2_PAD0 ((PIN_PA08D_SERCOM2_PAD0 << 16) | MUX_PA08D_SERCOM2_PAD0) +#define PORT_PA08D_SERCOM2_PAD0 (1ul << 8) +#define PIN_PA12C_SERCOM2_PAD0 12L /**< \brief SERCOM2 signal: PAD0 on PA12 mux C */ +#define MUX_PA12C_SERCOM2_PAD0 2L +#define PINMUX_PA12C_SERCOM2_PAD0 ((PIN_PA12C_SERCOM2_PAD0 << 16) | MUX_PA12C_SERCOM2_PAD0) +#define PORT_PA12C_SERCOM2_PAD0 (1ul << 12) +#define PIN_PA09D_SERCOM2_PAD1 9L /**< \brief SERCOM2 signal: PAD1 on PA09 mux D */ +#define MUX_PA09D_SERCOM2_PAD1 3L +#define PINMUX_PA09D_SERCOM2_PAD1 ((PIN_PA09D_SERCOM2_PAD1 << 16) | MUX_PA09D_SERCOM2_PAD1) +#define PORT_PA09D_SERCOM2_PAD1 (1ul << 9) +#define PIN_PA13C_SERCOM2_PAD1 13L /**< \brief SERCOM2 signal: PAD1 on PA13 mux C */ +#define MUX_PA13C_SERCOM2_PAD1 2L +#define PINMUX_PA13C_SERCOM2_PAD1 ((PIN_PA13C_SERCOM2_PAD1 << 16) | MUX_PA13C_SERCOM2_PAD1) +#define PORT_PA13C_SERCOM2_PAD1 (1ul << 13) +#define PIN_PA10D_SERCOM2_PAD2 10L /**< \brief SERCOM2 signal: PAD2 on PA10 mux D */ +#define MUX_PA10D_SERCOM2_PAD2 3L +#define PINMUX_PA10D_SERCOM2_PAD2 ((PIN_PA10D_SERCOM2_PAD2 << 16) | MUX_PA10D_SERCOM2_PAD2) +#define PORT_PA10D_SERCOM2_PAD2 (1ul << 10) +#define PIN_PA14C_SERCOM2_PAD2 14L /**< \brief SERCOM2 signal: PAD2 on PA14 mux C */ +#define MUX_PA14C_SERCOM2_PAD2 2L +#define PINMUX_PA14C_SERCOM2_PAD2 ((PIN_PA14C_SERCOM2_PAD2 << 16) | MUX_PA14C_SERCOM2_PAD2) +#define PORT_PA14C_SERCOM2_PAD2 (1ul << 14) +#define PIN_PA11D_SERCOM2_PAD3 11L /**< \brief SERCOM2 signal: PAD3 on PA11 mux D */ +#define MUX_PA11D_SERCOM2_PAD3 3L +#define PINMUX_PA11D_SERCOM2_PAD3 ((PIN_PA11D_SERCOM2_PAD3 << 16) | MUX_PA11D_SERCOM2_PAD3) +#define PORT_PA11D_SERCOM2_PAD3 (1ul << 11) +#define PIN_PA15C_SERCOM2_PAD3 15L /**< \brief SERCOM2 signal: PAD3 on PA15 mux C */ +#define MUX_PA15C_SERCOM2_PAD3 2L +#define PINMUX_PA15C_SERCOM2_PAD3 ((PIN_PA15C_SERCOM2_PAD3 << 16) | MUX_PA15C_SERCOM2_PAD3) +#define PORT_PA15C_SERCOM2_PAD3 (1ul << 15) +/* ========== PORT definition for SERCOM3 peripheral ========== */ +#define PIN_PA16D_SERCOM3_PAD0 16L /**< \brief SERCOM3 signal: PAD0 on PA16 mux D */ +#define MUX_PA16D_SERCOM3_PAD0 3L +#define PINMUX_PA16D_SERCOM3_PAD0 ((PIN_PA16D_SERCOM3_PAD0 << 16) | MUX_PA16D_SERCOM3_PAD0) +#define PORT_PA16D_SERCOM3_PAD0 (1ul << 16) +#define PIN_PA22C_SERCOM3_PAD0 22L /**< \brief SERCOM3 signal: PAD0 on PA22 mux C */ +#define MUX_PA22C_SERCOM3_PAD0 2L +#define PINMUX_PA22C_SERCOM3_PAD0 ((PIN_PA22C_SERCOM3_PAD0 << 16) | MUX_PA22C_SERCOM3_PAD0) +#define PORT_PA22C_SERCOM3_PAD0 (1ul << 22) +#define PIN_PA17D_SERCOM3_PAD1 17L /**< \brief SERCOM3 signal: PAD1 on PA17 mux D */ +#define MUX_PA17D_SERCOM3_PAD1 3L +#define PINMUX_PA17D_SERCOM3_PAD1 ((PIN_PA17D_SERCOM3_PAD1 << 16) | MUX_PA17D_SERCOM3_PAD1) +#define PORT_PA17D_SERCOM3_PAD1 (1ul << 17) +#define PIN_PA23C_SERCOM3_PAD1 23L /**< \brief SERCOM3 signal: PAD1 on PA23 mux C */ +#define MUX_PA23C_SERCOM3_PAD1 2L +#define PINMUX_PA23C_SERCOM3_PAD1 ((PIN_PA23C_SERCOM3_PAD1 << 16) | MUX_PA23C_SERCOM3_PAD1) +#define PORT_PA23C_SERCOM3_PAD1 (1ul << 23) +#define PIN_PA18D_SERCOM3_PAD2 18L /**< \brief SERCOM3 signal: PAD2 on PA18 mux D */ +#define MUX_PA18D_SERCOM3_PAD2 3L +#define PINMUX_PA18D_SERCOM3_PAD2 ((PIN_PA18D_SERCOM3_PAD2 << 16) | MUX_PA18D_SERCOM3_PAD2) +#define PORT_PA18D_SERCOM3_PAD2 (1ul << 18) +#define PIN_PA20D_SERCOM3_PAD2 20L /**< \brief SERCOM3 signal: PAD2 on PA20 mux D */ +#define MUX_PA20D_SERCOM3_PAD2 3L +#define PINMUX_PA20D_SERCOM3_PAD2 ((PIN_PA20D_SERCOM3_PAD2 << 16) | MUX_PA20D_SERCOM3_PAD2) +#define PORT_PA20D_SERCOM3_PAD2 (1ul << 20) +#define PIN_PA24C_SERCOM3_PAD2 24L /**< \brief SERCOM3 signal: PAD2 on PA24 mux C */ +#define MUX_PA24C_SERCOM3_PAD2 2L +#define PINMUX_PA24C_SERCOM3_PAD2 ((PIN_PA24C_SERCOM3_PAD2 << 16) | MUX_PA24C_SERCOM3_PAD2) +#define PORT_PA24C_SERCOM3_PAD2 (1ul << 24) +#define PIN_PA19D_SERCOM3_PAD3 19L /**< \brief SERCOM3 signal: PAD3 on PA19 mux D */ +#define MUX_PA19D_SERCOM3_PAD3 3L +#define PINMUX_PA19D_SERCOM3_PAD3 ((PIN_PA19D_SERCOM3_PAD3 << 16) | MUX_PA19D_SERCOM3_PAD3) +#define PORT_PA19D_SERCOM3_PAD3 (1ul << 19) +#define PIN_PA21D_SERCOM3_PAD3 21L /**< \brief SERCOM3 signal: PAD3 on PA21 mux D */ +#define MUX_PA21D_SERCOM3_PAD3 3L +#define PINMUX_PA21D_SERCOM3_PAD3 ((PIN_PA21D_SERCOM3_PAD3 << 16) | MUX_PA21D_SERCOM3_PAD3) +#define PORT_PA21D_SERCOM3_PAD3 (1ul << 21) +#define PIN_PA25C_SERCOM3_PAD3 25L /**< \brief SERCOM3 signal: PAD3 on PA25 mux C */ +#define MUX_PA25C_SERCOM3_PAD3 2L +#define PINMUX_PA25C_SERCOM3_PAD3 ((PIN_PA25C_SERCOM3_PAD3 << 16) | MUX_PA25C_SERCOM3_PAD3) +#define PORT_PA25C_SERCOM3_PAD3 (1ul << 25) +/* ========== PORT definition for SERCOM4 peripheral ========== */ +#define PIN_PA12D_SERCOM4_PAD0 12L /**< \brief SERCOM4 signal: PAD0 on PA12 mux D */ +#define MUX_PA12D_SERCOM4_PAD0 3L +#define PINMUX_PA12D_SERCOM4_PAD0 ((PIN_PA12D_SERCOM4_PAD0 << 16) | MUX_PA12D_SERCOM4_PAD0) +#define PORT_PA12D_SERCOM4_PAD0 (1ul << 12) +#define PIN_PB08D_SERCOM4_PAD0 40L /**< \brief SERCOM4 signal: PAD0 on PB08 mux D */ +#define MUX_PB08D_SERCOM4_PAD0 3L +#define PINMUX_PB08D_SERCOM4_PAD0 ((PIN_PB08D_SERCOM4_PAD0 << 16) | MUX_PB08D_SERCOM4_PAD0) +#define PORT_PB08D_SERCOM4_PAD0 (1ul << 8) +#define PIN_PB12C_SERCOM4_PAD0 44L /**< \brief SERCOM4 signal: PAD0 on PB12 mux C */ +#define MUX_PB12C_SERCOM4_PAD0 2L +#define PINMUX_PB12C_SERCOM4_PAD0 ((PIN_PB12C_SERCOM4_PAD0 << 16) | MUX_PB12C_SERCOM4_PAD0) +#define PORT_PB12C_SERCOM4_PAD0 (1ul << 12) +#define PIN_PA13D_SERCOM4_PAD1 13L /**< \brief SERCOM4 signal: PAD1 on PA13 mux D */ +#define MUX_PA13D_SERCOM4_PAD1 3L +#define PINMUX_PA13D_SERCOM4_PAD1 ((PIN_PA13D_SERCOM4_PAD1 << 16) | MUX_PA13D_SERCOM4_PAD1) +#define PORT_PA13D_SERCOM4_PAD1 (1ul << 13) +#define PIN_PB09D_SERCOM4_PAD1 41L /**< \brief SERCOM4 signal: PAD1 on PB09 mux D */ +#define MUX_PB09D_SERCOM4_PAD1 3L +#define PINMUX_PB09D_SERCOM4_PAD1 ((PIN_PB09D_SERCOM4_PAD1 << 16) | MUX_PB09D_SERCOM4_PAD1) +#define PORT_PB09D_SERCOM4_PAD1 (1ul << 9) +#define PIN_PB13C_SERCOM4_PAD1 45L /**< \brief SERCOM4 signal: PAD1 on PB13 mux C */ +#define MUX_PB13C_SERCOM4_PAD1 2L +#define PINMUX_PB13C_SERCOM4_PAD1 ((PIN_PB13C_SERCOM4_PAD1 << 16) | MUX_PB13C_SERCOM4_PAD1) +#define PORT_PB13C_SERCOM4_PAD1 (1ul << 13) +#define PIN_PA14D_SERCOM4_PAD2 14L /**< \brief SERCOM4 signal: PAD2 on PA14 mux D */ +#define MUX_PA14D_SERCOM4_PAD2 3L +#define PINMUX_PA14D_SERCOM4_PAD2 ((PIN_PA14D_SERCOM4_PAD2 << 16) | MUX_PA14D_SERCOM4_PAD2) +#define PORT_PA14D_SERCOM4_PAD2 (1ul << 14) +#define PIN_PB10D_SERCOM4_PAD2 42L /**< \brief SERCOM4 signal: PAD2 on PB10 mux D */ +#define MUX_PB10D_SERCOM4_PAD2 3L +#define PINMUX_PB10D_SERCOM4_PAD2 ((PIN_PB10D_SERCOM4_PAD2 << 16) | MUX_PB10D_SERCOM4_PAD2) +#define PORT_PB10D_SERCOM4_PAD2 (1ul << 10) +#define PIN_PB14C_SERCOM4_PAD2 46L /**< \brief SERCOM4 signal: PAD2 on PB14 mux C */ +#define MUX_PB14C_SERCOM4_PAD2 2L +#define PINMUX_PB14C_SERCOM4_PAD2 ((PIN_PB14C_SERCOM4_PAD2 << 16) | MUX_PB14C_SERCOM4_PAD2) +#define PORT_PB14C_SERCOM4_PAD2 (1ul << 14) +#define PIN_PA15D_SERCOM4_PAD3 15L /**< \brief SERCOM4 signal: PAD3 on PA15 mux D */ +#define MUX_PA15D_SERCOM4_PAD3 3L +#define PINMUX_PA15D_SERCOM4_PAD3 ((PIN_PA15D_SERCOM4_PAD3 << 16) | MUX_PA15D_SERCOM4_PAD3) +#define PORT_PA15D_SERCOM4_PAD3 (1ul << 15) +#define PIN_PB11D_SERCOM4_PAD3 43L /**< \brief SERCOM4 signal: PAD3 on PB11 mux D */ +#define MUX_PB11D_SERCOM4_PAD3 3L +#define PINMUX_PB11D_SERCOM4_PAD3 ((PIN_PB11D_SERCOM4_PAD3 << 16) | MUX_PB11D_SERCOM4_PAD3) +#define PORT_PB11D_SERCOM4_PAD3 (1ul << 11) +#define PIN_PB15C_SERCOM4_PAD3 47L /**< \brief SERCOM4 signal: PAD3 on PB15 mux C */ +#define MUX_PB15C_SERCOM4_PAD3 2L +#define PINMUX_PB15C_SERCOM4_PAD3 ((PIN_PB15C_SERCOM4_PAD3 << 16) | MUX_PB15C_SERCOM4_PAD3) +#define PORT_PB15C_SERCOM4_PAD3 (1ul << 15) +/* ========== PORT definition for SERCOM5 peripheral ========== */ +#define PIN_PB16C_SERCOM5_PAD0 48L /**< \brief SERCOM5 signal: PAD0 on PB16 mux C */ +#define MUX_PB16C_SERCOM5_PAD0 2L +#define PINMUX_PB16C_SERCOM5_PAD0 ((PIN_PB16C_SERCOM5_PAD0 << 16) | MUX_PB16C_SERCOM5_PAD0) +#define PORT_PB16C_SERCOM5_PAD0 (1ul << 16) +#define PIN_PA22D_SERCOM5_PAD0 22L /**< \brief SERCOM5 signal: PAD0 on PA22 mux D */ +#define MUX_PA22D_SERCOM5_PAD0 3L +#define PINMUX_PA22D_SERCOM5_PAD0 ((PIN_PA22D_SERCOM5_PAD0 << 16) | MUX_PA22D_SERCOM5_PAD0) +#define PORT_PA22D_SERCOM5_PAD0 (1ul << 22) +#define PIN_PB02D_SERCOM5_PAD0 34L /**< \brief SERCOM5 signal: PAD0 on PB02 mux D */ +#define MUX_PB02D_SERCOM5_PAD0 3L +#define PINMUX_PB02D_SERCOM5_PAD0 ((PIN_PB02D_SERCOM5_PAD0 << 16) | MUX_PB02D_SERCOM5_PAD0) +#define PORT_PB02D_SERCOM5_PAD0 (1ul << 2) +#define PIN_PB30D_SERCOM5_PAD0 62L /**< \brief SERCOM5 signal: PAD0 on PB30 mux D */ +#define MUX_PB30D_SERCOM5_PAD0 3L +#define PINMUX_PB30D_SERCOM5_PAD0 ((PIN_PB30D_SERCOM5_PAD0 << 16) | MUX_PB30D_SERCOM5_PAD0) +#define PORT_PB30D_SERCOM5_PAD0 (1ul << 30) +#define PIN_PB17C_SERCOM5_PAD1 49L /**< \brief SERCOM5 signal: PAD1 on PB17 mux C */ +#define MUX_PB17C_SERCOM5_PAD1 2L +#define PINMUX_PB17C_SERCOM5_PAD1 ((PIN_PB17C_SERCOM5_PAD1 << 16) | MUX_PB17C_SERCOM5_PAD1) +#define PORT_PB17C_SERCOM5_PAD1 (1ul << 17) +#define PIN_PA23D_SERCOM5_PAD1 23L /**< \brief SERCOM5 signal: PAD1 on PA23 mux D */ +#define MUX_PA23D_SERCOM5_PAD1 3L +#define PINMUX_PA23D_SERCOM5_PAD1 ((PIN_PA23D_SERCOM5_PAD1 << 16) | MUX_PA23D_SERCOM5_PAD1) +#define PORT_PA23D_SERCOM5_PAD1 (1ul << 23) +#define PIN_PB03D_SERCOM5_PAD1 35L /**< \brief SERCOM5 signal: PAD1 on PB03 mux D */ +#define MUX_PB03D_SERCOM5_PAD1 3L +#define PINMUX_PB03D_SERCOM5_PAD1 ((PIN_PB03D_SERCOM5_PAD1 << 16) | MUX_PB03D_SERCOM5_PAD1) +#define PORT_PB03D_SERCOM5_PAD1 (1ul << 3) +#define PIN_PB31D_SERCOM5_PAD1 63L /**< \brief SERCOM5 signal: PAD1 on PB31 mux D */ +#define MUX_PB31D_SERCOM5_PAD1 3L +#define PINMUX_PB31D_SERCOM5_PAD1 ((PIN_PB31D_SERCOM5_PAD1 << 16) | MUX_PB31D_SERCOM5_PAD1) +#define PORT_PB31D_SERCOM5_PAD1 (1ul << 31) +#define PIN_PA24D_SERCOM5_PAD2 24L /**< \brief SERCOM5 signal: PAD2 on PA24 mux D */ +#define MUX_PA24D_SERCOM5_PAD2 3L +#define PINMUX_PA24D_SERCOM5_PAD2 ((PIN_PA24D_SERCOM5_PAD2 << 16) | MUX_PA24D_SERCOM5_PAD2) +#define PORT_PA24D_SERCOM5_PAD2 (1ul << 24) +#define PIN_PB00D_SERCOM5_PAD2 32L /**< \brief SERCOM5 signal: PAD2 on PB00 mux D */ +#define MUX_PB00D_SERCOM5_PAD2 3L +#define PINMUX_PB00D_SERCOM5_PAD2 ((PIN_PB00D_SERCOM5_PAD2 << 16) | MUX_PB00D_SERCOM5_PAD2) +#define PORT_PB00D_SERCOM5_PAD2 (1ul << 0) +#define PIN_PB22D_SERCOM5_PAD2 54L /**< \brief SERCOM5 signal: PAD2 on PB22 mux D */ +#define MUX_PB22D_SERCOM5_PAD2 3L +#define PINMUX_PB22D_SERCOM5_PAD2 ((PIN_PB22D_SERCOM5_PAD2 << 16) | MUX_PB22D_SERCOM5_PAD2) +#define PORT_PB22D_SERCOM5_PAD2 (1ul << 22) +#define PIN_PA20C_SERCOM5_PAD2 20L /**< \brief SERCOM5 signal: PAD2 on PA20 mux C */ +#define MUX_PA20C_SERCOM5_PAD2 2L +#define PINMUX_PA20C_SERCOM5_PAD2 ((PIN_PA20C_SERCOM5_PAD2 << 16) | MUX_PA20C_SERCOM5_PAD2) +#define PORT_PA20C_SERCOM5_PAD2 (1ul << 20) +#define PIN_PA25D_SERCOM5_PAD3 25L /**< \brief SERCOM5 signal: PAD3 on PA25 mux D */ +#define MUX_PA25D_SERCOM5_PAD3 3L +#define PINMUX_PA25D_SERCOM5_PAD3 ((PIN_PA25D_SERCOM5_PAD3 << 16) | MUX_PA25D_SERCOM5_PAD3) +#define PORT_PA25D_SERCOM5_PAD3 (1ul << 25) +#define PIN_PB01D_SERCOM5_PAD3 33L /**< \brief SERCOM5 signal: PAD3 on PB01 mux D */ +#define MUX_PB01D_SERCOM5_PAD3 3L +#define PINMUX_PB01D_SERCOM5_PAD3 ((PIN_PB01D_SERCOM5_PAD3 << 16) | MUX_PB01D_SERCOM5_PAD3) +#define PORT_PB01D_SERCOM5_PAD3 (1ul << 1) +#define PIN_PB23D_SERCOM5_PAD3 55L /**< \brief SERCOM5 signal: PAD3 on PB23 mux D */ +#define MUX_PB23D_SERCOM5_PAD3 3L +#define PINMUX_PB23D_SERCOM5_PAD3 ((PIN_PB23D_SERCOM5_PAD3 << 16) | MUX_PB23D_SERCOM5_PAD3) +#define PORT_PB23D_SERCOM5_PAD3 (1ul << 23) +#define PIN_PA21C_SERCOM5_PAD3 21L /**< \brief SERCOM5 signal: PAD3 on PA21 mux C */ +#define MUX_PA21C_SERCOM5_PAD3 2L +#define PINMUX_PA21C_SERCOM5_PAD3 ((PIN_PA21C_SERCOM5_PAD3 << 16) | MUX_PA21C_SERCOM5_PAD3) +#define PORT_PA21C_SERCOM5_PAD3 (1ul << 21) +/* ========== PORT definition for TCC0 peripheral ========== */ +#define PIN_PA04E_TCC0_WO0 4L /**< \brief TCC0 signal: WO0 on PA04 mux E */ +#define MUX_PA04E_TCC0_WO0 4L +#define PINMUX_PA04E_TCC0_WO0 ((PIN_PA04E_TCC0_WO0 << 16) | MUX_PA04E_TCC0_WO0) +#define PORT_PA04E_TCC0_WO0 (1ul << 4) +#define PIN_PA08E_TCC0_WO0 8L /**< \brief TCC0 signal: WO0 on PA08 mux E */ +#define MUX_PA08E_TCC0_WO0 4L +#define PINMUX_PA08E_TCC0_WO0 ((PIN_PA08E_TCC0_WO0 << 16) | MUX_PA08E_TCC0_WO0) +#define PORT_PA08E_TCC0_WO0 (1ul << 8) +#define PIN_PB30E_TCC0_WO0 62L /**< \brief TCC0 signal: WO0 on PB30 mux E */ +#define MUX_PB30E_TCC0_WO0 4L +#define PINMUX_PB30E_TCC0_WO0 ((PIN_PB30E_TCC0_WO0 << 16) | MUX_PB30E_TCC0_WO0) +#define PORT_PB30E_TCC0_WO0 (1ul << 30) +#define PIN_PA05E_TCC0_WO1 5L /**< \brief TCC0 signal: WO1 on PA05 mux E */ +#define MUX_PA05E_TCC0_WO1 4L +#define PINMUX_PA05E_TCC0_WO1 ((PIN_PA05E_TCC0_WO1 << 16) | MUX_PA05E_TCC0_WO1) +#define PORT_PA05E_TCC0_WO1 (1ul << 5) +#define PIN_PA09E_TCC0_WO1 9L /**< \brief TCC0 signal: WO1 on PA09 mux E */ +#define MUX_PA09E_TCC0_WO1 4L +#define PINMUX_PA09E_TCC0_WO1 ((PIN_PA09E_TCC0_WO1 << 16) | MUX_PA09E_TCC0_WO1) +#define PORT_PA09E_TCC0_WO1 (1ul << 9) +#define PIN_PB31E_TCC0_WO1 63L /**< \brief TCC0 signal: WO1 on PB31 mux E */ +#define MUX_PB31E_TCC0_WO1 4L +#define PINMUX_PB31E_TCC0_WO1 ((PIN_PB31E_TCC0_WO1 << 16) | MUX_PB31E_TCC0_WO1) +#define PORT_PB31E_TCC0_WO1 (1ul << 31) +#define PIN_PA10F_TCC0_WO2 10L /**< \brief TCC0 signal: WO2 on PA10 mux F */ +#define MUX_PA10F_TCC0_WO2 5L +#define PINMUX_PA10F_TCC0_WO2 ((PIN_PA10F_TCC0_WO2 << 16) | MUX_PA10F_TCC0_WO2) +#define PORT_PA10F_TCC0_WO2 (1ul << 10) +#define PIN_PA18F_TCC0_WO2 18L /**< \brief TCC0 signal: WO2 on PA18 mux F */ +#define MUX_PA18F_TCC0_WO2 5L +#define PINMUX_PA18F_TCC0_WO2 ((PIN_PA18F_TCC0_WO2 << 16) | MUX_PA18F_TCC0_WO2) +#define PORT_PA18F_TCC0_WO2 (1ul << 18) +#define PIN_PA11F_TCC0_WO3 11L /**< \brief TCC0 signal: WO3 on PA11 mux F */ +#define MUX_PA11F_TCC0_WO3 5L +#define PINMUX_PA11F_TCC0_WO3 ((PIN_PA11F_TCC0_WO3 << 16) | MUX_PA11F_TCC0_WO3) +#define PORT_PA11F_TCC0_WO3 (1ul << 11) +#define PIN_PA19F_TCC0_WO3 19L /**< \brief TCC0 signal: WO3 on PA19 mux F */ +#define MUX_PA19F_TCC0_WO3 5L +#define PINMUX_PA19F_TCC0_WO3 ((PIN_PA19F_TCC0_WO3 << 16) | MUX_PA19F_TCC0_WO3) +#define PORT_PA19F_TCC0_WO3 (1ul << 19) +#define PIN_PA14F_TCC0_WO4 14L /**< \brief TCC0 signal: WO4 on PA14 mux F */ +#define MUX_PA14F_TCC0_WO4 5L +#define PINMUX_PA14F_TCC0_WO4 ((PIN_PA14F_TCC0_WO4 << 16) | MUX_PA14F_TCC0_WO4) +#define PORT_PA14F_TCC0_WO4 (1ul << 14) +#define PIN_PA22F_TCC0_WO4 22L /**< \brief TCC0 signal: WO4 on PA22 mux F */ +#define MUX_PA22F_TCC0_WO4 5L +#define PINMUX_PA22F_TCC0_WO4 ((PIN_PA22F_TCC0_WO4 << 16) | MUX_PA22F_TCC0_WO4) +#define PORT_PA22F_TCC0_WO4 (1ul << 22) +#define PIN_PB10F_TCC0_WO4 42L /**< \brief TCC0 signal: WO4 on PB10 mux F */ +#define MUX_PB10F_TCC0_WO4 5L +#define PINMUX_PB10F_TCC0_WO4 ((PIN_PB10F_TCC0_WO4 << 16) | MUX_PB10F_TCC0_WO4) +#define PORT_PB10F_TCC0_WO4 (1ul << 10) +#define PIN_PB16F_TCC0_WO4 48L /**< \brief TCC0 signal: WO4 on PB16 mux F */ +#define MUX_PB16F_TCC0_WO4 5L +#define PINMUX_PB16F_TCC0_WO4 ((PIN_PB16F_TCC0_WO4 << 16) | MUX_PB16F_TCC0_WO4) +#define PORT_PB16F_TCC0_WO4 (1ul << 16) +#define PIN_PA15F_TCC0_WO5 15L /**< \brief TCC0 signal: WO5 on PA15 mux F */ +#define MUX_PA15F_TCC0_WO5 5L +#define PINMUX_PA15F_TCC0_WO5 ((PIN_PA15F_TCC0_WO5 << 16) | MUX_PA15F_TCC0_WO5) +#define PORT_PA15F_TCC0_WO5 (1ul << 15) +#define PIN_PA23F_TCC0_WO5 23L /**< \brief TCC0 signal: WO5 on PA23 mux F */ +#define MUX_PA23F_TCC0_WO5 5L +#define PINMUX_PA23F_TCC0_WO5 ((PIN_PA23F_TCC0_WO5 << 16) | MUX_PA23F_TCC0_WO5) +#define PORT_PA23F_TCC0_WO5 (1ul << 23) +#define PIN_PB11F_TCC0_WO5 43L /**< \brief TCC0 signal: WO5 on PB11 mux F */ +#define MUX_PB11F_TCC0_WO5 5L +#define PINMUX_PB11F_TCC0_WO5 ((PIN_PB11F_TCC0_WO5 << 16) | MUX_PB11F_TCC0_WO5) +#define PORT_PB11F_TCC0_WO5 (1ul << 11) +#define PIN_PB17F_TCC0_WO5 49L /**< \brief TCC0 signal: WO5 on PB17 mux F */ +#define MUX_PB17F_TCC0_WO5 5L +#define PINMUX_PB17F_TCC0_WO5 ((PIN_PB17F_TCC0_WO5 << 16) | MUX_PB17F_TCC0_WO5) +#define PORT_PB17F_TCC0_WO5 (1ul << 17) +#define PIN_PA12F_TCC0_WO6 12L /**< \brief TCC0 signal: WO6 on PA12 mux F */ +#define MUX_PA12F_TCC0_WO6 5L +#define PINMUX_PA12F_TCC0_WO6 ((PIN_PA12F_TCC0_WO6 << 16) | MUX_PA12F_TCC0_WO6) +#define PORT_PA12F_TCC0_WO6 (1ul << 12) +#define PIN_PA20F_TCC0_WO6 20L /**< \brief TCC0 signal: WO6 on PA20 mux F */ +#define MUX_PA20F_TCC0_WO6 5L +#define PINMUX_PA20F_TCC0_WO6 ((PIN_PA20F_TCC0_WO6 << 16) | MUX_PA20F_TCC0_WO6) +#define PORT_PA20F_TCC0_WO6 (1ul << 20) +#define PIN_PB12F_TCC0_WO6 44L /**< \brief TCC0 signal: WO6 on PB12 mux F */ +#define MUX_PB12F_TCC0_WO6 5L +#define PINMUX_PB12F_TCC0_WO6 ((PIN_PB12F_TCC0_WO6 << 16) | MUX_PB12F_TCC0_WO6) +#define PORT_PB12F_TCC0_WO6 (1ul << 12) +#define PIN_PA16F_TCC0_WO6 16L /**< \brief TCC0 signal: WO6 on PA16 mux F */ +#define MUX_PA16F_TCC0_WO6 5L +#define PINMUX_PA16F_TCC0_WO6 ((PIN_PA16F_TCC0_WO6 << 16) | MUX_PA16F_TCC0_WO6) +#define PORT_PA16F_TCC0_WO6 (1ul << 16) +#define PIN_PA13F_TCC0_WO7 13L /**< \brief TCC0 signal: WO7 on PA13 mux F */ +#define MUX_PA13F_TCC0_WO7 5L +#define PINMUX_PA13F_TCC0_WO7 ((PIN_PA13F_TCC0_WO7 << 16) | MUX_PA13F_TCC0_WO7) +#define PORT_PA13F_TCC0_WO7 (1ul << 13) +#define PIN_PA21F_TCC0_WO7 21L /**< \brief TCC0 signal: WO7 on PA21 mux F */ +#define MUX_PA21F_TCC0_WO7 5L +#define PINMUX_PA21F_TCC0_WO7 ((PIN_PA21F_TCC0_WO7 << 16) | MUX_PA21F_TCC0_WO7) +#define PORT_PA21F_TCC0_WO7 (1ul << 21) +#define PIN_PB13F_TCC0_WO7 45L /**< \brief TCC0 signal: WO7 on PB13 mux F */ +#define MUX_PB13F_TCC0_WO7 5L +#define PINMUX_PB13F_TCC0_WO7 ((PIN_PB13F_TCC0_WO7 << 16) | MUX_PB13F_TCC0_WO7) +#define PORT_PB13F_TCC0_WO7 (1ul << 13) +#define PIN_PA17F_TCC0_WO7 17L /**< \brief TCC0 signal: WO7 on PA17 mux F */ +#define MUX_PA17F_TCC0_WO7 5L +#define PINMUX_PA17F_TCC0_WO7 ((PIN_PA17F_TCC0_WO7 << 16) | MUX_PA17F_TCC0_WO7) +#define PORT_PA17F_TCC0_WO7 (1ul << 17) +/* ========== PORT definition for TCC1 peripheral ========== */ +#define PIN_PA06E_TCC1_WO0 6L /**< \brief TCC1 signal: WO0 on PA06 mux E */ +#define MUX_PA06E_TCC1_WO0 4L +#define PINMUX_PA06E_TCC1_WO0 ((PIN_PA06E_TCC1_WO0 << 16) | MUX_PA06E_TCC1_WO0) +#define PORT_PA06E_TCC1_WO0 (1ul << 6) +#define PIN_PA10E_TCC1_WO0 10L /**< \brief TCC1 signal: WO0 on PA10 mux E */ +#define MUX_PA10E_TCC1_WO0 4L +#define PINMUX_PA10E_TCC1_WO0 ((PIN_PA10E_TCC1_WO0 << 16) | MUX_PA10E_TCC1_WO0) +#define PORT_PA10E_TCC1_WO0 (1ul << 10) +#define PIN_PA30E_TCC1_WO0 30L /**< \brief TCC1 signal: WO0 on PA30 mux E */ +#define MUX_PA30E_TCC1_WO0 4L +#define PINMUX_PA30E_TCC1_WO0 ((PIN_PA30E_TCC1_WO0 << 16) | MUX_PA30E_TCC1_WO0) +#define PORT_PA30E_TCC1_WO0 (1ul << 30) +#define PIN_PA07E_TCC1_WO1 7L /**< \brief TCC1 signal: WO1 on PA07 mux E */ +#define MUX_PA07E_TCC1_WO1 4L +#define PINMUX_PA07E_TCC1_WO1 ((PIN_PA07E_TCC1_WO1 << 16) | MUX_PA07E_TCC1_WO1) +#define PORT_PA07E_TCC1_WO1 (1ul << 7) +#define PIN_PA11E_TCC1_WO1 11L /**< \brief TCC1 signal: WO1 on PA11 mux E */ +#define MUX_PA11E_TCC1_WO1 4L +#define PINMUX_PA11E_TCC1_WO1 ((PIN_PA11E_TCC1_WO1 << 16) | MUX_PA11E_TCC1_WO1) +#define PORT_PA11E_TCC1_WO1 (1ul << 11) +#define PIN_PA31E_TCC1_WO1 31L /**< \brief TCC1 signal: WO1 on PA31 mux E */ +#define MUX_PA31E_TCC1_WO1 4L +#define PINMUX_PA31E_TCC1_WO1 ((PIN_PA31E_TCC1_WO1 << 16) | MUX_PA31E_TCC1_WO1) +#define PORT_PA31E_TCC1_WO1 (1ul << 31) +#define PIN_PA08F_TCC1_WO2 8L /**< \brief TCC1 signal: WO2 on PA08 mux F */ +#define MUX_PA08F_TCC1_WO2 5L +#define PINMUX_PA08F_TCC1_WO2 ((PIN_PA08F_TCC1_WO2 << 16) | MUX_PA08F_TCC1_WO2) +#define PORT_PA08F_TCC1_WO2 (1ul << 8) +#define PIN_PA24F_TCC1_WO2 24L /**< \brief TCC1 signal: WO2 on PA24 mux F */ +#define MUX_PA24F_TCC1_WO2 5L +#define PINMUX_PA24F_TCC1_WO2 ((PIN_PA24F_TCC1_WO2 << 16) | MUX_PA24F_TCC1_WO2) +#define PORT_PA24F_TCC1_WO2 (1ul << 24) +#define PIN_PB30F_TCC1_WO2 62L /**< \brief TCC1 signal: WO2 on PB30 mux F */ +#define MUX_PB30F_TCC1_WO2 5L +#define PINMUX_PB30F_TCC1_WO2 ((PIN_PB30F_TCC1_WO2 << 16) | MUX_PB30F_TCC1_WO2) +#define PORT_PB30F_TCC1_WO2 (1ul << 30) +#define PIN_PA09F_TCC1_WO3 9L /**< \brief TCC1 signal: WO3 on PA09 mux F */ +#define MUX_PA09F_TCC1_WO3 5L +#define PINMUX_PA09F_TCC1_WO3 ((PIN_PA09F_TCC1_WO3 << 16) | MUX_PA09F_TCC1_WO3) +#define PORT_PA09F_TCC1_WO3 (1ul << 9) +#define PIN_PA25F_TCC1_WO3 25L /**< \brief TCC1 signal: WO3 on PA25 mux F */ +#define MUX_PA25F_TCC1_WO3 5L +#define PINMUX_PA25F_TCC1_WO3 ((PIN_PA25F_TCC1_WO3 << 16) | MUX_PA25F_TCC1_WO3) +#define PORT_PA25F_TCC1_WO3 (1ul << 25) +#define PIN_PB31F_TCC1_WO3 63L /**< \brief TCC1 signal: WO3 on PB31 mux F */ +#define MUX_PB31F_TCC1_WO3 5L +#define PINMUX_PB31F_TCC1_WO3 ((PIN_PB31F_TCC1_WO3 << 16) | MUX_PB31F_TCC1_WO3) +#define PORT_PB31F_TCC1_WO3 (1ul << 31) +/* ========== PORT definition for TCC2 peripheral ========== */ +#define PIN_PA12E_TCC2_WO0 12L /**< \brief TCC2 signal: WO0 on PA12 mux E */ +#define MUX_PA12E_TCC2_WO0 4L +#define PINMUX_PA12E_TCC2_WO0 ((PIN_PA12E_TCC2_WO0 << 16) | MUX_PA12E_TCC2_WO0) +#define PORT_PA12E_TCC2_WO0 (1ul << 12) +#define PIN_PA16E_TCC2_WO0 16L /**< \brief TCC2 signal: WO0 on PA16 mux E */ +#define MUX_PA16E_TCC2_WO0 4L +#define PINMUX_PA16E_TCC2_WO0 ((PIN_PA16E_TCC2_WO0 << 16) | MUX_PA16E_TCC2_WO0) +#define PORT_PA16E_TCC2_WO0 (1ul << 16) +#define PIN_PA00E_TCC2_WO0 0L /**< \brief TCC2 signal: WO0 on PA00 mux E */ +#define MUX_PA00E_TCC2_WO0 4L +#define PINMUX_PA00E_TCC2_WO0 ((PIN_PA00E_TCC2_WO0 << 16) | MUX_PA00E_TCC2_WO0) +#define PORT_PA00E_TCC2_WO0 (1ul << 0) +#define PIN_PA13E_TCC2_WO1 13L /**< \brief TCC2 signal: WO1 on PA13 mux E */ +#define MUX_PA13E_TCC2_WO1 4L +#define PINMUX_PA13E_TCC2_WO1 ((PIN_PA13E_TCC2_WO1 << 16) | MUX_PA13E_TCC2_WO1) +#define PORT_PA13E_TCC2_WO1 (1ul << 13) +#define PIN_PA17E_TCC2_WO1 17L /**< \brief TCC2 signal: WO1 on PA17 mux E */ +#define MUX_PA17E_TCC2_WO1 4L +#define PINMUX_PA17E_TCC2_WO1 ((PIN_PA17E_TCC2_WO1 << 16) | MUX_PA17E_TCC2_WO1) +#define PORT_PA17E_TCC2_WO1 (1ul << 17) +#define PIN_PA01E_TCC2_WO1 1L /**< \brief TCC2 signal: WO1 on PA01 mux E */ +#define MUX_PA01E_TCC2_WO1 4L +#define PINMUX_PA01E_TCC2_WO1 ((PIN_PA01E_TCC2_WO1 << 16) | MUX_PA01E_TCC2_WO1) +#define PORT_PA01E_TCC2_WO1 (1ul << 1) +/* ========== PORT definition for TC3 peripheral ========== */ +#define PIN_PA18E_TC3_WO0 18L /**< \brief TC3 signal: WO0 on PA18 mux E */ +#define MUX_PA18E_TC3_WO0 4L +#define PINMUX_PA18E_TC3_WO0 ((PIN_PA18E_TC3_WO0 << 16) | MUX_PA18E_TC3_WO0) +#define PORT_PA18E_TC3_WO0 (1ul << 18) +#define PIN_PA14E_TC3_WO0 14L /**< \brief TC3 signal: WO0 on PA14 mux E */ +#define MUX_PA14E_TC3_WO0 4L +#define PINMUX_PA14E_TC3_WO0 ((PIN_PA14E_TC3_WO0 << 16) | MUX_PA14E_TC3_WO0) +#define PORT_PA14E_TC3_WO0 (1ul << 14) +#define PIN_PA19E_TC3_WO1 19L /**< \brief TC3 signal: WO1 on PA19 mux E */ +#define MUX_PA19E_TC3_WO1 4L +#define PINMUX_PA19E_TC3_WO1 ((PIN_PA19E_TC3_WO1 << 16) | MUX_PA19E_TC3_WO1) +#define PORT_PA19E_TC3_WO1 (1ul << 19) +#define PIN_PA15E_TC3_WO1 15L /**< \brief TC3 signal: WO1 on PA15 mux E */ +#define MUX_PA15E_TC3_WO1 4L +#define PINMUX_PA15E_TC3_WO1 ((PIN_PA15E_TC3_WO1 << 16) | MUX_PA15E_TC3_WO1) +#define PORT_PA15E_TC3_WO1 (1ul << 15) +/* ========== PORT definition for TC4 peripheral ========== */ +#define PIN_PA22E_TC4_WO0 22L /**< \brief TC4 signal: WO0 on PA22 mux E */ +#define MUX_PA22E_TC4_WO0 4L +#define PINMUX_PA22E_TC4_WO0 ((PIN_PA22E_TC4_WO0 << 16) | MUX_PA22E_TC4_WO0) +#define PORT_PA22E_TC4_WO0 (1ul << 22) +#define PIN_PB08E_TC4_WO0 40L /**< \brief TC4 signal: WO0 on PB08 mux E */ +#define MUX_PB08E_TC4_WO0 4L +#define PINMUX_PB08E_TC4_WO0 ((PIN_PB08E_TC4_WO0 << 16) | MUX_PB08E_TC4_WO0) +#define PORT_PB08E_TC4_WO0 (1ul << 8) +#define PIN_PB12E_TC4_WO0 44L /**< \brief TC4 signal: WO0 on PB12 mux E */ +#define MUX_PB12E_TC4_WO0 4L +#define PINMUX_PB12E_TC4_WO0 ((PIN_PB12E_TC4_WO0 << 16) | MUX_PB12E_TC4_WO0) +#define PORT_PB12E_TC4_WO0 (1ul << 12) +#define PIN_PA23E_TC4_WO1 23L /**< \brief TC4 signal: WO1 on PA23 mux E */ +#define MUX_PA23E_TC4_WO1 4L +#define PINMUX_PA23E_TC4_WO1 ((PIN_PA23E_TC4_WO1 << 16) | MUX_PA23E_TC4_WO1) +#define PORT_PA23E_TC4_WO1 (1ul << 23) +#define PIN_PB09E_TC4_WO1 41L /**< \brief TC4 signal: WO1 on PB09 mux E */ +#define MUX_PB09E_TC4_WO1 4L +#define PINMUX_PB09E_TC4_WO1 ((PIN_PB09E_TC4_WO1 << 16) | MUX_PB09E_TC4_WO1) +#define PORT_PB09E_TC4_WO1 (1ul << 9) +#define PIN_PB13E_TC4_WO1 45L /**< \brief TC4 signal: WO1 on PB13 mux E */ +#define MUX_PB13E_TC4_WO1 4L +#define PINMUX_PB13E_TC4_WO1 ((PIN_PB13E_TC4_WO1 << 16) | MUX_PB13E_TC4_WO1) +#define PORT_PB13E_TC4_WO1 (1ul << 13) +/* ========== PORT definition for TC5 peripheral ========== */ +#define PIN_PA24E_TC5_WO0 24L /**< \brief TC5 signal: WO0 on PA24 mux E */ +#define MUX_PA24E_TC5_WO0 4L +#define PINMUX_PA24E_TC5_WO0 ((PIN_PA24E_TC5_WO0 << 16) | MUX_PA24E_TC5_WO0) +#define PORT_PA24E_TC5_WO0 (1ul << 24) +#define PIN_PB10E_TC5_WO0 42L /**< \brief TC5 signal: WO0 on PB10 mux E */ +#define MUX_PB10E_TC5_WO0 4L +#define PINMUX_PB10E_TC5_WO0 ((PIN_PB10E_TC5_WO0 << 16) | MUX_PB10E_TC5_WO0) +#define PORT_PB10E_TC5_WO0 (1ul << 10) +#define PIN_PB14E_TC5_WO0 46L /**< \brief TC5 signal: WO0 on PB14 mux E */ +#define MUX_PB14E_TC5_WO0 4L +#define PINMUX_PB14E_TC5_WO0 ((PIN_PB14E_TC5_WO0 << 16) | MUX_PB14E_TC5_WO0) +#define PORT_PB14E_TC5_WO0 (1ul << 14) +#define PIN_PA25E_TC5_WO1 25L /**< \brief TC5 signal: WO1 on PA25 mux E */ +#define MUX_PA25E_TC5_WO1 4L +#define PINMUX_PA25E_TC5_WO1 ((PIN_PA25E_TC5_WO1 << 16) | MUX_PA25E_TC5_WO1) +#define PORT_PA25E_TC5_WO1 (1ul << 25) +#define PIN_PB11E_TC5_WO1 43L /**< \brief TC5 signal: WO1 on PB11 mux E */ +#define MUX_PB11E_TC5_WO1 4L +#define PINMUX_PB11E_TC5_WO1 ((PIN_PB11E_TC5_WO1 << 16) | MUX_PB11E_TC5_WO1) +#define PORT_PB11E_TC5_WO1 (1ul << 11) +#define PIN_PB15E_TC5_WO1 47L /**< \brief TC5 signal: WO1 on PB15 mux E */ +#define MUX_PB15E_TC5_WO1 4L +#define PINMUX_PB15E_TC5_WO1 ((PIN_PB15E_TC5_WO1 << 16) | MUX_PB15E_TC5_WO1) +#define PORT_PB15E_TC5_WO1 (1ul << 15) +/* ========== PORT definition for TC6 peripheral ========== */ +#define PIN_PB02E_TC6_WO0 34L /**< \brief TC6 signal: WO0 on PB02 mux E */ +#define MUX_PB02E_TC6_WO0 4L +#define PINMUX_PB02E_TC6_WO0 ((PIN_PB02E_TC6_WO0 << 16) | MUX_PB02E_TC6_WO0) +#define PORT_PB02E_TC6_WO0 (1ul << 2) +#define PIN_PB16E_TC6_WO0 48L /**< \brief TC6 signal: WO0 on PB16 mux E */ +#define MUX_PB16E_TC6_WO0 4L +#define PINMUX_PB16E_TC6_WO0 ((PIN_PB16E_TC6_WO0 << 16) | MUX_PB16E_TC6_WO0) +#define PORT_PB16E_TC6_WO0 (1ul << 16) +#define PIN_PB03E_TC6_WO1 35L /**< \brief TC6 signal: WO1 on PB03 mux E */ +#define MUX_PB03E_TC6_WO1 4L +#define PINMUX_PB03E_TC6_WO1 ((PIN_PB03E_TC6_WO1 << 16) | MUX_PB03E_TC6_WO1) +#define PORT_PB03E_TC6_WO1 (1ul << 3) +#define PIN_PB17E_TC6_WO1 49L /**< \brief TC6 signal: WO1 on PB17 mux E */ +#define MUX_PB17E_TC6_WO1 4L +#define PINMUX_PB17E_TC6_WO1 ((PIN_PB17E_TC6_WO1 << 16) | MUX_PB17E_TC6_WO1) +#define PORT_PB17E_TC6_WO1 (1ul << 17) +/* ========== PORT definition for TC7 peripheral ========== */ +#define PIN_PA20E_TC7_WO0 20L /**< \brief TC7 signal: WO0 on PA20 mux E */ +#define MUX_PA20E_TC7_WO0 4L +#define PINMUX_PA20E_TC7_WO0 ((PIN_PA20E_TC7_WO0 << 16) | MUX_PA20E_TC7_WO0) +#define PORT_PA20E_TC7_WO0 (1ul << 20) +#define PIN_PB00E_TC7_WO0 32L /**< \brief TC7 signal: WO0 on PB00 mux E */ +#define MUX_PB00E_TC7_WO0 4L +#define PINMUX_PB00E_TC7_WO0 ((PIN_PB00E_TC7_WO0 << 16) | MUX_PB00E_TC7_WO0) +#define PORT_PB00E_TC7_WO0 (1ul << 0) +#define PIN_PB22E_TC7_WO0 54L /**< \brief TC7 signal: WO0 on PB22 mux E */ +#define MUX_PB22E_TC7_WO0 4L +#define PINMUX_PB22E_TC7_WO0 ((PIN_PB22E_TC7_WO0 << 16) | MUX_PB22E_TC7_WO0) +#define PORT_PB22E_TC7_WO0 (1ul << 22) +#define PIN_PA21E_TC7_WO1 21L /**< \brief TC7 signal: WO1 on PA21 mux E */ +#define MUX_PA21E_TC7_WO1 4L +#define PINMUX_PA21E_TC7_WO1 ((PIN_PA21E_TC7_WO1 << 16) | MUX_PA21E_TC7_WO1) +#define PORT_PA21E_TC7_WO1 (1ul << 21) +#define PIN_PB01E_TC7_WO1 33L /**< \brief TC7 signal: WO1 on PB01 mux E */ +#define MUX_PB01E_TC7_WO1 4L +#define PINMUX_PB01E_TC7_WO1 ((PIN_PB01E_TC7_WO1 << 16) | MUX_PB01E_TC7_WO1) +#define PORT_PB01E_TC7_WO1 (1ul << 1) +#define PIN_PB23E_TC7_WO1 55L /**< \brief TC7 signal: WO1 on PB23 mux E */ +#define MUX_PB23E_TC7_WO1 4L +#define PINMUX_PB23E_TC7_WO1 ((PIN_PB23E_TC7_WO1 << 16) | MUX_PB23E_TC7_WO1) +#define PORT_PB23E_TC7_WO1 (1ul << 23) +/* ========== PORT definition for ADC peripheral ========== */ +#define PIN_PA02B_ADC_AIN0 2L /**< \brief ADC signal: AIN0 on PA02 mux B */ +#define MUX_PA02B_ADC_AIN0 1L +#define PINMUX_PA02B_ADC_AIN0 ((PIN_PA02B_ADC_AIN0 << 16) | MUX_PA02B_ADC_AIN0) +#define PORT_PA02B_ADC_AIN0 (1ul << 2) +#define PIN_PA03B_ADC_AIN1 3L /**< \brief ADC signal: AIN1 on PA03 mux B */ +#define MUX_PA03B_ADC_AIN1 1L +#define PINMUX_PA03B_ADC_AIN1 ((PIN_PA03B_ADC_AIN1 << 16) | MUX_PA03B_ADC_AIN1) +#define PORT_PA03B_ADC_AIN1 (1ul << 3) +#define PIN_PB08B_ADC_AIN2 40L /**< \brief ADC signal: AIN2 on PB08 mux B */ +#define MUX_PB08B_ADC_AIN2 1L +#define PINMUX_PB08B_ADC_AIN2 ((PIN_PB08B_ADC_AIN2 << 16) | MUX_PB08B_ADC_AIN2) +#define PORT_PB08B_ADC_AIN2 (1ul << 8) +#define PIN_PB09B_ADC_AIN3 41L /**< \brief ADC signal: AIN3 on PB09 mux B */ +#define MUX_PB09B_ADC_AIN3 1L +#define PINMUX_PB09B_ADC_AIN3 ((PIN_PB09B_ADC_AIN3 << 16) | MUX_PB09B_ADC_AIN3) +#define PORT_PB09B_ADC_AIN3 (1ul << 9) +#define PIN_PA04B_ADC_AIN4 4L /**< \brief ADC signal: AIN4 on PA04 mux B */ +#define MUX_PA04B_ADC_AIN4 1L +#define PINMUX_PA04B_ADC_AIN4 ((PIN_PA04B_ADC_AIN4 << 16) | MUX_PA04B_ADC_AIN4) +#define PORT_PA04B_ADC_AIN4 (1ul << 4) +#define PIN_PA05B_ADC_AIN5 5L /**< \brief ADC signal: AIN5 on PA05 mux B */ +#define MUX_PA05B_ADC_AIN5 1L +#define PINMUX_PA05B_ADC_AIN5 ((PIN_PA05B_ADC_AIN5 << 16) | MUX_PA05B_ADC_AIN5) +#define PORT_PA05B_ADC_AIN5 (1ul << 5) +#define PIN_PA06B_ADC_AIN6 6L /**< \brief ADC signal: AIN6 on PA06 mux B */ +#define MUX_PA06B_ADC_AIN6 1L +#define PINMUX_PA06B_ADC_AIN6 ((PIN_PA06B_ADC_AIN6 << 16) | MUX_PA06B_ADC_AIN6) +#define PORT_PA06B_ADC_AIN6 (1ul << 6) +#define PIN_PA07B_ADC_AIN7 7L /**< \brief ADC signal: AIN7 on PA07 mux B */ +#define MUX_PA07B_ADC_AIN7 1L +#define PINMUX_PA07B_ADC_AIN7 ((PIN_PA07B_ADC_AIN7 << 16) | MUX_PA07B_ADC_AIN7) +#define PORT_PA07B_ADC_AIN7 (1ul << 7) +#define PIN_PB00B_ADC_AIN8 32L /**< \brief ADC signal: AIN8 on PB00 mux B */ +#define MUX_PB00B_ADC_AIN8 1L +#define PINMUX_PB00B_ADC_AIN8 ((PIN_PB00B_ADC_AIN8 << 16) | MUX_PB00B_ADC_AIN8) +#define PORT_PB00B_ADC_AIN8 (1ul << 0) +#define PIN_PB01B_ADC_AIN9 33L /**< \brief ADC signal: AIN9 on PB01 mux B */ +#define MUX_PB01B_ADC_AIN9 1L +#define PINMUX_PB01B_ADC_AIN9 ((PIN_PB01B_ADC_AIN9 << 16) | MUX_PB01B_ADC_AIN9) +#define PORT_PB01B_ADC_AIN9 (1ul << 1) +#define PIN_PB02B_ADC_AIN10 34L /**< \brief ADC signal: AIN10 on PB02 mux B */ +#define MUX_PB02B_ADC_AIN10 1L +#define PINMUX_PB02B_ADC_AIN10 ((PIN_PB02B_ADC_AIN10 << 16) | MUX_PB02B_ADC_AIN10) +#define PORT_PB02B_ADC_AIN10 (1ul << 2) +#define PIN_PB03B_ADC_AIN11 35L /**< \brief ADC signal: AIN11 on PB03 mux B */ +#define MUX_PB03B_ADC_AIN11 1L +#define PINMUX_PB03B_ADC_AIN11 ((PIN_PB03B_ADC_AIN11 << 16) | MUX_PB03B_ADC_AIN11) +#define PORT_PB03B_ADC_AIN11 (1ul << 3) +#define PIN_PB04B_ADC_AIN12 36L /**< \brief ADC signal: AIN12 on PB04 mux B */ +#define MUX_PB04B_ADC_AIN12 1L +#define PINMUX_PB04B_ADC_AIN12 ((PIN_PB04B_ADC_AIN12 << 16) | MUX_PB04B_ADC_AIN12) +#define PORT_PB04B_ADC_AIN12 (1ul << 4) +#define PIN_PB05B_ADC_AIN13 37L /**< \brief ADC signal: AIN13 on PB05 mux B */ +#define MUX_PB05B_ADC_AIN13 1L +#define PINMUX_PB05B_ADC_AIN13 ((PIN_PB05B_ADC_AIN13 << 16) | MUX_PB05B_ADC_AIN13) +#define PORT_PB05B_ADC_AIN13 (1ul << 5) +#define PIN_PB06B_ADC_AIN14 38L /**< \brief ADC signal: AIN14 on PB06 mux B */ +#define MUX_PB06B_ADC_AIN14 1L +#define PINMUX_PB06B_ADC_AIN14 ((PIN_PB06B_ADC_AIN14 << 16) | MUX_PB06B_ADC_AIN14) +#define PORT_PB06B_ADC_AIN14 (1ul << 6) +#define PIN_PB07B_ADC_AIN15 39L /**< \brief ADC signal: AIN15 on PB07 mux B */ +#define MUX_PB07B_ADC_AIN15 1L +#define PINMUX_PB07B_ADC_AIN15 ((PIN_PB07B_ADC_AIN15 << 16) | MUX_PB07B_ADC_AIN15) +#define PORT_PB07B_ADC_AIN15 (1ul << 7) +#define PIN_PA08B_ADC_AIN16 8L /**< \brief ADC signal: AIN16 on PA08 mux B */ +#define MUX_PA08B_ADC_AIN16 1L +#define PINMUX_PA08B_ADC_AIN16 ((PIN_PA08B_ADC_AIN16 << 16) | MUX_PA08B_ADC_AIN16) +#define PORT_PA08B_ADC_AIN16 (1ul << 8) +#define PIN_PA09B_ADC_AIN17 9L /**< \brief ADC signal: AIN17 on PA09 mux B */ +#define MUX_PA09B_ADC_AIN17 1L +#define PINMUX_PA09B_ADC_AIN17 ((PIN_PA09B_ADC_AIN17 << 16) | MUX_PA09B_ADC_AIN17) +#define PORT_PA09B_ADC_AIN17 (1ul << 9) +#define PIN_PA10B_ADC_AIN18 10L /**< \brief ADC signal: AIN18 on PA10 mux B */ +#define MUX_PA10B_ADC_AIN18 1L +#define PINMUX_PA10B_ADC_AIN18 ((PIN_PA10B_ADC_AIN18 << 16) | MUX_PA10B_ADC_AIN18) +#define PORT_PA10B_ADC_AIN18 (1ul << 10) +#define PIN_PA11B_ADC_AIN19 11L /**< \brief ADC signal: AIN19 on PA11 mux B */ +#define MUX_PA11B_ADC_AIN19 1L +#define PINMUX_PA11B_ADC_AIN19 ((PIN_PA11B_ADC_AIN19 << 16) | MUX_PA11B_ADC_AIN19) +#define PORT_PA11B_ADC_AIN19 (1ul << 11) +#define PIN_PA04B_ADC_VREFP 4L /**< \brief ADC signal: VREFP on PA04 mux B */ +#define MUX_PA04B_ADC_VREFP 1L +#define PINMUX_PA04B_ADC_VREFP ((PIN_PA04B_ADC_VREFP << 16) | MUX_PA04B_ADC_VREFP) +#define PORT_PA04B_ADC_VREFP (1ul << 4) +/* ========== PORT definition for AC peripheral ========== */ +#define PIN_PA04B_AC_AIN0 4L /**< \brief AC signal: AIN0 on PA04 mux B */ +#define MUX_PA04B_AC_AIN0 1L +#define PINMUX_PA04B_AC_AIN0 ((PIN_PA04B_AC_AIN0 << 16) | MUX_PA04B_AC_AIN0) +#define PORT_PA04B_AC_AIN0 (1ul << 4) +#define PIN_PA05B_AC_AIN1 5L /**< \brief AC signal: AIN1 on PA05 mux B */ +#define MUX_PA05B_AC_AIN1 1L +#define PINMUX_PA05B_AC_AIN1 ((PIN_PA05B_AC_AIN1 << 16) | MUX_PA05B_AC_AIN1) +#define PORT_PA05B_AC_AIN1 (1ul << 5) +#define PIN_PA06B_AC_AIN2 6L /**< \brief AC signal: AIN2 on PA06 mux B */ +#define MUX_PA06B_AC_AIN2 1L +#define PINMUX_PA06B_AC_AIN2 ((PIN_PA06B_AC_AIN2 << 16) | MUX_PA06B_AC_AIN2) +#define PORT_PA06B_AC_AIN2 (1ul << 6) +#define PIN_PA07B_AC_AIN3 7L /**< \brief AC signal: AIN3 on PA07 mux B */ +#define MUX_PA07B_AC_AIN3 1L +#define PINMUX_PA07B_AC_AIN3 ((PIN_PA07B_AC_AIN3 << 16) | MUX_PA07B_AC_AIN3) +#define PORT_PA07B_AC_AIN3 (1ul << 7) +#define PIN_PA12H_AC_CMP0 12L /**< \brief AC signal: CMP0 on PA12 mux H */ +#define MUX_PA12H_AC_CMP0 7L +#define PINMUX_PA12H_AC_CMP0 ((PIN_PA12H_AC_CMP0 << 16) | MUX_PA12H_AC_CMP0) +#define PORT_PA12H_AC_CMP0 (1ul << 12) +#define PIN_PA18H_AC_CMP0 18L /**< \brief AC signal: CMP0 on PA18 mux H */ +#define MUX_PA18H_AC_CMP0 7L +#define PINMUX_PA18H_AC_CMP0 ((PIN_PA18H_AC_CMP0 << 16) | MUX_PA18H_AC_CMP0) +#define PORT_PA18H_AC_CMP0 (1ul << 18) +#define PIN_PA13H_AC_CMP1 13L /**< \brief AC signal: CMP1 on PA13 mux H */ +#define MUX_PA13H_AC_CMP1 7L +#define PINMUX_PA13H_AC_CMP1 ((PIN_PA13H_AC_CMP1 << 16) | MUX_PA13H_AC_CMP1) +#define PORT_PA13H_AC_CMP1 (1ul << 13) +#define PIN_PA19H_AC_CMP1 19L /**< \brief AC signal: CMP1 on PA19 mux H */ +#define MUX_PA19H_AC_CMP1 7L +#define PINMUX_PA19H_AC_CMP1 ((PIN_PA19H_AC_CMP1 << 16) | MUX_PA19H_AC_CMP1) +#define PORT_PA19H_AC_CMP1 (1ul << 19) +/* ========== PORT definition for DAC peripheral ========== */ +#define PIN_PA02B_DAC_VOUT 2L /**< \brief DAC signal: VOUT on PA02 mux B */ +#define MUX_PA02B_DAC_VOUT 1L +#define PINMUX_PA02B_DAC_VOUT ((PIN_PA02B_DAC_VOUT << 16) | MUX_PA02B_DAC_VOUT) +#define PORT_PA02B_DAC_VOUT (1ul << 2) +#define PIN_PA03B_DAC_VREFP 3L /**< \brief DAC signal: VREFP on PA03 mux B */ +#define MUX_PA03B_DAC_VREFP 1L +#define PINMUX_PA03B_DAC_VREFP ((PIN_PA03B_DAC_VREFP << 16) | MUX_PA03B_DAC_VREFP) +#define PORT_PA03B_DAC_VREFP (1ul << 3) +/* ========== PORT definition for I2S peripheral ========== */ +#define PIN_PA11G_I2S_FS0 11L /**< \brief I2S signal: FS0 on PA11 mux G */ +#define MUX_PA11G_I2S_FS0 6L +#define PINMUX_PA11G_I2S_FS0 ((PIN_PA11G_I2S_FS0 << 16) | MUX_PA11G_I2S_FS0) +#define PORT_PA11G_I2S_FS0 (1ul << 11) +#define PIN_PA21G_I2S_FS0 21L /**< \brief I2S signal: FS0 on PA21 mux G */ +#define MUX_PA21G_I2S_FS0 6L +#define PINMUX_PA21G_I2S_FS0 ((PIN_PA21G_I2S_FS0 << 16) | MUX_PA21G_I2S_FS0) +#define PORT_PA21G_I2S_FS0 (1ul << 21) +#define PIN_PB12G_I2S_FS1 44L /**< \brief I2S signal: FS1 on PB12 mux G */ +#define MUX_PB12G_I2S_FS1 6L +#define PINMUX_PB12G_I2S_FS1 ((PIN_PB12G_I2S_FS1 << 16) | MUX_PB12G_I2S_FS1) +#define PORT_PB12G_I2S_FS1 (1ul << 12) +#define PIN_PA09G_I2S_MCK0 9L /**< \brief I2S signal: MCK0 on PA09 mux G */ +#define MUX_PA09G_I2S_MCK0 6L +#define PINMUX_PA09G_I2S_MCK0 ((PIN_PA09G_I2S_MCK0 << 16) | MUX_PA09G_I2S_MCK0) +#define PORT_PA09G_I2S_MCK0 (1ul << 9) +#define PIN_PB17G_I2S_MCK0 49L /**< \brief I2S signal: MCK0 on PB17 mux G */ +#define MUX_PB17G_I2S_MCK0 6L +#define PINMUX_PB17G_I2S_MCK0 ((PIN_PB17G_I2S_MCK0 << 16) | MUX_PB17G_I2S_MCK0) +#define PORT_PB17G_I2S_MCK0 (1ul << 17) +#define PIN_PB10G_I2S_MCK1 42L /**< \brief I2S signal: MCK1 on PB10 mux G */ +#define MUX_PB10G_I2S_MCK1 6L +#define PINMUX_PB10G_I2S_MCK1 ((PIN_PB10G_I2S_MCK1 << 16) | MUX_PB10G_I2S_MCK1) +#define PORT_PB10G_I2S_MCK1 (1ul << 10) +#define PIN_PA10G_I2S_SCK0 10L /**< \brief I2S signal: SCK0 on PA10 mux G */ +#define MUX_PA10G_I2S_SCK0 6L +#define PINMUX_PA10G_I2S_SCK0 ((PIN_PA10G_I2S_SCK0 << 16) | MUX_PA10G_I2S_SCK0) +#define PORT_PA10G_I2S_SCK0 (1ul << 10) +#define PIN_PA20G_I2S_SCK0 20L /**< \brief I2S signal: SCK0 on PA20 mux G */ +#define MUX_PA20G_I2S_SCK0 6L +#define PINMUX_PA20G_I2S_SCK0 ((PIN_PA20G_I2S_SCK0 << 16) | MUX_PA20G_I2S_SCK0) +#define PORT_PA20G_I2S_SCK0 (1ul << 20) +#define PIN_PB11G_I2S_SCK1 43L /**< \brief I2S signal: SCK1 on PB11 mux G */ +#define MUX_PB11G_I2S_SCK1 6L +#define PINMUX_PB11G_I2S_SCK1 ((PIN_PB11G_I2S_SCK1 << 16) | MUX_PB11G_I2S_SCK1) +#define PORT_PB11G_I2S_SCK1 (1ul << 11) +#define PIN_PA07G_I2S_SD0 7L /**< \brief I2S signal: SD0 on PA07 mux G */ +#define MUX_PA07G_I2S_SD0 6L +#define PINMUX_PA07G_I2S_SD0 ((PIN_PA07G_I2S_SD0 << 16) | MUX_PA07G_I2S_SD0) +#define PORT_PA07G_I2S_SD0 (1ul << 7) +#define PIN_PA19G_I2S_SD0 19L /**< \brief I2S signal: SD0 on PA19 mux G */ +#define MUX_PA19G_I2S_SD0 6L +#define PINMUX_PA19G_I2S_SD0 ((PIN_PA19G_I2S_SD0 << 16) | MUX_PA19G_I2S_SD0) +#define PORT_PA19G_I2S_SD0 (1ul << 19) +#define PIN_PA08G_I2S_SD1 8L /**< \brief I2S signal: SD1 on PA08 mux G */ +#define MUX_PA08G_I2S_SD1 6L +#define PINMUX_PA08G_I2S_SD1 ((PIN_PA08G_I2S_SD1 << 16) | MUX_PA08G_I2S_SD1) +#define PORT_PA08G_I2S_SD1 (1ul << 8) +#define PIN_PB16G_I2S_SD1 48L /**< \brief I2S signal: SD1 on PB16 mux G */ +#define MUX_PB16G_I2S_SD1 6L +#define PINMUX_PB16G_I2S_SD1 ((PIN_PB16G_I2S_SD1 << 16) | MUX_PB16G_I2S_SD1) +#define PORT_PB16G_I2S_SD1 (1ul << 16) +/* ========== PORT definition for TCC3 peripheral ========== */ +#define PIN_PA02F_TCC3_WO0 2L /**< \brief TCC3 signal: WO0 on PA02 mux F */ +#define MUX_PA02F_TCC3_WO0 5L +#define PINMUX_PA02F_TCC3_WO0 ((PIN_PA02F_TCC3_WO0 << 16) | MUX_PA02F_TCC3_WO0) +#define PORT_PA02F_TCC3_WO0 (1ul << 2) +#define PIN_PB22F_TCC3_WO0 54L /**< \brief TCC3 signal: WO0 on PB22 mux F */ +#define MUX_PB22F_TCC3_WO0 5L +#define PINMUX_PB22F_TCC3_WO0 ((PIN_PB22F_TCC3_WO0 << 16) | MUX_PB22F_TCC3_WO0) +#define PORT_PB22F_TCC3_WO0 (1ul << 22) +#define PIN_PA03F_TCC3_WO1 3L /**< \brief TCC3 signal: WO1 on PA03 mux F */ +#define MUX_PA03F_TCC3_WO1 5L +#define PINMUX_PA03F_TCC3_WO1 ((PIN_PA03F_TCC3_WO1 << 16) | MUX_PA03F_TCC3_WO1) +#define PORT_PA03F_TCC3_WO1 (1ul << 3) +#define PIN_PB23F_TCC3_WO1 55L /**< \brief TCC3 signal: WO1 on PB23 mux F */ +#define MUX_PB23F_TCC3_WO1 5L +#define PINMUX_PB23F_TCC3_WO1 ((PIN_PB23F_TCC3_WO1 << 16) | MUX_PB23F_TCC3_WO1) +#define PORT_PB23F_TCC3_WO1 (1ul << 23) +#define PIN_PA04F_TCC3_WO2 4L /**< \brief TCC3 signal: WO2 on PA04 mux F */ +#define MUX_PA04F_TCC3_WO2 5L +#define PINMUX_PA04F_TCC3_WO2 ((PIN_PA04F_TCC3_WO2 << 16) | MUX_PA04F_TCC3_WO2) +#define PORT_PA04F_TCC3_WO2 (1ul << 4) +#define PIN_PB02F_TCC3_WO2 34L /**< \brief TCC3 signal: WO2 on PB02 mux F */ +#define MUX_PB02F_TCC3_WO2 5L +#define PINMUX_PB02F_TCC3_WO2 ((PIN_PB02F_TCC3_WO2 << 16) | MUX_PB02F_TCC3_WO2) +#define PORT_PB02F_TCC3_WO2 (1ul << 2) +#define PIN_PA05F_TCC3_WO3 5L /**< \brief TCC3 signal: WO3 on PA05 mux F */ +#define MUX_PA05F_TCC3_WO3 5L +#define PINMUX_PA05F_TCC3_WO3 ((PIN_PA05F_TCC3_WO3 << 16) | MUX_PA05F_TCC3_WO3) +#define PORT_PA05F_TCC3_WO3 (1ul << 5) +#define PIN_PB03F_TCC3_WO3 35L /**< \brief TCC3 signal: WO3 on PB03 mux F */ +#define MUX_PB03F_TCC3_WO3 5L +#define PINMUX_PB03F_TCC3_WO3 ((PIN_PB03F_TCC3_WO3 << 16) | MUX_PB03F_TCC3_WO3) +#define PORT_PB03F_TCC3_WO3 (1ul << 3) +#define PIN_PA06F_TCC3_WO4 6L /**< \brief TCC3 signal: WO4 on PA06 mux F */ +#define MUX_PA06F_TCC3_WO4 5L +#define PINMUX_PA06F_TCC3_WO4 ((PIN_PA06F_TCC3_WO4 << 16) | MUX_PA06F_TCC3_WO4) +#define PORT_PA06F_TCC3_WO4 (1ul << 6) +#define PIN_PA30F_TCC3_WO4 30L /**< \brief TCC3 signal: WO4 on PA30 mux F */ +#define MUX_PA30F_TCC3_WO4 5L +#define PINMUX_PA30F_TCC3_WO4 ((PIN_PA30F_TCC3_WO4 << 16) | MUX_PA30F_TCC3_WO4) +#define PORT_PA30F_TCC3_WO4 (1ul << 30) +#define PIN_PA07F_TCC3_WO5 7L /**< \brief TCC3 signal: WO5 on PA07 mux F */ +#define MUX_PA07F_TCC3_WO5 5L +#define PINMUX_PA07F_TCC3_WO5 ((PIN_PA07F_TCC3_WO5 << 16) | MUX_PA07F_TCC3_WO5) +#define PORT_PA07F_TCC3_WO5 (1ul << 7) +#define PIN_PA31F_TCC3_WO5 31L /**< \brief TCC3 signal: WO5 on PA31 mux F */ +#define MUX_PA31F_TCC3_WO5 5L +#define PINMUX_PA31F_TCC3_WO5 ((PIN_PA31F_TCC3_WO5 << 16) | MUX_PA31F_TCC3_WO5) +#define PORT_PA31F_TCC3_WO5 (1ul << 31) +#define PIN_PA27F_TCC3_WO6 27L /**< \brief TCC3 signal: WO6 on PA27 mux F */ +#define MUX_PA27F_TCC3_WO6 5L +#define PINMUX_PA27F_TCC3_WO6 ((PIN_PA27F_TCC3_WO6 << 16) | MUX_PA27F_TCC3_WO6) +#define PORT_PA27F_TCC3_WO6 (1ul << 27) +#define PIN_PB08F_TCC3_WO6 40L /**< \brief TCC3 signal: WO6 on PB08 mux F */ +#define MUX_PB08F_TCC3_WO6 5L +#define PINMUX_PB08F_TCC3_WO6 ((PIN_PB08F_TCC3_WO6 << 16) | MUX_PB08F_TCC3_WO6) +#define PORT_PB08F_TCC3_WO6 (1ul << 8) +#define PIN_PA28F_TCC3_WO7 28L /**< \brief TCC3 signal: WO7 on PA28 mux F */ +#define MUX_PA28F_TCC3_WO7 5L +#define PINMUX_PA28F_TCC3_WO7 ((PIN_PA28F_TCC3_WO7 << 16) | MUX_PA28F_TCC3_WO7) +#define PORT_PA28F_TCC3_WO7 (1ul << 28) +#define PIN_PB09F_TCC3_WO7 41L /**< \brief TCC3 signal: WO7 on PB09 mux F */ +#define MUX_PB09F_TCC3_WO7 5L +#define PINMUX_PB09F_TCC3_WO7 ((PIN_PB09F_TCC3_WO7 << 16) | MUX_PB09F_TCC3_WO7) +#define PORT_PB09F_TCC3_WO7 (1ul << 9) + +#endif /* _SAMD21J17D_PIO_ */ diff --git a/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/utils/cmsis/samd21/include/pio/samd21j18a.h b/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/utils/cmsis/samd21/include/pio/samd21j18a.h new file mode 100644 index 0000000..b1ac18f --- /dev/null +++ b/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/utils/cmsis/samd21/include/pio/samd21j18a.h @@ -0,0 +1,1182 @@ +/** + * \file + * + * \brief Peripheral I/O description for SAMD21J18A + * + * Copyright (c) 2014-2018 Microchip Technology Inc. and its subsidiaries. + * + * \asf_license_start + * + * \page License + * + * Subject to your compliance with these terms, you may use Microchip + * software and any derivatives exclusively with Microchip products. + * It is your responsibility to comply with third party license terms applicable + * to your use of third party software (including open source software) that + * may accompany Microchip software. + * + * THIS SOFTWARE IS SUPPLIED BY MICROCHIP "AS IS". NO WARRANTIES, + * WHETHER EXPRESS, IMPLIED OR STATUTORY, APPLY TO THIS SOFTWARE, + * INCLUDING ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, + * AND FITNESS FOR A PARTICULAR PURPOSE. IN NO EVENT WILL MICROCHIP BE + * LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL OR CONSEQUENTIAL + * LOSS, DAMAGE, COST OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE + * SOFTWARE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE + * POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT + * ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY + * RELATED TO THIS SOFTWARE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, + * THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THIS SOFTWARE. + * + * \asf_license_stop + * + */ +/* + * Support and FAQ: visit Microchip Support + */ + +#ifndef _SAMD21J18A_PIO_ +#define _SAMD21J18A_PIO_ + +#define PIN_PA00 0 /**< \brief Pin Number for PA00 */ +#define PORT_PA00 (1ul << 0) /**< \brief PORT Mask for PA00 */ +#define PIN_PA01 1 /**< \brief Pin Number for PA01 */ +#define PORT_PA01 (1ul << 1) /**< \brief PORT Mask for PA01 */ +#define PIN_PA02 2 /**< \brief Pin Number for PA02 */ +#define PORT_PA02 (1ul << 2) /**< \brief PORT Mask for PA02 */ +#define PIN_PA03 3 /**< \brief Pin Number for PA03 */ +#define PORT_PA03 (1ul << 3) /**< \brief PORT Mask for PA03 */ +#define PIN_PA04 4 /**< \brief Pin Number for PA04 */ +#define PORT_PA04 (1ul << 4) /**< \brief PORT Mask for PA04 */ +#define PIN_PA05 5 /**< \brief Pin Number for PA05 */ +#define PORT_PA05 (1ul << 5) /**< \brief PORT Mask for PA05 */ +#define PIN_PA06 6 /**< \brief Pin Number for PA06 */ +#define PORT_PA06 (1ul << 6) /**< \brief PORT Mask for PA06 */ +#define PIN_PA07 7 /**< \brief Pin Number for PA07 */ +#define PORT_PA07 (1ul << 7) /**< \brief PORT Mask for PA07 */ +#define PIN_PA08 8 /**< \brief Pin Number for PA08 */ +#define PORT_PA08 (1ul << 8) /**< \brief PORT Mask for PA08 */ +#define PIN_PA09 9 /**< \brief Pin Number for PA09 */ +#define PORT_PA09 (1ul << 9) /**< \brief PORT Mask for PA09 */ +#define PIN_PA10 10 /**< \brief Pin Number for PA10 */ +#define PORT_PA10 (1ul << 10) /**< \brief PORT Mask for PA10 */ +#define PIN_PA11 11 /**< \brief Pin Number for PA11 */ +#define PORT_PA11 (1ul << 11) /**< \brief PORT Mask for PA11 */ +#define PIN_PA12 12 /**< \brief Pin Number for PA12 */ +#define PORT_PA12 (1ul << 12) /**< \brief PORT Mask for PA12 */ +#define PIN_PA13 13 /**< \brief Pin Number for PA13 */ +#define PORT_PA13 (1ul << 13) /**< \brief PORT Mask for PA13 */ +#define PIN_PA14 14 /**< \brief Pin Number for PA14 */ +#define PORT_PA14 (1ul << 14) /**< \brief PORT Mask for PA14 */ +#define PIN_PA15 15 /**< \brief Pin Number for PA15 */ +#define PORT_PA15 (1ul << 15) /**< \brief PORT Mask for PA15 */ +#define PIN_PA16 16 /**< \brief Pin Number for PA16 */ +#define PORT_PA16 (1ul << 16) /**< \brief PORT Mask for PA16 */ +#define PIN_PA17 17 /**< \brief Pin Number for PA17 */ +#define PORT_PA17 (1ul << 17) /**< \brief PORT Mask for PA17 */ +#define PIN_PA18 18 /**< \brief Pin Number for PA18 */ +#define PORT_PA18 (1ul << 18) /**< \brief PORT Mask for PA18 */ +#define PIN_PA19 19 /**< \brief Pin Number for PA19 */ +#define PORT_PA19 (1ul << 19) /**< \brief PORT Mask for PA19 */ +#define PIN_PA20 20 /**< \brief Pin Number for PA20 */ +#define PORT_PA20 (1ul << 20) /**< \brief PORT Mask for PA20 */ +#define PIN_PA21 21 /**< \brief Pin Number for PA21 */ +#define PORT_PA21 (1ul << 21) /**< \brief PORT Mask for PA21 */ +#define PIN_PA22 22 /**< \brief Pin Number for PA22 */ +#define PORT_PA22 (1ul << 22) /**< \brief PORT Mask for PA22 */ +#define PIN_PA23 23 /**< \brief Pin Number for PA23 */ +#define PORT_PA23 (1ul << 23) /**< \brief PORT Mask for PA23 */ +#define PIN_PA24 24 /**< \brief Pin Number for PA24 */ +#define PORT_PA24 (1ul << 24) /**< \brief PORT Mask for PA24 */ +#define PIN_PA25 25 /**< \brief Pin Number for PA25 */ +#define PORT_PA25 (1ul << 25) /**< \brief PORT Mask for PA25 */ +#define PIN_PA27 27 /**< \brief Pin Number for PA27 */ +#define PORT_PA27 (1ul << 27) /**< \brief PORT Mask for PA27 */ +#define PIN_PA28 28 /**< \brief Pin Number for PA28 */ +#define PORT_PA28 (1ul << 28) /**< \brief PORT Mask for PA28 */ +#define PIN_PA30 30 /**< \brief Pin Number for PA30 */ +#define PORT_PA30 (1ul << 30) /**< \brief PORT Mask for PA30 */ +#define PIN_PA31 31 /**< \brief Pin Number for PA31 */ +#define PORT_PA31 (1ul << 31) /**< \brief PORT Mask for PA31 */ +#define PIN_PB00 32 /**< \brief Pin Number for PB00 */ +#define PORT_PB00 (1ul << 0) /**< \brief PORT Mask for PB00 */ +#define PIN_PB01 33 /**< \brief Pin Number for PB01 */ +#define PORT_PB01 (1ul << 1) /**< \brief PORT Mask for PB01 */ +#define PIN_PB02 34 /**< \brief Pin Number for PB02 */ +#define PORT_PB02 (1ul << 2) /**< \brief PORT Mask for PB02 */ +#define PIN_PB03 35 /**< \brief Pin Number for PB03 */ +#define PORT_PB03 (1ul << 3) /**< \brief PORT Mask for PB03 */ +#define PIN_PB04 36 /**< \brief Pin Number for PB04 */ +#define PORT_PB04 (1ul << 4) /**< \brief PORT Mask for PB04 */ +#define PIN_PB05 37 /**< \brief Pin Number for PB05 */ +#define PORT_PB05 (1ul << 5) /**< \brief PORT Mask for PB05 */ +#define PIN_PB06 38 /**< \brief Pin Number for PB06 */ +#define PORT_PB06 (1ul << 6) /**< \brief PORT Mask for PB06 */ +#define PIN_PB07 39 /**< \brief Pin Number for PB07 */ +#define PORT_PB07 (1ul << 7) /**< \brief PORT Mask for PB07 */ +#define PIN_PB08 40 /**< \brief Pin Number for PB08 */ +#define PORT_PB08 (1ul << 8) /**< \brief PORT Mask for PB08 */ +#define PIN_PB09 41 /**< \brief Pin Number for PB09 */ +#define PORT_PB09 (1ul << 9) /**< \brief PORT Mask for PB09 */ +#define PIN_PB10 42 /**< \brief Pin Number for PB10 */ +#define PORT_PB10 (1ul << 10) /**< \brief PORT Mask for PB10 */ +#define PIN_PB11 43 /**< \brief Pin Number for PB11 */ +#define PORT_PB11 (1ul << 11) /**< \brief PORT Mask for PB11 */ +#define PIN_PB12 44 /**< \brief Pin Number for PB12 */ +#define PORT_PB12 (1ul << 12) /**< \brief PORT Mask for PB12 */ +#define PIN_PB13 45 /**< \brief Pin Number for PB13 */ +#define PORT_PB13 (1ul << 13) /**< \brief PORT Mask for PB13 */ +#define PIN_PB14 46 /**< \brief Pin Number for PB14 */ +#define PORT_PB14 (1ul << 14) /**< \brief PORT Mask for PB14 */ +#define PIN_PB15 47 /**< \brief Pin Number for PB15 */ +#define PORT_PB15 (1ul << 15) /**< \brief PORT Mask for PB15 */ +#define PIN_PB16 48 /**< \brief Pin Number for PB16 */ +#define PORT_PB16 (1ul << 16) /**< \brief PORT Mask for PB16 */ +#define PIN_PB17 49 /**< \brief Pin Number for PB17 */ +#define PORT_PB17 (1ul << 17) /**< \brief PORT Mask for PB17 */ +#define PIN_PB22 54 /**< \brief Pin Number for PB22 */ +#define PORT_PB22 (1ul << 22) /**< \brief PORT Mask for PB22 */ +#define PIN_PB23 55 /**< \brief Pin Number for PB23 */ +#define PORT_PB23 (1ul << 23) /**< \brief PORT Mask for PB23 */ +#define PIN_PB30 62 /**< \brief Pin Number for PB30 */ +#define PORT_PB30 (1ul << 30) /**< \brief PORT Mask for PB30 */ +#define PIN_PB31 63 /**< \brief Pin Number for PB31 */ +#define PORT_PB31 (1ul << 31) /**< \brief PORT Mask for PB31 */ +/* ========== PORT definition for GCLK peripheral ========== */ +#define PIN_PB14H_GCLK_IO0 46L /**< \brief GCLK signal: IO0 on PB14 mux H */ +#define MUX_PB14H_GCLK_IO0 7L +#define PINMUX_PB14H_GCLK_IO0 ((PIN_PB14H_GCLK_IO0 << 16) | MUX_PB14H_GCLK_IO0) +#define PORT_PB14H_GCLK_IO0 (1ul << 14) +#define PIN_PB22H_GCLK_IO0 54L /**< \brief GCLK signal: IO0 on PB22 mux H */ +#define MUX_PB22H_GCLK_IO0 7L +#define PINMUX_PB22H_GCLK_IO0 ((PIN_PB22H_GCLK_IO0 << 16) | MUX_PB22H_GCLK_IO0) +#define PORT_PB22H_GCLK_IO0 (1ul << 22) +#define PIN_PA14H_GCLK_IO0 14L /**< \brief GCLK signal: IO0 on PA14 mux H */ +#define MUX_PA14H_GCLK_IO0 7L +#define PINMUX_PA14H_GCLK_IO0 ((PIN_PA14H_GCLK_IO0 << 16) | MUX_PA14H_GCLK_IO0) +#define PORT_PA14H_GCLK_IO0 (1ul << 14) +#define PIN_PA27H_GCLK_IO0 27L /**< \brief GCLK signal: IO0 on PA27 mux H */ +#define MUX_PA27H_GCLK_IO0 7L +#define PINMUX_PA27H_GCLK_IO0 ((PIN_PA27H_GCLK_IO0 << 16) | MUX_PA27H_GCLK_IO0) +#define PORT_PA27H_GCLK_IO0 (1ul << 27) +#define PIN_PA28H_GCLK_IO0 28L /**< \brief GCLK signal: IO0 on PA28 mux H */ +#define MUX_PA28H_GCLK_IO0 7L +#define PINMUX_PA28H_GCLK_IO0 ((PIN_PA28H_GCLK_IO0 << 16) | MUX_PA28H_GCLK_IO0) +#define PORT_PA28H_GCLK_IO0 (1ul << 28) +#define PIN_PA30H_GCLK_IO0 30L /**< \brief GCLK signal: IO0 on PA30 mux H */ +#define MUX_PA30H_GCLK_IO0 7L +#define PINMUX_PA30H_GCLK_IO0 ((PIN_PA30H_GCLK_IO0 << 16) | MUX_PA30H_GCLK_IO0) +#define PORT_PA30H_GCLK_IO0 (1ul << 30) +#define PIN_PB15H_GCLK_IO1 47L /**< \brief GCLK signal: IO1 on PB15 mux H */ +#define MUX_PB15H_GCLK_IO1 7L +#define PINMUX_PB15H_GCLK_IO1 ((PIN_PB15H_GCLK_IO1 << 16) | MUX_PB15H_GCLK_IO1) +#define PORT_PB15H_GCLK_IO1 (1ul << 15) +#define PIN_PB23H_GCLK_IO1 55L /**< \brief GCLK signal: IO1 on PB23 mux H */ +#define MUX_PB23H_GCLK_IO1 7L +#define PINMUX_PB23H_GCLK_IO1 ((PIN_PB23H_GCLK_IO1 << 16) | MUX_PB23H_GCLK_IO1) +#define PORT_PB23H_GCLK_IO1 (1ul << 23) +#define PIN_PA15H_GCLK_IO1 15L /**< \brief GCLK signal: IO1 on PA15 mux H */ +#define MUX_PA15H_GCLK_IO1 7L +#define PINMUX_PA15H_GCLK_IO1 ((PIN_PA15H_GCLK_IO1 << 16) | MUX_PA15H_GCLK_IO1) +#define PORT_PA15H_GCLK_IO1 (1ul << 15) +#define PIN_PB16H_GCLK_IO2 48L /**< \brief GCLK signal: IO2 on PB16 mux H */ +#define MUX_PB16H_GCLK_IO2 7L +#define PINMUX_PB16H_GCLK_IO2 ((PIN_PB16H_GCLK_IO2 << 16) | MUX_PB16H_GCLK_IO2) +#define PORT_PB16H_GCLK_IO2 (1ul << 16) +#define PIN_PA16H_GCLK_IO2 16L /**< \brief GCLK signal: IO2 on PA16 mux H */ +#define MUX_PA16H_GCLK_IO2 7L +#define PINMUX_PA16H_GCLK_IO2 ((PIN_PA16H_GCLK_IO2 << 16) | MUX_PA16H_GCLK_IO2) +#define PORT_PA16H_GCLK_IO2 (1ul << 16) +#define PIN_PA17H_GCLK_IO3 17L /**< \brief GCLK signal: IO3 on PA17 mux H */ +#define MUX_PA17H_GCLK_IO3 7L +#define PINMUX_PA17H_GCLK_IO3 ((PIN_PA17H_GCLK_IO3 << 16) | MUX_PA17H_GCLK_IO3) +#define PORT_PA17H_GCLK_IO3 (1ul << 17) +#define PIN_PB17H_GCLK_IO3 49L /**< \brief GCLK signal: IO3 on PB17 mux H */ +#define MUX_PB17H_GCLK_IO3 7L +#define PINMUX_PB17H_GCLK_IO3 ((PIN_PB17H_GCLK_IO3 << 16) | MUX_PB17H_GCLK_IO3) +#define PORT_PB17H_GCLK_IO3 (1ul << 17) +#define PIN_PA10H_GCLK_IO4 10L /**< \brief GCLK signal: IO4 on PA10 mux H */ +#define MUX_PA10H_GCLK_IO4 7L +#define PINMUX_PA10H_GCLK_IO4 ((PIN_PA10H_GCLK_IO4 << 16) | MUX_PA10H_GCLK_IO4) +#define PORT_PA10H_GCLK_IO4 (1ul << 10) +#define PIN_PA20H_GCLK_IO4 20L /**< \brief GCLK signal: IO4 on PA20 mux H */ +#define MUX_PA20H_GCLK_IO4 7L +#define PINMUX_PA20H_GCLK_IO4 ((PIN_PA20H_GCLK_IO4 << 16) | MUX_PA20H_GCLK_IO4) +#define PORT_PA20H_GCLK_IO4 (1ul << 20) +#define PIN_PB10H_GCLK_IO4 42L /**< \brief GCLK signal: IO4 on PB10 mux H */ +#define MUX_PB10H_GCLK_IO4 7L +#define PINMUX_PB10H_GCLK_IO4 ((PIN_PB10H_GCLK_IO4 << 16) | MUX_PB10H_GCLK_IO4) +#define PORT_PB10H_GCLK_IO4 (1ul << 10) +#define PIN_PA11H_GCLK_IO5 11L /**< \brief GCLK signal: IO5 on PA11 mux H */ +#define MUX_PA11H_GCLK_IO5 7L +#define PINMUX_PA11H_GCLK_IO5 ((PIN_PA11H_GCLK_IO5 << 16) | MUX_PA11H_GCLK_IO5) +#define PORT_PA11H_GCLK_IO5 (1ul << 11) +#define PIN_PA21H_GCLK_IO5 21L /**< \brief GCLK signal: IO5 on PA21 mux H */ +#define MUX_PA21H_GCLK_IO5 7L +#define PINMUX_PA21H_GCLK_IO5 ((PIN_PA21H_GCLK_IO5 << 16) | MUX_PA21H_GCLK_IO5) +#define PORT_PA21H_GCLK_IO5 (1ul << 21) +#define PIN_PB11H_GCLK_IO5 43L /**< \brief GCLK signal: IO5 on PB11 mux H */ +#define MUX_PB11H_GCLK_IO5 7L +#define PINMUX_PB11H_GCLK_IO5 ((PIN_PB11H_GCLK_IO5 << 16) | MUX_PB11H_GCLK_IO5) +#define PORT_PB11H_GCLK_IO5 (1ul << 11) +#define PIN_PA22H_GCLK_IO6 22L /**< \brief GCLK signal: IO6 on PA22 mux H */ +#define MUX_PA22H_GCLK_IO6 7L +#define PINMUX_PA22H_GCLK_IO6 ((PIN_PA22H_GCLK_IO6 << 16) | MUX_PA22H_GCLK_IO6) +#define PORT_PA22H_GCLK_IO6 (1ul << 22) +#define PIN_PB12H_GCLK_IO6 44L /**< \brief GCLK signal: IO6 on PB12 mux H */ +#define MUX_PB12H_GCLK_IO6 7L +#define PINMUX_PB12H_GCLK_IO6 ((PIN_PB12H_GCLK_IO6 << 16) | MUX_PB12H_GCLK_IO6) +#define PORT_PB12H_GCLK_IO6 (1ul << 12) +#define PIN_PA23H_GCLK_IO7 23L /**< \brief GCLK signal: IO7 on PA23 mux H */ +#define MUX_PA23H_GCLK_IO7 7L +#define PINMUX_PA23H_GCLK_IO7 ((PIN_PA23H_GCLK_IO7 << 16) | MUX_PA23H_GCLK_IO7) +#define PORT_PA23H_GCLK_IO7 (1ul << 23) +#define PIN_PB13H_GCLK_IO7 45L /**< \brief GCLK signal: IO7 on PB13 mux H */ +#define MUX_PB13H_GCLK_IO7 7L +#define PINMUX_PB13H_GCLK_IO7 ((PIN_PB13H_GCLK_IO7 << 16) | MUX_PB13H_GCLK_IO7) +#define PORT_PB13H_GCLK_IO7 (1ul << 13) +/* ========== PORT definition for EIC peripheral ========== */ +#define PIN_PA16A_EIC_EXTINT0 16L /**< \brief EIC signal: EXTINT0 on PA16 mux A */ +#define MUX_PA16A_EIC_EXTINT0 0L +#define PINMUX_PA16A_EIC_EXTINT0 ((PIN_PA16A_EIC_EXTINT0 << 16) | MUX_PA16A_EIC_EXTINT0) +#define PORT_PA16A_EIC_EXTINT0 (1ul << 16) +#define PIN_PB00A_EIC_EXTINT0 32L /**< \brief EIC signal: EXTINT0 on PB00 mux A */ +#define MUX_PB00A_EIC_EXTINT0 0L +#define PINMUX_PB00A_EIC_EXTINT0 ((PIN_PB00A_EIC_EXTINT0 << 16) | MUX_PB00A_EIC_EXTINT0) +#define PORT_PB00A_EIC_EXTINT0 (1ul << 0) +#define PIN_PB16A_EIC_EXTINT0 48L /**< \brief EIC signal: EXTINT0 on PB16 mux A */ +#define MUX_PB16A_EIC_EXTINT0 0L +#define PINMUX_PB16A_EIC_EXTINT0 ((PIN_PB16A_EIC_EXTINT0 << 16) | MUX_PB16A_EIC_EXTINT0) +#define PORT_PB16A_EIC_EXTINT0 (1ul << 16) +#define PIN_PA00A_EIC_EXTINT0 0L /**< \brief EIC signal: EXTINT0 on PA00 mux A */ +#define MUX_PA00A_EIC_EXTINT0 0L +#define PINMUX_PA00A_EIC_EXTINT0 ((PIN_PA00A_EIC_EXTINT0 << 16) | MUX_PA00A_EIC_EXTINT0) +#define PORT_PA00A_EIC_EXTINT0 (1ul << 0) +#define PIN_PA17A_EIC_EXTINT1 17L /**< \brief EIC signal: EXTINT1 on PA17 mux A */ +#define MUX_PA17A_EIC_EXTINT1 0L +#define PINMUX_PA17A_EIC_EXTINT1 ((PIN_PA17A_EIC_EXTINT1 << 16) | MUX_PA17A_EIC_EXTINT1) +#define PORT_PA17A_EIC_EXTINT1 (1ul << 17) +#define PIN_PB01A_EIC_EXTINT1 33L /**< \brief EIC signal: EXTINT1 on PB01 mux A */ +#define MUX_PB01A_EIC_EXTINT1 0L +#define PINMUX_PB01A_EIC_EXTINT1 ((PIN_PB01A_EIC_EXTINT1 << 16) | MUX_PB01A_EIC_EXTINT1) +#define PORT_PB01A_EIC_EXTINT1 (1ul << 1) +#define PIN_PB17A_EIC_EXTINT1 49L /**< \brief EIC signal: EXTINT1 on PB17 mux A */ +#define MUX_PB17A_EIC_EXTINT1 0L +#define PINMUX_PB17A_EIC_EXTINT1 ((PIN_PB17A_EIC_EXTINT1 << 16) | MUX_PB17A_EIC_EXTINT1) +#define PORT_PB17A_EIC_EXTINT1 (1ul << 17) +#define PIN_PA01A_EIC_EXTINT1 1L /**< \brief EIC signal: EXTINT1 on PA01 mux A */ +#define MUX_PA01A_EIC_EXTINT1 0L +#define PINMUX_PA01A_EIC_EXTINT1 ((PIN_PA01A_EIC_EXTINT1 << 16) | MUX_PA01A_EIC_EXTINT1) +#define PORT_PA01A_EIC_EXTINT1 (1ul << 1) +#define PIN_PA18A_EIC_EXTINT2 18L /**< \brief EIC signal: EXTINT2 on PA18 mux A */ +#define MUX_PA18A_EIC_EXTINT2 0L +#define PINMUX_PA18A_EIC_EXTINT2 ((PIN_PA18A_EIC_EXTINT2 << 16) | MUX_PA18A_EIC_EXTINT2) +#define PORT_PA18A_EIC_EXTINT2 (1ul << 18) +#define PIN_PA02A_EIC_EXTINT2 2L /**< \brief EIC signal: EXTINT2 on PA02 mux A */ +#define MUX_PA02A_EIC_EXTINT2 0L +#define PINMUX_PA02A_EIC_EXTINT2 ((PIN_PA02A_EIC_EXTINT2 << 16) | MUX_PA02A_EIC_EXTINT2) +#define PORT_PA02A_EIC_EXTINT2 (1ul << 2) +#define PIN_PB02A_EIC_EXTINT2 34L /**< \brief EIC signal: EXTINT2 on PB02 mux A */ +#define MUX_PB02A_EIC_EXTINT2 0L +#define PINMUX_PB02A_EIC_EXTINT2 ((PIN_PB02A_EIC_EXTINT2 << 16) | MUX_PB02A_EIC_EXTINT2) +#define PORT_PB02A_EIC_EXTINT2 (1ul << 2) +#define PIN_PA03A_EIC_EXTINT3 3L /**< \brief EIC signal: EXTINT3 on PA03 mux A */ +#define MUX_PA03A_EIC_EXTINT3 0L +#define PINMUX_PA03A_EIC_EXTINT3 ((PIN_PA03A_EIC_EXTINT3 << 16) | MUX_PA03A_EIC_EXTINT3) +#define PORT_PA03A_EIC_EXTINT3 (1ul << 3) +#define PIN_PA19A_EIC_EXTINT3 19L /**< \brief EIC signal: EXTINT3 on PA19 mux A */ +#define MUX_PA19A_EIC_EXTINT3 0L +#define PINMUX_PA19A_EIC_EXTINT3 ((PIN_PA19A_EIC_EXTINT3 << 16) | MUX_PA19A_EIC_EXTINT3) +#define PORT_PA19A_EIC_EXTINT3 (1ul << 19) +#define PIN_PB03A_EIC_EXTINT3 35L /**< \brief EIC signal: EXTINT3 on PB03 mux A */ +#define MUX_PB03A_EIC_EXTINT3 0L +#define PINMUX_PB03A_EIC_EXTINT3 ((PIN_PB03A_EIC_EXTINT3 << 16) | MUX_PB03A_EIC_EXTINT3) +#define PORT_PB03A_EIC_EXTINT3 (1ul << 3) +#define PIN_PA04A_EIC_EXTINT4 4L /**< \brief EIC signal: EXTINT4 on PA04 mux A */ +#define MUX_PA04A_EIC_EXTINT4 0L +#define PINMUX_PA04A_EIC_EXTINT4 ((PIN_PA04A_EIC_EXTINT4 << 16) | MUX_PA04A_EIC_EXTINT4) +#define PORT_PA04A_EIC_EXTINT4 (1ul << 4) +#define PIN_PA20A_EIC_EXTINT4 20L /**< \brief EIC signal: EXTINT4 on PA20 mux A */ +#define MUX_PA20A_EIC_EXTINT4 0L +#define PINMUX_PA20A_EIC_EXTINT4 ((PIN_PA20A_EIC_EXTINT4 << 16) | MUX_PA20A_EIC_EXTINT4) +#define PORT_PA20A_EIC_EXTINT4 (1ul << 20) +#define PIN_PB04A_EIC_EXTINT4 36L /**< \brief EIC signal: EXTINT4 on PB04 mux A */ +#define MUX_PB04A_EIC_EXTINT4 0L +#define PINMUX_PB04A_EIC_EXTINT4 ((PIN_PB04A_EIC_EXTINT4 << 16) | MUX_PB04A_EIC_EXTINT4) +#define PORT_PB04A_EIC_EXTINT4 (1ul << 4) +#define PIN_PA05A_EIC_EXTINT5 5L /**< \brief EIC signal: EXTINT5 on PA05 mux A */ +#define MUX_PA05A_EIC_EXTINT5 0L +#define PINMUX_PA05A_EIC_EXTINT5 ((PIN_PA05A_EIC_EXTINT5 << 16) | MUX_PA05A_EIC_EXTINT5) +#define PORT_PA05A_EIC_EXTINT5 (1ul << 5) +#define PIN_PA21A_EIC_EXTINT5 21L /**< \brief EIC signal: EXTINT5 on PA21 mux A */ +#define MUX_PA21A_EIC_EXTINT5 0L +#define PINMUX_PA21A_EIC_EXTINT5 ((PIN_PA21A_EIC_EXTINT5 << 16) | MUX_PA21A_EIC_EXTINT5) +#define PORT_PA21A_EIC_EXTINT5 (1ul << 21) +#define PIN_PB05A_EIC_EXTINT5 37L /**< \brief EIC signal: EXTINT5 on PB05 mux A */ +#define MUX_PB05A_EIC_EXTINT5 0L +#define PINMUX_PB05A_EIC_EXTINT5 ((PIN_PB05A_EIC_EXTINT5 << 16) | MUX_PB05A_EIC_EXTINT5) +#define PORT_PB05A_EIC_EXTINT5 (1ul << 5) +#define PIN_PA06A_EIC_EXTINT6 6L /**< \brief EIC signal: EXTINT6 on PA06 mux A */ +#define MUX_PA06A_EIC_EXTINT6 0L +#define PINMUX_PA06A_EIC_EXTINT6 ((PIN_PA06A_EIC_EXTINT6 << 16) | MUX_PA06A_EIC_EXTINT6) +#define PORT_PA06A_EIC_EXTINT6 (1ul << 6) +#define PIN_PA22A_EIC_EXTINT6 22L /**< \brief EIC signal: EXTINT6 on PA22 mux A */ +#define MUX_PA22A_EIC_EXTINT6 0L +#define PINMUX_PA22A_EIC_EXTINT6 ((PIN_PA22A_EIC_EXTINT6 << 16) | MUX_PA22A_EIC_EXTINT6) +#define PORT_PA22A_EIC_EXTINT6 (1ul << 22) +#define PIN_PB06A_EIC_EXTINT6 38L /**< \brief EIC signal: EXTINT6 on PB06 mux A */ +#define MUX_PB06A_EIC_EXTINT6 0L +#define PINMUX_PB06A_EIC_EXTINT6 ((PIN_PB06A_EIC_EXTINT6 << 16) | MUX_PB06A_EIC_EXTINT6) +#define PORT_PB06A_EIC_EXTINT6 (1ul << 6) +#define PIN_PB22A_EIC_EXTINT6 54L /**< \brief EIC signal: EXTINT6 on PB22 mux A */ +#define MUX_PB22A_EIC_EXTINT6 0L +#define PINMUX_PB22A_EIC_EXTINT6 ((PIN_PB22A_EIC_EXTINT6 << 16) | MUX_PB22A_EIC_EXTINT6) +#define PORT_PB22A_EIC_EXTINT6 (1ul << 22) +#define PIN_PA07A_EIC_EXTINT7 7L /**< \brief EIC signal: EXTINT7 on PA07 mux A */ +#define MUX_PA07A_EIC_EXTINT7 0L +#define PINMUX_PA07A_EIC_EXTINT7 ((PIN_PA07A_EIC_EXTINT7 << 16) | MUX_PA07A_EIC_EXTINT7) +#define PORT_PA07A_EIC_EXTINT7 (1ul << 7) +#define PIN_PA23A_EIC_EXTINT7 23L /**< \brief EIC signal: EXTINT7 on PA23 mux A */ +#define MUX_PA23A_EIC_EXTINT7 0L +#define PINMUX_PA23A_EIC_EXTINT7 ((PIN_PA23A_EIC_EXTINT7 << 16) | MUX_PA23A_EIC_EXTINT7) +#define PORT_PA23A_EIC_EXTINT7 (1ul << 23) +#define PIN_PB07A_EIC_EXTINT7 39L /**< \brief EIC signal: EXTINT7 on PB07 mux A */ +#define MUX_PB07A_EIC_EXTINT7 0L +#define PINMUX_PB07A_EIC_EXTINT7 ((PIN_PB07A_EIC_EXTINT7 << 16) | MUX_PB07A_EIC_EXTINT7) +#define PORT_PB07A_EIC_EXTINT7 (1ul << 7) +#define PIN_PB23A_EIC_EXTINT7 55L /**< \brief EIC signal: EXTINT7 on PB23 mux A */ +#define MUX_PB23A_EIC_EXTINT7 0L +#define PINMUX_PB23A_EIC_EXTINT7 ((PIN_PB23A_EIC_EXTINT7 << 16) | MUX_PB23A_EIC_EXTINT7) +#define PORT_PB23A_EIC_EXTINT7 (1ul << 23) +#define PIN_PA28A_EIC_EXTINT8 28L /**< \brief EIC signal: EXTINT8 on PA28 mux A */ +#define MUX_PA28A_EIC_EXTINT8 0L +#define PINMUX_PA28A_EIC_EXTINT8 ((PIN_PA28A_EIC_EXTINT8 << 16) | MUX_PA28A_EIC_EXTINT8) +#define PORT_PA28A_EIC_EXTINT8 (1ul << 28) +#define PIN_PB08A_EIC_EXTINT8 40L /**< \brief EIC signal: EXTINT8 on PB08 mux A */ +#define MUX_PB08A_EIC_EXTINT8 0L +#define PINMUX_PB08A_EIC_EXTINT8 ((PIN_PB08A_EIC_EXTINT8 << 16) | MUX_PB08A_EIC_EXTINT8) +#define PORT_PB08A_EIC_EXTINT8 (1ul << 8) +#define PIN_PA09A_EIC_EXTINT9 9L /**< \brief EIC signal: EXTINT9 on PA09 mux A */ +#define MUX_PA09A_EIC_EXTINT9 0L +#define PINMUX_PA09A_EIC_EXTINT9 ((PIN_PA09A_EIC_EXTINT9 << 16) | MUX_PA09A_EIC_EXTINT9) +#define PORT_PA09A_EIC_EXTINT9 (1ul << 9) +#define PIN_PB09A_EIC_EXTINT9 41L /**< \brief EIC signal: EXTINT9 on PB09 mux A */ +#define MUX_PB09A_EIC_EXTINT9 0L +#define PINMUX_PB09A_EIC_EXTINT9 ((PIN_PB09A_EIC_EXTINT9 << 16) | MUX_PB09A_EIC_EXTINT9) +#define PORT_PB09A_EIC_EXTINT9 (1ul << 9) +#define PIN_PA10A_EIC_EXTINT10 10L /**< \brief EIC signal: EXTINT10 on PA10 mux A */ +#define MUX_PA10A_EIC_EXTINT10 0L +#define PINMUX_PA10A_EIC_EXTINT10 ((PIN_PA10A_EIC_EXTINT10 << 16) | MUX_PA10A_EIC_EXTINT10) +#define PORT_PA10A_EIC_EXTINT10 (1ul << 10) +#define PIN_PA30A_EIC_EXTINT10 30L /**< \brief EIC signal: EXTINT10 on PA30 mux A */ +#define MUX_PA30A_EIC_EXTINT10 0L +#define PINMUX_PA30A_EIC_EXTINT10 ((PIN_PA30A_EIC_EXTINT10 << 16) | MUX_PA30A_EIC_EXTINT10) +#define PORT_PA30A_EIC_EXTINT10 (1ul << 30) +#define PIN_PB10A_EIC_EXTINT10 42L /**< \brief EIC signal: EXTINT10 on PB10 mux A */ +#define MUX_PB10A_EIC_EXTINT10 0L +#define PINMUX_PB10A_EIC_EXTINT10 ((PIN_PB10A_EIC_EXTINT10 << 16) | MUX_PB10A_EIC_EXTINT10) +#define PORT_PB10A_EIC_EXTINT10 (1ul << 10) +#define PIN_PA11A_EIC_EXTINT11 11L /**< \brief EIC signal: EXTINT11 on PA11 mux A */ +#define MUX_PA11A_EIC_EXTINT11 0L +#define PINMUX_PA11A_EIC_EXTINT11 ((PIN_PA11A_EIC_EXTINT11 << 16) | MUX_PA11A_EIC_EXTINT11) +#define PORT_PA11A_EIC_EXTINT11 (1ul << 11) +#define PIN_PA31A_EIC_EXTINT11 31L /**< \brief EIC signal: EXTINT11 on PA31 mux A */ +#define MUX_PA31A_EIC_EXTINT11 0L +#define PINMUX_PA31A_EIC_EXTINT11 ((PIN_PA31A_EIC_EXTINT11 << 16) | MUX_PA31A_EIC_EXTINT11) +#define PORT_PA31A_EIC_EXTINT11 (1ul << 31) +#define PIN_PB11A_EIC_EXTINT11 43L /**< \brief EIC signal: EXTINT11 on PB11 mux A */ +#define MUX_PB11A_EIC_EXTINT11 0L +#define PINMUX_PB11A_EIC_EXTINT11 ((PIN_PB11A_EIC_EXTINT11 << 16) | MUX_PB11A_EIC_EXTINT11) +#define PORT_PB11A_EIC_EXTINT11 (1ul << 11) +#define PIN_PA12A_EIC_EXTINT12 12L /**< \brief EIC signal: EXTINT12 on PA12 mux A */ +#define MUX_PA12A_EIC_EXTINT12 0L +#define PINMUX_PA12A_EIC_EXTINT12 ((PIN_PA12A_EIC_EXTINT12 << 16) | MUX_PA12A_EIC_EXTINT12) +#define PORT_PA12A_EIC_EXTINT12 (1ul << 12) +#define PIN_PA24A_EIC_EXTINT12 24L /**< \brief EIC signal: EXTINT12 on PA24 mux A */ +#define MUX_PA24A_EIC_EXTINT12 0L +#define PINMUX_PA24A_EIC_EXTINT12 ((PIN_PA24A_EIC_EXTINT12 << 16) | MUX_PA24A_EIC_EXTINT12) +#define PORT_PA24A_EIC_EXTINT12 (1ul << 24) +#define PIN_PB12A_EIC_EXTINT12 44L /**< \brief EIC signal: EXTINT12 on PB12 mux A */ +#define MUX_PB12A_EIC_EXTINT12 0L +#define PINMUX_PB12A_EIC_EXTINT12 ((PIN_PB12A_EIC_EXTINT12 << 16) | MUX_PB12A_EIC_EXTINT12) +#define PORT_PB12A_EIC_EXTINT12 (1ul << 12) +#define PIN_PA13A_EIC_EXTINT13 13L /**< \brief EIC signal: EXTINT13 on PA13 mux A */ +#define MUX_PA13A_EIC_EXTINT13 0L +#define PINMUX_PA13A_EIC_EXTINT13 ((PIN_PA13A_EIC_EXTINT13 << 16) | MUX_PA13A_EIC_EXTINT13) +#define PORT_PA13A_EIC_EXTINT13 (1ul << 13) +#define PIN_PA25A_EIC_EXTINT13 25L /**< \brief EIC signal: EXTINT13 on PA25 mux A */ +#define MUX_PA25A_EIC_EXTINT13 0L +#define PINMUX_PA25A_EIC_EXTINT13 ((PIN_PA25A_EIC_EXTINT13 << 16) | MUX_PA25A_EIC_EXTINT13) +#define PORT_PA25A_EIC_EXTINT13 (1ul << 25) +#define PIN_PB13A_EIC_EXTINT13 45L /**< \brief EIC signal: EXTINT13 on PB13 mux A */ +#define MUX_PB13A_EIC_EXTINT13 0L +#define PINMUX_PB13A_EIC_EXTINT13 ((PIN_PB13A_EIC_EXTINT13 << 16) | MUX_PB13A_EIC_EXTINT13) +#define PORT_PB13A_EIC_EXTINT13 (1ul << 13) +#define PIN_PB14A_EIC_EXTINT14 46L /**< \brief EIC signal: EXTINT14 on PB14 mux A */ +#define MUX_PB14A_EIC_EXTINT14 0L +#define PINMUX_PB14A_EIC_EXTINT14 ((PIN_PB14A_EIC_EXTINT14 << 16) | MUX_PB14A_EIC_EXTINT14) +#define PORT_PB14A_EIC_EXTINT14 (1ul << 14) +#define PIN_PB30A_EIC_EXTINT14 62L /**< \brief EIC signal: EXTINT14 on PB30 mux A */ +#define MUX_PB30A_EIC_EXTINT14 0L +#define PINMUX_PB30A_EIC_EXTINT14 ((PIN_PB30A_EIC_EXTINT14 << 16) | MUX_PB30A_EIC_EXTINT14) +#define PORT_PB30A_EIC_EXTINT14 (1ul << 30) +#define PIN_PA14A_EIC_EXTINT14 14L /**< \brief EIC signal: EXTINT14 on PA14 mux A */ +#define MUX_PA14A_EIC_EXTINT14 0L +#define PINMUX_PA14A_EIC_EXTINT14 ((PIN_PA14A_EIC_EXTINT14 << 16) | MUX_PA14A_EIC_EXTINT14) +#define PORT_PA14A_EIC_EXTINT14 (1ul << 14) +#define PIN_PA15A_EIC_EXTINT15 15L /**< \brief EIC signal: EXTINT15 on PA15 mux A */ +#define MUX_PA15A_EIC_EXTINT15 0L +#define PINMUX_PA15A_EIC_EXTINT15 ((PIN_PA15A_EIC_EXTINT15 << 16) | MUX_PA15A_EIC_EXTINT15) +#define PORT_PA15A_EIC_EXTINT15 (1ul << 15) +#define PIN_PA27A_EIC_EXTINT15 27L /**< \brief EIC signal: EXTINT15 on PA27 mux A */ +#define MUX_PA27A_EIC_EXTINT15 0L +#define PINMUX_PA27A_EIC_EXTINT15 ((PIN_PA27A_EIC_EXTINT15 << 16) | MUX_PA27A_EIC_EXTINT15) +#define PORT_PA27A_EIC_EXTINT15 (1ul << 27) +#define PIN_PB15A_EIC_EXTINT15 47L /**< \brief EIC signal: EXTINT15 on PB15 mux A */ +#define MUX_PB15A_EIC_EXTINT15 0L +#define PINMUX_PB15A_EIC_EXTINT15 ((PIN_PB15A_EIC_EXTINT15 << 16) | MUX_PB15A_EIC_EXTINT15) +#define PORT_PB15A_EIC_EXTINT15 (1ul << 15) +#define PIN_PB31A_EIC_EXTINT15 63L /**< \brief EIC signal: EXTINT15 on PB31 mux A */ +#define MUX_PB31A_EIC_EXTINT15 0L +#define PINMUX_PB31A_EIC_EXTINT15 ((PIN_PB31A_EIC_EXTINT15 << 16) | MUX_PB31A_EIC_EXTINT15) +#define PORT_PB31A_EIC_EXTINT15 (1ul << 31) +#define PIN_PA08A_EIC_NMI 8L /**< \brief EIC signal: NMI on PA08 mux A */ +#define MUX_PA08A_EIC_NMI 0L +#define PINMUX_PA08A_EIC_NMI ((PIN_PA08A_EIC_NMI << 16) | MUX_PA08A_EIC_NMI) +#define PORT_PA08A_EIC_NMI (1ul << 8) +/* ========== PORT definition for USB peripheral ========== */ +#define PIN_PA24G_USB_DM 24L /**< \brief USB signal: DM on PA24 mux G */ +#define MUX_PA24G_USB_DM 6L +#define PINMUX_PA24G_USB_DM ((PIN_PA24G_USB_DM << 16) | MUX_PA24G_USB_DM) +#define PORT_PA24G_USB_DM (1ul << 24) +#define PIN_PA25G_USB_DP 25L /**< \brief USB signal: DP on PA25 mux G */ +#define MUX_PA25G_USB_DP 6L +#define PINMUX_PA25G_USB_DP ((PIN_PA25G_USB_DP << 16) | MUX_PA25G_USB_DP) +#define PORT_PA25G_USB_DP (1ul << 25) +#define PIN_PA23G_USB_SOF_1KHZ 23L /**< \brief USB signal: SOF_1KHZ on PA23 mux G */ +#define MUX_PA23G_USB_SOF_1KHZ 6L +#define PINMUX_PA23G_USB_SOF_1KHZ ((PIN_PA23G_USB_SOF_1KHZ << 16) | MUX_PA23G_USB_SOF_1KHZ) +#define PORT_PA23G_USB_SOF_1KHZ (1ul << 23) +/* ========== PORT definition for SERCOM0 peripheral ========== */ +#define PIN_PA04D_SERCOM0_PAD0 4L /**< \brief SERCOM0 signal: PAD0 on PA04 mux D */ +#define MUX_PA04D_SERCOM0_PAD0 3L +#define PINMUX_PA04D_SERCOM0_PAD0 ((PIN_PA04D_SERCOM0_PAD0 << 16) | MUX_PA04D_SERCOM0_PAD0) +#define PORT_PA04D_SERCOM0_PAD0 (1ul << 4) +#define PIN_PA08C_SERCOM0_PAD0 8L /**< \brief SERCOM0 signal: PAD0 on PA08 mux C */ +#define MUX_PA08C_SERCOM0_PAD0 2L +#define PINMUX_PA08C_SERCOM0_PAD0 ((PIN_PA08C_SERCOM0_PAD0 << 16) | MUX_PA08C_SERCOM0_PAD0) +#define PORT_PA08C_SERCOM0_PAD0 (1ul << 8) +#define PIN_PA05D_SERCOM0_PAD1 5L /**< \brief SERCOM0 signal: PAD1 on PA05 mux D */ +#define MUX_PA05D_SERCOM0_PAD1 3L +#define PINMUX_PA05D_SERCOM0_PAD1 ((PIN_PA05D_SERCOM0_PAD1 << 16) | MUX_PA05D_SERCOM0_PAD1) +#define PORT_PA05D_SERCOM0_PAD1 (1ul << 5) +#define PIN_PA09C_SERCOM0_PAD1 9L /**< \brief SERCOM0 signal: PAD1 on PA09 mux C */ +#define MUX_PA09C_SERCOM0_PAD1 2L +#define PINMUX_PA09C_SERCOM0_PAD1 ((PIN_PA09C_SERCOM0_PAD1 << 16) | MUX_PA09C_SERCOM0_PAD1) +#define PORT_PA09C_SERCOM0_PAD1 (1ul << 9) +#define PIN_PA06D_SERCOM0_PAD2 6L /**< \brief SERCOM0 signal: PAD2 on PA06 mux D */ +#define MUX_PA06D_SERCOM0_PAD2 3L +#define PINMUX_PA06D_SERCOM0_PAD2 ((PIN_PA06D_SERCOM0_PAD2 << 16) | MUX_PA06D_SERCOM0_PAD2) +#define PORT_PA06D_SERCOM0_PAD2 (1ul << 6) +#define PIN_PA10C_SERCOM0_PAD2 10L /**< \brief SERCOM0 signal: PAD2 on PA10 mux C */ +#define MUX_PA10C_SERCOM0_PAD2 2L +#define PINMUX_PA10C_SERCOM0_PAD2 ((PIN_PA10C_SERCOM0_PAD2 << 16) | MUX_PA10C_SERCOM0_PAD2) +#define PORT_PA10C_SERCOM0_PAD2 (1ul << 10) +#define PIN_PA07D_SERCOM0_PAD3 7L /**< \brief SERCOM0 signal: PAD3 on PA07 mux D */ +#define MUX_PA07D_SERCOM0_PAD3 3L +#define PINMUX_PA07D_SERCOM0_PAD3 ((PIN_PA07D_SERCOM0_PAD3 << 16) | MUX_PA07D_SERCOM0_PAD3) +#define PORT_PA07D_SERCOM0_PAD3 (1ul << 7) +#define PIN_PA11C_SERCOM0_PAD3 11L /**< \brief SERCOM0 signal: PAD3 on PA11 mux C */ +#define MUX_PA11C_SERCOM0_PAD3 2L +#define PINMUX_PA11C_SERCOM0_PAD3 ((PIN_PA11C_SERCOM0_PAD3 << 16) | MUX_PA11C_SERCOM0_PAD3) +#define PORT_PA11C_SERCOM0_PAD3 (1ul << 11) +/* ========== PORT definition for SERCOM1 peripheral ========== */ +#define PIN_PA16C_SERCOM1_PAD0 16L /**< \brief SERCOM1 signal: PAD0 on PA16 mux C */ +#define MUX_PA16C_SERCOM1_PAD0 2L +#define PINMUX_PA16C_SERCOM1_PAD0 ((PIN_PA16C_SERCOM1_PAD0 << 16) | MUX_PA16C_SERCOM1_PAD0) +#define PORT_PA16C_SERCOM1_PAD0 (1ul << 16) +#define PIN_PA00D_SERCOM1_PAD0 0L /**< \brief SERCOM1 signal: PAD0 on PA00 mux D */ +#define MUX_PA00D_SERCOM1_PAD0 3L +#define PINMUX_PA00D_SERCOM1_PAD0 ((PIN_PA00D_SERCOM1_PAD0 << 16) | MUX_PA00D_SERCOM1_PAD0) +#define PORT_PA00D_SERCOM1_PAD0 (1ul << 0) +#define PIN_PA17C_SERCOM1_PAD1 17L /**< \brief SERCOM1 signal: PAD1 on PA17 mux C */ +#define MUX_PA17C_SERCOM1_PAD1 2L +#define PINMUX_PA17C_SERCOM1_PAD1 ((PIN_PA17C_SERCOM1_PAD1 << 16) | MUX_PA17C_SERCOM1_PAD1) +#define PORT_PA17C_SERCOM1_PAD1 (1ul << 17) +#define PIN_PA01D_SERCOM1_PAD1 1L /**< \brief SERCOM1 signal: PAD1 on PA01 mux D */ +#define MUX_PA01D_SERCOM1_PAD1 3L +#define PINMUX_PA01D_SERCOM1_PAD1 ((PIN_PA01D_SERCOM1_PAD1 << 16) | MUX_PA01D_SERCOM1_PAD1) +#define PORT_PA01D_SERCOM1_PAD1 (1ul << 1) +#define PIN_PA30D_SERCOM1_PAD2 30L /**< \brief SERCOM1 signal: PAD2 on PA30 mux D */ +#define MUX_PA30D_SERCOM1_PAD2 3L +#define PINMUX_PA30D_SERCOM1_PAD2 ((PIN_PA30D_SERCOM1_PAD2 << 16) | MUX_PA30D_SERCOM1_PAD2) +#define PORT_PA30D_SERCOM1_PAD2 (1ul << 30) +#define PIN_PA18C_SERCOM1_PAD2 18L /**< \brief SERCOM1 signal: PAD2 on PA18 mux C */ +#define MUX_PA18C_SERCOM1_PAD2 2L +#define PINMUX_PA18C_SERCOM1_PAD2 ((PIN_PA18C_SERCOM1_PAD2 << 16) | MUX_PA18C_SERCOM1_PAD2) +#define PORT_PA18C_SERCOM1_PAD2 (1ul << 18) +#define PIN_PA31D_SERCOM1_PAD3 31L /**< \brief SERCOM1 signal: PAD3 on PA31 mux D */ +#define MUX_PA31D_SERCOM1_PAD3 3L +#define PINMUX_PA31D_SERCOM1_PAD3 ((PIN_PA31D_SERCOM1_PAD3 << 16) | MUX_PA31D_SERCOM1_PAD3) +#define PORT_PA31D_SERCOM1_PAD3 (1ul << 31) +#define PIN_PA19C_SERCOM1_PAD3 19L /**< \brief SERCOM1 signal: PAD3 on PA19 mux C */ +#define MUX_PA19C_SERCOM1_PAD3 2L +#define PINMUX_PA19C_SERCOM1_PAD3 ((PIN_PA19C_SERCOM1_PAD3 << 16) | MUX_PA19C_SERCOM1_PAD3) +#define PORT_PA19C_SERCOM1_PAD3 (1ul << 19) +/* ========== PORT definition for SERCOM2 peripheral ========== */ +#define PIN_PA08D_SERCOM2_PAD0 8L /**< \brief SERCOM2 signal: PAD0 on PA08 mux D */ +#define MUX_PA08D_SERCOM2_PAD0 3L +#define PINMUX_PA08D_SERCOM2_PAD0 ((PIN_PA08D_SERCOM2_PAD0 << 16) | MUX_PA08D_SERCOM2_PAD0) +#define PORT_PA08D_SERCOM2_PAD0 (1ul << 8) +#define PIN_PA12C_SERCOM2_PAD0 12L /**< \brief SERCOM2 signal: PAD0 on PA12 mux C */ +#define MUX_PA12C_SERCOM2_PAD0 2L +#define PINMUX_PA12C_SERCOM2_PAD0 ((PIN_PA12C_SERCOM2_PAD0 << 16) | MUX_PA12C_SERCOM2_PAD0) +#define PORT_PA12C_SERCOM2_PAD0 (1ul << 12) +#define PIN_PA09D_SERCOM2_PAD1 9L /**< \brief SERCOM2 signal: PAD1 on PA09 mux D */ +#define MUX_PA09D_SERCOM2_PAD1 3L +#define PINMUX_PA09D_SERCOM2_PAD1 ((PIN_PA09D_SERCOM2_PAD1 << 16) | MUX_PA09D_SERCOM2_PAD1) +#define PORT_PA09D_SERCOM2_PAD1 (1ul << 9) +#define PIN_PA13C_SERCOM2_PAD1 13L /**< \brief SERCOM2 signal: PAD1 on PA13 mux C */ +#define MUX_PA13C_SERCOM2_PAD1 2L +#define PINMUX_PA13C_SERCOM2_PAD1 ((PIN_PA13C_SERCOM2_PAD1 << 16) | MUX_PA13C_SERCOM2_PAD1) +#define PORT_PA13C_SERCOM2_PAD1 (1ul << 13) +#define PIN_PA10D_SERCOM2_PAD2 10L /**< \brief SERCOM2 signal: PAD2 on PA10 mux D */ +#define MUX_PA10D_SERCOM2_PAD2 3L +#define PINMUX_PA10D_SERCOM2_PAD2 ((PIN_PA10D_SERCOM2_PAD2 << 16) | MUX_PA10D_SERCOM2_PAD2) +#define PORT_PA10D_SERCOM2_PAD2 (1ul << 10) +#define PIN_PA14C_SERCOM2_PAD2 14L /**< \brief SERCOM2 signal: PAD2 on PA14 mux C */ +#define MUX_PA14C_SERCOM2_PAD2 2L +#define PINMUX_PA14C_SERCOM2_PAD2 ((PIN_PA14C_SERCOM2_PAD2 << 16) | MUX_PA14C_SERCOM2_PAD2) +#define PORT_PA14C_SERCOM2_PAD2 (1ul << 14) +#define PIN_PA11D_SERCOM2_PAD3 11L /**< \brief SERCOM2 signal: PAD3 on PA11 mux D */ +#define MUX_PA11D_SERCOM2_PAD3 3L +#define PINMUX_PA11D_SERCOM2_PAD3 ((PIN_PA11D_SERCOM2_PAD3 << 16) | MUX_PA11D_SERCOM2_PAD3) +#define PORT_PA11D_SERCOM2_PAD3 (1ul << 11) +#define PIN_PA15C_SERCOM2_PAD3 15L /**< \brief SERCOM2 signal: PAD3 on PA15 mux C */ +#define MUX_PA15C_SERCOM2_PAD3 2L +#define PINMUX_PA15C_SERCOM2_PAD3 ((PIN_PA15C_SERCOM2_PAD3 << 16) | MUX_PA15C_SERCOM2_PAD3) +#define PORT_PA15C_SERCOM2_PAD3 (1ul << 15) +/* ========== PORT definition for SERCOM3 peripheral ========== */ +#define PIN_PA16D_SERCOM3_PAD0 16L /**< \brief SERCOM3 signal: PAD0 on PA16 mux D */ +#define MUX_PA16D_SERCOM3_PAD0 3L +#define PINMUX_PA16D_SERCOM3_PAD0 ((PIN_PA16D_SERCOM3_PAD0 << 16) | MUX_PA16D_SERCOM3_PAD0) +#define PORT_PA16D_SERCOM3_PAD0 (1ul << 16) +#define PIN_PA22C_SERCOM3_PAD0 22L /**< \brief SERCOM3 signal: PAD0 on PA22 mux C */ +#define MUX_PA22C_SERCOM3_PAD0 2L +#define PINMUX_PA22C_SERCOM3_PAD0 ((PIN_PA22C_SERCOM3_PAD0 << 16) | MUX_PA22C_SERCOM3_PAD0) +#define PORT_PA22C_SERCOM3_PAD0 (1ul << 22) +#define PIN_PA17D_SERCOM3_PAD1 17L /**< \brief SERCOM3 signal: PAD1 on PA17 mux D */ +#define MUX_PA17D_SERCOM3_PAD1 3L +#define PINMUX_PA17D_SERCOM3_PAD1 ((PIN_PA17D_SERCOM3_PAD1 << 16) | MUX_PA17D_SERCOM3_PAD1) +#define PORT_PA17D_SERCOM3_PAD1 (1ul << 17) +#define PIN_PA23C_SERCOM3_PAD1 23L /**< \brief SERCOM3 signal: PAD1 on PA23 mux C */ +#define MUX_PA23C_SERCOM3_PAD1 2L +#define PINMUX_PA23C_SERCOM3_PAD1 ((PIN_PA23C_SERCOM3_PAD1 << 16) | MUX_PA23C_SERCOM3_PAD1) +#define PORT_PA23C_SERCOM3_PAD1 (1ul << 23) +#define PIN_PA18D_SERCOM3_PAD2 18L /**< \brief SERCOM3 signal: PAD2 on PA18 mux D */ +#define MUX_PA18D_SERCOM3_PAD2 3L +#define PINMUX_PA18D_SERCOM3_PAD2 ((PIN_PA18D_SERCOM3_PAD2 << 16) | MUX_PA18D_SERCOM3_PAD2) +#define PORT_PA18D_SERCOM3_PAD2 (1ul << 18) +#define PIN_PA20D_SERCOM3_PAD2 20L /**< \brief SERCOM3 signal: PAD2 on PA20 mux D */ +#define MUX_PA20D_SERCOM3_PAD2 3L +#define PINMUX_PA20D_SERCOM3_PAD2 ((PIN_PA20D_SERCOM3_PAD2 << 16) | MUX_PA20D_SERCOM3_PAD2) +#define PORT_PA20D_SERCOM3_PAD2 (1ul << 20) +#define PIN_PA24C_SERCOM3_PAD2 24L /**< \brief SERCOM3 signal: PAD2 on PA24 mux C */ +#define MUX_PA24C_SERCOM3_PAD2 2L +#define PINMUX_PA24C_SERCOM3_PAD2 ((PIN_PA24C_SERCOM3_PAD2 << 16) | MUX_PA24C_SERCOM3_PAD2) +#define PORT_PA24C_SERCOM3_PAD2 (1ul << 24) +#define PIN_PA19D_SERCOM3_PAD3 19L /**< \brief SERCOM3 signal: PAD3 on PA19 mux D */ +#define MUX_PA19D_SERCOM3_PAD3 3L +#define PINMUX_PA19D_SERCOM3_PAD3 ((PIN_PA19D_SERCOM3_PAD3 << 16) | MUX_PA19D_SERCOM3_PAD3) +#define PORT_PA19D_SERCOM3_PAD3 (1ul << 19) +#define PIN_PA21D_SERCOM3_PAD3 21L /**< \brief SERCOM3 signal: PAD3 on PA21 mux D */ +#define MUX_PA21D_SERCOM3_PAD3 3L +#define PINMUX_PA21D_SERCOM3_PAD3 ((PIN_PA21D_SERCOM3_PAD3 << 16) | MUX_PA21D_SERCOM3_PAD3) +#define PORT_PA21D_SERCOM3_PAD3 (1ul << 21) +#define PIN_PA25C_SERCOM3_PAD3 25L /**< \brief SERCOM3 signal: PAD3 on PA25 mux C */ +#define MUX_PA25C_SERCOM3_PAD3 2L +#define PINMUX_PA25C_SERCOM3_PAD3 ((PIN_PA25C_SERCOM3_PAD3 << 16) | MUX_PA25C_SERCOM3_PAD3) +#define PORT_PA25C_SERCOM3_PAD3 (1ul << 25) +/* ========== PORT definition for SERCOM4 peripheral ========== */ +#define PIN_PA12D_SERCOM4_PAD0 12L /**< \brief SERCOM4 signal: PAD0 on PA12 mux D */ +#define MUX_PA12D_SERCOM4_PAD0 3L +#define PINMUX_PA12D_SERCOM4_PAD0 ((PIN_PA12D_SERCOM4_PAD0 << 16) | MUX_PA12D_SERCOM4_PAD0) +#define PORT_PA12D_SERCOM4_PAD0 (1ul << 12) +#define PIN_PB08D_SERCOM4_PAD0 40L /**< \brief SERCOM4 signal: PAD0 on PB08 mux D */ +#define MUX_PB08D_SERCOM4_PAD0 3L +#define PINMUX_PB08D_SERCOM4_PAD0 ((PIN_PB08D_SERCOM4_PAD0 << 16) | MUX_PB08D_SERCOM4_PAD0) +#define PORT_PB08D_SERCOM4_PAD0 (1ul << 8) +#define PIN_PB12C_SERCOM4_PAD0 44L /**< \brief SERCOM4 signal: PAD0 on PB12 mux C */ +#define MUX_PB12C_SERCOM4_PAD0 2L +#define PINMUX_PB12C_SERCOM4_PAD0 ((PIN_PB12C_SERCOM4_PAD0 << 16) | MUX_PB12C_SERCOM4_PAD0) +#define PORT_PB12C_SERCOM4_PAD0 (1ul << 12) +#define PIN_PA13D_SERCOM4_PAD1 13L /**< \brief SERCOM4 signal: PAD1 on PA13 mux D */ +#define MUX_PA13D_SERCOM4_PAD1 3L +#define PINMUX_PA13D_SERCOM4_PAD1 ((PIN_PA13D_SERCOM4_PAD1 << 16) | MUX_PA13D_SERCOM4_PAD1) +#define PORT_PA13D_SERCOM4_PAD1 (1ul << 13) +#define PIN_PB09D_SERCOM4_PAD1 41L /**< \brief SERCOM4 signal: PAD1 on PB09 mux D */ +#define MUX_PB09D_SERCOM4_PAD1 3L +#define PINMUX_PB09D_SERCOM4_PAD1 ((PIN_PB09D_SERCOM4_PAD1 << 16) | MUX_PB09D_SERCOM4_PAD1) +#define PORT_PB09D_SERCOM4_PAD1 (1ul << 9) +#define PIN_PB13C_SERCOM4_PAD1 45L /**< \brief SERCOM4 signal: PAD1 on PB13 mux C */ +#define MUX_PB13C_SERCOM4_PAD1 2L +#define PINMUX_PB13C_SERCOM4_PAD1 ((PIN_PB13C_SERCOM4_PAD1 << 16) | MUX_PB13C_SERCOM4_PAD1) +#define PORT_PB13C_SERCOM4_PAD1 (1ul << 13) +#define PIN_PA14D_SERCOM4_PAD2 14L /**< \brief SERCOM4 signal: PAD2 on PA14 mux D */ +#define MUX_PA14D_SERCOM4_PAD2 3L +#define PINMUX_PA14D_SERCOM4_PAD2 ((PIN_PA14D_SERCOM4_PAD2 << 16) | MUX_PA14D_SERCOM4_PAD2) +#define PORT_PA14D_SERCOM4_PAD2 (1ul << 14) +#define PIN_PB10D_SERCOM4_PAD2 42L /**< \brief SERCOM4 signal: PAD2 on PB10 mux D */ +#define MUX_PB10D_SERCOM4_PAD2 3L +#define PINMUX_PB10D_SERCOM4_PAD2 ((PIN_PB10D_SERCOM4_PAD2 << 16) | MUX_PB10D_SERCOM4_PAD2) +#define PORT_PB10D_SERCOM4_PAD2 (1ul << 10) +#define PIN_PB14C_SERCOM4_PAD2 46L /**< \brief SERCOM4 signal: PAD2 on PB14 mux C */ +#define MUX_PB14C_SERCOM4_PAD2 2L +#define PINMUX_PB14C_SERCOM4_PAD2 ((PIN_PB14C_SERCOM4_PAD2 << 16) | MUX_PB14C_SERCOM4_PAD2) +#define PORT_PB14C_SERCOM4_PAD2 (1ul << 14) +#define PIN_PA15D_SERCOM4_PAD3 15L /**< \brief SERCOM4 signal: PAD3 on PA15 mux D */ +#define MUX_PA15D_SERCOM4_PAD3 3L +#define PINMUX_PA15D_SERCOM4_PAD3 ((PIN_PA15D_SERCOM4_PAD3 << 16) | MUX_PA15D_SERCOM4_PAD3) +#define PORT_PA15D_SERCOM4_PAD3 (1ul << 15) +#define PIN_PB11D_SERCOM4_PAD3 43L /**< \brief SERCOM4 signal: PAD3 on PB11 mux D */ +#define MUX_PB11D_SERCOM4_PAD3 3L +#define PINMUX_PB11D_SERCOM4_PAD3 ((PIN_PB11D_SERCOM4_PAD3 << 16) | MUX_PB11D_SERCOM4_PAD3) +#define PORT_PB11D_SERCOM4_PAD3 (1ul << 11) +#define PIN_PB15C_SERCOM4_PAD3 47L /**< \brief SERCOM4 signal: PAD3 on PB15 mux C */ +#define MUX_PB15C_SERCOM4_PAD3 2L +#define PINMUX_PB15C_SERCOM4_PAD3 ((PIN_PB15C_SERCOM4_PAD3 << 16) | MUX_PB15C_SERCOM4_PAD3) +#define PORT_PB15C_SERCOM4_PAD3 (1ul << 15) +/* ========== PORT definition for SERCOM5 peripheral ========== */ +#define PIN_PB16C_SERCOM5_PAD0 48L /**< \brief SERCOM5 signal: PAD0 on PB16 mux C */ +#define MUX_PB16C_SERCOM5_PAD0 2L +#define PINMUX_PB16C_SERCOM5_PAD0 ((PIN_PB16C_SERCOM5_PAD0 << 16) | MUX_PB16C_SERCOM5_PAD0) +#define PORT_PB16C_SERCOM5_PAD0 (1ul << 16) +#define PIN_PA22D_SERCOM5_PAD0 22L /**< \brief SERCOM5 signal: PAD0 on PA22 mux D */ +#define MUX_PA22D_SERCOM5_PAD0 3L +#define PINMUX_PA22D_SERCOM5_PAD0 ((PIN_PA22D_SERCOM5_PAD0 << 16) | MUX_PA22D_SERCOM5_PAD0) +#define PORT_PA22D_SERCOM5_PAD0 (1ul << 22) +#define PIN_PB02D_SERCOM5_PAD0 34L /**< \brief SERCOM5 signal: PAD0 on PB02 mux D */ +#define MUX_PB02D_SERCOM5_PAD0 3L +#define PINMUX_PB02D_SERCOM5_PAD0 ((PIN_PB02D_SERCOM5_PAD0 << 16) | MUX_PB02D_SERCOM5_PAD0) +#define PORT_PB02D_SERCOM5_PAD0 (1ul << 2) +#define PIN_PB30D_SERCOM5_PAD0 62L /**< \brief SERCOM5 signal: PAD0 on PB30 mux D */ +#define MUX_PB30D_SERCOM5_PAD0 3L +#define PINMUX_PB30D_SERCOM5_PAD0 ((PIN_PB30D_SERCOM5_PAD0 << 16) | MUX_PB30D_SERCOM5_PAD0) +#define PORT_PB30D_SERCOM5_PAD0 (1ul << 30) +#define PIN_PB17C_SERCOM5_PAD1 49L /**< \brief SERCOM5 signal: PAD1 on PB17 mux C */ +#define MUX_PB17C_SERCOM5_PAD1 2L +#define PINMUX_PB17C_SERCOM5_PAD1 ((PIN_PB17C_SERCOM5_PAD1 << 16) | MUX_PB17C_SERCOM5_PAD1) +#define PORT_PB17C_SERCOM5_PAD1 (1ul << 17) +#define PIN_PA23D_SERCOM5_PAD1 23L /**< \brief SERCOM5 signal: PAD1 on PA23 mux D */ +#define MUX_PA23D_SERCOM5_PAD1 3L +#define PINMUX_PA23D_SERCOM5_PAD1 ((PIN_PA23D_SERCOM5_PAD1 << 16) | MUX_PA23D_SERCOM5_PAD1) +#define PORT_PA23D_SERCOM5_PAD1 (1ul << 23) +#define PIN_PB03D_SERCOM5_PAD1 35L /**< \brief SERCOM5 signal: PAD1 on PB03 mux D */ +#define MUX_PB03D_SERCOM5_PAD1 3L +#define PINMUX_PB03D_SERCOM5_PAD1 ((PIN_PB03D_SERCOM5_PAD1 << 16) | MUX_PB03D_SERCOM5_PAD1) +#define PORT_PB03D_SERCOM5_PAD1 (1ul << 3) +#define PIN_PB31D_SERCOM5_PAD1 63L /**< \brief SERCOM5 signal: PAD1 on PB31 mux D */ +#define MUX_PB31D_SERCOM5_PAD1 3L +#define PINMUX_PB31D_SERCOM5_PAD1 ((PIN_PB31D_SERCOM5_PAD1 << 16) | MUX_PB31D_SERCOM5_PAD1) +#define PORT_PB31D_SERCOM5_PAD1 (1ul << 31) +#define PIN_PA24D_SERCOM5_PAD2 24L /**< \brief SERCOM5 signal: PAD2 on PA24 mux D */ +#define MUX_PA24D_SERCOM5_PAD2 3L +#define PINMUX_PA24D_SERCOM5_PAD2 ((PIN_PA24D_SERCOM5_PAD2 << 16) | MUX_PA24D_SERCOM5_PAD2) +#define PORT_PA24D_SERCOM5_PAD2 (1ul << 24) +#define PIN_PB00D_SERCOM5_PAD2 32L /**< \brief SERCOM5 signal: PAD2 on PB00 mux D */ +#define MUX_PB00D_SERCOM5_PAD2 3L +#define PINMUX_PB00D_SERCOM5_PAD2 ((PIN_PB00D_SERCOM5_PAD2 << 16) | MUX_PB00D_SERCOM5_PAD2) +#define PORT_PB00D_SERCOM5_PAD2 (1ul << 0) +#define PIN_PB22D_SERCOM5_PAD2 54L /**< \brief SERCOM5 signal: PAD2 on PB22 mux D */ +#define MUX_PB22D_SERCOM5_PAD2 3L +#define PINMUX_PB22D_SERCOM5_PAD2 ((PIN_PB22D_SERCOM5_PAD2 << 16) | MUX_PB22D_SERCOM5_PAD2) +#define PORT_PB22D_SERCOM5_PAD2 (1ul << 22) +#define PIN_PA20C_SERCOM5_PAD2 20L /**< \brief SERCOM5 signal: PAD2 on PA20 mux C */ +#define MUX_PA20C_SERCOM5_PAD2 2L +#define PINMUX_PA20C_SERCOM5_PAD2 ((PIN_PA20C_SERCOM5_PAD2 << 16) | MUX_PA20C_SERCOM5_PAD2) +#define PORT_PA20C_SERCOM5_PAD2 (1ul << 20) +#define PIN_PA25D_SERCOM5_PAD3 25L /**< \brief SERCOM5 signal: PAD3 on PA25 mux D */ +#define MUX_PA25D_SERCOM5_PAD3 3L +#define PINMUX_PA25D_SERCOM5_PAD3 ((PIN_PA25D_SERCOM5_PAD3 << 16) | MUX_PA25D_SERCOM5_PAD3) +#define PORT_PA25D_SERCOM5_PAD3 (1ul << 25) +#define PIN_PB01D_SERCOM5_PAD3 33L /**< \brief SERCOM5 signal: PAD3 on PB01 mux D */ +#define MUX_PB01D_SERCOM5_PAD3 3L +#define PINMUX_PB01D_SERCOM5_PAD3 ((PIN_PB01D_SERCOM5_PAD3 << 16) | MUX_PB01D_SERCOM5_PAD3) +#define PORT_PB01D_SERCOM5_PAD3 (1ul << 1) +#define PIN_PB23D_SERCOM5_PAD3 55L /**< \brief SERCOM5 signal: PAD3 on PB23 mux D */ +#define MUX_PB23D_SERCOM5_PAD3 3L +#define PINMUX_PB23D_SERCOM5_PAD3 ((PIN_PB23D_SERCOM5_PAD3 << 16) | MUX_PB23D_SERCOM5_PAD3) +#define PORT_PB23D_SERCOM5_PAD3 (1ul << 23) +#define PIN_PA21C_SERCOM5_PAD3 21L /**< \brief SERCOM5 signal: PAD3 on PA21 mux C */ +#define MUX_PA21C_SERCOM5_PAD3 2L +#define PINMUX_PA21C_SERCOM5_PAD3 ((PIN_PA21C_SERCOM5_PAD3 << 16) | MUX_PA21C_SERCOM5_PAD3) +#define PORT_PA21C_SERCOM5_PAD3 (1ul << 21) +/* ========== PORT definition for TCC0 peripheral ========== */ +#define PIN_PA04E_TCC0_WO0 4L /**< \brief TCC0 signal: WO0 on PA04 mux E */ +#define MUX_PA04E_TCC0_WO0 4L +#define PINMUX_PA04E_TCC0_WO0 ((PIN_PA04E_TCC0_WO0 << 16) | MUX_PA04E_TCC0_WO0) +#define PORT_PA04E_TCC0_WO0 (1ul << 4) +#define PIN_PA08E_TCC0_WO0 8L /**< \brief TCC0 signal: WO0 on PA08 mux E */ +#define MUX_PA08E_TCC0_WO0 4L +#define PINMUX_PA08E_TCC0_WO0 ((PIN_PA08E_TCC0_WO0 << 16) | MUX_PA08E_TCC0_WO0) +#define PORT_PA08E_TCC0_WO0 (1ul << 8) +#define PIN_PB30E_TCC0_WO0 62L /**< \brief TCC0 signal: WO0 on PB30 mux E */ +#define MUX_PB30E_TCC0_WO0 4L +#define PINMUX_PB30E_TCC0_WO0 ((PIN_PB30E_TCC0_WO0 << 16) | MUX_PB30E_TCC0_WO0) +#define PORT_PB30E_TCC0_WO0 (1ul << 30) +#define PIN_PA05E_TCC0_WO1 5L /**< \brief TCC0 signal: WO1 on PA05 mux E */ +#define MUX_PA05E_TCC0_WO1 4L +#define PINMUX_PA05E_TCC0_WO1 ((PIN_PA05E_TCC0_WO1 << 16) | MUX_PA05E_TCC0_WO1) +#define PORT_PA05E_TCC0_WO1 (1ul << 5) +#define PIN_PA09E_TCC0_WO1 9L /**< \brief TCC0 signal: WO1 on PA09 mux E */ +#define MUX_PA09E_TCC0_WO1 4L +#define PINMUX_PA09E_TCC0_WO1 ((PIN_PA09E_TCC0_WO1 << 16) | MUX_PA09E_TCC0_WO1) +#define PORT_PA09E_TCC0_WO1 (1ul << 9) +#define PIN_PB31E_TCC0_WO1 63L /**< \brief TCC0 signal: WO1 on PB31 mux E */ +#define MUX_PB31E_TCC0_WO1 4L +#define PINMUX_PB31E_TCC0_WO1 ((PIN_PB31E_TCC0_WO1 << 16) | MUX_PB31E_TCC0_WO1) +#define PORT_PB31E_TCC0_WO1 (1ul << 31) +#define PIN_PA10F_TCC0_WO2 10L /**< \brief TCC0 signal: WO2 on PA10 mux F */ +#define MUX_PA10F_TCC0_WO2 5L +#define PINMUX_PA10F_TCC0_WO2 ((PIN_PA10F_TCC0_WO2 << 16) | MUX_PA10F_TCC0_WO2) +#define PORT_PA10F_TCC0_WO2 (1ul << 10) +#define PIN_PA18F_TCC0_WO2 18L /**< \brief TCC0 signal: WO2 on PA18 mux F */ +#define MUX_PA18F_TCC0_WO2 5L +#define PINMUX_PA18F_TCC0_WO2 ((PIN_PA18F_TCC0_WO2 << 16) | MUX_PA18F_TCC0_WO2) +#define PORT_PA18F_TCC0_WO2 (1ul << 18) +#define PIN_PA11F_TCC0_WO3 11L /**< \brief TCC0 signal: WO3 on PA11 mux F */ +#define MUX_PA11F_TCC0_WO3 5L +#define PINMUX_PA11F_TCC0_WO3 ((PIN_PA11F_TCC0_WO3 << 16) | MUX_PA11F_TCC0_WO3) +#define PORT_PA11F_TCC0_WO3 (1ul << 11) +#define PIN_PA19F_TCC0_WO3 19L /**< \brief TCC0 signal: WO3 on PA19 mux F */ +#define MUX_PA19F_TCC0_WO3 5L +#define PINMUX_PA19F_TCC0_WO3 ((PIN_PA19F_TCC0_WO3 << 16) | MUX_PA19F_TCC0_WO3) +#define PORT_PA19F_TCC0_WO3 (1ul << 19) +#define PIN_PA14F_TCC0_WO4 14L /**< \brief TCC0 signal: WO4 on PA14 mux F */ +#define MUX_PA14F_TCC0_WO4 5L +#define PINMUX_PA14F_TCC0_WO4 ((PIN_PA14F_TCC0_WO4 << 16) | MUX_PA14F_TCC0_WO4) +#define PORT_PA14F_TCC0_WO4 (1ul << 14) +#define PIN_PA22F_TCC0_WO4 22L /**< \brief TCC0 signal: WO4 on PA22 mux F */ +#define MUX_PA22F_TCC0_WO4 5L +#define PINMUX_PA22F_TCC0_WO4 ((PIN_PA22F_TCC0_WO4 << 16) | MUX_PA22F_TCC0_WO4) +#define PORT_PA22F_TCC0_WO4 (1ul << 22) +#define PIN_PB10F_TCC0_WO4 42L /**< \brief TCC0 signal: WO4 on PB10 mux F */ +#define MUX_PB10F_TCC0_WO4 5L +#define PINMUX_PB10F_TCC0_WO4 ((PIN_PB10F_TCC0_WO4 << 16) | MUX_PB10F_TCC0_WO4) +#define PORT_PB10F_TCC0_WO4 (1ul << 10) +#define PIN_PB16F_TCC0_WO4 48L /**< \brief TCC0 signal: WO4 on PB16 mux F */ +#define MUX_PB16F_TCC0_WO4 5L +#define PINMUX_PB16F_TCC0_WO4 ((PIN_PB16F_TCC0_WO4 << 16) | MUX_PB16F_TCC0_WO4) +#define PORT_PB16F_TCC0_WO4 (1ul << 16) +#define PIN_PA15F_TCC0_WO5 15L /**< \brief TCC0 signal: WO5 on PA15 mux F */ +#define MUX_PA15F_TCC0_WO5 5L +#define PINMUX_PA15F_TCC0_WO5 ((PIN_PA15F_TCC0_WO5 << 16) | MUX_PA15F_TCC0_WO5) +#define PORT_PA15F_TCC0_WO5 (1ul << 15) +#define PIN_PA23F_TCC0_WO5 23L /**< \brief TCC0 signal: WO5 on PA23 mux F */ +#define MUX_PA23F_TCC0_WO5 5L +#define PINMUX_PA23F_TCC0_WO5 ((PIN_PA23F_TCC0_WO5 << 16) | MUX_PA23F_TCC0_WO5) +#define PORT_PA23F_TCC0_WO5 (1ul << 23) +#define PIN_PB11F_TCC0_WO5 43L /**< \brief TCC0 signal: WO5 on PB11 mux F */ +#define MUX_PB11F_TCC0_WO5 5L +#define PINMUX_PB11F_TCC0_WO5 ((PIN_PB11F_TCC0_WO5 << 16) | MUX_PB11F_TCC0_WO5) +#define PORT_PB11F_TCC0_WO5 (1ul << 11) +#define PIN_PB17F_TCC0_WO5 49L /**< \brief TCC0 signal: WO5 on PB17 mux F */ +#define MUX_PB17F_TCC0_WO5 5L +#define PINMUX_PB17F_TCC0_WO5 ((PIN_PB17F_TCC0_WO5 << 16) | MUX_PB17F_TCC0_WO5) +#define PORT_PB17F_TCC0_WO5 (1ul << 17) +#define PIN_PA12F_TCC0_WO6 12L /**< \brief TCC0 signal: WO6 on PA12 mux F */ +#define MUX_PA12F_TCC0_WO6 5L +#define PINMUX_PA12F_TCC0_WO6 ((PIN_PA12F_TCC0_WO6 << 16) | MUX_PA12F_TCC0_WO6) +#define PORT_PA12F_TCC0_WO6 (1ul << 12) +#define PIN_PA20F_TCC0_WO6 20L /**< \brief TCC0 signal: WO6 on PA20 mux F */ +#define MUX_PA20F_TCC0_WO6 5L +#define PINMUX_PA20F_TCC0_WO6 ((PIN_PA20F_TCC0_WO6 << 16) | MUX_PA20F_TCC0_WO6) +#define PORT_PA20F_TCC0_WO6 (1ul << 20) +#define PIN_PB12F_TCC0_WO6 44L /**< \brief TCC0 signal: WO6 on PB12 mux F */ +#define MUX_PB12F_TCC0_WO6 5L +#define PINMUX_PB12F_TCC0_WO6 ((PIN_PB12F_TCC0_WO6 << 16) | MUX_PB12F_TCC0_WO6) +#define PORT_PB12F_TCC0_WO6 (1ul << 12) +#define PIN_PA16F_TCC0_WO6 16L /**< \brief TCC0 signal: WO6 on PA16 mux F */ +#define MUX_PA16F_TCC0_WO6 5L +#define PINMUX_PA16F_TCC0_WO6 ((PIN_PA16F_TCC0_WO6 << 16) | MUX_PA16F_TCC0_WO6) +#define PORT_PA16F_TCC0_WO6 (1ul << 16) +#define PIN_PA13F_TCC0_WO7 13L /**< \brief TCC0 signal: WO7 on PA13 mux F */ +#define MUX_PA13F_TCC0_WO7 5L +#define PINMUX_PA13F_TCC0_WO7 ((PIN_PA13F_TCC0_WO7 << 16) | MUX_PA13F_TCC0_WO7) +#define PORT_PA13F_TCC0_WO7 (1ul << 13) +#define PIN_PA21F_TCC0_WO7 21L /**< \brief TCC0 signal: WO7 on PA21 mux F */ +#define MUX_PA21F_TCC0_WO7 5L +#define PINMUX_PA21F_TCC0_WO7 ((PIN_PA21F_TCC0_WO7 << 16) | MUX_PA21F_TCC0_WO7) +#define PORT_PA21F_TCC0_WO7 (1ul << 21) +#define PIN_PB13F_TCC0_WO7 45L /**< \brief TCC0 signal: WO7 on PB13 mux F */ +#define MUX_PB13F_TCC0_WO7 5L +#define PINMUX_PB13F_TCC0_WO7 ((PIN_PB13F_TCC0_WO7 << 16) | MUX_PB13F_TCC0_WO7) +#define PORT_PB13F_TCC0_WO7 (1ul << 13) +#define PIN_PA17F_TCC0_WO7 17L /**< \brief TCC0 signal: WO7 on PA17 mux F */ +#define MUX_PA17F_TCC0_WO7 5L +#define PINMUX_PA17F_TCC0_WO7 ((PIN_PA17F_TCC0_WO7 << 16) | MUX_PA17F_TCC0_WO7) +#define PORT_PA17F_TCC0_WO7 (1ul << 17) +/* ========== PORT definition for TCC1 peripheral ========== */ +#define PIN_PA06E_TCC1_WO0 6L /**< \brief TCC1 signal: WO0 on PA06 mux E */ +#define MUX_PA06E_TCC1_WO0 4L +#define PINMUX_PA06E_TCC1_WO0 ((PIN_PA06E_TCC1_WO0 << 16) | MUX_PA06E_TCC1_WO0) +#define PORT_PA06E_TCC1_WO0 (1ul << 6) +#define PIN_PA10E_TCC1_WO0 10L /**< \brief TCC1 signal: WO0 on PA10 mux E */ +#define MUX_PA10E_TCC1_WO0 4L +#define PINMUX_PA10E_TCC1_WO0 ((PIN_PA10E_TCC1_WO0 << 16) | MUX_PA10E_TCC1_WO0) +#define PORT_PA10E_TCC1_WO0 (1ul << 10) +#define PIN_PA30E_TCC1_WO0 30L /**< \brief TCC1 signal: WO0 on PA30 mux E */ +#define MUX_PA30E_TCC1_WO0 4L +#define PINMUX_PA30E_TCC1_WO0 ((PIN_PA30E_TCC1_WO0 << 16) | MUX_PA30E_TCC1_WO0) +#define PORT_PA30E_TCC1_WO0 (1ul << 30) +#define PIN_PA07E_TCC1_WO1 7L /**< \brief TCC1 signal: WO1 on PA07 mux E */ +#define MUX_PA07E_TCC1_WO1 4L +#define PINMUX_PA07E_TCC1_WO1 ((PIN_PA07E_TCC1_WO1 << 16) | MUX_PA07E_TCC1_WO1) +#define PORT_PA07E_TCC1_WO1 (1ul << 7) +#define PIN_PA11E_TCC1_WO1 11L /**< \brief TCC1 signal: WO1 on PA11 mux E */ +#define MUX_PA11E_TCC1_WO1 4L +#define PINMUX_PA11E_TCC1_WO1 ((PIN_PA11E_TCC1_WO1 << 16) | MUX_PA11E_TCC1_WO1) +#define PORT_PA11E_TCC1_WO1 (1ul << 11) +#define PIN_PA31E_TCC1_WO1 31L /**< \brief TCC1 signal: WO1 on PA31 mux E */ +#define MUX_PA31E_TCC1_WO1 4L +#define PINMUX_PA31E_TCC1_WO1 ((PIN_PA31E_TCC1_WO1 << 16) | MUX_PA31E_TCC1_WO1) +#define PORT_PA31E_TCC1_WO1 (1ul << 31) +#define PIN_PA08F_TCC1_WO2 8L /**< \brief TCC1 signal: WO2 on PA08 mux F */ +#define MUX_PA08F_TCC1_WO2 5L +#define PINMUX_PA08F_TCC1_WO2 ((PIN_PA08F_TCC1_WO2 << 16) | MUX_PA08F_TCC1_WO2) +#define PORT_PA08F_TCC1_WO2 (1ul << 8) +#define PIN_PA24F_TCC1_WO2 24L /**< \brief TCC1 signal: WO2 on PA24 mux F */ +#define MUX_PA24F_TCC1_WO2 5L +#define PINMUX_PA24F_TCC1_WO2 ((PIN_PA24F_TCC1_WO2 << 16) | MUX_PA24F_TCC1_WO2) +#define PORT_PA24F_TCC1_WO2 (1ul << 24) +#define PIN_PB30F_TCC1_WO2 62L /**< \brief TCC1 signal: WO2 on PB30 mux F */ +#define MUX_PB30F_TCC1_WO2 5L +#define PINMUX_PB30F_TCC1_WO2 ((PIN_PB30F_TCC1_WO2 << 16) | MUX_PB30F_TCC1_WO2) +#define PORT_PB30F_TCC1_WO2 (1ul << 30) +#define PIN_PA09F_TCC1_WO3 9L /**< \brief TCC1 signal: WO3 on PA09 mux F */ +#define MUX_PA09F_TCC1_WO3 5L +#define PINMUX_PA09F_TCC1_WO3 ((PIN_PA09F_TCC1_WO3 << 16) | MUX_PA09F_TCC1_WO3) +#define PORT_PA09F_TCC1_WO3 (1ul << 9) +#define PIN_PA25F_TCC1_WO3 25L /**< \brief TCC1 signal: WO3 on PA25 mux F */ +#define MUX_PA25F_TCC1_WO3 5L +#define PINMUX_PA25F_TCC1_WO3 ((PIN_PA25F_TCC1_WO3 << 16) | MUX_PA25F_TCC1_WO3) +#define PORT_PA25F_TCC1_WO3 (1ul << 25) +#define PIN_PB31F_TCC1_WO3 63L /**< \brief TCC1 signal: WO3 on PB31 mux F */ +#define MUX_PB31F_TCC1_WO3 5L +#define PINMUX_PB31F_TCC1_WO3 ((PIN_PB31F_TCC1_WO3 << 16) | MUX_PB31F_TCC1_WO3) +#define PORT_PB31F_TCC1_WO3 (1ul << 31) +/* ========== PORT definition for TCC2 peripheral ========== */ +#define PIN_PA12E_TCC2_WO0 12L /**< \brief TCC2 signal: WO0 on PA12 mux E */ +#define MUX_PA12E_TCC2_WO0 4L +#define PINMUX_PA12E_TCC2_WO0 ((PIN_PA12E_TCC2_WO0 << 16) | MUX_PA12E_TCC2_WO0) +#define PORT_PA12E_TCC2_WO0 (1ul << 12) +#define PIN_PA16E_TCC2_WO0 16L /**< \brief TCC2 signal: WO0 on PA16 mux E */ +#define MUX_PA16E_TCC2_WO0 4L +#define PINMUX_PA16E_TCC2_WO0 ((PIN_PA16E_TCC2_WO0 << 16) | MUX_PA16E_TCC2_WO0) +#define PORT_PA16E_TCC2_WO0 (1ul << 16) +#define PIN_PA00E_TCC2_WO0 0L /**< \brief TCC2 signal: WO0 on PA00 mux E */ +#define MUX_PA00E_TCC2_WO0 4L +#define PINMUX_PA00E_TCC2_WO0 ((PIN_PA00E_TCC2_WO0 << 16) | MUX_PA00E_TCC2_WO0) +#define PORT_PA00E_TCC2_WO0 (1ul << 0) +#define PIN_PA13E_TCC2_WO1 13L /**< \brief TCC2 signal: WO1 on PA13 mux E */ +#define MUX_PA13E_TCC2_WO1 4L +#define PINMUX_PA13E_TCC2_WO1 ((PIN_PA13E_TCC2_WO1 << 16) | MUX_PA13E_TCC2_WO1) +#define PORT_PA13E_TCC2_WO1 (1ul << 13) +#define PIN_PA17E_TCC2_WO1 17L /**< \brief TCC2 signal: WO1 on PA17 mux E */ +#define MUX_PA17E_TCC2_WO1 4L +#define PINMUX_PA17E_TCC2_WO1 ((PIN_PA17E_TCC2_WO1 << 16) | MUX_PA17E_TCC2_WO1) +#define PORT_PA17E_TCC2_WO1 (1ul << 17) +#define PIN_PA01E_TCC2_WO1 1L /**< \brief TCC2 signal: WO1 on PA01 mux E */ +#define MUX_PA01E_TCC2_WO1 4L +#define PINMUX_PA01E_TCC2_WO1 ((PIN_PA01E_TCC2_WO1 << 16) | MUX_PA01E_TCC2_WO1) +#define PORT_PA01E_TCC2_WO1 (1ul << 1) +/* ========== PORT definition for TC3 peripheral ========== */ +#define PIN_PA18E_TC3_WO0 18L /**< \brief TC3 signal: WO0 on PA18 mux E */ +#define MUX_PA18E_TC3_WO0 4L +#define PINMUX_PA18E_TC3_WO0 ((PIN_PA18E_TC3_WO0 << 16) | MUX_PA18E_TC3_WO0) +#define PORT_PA18E_TC3_WO0 (1ul << 18) +#define PIN_PA14E_TC3_WO0 14L /**< \brief TC3 signal: WO0 on PA14 mux E */ +#define MUX_PA14E_TC3_WO0 4L +#define PINMUX_PA14E_TC3_WO0 ((PIN_PA14E_TC3_WO0 << 16) | MUX_PA14E_TC3_WO0) +#define PORT_PA14E_TC3_WO0 (1ul << 14) +#define PIN_PA19E_TC3_WO1 19L /**< \brief TC3 signal: WO1 on PA19 mux E */ +#define MUX_PA19E_TC3_WO1 4L +#define PINMUX_PA19E_TC3_WO1 ((PIN_PA19E_TC3_WO1 << 16) | MUX_PA19E_TC3_WO1) +#define PORT_PA19E_TC3_WO1 (1ul << 19) +#define PIN_PA15E_TC3_WO1 15L /**< \brief TC3 signal: WO1 on PA15 mux E */ +#define MUX_PA15E_TC3_WO1 4L +#define PINMUX_PA15E_TC3_WO1 ((PIN_PA15E_TC3_WO1 << 16) | MUX_PA15E_TC3_WO1) +#define PORT_PA15E_TC3_WO1 (1ul << 15) +/* ========== PORT definition for TC4 peripheral ========== */ +#define PIN_PA22E_TC4_WO0 22L /**< \brief TC4 signal: WO0 on PA22 mux E */ +#define MUX_PA22E_TC4_WO0 4L +#define PINMUX_PA22E_TC4_WO0 ((PIN_PA22E_TC4_WO0 << 16) | MUX_PA22E_TC4_WO0) +#define PORT_PA22E_TC4_WO0 (1ul << 22) +#define PIN_PB08E_TC4_WO0 40L /**< \brief TC4 signal: WO0 on PB08 mux E */ +#define MUX_PB08E_TC4_WO0 4L +#define PINMUX_PB08E_TC4_WO0 ((PIN_PB08E_TC4_WO0 << 16) | MUX_PB08E_TC4_WO0) +#define PORT_PB08E_TC4_WO0 (1ul << 8) +#define PIN_PB12E_TC4_WO0 44L /**< \brief TC4 signal: WO0 on PB12 mux E */ +#define MUX_PB12E_TC4_WO0 4L +#define PINMUX_PB12E_TC4_WO0 ((PIN_PB12E_TC4_WO0 << 16) | MUX_PB12E_TC4_WO0) +#define PORT_PB12E_TC4_WO0 (1ul << 12) +#define PIN_PA23E_TC4_WO1 23L /**< \brief TC4 signal: WO1 on PA23 mux E */ +#define MUX_PA23E_TC4_WO1 4L +#define PINMUX_PA23E_TC4_WO1 ((PIN_PA23E_TC4_WO1 << 16) | MUX_PA23E_TC4_WO1) +#define PORT_PA23E_TC4_WO1 (1ul << 23) +#define PIN_PB09E_TC4_WO1 41L /**< \brief TC4 signal: WO1 on PB09 mux E */ +#define MUX_PB09E_TC4_WO1 4L +#define PINMUX_PB09E_TC4_WO1 ((PIN_PB09E_TC4_WO1 << 16) | MUX_PB09E_TC4_WO1) +#define PORT_PB09E_TC4_WO1 (1ul << 9) +#define PIN_PB13E_TC4_WO1 45L /**< \brief TC4 signal: WO1 on PB13 mux E */ +#define MUX_PB13E_TC4_WO1 4L +#define PINMUX_PB13E_TC4_WO1 ((PIN_PB13E_TC4_WO1 << 16) | MUX_PB13E_TC4_WO1) +#define PORT_PB13E_TC4_WO1 (1ul << 13) +/* ========== PORT definition for TC5 peripheral ========== */ +#define PIN_PA24E_TC5_WO0 24L /**< \brief TC5 signal: WO0 on PA24 mux E */ +#define MUX_PA24E_TC5_WO0 4L +#define PINMUX_PA24E_TC5_WO0 ((PIN_PA24E_TC5_WO0 << 16) | MUX_PA24E_TC5_WO0) +#define PORT_PA24E_TC5_WO0 (1ul << 24) +#define PIN_PB10E_TC5_WO0 42L /**< \brief TC5 signal: WO0 on PB10 mux E */ +#define MUX_PB10E_TC5_WO0 4L +#define PINMUX_PB10E_TC5_WO0 ((PIN_PB10E_TC5_WO0 << 16) | MUX_PB10E_TC5_WO0) +#define PORT_PB10E_TC5_WO0 (1ul << 10) +#define PIN_PB14E_TC5_WO0 46L /**< \brief TC5 signal: WO0 on PB14 mux E */ +#define MUX_PB14E_TC5_WO0 4L +#define PINMUX_PB14E_TC5_WO0 ((PIN_PB14E_TC5_WO0 << 16) | MUX_PB14E_TC5_WO0) +#define PORT_PB14E_TC5_WO0 (1ul << 14) +#define PIN_PA25E_TC5_WO1 25L /**< \brief TC5 signal: WO1 on PA25 mux E */ +#define MUX_PA25E_TC5_WO1 4L +#define PINMUX_PA25E_TC5_WO1 ((PIN_PA25E_TC5_WO1 << 16) | MUX_PA25E_TC5_WO1) +#define PORT_PA25E_TC5_WO1 (1ul << 25) +#define PIN_PB11E_TC5_WO1 43L /**< \brief TC5 signal: WO1 on PB11 mux E */ +#define MUX_PB11E_TC5_WO1 4L +#define PINMUX_PB11E_TC5_WO1 ((PIN_PB11E_TC5_WO1 << 16) | MUX_PB11E_TC5_WO1) +#define PORT_PB11E_TC5_WO1 (1ul << 11) +#define PIN_PB15E_TC5_WO1 47L /**< \brief TC5 signal: WO1 on PB15 mux E */ +#define MUX_PB15E_TC5_WO1 4L +#define PINMUX_PB15E_TC5_WO1 ((PIN_PB15E_TC5_WO1 << 16) | MUX_PB15E_TC5_WO1) +#define PORT_PB15E_TC5_WO1 (1ul << 15) +/* ========== PORT definition for TC6 peripheral ========== */ +#define PIN_PB02E_TC6_WO0 34L /**< \brief TC6 signal: WO0 on PB02 mux E */ +#define MUX_PB02E_TC6_WO0 4L +#define PINMUX_PB02E_TC6_WO0 ((PIN_PB02E_TC6_WO0 << 16) | MUX_PB02E_TC6_WO0) +#define PORT_PB02E_TC6_WO0 (1ul << 2) +#define PIN_PB16E_TC6_WO0 48L /**< \brief TC6 signal: WO0 on PB16 mux E */ +#define MUX_PB16E_TC6_WO0 4L +#define PINMUX_PB16E_TC6_WO0 ((PIN_PB16E_TC6_WO0 << 16) | MUX_PB16E_TC6_WO0) +#define PORT_PB16E_TC6_WO0 (1ul << 16) +#define PIN_PB03E_TC6_WO1 35L /**< \brief TC6 signal: WO1 on PB03 mux E */ +#define MUX_PB03E_TC6_WO1 4L +#define PINMUX_PB03E_TC6_WO1 ((PIN_PB03E_TC6_WO1 << 16) | MUX_PB03E_TC6_WO1) +#define PORT_PB03E_TC6_WO1 (1ul << 3) +#define PIN_PB17E_TC6_WO1 49L /**< \brief TC6 signal: WO1 on PB17 mux E */ +#define MUX_PB17E_TC6_WO1 4L +#define PINMUX_PB17E_TC6_WO1 ((PIN_PB17E_TC6_WO1 << 16) | MUX_PB17E_TC6_WO1) +#define PORT_PB17E_TC6_WO1 (1ul << 17) +/* ========== PORT definition for TC7 peripheral ========== */ +#define PIN_PA20E_TC7_WO0 20L /**< \brief TC7 signal: WO0 on PA20 mux E */ +#define MUX_PA20E_TC7_WO0 4L +#define PINMUX_PA20E_TC7_WO0 ((PIN_PA20E_TC7_WO0 << 16) | MUX_PA20E_TC7_WO0) +#define PORT_PA20E_TC7_WO0 (1ul << 20) +#define PIN_PB00E_TC7_WO0 32L /**< \brief TC7 signal: WO0 on PB00 mux E */ +#define MUX_PB00E_TC7_WO0 4L +#define PINMUX_PB00E_TC7_WO0 ((PIN_PB00E_TC7_WO0 << 16) | MUX_PB00E_TC7_WO0) +#define PORT_PB00E_TC7_WO0 (1ul << 0) +#define PIN_PB22E_TC7_WO0 54L /**< \brief TC7 signal: WO0 on PB22 mux E */ +#define MUX_PB22E_TC7_WO0 4L +#define PINMUX_PB22E_TC7_WO0 ((PIN_PB22E_TC7_WO0 << 16) | MUX_PB22E_TC7_WO0) +#define PORT_PB22E_TC7_WO0 (1ul << 22) +#define PIN_PA21E_TC7_WO1 21L /**< \brief TC7 signal: WO1 on PA21 mux E */ +#define MUX_PA21E_TC7_WO1 4L +#define PINMUX_PA21E_TC7_WO1 ((PIN_PA21E_TC7_WO1 << 16) | MUX_PA21E_TC7_WO1) +#define PORT_PA21E_TC7_WO1 (1ul << 21) +#define PIN_PB01E_TC7_WO1 33L /**< \brief TC7 signal: WO1 on PB01 mux E */ +#define MUX_PB01E_TC7_WO1 4L +#define PINMUX_PB01E_TC7_WO1 ((PIN_PB01E_TC7_WO1 << 16) | MUX_PB01E_TC7_WO1) +#define PORT_PB01E_TC7_WO1 (1ul << 1) +#define PIN_PB23E_TC7_WO1 55L /**< \brief TC7 signal: WO1 on PB23 mux E */ +#define MUX_PB23E_TC7_WO1 4L +#define PINMUX_PB23E_TC7_WO1 ((PIN_PB23E_TC7_WO1 << 16) | MUX_PB23E_TC7_WO1) +#define PORT_PB23E_TC7_WO1 (1ul << 23) +/* ========== PORT definition for ADC peripheral ========== */ +#define PIN_PA02B_ADC_AIN0 2L /**< \brief ADC signal: AIN0 on PA02 mux B */ +#define MUX_PA02B_ADC_AIN0 1L +#define PINMUX_PA02B_ADC_AIN0 ((PIN_PA02B_ADC_AIN0 << 16) | MUX_PA02B_ADC_AIN0) +#define PORT_PA02B_ADC_AIN0 (1ul << 2) +#define PIN_PA03B_ADC_AIN1 3L /**< \brief ADC signal: AIN1 on PA03 mux B */ +#define MUX_PA03B_ADC_AIN1 1L +#define PINMUX_PA03B_ADC_AIN1 ((PIN_PA03B_ADC_AIN1 << 16) | MUX_PA03B_ADC_AIN1) +#define PORT_PA03B_ADC_AIN1 (1ul << 3) +#define PIN_PB08B_ADC_AIN2 40L /**< \brief ADC signal: AIN2 on PB08 mux B */ +#define MUX_PB08B_ADC_AIN2 1L +#define PINMUX_PB08B_ADC_AIN2 ((PIN_PB08B_ADC_AIN2 << 16) | MUX_PB08B_ADC_AIN2) +#define PORT_PB08B_ADC_AIN2 (1ul << 8) +#define PIN_PB09B_ADC_AIN3 41L /**< \brief ADC signal: AIN3 on PB09 mux B */ +#define MUX_PB09B_ADC_AIN3 1L +#define PINMUX_PB09B_ADC_AIN3 ((PIN_PB09B_ADC_AIN3 << 16) | MUX_PB09B_ADC_AIN3) +#define PORT_PB09B_ADC_AIN3 (1ul << 9) +#define PIN_PA04B_ADC_AIN4 4L /**< \brief ADC signal: AIN4 on PA04 mux B */ +#define MUX_PA04B_ADC_AIN4 1L +#define PINMUX_PA04B_ADC_AIN4 ((PIN_PA04B_ADC_AIN4 << 16) | MUX_PA04B_ADC_AIN4) +#define PORT_PA04B_ADC_AIN4 (1ul << 4) +#define PIN_PA05B_ADC_AIN5 5L /**< \brief ADC signal: AIN5 on PA05 mux B */ +#define MUX_PA05B_ADC_AIN5 1L +#define PINMUX_PA05B_ADC_AIN5 ((PIN_PA05B_ADC_AIN5 << 16) | MUX_PA05B_ADC_AIN5) +#define PORT_PA05B_ADC_AIN5 (1ul << 5) +#define PIN_PA06B_ADC_AIN6 6L /**< \brief ADC signal: AIN6 on PA06 mux B */ +#define MUX_PA06B_ADC_AIN6 1L +#define PINMUX_PA06B_ADC_AIN6 ((PIN_PA06B_ADC_AIN6 << 16) | MUX_PA06B_ADC_AIN6) +#define PORT_PA06B_ADC_AIN6 (1ul << 6) +#define PIN_PA07B_ADC_AIN7 7L /**< \brief ADC signal: AIN7 on PA07 mux B */ +#define MUX_PA07B_ADC_AIN7 1L +#define PINMUX_PA07B_ADC_AIN7 ((PIN_PA07B_ADC_AIN7 << 16) | MUX_PA07B_ADC_AIN7) +#define PORT_PA07B_ADC_AIN7 (1ul << 7) +#define PIN_PB00B_ADC_AIN8 32L /**< \brief ADC signal: AIN8 on PB00 mux B */ +#define MUX_PB00B_ADC_AIN8 1L +#define PINMUX_PB00B_ADC_AIN8 ((PIN_PB00B_ADC_AIN8 << 16) | MUX_PB00B_ADC_AIN8) +#define PORT_PB00B_ADC_AIN8 (1ul << 0) +#define PIN_PB01B_ADC_AIN9 33L /**< \brief ADC signal: AIN9 on PB01 mux B */ +#define MUX_PB01B_ADC_AIN9 1L +#define PINMUX_PB01B_ADC_AIN9 ((PIN_PB01B_ADC_AIN9 << 16) | MUX_PB01B_ADC_AIN9) +#define PORT_PB01B_ADC_AIN9 (1ul << 1) +#define PIN_PB02B_ADC_AIN10 34L /**< \brief ADC signal: AIN10 on PB02 mux B */ +#define MUX_PB02B_ADC_AIN10 1L +#define PINMUX_PB02B_ADC_AIN10 ((PIN_PB02B_ADC_AIN10 << 16) | MUX_PB02B_ADC_AIN10) +#define PORT_PB02B_ADC_AIN10 (1ul << 2) +#define PIN_PB03B_ADC_AIN11 35L /**< \brief ADC signal: AIN11 on PB03 mux B */ +#define MUX_PB03B_ADC_AIN11 1L +#define PINMUX_PB03B_ADC_AIN11 ((PIN_PB03B_ADC_AIN11 << 16) | MUX_PB03B_ADC_AIN11) +#define PORT_PB03B_ADC_AIN11 (1ul << 3) +#define PIN_PB04B_ADC_AIN12 36L /**< \brief ADC signal: AIN12 on PB04 mux B */ +#define MUX_PB04B_ADC_AIN12 1L +#define PINMUX_PB04B_ADC_AIN12 ((PIN_PB04B_ADC_AIN12 << 16) | MUX_PB04B_ADC_AIN12) +#define PORT_PB04B_ADC_AIN12 (1ul << 4) +#define PIN_PB05B_ADC_AIN13 37L /**< \brief ADC signal: AIN13 on PB05 mux B */ +#define MUX_PB05B_ADC_AIN13 1L +#define PINMUX_PB05B_ADC_AIN13 ((PIN_PB05B_ADC_AIN13 << 16) | MUX_PB05B_ADC_AIN13) +#define PORT_PB05B_ADC_AIN13 (1ul << 5) +#define PIN_PB06B_ADC_AIN14 38L /**< \brief ADC signal: AIN14 on PB06 mux B */ +#define MUX_PB06B_ADC_AIN14 1L +#define PINMUX_PB06B_ADC_AIN14 ((PIN_PB06B_ADC_AIN14 << 16) | MUX_PB06B_ADC_AIN14) +#define PORT_PB06B_ADC_AIN14 (1ul << 6) +#define PIN_PB07B_ADC_AIN15 39L /**< \brief ADC signal: AIN15 on PB07 mux B */ +#define MUX_PB07B_ADC_AIN15 1L +#define PINMUX_PB07B_ADC_AIN15 ((PIN_PB07B_ADC_AIN15 << 16) | MUX_PB07B_ADC_AIN15) +#define PORT_PB07B_ADC_AIN15 (1ul << 7) +#define PIN_PA08B_ADC_AIN16 8L /**< \brief ADC signal: AIN16 on PA08 mux B */ +#define MUX_PA08B_ADC_AIN16 1L +#define PINMUX_PA08B_ADC_AIN16 ((PIN_PA08B_ADC_AIN16 << 16) | MUX_PA08B_ADC_AIN16) +#define PORT_PA08B_ADC_AIN16 (1ul << 8) +#define PIN_PA09B_ADC_AIN17 9L /**< \brief ADC signal: AIN17 on PA09 mux B */ +#define MUX_PA09B_ADC_AIN17 1L +#define PINMUX_PA09B_ADC_AIN17 ((PIN_PA09B_ADC_AIN17 << 16) | MUX_PA09B_ADC_AIN17) +#define PORT_PA09B_ADC_AIN17 (1ul << 9) +#define PIN_PA10B_ADC_AIN18 10L /**< \brief ADC signal: AIN18 on PA10 mux B */ +#define MUX_PA10B_ADC_AIN18 1L +#define PINMUX_PA10B_ADC_AIN18 ((PIN_PA10B_ADC_AIN18 << 16) | MUX_PA10B_ADC_AIN18) +#define PORT_PA10B_ADC_AIN18 (1ul << 10) +#define PIN_PA11B_ADC_AIN19 11L /**< \brief ADC signal: AIN19 on PA11 mux B */ +#define MUX_PA11B_ADC_AIN19 1L +#define PINMUX_PA11B_ADC_AIN19 ((PIN_PA11B_ADC_AIN19 << 16) | MUX_PA11B_ADC_AIN19) +#define PORT_PA11B_ADC_AIN19 (1ul << 11) +#define PIN_PA04B_ADC_VREFP 4L /**< \brief ADC signal: VREFP on PA04 mux B */ +#define MUX_PA04B_ADC_VREFP 1L +#define PINMUX_PA04B_ADC_VREFP ((PIN_PA04B_ADC_VREFP << 16) | MUX_PA04B_ADC_VREFP) +#define PORT_PA04B_ADC_VREFP (1ul << 4) +/* ========== PORT definition for AC peripheral ========== */ +#define PIN_PA04B_AC_AIN0 4L /**< \brief AC signal: AIN0 on PA04 mux B */ +#define MUX_PA04B_AC_AIN0 1L +#define PINMUX_PA04B_AC_AIN0 ((PIN_PA04B_AC_AIN0 << 16) | MUX_PA04B_AC_AIN0) +#define PORT_PA04B_AC_AIN0 (1ul << 4) +#define PIN_PA05B_AC_AIN1 5L /**< \brief AC signal: AIN1 on PA05 mux B */ +#define MUX_PA05B_AC_AIN1 1L +#define PINMUX_PA05B_AC_AIN1 ((PIN_PA05B_AC_AIN1 << 16) | MUX_PA05B_AC_AIN1) +#define PORT_PA05B_AC_AIN1 (1ul << 5) +#define PIN_PA06B_AC_AIN2 6L /**< \brief AC signal: AIN2 on PA06 mux B */ +#define MUX_PA06B_AC_AIN2 1L +#define PINMUX_PA06B_AC_AIN2 ((PIN_PA06B_AC_AIN2 << 16) | MUX_PA06B_AC_AIN2) +#define PORT_PA06B_AC_AIN2 (1ul << 6) +#define PIN_PA07B_AC_AIN3 7L /**< \brief AC signal: AIN3 on PA07 mux B */ +#define MUX_PA07B_AC_AIN3 1L +#define PINMUX_PA07B_AC_AIN3 ((PIN_PA07B_AC_AIN3 << 16) | MUX_PA07B_AC_AIN3) +#define PORT_PA07B_AC_AIN3 (1ul << 7) +#define PIN_PA12H_AC_CMP0 12L /**< \brief AC signal: CMP0 on PA12 mux H */ +#define MUX_PA12H_AC_CMP0 7L +#define PINMUX_PA12H_AC_CMP0 ((PIN_PA12H_AC_CMP0 << 16) | MUX_PA12H_AC_CMP0) +#define PORT_PA12H_AC_CMP0 (1ul << 12) +#define PIN_PA18H_AC_CMP0 18L /**< \brief AC signal: CMP0 on PA18 mux H */ +#define MUX_PA18H_AC_CMP0 7L +#define PINMUX_PA18H_AC_CMP0 ((PIN_PA18H_AC_CMP0 << 16) | MUX_PA18H_AC_CMP0) +#define PORT_PA18H_AC_CMP0 (1ul << 18) +#define PIN_PA13H_AC_CMP1 13L /**< \brief AC signal: CMP1 on PA13 mux H */ +#define MUX_PA13H_AC_CMP1 7L +#define PINMUX_PA13H_AC_CMP1 ((PIN_PA13H_AC_CMP1 << 16) | MUX_PA13H_AC_CMP1) +#define PORT_PA13H_AC_CMP1 (1ul << 13) +#define PIN_PA19H_AC_CMP1 19L /**< \brief AC signal: CMP1 on PA19 mux H */ +#define MUX_PA19H_AC_CMP1 7L +#define PINMUX_PA19H_AC_CMP1 ((PIN_PA19H_AC_CMP1 << 16) | MUX_PA19H_AC_CMP1) +#define PORT_PA19H_AC_CMP1 (1ul << 19) +/* ========== PORT definition for DAC peripheral ========== */ +#define PIN_PA02B_DAC_VOUT 2L /**< \brief DAC signal: VOUT on PA02 mux B */ +#define MUX_PA02B_DAC_VOUT 1L +#define PINMUX_PA02B_DAC_VOUT ((PIN_PA02B_DAC_VOUT << 16) | MUX_PA02B_DAC_VOUT) +#define PORT_PA02B_DAC_VOUT (1ul << 2) +#define PIN_PA03B_DAC_VREFP 3L /**< \brief DAC signal: VREFP on PA03 mux B */ +#define MUX_PA03B_DAC_VREFP 1L +#define PINMUX_PA03B_DAC_VREFP ((PIN_PA03B_DAC_VREFP << 16) | MUX_PA03B_DAC_VREFP) +#define PORT_PA03B_DAC_VREFP (1ul << 3) +/* ========== PORT definition for I2S peripheral ========== */ +#define PIN_PA11G_I2S_FS0 11L /**< \brief I2S signal: FS0 on PA11 mux G */ +#define MUX_PA11G_I2S_FS0 6L +#define PINMUX_PA11G_I2S_FS0 ((PIN_PA11G_I2S_FS0 << 16) | MUX_PA11G_I2S_FS0) +#define PORT_PA11G_I2S_FS0 (1ul << 11) +#define PIN_PA21G_I2S_FS0 21L /**< \brief I2S signal: FS0 on PA21 mux G */ +#define MUX_PA21G_I2S_FS0 6L +#define PINMUX_PA21G_I2S_FS0 ((PIN_PA21G_I2S_FS0 << 16) | MUX_PA21G_I2S_FS0) +#define PORT_PA21G_I2S_FS0 (1ul << 21) +#define PIN_PB12G_I2S_FS1 44L /**< \brief I2S signal: FS1 on PB12 mux G */ +#define MUX_PB12G_I2S_FS1 6L +#define PINMUX_PB12G_I2S_FS1 ((PIN_PB12G_I2S_FS1 << 16) | MUX_PB12G_I2S_FS1) +#define PORT_PB12G_I2S_FS1 (1ul << 12) +#define PIN_PA09G_I2S_MCK0 9L /**< \brief I2S signal: MCK0 on PA09 mux G */ +#define MUX_PA09G_I2S_MCK0 6L +#define PINMUX_PA09G_I2S_MCK0 ((PIN_PA09G_I2S_MCK0 << 16) | MUX_PA09G_I2S_MCK0) +#define PORT_PA09G_I2S_MCK0 (1ul << 9) +#define PIN_PB17G_I2S_MCK0 49L /**< \brief I2S signal: MCK0 on PB17 mux G */ +#define MUX_PB17G_I2S_MCK0 6L +#define PINMUX_PB17G_I2S_MCK0 ((PIN_PB17G_I2S_MCK0 << 16) | MUX_PB17G_I2S_MCK0) +#define PORT_PB17G_I2S_MCK0 (1ul << 17) +#define PIN_PB10G_I2S_MCK1 42L /**< \brief I2S signal: MCK1 on PB10 mux G */ +#define MUX_PB10G_I2S_MCK1 6L +#define PINMUX_PB10G_I2S_MCK1 ((PIN_PB10G_I2S_MCK1 << 16) | MUX_PB10G_I2S_MCK1) +#define PORT_PB10G_I2S_MCK1 (1ul << 10) +#define PIN_PA10G_I2S_SCK0 10L /**< \brief I2S signal: SCK0 on PA10 mux G */ +#define MUX_PA10G_I2S_SCK0 6L +#define PINMUX_PA10G_I2S_SCK0 ((PIN_PA10G_I2S_SCK0 << 16) | MUX_PA10G_I2S_SCK0) +#define PORT_PA10G_I2S_SCK0 (1ul << 10) +#define PIN_PA20G_I2S_SCK0 20L /**< \brief I2S signal: SCK0 on PA20 mux G */ +#define MUX_PA20G_I2S_SCK0 6L +#define PINMUX_PA20G_I2S_SCK0 ((PIN_PA20G_I2S_SCK0 << 16) | MUX_PA20G_I2S_SCK0) +#define PORT_PA20G_I2S_SCK0 (1ul << 20) +#define PIN_PB11G_I2S_SCK1 43L /**< \brief I2S signal: SCK1 on PB11 mux G */ +#define MUX_PB11G_I2S_SCK1 6L +#define PINMUX_PB11G_I2S_SCK1 ((PIN_PB11G_I2S_SCK1 << 16) | MUX_PB11G_I2S_SCK1) +#define PORT_PB11G_I2S_SCK1 (1ul << 11) +#define PIN_PA07G_I2S_SD0 7L /**< \brief I2S signal: SD0 on PA07 mux G */ +#define MUX_PA07G_I2S_SD0 6L +#define PINMUX_PA07G_I2S_SD0 ((PIN_PA07G_I2S_SD0 << 16) | MUX_PA07G_I2S_SD0) +#define PORT_PA07G_I2S_SD0 (1ul << 7) +#define PIN_PA19G_I2S_SD0 19L /**< \brief I2S signal: SD0 on PA19 mux G */ +#define MUX_PA19G_I2S_SD0 6L +#define PINMUX_PA19G_I2S_SD0 ((PIN_PA19G_I2S_SD0 << 16) | MUX_PA19G_I2S_SD0) +#define PORT_PA19G_I2S_SD0 (1ul << 19) +#define PIN_PA08G_I2S_SD1 8L /**< \brief I2S signal: SD1 on PA08 mux G */ +#define MUX_PA08G_I2S_SD1 6L +#define PINMUX_PA08G_I2S_SD1 ((PIN_PA08G_I2S_SD1 << 16) | MUX_PA08G_I2S_SD1) +#define PORT_PA08G_I2S_SD1 (1ul << 8) +#define PIN_PB16G_I2S_SD1 48L /**< \brief I2S signal: SD1 on PB16 mux G */ +#define MUX_PB16G_I2S_SD1 6L +#define PINMUX_PB16G_I2S_SD1 ((PIN_PB16G_I2S_SD1 << 16) | MUX_PB16G_I2S_SD1) +#define PORT_PB16G_I2S_SD1 (1ul << 16) + +#endif /* _SAMD21J18A_PIO_ */ diff --git a/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/utils/cmsis/samd21/include/samd21.h b/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/utils/cmsis/samd21/include/samd21.h new file mode 100644 index 0000000..c9905b7 --- /dev/null +++ b/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/utils/cmsis/samd21/include/samd21.h @@ -0,0 +1,113 @@ +/** + * \file + * + * \brief Top header file for SAMD21 + * + * Copyright (c) 2014-2018 Microchip Technology Inc. and its subsidiaries. + * + * \asf_license_start + * + * \page License + * + * Subject to your compliance with these terms, you may use Microchip + * software and any derivatives exclusively with Microchip products. + * It is your responsibility to comply with third party license terms applicable + * to your use of third party software (including open source software) that + * may accompany Microchip software. + * + * THIS SOFTWARE IS SUPPLIED BY MICROCHIP "AS IS". NO WARRANTIES, + * WHETHER EXPRESS, IMPLIED OR STATUTORY, APPLY TO THIS SOFTWARE, + * INCLUDING ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, + * AND FITNESS FOR A PARTICULAR PURPOSE. IN NO EVENT WILL MICROCHIP BE + * LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL OR CONSEQUENTIAL + * LOSS, DAMAGE, COST OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE + * SOFTWARE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE + * POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT + * ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY + * RELATED TO THIS SOFTWARE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, + * THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THIS SOFTWARE. + * + * \asf_license_stop + * + */ +/* + * Support and FAQ: visit Microchip Support + */ + +#ifndef _SAMD21_ +#define _SAMD21_ + +/** + * \defgroup SAMD21_definitions SAMD21 Device Definitions + * \brief SAMD21 CMSIS Definitions. + */ + +#if defined(__SAMD21E15A__) || defined(__ATSAMD21E15A__) + #include "samd21e15a.h" +#elif defined(__SAMD21E16A__) || defined(__ATSAMD21E16A__) + #include "samd21e16a.h" +#elif defined(__SAMD21E17A__) || defined(__ATSAMD21E17A__) + #include "samd21e17a.h" +#elif defined(__SAMD21E18A__) || defined(__ATSAMD21E18A__) + #include "samd21e18a.h" +#elif defined(__SAMD21G15A__) || defined(__ATSAMD21G15A__) + #include "samd21g15a.h" +#elif defined(__SAMD21G16A__) || defined(__ATSAMD21G16A__) + #include "samd21g16a.h" +#elif defined(__SAMD21G17A__) || defined(__ATSAMD21G17A__) + #include "samd21g17a.h" +#elif defined(__SAMD21G17AU__) || defined(__ATSAMD21G17AU__) + #include "samd21g17au.h" +#elif defined(__SAMD21G18A__) || defined(__ATSAMD21G18A__) + #include "samd21g18a.h" +#elif defined (__SAMD21G18AU__) || defined(__ATSAMD21G18AU__) + #include "samd21g18au.h" +#elif defined(__SAMD21J15A__) || defined(__ATSAMD21J15A__) + #include "samd21j15a.h" +#elif defined(__SAMD21J16A__) || defined(__ATSAMD21J16A__) + #include "samd21j16a.h" +#elif defined(__SAMD21J17A__) || defined(__ATSAMD21J17A__) + #include "samd21j17a.h" +#elif defined(__SAMD21J18A__) || defined(__ATSAMD21J18A__) + #include "samd21j18a.h" +#elif defined(__SAMD21E15B__) || defined(__ATSAMD21E15B__) + #include "samd21e15b.h" +#elif defined(__SAMD21E15BU__) || defined(__ATSAMD21E15BU__) + #include "samd21e15bu.h" +#elif defined(__SAMD21E15L__) || defined(__ATSAMD21E15L__) + #include "samd21e15l.h" +#elif defined(__SAMD21E16B__) || defined(__ATSAMD21E16B__) + #include "samd21e16b.h" +#elif defined(__SAMD21E16BU__) || defined(__ATSAMD21E16BU__) + #include "samd21e16bu.h" +#elif defined(__SAMD21E16L__) || defined(__ATSAMD21E16L__) + #include "samd21e16l.h" +#elif defined(__SAMD21G15B__) || defined(__ATSAMD21G15B__) + #include "samd21g15b.h" +#elif defined(__SAMD21G15L__) || defined(__ATSAMD21G15L__) + #include "samd21g15l.h" +#elif defined(__SAMD21G16B__) || defined(__ATSAMD21G16B__) + #include "samd21g16b.h" +#elif defined(__SAMD21G16L__) || defined(__ATSAMD21G16L__) + #include "samd21g16l.h" +#elif defined(__SAMD21J15B__) || defined(__ATSAMD21J15B__) + #include "samd21j15b.h" +#elif defined(__SAMD21J16B__) || defined(__ATSAMD21J16B__) + #include "samd21j16b.h" +#elif defined(__SAMD21E17D__) || defined(__ATSAMD21E17D__) + #include "samd21e17d.h" +#elif defined(__SAMD21E17DU__) || defined(__ATSAMD21E17DU__) + #include "samd21e17du.h" +#elif defined(__SAMD21E17L__) || defined(__ATSAMD21E17L__) + #include "samd21e17l.h" +#elif defined(__SAMD21G17D__) || defined(__ATSAMD21G17D__) + #include "samd21g17d.h" +#elif defined(__SAMD21G17L__) || defined(__ATSAMD21G17L__) + #include "samd21g17l.h" +#elif defined(__SAMD21J17D__) || defined(__ATSAMD21J17D__) + #include "samd21j17d.h" +#else + #error Library does not support the specified device. +#endif + +#endif /* _SAMD21_ */ diff --git a/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/utils/cmsis/samd21/include/samd21e15a.h b/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/utils/cmsis/samd21/include/samd21e15a.h new file mode 100644 index 0000000..2448e72 --- /dev/null +++ b/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/utils/cmsis/samd21/include/samd21e15a.h @@ -0,0 +1,547 @@ +/** + * \file + * + * \brief Header file for SAMD21E15A + * + * Copyright (c) 2017-2018 Microchip Technology Inc. and its subsidiaries. + * + * \asf_license_start + * + * \page License + * + * Subject to your compliance with these terms, you may use Microchip + * software and any derivatives exclusively with Microchip products. + * It is your responsibility to comply with third party license terms applicable + * to your use of third party software (including open source software) that + * may accompany Microchip software. + * + * THIS SOFTWARE IS SUPPLIED BY MICROCHIP "AS IS". NO WARRANTIES, + * WHETHER EXPRESS, IMPLIED OR STATUTORY, APPLY TO THIS SOFTWARE, + * INCLUDING ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, + * AND FITNESS FOR A PARTICULAR PURPOSE. IN NO EVENT WILL MICROCHIP BE + * LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL OR CONSEQUENTIAL + * LOSS, DAMAGE, COST OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE + * SOFTWARE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE + * POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT + * ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY + * RELATED TO THIS SOFTWARE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, + * THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THIS SOFTWARE. + * + * \asf_license_stop + * + */ + +#ifndef _SAMD21E15A_ +#define _SAMD21E15A_ + +/** + * \ingroup SAMD21_definitions + * \addtogroup SAMD21E15A_definitions SAMD21E15A definitions + * This file defines all structures and symbols for SAMD21E15A: + * - registers and bitfields + * - peripheral base address + * - peripheral ID + * - PIO definitions +*/ +/*@{*/ + +#ifdef __cplusplus + extern "C" { +#endif + +#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) +#include +#ifndef __cplusplus +typedef volatile const uint32_t RoReg; /**< Read only 32-bit register (volatile const unsigned int) */ +typedef volatile const uint16_t RoReg16; /**< Read only 16-bit register (volatile const unsigned int) */ +typedef volatile const uint8_t RoReg8; /**< Read only 8-bit register (volatile const unsigned int) */ +#else +typedef volatile uint32_t RoReg; /**< Read only 32-bit register (volatile const unsigned int) */ +typedef volatile uint16_t RoReg16; /**< Read only 16-bit register (volatile const unsigned int) */ +typedef volatile uint8_t RoReg8; /**< Read only 8-bit register (volatile const unsigned int) */ +#endif +typedef volatile uint32_t WoReg; /**< Write only 32-bit register (volatile unsigned int) */ +typedef volatile uint16_t WoReg16; /**< Write only 16-bit register (volatile unsigned int) */ +typedef volatile uint8_t WoReg8; /**< Write only 8-bit register (volatile unsigned int) */ +typedef volatile uint32_t RwReg; /**< Read-Write 32-bit register (volatile unsigned int) */ +typedef volatile uint16_t RwReg16; /**< Read-Write 16-bit register (volatile unsigned int) */ +typedef volatile uint8_t RwReg8; /**< Read-Write 8-bit register (volatile unsigned int) */ +#define CAST(type, value) ((type *)(value)) +#define REG_ACCESS(type, address) (*(type*)(address)) /**< C code: Register value */ +#else +#define CAST(type, value) (value) +#define REG_ACCESS(type, address) (address) /**< Assembly code: Register address */ +#endif + +/* ************************************************************************** */ +/** CMSIS DEFINITIONS FOR SAMD21E15A */ +/* ************************************************************************** */ +/** \defgroup SAMD21E15A_cmsis CMSIS Definitions */ +/*@{*/ + +/** Interrupt Number Definition */ +typedef enum IRQn +{ + /****** Cortex-M0+ Processor Exceptions Numbers ******************************/ + NonMaskableInt_IRQn = -14,/**< 2 Non Maskable Interrupt */ + HardFault_IRQn = -13,/**< 3 Cortex-M0+ Hard Fault Interrupt */ + SVCall_IRQn = -5, /**< 11 Cortex-M0+ SV Call Interrupt */ + PendSV_IRQn = -2, /**< 14 Cortex-M0+ Pend SV Interrupt */ + SysTick_IRQn = -1, /**< 15 Cortex-M0+ System Tick Interrupt */ + /****** SAMD21E15A-specific Interrupt Numbers ***********************/ + PM_IRQn = 0, /**< 0 SAMD21E15A Power Manager (PM) */ + SYSCTRL_IRQn = 1, /**< 1 SAMD21E15A System Control (SYSCTRL) */ + WDT_IRQn = 2, /**< 2 SAMD21E15A Watchdog Timer (WDT) */ + RTC_IRQn = 3, /**< 3 SAMD21E15A Real-Time Counter (RTC) */ + EIC_IRQn = 4, /**< 4 SAMD21E15A External Interrupt Controller (EIC) */ + NVMCTRL_IRQn = 5, /**< 5 SAMD21E15A Non-Volatile Memory Controller (NVMCTRL) */ + DMAC_IRQn = 6, /**< 6 SAMD21E15A Direct Memory Access Controller (DMAC) */ + USB_IRQn = 7, /**< 7 SAMD21E15A Universal Serial Bus (USB) */ + EVSYS_IRQn = 8, /**< 8 SAMD21E15A Event System Interface (EVSYS) */ + SERCOM0_IRQn = 9, /**< 9 SAMD21E15A Serial Communication Interface 0 (SERCOM0) */ + SERCOM1_IRQn = 10, /**< 10 SAMD21E15A Serial Communication Interface 1 (SERCOM1) */ + SERCOM2_IRQn = 11, /**< 11 SAMD21E15A Serial Communication Interface 2 (SERCOM2) */ + SERCOM3_IRQn = 12, /**< 12 SAMD21E15A Serial Communication Interface 3 (SERCOM3) */ + TCC0_IRQn = 15, /**< 15 SAMD21E15A Timer Counter Control 0 (TCC0) */ + TCC1_IRQn = 16, /**< 16 SAMD21E15A Timer Counter Control 1 (TCC1) */ + TCC2_IRQn = 17, /**< 17 SAMD21E15A Timer Counter Control 2 (TCC2) */ + TC3_IRQn = 18, /**< 18 SAMD21E15A Basic Timer Counter 3 (TC3) */ + TC4_IRQn = 19, /**< 19 SAMD21E15A Basic Timer Counter 4 (TC4) */ + TC5_IRQn = 20, /**< 20 SAMD21E15A Basic Timer Counter 5 (TC5) */ + ADC_IRQn = 23, /**< 23 SAMD21E15A Analog Digital Converter (ADC) */ + AC_IRQn = 24, /**< 24 SAMD21E15A Analog Comparators (AC) */ + DAC_IRQn = 25, /**< 25 SAMD21E15A Digital Analog Converter (DAC) */ + PTC_IRQn = 26, /**< 26 SAMD21E15A Peripheral Touch Controller (PTC) */ + I2S_IRQn = 27, /**< 27 SAMD21E15A Inter-IC Sound Interface (I2S) */ + + PERIPH_COUNT_IRQn = 28 /**< Number of peripheral IDs */ +} IRQn_Type; + +typedef struct _DeviceVectors +{ + /* Stack pointer */ + void* pvStack; + + /* Cortex-M handlers */ + void* pfnReset_Handler; + void* pfnNMI_Handler; + void* pfnHardFault_Handler; + void* pvReservedM12; + void* pvReservedM11; + void* pvReservedM10; + void* pvReservedM9; + void* pvReservedM8; + void* pvReservedM7; + void* pvReservedM6; + void* pfnSVC_Handler; + void* pvReservedM4; + void* pvReservedM3; + void* pfnPendSV_Handler; + void* pfnSysTick_Handler; + + /* Peripheral handlers */ + void* pfnPM_Handler; /* 0 Power Manager */ + void* pfnSYSCTRL_Handler; /* 1 System Control */ + void* pfnWDT_Handler; /* 2 Watchdog Timer */ + void* pfnRTC_Handler; /* 3 Real-Time Counter */ + void* pfnEIC_Handler; /* 4 External Interrupt Controller */ + void* pfnNVMCTRL_Handler; /* 5 Non-Volatile Memory Controller */ + void* pfnDMAC_Handler; /* 6 Direct Memory Access Controller */ + void* pfnUSB_Handler; /* 7 Universal Serial Bus */ + void* pfnEVSYS_Handler; /* 8 Event System Interface */ + void* pfnSERCOM0_Handler; /* 9 Serial Communication Interface 0 */ + void* pfnSERCOM1_Handler; /* 10 Serial Communication Interface 1 */ + void* pfnSERCOM2_Handler; /* 11 Serial Communication Interface 2 */ + void* pfnSERCOM3_Handler; /* 12 Serial Communication Interface 3 */ + void* pvReserved13; + void* pvReserved14; + void* pfnTCC0_Handler; /* 15 Timer Counter Control 0 */ + void* pfnTCC1_Handler; /* 16 Timer Counter Control 1 */ + void* pfnTCC2_Handler; /* 17 Timer Counter Control 2 */ + void* pfnTC3_Handler; /* 18 Basic Timer Counter 3 */ + void* pfnTC4_Handler; /* 19 Basic Timer Counter 4 */ + void* pfnTC5_Handler; /* 20 Basic Timer Counter 5 */ + void* pvReserved21; + void* pvReserved22; + void* pfnADC_Handler; /* 23 Analog Digital Converter */ + void* pfnAC_Handler; /* 24 Analog Comparators */ + void* pfnDAC_Handler; /* 25 Digital Analog Converter */ + void* pfnPTC_Handler; /* 26 Peripheral Touch Controller */ + void* pfnI2S_Handler; /* 27 Inter-IC Sound Interface */ + void* pvReserved28; +} DeviceVectors; + +/* Cortex-M0+ processor handlers */ +void Reset_Handler ( void ); +void NMI_Handler ( void ); +void HardFault_Handler ( void ); +void SVC_Handler ( void ); +void PendSV_Handler ( void ); +void SysTick_Handler ( void ); + +/* Peripherals handlers */ +void PM_Handler ( void ); +void SYSCTRL_Handler ( void ); +void WDT_Handler ( void ); +void RTC_Handler ( void ); +void EIC_Handler ( void ); +void NVMCTRL_Handler ( void ); +void DMAC_Handler ( void ); +void USB_Handler ( void ); +void EVSYS_Handler ( void ); +void SERCOM0_Handler ( void ); +void SERCOM1_Handler ( void ); +void SERCOM2_Handler ( void ); +void SERCOM3_Handler ( void ); +void TCC0_Handler ( void ); +void TCC1_Handler ( void ); +void TCC2_Handler ( void ); +void TC3_Handler ( void ); +void TC4_Handler ( void ); +void TC5_Handler ( void ); +void ADC_Handler ( void ); +void AC_Handler ( void ); +void DAC_Handler ( void ); +void PTC_Handler ( void ); +void I2S_Handler ( void ); + +/* + * \brief Configuration of the Cortex-M0+ Processor and Core Peripherals + */ + +#define LITTLE_ENDIAN 1 +#define __CM0PLUS_REV 1 /*!< Core revision r0p1 */ +#define __MPU_PRESENT 0 /*!< MPU present or not */ +#define __NVIC_PRIO_BITS 2 /*!< Number of bits used for Priority Levels */ +#define __VTOR_PRESENT 1 /*!< VTOR present or not */ +#define __Vendor_SysTickConfig 0 /*!< Set to 1 if different SysTick Config is used */ + +/** + * \brief CMSIS includes + */ + +#include +#if !defined DONT_USE_CMSIS_INIT +#include "system_samd21.h" +#endif /* DONT_USE_CMSIS_INIT */ + +/*@}*/ + +/* ************************************************************************** */ +/** SOFTWARE PERIPHERAL API DEFINITION FOR SAMD21E15A */ +/* ************************************************************************** */ +/** \defgroup SAMD21E15A_api Peripheral Software API */ +/*@{*/ + +#include "component/ac.h" +#include "component/adc.h" +#include "component/dac.h" +#include "component/dmac.h" +#include "component/dsu.h" +#include "component/eic.h" +#include "component/evsys.h" +#include "component/gclk.h" +#include "component/hmatrixb.h" +#include "component/i2s.h" +#include "component/mtb.h" +#include "component/nvmctrl.h" +#include "component/pac.h" +#include "component/pm.h" +#include "component/port.h" +#include "component/rtc.h" +#include "component/sercom.h" +#include "component/sysctrl.h" +#include "component/tc.h" +#include "component/tcc.h" +#include "component/usb.h" +#include "component/wdt.h" +/*@}*/ + +/* ************************************************************************** */ +/** REGISTERS ACCESS DEFINITIONS FOR SAMD21E15A */ +/* ************************************************************************** */ +/** \defgroup SAMD21E15A_reg Registers Access Definitions */ +/*@{*/ + +#include "instance/ac.h" +#include "instance/adc.h" +#include "instance/dac.h" +#include "instance/dmac.h" +#include "instance/dsu.h" +#include "instance/eic.h" +#include "instance/evsys.h" +#include "instance/gclk.h" +#include "instance/sbmatrix.h" +#include "instance/i2s.h" +#include "instance/mtb.h" +#include "instance/nvmctrl.h" +#include "instance/pac0.h" +#include "instance/pac1.h" +#include "instance/pac2.h" +#include "instance/pm.h" +#include "instance/port.h" +#include "instance/rtc.h" +#include "instance/sercom0.h" +#include "instance/sercom1.h" +#include "instance/sercom2.h" +#include "instance/sercom3.h" +#include "instance/sysctrl.h" +#include "instance/tc3.h" +#include "instance/tc4.h" +#include "instance/tc5.h" +#include "instance/tcc0.h" +#include "instance/tcc1.h" +#include "instance/tcc2.h" +#include "instance/usb.h" +#include "instance/wdt.h" +/*@}*/ + +/* ************************************************************************** */ +/** PERIPHERAL ID DEFINITIONS FOR SAMD21E15A */ +/* ************************************************************************** */ +/** \defgroup SAMD21E15A_id Peripheral Ids Definitions */ +/*@{*/ + +// Peripheral instances on HPB0 bridge +#define ID_PAC0 0 /**< \brief Peripheral Access Controller 0 (PAC0) */ +#define ID_PM 1 /**< \brief Power Manager (PM) */ +#define ID_SYSCTRL 2 /**< \brief System Control (SYSCTRL) */ +#define ID_GCLK 3 /**< \brief Generic Clock Generator (GCLK) */ +#define ID_WDT 4 /**< \brief Watchdog Timer (WDT) */ +#define ID_RTC 5 /**< \brief Real-Time Counter (RTC) */ +#define ID_EIC 6 /**< \brief External Interrupt Controller (EIC) */ + +// Peripheral instances on HPB1 bridge +#define ID_PAC1 32 /**< \brief Peripheral Access Controller 1 (PAC1) */ +#define ID_DSU 33 /**< \brief Device Service Unit (DSU) */ +#define ID_NVMCTRL 34 /**< \brief Non-Volatile Memory Controller (NVMCTRL) */ +#define ID_PORT 35 /**< \brief Port Module (PORT) */ +#define ID_DMAC 36 /**< \brief Direct Memory Access Controller (DMAC) */ +#define ID_USB 37 /**< \brief Universal Serial Bus (USB) */ +#define ID_MTB 38 /**< \brief Cortex-M0+ Micro-Trace Buffer (MTB) */ +#define ID_SBMATRIX 39 /**< \brief HSB Matrix (SBMATRIX) */ + +// Peripheral instances on HPB2 bridge +#define ID_PAC2 64 /**< \brief Peripheral Access Controller 2 (PAC2) */ +#define ID_EVSYS 65 /**< \brief Event System Interface (EVSYS) */ +#define ID_SERCOM0 66 /**< \brief Serial Communication Interface 0 (SERCOM0) */ +#define ID_SERCOM1 67 /**< \brief Serial Communication Interface 1 (SERCOM1) */ +#define ID_SERCOM2 68 /**< \brief Serial Communication Interface 2 (SERCOM2) */ +#define ID_SERCOM3 69 /**< \brief Serial Communication Interface 3 (SERCOM3) */ +#define ID_TCC0 72 /**< \brief Timer Counter Control 0 (TCC0) */ +#define ID_TCC1 73 /**< \brief Timer Counter Control 1 (TCC1) */ +#define ID_TCC2 74 /**< \brief Timer Counter Control 2 (TCC2) */ +#define ID_TC3 75 /**< \brief Basic Timer Counter 3 (TC3) */ +#define ID_TC4 76 /**< \brief Basic Timer Counter 4 (TC4) */ +#define ID_TC5 77 /**< \brief Basic Timer Counter 5 (TC5) */ +#define ID_ADC 80 /**< \brief Analog Digital Converter (ADC) */ +#define ID_AC 81 /**< \brief Analog Comparators (AC) */ +#define ID_DAC 82 /**< \brief Digital Analog Converter (DAC) */ +#define ID_PTC 83 /**< \brief Peripheral Touch Controller (PTC) */ +#define ID_I2S 84 /**< \brief Inter-IC Sound Interface (I2S) */ + +#define ID_PERIPH_COUNT 85 /**< \brief Max number of peripheral IDs */ +/*@}*/ + +/* ************************************************************************** */ +/** BASE ADDRESS DEFINITIONS FOR SAMD21E15A */ +/* ************************************************************************** */ +/** \defgroup SAMD21E15A_base Peripheral Base Address Definitions */ +/*@{*/ + +#if defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__) +#define AC (0x42004400UL) /**< \brief (AC) APB Base Address */ +#define ADC (0x42004000UL) /**< \brief (ADC) APB Base Address */ +#define DAC (0x42004800UL) /**< \brief (DAC) APB Base Address */ +#define DMAC (0x41004800UL) /**< \brief (DMAC) APB Base Address */ +#define DSU (0x41002000UL) /**< \brief (DSU) APB Base Address */ +#define EIC (0x40001800UL) /**< \brief (EIC) APB Base Address */ +#define EVSYS (0x42000400UL) /**< \brief (EVSYS) APB Base Address */ +#define GCLK (0x40000C00UL) /**< \brief (GCLK) APB Base Address */ +#define SBMATRIX (0x41007000UL) /**< \brief (SBMATRIX) APB Base Address */ +#define I2S (0x42005000UL) /**< \brief (I2S) APB Base Address */ +#define MTB (0x41006000UL) /**< \brief (MTB) APB Base Address */ +#define NVMCTRL (0x41004000UL) /**< \brief (NVMCTRL) APB Base Address */ +#define NVMCTRL_CAL (0x00800000UL) /**< \brief (NVMCTRL) CAL Base Address */ +#define NVMCTRL_LOCKBIT (0x00802000UL) /**< \brief (NVMCTRL) LOCKBIT Base Address */ +#define NVMCTRL_OTP1 (0x00806000UL) /**< \brief (NVMCTRL) OTP1 Base Address */ +#define NVMCTRL_OTP2 (0x00806008UL) /**< \brief (NVMCTRL) OTP2 Base Address */ +#define NVMCTRL_OTP4 (0x00806020UL) /**< \brief (NVMCTRL) OTP4 Base Address */ +#define NVMCTRL_TEMP_LOG (0x00806030UL) /**< \brief (NVMCTRL) TEMP_LOG Base Address */ +#define NVMCTRL_USER (0x00804000UL) /**< \brief (NVMCTRL) USER Base Address */ +#define PAC0 (0x40000000UL) /**< \brief (PAC0) APB Base Address */ +#define PAC1 (0x41000000UL) /**< \brief (PAC1) APB Base Address */ +#define PAC2 (0x42000000UL) /**< \brief (PAC2) APB Base Address */ +#define PM (0x40000400UL) /**< \brief (PM) APB Base Address */ +#define PORT (0x41004400UL) /**< \brief (PORT) APB Base Address */ +#define PORT_IOBUS (0x60000000UL) /**< \brief (PORT) IOBUS Base Address */ +#define RTC (0x40001400UL) /**< \brief (RTC) APB Base Address */ +#define SERCOM0 (0x42000800UL) /**< \brief (SERCOM0) APB Base Address */ +#define SERCOM1 (0x42000C00UL) /**< \brief (SERCOM1) APB Base Address */ +#define SERCOM2 (0x42001000UL) /**< \brief (SERCOM2) APB Base Address */ +#define SERCOM3 (0x42001400UL) /**< \brief (SERCOM3) APB Base Address */ +#define SYSCTRL (0x40000800UL) /**< \brief (SYSCTRL) APB Base Address */ +#define TC3 (0x42002C00UL) /**< \brief (TC3) APB Base Address */ +#define TC4 (0x42003000UL) /**< \brief (TC4) APB Base Address */ +#define TC5 (0x42003400UL) /**< \brief (TC5) APB Base Address */ +#define TCC0 (0x42002000UL) /**< \brief (TCC0) APB Base Address */ +#define TCC1 (0x42002400UL) /**< \brief (TCC1) APB Base Address */ +#define TCC2 (0x42002800UL) /**< \brief (TCC2) APB Base Address */ +#define USB (0x41005000UL) /**< \brief (USB) APB Base Address */ +#define WDT (0x40001000UL) /**< \brief (WDT) APB Base Address */ +#else +#define AC ((Ac *)0x42004400UL) /**< \brief (AC) APB Base Address */ +#define AC_INST_NUM 1 /**< \brief (AC) Number of instances */ +#define AC_INSTS { AC } /**< \brief (AC) Instances List */ + +#define ADC ((Adc *)0x42004000UL) /**< \brief (ADC) APB Base Address */ +#define ADC_INST_NUM 1 /**< \brief (ADC) Number of instances */ +#define ADC_INSTS { ADC } /**< \brief (ADC) Instances List */ + +#define DAC ((Dac *)0x42004800UL) /**< \brief (DAC) APB Base Address */ +#define DAC_INST_NUM 1 /**< \brief (DAC) Number of instances */ +#define DAC_INSTS { DAC } /**< \brief (DAC) Instances List */ + +#define DMAC ((Dmac *)0x41004800UL) /**< \brief (DMAC) APB Base Address */ +#define DMAC_INST_NUM 1 /**< \brief (DMAC) Number of instances */ +#define DMAC_INSTS { DMAC } /**< \brief (DMAC) Instances List */ + +#define DSU ((Dsu *)0x41002000UL) /**< \brief (DSU) APB Base Address */ +#define DSU_INST_NUM 1 /**< \brief (DSU) Number of instances */ +#define DSU_INSTS { DSU } /**< \brief (DSU) Instances List */ + +#define EIC ((Eic *)0x40001800UL) /**< \brief (EIC) APB Base Address */ +#define EIC_INST_NUM 1 /**< \brief (EIC) Number of instances */ +#define EIC_INSTS { EIC } /**< \brief (EIC) Instances List */ + +#define EVSYS ((Evsys *)0x42000400UL) /**< \brief (EVSYS) APB Base Address */ +#define EVSYS_INST_NUM 1 /**< \brief (EVSYS) Number of instances */ +#define EVSYS_INSTS { EVSYS } /**< \brief (EVSYS) Instances List */ + +#define GCLK ((Gclk *)0x40000C00UL) /**< \brief (GCLK) APB Base Address */ +#define GCLK_INST_NUM 1 /**< \brief (GCLK) Number of instances */ +#define GCLK_INSTS { GCLK } /**< \brief (GCLK) Instances List */ + +#define SBMATRIX ((Hmatrixb *)0x41007000UL) /**< \brief (SBMATRIX) APB Base Address */ +#define HMATRIXB_INST_NUM 1 /**< \brief (HMATRIXB) Number of instances */ +#define HMATRIXB_INSTS { SBMATRIX } /**< \brief (HMATRIXB) Instances List */ + +#define I2S ((I2s *)0x42005000UL) /**< \brief (I2S) APB Base Address */ +#define I2S_INST_NUM 1 /**< \brief (I2S) Number of instances */ +#define I2S_INSTS { I2S } /**< \brief (I2S) Instances List */ + +#define MTB ((Mtb *)0x41006000UL) /**< \brief (MTB) APB Base Address */ +#define MTB_INST_NUM 1 /**< \brief (MTB) Number of instances */ +#define MTB_INSTS { MTB } /**< \brief (MTB) Instances List */ + +#define NVMCTRL ((Nvmctrl *)0x41004000UL) /**< \brief (NVMCTRL) APB Base Address */ +#define NVMCTRL_CAL (0x00800000UL) /**< \brief (NVMCTRL) CAL Base Address */ +#define NVMCTRL_LOCKBIT (0x00802000UL) /**< \brief (NVMCTRL) LOCKBIT Base Address */ +#define NVMCTRL_OTP1 (0x00806000UL) /**< \brief (NVMCTRL) OTP1 Base Address */ +#define NVMCTRL_OTP2 (0x00806008UL) /**< \brief (NVMCTRL) OTP2 Base Address */ +#define NVMCTRL_OTP4 (0x00806020UL) /**< \brief (NVMCTRL) OTP4 Base Address */ +#define NVMCTRL_TEMP_LOG (0x00806030UL) /**< \brief (NVMCTRL) TEMP_LOG Base Address */ +#define NVMCTRL_USER (0x00804000UL) /**< \brief (NVMCTRL) USER Base Address */ +#define NVMCTRL_INST_NUM 1 /**< \brief (NVMCTRL) Number of instances */ +#define NVMCTRL_INSTS { NVMCTRL } /**< \brief (NVMCTRL) Instances List */ + +#define PAC0 ((Pac *)0x40000000UL) /**< \brief (PAC0) APB Base Address */ +#define PAC1 ((Pac *)0x41000000UL) /**< \brief (PAC1) APB Base Address */ +#define PAC2 ((Pac *)0x42000000UL) /**< \brief (PAC2) APB Base Address */ +#define PAC_INST_NUM 3 /**< \brief (PAC) Number of instances */ +#define PAC_INSTS { PAC0, PAC1, PAC2 } /**< \brief (PAC) Instances List */ + +#define PM ((Pm *)0x40000400UL) /**< \brief (PM) APB Base Address */ +#define PM_INST_NUM 1 /**< \brief (PM) Number of instances */ +#define PM_INSTS { PM } /**< \brief (PM) Instances List */ + +#define PORT ((Port *)0x41004400UL) /**< \brief (PORT) APB Base Address */ +#define PORT_IOBUS ((Port *)0x60000000UL) /**< \brief (PORT) IOBUS Base Address */ +#define PORT_INST_NUM 1 /**< \brief (PORT) Number of instances */ +#define PORT_INSTS { PORT } /**< \brief (PORT) Instances List */ + +#define PTC_GCLK_ID 34 +#define PTC_INST_NUM 1 /**< \brief (PTC) Number of instances */ +#define PTC_INSTS { PTC } /**< \brief (PTC) Instances List */ + +#define RTC ((Rtc *)0x40001400UL) /**< \brief (RTC) APB Base Address */ +#define RTC_INST_NUM 1 /**< \brief (RTC) Number of instances */ +#define RTC_INSTS { RTC } /**< \brief (RTC) Instances List */ + +#define SERCOM0 ((Sercom *)0x42000800UL) /**< \brief (SERCOM0) APB Base Address */ +#define SERCOM1 ((Sercom *)0x42000C00UL) /**< \brief (SERCOM1) APB Base Address */ +#define SERCOM2 ((Sercom *)0x42001000UL) /**< \brief (SERCOM2) APB Base Address */ +#define SERCOM3 ((Sercom *)0x42001400UL) /**< \brief (SERCOM3) APB Base Address */ +#define SERCOM_INST_NUM 4 /**< \brief (SERCOM) Number of instances */ +#define SERCOM_INSTS { SERCOM0, SERCOM1, SERCOM2, SERCOM3 } /**< \brief (SERCOM) Instances List */ + +#define SYSCTRL ((Sysctrl *)0x40000800UL) /**< \brief (SYSCTRL) APB Base Address */ +#define SYSCTRL_INST_NUM 1 /**< \brief (SYSCTRL) Number of instances */ +#define SYSCTRL_INSTS { SYSCTRL } /**< \brief (SYSCTRL) Instances List */ + +#define TC3 ((Tc *)0x42002C00UL) /**< \brief (TC3) APB Base Address */ +#define TC4 ((Tc *)0x42003000UL) /**< \brief (TC4) APB Base Address */ +#define TC5 ((Tc *)0x42003400UL) /**< \brief (TC5) APB Base Address */ +#define TC_INST_NUM 3 /**< \brief (TC) Number of instances */ +#define TC_INSTS { TC3, TC4, TC5 } /**< \brief (TC) Instances List */ + +#define TCC0 ((Tcc *)0x42002000UL) /**< \brief (TCC0) APB Base Address */ +#define TCC1 ((Tcc *)0x42002400UL) /**< \brief (TCC1) APB Base Address */ +#define TCC2 ((Tcc *)0x42002800UL) /**< \brief (TCC2) APB Base Address */ +#define TCC_INST_NUM 3 /**< \brief (TCC) Number of instances */ +#define TCC_INSTS { TCC0, TCC1, TCC2 } /**< \brief (TCC) Instances List */ + +#define USB ((Usb *)0x41005000UL) /**< \brief (USB) APB Base Address */ +#define USB_INST_NUM 1 /**< \brief (USB) Number of instances */ +#define USB_INSTS { USB } /**< \brief (USB) Instances List */ + +#define WDT ((Wdt *)0x40001000UL) /**< \brief (WDT) APB Base Address */ +#define WDT_INST_NUM 1 /**< \brief (WDT) Number of instances */ +#define WDT_INSTS { WDT } /**< \brief (WDT) Instances List */ + +#endif /* (defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */ +/*@}*/ + +/* ************************************************************************** */ +/** PORT DEFINITIONS FOR SAMD21E15A */ +/* ************************************************************************** */ +/** \defgroup SAMD21E15A_port PORT Definitions */ +/*@{*/ + +#include "pio/samd21e15a.h" +/*@}*/ + +/* ************************************************************************** */ +/** MEMORY MAPPING DEFINITIONS FOR SAMD21E15A */ +/* ************************************************************************** */ + +#define FLASH_SIZE 0x8000UL /* 32 kB */ +#define FLASH_PAGE_SIZE 64 +#define FLASH_NB_OF_PAGES 512 +#define FLASH_USER_PAGE_SIZE 64 +#define HMCRAMC0_SIZE 0x1000UL /* 4 kB */ + +#define FLASH_ADDR (0x00000000u) /**< FLASH base address */ +#define FLASH_USER_PAGE_ADDR (0x00800000u) /**< FLASH_USER_PAGE base address */ +#define HMCRAMC0_ADDR (0x20000000u) /**< HMCRAMC0 base address */ +#define HPB0_ADDR (0x40000000u) /**< HPB0 base address */ +#define HPB1_ADDR (0x41000000u) /**< HPB1 base address */ +#define HPB2_ADDR (0x42000000u) /**< HPB2 base address */ +#define PPB_ADDR (0xE0000000u) /**< PPB base address */ + +#define DSU_DID_RESETVALUE 0x1001000DUL +#define EIC_EXTINT_NUM 16 +#define PORT_GROUPS 1 + +/* ************************************************************************** */ +/** ELECTRICAL DEFINITIONS FOR SAMD21E15A */ +/* ************************************************************************** */ + + +#ifdef __cplusplus +} +#endif + +/*@}*/ + +#endif /* SAMD21E15A_H */ diff --git a/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/utils/cmsis/samd21/include/samd21e15b.h b/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/utils/cmsis/samd21/include/samd21e15b.h new file mode 100644 index 0000000..ebab4f3 --- /dev/null +++ b/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/utils/cmsis/samd21/include/samd21e15b.h @@ -0,0 +1,551 @@ +/** + * \file + * + * \brief Header file for SAMD21E15B + * + * Copyright (c) 2017-2018 Microchip Technology Inc. and its subsidiaries. + * + * \asf_license_start + * + * \page License + * + * Subject to your compliance with these terms, you may use Microchip + * software and any derivatives exclusively with Microchip products. + * It is your responsibility to comply with third party license terms applicable + * to your use of third party software (including open source software) that + * may accompany Microchip software. + * + * THIS SOFTWARE IS SUPPLIED BY MICROCHIP "AS IS". NO WARRANTIES, + * WHETHER EXPRESS, IMPLIED OR STATUTORY, APPLY TO THIS SOFTWARE, + * INCLUDING ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, + * AND FITNESS FOR A PARTICULAR PURPOSE. IN NO EVENT WILL MICROCHIP BE + * LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL OR CONSEQUENTIAL + * LOSS, DAMAGE, COST OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE + * SOFTWARE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE + * POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT + * ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY + * RELATED TO THIS SOFTWARE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, + * THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THIS SOFTWARE. + * + * \asf_license_stop + * + */ + +#ifndef _SAMD21E15B_ +#define _SAMD21E15B_ + +/** + * \ingroup SAMD21_definitions + * \addtogroup SAMD21E15B_definitions SAMD21E15B definitions + * This file defines all structures and symbols for SAMD21E15B: + * - registers and bitfields + * - peripheral base address + * - peripheral ID + * - PIO definitions +*/ +/*@{*/ + +#ifdef __cplusplus + extern "C" { +#endif + +#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) +#include +#ifndef __cplusplus +typedef volatile const uint32_t RoReg; /**< Read only 32-bit register (volatile const unsigned int) */ +typedef volatile const uint16_t RoReg16; /**< Read only 16-bit register (volatile const unsigned int) */ +typedef volatile const uint8_t RoReg8; /**< Read only 8-bit register (volatile const unsigned int) */ +#else +typedef volatile uint32_t RoReg; /**< Read only 32-bit register (volatile const unsigned int) */ +typedef volatile uint16_t RoReg16; /**< Read only 16-bit register (volatile const unsigned int) */ +typedef volatile uint8_t RoReg8; /**< Read only 8-bit register (volatile const unsigned int) */ +#endif +typedef volatile uint32_t WoReg; /**< Write only 32-bit register (volatile unsigned int) */ +typedef volatile uint16_t WoReg16; /**< Write only 16-bit register (volatile unsigned int) */ +typedef volatile uint8_t WoReg8; /**< Write only 8-bit register (volatile unsigned int) */ +typedef volatile uint32_t RwReg; /**< Read-Write 32-bit register (volatile unsigned int) */ +typedef volatile uint16_t RwReg16; /**< Read-Write 16-bit register (volatile unsigned int) */ +typedef volatile uint8_t RwReg8; /**< Read-Write 8-bit register (volatile unsigned int) */ +#define CAST(type, value) ((type *)(value)) +#define REG_ACCESS(type, address) (*(type*)(address)) /**< C code: Register value */ +#else +#define CAST(type, value) (value) +#define REG_ACCESS(type, address) (address) /**< Assembly code: Register address */ +#endif + +/* ************************************************************************** */ +/** CMSIS DEFINITIONS FOR SAMD21E15B */ +/* ************************************************************************** */ +/** \defgroup SAMD21E15B_cmsis CMSIS Definitions */ +/*@{*/ + +/** Interrupt Number Definition */ +typedef enum IRQn +{ + /****** Cortex-M0+ Processor Exceptions Numbers ******************************/ + NonMaskableInt_IRQn = -14,/**< 2 Non Maskable Interrupt */ + HardFault_IRQn = -13,/**< 3 Cortex-M0+ Hard Fault Interrupt */ + SVCall_IRQn = -5, /**< 11 Cortex-M0+ SV Call Interrupt */ + PendSV_IRQn = -2, /**< 14 Cortex-M0+ Pend SV Interrupt */ + SysTick_IRQn = -1, /**< 15 Cortex-M0+ System Tick Interrupt */ + /****** SAMD21E15B-specific Interrupt Numbers ***********************/ + PM_IRQn = 0, /**< 0 SAMD21E15B Power Manager (PM) */ + SYSCTRL_IRQn = 1, /**< 1 SAMD21E15B System Control (SYSCTRL) */ + WDT_IRQn = 2, /**< 2 SAMD21E15B Watchdog Timer (WDT) */ + RTC_IRQn = 3, /**< 3 SAMD21E15B Real-Time Counter (RTC) */ + EIC_IRQn = 4, /**< 4 SAMD21E15B External Interrupt Controller (EIC) */ + NVMCTRL_IRQn = 5, /**< 5 SAMD21E15B Non-Volatile Memory Controller (NVMCTRL) */ + DMAC_IRQn = 6, /**< 6 SAMD21E15B Direct Memory Access Controller (DMAC) */ + USB_IRQn = 7, /**< 7 SAMD21E15B Universal Serial Bus (USB) */ + EVSYS_IRQn = 8, /**< 8 SAMD21E15B Event System Interface (EVSYS) */ + SERCOM0_IRQn = 9, /**< 9 SAMD21E15B Serial Communication Interface 0 (SERCOM0) */ + SERCOM1_IRQn = 10, /**< 10 SAMD21E15B Serial Communication Interface 1 (SERCOM1) */ + SERCOM2_IRQn = 11, /**< 11 SAMD21E15B Serial Communication Interface 2 (SERCOM2) */ + SERCOM3_IRQn = 12, /**< 12 SAMD21E15B Serial Communication Interface 3 (SERCOM3) */ + TCC0_IRQn = 15, /**< 15 SAMD21E15B Timer Counter Control 0 (TCC0) */ + TCC1_IRQn = 16, /**< 16 SAMD21E15B Timer Counter Control 1 (TCC1) */ + TCC2_IRQn = 17, /**< 17 SAMD21E15B Timer Counter Control 2 (TCC2) */ + TC3_IRQn = 18, /**< 18 SAMD21E15B Basic Timer Counter 3 (TC3) */ + TC4_IRQn = 19, /**< 19 SAMD21E15B Basic Timer Counter 4 (TC4) */ + TC5_IRQn = 20, /**< 20 SAMD21E15B Basic Timer Counter 5 (TC5) */ + ADC_IRQn = 23, /**< 23 SAMD21E15B Analog Digital Converter (ADC) */ + AC_IRQn = 24, /**< 24 SAMD21E15B Analog Comparators (AC) */ + DAC_IRQn = 25, /**< 25 SAMD21E15B Digital Analog Converter (DAC) */ + PTC_IRQn = 26, /**< 26 SAMD21E15B Peripheral Touch Controller (PTC) */ + I2S_IRQn = 27, /**< 27 SAMD21E15B Inter-IC Sound Interface (I2S) */ + + PERIPH_COUNT_IRQn = 29 /**< Number of peripheral IDs */ +} IRQn_Type; + +typedef struct _DeviceVectors +{ + /* Stack pointer */ + void* pvStack; + + /* Cortex-M handlers */ + void* pfnReset_Handler; + void* pfnNMI_Handler; + void* pfnHardFault_Handler; + void* pvReservedM12; + void* pvReservedM11; + void* pvReservedM10; + void* pvReservedM9; + void* pvReservedM8; + void* pvReservedM7; + void* pvReservedM6; + void* pfnSVC_Handler; + void* pvReservedM4; + void* pvReservedM3; + void* pfnPendSV_Handler; + void* pfnSysTick_Handler; + + /* Peripheral handlers */ + void* pfnPM_Handler; /* 0 Power Manager */ + void* pfnSYSCTRL_Handler; /* 1 System Control */ + void* pfnWDT_Handler; /* 2 Watchdog Timer */ + void* pfnRTC_Handler; /* 3 Real-Time Counter */ + void* pfnEIC_Handler; /* 4 External Interrupt Controller */ + void* pfnNVMCTRL_Handler; /* 5 Non-Volatile Memory Controller */ + void* pfnDMAC_Handler; /* 6 Direct Memory Access Controller */ + void* pfnUSB_Handler; /* 7 Universal Serial Bus */ + void* pfnEVSYS_Handler; /* 8 Event System Interface */ + void* pfnSERCOM0_Handler; /* 9 Serial Communication Interface 0 */ + void* pfnSERCOM1_Handler; /* 10 Serial Communication Interface 1 */ + void* pfnSERCOM2_Handler; /* 11 Serial Communication Interface 2 */ + void* pfnSERCOM3_Handler; /* 12 Serial Communication Interface 3 */ + void* pvReserved13; + void* pvReserved14; + void* pfnTCC0_Handler; /* 15 Timer Counter Control 0 */ + void* pfnTCC1_Handler; /* 16 Timer Counter Control 1 */ + void* pfnTCC2_Handler; /* 17 Timer Counter Control 2 */ + void* pfnTC3_Handler; /* 18 Basic Timer Counter 3 */ + void* pfnTC4_Handler; /* 19 Basic Timer Counter 4 */ + void* pfnTC5_Handler; /* 20 Basic Timer Counter 5 */ + void* pvReserved21; + void* pvReserved22; + void* pfnADC_Handler; /* 23 Analog Digital Converter */ + void* pfnAC_Handler; /* 24 Analog Comparators */ + void* pfnDAC_Handler; /* 25 Digital Analog Converter */ + void* pfnPTC_Handler; /* 26 Peripheral Touch Controller */ + void* pfnI2S_Handler; /* 27 Inter-IC Sound Interface */ + void* pvReserved28; +} DeviceVectors; + +/* Cortex-M0+ processor handlers */ +void Reset_Handler ( void ); +void NMI_Handler ( void ); +void HardFault_Handler ( void ); +void SVC_Handler ( void ); +void PendSV_Handler ( void ); +void SysTick_Handler ( void ); + +/* Peripherals handlers */ +void PM_Handler ( void ); +void SYSCTRL_Handler ( void ); +void WDT_Handler ( void ); +void RTC_Handler ( void ); +void EIC_Handler ( void ); +void NVMCTRL_Handler ( void ); +void DMAC_Handler ( void ); +void USB_Handler ( void ); +void EVSYS_Handler ( void ); +void SERCOM0_Handler ( void ); +void SERCOM1_Handler ( void ); +void SERCOM2_Handler ( void ); +void SERCOM3_Handler ( void ); +void TCC0_Handler ( void ); +void TCC1_Handler ( void ); +void TCC2_Handler ( void ); +void TC3_Handler ( void ); +void TC4_Handler ( void ); +void TC5_Handler ( void ); +void ADC_Handler ( void ); +void AC_Handler ( void ); +void DAC_Handler ( void ); +void PTC_Handler ( void ); +void I2S_Handler ( void ); + +/* + * \brief Configuration of the Cortex-M0+ Processor and Core Peripherals + */ + +#define LITTLE_ENDIAN 1 +#define __CM0PLUS_REV 1 /*!< Core revision r0p1 */ +#define __MPU_PRESENT 0 /*!< MPU present or not */ +#define __NVIC_PRIO_BITS 2 /*!< Number of bits used for Priority Levels */ +#define __VTOR_PRESENT 1 /*!< VTOR present or not */ +#define __Vendor_SysTickConfig 0 /*!< Set to 1 if different SysTick Config is used */ + +/** + * \brief CMSIS includes + */ + +#include +#if !defined DONT_USE_CMSIS_INIT +#include "system_samd21.h" +#endif /* DONT_USE_CMSIS_INIT */ + +/*@}*/ + +/* ************************************************************************** */ +/** SOFTWARE PERIPHERAL API DEFINITION FOR SAMD21E15B */ +/* ************************************************************************** */ +/** \defgroup SAMD21E15B_api Peripheral Software API */ +/*@{*/ + +#include "component/ac.h" +#include "component/adc.h" +#include "component/dac.h" +#include "component/dmac.h" +#include "component/dsu.h" +#include "component/eic.h" +#include "component/evsys.h" +#include "component/gclk.h" +#include "component/hmatrixb.h" +#include "component/i2s.h" +#include "component/mtb.h" +#include "component/nvmctrl.h" +#include "component/pac.h" +#include "component/pm.h" +#include "component/port.h" +#include "component/rtc.h" +#include "component/sercom.h" +#include "component/sysctrl.h" +#include "component/tc.h" +#include "component/tcc.h" +#include "component/usb.h" +#include "component/wdt.h" +/*@}*/ + +/* ************************************************************************** */ +/** REGISTERS ACCESS DEFINITIONS FOR SAMD21E15B */ +/* ************************************************************************** */ +/** \defgroup SAMD21E15B_reg Registers Access Definitions */ +/*@{*/ + +#include "instance/ac.h" +#include "instance/adc.h" +#include "instance/dac.h" +#include "instance/dmac.h" +#include "instance/dsu.h" +#include "instance/eic.h" +#include "instance/evsys.h" +#include "instance/gclk.h" +#include "instance/sbmatrix.h" +#include "instance/i2s.h" +#include "instance/mtb.h" +#include "instance/nvmctrl.h" +#include "instance/pac0.h" +#include "instance/pac1.h" +#include "instance/pac2.h" +#include "instance/pm.h" +#include "instance/port.h" +#include "instance/rtc.h" +#include "instance/sercom0.h" +#include "instance/sercom1.h" +#include "instance/sercom2.h" +#include "instance/sercom3.h" +#include "instance/sysctrl.h" +#include "instance/tc3.h" +#include "instance/tc4.h" +#include "instance/tc5.h" +#include "instance/tcc0.h" +#include "instance/tcc1.h" +#include "instance/tcc2.h" +#include "instance/usb.h" +#include "instance/wdt.h" +/*@}*/ + +/* ************************************************************************** */ +/** PERIPHERAL ID DEFINITIONS FOR SAMD21E15B */ +/* ************************************************************************** */ +/** \defgroup SAMD21E15B_id Peripheral Ids Definitions */ +/*@{*/ + +// Peripheral instances on HPB0 bridge +#define ID_PAC0 0 /**< \brief Peripheral Access Controller 0 (PAC0) */ +#define ID_PM 1 /**< \brief Power Manager (PM) */ +#define ID_SYSCTRL 2 /**< \brief System Control (SYSCTRL) */ +#define ID_GCLK 3 /**< \brief Generic Clock Generator (GCLK) */ +#define ID_WDT 4 /**< \brief Watchdog Timer (WDT) */ +#define ID_RTC 5 /**< \brief Real-Time Counter (RTC) */ +#define ID_EIC 6 /**< \brief External Interrupt Controller (EIC) */ + +// Peripheral instances on HPB1 bridge +#define ID_PAC1 32 /**< \brief Peripheral Access Controller 1 (PAC1) */ +#define ID_DSU 33 /**< \brief Device Service Unit (DSU) */ +#define ID_NVMCTRL 34 /**< \brief Non-Volatile Memory Controller (NVMCTRL) */ +#define ID_PORT 35 /**< \brief Port Module (PORT) */ +#define ID_DMAC 36 /**< \brief Direct Memory Access Controller (DMAC) */ +#define ID_USB 37 /**< \brief Universal Serial Bus (USB) */ +#define ID_MTB 38 /**< \brief Cortex-M0+ Micro-Trace Buffer (MTB) */ +#define ID_SBMATRIX 39 /**< \brief HSB Matrix (SBMATRIX) */ + +// Peripheral instances on HPB2 bridge +#define ID_PAC2 64 /**< \brief Peripheral Access Controller 2 (PAC2) */ +#define ID_EVSYS 65 /**< \brief Event System Interface (EVSYS) */ +#define ID_SERCOM0 66 /**< \brief Serial Communication Interface 0 (SERCOM0) */ +#define ID_SERCOM1 67 /**< \brief Serial Communication Interface 1 (SERCOM1) */ +#define ID_SERCOM2 68 /**< \brief Serial Communication Interface 2 (SERCOM2) */ +#define ID_SERCOM3 69 /**< \brief Serial Communication Interface 3 (SERCOM3) */ +#define ID_TCC0 72 /**< \brief Timer Counter Control 0 (TCC0) */ +#define ID_TCC1 73 /**< \brief Timer Counter Control 1 (TCC1) */ +#define ID_TCC2 74 /**< \brief Timer Counter Control 2 (TCC2) */ +#define ID_TC3 75 /**< \brief Basic Timer Counter 3 (TC3) */ +#define ID_TC4 76 /**< \brief Basic Timer Counter 4 (TC4) */ +#define ID_TC5 77 /**< \brief Basic Timer Counter 5 (TC5) */ +#define ID_ADC 80 /**< \brief Analog Digital Converter (ADC) */ +#define ID_AC 81 /**< \brief Analog Comparators (AC) */ +#define ID_DAC 82 /**< \brief Digital Analog Converter (DAC) */ +#define ID_PTC 83 /**< \brief Peripheral Touch Controller (PTC) */ +#define ID_I2S 84 /**< \brief Inter-IC Sound Interface (I2S) */ + +#define ID_PERIPH_COUNT 85 /**< \brief Max number of peripheral IDs */ +/*@}*/ + +/* ************************************************************************** */ +/** BASE ADDRESS DEFINITIONS FOR SAMD21E15B */ +/* ************************************************************************** */ +/** \defgroup SAMD21E15B_base Peripheral Base Address Definitions */ +/*@{*/ + +#if defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__) +#define AC (0x42004400UL) /**< \brief (AC) APB Base Address */ +#define ADC (0x42004000UL) /**< \brief (ADC) APB Base Address */ +#define DAC (0x42004800UL) /**< \brief (DAC) APB Base Address */ +#define DMAC (0x41004800UL) /**< \brief (DMAC) APB Base Address */ +#define DSU (0x41002000UL) /**< \brief (DSU) APB Base Address */ +#define EIC (0x40001800UL) /**< \brief (EIC) APB Base Address */ +#define EVSYS (0x42000400UL) /**< \brief (EVSYS) APB Base Address */ +#define GCLK (0x40000C00UL) /**< \brief (GCLK) APB Base Address */ +#define SBMATRIX (0x41007000UL) /**< \brief (SBMATRIX) APB Base Address */ +#define I2S (0x42005000UL) /**< \brief (I2S) APB Base Address */ +#define MTB (0x41006000UL) /**< \brief (MTB) APB Base Address */ +#define NVMCTRL_AUX3 (0x0080A000UL) /**< \brief (NVMCTRL) AUX3 Base Address */ +#define NVMCTRL (0x41004000UL) /**< \brief (NVMCTRL) APB Base Address */ +#define NVMCTRL_CAL (0x00800000UL) /**< \brief (NVMCTRL) CAL Base Address */ +#define NVMCTRL_LOCKBIT (0x00802000UL) /**< \brief (NVMCTRL) LOCKBIT Base Address */ +#define NVMCTRL_OTP1 (0x00806000UL) /**< \brief (NVMCTRL) OTP1 Base Address */ +#define NVMCTRL_OTP2 (0x00806008UL) /**< \brief (NVMCTRL) OTP2 Base Address */ +#define NVMCTRL_OTP4 (0x00806020UL) /**< \brief (NVMCTRL) OTP4 Base Address */ +#define NVMCTRL_TEMP_LOG (0x00806030UL) /**< \brief (NVMCTRL) TEMP_LOG Base Address */ +#define NVMCTRL_USER (0x00804000UL) /**< \brief (NVMCTRL) USER Base Address */ +#define PAC0 (0x40000000UL) /**< \brief (PAC0) APB Base Address */ +#define PAC1 (0x41000000UL) /**< \brief (PAC1) APB Base Address */ +#define PAC2 (0x42000000UL) /**< \brief (PAC2) APB Base Address */ +#define PM (0x40000400UL) /**< \brief (PM) APB Base Address */ +#define PORT (0x41004400UL) /**< \brief (PORT) APB Base Address */ +#define PORT_IOBUS (0x60000000UL) /**< \brief (PORT) IOBUS Base Address */ +#define RTC (0x40001400UL) /**< \brief (RTC) APB Base Address */ +#define SERCOM0 (0x42000800UL) /**< \brief (SERCOM0) APB Base Address */ +#define SERCOM1 (0x42000C00UL) /**< \brief (SERCOM1) APB Base Address */ +#define SERCOM2 (0x42001000UL) /**< \brief (SERCOM2) APB Base Address */ +#define SERCOM3 (0x42001400UL) /**< \brief (SERCOM3) APB Base Address */ +#define SYSCTRL (0x40000800UL) /**< \brief (SYSCTRL) APB Base Address */ +#define TC3 (0x42002C00UL) /**< \brief (TC3) APB Base Address */ +#define TC4 (0x42003000UL) /**< \brief (TC4) APB Base Address */ +#define TC5 (0x42003400UL) /**< \brief (TC5) APB Base Address */ +#define TCC0 (0x42002000UL) /**< \brief (TCC0) APB Base Address */ +#define TCC1 (0x42002400UL) /**< \brief (TCC1) APB Base Address */ +#define TCC2 (0x42002800UL) /**< \brief (TCC2) APB Base Address */ +#define USB (0x41005000UL) /**< \brief (USB) APB Base Address */ +#define WDT (0x40001000UL) /**< \brief (WDT) APB Base Address */ +#else +#define AC ((Ac *)0x42004400UL) /**< \brief (AC) APB Base Address */ +#define AC_INST_NUM 1 /**< \brief (AC) Number of instances */ +#define AC_INSTS { AC } /**< \brief (AC) Instances List */ + +#define ADC ((Adc *)0x42004000UL) /**< \brief (ADC) APB Base Address */ +#define ADC_INST_NUM 1 /**< \brief (ADC) Number of instances */ +#define ADC_INSTS { ADC } /**< \brief (ADC) Instances List */ + +#define DAC ((Dac *)0x42004800UL) /**< \brief (DAC) APB Base Address */ +#define DAC_INST_NUM 1 /**< \brief (DAC) Number of instances */ +#define DAC_INSTS { DAC } /**< \brief (DAC) Instances List */ + +#define DMAC ((Dmac *)0x41004800UL) /**< \brief (DMAC) APB Base Address */ +#define DMAC_INST_NUM 1 /**< \brief (DMAC) Number of instances */ +#define DMAC_INSTS { DMAC } /**< \brief (DMAC) Instances List */ + +#define DSU ((Dsu *)0x41002000UL) /**< \brief (DSU) APB Base Address */ +#define DSU_INST_NUM 1 /**< \brief (DSU) Number of instances */ +#define DSU_INSTS { DSU } /**< \brief (DSU) Instances List */ + +#define EIC ((Eic *)0x40001800UL) /**< \brief (EIC) APB Base Address */ +#define EIC_INST_NUM 1 /**< \brief (EIC) Number of instances */ +#define EIC_INSTS { EIC } /**< \brief (EIC) Instances List */ + +#define EVSYS ((Evsys *)0x42000400UL) /**< \brief (EVSYS) APB Base Address */ +#define EVSYS_INST_NUM 1 /**< \brief (EVSYS) Number of instances */ +#define EVSYS_INSTS { EVSYS } /**< \brief (EVSYS) Instances List */ + +#define GCLK ((Gclk *)0x40000C00UL) /**< \brief (GCLK) APB Base Address */ +#define GCLK_INST_NUM 1 /**< \brief (GCLK) Number of instances */ +#define GCLK_INSTS { GCLK } /**< \brief (GCLK) Instances List */ + +#define SBMATRIX ((Hmatrixb *)0x41007000UL) /**< \brief (SBMATRIX) APB Base Address */ +#define HMATRIXB_INST_NUM 1 /**< \brief (HMATRIXB) Number of instances */ +#define HMATRIXB_INSTS { SBMATRIX } /**< \brief (HMATRIXB) Instances List */ + +#define I2S ((I2s *)0x42005000UL) /**< \brief (I2S) APB Base Address */ +#define I2S_INST_NUM 1 /**< \brief (I2S) Number of instances */ +#define I2S_INSTS { I2S } /**< \brief (I2S) Instances List */ + +#define MTB ((Mtb *)0x41006000UL) /**< \brief (MTB) APB Base Address */ +#define MTB_INST_NUM 1 /**< \brief (MTB) Number of instances */ +#define MTB_INSTS { MTB } /**< \brief (MTB) Instances List */ + +#define NVMCTRL_AUX3 (0x0080A000UL) /**< \brief (NVMCTRL) AUX3 Base Address */ +#define NVMCTRL ((Nvmctrl *)0x41004000UL) /**< \brief (NVMCTRL) APB Base Address */ +#define NVMCTRL_CAL (0x00800000UL) /**< \brief (NVMCTRL) CAL Base Address */ +#define NVMCTRL_LOCKBIT (0x00802000UL) /**< \brief (NVMCTRL) LOCKBIT Base Address */ +#define NVMCTRL_OTP1 (0x00806000UL) /**< \brief (NVMCTRL) OTP1 Base Address */ +#define NVMCTRL_OTP2 (0x00806008UL) /**< \brief (NVMCTRL) OTP2 Base Address */ +#define NVMCTRL_OTP4 (0x00806020UL) /**< \brief (NVMCTRL) OTP4 Base Address */ +#define NVMCTRL_TEMP_LOG (0x00806030UL) /**< \brief (NVMCTRL) TEMP_LOG Base Address */ +#define NVMCTRL_USER (0x00804000UL) /**< \brief (NVMCTRL) USER Base Address */ +#define NVMCTRL_INST_NUM 1 /**< \brief (NVMCTRL) Number of instances */ +#define NVMCTRL_INSTS { NVMCTRL } /**< \brief (NVMCTRL) Instances List */ + +#define PAC0 ((Pac *)0x40000000UL) /**< \brief (PAC0) APB Base Address */ +#define PAC1 ((Pac *)0x41000000UL) /**< \brief (PAC1) APB Base Address */ +#define PAC2 ((Pac *)0x42000000UL) /**< \brief (PAC2) APB Base Address */ +#define PAC_INST_NUM 3 /**< \brief (PAC) Number of instances */ +#define PAC_INSTS { PAC0, PAC1, PAC2 } /**< \brief (PAC) Instances List */ + +#define PM ((Pm *)0x40000400UL) /**< \brief (PM) APB Base Address */ +#define PM_INST_NUM 1 /**< \brief (PM) Number of instances */ +#define PM_INSTS { PM } /**< \brief (PM) Instances List */ + +#define PORT ((Port *)0x41004400UL) /**< \brief (PORT) APB Base Address */ +#define PORT_IOBUS ((Port *)0x60000000UL) /**< \brief (PORT) IOBUS Base Address */ +#define PORT_INST_NUM 1 /**< \brief (PORT) Number of instances */ +#define PORT_INSTS { PORT } /**< \brief (PORT) Instances List */ + +#define PTC_GCLK_ID 34 +#define PTC_INST_NUM 1 /**< \brief (PTC) Number of instances */ +#define PTC_INSTS { PTC } /**< \brief (PTC) Instances List */ + +#define RTC ((Rtc *)0x40001400UL) /**< \brief (RTC) APB Base Address */ +#define RTC_INST_NUM 1 /**< \brief (RTC) Number of instances */ +#define RTC_INSTS { RTC } /**< \brief (RTC) Instances List */ + +#define SERCOM0 ((Sercom *)0x42000800UL) /**< \brief (SERCOM0) APB Base Address */ +#define SERCOM1 ((Sercom *)0x42000C00UL) /**< \brief (SERCOM1) APB Base Address */ +#define SERCOM2 ((Sercom *)0x42001000UL) /**< \brief (SERCOM2) APB Base Address */ +#define SERCOM3 ((Sercom *)0x42001400UL) /**< \brief (SERCOM3) APB Base Address */ +#define SERCOM_INST_NUM 4 /**< \brief (SERCOM) Number of instances */ +#define SERCOM_INSTS { SERCOM0, SERCOM1, SERCOM2, SERCOM3 } /**< \brief (SERCOM) Instances List */ + +#define SYSCTRL ((Sysctrl *)0x40000800UL) /**< \brief (SYSCTRL) APB Base Address */ +#define SYSCTRL_INST_NUM 1 /**< \brief (SYSCTRL) Number of instances */ +#define SYSCTRL_INSTS { SYSCTRL } /**< \brief (SYSCTRL) Instances List */ + +#define TC3 ((Tc *)0x42002C00UL) /**< \brief (TC3) APB Base Address */ +#define TC4 ((Tc *)0x42003000UL) /**< \brief (TC4) APB Base Address */ +#define TC5 ((Tc *)0x42003400UL) /**< \brief (TC5) APB Base Address */ +#define TC_INST_NUM 3 /**< \brief (TC) Number of instances */ +#define TC_INSTS { TC3, TC4, TC5 } /**< \brief (TC) Instances List */ + +#define TCC0 ((Tcc *)0x42002000UL) /**< \brief (TCC0) APB Base Address */ +#define TCC1 ((Tcc *)0x42002400UL) /**< \brief (TCC1) APB Base Address */ +#define TCC2 ((Tcc *)0x42002800UL) /**< \brief (TCC2) APB Base Address */ +#define TCC_INST_NUM 3 /**< \brief (TCC) Number of instances */ +#define TCC_INSTS { TCC0, TCC1, TCC2 } /**< \brief (TCC) Instances List */ + +#define USB ((Usb *)0x41005000UL) /**< \brief (USB) APB Base Address */ +#define USB_INST_NUM 1 /**< \brief (USB) Number of instances */ +#define USB_INSTS { USB } /**< \brief (USB) Instances List */ + +#define WDT ((Wdt *)0x40001000UL) /**< \brief (WDT) APB Base Address */ +#define WDT_INST_NUM 1 /**< \brief (WDT) Number of instances */ +#define WDT_INSTS { WDT } /**< \brief (WDT) Instances List */ + +#endif /* (defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */ +/*@}*/ + +/* ************************************************************************** */ +/** PORT DEFINITIONS FOR SAMD21E15B */ +/* ************************************************************************** */ +/** \defgroup SAMD21E15B_port PORT Definitions */ +/*@{*/ + +#include "pio/samd21e15b.h" +/*@}*/ + +/* ************************************************************************** */ +/** MEMORY MAPPING DEFINITIONS FOR SAMD21E15B */ +/* ************************************************************************** */ + +#define FLASH_SIZE 0x8000UL /* 32 kB */ +#define FLASH_PAGE_SIZE 64 +#define FLASH_NB_OF_PAGES 512 +#define FLASH_USER_PAGE_SIZE 64 +#define HMCRAMC0_SIZE 0x1000UL /* 4 kB */ + +#define FLASH_ADDR (0x00000000u) /**< FLASH base address */ +#define FLASH_USER_PAGE_ADDR (0x00800000u) /**< FLASH_USER_PAGE base address */ +#define HMCRAMC0_ADDR (0x20000000u) /**< HMCRAMC0 base address */ +#define HPB0_ADDR (0x40000000u) /**< HPB0 base address */ +#define HPB1_ADDR (0x41000000u) /**< HPB1 base address */ +#define HPB2_ADDR (0x42000000u) /**< HPB2 base address */ +#define PPB_ADDR (0xE0000000u) /**< PPB base address */ + +#define DSU_DID_RESETVALUE 0x10011427UL +#define EIC_EXTINT_NUM 16 +#define NVMCTRL_RWW_EEPROM_SIZE 0x400UL /* 1 kB */ +#define PORT_GROUPS 1 +#define USB_HOST 1 + +/* ************************************************************************** */ +/** ELECTRICAL DEFINITIONS FOR SAMD21E15B */ +/* ************************************************************************** */ + + +#ifdef __cplusplus +} +#endif + +/*@}*/ + +#endif /* SAMD21E15B_H */ diff --git a/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/utils/cmsis/samd21/include/samd21e15bu.h b/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/utils/cmsis/samd21/include/samd21e15bu.h new file mode 100644 index 0000000..fca4bbc --- /dev/null +++ b/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/utils/cmsis/samd21/include/samd21e15bu.h @@ -0,0 +1,551 @@ +/** + * \file + * + * \brief Header file for SAMD21E15BU + * + * Copyright (c) 2017-2018 Microchip Technology Inc. and its subsidiaries. + * + * \asf_license_start + * + * \page License + * + * Subject to your compliance with these terms, you may use Microchip + * software and any derivatives exclusively with Microchip products. + * It is your responsibility to comply with third party license terms applicable + * to your use of third party software (including open source software) that + * may accompany Microchip software. + * + * THIS SOFTWARE IS SUPPLIED BY MICROCHIP "AS IS". NO WARRANTIES, + * WHETHER EXPRESS, IMPLIED OR STATUTORY, APPLY TO THIS SOFTWARE, + * INCLUDING ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, + * AND FITNESS FOR A PARTICULAR PURPOSE. IN NO EVENT WILL MICROCHIP BE + * LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL OR CONSEQUENTIAL + * LOSS, DAMAGE, COST OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE + * SOFTWARE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE + * POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT + * ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY + * RELATED TO THIS SOFTWARE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, + * THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THIS SOFTWARE. + * + * \asf_license_stop + * + */ + +#ifndef _SAMD21E15BU_ +#define _SAMD21E15BU_ + +/** + * \ingroup SAMD21_definitions + * \addtogroup SAMD21E15BU_definitions SAMD21E15BU definitions + * This file defines all structures and symbols for SAMD21E15BU: + * - registers and bitfields + * - peripheral base address + * - peripheral ID + * - PIO definitions +*/ +/*@{*/ + +#ifdef __cplusplus + extern "C" { +#endif + +#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) +#include +#ifndef __cplusplus +typedef volatile const uint32_t RoReg; /**< Read only 32-bit register (volatile const unsigned int) */ +typedef volatile const uint16_t RoReg16; /**< Read only 16-bit register (volatile const unsigned int) */ +typedef volatile const uint8_t RoReg8; /**< Read only 8-bit register (volatile const unsigned int) */ +#else +typedef volatile uint32_t RoReg; /**< Read only 32-bit register (volatile const unsigned int) */ +typedef volatile uint16_t RoReg16; /**< Read only 16-bit register (volatile const unsigned int) */ +typedef volatile uint8_t RoReg8; /**< Read only 8-bit register (volatile const unsigned int) */ +#endif +typedef volatile uint32_t WoReg; /**< Write only 32-bit register (volatile unsigned int) */ +typedef volatile uint16_t WoReg16; /**< Write only 16-bit register (volatile unsigned int) */ +typedef volatile uint8_t WoReg8; /**< Write only 8-bit register (volatile unsigned int) */ +typedef volatile uint32_t RwReg; /**< Read-Write 32-bit register (volatile unsigned int) */ +typedef volatile uint16_t RwReg16; /**< Read-Write 16-bit register (volatile unsigned int) */ +typedef volatile uint8_t RwReg8; /**< Read-Write 8-bit register (volatile unsigned int) */ +#define CAST(type, value) ((type *)(value)) +#define REG_ACCESS(type, address) (*(type*)(address)) /**< C code: Register value */ +#else +#define CAST(type, value) (value) +#define REG_ACCESS(type, address) (address) /**< Assembly code: Register address */ +#endif + +/* ************************************************************************** */ +/** CMSIS DEFINITIONS FOR SAMD21E15BU */ +/* ************************************************************************** */ +/** \defgroup SAMD21E15BU_cmsis CMSIS Definitions */ +/*@{*/ + +/** Interrupt Number Definition */ +typedef enum IRQn +{ + /****** Cortex-M0+ Processor Exceptions Numbers ******************************/ + NonMaskableInt_IRQn = -14,/**< 2 Non Maskable Interrupt */ + HardFault_IRQn = -13,/**< 3 Cortex-M0+ Hard Fault Interrupt */ + SVCall_IRQn = -5, /**< 11 Cortex-M0+ SV Call Interrupt */ + PendSV_IRQn = -2, /**< 14 Cortex-M0+ Pend SV Interrupt */ + SysTick_IRQn = -1, /**< 15 Cortex-M0+ System Tick Interrupt */ + /****** SAMD21E15BU-specific Interrupt Numbers ***********************/ + PM_IRQn = 0, /**< 0 SAMD21E15BU Power Manager (PM) */ + SYSCTRL_IRQn = 1, /**< 1 SAMD21E15BU System Control (SYSCTRL) */ + WDT_IRQn = 2, /**< 2 SAMD21E15BU Watchdog Timer (WDT) */ + RTC_IRQn = 3, /**< 3 SAMD21E15BU Real-Time Counter (RTC) */ + EIC_IRQn = 4, /**< 4 SAMD21E15BU External Interrupt Controller (EIC) */ + NVMCTRL_IRQn = 5, /**< 5 SAMD21E15BU Non-Volatile Memory Controller (NVMCTRL) */ + DMAC_IRQn = 6, /**< 6 SAMD21E15BU Direct Memory Access Controller (DMAC) */ + USB_IRQn = 7, /**< 7 SAMD21E15BU Universal Serial Bus (USB) */ + EVSYS_IRQn = 8, /**< 8 SAMD21E15BU Event System Interface (EVSYS) */ + SERCOM0_IRQn = 9, /**< 9 SAMD21E15BU Serial Communication Interface 0 (SERCOM0) */ + SERCOM1_IRQn = 10, /**< 10 SAMD21E15BU Serial Communication Interface 1 (SERCOM1) */ + SERCOM2_IRQn = 11, /**< 11 SAMD21E15BU Serial Communication Interface 2 (SERCOM2) */ + SERCOM3_IRQn = 12, /**< 12 SAMD21E15BU Serial Communication Interface 3 (SERCOM3) */ + TCC0_IRQn = 15, /**< 15 SAMD21E15BU Timer Counter Control 0 (TCC0) */ + TCC1_IRQn = 16, /**< 16 SAMD21E15BU Timer Counter Control 1 (TCC1) */ + TCC2_IRQn = 17, /**< 17 SAMD21E15BU Timer Counter Control 2 (TCC2) */ + TC3_IRQn = 18, /**< 18 SAMD21E15BU Basic Timer Counter 3 (TC3) */ + TC4_IRQn = 19, /**< 19 SAMD21E15BU Basic Timer Counter 4 (TC4) */ + TC5_IRQn = 20, /**< 20 SAMD21E15BU Basic Timer Counter 5 (TC5) */ + ADC_IRQn = 23, /**< 23 SAMD21E15BU Analog Digital Converter (ADC) */ + AC_IRQn = 24, /**< 24 SAMD21E15BU Analog Comparators (AC) */ + DAC_IRQn = 25, /**< 25 SAMD21E15BU Digital Analog Converter (DAC) */ + PTC_IRQn = 26, /**< 26 SAMD21E15BU Peripheral Touch Controller (PTC) */ + I2S_IRQn = 27, /**< 27 SAMD21E15BU Inter-IC Sound Interface (I2S) */ + + PERIPH_COUNT_IRQn = 29 /**< Number of peripheral IDs */ +} IRQn_Type; + +typedef struct _DeviceVectors +{ + /* Stack pointer */ + void* pvStack; + + /* Cortex-M handlers */ + void* pfnReset_Handler; + void* pfnNMI_Handler; + void* pfnHardFault_Handler; + void* pvReservedM12; + void* pvReservedM11; + void* pvReservedM10; + void* pvReservedM9; + void* pvReservedM8; + void* pvReservedM7; + void* pvReservedM6; + void* pfnSVC_Handler; + void* pvReservedM4; + void* pvReservedM3; + void* pfnPendSV_Handler; + void* pfnSysTick_Handler; + + /* Peripheral handlers */ + void* pfnPM_Handler; /* 0 Power Manager */ + void* pfnSYSCTRL_Handler; /* 1 System Control */ + void* pfnWDT_Handler; /* 2 Watchdog Timer */ + void* pfnRTC_Handler; /* 3 Real-Time Counter */ + void* pfnEIC_Handler; /* 4 External Interrupt Controller */ + void* pfnNVMCTRL_Handler; /* 5 Non-Volatile Memory Controller */ + void* pfnDMAC_Handler; /* 6 Direct Memory Access Controller */ + void* pfnUSB_Handler; /* 7 Universal Serial Bus */ + void* pfnEVSYS_Handler; /* 8 Event System Interface */ + void* pfnSERCOM0_Handler; /* 9 Serial Communication Interface 0 */ + void* pfnSERCOM1_Handler; /* 10 Serial Communication Interface 1 */ + void* pfnSERCOM2_Handler; /* 11 Serial Communication Interface 2 */ + void* pfnSERCOM3_Handler; /* 12 Serial Communication Interface 3 */ + void* pvReserved13; + void* pvReserved14; + void* pfnTCC0_Handler; /* 15 Timer Counter Control 0 */ + void* pfnTCC1_Handler; /* 16 Timer Counter Control 1 */ + void* pfnTCC2_Handler; /* 17 Timer Counter Control 2 */ + void* pfnTC3_Handler; /* 18 Basic Timer Counter 3 */ + void* pfnTC4_Handler; /* 19 Basic Timer Counter 4 */ + void* pfnTC5_Handler; /* 20 Basic Timer Counter 5 */ + void* pvReserved21; + void* pvReserved22; + void* pfnADC_Handler; /* 23 Analog Digital Converter */ + void* pfnAC_Handler; /* 24 Analog Comparators */ + void* pfnDAC_Handler; /* 25 Digital Analog Converter */ + void* pfnPTC_Handler; /* 26 Peripheral Touch Controller */ + void* pfnI2S_Handler; /* 27 Inter-IC Sound Interface */ + void* pvReserved28; +} DeviceVectors; + +/* Cortex-M0+ processor handlers */ +void Reset_Handler ( void ); +void NMI_Handler ( void ); +void HardFault_Handler ( void ); +void SVC_Handler ( void ); +void PendSV_Handler ( void ); +void SysTick_Handler ( void ); + +/* Peripherals handlers */ +void PM_Handler ( void ); +void SYSCTRL_Handler ( void ); +void WDT_Handler ( void ); +void RTC_Handler ( void ); +void EIC_Handler ( void ); +void NVMCTRL_Handler ( void ); +void DMAC_Handler ( void ); +void USB_Handler ( void ); +void EVSYS_Handler ( void ); +void SERCOM0_Handler ( void ); +void SERCOM1_Handler ( void ); +void SERCOM2_Handler ( void ); +void SERCOM3_Handler ( void ); +void TCC0_Handler ( void ); +void TCC1_Handler ( void ); +void TCC2_Handler ( void ); +void TC3_Handler ( void ); +void TC4_Handler ( void ); +void TC5_Handler ( void ); +void ADC_Handler ( void ); +void AC_Handler ( void ); +void DAC_Handler ( void ); +void PTC_Handler ( void ); +void I2S_Handler ( void ); + +/* + * \brief Configuration of the Cortex-M0+ Processor and Core Peripherals + */ + +#define LITTLE_ENDIAN 1 +#define __CM0PLUS_REV 1 /*!< Core revision r0p1 */ +#define __MPU_PRESENT 0 /*!< MPU present or not */ +#define __NVIC_PRIO_BITS 2 /*!< Number of bits used for Priority Levels */ +#define __VTOR_PRESENT 1 /*!< VTOR present or not */ +#define __Vendor_SysTickConfig 0 /*!< Set to 1 if different SysTick Config is used */ + +/** + * \brief CMSIS includes + */ + +#include +#if !defined DONT_USE_CMSIS_INIT +#include "system_samd21.h" +#endif /* DONT_USE_CMSIS_INIT */ + +/*@}*/ + +/* ************************************************************************** */ +/** SOFTWARE PERIPHERAL API DEFINITION FOR SAMD21E15BU */ +/* ************************************************************************** */ +/** \defgroup SAMD21E15BU_api Peripheral Software API */ +/*@{*/ + +#include "component/ac.h" +#include "component/adc.h" +#include "component/dac.h" +#include "component/dmac.h" +#include "component/dsu.h" +#include "component/eic.h" +#include "component/evsys.h" +#include "component/gclk.h" +#include "component/hmatrixb.h" +#include "component/i2s.h" +#include "component/mtb.h" +#include "component/nvmctrl.h" +#include "component/pac.h" +#include "component/pm.h" +#include "component/port.h" +#include "component/rtc.h" +#include "component/sercom.h" +#include "component/sysctrl.h" +#include "component/tc.h" +#include "component/tcc.h" +#include "component/usb.h" +#include "component/wdt.h" +/*@}*/ + +/* ************************************************************************** */ +/** REGISTERS ACCESS DEFINITIONS FOR SAMD21E15BU */ +/* ************************************************************************** */ +/** \defgroup SAMD21E15BU_reg Registers Access Definitions */ +/*@{*/ + +#include "instance/ac.h" +#include "instance/adc.h" +#include "instance/dac.h" +#include "instance/dmac.h" +#include "instance/dsu.h" +#include "instance/eic.h" +#include "instance/evsys.h" +#include "instance/gclk.h" +#include "instance/sbmatrix.h" +#include "instance/i2s.h" +#include "instance/mtb.h" +#include "instance/nvmctrl.h" +#include "instance/pac0.h" +#include "instance/pac1.h" +#include "instance/pac2.h" +#include "instance/pm.h" +#include "instance/port.h" +#include "instance/rtc.h" +#include "instance/sercom0.h" +#include "instance/sercom1.h" +#include "instance/sercom2.h" +#include "instance/sercom3.h" +#include "instance/sysctrl.h" +#include "instance/tc3.h" +#include "instance/tc4.h" +#include "instance/tc5.h" +#include "instance/tcc0.h" +#include "instance/tcc1.h" +#include "instance/tcc2.h" +#include "instance/usb.h" +#include "instance/wdt.h" +/*@}*/ + +/* ************************************************************************** */ +/** PERIPHERAL ID DEFINITIONS FOR SAMD21E15BU */ +/* ************************************************************************** */ +/** \defgroup SAMD21E15BU_id Peripheral Ids Definitions */ +/*@{*/ + +// Peripheral instances on HPB0 bridge +#define ID_PAC0 0 /**< \brief Peripheral Access Controller 0 (PAC0) */ +#define ID_PM 1 /**< \brief Power Manager (PM) */ +#define ID_SYSCTRL 2 /**< \brief System Control (SYSCTRL) */ +#define ID_GCLK 3 /**< \brief Generic Clock Generator (GCLK) */ +#define ID_WDT 4 /**< \brief Watchdog Timer (WDT) */ +#define ID_RTC 5 /**< \brief Real-Time Counter (RTC) */ +#define ID_EIC 6 /**< \brief External Interrupt Controller (EIC) */ + +// Peripheral instances on HPB1 bridge +#define ID_PAC1 32 /**< \brief Peripheral Access Controller 1 (PAC1) */ +#define ID_DSU 33 /**< \brief Device Service Unit (DSU) */ +#define ID_NVMCTRL 34 /**< \brief Non-Volatile Memory Controller (NVMCTRL) */ +#define ID_PORT 35 /**< \brief Port Module (PORT) */ +#define ID_DMAC 36 /**< \brief Direct Memory Access Controller (DMAC) */ +#define ID_USB 37 /**< \brief Universal Serial Bus (USB) */ +#define ID_MTB 38 /**< \brief Cortex-M0+ Micro-Trace Buffer (MTB) */ +#define ID_SBMATRIX 39 /**< \brief HSB Matrix (SBMATRIX) */ + +// Peripheral instances on HPB2 bridge +#define ID_PAC2 64 /**< \brief Peripheral Access Controller 2 (PAC2) */ +#define ID_EVSYS 65 /**< \brief Event System Interface (EVSYS) */ +#define ID_SERCOM0 66 /**< \brief Serial Communication Interface 0 (SERCOM0) */ +#define ID_SERCOM1 67 /**< \brief Serial Communication Interface 1 (SERCOM1) */ +#define ID_SERCOM2 68 /**< \brief Serial Communication Interface 2 (SERCOM2) */ +#define ID_SERCOM3 69 /**< \brief Serial Communication Interface 3 (SERCOM3) */ +#define ID_TCC0 72 /**< \brief Timer Counter Control 0 (TCC0) */ +#define ID_TCC1 73 /**< \brief Timer Counter Control 1 (TCC1) */ +#define ID_TCC2 74 /**< \brief Timer Counter Control 2 (TCC2) */ +#define ID_TC3 75 /**< \brief Basic Timer Counter 3 (TC3) */ +#define ID_TC4 76 /**< \brief Basic Timer Counter 4 (TC4) */ +#define ID_TC5 77 /**< \brief Basic Timer Counter 5 (TC5) */ +#define ID_ADC 80 /**< \brief Analog Digital Converter (ADC) */ +#define ID_AC 81 /**< \brief Analog Comparators (AC) */ +#define ID_DAC 82 /**< \brief Digital Analog Converter (DAC) */ +#define ID_PTC 83 /**< \brief Peripheral Touch Controller (PTC) */ +#define ID_I2S 84 /**< \brief Inter-IC Sound Interface (I2S) */ + +#define ID_PERIPH_COUNT 85 /**< \brief Max number of peripheral IDs */ +/*@}*/ + +/* ************************************************************************** */ +/** BASE ADDRESS DEFINITIONS FOR SAMD21E15BU */ +/* ************************************************************************** */ +/** \defgroup SAMD21E15BU_base Peripheral Base Address Definitions */ +/*@{*/ + +#if defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__) +#define AC (0x42004400UL) /**< \brief (AC) APB Base Address */ +#define ADC (0x42004000UL) /**< \brief (ADC) APB Base Address */ +#define DAC (0x42004800UL) /**< \brief (DAC) APB Base Address */ +#define DMAC (0x41004800UL) /**< \brief (DMAC) APB Base Address */ +#define DSU (0x41002000UL) /**< \brief (DSU) APB Base Address */ +#define EIC (0x40001800UL) /**< \brief (EIC) APB Base Address */ +#define EVSYS (0x42000400UL) /**< \brief (EVSYS) APB Base Address */ +#define GCLK (0x40000C00UL) /**< \brief (GCLK) APB Base Address */ +#define SBMATRIX (0x41007000UL) /**< \brief (SBMATRIX) APB Base Address */ +#define I2S (0x42005000UL) /**< \brief (I2S) APB Base Address */ +#define MTB (0x41006000UL) /**< \brief (MTB) APB Base Address */ +#define NVMCTRL_AUX3 (0x0080A000UL) /**< \brief (NVMCTRL) AUX3 Base Address */ +#define NVMCTRL (0x41004000UL) /**< \brief (NVMCTRL) APB Base Address */ +#define NVMCTRL_CAL (0x00800000UL) /**< \brief (NVMCTRL) CAL Base Address */ +#define NVMCTRL_LOCKBIT (0x00802000UL) /**< \brief (NVMCTRL) LOCKBIT Base Address */ +#define NVMCTRL_OTP1 (0x00806000UL) /**< \brief (NVMCTRL) OTP1 Base Address */ +#define NVMCTRL_OTP2 (0x00806008UL) /**< \brief (NVMCTRL) OTP2 Base Address */ +#define NVMCTRL_OTP4 (0x00806020UL) /**< \brief (NVMCTRL) OTP4 Base Address */ +#define NVMCTRL_TEMP_LOG (0x00806030UL) /**< \brief (NVMCTRL) TEMP_LOG Base Address */ +#define NVMCTRL_USER (0x00804000UL) /**< \brief (NVMCTRL) USER Base Address */ +#define PAC0 (0x40000000UL) /**< \brief (PAC0) APB Base Address */ +#define PAC1 (0x41000000UL) /**< \brief (PAC1) APB Base Address */ +#define PAC2 (0x42000000UL) /**< \brief (PAC2) APB Base Address */ +#define PM (0x40000400UL) /**< \brief (PM) APB Base Address */ +#define PORT (0x41004400UL) /**< \brief (PORT) APB Base Address */ +#define PORT_IOBUS (0x60000000UL) /**< \brief (PORT) IOBUS Base Address */ +#define RTC (0x40001400UL) /**< \brief (RTC) APB Base Address */ +#define SERCOM0 (0x42000800UL) /**< \brief (SERCOM0) APB Base Address */ +#define SERCOM1 (0x42000C00UL) /**< \brief (SERCOM1) APB Base Address */ +#define SERCOM2 (0x42001000UL) /**< \brief (SERCOM2) APB Base Address */ +#define SERCOM3 (0x42001400UL) /**< \brief (SERCOM3) APB Base Address */ +#define SYSCTRL (0x40000800UL) /**< \brief (SYSCTRL) APB Base Address */ +#define TC3 (0x42002C00UL) /**< \brief (TC3) APB Base Address */ +#define TC4 (0x42003000UL) /**< \brief (TC4) APB Base Address */ +#define TC5 (0x42003400UL) /**< \brief (TC5) APB Base Address */ +#define TCC0 (0x42002000UL) /**< \brief (TCC0) APB Base Address */ +#define TCC1 (0x42002400UL) /**< \brief (TCC1) APB Base Address */ +#define TCC2 (0x42002800UL) /**< \brief (TCC2) APB Base Address */ +#define USB (0x41005000UL) /**< \brief (USB) APB Base Address */ +#define WDT (0x40001000UL) /**< \brief (WDT) APB Base Address */ +#else +#define AC ((Ac *)0x42004400UL) /**< \brief (AC) APB Base Address */ +#define AC_INST_NUM 1 /**< \brief (AC) Number of instances */ +#define AC_INSTS { AC } /**< \brief (AC) Instances List */ + +#define ADC ((Adc *)0x42004000UL) /**< \brief (ADC) APB Base Address */ +#define ADC_INST_NUM 1 /**< \brief (ADC) Number of instances */ +#define ADC_INSTS { ADC } /**< \brief (ADC) Instances List */ + +#define DAC ((Dac *)0x42004800UL) /**< \brief (DAC) APB Base Address */ +#define DAC_INST_NUM 1 /**< \brief (DAC) Number of instances */ +#define DAC_INSTS { DAC } /**< \brief (DAC) Instances List */ + +#define DMAC ((Dmac *)0x41004800UL) /**< \brief (DMAC) APB Base Address */ +#define DMAC_INST_NUM 1 /**< \brief (DMAC) Number of instances */ +#define DMAC_INSTS { DMAC } /**< \brief (DMAC) Instances List */ + +#define DSU ((Dsu *)0x41002000UL) /**< \brief (DSU) APB Base Address */ +#define DSU_INST_NUM 1 /**< \brief (DSU) Number of instances */ +#define DSU_INSTS { DSU } /**< \brief (DSU) Instances List */ + +#define EIC ((Eic *)0x40001800UL) /**< \brief (EIC) APB Base Address */ +#define EIC_INST_NUM 1 /**< \brief (EIC) Number of instances */ +#define EIC_INSTS { EIC } /**< \brief (EIC) Instances List */ + +#define EVSYS ((Evsys *)0x42000400UL) /**< \brief (EVSYS) APB Base Address */ +#define EVSYS_INST_NUM 1 /**< \brief (EVSYS) Number of instances */ +#define EVSYS_INSTS { EVSYS } /**< \brief (EVSYS) Instances List */ + +#define GCLK ((Gclk *)0x40000C00UL) /**< \brief (GCLK) APB Base Address */ +#define GCLK_INST_NUM 1 /**< \brief (GCLK) Number of instances */ +#define GCLK_INSTS { GCLK } /**< \brief (GCLK) Instances List */ + +#define SBMATRIX ((Hmatrixb *)0x41007000UL) /**< \brief (SBMATRIX) APB Base Address */ +#define HMATRIXB_INST_NUM 1 /**< \brief (HMATRIXB) Number of instances */ +#define HMATRIXB_INSTS { SBMATRIX } /**< \brief (HMATRIXB) Instances List */ + +#define I2S ((I2s *)0x42005000UL) /**< \brief (I2S) APB Base Address */ +#define I2S_INST_NUM 1 /**< \brief (I2S) Number of instances */ +#define I2S_INSTS { I2S } /**< \brief (I2S) Instances List */ + +#define MTB ((Mtb *)0x41006000UL) /**< \brief (MTB) APB Base Address */ +#define MTB_INST_NUM 1 /**< \brief (MTB) Number of instances */ +#define MTB_INSTS { MTB } /**< \brief (MTB) Instances List */ + +#define NVMCTRL_AUX3 (0x0080A000UL) /**< \brief (NVMCTRL) AUX3 Base Address */ +#define NVMCTRL ((Nvmctrl *)0x41004000UL) /**< \brief (NVMCTRL) APB Base Address */ +#define NVMCTRL_CAL (0x00800000UL) /**< \brief (NVMCTRL) CAL Base Address */ +#define NVMCTRL_LOCKBIT (0x00802000UL) /**< \brief (NVMCTRL) LOCKBIT Base Address */ +#define NVMCTRL_OTP1 (0x00806000UL) /**< \brief (NVMCTRL) OTP1 Base Address */ +#define NVMCTRL_OTP2 (0x00806008UL) /**< \brief (NVMCTRL) OTP2 Base Address */ +#define NVMCTRL_OTP4 (0x00806020UL) /**< \brief (NVMCTRL) OTP4 Base Address */ +#define NVMCTRL_TEMP_LOG (0x00806030UL) /**< \brief (NVMCTRL) TEMP_LOG Base Address */ +#define NVMCTRL_USER (0x00804000UL) /**< \brief (NVMCTRL) USER Base Address */ +#define NVMCTRL_INST_NUM 1 /**< \brief (NVMCTRL) Number of instances */ +#define NVMCTRL_INSTS { NVMCTRL } /**< \brief (NVMCTRL) Instances List */ + +#define PAC0 ((Pac *)0x40000000UL) /**< \brief (PAC0) APB Base Address */ +#define PAC1 ((Pac *)0x41000000UL) /**< \brief (PAC1) APB Base Address */ +#define PAC2 ((Pac *)0x42000000UL) /**< \brief (PAC2) APB Base Address */ +#define PAC_INST_NUM 3 /**< \brief (PAC) Number of instances */ +#define PAC_INSTS { PAC0, PAC1, PAC2 } /**< \brief (PAC) Instances List */ + +#define PM ((Pm *)0x40000400UL) /**< \brief (PM) APB Base Address */ +#define PM_INST_NUM 1 /**< \brief (PM) Number of instances */ +#define PM_INSTS { PM } /**< \brief (PM) Instances List */ + +#define PORT ((Port *)0x41004400UL) /**< \brief (PORT) APB Base Address */ +#define PORT_IOBUS ((Port *)0x60000000UL) /**< \brief (PORT) IOBUS Base Address */ +#define PORT_INST_NUM 1 /**< \brief (PORT) Number of instances */ +#define PORT_INSTS { PORT } /**< \brief (PORT) Instances List */ + +#define PTC_GCLK_ID 34 +#define PTC_INST_NUM 1 /**< \brief (PTC) Number of instances */ +#define PTC_INSTS { PTC } /**< \brief (PTC) Instances List */ + +#define RTC ((Rtc *)0x40001400UL) /**< \brief (RTC) APB Base Address */ +#define RTC_INST_NUM 1 /**< \brief (RTC) Number of instances */ +#define RTC_INSTS { RTC } /**< \brief (RTC) Instances List */ + +#define SERCOM0 ((Sercom *)0x42000800UL) /**< \brief (SERCOM0) APB Base Address */ +#define SERCOM1 ((Sercom *)0x42000C00UL) /**< \brief (SERCOM1) APB Base Address */ +#define SERCOM2 ((Sercom *)0x42001000UL) /**< \brief (SERCOM2) APB Base Address */ +#define SERCOM3 ((Sercom *)0x42001400UL) /**< \brief (SERCOM3) APB Base Address */ +#define SERCOM_INST_NUM 4 /**< \brief (SERCOM) Number of instances */ +#define SERCOM_INSTS { SERCOM0, SERCOM1, SERCOM2, SERCOM3 } /**< \brief (SERCOM) Instances List */ + +#define SYSCTRL ((Sysctrl *)0x40000800UL) /**< \brief (SYSCTRL) APB Base Address */ +#define SYSCTRL_INST_NUM 1 /**< \brief (SYSCTRL) Number of instances */ +#define SYSCTRL_INSTS { SYSCTRL } /**< \brief (SYSCTRL) Instances List */ + +#define TC3 ((Tc *)0x42002C00UL) /**< \brief (TC3) APB Base Address */ +#define TC4 ((Tc *)0x42003000UL) /**< \brief (TC4) APB Base Address */ +#define TC5 ((Tc *)0x42003400UL) /**< \brief (TC5) APB Base Address */ +#define TC_INST_NUM 3 /**< \brief (TC) Number of instances */ +#define TC_INSTS { TC3, TC4, TC5 } /**< \brief (TC) Instances List */ + +#define TCC0 ((Tcc *)0x42002000UL) /**< \brief (TCC0) APB Base Address */ +#define TCC1 ((Tcc *)0x42002400UL) /**< \brief (TCC1) APB Base Address */ +#define TCC2 ((Tcc *)0x42002800UL) /**< \brief (TCC2) APB Base Address */ +#define TCC_INST_NUM 3 /**< \brief (TCC) Number of instances */ +#define TCC_INSTS { TCC0, TCC1, TCC2 } /**< \brief (TCC) Instances List */ + +#define USB ((Usb *)0x41005000UL) /**< \brief (USB) APB Base Address */ +#define USB_INST_NUM 1 /**< \brief (USB) Number of instances */ +#define USB_INSTS { USB } /**< \brief (USB) Instances List */ + +#define WDT ((Wdt *)0x40001000UL) /**< \brief (WDT) APB Base Address */ +#define WDT_INST_NUM 1 /**< \brief (WDT) Number of instances */ +#define WDT_INSTS { WDT } /**< \brief (WDT) Instances List */ + +#endif /* (defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */ +/*@}*/ + +/* ************************************************************************** */ +/** PORT DEFINITIONS FOR SAMD21E15BU */ +/* ************************************************************************** */ +/** \defgroup SAMD21E15BU_port PORT Definitions */ +/*@{*/ + +#include "pio/samd21e15bu.h" +/*@}*/ + +/* ************************************************************************** */ +/** MEMORY MAPPING DEFINITIONS FOR SAMD21E15BU */ +/* ************************************************************************** */ + +#define FLASH_SIZE 0x8000UL /* 32 kB */ +#define FLASH_PAGE_SIZE 64 +#define FLASH_NB_OF_PAGES 512 +#define FLASH_USER_PAGE_SIZE 64 +#define HMCRAMC0_SIZE 0x1000UL /* 4 kB */ + +#define FLASH_ADDR (0x00000000u) /**< FLASH base address */ +#define FLASH_USER_PAGE_ADDR (0x00800000u) /**< FLASH_USER_PAGE base address */ +#define HMCRAMC0_ADDR (0x20000000u) /**< HMCRAMC0 base address */ +#define HPB0_ADDR (0x40000000u) /**< HPB0 base address */ +#define HPB1_ADDR (0x41000000u) /**< HPB1 base address */ +#define HPB2_ADDR (0x42000000u) /**< HPB2 base address */ +#define PPB_ADDR (0xE0000000u) /**< PPB base address */ + +#define DSU_DID_RESETVALUE 0x10011456UL +#define EIC_EXTINT_NUM 16 +#define NVMCTRL_RWW_EEPROM_SIZE 0x400UL /* 1 kB */ +#define PORT_GROUPS 1 +#define USB_HOST 1 + +/* ************************************************************************** */ +/** ELECTRICAL DEFINITIONS FOR SAMD21E15BU */ +/* ************************************************************************** */ + + +#ifdef __cplusplus +} +#endif + +/*@}*/ + +#endif /* SAMD21E15BU_H */ diff --git a/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/utils/cmsis/samd21/include/samd21e15l.h b/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/utils/cmsis/samd21/include/samd21e15l.h new file mode 100644 index 0000000..8346456 --- /dev/null +++ b/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/utils/cmsis/samd21/include/samd21e15l.h @@ -0,0 +1,530 @@ +/** + * \file + * + * \brief Header file for SAMD21E15L + * + * Copyright (c) 2017-2018 Microchip Technology Inc. and its subsidiaries. + * + * \asf_license_start + * + * \page License + * + * Subject to your compliance with these terms, you may use Microchip + * software and any derivatives exclusively with Microchip products. + * It is your responsibility to comply with third party license terms applicable + * to your use of third party software (including open source software) that + * may accompany Microchip software. + * + * THIS SOFTWARE IS SUPPLIED BY MICROCHIP "AS IS". NO WARRANTIES, + * WHETHER EXPRESS, IMPLIED OR STATUTORY, APPLY TO THIS SOFTWARE, + * INCLUDING ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, + * AND FITNESS FOR A PARTICULAR PURPOSE. IN NO EVENT WILL MICROCHIP BE + * LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL OR CONSEQUENTIAL + * LOSS, DAMAGE, COST OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE + * SOFTWARE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE + * POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT + * ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY + * RELATED TO THIS SOFTWARE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, + * THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THIS SOFTWARE. + * + * \asf_license_stop + * + */ + +#ifndef _SAMD21E15L_ +#define _SAMD21E15L_ + +/** + * \ingroup SAMD21_definitions + * \addtogroup SAMD21E15L_definitions SAMD21E15L definitions + * This file defines all structures and symbols for SAMD21E15L: + * - registers and bitfields + * - peripheral base address + * - peripheral ID + * - PIO definitions +*/ +/*@{*/ + +#ifdef __cplusplus + extern "C" { +#endif + +#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) +#include +#ifndef __cplusplus +typedef volatile const uint32_t RoReg; /**< Read only 32-bit register (volatile const unsigned int) */ +typedef volatile const uint16_t RoReg16; /**< Read only 16-bit register (volatile const unsigned int) */ +typedef volatile const uint8_t RoReg8; /**< Read only 8-bit register (volatile const unsigned int) */ +#else +typedef volatile uint32_t RoReg; /**< Read only 32-bit register (volatile const unsigned int) */ +typedef volatile uint16_t RoReg16; /**< Read only 16-bit register (volatile const unsigned int) */ +typedef volatile uint8_t RoReg8; /**< Read only 8-bit register (volatile const unsigned int) */ +#endif +typedef volatile uint32_t WoReg; /**< Write only 32-bit register (volatile unsigned int) */ +typedef volatile uint16_t WoReg16; /**< Write only 16-bit register (volatile unsigned int) */ +typedef volatile uint8_t WoReg8; /**< Write only 8-bit register (volatile unsigned int) */ +typedef volatile uint32_t RwReg; /**< Read-Write 32-bit register (volatile unsigned int) */ +typedef volatile uint16_t RwReg16; /**< Read-Write 16-bit register (volatile unsigned int) */ +typedef volatile uint8_t RwReg8; /**< Read-Write 8-bit register (volatile unsigned int) */ +#define CAST(type, value) ((type *)(value)) +#define REG_ACCESS(type, address) (*(type*)(address)) /**< C code: Register value */ +#else +#define CAST(type, value) (value) +#define REG_ACCESS(type, address) (address) /**< Assembly code: Register address */ +#endif + +/* ************************************************************************** */ +/** CMSIS DEFINITIONS FOR SAMD21E15L */ +/* ************************************************************************** */ +/** \defgroup SAMD21E15L_cmsis CMSIS Definitions */ +/*@{*/ + +/** Interrupt Number Definition */ +typedef enum IRQn +{ + /****** Cortex-M0+ Processor Exceptions Numbers ******************************/ + NonMaskableInt_IRQn = -14,/**< 2 Non Maskable Interrupt */ + HardFault_IRQn = -13,/**< 3 Cortex-M0+ Hard Fault Interrupt */ + SVCall_IRQn = -5, /**< 11 Cortex-M0+ SV Call Interrupt */ + PendSV_IRQn = -2, /**< 14 Cortex-M0+ Pend SV Interrupt */ + SysTick_IRQn = -1, /**< 15 Cortex-M0+ System Tick Interrupt */ + /****** SAMD21E15L-specific Interrupt Numbers ***********************/ + PM_IRQn = 0, /**< 0 SAMD21E15L Power Manager (PM) */ + SYSCTRL_IRQn = 1, /**< 1 SAMD21E15L System Control (SYSCTRL) */ + WDT_IRQn = 2, /**< 2 SAMD21E15L Watchdog Timer (WDT) */ + RTC_IRQn = 3, /**< 3 SAMD21E15L Real-Time Counter (RTC) */ + EIC_IRQn = 4, /**< 4 SAMD21E15L External Interrupt Controller (EIC) */ + NVMCTRL_IRQn = 5, /**< 5 SAMD21E15L Non-Volatile Memory Controller (NVMCTRL) */ + DMAC_IRQn = 6, /**< 6 SAMD21E15L Direct Memory Access Controller (DMAC) */ + EVSYS_IRQn = 8, /**< 8 SAMD21E15L Event System Interface (EVSYS) */ + SERCOM0_IRQn = 9, /**< 9 SAMD21E15L Serial Communication Interface 0 (SERCOM0) */ + SERCOM1_IRQn = 10, /**< 10 SAMD21E15L Serial Communication Interface 1 (SERCOM1) */ + SERCOM2_IRQn = 11, /**< 11 SAMD21E15L Serial Communication Interface 2 (SERCOM2) */ + SERCOM3_IRQn = 12, /**< 12 SAMD21E15L Serial Communication Interface 3 (SERCOM3) */ + TCC0_IRQn = 15, /**< 15 SAMD21E15L Timer Counter Control 0 (TCC0) */ + TCC1_IRQn = 16, /**< 16 SAMD21E15L Timer Counter Control 1 (TCC1) */ + TCC2_IRQn = 17, /**< 17 SAMD21E15L Timer Counter Control 2 (TCC2) */ + TC3_IRQn = 18, /**< 18 SAMD21E15L Basic Timer Counter 3 (TC3) */ + TC4_IRQn = 19, /**< 19 SAMD21E15L Basic Timer Counter 4 (TC4) */ + TC5_IRQn = 20, /**< 20 SAMD21E15L Basic Timer Counter 5 (TC5) */ + ADC_IRQn = 23, /**< 23 SAMD21E15L Analog Digital Converter (ADC) */ + AC_IRQn = 24, /**< 24 SAMD21E15L Analog Comparators (AC) */ + DAC_IRQn = 25, /**< 25 SAMD21E15L Digital Analog Converter (DAC) */ + AC1_IRQn = 28, /**< 28 SAMD21E15L Analog Comparators 1 (AC1) */ + + PERIPH_COUNT_IRQn = 29 /**< Number of peripheral IDs */ +} IRQn_Type; + +typedef struct _DeviceVectors +{ + /* Stack pointer */ + void* pvStack; + + /* Cortex-M handlers */ + void* pfnReset_Handler; + void* pfnNMI_Handler; + void* pfnHardFault_Handler; + void* pvReservedM12; + void* pvReservedM11; + void* pvReservedM10; + void* pvReservedM9; + void* pvReservedM8; + void* pvReservedM7; + void* pvReservedM6; + void* pfnSVC_Handler; + void* pvReservedM4; + void* pvReservedM3; + void* pfnPendSV_Handler; + void* pfnSysTick_Handler; + + /* Peripheral handlers */ + void* pfnPM_Handler; /* 0 Power Manager */ + void* pfnSYSCTRL_Handler; /* 1 System Control */ + void* pfnWDT_Handler; /* 2 Watchdog Timer */ + void* pfnRTC_Handler; /* 3 Real-Time Counter */ + void* pfnEIC_Handler; /* 4 External Interrupt Controller */ + void* pfnNVMCTRL_Handler; /* 5 Non-Volatile Memory Controller */ + void* pfnDMAC_Handler; /* 6 Direct Memory Access Controller */ + void* pvReserved7; + void* pfnEVSYS_Handler; /* 8 Event System Interface */ + void* pfnSERCOM0_Handler; /* 9 Serial Communication Interface 0 */ + void* pfnSERCOM1_Handler; /* 10 Serial Communication Interface 1 */ + void* pfnSERCOM2_Handler; /* 11 Serial Communication Interface 2 */ + void* pfnSERCOM3_Handler; /* 12 Serial Communication Interface 3 */ + void* pvReserved13; + void* pvReserved14; + void* pfnTCC0_Handler; /* 15 Timer Counter Control 0 */ + void* pfnTCC1_Handler; /* 16 Timer Counter Control 1 */ + void* pfnTCC2_Handler; /* 17 Timer Counter Control 2 */ + void* pfnTC3_Handler; /* 18 Basic Timer Counter 3 */ + void* pfnTC4_Handler; /* 19 Basic Timer Counter 4 */ + void* pfnTC5_Handler; /* 20 Basic Timer Counter 5 */ + void* pvReserved21; + void* pvReserved22; + void* pfnADC_Handler; /* 23 Analog Digital Converter */ + void* pfnAC_Handler; /* 24 Analog Comparators */ + void* pfnDAC_Handler; /* 25 Digital Analog Converter */ + void* pvReserved26; + void* pvReserved27; + void* pfnAC1_Handler; /* 28 Analog Comparators 1 */ +} DeviceVectors; + +/* Cortex-M0+ processor handlers */ +void Reset_Handler ( void ); +void NMI_Handler ( void ); +void HardFault_Handler ( void ); +void SVC_Handler ( void ); +void PendSV_Handler ( void ); +void SysTick_Handler ( void ); + +/* Peripherals handlers */ +void PM_Handler ( void ); +void SYSCTRL_Handler ( void ); +void WDT_Handler ( void ); +void RTC_Handler ( void ); +void EIC_Handler ( void ); +void NVMCTRL_Handler ( void ); +void DMAC_Handler ( void ); +void EVSYS_Handler ( void ); +void SERCOM0_Handler ( void ); +void SERCOM1_Handler ( void ); +void SERCOM2_Handler ( void ); +void SERCOM3_Handler ( void ); +void TCC0_Handler ( void ); +void TCC1_Handler ( void ); +void TCC2_Handler ( void ); +void TC3_Handler ( void ); +void TC4_Handler ( void ); +void TC5_Handler ( void ); +void ADC_Handler ( void ); +void AC_Handler ( void ); +void DAC_Handler ( void ); +void AC1_Handler ( void ); + +/* + * \brief Configuration of the Cortex-M0+ Processor and Core Peripherals + */ + +#define LITTLE_ENDIAN 1 +#define __CM0PLUS_REV 1 /*!< Core revision r0p1 */ +#define __MPU_PRESENT 0 /*!< MPU present or not */ +#define __NVIC_PRIO_BITS 2 /*!< Number of bits used for Priority Levels */ +#define __VTOR_PRESENT 1 /*!< VTOR present or not */ +#define __Vendor_SysTickConfig 0 /*!< Set to 1 if different SysTick Config is used */ + +/** + * \brief CMSIS includes + */ + +#include +#if !defined DONT_USE_CMSIS_INIT +#include "system_samd21.h" +#endif /* DONT_USE_CMSIS_INIT */ + +/*@}*/ + +/* ************************************************************************** */ +/** SOFTWARE PERIPHERAL API DEFINITION FOR SAMD21E15L */ +/* ************************************************************************** */ +/** \defgroup SAMD21E15L_api Peripheral Software API */ +/*@{*/ + +#include "component/ac.h" +#include "component/adc.h" +#include "component/dac.h" +#include "component/dmac.h" +#include "component/dsu.h" +#include "component/eic.h" +#include "component/evsys.h" +#include "component/gclk.h" +#include "component/hmatrixb.h" +#include "component/mtb.h" +#include "component/nvmctrl.h" +#include "component/pac.h" +#include "component/pm.h" +#include "component/port.h" +#include "component/rtc.h" +#include "component/sercom.h" +#include "component/sysctrl.h" +#include "component/tc.h" +#include "component/tcc_lighting.h" +#include "component/wdt.h" +/*@}*/ + +/* ************************************************************************** */ +/** REGISTERS ACCESS DEFINITIONS FOR SAMD21E15L */ +/* ************************************************************************** */ +/** \defgroup SAMD21E15L_reg Registers Access Definitions */ +/*@{*/ + +#include "instance/ac.h" +#include "instance/ac1.h" +#include "instance/adc.h" +#include "instance/dac.h" +#include "instance/dmac.h" +#include "instance/dsu.h" +#include "instance/eic.h" +#include "instance/evsys.h" +#include "instance/gclk.h" +#include "instance/sbmatrix.h" +#include "instance/mtb.h" +#include "instance/nvmctrl.h" +#include "instance/pac0.h" +#include "instance/pac1.h" +#include "instance/pac2.h" +#include "instance/pm.h" +#include "instance/port.h" +#include "instance/rtc.h" +#include "instance/sercom0.h" +#include "instance/sercom1.h" +#include "instance/sercom2.h" +#include "instance/sercom3.h" +#include "instance/sysctrl.h" +#include "instance/tc3.h" +#include "instance/tc4.h" +#include "instance/tc5.h" +#include "instance/tcc0.h" +#include "instance/tcc1.h" +#include "instance/tcc2.h" +#include "instance/wdt.h" +/*@}*/ + +/* ************************************************************************** */ +/** PERIPHERAL ID DEFINITIONS FOR SAMD21E15L */ +/* ************************************************************************** */ +/** \defgroup SAMD21E15L_id Peripheral Ids Definitions */ +/*@{*/ + +// Peripheral instances on HPB0 bridge +#define ID_PAC0 0 /**< \brief Peripheral Access Controller 0 (PAC0) */ +#define ID_PM 1 /**< \brief Power Manager (PM) */ +#define ID_SYSCTRL 2 /**< \brief System Control (SYSCTRL) */ +#define ID_GCLK 3 /**< \brief Generic Clock Generator (GCLK) */ +#define ID_WDT 4 /**< \brief Watchdog Timer (WDT) */ +#define ID_RTC 5 /**< \brief Real-Time Counter (RTC) */ +#define ID_EIC 6 /**< \brief External Interrupt Controller (EIC) */ + +// Peripheral instances on HPB1 bridge +#define ID_PAC1 32 /**< \brief Peripheral Access Controller 1 (PAC1) */ +#define ID_DSU 33 /**< \brief Device Service Unit (DSU) */ +#define ID_NVMCTRL 34 /**< \brief Non-Volatile Memory Controller (NVMCTRL) */ +#define ID_PORT 35 /**< \brief Port Module (PORT) */ +#define ID_DMAC 36 /**< \brief Direct Memory Access Controller (DMAC) */ +#define ID_MTB 38 /**< \brief Cortex-M0+ Micro-Trace Buffer (MTB) */ +#define ID_SBMATRIX 39 /**< \brief HSB Matrix (SBMATRIX) */ + +// Peripheral instances on HPB2 bridge +#define ID_PAC2 64 /**< \brief Peripheral Access Controller 2 (PAC2) */ +#define ID_EVSYS 65 /**< \brief Event System Interface (EVSYS) */ +#define ID_SERCOM0 66 /**< \brief Serial Communication Interface 0 (SERCOM0) */ +#define ID_SERCOM1 67 /**< \brief Serial Communication Interface 1 (SERCOM1) */ +#define ID_SERCOM2 68 /**< \brief Serial Communication Interface 2 (SERCOM2) */ +#define ID_SERCOM3 69 /**< \brief Serial Communication Interface 3 (SERCOM3) */ +#define ID_TCC0 72 /**< \brief Timer Counter Control 0 (TCC0) */ +#define ID_TCC1 73 /**< \brief Timer Counter Control 1 (TCC1) */ +#define ID_TCC2 74 /**< \brief Timer Counter Control 2 (TCC2) */ +#define ID_TC3 75 /**< \brief Basic Timer Counter 3 (TC3) */ +#define ID_TC4 76 /**< \brief Basic Timer Counter 4 (TC4) */ +#define ID_TC5 77 /**< \brief Basic Timer Counter 5 (TC5) */ +#define ID_ADC 80 /**< \brief Analog Digital Converter (ADC) */ +#define ID_AC 81 /**< \brief Analog Comparators (AC) */ +#define ID_DAC 82 /**< \brief Digital Analog Converter (DAC) */ +#define ID_AC1 85 /**< \brief Analog Comparators 1 (AC1) */ + +#define ID_PERIPH_COUNT 86 /**< \brief Max number of peripheral IDs */ +/*@}*/ + +/* ************************************************************************** */ +/** BASE ADDRESS DEFINITIONS FOR SAMD21E15L */ +/* ************************************************************************** */ +/** \defgroup SAMD21E15L_base Peripheral Base Address Definitions */ +/*@{*/ + +#if defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__) +#define AC (0x42004400UL) /**< \brief (AC) APB Base Address */ +#define AC1 (0x42005400UL) /**< \brief (AC1) APB Base Address */ +#define ADC (0x42004000UL) /**< \brief (ADC) APB Base Address */ +#define DAC (0x42004800UL) /**< \brief (DAC) APB Base Address */ +#define DMAC (0x41004800UL) /**< \brief (DMAC) APB Base Address */ +#define DSU (0x41002000UL) /**< \brief (DSU) APB Base Address */ +#define EIC (0x40001800UL) /**< \brief (EIC) APB Base Address */ +#define EVSYS (0x42000400UL) /**< \brief (EVSYS) APB Base Address */ +#define GCLK (0x40000C00UL) /**< \brief (GCLK) APB Base Address */ +#define SBMATRIX (0x41007000UL) /**< \brief (SBMATRIX) APB Base Address */ +#define MTB (0x41006000UL) /**< \brief (MTB) APB Base Address */ +#define NVMCTRL_AUX3 (0x0080A000UL) /**< \brief (NVMCTRL) AUX3 Base Address */ +#define NVMCTRL (0x41004000UL) /**< \brief (NVMCTRL) APB Base Address */ +#define NVMCTRL_CAL (0x00800000UL) /**< \brief (NVMCTRL) CAL Base Address */ +#define NVMCTRL_LOCKBIT (0x00802000UL) /**< \brief (NVMCTRL) LOCKBIT Base Address */ +#define NVMCTRL_OTP1 (0x00806000UL) /**< \brief (NVMCTRL) OTP1 Base Address */ +#define NVMCTRL_OTP2 (0x00806008UL) /**< \brief (NVMCTRL) OTP2 Base Address */ +#define NVMCTRL_OTP4 (0x00806020UL) /**< \brief (NVMCTRL) OTP4 Base Address */ +#define NVMCTRL_TEMP_LOG (0x00806030UL) /**< \brief (NVMCTRL) TEMP_LOG Base Address */ +#define NVMCTRL_USER (0x00804000UL) /**< \brief (NVMCTRL) USER Base Address */ +#define PAC0 (0x40000000UL) /**< \brief (PAC0) APB Base Address */ +#define PAC1 (0x41000000UL) /**< \brief (PAC1) APB Base Address */ +#define PAC2 (0x42000000UL) /**< \brief (PAC2) APB Base Address */ +#define PM (0x40000400UL) /**< \brief (PM) APB Base Address */ +#define PORT (0x41004400UL) /**< \brief (PORT) APB Base Address */ +#define PORT_IOBUS (0x60000000UL) /**< \brief (PORT) IOBUS Base Address */ +#define RTC (0x40001400UL) /**< \brief (RTC) APB Base Address */ +#define SERCOM0 (0x42000800UL) /**< \brief (SERCOM0) APB Base Address */ +#define SERCOM1 (0x42000C00UL) /**< \brief (SERCOM1) APB Base Address */ +#define SERCOM2 (0x42001000UL) /**< \brief (SERCOM2) APB Base Address */ +#define SERCOM3 (0x42001400UL) /**< \brief (SERCOM3) APB Base Address */ +#define SYSCTRL (0x40000800UL) /**< \brief (SYSCTRL) APB Base Address */ +#define TC3 (0x42002C00UL) /**< \brief (TC3) APB Base Address */ +#define TC4 (0x42003000UL) /**< \brief (TC4) APB Base Address */ +#define TC5 (0x42003400UL) /**< \brief (TC5) APB Base Address */ +#define TCC0 (0x42002000UL) /**< \brief (TCC0) APB Base Address */ +#define TCC1 (0x42002400UL) /**< \brief (TCC1) APB Base Address */ +#define TCC2 (0x42002800UL) /**< \brief (TCC2) APB Base Address */ +#define WDT (0x40001000UL) /**< \brief (WDT) APB Base Address */ +#else +#define AC ((Ac *)0x42004400UL) /**< \brief (AC) APB Base Address */ +#define AC1 ((Ac *)0x42005400UL) /**< \brief (AC1) APB Base Address */ +#define AC_INST_NUM 2 /**< \brief (AC) Number of instances */ +#define AC_INSTS { AC, AC1 } /**< \brief (AC) Instances List */ + +#define ADC ((Adc *)0x42004000UL) /**< \brief (ADC) APB Base Address */ +#define ADC_INST_NUM 1 /**< \brief (ADC) Number of instances */ +#define ADC_INSTS { ADC } /**< \brief (ADC) Instances List */ + +#define DAC ((Dac *)0x42004800UL) /**< \brief (DAC) APB Base Address */ +#define DAC_INST_NUM 1 /**< \brief (DAC) Number of instances */ +#define DAC_INSTS { DAC } /**< \brief (DAC) Instances List */ + +#define DMAC ((Dmac *)0x41004800UL) /**< \brief (DMAC) APB Base Address */ +#define DMAC_INST_NUM 1 /**< \brief (DMAC) Number of instances */ +#define DMAC_INSTS { DMAC } /**< \brief (DMAC) Instances List */ + +#define DSU ((Dsu *)0x41002000UL) /**< \brief (DSU) APB Base Address */ +#define DSU_INST_NUM 1 /**< \brief (DSU) Number of instances */ +#define DSU_INSTS { DSU } /**< \brief (DSU) Instances List */ + +#define EIC ((Eic *)0x40001800UL) /**< \brief (EIC) APB Base Address */ +#define EIC_INST_NUM 1 /**< \brief (EIC) Number of instances */ +#define EIC_INSTS { EIC } /**< \brief (EIC) Instances List */ + +#define EVSYS ((Evsys *)0x42000400UL) /**< \brief (EVSYS) APB Base Address */ +#define EVSYS_INST_NUM 1 /**< \brief (EVSYS) Number of instances */ +#define EVSYS_INSTS { EVSYS } /**< \brief (EVSYS) Instances List */ + +#define GCLK ((Gclk *)0x40000C00UL) /**< \brief (GCLK) APB Base Address */ +#define GCLK_INST_NUM 1 /**< \brief (GCLK) Number of instances */ +#define GCLK_INSTS { GCLK } /**< \brief (GCLK) Instances List */ + +#define SBMATRIX ((Hmatrixb *)0x41007000UL) /**< \brief (SBMATRIX) APB Base Address */ +#define HMATRIXB_INST_NUM 1 /**< \brief (HMATRIXB) Number of instances */ +#define HMATRIXB_INSTS { SBMATRIX } /**< \brief (HMATRIXB) Instances List */ + +#define MTB ((Mtb *)0x41006000UL) /**< \brief (MTB) APB Base Address */ +#define MTB_INST_NUM 1 /**< \brief (MTB) Number of instances */ +#define MTB_INSTS { MTB } /**< \brief (MTB) Instances List */ + +#define NVMCTRL_AUX3 (0x0080A000UL) /**< \brief (NVMCTRL) AUX3 Base Address */ +#define NVMCTRL ((Nvmctrl *)0x41004000UL) /**< \brief (NVMCTRL) APB Base Address */ +#define NVMCTRL_CAL (0x00800000UL) /**< \brief (NVMCTRL) CAL Base Address */ +#define NVMCTRL_LOCKBIT (0x00802000UL) /**< \brief (NVMCTRL) LOCKBIT Base Address */ +#define NVMCTRL_OTP1 (0x00806000UL) /**< \brief (NVMCTRL) OTP1 Base Address */ +#define NVMCTRL_OTP2 (0x00806008UL) /**< \brief (NVMCTRL) OTP2 Base Address */ +#define NVMCTRL_OTP4 (0x00806020UL) /**< \brief (NVMCTRL) OTP4 Base Address */ +#define NVMCTRL_TEMP_LOG (0x00806030UL) /**< \brief (NVMCTRL) TEMP_LOG Base Address */ +#define NVMCTRL_USER (0x00804000UL) /**< \brief (NVMCTRL) USER Base Address */ +#define NVMCTRL_INST_NUM 1 /**< \brief (NVMCTRL) Number of instances */ +#define NVMCTRL_INSTS { NVMCTRL } /**< \brief (NVMCTRL) Instances List */ + +#define PAC0 ((Pac *)0x40000000UL) /**< \brief (PAC0) APB Base Address */ +#define PAC1 ((Pac *)0x41000000UL) /**< \brief (PAC1) APB Base Address */ +#define PAC2 ((Pac *)0x42000000UL) /**< \brief (PAC2) APB Base Address */ +#define PAC_INST_NUM 3 /**< \brief (PAC) Number of instances */ +#define PAC_INSTS { PAC0, PAC1, PAC2 } /**< \brief (PAC) Instances List */ + +#define PM ((Pm *)0x40000400UL) /**< \brief (PM) APB Base Address */ +#define PM_INST_NUM 1 /**< \brief (PM) Number of instances */ +#define PM_INSTS { PM } /**< \brief (PM) Instances List */ + +#define PORT ((Port *)0x41004400UL) /**< \brief (PORT) APB Base Address */ +#define PORT_IOBUS ((Port *)0x60000000UL) /**< \brief (PORT) IOBUS Base Address */ +#define PORT_INST_NUM 1 /**< \brief (PORT) Number of instances */ +#define PORT_INSTS { PORT } /**< \brief (PORT) Instances List */ + +#define RTC ((Rtc *)0x40001400UL) /**< \brief (RTC) APB Base Address */ +#define RTC_INST_NUM 1 /**< \brief (RTC) Number of instances */ +#define RTC_INSTS { RTC } /**< \brief (RTC) Instances List */ + +#define SERCOM0 ((Sercom *)0x42000800UL) /**< \brief (SERCOM0) APB Base Address */ +#define SERCOM1 ((Sercom *)0x42000C00UL) /**< \brief (SERCOM1) APB Base Address */ +#define SERCOM2 ((Sercom *)0x42001000UL) /**< \brief (SERCOM2) APB Base Address */ +#define SERCOM3 ((Sercom *)0x42001400UL) /**< \brief (SERCOM3) APB Base Address */ +#define SERCOM_INST_NUM 4 /**< \brief (SERCOM) Number of instances */ +#define SERCOM_INSTS { SERCOM0, SERCOM1, SERCOM2, SERCOM3 } /**< \brief (SERCOM) Instances List */ + +#define SYSCTRL ((Sysctrl *)0x40000800UL) /**< \brief (SYSCTRL) APB Base Address */ +#define SYSCTRL_INST_NUM 1 /**< \brief (SYSCTRL) Number of instances */ +#define SYSCTRL_INSTS { SYSCTRL } /**< \brief (SYSCTRL) Instances List */ + +#define TC3 ((Tc *)0x42002C00UL) /**< \brief (TC3) APB Base Address */ +#define TC4 ((Tc *)0x42003000UL) /**< \brief (TC4) APB Base Address */ +#define TC5 ((Tc *)0x42003400UL) /**< \brief (TC5) APB Base Address */ +#define TC_INST_NUM 3 /**< \brief (TC) Number of instances */ +#define TC_INSTS { TC3, TC4, TC5 } /**< \brief (TC) Instances List */ + +#define TCC0 ((Tcc *)0x42002000UL) /**< \brief (TCC0) APB Base Address */ +#define TCC1 ((Tcc *)0x42002400UL) /**< \brief (TCC1) APB Base Address */ +#define TCC2 ((Tcc *)0x42002800UL) /**< \brief (TCC2) APB Base Address */ +#define TCC_INST_NUM 3 /**< \brief (TCC) Number of instances */ +#define TCC_INSTS { TCC0, TCC1, TCC2 } /**< \brief (TCC) Instances List */ + +#define WDT ((Wdt *)0x40001000UL) /**< \brief (WDT) APB Base Address */ +#define WDT_INST_NUM 1 /**< \brief (WDT) Number of instances */ +#define WDT_INSTS { WDT } /**< \brief (WDT) Instances List */ + +#endif /* (defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */ +/*@}*/ + +/* ************************************************************************** */ +/** PORT DEFINITIONS FOR SAMD21E15L */ +/* ************************************************************************** */ +/** \defgroup SAMD21E15L_port PORT Definitions */ +/*@{*/ + +#include "pio/samd21e15l.h" +/*@}*/ + +/* ************************************************************************** */ +/** MEMORY MAPPING DEFINITIONS FOR SAMD21E15L */ +/* ************************************************************************** */ + +#define FLASH_SIZE 0x8000UL /* 32 kB */ +#define FLASH_PAGE_SIZE 64 +#define FLASH_NB_OF_PAGES 512 +#define FLASH_USER_PAGE_SIZE 64 +#define HMCRAMC0_SIZE 0x1000UL /* 4 kB */ + +#define FLASH_ADDR (0x00000000u) /**< FLASH base address */ +#define FLASH_USER_PAGE_ADDR (0x00800000u) /**< FLASH_USER_PAGE base address */ +#define HMCRAMC0_ADDR (0x20000000u) /**< HMCRAMC0 base address */ +#define HPB0_ADDR (0x40000000u) /**< HPB0 base address */ +#define HPB1_ADDR (0x41000000u) /**< HPB1 base address */ +#define HPB2_ADDR (0x42000000u) /**< HPB2 base address */ +#define PPB_ADDR (0xE0000000u) /**< PPB base address */ + +#define DSU_DID_RESETVALUE 0x1001143FUL +#define EIC_EXTINT_NUM 16 +#define NVMCTRL_RWW_EEPROM_SIZE 0x400UL /* 1 kB */ +#define PORT_GROUPS 2 +#define USB_HOST 0 + +/* ************************************************************************** */ +/** ELECTRICAL DEFINITIONS FOR SAMD21E15L */ +/* ************************************************************************** */ + + +#ifdef __cplusplus +} +#endif + +/*@}*/ + +#endif /* SAMD21E15L_H */ diff --git a/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/utils/cmsis/samd21/include/samd21e16a.h b/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/utils/cmsis/samd21/include/samd21e16a.h new file mode 100644 index 0000000..042dde0 --- /dev/null +++ b/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/utils/cmsis/samd21/include/samd21e16a.h @@ -0,0 +1,547 @@ +/** + * \file + * + * \brief Header file for SAMD21E16A + * + * Copyright (c) 2017-2018 Microchip Technology Inc. and its subsidiaries. + * + * \asf_license_start + * + * \page License + * + * Subject to your compliance with these terms, you may use Microchip + * software and any derivatives exclusively with Microchip products. + * It is your responsibility to comply with third party license terms applicable + * to your use of third party software (including open source software) that + * may accompany Microchip software. + * + * THIS SOFTWARE IS SUPPLIED BY MICROCHIP "AS IS". NO WARRANTIES, + * WHETHER EXPRESS, IMPLIED OR STATUTORY, APPLY TO THIS SOFTWARE, + * INCLUDING ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, + * AND FITNESS FOR A PARTICULAR PURPOSE. IN NO EVENT WILL MICROCHIP BE + * LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL OR CONSEQUENTIAL + * LOSS, DAMAGE, COST OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE + * SOFTWARE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE + * POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT + * ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY + * RELATED TO THIS SOFTWARE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, + * THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THIS SOFTWARE. + * + * \asf_license_stop + * + */ + +#ifndef _SAMD21E16A_ +#define _SAMD21E16A_ + +/** + * \ingroup SAMD21_definitions + * \addtogroup SAMD21E16A_definitions SAMD21E16A definitions + * This file defines all structures and symbols for SAMD21E16A: + * - registers and bitfields + * - peripheral base address + * - peripheral ID + * - PIO definitions +*/ +/*@{*/ + +#ifdef __cplusplus + extern "C" { +#endif + +#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) +#include +#ifndef __cplusplus +typedef volatile const uint32_t RoReg; /**< Read only 32-bit register (volatile const unsigned int) */ +typedef volatile const uint16_t RoReg16; /**< Read only 16-bit register (volatile const unsigned int) */ +typedef volatile const uint8_t RoReg8; /**< Read only 8-bit register (volatile const unsigned int) */ +#else +typedef volatile uint32_t RoReg; /**< Read only 32-bit register (volatile const unsigned int) */ +typedef volatile uint16_t RoReg16; /**< Read only 16-bit register (volatile const unsigned int) */ +typedef volatile uint8_t RoReg8; /**< Read only 8-bit register (volatile const unsigned int) */ +#endif +typedef volatile uint32_t WoReg; /**< Write only 32-bit register (volatile unsigned int) */ +typedef volatile uint16_t WoReg16; /**< Write only 16-bit register (volatile unsigned int) */ +typedef volatile uint8_t WoReg8; /**< Write only 8-bit register (volatile unsigned int) */ +typedef volatile uint32_t RwReg; /**< Read-Write 32-bit register (volatile unsigned int) */ +typedef volatile uint16_t RwReg16; /**< Read-Write 16-bit register (volatile unsigned int) */ +typedef volatile uint8_t RwReg8; /**< Read-Write 8-bit register (volatile unsigned int) */ +#define CAST(type, value) ((type *)(value)) +#define REG_ACCESS(type, address) (*(type*)(address)) /**< C code: Register value */ +#else +#define CAST(type, value) (value) +#define REG_ACCESS(type, address) (address) /**< Assembly code: Register address */ +#endif + +/* ************************************************************************** */ +/** CMSIS DEFINITIONS FOR SAMD21E16A */ +/* ************************************************************************** */ +/** \defgroup SAMD21E16A_cmsis CMSIS Definitions */ +/*@{*/ + +/** Interrupt Number Definition */ +typedef enum IRQn +{ + /****** Cortex-M0+ Processor Exceptions Numbers ******************************/ + NonMaskableInt_IRQn = -14,/**< 2 Non Maskable Interrupt */ + HardFault_IRQn = -13,/**< 3 Cortex-M0+ Hard Fault Interrupt */ + SVCall_IRQn = -5, /**< 11 Cortex-M0+ SV Call Interrupt */ + PendSV_IRQn = -2, /**< 14 Cortex-M0+ Pend SV Interrupt */ + SysTick_IRQn = -1, /**< 15 Cortex-M0+ System Tick Interrupt */ + /****** SAMD21E16A-specific Interrupt Numbers ***********************/ + PM_IRQn = 0, /**< 0 SAMD21E16A Power Manager (PM) */ + SYSCTRL_IRQn = 1, /**< 1 SAMD21E16A System Control (SYSCTRL) */ + WDT_IRQn = 2, /**< 2 SAMD21E16A Watchdog Timer (WDT) */ + RTC_IRQn = 3, /**< 3 SAMD21E16A Real-Time Counter (RTC) */ + EIC_IRQn = 4, /**< 4 SAMD21E16A External Interrupt Controller (EIC) */ + NVMCTRL_IRQn = 5, /**< 5 SAMD21E16A Non-Volatile Memory Controller (NVMCTRL) */ + DMAC_IRQn = 6, /**< 6 SAMD21E16A Direct Memory Access Controller (DMAC) */ + USB_IRQn = 7, /**< 7 SAMD21E16A Universal Serial Bus (USB) */ + EVSYS_IRQn = 8, /**< 8 SAMD21E16A Event System Interface (EVSYS) */ + SERCOM0_IRQn = 9, /**< 9 SAMD21E16A Serial Communication Interface 0 (SERCOM0) */ + SERCOM1_IRQn = 10, /**< 10 SAMD21E16A Serial Communication Interface 1 (SERCOM1) */ + SERCOM2_IRQn = 11, /**< 11 SAMD21E16A Serial Communication Interface 2 (SERCOM2) */ + SERCOM3_IRQn = 12, /**< 12 SAMD21E16A Serial Communication Interface 3 (SERCOM3) */ + TCC0_IRQn = 15, /**< 15 SAMD21E16A Timer Counter Control 0 (TCC0) */ + TCC1_IRQn = 16, /**< 16 SAMD21E16A Timer Counter Control 1 (TCC1) */ + TCC2_IRQn = 17, /**< 17 SAMD21E16A Timer Counter Control 2 (TCC2) */ + TC3_IRQn = 18, /**< 18 SAMD21E16A Basic Timer Counter 3 (TC3) */ + TC4_IRQn = 19, /**< 19 SAMD21E16A Basic Timer Counter 4 (TC4) */ + TC5_IRQn = 20, /**< 20 SAMD21E16A Basic Timer Counter 5 (TC5) */ + ADC_IRQn = 23, /**< 23 SAMD21E16A Analog Digital Converter (ADC) */ + AC_IRQn = 24, /**< 24 SAMD21E16A Analog Comparators (AC) */ + DAC_IRQn = 25, /**< 25 SAMD21E16A Digital Analog Converter (DAC) */ + PTC_IRQn = 26, /**< 26 SAMD21E16A Peripheral Touch Controller (PTC) */ + I2S_IRQn = 27, /**< 27 SAMD21E16A Inter-IC Sound Interface (I2S) */ + + PERIPH_COUNT_IRQn = 28 /**< Number of peripheral IDs */ +} IRQn_Type; + +typedef struct _DeviceVectors +{ + /* Stack pointer */ + void* pvStack; + + /* Cortex-M handlers */ + void* pfnReset_Handler; + void* pfnNMI_Handler; + void* pfnHardFault_Handler; + void* pvReservedM12; + void* pvReservedM11; + void* pvReservedM10; + void* pvReservedM9; + void* pvReservedM8; + void* pvReservedM7; + void* pvReservedM6; + void* pfnSVC_Handler; + void* pvReservedM4; + void* pvReservedM3; + void* pfnPendSV_Handler; + void* pfnSysTick_Handler; + + /* Peripheral handlers */ + void* pfnPM_Handler; /* 0 Power Manager */ + void* pfnSYSCTRL_Handler; /* 1 System Control */ + void* pfnWDT_Handler; /* 2 Watchdog Timer */ + void* pfnRTC_Handler; /* 3 Real-Time Counter */ + void* pfnEIC_Handler; /* 4 External Interrupt Controller */ + void* pfnNVMCTRL_Handler; /* 5 Non-Volatile Memory Controller */ + void* pfnDMAC_Handler; /* 6 Direct Memory Access Controller */ + void* pfnUSB_Handler; /* 7 Universal Serial Bus */ + void* pfnEVSYS_Handler; /* 8 Event System Interface */ + void* pfnSERCOM0_Handler; /* 9 Serial Communication Interface 0 */ + void* pfnSERCOM1_Handler; /* 10 Serial Communication Interface 1 */ + void* pfnSERCOM2_Handler; /* 11 Serial Communication Interface 2 */ + void* pfnSERCOM3_Handler; /* 12 Serial Communication Interface 3 */ + void* pvReserved13; + void* pvReserved14; + void* pfnTCC0_Handler; /* 15 Timer Counter Control 0 */ + void* pfnTCC1_Handler; /* 16 Timer Counter Control 1 */ + void* pfnTCC2_Handler; /* 17 Timer Counter Control 2 */ + void* pfnTC3_Handler; /* 18 Basic Timer Counter 3 */ + void* pfnTC4_Handler; /* 19 Basic Timer Counter 4 */ + void* pfnTC5_Handler; /* 20 Basic Timer Counter 5 */ + void* pvReserved21; + void* pvReserved22; + void* pfnADC_Handler; /* 23 Analog Digital Converter */ + void* pfnAC_Handler; /* 24 Analog Comparators */ + void* pfnDAC_Handler; /* 25 Digital Analog Converter */ + void* pfnPTC_Handler; /* 26 Peripheral Touch Controller */ + void* pfnI2S_Handler; /* 27 Inter-IC Sound Interface */ + void* pvReserved28; +} DeviceVectors; + +/* Cortex-M0+ processor handlers */ +void Reset_Handler ( void ); +void NMI_Handler ( void ); +void HardFault_Handler ( void ); +void SVC_Handler ( void ); +void PendSV_Handler ( void ); +void SysTick_Handler ( void ); + +/* Peripherals handlers */ +void PM_Handler ( void ); +void SYSCTRL_Handler ( void ); +void WDT_Handler ( void ); +void RTC_Handler ( void ); +void EIC_Handler ( void ); +void NVMCTRL_Handler ( void ); +void DMAC_Handler ( void ); +void USB_Handler ( void ); +void EVSYS_Handler ( void ); +void SERCOM0_Handler ( void ); +void SERCOM1_Handler ( void ); +void SERCOM2_Handler ( void ); +void SERCOM3_Handler ( void ); +void TCC0_Handler ( void ); +void TCC1_Handler ( void ); +void TCC2_Handler ( void ); +void TC3_Handler ( void ); +void TC4_Handler ( void ); +void TC5_Handler ( void ); +void ADC_Handler ( void ); +void AC_Handler ( void ); +void DAC_Handler ( void ); +void PTC_Handler ( void ); +void I2S_Handler ( void ); + +/* + * \brief Configuration of the Cortex-M0+ Processor and Core Peripherals + */ + +#define LITTLE_ENDIAN 1 +#define __CM0PLUS_REV 1 /*!< Core revision r0p1 */ +#define __MPU_PRESENT 0 /*!< MPU present or not */ +#define __NVIC_PRIO_BITS 2 /*!< Number of bits used for Priority Levels */ +#define __VTOR_PRESENT 1 /*!< VTOR present or not */ +#define __Vendor_SysTickConfig 0 /*!< Set to 1 if different SysTick Config is used */ + +/** + * \brief CMSIS includes + */ + +#include +#if !defined DONT_USE_CMSIS_INIT +#include "system_samd21.h" +#endif /* DONT_USE_CMSIS_INIT */ + +/*@}*/ + +/* ************************************************************************** */ +/** SOFTWARE PERIPHERAL API DEFINITION FOR SAMD21E16A */ +/* ************************************************************************** */ +/** \defgroup SAMD21E16A_api Peripheral Software API */ +/*@{*/ + +#include "component/ac.h" +#include "component/adc.h" +#include "component/dac.h" +#include "component/dmac.h" +#include "component/dsu.h" +#include "component/eic.h" +#include "component/evsys.h" +#include "component/gclk.h" +#include "component/hmatrixb.h" +#include "component/i2s.h" +#include "component/mtb.h" +#include "component/nvmctrl.h" +#include "component/pac.h" +#include "component/pm.h" +#include "component/port.h" +#include "component/rtc.h" +#include "component/sercom.h" +#include "component/sysctrl.h" +#include "component/tc.h" +#include "component/tcc.h" +#include "component/usb.h" +#include "component/wdt.h" +/*@}*/ + +/* ************************************************************************** */ +/** REGISTERS ACCESS DEFINITIONS FOR SAMD21E16A */ +/* ************************************************************************** */ +/** \defgroup SAMD21E16A_reg Registers Access Definitions */ +/*@{*/ + +#include "instance/ac.h" +#include "instance/adc.h" +#include "instance/dac.h" +#include "instance/dmac.h" +#include "instance/dsu.h" +#include "instance/eic.h" +#include "instance/evsys.h" +#include "instance/gclk.h" +#include "instance/sbmatrix.h" +#include "instance/i2s.h" +#include "instance/mtb.h" +#include "instance/nvmctrl.h" +#include "instance/pac0.h" +#include "instance/pac1.h" +#include "instance/pac2.h" +#include "instance/pm.h" +#include "instance/port.h" +#include "instance/rtc.h" +#include "instance/sercom0.h" +#include "instance/sercom1.h" +#include "instance/sercom2.h" +#include "instance/sercom3.h" +#include "instance/sysctrl.h" +#include "instance/tc3.h" +#include "instance/tc4.h" +#include "instance/tc5.h" +#include "instance/tcc0.h" +#include "instance/tcc1.h" +#include "instance/tcc2.h" +#include "instance/usb.h" +#include "instance/wdt.h" +/*@}*/ + +/* ************************************************************************** */ +/** PERIPHERAL ID DEFINITIONS FOR SAMD21E16A */ +/* ************************************************************************** */ +/** \defgroup SAMD21E16A_id Peripheral Ids Definitions */ +/*@{*/ + +// Peripheral instances on HPB0 bridge +#define ID_PAC0 0 /**< \brief Peripheral Access Controller 0 (PAC0) */ +#define ID_PM 1 /**< \brief Power Manager (PM) */ +#define ID_SYSCTRL 2 /**< \brief System Control (SYSCTRL) */ +#define ID_GCLK 3 /**< \brief Generic Clock Generator (GCLK) */ +#define ID_WDT 4 /**< \brief Watchdog Timer (WDT) */ +#define ID_RTC 5 /**< \brief Real-Time Counter (RTC) */ +#define ID_EIC 6 /**< \brief External Interrupt Controller (EIC) */ + +// Peripheral instances on HPB1 bridge +#define ID_PAC1 32 /**< \brief Peripheral Access Controller 1 (PAC1) */ +#define ID_DSU 33 /**< \brief Device Service Unit (DSU) */ +#define ID_NVMCTRL 34 /**< \brief Non-Volatile Memory Controller (NVMCTRL) */ +#define ID_PORT 35 /**< \brief Port Module (PORT) */ +#define ID_DMAC 36 /**< \brief Direct Memory Access Controller (DMAC) */ +#define ID_USB 37 /**< \brief Universal Serial Bus (USB) */ +#define ID_MTB 38 /**< \brief Cortex-M0+ Micro-Trace Buffer (MTB) */ +#define ID_SBMATRIX 39 /**< \brief HSB Matrix (SBMATRIX) */ + +// Peripheral instances on HPB2 bridge +#define ID_PAC2 64 /**< \brief Peripheral Access Controller 2 (PAC2) */ +#define ID_EVSYS 65 /**< \brief Event System Interface (EVSYS) */ +#define ID_SERCOM0 66 /**< \brief Serial Communication Interface 0 (SERCOM0) */ +#define ID_SERCOM1 67 /**< \brief Serial Communication Interface 1 (SERCOM1) */ +#define ID_SERCOM2 68 /**< \brief Serial Communication Interface 2 (SERCOM2) */ +#define ID_SERCOM3 69 /**< \brief Serial Communication Interface 3 (SERCOM3) */ +#define ID_TCC0 72 /**< \brief Timer Counter Control 0 (TCC0) */ +#define ID_TCC1 73 /**< \brief Timer Counter Control 1 (TCC1) */ +#define ID_TCC2 74 /**< \brief Timer Counter Control 2 (TCC2) */ +#define ID_TC3 75 /**< \brief Basic Timer Counter 3 (TC3) */ +#define ID_TC4 76 /**< \brief Basic Timer Counter 4 (TC4) */ +#define ID_TC5 77 /**< \brief Basic Timer Counter 5 (TC5) */ +#define ID_ADC 80 /**< \brief Analog Digital Converter (ADC) */ +#define ID_AC 81 /**< \brief Analog Comparators (AC) */ +#define ID_DAC 82 /**< \brief Digital Analog Converter (DAC) */ +#define ID_PTC 83 /**< \brief Peripheral Touch Controller (PTC) */ +#define ID_I2S 84 /**< \brief Inter-IC Sound Interface (I2S) */ + +#define ID_PERIPH_COUNT 85 /**< \brief Max number of peripheral IDs */ +/*@}*/ + +/* ************************************************************************** */ +/** BASE ADDRESS DEFINITIONS FOR SAMD21E16A */ +/* ************************************************************************** */ +/** \defgroup SAMD21E16A_base Peripheral Base Address Definitions */ +/*@{*/ + +#if defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__) +#define AC (0x42004400UL) /**< \brief (AC) APB Base Address */ +#define ADC (0x42004000UL) /**< \brief (ADC) APB Base Address */ +#define DAC (0x42004800UL) /**< \brief (DAC) APB Base Address */ +#define DMAC (0x41004800UL) /**< \brief (DMAC) APB Base Address */ +#define DSU (0x41002000UL) /**< \brief (DSU) APB Base Address */ +#define EIC (0x40001800UL) /**< \brief (EIC) APB Base Address */ +#define EVSYS (0x42000400UL) /**< \brief (EVSYS) APB Base Address */ +#define GCLK (0x40000C00UL) /**< \brief (GCLK) APB Base Address */ +#define SBMATRIX (0x41007000UL) /**< \brief (SBMATRIX) APB Base Address */ +#define I2S (0x42005000UL) /**< \brief (I2S) APB Base Address */ +#define MTB (0x41006000UL) /**< \brief (MTB) APB Base Address */ +#define NVMCTRL (0x41004000UL) /**< \brief (NVMCTRL) APB Base Address */ +#define NVMCTRL_CAL (0x00800000UL) /**< \brief (NVMCTRL) CAL Base Address */ +#define NVMCTRL_LOCKBIT (0x00802000UL) /**< \brief (NVMCTRL) LOCKBIT Base Address */ +#define NVMCTRL_OTP1 (0x00806000UL) /**< \brief (NVMCTRL) OTP1 Base Address */ +#define NVMCTRL_OTP2 (0x00806008UL) /**< \brief (NVMCTRL) OTP2 Base Address */ +#define NVMCTRL_OTP4 (0x00806020UL) /**< \brief (NVMCTRL) OTP4 Base Address */ +#define NVMCTRL_TEMP_LOG (0x00806030UL) /**< \brief (NVMCTRL) TEMP_LOG Base Address */ +#define NVMCTRL_USER (0x00804000UL) /**< \brief (NVMCTRL) USER Base Address */ +#define PAC0 (0x40000000UL) /**< \brief (PAC0) APB Base Address */ +#define PAC1 (0x41000000UL) /**< \brief (PAC1) APB Base Address */ +#define PAC2 (0x42000000UL) /**< \brief (PAC2) APB Base Address */ +#define PM (0x40000400UL) /**< \brief (PM) APB Base Address */ +#define PORT (0x41004400UL) /**< \brief (PORT) APB Base Address */ +#define PORT_IOBUS (0x60000000UL) /**< \brief (PORT) IOBUS Base Address */ +#define RTC (0x40001400UL) /**< \brief (RTC) APB Base Address */ +#define SERCOM0 (0x42000800UL) /**< \brief (SERCOM0) APB Base Address */ +#define SERCOM1 (0x42000C00UL) /**< \brief (SERCOM1) APB Base Address */ +#define SERCOM2 (0x42001000UL) /**< \brief (SERCOM2) APB Base Address */ +#define SERCOM3 (0x42001400UL) /**< \brief (SERCOM3) APB Base Address */ +#define SYSCTRL (0x40000800UL) /**< \brief (SYSCTRL) APB Base Address */ +#define TC3 (0x42002C00UL) /**< \brief (TC3) APB Base Address */ +#define TC4 (0x42003000UL) /**< \brief (TC4) APB Base Address */ +#define TC5 (0x42003400UL) /**< \brief (TC5) APB Base Address */ +#define TCC0 (0x42002000UL) /**< \brief (TCC0) APB Base Address */ +#define TCC1 (0x42002400UL) /**< \brief (TCC1) APB Base Address */ +#define TCC2 (0x42002800UL) /**< \brief (TCC2) APB Base Address */ +#define USB (0x41005000UL) /**< \brief (USB) APB Base Address */ +#define WDT (0x40001000UL) /**< \brief (WDT) APB Base Address */ +#else +#define AC ((Ac *)0x42004400UL) /**< \brief (AC) APB Base Address */ +#define AC_INST_NUM 1 /**< \brief (AC) Number of instances */ +#define AC_INSTS { AC } /**< \brief (AC) Instances List */ + +#define ADC ((Adc *)0x42004000UL) /**< \brief (ADC) APB Base Address */ +#define ADC_INST_NUM 1 /**< \brief (ADC) Number of instances */ +#define ADC_INSTS { ADC } /**< \brief (ADC) Instances List */ + +#define DAC ((Dac *)0x42004800UL) /**< \brief (DAC) APB Base Address */ +#define DAC_INST_NUM 1 /**< \brief (DAC) Number of instances */ +#define DAC_INSTS { DAC } /**< \brief (DAC) Instances List */ + +#define DMAC ((Dmac *)0x41004800UL) /**< \brief (DMAC) APB Base Address */ +#define DMAC_INST_NUM 1 /**< \brief (DMAC) Number of instances */ +#define DMAC_INSTS { DMAC } /**< \brief (DMAC) Instances List */ + +#define DSU ((Dsu *)0x41002000UL) /**< \brief (DSU) APB Base Address */ +#define DSU_INST_NUM 1 /**< \brief (DSU) Number of instances */ +#define DSU_INSTS { DSU } /**< \brief (DSU) Instances List */ + +#define EIC ((Eic *)0x40001800UL) /**< \brief (EIC) APB Base Address */ +#define EIC_INST_NUM 1 /**< \brief (EIC) Number of instances */ +#define EIC_INSTS { EIC } /**< \brief (EIC) Instances List */ + +#define EVSYS ((Evsys *)0x42000400UL) /**< \brief (EVSYS) APB Base Address */ +#define EVSYS_INST_NUM 1 /**< \brief (EVSYS) Number of instances */ +#define EVSYS_INSTS { EVSYS } /**< \brief (EVSYS) Instances List */ + +#define GCLK ((Gclk *)0x40000C00UL) /**< \brief (GCLK) APB Base Address */ +#define GCLK_INST_NUM 1 /**< \brief (GCLK) Number of instances */ +#define GCLK_INSTS { GCLK } /**< \brief (GCLK) Instances List */ + +#define SBMATRIX ((Hmatrixb *)0x41007000UL) /**< \brief (SBMATRIX) APB Base Address */ +#define HMATRIXB_INST_NUM 1 /**< \brief (HMATRIXB) Number of instances */ +#define HMATRIXB_INSTS { SBMATRIX } /**< \brief (HMATRIXB) Instances List */ + +#define I2S ((I2s *)0x42005000UL) /**< \brief (I2S) APB Base Address */ +#define I2S_INST_NUM 1 /**< \brief (I2S) Number of instances */ +#define I2S_INSTS { I2S } /**< \brief (I2S) Instances List */ + +#define MTB ((Mtb *)0x41006000UL) /**< \brief (MTB) APB Base Address */ +#define MTB_INST_NUM 1 /**< \brief (MTB) Number of instances */ +#define MTB_INSTS { MTB } /**< \brief (MTB) Instances List */ + +#define NVMCTRL ((Nvmctrl *)0x41004000UL) /**< \brief (NVMCTRL) APB Base Address */ +#define NVMCTRL_CAL (0x00800000UL) /**< \brief (NVMCTRL) CAL Base Address */ +#define NVMCTRL_LOCKBIT (0x00802000UL) /**< \brief (NVMCTRL) LOCKBIT Base Address */ +#define NVMCTRL_OTP1 (0x00806000UL) /**< \brief (NVMCTRL) OTP1 Base Address */ +#define NVMCTRL_OTP2 (0x00806008UL) /**< \brief (NVMCTRL) OTP2 Base Address */ +#define NVMCTRL_OTP4 (0x00806020UL) /**< \brief (NVMCTRL) OTP4 Base Address */ +#define NVMCTRL_TEMP_LOG (0x00806030UL) /**< \brief (NVMCTRL) TEMP_LOG Base Address */ +#define NVMCTRL_USER (0x00804000UL) /**< \brief (NVMCTRL) USER Base Address */ +#define NVMCTRL_INST_NUM 1 /**< \brief (NVMCTRL) Number of instances */ +#define NVMCTRL_INSTS { NVMCTRL } /**< \brief (NVMCTRL) Instances List */ + +#define PAC0 ((Pac *)0x40000000UL) /**< \brief (PAC0) APB Base Address */ +#define PAC1 ((Pac *)0x41000000UL) /**< \brief (PAC1) APB Base Address */ +#define PAC2 ((Pac *)0x42000000UL) /**< \brief (PAC2) APB Base Address */ +#define PAC_INST_NUM 3 /**< \brief (PAC) Number of instances */ +#define PAC_INSTS { PAC0, PAC1, PAC2 } /**< \brief (PAC) Instances List */ + +#define PM ((Pm *)0x40000400UL) /**< \brief (PM) APB Base Address */ +#define PM_INST_NUM 1 /**< \brief (PM) Number of instances */ +#define PM_INSTS { PM } /**< \brief (PM) Instances List */ + +#define PORT ((Port *)0x41004400UL) /**< \brief (PORT) APB Base Address */ +#define PORT_IOBUS ((Port *)0x60000000UL) /**< \brief (PORT) IOBUS Base Address */ +#define PORT_INST_NUM 1 /**< \brief (PORT) Number of instances */ +#define PORT_INSTS { PORT } /**< \brief (PORT) Instances List */ + +#define PTC_GCLK_ID 34 +#define PTC_INST_NUM 1 /**< \brief (PTC) Number of instances */ +#define PTC_INSTS { PTC } /**< \brief (PTC) Instances List */ + +#define RTC ((Rtc *)0x40001400UL) /**< \brief (RTC) APB Base Address */ +#define RTC_INST_NUM 1 /**< \brief (RTC) Number of instances */ +#define RTC_INSTS { RTC } /**< \brief (RTC) Instances List */ + +#define SERCOM0 ((Sercom *)0x42000800UL) /**< \brief (SERCOM0) APB Base Address */ +#define SERCOM1 ((Sercom *)0x42000C00UL) /**< \brief (SERCOM1) APB Base Address */ +#define SERCOM2 ((Sercom *)0x42001000UL) /**< \brief (SERCOM2) APB Base Address */ +#define SERCOM3 ((Sercom *)0x42001400UL) /**< \brief (SERCOM3) APB Base Address */ +#define SERCOM_INST_NUM 4 /**< \brief (SERCOM) Number of instances */ +#define SERCOM_INSTS { SERCOM0, SERCOM1, SERCOM2, SERCOM3 } /**< \brief (SERCOM) Instances List */ + +#define SYSCTRL ((Sysctrl *)0x40000800UL) /**< \brief (SYSCTRL) APB Base Address */ +#define SYSCTRL_INST_NUM 1 /**< \brief (SYSCTRL) Number of instances */ +#define SYSCTRL_INSTS { SYSCTRL } /**< \brief (SYSCTRL) Instances List */ + +#define TC3 ((Tc *)0x42002C00UL) /**< \brief (TC3) APB Base Address */ +#define TC4 ((Tc *)0x42003000UL) /**< \brief (TC4) APB Base Address */ +#define TC5 ((Tc *)0x42003400UL) /**< \brief (TC5) APB Base Address */ +#define TC_INST_NUM 3 /**< \brief (TC) Number of instances */ +#define TC_INSTS { TC3, TC4, TC5 } /**< \brief (TC) Instances List */ + +#define TCC0 ((Tcc *)0x42002000UL) /**< \brief (TCC0) APB Base Address */ +#define TCC1 ((Tcc *)0x42002400UL) /**< \brief (TCC1) APB Base Address */ +#define TCC2 ((Tcc *)0x42002800UL) /**< \brief (TCC2) APB Base Address */ +#define TCC_INST_NUM 3 /**< \brief (TCC) Number of instances */ +#define TCC_INSTS { TCC0, TCC1, TCC2 } /**< \brief (TCC) Instances List */ + +#define USB ((Usb *)0x41005000UL) /**< \brief (USB) APB Base Address */ +#define USB_INST_NUM 1 /**< \brief (USB) Number of instances */ +#define USB_INSTS { USB } /**< \brief (USB) Instances List */ + +#define WDT ((Wdt *)0x40001000UL) /**< \brief (WDT) APB Base Address */ +#define WDT_INST_NUM 1 /**< \brief (WDT) Number of instances */ +#define WDT_INSTS { WDT } /**< \brief (WDT) Instances List */ + +#endif /* (defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */ +/*@}*/ + +/* ************************************************************************** */ +/** PORT DEFINITIONS FOR SAMD21E16A */ +/* ************************************************************************** */ +/** \defgroup SAMD21E16A_port PORT Definitions */ +/*@{*/ + +#include "pio/samd21e16a.h" +/*@}*/ + +/* ************************************************************************** */ +/** MEMORY MAPPING DEFINITIONS FOR SAMD21E16A */ +/* ************************************************************************** */ + +#define FLASH_SIZE 0x10000UL /* 64 kB */ +#define FLASH_PAGE_SIZE 64 +#define FLASH_NB_OF_PAGES 1024 +#define FLASH_USER_PAGE_SIZE 64 +#define HMCRAMC0_SIZE 0x2000UL /* 8 kB */ + +#define FLASH_ADDR (0x00000000u) /**< FLASH base address */ +#define FLASH_USER_PAGE_ADDR (0x00800000u) /**< FLASH_USER_PAGE base address */ +#define HMCRAMC0_ADDR (0x20000000u) /**< HMCRAMC0 base address */ +#define HPB0_ADDR (0x40000000u) /**< HPB0 base address */ +#define HPB1_ADDR (0x41000000u) /**< HPB1 base address */ +#define HPB2_ADDR (0x42000000u) /**< HPB2 base address */ +#define PPB_ADDR (0xE0000000u) /**< PPB base address */ + +#define DSU_DID_RESETVALUE 0x1001000CUL +#define EIC_EXTINT_NUM 16 +#define PORT_GROUPS 1 + +/* ************************************************************************** */ +/** ELECTRICAL DEFINITIONS FOR SAMD21E16A */ +/* ************************************************************************** */ + + +#ifdef __cplusplus +} +#endif + +/*@}*/ + +#endif /* SAMD21E16A_H */ diff --git a/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/utils/cmsis/samd21/include/samd21e16b.h b/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/utils/cmsis/samd21/include/samd21e16b.h new file mode 100644 index 0000000..e5c7031 --- /dev/null +++ b/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/utils/cmsis/samd21/include/samd21e16b.h @@ -0,0 +1,551 @@ +/** + * \file + * + * \brief Header file for SAMD21E16B + * + * Copyright (c) 2017-2018 Microchip Technology Inc. and its subsidiaries. + * + * \asf_license_start + * + * \page License + * + * Subject to your compliance with these terms, you may use Microchip + * software and any derivatives exclusively with Microchip products. + * It is your responsibility to comply with third party license terms applicable + * to your use of third party software (including open source software) that + * may accompany Microchip software. + * + * THIS SOFTWARE IS SUPPLIED BY MICROCHIP "AS IS". NO WARRANTIES, + * WHETHER EXPRESS, IMPLIED OR STATUTORY, APPLY TO THIS SOFTWARE, + * INCLUDING ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, + * AND FITNESS FOR A PARTICULAR PURPOSE. IN NO EVENT WILL MICROCHIP BE + * LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL OR CONSEQUENTIAL + * LOSS, DAMAGE, COST OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE + * SOFTWARE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE + * POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT + * ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY + * RELATED TO THIS SOFTWARE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, + * THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THIS SOFTWARE. + * + * \asf_license_stop + * + */ + +#ifndef _SAMD21E16B_ +#define _SAMD21E16B_ + +/** + * \ingroup SAMD21_definitions + * \addtogroup SAMD21E16B_definitions SAMD21E16B definitions + * This file defines all structures and symbols for SAMD21E16B: + * - registers and bitfields + * - peripheral base address + * - peripheral ID + * - PIO definitions +*/ +/*@{*/ + +#ifdef __cplusplus + extern "C" { +#endif + +#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) +#include +#ifndef __cplusplus +typedef volatile const uint32_t RoReg; /**< Read only 32-bit register (volatile const unsigned int) */ +typedef volatile const uint16_t RoReg16; /**< Read only 16-bit register (volatile const unsigned int) */ +typedef volatile const uint8_t RoReg8; /**< Read only 8-bit register (volatile const unsigned int) */ +#else +typedef volatile uint32_t RoReg; /**< Read only 32-bit register (volatile const unsigned int) */ +typedef volatile uint16_t RoReg16; /**< Read only 16-bit register (volatile const unsigned int) */ +typedef volatile uint8_t RoReg8; /**< Read only 8-bit register (volatile const unsigned int) */ +#endif +typedef volatile uint32_t WoReg; /**< Write only 32-bit register (volatile unsigned int) */ +typedef volatile uint16_t WoReg16; /**< Write only 16-bit register (volatile unsigned int) */ +typedef volatile uint8_t WoReg8; /**< Write only 8-bit register (volatile unsigned int) */ +typedef volatile uint32_t RwReg; /**< Read-Write 32-bit register (volatile unsigned int) */ +typedef volatile uint16_t RwReg16; /**< Read-Write 16-bit register (volatile unsigned int) */ +typedef volatile uint8_t RwReg8; /**< Read-Write 8-bit register (volatile unsigned int) */ +#define CAST(type, value) ((type *)(value)) +#define REG_ACCESS(type, address) (*(type*)(address)) /**< C code: Register value */ +#else +#define CAST(type, value) (value) +#define REG_ACCESS(type, address) (address) /**< Assembly code: Register address */ +#endif + +/* ************************************************************************** */ +/** CMSIS DEFINITIONS FOR SAMD21E16B */ +/* ************************************************************************** */ +/** \defgroup SAMD21E16B_cmsis CMSIS Definitions */ +/*@{*/ + +/** Interrupt Number Definition */ +typedef enum IRQn +{ + /****** Cortex-M0+ Processor Exceptions Numbers ******************************/ + NonMaskableInt_IRQn = -14,/**< 2 Non Maskable Interrupt */ + HardFault_IRQn = -13,/**< 3 Cortex-M0+ Hard Fault Interrupt */ + SVCall_IRQn = -5, /**< 11 Cortex-M0+ SV Call Interrupt */ + PendSV_IRQn = -2, /**< 14 Cortex-M0+ Pend SV Interrupt */ + SysTick_IRQn = -1, /**< 15 Cortex-M0+ System Tick Interrupt */ + /****** SAMD21E16B-specific Interrupt Numbers ***********************/ + PM_IRQn = 0, /**< 0 SAMD21E16B Power Manager (PM) */ + SYSCTRL_IRQn = 1, /**< 1 SAMD21E16B System Control (SYSCTRL) */ + WDT_IRQn = 2, /**< 2 SAMD21E16B Watchdog Timer (WDT) */ + RTC_IRQn = 3, /**< 3 SAMD21E16B Real-Time Counter (RTC) */ + EIC_IRQn = 4, /**< 4 SAMD21E16B External Interrupt Controller (EIC) */ + NVMCTRL_IRQn = 5, /**< 5 SAMD21E16B Non-Volatile Memory Controller (NVMCTRL) */ + DMAC_IRQn = 6, /**< 6 SAMD21E16B Direct Memory Access Controller (DMAC) */ + USB_IRQn = 7, /**< 7 SAMD21E16B Universal Serial Bus (USB) */ + EVSYS_IRQn = 8, /**< 8 SAMD21E16B Event System Interface (EVSYS) */ + SERCOM0_IRQn = 9, /**< 9 SAMD21E16B Serial Communication Interface 0 (SERCOM0) */ + SERCOM1_IRQn = 10, /**< 10 SAMD21E16B Serial Communication Interface 1 (SERCOM1) */ + SERCOM2_IRQn = 11, /**< 11 SAMD21E16B Serial Communication Interface 2 (SERCOM2) */ + SERCOM3_IRQn = 12, /**< 12 SAMD21E16B Serial Communication Interface 3 (SERCOM3) */ + TCC0_IRQn = 15, /**< 15 SAMD21E16B Timer Counter Control 0 (TCC0) */ + TCC1_IRQn = 16, /**< 16 SAMD21E16B Timer Counter Control 1 (TCC1) */ + TCC2_IRQn = 17, /**< 17 SAMD21E16B Timer Counter Control 2 (TCC2) */ + TC3_IRQn = 18, /**< 18 SAMD21E16B Basic Timer Counter 3 (TC3) */ + TC4_IRQn = 19, /**< 19 SAMD21E16B Basic Timer Counter 4 (TC4) */ + TC5_IRQn = 20, /**< 20 SAMD21E16B Basic Timer Counter 5 (TC5) */ + ADC_IRQn = 23, /**< 23 SAMD21E16B Analog Digital Converter (ADC) */ + AC_IRQn = 24, /**< 24 SAMD21E16B Analog Comparators (AC) */ + DAC_IRQn = 25, /**< 25 SAMD21E16B Digital Analog Converter (DAC) */ + PTC_IRQn = 26, /**< 26 SAMD21E16B Peripheral Touch Controller (PTC) */ + I2S_IRQn = 27, /**< 27 SAMD21E16B Inter-IC Sound Interface (I2S) */ + + PERIPH_COUNT_IRQn = 29 /**< Number of peripheral IDs */ +} IRQn_Type; + +typedef struct _DeviceVectors +{ + /* Stack pointer */ + void* pvStack; + + /* Cortex-M handlers */ + void* pfnReset_Handler; + void* pfnNMI_Handler; + void* pfnHardFault_Handler; + void* pvReservedM12; + void* pvReservedM11; + void* pvReservedM10; + void* pvReservedM9; + void* pvReservedM8; + void* pvReservedM7; + void* pvReservedM6; + void* pfnSVC_Handler; + void* pvReservedM4; + void* pvReservedM3; + void* pfnPendSV_Handler; + void* pfnSysTick_Handler; + + /* Peripheral handlers */ + void* pfnPM_Handler; /* 0 Power Manager */ + void* pfnSYSCTRL_Handler; /* 1 System Control */ + void* pfnWDT_Handler; /* 2 Watchdog Timer */ + void* pfnRTC_Handler; /* 3 Real-Time Counter */ + void* pfnEIC_Handler; /* 4 External Interrupt Controller */ + void* pfnNVMCTRL_Handler; /* 5 Non-Volatile Memory Controller */ + void* pfnDMAC_Handler; /* 6 Direct Memory Access Controller */ + void* pfnUSB_Handler; /* 7 Universal Serial Bus */ + void* pfnEVSYS_Handler; /* 8 Event System Interface */ + void* pfnSERCOM0_Handler; /* 9 Serial Communication Interface 0 */ + void* pfnSERCOM1_Handler; /* 10 Serial Communication Interface 1 */ + void* pfnSERCOM2_Handler; /* 11 Serial Communication Interface 2 */ + void* pfnSERCOM3_Handler; /* 12 Serial Communication Interface 3 */ + void* pvReserved13; + void* pvReserved14; + void* pfnTCC0_Handler; /* 15 Timer Counter Control 0 */ + void* pfnTCC1_Handler; /* 16 Timer Counter Control 1 */ + void* pfnTCC2_Handler; /* 17 Timer Counter Control 2 */ + void* pfnTC3_Handler; /* 18 Basic Timer Counter 3 */ + void* pfnTC4_Handler; /* 19 Basic Timer Counter 4 */ + void* pfnTC5_Handler; /* 20 Basic Timer Counter 5 */ + void* pvReserved21; + void* pvReserved22; + void* pfnADC_Handler; /* 23 Analog Digital Converter */ + void* pfnAC_Handler; /* 24 Analog Comparators */ + void* pfnDAC_Handler; /* 25 Digital Analog Converter */ + void* pfnPTC_Handler; /* 26 Peripheral Touch Controller */ + void* pfnI2S_Handler; /* 27 Inter-IC Sound Interface */ + void* pvReserved28; +} DeviceVectors; + +/* Cortex-M0+ processor handlers */ +void Reset_Handler ( void ); +void NMI_Handler ( void ); +void HardFault_Handler ( void ); +void SVC_Handler ( void ); +void PendSV_Handler ( void ); +void SysTick_Handler ( void ); + +/* Peripherals handlers */ +void PM_Handler ( void ); +void SYSCTRL_Handler ( void ); +void WDT_Handler ( void ); +void RTC_Handler ( void ); +void EIC_Handler ( void ); +void NVMCTRL_Handler ( void ); +void DMAC_Handler ( void ); +void USB_Handler ( void ); +void EVSYS_Handler ( void ); +void SERCOM0_Handler ( void ); +void SERCOM1_Handler ( void ); +void SERCOM2_Handler ( void ); +void SERCOM3_Handler ( void ); +void TCC0_Handler ( void ); +void TCC1_Handler ( void ); +void TCC2_Handler ( void ); +void TC3_Handler ( void ); +void TC4_Handler ( void ); +void TC5_Handler ( void ); +void ADC_Handler ( void ); +void AC_Handler ( void ); +void DAC_Handler ( void ); +void PTC_Handler ( void ); +void I2S_Handler ( void ); + +/* + * \brief Configuration of the Cortex-M0+ Processor and Core Peripherals + */ + +#define LITTLE_ENDIAN 1 +#define __CM0PLUS_REV 1 /*!< Core revision r0p1 */ +#define __MPU_PRESENT 0 /*!< MPU present or not */ +#define __NVIC_PRIO_BITS 2 /*!< Number of bits used for Priority Levels */ +#define __VTOR_PRESENT 1 /*!< VTOR present or not */ +#define __Vendor_SysTickConfig 0 /*!< Set to 1 if different SysTick Config is used */ + +/** + * \brief CMSIS includes + */ + +#include +#if !defined DONT_USE_CMSIS_INIT +#include "system_samd21.h" +#endif /* DONT_USE_CMSIS_INIT */ + +/*@}*/ + +/* ************************************************************************** */ +/** SOFTWARE PERIPHERAL API DEFINITION FOR SAMD21E16B */ +/* ************************************************************************** */ +/** \defgroup SAMD21E16B_api Peripheral Software API */ +/*@{*/ + +#include "component/ac.h" +#include "component/adc.h" +#include "component/dac.h" +#include "component/dmac.h" +#include "component/dsu.h" +#include "component/eic.h" +#include "component/evsys.h" +#include "component/gclk.h" +#include "component/hmatrixb.h" +#include "component/i2s.h" +#include "component/mtb.h" +#include "component/nvmctrl.h" +#include "component/pac.h" +#include "component/pm.h" +#include "component/port.h" +#include "component/rtc.h" +#include "component/sercom.h" +#include "component/sysctrl.h" +#include "component/tc.h" +#include "component/tcc.h" +#include "component/usb.h" +#include "component/wdt.h" +/*@}*/ + +/* ************************************************************************** */ +/** REGISTERS ACCESS DEFINITIONS FOR SAMD21E16B */ +/* ************************************************************************** */ +/** \defgroup SAMD21E16B_reg Registers Access Definitions */ +/*@{*/ + +#include "instance/ac.h" +#include "instance/adc.h" +#include "instance/dac.h" +#include "instance/dmac.h" +#include "instance/dsu.h" +#include "instance/eic.h" +#include "instance/evsys.h" +#include "instance/gclk.h" +#include "instance/sbmatrix.h" +#include "instance/i2s.h" +#include "instance/mtb.h" +#include "instance/nvmctrl.h" +#include "instance/pac0.h" +#include "instance/pac1.h" +#include "instance/pac2.h" +#include "instance/pm.h" +#include "instance/port.h" +#include "instance/rtc.h" +#include "instance/sercom0.h" +#include "instance/sercom1.h" +#include "instance/sercom2.h" +#include "instance/sercom3.h" +#include "instance/sysctrl.h" +#include "instance/tc3.h" +#include "instance/tc4.h" +#include "instance/tc5.h" +#include "instance/tcc0.h" +#include "instance/tcc1.h" +#include "instance/tcc2.h" +#include "instance/usb.h" +#include "instance/wdt.h" +/*@}*/ + +/* ************************************************************************** */ +/** PERIPHERAL ID DEFINITIONS FOR SAMD21E16B */ +/* ************************************************************************** */ +/** \defgroup SAMD21E16B_id Peripheral Ids Definitions */ +/*@{*/ + +// Peripheral instances on HPB0 bridge +#define ID_PAC0 0 /**< \brief Peripheral Access Controller 0 (PAC0) */ +#define ID_PM 1 /**< \brief Power Manager (PM) */ +#define ID_SYSCTRL 2 /**< \brief System Control (SYSCTRL) */ +#define ID_GCLK 3 /**< \brief Generic Clock Generator (GCLK) */ +#define ID_WDT 4 /**< \brief Watchdog Timer (WDT) */ +#define ID_RTC 5 /**< \brief Real-Time Counter (RTC) */ +#define ID_EIC 6 /**< \brief External Interrupt Controller (EIC) */ + +// Peripheral instances on HPB1 bridge +#define ID_PAC1 32 /**< \brief Peripheral Access Controller 1 (PAC1) */ +#define ID_DSU 33 /**< \brief Device Service Unit (DSU) */ +#define ID_NVMCTRL 34 /**< \brief Non-Volatile Memory Controller (NVMCTRL) */ +#define ID_PORT 35 /**< \brief Port Module (PORT) */ +#define ID_DMAC 36 /**< \brief Direct Memory Access Controller (DMAC) */ +#define ID_USB 37 /**< \brief Universal Serial Bus (USB) */ +#define ID_MTB 38 /**< \brief Cortex-M0+ Micro-Trace Buffer (MTB) */ +#define ID_SBMATRIX 39 /**< \brief HSB Matrix (SBMATRIX) */ + +// Peripheral instances on HPB2 bridge +#define ID_PAC2 64 /**< \brief Peripheral Access Controller 2 (PAC2) */ +#define ID_EVSYS 65 /**< \brief Event System Interface (EVSYS) */ +#define ID_SERCOM0 66 /**< \brief Serial Communication Interface 0 (SERCOM0) */ +#define ID_SERCOM1 67 /**< \brief Serial Communication Interface 1 (SERCOM1) */ +#define ID_SERCOM2 68 /**< \brief Serial Communication Interface 2 (SERCOM2) */ +#define ID_SERCOM3 69 /**< \brief Serial Communication Interface 3 (SERCOM3) */ +#define ID_TCC0 72 /**< \brief Timer Counter Control 0 (TCC0) */ +#define ID_TCC1 73 /**< \brief Timer Counter Control 1 (TCC1) */ +#define ID_TCC2 74 /**< \brief Timer Counter Control 2 (TCC2) */ +#define ID_TC3 75 /**< \brief Basic Timer Counter 3 (TC3) */ +#define ID_TC4 76 /**< \brief Basic Timer Counter 4 (TC4) */ +#define ID_TC5 77 /**< \brief Basic Timer Counter 5 (TC5) */ +#define ID_ADC 80 /**< \brief Analog Digital Converter (ADC) */ +#define ID_AC 81 /**< \brief Analog Comparators (AC) */ +#define ID_DAC 82 /**< \brief Digital Analog Converter (DAC) */ +#define ID_PTC 83 /**< \brief Peripheral Touch Controller (PTC) */ +#define ID_I2S 84 /**< \brief Inter-IC Sound Interface (I2S) */ + +#define ID_PERIPH_COUNT 85 /**< \brief Max number of peripheral IDs */ +/*@}*/ + +/* ************************************************************************** */ +/** BASE ADDRESS DEFINITIONS FOR SAMD21E16B */ +/* ************************************************************************** */ +/** \defgroup SAMD21E16B_base Peripheral Base Address Definitions */ +/*@{*/ + +#if defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__) +#define AC (0x42004400UL) /**< \brief (AC) APB Base Address */ +#define ADC (0x42004000UL) /**< \brief (ADC) APB Base Address */ +#define DAC (0x42004800UL) /**< \brief (DAC) APB Base Address */ +#define DMAC (0x41004800UL) /**< \brief (DMAC) APB Base Address */ +#define DSU (0x41002000UL) /**< \brief (DSU) APB Base Address */ +#define EIC (0x40001800UL) /**< \brief (EIC) APB Base Address */ +#define EVSYS (0x42000400UL) /**< \brief (EVSYS) APB Base Address */ +#define GCLK (0x40000C00UL) /**< \brief (GCLK) APB Base Address */ +#define SBMATRIX (0x41007000UL) /**< \brief (SBMATRIX) APB Base Address */ +#define I2S (0x42005000UL) /**< \brief (I2S) APB Base Address */ +#define MTB (0x41006000UL) /**< \brief (MTB) APB Base Address */ +#define NVMCTRL_AUX3 (0x0080A000UL) /**< \brief (NVMCTRL) AUX3 Base Address */ +#define NVMCTRL (0x41004000UL) /**< \brief (NVMCTRL) APB Base Address */ +#define NVMCTRL_CAL (0x00800000UL) /**< \brief (NVMCTRL) CAL Base Address */ +#define NVMCTRL_LOCKBIT (0x00802000UL) /**< \brief (NVMCTRL) LOCKBIT Base Address */ +#define NVMCTRL_OTP1 (0x00806000UL) /**< \brief (NVMCTRL) OTP1 Base Address */ +#define NVMCTRL_OTP2 (0x00806008UL) /**< \brief (NVMCTRL) OTP2 Base Address */ +#define NVMCTRL_OTP4 (0x00806020UL) /**< \brief (NVMCTRL) OTP4 Base Address */ +#define NVMCTRL_TEMP_LOG (0x00806030UL) /**< \brief (NVMCTRL) TEMP_LOG Base Address */ +#define NVMCTRL_USER (0x00804000UL) /**< \brief (NVMCTRL) USER Base Address */ +#define PAC0 (0x40000000UL) /**< \brief (PAC0) APB Base Address */ +#define PAC1 (0x41000000UL) /**< \brief (PAC1) APB Base Address */ +#define PAC2 (0x42000000UL) /**< \brief (PAC2) APB Base Address */ +#define PM (0x40000400UL) /**< \brief (PM) APB Base Address */ +#define PORT (0x41004400UL) /**< \brief (PORT) APB Base Address */ +#define PORT_IOBUS (0x60000000UL) /**< \brief (PORT) IOBUS Base Address */ +#define RTC (0x40001400UL) /**< \brief (RTC) APB Base Address */ +#define SERCOM0 (0x42000800UL) /**< \brief (SERCOM0) APB Base Address */ +#define SERCOM1 (0x42000C00UL) /**< \brief (SERCOM1) APB Base Address */ +#define SERCOM2 (0x42001000UL) /**< \brief (SERCOM2) APB Base Address */ +#define SERCOM3 (0x42001400UL) /**< \brief (SERCOM3) APB Base Address */ +#define SYSCTRL (0x40000800UL) /**< \brief (SYSCTRL) APB Base Address */ +#define TC3 (0x42002C00UL) /**< \brief (TC3) APB Base Address */ +#define TC4 (0x42003000UL) /**< \brief (TC4) APB Base Address */ +#define TC5 (0x42003400UL) /**< \brief (TC5) APB Base Address */ +#define TCC0 (0x42002000UL) /**< \brief (TCC0) APB Base Address */ +#define TCC1 (0x42002400UL) /**< \brief (TCC1) APB Base Address */ +#define TCC2 (0x42002800UL) /**< \brief (TCC2) APB Base Address */ +#define USB (0x41005000UL) /**< \brief (USB) APB Base Address */ +#define WDT (0x40001000UL) /**< \brief (WDT) APB Base Address */ +#else +#define AC ((Ac *)0x42004400UL) /**< \brief (AC) APB Base Address */ +#define AC_INST_NUM 1 /**< \brief (AC) Number of instances */ +#define AC_INSTS { AC } /**< \brief (AC) Instances List */ + +#define ADC ((Adc *)0x42004000UL) /**< \brief (ADC) APB Base Address */ +#define ADC_INST_NUM 1 /**< \brief (ADC) Number of instances */ +#define ADC_INSTS { ADC } /**< \brief (ADC) Instances List */ + +#define DAC ((Dac *)0x42004800UL) /**< \brief (DAC) APB Base Address */ +#define DAC_INST_NUM 1 /**< \brief (DAC) Number of instances */ +#define DAC_INSTS { DAC } /**< \brief (DAC) Instances List */ + +#define DMAC ((Dmac *)0x41004800UL) /**< \brief (DMAC) APB Base Address */ +#define DMAC_INST_NUM 1 /**< \brief (DMAC) Number of instances */ +#define DMAC_INSTS { DMAC } /**< \brief (DMAC) Instances List */ + +#define DSU ((Dsu *)0x41002000UL) /**< \brief (DSU) APB Base Address */ +#define DSU_INST_NUM 1 /**< \brief (DSU) Number of instances */ +#define DSU_INSTS { DSU } /**< \brief (DSU) Instances List */ + +#define EIC ((Eic *)0x40001800UL) /**< \brief (EIC) APB Base Address */ +#define EIC_INST_NUM 1 /**< \brief (EIC) Number of instances */ +#define EIC_INSTS { EIC } /**< \brief (EIC) Instances List */ + +#define EVSYS ((Evsys *)0x42000400UL) /**< \brief (EVSYS) APB Base Address */ +#define EVSYS_INST_NUM 1 /**< \brief (EVSYS) Number of instances */ +#define EVSYS_INSTS { EVSYS } /**< \brief (EVSYS) Instances List */ + +#define GCLK ((Gclk *)0x40000C00UL) /**< \brief (GCLK) APB Base Address */ +#define GCLK_INST_NUM 1 /**< \brief (GCLK) Number of instances */ +#define GCLK_INSTS { GCLK } /**< \brief (GCLK) Instances List */ + +#define SBMATRIX ((Hmatrixb *)0x41007000UL) /**< \brief (SBMATRIX) APB Base Address */ +#define HMATRIXB_INST_NUM 1 /**< \brief (HMATRIXB) Number of instances */ +#define HMATRIXB_INSTS { SBMATRIX } /**< \brief (HMATRIXB) Instances List */ + +#define I2S ((I2s *)0x42005000UL) /**< \brief (I2S) APB Base Address */ +#define I2S_INST_NUM 1 /**< \brief (I2S) Number of instances */ +#define I2S_INSTS { I2S } /**< \brief (I2S) Instances List */ + +#define MTB ((Mtb *)0x41006000UL) /**< \brief (MTB) APB Base Address */ +#define MTB_INST_NUM 1 /**< \brief (MTB) Number of instances */ +#define MTB_INSTS { MTB } /**< \brief (MTB) Instances List */ + +#define NVMCTRL_AUX3 (0x0080A000UL) /**< \brief (NVMCTRL) AUX3 Base Address */ +#define NVMCTRL ((Nvmctrl *)0x41004000UL) /**< \brief (NVMCTRL) APB Base Address */ +#define NVMCTRL_CAL (0x00800000UL) /**< \brief (NVMCTRL) CAL Base Address */ +#define NVMCTRL_LOCKBIT (0x00802000UL) /**< \brief (NVMCTRL) LOCKBIT Base Address */ +#define NVMCTRL_OTP1 (0x00806000UL) /**< \brief (NVMCTRL) OTP1 Base Address */ +#define NVMCTRL_OTP2 (0x00806008UL) /**< \brief (NVMCTRL) OTP2 Base Address */ +#define NVMCTRL_OTP4 (0x00806020UL) /**< \brief (NVMCTRL) OTP4 Base Address */ +#define NVMCTRL_TEMP_LOG (0x00806030UL) /**< \brief (NVMCTRL) TEMP_LOG Base Address */ +#define NVMCTRL_USER (0x00804000UL) /**< \brief (NVMCTRL) USER Base Address */ +#define NVMCTRL_INST_NUM 1 /**< \brief (NVMCTRL) Number of instances */ +#define NVMCTRL_INSTS { NVMCTRL } /**< \brief (NVMCTRL) Instances List */ + +#define PAC0 ((Pac *)0x40000000UL) /**< \brief (PAC0) APB Base Address */ +#define PAC1 ((Pac *)0x41000000UL) /**< \brief (PAC1) APB Base Address */ +#define PAC2 ((Pac *)0x42000000UL) /**< \brief (PAC2) APB Base Address */ +#define PAC_INST_NUM 3 /**< \brief (PAC) Number of instances */ +#define PAC_INSTS { PAC0, PAC1, PAC2 } /**< \brief (PAC) Instances List */ + +#define PM ((Pm *)0x40000400UL) /**< \brief (PM) APB Base Address */ +#define PM_INST_NUM 1 /**< \brief (PM) Number of instances */ +#define PM_INSTS { PM } /**< \brief (PM) Instances List */ + +#define PORT ((Port *)0x41004400UL) /**< \brief (PORT) APB Base Address */ +#define PORT_IOBUS ((Port *)0x60000000UL) /**< \brief (PORT) IOBUS Base Address */ +#define PORT_INST_NUM 1 /**< \brief (PORT) Number of instances */ +#define PORT_INSTS { PORT } /**< \brief (PORT) Instances List */ + +#define PTC_GCLK_ID 34 +#define PTC_INST_NUM 1 /**< \brief (PTC) Number of instances */ +#define PTC_INSTS { PTC } /**< \brief (PTC) Instances List */ + +#define RTC ((Rtc *)0x40001400UL) /**< \brief (RTC) APB Base Address */ +#define RTC_INST_NUM 1 /**< \brief (RTC) Number of instances */ +#define RTC_INSTS { RTC } /**< \brief (RTC) Instances List */ + +#define SERCOM0 ((Sercom *)0x42000800UL) /**< \brief (SERCOM0) APB Base Address */ +#define SERCOM1 ((Sercom *)0x42000C00UL) /**< \brief (SERCOM1) APB Base Address */ +#define SERCOM2 ((Sercom *)0x42001000UL) /**< \brief (SERCOM2) APB Base Address */ +#define SERCOM3 ((Sercom *)0x42001400UL) /**< \brief (SERCOM3) APB Base Address */ +#define SERCOM_INST_NUM 4 /**< \brief (SERCOM) Number of instances */ +#define SERCOM_INSTS { SERCOM0, SERCOM1, SERCOM2, SERCOM3 } /**< \brief (SERCOM) Instances List */ + +#define SYSCTRL ((Sysctrl *)0x40000800UL) /**< \brief (SYSCTRL) APB Base Address */ +#define SYSCTRL_INST_NUM 1 /**< \brief (SYSCTRL) Number of instances */ +#define SYSCTRL_INSTS { SYSCTRL } /**< \brief (SYSCTRL) Instances List */ + +#define TC3 ((Tc *)0x42002C00UL) /**< \brief (TC3) APB Base Address */ +#define TC4 ((Tc *)0x42003000UL) /**< \brief (TC4) APB Base Address */ +#define TC5 ((Tc *)0x42003400UL) /**< \brief (TC5) APB Base Address */ +#define TC_INST_NUM 3 /**< \brief (TC) Number of instances */ +#define TC_INSTS { TC3, TC4, TC5 } /**< \brief (TC) Instances List */ + +#define TCC0 ((Tcc *)0x42002000UL) /**< \brief (TCC0) APB Base Address */ +#define TCC1 ((Tcc *)0x42002400UL) /**< \brief (TCC1) APB Base Address */ +#define TCC2 ((Tcc *)0x42002800UL) /**< \brief (TCC2) APB Base Address */ +#define TCC_INST_NUM 3 /**< \brief (TCC) Number of instances */ +#define TCC_INSTS { TCC0, TCC1, TCC2 } /**< \brief (TCC) Instances List */ + +#define USB ((Usb *)0x41005000UL) /**< \brief (USB) APB Base Address */ +#define USB_INST_NUM 1 /**< \brief (USB) Number of instances */ +#define USB_INSTS { USB } /**< \brief (USB) Instances List */ + +#define WDT ((Wdt *)0x40001000UL) /**< \brief (WDT) APB Base Address */ +#define WDT_INST_NUM 1 /**< \brief (WDT) Number of instances */ +#define WDT_INSTS { WDT } /**< \brief (WDT) Instances List */ + +#endif /* (defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */ +/*@}*/ + +/* ************************************************************************** */ +/** PORT DEFINITIONS FOR SAMD21E16B */ +/* ************************************************************************** */ +/** \defgroup SAMD21E16B_port PORT Definitions */ +/*@{*/ + +#include "pio/samd21e16b.h" +/*@}*/ + +/* ************************************************************************** */ +/** MEMORY MAPPING DEFINITIONS FOR SAMD21E16B */ +/* ************************************************************************** */ + +#define FLASH_SIZE 0x10000UL /* 64 kB */ +#define FLASH_PAGE_SIZE 64 +#define FLASH_NB_OF_PAGES 1024 +#define FLASH_USER_PAGE_SIZE 64 +#define HMCRAMC0_SIZE 0x2000UL /* 8 kB */ + +#define FLASH_ADDR (0x00000000u) /**< FLASH base address */ +#define FLASH_USER_PAGE_ADDR (0x00800000u) /**< FLASH_USER_PAGE base address */ +#define HMCRAMC0_ADDR (0x20000000u) /**< HMCRAMC0 base address */ +#define HPB0_ADDR (0x40000000u) /**< HPB0 base address */ +#define HPB1_ADDR (0x41000000u) /**< HPB1 base address */ +#define HPB2_ADDR (0x42000000u) /**< HPB2 base address */ +#define PPB_ADDR (0xE0000000u) /**< PPB base address */ + +#define DSU_DID_RESETVALUE 0x10011426UL +#define EIC_EXTINT_NUM 16 +#define NVMCTRL_RWW_EEPROM_SIZE 0x800UL /* 2 kB */ +#define PORT_GROUPS 1 +#define USB_HOST 1 + +/* ************************************************************************** */ +/** ELECTRICAL DEFINITIONS FOR SAMD21E16B */ +/* ************************************************************************** */ + + +#ifdef __cplusplus +} +#endif + +/*@}*/ + +#endif /* SAMD21E16B_H */ diff --git a/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/utils/cmsis/samd21/include/samd21e16bu.h b/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/utils/cmsis/samd21/include/samd21e16bu.h new file mode 100644 index 0000000..a539c9c --- /dev/null +++ b/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/utils/cmsis/samd21/include/samd21e16bu.h @@ -0,0 +1,551 @@ +/** + * \file + * + * \brief Header file for SAMD21E16BU + * + * Copyright (c) 2017-2018 Microchip Technology Inc. and its subsidiaries. + * + * \asf_license_start + * + * \page License + * + * Subject to your compliance with these terms, you may use Microchip + * software and any derivatives exclusively with Microchip products. + * It is your responsibility to comply with third party license terms applicable + * to your use of third party software (including open source software) that + * may accompany Microchip software. + * + * THIS SOFTWARE IS SUPPLIED BY MICROCHIP "AS IS". NO WARRANTIES, + * WHETHER EXPRESS, IMPLIED OR STATUTORY, APPLY TO THIS SOFTWARE, + * INCLUDING ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, + * AND FITNESS FOR A PARTICULAR PURPOSE. IN NO EVENT WILL MICROCHIP BE + * LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL OR CONSEQUENTIAL + * LOSS, DAMAGE, COST OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE + * SOFTWARE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE + * POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT + * ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY + * RELATED TO THIS SOFTWARE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, + * THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THIS SOFTWARE. + * + * \asf_license_stop + * + */ + +#ifndef _SAMD21E16BU_ +#define _SAMD21E16BU_ + +/** + * \ingroup SAMD21_definitions + * \addtogroup SAMD21E16BU_definitions SAMD21E16BU definitions + * This file defines all structures and symbols for SAMD21E16BU: + * - registers and bitfields + * - peripheral base address + * - peripheral ID + * - PIO definitions +*/ +/*@{*/ + +#ifdef __cplusplus + extern "C" { +#endif + +#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) +#include +#ifndef __cplusplus +typedef volatile const uint32_t RoReg; /**< Read only 32-bit register (volatile const unsigned int) */ +typedef volatile const uint16_t RoReg16; /**< Read only 16-bit register (volatile const unsigned int) */ +typedef volatile const uint8_t RoReg8; /**< Read only 8-bit register (volatile const unsigned int) */ +#else +typedef volatile uint32_t RoReg; /**< Read only 32-bit register (volatile const unsigned int) */ +typedef volatile uint16_t RoReg16; /**< Read only 16-bit register (volatile const unsigned int) */ +typedef volatile uint8_t RoReg8; /**< Read only 8-bit register (volatile const unsigned int) */ +#endif +typedef volatile uint32_t WoReg; /**< Write only 32-bit register (volatile unsigned int) */ +typedef volatile uint16_t WoReg16; /**< Write only 16-bit register (volatile unsigned int) */ +typedef volatile uint8_t WoReg8; /**< Write only 8-bit register (volatile unsigned int) */ +typedef volatile uint32_t RwReg; /**< Read-Write 32-bit register (volatile unsigned int) */ +typedef volatile uint16_t RwReg16; /**< Read-Write 16-bit register (volatile unsigned int) */ +typedef volatile uint8_t RwReg8; /**< Read-Write 8-bit register (volatile unsigned int) */ +#define CAST(type, value) ((type *)(value)) +#define REG_ACCESS(type, address) (*(type*)(address)) /**< C code: Register value */ +#else +#define CAST(type, value) (value) +#define REG_ACCESS(type, address) (address) /**< Assembly code: Register address */ +#endif + +/* ************************************************************************** */ +/** CMSIS DEFINITIONS FOR SAMD21E16BU */ +/* ************************************************************************** */ +/** \defgroup SAMD21E16BU_cmsis CMSIS Definitions */ +/*@{*/ + +/** Interrupt Number Definition */ +typedef enum IRQn +{ + /****** Cortex-M0+ Processor Exceptions Numbers ******************************/ + NonMaskableInt_IRQn = -14,/**< 2 Non Maskable Interrupt */ + HardFault_IRQn = -13,/**< 3 Cortex-M0+ Hard Fault Interrupt */ + SVCall_IRQn = -5, /**< 11 Cortex-M0+ SV Call Interrupt */ + PendSV_IRQn = -2, /**< 14 Cortex-M0+ Pend SV Interrupt */ + SysTick_IRQn = -1, /**< 15 Cortex-M0+ System Tick Interrupt */ + /****** SAMD21E16BU-specific Interrupt Numbers ***********************/ + PM_IRQn = 0, /**< 0 SAMD21E16BU Power Manager (PM) */ + SYSCTRL_IRQn = 1, /**< 1 SAMD21E16BU System Control (SYSCTRL) */ + WDT_IRQn = 2, /**< 2 SAMD21E16BU Watchdog Timer (WDT) */ + RTC_IRQn = 3, /**< 3 SAMD21E16BU Real-Time Counter (RTC) */ + EIC_IRQn = 4, /**< 4 SAMD21E16BU External Interrupt Controller (EIC) */ + NVMCTRL_IRQn = 5, /**< 5 SAMD21E16BU Non-Volatile Memory Controller (NVMCTRL) */ + DMAC_IRQn = 6, /**< 6 SAMD21E16BU Direct Memory Access Controller (DMAC) */ + USB_IRQn = 7, /**< 7 SAMD21E16BU Universal Serial Bus (USB) */ + EVSYS_IRQn = 8, /**< 8 SAMD21E16BU Event System Interface (EVSYS) */ + SERCOM0_IRQn = 9, /**< 9 SAMD21E16BU Serial Communication Interface 0 (SERCOM0) */ + SERCOM1_IRQn = 10, /**< 10 SAMD21E16BU Serial Communication Interface 1 (SERCOM1) */ + SERCOM2_IRQn = 11, /**< 11 SAMD21E16BU Serial Communication Interface 2 (SERCOM2) */ + SERCOM3_IRQn = 12, /**< 12 SAMD21E16BU Serial Communication Interface 3 (SERCOM3) */ + TCC0_IRQn = 15, /**< 15 SAMD21E16BU Timer Counter Control 0 (TCC0) */ + TCC1_IRQn = 16, /**< 16 SAMD21E16BU Timer Counter Control 1 (TCC1) */ + TCC2_IRQn = 17, /**< 17 SAMD21E16BU Timer Counter Control 2 (TCC2) */ + TC3_IRQn = 18, /**< 18 SAMD21E16BU Basic Timer Counter 3 (TC3) */ + TC4_IRQn = 19, /**< 19 SAMD21E16BU Basic Timer Counter 4 (TC4) */ + TC5_IRQn = 20, /**< 20 SAMD21E16BU Basic Timer Counter 5 (TC5) */ + ADC_IRQn = 23, /**< 23 SAMD21E16BU Analog Digital Converter (ADC) */ + AC_IRQn = 24, /**< 24 SAMD21E16BU Analog Comparators (AC) */ + DAC_IRQn = 25, /**< 25 SAMD21E16BU Digital Analog Converter (DAC) */ + PTC_IRQn = 26, /**< 26 SAMD21E16BU Peripheral Touch Controller (PTC) */ + I2S_IRQn = 27, /**< 27 SAMD21E16BU Inter-IC Sound Interface (I2S) */ + + PERIPH_COUNT_IRQn = 29 /**< Number of peripheral IDs */ +} IRQn_Type; + +typedef struct _DeviceVectors +{ + /* Stack pointer */ + void* pvStack; + + /* Cortex-M handlers */ + void* pfnReset_Handler; + void* pfnNMI_Handler; + void* pfnHardFault_Handler; + void* pvReservedM12; + void* pvReservedM11; + void* pvReservedM10; + void* pvReservedM9; + void* pvReservedM8; + void* pvReservedM7; + void* pvReservedM6; + void* pfnSVC_Handler; + void* pvReservedM4; + void* pvReservedM3; + void* pfnPendSV_Handler; + void* pfnSysTick_Handler; + + /* Peripheral handlers */ + void* pfnPM_Handler; /* 0 Power Manager */ + void* pfnSYSCTRL_Handler; /* 1 System Control */ + void* pfnWDT_Handler; /* 2 Watchdog Timer */ + void* pfnRTC_Handler; /* 3 Real-Time Counter */ + void* pfnEIC_Handler; /* 4 External Interrupt Controller */ + void* pfnNVMCTRL_Handler; /* 5 Non-Volatile Memory Controller */ + void* pfnDMAC_Handler; /* 6 Direct Memory Access Controller */ + void* pfnUSB_Handler; /* 7 Universal Serial Bus */ + void* pfnEVSYS_Handler; /* 8 Event System Interface */ + void* pfnSERCOM0_Handler; /* 9 Serial Communication Interface 0 */ + void* pfnSERCOM1_Handler; /* 10 Serial Communication Interface 1 */ + void* pfnSERCOM2_Handler; /* 11 Serial Communication Interface 2 */ + void* pfnSERCOM3_Handler; /* 12 Serial Communication Interface 3 */ + void* pvReserved13; + void* pvReserved14; + void* pfnTCC0_Handler; /* 15 Timer Counter Control 0 */ + void* pfnTCC1_Handler; /* 16 Timer Counter Control 1 */ + void* pfnTCC2_Handler; /* 17 Timer Counter Control 2 */ + void* pfnTC3_Handler; /* 18 Basic Timer Counter 3 */ + void* pfnTC4_Handler; /* 19 Basic Timer Counter 4 */ + void* pfnTC5_Handler; /* 20 Basic Timer Counter 5 */ + void* pvReserved21; + void* pvReserved22; + void* pfnADC_Handler; /* 23 Analog Digital Converter */ + void* pfnAC_Handler; /* 24 Analog Comparators */ + void* pfnDAC_Handler; /* 25 Digital Analog Converter */ + void* pfnPTC_Handler; /* 26 Peripheral Touch Controller */ + void* pfnI2S_Handler; /* 27 Inter-IC Sound Interface */ + void* pvReserved28; +} DeviceVectors; + +/* Cortex-M0+ processor handlers */ +void Reset_Handler ( void ); +void NMI_Handler ( void ); +void HardFault_Handler ( void ); +void SVC_Handler ( void ); +void PendSV_Handler ( void ); +void SysTick_Handler ( void ); + +/* Peripherals handlers */ +void PM_Handler ( void ); +void SYSCTRL_Handler ( void ); +void WDT_Handler ( void ); +void RTC_Handler ( void ); +void EIC_Handler ( void ); +void NVMCTRL_Handler ( void ); +void DMAC_Handler ( void ); +void USB_Handler ( void ); +void EVSYS_Handler ( void ); +void SERCOM0_Handler ( void ); +void SERCOM1_Handler ( void ); +void SERCOM2_Handler ( void ); +void SERCOM3_Handler ( void ); +void TCC0_Handler ( void ); +void TCC1_Handler ( void ); +void TCC2_Handler ( void ); +void TC3_Handler ( void ); +void TC4_Handler ( void ); +void TC5_Handler ( void ); +void ADC_Handler ( void ); +void AC_Handler ( void ); +void DAC_Handler ( void ); +void PTC_Handler ( void ); +void I2S_Handler ( void ); + +/* + * \brief Configuration of the Cortex-M0+ Processor and Core Peripherals + */ + +#define LITTLE_ENDIAN 1 +#define __CM0PLUS_REV 1 /*!< Core revision r0p1 */ +#define __MPU_PRESENT 0 /*!< MPU present or not */ +#define __NVIC_PRIO_BITS 2 /*!< Number of bits used for Priority Levels */ +#define __VTOR_PRESENT 1 /*!< VTOR present or not */ +#define __Vendor_SysTickConfig 0 /*!< Set to 1 if different SysTick Config is used */ + +/** + * \brief CMSIS includes + */ + +#include +#if !defined DONT_USE_CMSIS_INIT +#include "system_samd21.h" +#endif /* DONT_USE_CMSIS_INIT */ + +/*@}*/ + +/* ************************************************************************** */ +/** SOFTWARE PERIPHERAL API DEFINITION FOR SAMD21E16BU */ +/* ************************************************************************** */ +/** \defgroup SAMD21E16BU_api Peripheral Software API */ +/*@{*/ + +#include "component/ac.h" +#include "component/adc.h" +#include "component/dac.h" +#include "component/dmac.h" +#include "component/dsu.h" +#include "component/eic.h" +#include "component/evsys.h" +#include "component/gclk.h" +#include "component/hmatrixb.h" +#include "component/i2s.h" +#include "component/mtb.h" +#include "component/nvmctrl.h" +#include "component/pac.h" +#include "component/pm.h" +#include "component/port.h" +#include "component/rtc.h" +#include "component/sercom.h" +#include "component/sysctrl.h" +#include "component/tc.h" +#include "component/tcc.h" +#include "component/usb.h" +#include "component/wdt.h" +/*@}*/ + +/* ************************************************************************** */ +/** REGISTERS ACCESS DEFINITIONS FOR SAMD21E16BU */ +/* ************************************************************************** */ +/** \defgroup SAMD21E16BU_reg Registers Access Definitions */ +/*@{*/ + +#include "instance/ac.h" +#include "instance/adc.h" +#include "instance/dac.h" +#include "instance/dmac.h" +#include "instance/dsu.h" +#include "instance/eic.h" +#include "instance/evsys.h" +#include "instance/gclk.h" +#include "instance/sbmatrix.h" +#include "instance/i2s.h" +#include "instance/mtb.h" +#include "instance/nvmctrl.h" +#include "instance/pac0.h" +#include "instance/pac1.h" +#include "instance/pac2.h" +#include "instance/pm.h" +#include "instance/port.h" +#include "instance/rtc.h" +#include "instance/sercom0.h" +#include "instance/sercom1.h" +#include "instance/sercom2.h" +#include "instance/sercom3.h" +#include "instance/sysctrl.h" +#include "instance/tc3.h" +#include "instance/tc4.h" +#include "instance/tc5.h" +#include "instance/tcc0.h" +#include "instance/tcc1.h" +#include "instance/tcc2.h" +#include "instance/usb.h" +#include "instance/wdt.h" +/*@}*/ + +/* ************************************************************************** */ +/** PERIPHERAL ID DEFINITIONS FOR SAMD21E16BU */ +/* ************************************************************************** */ +/** \defgroup SAMD21E16BU_id Peripheral Ids Definitions */ +/*@{*/ + +// Peripheral instances on HPB0 bridge +#define ID_PAC0 0 /**< \brief Peripheral Access Controller 0 (PAC0) */ +#define ID_PM 1 /**< \brief Power Manager (PM) */ +#define ID_SYSCTRL 2 /**< \brief System Control (SYSCTRL) */ +#define ID_GCLK 3 /**< \brief Generic Clock Generator (GCLK) */ +#define ID_WDT 4 /**< \brief Watchdog Timer (WDT) */ +#define ID_RTC 5 /**< \brief Real-Time Counter (RTC) */ +#define ID_EIC 6 /**< \brief External Interrupt Controller (EIC) */ + +// Peripheral instances on HPB1 bridge +#define ID_PAC1 32 /**< \brief Peripheral Access Controller 1 (PAC1) */ +#define ID_DSU 33 /**< \brief Device Service Unit (DSU) */ +#define ID_NVMCTRL 34 /**< \brief Non-Volatile Memory Controller (NVMCTRL) */ +#define ID_PORT 35 /**< \brief Port Module (PORT) */ +#define ID_DMAC 36 /**< \brief Direct Memory Access Controller (DMAC) */ +#define ID_USB 37 /**< \brief Universal Serial Bus (USB) */ +#define ID_MTB 38 /**< \brief Cortex-M0+ Micro-Trace Buffer (MTB) */ +#define ID_SBMATRIX 39 /**< \brief HSB Matrix (SBMATRIX) */ + +// Peripheral instances on HPB2 bridge +#define ID_PAC2 64 /**< \brief Peripheral Access Controller 2 (PAC2) */ +#define ID_EVSYS 65 /**< \brief Event System Interface (EVSYS) */ +#define ID_SERCOM0 66 /**< \brief Serial Communication Interface 0 (SERCOM0) */ +#define ID_SERCOM1 67 /**< \brief Serial Communication Interface 1 (SERCOM1) */ +#define ID_SERCOM2 68 /**< \brief Serial Communication Interface 2 (SERCOM2) */ +#define ID_SERCOM3 69 /**< \brief Serial Communication Interface 3 (SERCOM3) */ +#define ID_TCC0 72 /**< \brief Timer Counter Control 0 (TCC0) */ +#define ID_TCC1 73 /**< \brief Timer Counter Control 1 (TCC1) */ +#define ID_TCC2 74 /**< \brief Timer Counter Control 2 (TCC2) */ +#define ID_TC3 75 /**< \brief Basic Timer Counter 3 (TC3) */ +#define ID_TC4 76 /**< \brief Basic Timer Counter 4 (TC4) */ +#define ID_TC5 77 /**< \brief Basic Timer Counter 5 (TC5) */ +#define ID_ADC 80 /**< \brief Analog Digital Converter (ADC) */ +#define ID_AC 81 /**< \brief Analog Comparators (AC) */ +#define ID_DAC 82 /**< \brief Digital Analog Converter (DAC) */ +#define ID_PTC 83 /**< \brief Peripheral Touch Controller (PTC) */ +#define ID_I2S 84 /**< \brief Inter-IC Sound Interface (I2S) */ + +#define ID_PERIPH_COUNT 85 /**< \brief Max number of peripheral IDs */ +/*@}*/ + +/* ************************************************************************** */ +/** BASE ADDRESS DEFINITIONS FOR SAMD21E16BU */ +/* ************************************************************************** */ +/** \defgroup SAMD21E16BU_base Peripheral Base Address Definitions */ +/*@{*/ + +#if defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__) +#define AC (0x42004400UL) /**< \brief (AC) APB Base Address */ +#define ADC (0x42004000UL) /**< \brief (ADC) APB Base Address */ +#define DAC (0x42004800UL) /**< \brief (DAC) APB Base Address */ +#define DMAC (0x41004800UL) /**< \brief (DMAC) APB Base Address */ +#define DSU (0x41002000UL) /**< \brief (DSU) APB Base Address */ +#define EIC (0x40001800UL) /**< \brief (EIC) APB Base Address */ +#define EVSYS (0x42000400UL) /**< \brief (EVSYS) APB Base Address */ +#define GCLK (0x40000C00UL) /**< \brief (GCLK) APB Base Address */ +#define SBMATRIX (0x41007000UL) /**< \brief (SBMATRIX) APB Base Address */ +#define I2S (0x42005000UL) /**< \brief (I2S) APB Base Address */ +#define MTB (0x41006000UL) /**< \brief (MTB) APB Base Address */ +#define NVMCTRL_AUX3 (0x0080A000UL) /**< \brief (NVMCTRL) AUX3 Base Address */ +#define NVMCTRL (0x41004000UL) /**< \brief (NVMCTRL) APB Base Address */ +#define NVMCTRL_CAL (0x00800000UL) /**< \brief (NVMCTRL) CAL Base Address */ +#define NVMCTRL_LOCKBIT (0x00802000UL) /**< \brief (NVMCTRL) LOCKBIT Base Address */ +#define NVMCTRL_OTP1 (0x00806000UL) /**< \brief (NVMCTRL) OTP1 Base Address */ +#define NVMCTRL_OTP2 (0x00806008UL) /**< \brief (NVMCTRL) OTP2 Base Address */ +#define NVMCTRL_OTP4 (0x00806020UL) /**< \brief (NVMCTRL) OTP4 Base Address */ +#define NVMCTRL_TEMP_LOG (0x00806030UL) /**< \brief (NVMCTRL) TEMP_LOG Base Address */ +#define NVMCTRL_USER (0x00804000UL) /**< \brief (NVMCTRL) USER Base Address */ +#define PAC0 (0x40000000UL) /**< \brief (PAC0) APB Base Address */ +#define PAC1 (0x41000000UL) /**< \brief (PAC1) APB Base Address */ +#define PAC2 (0x42000000UL) /**< \brief (PAC2) APB Base Address */ +#define PM (0x40000400UL) /**< \brief (PM) APB Base Address */ +#define PORT (0x41004400UL) /**< \brief (PORT) APB Base Address */ +#define PORT_IOBUS (0x60000000UL) /**< \brief (PORT) IOBUS Base Address */ +#define RTC (0x40001400UL) /**< \brief (RTC) APB Base Address */ +#define SERCOM0 (0x42000800UL) /**< \brief (SERCOM0) APB Base Address */ +#define SERCOM1 (0x42000C00UL) /**< \brief (SERCOM1) APB Base Address */ +#define SERCOM2 (0x42001000UL) /**< \brief (SERCOM2) APB Base Address */ +#define SERCOM3 (0x42001400UL) /**< \brief (SERCOM3) APB Base Address */ +#define SYSCTRL (0x40000800UL) /**< \brief (SYSCTRL) APB Base Address */ +#define TC3 (0x42002C00UL) /**< \brief (TC3) APB Base Address */ +#define TC4 (0x42003000UL) /**< \brief (TC4) APB Base Address */ +#define TC5 (0x42003400UL) /**< \brief (TC5) APB Base Address */ +#define TCC0 (0x42002000UL) /**< \brief (TCC0) APB Base Address */ +#define TCC1 (0x42002400UL) /**< \brief (TCC1) APB Base Address */ +#define TCC2 (0x42002800UL) /**< \brief (TCC2) APB Base Address */ +#define USB (0x41005000UL) /**< \brief (USB) APB Base Address */ +#define WDT (0x40001000UL) /**< \brief (WDT) APB Base Address */ +#else +#define AC ((Ac *)0x42004400UL) /**< \brief (AC) APB Base Address */ +#define AC_INST_NUM 1 /**< \brief (AC) Number of instances */ +#define AC_INSTS { AC } /**< \brief (AC) Instances List */ + +#define ADC ((Adc *)0x42004000UL) /**< \brief (ADC) APB Base Address */ +#define ADC_INST_NUM 1 /**< \brief (ADC) Number of instances */ +#define ADC_INSTS { ADC } /**< \brief (ADC) Instances List */ + +#define DAC ((Dac *)0x42004800UL) /**< \brief (DAC) APB Base Address */ +#define DAC_INST_NUM 1 /**< \brief (DAC) Number of instances */ +#define DAC_INSTS { DAC } /**< \brief (DAC) Instances List */ + +#define DMAC ((Dmac *)0x41004800UL) /**< \brief (DMAC) APB Base Address */ +#define DMAC_INST_NUM 1 /**< \brief (DMAC) Number of instances */ +#define DMAC_INSTS { DMAC } /**< \brief (DMAC) Instances List */ + +#define DSU ((Dsu *)0x41002000UL) /**< \brief (DSU) APB Base Address */ +#define DSU_INST_NUM 1 /**< \brief (DSU) Number of instances */ +#define DSU_INSTS { DSU } /**< \brief (DSU) Instances List */ + +#define EIC ((Eic *)0x40001800UL) /**< \brief (EIC) APB Base Address */ +#define EIC_INST_NUM 1 /**< \brief (EIC) Number of instances */ +#define EIC_INSTS { EIC } /**< \brief (EIC) Instances List */ + +#define EVSYS ((Evsys *)0x42000400UL) /**< \brief (EVSYS) APB Base Address */ +#define EVSYS_INST_NUM 1 /**< \brief (EVSYS) Number of instances */ +#define EVSYS_INSTS { EVSYS } /**< \brief (EVSYS) Instances List */ + +#define GCLK ((Gclk *)0x40000C00UL) /**< \brief (GCLK) APB Base Address */ +#define GCLK_INST_NUM 1 /**< \brief (GCLK) Number of instances */ +#define GCLK_INSTS { GCLK } /**< \brief (GCLK) Instances List */ + +#define SBMATRIX ((Hmatrixb *)0x41007000UL) /**< \brief (SBMATRIX) APB Base Address */ +#define HMATRIXB_INST_NUM 1 /**< \brief (HMATRIXB) Number of instances */ +#define HMATRIXB_INSTS { SBMATRIX } /**< \brief (HMATRIXB) Instances List */ + +#define I2S ((I2s *)0x42005000UL) /**< \brief (I2S) APB Base Address */ +#define I2S_INST_NUM 1 /**< \brief (I2S) Number of instances */ +#define I2S_INSTS { I2S } /**< \brief (I2S) Instances List */ + +#define MTB ((Mtb *)0x41006000UL) /**< \brief (MTB) APB Base Address */ +#define MTB_INST_NUM 1 /**< \brief (MTB) Number of instances */ +#define MTB_INSTS { MTB } /**< \brief (MTB) Instances List */ + +#define NVMCTRL_AUX3 (0x0080A000UL) /**< \brief (NVMCTRL) AUX3 Base Address */ +#define NVMCTRL ((Nvmctrl *)0x41004000UL) /**< \brief (NVMCTRL) APB Base Address */ +#define NVMCTRL_CAL (0x00800000UL) /**< \brief (NVMCTRL) CAL Base Address */ +#define NVMCTRL_LOCKBIT (0x00802000UL) /**< \brief (NVMCTRL) LOCKBIT Base Address */ +#define NVMCTRL_OTP1 (0x00806000UL) /**< \brief (NVMCTRL) OTP1 Base Address */ +#define NVMCTRL_OTP2 (0x00806008UL) /**< \brief (NVMCTRL) OTP2 Base Address */ +#define NVMCTRL_OTP4 (0x00806020UL) /**< \brief (NVMCTRL) OTP4 Base Address */ +#define NVMCTRL_TEMP_LOG (0x00806030UL) /**< \brief (NVMCTRL) TEMP_LOG Base Address */ +#define NVMCTRL_USER (0x00804000UL) /**< \brief (NVMCTRL) USER Base Address */ +#define NVMCTRL_INST_NUM 1 /**< \brief (NVMCTRL) Number of instances */ +#define NVMCTRL_INSTS { NVMCTRL } /**< \brief (NVMCTRL) Instances List */ + +#define PAC0 ((Pac *)0x40000000UL) /**< \brief (PAC0) APB Base Address */ +#define PAC1 ((Pac *)0x41000000UL) /**< \brief (PAC1) APB Base Address */ +#define PAC2 ((Pac *)0x42000000UL) /**< \brief (PAC2) APB Base Address */ +#define PAC_INST_NUM 3 /**< \brief (PAC) Number of instances */ +#define PAC_INSTS { PAC0, PAC1, PAC2 } /**< \brief (PAC) Instances List */ + +#define PM ((Pm *)0x40000400UL) /**< \brief (PM) APB Base Address */ +#define PM_INST_NUM 1 /**< \brief (PM) Number of instances */ +#define PM_INSTS { PM } /**< \brief (PM) Instances List */ + +#define PORT ((Port *)0x41004400UL) /**< \brief (PORT) APB Base Address */ +#define PORT_IOBUS ((Port *)0x60000000UL) /**< \brief (PORT) IOBUS Base Address */ +#define PORT_INST_NUM 1 /**< \brief (PORT) Number of instances */ +#define PORT_INSTS { PORT } /**< \brief (PORT) Instances List */ + +#define PTC_GCLK_ID 34 +#define PTC_INST_NUM 1 /**< \brief (PTC) Number of instances */ +#define PTC_INSTS { PTC } /**< \brief (PTC) Instances List */ + +#define RTC ((Rtc *)0x40001400UL) /**< \brief (RTC) APB Base Address */ +#define RTC_INST_NUM 1 /**< \brief (RTC) Number of instances */ +#define RTC_INSTS { RTC } /**< \brief (RTC) Instances List */ + +#define SERCOM0 ((Sercom *)0x42000800UL) /**< \brief (SERCOM0) APB Base Address */ +#define SERCOM1 ((Sercom *)0x42000C00UL) /**< \brief (SERCOM1) APB Base Address */ +#define SERCOM2 ((Sercom *)0x42001000UL) /**< \brief (SERCOM2) APB Base Address */ +#define SERCOM3 ((Sercom *)0x42001400UL) /**< \brief (SERCOM3) APB Base Address */ +#define SERCOM_INST_NUM 4 /**< \brief (SERCOM) Number of instances */ +#define SERCOM_INSTS { SERCOM0, SERCOM1, SERCOM2, SERCOM3 } /**< \brief (SERCOM) Instances List */ + +#define SYSCTRL ((Sysctrl *)0x40000800UL) /**< \brief (SYSCTRL) APB Base Address */ +#define SYSCTRL_INST_NUM 1 /**< \brief (SYSCTRL) Number of instances */ +#define SYSCTRL_INSTS { SYSCTRL } /**< \brief (SYSCTRL) Instances List */ + +#define TC3 ((Tc *)0x42002C00UL) /**< \brief (TC3) APB Base Address */ +#define TC4 ((Tc *)0x42003000UL) /**< \brief (TC4) APB Base Address */ +#define TC5 ((Tc *)0x42003400UL) /**< \brief (TC5) APB Base Address */ +#define TC_INST_NUM 3 /**< \brief (TC) Number of instances */ +#define TC_INSTS { TC3, TC4, TC5 } /**< \brief (TC) Instances List */ + +#define TCC0 ((Tcc *)0x42002000UL) /**< \brief (TCC0) APB Base Address */ +#define TCC1 ((Tcc *)0x42002400UL) /**< \brief (TCC1) APB Base Address */ +#define TCC2 ((Tcc *)0x42002800UL) /**< \brief (TCC2) APB Base Address */ +#define TCC_INST_NUM 3 /**< \brief (TCC) Number of instances */ +#define TCC_INSTS { TCC0, TCC1, TCC2 } /**< \brief (TCC) Instances List */ + +#define USB ((Usb *)0x41005000UL) /**< \brief (USB) APB Base Address */ +#define USB_INST_NUM 1 /**< \brief (USB) Number of instances */ +#define USB_INSTS { USB } /**< \brief (USB) Instances List */ + +#define WDT ((Wdt *)0x40001000UL) /**< \brief (WDT) APB Base Address */ +#define WDT_INST_NUM 1 /**< \brief (WDT) Number of instances */ +#define WDT_INSTS { WDT } /**< \brief (WDT) Instances List */ + +#endif /* (defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */ +/*@}*/ + +/* ************************************************************************** */ +/** PORT DEFINITIONS FOR SAMD21E16BU */ +/* ************************************************************************** */ +/** \defgroup SAMD21E16BU_port PORT Definitions */ +/*@{*/ + +#include "pio/samd21e16bu.h" +/*@}*/ + +/* ************************************************************************** */ +/** MEMORY MAPPING DEFINITIONS FOR SAMD21E16BU */ +/* ************************************************************************** */ + +#define FLASH_SIZE 0x10000UL /* 64 kB */ +#define FLASH_PAGE_SIZE 64 +#define FLASH_NB_OF_PAGES 1024 +#define FLASH_USER_PAGE_SIZE 64 +#define HMCRAMC0_SIZE 0x2000UL /* 8 kB */ + +#define FLASH_ADDR (0x00000000u) /**< FLASH base address */ +#define FLASH_USER_PAGE_ADDR (0x00800000u) /**< FLASH_USER_PAGE base address */ +#define HMCRAMC0_ADDR (0x20000000u) /**< HMCRAMC0 base address */ +#define HPB0_ADDR (0x40000000u) /**< HPB0 base address */ +#define HPB1_ADDR (0x41000000u) /**< HPB1 base address */ +#define HPB2_ADDR (0x42000000u) /**< HPB2 base address */ +#define PPB_ADDR (0xE0000000u) /**< PPB base address */ + +#define DSU_DID_RESETVALUE 0x10011455UL +#define EIC_EXTINT_NUM 16 +#define NVMCTRL_RWW_EEPROM_SIZE 0x800UL /* 2 kB */ +#define PORT_GROUPS 1 +#define USB_HOST 1 + +/* ************************************************************************** */ +/** ELECTRICAL DEFINITIONS FOR SAMD21E16BU */ +/* ************************************************************************** */ + + +#ifdef __cplusplus +} +#endif + +/*@}*/ + +#endif /* SAMD21E16BU_H */ diff --git a/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/utils/cmsis/samd21/include/samd21e16l.h b/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/utils/cmsis/samd21/include/samd21e16l.h new file mode 100644 index 0000000..57f4978 --- /dev/null +++ b/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/utils/cmsis/samd21/include/samd21e16l.h @@ -0,0 +1,530 @@ +/** + * \file + * + * \brief Header file for SAMD21E16L + * + * Copyright (c) 2017-2018 Microchip Technology Inc. and its subsidiaries. + * + * \asf_license_start + * + * \page License + * + * Subject to your compliance with these terms, you may use Microchip + * software and any derivatives exclusively with Microchip products. + * It is your responsibility to comply with third party license terms applicable + * to your use of third party software (including open source software) that + * may accompany Microchip software. + * + * THIS SOFTWARE IS SUPPLIED BY MICROCHIP "AS IS". NO WARRANTIES, + * WHETHER EXPRESS, IMPLIED OR STATUTORY, APPLY TO THIS SOFTWARE, + * INCLUDING ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, + * AND FITNESS FOR A PARTICULAR PURPOSE. IN NO EVENT WILL MICROCHIP BE + * LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL OR CONSEQUENTIAL + * LOSS, DAMAGE, COST OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE + * SOFTWARE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE + * POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT + * ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY + * RELATED TO THIS SOFTWARE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, + * THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THIS SOFTWARE. + * + * \asf_license_stop + * + */ + +#ifndef _SAMD21E16L_ +#define _SAMD21E16L_ + +/** + * \ingroup SAMD21_definitions + * \addtogroup SAMD21E16L_definitions SAMD21E16L definitions + * This file defines all structures and symbols for SAMD21E16L: + * - registers and bitfields + * - peripheral base address + * - peripheral ID + * - PIO definitions +*/ +/*@{*/ + +#ifdef __cplusplus + extern "C" { +#endif + +#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) +#include +#ifndef __cplusplus +typedef volatile const uint32_t RoReg; /**< Read only 32-bit register (volatile const unsigned int) */ +typedef volatile const uint16_t RoReg16; /**< Read only 16-bit register (volatile const unsigned int) */ +typedef volatile const uint8_t RoReg8; /**< Read only 8-bit register (volatile const unsigned int) */ +#else +typedef volatile uint32_t RoReg; /**< Read only 32-bit register (volatile const unsigned int) */ +typedef volatile uint16_t RoReg16; /**< Read only 16-bit register (volatile const unsigned int) */ +typedef volatile uint8_t RoReg8; /**< Read only 8-bit register (volatile const unsigned int) */ +#endif +typedef volatile uint32_t WoReg; /**< Write only 32-bit register (volatile unsigned int) */ +typedef volatile uint16_t WoReg16; /**< Write only 16-bit register (volatile unsigned int) */ +typedef volatile uint8_t WoReg8; /**< Write only 8-bit register (volatile unsigned int) */ +typedef volatile uint32_t RwReg; /**< Read-Write 32-bit register (volatile unsigned int) */ +typedef volatile uint16_t RwReg16; /**< Read-Write 16-bit register (volatile unsigned int) */ +typedef volatile uint8_t RwReg8; /**< Read-Write 8-bit register (volatile unsigned int) */ +#define CAST(type, value) ((type *)(value)) +#define REG_ACCESS(type, address) (*(type*)(address)) /**< C code: Register value */ +#else +#define CAST(type, value) (value) +#define REG_ACCESS(type, address) (address) /**< Assembly code: Register address */ +#endif + +/* ************************************************************************** */ +/** CMSIS DEFINITIONS FOR SAMD21E16L */ +/* ************************************************************************** */ +/** \defgroup SAMD21E16L_cmsis CMSIS Definitions */ +/*@{*/ + +/** Interrupt Number Definition */ +typedef enum IRQn +{ + /****** Cortex-M0+ Processor Exceptions Numbers ******************************/ + NonMaskableInt_IRQn = -14,/**< 2 Non Maskable Interrupt */ + HardFault_IRQn = -13,/**< 3 Cortex-M0+ Hard Fault Interrupt */ + SVCall_IRQn = -5, /**< 11 Cortex-M0+ SV Call Interrupt */ + PendSV_IRQn = -2, /**< 14 Cortex-M0+ Pend SV Interrupt */ + SysTick_IRQn = -1, /**< 15 Cortex-M0+ System Tick Interrupt */ + /****** SAMD21E16L-specific Interrupt Numbers ***********************/ + PM_IRQn = 0, /**< 0 SAMD21E16L Power Manager (PM) */ + SYSCTRL_IRQn = 1, /**< 1 SAMD21E16L System Control (SYSCTRL) */ + WDT_IRQn = 2, /**< 2 SAMD21E16L Watchdog Timer (WDT) */ + RTC_IRQn = 3, /**< 3 SAMD21E16L Real-Time Counter (RTC) */ + EIC_IRQn = 4, /**< 4 SAMD21E16L External Interrupt Controller (EIC) */ + NVMCTRL_IRQn = 5, /**< 5 SAMD21E16L Non-Volatile Memory Controller (NVMCTRL) */ + DMAC_IRQn = 6, /**< 6 SAMD21E16L Direct Memory Access Controller (DMAC) */ + EVSYS_IRQn = 8, /**< 8 SAMD21E16L Event System Interface (EVSYS) */ + SERCOM0_IRQn = 9, /**< 9 SAMD21E16L Serial Communication Interface 0 (SERCOM0) */ + SERCOM1_IRQn = 10, /**< 10 SAMD21E16L Serial Communication Interface 1 (SERCOM1) */ + SERCOM2_IRQn = 11, /**< 11 SAMD21E16L Serial Communication Interface 2 (SERCOM2) */ + SERCOM3_IRQn = 12, /**< 12 SAMD21E16L Serial Communication Interface 3 (SERCOM3) */ + TCC0_IRQn = 15, /**< 15 SAMD21E16L Timer Counter Control 0 (TCC0) */ + TCC1_IRQn = 16, /**< 16 SAMD21E16L Timer Counter Control 1 (TCC1) */ + TCC2_IRQn = 17, /**< 17 SAMD21E16L Timer Counter Control 2 (TCC2) */ + TC3_IRQn = 18, /**< 18 SAMD21E16L Basic Timer Counter 3 (TC3) */ + TC4_IRQn = 19, /**< 19 SAMD21E16L Basic Timer Counter 4 (TC4) */ + TC5_IRQn = 20, /**< 20 SAMD21E16L Basic Timer Counter 5 (TC5) */ + ADC_IRQn = 23, /**< 23 SAMD21E16L Analog Digital Converter (ADC) */ + AC_IRQn = 24, /**< 24 SAMD21E16L Analog Comparators (AC) */ + DAC_IRQn = 25, /**< 25 SAMD21E16L Digital Analog Converter (DAC) */ + AC1_IRQn = 28, /**< 28 SAMD21E16L Analog Comparators 1 (AC1) */ + + PERIPH_COUNT_IRQn = 29 /**< Number of peripheral IDs */ +} IRQn_Type; + +typedef struct _DeviceVectors +{ + /* Stack pointer */ + void* pvStack; + + /* Cortex-M handlers */ + void* pfnReset_Handler; + void* pfnNMI_Handler; + void* pfnHardFault_Handler; + void* pvReservedM12; + void* pvReservedM11; + void* pvReservedM10; + void* pvReservedM9; + void* pvReservedM8; + void* pvReservedM7; + void* pvReservedM6; + void* pfnSVC_Handler; + void* pvReservedM4; + void* pvReservedM3; + void* pfnPendSV_Handler; + void* pfnSysTick_Handler; + + /* Peripheral handlers */ + void* pfnPM_Handler; /* 0 Power Manager */ + void* pfnSYSCTRL_Handler; /* 1 System Control */ + void* pfnWDT_Handler; /* 2 Watchdog Timer */ + void* pfnRTC_Handler; /* 3 Real-Time Counter */ + void* pfnEIC_Handler; /* 4 External Interrupt Controller */ + void* pfnNVMCTRL_Handler; /* 5 Non-Volatile Memory Controller */ + void* pfnDMAC_Handler; /* 6 Direct Memory Access Controller */ + void* pvReserved7; + void* pfnEVSYS_Handler; /* 8 Event System Interface */ + void* pfnSERCOM0_Handler; /* 9 Serial Communication Interface 0 */ + void* pfnSERCOM1_Handler; /* 10 Serial Communication Interface 1 */ + void* pfnSERCOM2_Handler; /* 11 Serial Communication Interface 2 */ + void* pfnSERCOM3_Handler; /* 12 Serial Communication Interface 3 */ + void* pvReserved13; + void* pvReserved14; + void* pfnTCC0_Handler; /* 15 Timer Counter Control 0 */ + void* pfnTCC1_Handler; /* 16 Timer Counter Control 1 */ + void* pfnTCC2_Handler; /* 17 Timer Counter Control 2 */ + void* pfnTC3_Handler; /* 18 Basic Timer Counter 3 */ + void* pfnTC4_Handler; /* 19 Basic Timer Counter 4 */ + void* pfnTC5_Handler; /* 20 Basic Timer Counter 5 */ + void* pvReserved21; + void* pvReserved22; + void* pfnADC_Handler; /* 23 Analog Digital Converter */ + void* pfnAC_Handler; /* 24 Analog Comparators */ + void* pfnDAC_Handler; /* 25 Digital Analog Converter */ + void* pvReserved26; + void* pvReserved27; + void* pfnAC1_Handler; /* 28 Analog Comparators 1 */ +} DeviceVectors; + +/* Cortex-M0+ processor handlers */ +void Reset_Handler ( void ); +void NMI_Handler ( void ); +void HardFault_Handler ( void ); +void SVC_Handler ( void ); +void PendSV_Handler ( void ); +void SysTick_Handler ( void ); + +/* Peripherals handlers */ +void PM_Handler ( void ); +void SYSCTRL_Handler ( void ); +void WDT_Handler ( void ); +void RTC_Handler ( void ); +void EIC_Handler ( void ); +void NVMCTRL_Handler ( void ); +void DMAC_Handler ( void ); +void EVSYS_Handler ( void ); +void SERCOM0_Handler ( void ); +void SERCOM1_Handler ( void ); +void SERCOM2_Handler ( void ); +void SERCOM3_Handler ( void ); +void TCC0_Handler ( void ); +void TCC1_Handler ( void ); +void TCC2_Handler ( void ); +void TC3_Handler ( void ); +void TC4_Handler ( void ); +void TC5_Handler ( void ); +void ADC_Handler ( void ); +void AC_Handler ( void ); +void DAC_Handler ( void ); +void AC1_Handler ( void ); + +/* + * \brief Configuration of the Cortex-M0+ Processor and Core Peripherals + */ + +#define LITTLE_ENDIAN 1 +#define __CM0PLUS_REV 1 /*!< Core revision r0p1 */ +#define __MPU_PRESENT 0 /*!< MPU present or not */ +#define __NVIC_PRIO_BITS 2 /*!< Number of bits used for Priority Levels */ +#define __VTOR_PRESENT 1 /*!< VTOR present or not */ +#define __Vendor_SysTickConfig 0 /*!< Set to 1 if different SysTick Config is used */ + +/** + * \brief CMSIS includes + */ + +#include +#if !defined DONT_USE_CMSIS_INIT +#include "system_samd21.h" +#endif /* DONT_USE_CMSIS_INIT */ + +/*@}*/ + +/* ************************************************************************** */ +/** SOFTWARE PERIPHERAL API DEFINITION FOR SAMD21E16L */ +/* ************************************************************************** */ +/** \defgroup SAMD21E16L_api Peripheral Software API */ +/*@{*/ + +#include "component/ac.h" +#include "component/adc.h" +#include "component/dac.h" +#include "component/dmac.h" +#include "component/dsu.h" +#include "component/eic.h" +#include "component/evsys.h" +#include "component/gclk.h" +#include "component/hmatrixb.h" +#include "component/mtb.h" +#include "component/nvmctrl.h" +#include "component/pac.h" +#include "component/pm.h" +#include "component/port.h" +#include "component/rtc.h" +#include "component/sercom.h" +#include "component/sysctrl.h" +#include "component/tc.h" +#include "component/tcc_lighting.h" +#include "component/wdt.h" +/*@}*/ + +/* ************************************************************************** */ +/** REGISTERS ACCESS DEFINITIONS FOR SAMD21E16L */ +/* ************************************************************************** */ +/** \defgroup SAMD21E16L_reg Registers Access Definitions */ +/*@{*/ + +#include "instance/ac.h" +#include "instance/ac1.h" +#include "instance/adc.h" +#include "instance/dac.h" +#include "instance/dmac.h" +#include "instance/dsu.h" +#include "instance/eic.h" +#include "instance/evsys.h" +#include "instance/gclk.h" +#include "instance/sbmatrix.h" +#include "instance/mtb.h" +#include "instance/nvmctrl.h" +#include "instance/pac0.h" +#include "instance/pac1.h" +#include "instance/pac2.h" +#include "instance/pm.h" +#include "instance/port.h" +#include "instance/rtc.h" +#include "instance/sercom0.h" +#include "instance/sercom1.h" +#include "instance/sercom2.h" +#include "instance/sercom3.h" +#include "instance/sysctrl.h" +#include "instance/tc3.h" +#include "instance/tc4.h" +#include "instance/tc5.h" +#include "instance/tcc0.h" +#include "instance/tcc1.h" +#include "instance/tcc2.h" +#include "instance/wdt.h" +/*@}*/ + +/* ************************************************************************** */ +/** PERIPHERAL ID DEFINITIONS FOR SAMD21E16L */ +/* ************************************************************************** */ +/** \defgroup SAMD21E16L_id Peripheral Ids Definitions */ +/*@{*/ + +// Peripheral instances on HPB0 bridge +#define ID_PAC0 0 /**< \brief Peripheral Access Controller 0 (PAC0) */ +#define ID_PM 1 /**< \brief Power Manager (PM) */ +#define ID_SYSCTRL 2 /**< \brief System Control (SYSCTRL) */ +#define ID_GCLK 3 /**< \brief Generic Clock Generator (GCLK) */ +#define ID_WDT 4 /**< \brief Watchdog Timer (WDT) */ +#define ID_RTC 5 /**< \brief Real-Time Counter (RTC) */ +#define ID_EIC 6 /**< \brief External Interrupt Controller (EIC) */ + +// Peripheral instances on HPB1 bridge +#define ID_PAC1 32 /**< \brief Peripheral Access Controller 1 (PAC1) */ +#define ID_DSU 33 /**< \brief Device Service Unit (DSU) */ +#define ID_NVMCTRL 34 /**< \brief Non-Volatile Memory Controller (NVMCTRL) */ +#define ID_PORT 35 /**< \brief Port Module (PORT) */ +#define ID_DMAC 36 /**< \brief Direct Memory Access Controller (DMAC) */ +#define ID_MTB 38 /**< \brief Cortex-M0+ Micro-Trace Buffer (MTB) */ +#define ID_SBMATRIX 39 /**< \brief HSB Matrix (SBMATRIX) */ + +// Peripheral instances on HPB2 bridge +#define ID_PAC2 64 /**< \brief Peripheral Access Controller 2 (PAC2) */ +#define ID_EVSYS 65 /**< \brief Event System Interface (EVSYS) */ +#define ID_SERCOM0 66 /**< \brief Serial Communication Interface 0 (SERCOM0) */ +#define ID_SERCOM1 67 /**< \brief Serial Communication Interface 1 (SERCOM1) */ +#define ID_SERCOM2 68 /**< \brief Serial Communication Interface 2 (SERCOM2) */ +#define ID_SERCOM3 69 /**< \brief Serial Communication Interface 3 (SERCOM3) */ +#define ID_TCC0 72 /**< \brief Timer Counter Control 0 (TCC0) */ +#define ID_TCC1 73 /**< \brief Timer Counter Control 1 (TCC1) */ +#define ID_TCC2 74 /**< \brief Timer Counter Control 2 (TCC2) */ +#define ID_TC3 75 /**< \brief Basic Timer Counter 3 (TC3) */ +#define ID_TC4 76 /**< \brief Basic Timer Counter 4 (TC4) */ +#define ID_TC5 77 /**< \brief Basic Timer Counter 5 (TC5) */ +#define ID_ADC 80 /**< \brief Analog Digital Converter (ADC) */ +#define ID_AC 81 /**< \brief Analog Comparators (AC) */ +#define ID_DAC 82 /**< \brief Digital Analog Converter (DAC) */ +#define ID_AC1 85 /**< \brief Analog Comparators 1 (AC1) */ + +#define ID_PERIPH_COUNT 86 /**< \brief Max number of peripheral IDs */ +/*@}*/ + +/* ************************************************************************** */ +/** BASE ADDRESS DEFINITIONS FOR SAMD21E16L */ +/* ************************************************************************** */ +/** \defgroup SAMD21E16L_base Peripheral Base Address Definitions */ +/*@{*/ + +#if defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__) +#define AC (0x42004400UL) /**< \brief (AC) APB Base Address */ +#define AC1 (0x42005400UL) /**< \brief (AC1) APB Base Address */ +#define ADC (0x42004000UL) /**< \brief (ADC) APB Base Address */ +#define DAC (0x42004800UL) /**< \brief (DAC) APB Base Address */ +#define DMAC (0x41004800UL) /**< \brief (DMAC) APB Base Address */ +#define DSU (0x41002000UL) /**< \brief (DSU) APB Base Address */ +#define EIC (0x40001800UL) /**< \brief (EIC) APB Base Address */ +#define EVSYS (0x42000400UL) /**< \brief (EVSYS) APB Base Address */ +#define GCLK (0x40000C00UL) /**< \brief (GCLK) APB Base Address */ +#define SBMATRIX (0x41007000UL) /**< \brief (SBMATRIX) APB Base Address */ +#define MTB (0x41006000UL) /**< \brief (MTB) APB Base Address */ +#define NVMCTRL_AUX3 (0x0080A000UL) /**< \brief (NVMCTRL) AUX3 Base Address */ +#define NVMCTRL (0x41004000UL) /**< \brief (NVMCTRL) APB Base Address */ +#define NVMCTRL_CAL (0x00800000UL) /**< \brief (NVMCTRL) CAL Base Address */ +#define NVMCTRL_LOCKBIT (0x00802000UL) /**< \brief (NVMCTRL) LOCKBIT Base Address */ +#define NVMCTRL_OTP1 (0x00806000UL) /**< \brief (NVMCTRL) OTP1 Base Address */ +#define NVMCTRL_OTP2 (0x00806008UL) /**< \brief (NVMCTRL) OTP2 Base Address */ +#define NVMCTRL_OTP4 (0x00806020UL) /**< \brief (NVMCTRL) OTP4 Base Address */ +#define NVMCTRL_TEMP_LOG (0x00806030UL) /**< \brief (NVMCTRL) TEMP_LOG Base Address */ +#define NVMCTRL_USER (0x00804000UL) /**< \brief (NVMCTRL) USER Base Address */ +#define PAC0 (0x40000000UL) /**< \brief (PAC0) APB Base Address */ +#define PAC1 (0x41000000UL) /**< \brief (PAC1) APB Base Address */ +#define PAC2 (0x42000000UL) /**< \brief (PAC2) APB Base Address */ +#define PM (0x40000400UL) /**< \brief (PM) APB Base Address */ +#define PORT (0x41004400UL) /**< \brief (PORT) APB Base Address */ +#define PORT_IOBUS (0x60000000UL) /**< \brief (PORT) IOBUS Base Address */ +#define RTC (0x40001400UL) /**< \brief (RTC) APB Base Address */ +#define SERCOM0 (0x42000800UL) /**< \brief (SERCOM0) APB Base Address */ +#define SERCOM1 (0x42000C00UL) /**< \brief (SERCOM1) APB Base Address */ +#define SERCOM2 (0x42001000UL) /**< \brief (SERCOM2) APB Base Address */ +#define SERCOM3 (0x42001400UL) /**< \brief (SERCOM3) APB Base Address */ +#define SYSCTRL (0x40000800UL) /**< \brief (SYSCTRL) APB Base Address */ +#define TC3 (0x42002C00UL) /**< \brief (TC3) APB Base Address */ +#define TC4 (0x42003000UL) /**< \brief (TC4) APB Base Address */ +#define TC5 (0x42003400UL) /**< \brief (TC5) APB Base Address */ +#define TCC0 (0x42002000UL) /**< \brief (TCC0) APB Base Address */ +#define TCC1 (0x42002400UL) /**< \brief (TCC1) APB Base Address */ +#define TCC2 (0x42002800UL) /**< \brief (TCC2) APB Base Address */ +#define WDT (0x40001000UL) /**< \brief (WDT) APB Base Address */ +#else +#define AC ((Ac *)0x42004400UL) /**< \brief (AC) APB Base Address */ +#define AC1 ((Ac *)0x42005400UL) /**< \brief (AC1) APB Base Address */ +#define AC_INST_NUM 2 /**< \brief (AC) Number of instances */ +#define AC_INSTS { AC, AC1 } /**< \brief (AC) Instances List */ + +#define ADC ((Adc *)0x42004000UL) /**< \brief (ADC) APB Base Address */ +#define ADC_INST_NUM 1 /**< \brief (ADC) Number of instances */ +#define ADC_INSTS { ADC } /**< \brief (ADC) Instances List */ + +#define DAC ((Dac *)0x42004800UL) /**< \brief (DAC) APB Base Address */ +#define DAC_INST_NUM 1 /**< \brief (DAC) Number of instances */ +#define DAC_INSTS { DAC } /**< \brief (DAC) Instances List */ + +#define DMAC ((Dmac *)0x41004800UL) /**< \brief (DMAC) APB Base Address */ +#define DMAC_INST_NUM 1 /**< \brief (DMAC) Number of instances */ +#define DMAC_INSTS { DMAC } /**< \brief (DMAC) Instances List */ + +#define DSU ((Dsu *)0x41002000UL) /**< \brief (DSU) APB Base Address */ +#define DSU_INST_NUM 1 /**< \brief (DSU) Number of instances */ +#define DSU_INSTS { DSU } /**< \brief (DSU) Instances List */ + +#define EIC ((Eic *)0x40001800UL) /**< \brief (EIC) APB Base Address */ +#define EIC_INST_NUM 1 /**< \brief (EIC) Number of instances */ +#define EIC_INSTS { EIC } /**< \brief (EIC) Instances List */ + +#define EVSYS ((Evsys *)0x42000400UL) /**< \brief (EVSYS) APB Base Address */ +#define EVSYS_INST_NUM 1 /**< \brief (EVSYS) Number of instances */ +#define EVSYS_INSTS { EVSYS } /**< \brief (EVSYS) Instances List */ + +#define GCLK ((Gclk *)0x40000C00UL) /**< \brief (GCLK) APB Base Address */ +#define GCLK_INST_NUM 1 /**< \brief (GCLK) Number of instances */ +#define GCLK_INSTS { GCLK } /**< \brief (GCLK) Instances List */ + +#define SBMATRIX ((Hmatrixb *)0x41007000UL) /**< \brief (SBMATRIX) APB Base Address */ +#define HMATRIXB_INST_NUM 1 /**< \brief (HMATRIXB) Number of instances */ +#define HMATRIXB_INSTS { SBMATRIX } /**< \brief (HMATRIXB) Instances List */ + +#define MTB ((Mtb *)0x41006000UL) /**< \brief (MTB) APB Base Address */ +#define MTB_INST_NUM 1 /**< \brief (MTB) Number of instances */ +#define MTB_INSTS { MTB } /**< \brief (MTB) Instances List */ + +#define NVMCTRL_AUX3 (0x0080A000UL) /**< \brief (NVMCTRL) AUX3 Base Address */ +#define NVMCTRL ((Nvmctrl *)0x41004000UL) /**< \brief (NVMCTRL) APB Base Address */ +#define NVMCTRL_CAL (0x00800000UL) /**< \brief (NVMCTRL) CAL Base Address */ +#define NVMCTRL_LOCKBIT (0x00802000UL) /**< \brief (NVMCTRL) LOCKBIT Base Address */ +#define NVMCTRL_OTP1 (0x00806000UL) /**< \brief (NVMCTRL) OTP1 Base Address */ +#define NVMCTRL_OTP2 (0x00806008UL) /**< \brief (NVMCTRL) OTP2 Base Address */ +#define NVMCTRL_OTP4 (0x00806020UL) /**< \brief (NVMCTRL) OTP4 Base Address */ +#define NVMCTRL_TEMP_LOG (0x00806030UL) /**< \brief (NVMCTRL) TEMP_LOG Base Address */ +#define NVMCTRL_USER (0x00804000UL) /**< \brief (NVMCTRL) USER Base Address */ +#define NVMCTRL_INST_NUM 1 /**< \brief (NVMCTRL) Number of instances */ +#define NVMCTRL_INSTS { NVMCTRL } /**< \brief (NVMCTRL) Instances List */ + +#define PAC0 ((Pac *)0x40000000UL) /**< \brief (PAC0) APB Base Address */ +#define PAC1 ((Pac *)0x41000000UL) /**< \brief (PAC1) APB Base Address */ +#define PAC2 ((Pac *)0x42000000UL) /**< \brief (PAC2) APB Base Address */ +#define PAC_INST_NUM 3 /**< \brief (PAC) Number of instances */ +#define PAC_INSTS { PAC0, PAC1, PAC2 } /**< \brief (PAC) Instances List */ + +#define PM ((Pm *)0x40000400UL) /**< \brief (PM) APB Base Address */ +#define PM_INST_NUM 1 /**< \brief (PM) Number of instances */ +#define PM_INSTS { PM } /**< \brief (PM) Instances List */ + +#define PORT ((Port *)0x41004400UL) /**< \brief (PORT) APB Base Address */ +#define PORT_IOBUS ((Port *)0x60000000UL) /**< \brief (PORT) IOBUS Base Address */ +#define PORT_INST_NUM 1 /**< \brief (PORT) Number of instances */ +#define PORT_INSTS { PORT } /**< \brief (PORT) Instances List */ + +#define RTC ((Rtc *)0x40001400UL) /**< \brief (RTC) APB Base Address */ +#define RTC_INST_NUM 1 /**< \brief (RTC) Number of instances */ +#define RTC_INSTS { RTC } /**< \brief (RTC) Instances List */ + +#define SERCOM0 ((Sercom *)0x42000800UL) /**< \brief (SERCOM0) APB Base Address */ +#define SERCOM1 ((Sercom *)0x42000C00UL) /**< \brief (SERCOM1) APB Base Address */ +#define SERCOM2 ((Sercom *)0x42001000UL) /**< \brief (SERCOM2) APB Base Address */ +#define SERCOM3 ((Sercom *)0x42001400UL) /**< \brief (SERCOM3) APB Base Address */ +#define SERCOM_INST_NUM 4 /**< \brief (SERCOM) Number of instances */ +#define SERCOM_INSTS { SERCOM0, SERCOM1, SERCOM2, SERCOM3 } /**< \brief (SERCOM) Instances List */ + +#define SYSCTRL ((Sysctrl *)0x40000800UL) /**< \brief (SYSCTRL) APB Base Address */ +#define SYSCTRL_INST_NUM 1 /**< \brief (SYSCTRL) Number of instances */ +#define SYSCTRL_INSTS { SYSCTRL } /**< \brief (SYSCTRL) Instances List */ + +#define TC3 ((Tc *)0x42002C00UL) /**< \brief (TC3) APB Base Address */ +#define TC4 ((Tc *)0x42003000UL) /**< \brief (TC4) APB Base Address */ +#define TC5 ((Tc *)0x42003400UL) /**< \brief (TC5) APB Base Address */ +#define TC_INST_NUM 3 /**< \brief (TC) Number of instances */ +#define TC_INSTS { TC3, TC4, TC5 } /**< \brief (TC) Instances List */ + +#define TCC0 ((Tcc *)0x42002000UL) /**< \brief (TCC0) APB Base Address */ +#define TCC1 ((Tcc *)0x42002400UL) /**< \brief (TCC1) APB Base Address */ +#define TCC2 ((Tcc *)0x42002800UL) /**< \brief (TCC2) APB Base Address */ +#define TCC_INST_NUM 3 /**< \brief (TCC) Number of instances */ +#define TCC_INSTS { TCC0, TCC1, TCC2 } /**< \brief (TCC) Instances List */ + +#define WDT ((Wdt *)0x40001000UL) /**< \brief (WDT) APB Base Address */ +#define WDT_INST_NUM 1 /**< \brief (WDT) Number of instances */ +#define WDT_INSTS { WDT } /**< \brief (WDT) Instances List */ + +#endif /* (defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */ +/*@}*/ + +/* ************************************************************************** */ +/** PORT DEFINITIONS FOR SAMD21E16L */ +/* ************************************************************************** */ +/** \defgroup SAMD21E16L_port PORT Definitions */ +/*@{*/ + +#include "pio/samd21e16l.h" +/*@}*/ + +/* ************************************************************************** */ +/** MEMORY MAPPING DEFINITIONS FOR SAMD21E16L */ +/* ************************************************************************** */ + +#define FLASH_SIZE 0x10000UL /* 64 kB */ +#define FLASH_PAGE_SIZE 64 +#define FLASH_NB_OF_PAGES 1024 +#define FLASH_USER_PAGE_SIZE 64 +#define HMCRAMC0_SIZE 0x2000UL /* 8 kB */ + +#define FLASH_ADDR (0x00000000u) /**< FLASH base address */ +#define FLASH_USER_PAGE_ADDR (0x00800000u) /**< FLASH_USER_PAGE base address */ +#define HMCRAMC0_ADDR (0x20000000u) /**< HMCRAMC0 base address */ +#define HPB0_ADDR (0x40000000u) /**< HPB0 base address */ +#define HPB1_ADDR (0x41000000u) /**< HPB1 base address */ +#define HPB2_ADDR (0x42000000u) /**< HPB2 base address */ +#define PPB_ADDR (0xE0000000u) /**< PPB base address */ + +#define DSU_DID_RESETVALUE 0x1001143EUL +#define EIC_EXTINT_NUM 16 +#define NVMCTRL_RWW_EEPROM_SIZE 0x800UL /* 2 kB */ +#define PORT_GROUPS 2 +#define USB_HOST 0 + +/* ************************************************************************** */ +/** ELECTRICAL DEFINITIONS FOR SAMD21E16L */ +/* ************************************************************************** */ + + +#ifdef __cplusplus +} +#endif + +/*@}*/ + +#endif /* SAMD21E16L_H */ diff --git a/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/utils/cmsis/samd21/include/samd21e17a.h b/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/utils/cmsis/samd21/include/samd21e17a.h new file mode 100644 index 0000000..1d9db3d --- /dev/null +++ b/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/utils/cmsis/samd21/include/samd21e17a.h @@ -0,0 +1,547 @@ +/** + * \file + * + * \brief Header file for SAMD21E17A + * + * Copyright (c) 2017-2018 Microchip Technology Inc. and its subsidiaries. + * + * \asf_license_start + * + * \page License + * + * Subject to your compliance with these terms, you may use Microchip + * software and any derivatives exclusively with Microchip products. + * It is your responsibility to comply with third party license terms applicable + * to your use of third party software (including open source software) that + * may accompany Microchip software. + * + * THIS SOFTWARE IS SUPPLIED BY MICROCHIP "AS IS". NO WARRANTIES, + * WHETHER EXPRESS, IMPLIED OR STATUTORY, APPLY TO THIS SOFTWARE, + * INCLUDING ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, + * AND FITNESS FOR A PARTICULAR PURPOSE. IN NO EVENT WILL MICROCHIP BE + * LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL OR CONSEQUENTIAL + * LOSS, DAMAGE, COST OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE + * SOFTWARE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE + * POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT + * ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY + * RELATED TO THIS SOFTWARE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, + * THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THIS SOFTWARE. + * + * \asf_license_stop + * + */ + +#ifndef _SAMD21E17A_ +#define _SAMD21E17A_ + +/** + * \ingroup SAMD21_definitions + * \addtogroup SAMD21E17A_definitions SAMD21E17A definitions + * This file defines all structures and symbols for SAMD21E17A: + * - registers and bitfields + * - peripheral base address + * - peripheral ID + * - PIO definitions +*/ +/*@{*/ + +#ifdef __cplusplus + extern "C" { +#endif + +#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) +#include +#ifndef __cplusplus +typedef volatile const uint32_t RoReg; /**< Read only 32-bit register (volatile const unsigned int) */ +typedef volatile const uint16_t RoReg16; /**< Read only 16-bit register (volatile const unsigned int) */ +typedef volatile const uint8_t RoReg8; /**< Read only 8-bit register (volatile const unsigned int) */ +#else +typedef volatile uint32_t RoReg; /**< Read only 32-bit register (volatile const unsigned int) */ +typedef volatile uint16_t RoReg16; /**< Read only 16-bit register (volatile const unsigned int) */ +typedef volatile uint8_t RoReg8; /**< Read only 8-bit register (volatile const unsigned int) */ +#endif +typedef volatile uint32_t WoReg; /**< Write only 32-bit register (volatile unsigned int) */ +typedef volatile uint16_t WoReg16; /**< Write only 16-bit register (volatile unsigned int) */ +typedef volatile uint8_t WoReg8; /**< Write only 8-bit register (volatile unsigned int) */ +typedef volatile uint32_t RwReg; /**< Read-Write 32-bit register (volatile unsigned int) */ +typedef volatile uint16_t RwReg16; /**< Read-Write 16-bit register (volatile unsigned int) */ +typedef volatile uint8_t RwReg8; /**< Read-Write 8-bit register (volatile unsigned int) */ +#define CAST(type, value) ((type *)(value)) +#define REG_ACCESS(type, address) (*(type*)(address)) /**< C code: Register value */ +#else +#define CAST(type, value) (value) +#define REG_ACCESS(type, address) (address) /**< Assembly code: Register address */ +#endif + +/* ************************************************************************** */ +/** CMSIS DEFINITIONS FOR SAMD21E17A */ +/* ************************************************************************** */ +/** \defgroup SAMD21E17A_cmsis CMSIS Definitions */ +/*@{*/ + +/** Interrupt Number Definition */ +typedef enum IRQn +{ + /****** Cortex-M0+ Processor Exceptions Numbers ******************************/ + NonMaskableInt_IRQn = -14,/**< 2 Non Maskable Interrupt */ + HardFault_IRQn = -13,/**< 3 Cortex-M0+ Hard Fault Interrupt */ + SVCall_IRQn = -5, /**< 11 Cortex-M0+ SV Call Interrupt */ + PendSV_IRQn = -2, /**< 14 Cortex-M0+ Pend SV Interrupt */ + SysTick_IRQn = -1, /**< 15 Cortex-M0+ System Tick Interrupt */ + /****** SAMD21E17A-specific Interrupt Numbers ***********************/ + PM_IRQn = 0, /**< 0 SAMD21E17A Power Manager (PM) */ + SYSCTRL_IRQn = 1, /**< 1 SAMD21E17A System Control (SYSCTRL) */ + WDT_IRQn = 2, /**< 2 SAMD21E17A Watchdog Timer (WDT) */ + RTC_IRQn = 3, /**< 3 SAMD21E17A Real-Time Counter (RTC) */ + EIC_IRQn = 4, /**< 4 SAMD21E17A External Interrupt Controller (EIC) */ + NVMCTRL_IRQn = 5, /**< 5 SAMD21E17A Non-Volatile Memory Controller (NVMCTRL) */ + DMAC_IRQn = 6, /**< 6 SAMD21E17A Direct Memory Access Controller (DMAC) */ + USB_IRQn = 7, /**< 7 SAMD21E17A Universal Serial Bus (USB) */ + EVSYS_IRQn = 8, /**< 8 SAMD21E17A Event System Interface (EVSYS) */ + SERCOM0_IRQn = 9, /**< 9 SAMD21E17A Serial Communication Interface 0 (SERCOM0) */ + SERCOM1_IRQn = 10, /**< 10 SAMD21E17A Serial Communication Interface 1 (SERCOM1) */ + SERCOM2_IRQn = 11, /**< 11 SAMD21E17A Serial Communication Interface 2 (SERCOM2) */ + SERCOM3_IRQn = 12, /**< 12 SAMD21E17A Serial Communication Interface 3 (SERCOM3) */ + TCC0_IRQn = 15, /**< 15 SAMD21E17A Timer Counter Control 0 (TCC0) */ + TCC1_IRQn = 16, /**< 16 SAMD21E17A Timer Counter Control 1 (TCC1) */ + TCC2_IRQn = 17, /**< 17 SAMD21E17A Timer Counter Control 2 (TCC2) */ + TC3_IRQn = 18, /**< 18 SAMD21E17A Basic Timer Counter 3 (TC3) */ + TC4_IRQn = 19, /**< 19 SAMD21E17A Basic Timer Counter 4 (TC4) */ + TC5_IRQn = 20, /**< 20 SAMD21E17A Basic Timer Counter 5 (TC5) */ + ADC_IRQn = 23, /**< 23 SAMD21E17A Analog Digital Converter (ADC) */ + AC_IRQn = 24, /**< 24 SAMD21E17A Analog Comparators (AC) */ + DAC_IRQn = 25, /**< 25 SAMD21E17A Digital Analog Converter (DAC) */ + PTC_IRQn = 26, /**< 26 SAMD21E17A Peripheral Touch Controller (PTC) */ + I2S_IRQn = 27, /**< 27 SAMD21E17A Inter-IC Sound Interface (I2S) */ + + PERIPH_COUNT_IRQn = 28 /**< Number of peripheral IDs */ +} IRQn_Type; + +typedef struct _DeviceVectors +{ + /* Stack pointer */ + void* pvStack; + + /* Cortex-M handlers */ + void* pfnReset_Handler; + void* pfnNMI_Handler; + void* pfnHardFault_Handler; + void* pvReservedM12; + void* pvReservedM11; + void* pvReservedM10; + void* pvReservedM9; + void* pvReservedM8; + void* pvReservedM7; + void* pvReservedM6; + void* pfnSVC_Handler; + void* pvReservedM4; + void* pvReservedM3; + void* pfnPendSV_Handler; + void* pfnSysTick_Handler; + + /* Peripheral handlers */ + void* pfnPM_Handler; /* 0 Power Manager */ + void* pfnSYSCTRL_Handler; /* 1 System Control */ + void* pfnWDT_Handler; /* 2 Watchdog Timer */ + void* pfnRTC_Handler; /* 3 Real-Time Counter */ + void* pfnEIC_Handler; /* 4 External Interrupt Controller */ + void* pfnNVMCTRL_Handler; /* 5 Non-Volatile Memory Controller */ + void* pfnDMAC_Handler; /* 6 Direct Memory Access Controller */ + void* pfnUSB_Handler; /* 7 Universal Serial Bus */ + void* pfnEVSYS_Handler; /* 8 Event System Interface */ + void* pfnSERCOM0_Handler; /* 9 Serial Communication Interface 0 */ + void* pfnSERCOM1_Handler; /* 10 Serial Communication Interface 1 */ + void* pfnSERCOM2_Handler; /* 11 Serial Communication Interface 2 */ + void* pfnSERCOM3_Handler; /* 12 Serial Communication Interface 3 */ + void* pvReserved13; + void* pvReserved14; + void* pfnTCC0_Handler; /* 15 Timer Counter Control 0 */ + void* pfnTCC1_Handler; /* 16 Timer Counter Control 1 */ + void* pfnTCC2_Handler; /* 17 Timer Counter Control 2 */ + void* pfnTC3_Handler; /* 18 Basic Timer Counter 3 */ + void* pfnTC4_Handler; /* 19 Basic Timer Counter 4 */ + void* pfnTC5_Handler; /* 20 Basic Timer Counter 5 */ + void* pvReserved21; + void* pvReserved22; + void* pfnADC_Handler; /* 23 Analog Digital Converter */ + void* pfnAC_Handler; /* 24 Analog Comparators */ + void* pfnDAC_Handler; /* 25 Digital Analog Converter */ + void* pfnPTC_Handler; /* 26 Peripheral Touch Controller */ + void* pfnI2S_Handler; /* 27 Inter-IC Sound Interface */ + void* pvReserved28; +} DeviceVectors; + +/* Cortex-M0+ processor handlers */ +void Reset_Handler ( void ); +void NMI_Handler ( void ); +void HardFault_Handler ( void ); +void SVC_Handler ( void ); +void PendSV_Handler ( void ); +void SysTick_Handler ( void ); + +/* Peripherals handlers */ +void PM_Handler ( void ); +void SYSCTRL_Handler ( void ); +void WDT_Handler ( void ); +void RTC_Handler ( void ); +void EIC_Handler ( void ); +void NVMCTRL_Handler ( void ); +void DMAC_Handler ( void ); +void USB_Handler ( void ); +void EVSYS_Handler ( void ); +void SERCOM0_Handler ( void ); +void SERCOM1_Handler ( void ); +void SERCOM2_Handler ( void ); +void SERCOM3_Handler ( void ); +void TCC0_Handler ( void ); +void TCC1_Handler ( void ); +void TCC2_Handler ( void ); +void TC3_Handler ( void ); +void TC4_Handler ( void ); +void TC5_Handler ( void ); +void ADC_Handler ( void ); +void AC_Handler ( void ); +void DAC_Handler ( void ); +void PTC_Handler ( void ); +void I2S_Handler ( void ); + +/* + * \brief Configuration of the Cortex-M0+ Processor and Core Peripherals + */ + +#define LITTLE_ENDIAN 1 +#define __CM0PLUS_REV 1 /*!< Core revision r0p1 */ +#define __MPU_PRESENT 0 /*!< MPU present or not */ +#define __NVIC_PRIO_BITS 2 /*!< Number of bits used for Priority Levels */ +#define __VTOR_PRESENT 1 /*!< VTOR present or not */ +#define __Vendor_SysTickConfig 0 /*!< Set to 1 if different SysTick Config is used */ + +/** + * \brief CMSIS includes + */ + +#include +#if !defined DONT_USE_CMSIS_INIT +#include "system_samd21.h" +#endif /* DONT_USE_CMSIS_INIT */ + +/*@}*/ + +/* ************************************************************************** */ +/** SOFTWARE PERIPHERAL API DEFINITION FOR SAMD21E17A */ +/* ************************************************************************** */ +/** \defgroup SAMD21E17A_api Peripheral Software API */ +/*@{*/ + +#include "component/ac.h" +#include "component/adc.h" +#include "component/dac.h" +#include "component/dmac.h" +#include "component/dsu.h" +#include "component/eic.h" +#include "component/evsys.h" +#include "component/gclk.h" +#include "component/hmatrixb.h" +#include "component/i2s.h" +#include "component/mtb.h" +#include "component/nvmctrl.h" +#include "component/pac.h" +#include "component/pm.h" +#include "component/port.h" +#include "component/rtc.h" +#include "component/sercom.h" +#include "component/sysctrl.h" +#include "component/tc.h" +#include "component/tcc.h" +#include "component/usb.h" +#include "component/wdt.h" +/*@}*/ + +/* ************************************************************************** */ +/** REGISTERS ACCESS DEFINITIONS FOR SAMD21E17A */ +/* ************************************************************************** */ +/** \defgroup SAMD21E17A_reg Registers Access Definitions */ +/*@{*/ + +#include "instance/ac.h" +#include "instance/adc.h" +#include "instance/dac.h" +#include "instance/dmac.h" +#include "instance/dsu.h" +#include "instance/eic.h" +#include "instance/evsys.h" +#include "instance/gclk.h" +#include "instance/sbmatrix.h" +#include "instance/i2s.h" +#include "instance/mtb.h" +#include "instance/nvmctrl.h" +#include "instance/pac0.h" +#include "instance/pac1.h" +#include "instance/pac2.h" +#include "instance/pm.h" +#include "instance/port.h" +#include "instance/rtc.h" +#include "instance/sercom0.h" +#include "instance/sercom1.h" +#include "instance/sercom2.h" +#include "instance/sercom3.h" +#include "instance/sysctrl.h" +#include "instance/tc3.h" +#include "instance/tc4.h" +#include "instance/tc5.h" +#include "instance/tcc0.h" +#include "instance/tcc1.h" +#include "instance/tcc2.h" +#include "instance/usb.h" +#include "instance/wdt.h" +/*@}*/ + +/* ************************************************************************** */ +/** PERIPHERAL ID DEFINITIONS FOR SAMD21E17A */ +/* ************************************************************************** */ +/** \defgroup SAMD21E17A_id Peripheral Ids Definitions */ +/*@{*/ + +// Peripheral instances on HPB0 bridge +#define ID_PAC0 0 /**< \brief Peripheral Access Controller 0 (PAC0) */ +#define ID_PM 1 /**< \brief Power Manager (PM) */ +#define ID_SYSCTRL 2 /**< \brief System Control (SYSCTRL) */ +#define ID_GCLK 3 /**< \brief Generic Clock Generator (GCLK) */ +#define ID_WDT 4 /**< \brief Watchdog Timer (WDT) */ +#define ID_RTC 5 /**< \brief Real-Time Counter (RTC) */ +#define ID_EIC 6 /**< \brief External Interrupt Controller (EIC) */ + +// Peripheral instances on HPB1 bridge +#define ID_PAC1 32 /**< \brief Peripheral Access Controller 1 (PAC1) */ +#define ID_DSU 33 /**< \brief Device Service Unit (DSU) */ +#define ID_NVMCTRL 34 /**< \brief Non-Volatile Memory Controller (NVMCTRL) */ +#define ID_PORT 35 /**< \brief Port Module (PORT) */ +#define ID_DMAC 36 /**< \brief Direct Memory Access Controller (DMAC) */ +#define ID_USB 37 /**< \brief Universal Serial Bus (USB) */ +#define ID_MTB 38 /**< \brief Cortex-M0+ Micro-Trace Buffer (MTB) */ +#define ID_SBMATRIX 39 /**< \brief HSB Matrix (SBMATRIX) */ + +// Peripheral instances on HPB2 bridge +#define ID_PAC2 64 /**< \brief Peripheral Access Controller 2 (PAC2) */ +#define ID_EVSYS 65 /**< \brief Event System Interface (EVSYS) */ +#define ID_SERCOM0 66 /**< \brief Serial Communication Interface 0 (SERCOM0) */ +#define ID_SERCOM1 67 /**< \brief Serial Communication Interface 1 (SERCOM1) */ +#define ID_SERCOM2 68 /**< \brief Serial Communication Interface 2 (SERCOM2) */ +#define ID_SERCOM3 69 /**< \brief Serial Communication Interface 3 (SERCOM3) */ +#define ID_TCC0 72 /**< \brief Timer Counter Control 0 (TCC0) */ +#define ID_TCC1 73 /**< \brief Timer Counter Control 1 (TCC1) */ +#define ID_TCC2 74 /**< \brief Timer Counter Control 2 (TCC2) */ +#define ID_TC3 75 /**< \brief Basic Timer Counter 3 (TC3) */ +#define ID_TC4 76 /**< \brief Basic Timer Counter 4 (TC4) */ +#define ID_TC5 77 /**< \brief Basic Timer Counter 5 (TC5) */ +#define ID_ADC 80 /**< \brief Analog Digital Converter (ADC) */ +#define ID_AC 81 /**< \brief Analog Comparators (AC) */ +#define ID_DAC 82 /**< \brief Digital Analog Converter (DAC) */ +#define ID_PTC 83 /**< \brief Peripheral Touch Controller (PTC) */ +#define ID_I2S 84 /**< \brief Inter-IC Sound Interface (I2S) */ + +#define ID_PERIPH_COUNT 85 /**< \brief Max number of peripheral IDs */ +/*@}*/ + +/* ************************************************************************** */ +/** BASE ADDRESS DEFINITIONS FOR SAMD21E17A */ +/* ************************************************************************** */ +/** \defgroup SAMD21E17A_base Peripheral Base Address Definitions */ +/*@{*/ + +#if defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__) +#define AC (0x42004400UL) /**< \brief (AC) APB Base Address */ +#define ADC (0x42004000UL) /**< \brief (ADC) APB Base Address */ +#define DAC (0x42004800UL) /**< \brief (DAC) APB Base Address */ +#define DMAC (0x41004800UL) /**< \brief (DMAC) APB Base Address */ +#define DSU (0x41002000UL) /**< \brief (DSU) APB Base Address */ +#define EIC (0x40001800UL) /**< \brief (EIC) APB Base Address */ +#define EVSYS (0x42000400UL) /**< \brief (EVSYS) APB Base Address */ +#define GCLK (0x40000C00UL) /**< \brief (GCLK) APB Base Address */ +#define SBMATRIX (0x41007000UL) /**< \brief (SBMATRIX) APB Base Address */ +#define I2S (0x42005000UL) /**< \brief (I2S) APB Base Address */ +#define MTB (0x41006000UL) /**< \brief (MTB) APB Base Address */ +#define NVMCTRL (0x41004000UL) /**< \brief (NVMCTRL) APB Base Address */ +#define NVMCTRL_CAL (0x00800000UL) /**< \brief (NVMCTRL) CAL Base Address */ +#define NVMCTRL_LOCKBIT (0x00802000UL) /**< \brief (NVMCTRL) LOCKBIT Base Address */ +#define NVMCTRL_OTP1 (0x00806000UL) /**< \brief (NVMCTRL) OTP1 Base Address */ +#define NVMCTRL_OTP2 (0x00806008UL) /**< \brief (NVMCTRL) OTP2 Base Address */ +#define NVMCTRL_OTP4 (0x00806020UL) /**< \brief (NVMCTRL) OTP4 Base Address */ +#define NVMCTRL_TEMP_LOG (0x00806030UL) /**< \brief (NVMCTRL) TEMP_LOG Base Address */ +#define NVMCTRL_USER (0x00804000UL) /**< \brief (NVMCTRL) USER Base Address */ +#define PAC0 (0x40000000UL) /**< \brief (PAC0) APB Base Address */ +#define PAC1 (0x41000000UL) /**< \brief (PAC1) APB Base Address */ +#define PAC2 (0x42000000UL) /**< \brief (PAC2) APB Base Address */ +#define PM (0x40000400UL) /**< \brief (PM) APB Base Address */ +#define PORT (0x41004400UL) /**< \brief (PORT) APB Base Address */ +#define PORT_IOBUS (0x60000000UL) /**< \brief (PORT) IOBUS Base Address */ +#define RTC (0x40001400UL) /**< \brief (RTC) APB Base Address */ +#define SERCOM0 (0x42000800UL) /**< \brief (SERCOM0) APB Base Address */ +#define SERCOM1 (0x42000C00UL) /**< \brief (SERCOM1) APB Base Address */ +#define SERCOM2 (0x42001000UL) /**< \brief (SERCOM2) APB Base Address */ +#define SERCOM3 (0x42001400UL) /**< \brief (SERCOM3) APB Base Address */ +#define SYSCTRL (0x40000800UL) /**< \brief (SYSCTRL) APB Base Address */ +#define TC3 (0x42002C00UL) /**< \brief (TC3) APB Base Address */ +#define TC4 (0x42003000UL) /**< \brief (TC4) APB Base Address */ +#define TC5 (0x42003400UL) /**< \brief (TC5) APB Base Address */ +#define TCC0 (0x42002000UL) /**< \brief (TCC0) APB Base Address */ +#define TCC1 (0x42002400UL) /**< \brief (TCC1) APB Base Address */ +#define TCC2 (0x42002800UL) /**< \brief (TCC2) APB Base Address */ +#define USB (0x41005000UL) /**< \brief (USB) APB Base Address */ +#define WDT (0x40001000UL) /**< \brief (WDT) APB Base Address */ +#else +#define AC ((Ac *)0x42004400UL) /**< \brief (AC) APB Base Address */ +#define AC_INST_NUM 1 /**< \brief (AC) Number of instances */ +#define AC_INSTS { AC } /**< \brief (AC) Instances List */ + +#define ADC ((Adc *)0x42004000UL) /**< \brief (ADC) APB Base Address */ +#define ADC_INST_NUM 1 /**< \brief (ADC) Number of instances */ +#define ADC_INSTS { ADC } /**< \brief (ADC) Instances List */ + +#define DAC ((Dac *)0x42004800UL) /**< \brief (DAC) APB Base Address */ +#define DAC_INST_NUM 1 /**< \brief (DAC) Number of instances */ +#define DAC_INSTS { DAC } /**< \brief (DAC) Instances List */ + +#define DMAC ((Dmac *)0x41004800UL) /**< \brief (DMAC) APB Base Address */ +#define DMAC_INST_NUM 1 /**< \brief (DMAC) Number of instances */ +#define DMAC_INSTS { DMAC } /**< \brief (DMAC) Instances List */ + +#define DSU ((Dsu *)0x41002000UL) /**< \brief (DSU) APB Base Address */ +#define DSU_INST_NUM 1 /**< \brief (DSU) Number of instances */ +#define DSU_INSTS { DSU } /**< \brief (DSU) Instances List */ + +#define EIC ((Eic *)0x40001800UL) /**< \brief (EIC) APB Base Address */ +#define EIC_INST_NUM 1 /**< \brief (EIC) Number of instances */ +#define EIC_INSTS { EIC } /**< \brief (EIC) Instances List */ + +#define EVSYS ((Evsys *)0x42000400UL) /**< \brief (EVSYS) APB Base Address */ +#define EVSYS_INST_NUM 1 /**< \brief (EVSYS) Number of instances */ +#define EVSYS_INSTS { EVSYS } /**< \brief (EVSYS) Instances List */ + +#define GCLK ((Gclk *)0x40000C00UL) /**< \brief (GCLK) APB Base Address */ +#define GCLK_INST_NUM 1 /**< \brief (GCLK) Number of instances */ +#define GCLK_INSTS { GCLK } /**< \brief (GCLK) Instances List */ + +#define SBMATRIX ((Hmatrixb *)0x41007000UL) /**< \brief (SBMATRIX) APB Base Address */ +#define HMATRIXB_INST_NUM 1 /**< \brief (HMATRIXB) Number of instances */ +#define HMATRIXB_INSTS { SBMATRIX } /**< \brief (HMATRIXB) Instances List */ + +#define I2S ((I2s *)0x42005000UL) /**< \brief (I2S) APB Base Address */ +#define I2S_INST_NUM 1 /**< \brief (I2S) Number of instances */ +#define I2S_INSTS { I2S } /**< \brief (I2S) Instances List */ + +#define MTB ((Mtb *)0x41006000UL) /**< \brief (MTB) APB Base Address */ +#define MTB_INST_NUM 1 /**< \brief (MTB) Number of instances */ +#define MTB_INSTS { MTB } /**< \brief (MTB) Instances List */ + +#define NVMCTRL ((Nvmctrl *)0x41004000UL) /**< \brief (NVMCTRL) APB Base Address */ +#define NVMCTRL_CAL (0x00800000UL) /**< \brief (NVMCTRL) CAL Base Address */ +#define NVMCTRL_LOCKBIT (0x00802000UL) /**< \brief (NVMCTRL) LOCKBIT Base Address */ +#define NVMCTRL_OTP1 (0x00806000UL) /**< \brief (NVMCTRL) OTP1 Base Address */ +#define NVMCTRL_OTP2 (0x00806008UL) /**< \brief (NVMCTRL) OTP2 Base Address */ +#define NVMCTRL_OTP4 (0x00806020UL) /**< \brief (NVMCTRL) OTP4 Base Address */ +#define NVMCTRL_TEMP_LOG (0x00806030UL) /**< \brief (NVMCTRL) TEMP_LOG Base Address */ +#define NVMCTRL_USER (0x00804000UL) /**< \brief (NVMCTRL) USER Base Address */ +#define NVMCTRL_INST_NUM 1 /**< \brief (NVMCTRL) Number of instances */ +#define NVMCTRL_INSTS { NVMCTRL } /**< \brief (NVMCTRL) Instances List */ + +#define PAC0 ((Pac *)0x40000000UL) /**< \brief (PAC0) APB Base Address */ +#define PAC1 ((Pac *)0x41000000UL) /**< \brief (PAC1) APB Base Address */ +#define PAC2 ((Pac *)0x42000000UL) /**< \brief (PAC2) APB Base Address */ +#define PAC_INST_NUM 3 /**< \brief (PAC) Number of instances */ +#define PAC_INSTS { PAC0, PAC1, PAC2 } /**< \brief (PAC) Instances List */ + +#define PM ((Pm *)0x40000400UL) /**< \brief (PM) APB Base Address */ +#define PM_INST_NUM 1 /**< \brief (PM) Number of instances */ +#define PM_INSTS { PM } /**< \brief (PM) Instances List */ + +#define PORT ((Port *)0x41004400UL) /**< \brief (PORT) APB Base Address */ +#define PORT_IOBUS ((Port *)0x60000000UL) /**< \brief (PORT) IOBUS Base Address */ +#define PORT_INST_NUM 1 /**< \brief (PORT) Number of instances */ +#define PORT_INSTS { PORT } /**< \brief (PORT) Instances List */ + +#define PTC_GCLK_ID 34 +#define PTC_INST_NUM 1 /**< \brief (PTC) Number of instances */ +#define PTC_INSTS { PTC } /**< \brief (PTC) Instances List */ + +#define RTC ((Rtc *)0x40001400UL) /**< \brief (RTC) APB Base Address */ +#define RTC_INST_NUM 1 /**< \brief (RTC) Number of instances */ +#define RTC_INSTS { RTC } /**< \brief (RTC) Instances List */ + +#define SERCOM0 ((Sercom *)0x42000800UL) /**< \brief (SERCOM0) APB Base Address */ +#define SERCOM1 ((Sercom *)0x42000C00UL) /**< \brief (SERCOM1) APB Base Address */ +#define SERCOM2 ((Sercom *)0x42001000UL) /**< \brief (SERCOM2) APB Base Address */ +#define SERCOM3 ((Sercom *)0x42001400UL) /**< \brief (SERCOM3) APB Base Address */ +#define SERCOM_INST_NUM 4 /**< \brief (SERCOM) Number of instances */ +#define SERCOM_INSTS { SERCOM0, SERCOM1, SERCOM2, SERCOM3 } /**< \brief (SERCOM) Instances List */ + +#define SYSCTRL ((Sysctrl *)0x40000800UL) /**< \brief (SYSCTRL) APB Base Address */ +#define SYSCTRL_INST_NUM 1 /**< \brief (SYSCTRL) Number of instances */ +#define SYSCTRL_INSTS { SYSCTRL } /**< \brief (SYSCTRL) Instances List */ + +#define TC3 ((Tc *)0x42002C00UL) /**< \brief (TC3) APB Base Address */ +#define TC4 ((Tc *)0x42003000UL) /**< \brief (TC4) APB Base Address */ +#define TC5 ((Tc *)0x42003400UL) /**< \brief (TC5) APB Base Address */ +#define TC_INST_NUM 3 /**< \brief (TC) Number of instances */ +#define TC_INSTS { TC3, TC4, TC5 } /**< \brief (TC) Instances List */ + +#define TCC0 ((Tcc *)0x42002000UL) /**< \brief (TCC0) APB Base Address */ +#define TCC1 ((Tcc *)0x42002400UL) /**< \brief (TCC1) APB Base Address */ +#define TCC2 ((Tcc *)0x42002800UL) /**< \brief (TCC2) APB Base Address */ +#define TCC_INST_NUM 3 /**< \brief (TCC) Number of instances */ +#define TCC_INSTS { TCC0, TCC1, TCC2 } /**< \brief (TCC) Instances List */ + +#define USB ((Usb *)0x41005000UL) /**< \brief (USB) APB Base Address */ +#define USB_INST_NUM 1 /**< \brief (USB) Number of instances */ +#define USB_INSTS { USB } /**< \brief (USB) Instances List */ + +#define WDT ((Wdt *)0x40001000UL) /**< \brief (WDT) APB Base Address */ +#define WDT_INST_NUM 1 /**< \brief (WDT) Number of instances */ +#define WDT_INSTS { WDT } /**< \brief (WDT) Instances List */ + +#endif /* (defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */ +/*@}*/ + +/* ************************************************************************** */ +/** PORT DEFINITIONS FOR SAMD21E17A */ +/* ************************************************************************** */ +/** \defgroup SAMD21E17A_port PORT Definitions */ +/*@{*/ + +#include "pio/samd21e17a.h" +/*@}*/ + +/* ************************************************************************** */ +/** MEMORY MAPPING DEFINITIONS FOR SAMD21E17A */ +/* ************************************************************************** */ + +#define FLASH_SIZE 0x20000UL /* 128 kB */ +#define FLASH_PAGE_SIZE 64 +#define FLASH_NB_OF_PAGES 2048 +#define FLASH_USER_PAGE_SIZE 64 +#define HMCRAMC0_SIZE 0x4000UL /* 16 kB */ + +#define FLASH_ADDR (0x00000000u) /**< FLASH base address */ +#define FLASH_USER_PAGE_ADDR (0x00800000u) /**< FLASH_USER_PAGE base address */ +#define HMCRAMC0_ADDR (0x20000000u) /**< HMCRAMC0 base address */ +#define HPB0_ADDR (0x40000000u) /**< HPB0 base address */ +#define HPB1_ADDR (0x41000000u) /**< HPB1 base address */ +#define HPB2_ADDR (0x42000000u) /**< HPB2 base address */ +#define PPB_ADDR (0xE0000000u) /**< PPB base address */ + +#define DSU_DID_RESETVALUE 0x1001000BUL +#define EIC_EXTINT_NUM 16 +#define PORT_GROUPS 1 + +/* ************************************************************************** */ +/** ELECTRICAL DEFINITIONS FOR SAMD21E17A */ +/* ************************************************************************** */ + + +#ifdef __cplusplus +} +#endif + +/*@}*/ + +#endif /* SAMD21E17A_H */ diff --git a/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/utils/cmsis/samd21/include/samd21e17d.h b/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/utils/cmsis/samd21/include/samd21e17d.h new file mode 100644 index 0000000..3dcd735 --- /dev/null +++ b/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/utils/cmsis/samd21/include/samd21e17d.h @@ -0,0 +1,574 @@ +/** + * \file + * + * \brief Header file for SAMD21E17D + * + * Copyright (c) 2018 Microchip Technology Inc. and its subsidiaries. + * + * \asf_license_start + * + * \page License + * + * Subject to your compliance with these terms, you may use Microchip + * software and any derivatives exclusively with Microchip products. + * It is your responsibility to comply with third party license terms applicable + * to your use of third party software (including open source software) that + * may accompany Microchip software. + * + * THIS SOFTWARE IS SUPPLIED BY MICROCHIP "AS IS". NO WARRANTIES, + * WHETHER EXPRESS, IMPLIED OR STATUTORY, APPLY TO THIS SOFTWARE, + * INCLUDING ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, + * AND FITNESS FOR A PARTICULAR PURPOSE. IN NO EVENT WILL MICROCHIP BE + * LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL OR CONSEQUENTIAL + * LOSS, DAMAGE, COST OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE + * SOFTWARE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE + * POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT + * ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY + * RELATED TO THIS SOFTWARE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, + * THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THIS SOFTWARE. + * + * \asf_license_stop + * + */ + +#ifndef _SAMD21E17D_ +#define _SAMD21E17D_ + +/** + * \ingroup SAMD21_definitions + * \addtogroup SAMD21E17D_definitions SAMD21E17D definitions + * This file defines all structures and symbols for SAMD21E17D: + * - registers and bitfields + * - peripheral base address + * - peripheral ID + * - PIO definitions +*/ +/*@{*/ + +#ifdef __cplusplus + extern "C" { +#endif + +#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) +#include +#ifndef __cplusplus +typedef volatile const uint32_t RoReg; /**< Read only 32-bit register (volatile const unsigned int) */ +typedef volatile const uint16_t RoReg16; /**< Read only 16-bit register (volatile const unsigned int) */ +typedef volatile const uint8_t RoReg8; /**< Read only 8-bit register (volatile const unsigned int) */ +#else +typedef volatile uint32_t RoReg; /**< Read only 32-bit register (volatile const unsigned int) */ +typedef volatile uint16_t RoReg16; /**< Read only 16-bit register (volatile const unsigned int) */ +typedef volatile uint8_t RoReg8; /**< Read only 8-bit register (volatile const unsigned int) */ +#endif +typedef volatile uint32_t WoReg; /**< Write only 32-bit register (volatile unsigned int) */ +typedef volatile uint16_t WoReg16; /**< Write only 16-bit register (volatile unsigned int) */ +typedef volatile uint8_t WoReg8; /**< Write only 8-bit register (volatile unsigned int) */ +typedef volatile uint32_t RwReg; /**< Read-Write 32-bit register (volatile unsigned int) */ +typedef volatile uint16_t RwReg16; /**< Read-Write 16-bit register (volatile unsigned int) */ +typedef volatile uint8_t RwReg8; /**< Read-Write 8-bit register (volatile unsigned int) */ +#endif + +#if !defined(SKIP_INTEGER_LITERALS) +#if defined(_U_) || defined(_L_) || defined(_UL_) + #error "Integer Literals macros already defined elsewhere" +#endif + +#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) +/* Macros that deal with adding suffixes to integer literal constants for C/C++ */ +#define _U_(x) x ## U /**< C code: Unsigned integer literal constant value */ +#define _L_(x) x ## L /**< C code: Long integer literal constant value */ +#define _UL_(x) x ## UL /**< C code: Unsigned Long integer literal constant value */ +#else /* Assembler */ +#define _U_(x) x /**< Assembler: Unsigned integer literal constant value */ +#define _L_(x) x /**< Assembler: Long integer literal constant value */ +#define _UL_(x) x /**< Assembler: Unsigned Long integer literal constant value */ +#endif /* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */ +#endif /* SKIP_INTEGER_LITERALS */ + +/* ************************************************************************** */ +/** CMSIS DEFINITIONS FOR SAMD21E17D */ +/* ************************************************************************** */ +/** \defgroup SAMD21E17D_cmsis CMSIS Definitions */ +/*@{*/ + +/** Interrupt Number Definition */ +typedef enum IRQn +{ + /****** Cortex-M0+ Processor Exceptions Numbers ******************************/ + NonMaskableInt_IRQn = -14,/**< 2 Non Maskable Interrupt */ + HardFault_IRQn = -13,/**< 3 Cortex-M0+ Hard Fault Interrupt */ + SVCall_IRQn = -5, /**< 11 Cortex-M0+ SV Call Interrupt */ + PendSV_IRQn = -2, /**< 14 Cortex-M0+ Pend SV Interrupt */ + SysTick_IRQn = -1, /**< 15 Cortex-M0+ System Tick Interrupt */ + /****** SAMD21E17D-specific Interrupt Numbers ***********************/ + PM_IRQn = 0, /**< 0 SAMD21E17D Power Manager (PM) */ + SYSCTRL_IRQn = 1, /**< 1 SAMD21E17D System Control (SYSCTRL) */ + WDT_IRQn = 2, /**< 2 SAMD21E17D Watchdog Timer (WDT) */ + RTC_IRQn = 3, /**< 3 SAMD21E17D Real-Time Counter (RTC) */ + EIC_IRQn = 4, /**< 4 SAMD21E17D External Interrupt Controller (EIC) */ + NVMCTRL_IRQn = 5, /**< 5 SAMD21E17D Non-Volatile Memory Controller (NVMCTRL) */ + DMAC_IRQn = 6, /**< 6 SAMD21E17D Direct Memory Access Controller (DMAC) */ + USB_IRQn = 7, /**< 7 SAMD21E17D Universal Serial Bus (USB) */ + EVSYS_IRQn = 8, /**< 8 SAMD21E17D Event System Interface (EVSYS) */ + SERCOM0_IRQn = 9, /**< 9 SAMD21E17D Serial Communication Interface 0 (SERCOM0) */ + SERCOM1_IRQn = 10, /**< 10 SAMD21E17D Serial Communication Interface 1 (SERCOM1) */ + SERCOM2_IRQn = 11, /**< 11 SAMD21E17D Serial Communication Interface 2 (SERCOM2) */ + SERCOM3_IRQn = 12, /**< 12 SAMD21E17D Serial Communication Interface 3 (SERCOM3) */ + TCC0_IRQn = 15, /**< 15 SAMD21E17D Timer Counter Control 0 (TCC0) */ + TCC1_IRQn = 16, /**< 16 SAMD21E17D Timer Counter Control 1 (TCC1) */ + TCC2_IRQn = 17, /**< 17 SAMD21E17D Timer Counter Control 2 (TCC2) */ + TC3_IRQn = 18, /**< 18 SAMD21E17D Basic Timer Counter 3 (TC3) */ + TC4_IRQn = 19, /**< 19 SAMD21E17D Basic Timer Counter 4 (TC4) */ + TC5_IRQn = 20, /**< 20 SAMD21E17D Basic Timer Counter 5 (TC5) */ + ADC_IRQn = 23, /**< 23 SAMD21E17D Analog Digital Converter (ADC) */ + AC_IRQn = 24, /**< 24 SAMD21E17D Analog Comparators (AC) */ + DAC_IRQn = 25, /**< 25 SAMD21E17D Digital Analog Converter (DAC) */ + PTC_IRQn = 26, /**< 26 SAMD21E17D Peripheral Touch Controller (PTC) */ + I2S_IRQn = 27, /**< 27 SAMD21E17D Inter-IC Sound Interface (I2S) */ + TCC3_IRQn = 29, /**< 29 SAMD21E17D Timer Counter Control 3 (TCC3) */ + + PERIPH_COUNT_IRQn = 30 /**< Number of peripheral IDs */ +} IRQn_Type; + +typedef struct _DeviceVectors +{ + /* Stack pointer */ + void* pvStack; + + /* Cortex-M handlers */ + void* pfnReset_Handler; + void* pfnNMI_Handler; + void* pfnHardFault_Handler; + void* pvReservedM12; + void* pvReservedM11; + void* pvReservedM10; + void* pvReservedM9; + void* pvReservedM8; + void* pvReservedM7; + void* pvReservedM6; + void* pfnSVC_Handler; + void* pvReservedM4; + void* pvReservedM3; + void* pfnPendSV_Handler; + void* pfnSysTick_Handler; + + /* Peripheral handlers */ + void* pfnPM_Handler; /* 0 Power Manager */ + void* pfnSYSCTRL_Handler; /* 1 System Control */ + void* pfnWDT_Handler; /* 2 Watchdog Timer */ + void* pfnRTC_Handler; /* 3 Real-Time Counter */ + void* pfnEIC_Handler; /* 4 External Interrupt Controller */ + void* pfnNVMCTRL_Handler; /* 5 Non-Volatile Memory Controller */ + void* pfnDMAC_Handler; /* 6 Direct Memory Access Controller */ + void* pfnUSB_Handler; /* 7 Universal Serial Bus */ + void* pfnEVSYS_Handler; /* 8 Event System Interface */ + void* pfnSERCOM0_Handler; /* 9 Serial Communication Interface 0 */ + void* pfnSERCOM1_Handler; /* 10 Serial Communication Interface 1 */ + void* pfnSERCOM2_Handler; /* 11 Serial Communication Interface 2 */ + void* pfnSERCOM3_Handler; /* 12 Serial Communication Interface 3 */ + void* pvReserved13; + void* pvReserved14; + void* pfnTCC0_Handler; /* 15 Timer Counter Control 0 */ + void* pfnTCC1_Handler; /* 16 Timer Counter Control 1 */ + void* pfnTCC2_Handler; /* 17 Timer Counter Control 2 */ + void* pfnTC3_Handler; /* 18 Basic Timer Counter 3 */ + void* pfnTC4_Handler; /* 19 Basic Timer Counter 4 */ + void* pfnTC5_Handler; /* 20 Basic Timer Counter 5 */ + void* pvReserved21; + void* pvReserved22; + void* pfnADC_Handler; /* 23 Analog Digital Converter */ + void* pfnAC_Handler; /* 24 Analog Comparators */ + void* pfnDAC_Handler; /* 25 Digital Analog Converter */ + void* pfnPTC_Handler; /* 26 Peripheral Touch Controller */ + void* pfnI2S_Handler; /* 27 Inter-IC Sound Interface */ + void* pvReserved28; + void* pfnTCC3_Handler; /* 29 Timer Counter Control 3 */ +} DeviceVectors; + +/* Cortex-M0+ processor handlers */ +void Reset_Handler ( void ); +void NMI_Handler ( void ); +void HardFault_Handler ( void ); +void SVC_Handler ( void ); +void PendSV_Handler ( void ); +void SysTick_Handler ( void ); + +/* Peripherals handlers */ +void PM_Handler ( void ); +void SYSCTRL_Handler ( void ); +void WDT_Handler ( void ); +void RTC_Handler ( void ); +void EIC_Handler ( void ); +void NVMCTRL_Handler ( void ); +void DMAC_Handler ( void ); +void USB_Handler ( void ); +void EVSYS_Handler ( void ); +void SERCOM0_Handler ( void ); +void SERCOM1_Handler ( void ); +void SERCOM2_Handler ( void ); +void SERCOM3_Handler ( void ); +void TCC0_Handler ( void ); +void TCC1_Handler ( void ); +void TCC2_Handler ( void ); +void TC3_Handler ( void ); +void TC4_Handler ( void ); +void TC5_Handler ( void ); +void ADC_Handler ( void ); +void AC_Handler ( void ); +void DAC_Handler ( void ); +void PTC_Handler ( void ); +void I2S_Handler ( void ); +void TCC3_Handler ( void ); + +/* + * \brief Configuration of the Cortex-M0+ Processor and Core Peripherals + */ + +#define LITTLE_ENDIAN 1 +#define __CM0PLUS_REV 1 /*!< Core revision r0p1 */ +#define __MPU_PRESENT 0 /*!< MPU present or not */ +#define __NVIC_PRIO_BITS 2 /*!< Number of bits used for Priority Levels */ +#define __VTOR_PRESENT 1 /*!< VTOR present or not */ +#define __Vendor_SysTickConfig 0 /*!< Set to 1 if different SysTick Config is used */ + +/** + * \brief CMSIS includes + */ + +#include +#if !defined DONT_USE_CMSIS_INIT +#include "system_samd21.h" +#endif /* DONT_USE_CMSIS_INIT */ + +/*@}*/ + +/* ************************************************************************** */ +/** SOFTWARE PERIPHERAL API DEFINITION FOR SAMD21E17D */ +/* ************************************************************************** */ +/** \defgroup SAMD21E17D_api Peripheral Software API */ +/*@{*/ + +#include "component/ac.h" +#include "component/adc.h" +#include "component/dac.h" +#include "component/dmac.h" +#include "component/dsu.h" +#include "component/eic.h" +#include "component/evsys_variant_d.h" +#include "component/gclk.h" +#include "component/hmatrixb.h" +#include "component/i2s.h" +#include "component/mtb.h" +#include "component/nvmctrl_variant_d.h" +#include "component/pac.h" +#include "component/pm_variant_d.h" +#include "component/port.h" +#include "component/rtc.h" +#include "component/sercom.h" +#include "component/sysctrl.h" +#include "component/tc.h" +#include "component/tcc_variant_d.h" +#include "component/usb.h" +#include "component/wdt.h" +/*@}*/ + +/* ************************************************************************** */ +/** REGISTERS ACCESS DEFINITIONS FOR SAMD21E17D */ +/* ************************************************************************** */ +/** \defgroup SAMD21E17D_reg Registers Access Definitions */ +/*@{*/ + +#include "instance/ac.h" +#include "instance/adc.h" +#include "instance/dac.h" +#include "instance/dmac.h" +#include "instance/dsu.h" +#include "instance/eic.h" +#include "instance/evsys_variant_d.h" +#include "instance/gclk.h" +#include "instance/sbmatrix.h" +#include "instance/i2s.h" +#include "instance/mtb.h" +#include "instance/nvmctrl_variant_d.h" +#include "instance/pac0.h" +#include "instance/pac1.h" +#include "instance/pac2.h" +#include "instance/pm.h" +#include "instance/port_variant_d.h" +#include "instance/rtc.h" +#include "instance/sercom0.h" +#include "instance/sercom1.h" +#include "instance/sercom2.h" +#include "instance/sercom3.h" +#include "instance/sysctrl.h" +#include "instance/tc3.h" +#include "instance/tc4.h" +#include "instance/tc5.h" +#include "instance/tcc0.h" +#include "instance/tcc1.h" +#include "instance/tcc2.h" +#include "instance/tcc3.h" +#include "instance/usb.h" +#include "instance/wdt.h" +/*@}*/ + +/* ************************************************************************** */ +/** PERIPHERAL ID DEFINITIONS FOR SAMD21E17D */ +/* ************************************************************************** */ +/** \defgroup SAMD21E17D_id Peripheral Ids Definitions */ +/*@{*/ + +// Peripheral instances on HPB0 bridge +#define ID_PAC0 0 /**< \brief Peripheral Access Controller 0 (PAC0) */ +#define ID_PM 1 /**< \brief Power Manager (PM) */ +#define ID_SYSCTRL 2 /**< \brief System Control (SYSCTRL) */ +#define ID_GCLK 3 /**< \brief Generic Clock Generator (GCLK) */ +#define ID_WDT 4 /**< \brief Watchdog Timer (WDT) */ +#define ID_RTC 5 /**< \brief Real-Time Counter (RTC) */ +#define ID_EIC 6 /**< \brief External Interrupt Controller (EIC) */ + +// Peripheral instances on HPB1 bridge +#define ID_PAC1 32 /**< \brief Peripheral Access Controller 1 (PAC1) */ +#define ID_DSU 33 /**< \brief Device Service Unit (DSU) */ +#define ID_NVMCTRL 34 /**< \brief Non-Volatile Memory Controller (NVMCTRL) */ +#define ID_PORT 35 /**< \brief Port Module (PORT) */ +#define ID_DMAC 36 /**< \brief Direct Memory Access Controller (DMAC) */ +#define ID_USB 37 /**< \brief Universal Serial Bus (USB) */ +#define ID_MTB 38 /**< \brief Cortex-M0+ Micro-Trace Buffer (MTB) */ +#define ID_SBMATRIX 39 /**< \brief HSB Matrix (SBMATRIX) */ + +// Peripheral instances on HPB2 bridge +#define ID_PAC2 64 /**< \brief Peripheral Access Controller 2 (PAC2) */ +#define ID_EVSYS 65 /**< \brief Event System Interface (EVSYS) */ +#define ID_SERCOM0 66 /**< \brief Serial Communication Interface 0 (SERCOM0) */ +#define ID_SERCOM1 67 /**< \brief Serial Communication Interface 1 (SERCOM1) */ +#define ID_SERCOM2 68 /**< \brief Serial Communication Interface 2 (SERCOM2) */ +#define ID_SERCOM3 69 /**< \brief Serial Communication Interface 3 (SERCOM3) */ +#define ID_TCC0 72 /**< \brief Timer Counter Control 0 (TCC0) */ +#define ID_TCC1 73 /**< \brief Timer Counter Control 1 (TCC1) */ +#define ID_TCC2 74 /**< \brief Timer Counter Control 2 (TCC2) */ +#define ID_TC3 75 /**< \brief Basic Timer Counter 3 (TC3) */ +#define ID_TC4 76 /**< \brief Basic Timer Counter 4 (TC4) */ +#define ID_TC5 77 /**< \brief Basic Timer Counter 5 (TC5) */ +#define ID_ADC 80 /**< \brief Analog Digital Converter (ADC) */ +#define ID_AC 81 /**< \brief Analog Comparators (AC) */ +#define ID_DAC 82 /**< \brief Digital Analog Converter (DAC) */ +#define ID_PTC 83 /**< \brief Peripheral Touch Controller (PTC) */ +#define ID_I2S 84 /**< \brief Inter-IC Sound Interface (I2S) */ +#define ID_TCC3 88 /**< \brief Timer Counter Control 3 (TCC3) */ + +#define ID_PERIPH_COUNT 89 /**< \brief Max number of peripheral IDs */ +/*@}*/ + +/* ************************************************************************** */ +/** BASE ADDRESS DEFINITIONS FOR SAMD21E17D */ +/* ************************************************************************** */ +/** \defgroup SAMD21E17D_base Peripheral Base Address Definitions */ +/*@{*/ + +#if defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__) +#define AC (0x42004400) /**< \brief (AC) APB Base Address */ +#define ADC (0x42004000) /**< \brief (ADC) APB Base Address */ +#define DAC (0x42004800) /**< \brief (DAC) APB Base Address */ +#define DMAC (0x41004800) /**< \brief (DMAC) APB Base Address */ +#define DSU (0x41002000) /**< \brief (DSU) APB Base Address */ +#define EIC (0x40001800) /**< \brief (EIC) APB Base Address */ +#define EVSYS (0x42000400) /**< \brief (EVSYS) APB Base Address */ +#define GCLK (0x40000C00) /**< \brief (GCLK) APB Base Address */ +#define SBMATRIX (0x41007000) /**< \brief (SBMATRIX) APB Base Address */ +#define I2S (0x42005000) /**< \brief (I2S) APB Base Address */ +#define MTB (0x41006000) /**< \brief (MTB) APB Base Address */ +#define NVMCTRL_AUX3 (0x0080A000) /**< \brief (NVMCTRL) AUX3 Base Address */ +#define NVMCTRL (0x41004000) /**< \brief (NVMCTRL) APB Base Address */ +#define NVMCTRL_CAL (0x00800000) /**< \brief (NVMCTRL) CAL Base Address */ +#define NVMCTRL_LOCKBIT (0x00802000) /**< \brief (NVMCTRL) LOCKBIT Base Address */ +#define NVMCTRL_OTP1 (0x00806000) /**< \brief (NVMCTRL) OTP1 Base Address */ +#define NVMCTRL_OTP2 (0x00806008) /**< \brief (NVMCTRL) OTP2 Base Address */ +#define NVMCTRL_OTP4 (0x00806020) /**< \brief (NVMCTRL) OTP4 Base Address */ +#define NVMCTRL_TEMP_LOG (0x00806030) /**< \brief (NVMCTRL) TEMP_LOG Base Address */ +#define NVMCTRL_USER (0x00804000) /**< \brief (NVMCTRL) USER Base Address */ +#define PAC0 (0x40000000) /**< \brief (PAC0) APB Base Address */ +#define PAC1 (0x41000000) /**< \brief (PAC1) APB Base Address */ +#define PAC2 (0x42000000) /**< \brief (PAC2) APB Base Address */ +#define PM (0x40000400) /**< \brief (PM) APB Base Address */ +#define PORT (0x41004400) /**< \brief (PORT) APB Base Address */ +#define PORT_IOBUS (0x60000000) /**< \brief (PORT) IOBUS Base Address */ +#define PTC (0x42004C00) /**< \brief (PTC) APB Base Address */ +#define RTC (0x40001400) /**< \brief (RTC) APB Base Address */ +#define SERCOM0 (0x42000800) /**< \brief (SERCOM0) APB Base Address */ +#define SERCOM1 (0x42000C00) /**< \brief (SERCOM1) APB Base Address */ +#define SERCOM2 (0x42001000) /**< \brief (SERCOM2) APB Base Address */ +#define SERCOM3 (0x42001400) /**< \brief (SERCOM3) APB Base Address */ +#define SYSCTRL (0x40000800) /**< \brief (SYSCTRL) APB Base Address */ +#define TC3 (0x42002C00) /**< \brief (TC3) APB Base Address */ +#define TC4 (0x42003000) /**< \brief (TC4) APB Base Address */ +#define TC5 (0x42003400) /**< \brief (TC5) APB Base Address */ +#define TCC0 (0x42002000) /**< \brief (TCC0) APB Base Address */ +#define TCC1 (0x42002400) /**< \brief (TCC1) APB Base Address */ +#define TCC2 (0x42002800) /**< \brief (TCC2) APB Base Address */ +#define TCC3 (0x42006000) /**< \brief (TCC3) APB Base Address */ +#define USB (0x41005000) /**< \brief (USB) APB Base Address */ +#define WDT (0x40001000) /**< \brief (WDT) APB Base Address */ +#else +#define AC ((Ac *)0x42004400UL) /**< \brief (AC) APB Base Address */ +#define AC_INST_NUM 1 /**< \brief (AC) Number of instances */ +#define AC_INSTS { AC } /**< \brief (AC) Instances List */ + +#define ADC ((Adc *)0x42004000UL) /**< \brief (ADC) APB Base Address */ +#define ADC_INST_NUM 1 /**< \brief (ADC) Number of instances */ +#define ADC_INSTS { ADC } /**< \brief (ADC) Instances List */ + +#define DAC ((Dac *)0x42004800UL) /**< \brief (DAC) APB Base Address */ +#define DAC_INST_NUM 1 /**< \brief (DAC) Number of instances */ +#define DAC_INSTS { DAC } /**< \brief (DAC) Instances List */ + +#define DMAC ((Dmac *)0x41004800UL) /**< \brief (DMAC) APB Base Address */ +#define DMAC_INST_NUM 1 /**< \brief (DMAC) Number of instances */ +#define DMAC_INSTS { DMAC } /**< \brief (DMAC) Instances List */ + +#define DSU ((Dsu *)0x41002000UL) /**< \brief (DSU) APB Base Address */ +#define DSU_INST_NUM 1 /**< \brief (DSU) Number of instances */ +#define DSU_INSTS { DSU } /**< \brief (DSU) Instances List */ + +#define EIC ((Eic *)0x40001800UL) /**< \brief (EIC) APB Base Address */ +#define EIC_INST_NUM 1 /**< \brief (EIC) Number of instances */ +#define EIC_INSTS { EIC } /**< \brief (EIC) Instances List */ + +#define EVSYS ((Evsys *)0x42000400UL) /**< \brief (EVSYS) APB Base Address */ +#define EVSYS_INST_NUM 1 /**< \brief (EVSYS) Number of instances */ +#define EVSYS_INSTS { EVSYS } /**< \brief (EVSYS) Instances List */ + +#define GCLK ((Gclk *)0x40000C00UL) /**< \brief (GCLK) APB Base Address */ +#define GCLK_INST_NUM 1 /**< \brief (GCLK) Number of instances */ +#define GCLK_INSTS { GCLK } /**< \brief (GCLK) Instances List */ + +#define SBMATRIX ((Hmatrixb *)0x41007000UL) /**< \brief (SBMATRIX) APB Base Address */ +#define HMATRIXB_INST_NUM 1 /**< \brief (HMATRIXB) Number of instances */ +#define HMATRIXB_INSTS { SBMATRIX } /**< \brief (HMATRIXB) Instances List */ + +#define I2S ((I2s *)0x42005000UL) /**< \brief (I2S) APB Base Address */ +#define I2S_INST_NUM 1 /**< \brief (I2S) Number of instances */ +#define I2S_INSTS { I2S } /**< \brief (I2S) Instances List */ + +#define MTB ((Mtb *)0x41006000UL) /**< \brief (MTB) APB Base Address */ +#define MTB_INST_NUM 1 /**< \brief (MTB) Number of instances */ +#define MTB_INSTS { MTB } /**< \brief (MTB) Instances List */ + +#define NVMCTRL_AUX3 (0x0080A000UL) /**< \brief (NVMCTRL) AUX3 Base Address */ +#define NVMCTRL ((Nvmctrl *)0x41004000UL) /**< \brief (NVMCTRL) APB Base Address */ +#define NVMCTRL_CAL (0x00800000UL) /**< \brief (NVMCTRL) CAL Base Address */ +#define NVMCTRL_LOCKBIT (0x00802000UL) /**< \brief (NVMCTRL) LOCKBIT Base Address */ +#define NVMCTRL_OTP1 (0x00806000UL) /**< \brief (NVMCTRL) OTP1 Base Address */ +#define NVMCTRL_OTP2 (0x00806008UL) /**< \brief (NVMCTRL) OTP2 Base Address */ +#define NVMCTRL_OTP4 (0x00806020UL) /**< \brief (NVMCTRL) OTP4 Base Address */ +#define NVMCTRL_TEMP_LOG (0x00806030UL) /**< \brief (NVMCTRL) TEMP_LOG Base Address */ +#define NVMCTRL_USER (0x00804000UL) /**< \brief (NVMCTRL) USER Base Address */ +#define NVMCTRL_INST_NUM 1 /**< \brief (NVMCTRL) Number of instances */ +#define NVMCTRL_INSTS { NVMCTRL } /**< \brief (NVMCTRL) Instances List */ + +#define PAC0 ((Pac *)0x40000000UL) /**< \brief (PAC0) APB Base Address */ +#define PAC1 ((Pac *)0x41000000UL) /**< \brief (PAC1) APB Base Address */ +#define PAC2 ((Pac *)0x42000000UL) /**< \brief (PAC2) APB Base Address */ +#define PAC_INST_NUM 3 /**< \brief (PAC) Number of instances */ +#define PAC_INSTS { PAC0, PAC1, PAC2 } /**< \brief (PAC) Instances List */ + +#define PM ((Pm *)0x40000400UL) /**< \brief (PM) APB Base Address */ +#define PM_INST_NUM 1 /**< \brief (PM) Number of instances */ +#define PM_INSTS { PM } /**< \brief (PM) Instances List */ + +#define PORT ((Port *)0x41004400UL) /**< \brief (PORT) APB Base Address */ +#define PORT_IOBUS ((Port *)0x60000000UL) /**< \brief (PORT) IOBUS Base Address */ +#define PORT_INST_NUM 1 /**< \brief (PORT) Number of instances */ +#define PORT_INSTS { PORT } /**< \brief (PORT) Instances List */ +#define PORT_IOBUS_INST_NUM 1 /**< \brief (PORT) Number of instances */ +#define PORT_IOBUS_INSTS { PORT_IOBUS } /**< \brief (PORT) Instances List */ + +#define PTC ((void *)0x42004C00UL) /**< \brief (PTC) APB Base Address */ +#define PTC_GCLK_ID 34 +#define PTC_INST_NUM 1 /**< \brief (PTC) Number of instances */ +#define PTC_INSTS { PTC } /**< \brief (PTC) Instances List */ + +#define RTC ((Rtc *)0x40001400UL) /**< \brief (RTC) APB Base Address */ +#define RTC_INST_NUM 1 /**< \brief (RTC) Number of instances */ +#define RTC_INSTS { RTC } /**< \brief (RTC) Instances List */ + +#define SERCOM0 ((Sercom *)0x42000800UL) /**< \brief (SERCOM0) APB Base Address */ +#define SERCOM1 ((Sercom *)0x42000C00UL) /**< \brief (SERCOM1) APB Base Address */ +#define SERCOM2 ((Sercom *)0x42001000UL) /**< \brief (SERCOM2) APB Base Address */ +#define SERCOM3 ((Sercom *)0x42001400UL) /**< \brief (SERCOM3) APB Base Address */ +#define SERCOM_INST_NUM 4 /**< \brief (SERCOM) Number of instances */ +#define SERCOM_INSTS { SERCOM0, SERCOM1, SERCOM2, SERCOM3 } /**< \brief (SERCOM) Instances List */ + +#define SYSCTRL ((Sysctrl *)0x40000800UL) /**< \brief (SYSCTRL) APB Base Address */ +#define SYSCTRL_INST_NUM 1 /**< \brief (SYSCTRL) Number of instances */ +#define SYSCTRL_INSTS { SYSCTRL } /**< \brief (SYSCTRL) Instances List */ + +#define TC3 ((Tc *)0x42002C00UL) /**< \brief (TC3) APB Base Address */ +#define TC4 ((Tc *)0x42003000UL) /**< \brief (TC4) APB Base Address */ +#define TC5 ((Tc *)0x42003400UL) /**< \brief (TC5) APB Base Address */ +#define TC_INST_NUM 3 /**< \brief (TC) Number of instances */ +#define TC_INSTS { TC3, TC4, TC5 } /**< \brief (TC) Instances List */ + +#define TCC0 ((Tcc *)0x42002000UL) /**< \brief (TCC0) APB Base Address */ +#define TCC1 ((Tcc *)0x42002400UL) /**< \brief (TCC1) APB Base Address */ +#define TCC2 ((Tcc *)0x42002800UL) /**< \brief (TCC2) APB Base Address */ +#define TCC3 ((Tcc *)0x42006000UL) /**< \brief (TCC3) APB Base Address */ +#define TCC_INST_NUM 4 /**< \brief (TCC) Number of instances */ +#define TCC_INSTS { TCC0, TCC1, TCC2, TCC3 } /**< \brief (TCC) Instances List */ + +#define USB ((Usb *)0x41005000UL) /**< \brief (USB) APB Base Address */ +#define USB_INST_NUM 1 /**< \brief (USB) Number of instances */ +#define USB_INSTS { USB } /**< \brief (USB) Instances List */ + +#define WDT ((Wdt *)0x40001000UL) /**< \brief (WDT) APB Base Address */ +#define WDT_INST_NUM 1 /**< \brief (WDT) Number of instances */ +#define WDT_INSTS { WDT } /**< \brief (WDT) Instances List */ + +#endif /* (defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */ +/*@}*/ + +/* ************************************************************************** */ +/** PORT DEFINITIONS FOR SAMD21E17D */ +/* ************************************************************************** */ +/** \defgroup SAMD21E17D_port PORT Definitions */ +/*@{*/ + +#include "pio/samd21e17d.h" +/*@}*/ + +/* ************************************************************************** */ +/** MEMORY MAPPING DEFINITIONS FOR SAMD21E17D */ +/* ************************************************************************** */ + +#define FLASH_SIZE _UL_(0x00020000) /* 128 kB */ +#define FLASH_PAGE_SIZE 64 +#define FLASH_NB_OF_PAGES 2048 +#define FLASH_USER_PAGE_SIZE 64 +#define HMCRAMC0_SIZE _UL_(0x00004000) /* 16 kB */ + +#define FLASH_ADDR _UL_(0x00000000) /**< FLASH base address */ +#define FLASH_USER_PAGE_ADDR _UL_(0x00800000) /**< FLASH_USER_PAGE base address */ +#define HMCRAMC0_ADDR _UL_(0x20000000) /**< HMCRAMC0 base address */ +#define HPB0_ADDR _UL_(0x40000000) /**< HPB0 base address */ +#define HPB1_ADDR _UL_(0x41000000) /**< HPB1 base address */ +#define HPB2_ADDR _UL_(0x42000000) /**< HPB2 base address */ +#define PPB_ADDR _UL_(0xE0000000) /**< PPB base address */ + +#define DSU_DID_RESETVALUE _UL_(0x10012694) +#define EIC_EXTINT_NUM 16 +#define NVMCTRL_RWW_EEPROM_SIZE _UL_(0x00001000) /* 4 kB */ +#define PORT_GROUPS 1 +#define USB_HOST 1 + +/* ************************************************************************** */ +/** ELECTRICAL DEFINITIONS FOR SAMD21E17D */ +/* ************************************************************************** */ + + +#ifdef __cplusplus +} +#endif + +/*@}*/ + +#endif /* SAMD21E17D_H */ diff --git a/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/utils/cmsis/samd21/include/samd21e17du.h b/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/utils/cmsis/samd21/include/samd21e17du.h new file mode 100644 index 0000000..419b57b --- /dev/null +++ b/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/utils/cmsis/samd21/include/samd21e17du.h @@ -0,0 +1,574 @@ +/** + * \file + * + * \brief Header file for SAMD21E17DU + * + * Copyright (c) 2018 Microchip Technology Inc. and its subsidiaries. + * + * \asf_license_start + * + * \page License + * + * Subject to your compliance with these terms, you may use Microchip + * software and any derivatives exclusively with Microchip products. + * It is your responsibility to comply with third party license terms applicable + * to your use of third party software (including open source software) that + * may accompany Microchip software. + * + * THIS SOFTWARE IS SUPPLIED BY MICROCHIP "AS IS". NO WARRANTIES, + * WHETHER EXPRESS, IMPLIED OR STATUTORY, APPLY TO THIS SOFTWARE, + * INCLUDING ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, + * AND FITNESS FOR A PARTICULAR PURPOSE. IN NO EVENT WILL MICROCHIP BE + * LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL OR CONSEQUENTIAL + * LOSS, DAMAGE, COST OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE + * SOFTWARE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE + * POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT + * ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY + * RELATED TO THIS SOFTWARE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, + * THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THIS SOFTWARE. + * + * \asf_license_stop + * + */ + +#ifndef _SAMD21E17DU_ +#define _SAMD21E17DU_ + +/** + * \ingroup SAMD21_definitions + * \addtogroup SAMD21E17DU_definitions SAMD21E17DU definitions + * This file defines all structures and symbols for SAMD21E17DU: + * - registers and bitfields + * - peripheral base address + * - peripheral ID + * - PIO definitions +*/ +/*@{*/ + +#ifdef __cplusplus + extern "C" { +#endif + +#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) +#include +#ifndef __cplusplus +typedef volatile const uint32_t RoReg; /**< Read only 32-bit register (volatile const unsigned int) */ +typedef volatile const uint16_t RoReg16; /**< Read only 16-bit register (volatile const unsigned int) */ +typedef volatile const uint8_t RoReg8; /**< Read only 8-bit register (volatile const unsigned int) */ +#else +typedef volatile uint32_t RoReg; /**< Read only 32-bit register (volatile const unsigned int) */ +typedef volatile uint16_t RoReg16; /**< Read only 16-bit register (volatile const unsigned int) */ +typedef volatile uint8_t RoReg8; /**< Read only 8-bit register (volatile const unsigned int) */ +#endif +typedef volatile uint32_t WoReg; /**< Write only 32-bit register (volatile unsigned int) */ +typedef volatile uint16_t WoReg16; /**< Write only 16-bit register (volatile unsigned int) */ +typedef volatile uint8_t WoReg8; /**< Write only 8-bit register (volatile unsigned int) */ +typedef volatile uint32_t RwReg; /**< Read-Write 32-bit register (volatile unsigned int) */ +typedef volatile uint16_t RwReg16; /**< Read-Write 16-bit register (volatile unsigned int) */ +typedef volatile uint8_t RwReg8; /**< Read-Write 8-bit register (volatile unsigned int) */ +#endif + +#if !defined(SKIP_INTEGER_LITERALS) +#if defined(_U_) || defined(_L_) || defined(_UL_) + #error "Integer Literals macros already defined elsewhere" +#endif + +#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) +/* Macros that deal with adding suffixes to integer literal constants for C/C++ */ +#define _U_(x) x ## U /**< C code: Unsigned integer literal constant value */ +#define _L_(x) x ## L /**< C code: Long integer literal constant value */ +#define _UL_(x) x ## UL /**< C code: Unsigned Long integer literal constant value */ +#else /* Assembler */ +#define _U_(x) x /**< Assembler: Unsigned integer literal constant value */ +#define _L_(x) x /**< Assembler: Long integer literal constant value */ +#define _UL_(x) x /**< Assembler: Unsigned Long integer literal constant value */ +#endif /* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */ +#endif /* SKIP_INTEGER_LITERALS */ + +/* ************************************************************************** */ +/** CMSIS DEFINITIONS FOR SAMD21E17DU */ +/* ************************************************************************** */ +/** \defgroup SAMD21E17DU_cmsis CMSIS Definitions */ +/*@{*/ + +/** Interrupt Number Definition */ +typedef enum IRQn +{ + /****** Cortex-M0+ Processor Exceptions Numbers ******************************/ + NonMaskableInt_IRQn = -14,/**< 2 Non Maskable Interrupt */ + HardFault_IRQn = -13,/**< 3 Cortex-M0+ Hard Fault Interrupt */ + SVCall_IRQn = -5, /**< 11 Cortex-M0+ SV Call Interrupt */ + PendSV_IRQn = -2, /**< 14 Cortex-M0+ Pend SV Interrupt */ + SysTick_IRQn = -1, /**< 15 Cortex-M0+ System Tick Interrupt */ + /****** SAMD21E17DU-specific Interrupt Numbers ***********************/ + PM_IRQn = 0, /**< 0 SAMD21E17DU Power Manager (PM) */ + SYSCTRL_IRQn = 1, /**< 1 SAMD21E17DU System Control (SYSCTRL) */ + WDT_IRQn = 2, /**< 2 SAMD21E17DU Watchdog Timer (WDT) */ + RTC_IRQn = 3, /**< 3 SAMD21E17DU Real-Time Counter (RTC) */ + EIC_IRQn = 4, /**< 4 SAMD21E17DU External Interrupt Controller (EIC) */ + NVMCTRL_IRQn = 5, /**< 5 SAMD21E17DU Non-Volatile Memory Controller (NVMCTRL) */ + DMAC_IRQn = 6, /**< 6 SAMD21E17DU Direct Memory Access Controller (DMAC) */ + USB_IRQn = 7, /**< 7 SAMD21E17DU Universal Serial Bus (USB) */ + EVSYS_IRQn = 8, /**< 8 SAMD21E17DU Event System Interface (EVSYS) */ + SERCOM0_IRQn = 9, /**< 9 SAMD21E17DU Serial Communication Interface 0 (SERCOM0) */ + SERCOM1_IRQn = 10, /**< 10 SAMD21E17DU Serial Communication Interface 1 (SERCOM1) */ + SERCOM2_IRQn = 11, /**< 11 SAMD21E17DU Serial Communication Interface 2 (SERCOM2) */ + SERCOM3_IRQn = 12, /**< 12 SAMD21E17DU Serial Communication Interface 3 (SERCOM3) */ + TCC0_IRQn = 15, /**< 15 SAMD21E17DU Timer Counter Control 0 (TCC0) */ + TCC1_IRQn = 16, /**< 16 SAMD21E17DU Timer Counter Control 1 (TCC1) */ + TCC2_IRQn = 17, /**< 17 SAMD21E17DU Timer Counter Control 2 (TCC2) */ + TC3_IRQn = 18, /**< 18 SAMD21E17DU Basic Timer Counter 3 (TC3) */ + TC4_IRQn = 19, /**< 19 SAMD21E17DU Basic Timer Counter 4 (TC4) */ + TC5_IRQn = 20, /**< 20 SAMD21E17DU Basic Timer Counter 5 (TC5) */ + ADC_IRQn = 23, /**< 23 SAMD21E17DU Analog Digital Converter (ADC) */ + AC_IRQn = 24, /**< 24 SAMD21E17DU Analog Comparators (AC) */ + DAC_IRQn = 25, /**< 25 SAMD21E17DU Digital Analog Converter (DAC) */ + PTC_IRQn = 26, /**< 26 SAMD21E17DU Peripheral Touch Controller (PTC) */ + I2S_IRQn = 27, /**< 27 SAMD21E17DU Inter-IC Sound Interface (I2S) */ + TCC3_IRQn = 29, /**< 29 SAMD21E17DU Timer Counter Control 3 (TCC3) */ + + PERIPH_COUNT_IRQn = 30 /**< Number of peripheral IDs */ +} IRQn_Type; + +typedef struct _DeviceVectors +{ + /* Stack pointer */ + void* pvStack; + + /* Cortex-M handlers */ + void* pfnReset_Handler; + void* pfnNMI_Handler; + void* pfnHardFault_Handler; + void* pvReservedM12; + void* pvReservedM11; + void* pvReservedM10; + void* pvReservedM9; + void* pvReservedM8; + void* pvReservedM7; + void* pvReservedM6; + void* pfnSVC_Handler; + void* pvReservedM4; + void* pvReservedM3; + void* pfnPendSV_Handler; + void* pfnSysTick_Handler; + + /* Peripheral handlers */ + void* pfnPM_Handler; /* 0 Power Manager */ + void* pfnSYSCTRL_Handler; /* 1 System Control */ + void* pfnWDT_Handler; /* 2 Watchdog Timer */ + void* pfnRTC_Handler; /* 3 Real-Time Counter */ + void* pfnEIC_Handler; /* 4 External Interrupt Controller */ + void* pfnNVMCTRL_Handler; /* 5 Non-Volatile Memory Controller */ + void* pfnDMAC_Handler; /* 6 Direct Memory Access Controller */ + void* pfnUSB_Handler; /* 7 Universal Serial Bus */ + void* pfnEVSYS_Handler; /* 8 Event System Interface */ + void* pfnSERCOM0_Handler; /* 9 Serial Communication Interface 0 */ + void* pfnSERCOM1_Handler; /* 10 Serial Communication Interface 1 */ + void* pfnSERCOM2_Handler; /* 11 Serial Communication Interface 2 */ + void* pfnSERCOM3_Handler; /* 12 Serial Communication Interface 3 */ + void* pvReserved13; + void* pvReserved14; + void* pfnTCC0_Handler; /* 15 Timer Counter Control 0 */ + void* pfnTCC1_Handler; /* 16 Timer Counter Control 1 */ + void* pfnTCC2_Handler; /* 17 Timer Counter Control 2 */ + void* pfnTC3_Handler; /* 18 Basic Timer Counter 3 */ + void* pfnTC4_Handler; /* 19 Basic Timer Counter 4 */ + void* pfnTC5_Handler; /* 20 Basic Timer Counter 5 */ + void* pvReserved21; + void* pvReserved22; + void* pfnADC_Handler; /* 23 Analog Digital Converter */ + void* pfnAC_Handler; /* 24 Analog Comparators */ + void* pfnDAC_Handler; /* 25 Digital Analog Converter */ + void* pfnPTC_Handler; /* 26 Peripheral Touch Controller */ + void* pfnI2S_Handler; /* 27 Inter-IC Sound Interface */ + void* pvReserved28; + void* pfnTCC3_Handler; /* 29 Timer Counter Control 3 */ +} DeviceVectors; + +/* Cortex-M0+ processor handlers */ +void Reset_Handler ( void ); +void NMI_Handler ( void ); +void HardFault_Handler ( void ); +void SVC_Handler ( void ); +void PendSV_Handler ( void ); +void SysTick_Handler ( void ); + +/* Peripherals handlers */ +void PM_Handler ( void ); +void SYSCTRL_Handler ( void ); +void WDT_Handler ( void ); +void RTC_Handler ( void ); +void EIC_Handler ( void ); +void NVMCTRL_Handler ( void ); +void DMAC_Handler ( void ); +void USB_Handler ( void ); +void EVSYS_Handler ( void ); +void SERCOM0_Handler ( void ); +void SERCOM1_Handler ( void ); +void SERCOM2_Handler ( void ); +void SERCOM3_Handler ( void ); +void TCC0_Handler ( void ); +void TCC1_Handler ( void ); +void TCC2_Handler ( void ); +void TC3_Handler ( void ); +void TC4_Handler ( void ); +void TC5_Handler ( void ); +void ADC_Handler ( void ); +void AC_Handler ( void ); +void DAC_Handler ( void ); +void PTC_Handler ( void ); +void I2S_Handler ( void ); +void TCC3_Handler ( void ); + +/* + * \brief Configuration of the Cortex-M0+ Processor and Core Peripherals + */ + +#define LITTLE_ENDIAN 1 +#define __CM0PLUS_REV 1 /*!< Core revision r0p1 */ +#define __MPU_PRESENT 0 /*!< MPU present or not */ +#define __NVIC_PRIO_BITS 2 /*!< Number of bits used for Priority Levels */ +#define __VTOR_PRESENT 1 /*!< VTOR present or not */ +#define __Vendor_SysTickConfig 0 /*!< Set to 1 if different SysTick Config is used */ + +/** + * \brief CMSIS includes + */ + +#include +#if !defined DONT_USE_CMSIS_INIT +#include "system_samd21.h" +#endif /* DONT_USE_CMSIS_INIT */ + +/*@}*/ + +/* ************************************************************************** */ +/** SOFTWARE PERIPHERAL API DEFINITION FOR SAMD21E17DU */ +/* ************************************************************************** */ +/** \defgroup SAMD21E17DU_api Peripheral Software API */ +/*@{*/ + +#include "component/ac.h" +#include "component/adc.h" +#include "component/dac.h" +#include "component/dmac.h" +#include "component/dsu.h" +#include "component/eic.h" +#include "component/evsys_variant_d.h" +#include "component/gclk.h" +#include "component/hmatrixb.h" +#include "component/i2s.h" +#include "component/mtb.h" +#include "component/nvmctrl_variant_d.h" +#include "component/pac.h" +#include "component/pm_variant_d.h" +#include "component/port.h" +#include "component/rtc.h" +#include "component/sercom.h" +#include "component/sysctrl.h" +#include "component/tc.h" +#include "component/tcc_variant_d.h" +#include "component/usb.h" +#include "component/wdt.h" +/*@}*/ + +/* ************************************************************************** */ +/** REGISTERS ACCESS DEFINITIONS FOR SAMD21E17DU */ +/* ************************************************************************** */ +/** \defgroup SAMD21E17DU_reg Registers Access Definitions */ +/*@{*/ + +#include "instance/ac.h" +#include "instance/adc.h" +#include "instance/dac.h" +#include "instance/dmac.h" +#include "instance/dsu.h" +#include "instance/eic.h" +#include "instance/evsys_variant_d.h" +#include "instance/gclk.h" +#include "instance/sbmatrix.h" +#include "instance/i2s.h" +#include "instance/mtb.h" +#include "instance/nvmctrl_variant_d.h" +#include "instance/pac0.h" +#include "instance/pac1.h" +#include "instance/pac2.h" +#include "instance/pm.h" +#include "instance/port_variant_d.h" +#include "instance/rtc.h" +#include "instance/sercom0.h" +#include "instance/sercom1.h" +#include "instance/sercom2.h" +#include "instance/sercom3.h" +#include "instance/sysctrl.h" +#include "instance/tc3.h" +#include "instance/tc4.h" +#include "instance/tc5.h" +#include "instance/tcc0.h" +#include "instance/tcc1.h" +#include "instance/tcc2.h" +#include "instance/tcc3.h" +#include "instance/usb.h" +#include "instance/wdt.h" +/*@}*/ + +/* ************************************************************************** */ +/** PERIPHERAL ID DEFINITIONS FOR SAMD21E17DU */ +/* ************************************************************************** */ +/** \defgroup SAMD21E17DU_id Peripheral Ids Definitions */ +/*@{*/ + +// Peripheral instances on HPB0 bridge +#define ID_PAC0 0 /**< \brief Peripheral Access Controller 0 (PAC0) */ +#define ID_PM 1 /**< \brief Power Manager (PM) */ +#define ID_SYSCTRL 2 /**< \brief System Control (SYSCTRL) */ +#define ID_GCLK 3 /**< \brief Generic Clock Generator (GCLK) */ +#define ID_WDT 4 /**< \brief Watchdog Timer (WDT) */ +#define ID_RTC 5 /**< \brief Real-Time Counter (RTC) */ +#define ID_EIC 6 /**< \brief External Interrupt Controller (EIC) */ + +// Peripheral instances on HPB1 bridge +#define ID_PAC1 32 /**< \brief Peripheral Access Controller 1 (PAC1) */ +#define ID_DSU 33 /**< \brief Device Service Unit (DSU) */ +#define ID_NVMCTRL 34 /**< \brief Non-Volatile Memory Controller (NVMCTRL) */ +#define ID_PORT 35 /**< \brief Port Module (PORT) */ +#define ID_DMAC 36 /**< \brief Direct Memory Access Controller (DMAC) */ +#define ID_USB 37 /**< \brief Universal Serial Bus (USB) */ +#define ID_MTB 38 /**< \brief Cortex-M0+ Micro-Trace Buffer (MTB) */ +#define ID_SBMATRIX 39 /**< \brief HSB Matrix (SBMATRIX) */ + +// Peripheral instances on HPB2 bridge +#define ID_PAC2 64 /**< \brief Peripheral Access Controller 2 (PAC2) */ +#define ID_EVSYS 65 /**< \brief Event System Interface (EVSYS) */ +#define ID_SERCOM0 66 /**< \brief Serial Communication Interface 0 (SERCOM0) */ +#define ID_SERCOM1 67 /**< \brief Serial Communication Interface 1 (SERCOM1) */ +#define ID_SERCOM2 68 /**< \brief Serial Communication Interface 2 (SERCOM2) */ +#define ID_SERCOM3 69 /**< \brief Serial Communication Interface 3 (SERCOM3) */ +#define ID_TCC0 72 /**< \brief Timer Counter Control 0 (TCC0) */ +#define ID_TCC1 73 /**< \brief Timer Counter Control 1 (TCC1) */ +#define ID_TCC2 74 /**< \brief Timer Counter Control 2 (TCC2) */ +#define ID_TC3 75 /**< \brief Basic Timer Counter 3 (TC3) */ +#define ID_TC4 76 /**< \brief Basic Timer Counter 4 (TC4) */ +#define ID_TC5 77 /**< \brief Basic Timer Counter 5 (TC5) */ +#define ID_ADC 80 /**< \brief Analog Digital Converter (ADC) */ +#define ID_AC 81 /**< \brief Analog Comparators (AC) */ +#define ID_DAC 82 /**< \brief Digital Analog Converter (DAC) */ +#define ID_PTC 83 /**< \brief Peripheral Touch Controller (PTC) */ +#define ID_I2S 84 /**< \brief Inter-IC Sound Interface (I2S) */ +#define ID_TCC3 88 /**< \brief Timer Counter Control 3 (TCC3) */ + +#define ID_PERIPH_COUNT 89 /**< \brief Max number of peripheral IDs */ +/*@}*/ + +/* ************************************************************************** */ +/** BASE ADDRESS DEFINITIONS FOR SAMD21E17DU */ +/* ************************************************************************** */ +/** \defgroup SAMD21E17DU_base Peripheral Base Address Definitions */ +/*@{*/ + +#if defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__) +#define AC (0x42004400) /**< \brief (AC) APB Base Address */ +#define ADC (0x42004000) /**< \brief (ADC) APB Base Address */ +#define DAC (0x42004800) /**< \brief (DAC) APB Base Address */ +#define DMAC (0x41004800) /**< \brief (DMAC) APB Base Address */ +#define DSU (0x41002000) /**< \brief (DSU) APB Base Address */ +#define EIC (0x40001800) /**< \brief (EIC) APB Base Address */ +#define EVSYS (0x42000400) /**< \brief (EVSYS) APB Base Address */ +#define GCLK (0x40000C00) /**< \brief (GCLK) APB Base Address */ +#define SBMATRIX (0x41007000) /**< \brief (SBMATRIX) APB Base Address */ +#define I2S (0x42005000) /**< \brief (I2S) APB Base Address */ +#define MTB (0x41006000) /**< \brief (MTB) APB Base Address */ +#define NVMCTRL_AUX3 (0x0080A000) /**< \brief (NVMCTRL) AUX3 Base Address */ +#define NVMCTRL (0x41004000) /**< \brief (NVMCTRL) APB Base Address */ +#define NVMCTRL_CAL (0x00800000) /**< \brief (NVMCTRL) CAL Base Address */ +#define NVMCTRL_LOCKBIT (0x00802000) /**< \brief (NVMCTRL) LOCKBIT Base Address */ +#define NVMCTRL_OTP1 (0x00806000) /**< \brief (NVMCTRL) OTP1 Base Address */ +#define NVMCTRL_OTP2 (0x00806008) /**< \brief (NVMCTRL) OTP2 Base Address */ +#define NVMCTRL_OTP4 (0x00806020) /**< \brief (NVMCTRL) OTP4 Base Address */ +#define NVMCTRL_TEMP_LOG (0x00806030) /**< \brief (NVMCTRL) TEMP_LOG Base Address */ +#define NVMCTRL_USER (0x00804000) /**< \brief (NVMCTRL) USER Base Address */ +#define PAC0 (0x40000000) /**< \brief (PAC0) APB Base Address */ +#define PAC1 (0x41000000) /**< \brief (PAC1) APB Base Address */ +#define PAC2 (0x42000000) /**< \brief (PAC2) APB Base Address */ +#define PM (0x40000400) /**< \brief (PM) APB Base Address */ +#define PORT (0x41004400) /**< \brief (PORT) APB Base Address */ +#define PORT_IOBUS (0x60000000) /**< \brief (PORT) IOBUS Base Address */ +#define PTC (0x42004C00) /**< \brief (PTC) APB Base Address */ +#define RTC (0x40001400) /**< \brief (RTC) APB Base Address */ +#define SERCOM0 (0x42000800) /**< \brief (SERCOM0) APB Base Address */ +#define SERCOM1 (0x42000C00) /**< \brief (SERCOM1) APB Base Address */ +#define SERCOM2 (0x42001000) /**< \brief (SERCOM2) APB Base Address */ +#define SERCOM3 (0x42001400) /**< \brief (SERCOM3) APB Base Address */ +#define SYSCTRL (0x40000800) /**< \brief (SYSCTRL) APB Base Address */ +#define TC3 (0x42002C00) /**< \brief (TC3) APB Base Address */ +#define TC4 (0x42003000) /**< \brief (TC4) APB Base Address */ +#define TC5 (0x42003400) /**< \brief (TC5) APB Base Address */ +#define TCC0 (0x42002000) /**< \brief (TCC0) APB Base Address */ +#define TCC1 (0x42002400) /**< \brief (TCC1) APB Base Address */ +#define TCC2 (0x42002800) /**< \brief (TCC2) APB Base Address */ +#define TCC3 (0x42006000) /**< \brief (TCC3) APB Base Address */ +#define USB (0x41005000) /**< \brief (USB) APB Base Address */ +#define WDT (0x40001000) /**< \brief (WDT) APB Base Address */ +#else +#define AC ((Ac *)0x42004400UL) /**< \brief (AC) APB Base Address */ +#define AC_INST_NUM 1 /**< \brief (AC) Number of instances */ +#define AC_INSTS { AC } /**< \brief (AC) Instances List */ + +#define ADC ((Adc *)0x42004000UL) /**< \brief (ADC) APB Base Address */ +#define ADC_INST_NUM 1 /**< \brief (ADC) Number of instances */ +#define ADC_INSTS { ADC } /**< \brief (ADC) Instances List */ + +#define DAC ((Dac *)0x42004800UL) /**< \brief (DAC) APB Base Address */ +#define DAC_INST_NUM 1 /**< \brief (DAC) Number of instances */ +#define DAC_INSTS { DAC } /**< \brief (DAC) Instances List */ + +#define DMAC ((Dmac *)0x41004800UL) /**< \brief (DMAC) APB Base Address */ +#define DMAC_INST_NUM 1 /**< \brief (DMAC) Number of instances */ +#define DMAC_INSTS { DMAC } /**< \brief (DMAC) Instances List */ + +#define DSU ((Dsu *)0x41002000UL) /**< \brief (DSU) APB Base Address */ +#define DSU_INST_NUM 1 /**< \brief (DSU) Number of instances */ +#define DSU_INSTS { DSU } /**< \brief (DSU) Instances List */ + +#define EIC ((Eic *)0x40001800UL) /**< \brief (EIC) APB Base Address */ +#define EIC_INST_NUM 1 /**< \brief (EIC) Number of instances */ +#define EIC_INSTS { EIC } /**< \brief (EIC) Instances List */ + +#define EVSYS ((Evsys *)0x42000400UL) /**< \brief (EVSYS) APB Base Address */ +#define EVSYS_INST_NUM 1 /**< \brief (EVSYS) Number of instances */ +#define EVSYS_INSTS { EVSYS } /**< \brief (EVSYS) Instances List */ + +#define GCLK ((Gclk *)0x40000C00UL) /**< \brief (GCLK) APB Base Address */ +#define GCLK_INST_NUM 1 /**< \brief (GCLK) Number of instances */ +#define GCLK_INSTS { GCLK } /**< \brief (GCLK) Instances List */ + +#define SBMATRIX ((Hmatrixb *)0x41007000UL) /**< \brief (SBMATRIX) APB Base Address */ +#define HMATRIXB_INST_NUM 1 /**< \brief (HMATRIXB) Number of instances */ +#define HMATRIXB_INSTS { SBMATRIX } /**< \brief (HMATRIXB) Instances List */ + +#define I2S ((I2s *)0x42005000UL) /**< \brief (I2S) APB Base Address */ +#define I2S_INST_NUM 1 /**< \brief (I2S) Number of instances */ +#define I2S_INSTS { I2S } /**< \brief (I2S) Instances List */ + +#define MTB ((Mtb *)0x41006000UL) /**< \brief (MTB) APB Base Address */ +#define MTB_INST_NUM 1 /**< \brief (MTB) Number of instances */ +#define MTB_INSTS { MTB } /**< \brief (MTB) Instances List */ + +#define NVMCTRL_AUX3 (0x0080A000UL) /**< \brief (NVMCTRL) AUX3 Base Address */ +#define NVMCTRL ((Nvmctrl *)0x41004000UL) /**< \brief (NVMCTRL) APB Base Address */ +#define NVMCTRL_CAL (0x00800000UL) /**< \brief (NVMCTRL) CAL Base Address */ +#define NVMCTRL_LOCKBIT (0x00802000UL) /**< \brief (NVMCTRL) LOCKBIT Base Address */ +#define NVMCTRL_OTP1 (0x00806000UL) /**< \brief (NVMCTRL) OTP1 Base Address */ +#define NVMCTRL_OTP2 (0x00806008UL) /**< \brief (NVMCTRL) OTP2 Base Address */ +#define NVMCTRL_OTP4 (0x00806020UL) /**< \brief (NVMCTRL) OTP4 Base Address */ +#define NVMCTRL_TEMP_LOG (0x00806030UL) /**< \brief (NVMCTRL) TEMP_LOG Base Address */ +#define NVMCTRL_USER (0x00804000UL) /**< \brief (NVMCTRL) USER Base Address */ +#define NVMCTRL_INST_NUM 1 /**< \brief (NVMCTRL) Number of instances */ +#define NVMCTRL_INSTS { NVMCTRL } /**< \brief (NVMCTRL) Instances List */ + +#define PAC0 ((Pac *)0x40000000UL) /**< \brief (PAC0) APB Base Address */ +#define PAC1 ((Pac *)0x41000000UL) /**< \brief (PAC1) APB Base Address */ +#define PAC2 ((Pac *)0x42000000UL) /**< \brief (PAC2) APB Base Address */ +#define PAC_INST_NUM 3 /**< \brief (PAC) Number of instances */ +#define PAC_INSTS { PAC0, PAC1, PAC2 } /**< \brief (PAC) Instances List */ + +#define PM ((Pm *)0x40000400UL) /**< \brief (PM) APB Base Address */ +#define PM_INST_NUM 1 /**< \brief (PM) Number of instances */ +#define PM_INSTS { PM } /**< \brief (PM) Instances List */ + +#define PORT ((Port *)0x41004400UL) /**< \brief (PORT) APB Base Address */ +#define PORT_IOBUS ((Port *)0x60000000UL) /**< \brief (PORT) IOBUS Base Address */ +#define PORT_INST_NUM 1 /**< \brief (PORT) Number of instances */ +#define PORT_INSTS { PORT } /**< \brief (PORT) Instances List */ +#define PORT_IOBUS_INST_NUM 1 /**< \brief (PORT) Number of instances */ +#define PORT_IOBUS_INSTS { PORT_IOBUS } /**< \brief (PORT) Instances List */ + +#define PTC ((void *)0x42004C00UL) /**< \brief (PTC) APB Base Address */ +#define PTC_GCLK_ID 34 +#define PTC_INST_NUM 1 /**< \brief (PTC) Number of instances */ +#define PTC_INSTS { PTC } /**< \brief (PTC) Instances List */ + +#define RTC ((Rtc *)0x40001400UL) /**< \brief (RTC) APB Base Address */ +#define RTC_INST_NUM 1 /**< \brief (RTC) Number of instances */ +#define RTC_INSTS { RTC } /**< \brief (RTC) Instances List */ + +#define SERCOM0 ((Sercom *)0x42000800UL) /**< \brief (SERCOM0) APB Base Address */ +#define SERCOM1 ((Sercom *)0x42000C00UL) /**< \brief (SERCOM1) APB Base Address */ +#define SERCOM2 ((Sercom *)0x42001000UL) /**< \brief (SERCOM2) APB Base Address */ +#define SERCOM3 ((Sercom *)0x42001400UL) /**< \brief (SERCOM3) APB Base Address */ +#define SERCOM_INST_NUM 4 /**< \brief (SERCOM) Number of instances */ +#define SERCOM_INSTS { SERCOM0, SERCOM1, SERCOM2, SERCOM3 } /**< \brief (SERCOM) Instances List */ + +#define SYSCTRL ((Sysctrl *)0x40000800UL) /**< \brief (SYSCTRL) APB Base Address */ +#define SYSCTRL_INST_NUM 1 /**< \brief (SYSCTRL) Number of instances */ +#define SYSCTRL_INSTS { SYSCTRL } /**< \brief (SYSCTRL) Instances List */ + +#define TC3 ((Tc *)0x42002C00UL) /**< \brief (TC3) APB Base Address */ +#define TC4 ((Tc *)0x42003000UL) /**< \brief (TC4) APB Base Address */ +#define TC5 ((Tc *)0x42003400UL) /**< \brief (TC5) APB Base Address */ +#define TC_INST_NUM 3 /**< \brief (TC) Number of instances */ +#define TC_INSTS { TC3, TC4, TC5 } /**< \brief (TC) Instances List */ + +#define TCC0 ((Tcc *)0x42002000UL) /**< \brief (TCC0) APB Base Address */ +#define TCC1 ((Tcc *)0x42002400UL) /**< \brief (TCC1) APB Base Address */ +#define TCC2 ((Tcc *)0x42002800UL) /**< \brief (TCC2) APB Base Address */ +#define TCC3 ((Tcc *)0x42006000UL) /**< \brief (TCC3) APB Base Address */ +#define TCC_INST_NUM 4 /**< \brief (TCC) Number of instances */ +#define TCC_INSTS { TCC0, TCC1, TCC2, TCC3 } /**< \brief (TCC) Instances List */ + +#define USB ((Usb *)0x41005000UL) /**< \brief (USB) APB Base Address */ +#define USB_INST_NUM 1 /**< \brief (USB) Number of instances */ +#define USB_INSTS { USB } /**< \brief (USB) Instances List */ + +#define WDT ((Wdt *)0x40001000UL) /**< \brief (WDT) APB Base Address */ +#define WDT_INST_NUM 1 /**< \brief (WDT) Number of instances */ +#define WDT_INSTS { WDT } /**< \brief (WDT) Instances List */ + +#endif /* (defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */ +/*@}*/ + +/* ************************************************************************** */ +/** PORT DEFINITIONS FOR SAMD21E17DU */ +/* ************************************************************************** */ +/** \defgroup SAMD21E17DU_port PORT Definitions */ +/*@{*/ + +#include "pio/samd21e17du.h" +/*@}*/ + +/* ************************************************************************** */ +/** MEMORY MAPPING DEFINITIONS FOR SAMD21E17DU */ +/* ************************************************************************** */ + +#define FLASH_SIZE _UL_(0x00020000) /* 128 kB */ +#define FLASH_PAGE_SIZE 64 +#define FLASH_NB_OF_PAGES 2048 +#define FLASH_USER_PAGE_SIZE 64 +#define HMCRAMC0_SIZE _UL_(0x00004000) /* 16 kB */ + +#define FLASH_ADDR _UL_(0x00000000) /**< FLASH base address */ +#define FLASH_USER_PAGE_ADDR _UL_(0x00800000) /**< FLASH_USER_PAGE base address */ +#define HMCRAMC0_ADDR _UL_(0x20000000) /**< HMCRAMC0 base address */ +#define HPB0_ADDR _UL_(0x40000000) /**< HPB0 base address */ +#define HPB1_ADDR _UL_(0x41000000) /**< HPB1 base address */ +#define HPB2_ADDR _UL_(0x42000000) /**< HPB2 base address */ +#define PPB_ADDR _UL_(0xE0000000) /**< PPB base address */ + +#define DSU_DID_RESETVALUE _UL_(0x10012695) +#define EIC_EXTINT_NUM 16 +#define NVMCTRL_RWW_EEPROM_SIZE _UL_(0x00001000) /* 4 kB */ +#define PORT_GROUPS 1 +#define USB_HOST 1 + +/* ************************************************************************** */ +/** ELECTRICAL DEFINITIONS FOR SAMD21E17DU */ +/* ************************************************************************** */ + + +#ifdef __cplusplus +} +#endif + +/*@}*/ + +#endif /* SAMD21E17DU_H */ diff --git a/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/utils/cmsis/samd21/include/samd21e17l.h b/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/utils/cmsis/samd21/include/samd21e17l.h new file mode 100644 index 0000000..47e0350 --- /dev/null +++ b/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/utils/cmsis/samd21/include/samd21e17l.h @@ -0,0 +1,551 @@ +/** + * \file + * + * \brief Header file for SAMD21E17L + * + * Copyright (c) 2018 Microchip Technology Inc. and its subsidiaries. + * + * \asf_license_start + * + * \page License + * + * Subject to your compliance with these terms, you may use Microchip + * software and any derivatives exclusively with Microchip products. + * It is your responsibility to comply with third party license terms applicable + * to your use of third party software (including open source software) that + * may accompany Microchip software. + * + * THIS SOFTWARE IS SUPPLIED BY MICROCHIP "AS IS". NO WARRANTIES, + * WHETHER EXPRESS, IMPLIED OR STATUTORY, APPLY TO THIS SOFTWARE, + * INCLUDING ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, + * AND FITNESS FOR A PARTICULAR PURPOSE. IN NO EVENT WILL MICROCHIP BE + * LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL OR CONSEQUENTIAL + * LOSS, DAMAGE, COST OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE + * SOFTWARE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE + * POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT + * ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY + * RELATED TO THIS SOFTWARE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, + * THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THIS SOFTWARE. + * + * \asf_license_stop + * + */ + +#ifndef _SAMD21E17L_ +#define _SAMD21E17L_ + +/** + * \ingroup SAMD21_definitions + * \addtogroup SAMD21E17L_definitions SAMD21E17L definitions + * This file defines all structures and symbols for SAMD21E17L: + * - registers and bitfields + * - peripheral base address + * - peripheral ID + * - PIO definitions +*/ +/*@{*/ + +#ifdef __cplusplus + extern "C" { +#endif + +#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) +#include +#ifndef __cplusplus +typedef volatile const uint32_t RoReg; /**< Read only 32-bit register (volatile const unsigned int) */ +typedef volatile const uint16_t RoReg16; /**< Read only 16-bit register (volatile const unsigned int) */ +typedef volatile const uint8_t RoReg8; /**< Read only 8-bit register (volatile const unsigned int) */ +#else +typedef volatile uint32_t RoReg; /**< Read only 32-bit register (volatile const unsigned int) */ +typedef volatile uint16_t RoReg16; /**< Read only 16-bit register (volatile const unsigned int) */ +typedef volatile uint8_t RoReg8; /**< Read only 8-bit register (volatile const unsigned int) */ +#endif +typedef volatile uint32_t WoReg; /**< Write only 32-bit register (volatile unsigned int) */ +typedef volatile uint16_t WoReg16; /**< Write only 16-bit register (volatile unsigned int) */ +typedef volatile uint8_t WoReg8; /**< Write only 8-bit register (volatile unsigned int) */ +typedef volatile uint32_t RwReg; /**< Read-Write 32-bit register (volatile unsigned int) */ +typedef volatile uint16_t RwReg16; /**< Read-Write 16-bit register (volatile unsigned int) */ +typedef volatile uint8_t RwReg8; /**< Read-Write 8-bit register (volatile unsigned int) */ +#endif + +#if !defined(SKIP_INTEGER_LITERALS) +#if defined(_U_) || defined(_L_) || defined(_UL_) + #error "Integer Literals macros already defined elsewhere" +#endif + +#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) +/* Macros that deal with adding suffixes to integer literal constants for C/C++ */ +#define _U_(x) x ## U /**< C code: Unsigned integer literal constant value */ +#define _L_(x) x ## L /**< C code: Long integer literal constant value */ +#define _UL_(x) x ## UL /**< C code: Unsigned Long integer literal constant value */ +#else /* Assembler */ +#define _U_(x) x /**< Assembler: Unsigned integer literal constant value */ +#define _L_(x) x /**< Assembler: Long integer literal constant value */ +#define _UL_(x) x /**< Assembler: Unsigned Long integer literal constant value */ +#endif /* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */ +#endif /* SKIP_INTEGER_LITERALS */ + +/* ************************************************************************** */ +/** CMSIS DEFINITIONS FOR SAMD21E17L */ +/* ************************************************************************** */ +/** \defgroup SAMD21E17L_cmsis CMSIS Definitions */ +/*@{*/ + +/** Interrupt Number Definition */ +typedef enum IRQn +{ + /****** Cortex-M0+ Processor Exceptions Numbers ******************************/ + NonMaskableInt_IRQn = -14,/**< 2 Non Maskable Interrupt */ + HardFault_IRQn = -13,/**< 3 Cortex-M0+ Hard Fault Interrupt */ + SVCall_IRQn = -5, /**< 11 Cortex-M0+ SV Call Interrupt */ + PendSV_IRQn = -2, /**< 14 Cortex-M0+ Pend SV Interrupt */ + SysTick_IRQn = -1, /**< 15 Cortex-M0+ System Tick Interrupt */ + /****** SAMD21E17L-specific Interrupt Numbers ***********************/ + PM_IRQn = 0, /**< 0 SAMD21E17L Power Manager (PM) */ + SYSCTRL_IRQn = 1, /**< 1 SAMD21E17L System Control (SYSCTRL) */ + WDT_IRQn = 2, /**< 2 SAMD21E17L Watchdog Timer (WDT) */ + RTC_IRQn = 3, /**< 3 SAMD21E17L Real-Time Counter (RTC) */ + EIC_IRQn = 4, /**< 4 SAMD21E17L External Interrupt Controller (EIC) */ + NVMCTRL_IRQn = 5, /**< 5 SAMD21E17L Non-Volatile Memory Controller (NVMCTRL) */ + DMAC_IRQn = 6, /**< 6 SAMD21E17L Direct Memory Access Controller (DMAC) */ + EVSYS_IRQn = 8, /**< 8 SAMD21E17L Event System Interface (EVSYS) */ + SERCOM0_IRQn = 9, /**< 9 SAMD21E17L Serial Communication Interface 0 (SERCOM0) */ + SERCOM1_IRQn = 10, /**< 10 SAMD21E17L Serial Communication Interface 1 (SERCOM1) */ + SERCOM2_IRQn = 11, /**< 11 SAMD21E17L Serial Communication Interface 2 (SERCOM2) */ + SERCOM3_IRQn = 12, /**< 12 SAMD21E17L Serial Communication Interface 3 (SERCOM3) */ + TCC0_IRQn = 15, /**< 15 SAMD21E17L Timer Counter Control 0 (TCC0) */ + TCC1_IRQn = 16, /**< 16 SAMD21E17L Timer Counter Control 1 (TCC1) */ + TCC2_IRQn = 17, /**< 17 SAMD21E17L Timer Counter Control 2 (TCC2) */ + TC3_IRQn = 18, /**< 18 SAMD21E17L Basic Timer Counter 3 (TC3) */ + TC4_IRQn = 19, /**< 19 SAMD21E17L Basic Timer Counter 4 (TC4) */ + TC5_IRQn = 20, /**< 20 SAMD21E17L Basic Timer Counter 5 (TC5) */ + ADC_IRQn = 23, /**< 23 SAMD21E17L Analog Digital Converter (ADC) */ + AC_IRQn = 24, /**< 24 SAMD21E17L Analog Comparators (AC) */ + DAC_IRQn = 25, /**< 25 SAMD21E17L Digital Analog Converter (DAC) */ + AC1_IRQn = 28, /**< 28 SAMD21E17L Analog Comparators 1 (AC1) */ + TCC3_IRQn = 29, /**< 29 SAMD21E17L Timer Counter Control 3 (TCC3) */ + + PERIPH_COUNT_IRQn = 30 /**< Number of peripheral IDs */ +} IRQn_Type; + +typedef struct _DeviceVectors +{ + /* Stack pointer */ + void* pvStack; + + /* Cortex-M handlers */ + void* pfnReset_Handler; + void* pfnNMI_Handler; + void* pfnHardFault_Handler; + void* pvReservedM12; + void* pvReservedM11; + void* pvReservedM10; + void* pvReservedM9; + void* pvReservedM8; + void* pvReservedM7; + void* pvReservedM6; + void* pfnSVC_Handler; + void* pvReservedM4; + void* pvReservedM3; + void* pfnPendSV_Handler; + void* pfnSysTick_Handler; + + /* Peripheral handlers */ + void* pfnPM_Handler; /* 0 Power Manager */ + void* pfnSYSCTRL_Handler; /* 1 System Control */ + void* pfnWDT_Handler; /* 2 Watchdog Timer */ + void* pfnRTC_Handler; /* 3 Real-Time Counter */ + void* pfnEIC_Handler; /* 4 External Interrupt Controller */ + void* pfnNVMCTRL_Handler; /* 5 Non-Volatile Memory Controller */ + void* pfnDMAC_Handler; /* 6 Direct Memory Access Controller */ + void* pvReserved7; + void* pfnEVSYS_Handler; /* 8 Event System Interface */ + void* pfnSERCOM0_Handler; /* 9 Serial Communication Interface 0 */ + void* pfnSERCOM1_Handler; /* 10 Serial Communication Interface 1 */ + void* pfnSERCOM2_Handler; /* 11 Serial Communication Interface 2 */ + void* pfnSERCOM3_Handler; /* 12 Serial Communication Interface 3 */ + void* pvReserved13; + void* pvReserved14; + void* pfnTCC0_Handler; /* 15 Timer Counter Control 0 */ + void* pfnTCC1_Handler; /* 16 Timer Counter Control 1 */ + void* pfnTCC2_Handler; /* 17 Timer Counter Control 2 */ + void* pfnTC3_Handler; /* 18 Basic Timer Counter 3 */ + void* pfnTC4_Handler; /* 19 Basic Timer Counter 4 */ + void* pfnTC5_Handler; /* 20 Basic Timer Counter 5 */ + void* pvReserved21; + void* pvReserved22; + void* pfnADC_Handler; /* 23 Analog Digital Converter */ + void* pfnAC_Handler; /* 24 Analog Comparators */ + void* pfnDAC_Handler; /* 25 Digital Analog Converter */ + void* pvReserved26; + void* pvReserved27; + void* pfnAC1_Handler; /* 28 Analog Comparators 1 */ + void* pfnTCC3_Handler; /* 29 Timer Counter Control 3 */ +} DeviceVectors; + +/* Cortex-M0+ processor handlers */ +void Reset_Handler ( void ); +void NMI_Handler ( void ); +void HardFault_Handler ( void ); +void SVC_Handler ( void ); +void PendSV_Handler ( void ); +void SysTick_Handler ( void ); + +/* Peripherals handlers */ +void PM_Handler ( void ); +void SYSCTRL_Handler ( void ); +void WDT_Handler ( void ); +void RTC_Handler ( void ); +void EIC_Handler ( void ); +void NVMCTRL_Handler ( void ); +void DMAC_Handler ( void ); +void EVSYS_Handler ( void ); +void SERCOM0_Handler ( void ); +void SERCOM1_Handler ( void ); +void SERCOM2_Handler ( void ); +void SERCOM3_Handler ( void ); +void TCC0_Handler ( void ); +void TCC1_Handler ( void ); +void TCC2_Handler ( void ); +void TC3_Handler ( void ); +void TC4_Handler ( void ); +void TC5_Handler ( void ); +void ADC_Handler ( void ); +void AC_Handler ( void ); +void DAC_Handler ( void ); +void AC1_Handler ( void ); +void TCC3_Handler ( void ); + +/* + * \brief Configuration of the Cortex-M0+ Processor and Core Peripherals + */ + +#define LITTLE_ENDIAN 1 +#define __CM0PLUS_REV 1 /*!< Core revision r0p1 */ +#define __MPU_PRESENT 0 /*!< MPU present or not */ +#define __NVIC_PRIO_BITS 2 /*!< Number of bits used for Priority Levels */ +#define __VTOR_PRESENT 1 /*!< VTOR present or not */ +#define __Vendor_SysTickConfig 0 /*!< Set to 1 if different SysTick Config is used */ + +/** + * \brief CMSIS includes + */ + +#include +#if !defined DONT_USE_CMSIS_INIT +#include "system_samd21.h" +#endif /* DONT_USE_CMSIS_INIT */ + +/*@}*/ + +/* ************************************************************************** */ +/** SOFTWARE PERIPHERAL API DEFINITION FOR SAMD21E17L */ +/* ************************************************************************** */ +/** \defgroup SAMD21E17L_api Peripheral Software API */ +/*@{*/ + +#include "component/ac.h" +#include "component/adc.h" +#include "component/dac.h" +#include "component/dmac.h" +#include "component/dsu.h" +#include "component/eic.h" +#include "component/evsys_variant_d.h" +#include "component/gclk.h" +#include "component/hmatrixb.h" +#include "component/mtb.h" +#include "component/nvmctrl_variant_d.h" +#include "component/pac.h" +#include "component/pm_variant_d.h" +#include "component/port.h" +#include "component/rtc.h" +#include "component/sercom.h" +#include "component/sysctrl.h" +#include "component/tc.h" +#include "component/tcc_lighting.h" +#include "component/wdt.h" +/*@}*/ + +/* ************************************************************************** */ +/** REGISTERS ACCESS DEFINITIONS FOR SAMD21E17L */ +/* ************************************************************************** */ +/** \defgroup SAMD21E17L_reg Registers Access Definitions */ +/*@{*/ + +#include "instance/ac.h" +#include "instance/ac1.h" +#include "instance/adc.h" +#include "instance/dac.h" +#include "instance/dmac.h" +#include "instance/dsu.h" +#include "instance/eic.h" +#include "instance/evsys_variant_d.h" +#include "instance/gclk.h" +#include "instance/sbmatrix.h" +#include "instance/mtb.h" +#include "instance/nvmctrl_variant_d.h" +#include "instance/pac0.h" +#include "instance/pac1.h" +#include "instance/pac2.h" +#include "instance/pm.h" +#include "instance/port_variant_d.h" +#include "instance/rtc.h" +#include "instance/sercom0.h" +#include "instance/sercom1.h" +#include "instance/sercom2.h" +#include "instance/sercom3.h" +#include "instance/sysctrl.h" +#include "instance/tc3.h" +#include "instance/tc4.h" +#include "instance/tc5.h" +#include "instance/tcc0.h" +#include "instance/tcc1.h" +#include "instance/tcc2.h" +#include "instance/tcc3.h" +#include "instance/wdt.h" +/*@}*/ + +/* ************************************************************************** */ +/** PERIPHERAL ID DEFINITIONS FOR SAMD21E17L */ +/* ************************************************************************** */ +/** \defgroup SAMD21E17L_id Peripheral Ids Definitions */ +/*@{*/ + +// Peripheral instances on HPB0 bridge +#define ID_PAC0 0 /**< \brief Peripheral Access Controller 0 (PAC0) */ +#define ID_PM 1 /**< \brief Power Manager (PM) */ +#define ID_SYSCTRL 2 /**< \brief System Control (SYSCTRL) */ +#define ID_GCLK 3 /**< \brief Generic Clock Generator (GCLK) */ +#define ID_WDT 4 /**< \brief Watchdog Timer (WDT) */ +#define ID_RTC 5 /**< \brief Real-Time Counter (RTC) */ +#define ID_EIC 6 /**< \brief External Interrupt Controller (EIC) */ + +// Peripheral instances on HPB1 bridge +#define ID_PAC1 32 /**< \brief Peripheral Access Controller 1 (PAC1) */ +#define ID_DSU 33 /**< \brief Device Service Unit (DSU) */ +#define ID_NVMCTRL 34 /**< \brief Non-Volatile Memory Controller (NVMCTRL) */ +#define ID_PORT 35 /**< \brief Port Module (PORT) */ +#define ID_DMAC 36 /**< \brief Direct Memory Access Controller (DMAC) */ +#define ID_MTB 38 /**< \brief Cortex-M0+ Micro-Trace Buffer (MTB) */ +#define ID_SBMATRIX 39 /**< \brief HSB Matrix (SBMATRIX) */ + +// Peripheral instances on HPB2 bridge +#define ID_PAC2 64 /**< \brief Peripheral Access Controller 2 (PAC2) */ +#define ID_EVSYS 65 /**< \brief Event System Interface (EVSYS) */ +#define ID_SERCOM0 66 /**< \brief Serial Communication Interface 0 (SERCOM0) */ +#define ID_SERCOM1 67 /**< \brief Serial Communication Interface 1 (SERCOM1) */ +#define ID_SERCOM2 68 /**< \brief Serial Communication Interface 2 (SERCOM2) */ +#define ID_SERCOM3 69 /**< \brief Serial Communication Interface 3 (SERCOM3) */ +#define ID_TCC0 72 /**< \brief Timer Counter Control 0 (TCC0) */ +#define ID_TCC1 73 /**< \brief Timer Counter Control 1 (TCC1) */ +#define ID_TCC2 74 /**< \brief Timer Counter Control 2 (TCC2) */ +#define ID_TC3 75 /**< \brief Basic Timer Counter 3 (TC3) */ +#define ID_TC4 76 /**< \brief Basic Timer Counter 4 (TC4) */ +#define ID_TC5 77 /**< \brief Basic Timer Counter 5 (TC5) */ +#define ID_ADC 80 /**< \brief Analog Digital Converter (ADC) */ +#define ID_AC 81 /**< \brief Analog Comparators (AC) */ +#define ID_DAC 82 /**< \brief Digital Analog Converter (DAC) */ +#define ID_AC1 85 /**< \brief Analog Comparators 1 (AC1) */ +#define ID_TCC3 88 /**< \brief Timer Counter Control 3 (TCC3) */ + +#define ID_PERIPH_COUNT 89 /**< \brief Max number of peripheral IDs */ +/*@}*/ + +/* ************************************************************************** */ +/** BASE ADDRESS DEFINITIONS FOR SAMD21E17L */ +/* ************************************************************************** */ +/** \defgroup SAMD21E17L_base Peripheral Base Address Definitions */ +/*@{*/ + +#if defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__) +#define AC (0x42004400) /**< \brief (AC) APB Base Address */ +#define AC1 (0x42005400) /**< \brief (AC1) APB Base Address */ +#define ADC (0x42004000) /**< \brief (ADC) APB Base Address */ +#define DAC (0x42004800) /**< \brief (DAC) APB Base Address */ +#define DMAC (0x41004800) /**< \brief (DMAC) APB Base Address */ +#define DSU (0x41002000) /**< \brief (DSU) APB Base Address */ +#define EIC (0x40001800) /**< \brief (EIC) APB Base Address */ +#define EVSYS (0x42000400) /**< \brief (EVSYS) APB Base Address */ +#define GCLK (0x40000C00) /**< \brief (GCLK) APB Base Address */ +#define SBMATRIX (0x41007000) /**< \brief (SBMATRIX) APB Base Address */ +#define MTB (0x41006000) /**< \brief (MTB) APB Base Address */ +#define NVMCTRL_AUX3 (0x0080A000) /**< \brief (NVMCTRL) AUX3 Base Address */ +#define NVMCTRL (0x41004000) /**< \brief (NVMCTRL) APB Base Address */ +#define NVMCTRL_CAL (0x00800000) /**< \brief (NVMCTRL) CAL Base Address */ +#define NVMCTRL_LOCKBIT (0x00802000) /**< \brief (NVMCTRL) LOCKBIT Base Address */ +#define NVMCTRL_OTP1 (0x00806000) /**< \brief (NVMCTRL) OTP1 Base Address */ +#define NVMCTRL_OTP2 (0x00806008) /**< \brief (NVMCTRL) OTP2 Base Address */ +#define NVMCTRL_OTP4 (0x00806020) /**< \brief (NVMCTRL) OTP4 Base Address */ +#define NVMCTRL_TEMP_LOG (0x00806030) /**< \brief (NVMCTRL) TEMP_LOG Base Address */ +#define NVMCTRL_USER (0x00804000) /**< \brief (NVMCTRL) USER Base Address */ +#define PAC0 (0x40000000) /**< \brief (PAC0) APB Base Address */ +#define PAC1 (0x41000000) /**< \brief (PAC1) APB Base Address */ +#define PAC2 (0x42000000) /**< \brief (PAC2) APB Base Address */ +#define PM (0x40000400) /**< \brief (PM) APB Base Address */ +#define PORT (0x41004400) /**< \brief (PORT) APB Base Address */ +#define PORT_IOBUS (0x60000000) /**< \brief (PORT) IOBUS Base Address */ +#define RTC (0x40001400) /**< \brief (RTC) APB Base Address */ +#define SERCOM0 (0x42000800) /**< \brief (SERCOM0) APB Base Address */ +#define SERCOM1 (0x42000C00) /**< \brief (SERCOM1) APB Base Address */ +#define SERCOM2 (0x42001000) /**< \brief (SERCOM2) APB Base Address */ +#define SERCOM3 (0x42001400) /**< \brief (SERCOM3) APB Base Address */ +#define SYSCTRL (0x40000800) /**< \brief (SYSCTRL) APB Base Address */ +#define TC3 (0x42002C00) /**< \brief (TC3) APB Base Address */ +#define TC4 (0x42003000) /**< \brief (TC4) APB Base Address */ +#define TC5 (0x42003400) /**< \brief (TC5) APB Base Address */ +#define TCC0 (0x42002000) /**< \brief (TCC0) APB Base Address */ +#define TCC1 (0x42002400) /**< \brief (TCC1) APB Base Address */ +#define TCC2 (0x42002800) /**< \brief (TCC2) APB Base Address */ +#define TCC3 (0x42006000) /**< \brief (TCC3) APB Base Address */ +#define WDT (0x40001000) /**< \brief (WDT) APB Base Address */ +#else +#define AC ((Ac *)0x42004400UL) /**< \brief (AC) APB Base Address */ +#define AC1 ((Ac *)0x42005400UL) /**< \brief (AC1) APB Base Address */ +#define AC_INST_NUM 2 /**< \brief (AC) Number of instances */ +#define AC_INSTS { AC, AC1 } /**< \brief (AC) Instances List */ + +#define ADC ((Adc *)0x42004000UL) /**< \brief (ADC) APB Base Address */ +#define ADC_INST_NUM 1 /**< \brief (ADC) Number of instances */ +#define ADC_INSTS { ADC } /**< \brief (ADC) Instances List */ + +#define DAC ((Dac *)0x42004800UL) /**< \brief (DAC) APB Base Address */ +#define DAC_INST_NUM 1 /**< \brief (DAC) Number of instances */ +#define DAC_INSTS { DAC } /**< \brief (DAC) Instances List */ + +#define DMAC ((Dmac *)0x41004800UL) /**< \brief (DMAC) APB Base Address */ +#define DMAC_INST_NUM 1 /**< \brief (DMAC) Number of instances */ +#define DMAC_INSTS { DMAC } /**< \brief (DMAC) Instances List */ + +#define DSU ((Dsu *)0x41002000UL) /**< \brief (DSU) APB Base Address */ +#define DSU_INST_NUM 1 /**< \brief (DSU) Number of instances */ +#define DSU_INSTS { DSU } /**< \brief (DSU) Instances List */ + +#define EIC ((Eic *)0x40001800UL) /**< \brief (EIC) APB Base Address */ +#define EIC_INST_NUM 1 /**< \brief (EIC) Number of instances */ +#define EIC_INSTS { EIC } /**< \brief (EIC) Instances List */ + +#define EVSYS ((Evsys *)0x42000400UL) /**< \brief (EVSYS) APB Base Address */ +#define EVSYS_INST_NUM 1 /**< \brief (EVSYS) Number of instances */ +#define EVSYS_INSTS { EVSYS } /**< \brief (EVSYS) Instances List */ + +#define GCLK ((Gclk *)0x40000C00UL) /**< \brief (GCLK) APB Base Address */ +#define GCLK_INST_NUM 1 /**< \brief (GCLK) Number of instances */ +#define GCLK_INSTS { GCLK } /**< \brief (GCLK) Instances List */ + +#define SBMATRIX ((Hmatrixb *)0x41007000UL) /**< \brief (SBMATRIX) APB Base Address */ +#define HMATRIXB_INST_NUM 1 /**< \brief (HMATRIXB) Number of instances */ +#define HMATRIXB_INSTS { SBMATRIX } /**< \brief (HMATRIXB) Instances List */ + +#define MTB ((Mtb *)0x41006000UL) /**< \brief (MTB) APB Base Address */ +#define MTB_INST_NUM 1 /**< \brief (MTB) Number of instances */ +#define MTB_INSTS { MTB } /**< \brief (MTB) Instances List */ + +#define NVMCTRL_AUX3 (0x0080A000UL) /**< \brief (NVMCTRL) AUX3 Base Address */ +#define NVMCTRL ((Nvmctrl *)0x41004000UL) /**< \brief (NVMCTRL) APB Base Address */ +#define NVMCTRL_CAL (0x00800000UL) /**< \brief (NVMCTRL) CAL Base Address */ +#define NVMCTRL_LOCKBIT (0x00802000UL) /**< \brief (NVMCTRL) LOCKBIT Base Address */ +#define NVMCTRL_OTP1 (0x00806000UL) /**< \brief (NVMCTRL) OTP1 Base Address */ +#define NVMCTRL_OTP2 (0x00806008UL) /**< \brief (NVMCTRL) OTP2 Base Address */ +#define NVMCTRL_OTP4 (0x00806020UL) /**< \brief (NVMCTRL) OTP4 Base Address */ +#define NVMCTRL_TEMP_LOG (0x00806030UL) /**< \brief (NVMCTRL) TEMP_LOG Base Address */ +#define NVMCTRL_USER (0x00804000UL) /**< \brief (NVMCTRL) USER Base Address */ +#define NVMCTRL_INST_NUM 1 /**< \brief (NVMCTRL) Number of instances */ +#define NVMCTRL_INSTS { NVMCTRL } /**< \brief (NVMCTRL) Instances List */ + +#define PAC0 ((Pac *)0x40000000UL) /**< \brief (PAC0) APB Base Address */ +#define PAC1 ((Pac *)0x41000000UL) /**< \brief (PAC1) APB Base Address */ +#define PAC2 ((Pac *)0x42000000UL) /**< \brief (PAC2) APB Base Address */ +#define PAC_INST_NUM 3 /**< \brief (PAC) Number of instances */ +#define PAC_INSTS { PAC0, PAC1, PAC2 } /**< \brief (PAC) Instances List */ + +#define PM ((Pm *)0x40000400UL) /**< \brief (PM) APB Base Address */ +#define PM_INST_NUM 1 /**< \brief (PM) Number of instances */ +#define PM_INSTS { PM } /**< \brief (PM) Instances List */ + +#define PORT ((Port *)0x41004400UL) /**< \brief (PORT) APB Base Address */ +#define PORT_IOBUS ((Port *)0x60000000UL) /**< \brief (PORT) IOBUS Base Address */ +#define PORT_INST_NUM 1 /**< \brief (PORT) Number of instances */ +#define PORT_INSTS { PORT } /**< \brief (PORT) Instances List */ +#define PORT_IOBUS_INST_NUM 1 /**< \brief (PORT) Number of instances */ +#define PORT_IOBUS_INSTS { PORT_IOBUS } /**< \brief (PORT) Instances List */ + +#define RTC ((Rtc *)0x40001400UL) /**< \brief (RTC) APB Base Address */ +#define RTC_INST_NUM 1 /**< \brief (RTC) Number of instances */ +#define RTC_INSTS { RTC } /**< \brief (RTC) Instances List */ + +#define SERCOM0 ((Sercom *)0x42000800UL) /**< \brief (SERCOM0) APB Base Address */ +#define SERCOM1 ((Sercom *)0x42000C00UL) /**< \brief (SERCOM1) APB Base Address */ +#define SERCOM2 ((Sercom *)0x42001000UL) /**< \brief (SERCOM2) APB Base Address */ +#define SERCOM3 ((Sercom *)0x42001400UL) /**< \brief (SERCOM3) APB Base Address */ +#define SERCOM_INST_NUM 4 /**< \brief (SERCOM) Number of instances */ +#define SERCOM_INSTS { SERCOM0, SERCOM1, SERCOM2, SERCOM3 } /**< \brief (SERCOM) Instances List */ + +#define SYSCTRL ((Sysctrl *)0x40000800UL) /**< \brief (SYSCTRL) APB Base Address */ +#define SYSCTRL_INST_NUM 1 /**< \brief (SYSCTRL) Number of instances */ +#define SYSCTRL_INSTS { SYSCTRL } /**< \brief (SYSCTRL) Instances List */ + +#define TC3 ((Tc *)0x42002C00UL) /**< \brief (TC3) APB Base Address */ +#define TC4 ((Tc *)0x42003000UL) /**< \brief (TC4) APB Base Address */ +#define TC5 ((Tc *)0x42003400UL) /**< \brief (TC5) APB Base Address */ +#define TC_INST_NUM 3 /**< \brief (TC) Number of instances */ +#define TC_INSTS { TC3, TC4, TC5 } /**< \brief (TC) Instances List */ + +#define TCC0 ((Tcc *)0x42002000UL) /**< \brief (TCC0) APB Base Address */ +#define TCC1 ((Tcc *)0x42002400UL) /**< \brief (TCC1) APB Base Address */ +#define TCC2 ((Tcc *)0x42002800UL) /**< \brief (TCC2) APB Base Address */ +#define TCC3 ((Tcc *)0x42006000UL) /**< \brief (TCC3) APB Base Address */ +#define TCC_INST_NUM 4 /**< \brief (TCC) Number of instances */ +#define TCC_INSTS { TCC0, TCC1, TCC2, TCC3 } /**< \brief (TCC) Instances List */ + +#define WDT ((Wdt *)0x40001000UL) /**< \brief (WDT) APB Base Address */ +#define WDT_INST_NUM 1 /**< \brief (WDT) Number of instances */ +#define WDT_INSTS { WDT } /**< \brief (WDT) Instances List */ + +#endif /* (defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */ +/*@}*/ + +/* ************************************************************************** */ +/** PORT DEFINITIONS FOR SAMD21E17L */ +/* ************************************************************************** */ +/** \defgroup SAMD21E17L_port PORT Definitions */ +/*@{*/ + +#include "pio/samd21e17l.h" +/*@}*/ + +/* ************************************************************************** */ +/** MEMORY MAPPING DEFINITIONS FOR SAMD21E17L */ +/* ************************************************************************** */ + +#define FLASH_SIZE _UL_(0x00020000) /* 128 kB */ +#define FLASH_PAGE_SIZE 64 +#define FLASH_NB_OF_PAGES 2048 +#define FLASH_USER_PAGE_SIZE 64 +#define HMCRAMC0_SIZE _UL_(0x00004000) /* 16 kB */ + +#define FLASH_ADDR _UL_(0x00000000) /**< FLASH base address */ +#define FLASH_USER_PAGE_ADDR _UL_(0x00800000) /**< FLASH_USER_PAGE base address */ +#define HMCRAMC0_ADDR _UL_(0x20000000) /**< HMCRAMC0 base address */ +#define HPB0_ADDR _UL_(0x40000000) /**< HPB0 base address */ +#define HPB1_ADDR _UL_(0x41000000) /**< HPB1 base address */ +#define HPB2_ADDR _UL_(0x42000000) /**< HPB2 base address */ +#define PPB_ADDR _UL_(0xE0000000) /**< PPB base address */ + +#define DSU_DID_RESETVALUE _UL_(0x10012697) +#define EIC_EXTINT_NUM 16 +#define NVMCTRL_RWW_EEPROM_SIZE _UL_(0x00001000) /* 4 kB */ +#define PORT_GROUPS 2 +#define USB_HOST 0 + +/* ************************************************************************** */ +/** ELECTRICAL DEFINITIONS FOR SAMD21E17L */ +/* ************************************************************************** */ + + +#ifdef __cplusplus +} +#endif + +/*@}*/ + +#endif /* SAMD21E17L_H */ diff --git a/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/utils/cmsis/samd21/include/samd21e18a.h b/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/utils/cmsis/samd21/include/samd21e18a.h new file mode 100644 index 0000000..6e52322 --- /dev/null +++ b/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/utils/cmsis/samd21/include/samd21e18a.h @@ -0,0 +1,547 @@ +/** + * \file + * + * \brief Header file for SAMD21E18A + * + * Copyright (c) 2017-2018 Microchip Technology Inc. and its subsidiaries. + * + * \asf_license_start + * + * \page License + * + * Subject to your compliance with these terms, you may use Microchip + * software and any derivatives exclusively with Microchip products. + * It is your responsibility to comply with third party license terms applicable + * to your use of third party software (including open source software) that + * may accompany Microchip software. + * + * THIS SOFTWARE IS SUPPLIED BY MICROCHIP "AS IS". NO WARRANTIES, + * WHETHER EXPRESS, IMPLIED OR STATUTORY, APPLY TO THIS SOFTWARE, + * INCLUDING ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, + * AND FITNESS FOR A PARTICULAR PURPOSE. IN NO EVENT WILL MICROCHIP BE + * LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL OR CONSEQUENTIAL + * LOSS, DAMAGE, COST OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE + * SOFTWARE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE + * POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT + * ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY + * RELATED TO THIS SOFTWARE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, + * THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THIS SOFTWARE. + * + * \asf_license_stop + * + */ + +#ifndef _SAMD21E18A_ +#define _SAMD21E18A_ + +/** + * \ingroup SAMD21_definitions + * \addtogroup SAMD21E18A_definitions SAMD21E18A definitions + * This file defines all structures and symbols for SAMD21E18A: + * - registers and bitfields + * - peripheral base address + * - peripheral ID + * - PIO definitions +*/ +/*@{*/ + +#ifdef __cplusplus + extern "C" { +#endif + +#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) +#include +#ifndef __cplusplus +typedef volatile const uint32_t RoReg; /**< Read only 32-bit register (volatile const unsigned int) */ +typedef volatile const uint16_t RoReg16; /**< Read only 16-bit register (volatile const unsigned int) */ +typedef volatile const uint8_t RoReg8; /**< Read only 8-bit register (volatile const unsigned int) */ +#else +typedef volatile uint32_t RoReg; /**< Read only 32-bit register (volatile const unsigned int) */ +typedef volatile uint16_t RoReg16; /**< Read only 16-bit register (volatile const unsigned int) */ +typedef volatile uint8_t RoReg8; /**< Read only 8-bit register (volatile const unsigned int) */ +#endif +typedef volatile uint32_t WoReg; /**< Write only 32-bit register (volatile unsigned int) */ +typedef volatile uint16_t WoReg16; /**< Write only 16-bit register (volatile unsigned int) */ +typedef volatile uint8_t WoReg8; /**< Write only 8-bit register (volatile unsigned int) */ +typedef volatile uint32_t RwReg; /**< Read-Write 32-bit register (volatile unsigned int) */ +typedef volatile uint16_t RwReg16; /**< Read-Write 16-bit register (volatile unsigned int) */ +typedef volatile uint8_t RwReg8; /**< Read-Write 8-bit register (volatile unsigned int) */ +#define CAST(type, value) ((type *)(value)) +#define REG_ACCESS(type, address) (*(type*)(address)) /**< C code: Register value */ +#else +#define CAST(type, value) (value) +#define REG_ACCESS(type, address) (address) /**< Assembly code: Register address */ +#endif + +/* ************************************************************************** */ +/** CMSIS DEFINITIONS FOR SAMD21E18A */ +/* ************************************************************************** */ +/** \defgroup SAMD21E18A_cmsis CMSIS Definitions */ +/*@{*/ + +/** Interrupt Number Definition */ +typedef enum IRQn +{ + /****** Cortex-M0+ Processor Exceptions Numbers ******************************/ + NonMaskableInt_IRQn = -14,/**< 2 Non Maskable Interrupt */ + HardFault_IRQn = -13,/**< 3 Cortex-M0+ Hard Fault Interrupt */ + SVCall_IRQn = -5, /**< 11 Cortex-M0+ SV Call Interrupt */ + PendSV_IRQn = -2, /**< 14 Cortex-M0+ Pend SV Interrupt */ + SysTick_IRQn = -1, /**< 15 Cortex-M0+ System Tick Interrupt */ + /****** SAMD21E18A-specific Interrupt Numbers ***********************/ + PM_IRQn = 0, /**< 0 SAMD21E18A Power Manager (PM) */ + SYSCTRL_IRQn = 1, /**< 1 SAMD21E18A System Control (SYSCTRL) */ + WDT_IRQn = 2, /**< 2 SAMD21E18A Watchdog Timer (WDT) */ + RTC_IRQn = 3, /**< 3 SAMD21E18A Real-Time Counter (RTC) */ + EIC_IRQn = 4, /**< 4 SAMD21E18A External Interrupt Controller (EIC) */ + NVMCTRL_IRQn = 5, /**< 5 SAMD21E18A Non-Volatile Memory Controller (NVMCTRL) */ + DMAC_IRQn = 6, /**< 6 SAMD21E18A Direct Memory Access Controller (DMAC) */ + USB_IRQn = 7, /**< 7 SAMD21E18A Universal Serial Bus (USB) */ + EVSYS_IRQn = 8, /**< 8 SAMD21E18A Event System Interface (EVSYS) */ + SERCOM0_IRQn = 9, /**< 9 SAMD21E18A Serial Communication Interface 0 (SERCOM0) */ + SERCOM1_IRQn = 10, /**< 10 SAMD21E18A Serial Communication Interface 1 (SERCOM1) */ + SERCOM2_IRQn = 11, /**< 11 SAMD21E18A Serial Communication Interface 2 (SERCOM2) */ + SERCOM3_IRQn = 12, /**< 12 SAMD21E18A Serial Communication Interface 3 (SERCOM3) */ + TCC0_IRQn = 15, /**< 15 SAMD21E18A Timer Counter Control 0 (TCC0) */ + TCC1_IRQn = 16, /**< 16 SAMD21E18A Timer Counter Control 1 (TCC1) */ + TCC2_IRQn = 17, /**< 17 SAMD21E18A Timer Counter Control 2 (TCC2) */ + TC3_IRQn = 18, /**< 18 SAMD21E18A Basic Timer Counter 3 (TC3) */ + TC4_IRQn = 19, /**< 19 SAMD21E18A Basic Timer Counter 4 (TC4) */ + TC5_IRQn = 20, /**< 20 SAMD21E18A Basic Timer Counter 5 (TC5) */ + ADC_IRQn = 23, /**< 23 SAMD21E18A Analog Digital Converter (ADC) */ + AC_IRQn = 24, /**< 24 SAMD21E18A Analog Comparators (AC) */ + DAC_IRQn = 25, /**< 25 SAMD21E18A Digital Analog Converter (DAC) */ + PTC_IRQn = 26, /**< 26 SAMD21E18A Peripheral Touch Controller (PTC) */ + I2S_IRQn = 27, /**< 27 SAMD21E18A Inter-IC Sound Interface (I2S) */ + + PERIPH_COUNT_IRQn = 28 /**< Number of peripheral IDs */ +} IRQn_Type; + +typedef struct _DeviceVectors +{ + /* Stack pointer */ + void* pvStack; + + /* Cortex-M handlers */ + void* pfnReset_Handler; + void* pfnNMI_Handler; + void* pfnHardFault_Handler; + void* pvReservedM12; + void* pvReservedM11; + void* pvReservedM10; + void* pvReservedM9; + void* pvReservedM8; + void* pvReservedM7; + void* pvReservedM6; + void* pfnSVC_Handler; + void* pvReservedM4; + void* pvReservedM3; + void* pfnPendSV_Handler; + void* pfnSysTick_Handler; + + /* Peripheral handlers */ + void* pfnPM_Handler; /* 0 Power Manager */ + void* pfnSYSCTRL_Handler; /* 1 System Control */ + void* pfnWDT_Handler; /* 2 Watchdog Timer */ + void* pfnRTC_Handler; /* 3 Real-Time Counter */ + void* pfnEIC_Handler; /* 4 External Interrupt Controller */ + void* pfnNVMCTRL_Handler; /* 5 Non-Volatile Memory Controller */ + void* pfnDMAC_Handler; /* 6 Direct Memory Access Controller */ + void* pfnUSB_Handler; /* 7 Universal Serial Bus */ + void* pfnEVSYS_Handler; /* 8 Event System Interface */ + void* pfnSERCOM0_Handler; /* 9 Serial Communication Interface 0 */ + void* pfnSERCOM1_Handler; /* 10 Serial Communication Interface 1 */ + void* pfnSERCOM2_Handler; /* 11 Serial Communication Interface 2 */ + void* pfnSERCOM3_Handler; /* 12 Serial Communication Interface 3 */ + void* pvReserved13; + void* pvReserved14; + void* pfnTCC0_Handler; /* 15 Timer Counter Control 0 */ + void* pfnTCC1_Handler; /* 16 Timer Counter Control 1 */ + void* pfnTCC2_Handler; /* 17 Timer Counter Control 2 */ + void* pfnTC3_Handler; /* 18 Basic Timer Counter 3 */ + void* pfnTC4_Handler; /* 19 Basic Timer Counter 4 */ + void* pfnTC5_Handler; /* 20 Basic Timer Counter 5 */ + void* pvReserved21; + void* pvReserved22; + void* pfnADC_Handler; /* 23 Analog Digital Converter */ + void* pfnAC_Handler; /* 24 Analog Comparators */ + void* pfnDAC_Handler; /* 25 Digital Analog Converter */ + void* pfnPTC_Handler; /* 26 Peripheral Touch Controller */ + void* pfnI2S_Handler; /* 27 Inter-IC Sound Interface */ + void* pvReserved28; +} DeviceVectors; + +/* Cortex-M0+ processor handlers */ +void Reset_Handler ( void ); +void NMI_Handler ( void ); +void HardFault_Handler ( void ); +void SVC_Handler ( void ); +void PendSV_Handler ( void ); +void SysTick_Handler ( void ); + +/* Peripherals handlers */ +void PM_Handler ( void ); +void SYSCTRL_Handler ( void ); +void WDT_Handler ( void ); +void RTC_Handler ( void ); +void EIC_Handler ( void ); +void NVMCTRL_Handler ( void ); +void DMAC_Handler ( void ); +void USB_Handler ( void ); +void EVSYS_Handler ( void ); +void SERCOM0_Handler ( void ); +void SERCOM1_Handler ( void ); +void SERCOM2_Handler ( void ); +void SERCOM3_Handler ( void ); +void TCC0_Handler ( void ); +void TCC1_Handler ( void ); +void TCC2_Handler ( void ); +void TC3_Handler ( void ); +void TC4_Handler ( void ); +void TC5_Handler ( void ); +void ADC_Handler ( void ); +void AC_Handler ( void ); +void DAC_Handler ( void ); +void PTC_Handler ( void ); +void I2S_Handler ( void ); + +/* + * \brief Configuration of the Cortex-M0+ Processor and Core Peripherals + */ + +#define LITTLE_ENDIAN 1 +#define __CM0PLUS_REV 1 /*!< Core revision r0p1 */ +#define __MPU_PRESENT 0 /*!< MPU present or not */ +#define __NVIC_PRIO_BITS 2 /*!< Number of bits used for Priority Levels */ +#define __VTOR_PRESENT 1 /*!< VTOR present or not */ +#define __Vendor_SysTickConfig 0 /*!< Set to 1 if different SysTick Config is used */ + +/** + * \brief CMSIS includes + */ + +#include +#if !defined DONT_USE_CMSIS_INIT +#include "system_samd21.h" +#endif /* DONT_USE_CMSIS_INIT */ + +/*@}*/ + +/* ************************************************************************** */ +/** SOFTWARE PERIPHERAL API DEFINITION FOR SAMD21E18A */ +/* ************************************************************************** */ +/** \defgroup SAMD21E18A_api Peripheral Software API */ +/*@{*/ + +#include "component/ac.h" +#include "component/adc.h" +#include "component/dac.h" +#include "component/dmac.h" +#include "component/dsu.h" +#include "component/eic.h" +#include "component/evsys.h" +#include "component/gclk.h" +#include "component/hmatrixb.h" +#include "component/i2s.h" +#include "component/mtb.h" +#include "component/nvmctrl.h" +#include "component/pac.h" +#include "component/pm.h" +#include "component/port.h" +#include "component/rtc.h" +#include "component/sercom.h" +#include "component/sysctrl.h" +#include "component/tc.h" +#include "component/tcc.h" +#include "component/usb.h" +#include "component/wdt.h" +/*@}*/ + +/* ************************************************************************** */ +/** REGISTERS ACCESS DEFINITIONS FOR SAMD21E18A */ +/* ************************************************************************** */ +/** \defgroup SAMD21E18A_reg Registers Access Definitions */ +/*@{*/ + +#include "instance/ac.h" +#include "instance/adc.h" +#include "instance/dac.h" +#include "instance/dmac.h" +#include "instance/dsu.h" +#include "instance/eic.h" +#include "instance/evsys.h" +#include "instance/gclk.h" +#include "instance/sbmatrix.h" +#include "instance/i2s.h" +#include "instance/mtb.h" +#include "instance/nvmctrl.h" +#include "instance/pac0.h" +#include "instance/pac1.h" +#include "instance/pac2.h" +#include "instance/pm.h" +#include "instance/port.h" +#include "instance/rtc.h" +#include "instance/sercom0.h" +#include "instance/sercom1.h" +#include "instance/sercom2.h" +#include "instance/sercom3.h" +#include "instance/sysctrl.h" +#include "instance/tc3.h" +#include "instance/tc4.h" +#include "instance/tc5.h" +#include "instance/tcc0.h" +#include "instance/tcc1.h" +#include "instance/tcc2.h" +#include "instance/usb.h" +#include "instance/wdt.h" +/*@}*/ + +/* ************************************************************************** */ +/** PERIPHERAL ID DEFINITIONS FOR SAMD21E18A */ +/* ************************************************************************** */ +/** \defgroup SAMD21E18A_id Peripheral Ids Definitions */ +/*@{*/ + +// Peripheral instances on HPB0 bridge +#define ID_PAC0 0 /**< \brief Peripheral Access Controller 0 (PAC0) */ +#define ID_PM 1 /**< \brief Power Manager (PM) */ +#define ID_SYSCTRL 2 /**< \brief System Control (SYSCTRL) */ +#define ID_GCLK 3 /**< \brief Generic Clock Generator (GCLK) */ +#define ID_WDT 4 /**< \brief Watchdog Timer (WDT) */ +#define ID_RTC 5 /**< \brief Real-Time Counter (RTC) */ +#define ID_EIC 6 /**< \brief External Interrupt Controller (EIC) */ + +// Peripheral instances on HPB1 bridge +#define ID_PAC1 32 /**< \brief Peripheral Access Controller 1 (PAC1) */ +#define ID_DSU 33 /**< \brief Device Service Unit (DSU) */ +#define ID_NVMCTRL 34 /**< \brief Non-Volatile Memory Controller (NVMCTRL) */ +#define ID_PORT 35 /**< \brief Port Module (PORT) */ +#define ID_DMAC 36 /**< \brief Direct Memory Access Controller (DMAC) */ +#define ID_USB 37 /**< \brief Universal Serial Bus (USB) */ +#define ID_MTB 38 /**< \brief Cortex-M0+ Micro-Trace Buffer (MTB) */ +#define ID_SBMATRIX 39 /**< \brief HSB Matrix (SBMATRIX) */ + +// Peripheral instances on HPB2 bridge +#define ID_PAC2 64 /**< \brief Peripheral Access Controller 2 (PAC2) */ +#define ID_EVSYS 65 /**< \brief Event System Interface (EVSYS) */ +#define ID_SERCOM0 66 /**< \brief Serial Communication Interface 0 (SERCOM0) */ +#define ID_SERCOM1 67 /**< \brief Serial Communication Interface 1 (SERCOM1) */ +#define ID_SERCOM2 68 /**< \brief Serial Communication Interface 2 (SERCOM2) */ +#define ID_SERCOM3 69 /**< \brief Serial Communication Interface 3 (SERCOM3) */ +#define ID_TCC0 72 /**< \brief Timer Counter Control 0 (TCC0) */ +#define ID_TCC1 73 /**< \brief Timer Counter Control 1 (TCC1) */ +#define ID_TCC2 74 /**< \brief Timer Counter Control 2 (TCC2) */ +#define ID_TC3 75 /**< \brief Basic Timer Counter 3 (TC3) */ +#define ID_TC4 76 /**< \brief Basic Timer Counter 4 (TC4) */ +#define ID_TC5 77 /**< \brief Basic Timer Counter 5 (TC5) */ +#define ID_ADC 80 /**< \brief Analog Digital Converter (ADC) */ +#define ID_AC 81 /**< \brief Analog Comparators (AC) */ +#define ID_DAC 82 /**< \brief Digital Analog Converter (DAC) */ +#define ID_PTC 83 /**< \brief Peripheral Touch Controller (PTC) */ +#define ID_I2S 84 /**< \brief Inter-IC Sound Interface (I2S) */ + +#define ID_PERIPH_COUNT 85 /**< \brief Max number of peripheral IDs */ +/*@}*/ + +/* ************************************************************************** */ +/** BASE ADDRESS DEFINITIONS FOR SAMD21E18A */ +/* ************************************************************************** */ +/** \defgroup SAMD21E18A_base Peripheral Base Address Definitions */ +/*@{*/ + +#if defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__) +#define AC (0x42004400UL) /**< \brief (AC) APB Base Address */ +#define ADC (0x42004000UL) /**< \brief (ADC) APB Base Address */ +#define DAC (0x42004800UL) /**< \brief (DAC) APB Base Address */ +#define DMAC (0x41004800UL) /**< \brief (DMAC) APB Base Address */ +#define DSU (0x41002000UL) /**< \brief (DSU) APB Base Address */ +#define EIC (0x40001800UL) /**< \brief (EIC) APB Base Address */ +#define EVSYS (0x42000400UL) /**< \brief (EVSYS) APB Base Address */ +#define GCLK (0x40000C00UL) /**< \brief (GCLK) APB Base Address */ +#define SBMATRIX (0x41007000UL) /**< \brief (SBMATRIX) APB Base Address */ +#define I2S (0x42005000UL) /**< \brief (I2S) APB Base Address */ +#define MTB (0x41006000UL) /**< \brief (MTB) APB Base Address */ +#define NVMCTRL (0x41004000UL) /**< \brief (NVMCTRL) APB Base Address */ +#define NVMCTRL_CAL (0x00800000UL) /**< \brief (NVMCTRL) CAL Base Address */ +#define NVMCTRL_LOCKBIT (0x00802000UL) /**< \brief (NVMCTRL) LOCKBIT Base Address */ +#define NVMCTRL_OTP1 (0x00806000UL) /**< \brief (NVMCTRL) OTP1 Base Address */ +#define NVMCTRL_OTP2 (0x00806008UL) /**< \brief (NVMCTRL) OTP2 Base Address */ +#define NVMCTRL_OTP4 (0x00806020UL) /**< \brief (NVMCTRL) OTP4 Base Address */ +#define NVMCTRL_TEMP_LOG (0x00806030UL) /**< \brief (NVMCTRL) TEMP_LOG Base Address */ +#define NVMCTRL_USER (0x00804000UL) /**< \brief (NVMCTRL) USER Base Address */ +#define PAC0 (0x40000000UL) /**< \brief (PAC0) APB Base Address */ +#define PAC1 (0x41000000UL) /**< \brief (PAC1) APB Base Address */ +#define PAC2 (0x42000000UL) /**< \brief (PAC2) APB Base Address */ +#define PM (0x40000400UL) /**< \brief (PM) APB Base Address */ +#define PORT (0x41004400UL) /**< \brief (PORT) APB Base Address */ +#define PORT_IOBUS (0x60000000UL) /**< \brief (PORT) IOBUS Base Address */ +#define RTC (0x40001400UL) /**< \brief (RTC) APB Base Address */ +#define SERCOM0 (0x42000800UL) /**< \brief (SERCOM0) APB Base Address */ +#define SERCOM1 (0x42000C00UL) /**< \brief (SERCOM1) APB Base Address */ +#define SERCOM2 (0x42001000UL) /**< \brief (SERCOM2) APB Base Address */ +#define SERCOM3 (0x42001400UL) /**< \brief (SERCOM3) APB Base Address */ +#define SYSCTRL (0x40000800UL) /**< \brief (SYSCTRL) APB Base Address */ +#define TC3 (0x42002C00UL) /**< \brief (TC3) APB Base Address */ +#define TC4 (0x42003000UL) /**< \brief (TC4) APB Base Address */ +#define TC5 (0x42003400UL) /**< \brief (TC5) APB Base Address */ +#define TCC0 (0x42002000UL) /**< \brief (TCC0) APB Base Address */ +#define TCC1 (0x42002400UL) /**< \brief (TCC1) APB Base Address */ +#define TCC2 (0x42002800UL) /**< \brief (TCC2) APB Base Address */ +#define USB (0x41005000UL) /**< \brief (USB) APB Base Address */ +#define WDT (0x40001000UL) /**< \brief (WDT) APB Base Address */ +#else +#define AC ((Ac *)0x42004400UL) /**< \brief (AC) APB Base Address */ +#define AC_INST_NUM 1 /**< \brief (AC) Number of instances */ +#define AC_INSTS { AC } /**< \brief (AC) Instances List */ + +#define ADC ((Adc *)0x42004000UL) /**< \brief (ADC) APB Base Address */ +#define ADC_INST_NUM 1 /**< \brief (ADC) Number of instances */ +#define ADC_INSTS { ADC } /**< \brief (ADC) Instances List */ + +#define DAC ((Dac *)0x42004800UL) /**< \brief (DAC) APB Base Address */ +#define DAC_INST_NUM 1 /**< \brief (DAC) Number of instances */ +#define DAC_INSTS { DAC } /**< \brief (DAC) Instances List */ + +#define DMAC ((Dmac *)0x41004800UL) /**< \brief (DMAC) APB Base Address */ +#define DMAC_INST_NUM 1 /**< \brief (DMAC) Number of instances */ +#define DMAC_INSTS { DMAC } /**< \brief (DMAC) Instances List */ + +#define DSU ((Dsu *)0x41002000UL) /**< \brief (DSU) APB Base Address */ +#define DSU_INST_NUM 1 /**< \brief (DSU) Number of instances */ +#define DSU_INSTS { DSU } /**< \brief (DSU) Instances List */ + +#define EIC ((Eic *)0x40001800UL) /**< \brief (EIC) APB Base Address */ +#define EIC_INST_NUM 1 /**< \brief (EIC) Number of instances */ +#define EIC_INSTS { EIC } /**< \brief (EIC) Instances List */ + +#define EVSYS ((Evsys *)0x42000400UL) /**< \brief (EVSYS) APB Base Address */ +#define EVSYS_INST_NUM 1 /**< \brief (EVSYS) Number of instances */ +#define EVSYS_INSTS { EVSYS } /**< \brief (EVSYS) Instances List */ + +#define GCLK ((Gclk *)0x40000C00UL) /**< \brief (GCLK) APB Base Address */ +#define GCLK_INST_NUM 1 /**< \brief (GCLK) Number of instances */ +#define GCLK_INSTS { GCLK } /**< \brief (GCLK) Instances List */ + +#define SBMATRIX ((Hmatrixb *)0x41007000UL) /**< \brief (SBMATRIX) APB Base Address */ +#define HMATRIXB_INST_NUM 1 /**< \brief (HMATRIXB) Number of instances */ +#define HMATRIXB_INSTS { SBMATRIX } /**< \brief (HMATRIXB) Instances List */ + +#define I2S ((I2s *)0x42005000UL) /**< \brief (I2S) APB Base Address */ +#define I2S_INST_NUM 1 /**< \brief (I2S) Number of instances */ +#define I2S_INSTS { I2S } /**< \brief (I2S) Instances List */ + +#define MTB ((Mtb *)0x41006000UL) /**< \brief (MTB) APB Base Address */ +#define MTB_INST_NUM 1 /**< \brief (MTB) Number of instances */ +#define MTB_INSTS { MTB } /**< \brief (MTB) Instances List */ + +#define NVMCTRL ((Nvmctrl *)0x41004000UL) /**< \brief (NVMCTRL) APB Base Address */ +#define NVMCTRL_CAL (0x00800000UL) /**< \brief (NVMCTRL) CAL Base Address */ +#define NVMCTRL_LOCKBIT (0x00802000UL) /**< \brief (NVMCTRL) LOCKBIT Base Address */ +#define NVMCTRL_OTP1 (0x00806000UL) /**< \brief (NVMCTRL) OTP1 Base Address */ +#define NVMCTRL_OTP2 (0x00806008UL) /**< \brief (NVMCTRL) OTP2 Base Address */ +#define NVMCTRL_OTP4 (0x00806020UL) /**< \brief (NVMCTRL) OTP4 Base Address */ +#define NVMCTRL_TEMP_LOG (0x00806030UL) /**< \brief (NVMCTRL) TEMP_LOG Base Address */ +#define NVMCTRL_USER (0x00804000UL) /**< \brief (NVMCTRL) USER Base Address */ +#define NVMCTRL_INST_NUM 1 /**< \brief (NVMCTRL) Number of instances */ +#define NVMCTRL_INSTS { NVMCTRL } /**< \brief (NVMCTRL) Instances List */ + +#define PAC0 ((Pac *)0x40000000UL) /**< \brief (PAC0) APB Base Address */ +#define PAC1 ((Pac *)0x41000000UL) /**< \brief (PAC1) APB Base Address */ +#define PAC2 ((Pac *)0x42000000UL) /**< \brief (PAC2) APB Base Address */ +#define PAC_INST_NUM 3 /**< \brief (PAC) Number of instances */ +#define PAC_INSTS { PAC0, PAC1, PAC2 } /**< \brief (PAC) Instances List */ + +#define PM ((Pm *)0x40000400UL) /**< \brief (PM) APB Base Address */ +#define PM_INST_NUM 1 /**< \brief (PM) Number of instances */ +#define PM_INSTS { PM } /**< \brief (PM) Instances List */ + +#define PORT ((Port *)0x41004400UL) /**< \brief (PORT) APB Base Address */ +#define PORT_IOBUS ((Port *)0x60000000UL) /**< \brief (PORT) IOBUS Base Address */ +#define PORT_INST_NUM 1 /**< \brief (PORT) Number of instances */ +#define PORT_INSTS { PORT } /**< \brief (PORT) Instances List */ + +#define PTC_GCLK_ID 34 +#define PTC_INST_NUM 1 /**< \brief (PTC) Number of instances */ +#define PTC_INSTS { PTC } /**< \brief (PTC) Instances List */ + +#define RTC ((Rtc *)0x40001400UL) /**< \brief (RTC) APB Base Address */ +#define RTC_INST_NUM 1 /**< \brief (RTC) Number of instances */ +#define RTC_INSTS { RTC } /**< \brief (RTC) Instances List */ + +#define SERCOM0 ((Sercom *)0x42000800UL) /**< \brief (SERCOM0) APB Base Address */ +#define SERCOM1 ((Sercom *)0x42000C00UL) /**< \brief (SERCOM1) APB Base Address */ +#define SERCOM2 ((Sercom *)0x42001000UL) /**< \brief (SERCOM2) APB Base Address */ +#define SERCOM3 ((Sercom *)0x42001400UL) /**< \brief (SERCOM3) APB Base Address */ +#define SERCOM_INST_NUM 4 /**< \brief (SERCOM) Number of instances */ +#define SERCOM_INSTS { SERCOM0, SERCOM1, SERCOM2, SERCOM3 } /**< \brief (SERCOM) Instances List */ + +#define SYSCTRL ((Sysctrl *)0x40000800UL) /**< \brief (SYSCTRL) APB Base Address */ +#define SYSCTRL_INST_NUM 1 /**< \brief (SYSCTRL) Number of instances */ +#define SYSCTRL_INSTS { SYSCTRL } /**< \brief (SYSCTRL) Instances List */ + +#define TC3 ((Tc *)0x42002C00UL) /**< \brief (TC3) APB Base Address */ +#define TC4 ((Tc *)0x42003000UL) /**< \brief (TC4) APB Base Address */ +#define TC5 ((Tc *)0x42003400UL) /**< \brief (TC5) APB Base Address */ +#define TC_INST_NUM 3 /**< \brief (TC) Number of instances */ +#define TC_INSTS { TC3, TC4, TC5 } /**< \brief (TC) Instances List */ + +#define TCC0 ((Tcc *)0x42002000UL) /**< \brief (TCC0) APB Base Address */ +#define TCC1 ((Tcc *)0x42002400UL) /**< \brief (TCC1) APB Base Address */ +#define TCC2 ((Tcc *)0x42002800UL) /**< \brief (TCC2) APB Base Address */ +#define TCC_INST_NUM 3 /**< \brief (TCC) Number of instances */ +#define TCC_INSTS { TCC0, TCC1, TCC2 } /**< \brief (TCC) Instances List */ + +#define USB ((Usb *)0x41005000UL) /**< \brief (USB) APB Base Address */ +#define USB_INST_NUM 1 /**< \brief (USB) Number of instances */ +#define USB_INSTS { USB } /**< \brief (USB) Instances List */ + +#define WDT ((Wdt *)0x40001000UL) /**< \brief (WDT) APB Base Address */ +#define WDT_INST_NUM 1 /**< \brief (WDT) Number of instances */ +#define WDT_INSTS { WDT } /**< \brief (WDT) Instances List */ + +#endif /* (defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */ +/*@}*/ + +/* ************************************************************************** */ +/** PORT DEFINITIONS FOR SAMD21E18A */ +/* ************************************************************************** */ +/** \defgroup SAMD21E18A_port PORT Definitions */ +/*@{*/ + +#include "pio/samd21e18a.h" +/*@}*/ + +/* ************************************************************************** */ +/** MEMORY MAPPING DEFINITIONS FOR SAMD21E18A */ +/* ************************************************************************** */ + +#define FLASH_SIZE 0x40000UL /* 256 kB */ +#define FLASH_PAGE_SIZE 64 +#define FLASH_NB_OF_PAGES 4096 +#define FLASH_USER_PAGE_SIZE 64 +#define HMCRAMC0_SIZE 0x8000UL /* 32 kB */ + +#define FLASH_ADDR (0x00000000u) /**< FLASH base address */ +#define FLASH_USER_PAGE_ADDR (0x00800000u) /**< FLASH_USER_PAGE base address */ +#define HMCRAMC0_ADDR (0x20000000u) /**< HMCRAMC0 base address */ +#define HPB0_ADDR (0x40000000u) /**< HPB0 base address */ +#define HPB1_ADDR (0x41000000u) /**< HPB1 base address */ +#define HPB2_ADDR (0x42000000u) /**< HPB2 base address */ +#define PPB_ADDR (0xE0000000u) /**< PPB base address */ + +#define DSU_DID_RESETVALUE 0x1001000AUL +#define EIC_EXTINT_NUM 16 +#define PORT_GROUPS 1 + +/* ************************************************************************** */ +/** ELECTRICAL DEFINITIONS FOR SAMD21E18A */ +/* ************************************************************************** */ + + +#ifdef __cplusplus +} +#endif + +/*@}*/ + +#endif /* SAMD21E18A_H */ diff --git a/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/utils/cmsis/samd21/include/samd21g15a.h b/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/utils/cmsis/samd21/include/samd21g15a.h new file mode 100644 index 0000000..9257f68 --- /dev/null +++ b/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/utils/cmsis/samd21/include/samd21g15a.h @@ -0,0 +1,559 @@ +/** + * \file + * + * \brief Header file for SAMD21G15A + * + * Copyright (c) 2017-2018 Microchip Technology Inc. and its subsidiaries. + * + * \asf_license_start + * + * \page License + * + * Subject to your compliance with these terms, you may use Microchip + * software and any derivatives exclusively with Microchip products. + * It is your responsibility to comply with third party license terms applicable + * to your use of third party software (including open source software) that + * may accompany Microchip software. + * + * THIS SOFTWARE IS SUPPLIED BY MICROCHIP "AS IS". NO WARRANTIES, + * WHETHER EXPRESS, IMPLIED OR STATUTORY, APPLY TO THIS SOFTWARE, + * INCLUDING ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, + * AND FITNESS FOR A PARTICULAR PURPOSE. IN NO EVENT WILL MICROCHIP BE + * LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL OR CONSEQUENTIAL + * LOSS, DAMAGE, COST OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE + * SOFTWARE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE + * POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT + * ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY + * RELATED TO THIS SOFTWARE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, + * THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THIS SOFTWARE. + * + * \asf_license_stop + * + */ + +#ifndef _SAMD21G15A_ +#define _SAMD21G15A_ + +/** + * \ingroup SAMD21_definitions + * \addtogroup SAMD21G15A_definitions SAMD21G15A definitions + * This file defines all structures and symbols for SAMD21G15A: + * - registers and bitfields + * - peripheral base address + * - peripheral ID + * - PIO definitions +*/ +/*@{*/ + +#ifdef __cplusplus + extern "C" { +#endif + +#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) +#include +#ifndef __cplusplus +typedef volatile const uint32_t RoReg; /**< Read only 32-bit register (volatile const unsigned int) */ +typedef volatile const uint16_t RoReg16; /**< Read only 16-bit register (volatile const unsigned int) */ +typedef volatile const uint8_t RoReg8; /**< Read only 8-bit register (volatile const unsigned int) */ +#else +typedef volatile uint32_t RoReg; /**< Read only 32-bit register (volatile const unsigned int) */ +typedef volatile uint16_t RoReg16; /**< Read only 16-bit register (volatile const unsigned int) */ +typedef volatile uint8_t RoReg8; /**< Read only 8-bit register (volatile const unsigned int) */ +#endif +typedef volatile uint32_t WoReg; /**< Write only 32-bit register (volatile unsigned int) */ +typedef volatile uint16_t WoReg16; /**< Write only 16-bit register (volatile unsigned int) */ +typedef volatile uint8_t WoReg8; /**< Write only 8-bit register (volatile unsigned int) */ +typedef volatile uint32_t RwReg; /**< Read-Write 32-bit register (volatile unsigned int) */ +typedef volatile uint16_t RwReg16; /**< Read-Write 16-bit register (volatile unsigned int) */ +typedef volatile uint8_t RwReg8; /**< Read-Write 8-bit register (volatile unsigned int) */ +#define CAST(type, value) ((type *)(value)) +#define REG_ACCESS(type, address) (*(type*)(address)) /**< C code: Register value */ +#else +#define CAST(type, value) (value) +#define REG_ACCESS(type, address) (address) /**< Assembly code: Register address */ +#endif + +/* ************************************************************************** */ +/** CMSIS DEFINITIONS FOR SAMD21G15A */ +/* ************************************************************************** */ +/** \defgroup SAMD21G15A_cmsis CMSIS Definitions */ +/*@{*/ + +/** Interrupt Number Definition */ +typedef enum IRQn +{ + /****** Cortex-M0+ Processor Exceptions Numbers ******************************/ + NonMaskableInt_IRQn = -14,/**< 2 Non Maskable Interrupt */ + HardFault_IRQn = -13,/**< 3 Cortex-M0+ Hard Fault Interrupt */ + SVCall_IRQn = -5, /**< 11 Cortex-M0+ SV Call Interrupt */ + PendSV_IRQn = -2, /**< 14 Cortex-M0+ Pend SV Interrupt */ + SysTick_IRQn = -1, /**< 15 Cortex-M0+ System Tick Interrupt */ + /****** SAMD21G15A-specific Interrupt Numbers ***********************/ + PM_IRQn = 0, /**< 0 SAMD21G15A Power Manager (PM) */ + SYSCTRL_IRQn = 1, /**< 1 SAMD21G15A System Control (SYSCTRL) */ + WDT_IRQn = 2, /**< 2 SAMD21G15A Watchdog Timer (WDT) */ + RTC_IRQn = 3, /**< 3 SAMD21G15A Real-Time Counter (RTC) */ + EIC_IRQn = 4, /**< 4 SAMD21G15A External Interrupt Controller (EIC) */ + NVMCTRL_IRQn = 5, /**< 5 SAMD21G15A Non-Volatile Memory Controller (NVMCTRL) */ + DMAC_IRQn = 6, /**< 6 SAMD21G15A Direct Memory Access Controller (DMAC) */ + USB_IRQn = 7, /**< 7 SAMD21G15A Universal Serial Bus (USB) */ + EVSYS_IRQn = 8, /**< 8 SAMD21G15A Event System Interface (EVSYS) */ + SERCOM0_IRQn = 9, /**< 9 SAMD21G15A Serial Communication Interface 0 (SERCOM0) */ + SERCOM1_IRQn = 10, /**< 10 SAMD21G15A Serial Communication Interface 1 (SERCOM1) */ + SERCOM2_IRQn = 11, /**< 11 SAMD21G15A Serial Communication Interface 2 (SERCOM2) */ + SERCOM3_IRQn = 12, /**< 12 SAMD21G15A Serial Communication Interface 3 (SERCOM3) */ + SERCOM4_IRQn = 13, /**< 13 SAMD21G15A Serial Communication Interface 4 (SERCOM4) */ + SERCOM5_IRQn = 14, /**< 14 SAMD21G15A Serial Communication Interface 5 (SERCOM5) */ + TCC0_IRQn = 15, /**< 15 SAMD21G15A Timer Counter Control 0 (TCC0) */ + TCC1_IRQn = 16, /**< 16 SAMD21G15A Timer Counter Control 1 (TCC1) */ + TCC2_IRQn = 17, /**< 17 SAMD21G15A Timer Counter Control 2 (TCC2) */ + TC3_IRQn = 18, /**< 18 SAMD21G15A Basic Timer Counter 3 (TC3) */ + TC4_IRQn = 19, /**< 19 SAMD21G15A Basic Timer Counter 4 (TC4) */ + TC5_IRQn = 20, /**< 20 SAMD21G15A Basic Timer Counter 5 (TC5) */ + ADC_IRQn = 23, /**< 23 SAMD21G15A Analog Digital Converter (ADC) */ + AC_IRQn = 24, /**< 24 SAMD21G15A Analog Comparators (AC) */ + DAC_IRQn = 25, /**< 25 SAMD21G15A Digital Analog Converter (DAC) */ + PTC_IRQn = 26, /**< 26 SAMD21G15A Peripheral Touch Controller (PTC) */ + I2S_IRQn = 27, /**< 27 SAMD21G15A Inter-IC Sound Interface (I2S) */ + + PERIPH_COUNT_IRQn = 28 /**< Number of peripheral IDs */ +} IRQn_Type; + +typedef struct _DeviceVectors +{ + /* Stack pointer */ + void* pvStack; + + /* Cortex-M handlers */ + void* pfnReset_Handler; + void* pfnNMI_Handler; + void* pfnHardFault_Handler; + void* pvReservedM12; + void* pvReservedM11; + void* pvReservedM10; + void* pvReservedM9; + void* pvReservedM8; + void* pvReservedM7; + void* pvReservedM6; + void* pfnSVC_Handler; + void* pvReservedM4; + void* pvReservedM3; + void* pfnPendSV_Handler; + void* pfnSysTick_Handler; + + /* Peripheral handlers */ + void* pfnPM_Handler; /* 0 Power Manager */ + void* pfnSYSCTRL_Handler; /* 1 System Control */ + void* pfnWDT_Handler; /* 2 Watchdog Timer */ + void* pfnRTC_Handler; /* 3 Real-Time Counter */ + void* pfnEIC_Handler; /* 4 External Interrupt Controller */ + void* pfnNVMCTRL_Handler; /* 5 Non-Volatile Memory Controller */ + void* pfnDMAC_Handler; /* 6 Direct Memory Access Controller */ + void* pfnUSB_Handler; /* 7 Universal Serial Bus */ + void* pfnEVSYS_Handler; /* 8 Event System Interface */ + void* pfnSERCOM0_Handler; /* 9 Serial Communication Interface 0 */ + void* pfnSERCOM1_Handler; /* 10 Serial Communication Interface 1 */ + void* pfnSERCOM2_Handler; /* 11 Serial Communication Interface 2 */ + void* pfnSERCOM3_Handler; /* 12 Serial Communication Interface 3 */ + void* pfnSERCOM4_Handler; /* 13 Serial Communication Interface 4 */ + void* pfnSERCOM5_Handler; /* 14 Serial Communication Interface 5 */ + void* pfnTCC0_Handler; /* 15 Timer Counter Control 0 */ + void* pfnTCC1_Handler; /* 16 Timer Counter Control 1 */ + void* pfnTCC2_Handler; /* 17 Timer Counter Control 2 */ + void* pfnTC3_Handler; /* 18 Basic Timer Counter 3 */ + void* pfnTC4_Handler; /* 19 Basic Timer Counter 4 */ + void* pfnTC5_Handler; /* 20 Basic Timer Counter 5 */ + void* pvReserved21; + void* pvReserved22; + void* pfnADC_Handler; /* 23 Analog Digital Converter */ + void* pfnAC_Handler; /* 24 Analog Comparators */ + void* pfnDAC_Handler; /* 25 Digital Analog Converter */ + void* pfnPTC_Handler; /* 26 Peripheral Touch Controller */ + void* pfnI2S_Handler; /* 27 Inter-IC Sound Interface */ + void* pvReserved28; +} DeviceVectors; + +/* Cortex-M0+ processor handlers */ +void Reset_Handler ( void ); +void NMI_Handler ( void ); +void HardFault_Handler ( void ); +void SVC_Handler ( void ); +void PendSV_Handler ( void ); +void SysTick_Handler ( void ); + +/* Peripherals handlers */ +void PM_Handler ( void ); +void SYSCTRL_Handler ( void ); +void WDT_Handler ( void ); +void RTC_Handler ( void ); +void EIC_Handler ( void ); +void NVMCTRL_Handler ( void ); +void DMAC_Handler ( void ); +void USB_Handler ( void ); +void EVSYS_Handler ( void ); +void SERCOM0_Handler ( void ); +void SERCOM1_Handler ( void ); +void SERCOM2_Handler ( void ); +void SERCOM3_Handler ( void ); +void SERCOM4_Handler ( void ); +void SERCOM5_Handler ( void ); +void TCC0_Handler ( void ); +void TCC1_Handler ( void ); +void TCC2_Handler ( void ); +void TC3_Handler ( void ); +void TC4_Handler ( void ); +void TC5_Handler ( void ); +void ADC_Handler ( void ); +void AC_Handler ( void ); +void DAC_Handler ( void ); +void PTC_Handler ( void ); +void I2S_Handler ( void ); + +/* + * \brief Configuration of the Cortex-M0+ Processor and Core Peripherals + */ + +#define LITTLE_ENDIAN 1 +#define __CM0PLUS_REV 1 /*!< Core revision r0p1 */ +#define __MPU_PRESENT 0 /*!< MPU present or not */ +#define __NVIC_PRIO_BITS 2 /*!< Number of bits used for Priority Levels */ +#define __VTOR_PRESENT 1 /*!< VTOR present or not */ +#define __Vendor_SysTickConfig 0 /*!< Set to 1 if different SysTick Config is used */ + +/** + * \brief CMSIS includes + */ + +#include +#if !defined DONT_USE_CMSIS_INIT +#include "system_samd21.h" +#endif /* DONT_USE_CMSIS_INIT */ + +/*@}*/ + +/* ************************************************************************** */ +/** SOFTWARE PERIPHERAL API DEFINITION FOR SAMD21G15A */ +/* ************************************************************************** */ +/** \defgroup SAMD21G15A_api Peripheral Software API */ +/*@{*/ + +#include "component/ac.h" +#include "component/adc.h" +#include "component/dac.h" +#include "component/dmac.h" +#include "component/dsu.h" +#include "component/eic.h" +#include "component/evsys.h" +#include "component/gclk.h" +#include "component/hmatrixb.h" +#include "component/i2s.h" +#include "component/mtb.h" +#include "component/nvmctrl.h" +#include "component/pac.h" +#include "component/pm.h" +#include "component/port.h" +#include "component/rtc.h" +#include "component/sercom.h" +#include "component/sysctrl.h" +#include "component/tc.h" +#include "component/tcc.h" +#include "component/usb.h" +#include "component/wdt.h" +/*@}*/ + +/* ************************************************************************** */ +/** REGISTERS ACCESS DEFINITIONS FOR SAMD21G15A */ +/* ************************************************************************** */ +/** \defgroup SAMD21G15A_reg Registers Access Definitions */ +/*@{*/ + +#include "instance/ac.h" +#include "instance/adc.h" +#include "instance/dac.h" +#include "instance/dmac.h" +#include "instance/dsu.h" +#include "instance/eic.h" +#include "instance/evsys.h" +#include "instance/gclk.h" +#include "instance/sbmatrix.h" +#include "instance/i2s.h" +#include "instance/mtb.h" +#include "instance/nvmctrl.h" +#include "instance/pac0.h" +#include "instance/pac1.h" +#include "instance/pac2.h" +#include "instance/pm.h" +#include "instance/port.h" +#include "instance/rtc.h" +#include "instance/sercom0.h" +#include "instance/sercom1.h" +#include "instance/sercom2.h" +#include "instance/sercom3.h" +#include "instance/sercom4.h" +#include "instance/sercom5.h" +#include "instance/sysctrl.h" +#include "instance/tc3.h" +#include "instance/tc4.h" +#include "instance/tc5.h" +#include "instance/tcc0.h" +#include "instance/tcc1.h" +#include "instance/tcc2.h" +#include "instance/usb.h" +#include "instance/wdt.h" +/*@}*/ + +/* ************************************************************************** */ +/** PERIPHERAL ID DEFINITIONS FOR SAMD21G15A */ +/* ************************************************************************** */ +/** \defgroup SAMD21G15A_id Peripheral Ids Definitions */ +/*@{*/ + +// Peripheral instances on HPB0 bridge +#define ID_PAC0 0 /**< \brief Peripheral Access Controller 0 (PAC0) */ +#define ID_PM 1 /**< \brief Power Manager (PM) */ +#define ID_SYSCTRL 2 /**< \brief System Control (SYSCTRL) */ +#define ID_GCLK 3 /**< \brief Generic Clock Generator (GCLK) */ +#define ID_WDT 4 /**< \brief Watchdog Timer (WDT) */ +#define ID_RTC 5 /**< \brief Real-Time Counter (RTC) */ +#define ID_EIC 6 /**< \brief External Interrupt Controller (EIC) */ + +// Peripheral instances on HPB1 bridge +#define ID_PAC1 32 /**< \brief Peripheral Access Controller 1 (PAC1) */ +#define ID_DSU 33 /**< \brief Device Service Unit (DSU) */ +#define ID_NVMCTRL 34 /**< \brief Non-Volatile Memory Controller (NVMCTRL) */ +#define ID_PORT 35 /**< \brief Port Module (PORT) */ +#define ID_DMAC 36 /**< \brief Direct Memory Access Controller (DMAC) */ +#define ID_USB 37 /**< \brief Universal Serial Bus (USB) */ +#define ID_MTB 38 /**< \brief Cortex-M0+ Micro-Trace Buffer (MTB) */ +#define ID_SBMATRIX 39 /**< \brief HSB Matrix (SBMATRIX) */ + +// Peripheral instances on HPB2 bridge +#define ID_PAC2 64 /**< \brief Peripheral Access Controller 2 (PAC2) */ +#define ID_EVSYS 65 /**< \brief Event System Interface (EVSYS) */ +#define ID_SERCOM0 66 /**< \brief Serial Communication Interface 0 (SERCOM0) */ +#define ID_SERCOM1 67 /**< \brief Serial Communication Interface 1 (SERCOM1) */ +#define ID_SERCOM2 68 /**< \brief Serial Communication Interface 2 (SERCOM2) */ +#define ID_SERCOM3 69 /**< \brief Serial Communication Interface 3 (SERCOM3) */ +#define ID_SERCOM4 70 /**< \brief Serial Communication Interface 4 (SERCOM4) */ +#define ID_SERCOM5 71 /**< \brief Serial Communication Interface 5 (SERCOM5) */ +#define ID_TCC0 72 /**< \brief Timer Counter Control 0 (TCC0) */ +#define ID_TCC1 73 /**< \brief Timer Counter Control 1 (TCC1) */ +#define ID_TCC2 74 /**< \brief Timer Counter Control 2 (TCC2) */ +#define ID_TC3 75 /**< \brief Basic Timer Counter 3 (TC3) */ +#define ID_TC4 76 /**< \brief Basic Timer Counter 4 (TC4) */ +#define ID_TC5 77 /**< \brief Basic Timer Counter 5 (TC5) */ +#define ID_ADC 80 /**< \brief Analog Digital Converter (ADC) */ +#define ID_AC 81 /**< \brief Analog Comparators (AC) */ +#define ID_DAC 82 /**< \brief Digital Analog Converter (DAC) */ +#define ID_PTC 83 /**< \brief Peripheral Touch Controller (PTC) */ +#define ID_I2S 84 /**< \brief Inter-IC Sound Interface (I2S) */ + +#define ID_PERIPH_COUNT 85 /**< \brief Max number of peripheral IDs */ +/*@}*/ + +/* ************************************************************************** */ +/** BASE ADDRESS DEFINITIONS FOR SAMD21G15A */ +/* ************************************************************************** */ +/** \defgroup SAMD21G15A_base Peripheral Base Address Definitions */ +/*@{*/ + +#if defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__) +#define AC (0x42004400UL) /**< \brief (AC) APB Base Address */ +#define ADC (0x42004000UL) /**< \brief (ADC) APB Base Address */ +#define DAC (0x42004800UL) /**< \brief (DAC) APB Base Address */ +#define DMAC (0x41004800UL) /**< \brief (DMAC) APB Base Address */ +#define DSU (0x41002000UL) /**< \brief (DSU) APB Base Address */ +#define EIC (0x40001800UL) /**< \brief (EIC) APB Base Address */ +#define EVSYS (0x42000400UL) /**< \brief (EVSYS) APB Base Address */ +#define GCLK (0x40000C00UL) /**< \brief (GCLK) APB Base Address */ +#define SBMATRIX (0x41007000UL) /**< \brief (SBMATRIX) APB Base Address */ +#define I2S (0x42005000UL) /**< \brief (I2S) APB Base Address */ +#define MTB (0x41006000UL) /**< \brief (MTB) APB Base Address */ +#define NVMCTRL (0x41004000UL) /**< \brief (NVMCTRL) APB Base Address */ +#define NVMCTRL_CAL (0x00800000UL) /**< \brief (NVMCTRL) CAL Base Address */ +#define NVMCTRL_LOCKBIT (0x00802000UL) /**< \brief (NVMCTRL) LOCKBIT Base Address */ +#define NVMCTRL_OTP1 (0x00806000UL) /**< \brief (NVMCTRL) OTP1 Base Address */ +#define NVMCTRL_OTP2 (0x00806008UL) /**< \brief (NVMCTRL) OTP2 Base Address */ +#define NVMCTRL_OTP4 (0x00806020UL) /**< \brief (NVMCTRL) OTP4 Base Address */ +#define NVMCTRL_TEMP_LOG (0x00806030UL) /**< \brief (NVMCTRL) TEMP_LOG Base Address */ +#define NVMCTRL_USER (0x00804000UL) /**< \brief (NVMCTRL) USER Base Address */ +#define PAC0 (0x40000000UL) /**< \brief (PAC0) APB Base Address */ +#define PAC1 (0x41000000UL) /**< \brief (PAC1) APB Base Address */ +#define PAC2 (0x42000000UL) /**< \brief (PAC2) APB Base Address */ +#define PM (0x40000400UL) /**< \brief (PM) APB Base Address */ +#define PORT (0x41004400UL) /**< \brief (PORT) APB Base Address */ +#define PORT_IOBUS (0x60000000UL) /**< \brief (PORT) IOBUS Base Address */ +#define RTC (0x40001400UL) /**< \brief (RTC) APB Base Address */ +#define SERCOM0 (0x42000800UL) /**< \brief (SERCOM0) APB Base Address */ +#define SERCOM1 (0x42000C00UL) /**< \brief (SERCOM1) APB Base Address */ +#define SERCOM2 (0x42001000UL) /**< \brief (SERCOM2) APB Base Address */ +#define SERCOM3 (0x42001400UL) /**< \brief (SERCOM3) APB Base Address */ +#define SERCOM4 (0x42001800UL) /**< \brief (SERCOM4) APB Base Address */ +#define SERCOM5 (0x42001C00UL) /**< \brief (SERCOM5) APB Base Address */ +#define SYSCTRL (0x40000800UL) /**< \brief (SYSCTRL) APB Base Address */ +#define TC3 (0x42002C00UL) /**< \brief (TC3) APB Base Address */ +#define TC4 (0x42003000UL) /**< \brief (TC4) APB Base Address */ +#define TC5 (0x42003400UL) /**< \brief (TC5) APB Base Address */ +#define TCC0 (0x42002000UL) /**< \brief (TCC0) APB Base Address */ +#define TCC1 (0x42002400UL) /**< \brief (TCC1) APB Base Address */ +#define TCC2 (0x42002800UL) /**< \brief (TCC2) APB Base Address */ +#define USB (0x41005000UL) /**< \brief (USB) APB Base Address */ +#define WDT (0x40001000UL) /**< \brief (WDT) APB Base Address */ +#else +#define AC ((Ac *)0x42004400UL) /**< \brief (AC) APB Base Address */ +#define AC_INST_NUM 1 /**< \brief (AC) Number of instances */ +#define AC_INSTS { AC } /**< \brief (AC) Instances List */ + +#define ADC ((Adc *)0x42004000UL) /**< \brief (ADC) APB Base Address */ +#define ADC_INST_NUM 1 /**< \brief (ADC) Number of instances */ +#define ADC_INSTS { ADC } /**< \brief (ADC) Instances List */ + +#define DAC ((Dac *)0x42004800UL) /**< \brief (DAC) APB Base Address */ +#define DAC_INST_NUM 1 /**< \brief (DAC) Number of instances */ +#define DAC_INSTS { DAC } /**< \brief (DAC) Instances List */ + +#define DMAC ((Dmac *)0x41004800UL) /**< \brief (DMAC) APB Base Address */ +#define DMAC_INST_NUM 1 /**< \brief (DMAC) Number of instances */ +#define DMAC_INSTS { DMAC } /**< \brief (DMAC) Instances List */ + +#define DSU ((Dsu *)0x41002000UL) /**< \brief (DSU) APB Base Address */ +#define DSU_INST_NUM 1 /**< \brief (DSU) Number of instances */ +#define DSU_INSTS { DSU } /**< \brief (DSU) Instances List */ + +#define EIC ((Eic *)0x40001800UL) /**< \brief (EIC) APB Base Address */ +#define EIC_INST_NUM 1 /**< \brief (EIC) Number of instances */ +#define EIC_INSTS { EIC } /**< \brief (EIC) Instances List */ + +#define EVSYS ((Evsys *)0x42000400UL) /**< \brief (EVSYS) APB Base Address */ +#define EVSYS_INST_NUM 1 /**< \brief (EVSYS) Number of instances */ +#define EVSYS_INSTS { EVSYS } /**< \brief (EVSYS) Instances List */ + +#define GCLK ((Gclk *)0x40000C00UL) /**< \brief (GCLK) APB Base Address */ +#define GCLK_INST_NUM 1 /**< \brief (GCLK) Number of instances */ +#define GCLK_INSTS { GCLK } /**< \brief (GCLK) Instances List */ + +#define SBMATRIX ((Hmatrixb *)0x41007000UL) /**< \brief (SBMATRIX) APB Base Address */ +#define HMATRIXB_INST_NUM 1 /**< \brief (HMATRIXB) Number of instances */ +#define HMATRIXB_INSTS { SBMATRIX } /**< \brief (HMATRIXB) Instances List */ + +#define I2S ((I2s *)0x42005000UL) /**< \brief (I2S) APB Base Address */ +#define I2S_INST_NUM 1 /**< \brief (I2S) Number of instances */ +#define I2S_INSTS { I2S } /**< \brief (I2S) Instances List */ + +#define MTB ((Mtb *)0x41006000UL) /**< \brief (MTB) APB Base Address */ +#define MTB_INST_NUM 1 /**< \brief (MTB) Number of instances */ +#define MTB_INSTS { MTB } /**< \brief (MTB) Instances List */ + +#define NVMCTRL ((Nvmctrl *)0x41004000UL) /**< \brief (NVMCTRL) APB Base Address */ +#define NVMCTRL_CAL (0x00800000UL) /**< \brief (NVMCTRL) CAL Base Address */ +#define NVMCTRL_LOCKBIT (0x00802000UL) /**< \brief (NVMCTRL) LOCKBIT Base Address */ +#define NVMCTRL_OTP1 (0x00806000UL) /**< \brief (NVMCTRL) OTP1 Base Address */ +#define NVMCTRL_OTP2 (0x00806008UL) /**< \brief (NVMCTRL) OTP2 Base Address */ +#define NVMCTRL_OTP4 (0x00806020UL) /**< \brief (NVMCTRL) OTP4 Base Address */ +#define NVMCTRL_TEMP_LOG (0x00806030UL) /**< \brief (NVMCTRL) TEMP_LOG Base Address */ +#define NVMCTRL_USER (0x00804000UL) /**< \brief (NVMCTRL) USER Base Address */ +#define NVMCTRL_INST_NUM 1 /**< \brief (NVMCTRL) Number of instances */ +#define NVMCTRL_INSTS { NVMCTRL } /**< \brief (NVMCTRL) Instances List */ + +#define PAC0 ((Pac *)0x40000000UL) /**< \brief (PAC0) APB Base Address */ +#define PAC1 ((Pac *)0x41000000UL) /**< \brief (PAC1) APB Base Address */ +#define PAC2 ((Pac *)0x42000000UL) /**< \brief (PAC2) APB Base Address */ +#define PAC_INST_NUM 3 /**< \brief (PAC) Number of instances */ +#define PAC_INSTS { PAC0, PAC1, PAC2 } /**< \brief (PAC) Instances List */ + +#define PM ((Pm *)0x40000400UL) /**< \brief (PM) APB Base Address */ +#define PM_INST_NUM 1 /**< \brief (PM) Number of instances */ +#define PM_INSTS { PM } /**< \brief (PM) Instances List */ + +#define PORT ((Port *)0x41004400UL) /**< \brief (PORT) APB Base Address */ +#define PORT_IOBUS ((Port *)0x60000000UL) /**< \brief (PORT) IOBUS Base Address */ +#define PORT_INST_NUM 1 /**< \brief (PORT) Number of instances */ +#define PORT_INSTS { PORT } /**< \brief (PORT) Instances List */ + +#define PTC_GCLK_ID 34 +#define PTC_INST_NUM 1 /**< \brief (PTC) Number of instances */ +#define PTC_INSTS { PTC } /**< \brief (PTC) Instances List */ + +#define RTC ((Rtc *)0x40001400UL) /**< \brief (RTC) APB Base Address */ +#define RTC_INST_NUM 1 /**< \brief (RTC) Number of instances */ +#define RTC_INSTS { RTC } /**< \brief (RTC) Instances List */ + +#define SERCOM0 ((Sercom *)0x42000800UL) /**< \brief (SERCOM0) APB Base Address */ +#define SERCOM1 ((Sercom *)0x42000C00UL) /**< \brief (SERCOM1) APB Base Address */ +#define SERCOM2 ((Sercom *)0x42001000UL) /**< \brief (SERCOM2) APB Base Address */ +#define SERCOM3 ((Sercom *)0x42001400UL) /**< \brief (SERCOM3) APB Base Address */ +#define SERCOM4 ((Sercom *)0x42001800UL) /**< \brief (SERCOM4) APB Base Address */ +#define SERCOM5 ((Sercom *)0x42001C00UL) /**< \brief (SERCOM5) APB Base Address */ +#define SERCOM_INST_NUM 6 /**< \brief (SERCOM) Number of instances */ +#define SERCOM_INSTS { SERCOM0, SERCOM1, SERCOM2, SERCOM3, SERCOM4, SERCOM5 } /**< \brief (SERCOM) Instances List */ + +#define SYSCTRL ((Sysctrl *)0x40000800UL) /**< \brief (SYSCTRL) APB Base Address */ +#define SYSCTRL_INST_NUM 1 /**< \brief (SYSCTRL) Number of instances */ +#define SYSCTRL_INSTS { SYSCTRL } /**< \brief (SYSCTRL) Instances List */ + +#define TC3 ((Tc *)0x42002C00UL) /**< \brief (TC3) APB Base Address */ +#define TC4 ((Tc *)0x42003000UL) /**< \brief (TC4) APB Base Address */ +#define TC5 ((Tc *)0x42003400UL) /**< \brief (TC5) APB Base Address */ +#define TC_INST_NUM 3 /**< \brief (TC) Number of instances */ +#define TC_INSTS { TC3, TC4, TC5 } /**< \brief (TC) Instances List */ + +#define TCC0 ((Tcc *)0x42002000UL) /**< \brief (TCC0) APB Base Address */ +#define TCC1 ((Tcc *)0x42002400UL) /**< \brief (TCC1) APB Base Address */ +#define TCC2 ((Tcc *)0x42002800UL) /**< \brief (TCC2) APB Base Address */ +#define TCC_INST_NUM 3 /**< \brief (TCC) Number of instances */ +#define TCC_INSTS { TCC0, TCC1, TCC2 } /**< \brief (TCC) Instances List */ + +#define USB ((Usb *)0x41005000UL) /**< \brief (USB) APB Base Address */ +#define USB_INST_NUM 1 /**< \brief (USB) Number of instances */ +#define USB_INSTS { USB } /**< \brief (USB) Instances List */ + +#define WDT ((Wdt *)0x40001000UL) /**< \brief (WDT) APB Base Address */ +#define WDT_INST_NUM 1 /**< \brief (WDT) Number of instances */ +#define WDT_INSTS { WDT } /**< \brief (WDT) Instances List */ + +#endif /* (defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */ +/*@}*/ + +/* ************************************************************************** */ +/** PORT DEFINITIONS FOR SAMD21G15A */ +/* ************************************************************************** */ +/** \defgroup SAMD21G15A_port PORT Definitions */ +/*@{*/ + +#include "pio/samd21g15a.h" +/*@}*/ + +/* ************************************************************************** */ +/** MEMORY MAPPING DEFINITIONS FOR SAMD21G15A */ +/* ************************************************************************** */ + +#define FLASH_SIZE 0x8000UL /* 32 kB */ +#define FLASH_PAGE_SIZE 64 +#define FLASH_NB_OF_PAGES 512 +#define FLASH_USER_PAGE_SIZE 64 +#define HMCRAMC0_SIZE 0x1000UL /* 4 kB */ + +#define FLASH_ADDR (0x00000000u) /**< FLASH base address */ +#define FLASH_USER_PAGE_ADDR (0x00800000u) /**< FLASH_USER_PAGE base address */ +#define HMCRAMC0_ADDR (0x20000000u) /**< HMCRAMC0 base address */ +#define HPB0_ADDR (0x40000000u) /**< HPB0 base address */ +#define HPB1_ADDR (0x41000000u) /**< HPB1 base address */ +#define HPB2_ADDR (0x42000000u) /**< HPB2 base address */ +#define PPB_ADDR (0xE0000000u) /**< PPB base address */ + +#define DSU_DID_RESETVALUE 0x10010008UL +#define EIC_EXTINT_NUM 16 +#define PORT_GROUPS 2 + +/* ************************************************************************** */ +/** ELECTRICAL DEFINITIONS FOR SAMD21G15A */ +/* ************************************************************************** */ + + +#ifdef __cplusplus +} +#endif + +/*@}*/ + +#endif /* SAMD21G15A_H */ diff --git a/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/utils/cmsis/samd21/include/samd21g15b.h b/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/utils/cmsis/samd21/include/samd21g15b.h new file mode 100644 index 0000000..041b54d --- /dev/null +++ b/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/utils/cmsis/samd21/include/samd21g15b.h @@ -0,0 +1,563 @@ +/** + * \file + * + * \brief Header file for SAMD21G15B + * + * Copyright (c) 2017-2018 Microchip Technology Inc. and its subsidiaries. + * + * \asf_license_start + * + * \page License + * + * Subject to your compliance with these terms, you may use Microchip + * software and any derivatives exclusively with Microchip products. + * It is your responsibility to comply with third party license terms applicable + * to your use of third party software (including open source software) that + * may accompany Microchip software. + * + * THIS SOFTWARE IS SUPPLIED BY MICROCHIP "AS IS". NO WARRANTIES, + * WHETHER EXPRESS, IMPLIED OR STATUTORY, APPLY TO THIS SOFTWARE, + * INCLUDING ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, + * AND FITNESS FOR A PARTICULAR PURPOSE. IN NO EVENT WILL MICROCHIP BE + * LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL OR CONSEQUENTIAL + * LOSS, DAMAGE, COST OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE + * SOFTWARE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE + * POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT + * ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY + * RELATED TO THIS SOFTWARE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, + * THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THIS SOFTWARE. + * + * \asf_license_stop + * + */ + +#ifndef _SAMD21G15B_ +#define _SAMD21G15B_ + +/** + * \ingroup SAMD21_definitions + * \addtogroup SAMD21G15B_definitions SAMD21G15B definitions + * This file defines all structures and symbols for SAMD21G15B: + * - registers and bitfields + * - peripheral base address + * - peripheral ID + * - PIO definitions +*/ +/*@{*/ + +#ifdef __cplusplus + extern "C" { +#endif + +#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) +#include +#ifndef __cplusplus +typedef volatile const uint32_t RoReg; /**< Read only 32-bit register (volatile const unsigned int) */ +typedef volatile const uint16_t RoReg16; /**< Read only 16-bit register (volatile const unsigned int) */ +typedef volatile const uint8_t RoReg8; /**< Read only 8-bit register (volatile const unsigned int) */ +#else +typedef volatile uint32_t RoReg; /**< Read only 32-bit register (volatile const unsigned int) */ +typedef volatile uint16_t RoReg16; /**< Read only 16-bit register (volatile const unsigned int) */ +typedef volatile uint8_t RoReg8; /**< Read only 8-bit register (volatile const unsigned int) */ +#endif +typedef volatile uint32_t WoReg; /**< Write only 32-bit register (volatile unsigned int) */ +typedef volatile uint16_t WoReg16; /**< Write only 16-bit register (volatile unsigned int) */ +typedef volatile uint8_t WoReg8; /**< Write only 8-bit register (volatile unsigned int) */ +typedef volatile uint32_t RwReg; /**< Read-Write 32-bit register (volatile unsigned int) */ +typedef volatile uint16_t RwReg16; /**< Read-Write 16-bit register (volatile unsigned int) */ +typedef volatile uint8_t RwReg8; /**< Read-Write 8-bit register (volatile unsigned int) */ +#define CAST(type, value) ((type *)(value)) +#define REG_ACCESS(type, address) (*(type*)(address)) /**< C code: Register value */ +#else +#define CAST(type, value) (value) +#define REG_ACCESS(type, address) (address) /**< Assembly code: Register address */ +#endif + +/* ************************************************************************** */ +/** CMSIS DEFINITIONS FOR SAMD21G15B */ +/* ************************************************************************** */ +/** \defgroup SAMD21G15B_cmsis CMSIS Definitions */ +/*@{*/ + +/** Interrupt Number Definition */ +typedef enum IRQn +{ + /****** Cortex-M0+ Processor Exceptions Numbers ******************************/ + NonMaskableInt_IRQn = -14,/**< 2 Non Maskable Interrupt */ + HardFault_IRQn = -13,/**< 3 Cortex-M0+ Hard Fault Interrupt */ + SVCall_IRQn = -5, /**< 11 Cortex-M0+ SV Call Interrupt */ + PendSV_IRQn = -2, /**< 14 Cortex-M0+ Pend SV Interrupt */ + SysTick_IRQn = -1, /**< 15 Cortex-M0+ System Tick Interrupt */ + /****** SAMD21G15B-specific Interrupt Numbers ***********************/ + PM_IRQn = 0, /**< 0 SAMD21G15B Power Manager (PM) */ + SYSCTRL_IRQn = 1, /**< 1 SAMD21G15B System Control (SYSCTRL) */ + WDT_IRQn = 2, /**< 2 SAMD21G15B Watchdog Timer (WDT) */ + RTC_IRQn = 3, /**< 3 SAMD21G15B Real-Time Counter (RTC) */ + EIC_IRQn = 4, /**< 4 SAMD21G15B External Interrupt Controller (EIC) */ + NVMCTRL_IRQn = 5, /**< 5 SAMD21G15B Non-Volatile Memory Controller (NVMCTRL) */ + DMAC_IRQn = 6, /**< 6 SAMD21G15B Direct Memory Access Controller (DMAC) */ + USB_IRQn = 7, /**< 7 SAMD21G15B Universal Serial Bus (USB) */ + EVSYS_IRQn = 8, /**< 8 SAMD21G15B Event System Interface (EVSYS) */ + SERCOM0_IRQn = 9, /**< 9 SAMD21G15B Serial Communication Interface 0 (SERCOM0) */ + SERCOM1_IRQn = 10, /**< 10 SAMD21G15B Serial Communication Interface 1 (SERCOM1) */ + SERCOM2_IRQn = 11, /**< 11 SAMD21G15B Serial Communication Interface 2 (SERCOM2) */ + SERCOM3_IRQn = 12, /**< 12 SAMD21G15B Serial Communication Interface 3 (SERCOM3) */ + SERCOM4_IRQn = 13, /**< 13 SAMD21G15B Serial Communication Interface 4 (SERCOM4) */ + SERCOM5_IRQn = 14, /**< 14 SAMD21G15B Serial Communication Interface 5 (SERCOM5) */ + TCC0_IRQn = 15, /**< 15 SAMD21G15B Timer Counter Control 0 (TCC0) */ + TCC1_IRQn = 16, /**< 16 SAMD21G15B Timer Counter Control 1 (TCC1) */ + TCC2_IRQn = 17, /**< 17 SAMD21G15B Timer Counter Control 2 (TCC2) */ + TC3_IRQn = 18, /**< 18 SAMD21G15B Basic Timer Counter 3 (TC3) */ + TC4_IRQn = 19, /**< 19 SAMD21G15B Basic Timer Counter 4 (TC4) */ + TC5_IRQn = 20, /**< 20 SAMD21G15B Basic Timer Counter 5 (TC5) */ + ADC_IRQn = 23, /**< 23 SAMD21G15B Analog Digital Converter (ADC) */ + AC_IRQn = 24, /**< 24 SAMD21G15B Analog Comparators (AC) */ + DAC_IRQn = 25, /**< 25 SAMD21G15B Digital Analog Converter (DAC) */ + PTC_IRQn = 26, /**< 26 SAMD21G15B Peripheral Touch Controller (PTC) */ + I2S_IRQn = 27, /**< 27 SAMD21G15B Inter-IC Sound Interface (I2S) */ + + PERIPH_COUNT_IRQn = 29 /**< Number of peripheral IDs */ +} IRQn_Type; + +typedef struct _DeviceVectors +{ + /* Stack pointer */ + void* pvStack; + + /* Cortex-M handlers */ + void* pfnReset_Handler; + void* pfnNMI_Handler; + void* pfnHardFault_Handler; + void* pvReservedM12; + void* pvReservedM11; + void* pvReservedM10; + void* pvReservedM9; + void* pvReservedM8; + void* pvReservedM7; + void* pvReservedM6; + void* pfnSVC_Handler; + void* pvReservedM4; + void* pvReservedM3; + void* pfnPendSV_Handler; + void* pfnSysTick_Handler; + + /* Peripheral handlers */ + void* pfnPM_Handler; /* 0 Power Manager */ + void* pfnSYSCTRL_Handler; /* 1 System Control */ + void* pfnWDT_Handler; /* 2 Watchdog Timer */ + void* pfnRTC_Handler; /* 3 Real-Time Counter */ + void* pfnEIC_Handler; /* 4 External Interrupt Controller */ + void* pfnNVMCTRL_Handler; /* 5 Non-Volatile Memory Controller */ + void* pfnDMAC_Handler; /* 6 Direct Memory Access Controller */ + void* pfnUSB_Handler; /* 7 Universal Serial Bus */ + void* pfnEVSYS_Handler; /* 8 Event System Interface */ + void* pfnSERCOM0_Handler; /* 9 Serial Communication Interface 0 */ + void* pfnSERCOM1_Handler; /* 10 Serial Communication Interface 1 */ + void* pfnSERCOM2_Handler; /* 11 Serial Communication Interface 2 */ + void* pfnSERCOM3_Handler; /* 12 Serial Communication Interface 3 */ + void* pfnSERCOM4_Handler; /* 13 Serial Communication Interface 4 */ + void* pfnSERCOM5_Handler; /* 14 Serial Communication Interface 5 */ + void* pfnTCC0_Handler; /* 15 Timer Counter Control 0 */ + void* pfnTCC1_Handler; /* 16 Timer Counter Control 1 */ + void* pfnTCC2_Handler; /* 17 Timer Counter Control 2 */ + void* pfnTC3_Handler; /* 18 Basic Timer Counter 3 */ + void* pfnTC4_Handler; /* 19 Basic Timer Counter 4 */ + void* pfnTC5_Handler; /* 20 Basic Timer Counter 5 */ + void* pvReserved21; + void* pvReserved22; + void* pfnADC_Handler; /* 23 Analog Digital Converter */ + void* pfnAC_Handler; /* 24 Analog Comparators */ + void* pfnDAC_Handler; /* 25 Digital Analog Converter */ + void* pfnPTC_Handler; /* 26 Peripheral Touch Controller */ + void* pfnI2S_Handler; /* 27 Inter-IC Sound Interface */ + void* pvReserved28; +} DeviceVectors; + +/* Cortex-M0+ processor handlers */ +void Reset_Handler ( void ); +void NMI_Handler ( void ); +void HardFault_Handler ( void ); +void SVC_Handler ( void ); +void PendSV_Handler ( void ); +void SysTick_Handler ( void ); + +/* Peripherals handlers */ +void PM_Handler ( void ); +void SYSCTRL_Handler ( void ); +void WDT_Handler ( void ); +void RTC_Handler ( void ); +void EIC_Handler ( void ); +void NVMCTRL_Handler ( void ); +void DMAC_Handler ( void ); +void USB_Handler ( void ); +void EVSYS_Handler ( void ); +void SERCOM0_Handler ( void ); +void SERCOM1_Handler ( void ); +void SERCOM2_Handler ( void ); +void SERCOM3_Handler ( void ); +void SERCOM4_Handler ( void ); +void SERCOM5_Handler ( void ); +void TCC0_Handler ( void ); +void TCC1_Handler ( void ); +void TCC2_Handler ( void ); +void TC3_Handler ( void ); +void TC4_Handler ( void ); +void TC5_Handler ( void ); +void ADC_Handler ( void ); +void AC_Handler ( void ); +void DAC_Handler ( void ); +void PTC_Handler ( void ); +void I2S_Handler ( void ); + +/* + * \brief Configuration of the Cortex-M0+ Processor and Core Peripherals + */ + +#define LITTLE_ENDIAN 1 +#define __CM0PLUS_REV 1 /*!< Core revision r0p1 */ +#define __MPU_PRESENT 0 /*!< MPU present or not */ +#define __NVIC_PRIO_BITS 2 /*!< Number of bits used for Priority Levels */ +#define __VTOR_PRESENT 1 /*!< VTOR present or not */ +#define __Vendor_SysTickConfig 0 /*!< Set to 1 if different SysTick Config is used */ + +/** + * \brief CMSIS includes + */ + +#include +#if !defined DONT_USE_CMSIS_INIT +#include "system_samd21.h" +#endif /* DONT_USE_CMSIS_INIT */ + +/*@}*/ + +/* ************************************************************************** */ +/** SOFTWARE PERIPHERAL API DEFINITION FOR SAMD21G15B */ +/* ************************************************************************** */ +/** \defgroup SAMD21G15B_api Peripheral Software API */ +/*@{*/ + +#include "component/ac.h" +#include "component/adc.h" +#include "component/dac.h" +#include "component/dmac.h" +#include "component/dsu.h" +#include "component/eic.h" +#include "component/evsys.h" +#include "component/gclk.h" +#include "component/hmatrixb.h" +#include "component/i2s.h" +#include "component/mtb.h" +#include "component/nvmctrl.h" +#include "component/pac.h" +#include "component/pm.h" +#include "component/port.h" +#include "component/rtc.h" +#include "component/sercom.h" +#include "component/sysctrl.h" +#include "component/tc.h" +#include "component/tcc.h" +#include "component/usb.h" +#include "component/wdt.h" +/*@}*/ + +/* ************************************************************************** */ +/** REGISTERS ACCESS DEFINITIONS FOR SAMD21G15B */ +/* ************************************************************************** */ +/** \defgroup SAMD21G15B_reg Registers Access Definitions */ +/*@{*/ + +#include "instance/ac.h" +#include "instance/adc.h" +#include "instance/dac.h" +#include "instance/dmac.h" +#include "instance/dsu.h" +#include "instance/eic.h" +#include "instance/evsys.h" +#include "instance/gclk.h" +#include "instance/sbmatrix.h" +#include "instance/i2s.h" +#include "instance/mtb.h" +#include "instance/nvmctrl.h" +#include "instance/pac0.h" +#include "instance/pac1.h" +#include "instance/pac2.h" +#include "instance/pm.h" +#include "instance/port.h" +#include "instance/rtc.h" +#include "instance/sercom0.h" +#include "instance/sercom1.h" +#include "instance/sercom2.h" +#include "instance/sercom3.h" +#include "instance/sercom4.h" +#include "instance/sercom5.h" +#include "instance/sysctrl.h" +#include "instance/tc3.h" +#include "instance/tc4.h" +#include "instance/tc5.h" +#include "instance/tcc0.h" +#include "instance/tcc1.h" +#include "instance/tcc2.h" +#include "instance/usb.h" +#include "instance/wdt.h" +/*@}*/ + +/* ************************************************************************** */ +/** PERIPHERAL ID DEFINITIONS FOR SAMD21G15B */ +/* ************************************************************************** */ +/** \defgroup SAMD21G15B_id Peripheral Ids Definitions */ +/*@{*/ + +// Peripheral instances on HPB0 bridge +#define ID_PAC0 0 /**< \brief Peripheral Access Controller 0 (PAC0) */ +#define ID_PM 1 /**< \brief Power Manager (PM) */ +#define ID_SYSCTRL 2 /**< \brief System Control (SYSCTRL) */ +#define ID_GCLK 3 /**< \brief Generic Clock Generator (GCLK) */ +#define ID_WDT 4 /**< \brief Watchdog Timer (WDT) */ +#define ID_RTC 5 /**< \brief Real-Time Counter (RTC) */ +#define ID_EIC 6 /**< \brief External Interrupt Controller (EIC) */ + +// Peripheral instances on HPB1 bridge +#define ID_PAC1 32 /**< \brief Peripheral Access Controller 1 (PAC1) */ +#define ID_DSU 33 /**< \brief Device Service Unit (DSU) */ +#define ID_NVMCTRL 34 /**< \brief Non-Volatile Memory Controller (NVMCTRL) */ +#define ID_PORT 35 /**< \brief Port Module (PORT) */ +#define ID_DMAC 36 /**< \brief Direct Memory Access Controller (DMAC) */ +#define ID_USB 37 /**< \brief Universal Serial Bus (USB) */ +#define ID_MTB 38 /**< \brief Cortex-M0+ Micro-Trace Buffer (MTB) */ +#define ID_SBMATRIX 39 /**< \brief HSB Matrix (SBMATRIX) */ + +// Peripheral instances on HPB2 bridge +#define ID_PAC2 64 /**< \brief Peripheral Access Controller 2 (PAC2) */ +#define ID_EVSYS 65 /**< \brief Event System Interface (EVSYS) */ +#define ID_SERCOM0 66 /**< \brief Serial Communication Interface 0 (SERCOM0) */ +#define ID_SERCOM1 67 /**< \brief Serial Communication Interface 1 (SERCOM1) */ +#define ID_SERCOM2 68 /**< \brief Serial Communication Interface 2 (SERCOM2) */ +#define ID_SERCOM3 69 /**< \brief Serial Communication Interface 3 (SERCOM3) */ +#define ID_SERCOM4 70 /**< \brief Serial Communication Interface 4 (SERCOM4) */ +#define ID_SERCOM5 71 /**< \brief Serial Communication Interface 5 (SERCOM5) */ +#define ID_TCC0 72 /**< \brief Timer Counter Control 0 (TCC0) */ +#define ID_TCC1 73 /**< \brief Timer Counter Control 1 (TCC1) */ +#define ID_TCC2 74 /**< \brief Timer Counter Control 2 (TCC2) */ +#define ID_TC3 75 /**< \brief Basic Timer Counter 3 (TC3) */ +#define ID_TC4 76 /**< \brief Basic Timer Counter 4 (TC4) */ +#define ID_TC5 77 /**< \brief Basic Timer Counter 5 (TC5) */ +#define ID_ADC 80 /**< \brief Analog Digital Converter (ADC) */ +#define ID_AC 81 /**< \brief Analog Comparators (AC) */ +#define ID_DAC 82 /**< \brief Digital Analog Converter (DAC) */ +#define ID_PTC 83 /**< \brief Peripheral Touch Controller (PTC) */ +#define ID_I2S 84 /**< \brief Inter-IC Sound Interface (I2S) */ + +#define ID_PERIPH_COUNT 85 /**< \brief Max number of peripheral IDs */ +/*@}*/ + +/* ************************************************************************** */ +/** BASE ADDRESS DEFINITIONS FOR SAMD21G15B */ +/* ************************************************************************** */ +/** \defgroup SAMD21G15B_base Peripheral Base Address Definitions */ +/*@{*/ + +#if defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__) +#define AC (0x42004400UL) /**< \brief (AC) APB Base Address */ +#define ADC (0x42004000UL) /**< \brief (ADC) APB Base Address */ +#define DAC (0x42004800UL) /**< \brief (DAC) APB Base Address */ +#define DMAC (0x41004800UL) /**< \brief (DMAC) APB Base Address */ +#define DSU (0x41002000UL) /**< \brief (DSU) APB Base Address */ +#define EIC (0x40001800UL) /**< \brief (EIC) APB Base Address */ +#define EVSYS (0x42000400UL) /**< \brief (EVSYS) APB Base Address */ +#define GCLK (0x40000C00UL) /**< \brief (GCLK) APB Base Address */ +#define SBMATRIX (0x41007000UL) /**< \brief (SBMATRIX) APB Base Address */ +#define I2S (0x42005000UL) /**< \brief (I2S) APB Base Address */ +#define MTB (0x41006000UL) /**< \brief (MTB) APB Base Address */ +#define NVMCTRL_AUX3 (0x0080A000UL) /**< \brief (NVMCTRL) AUX3 Base Address */ +#define NVMCTRL (0x41004000UL) /**< \brief (NVMCTRL) APB Base Address */ +#define NVMCTRL_CAL (0x00800000UL) /**< \brief (NVMCTRL) CAL Base Address */ +#define NVMCTRL_LOCKBIT (0x00802000UL) /**< \brief (NVMCTRL) LOCKBIT Base Address */ +#define NVMCTRL_OTP1 (0x00806000UL) /**< \brief (NVMCTRL) OTP1 Base Address */ +#define NVMCTRL_OTP2 (0x00806008UL) /**< \brief (NVMCTRL) OTP2 Base Address */ +#define NVMCTRL_OTP4 (0x00806020UL) /**< \brief (NVMCTRL) OTP4 Base Address */ +#define NVMCTRL_TEMP_LOG (0x00806030UL) /**< \brief (NVMCTRL) TEMP_LOG Base Address */ +#define NVMCTRL_USER (0x00804000UL) /**< \brief (NVMCTRL) USER Base Address */ +#define PAC0 (0x40000000UL) /**< \brief (PAC0) APB Base Address */ +#define PAC1 (0x41000000UL) /**< \brief (PAC1) APB Base Address */ +#define PAC2 (0x42000000UL) /**< \brief (PAC2) APB Base Address */ +#define PM (0x40000400UL) /**< \brief (PM) APB Base Address */ +#define PORT (0x41004400UL) /**< \brief (PORT) APB Base Address */ +#define PORT_IOBUS (0x60000000UL) /**< \brief (PORT) IOBUS Base Address */ +#define RTC (0x40001400UL) /**< \brief (RTC) APB Base Address */ +#define SERCOM0 (0x42000800UL) /**< \brief (SERCOM0) APB Base Address */ +#define SERCOM1 (0x42000C00UL) /**< \brief (SERCOM1) APB Base Address */ +#define SERCOM2 (0x42001000UL) /**< \brief (SERCOM2) APB Base Address */ +#define SERCOM3 (0x42001400UL) /**< \brief (SERCOM3) APB Base Address */ +#define SERCOM4 (0x42001800UL) /**< \brief (SERCOM4) APB Base Address */ +#define SERCOM5 (0x42001C00UL) /**< \brief (SERCOM5) APB Base Address */ +#define SYSCTRL (0x40000800UL) /**< \brief (SYSCTRL) APB Base Address */ +#define TC3 (0x42002C00UL) /**< \brief (TC3) APB Base Address */ +#define TC4 (0x42003000UL) /**< \brief (TC4) APB Base Address */ +#define TC5 (0x42003400UL) /**< \brief (TC5) APB Base Address */ +#define TCC0 (0x42002000UL) /**< \brief (TCC0) APB Base Address */ +#define TCC1 (0x42002400UL) /**< \brief (TCC1) APB Base Address */ +#define TCC2 (0x42002800UL) /**< \brief (TCC2) APB Base Address */ +#define USB (0x41005000UL) /**< \brief (USB) APB Base Address */ +#define WDT (0x40001000UL) /**< \brief (WDT) APB Base Address */ +#else +#define AC ((Ac *)0x42004400UL) /**< \brief (AC) APB Base Address */ +#define AC_INST_NUM 1 /**< \brief (AC) Number of instances */ +#define AC_INSTS { AC } /**< \brief (AC) Instances List */ + +#define ADC ((Adc *)0x42004000UL) /**< \brief (ADC) APB Base Address */ +#define ADC_INST_NUM 1 /**< \brief (ADC) Number of instances */ +#define ADC_INSTS { ADC } /**< \brief (ADC) Instances List */ + +#define DAC ((Dac *)0x42004800UL) /**< \brief (DAC) APB Base Address */ +#define DAC_INST_NUM 1 /**< \brief (DAC) Number of instances */ +#define DAC_INSTS { DAC } /**< \brief (DAC) Instances List */ + +#define DMAC ((Dmac *)0x41004800UL) /**< \brief (DMAC) APB Base Address */ +#define DMAC_INST_NUM 1 /**< \brief (DMAC) Number of instances */ +#define DMAC_INSTS { DMAC } /**< \brief (DMAC) Instances List */ + +#define DSU ((Dsu *)0x41002000UL) /**< \brief (DSU) APB Base Address */ +#define DSU_INST_NUM 1 /**< \brief (DSU) Number of instances */ +#define DSU_INSTS { DSU } /**< \brief (DSU) Instances List */ + +#define EIC ((Eic *)0x40001800UL) /**< \brief (EIC) APB Base Address */ +#define EIC_INST_NUM 1 /**< \brief (EIC) Number of instances */ +#define EIC_INSTS { EIC } /**< \brief (EIC) Instances List */ + +#define EVSYS ((Evsys *)0x42000400UL) /**< \brief (EVSYS) APB Base Address */ +#define EVSYS_INST_NUM 1 /**< \brief (EVSYS) Number of instances */ +#define EVSYS_INSTS { EVSYS } /**< \brief (EVSYS) Instances List */ + +#define GCLK ((Gclk *)0x40000C00UL) /**< \brief (GCLK) APB Base Address */ +#define GCLK_INST_NUM 1 /**< \brief (GCLK) Number of instances */ +#define GCLK_INSTS { GCLK } /**< \brief (GCLK) Instances List */ + +#define SBMATRIX ((Hmatrixb *)0x41007000UL) /**< \brief (SBMATRIX) APB Base Address */ +#define HMATRIXB_INST_NUM 1 /**< \brief (HMATRIXB) Number of instances */ +#define HMATRIXB_INSTS { SBMATRIX } /**< \brief (HMATRIXB) Instances List */ + +#define I2S ((I2s *)0x42005000UL) /**< \brief (I2S) APB Base Address */ +#define I2S_INST_NUM 1 /**< \brief (I2S) Number of instances */ +#define I2S_INSTS { I2S } /**< \brief (I2S) Instances List */ + +#define MTB ((Mtb *)0x41006000UL) /**< \brief (MTB) APB Base Address */ +#define MTB_INST_NUM 1 /**< \brief (MTB) Number of instances */ +#define MTB_INSTS { MTB } /**< \brief (MTB) Instances List */ + +#define NVMCTRL_AUX3 (0x0080A000UL) /**< \brief (NVMCTRL) AUX3 Base Address */ +#define NVMCTRL ((Nvmctrl *)0x41004000UL) /**< \brief (NVMCTRL) APB Base Address */ +#define NVMCTRL_CAL (0x00800000UL) /**< \brief (NVMCTRL) CAL Base Address */ +#define NVMCTRL_LOCKBIT (0x00802000UL) /**< \brief (NVMCTRL) LOCKBIT Base Address */ +#define NVMCTRL_OTP1 (0x00806000UL) /**< \brief (NVMCTRL) OTP1 Base Address */ +#define NVMCTRL_OTP2 (0x00806008UL) /**< \brief (NVMCTRL) OTP2 Base Address */ +#define NVMCTRL_OTP4 (0x00806020UL) /**< \brief (NVMCTRL) OTP4 Base Address */ +#define NVMCTRL_TEMP_LOG (0x00806030UL) /**< \brief (NVMCTRL) TEMP_LOG Base Address */ +#define NVMCTRL_USER (0x00804000UL) /**< \brief (NVMCTRL) USER Base Address */ +#define NVMCTRL_INST_NUM 1 /**< \brief (NVMCTRL) Number of instances */ +#define NVMCTRL_INSTS { NVMCTRL } /**< \brief (NVMCTRL) Instances List */ + +#define PAC0 ((Pac *)0x40000000UL) /**< \brief (PAC0) APB Base Address */ +#define PAC1 ((Pac *)0x41000000UL) /**< \brief (PAC1) APB Base Address */ +#define PAC2 ((Pac *)0x42000000UL) /**< \brief (PAC2) APB Base Address */ +#define PAC_INST_NUM 3 /**< \brief (PAC) Number of instances */ +#define PAC_INSTS { PAC0, PAC1, PAC2 } /**< \brief (PAC) Instances List */ + +#define PM ((Pm *)0x40000400UL) /**< \brief (PM) APB Base Address */ +#define PM_INST_NUM 1 /**< \brief (PM) Number of instances */ +#define PM_INSTS { PM } /**< \brief (PM) Instances List */ + +#define PORT ((Port *)0x41004400UL) /**< \brief (PORT) APB Base Address */ +#define PORT_IOBUS ((Port *)0x60000000UL) /**< \brief (PORT) IOBUS Base Address */ +#define PORT_INST_NUM 1 /**< \brief (PORT) Number of instances */ +#define PORT_INSTS { PORT } /**< \brief (PORT) Instances List */ + +#define PTC_GCLK_ID 34 +#define PTC_INST_NUM 1 /**< \brief (PTC) Number of instances */ +#define PTC_INSTS { PTC } /**< \brief (PTC) Instances List */ + +#define RTC ((Rtc *)0x40001400UL) /**< \brief (RTC) APB Base Address */ +#define RTC_INST_NUM 1 /**< \brief (RTC) Number of instances */ +#define RTC_INSTS { RTC } /**< \brief (RTC) Instances List */ + +#define SERCOM0 ((Sercom *)0x42000800UL) /**< \brief (SERCOM0) APB Base Address */ +#define SERCOM1 ((Sercom *)0x42000C00UL) /**< \brief (SERCOM1) APB Base Address */ +#define SERCOM2 ((Sercom *)0x42001000UL) /**< \brief (SERCOM2) APB Base Address */ +#define SERCOM3 ((Sercom *)0x42001400UL) /**< \brief (SERCOM3) APB Base Address */ +#define SERCOM4 ((Sercom *)0x42001800UL) /**< \brief (SERCOM4) APB Base Address */ +#define SERCOM5 ((Sercom *)0x42001C00UL) /**< \brief (SERCOM5) APB Base Address */ +#define SERCOM_INST_NUM 6 /**< \brief (SERCOM) Number of instances */ +#define SERCOM_INSTS { SERCOM0, SERCOM1, SERCOM2, SERCOM3, SERCOM4, SERCOM5 } /**< \brief (SERCOM) Instances List */ + +#define SYSCTRL ((Sysctrl *)0x40000800UL) /**< \brief (SYSCTRL) APB Base Address */ +#define SYSCTRL_INST_NUM 1 /**< \brief (SYSCTRL) Number of instances */ +#define SYSCTRL_INSTS { SYSCTRL } /**< \brief (SYSCTRL) Instances List */ + +#define TC3 ((Tc *)0x42002C00UL) /**< \brief (TC3) APB Base Address */ +#define TC4 ((Tc *)0x42003000UL) /**< \brief (TC4) APB Base Address */ +#define TC5 ((Tc *)0x42003400UL) /**< \brief (TC5) APB Base Address */ +#define TC_INST_NUM 3 /**< \brief (TC) Number of instances */ +#define TC_INSTS { TC3, TC4, TC5 } /**< \brief (TC) Instances List */ + +#define TCC0 ((Tcc *)0x42002000UL) /**< \brief (TCC0) APB Base Address */ +#define TCC1 ((Tcc *)0x42002400UL) /**< \brief (TCC1) APB Base Address */ +#define TCC2 ((Tcc *)0x42002800UL) /**< \brief (TCC2) APB Base Address */ +#define TCC_INST_NUM 3 /**< \brief (TCC) Number of instances */ +#define TCC_INSTS { TCC0, TCC1, TCC2 } /**< \brief (TCC) Instances List */ + +#define USB ((Usb *)0x41005000UL) /**< \brief (USB) APB Base Address */ +#define USB_INST_NUM 1 /**< \brief (USB) Number of instances */ +#define USB_INSTS { USB } /**< \brief (USB) Instances List */ + +#define WDT ((Wdt *)0x40001000UL) /**< \brief (WDT) APB Base Address */ +#define WDT_INST_NUM 1 /**< \brief (WDT) Number of instances */ +#define WDT_INSTS { WDT } /**< \brief (WDT) Instances List */ + +#endif /* (defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */ +/*@}*/ + +/* ************************************************************************** */ +/** PORT DEFINITIONS FOR SAMD21G15B */ +/* ************************************************************************** */ +/** \defgroup SAMD21G15B_port PORT Definitions */ +/*@{*/ + +#include "pio/samd21g15b.h" +/*@}*/ + +/* ************************************************************************** */ +/** MEMORY MAPPING DEFINITIONS FOR SAMD21G15B */ +/* ************************************************************************** */ + +#define FLASH_SIZE 0x8000UL /* 32 kB */ +#define FLASH_PAGE_SIZE 64 +#define FLASH_NB_OF_PAGES 512 +#define FLASH_USER_PAGE_SIZE 64 +#define HMCRAMC0_SIZE 0x1000UL /* 4 kB */ + +#define FLASH_ADDR (0x00000000u) /**< FLASH base address */ +#define FLASH_USER_PAGE_ADDR (0x00800000u) /**< FLASH_USER_PAGE base address */ +#define HMCRAMC0_ADDR (0x20000000u) /**< HMCRAMC0 base address */ +#define HPB0_ADDR (0x40000000u) /**< HPB0 base address */ +#define HPB1_ADDR (0x41000000u) /**< HPB1 base address */ +#define HPB2_ADDR (0x42000000u) /**< HPB2 base address */ +#define PPB_ADDR (0xE0000000u) /**< PPB base address */ + +#define DSU_DID_RESETVALUE 0x10011424UL +#define EIC_EXTINT_NUM 16 +#define NVMCTRL_RWW_EEPROM_SIZE 0x400UL /* 1 kB */ +#define PORT_GROUPS 2 +#define USB_HOST 1 + +/* ************************************************************************** */ +/** ELECTRICAL DEFINITIONS FOR SAMD21G15B */ +/* ************************************************************************** */ + + +#ifdef __cplusplus +} +#endif + +/*@}*/ + +#endif /* SAMD21G15B_H */ diff --git a/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/utils/cmsis/samd21/include/samd21g15l.h b/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/utils/cmsis/samd21/include/samd21g15l.h new file mode 100644 index 0000000..65f3645 --- /dev/null +++ b/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/utils/cmsis/samd21/include/samd21g15l.h @@ -0,0 +1,554 @@ +/** + * \file + * + * \brief Header file for SAMD21G15L + * + * Copyright (c) 2017-2018 Microchip Technology Inc. and its subsidiaries. + * + * \asf_license_start + * + * \page License + * + * Subject to your compliance with these terms, you may use Microchip + * software and any derivatives exclusively with Microchip products. + * It is your responsibility to comply with third party license terms applicable + * to your use of third party software (including open source software) that + * may accompany Microchip software. + * + * THIS SOFTWARE IS SUPPLIED BY MICROCHIP "AS IS". NO WARRANTIES, + * WHETHER EXPRESS, IMPLIED OR STATUTORY, APPLY TO THIS SOFTWARE, + * INCLUDING ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, + * AND FITNESS FOR A PARTICULAR PURPOSE. IN NO EVENT WILL MICROCHIP BE + * LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL OR CONSEQUENTIAL + * LOSS, DAMAGE, COST OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE + * SOFTWARE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE + * POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT + * ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY + * RELATED TO THIS SOFTWARE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, + * THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THIS SOFTWARE. + * + * \asf_license_stop + * + */ + +#ifndef _SAMD21G15L_ +#define _SAMD21G15L_ + +/** + * \ingroup SAMD21_definitions + * \addtogroup SAMD21G15L_definitions SAMD21G15L definitions + * This file defines all structures and symbols for SAMD21G15L: + * - registers and bitfields + * - peripheral base address + * - peripheral ID + * - PIO definitions +*/ +/*@{*/ + +#ifdef __cplusplus + extern "C" { +#endif + +#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) +#include +#ifndef __cplusplus +typedef volatile const uint32_t RoReg; /**< Read only 32-bit register (volatile const unsigned int) */ +typedef volatile const uint16_t RoReg16; /**< Read only 16-bit register (volatile const unsigned int) */ +typedef volatile const uint8_t RoReg8; /**< Read only 8-bit register (volatile const unsigned int) */ +#else +typedef volatile uint32_t RoReg; /**< Read only 32-bit register (volatile const unsigned int) */ +typedef volatile uint16_t RoReg16; /**< Read only 16-bit register (volatile const unsigned int) */ +typedef volatile uint8_t RoReg8; /**< Read only 8-bit register (volatile const unsigned int) */ +#endif +typedef volatile uint32_t WoReg; /**< Write only 32-bit register (volatile unsigned int) */ +typedef volatile uint16_t WoReg16; /**< Write only 16-bit register (volatile unsigned int) */ +typedef volatile uint8_t WoReg8; /**< Write only 8-bit register (volatile unsigned int) */ +typedef volatile uint32_t RwReg; /**< Read-Write 32-bit register (volatile unsigned int) */ +typedef volatile uint16_t RwReg16; /**< Read-Write 16-bit register (volatile unsigned int) */ +typedef volatile uint8_t RwReg8; /**< Read-Write 8-bit register (volatile unsigned int) */ +#define CAST(type, value) ((type *)(value)) +#define REG_ACCESS(type, address) (*(type*)(address)) /**< C code: Register value */ +#else +#define CAST(type, value) (value) +#define REG_ACCESS(type, address) (address) /**< Assembly code: Register address */ +#endif + +/* ************************************************************************** */ +/** CMSIS DEFINITIONS FOR SAMD21G15L */ +/* ************************************************************************** */ +/** \defgroup SAMD21G15L_cmsis CMSIS Definitions */ +/*@{*/ + +/** Interrupt Number Definition */ +typedef enum IRQn +{ + /****** Cortex-M0+ Processor Exceptions Numbers ******************************/ + NonMaskableInt_IRQn = -14,/**< 2 Non Maskable Interrupt */ + HardFault_IRQn = -13,/**< 3 Cortex-M0+ Hard Fault Interrupt */ + SVCall_IRQn = -5, /**< 11 Cortex-M0+ SV Call Interrupt */ + PendSV_IRQn = -2, /**< 14 Cortex-M0+ Pend SV Interrupt */ + SysTick_IRQn = -1, /**< 15 Cortex-M0+ System Tick Interrupt */ + /****** SAMD21G15L-specific Interrupt Numbers ***********************/ + PM_IRQn = 0, /**< 0 SAMD21G15L Power Manager (PM) */ + SYSCTRL_IRQn = 1, /**< 1 SAMD21G15L System Control (SYSCTRL) */ + WDT_IRQn = 2, /**< 2 SAMD21G15L Watchdog Timer (WDT) */ + RTC_IRQn = 3, /**< 3 SAMD21G15L Real-Time Counter (RTC) */ + EIC_IRQn = 4, /**< 4 SAMD21G15L External Interrupt Controller (EIC) */ + NVMCTRL_IRQn = 5, /**< 5 SAMD21G15L Non-Volatile Memory Controller (NVMCTRL) */ + DMAC_IRQn = 6, /**< 6 SAMD21G15L Direct Memory Access Controller (DMAC) */ + EVSYS_IRQn = 8, /**< 8 SAMD21G15L Event System Interface (EVSYS) */ + SERCOM0_IRQn = 9, /**< 9 SAMD21G15L Serial Communication Interface 0 (SERCOM0) */ + SERCOM1_IRQn = 10, /**< 10 SAMD21G15L Serial Communication Interface 1 (SERCOM1) */ + SERCOM2_IRQn = 11, /**< 11 SAMD21G15L Serial Communication Interface 2 (SERCOM2) */ + SERCOM3_IRQn = 12, /**< 12 SAMD21G15L Serial Communication Interface 3 (SERCOM3) */ + SERCOM4_IRQn = 13, /**< 13 SAMD21G15L Serial Communication Interface 4 (SERCOM4) */ + SERCOM5_IRQn = 14, /**< 14 SAMD21G15L Serial Communication Interface 5 (SERCOM5) */ + TCC0_IRQn = 15, /**< 15 SAMD21G15L Timer Counter Control 0 (TCC0) */ + TCC1_IRQn = 16, /**< 16 SAMD21G15L Timer Counter Control 1 (TCC1) */ + TCC2_IRQn = 17, /**< 17 SAMD21G15L Timer Counter Control 2 (TCC2) */ + TC3_IRQn = 18, /**< 18 SAMD21G15L Basic Timer Counter 3 (TC3) */ + TC4_IRQn = 19, /**< 19 SAMD21G15L Basic Timer Counter 4 (TC4) */ + TC5_IRQn = 20, /**< 20 SAMD21G15L Basic Timer Counter 5 (TC5) */ + TC6_IRQn = 21, /**< 21 SAMD21G15L Basic Timer Counter 6 (TC6) */ + TC7_IRQn = 22, /**< 22 SAMD21G15L Basic Timer Counter 7 (TC7) */ + ADC_IRQn = 23, /**< 23 SAMD21G15L Analog Digital Converter (ADC) */ + AC_IRQn = 24, /**< 24 SAMD21G15L Analog Comparators (AC) */ + DAC_IRQn = 25, /**< 25 SAMD21G15L Digital Analog Converter (DAC) */ + AC1_IRQn = 28, /**< 28 SAMD21G15L Analog Comparators 1 (AC1) */ + + PERIPH_COUNT_IRQn = 29 /**< Number of peripheral IDs */ +} IRQn_Type; + +typedef struct _DeviceVectors +{ + /* Stack pointer */ + void* pvStack; + + /* Cortex-M handlers */ + void* pfnReset_Handler; + void* pfnNMI_Handler; + void* pfnHardFault_Handler; + void* pvReservedM12; + void* pvReservedM11; + void* pvReservedM10; + void* pvReservedM9; + void* pvReservedM8; + void* pvReservedM7; + void* pvReservedM6; + void* pfnSVC_Handler; + void* pvReservedM4; + void* pvReservedM3; + void* pfnPendSV_Handler; + void* pfnSysTick_Handler; + + /* Peripheral handlers */ + void* pfnPM_Handler; /* 0 Power Manager */ + void* pfnSYSCTRL_Handler; /* 1 System Control */ + void* pfnWDT_Handler; /* 2 Watchdog Timer */ + void* pfnRTC_Handler; /* 3 Real-Time Counter */ + void* pfnEIC_Handler; /* 4 External Interrupt Controller */ + void* pfnNVMCTRL_Handler; /* 5 Non-Volatile Memory Controller */ + void* pfnDMAC_Handler; /* 6 Direct Memory Access Controller */ + void* pvReserved7; + void* pfnEVSYS_Handler; /* 8 Event System Interface */ + void* pfnSERCOM0_Handler; /* 9 Serial Communication Interface 0 */ + void* pfnSERCOM1_Handler; /* 10 Serial Communication Interface 1 */ + void* pfnSERCOM2_Handler; /* 11 Serial Communication Interface 2 */ + void* pfnSERCOM3_Handler; /* 12 Serial Communication Interface 3 */ + void* pfnSERCOM4_Handler; /* 13 Serial Communication Interface 4 */ + void* pfnSERCOM5_Handler; /* 14 Serial Communication Interface 5 */ + void* pfnTCC0_Handler; /* 15 Timer Counter Control 0 */ + void* pfnTCC1_Handler; /* 16 Timer Counter Control 1 */ + void* pfnTCC2_Handler; /* 17 Timer Counter Control 2 */ + void* pfnTC3_Handler; /* 18 Basic Timer Counter 3 */ + void* pfnTC4_Handler; /* 19 Basic Timer Counter 4 */ + void* pfnTC5_Handler; /* 20 Basic Timer Counter 5 */ + void* pfnTC6_Handler; /* 21 Basic Timer Counter 6 */ + void* pfnTC7_Handler; /* 22 Basic Timer Counter 7 */ + void* pfnADC_Handler; /* 23 Analog Digital Converter */ + void* pfnAC_Handler; /* 24 Analog Comparators */ + void* pfnDAC_Handler; /* 25 Digital Analog Converter */ + void* pvReserved26; + void* pvReserved27; + void* pfnAC1_Handler; /* 28 Analog Comparators 1 */ +} DeviceVectors; + +/* Cortex-M0+ processor handlers */ +void Reset_Handler ( void ); +void NMI_Handler ( void ); +void HardFault_Handler ( void ); +void SVC_Handler ( void ); +void PendSV_Handler ( void ); +void SysTick_Handler ( void ); + +/* Peripherals handlers */ +void PM_Handler ( void ); +void SYSCTRL_Handler ( void ); +void WDT_Handler ( void ); +void RTC_Handler ( void ); +void EIC_Handler ( void ); +void NVMCTRL_Handler ( void ); +void DMAC_Handler ( void ); +void EVSYS_Handler ( void ); +void SERCOM0_Handler ( void ); +void SERCOM1_Handler ( void ); +void SERCOM2_Handler ( void ); +void SERCOM3_Handler ( void ); +void SERCOM4_Handler ( void ); +void SERCOM5_Handler ( void ); +void TCC0_Handler ( void ); +void TCC1_Handler ( void ); +void TCC2_Handler ( void ); +void TC3_Handler ( void ); +void TC4_Handler ( void ); +void TC5_Handler ( void ); +void TC6_Handler ( void ); +void TC7_Handler ( void ); +void ADC_Handler ( void ); +void AC_Handler ( void ); +void DAC_Handler ( void ); +void AC1_Handler ( void ); + +/* + * \brief Configuration of the Cortex-M0+ Processor and Core Peripherals + */ + +#define LITTLE_ENDIAN 1 +#define __CM0PLUS_REV 1 /*!< Core revision r0p1 */ +#define __MPU_PRESENT 0 /*!< MPU present or not */ +#define __NVIC_PRIO_BITS 2 /*!< Number of bits used for Priority Levels */ +#define __VTOR_PRESENT 1 /*!< VTOR present or not */ +#define __Vendor_SysTickConfig 0 /*!< Set to 1 if different SysTick Config is used */ + +/** + * \brief CMSIS includes + */ + +#include +#if !defined DONT_USE_CMSIS_INIT +#include "system_samd21.h" +#endif /* DONT_USE_CMSIS_INIT */ + +/*@}*/ + +/* ************************************************************************** */ +/** SOFTWARE PERIPHERAL API DEFINITION FOR SAMD21G15L */ +/* ************************************************************************** */ +/** \defgroup SAMD21G15L_api Peripheral Software API */ +/*@{*/ + +#include "component/ac.h" +#include "component/adc.h" +#include "component/dac.h" +#include "component/dmac.h" +#include "component/dsu.h" +#include "component/eic.h" +#include "component/evsys.h" +#include "component/gclk.h" +#include "component/hmatrixb.h" +#include "component/mtb.h" +#include "component/nvmctrl.h" +#include "component/pac.h" +#include "component/pm.h" +#include "component/port.h" +#include "component/rtc.h" +#include "component/sercom.h" +#include "component/sysctrl.h" +#include "component/tc.h" +#include "component/tcc_lighting.h" +#include "component/wdt.h" +/*@}*/ + +/* ************************************************************************** */ +/** REGISTERS ACCESS DEFINITIONS FOR SAMD21G15L */ +/* ************************************************************************** */ +/** \defgroup SAMD21G15L_reg Registers Access Definitions */ +/*@{*/ + +#include "instance/ac.h" +#include "instance/ac1.h" +#include "instance/adc.h" +#include "instance/dac.h" +#include "instance/dmac.h" +#include "instance/dsu.h" +#include "instance/eic.h" +#include "instance/evsys.h" +#include "instance/gclk.h" +#include "instance/sbmatrix.h" +#include "instance/mtb.h" +#include "instance/nvmctrl.h" +#include "instance/pac0.h" +#include "instance/pac1.h" +#include "instance/pac2.h" +#include "instance/pm.h" +#include "instance/port.h" +#include "instance/rtc.h" +#include "instance/sercom0.h" +#include "instance/sercom1.h" +#include "instance/sercom2.h" +#include "instance/sercom3.h" +#include "instance/sercom4.h" +#include "instance/sercom5.h" +#include "instance/sysctrl.h" +#include "instance/tc3.h" +#include "instance/tc4.h" +#include "instance/tc5.h" +#include "instance/tc6.h" +#include "instance/tc7.h" +#include "instance/tcc0.h" +#include "instance/tcc1.h" +#include "instance/tcc2.h" +#include "instance/wdt.h" +/*@}*/ + +/* ************************************************************************** */ +/** PERIPHERAL ID DEFINITIONS FOR SAMD21G15L */ +/* ************************************************************************** */ +/** \defgroup SAMD21G15L_id Peripheral Ids Definitions */ +/*@{*/ + +// Peripheral instances on HPB0 bridge +#define ID_PAC0 0 /**< \brief Peripheral Access Controller 0 (PAC0) */ +#define ID_PM 1 /**< \brief Power Manager (PM) */ +#define ID_SYSCTRL 2 /**< \brief System Control (SYSCTRL) */ +#define ID_GCLK 3 /**< \brief Generic Clock Generator (GCLK) */ +#define ID_WDT 4 /**< \brief Watchdog Timer (WDT) */ +#define ID_RTC 5 /**< \brief Real-Time Counter (RTC) */ +#define ID_EIC 6 /**< \brief External Interrupt Controller (EIC) */ + +// Peripheral instances on HPB1 bridge +#define ID_PAC1 32 /**< \brief Peripheral Access Controller 1 (PAC1) */ +#define ID_DSU 33 /**< \brief Device Service Unit (DSU) */ +#define ID_NVMCTRL 34 /**< \brief Non-Volatile Memory Controller (NVMCTRL) */ +#define ID_PORT 35 /**< \brief Port Module (PORT) */ +#define ID_DMAC 36 /**< \brief Direct Memory Access Controller (DMAC) */ +#define ID_MTB 38 /**< \brief Cortex-M0+ Micro-Trace Buffer (MTB) */ +#define ID_SBMATRIX 39 /**< \brief HSB Matrix (SBMATRIX) */ + +// Peripheral instances on HPB2 bridge +#define ID_PAC2 64 /**< \brief Peripheral Access Controller 2 (PAC2) */ +#define ID_EVSYS 65 /**< \brief Event System Interface (EVSYS) */ +#define ID_SERCOM0 66 /**< \brief Serial Communication Interface 0 (SERCOM0) */ +#define ID_SERCOM1 67 /**< \brief Serial Communication Interface 1 (SERCOM1) */ +#define ID_SERCOM2 68 /**< \brief Serial Communication Interface 2 (SERCOM2) */ +#define ID_SERCOM3 69 /**< \brief Serial Communication Interface 3 (SERCOM3) */ +#define ID_SERCOM4 70 /**< \brief Serial Communication Interface 4 (SERCOM4) */ +#define ID_SERCOM5 71 /**< \brief Serial Communication Interface 5 (SERCOM5) */ +#define ID_TCC0 72 /**< \brief Timer Counter Control 0 (TCC0) */ +#define ID_TCC1 73 /**< \brief Timer Counter Control 1 (TCC1) */ +#define ID_TCC2 74 /**< \brief Timer Counter Control 2 (TCC2) */ +#define ID_TC3 75 /**< \brief Basic Timer Counter 3 (TC3) */ +#define ID_TC4 76 /**< \brief Basic Timer Counter 4 (TC4) */ +#define ID_TC5 77 /**< \brief Basic Timer Counter 5 (TC5) */ +#define ID_TC6 78 /**< \brief Basic Timer Counter 6 (TC6) */ +#define ID_TC7 79 /**< \brief Basic Timer Counter 7 (TC7) */ +#define ID_ADC 80 /**< \brief Analog Digital Converter (ADC) */ +#define ID_AC 81 /**< \brief Analog Comparators (AC) */ +#define ID_DAC 82 /**< \brief Digital Analog Converter (DAC) */ +#define ID_AC1 85 /**< \brief Analog Comparators 1 (AC1) */ + +#define ID_PERIPH_COUNT 86 /**< \brief Max number of peripheral IDs */ +/*@}*/ + +/* ************************************************************************** */ +/** BASE ADDRESS DEFINITIONS FOR SAMD21G15L */ +/* ************************************************************************** */ +/** \defgroup SAMD21G15L_base Peripheral Base Address Definitions */ +/*@{*/ + +#if defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__) +#define AC (0x42004400UL) /**< \brief (AC) APB Base Address */ +#define AC1 (0x42005400UL) /**< \brief (AC1) APB Base Address */ +#define ADC (0x42004000UL) /**< \brief (ADC) APB Base Address */ +#define DAC (0x42004800UL) /**< \brief (DAC) APB Base Address */ +#define DMAC (0x41004800UL) /**< \brief (DMAC) APB Base Address */ +#define DSU (0x41002000UL) /**< \brief (DSU) APB Base Address */ +#define EIC (0x40001800UL) /**< \brief (EIC) APB Base Address */ +#define EVSYS (0x42000400UL) /**< \brief (EVSYS) APB Base Address */ +#define GCLK (0x40000C00UL) /**< \brief (GCLK) APB Base Address */ +#define SBMATRIX (0x41007000UL) /**< \brief (SBMATRIX) APB Base Address */ +#define MTB (0x41006000UL) /**< \brief (MTB) APB Base Address */ +#define NVMCTRL_AUX3 (0x0080A000UL) /**< \brief (NVMCTRL) AUX3 Base Address */ +#define NVMCTRL (0x41004000UL) /**< \brief (NVMCTRL) APB Base Address */ +#define NVMCTRL_CAL (0x00800000UL) /**< \brief (NVMCTRL) CAL Base Address */ +#define NVMCTRL_LOCKBIT (0x00802000UL) /**< \brief (NVMCTRL) LOCKBIT Base Address */ +#define NVMCTRL_OTP1 (0x00806000UL) /**< \brief (NVMCTRL) OTP1 Base Address */ +#define NVMCTRL_OTP2 (0x00806008UL) /**< \brief (NVMCTRL) OTP2 Base Address */ +#define NVMCTRL_OTP4 (0x00806020UL) /**< \brief (NVMCTRL) OTP4 Base Address */ +#define NVMCTRL_TEMP_LOG (0x00806030UL) /**< \brief (NVMCTRL) TEMP_LOG Base Address */ +#define NVMCTRL_USER (0x00804000UL) /**< \brief (NVMCTRL) USER Base Address */ +#define PAC0 (0x40000000UL) /**< \brief (PAC0) APB Base Address */ +#define PAC1 (0x41000000UL) /**< \brief (PAC1) APB Base Address */ +#define PAC2 (0x42000000UL) /**< \brief (PAC2) APB Base Address */ +#define PM (0x40000400UL) /**< \brief (PM) APB Base Address */ +#define PORT (0x41004400UL) /**< \brief (PORT) APB Base Address */ +#define PORT_IOBUS (0x60000000UL) /**< \brief (PORT) IOBUS Base Address */ +#define RTC (0x40001400UL) /**< \brief (RTC) APB Base Address */ +#define SERCOM0 (0x42000800UL) /**< \brief (SERCOM0) APB Base Address */ +#define SERCOM1 (0x42000C00UL) /**< \brief (SERCOM1) APB Base Address */ +#define SERCOM2 (0x42001000UL) /**< \brief (SERCOM2) APB Base Address */ +#define SERCOM3 (0x42001400UL) /**< \brief (SERCOM3) APB Base Address */ +#define SERCOM4 (0x42001800UL) /**< \brief (SERCOM4) APB Base Address */ +#define SERCOM5 (0x42001C00UL) /**< \brief (SERCOM5) APB Base Address */ +#define SYSCTRL (0x40000800UL) /**< \brief (SYSCTRL) APB Base Address */ +#define TC3 (0x42002C00UL) /**< \brief (TC3) APB Base Address */ +#define TC4 (0x42003000UL) /**< \brief (TC4) APB Base Address */ +#define TC5 (0x42003400UL) /**< \brief (TC5) APB Base Address */ +#define TC6 (0x42003800UL) /**< \brief (TC6) APB Base Address */ +#define TC7 (0x42003C00UL) /**< \brief (TC7) APB Base Address */ +#define TCC0 (0x42002000UL) /**< \brief (TCC0) APB Base Address */ +#define TCC1 (0x42002400UL) /**< \brief (TCC1) APB Base Address */ +#define TCC2 (0x42002800UL) /**< \brief (TCC2) APB Base Address */ +#define WDT (0x40001000UL) /**< \brief (WDT) APB Base Address */ +#else +#define AC ((Ac *)0x42004400UL) /**< \brief (AC) APB Base Address */ +#define AC1 ((Ac *)0x42005400UL) /**< \brief (AC1) APB Base Address */ +#define AC_INST_NUM 2 /**< \brief (AC) Number of instances */ +#define AC_INSTS { AC, AC1 } /**< \brief (AC) Instances List */ + +#define ADC ((Adc *)0x42004000UL) /**< \brief (ADC) APB Base Address */ +#define ADC_INST_NUM 1 /**< \brief (ADC) Number of instances */ +#define ADC_INSTS { ADC } /**< \brief (ADC) Instances List */ + +#define DAC ((Dac *)0x42004800UL) /**< \brief (DAC) APB Base Address */ +#define DAC_INST_NUM 1 /**< \brief (DAC) Number of instances */ +#define DAC_INSTS { DAC } /**< \brief (DAC) Instances List */ + +#define DMAC ((Dmac *)0x41004800UL) /**< \brief (DMAC) APB Base Address */ +#define DMAC_INST_NUM 1 /**< \brief (DMAC) Number of instances */ +#define DMAC_INSTS { DMAC } /**< \brief (DMAC) Instances List */ + +#define DSU ((Dsu *)0x41002000UL) /**< \brief (DSU) APB Base Address */ +#define DSU_INST_NUM 1 /**< \brief (DSU) Number of instances */ +#define DSU_INSTS { DSU } /**< \brief (DSU) Instances List */ + +#define EIC ((Eic *)0x40001800UL) /**< \brief (EIC) APB Base Address */ +#define EIC_INST_NUM 1 /**< \brief (EIC) Number of instances */ +#define EIC_INSTS { EIC } /**< \brief (EIC) Instances List */ + +#define EVSYS ((Evsys *)0x42000400UL) /**< \brief (EVSYS) APB Base Address */ +#define EVSYS_INST_NUM 1 /**< \brief (EVSYS) Number of instances */ +#define EVSYS_INSTS { EVSYS } /**< \brief (EVSYS) Instances List */ + +#define GCLK ((Gclk *)0x40000C00UL) /**< \brief (GCLK) APB Base Address */ +#define GCLK_INST_NUM 1 /**< \brief (GCLK) Number of instances */ +#define GCLK_INSTS { GCLK } /**< \brief (GCLK) Instances List */ + +#define SBMATRIX ((Hmatrixb *)0x41007000UL) /**< \brief (SBMATRIX) APB Base Address */ +#define HMATRIXB_INST_NUM 1 /**< \brief (HMATRIXB) Number of instances */ +#define HMATRIXB_INSTS { SBMATRIX } /**< \brief (HMATRIXB) Instances List */ + +#define MTB ((Mtb *)0x41006000UL) /**< \brief (MTB) APB Base Address */ +#define MTB_INST_NUM 1 /**< \brief (MTB) Number of instances */ +#define MTB_INSTS { MTB } /**< \brief (MTB) Instances List */ + +#define NVMCTRL_AUX3 (0x0080A000UL) /**< \brief (NVMCTRL) AUX3 Base Address */ +#define NVMCTRL ((Nvmctrl *)0x41004000UL) /**< \brief (NVMCTRL) APB Base Address */ +#define NVMCTRL_CAL (0x00800000UL) /**< \brief (NVMCTRL) CAL Base Address */ +#define NVMCTRL_LOCKBIT (0x00802000UL) /**< \brief (NVMCTRL) LOCKBIT Base Address */ +#define NVMCTRL_OTP1 (0x00806000UL) /**< \brief (NVMCTRL) OTP1 Base Address */ +#define NVMCTRL_OTP2 (0x00806008UL) /**< \brief (NVMCTRL) OTP2 Base Address */ +#define NVMCTRL_OTP4 (0x00806020UL) /**< \brief (NVMCTRL) OTP4 Base Address */ +#define NVMCTRL_TEMP_LOG (0x00806030UL) /**< \brief (NVMCTRL) TEMP_LOG Base Address */ +#define NVMCTRL_USER (0x00804000UL) /**< \brief (NVMCTRL) USER Base Address */ +#define NVMCTRL_INST_NUM 1 /**< \brief (NVMCTRL) Number of instances */ +#define NVMCTRL_INSTS { NVMCTRL } /**< \brief (NVMCTRL) Instances List */ + +#define PAC0 ((Pac *)0x40000000UL) /**< \brief (PAC0) APB Base Address */ +#define PAC1 ((Pac *)0x41000000UL) /**< \brief (PAC1) APB Base Address */ +#define PAC2 ((Pac *)0x42000000UL) /**< \brief (PAC2) APB Base Address */ +#define PAC_INST_NUM 3 /**< \brief (PAC) Number of instances */ +#define PAC_INSTS { PAC0, PAC1, PAC2 } /**< \brief (PAC) Instances List */ + +#define PM ((Pm *)0x40000400UL) /**< \brief (PM) APB Base Address */ +#define PM_INST_NUM 1 /**< \brief (PM) Number of instances */ +#define PM_INSTS { PM } /**< \brief (PM) Instances List */ + +#define PORT ((Port *)0x41004400UL) /**< \brief (PORT) APB Base Address */ +#define PORT_IOBUS ((Port *)0x60000000UL) /**< \brief (PORT) IOBUS Base Address */ +#define PORT_INST_NUM 1 /**< \brief (PORT) Number of instances */ +#define PORT_INSTS { PORT } /**< \brief (PORT) Instances List */ + +#define RTC ((Rtc *)0x40001400UL) /**< \brief (RTC) APB Base Address */ +#define RTC_INST_NUM 1 /**< \brief (RTC) Number of instances */ +#define RTC_INSTS { RTC } /**< \brief (RTC) Instances List */ + +#define SERCOM0 ((Sercom *)0x42000800UL) /**< \brief (SERCOM0) APB Base Address */ +#define SERCOM1 ((Sercom *)0x42000C00UL) /**< \brief (SERCOM1) APB Base Address */ +#define SERCOM2 ((Sercom *)0x42001000UL) /**< \brief (SERCOM2) APB Base Address */ +#define SERCOM3 ((Sercom *)0x42001400UL) /**< \brief (SERCOM3) APB Base Address */ +#define SERCOM4 ((Sercom *)0x42001800UL) /**< \brief (SERCOM4) APB Base Address */ +#define SERCOM5 ((Sercom *)0x42001C00UL) /**< \brief (SERCOM5) APB Base Address */ +#define SERCOM_INST_NUM 6 /**< \brief (SERCOM) Number of instances */ +#define SERCOM_INSTS { SERCOM0, SERCOM1, SERCOM2, SERCOM3, SERCOM4, SERCOM5 } /**< \brief (SERCOM) Instances List */ + +#define SYSCTRL ((Sysctrl *)0x40000800UL) /**< \brief (SYSCTRL) APB Base Address */ +#define SYSCTRL_INST_NUM 1 /**< \brief (SYSCTRL) Number of instances */ +#define SYSCTRL_INSTS { SYSCTRL } /**< \brief (SYSCTRL) Instances List */ + +#define TC3 ((Tc *)0x42002C00UL) /**< \brief (TC3) APB Base Address */ +#define TC4 ((Tc *)0x42003000UL) /**< \brief (TC4) APB Base Address */ +#define TC5 ((Tc *)0x42003400UL) /**< \brief (TC5) APB Base Address */ +#define TC6 ((Tc *)0x42003800UL) /**< \brief (TC6) APB Base Address */ +#define TC7 ((Tc *)0x42003C00UL) /**< \brief (TC7) APB Base Address */ +#define TC_INST_NUM 5 /**< \brief (TC) Number of instances */ +#define TC_INSTS { TC3, TC4, TC5, TC6, TC7 } /**< \brief (TC) Instances List */ + +#define TCC0 ((Tcc *)0x42002000UL) /**< \brief (TCC0) APB Base Address */ +#define TCC1 ((Tcc *)0x42002400UL) /**< \brief (TCC1) APB Base Address */ +#define TCC2 ((Tcc *)0x42002800UL) /**< \brief (TCC2) APB Base Address */ +#define TCC_INST_NUM 3 /**< \brief (TCC) Number of instances */ +#define TCC_INSTS { TCC0, TCC1, TCC2 } /**< \brief (TCC) Instances List */ + +#define WDT ((Wdt *)0x40001000UL) /**< \brief (WDT) APB Base Address */ +#define WDT_INST_NUM 1 /**< \brief (WDT) Number of instances */ +#define WDT_INSTS { WDT } /**< \brief (WDT) Instances List */ + +#endif /* (defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */ +/*@}*/ + +/* ************************************************************************** */ +/** PORT DEFINITIONS FOR SAMD21G15L */ +/* ************************************************************************** */ +/** \defgroup SAMD21G15L_port PORT Definitions */ +/*@{*/ + +#include "pio/samd21g15l.h" +/*@}*/ + +/* ************************************************************************** */ +/** MEMORY MAPPING DEFINITIONS FOR SAMD21G15L */ +/* ************************************************************************** */ + +#define FLASH_SIZE 0x8000UL /* 32 kB */ +#define FLASH_PAGE_SIZE 64 +#define FLASH_NB_OF_PAGES 512 +#define FLASH_USER_PAGE_SIZE 64 +#define HMCRAMC0_SIZE 0x1000UL /* 4 kB */ + +#define FLASH_ADDR (0x00000000u) /**< FLASH base address */ +#define FLASH_USER_PAGE_ADDR (0x00800000u) /**< FLASH_USER_PAGE base address */ +#define HMCRAMC0_ADDR (0x20000000u) /**< HMCRAMC0 base address */ +#define HPB0_ADDR (0x40000000u) /**< HPB0 base address */ +#define HPB1_ADDR (0x41000000u) /**< HPB1 base address */ +#define HPB2_ADDR (0x42000000u) /**< HPB2 base address */ +#define PPB_ADDR (0xE0000000u) /**< PPB base address */ + +#define DSU_DID_RESETVALUE 0x10011458UL +#define EIC_EXTINT_NUM 16 +#define NVMCTRL_RWW_EEPROM_SIZE 0x400UL /* 1 kB */ +#define PORT_GROUPS 2 +#define USB_HOST 0 + +/* ************************************************************************** */ +/** ELECTRICAL DEFINITIONS FOR SAMD21G15L */ +/* ************************************************************************** */ + + +#ifdef __cplusplus +} +#endif + +/*@}*/ + +#endif /* SAMD21G15L_H */ diff --git a/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/utils/cmsis/samd21/include/samd21g16a.h b/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/utils/cmsis/samd21/include/samd21g16a.h new file mode 100644 index 0000000..1513991 --- /dev/null +++ b/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/utils/cmsis/samd21/include/samd21g16a.h @@ -0,0 +1,559 @@ +/** + * \file + * + * \brief Header file for SAMD21G16A + * + * Copyright (c) 2017-2018 Microchip Technology Inc. and its subsidiaries. + * + * \asf_license_start + * + * \page License + * + * Subject to your compliance with these terms, you may use Microchip + * software and any derivatives exclusively with Microchip products. + * It is your responsibility to comply with third party license terms applicable + * to your use of third party software (including open source software) that + * may accompany Microchip software. + * + * THIS SOFTWARE IS SUPPLIED BY MICROCHIP "AS IS". NO WARRANTIES, + * WHETHER EXPRESS, IMPLIED OR STATUTORY, APPLY TO THIS SOFTWARE, + * INCLUDING ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, + * AND FITNESS FOR A PARTICULAR PURPOSE. IN NO EVENT WILL MICROCHIP BE + * LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL OR CONSEQUENTIAL + * LOSS, DAMAGE, COST OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE + * SOFTWARE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE + * POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT + * ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY + * RELATED TO THIS SOFTWARE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, + * THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THIS SOFTWARE. + * + * \asf_license_stop + * + */ + +#ifndef _SAMD21G16A_ +#define _SAMD21G16A_ + +/** + * \ingroup SAMD21_definitions + * \addtogroup SAMD21G16A_definitions SAMD21G16A definitions + * This file defines all structures and symbols for SAMD21G16A: + * - registers and bitfields + * - peripheral base address + * - peripheral ID + * - PIO definitions +*/ +/*@{*/ + +#ifdef __cplusplus + extern "C" { +#endif + +#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) +#include +#ifndef __cplusplus +typedef volatile const uint32_t RoReg; /**< Read only 32-bit register (volatile const unsigned int) */ +typedef volatile const uint16_t RoReg16; /**< Read only 16-bit register (volatile const unsigned int) */ +typedef volatile const uint8_t RoReg8; /**< Read only 8-bit register (volatile const unsigned int) */ +#else +typedef volatile uint32_t RoReg; /**< Read only 32-bit register (volatile const unsigned int) */ +typedef volatile uint16_t RoReg16; /**< Read only 16-bit register (volatile const unsigned int) */ +typedef volatile uint8_t RoReg8; /**< Read only 8-bit register (volatile const unsigned int) */ +#endif +typedef volatile uint32_t WoReg; /**< Write only 32-bit register (volatile unsigned int) */ +typedef volatile uint16_t WoReg16; /**< Write only 16-bit register (volatile unsigned int) */ +typedef volatile uint8_t WoReg8; /**< Write only 8-bit register (volatile unsigned int) */ +typedef volatile uint32_t RwReg; /**< Read-Write 32-bit register (volatile unsigned int) */ +typedef volatile uint16_t RwReg16; /**< Read-Write 16-bit register (volatile unsigned int) */ +typedef volatile uint8_t RwReg8; /**< Read-Write 8-bit register (volatile unsigned int) */ +#define CAST(type, value) ((type *)(value)) +#define REG_ACCESS(type, address) (*(type*)(address)) /**< C code: Register value */ +#else +#define CAST(type, value) (value) +#define REG_ACCESS(type, address) (address) /**< Assembly code: Register address */ +#endif + +/* ************************************************************************** */ +/** CMSIS DEFINITIONS FOR SAMD21G16A */ +/* ************************************************************************** */ +/** \defgroup SAMD21G16A_cmsis CMSIS Definitions */ +/*@{*/ + +/** Interrupt Number Definition */ +typedef enum IRQn +{ + /****** Cortex-M0+ Processor Exceptions Numbers ******************************/ + NonMaskableInt_IRQn = -14,/**< 2 Non Maskable Interrupt */ + HardFault_IRQn = -13,/**< 3 Cortex-M0+ Hard Fault Interrupt */ + SVCall_IRQn = -5, /**< 11 Cortex-M0+ SV Call Interrupt */ + PendSV_IRQn = -2, /**< 14 Cortex-M0+ Pend SV Interrupt */ + SysTick_IRQn = -1, /**< 15 Cortex-M0+ System Tick Interrupt */ + /****** SAMD21G16A-specific Interrupt Numbers ***********************/ + PM_IRQn = 0, /**< 0 SAMD21G16A Power Manager (PM) */ + SYSCTRL_IRQn = 1, /**< 1 SAMD21G16A System Control (SYSCTRL) */ + WDT_IRQn = 2, /**< 2 SAMD21G16A Watchdog Timer (WDT) */ + RTC_IRQn = 3, /**< 3 SAMD21G16A Real-Time Counter (RTC) */ + EIC_IRQn = 4, /**< 4 SAMD21G16A External Interrupt Controller (EIC) */ + NVMCTRL_IRQn = 5, /**< 5 SAMD21G16A Non-Volatile Memory Controller (NVMCTRL) */ + DMAC_IRQn = 6, /**< 6 SAMD21G16A Direct Memory Access Controller (DMAC) */ + USB_IRQn = 7, /**< 7 SAMD21G16A Universal Serial Bus (USB) */ + EVSYS_IRQn = 8, /**< 8 SAMD21G16A Event System Interface (EVSYS) */ + SERCOM0_IRQn = 9, /**< 9 SAMD21G16A Serial Communication Interface 0 (SERCOM0) */ + SERCOM1_IRQn = 10, /**< 10 SAMD21G16A Serial Communication Interface 1 (SERCOM1) */ + SERCOM2_IRQn = 11, /**< 11 SAMD21G16A Serial Communication Interface 2 (SERCOM2) */ + SERCOM3_IRQn = 12, /**< 12 SAMD21G16A Serial Communication Interface 3 (SERCOM3) */ + SERCOM4_IRQn = 13, /**< 13 SAMD21G16A Serial Communication Interface 4 (SERCOM4) */ + SERCOM5_IRQn = 14, /**< 14 SAMD21G16A Serial Communication Interface 5 (SERCOM5) */ + TCC0_IRQn = 15, /**< 15 SAMD21G16A Timer Counter Control 0 (TCC0) */ + TCC1_IRQn = 16, /**< 16 SAMD21G16A Timer Counter Control 1 (TCC1) */ + TCC2_IRQn = 17, /**< 17 SAMD21G16A Timer Counter Control 2 (TCC2) */ + TC3_IRQn = 18, /**< 18 SAMD21G16A Basic Timer Counter 3 (TC3) */ + TC4_IRQn = 19, /**< 19 SAMD21G16A Basic Timer Counter 4 (TC4) */ + TC5_IRQn = 20, /**< 20 SAMD21G16A Basic Timer Counter 5 (TC5) */ + ADC_IRQn = 23, /**< 23 SAMD21G16A Analog Digital Converter (ADC) */ + AC_IRQn = 24, /**< 24 SAMD21G16A Analog Comparators (AC) */ + DAC_IRQn = 25, /**< 25 SAMD21G16A Digital Analog Converter (DAC) */ + PTC_IRQn = 26, /**< 26 SAMD21G16A Peripheral Touch Controller (PTC) */ + I2S_IRQn = 27, /**< 27 SAMD21G16A Inter-IC Sound Interface (I2S) */ + + PERIPH_COUNT_IRQn = 28 /**< Number of peripheral IDs */ +} IRQn_Type; + +typedef struct _DeviceVectors +{ + /* Stack pointer */ + void* pvStack; + + /* Cortex-M handlers */ + void* pfnReset_Handler; + void* pfnNMI_Handler; + void* pfnHardFault_Handler; + void* pvReservedM12; + void* pvReservedM11; + void* pvReservedM10; + void* pvReservedM9; + void* pvReservedM8; + void* pvReservedM7; + void* pvReservedM6; + void* pfnSVC_Handler; + void* pvReservedM4; + void* pvReservedM3; + void* pfnPendSV_Handler; + void* pfnSysTick_Handler; + + /* Peripheral handlers */ + void* pfnPM_Handler; /* 0 Power Manager */ + void* pfnSYSCTRL_Handler; /* 1 System Control */ + void* pfnWDT_Handler; /* 2 Watchdog Timer */ + void* pfnRTC_Handler; /* 3 Real-Time Counter */ + void* pfnEIC_Handler; /* 4 External Interrupt Controller */ + void* pfnNVMCTRL_Handler; /* 5 Non-Volatile Memory Controller */ + void* pfnDMAC_Handler; /* 6 Direct Memory Access Controller */ + void* pfnUSB_Handler; /* 7 Universal Serial Bus */ + void* pfnEVSYS_Handler; /* 8 Event System Interface */ + void* pfnSERCOM0_Handler; /* 9 Serial Communication Interface 0 */ + void* pfnSERCOM1_Handler; /* 10 Serial Communication Interface 1 */ + void* pfnSERCOM2_Handler; /* 11 Serial Communication Interface 2 */ + void* pfnSERCOM3_Handler; /* 12 Serial Communication Interface 3 */ + void* pfnSERCOM4_Handler; /* 13 Serial Communication Interface 4 */ + void* pfnSERCOM5_Handler; /* 14 Serial Communication Interface 5 */ + void* pfnTCC0_Handler; /* 15 Timer Counter Control 0 */ + void* pfnTCC1_Handler; /* 16 Timer Counter Control 1 */ + void* pfnTCC2_Handler; /* 17 Timer Counter Control 2 */ + void* pfnTC3_Handler; /* 18 Basic Timer Counter 3 */ + void* pfnTC4_Handler; /* 19 Basic Timer Counter 4 */ + void* pfnTC5_Handler; /* 20 Basic Timer Counter 5 */ + void* pvReserved21; + void* pvReserved22; + void* pfnADC_Handler; /* 23 Analog Digital Converter */ + void* pfnAC_Handler; /* 24 Analog Comparators */ + void* pfnDAC_Handler; /* 25 Digital Analog Converter */ + void* pfnPTC_Handler; /* 26 Peripheral Touch Controller */ + void* pfnI2S_Handler; /* 27 Inter-IC Sound Interface */ + void* pvReserved28; +} DeviceVectors; + +/* Cortex-M0+ processor handlers */ +void Reset_Handler ( void ); +void NMI_Handler ( void ); +void HardFault_Handler ( void ); +void SVC_Handler ( void ); +void PendSV_Handler ( void ); +void SysTick_Handler ( void ); + +/* Peripherals handlers */ +void PM_Handler ( void ); +void SYSCTRL_Handler ( void ); +void WDT_Handler ( void ); +void RTC_Handler ( void ); +void EIC_Handler ( void ); +void NVMCTRL_Handler ( void ); +void DMAC_Handler ( void ); +void USB_Handler ( void ); +void EVSYS_Handler ( void ); +void SERCOM0_Handler ( void ); +void SERCOM1_Handler ( void ); +void SERCOM2_Handler ( void ); +void SERCOM3_Handler ( void ); +void SERCOM4_Handler ( void ); +void SERCOM5_Handler ( void ); +void TCC0_Handler ( void ); +void TCC1_Handler ( void ); +void TCC2_Handler ( void ); +void TC3_Handler ( void ); +void TC4_Handler ( void ); +void TC5_Handler ( void ); +void ADC_Handler ( void ); +void AC_Handler ( void ); +void DAC_Handler ( void ); +void PTC_Handler ( void ); +void I2S_Handler ( void ); + +/* + * \brief Configuration of the Cortex-M0+ Processor and Core Peripherals + */ + +#define LITTLE_ENDIAN 1 +#define __CM0PLUS_REV 1 /*!< Core revision r0p1 */ +#define __MPU_PRESENT 0 /*!< MPU present or not */ +#define __NVIC_PRIO_BITS 2 /*!< Number of bits used for Priority Levels */ +#define __VTOR_PRESENT 1 /*!< VTOR present or not */ +#define __Vendor_SysTickConfig 0 /*!< Set to 1 if different SysTick Config is used */ + +/** + * \brief CMSIS includes + */ + +#include +#if !defined DONT_USE_CMSIS_INIT +#include "system_samd21.h" +#endif /* DONT_USE_CMSIS_INIT */ + +/*@}*/ + +/* ************************************************************************** */ +/** SOFTWARE PERIPHERAL API DEFINITION FOR SAMD21G16A */ +/* ************************************************************************** */ +/** \defgroup SAMD21G16A_api Peripheral Software API */ +/*@{*/ + +#include "component/ac.h" +#include "component/adc.h" +#include "component/dac.h" +#include "component/dmac.h" +#include "component/dsu.h" +#include "component/eic.h" +#include "component/evsys.h" +#include "component/gclk.h" +#include "component/hmatrixb.h" +#include "component/i2s.h" +#include "component/mtb.h" +#include "component/nvmctrl.h" +#include "component/pac.h" +#include "component/pm.h" +#include "component/port.h" +#include "component/rtc.h" +#include "component/sercom.h" +#include "component/sysctrl.h" +#include "component/tc.h" +#include "component/tcc.h" +#include "component/usb.h" +#include "component/wdt.h" +/*@}*/ + +/* ************************************************************************** */ +/** REGISTERS ACCESS DEFINITIONS FOR SAMD21G16A */ +/* ************************************************************************** */ +/** \defgroup SAMD21G16A_reg Registers Access Definitions */ +/*@{*/ + +#include "instance/ac.h" +#include "instance/adc.h" +#include "instance/dac.h" +#include "instance/dmac.h" +#include "instance/dsu.h" +#include "instance/eic.h" +#include "instance/evsys.h" +#include "instance/gclk.h" +#include "instance/sbmatrix.h" +#include "instance/i2s.h" +#include "instance/mtb.h" +#include "instance/nvmctrl.h" +#include "instance/pac0.h" +#include "instance/pac1.h" +#include "instance/pac2.h" +#include "instance/pm.h" +#include "instance/port.h" +#include "instance/rtc.h" +#include "instance/sercom0.h" +#include "instance/sercom1.h" +#include "instance/sercom2.h" +#include "instance/sercom3.h" +#include "instance/sercom4.h" +#include "instance/sercom5.h" +#include "instance/sysctrl.h" +#include "instance/tc3.h" +#include "instance/tc4.h" +#include "instance/tc5.h" +#include "instance/tcc0.h" +#include "instance/tcc1.h" +#include "instance/tcc2.h" +#include "instance/usb.h" +#include "instance/wdt.h" +/*@}*/ + +/* ************************************************************************** */ +/** PERIPHERAL ID DEFINITIONS FOR SAMD21G16A */ +/* ************************************************************************** */ +/** \defgroup SAMD21G16A_id Peripheral Ids Definitions */ +/*@{*/ + +// Peripheral instances on HPB0 bridge +#define ID_PAC0 0 /**< \brief Peripheral Access Controller 0 (PAC0) */ +#define ID_PM 1 /**< \brief Power Manager (PM) */ +#define ID_SYSCTRL 2 /**< \brief System Control (SYSCTRL) */ +#define ID_GCLK 3 /**< \brief Generic Clock Generator (GCLK) */ +#define ID_WDT 4 /**< \brief Watchdog Timer (WDT) */ +#define ID_RTC 5 /**< \brief Real-Time Counter (RTC) */ +#define ID_EIC 6 /**< \brief External Interrupt Controller (EIC) */ + +// Peripheral instances on HPB1 bridge +#define ID_PAC1 32 /**< \brief Peripheral Access Controller 1 (PAC1) */ +#define ID_DSU 33 /**< \brief Device Service Unit (DSU) */ +#define ID_NVMCTRL 34 /**< \brief Non-Volatile Memory Controller (NVMCTRL) */ +#define ID_PORT 35 /**< \brief Port Module (PORT) */ +#define ID_DMAC 36 /**< \brief Direct Memory Access Controller (DMAC) */ +#define ID_USB 37 /**< \brief Universal Serial Bus (USB) */ +#define ID_MTB 38 /**< \brief Cortex-M0+ Micro-Trace Buffer (MTB) */ +#define ID_SBMATRIX 39 /**< \brief HSB Matrix (SBMATRIX) */ + +// Peripheral instances on HPB2 bridge +#define ID_PAC2 64 /**< \brief Peripheral Access Controller 2 (PAC2) */ +#define ID_EVSYS 65 /**< \brief Event System Interface (EVSYS) */ +#define ID_SERCOM0 66 /**< \brief Serial Communication Interface 0 (SERCOM0) */ +#define ID_SERCOM1 67 /**< \brief Serial Communication Interface 1 (SERCOM1) */ +#define ID_SERCOM2 68 /**< \brief Serial Communication Interface 2 (SERCOM2) */ +#define ID_SERCOM3 69 /**< \brief Serial Communication Interface 3 (SERCOM3) */ +#define ID_SERCOM4 70 /**< \brief Serial Communication Interface 4 (SERCOM4) */ +#define ID_SERCOM5 71 /**< \brief Serial Communication Interface 5 (SERCOM5) */ +#define ID_TCC0 72 /**< \brief Timer Counter Control 0 (TCC0) */ +#define ID_TCC1 73 /**< \brief Timer Counter Control 1 (TCC1) */ +#define ID_TCC2 74 /**< \brief Timer Counter Control 2 (TCC2) */ +#define ID_TC3 75 /**< \brief Basic Timer Counter 3 (TC3) */ +#define ID_TC4 76 /**< \brief Basic Timer Counter 4 (TC4) */ +#define ID_TC5 77 /**< \brief Basic Timer Counter 5 (TC5) */ +#define ID_ADC 80 /**< \brief Analog Digital Converter (ADC) */ +#define ID_AC 81 /**< \brief Analog Comparators (AC) */ +#define ID_DAC 82 /**< \brief Digital Analog Converter (DAC) */ +#define ID_PTC 83 /**< \brief Peripheral Touch Controller (PTC) */ +#define ID_I2S 84 /**< \brief Inter-IC Sound Interface (I2S) */ + +#define ID_PERIPH_COUNT 85 /**< \brief Max number of peripheral IDs */ +/*@}*/ + +/* ************************************************************************** */ +/** BASE ADDRESS DEFINITIONS FOR SAMD21G16A */ +/* ************************************************************************** */ +/** \defgroup SAMD21G16A_base Peripheral Base Address Definitions */ +/*@{*/ + +#if defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__) +#define AC (0x42004400UL) /**< \brief (AC) APB Base Address */ +#define ADC (0x42004000UL) /**< \brief (ADC) APB Base Address */ +#define DAC (0x42004800UL) /**< \brief (DAC) APB Base Address */ +#define DMAC (0x41004800UL) /**< \brief (DMAC) APB Base Address */ +#define DSU (0x41002000UL) /**< \brief (DSU) APB Base Address */ +#define EIC (0x40001800UL) /**< \brief (EIC) APB Base Address */ +#define EVSYS (0x42000400UL) /**< \brief (EVSYS) APB Base Address */ +#define GCLK (0x40000C00UL) /**< \brief (GCLK) APB Base Address */ +#define SBMATRIX (0x41007000UL) /**< \brief (SBMATRIX) APB Base Address */ +#define I2S (0x42005000UL) /**< \brief (I2S) APB Base Address */ +#define MTB (0x41006000UL) /**< \brief (MTB) APB Base Address */ +#define NVMCTRL (0x41004000UL) /**< \brief (NVMCTRL) APB Base Address */ +#define NVMCTRL_CAL (0x00800000UL) /**< \brief (NVMCTRL) CAL Base Address */ +#define NVMCTRL_LOCKBIT (0x00802000UL) /**< \brief (NVMCTRL) LOCKBIT Base Address */ +#define NVMCTRL_OTP1 (0x00806000UL) /**< \brief (NVMCTRL) OTP1 Base Address */ +#define NVMCTRL_OTP2 (0x00806008UL) /**< \brief (NVMCTRL) OTP2 Base Address */ +#define NVMCTRL_OTP4 (0x00806020UL) /**< \brief (NVMCTRL) OTP4 Base Address */ +#define NVMCTRL_TEMP_LOG (0x00806030UL) /**< \brief (NVMCTRL) TEMP_LOG Base Address */ +#define NVMCTRL_USER (0x00804000UL) /**< \brief (NVMCTRL) USER Base Address */ +#define PAC0 (0x40000000UL) /**< \brief (PAC0) APB Base Address */ +#define PAC1 (0x41000000UL) /**< \brief (PAC1) APB Base Address */ +#define PAC2 (0x42000000UL) /**< \brief (PAC2) APB Base Address */ +#define PM (0x40000400UL) /**< \brief (PM) APB Base Address */ +#define PORT (0x41004400UL) /**< \brief (PORT) APB Base Address */ +#define PORT_IOBUS (0x60000000UL) /**< \brief (PORT) IOBUS Base Address */ +#define RTC (0x40001400UL) /**< \brief (RTC) APB Base Address */ +#define SERCOM0 (0x42000800UL) /**< \brief (SERCOM0) APB Base Address */ +#define SERCOM1 (0x42000C00UL) /**< \brief (SERCOM1) APB Base Address */ +#define SERCOM2 (0x42001000UL) /**< \brief (SERCOM2) APB Base Address */ +#define SERCOM3 (0x42001400UL) /**< \brief (SERCOM3) APB Base Address */ +#define SERCOM4 (0x42001800UL) /**< \brief (SERCOM4) APB Base Address */ +#define SERCOM5 (0x42001C00UL) /**< \brief (SERCOM5) APB Base Address */ +#define SYSCTRL (0x40000800UL) /**< \brief (SYSCTRL) APB Base Address */ +#define TC3 (0x42002C00UL) /**< \brief (TC3) APB Base Address */ +#define TC4 (0x42003000UL) /**< \brief (TC4) APB Base Address */ +#define TC5 (0x42003400UL) /**< \brief (TC5) APB Base Address */ +#define TCC0 (0x42002000UL) /**< \brief (TCC0) APB Base Address */ +#define TCC1 (0x42002400UL) /**< \brief (TCC1) APB Base Address */ +#define TCC2 (0x42002800UL) /**< \brief (TCC2) APB Base Address */ +#define USB (0x41005000UL) /**< \brief (USB) APB Base Address */ +#define WDT (0x40001000UL) /**< \brief (WDT) APB Base Address */ +#else +#define AC ((Ac *)0x42004400UL) /**< \brief (AC) APB Base Address */ +#define AC_INST_NUM 1 /**< \brief (AC) Number of instances */ +#define AC_INSTS { AC } /**< \brief (AC) Instances List */ + +#define ADC ((Adc *)0x42004000UL) /**< \brief (ADC) APB Base Address */ +#define ADC_INST_NUM 1 /**< \brief (ADC) Number of instances */ +#define ADC_INSTS { ADC } /**< \brief (ADC) Instances List */ + +#define DAC ((Dac *)0x42004800UL) /**< \brief (DAC) APB Base Address */ +#define DAC_INST_NUM 1 /**< \brief (DAC) Number of instances */ +#define DAC_INSTS { DAC } /**< \brief (DAC) Instances List */ + +#define DMAC ((Dmac *)0x41004800UL) /**< \brief (DMAC) APB Base Address */ +#define DMAC_INST_NUM 1 /**< \brief (DMAC) Number of instances */ +#define DMAC_INSTS { DMAC } /**< \brief (DMAC) Instances List */ + +#define DSU ((Dsu *)0x41002000UL) /**< \brief (DSU) APB Base Address */ +#define DSU_INST_NUM 1 /**< \brief (DSU) Number of instances */ +#define DSU_INSTS { DSU } /**< \brief (DSU) Instances List */ + +#define EIC ((Eic *)0x40001800UL) /**< \brief (EIC) APB Base Address */ +#define EIC_INST_NUM 1 /**< \brief (EIC) Number of instances */ +#define EIC_INSTS { EIC } /**< \brief (EIC) Instances List */ + +#define EVSYS ((Evsys *)0x42000400UL) /**< \brief (EVSYS) APB Base Address */ +#define EVSYS_INST_NUM 1 /**< \brief (EVSYS) Number of instances */ +#define EVSYS_INSTS { EVSYS } /**< \brief (EVSYS) Instances List */ + +#define GCLK ((Gclk *)0x40000C00UL) /**< \brief (GCLK) APB Base Address */ +#define GCLK_INST_NUM 1 /**< \brief (GCLK) Number of instances */ +#define GCLK_INSTS { GCLK } /**< \brief (GCLK) Instances List */ + +#define SBMATRIX ((Hmatrixb *)0x41007000UL) /**< \brief (SBMATRIX) APB Base Address */ +#define HMATRIXB_INST_NUM 1 /**< \brief (HMATRIXB) Number of instances */ +#define HMATRIXB_INSTS { SBMATRIX } /**< \brief (HMATRIXB) Instances List */ + +#define I2S ((I2s *)0x42005000UL) /**< \brief (I2S) APB Base Address */ +#define I2S_INST_NUM 1 /**< \brief (I2S) Number of instances */ +#define I2S_INSTS { I2S } /**< \brief (I2S) Instances List */ + +#define MTB ((Mtb *)0x41006000UL) /**< \brief (MTB) APB Base Address */ +#define MTB_INST_NUM 1 /**< \brief (MTB) Number of instances */ +#define MTB_INSTS { MTB } /**< \brief (MTB) Instances List */ + +#define NVMCTRL ((Nvmctrl *)0x41004000UL) /**< \brief (NVMCTRL) APB Base Address */ +#define NVMCTRL_CAL (0x00800000UL) /**< \brief (NVMCTRL) CAL Base Address */ +#define NVMCTRL_LOCKBIT (0x00802000UL) /**< \brief (NVMCTRL) LOCKBIT Base Address */ +#define NVMCTRL_OTP1 (0x00806000UL) /**< \brief (NVMCTRL) OTP1 Base Address */ +#define NVMCTRL_OTP2 (0x00806008UL) /**< \brief (NVMCTRL) OTP2 Base Address */ +#define NVMCTRL_OTP4 (0x00806020UL) /**< \brief (NVMCTRL) OTP4 Base Address */ +#define NVMCTRL_TEMP_LOG (0x00806030UL) /**< \brief (NVMCTRL) TEMP_LOG Base Address */ +#define NVMCTRL_USER (0x00804000UL) /**< \brief (NVMCTRL) USER Base Address */ +#define NVMCTRL_INST_NUM 1 /**< \brief (NVMCTRL) Number of instances */ +#define NVMCTRL_INSTS { NVMCTRL } /**< \brief (NVMCTRL) Instances List */ + +#define PAC0 ((Pac *)0x40000000UL) /**< \brief (PAC0) APB Base Address */ +#define PAC1 ((Pac *)0x41000000UL) /**< \brief (PAC1) APB Base Address */ +#define PAC2 ((Pac *)0x42000000UL) /**< \brief (PAC2) APB Base Address */ +#define PAC_INST_NUM 3 /**< \brief (PAC) Number of instances */ +#define PAC_INSTS { PAC0, PAC1, PAC2 } /**< \brief (PAC) Instances List */ + +#define PM ((Pm *)0x40000400UL) /**< \brief (PM) APB Base Address */ +#define PM_INST_NUM 1 /**< \brief (PM) Number of instances */ +#define PM_INSTS { PM } /**< \brief (PM) Instances List */ + +#define PORT ((Port *)0x41004400UL) /**< \brief (PORT) APB Base Address */ +#define PORT_IOBUS ((Port *)0x60000000UL) /**< \brief (PORT) IOBUS Base Address */ +#define PORT_INST_NUM 1 /**< \brief (PORT) Number of instances */ +#define PORT_INSTS { PORT } /**< \brief (PORT) Instances List */ + +#define PTC_GCLK_ID 34 +#define PTC_INST_NUM 1 /**< \brief (PTC) Number of instances */ +#define PTC_INSTS { PTC } /**< \brief (PTC) Instances List */ + +#define RTC ((Rtc *)0x40001400UL) /**< \brief (RTC) APB Base Address */ +#define RTC_INST_NUM 1 /**< \brief (RTC) Number of instances */ +#define RTC_INSTS { RTC } /**< \brief (RTC) Instances List */ + +#define SERCOM0 ((Sercom *)0x42000800UL) /**< \brief (SERCOM0) APB Base Address */ +#define SERCOM1 ((Sercom *)0x42000C00UL) /**< \brief (SERCOM1) APB Base Address */ +#define SERCOM2 ((Sercom *)0x42001000UL) /**< \brief (SERCOM2) APB Base Address */ +#define SERCOM3 ((Sercom *)0x42001400UL) /**< \brief (SERCOM3) APB Base Address */ +#define SERCOM4 ((Sercom *)0x42001800UL) /**< \brief (SERCOM4) APB Base Address */ +#define SERCOM5 ((Sercom *)0x42001C00UL) /**< \brief (SERCOM5) APB Base Address */ +#define SERCOM_INST_NUM 6 /**< \brief (SERCOM) Number of instances */ +#define SERCOM_INSTS { SERCOM0, SERCOM1, SERCOM2, SERCOM3, SERCOM4, SERCOM5 } /**< \brief (SERCOM) Instances List */ + +#define SYSCTRL ((Sysctrl *)0x40000800UL) /**< \brief (SYSCTRL) APB Base Address */ +#define SYSCTRL_INST_NUM 1 /**< \brief (SYSCTRL) Number of instances */ +#define SYSCTRL_INSTS { SYSCTRL } /**< \brief (SYSCTRL) Instances List */ + +#define TC3 ((Tc *)0x42002C00UL) /**< \brief (TC3) APB Base Address */ +#define TC4 ((Tc *)0x42003000UL) /**< \brief (TC4) APB Base Address */ +#define TC5 ((Tc *)0x42003400UL) /**< \brief (TC5) APB Base Address */ +#define TC_INST_NUM 3 /**< \brief (TC) Number of instances */ +#define TC_INSTS { TC3, TC4, TC5 } /**< \brief (TC) Instances List */ + +#define TCC0 ((Tcc *)0x42002000UL) /**< \brief (TCC0) APB Base Address */ +#define TCC1 ((Tcc *)0x42002400UL) /**< \brief (TCC1) APB Base Address */ +#define TCC2 ((Tcc *)0x42002800UL) /**< \brief (TCC2) APB Base Address */ +#define TCC_INST_NUM 3 /**< \brief (TCC) Number of instances */ +#define TCC_INSTS { TCC0, TCC1, TCC2 } /**< \brief (TCC) Instances List */ + +#define USB ((Usb *)0x41005000UL) /**< \brief (USB) APB Base Address */ +#define USB_INST_NUM 1 /**< \brief (USB) Number of instances */ +#define USB_INSTS { USB } /**< \brief (USB) Instances List */ + +#define WDT ((Wdt *)0x40001000UL) /**< \brief (WDT) APB Base Address */ +#define WDT_INST_NUM 1 /**< \brief (WDT) Number of instances */ +#define WDT_INSTS { WDT } /**< \brief (WDT) Instances List */ + +#endif /* (defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */ +/*@}*/ + +/* ************************************************************************** */ +/** PORT DEFINITIONS FOR SAMD21G16A */ +/* ************************************************************************** */ +/** \defgroup SAMD21G16A_port PORT Definitions */ +/*@{*/ + +#include "pio/samd21g16a.h" +/*@}*/ + +/* ************************************************************************** */ +/** MEMORY MAPPING DEFINITIONS FOR SAMD21G16A */ +/* ************************************************************************** */ + +#define FLASH_SIZE 0x10000UL /* 64 kB */ +#define FLASH_PAGE_SIZE 64 +#define FLASH_NB_OF_PAGES 1024 +#define FLASH_USER_PAGE_SIZE 64 +#define HMCRAMC0_SIZE 0x2000UL /* 8 kB */ + +#define FLASH_ADDR (0x00000000u) /**< FLASH base address */ +#define FLASH_USER_PAGE_ADDR (0x00800000u) /**< FLASH_USER_PAGE base address */ +#define HMCRAMC0_ADDR (0x20000000u) /**< HMCRAMC0 base address */ +#define HPB0_ADDR (0x40000000u) /**< HPB0 base address */ +#define HPB1_ADDR (0x41000000u) /**< HPB1 base address */ +#define HPB2_ADDR (0x42000000u) /**< HPB2 base address */ +#define PPB_ADDR (0xE0000000u) /**< PPB base address */ + +#define DSU_DID_RESETVALUE 0x10010007UL +#define EIC_EXTINT_NUM 16 +#define PORT_GROUPS 2 + +/* ************************************************************************** */ +/** ELECTRICAL DEFINITIONS FOR SAMD21G16A */ +/* ************************************************************************** */ + + +#ifdef __cplusplus +} +#endif + +/*@}*/ + +#endif /* SAMD21G16A_H */ diff --git a/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/utils/cmsis/samd21/include/samd21g16b.h b/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/utils/cmsis/samd21/include/samd21g16b.h new file mode 100644 index 0000000..55889e7 --- /dev/null +++ b/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/utils/cmsis/samd21/include/samd21g16b.h @@ -0,0 +1,563 @@ +/** + * \file + * + * \brief Header file for SAMD21G16B + * + * Copyright (c) 2017-2018 Microchip Technology Inc. and its subsidiaries. + * + * \asf_license_start + * + * \page License + * + * Subject to your compliance with these terms, you may use Microchip + * software and any derivatives exclusively with Microchip products. + * It is your responsibility to comply with third party license terms applicable + * to your use of third party software (including open source software) that + * may accompany Microchip software. + * + * THIS SOFTWARE IS SUPPLIED BY MICROCHIP "AS IS". NO WARRANTIES, + * WHETHER EXPRESS, IMPLIED OR STATUTORY, APPLY TO THIS SOFTWARE, + * INCLUDING ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, + * AND FITNESS FOR A PARTICULAR PURPOSE. IN NO EVENT WILL MICROCHIP BE + * LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL OR CONSEQUENTIAL + * LOSS, DAMAGE, COST OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE + * SOFTWARE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE + * POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT + * ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY + * RELATED TO THIS SOFTWARE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, + * THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THIS SOFTWARE. + * + * \asf_license_stop + * + */ + +#ifndef _SAMD21G16B_ +#define _SAMD21G16B_ + +/** + * \ingroup SAMD21_definitions + * \addtogroup SAMD21G16B_definitions SAMD21G16B definitions + * This file defines all structures and symbols for SAMD21G16B: + * - registers and bitfields + * - peripheral base address + * - peripheral ID + * - PIO definitions +*/ +/*@{*/ + +#ifdef __cplusplus + extern "C" { +#endif + +#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) +#include +#ifndef __cplusplus +typedef volatile const uint32_t RoReg; /**< Read only 32-bit register (volatile const unsigned int) */ +typedef volatile const uint16_t RoReg16; /**< Read only 16-bit register (volatile const unsigned int) */ +typedef volatile const uint8_t RoReg8; /**< Read only 8-bit register (volatile const unsigned int) */ +#else +typedef volatile uint32_t RoReg; /**< Read only 32-bit register (volatile const unsigned int) */ +typedef volatile uint16_t RoReg16; /**< Read only 16-bit register (volatile const unsigned int) */ +typedef volatile uint8_t RoReg8; /**< Read only 8-bit register (volatile const unsigned int) */ +#endif +typedef volatile uint32_t WoReg; /**< Write only 32-bit register (volatile unsigned int) */ +typedef volatile uint16_t WoReg16; /**< Write only 16-bit register (volatile unsigned int) */ +typedef volatile uint8_t WoReg8; /**< Write only 8-bit register (volatile unsigned int) */ +typedef volatile uint32_t RwReg; /**< Read-Write 32-bit register (volatile unsigned int) */ +typedef volatile uint16_t RwReg16; /**< Read-Write 16-bit register (volatile unsigned int) */ +typedef volatile uint8_t RwReg8; /**< Read-Write 8-bit register (volatile unsigned int) */ +#define CAST(type, value) ((type *)(value)) +#define REG_ACCESS(type, address) (*(type*)(address)) /**< C code: Register value */ +#else +#define CAST(type, value) (value) +#define REG_ACCESS(type, address) (address) /**< Assembly code: Register address */ +#endif + +/* ************************************************************************** */ +/** CMSIS DEFINITIONS FOR SAMD21G16B */ +/* ************************************************************************** */ +/** \defgroup SAMD21G16B_cmsis CMSIS Definitions */ +/*@{*/ + +/** Interrupt Number Definition */ +typedef enum IRQn +{ + /****** Cortex-M0+ Processor Exceptions Numbers ******************************/ + NonMaskableInt_IRQn = -14,/**< 2 Non Maskable Interrupt */ + HardFault_IRQn = -13,/**< 3 Cortex-M0+ Hard Fault Interrupt */ + SVCall_IRQn = -5, /**< 11 Cortex-M0+ SV Call Interrupt */ + PendSV_IRQn = -2, /**< 14 Cortex-M0+ Pend SV Interrupt */ + SysTick_IRQn = -1, /**< 15 Cortex-M0+ System Tick Interrupt */ + /****** SAMD21G16B-specific Interrupt Numbers ***********************/ + PM_IRQn = 0, /**< 0 SAMD21G16B Power Manager (PM) */ + SYSCTRL_IRQn = 1, /**< 1 SAMD21G16B System Control (SYSCTRL) */ + WDT_IRQn = 2, /**< 2 SAMD21G16B Watchdog Timer (WDT) */ + RTC_IRQn = 3, /**< 3 SAMD21G16B Real-Time Counter (RTC) */ + EIC_IRQn = 4, /**< 4 SAMD21G16B External Interrupt Controller (EIC) */ + NVMCTRL_IRQn = 5, /**< 5 SAMD21G16B Non-Volatile Memory Controller (NVMCTRL) */ + DMAC_IRQn = 6, /**< 6 SAMD21G16B Direct Memory Access Controller (DMAC) */ + USB_IRQn = 7, /**< 7 SAMD21G16B Universal Serial Bus (USB) */ + EVSYS_IRQn = 8, /**< 8 SAMD21G16B Event System Interface (EVSYS) */ + SERCOM0_IRQn = 9, /**< 9 SAMD21G16B Serial Communication Interface 0 (SERCOM0) */ + SERCOM1_IRQn = 10, /**< 10 SAMD21G16B Serial Communication Interface 1 (SERCOM1) */ + SERCOM2_IRQn = 11, /**< 11 SAMD21G16B Serial Communication Interface 2 (SERCOM2) */ + SERCOM3_IRQn = 12, /**< 12 SAMD21G16B Serial Communication Interface 3 (SERCOM3) */ + SERCOM4_IRQn = 13, /**< 13 SAMD21G16B Serial Communication Interface 4 (SERCOM4) */ + SERCOM5_IRQn = 14, /**< 14 SAMD21G16B Serial Communication Interface 5 (SERCOM5) */ + TCC0_IRQn = 15, /**< 15 SAMD21G16B Timer Counter Control 0 (TCC0) */ + TCC1_IRQn = 16, /**< 16 SAMD21G16B Timer Counter Control 1 (TCC1) */ + TCC2_IRQn = 17, /**< 17 SAMD21G16B Timer Counter Control 2 (TCC2) */ + TC3_IRQn = 18, /**< 18 SAMD21G16B Basic Timer Counter 3 (TC3) */ + TC4_IRQn = 19, /**< 19 SAMD21G16B Basic Timer Counter 4 (TC4) */ + TC5_IRQn = 20, /**< 20 SAMD21G16B Basic Timer Counter 5 (TC5) */ + ADC_IRQn = 23, /**< 23 SAMD21G16B Analog Digital Converter (ADC) */ + AC_IRQn = 24, /**< 24 SAMD21G16B Analog Comparators (AC) */ + DAC_IRQn = 25, /**< 25 SAMD21G16B Digital Analog Converter (DAC) */ + PTC_IRQn = 26, /**< 26 SAMD21G16B Peripheral Touch Controller (PTC) */ + I2S_IRQn = 27, /**< 27 SAMD21G16B Inter-IC Sound Interface (I2S) */ + + PERIPH_COUNT_IRQn = 29 /**< Number of peripheral IDs */ +} IRQn_Type; + +typedef struct _DeviceVectors +{ + /* Stack pointer */ + void* pvStack; + + /* Cortex-M handlers */ + void* pfnReset_Handler; + void* pfnNMI_Handler; + void* pfnHardFault_Handler; + void* pvReservedM12; + void* pvReservedM11; + void* pvReservedM10; + void* pvReservedM9; + void* pvReservedM8; + void* pvReservedM7; + void* pvReservedM6; + void* pfnSVC_Handler; + void* pvReservedM4; + void* pvReservedM3; + void* pfnPendSV_Handler; + void* pfnSysTick_Handler; + + /* Peripheral handlers */ + void* pfnPM_Handler; /* 0 Power Manager */ + void* pfnSYSCTRL_Handler; /* 1 System Control */ + void* pfnWDT_Handler; /* 2 Watchdog Timer */ + void* pfnRTC_Handler; /* 3 Real-Time Counter */ + void* pfnEIC_Handler; /* 4 External Interrupt Controller */ + void* pfnNVMCTRL_Handler; /* 5 Non-Volatile Memory Controller */ + void* pfnDMAC_Handler; /* 6 Direct Memory Access Controller */ + void* pfnUSB_Handler; /* 7 Universal Serial Bus */ + void* pfnEVSYS_Handler; /* 8 Event System Interface */ + void* pfnSERCOM0_Handler; /* 9 Serial Communication Interface 0 */ + void* pfnSERCOM1_Handler; /* 10 Serial Communication Interface 1 */ + void* pfnSERCOM2_Handler; /* 11 Serial Communication Interface 2 */ + void* pfnSERCOM3_Handler; /* 12 Serial Communication Interface 3 */ + void* pfnSERCOM4_Handler; /* 13 Serial Communication Interface 4 */ + void* pfnSERCOM5_Handler; /* 14 Serial Communication Interface 5 */ + void* pfnTCC0_Handler; /* 15 Timer Counter Control 0 */ + void* pfnTCC1_Handler; /* 16 Timer Counter Control 1 */ + void* pfnTCC2_Handler; /* 17 Timer Counter Control 2 */ + void* pfnTC3_Handler; /* 18 Basic Timer Counter 3 */ + void* pfnTC4_Handler; /* 19 Basic Timer Counter 4 */ + void* pfnTC5_Handler; /* 20 Basic Timer Counter 5 */ + void* pvReserved21; + void* pvReserved22; + void* pfnADC_Handler; /* 23 Analog Digital Converter */ + void* pfnAC_Handler; /* 24 Analog Comparators */ + void* pfnDAC_Handler; /* 25 Digital Analog Converter */ + void* pfnPTC_Handler; /* 26 Peripheral Touch Controller */ + void* pfnI2S_Handler; /* 27 Inter-IC Sound Interface */ + void* pvReserved28; +} DeviceVectors; + +/* Cortex-M0+ processor handlers */ +void Reset_Handler ( void ); +void NMI_Handler ( void ); +void HardFault_Handler ( void ); +void SVC_Handler ( void ); +void PendSV_Handler ( void ); +void SysTick_Handler ( void ); + +/* Peripherals handlers */ +void PM_Handler ( void ); +void SYSCTRL_Handler ( void ); +void WDT_Handler ( void ); +void RTC_Handler ( void ); +void EIC_Handler ( void ); +void NVMCTRL_Handler ( void ); +void DMAC_Handler ( void ); +void USB_Handler ( void ); +void EVSYS_Handler ( void ); +void SERCOM0_Handler ( void ); +void SERCOM1_Handler ( void ); +void SERCOM2_Handler ( void ); +void SERCOM3_Handler ( void ); +void SERCOM4_Handler ( void ); +void SERCOM5_Handler ( void ); +void TCC0_Handler ( void ); +void TCC1_Handler ( void ); +void TCC2_Handler ( void ); +void TC3_Handler ( void ); +void TC4_Handler ( void ); +void TC5_Handler ( void ); +void ADC_Handler ( void ); +void AC_Handler ( void ); +void DAC_Handler ( void ); +void PTC_Handler ( void ); +void I2S_Handler ( void ); + +/* + * \brief Configuration of the Cortex-M0+ Processor and Core Peripherals + */ + +#define LITTLE_ENDIAN 1 +#define __CM0PLUS_REV 1 /*!< Core revision r0p1 */ +#define __MPU_PRESENT 0 /*!< MPU present or not */ +#define __NVIC_PRIO_BITS 2 /*!< Number of bits used for Priority Levels */ +#define __VTOR_PRESENT 1 /*!< VTOR present or not */ +#define __Vendor_SysTickConfig 0 /*!< Set to 1 if different SysTick Config is used */ + +/** + * \brief CMSIS includes + */ + +#include +#if !defined DONT_USE_CMSIS_INIT +#include "system_samd21.h" +#endif /* DONT_USE_CMSIS_INIT */ + +/*@}*/ + +/* ************************************************************************** */ +/** SOFTWARE PERIPHERAL API DEFINITION FOR SAMD21G16B */ +/* ************************************************************************** */ +/** \defgroup SAMD21G16B_api Peripheral Software API */ +/*@{*/ + +#include "component/ac.h" +#include "component/adc.h" +#include "component/dac.h" +#include "component/dmac.h" +#include "component/dsu.h" +#include "component/eic.h" +#include "component/evsys.h" +#include "component/gclk.h" +#include "component/hmatrixb.h" +#include "component/i2s.h" +#include "component/mtb.h" +#include "component/nvmctrl.h" +#include "component/pac.h" +#include "component/pm.h" +#include "component/port.h" +#include "component/rtc.h" +#include "component/sercom.h" +#include "component/sysctrl.h" +#include "component/tc.h" +#include "component/tcc.h" +#include "component/usb.h" +#include "component/wdt.h" +/*@}*/ + +/* ************************************************************************** */ +/** REGISTERS ACCESS DEFINITIONS FOR SAMD21G16B */ +/* ************************************************************************** */ +/** \defgroup SAMD21G16B_reg Registers Access Definitions */ +/*@{*/ + +#include "instance/ac.h" +#include "instance/adc.h" +#include "instance/dac.h" +#include "instance/dmac.h" +#include "instance/dsu.h" +#include "instance/eic.h" +#include "instance/evsys.h" +#include "instance/gclk.h" +#include "instance/sbmatrix.h" +#include "instance/i2s.h" +#include "instance/mtb.h" +#include "instance/nvmctrl.h" +#include "instance/pac0.h" +#include "instance/pac1.h" +#include "instance/pac2.h" +#include "instance/pm.h" +#include "instance/port.h" +#include "instance/rtc.h" +#include "instance/sercom0.h" +#include "instance/sercom1.h" +#include "instance/sercom2.h" +#include "instance/sercom3.h" +#include "instance/sercom4.h" +#include "instance/sercom5.h" +#include "instance/sysctrl.h" +#include "instance/tc3.h" +#include "instance/tc4.h" +#include "instance/tc5.h" +#include "instance/tcc0.h" +#include "instance/tcc1.h" +#include "instance/tcc2.h" +#include "instance/usb.h" +#include "instance/wdt.h" +/*@}*/ + +/* ************************************************************************** */ +/** PERIPHERAL ID DEFINITIONS FOR SAMD21G16B */ +/* ************************************************************************** */ +/** \defgroup SAMD21G16B_id Peripheral Ids Definitions */ +/*@{*/ + +// Peripheral instances on HPB0 bridge +#define ID_PAC0 0 /**< \brief Peripheral Access Controller 0 (PAC0) */ +#define ID_PM 1 /**< \brief Power Manager (PM) */ +#define ID_SYSCTRL 2 /**< \brief System Control (SYSCTRL) */ +#define ID_GCLK 3 /**< \brief Generic Clock Generator (GCLK) */ +#define ID_WDT 4 /**< \brief Watchdog Timer (WDT) */ +#define ID_RTC 5 /**< \brief Real-Time Counter (RTC) */ +#define ID_EIC 6 /**< \brief External Interrupt Controller (EIC) */ + +// Peripheral instances on HPB1 bridge +#define ID_PAC1 32 /**< \brief Peripheral Access Controller 1 (PAC1) */ +#define ID_DSU 33 /**< \brief Device Service Unit (DSU) */ +#define ID_NVMCTRL 34 /**< \brief Non-Volatile Memory Controller (NVMCTRL) */ +#define ID_PORT 35 /**< \brief Port Module (PORT) */ +#define ID_DMAC 36 /**< \brief Direct Memory Access Controller (DMAC) */ +#define ID_USB 37 /**< \brief Universal Serial Bus (USB) */ +#define ID_MTB 38 /**< \brief Cortex-M0+ Micro-Trace Buffer (MTB) */ +#define ID_SBMATRIX 39 /**< \brief HSB Matrix (SBMATRIX) */ + +// Peripheral instances on HPB2 bridge +#define ID_PAC2 64 /**< \brief Peripheral Access Controller 2 (PAC2) */ +#define ID_EVSYS 65 /**< \brief Event System Interface (EVSYS) */ +#define ID_SERCOM0 66 /**< \brief Serial Communication Interface 0 (SERCOM0) */ +#define ID_SERCOM1 67 /**< \brief Serial Communication Interface 1 (SERCOM1) */ +#define ID_SERCOM2 68 /**< \brief Serial Communication Interface 2 (SERCOM2) */ +#define ID_SERCOM3 69 /**< \brief Serial Communication Interface 3 (SERCOM3) */ +#define ID_SERCOM4 70 /**< \brief Serial Communication Interface 4 (SERCOM4) */ +#define ID_SERCOM5 71 /**< \brief Serial Communication Interface 5 (SERCOM5) */ +#define ID_TCC0 72 /**< \brief Timer Counter Control 0 (TCC0) */ +#define ID_TCC1 73 /**< \brief Timer Counter Control 1 (TCC1) */ +#define ID_TCC2 74 /**< \brief Timer Counter Control 2 (TCC2) */ +#define ID_TC3 75 /**< \brief Basic Timer Counter 3 (TC3) */ +#define ID_TC4 76 /**< \brief Basic Timer Counter 4 (TC4) */ +#define ID_TC5 77 /**< \brief Basic Timer Counter 5 (TC5) */ +#define ID_ADC 80 /**< \brief Analog Digital Converter (ADC) */ +#define ID_AC 81 /**< \brief Analog Comparators (AC) */ +#define ID_DAC 82 /**< \brief Digital Analog Converter (DAC) */ +#define ID_PTC 83 /**< \brief Peripheral Touch Controller (PTC) */ +#define ID_I2S 84 /**< \brief Inter-IC Sound Interface (I2S) */ + +#define ID_PERIPH_COUNT 85 /**< \brief Max number of peripheral IDs */ +/*@}*/ + +/* ************************************************************************** */ +/** BASE ADDRESS DEFINITIONS FOR SAMD21G16B */ +/* ************************************************************************** */ +/** \defgroup SAMD21G16B_base Peripheral Base Address Definitions */ +/*@{*/ + +#if defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__) +#define AC (0x42004400UL) /**< \brief (AC) APB Base Address */ +#define ADC (0x42004000UL) /**< \brief (ADC) APB Base Address */ +#define DAC (0x42004800UL) /**< \brief (DAC) APB Base Address */ +#define DMAC (0x41004800UL) /**< \brief (DMAC) APB Base Address */ +#define DSU (0x41002000UL) /**< \brief (DSU) APB Base Address */ +#define EIC (0x40001800UL) /**< \brief (EIC) APB Base Address */ +#define EVSYS (0x42000400UL) /**< \brief (EVSYS) APB Base Address */ +#define GCLK (0x40000C00UL) /**< \brief (GCLK) APB Base Address */ +#define SBMATRIX (0x41007000UL) /**< \brief (SBMATRIX) APB Base Address */ +#define I2S (0x42005000UL) /**< \brief (I2S) APB Base Address */ +#define MTB (0x41006000UL) /**< \brief (MTB) APB Base Address */ +#define NVMCTRL_AUX3 (0x0080A000UL) /**< \brief (NVMCTRL) AUX3 Base Address */ +#define NVMCTRL (0x41004000UL) /**< \brief (NVMCTRL) APB Base Address */ +#define NVMCTRL_CAL (0x00800000UL) /**< \brief (NVMCTRL) CAL Base Address */ +#define NVMCTRL_LOCKBIT (0x00802000UL) /**< \brief (NVMCTRL) LOCKBIT Base Address */ +#define NVMCTRL_OTP1 (0x00806000UL) /**< \brief (NVMCTRL) OTP1 Base Address */ +#define NVMCTRL_OTP2 (0x00806008UL) /**< \brief (NVMCTRL) OTP2 Base Address */ +#define NVMCTRL_OTP4 (0x00806020UL) /**< \brief (NVMCTRL) OTP4 Base Address */ +#define NVMCTRL_TEMP_LOG (0x00806030UL) /**< \brief (NVMCTRL) TEMP_LOG Base Address */ +#define NVMCTRL_USER (0x00804000UL) /**< \brief (NVMCTRL) USER Base Address */ +#define PAC0 (0x40000000UL) /**< \brief (PAC0) APB Base Address */ +#define PAC1 (0x41000000UL) /**< \brief (PAC1) APB Base Address */ +#define PAC2 (0x42000000UL) /**< \brief (PAC2) APB Base Address */ +#define PM (0x40000400UL) /**< \brief (PM) APB Base Address */ +#define PORT (0x41004400UL) /**< \brief (PORT) APB Base Address */ +#define PORT_IOBUS (0x60000000UL) /**< \brief (PORT) IOBUS Base Address */ +#define RTC (0x40001400UL) /**< \brief (RTC) APB Base Address */ +#define SERCOM0 (0x42000800UL) /**< \brief (SERCOM0) APB Base Address */ +#define SERCOM1 (0x42000C00UL) /**< \brief (SERCOM1) APB Base Address */ +#define SERCOM2 (0x42001000UL) /**< \brief (SERCOM2) APB Base Address */ +#define SERCOM3 (0x42001400UL) /**< \brief (SERCOM3) APB Base Address */ +#define SERCOM4 (0x42001800UL) /**< \brief (SERCOM4) APB Base Address */ +#define SERCOM5 (0x42001C00UL) /**< \brief (SERCOM5) APB Base Address */ +#define SYSCTRL (0x40000800UL) /**< \brief (SYSCTRL) APB Base Address */ +#define TC3 (0x42002C00UL) /**< \brief (TC3) APB Base Address */ +#define TC4 (0x42003000UL) /**< \brief (TC4) APB Base Address */ +#define TC5 (0x42003400UL) /**< \brief (TC5) APB Base Address */ +#define TCC0 (0x42002000UL) /**< \brief (TCC0) APB Base Address */ +#define TCC1 (0x42002400UL) /**< \brief (TCC1) APB Base Address */ +#define TCC2 (0x42002800UL) /**< \brief (TCC2) APB Base Address */ +#define USB (0x41005000UL) /**< \brief (USB) APB Base Address */ +#define WDT (0x40001000UL) /**< \brief (WDT) APB Base Address */ +#else +#define AC ((Ac *)0x42004400UL) /**< \brief (AC) APB Base Address */ +#define AC_INST_NUM 1 /**< \brief (AC) Number of instances */ +#define AC_INSTS { AC } /**< \brief (AC) Instances List */ + +#define ADC ((Adc *)0x42004000UL) /**< \brief (ADC) APB Base Address */ +#define ADC_INST_NUM 1 /**< \brief (ADC) Number of instances */ +#define ADC_INSTS { ADC } /**< \brief (ADC) Instances List */ + +#define DAC ((Dac *)0x42004800UL) /**< \brief (DAC) APB Base Address */ +#define DAC_INST_NUM 1 /**< \brief (DAC) Number of instances */ +#define DAC_INSTS { DAC } /**< \brief (DAC) Instances List */ + +#define DMAC ((Dmac *)0x41004800UL) /**< \brief (DMAC) APB Base Address */ +#define DMAC_INST_NUM 1 /**< \brief (DMAC) Number of instances */ +#define DMAC_INSTS { DMAC } /**< \brief (DMAC) Instances List */ + +#define DSU ((Dsu *)0x41002000UL) /**< \brief (DSU) APB Base Address */ +#define DSU_INST_NUM 1 /**< \brief (DSU) Number of instances */ +#define DSU_INSTS { DSU } /**< \brief (DSU) Instances List */ + +#define EIC ((Eic *)0x40001800UL) /**< \brief (EIC) APB Base Address */ +#define EIC_INST_NUM 1 /**< \brief (EIC) Number of instances */ +#define EIC_INSTS { EIC } /**< \brief (EIC) Instances List */ + +#define EVSYS ((Evsys *)0x42000400UL) /**< \brief (EVSYS) APB Base Address */ +#define EVSYS_INST_NUM 1 /**< \brief (EVSYS) Number of instances */ +#define EVSYS_INSTS { EVSYS } /**< \brief (EVSYS) Instances List */ + +#define GCLK ((Gclk *)0x40000C00UL) /**< \brief (GCLK) APB Base Address */ +#define GCLK_INST_NUM 1 /**< \brief (GCLK) Number of instances */ +#define GCLK_INSTS { GCLK } /**< \brief (GCLK) Instances List */ + +#define SBMATRIX ((Hmatrixb *)0x41007000UL) /**< \brief (SBMATRIX) APB Base Address */ +#define HMATRIXB_INST_NUM 1 /**< \brief (HMATRIXB) Number of instances */ +#define HMATRIXB_INSTS { SBMATRIX } /**< \brief (HMATRIXB) Instances List */ + +#define I2S ((I2s *)0x42005000UL) /**< \brief (I2S) APB Base Address */ +#define I2S_INST_NUM 1 /**< \brief (I2S) Number of instances */ +#define I2S_INSTS { I2S } /**< \brief (I2S) Instances List */ + +#define MTB ((Mtb *)0x41006000UL) /**< \brief (MTB) APB Base Address */ +#define MTB_INST_NUM 1 /**< \brief (MTB) Number of instances */ +#define MTB_INSTS { MTB } /**< \brief (MTB) Instances List */ + +#define NVMCTRL_AUX3 (0x0080A000UL) /**< \brief (NVMCTRL) AUX3 Base Address */ +#define NVMCTRL ((Nvmctrl *)0x41004000UL) /**< \brief (NVMCTRL) APB Base Address */ +#define NVMCTRL_CAL (0x00800000UL) /**< \brief (NVMCTRL) CAL Base Address */ +#define NVMCTRL_LOCKBIT (0x00802000UL) /**< \brief (NVMCTRL) LOCKBIT Base Address */ +#define NVMCTRL_OTP1 (0x00806000UL) /**< \brief (NVMCTRL) OTP1 Base Address */ +#define NVMCTRL_OTP2 (0x00806008UL) /**< \brief (NVMCTRL) OTP2 Base Address */ +#define NVMCTRL_OTP4 (0x00806020UL) /**< \brief (NVMCTRL) OTP4 Base Address */ +#define NVMCTRL_TEMP_LOG (0x00806030UL) /**< \brief (NVMCTRL) TEMP_LOG Base Address */ +#define NVMCTRL_USER (0x00804000UL) /**< \brief (NVMCTRL) USER Base Address */ +#define NVMCTRL_INST_NUM 1 /**< \brief (NVMCTRL) Number of instances */ +#define NVMCTRL_INSTS { NVMCTRL } /**< \brief (NVMCTRL) Instances List */ + +#define PAC0 ((Pac *)0x40000000UL) /**< \brief (PAC0) APB Base Address */ +#define PAC1 ((Pac *)0x41000000UL) /**< \brief (PAC1) APB Base Address */ +#define PAC2 ((Pac *)0x42000000UL) /**< \brief (PAC2) APB Base Address */ +#define PAC_INST_NUM 3 /**< \brief (PAC) Number of instances */ +#define PAC_INSTS { PAC0, PAC1, PAC2 } /**< \brief (PAC) Instances List */ + +#define PM ((Pm *)0x40000400UL) /**< \brief (PM) APB Base Address */ +#define PM_INST_NUM 1 /**< \brief (PM) Number of instances */ +#define PM_INSTS { PM } /**< \brief (PM) Instances List */ + +#define PORT ((Port *)0x41004400UL) /**< \brief (PORT) APB Base Address */ +#define PORT_IOBUS ((Port *)0x60000000UL) /**< \brief (PORT) IOBUS Base Address */ +#define PORT_INST_NUM 1 /**< \brief (PORT) Number of instances */ +#define PORT_INSTS { PORT } /**< \brief (PORT) Instances List */ + +#define PTC_GCLK_ID 34 +#define PTC_INST_NUM 1 /**< \brief (PTC) Number of instances */ +#define PTC_INSTS { PTC } /**< \brief (PTC) Instances List */ + +#define RTC ((Rtc *)0x40001400UL) /**< \brief (RTC) APB Base Address */ +#define RTC_INST_NUM 1 /**< \brief (RTC) Number of instances */ +#define RTC_INSTS { RTC } /**< \brief (RTC) Instances List */ + +#define SERCOM0 ((Sercom *)0x42000800UL) /**< \brief (SERCOM0) APB Base Address */ +#define SERCOM1 ((Sercom *)0x42000C00UL) /**< \brief (SERCOM1) APB Base Address */ +#define SERCOM2 ((Sercom *)0x42001000UL) /**< \brief (SERCOM2) APB Base Address */ +#define SERCOM3 ((Sercom *)0x42001400UL) /**< \brief (SERCOM3) APB Base Address */ +#define SERCOM4 ((Sercom *)0x42001800UL) /**< \brief (SERCOM4) APB Base Address */ +#define SERCOM5 ((Sercom *)0x42001C00UL) /**< \brief (SERCOM5) APB Base Address */ +#define SERCOM_INST_NUM 6 /**< \brief (SERCOM) Number of instances */ +#define SERCOM_INSTS { SERCOM0, SERCOM1, SERCOM2, SERCOM3, SERCOM4, SERCOM5 } /**< \brief (SERCOM) Instances List */ + +#define SYSCTRL ((Sysctrl *)0x40000800UL) /**< \brief (SYSCTRL) APB Base Address */ +#define SYSCTRL_INST_NUM 1 /**< \brief (SYSCTRL) Number of instances */ +#define SYSCTRL_INSTS { SYSCTRL } /**< \brief (SYSCTRL) Instances List */ + +#define TC3 ((Tc *)0x42002C00UL) /**< \brief (TC3) APB Base Address */ +#define TC4 ((Tc *)0x42003000UL) /**< \brief (TC4) APB Base Address */ +#define TC5 ((Tc *)0x42003400UL) /**< \brief (TC5) APB Base Address */ +#define TC_INST_NUM 3 /**< \brief (TC) Number of instances */ +#define TC_INSTS { TC3, TC4, TC5 } /**< \brief (TC) Instances List */ + +#define TCC0 ((Tcc *)0x42002000UL) /**< \brief (TCC0) APB Base Address */ +#define TCC1 ((Tcc *)0x42002400UL) /**< \brief (TCC1) APB Base Address */ +#define TCC2 ((Tcc *)0x42002800UL) /**< \brief (TCC2) APB Base Address */ +#define TCC_INST_NUM 3 /**< \brief (TCC) Number of instances */ +#define TCC_INSTS { TCC0, TCC1, TCC2 } /**< \brief (TCC) Instances List */ + +#define USB ((Usb *)0x41005000UL) /**< \brief (USB) APB Base Address */ +#define USB_INST_NUM 1 /**< \brief (USB) Number of instances */ +#define USB_INSTS { USB } /**< \brief (USB) Instances List */ + +#define WDT ((Wdt *)0x40001000UL) /**< \brief (WDT) APB Base Address */ +#define WDT_INST_NUM 1 /**< \brief (WDT) Number of instances */ +#define WDT_INSTS { WDT } /**< \brief (WDT) Instances List */ + +#endif /* (defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */ +/*@}*/ + +/* ************************************************************************** */ +/** PORT DEFINITIONS FOR SAMD21G16B */ +/* ************************************************************************** */ +/** \defgroup SAMD21G16B_port PORT Definitions */ +/*@{*/ + +#include "pio/samd21g16b.h" +/*@}*/ + +/* ************************************************************************** */ +/** MEMORY MAPPING DEFINITIONS FOR SAMD21G16B */ +/* ************************************************************************** */ + +#define FLASH_SIZE 0x10000UL /* 64 kB */ +#define FLASH_PAGE_SIZE 64 +#define FLASH_NB_OF_PAGES 1024 +#define FLASH_USER_PAGE_SIZE 64 +#define HMCRAMC0_SIZE 0x2000UL /* 8 kB */ + +#define FLASH_ADDR (0x00000000u) /**< FLASH base address */ +#define FLASH_USER_PAGE_ADDR (0x00800000u) /**< FLASH_USER_PAGE base address */ +#define HMCRAMC0_ADDR (0x20000000u) /**< HMCRAMC0 base address */ +#define HPB0_ADDR (0x40000000u) /**< HPB0 base address */ +#define HPB1_ADDR (0x41000000u) /**< HPB1 base address */ +#define HPB2_ADDR (0x42000000u) /**< HPB2 base address */ +#define PPB_ADDR (0xE0000000u) /**< PPB base address */ + +#define DSU_DID_RESETVALUE 0x10011423UL +#define EIC_EXTINT_NUM 16 +#define NVMCTRL_RWW_EEPROM_SIZE 0x800UL /* 2 kB */ +#define PORT_GROUPS 2 +#define USB_HOST 1 + +/* ************************************************************************** */ +/** ELECTRICAL DEFINITIONS FOR SAMD21G16B */ +/* ************************************************************************** */ + + +#ifdef __cplusplus +} +#endif + +/*@}*/ + +#endif /* SAMD21G16B_H */ diff --git a/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/utils/cmsis/samd21/include/samd21g16l.h b/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/utils/cmsis/samd21/include/samd21g16l.h new file mode 100644 index 0000000..7eef278 --- /dev/null +++ b/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/utils/cmsis/samd21/include/samd21g16l.h @@ -0,0 +1,554 @@ +/** + * \file + * + * \brief Header file for SAMD21G16L + * + * Copyright (c) 2017-2018 Microchip Technology Inc. and its subsidiaries. + * + * \asf_license_start + * + * \page License + * + * Subject to your compliance with these terms, you may use Microchip + * software and any derivatives exclusively with Microchip products. + * It is your responsibility to comply with third party license terms applicable + * to your use of third party software (including open source software) that + * may accompany Microchip software. + * + * THIS SOFTWARE IS SUPPLIED BY MICROCHIP "AS IS". NO WARRANTIES, + * WHETHER EXPRESS, IMPLIED OR STATUTORY, APPLY TO THIS SOFTWARE, + * INCLUDING ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, + * AND FITNESS FOR A PARTICULAR PURPOSE. IN NO EVENT WILL MICROCHIP BE + * LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL OR CONSEQUENTIAL + * LOSS, DAMAGE, COST OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE + * SOFTWARE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE + * POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT + * ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY + * RELATED TO THIS SOFTWARE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, + * THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THIS SOFTWARE. + * + * \asf_license_stop + * + */ + +#ifndef _SAMD21G16L_ +#define _SAMD21G16L_ + +/** + * \ingroup SAMD21_definitions + * \addtogroup SAMD21G16L_definitions SAMD21G16L definitions + * This file defines all structures and symbols for SAMD21G16L: + * - registers and bitfields + * - peripheral base address + * - peripheral ID + * - PIO definitions +*/ +/*@{*/ + +#ifdef __cplusplus + extern "C" { +#endif + +#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) +#include +#ifndef __cplusplus +typedef volatile const uint32_t RoReg; /**< Read only 32-bit register (volatile const unsigned int) */ +typedef volatile const uint16_t RoReg16; /**< Read only 16-bit register (volatile const unsigned int) */ +typedef volatile const uint8_t RoReg8; /**< Read only 8-bit register (volatile const unsigned int) */ +#else +typedef volatile uint32_t RoReg; /**< Read only 32-bit register (volatile const unsigned int) */ +typedef volatile uint16_t RoReg16; /**< Read only 16-bit register (volatile const unsigned int) */ +typedef volatile uint8_t RoReg8; /**< Read only 8-bit register (volatile const unsigned int) */ +#endif +typedef volatile uint32_t WoReg; /**< Write only 32-bit register (volatile unsigned int) */ +typedef volatile uint16_t WoReg16; /**< Write only 16-bit register (volatile unsigned int) */ +typedef volatile uint8_t WoReg8; /**< Write only 8-bit register (volatile unsigned int) */ +typedef volatile uint32_t RwReg; /**< Read-Write 32-bit register (volatile unsigned int) */ +typedef volatile uint16_t RwReg16; /**< Read-Write 16-bit register (volatile unsigned int) */ +typedef volatile uint8_t RwReg8; /**< Read-Write 8-bit register (volatile unsigned int) */ +#define CAST(type, value) ((type *)(value)) +#define REG_ACCESS(type, address) (*(type*)(address)) /**< C code: Register value */ +#else +#define CAST(type, value) (value) +#define REG_ACCESS(type, address) (address) /**< Assembly code: Register address */ +#endif + +/* ************************************************************************** */ +/** CMSIS DEFINITIONS FOR SAMD21G16L */ +/* ************************************************************************** */ +/** \defgroup SAMD21G16L_cmsis CMSIS Definitions */ +/*@{*/ + +/** Interrupt Number Definition */ +typedef enum IRQn +{ + /****** Cortex-M0+ Processor Exceptions Numbers ******************************/ + NonMaskableInt_IRQn = -14,/**< 2 Non Maskable Interrupt */ + HardFault_IRQn = -13,/**< 3 Cortex-M0+ Hard Fault Interrupt */ + SVCall_IRQn = -5, /**< 11 Cortex-M0+ SV Call Interrupt */ + PendSV_IRQn = -2, /**< 14 Cortex-M0+ Pend SV Interrupt */ + SysTick_IRQn = -1, /**< 15 Cortex-M0+ System Tick Interrupt */ + /****** SAMD21G16L-specific Interrupt Numbers ***********************/ + PM_IRQn = 0, /**< 0 SAMD21G16L Power Manager (PM) */ + SYSCTRL_IRQn = 1, /**< 1 SAMD21G16L System Control (SYSCTRL) */ + WDT_IRQn = 2, /**< 2 SAMD21G16L Watchdog Timer (WDT) */ + RTC_IRQn = 3, /**< 3 SAMD21G16L Real-Time Counter (RTC) */ + EIC_IRQn = 4, /**< 4 SAMD21G16L External Interrupt Controller (EIC) */ + NVMCTRL_IRQn = 5, /**< 5 SAMD21G16L Non-Volatile Memory Controller (NVMCTRL) */ + DMAC_IRQn = 6, /**< 6 SAMD21G16L Direct Memory Access Controller (DMAC) */ + EVSYS_IRQn = 8, /**< 8 SAMD21G16L Event System Interface (EVSYS) */ + SERCOM0_IRQn = 9, /**< 9 SAMD21G16L Serial Communication Interface 0 (SERCOM0) */ + SERCOM1_IRQn = 10, /**< 10 SAMD21G16L Serial Communication Interface 1 (SERCOM1) */ + SERCOM2_IRQn = 11, /**< 11 SAMD21G16L Serial Communication Interface 2 (SERCOM2) */ + SERCOM3_IRQn = 12, /**< 12 SAMD21G16L Serial Communication Interface 3 (SERCOM3) */ + SERCOM4_IRQn = 13, /**< 13 SAMD21G16L Serial Communication Interface 4 (SERCOM4) */ + SERCOM5_IRQn = 14, /**< 14 SAMD21G16L Serial Communication Interface 5 (SERCOM5) */ + TCC0_IRQn = 15, /**< 15 SAMD21G16L Timer Counter Control 0 (TCC0) */ + TCC1_IRQn = 16, /**< 16 SAMD21G16L Timer Counter Control 1 (TCC1) */ + TCC2_IRQn = 17, /**< 17 SAMD21G16L Timer Counter Control 2 (TCC2) */ + TC3_IRQn = 18, /**< 18 SAMD21G16L Basic Timer Counter 3 (TC3) */ + TC4_IRQn = 19, /**< 19 SAMD21G16L Basic Timer Counter 4 (TC4) */ + TC5_IRQn = 20, /**< 20 SAMD21G16L Basic Timer Counter 5 (TC5) */ + TC6_IRQn = 21, /**< 21 SAMD21G16L Basic Timer Counter 6 (TC6) */ + TC7_IRQn = 22, /**< 22 SAMD21G16L Basic Timer Counter 7 (TC7) */ + ADC_IRQn = 23, /**< 23 SAMD21G16L Analog Digital Converter (ADC) */ + AC_IRQn = 24, /**< 24 SAMD21G16L Analog Comparators (AC) */ + DAC_IRQn = 25, /**< 25 SAMD21G16L Digital Analog Converter (DAC) */ + AC1_IRQn = 28, /**< 28 SAMD21G16L Analog Comparators 1 (AC1) */ + + PERIPH_COUNT_IRQn = 29 /**< Number of peripheral IDs */ +} IRQn_Type; + +typedef struct _DeviceVectors +{ + /* Stack pointer */ + void* pvStack; + + /* Cortex-M handlers */ + void* pfnReset_Handler; + void* pfnNMI_Handler; + void* pfnHardFault_Handler; + void* pvReservedM12; + void* pvReservedM11; + void* pvReservedM10; + void* pvReservedM9; + void* pvReservedM8; + void* pvReservedM7; + void* pvReservedM6; + void* pfnSVC_Handler; + void* pvReservedM4; + void* pvReservedM3; + void* pfnPendSV_Handler; + void* pfnSysTick_Handler; + + /* Peripheral handlers */ + void* pfnPM_Handler; /* 0 Power Manager */ + void* pfnSYSCTRL_Handler; /* 1 System Control */ + void* pfnWDT_Handler; /* 2 Watchdog Timer */ + void* pfnRTC_Handler; /* 3 Real-Time Counter */ + void* pfnEIC_Handler; /* 4 External Interrupt Controller */ + void* pfnNVMCTRL_Handler; /* 5 Non-Volatile Memory Controller */ + void* pfnDMAC_Handler; /* 6 Direct Memory Access Controller */ + void* pvReserved7; + void* pfnEVSYS_Handler; /* 8 Event System Interface */ + void* pfnSERCOM0_Handler; /* 9 Serial Communication Interface 0 */ + void* pfnSERCOM1_Handler; /* 10 Serial Communication Interface 1 */ + void* pfnSERCOM2_Handler; /* 11 Serial Communication Interface 2 */ + void* pfnSERCOM3_Handler; /* 12 Serial Communication Interface 3 */ + void* pfnSERCOM4_Handler; /* 13 Serial Communication Interface 4 */ + void* pfnSERCOM5_Handler; /* 14 Serial Communication Interface 5 */ + void* pfnTCC0_Handler; /* 15 Timer Counter Control 0 */ + void* pfnTCC1_Handler; /* 16 Timer Counter Control 1 */ + void* pfnTCC2_Handler; /* 17 Timer Counter Control 2 */ + void* pfnTC3_Handler; /* 18 Basic Timer Counter 3 */ + void* pfnTC4_Handler; /* 19 Basic Timer Counter 4 */ + void* pfnTC5_Handler; /* 20 Basic Timer Counter 5 */ + void* pfnTC6_Handler; /* 21 Basic Timer Counter 6 */ + void* pfnTC7_Handler; /* 22 Basic Timer Counter 7 */ + void* pfnADC_Handler; /* 23 Analog Digital Converter */ + void* pfnAC_Handler; /* 24 Analog Comparators */ + void* pfnDAC_Handler; /* 25 Digital Analog Converter */ + void* pvReserved26; + void* pvReserved27; + void* pfnAC1_Handler; /* 28 Analog Comparators 1 */ +} DeviceVectors; + +/* Cortex-M0+ processor handlers */ +void Reset_Handler ( void ); +void NMI_Handler ( void ); +void HardFault_Handler ( void ); +void SVC_Handler ( void ); +void PendSV_Handler ( void ); +void SysTick_Handler ( void ); + +/* Peripherals handlers */ +void PM_Handler ( void ); +void SYSCTRL_Handler ( void ); +void WDT_Handler ( void ); +void RTC_Handler ( void ); +void EIC_Handler ( void ); +void NVMCTRL_Handler ( void ); +void DMAC_Handler ( void ); +void EVSYS_Handler ( void ); +void SERCOM0_Handler ( void ); +void SERCOM1_Handler ( void ); +void SERCOM2_Handler ( void ); +void SERCOM3_Handler ( void ); +void SERCOM4_Handler ( void ); +void SERCOM5_Handler ( void ); +void TCC0_Handler ( void ); +void TCC1_Handler ( void ); +void TCC2_Handler ( void ); +void TC3_Handler ( void ); +void TC4_Handler ( void ); +void TC5_Handler ( void ); +void TC6_Handler ( void ); +void TC7_Handler ( void ); +void ADC_Handler ( void ); +void AC_Handler ( void ); +void DAC_Handler ( void ); +void AC1_Handler ( void ); + +/* + * \brief Configuration of the Cortex-M0+ Processor and Core Peripherals + */ + +#define LITTLE_ENDIAN 1 +#define __CM0PLUS_REV 1 /*!< Core revision r0p1 */ +#define __MPU_PRESENT 0 /*!< MPU present or not */ +#define __NVIC_PRIO_BITS 2 /*!< Number of bits used for Priority Levels */ +#define __VTOR_PRESENT 1 /*!< VTOR present or not */ +#define __Vendor_SysTickConfig 0 /*!< Set to 1 if different SysTick Config is used */ + +/** + * \brief CMSIS includes + */ + +#include +#if !defined DONT_USE_CMSIS_INIT +#include "system_samd21.h" +#endif /* DONT_USE_CMSIS_INIT */ + +/*@}*/ + +/* ************************************************************************** */ +/** SOFTWARE PERIPHERAL API DEFINITION FOR SAMD21G16L */ +/* ************************************************************************** */ +/** \defgroup SAMD21G16L_api Peripheral Software API */ +/*@{*/ + +#include "component/ac.h" +#include "component/adc.h" +#include "component/dac.h" +#include "component/dmac.h" +#include "component/dsu.h" +#include "component/eic.h" +#include "component/evsys.h" +#include "component/gclk.h" +#include "component/hmatrixb.h" +#include "component/mtb.h" +#include "component/nvmctrl.h" +#include "component/pac.h" +#include "component/pm.h" +#include "component/port.h" +#include "component/rtc.h" +#include "component/sercom.h" +#include "component/sysctrl.h" +#include "component/tc.h" +#include "component/tcc_lighting.h" +#include "component/wdt.h" +/*@}*/ + +/* ************************************************************************** */ +/** REGISTERS ACCESS DEFINITIONS FOR SAMD21G16L */ +/* ************************************************************************** */ +/** \defgroup SAMD21G16L_reg Registers Access Definitions */ +/*@{*/ + +#include "instance/ac.h" +#include "instance/ac1.h" +#include "instance/adc.h" +#include "instance/dac.h" +#include "instance/dmac.h" +#include "instance/dsu.h" +#include "instance/eic.h" +#include "instance/evsys.h" +#include "instance/gclk.h" +#include "instance/sbmatrix.h" +#include "instance/mtb.h" +#include "instance/nvmctrl.h" +#include "instance/pac0.h" +#include "instance/pac1.h" +#include "instance/pac2.h" +#include "instance/pm.h" +#include "instance/port.h" +#include "instance/rtc.h" +#include "instance/sercom0.h" +#include "instance/sercom1.h" +#include "instance/sercom2.h" +#include "instance/sercom3.h" +#include "instance/sercom4.h" +#include "instance/sercom5.h" +#include "instance/sysctrl.h" +#include "instance/tc3.h" +#include "instance/tc4.h" +#include "instance/tc5.h" +#include "instance/tc6.h" +#include "instance/tc7.h" +#include "instance/tcc0.h" +#include "instance/tcc1.h" +#include "instance/tcc2.h" +#include "instance/wdt.h" +/*@}*/ + +/* ************************************************************************** */ +/** PERIPHERAL ID DEFINITIONS FOR SAMD21G16L */ +/* ************************************************************************** */ +/** \defgroup SAMD21G16L_id Peripheral Ids Definitions */ +/*@{*/ + +// Peripheral instances on HPB0 bridge +#define ID_PAC0 0 /**< \brief Peripheral Access Controller 0 (PAC0) */ +#define ID_PM 1 /**< \brief Power Manager (PM) */ +#define ID_SYSCTRL 2 /**< \brief System Control (SYSCTRL) */ +#define ID_GCLK 3 /**< \brief Generic Clock Generator (GCLK) */ +#define ID_WDT 4 /**< \brief Watchdog Timer (WDT) */ +#define ID_RTC 5 /**< \brief Real-Time Counter (RTC) */ +#define ID_EIC 6 /**< \brief External Interrupt Controller (EIC) */ + +// Peripheral instances on HPB1 bridge +#define ID_PAC1 32 /**< \brief Peripheral Access Controller 1 (PAC1) */ +#define ID_DSU 33 /**< \brief Device Service Unit (DSU) */ +#define ID_NVMCTRL 34 /**< \brief Non-Volatile Memory Controller (NVMCTRL) */ +#define ID_PORT 35 /**< \brief Port Module (PORT) */ +#define ID_DMAC 36 /**< \brief Direct Memory Access Controller (DMAC) */ +#define ID_MTB 38 /**< \brief Cortex-M0+ Micro-Trace Buffer (MTB) */ +#define ID_SBMATRIX 39 /**< \brief HSB Matrix (SBMATRIX) */ + +// Peripheral instances on HPB2 bridge +#define ID_PAC2 64 /**< \brief Peripheral Access Controller 2 (PAC2) */ +#define ID_EVSYS 65 /**< \brief Event System Interface (EVSYS) */ +#define ID_SERCOM0 66 /**< \brief Serial Communication Interface 0 (SERCOM0) */ +#define ID_SERCOM1 67 /**< \brief Serial Communication Interface 1 (SERCOM1) */ +#define ID_SERCOM2 68 /**< \brief Serial Communication Interface 2 (SERCOM2) */ +#define ID_SERCOM3 69 /**< \brief Serial Communication Interface 3 (SERCOM3) */ +#define ID_SERCOM4 70 /**< \brief Serial Communication Interface 4 (SERCOM4) */ +#define ID_SERCOM5 71 /**< \brief Serial Communication Interface 5 (SERCOM5) */ +#define ID_TCC0 72 /**< \brief Timer Counter Control 0 (TCC0) */ +#define ID_TCC1 73 /**< \brief Timer Counter Control 1 (TCC1) */ +#define ID_TCC2 74 /**< \brief Timer Counter Control 2 (TCC2) */ +#define ID_TC3 75 /**< \brief Basic Timer Counter 3 (TC3) */ +#define ID_TC4 76 /**< \brief Basic Timer Counter 4 (TC4) */ +#define ID_TC5 77 /**< \brief Basic Timer Counter 5 (TC5) */ +#define ID_TC6 78 /**< \brief Basic Timer Counter 6 (TC6) */ +#define ID_TC7 79 /**< \brief Basic Timer Counter 7 (TC7) */ +#define ID_ADC 80 /**< \brief Analog Digital Converter (ADC) */ +#define ID_AC 81 /**< \brief Analog Comparators (AC) */ +#define ID_DAC 82 /**< \brief Digital Analog Converter (DAC) */ +#define ID_AC1 85 /**< \brief Analog Comparators 1 (AC1) */ + +#define ID_PERIPH_COUNT 86 /**< \brief Max number of peripheral IDs */ +/*@}*/ + +/* ************************************************************************** */ +/** BASE ADDRESS DEFINITIONS FOR SAMD21G16L */ +/* ************************************************************************** */ +/** \defgroup SAMD21G16L_base Peripheral Base Address Definitions */ +/*@{*/ + +#if defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__) +#define AC (0x42004400UL) /**< \brief (AC) APB Base Address */ +#define AC1 (0x42005400UL) /**< \brief (AC1) APB Base Address */ +#define ADC (0x42004000UL) /**< \brief (ADC) APB Base Address */ +#define DAC (0x42004800UL) /**< \brief (DAC) APB Base Address */ +#define DMAC (0x41004800UL) /**< \brief (DMAC) APB Base Address */ +#define DSU (0x41002000UL) /**< \brief (DSU) APB Base Address */ +#define EIC (0x40001800UL) /**< \brief (EIC) APB Base Address */ +#define EVSYS (0x42000400UL) /**< \brief (EVSYS) APB Base Address */ +#define GCLK (0x40000C00UL) /**< \brief (GCLK) APB Base Address */ +#define SBMATRIX (0x41007000UL) /**< \brief (SBMATRIX) APB Base Address */ +#define MTB (0x41006000UL) /**< \brief (MTB) APB Base Address */ +#define NVMCTRL_AUX3 (0x0080A000UL) /**< \brief (NVMCTRL) AUX3 Base Address */ +#define NVMCTRL (0x41004000UL) /**< \brief (NVMCTRL) APB Base Address */ +#define NVMCTRL_CAL (0x00800000UL) /**< \brief (NVMCTRL) CAL Base Address */ +#define NVMCTRL_LOCKBIT (0x00802000UL) /**< \brief (NVMCTRL) LOCKBIT Base Address */ +#define NVMCTRL_OTP1 (0x00806000UL) /**< \brief (NVMCTRL) OTP1 Base Address */ +#define NVMCTRL_OTP2 (0x00806008UL) /**< \brief (NVMCTRL) OTP2 Base Address */ +#define NVMCTRL_OTP4 (0x00806020UL) /**< \brief (NVMCTRL) OTP4 Base Address */ +#define NVMCTRL_TEMP_LOG (0x00806030UL) /**< \brief (NVMCTRL) TEMP_LOG Base Address */ +#define NVMCTRL_USER (0x00804000UL) /**< \brief (NVMCTRL) USER Base Address */ +#define PAC0 (0x40000000UL) /**< \brief (PAC0) APB Base Address */ +#define PAC1 (0x41000000UL) /**< \brief (PAC1) APB Base Address */ +#define PAC2 (0x42000000UL) /**< \brief (PAC2) APB Base Address */ +#define PM (0x40000400UL) /**< \brief (PM) APB Base Address */ +#define PORT (0x41004400UL) /**< \brief (PORT) APB Base Address */ +#define PORT_IOBUS (0x60000000UL) /**< \brief (PORT) IOBUS Base Address */ +#define RTC (0x40001400UL) /**< \brief (RTC) APB Base Address */ +#define SERCOM0 (0x42000800UL) /**< \brief (SERCOM0) APB Base Address */ +#define SERCOM1 (0x42000C00UL) /**< \brief (SERCOM1) APB Base Address */ +#define SERCOM2 (0x42001000UL) /**< \brief (SERCOM2) APB Base Address */ +#define SERCOM3 (0x42001400UL) /**< \brief (SERCOM3) APB Base Address */ +#define SERCOM4 (0x42001800UL) /**< \brief (SERCOM4) APB Base Address */ +#define SERCOM5 (0x42001C00UL) /**< \brief (SERCOM5) APB Base Address */ +#define SYSCTRL (0x40000800UL) /**< \brief (SYSCTRL) APB Base Address */ +#define TC3 (0x42002C00UL) /**< \brief (TC3) APB Base Address */ +#define TC4 (0x42003000UL) /**< \brief (TC4) APB Base Address */ +#define TC5 (0x42003400UL) /**< \brief (TC5) APB Base Address */ +#define TC6 (0x42003800UL) /**< \brief (TC6) APB Base Address */ +#define TC7 (0x42003C00UL) /**< \brief (TC7) APB Base Address */ +#define TCC0 (0x42002000UL) /**< \brief (TCC0) APB Base Address */ +#define TCC1 (0x42002400UL) /**< \brief (TCC1) APB Base Address */ +#define TCC2 (0x42002800UL) /**< \brief (TCC2) APB Base Address */ +#define WDT (0x40001000UL) /**< \brief (WDT) APB Base Address */ +#else +#define AC ((Ac *)0x42004400UL) /**< \brief (AC) APB Base Address */ +#define AC1 ((Ac *)0x42005400UL) /**< \brief (AC1) APB Base Address */ +#define AC_INST_NUM 2 /**< \brief (AC) Number of instances */ +#define AC_INSTS { AC, AC1 } /**< \brief (AC) Instances List */ + +#define ADC ((Adc *)0x42004000UL) /**< \brief (ADC) APB Base Address */ +#define ADC_INST_NUM 1 /**< \brief (ADC) Number of instances */ +#define ADC_INSTS { ADC } /**< \brief (ADC) Instances List */ + +#define DAC ((Dac *)0x42004800UL) /**< \brief (DAC) APB Base Address */ +#define DAC_INST_NUM 1 /**< \brief (DAC) Number of instances */ +#define DAC_INSTS { DAC } /**< \brief (DAC) Instances List */ + +#define DMAC ((Dmac *)0x41004800UL) /**< \brief (DMAC) APB Base Address */ +#define DMAC_INST_NUM 1 /**< \brief (DMAC) Number of instances */ +#define DMAC_INSTS { DMAC } /**< \brief (DMAC) Instances List */ + +#define DSU ((Dsu *)0x41002000UL) /**< \brief (DSU) APB Base Address */ +#define DSU_INST_NUM 1 /**< \brief (DSU) Number of instances */ +#define DSU_INSTS { DSU } /**< \brief (DSU) Instances List */ + +#define EIC ((Eic *)0x40001800UL) /**< \brief (EIC) APB Base Address */ +#define EIC_INST_NUM 1 /**< \brief (EIC) Number of instances */ +#define EIC_INSTS { EIC } /**< \brief (EIC) Instances List */ + +#define EVSYS ((Evsys *)0x42000400UL) /**< \brief (EVSYS) APB Base Address */ +#define EVSYS_INST_NUM 1 /**< \brief (EVSYS) Number of instances */ +#define EVSYS_INSTS { EVSYS } /**< \brief (EVSYS) Instances List */ + +#define GCLK ((Gclk *)0x40000C00UL) /**< \brief (GCLK) APB Base Address */ +#define GCLK_INST_NUM 1 /**< \brief (GCLK) Number of instances */ +#define GCLK_INSTS { GCLK } /**< \brief (GCLK) Instances List */ + +#define SBMATRIX ((Hmatrixb *)0x41007000UL) /**< \brief (SBMATRIX) APB Base Address */ +#define HMATRIXB_INST_NUM 1 /**< \brief (HMATRIXB) Number of instances */ +#define HMATRIXB_INSTS { SBMATRIX } /**< \brief (HMATRIXB) Instances List */ + +#define MTB ((Mtb *)0x41006000UL) /**< \brief (MTB) APB Base Address */ +#define MTB_INST_NUM 1 /**< \brief (MTB) Number of instances */ +#define MTB_INSTS { MTB } /**< \brief (MTB) Instances List */ + +#define NVMCTRL_AUX3 (0x0080A000UL) /**< \brief (NVMCTRL) AUX3 Base Address */ +#define NVMCTRL ((Nvmctrl *)0x41004000UL) /**< \brief (NVMCTRL) APB Base Address */ +#define NVMCTRL_CAL (0x00800000UL) /**< \brief (NVMCTRL) CAL Base Address */ +#define NVMCTRL_LOCKBIT (0x00802000UL) /**< \brief (NVMCTRL) LOCKBIT Base Address */ +#define NVMCTRL_OTP1 (0x00806000UL) /**< \brief (NVMCTRL) OTP1 Base Address */ +#define NVMCTRL_OTP2 (0x00806008UL) /**< \brief (NVMCTRL) OTP2 Base Address */ +#define NVMCTRL_OTP4 (0x00806020UL) /**< \brief (NVMCTRL) OTP4 Base Address */ +#define NVMCTRL_TEMP_LOG (0x00806030UL) /**< \brief (NVMCTRL) TEMP_LOG Base Address */ +#define NVMCTRL_USER (0x00804000UL) /**< \brief (NVMCTRL) USER Base Address */ +#define NVMCTRL_INST_NUM 1 /**< \brief (NVMCTRL) Number of instances */ +#define NVMCTRL_INSTS { NVMCTRL } /**< \brief (NVMCTRL) Instances List */ + +#define PAC0 ((Pac *)0x40000000UL) /**< \brief (PAC0) APB Base Address */ +#define PAC1 ((Pac *)0x41000000UL) /**< \brief (PAC1) APB Base Address */ +#define PAC2 ((Pac *)0x42000000UL) /**< \brief (PAC2) APB Base Address */ +#define PAC_INST_NUM 3 /**< \brief (PAC) Number of instances */ +#define PAC_INSTS { PAC0, PAC1, PAC2 } /**< \brief (PAC) Instances List */ + +#define PM ((Pm *)0x40000400UL) /**< \brief (PM) APB Base Address */ +#define PM_INST_NUM 1 /**< \brief (PM) Number of instances */ +#define PM_INSTS { PM } /**< \brief (PM) Instances List */ + +#define PORT ((Port *)0x41004400UL) /**< \brief (PORT) APB Base Address */ +#define PORT_IOBUS ((Port *)0x60000000UL) /**< \brief (PORT) IOBUS Base Address */ +#define PORT_INST_NUM 1 /**< \brief (PORT) Number of instances */ +#define PORT_INSTS { PORT } /**< \brief (PORT) Instances List */ + +#define RTC ((Rtc *)0x40001400UL) /**< \brief (RTC) APB Base Address */ +#define RTC_INST_NUM 1 /**< \brief (RTC) Number of instances */ +#define RTC_INSTS { RTC } /**< \brief (RTC) Instances List */ + +#define SERCOM0 ((Sercom *)0x42000800UL) /**< \brief (SERCOM0) APB Base Address */ +#define SERCOM1 ((Sercom *)0x42000C00UL) /**< \brief (SERCOM1) APB Base Address */ +#define SERCOM2 ((Sercom *)0x42001000UL) /**< \brief (SERCOM2) APB Base Address */ +#define SERCOM3 ((Sercom *)0x42001400UL) /**< \brief (SERCOM3) APB Base Address */ +#define SERCOM4 ((Sercom *)0x42001800UL) /**< \brief (SERCOM4) APB Base Address */ +#define SERCOM5 ((Sercom *)0x42001C00UL) /**< \brief (SERCOM5) APB Base Address */ +#define SERCOM_INST_NUM 6 /**< \brief (SERCOM) Number of instances */ +#define SERCOM_INSTS { SERCOM0, SERCOM1, SERCOM2, SERCOM3, SERCOM4, SERCOM5 } /**< \brief (SERCOM) Instances List */ + +#define SYSCTRL ((Sysctrl *)0x40000800UL) /**< \brief (SYSCTRL) APB Base Address */ +#define SYSCTRL_INST_NUM 1 /**< \brief (SYSCTRL) Number of instances */ +#define SYSCTRL_INSTS { SYSCTRL } /**< \brief (SYSCTRL) Instances List */ + +#define TC3 ((Tc *)0x42002C00UL) /**< \brief (TC3) APB Base Address */ +#define TC4 ((Tc *)0x42003000UL) /**< \brief (TC4) APB Base Address */ +#define TC5 ((Tc *)0x42003400UL) /**< \brief (TC5) APB Base Address */ +#define TC6 ((Tc *)0x42003800UL) /**< \brief (TC6) APB Base Address */ +#define TC7 ((Tc *)0x42003C00UL) /**< \brief (TC7) APB Base Address */ +#define TC_INST_NUM 5 /**< \brief (TC) Number of instances */ +#define TC_INSTS { TC3, TC4, TC5, TC6, TC7 } /**< \brief (TC) Instances List */ + +#define TCC0 ((Tcc *)0x42002000UL) /**< \brief (TCC0) APB Base Address */ +#define TCC1 ((Tcc *)0x42002400UL) /**< \brief (TCC1) APB Base Address */ +#define TCC2 ((Tcc *)0x42002800UL) /**< \brief (TCC2) APB Base Address */ +#define TCC_INST_NUM 3 /**< \brief (TCC) Number of instances */ +#define TCC_INSTS { TCC0, TCC1, TCC2 } /**< \brief (TCC) Instances List */ + +#define WDT ((Wdt *)0x40001000UL) /**< \brief (WDT) APB Base Address */ +#define WDT_INST_NUM 1 /**< \brief (WDT) Number of instances */ +#define WDT_INSTS { WDT } /**< \brief (WDT) Instances List */ + +#endif /* (defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */ +/*@}*/ + +/* ************************************************************************** */ +/** PORT DEFINITIONS FOR SAMD21G16L */ +/* ************************************************************************** */ +/** \defgroup SAMD21G16L_port PORT Definitions */ +/*@{*/ + +#include "pio/samd21g16l.h" +/*@}*/ + +/* ************************************************************************** */ +/** MEMORY MAPPING DEFINITIONS FOR SAMD21G16L */ +/* ************************************************************************** */ + +#define FLASH_SIZE 0x10000UL /* 64 kB */ +#define FLASH_PAGE_SIZE 64 +#define FLASH_NB_OF_PAGES 1024 +#define FLASH_USER_PAGE_SIZE 64 +#define HMCRAMC0_SIZE 0x2000UL /* 8 kB */ + +#define FLASH_ADDR (0x00000000u) /**< FLASH base address */ +#define FLASH_USER_PAGE_ADDR (0x00800000u) /**< FLASH_USER_PAGE base address */ +#define HMCRAMC0_ADDR (0x20000000u) /**< HMCRAMC0 base address */ +#define HPB0_ADDR (0x40000000u) /**< HPB0 base address */ +#define HPB1_ADDR (0x41000000u) /**< HPB1 base address */ +#define HPB2_ADDR (0x42000000u) /**< HPB2 base address */ +#define PPB_ADDR (0xE0000000u) /**< PPB base address */ + +#define DSU_DID_RESETVALUE 0x10011457UL +#define EIC_EXTINT_NUM 16 +#define NVMCTRL_RWW_EEPROM_SIZE 0x800UL /* 2 kB */ +#define PORT_GROUPS 2 +#define USB_HOST 0 + +/* ************************************************************************** */ +/** ELECTRICAL DEFINITIONS FOR SAMD21G16L */ +/* ************************************************************************** */ + + +#ifdef __cplusplus +} +#endif + +/*@}*/ + +#endif /* SAMD21G16L_H */ diff --git a/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/utils/cmsis/samd21/include/samd21g17a.h b/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/utils/cmsis/samd21/include/samd21g17a.h new file mode 100644 index 0000000..e85c4c7 --- /dev/null +++ b/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/utils/cmsis/samd21/include/samd21g17a.h @@ -0,0 +1,559 @@ +/** + * \file + * + * \brief Header file for SAMD21G17A + * + * Copyright (c) 2017-2018 Microchip Technology Inc. and its subsidiaries. + * + * \asf_license_start + * + * \page License + * + * Subject to your compliance with these terms, you may use Microchip + * software and any derivatives exclusively with Microchip products. + * It is your responsibility to comply with third party license terms applicable + * to your use of third party software (including open source software) that + * may accompany Microchip software. + * + * THIS SOFTWARE IS SUPPLIED BY MICROCHIP "AS IS". NO WARRANTIES, + * WHETHER EXPRESS, IMPLIED OR STATUTORY, APPLY TO THIS SOFTWARE, + * INCLUDING ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, + * AND FITNESS FOR A PARTICULAR PURPOSE. IN NO EVENT WILL MICROCHIP BE + * LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL OR CONSEQUENTIAL + * LOSS, DAMAGE, COST OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE + * SOFTWARE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE + * POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT + * ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY + * RELATED TO THIS SOFTWARE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, + * THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THIS SOFTWARE. + * + * \asf_license_stop + * + */ + +#ifndef _SAMD21G17A_ +#define _SAMD21G17A_ + +/** + * \ingroup SAMD21_definitions + * \addtogroup SAMD21G17A_definitions SAMD21G17A definitions + * This file defines all structures and symbols for SAMD21G17A: + * - registers and bitfields + * - peripheral base address + * - peripheral ID + * - PIO definitions +*/ +/*@{*/ + +#ifdef __cplusplus + extern "C" { +#endif + +#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) +#include +#ifndef __cplusplus +typedef volatile const uint32_t RoReg; /**< Read only 32-bit register (volatile const unsigned int) */ +typedef volatile const uint16_t RoReg16; /**< Read only 16-bit register (volatile const unsigned int) */ +typedef volatile const uint8_t RoReg8; /**< Read only 8-bit register (volatile const unsigned int) */ +#else +typedef volatile uint32_t RoReg; /**< Read only 32-bit register (volatile const unsigned int) */ +typedef volatile uint16_t RoReg16; /**< Read only 16-bit register (volatile const unsigned int) */ +typedef volatile uint8_t RoReg8; /**< Read only 8-bit register (volatile const unsigned int) */ +#endif +typedef volatile uint32_t WoReg; /**< Write only 32-bit register (volatile unsigned int) */ +typedef volatile uint16_t WoReg16; /**< Write only 16-bit register (volatile unsigned int) */ +typedef volatile uint8_t WoReg8; /**< Write only 8-bit register (volatile unsigned int) */ +typedef volatile uint32_t RwReg; /**< Read-Write 32-bit register (volatile unsigned int) */ +typedef volatile uint16_t RwReg16; /**< Read-Write 16-bit register (volatile unsigned int) */ +typedef volatile uint8_t RwReg8; /**< Read-Write 8-bit register (volatile unsigned int) */ +#define CAST(type, value) ((type *)(value)) +#define REG_ACCESS(type, address) (*(type*)(address)) /**< C code: Register value */ +#else +#define CAST(type, value) (value) +#define REG_ACCESS(type, address) (address) /**< Assembly code: Register address */ +#endif + +/* ************************************************************************** */ +/** CMSIS DEFINITIONS FOR SAMD21G17A */ +/* ************************************************************************** */ +/** \defgroup SAMD21G17A_cmsis CMSIS Definitions */ +/*@{*/ + +/** Interrupt Number Definition */ +typedef enum IRQn +{ + /****** Cortex-M0+ Processor Exceptions Numbers ******************************/ + NonMaskableInt_IRQn = -14,/**< 2 Non Maskable Interrupt */ + HardFault_IRQn = -13,/**< 3 Cortex-M0+ Hard Fault Interrupt */ + SVCall_IRQn = -5, /**< 11 Cortex-M0+ SV Call Interrupt */ + PendSV_IRQn = -2, /**< 14 Cortex-M0+ Pend SV Interrupt */ + SysTick_IRQn = -1, /**< 15 Cortex-M0+ System Tick Interrupt */ + /****** SAMD21G17A-specific Interrupt Numbers ***********************/ + PM_IRQn = 0, /**< 0 SAMD21G17A Power Manager (PM) */ + SYSCTRL_IRQn = 1, /**< 1 SAMD21G17A System Control (SYSCTRL) */ + WDT_IRQn = 2, /**< 2 SAMD21G17A Watchdog Timer (WDT) */ + RTC_IRQn = 3, /**< 3 SAMD21G17A Real-Time Counter (RTC) */ + EIC_IRQn = 4, /**< 4 SAMD21G17A External Interrupt Controller (EIC) */ + NVMCTRL_IRQn = 5, /**< 5 SAMD21G17A Non-Volatile Memory Controller (NVMCTRL) */ + DMAC_IRQn = 6, /**< 6 SAMD21G17A Direct Memory Access Controller (DMAC) */ + USB_IRQn = 7, /**< 7 SAMD21G17A Universal Serial Bus (USB) */ + EVSYS_IRQn = 8, /**< 8 SAMD21G17A Event System Interface (EVSYS) */ + SERCOM0_IRQn = 9, /**< 9 SAMD21G17A Serial Communication Interface 0 (SERCOM0) */ + SERCOM1_IRQn = 10, /**< 10 SAMD21G17A Serial Communication Interface 1 (SERCOM1) */ + SERCOM2_IRQn = 11, /**< 11 SAMD21G17A Serial Communication Interface 2 (SERCOM2) */ + SERCOM3_IRQn = 12, /**< 12 SAMD21G17A Serial Communication Interface 3 (SERCOM3) */ + SERCOM4_IRQn = 13, /**< 13 SAMD21G17A Serial Communication Interface 4 (SERCOM4) */ + SERCOM5_IRQn = 14, /**< 14 SAMD21G17A Serial Communication Interface 5 (SERCOM5) */ + TCC0_IRQn = 15, /**< 15 SAMD21G17A Timer Counter Control 0 (TCC0) */ + TCC1_IRQn = 16, /**< 16 SAMD21G17A Timer Counter Control 1 (TCC1) */ + TCC2_IRQn = 17, /**< 17 SAMD21G17A Timer Counter Control 2 (TCC2) */ + TC3_IRQn = 18, /**< 18 SAMD21G17A Basic Timer Counter 3 (TC3) */ + TC4_IRQn = 19, /**< 19 SAMD21G17A Basic Timer Counter 4 (TC4) */ + TC5_IRQn = 20, /**< 20 SAMD21G17A Basic Timer Counter 5 (TC5) */ + ADC_IRQn = 23, /**< 23 SAMD21G17A Analog Digital Converter (ADC) */ + AC_IRQn = 24, /**< 24 SAMD21G17A Analog Comparators (AC) */ + DAC_IRQn = 25, /**< 25 SAMD21G17A Digital Analog Converter (DAC) */ + PTC_IRQn = 26, /**< 26 SAMD21G17A Peripheral Touch Controller (PTC) */ + I2S_IRQn = 27, /**< 27 SAMD21G17A Inter-IC Sound Interface (I2S) */ + + PERIPH_COUNT_IRQn = 28 /**< Number of peripheral IDs */ +} IRQn_Type; + +typedef struct _DeviceVectors +{ + /* Stack pointer */ + void* pvStack; + + /* Cortex-M handlers */ + void* pfnReset_Handler; + void* pfnNMI_Handler; + void* pfnHardFault_Handler; + void* pvReservedM12; + void* pvReservedM11; + void* pvReservedM10; + void* pvReservedM9; + void* pvReservedM8; + void* pvReservedM7; + void* pvReservedM6; + void* pfnSVC_Handler; + void* pvReservedM4; + void* pvReservedM3; + void* pfnPendSV_Handler; + void* pfnSysTick_Handler; + + /* Peripheral handlers */ + void* pfnPM_Handler; /* 0 Power Manager */ + void* pfnSYSCTRL_Handler; /* 1 System Control */ + void* pfnWDT_Handler; /* 2 Watchdog Timer */ + void* pfnRTC_Handler; /* 3 Real-Time Counter */ + void* pfnEIC_Handler; /* 4 External Interrupt Controller */ + void* pfnNVMCTRL_Handler; /* 5 Non-Volatile Memory Controller */ + void* pfnDMAC_Handler; /* 6 Direct Memory Access Controller */ + void* pfnUSB_Handler; /* 7 Universal Serial Bus */ + void* pfnEVSYS_Handler; /* 8 Event System Interface */ + void* pfnSERCOM0_Handler; /* 9 Serial Communication Interface 0 */ + void* pfnSERCOM1_Handler; /* 10 Serial Communication Interface 1 */ + void* pfnSERCOM2_Handler; /* 11 Serial Communication Interface 2 */ + void* pfnSERCOM3_Handler; /* 12 Serial Communication Interface 3 */ + void* pfnSERCOM4_Handler; /* 13 Serial Communication Interface 4 */ + void* pfnSERCOM5_Handler; /* 14 Serial Communication Interface 5 */ + void* pfnTCC0_Handler; /* 15 Timer Counter Control 0 */ + void* pfnTCC1_Handler; /* 16 Timer Counter Control 1 */ + void* pfnTCC2_Handler; /* 17 Timer Counter Control 2 */ + void* pfnTC3_Handler; /* 18 Basic Timer Counter 3 */ + void* pfnTC4_Handler; /* 19 Basic Timer Counter 4 */ + void* pfnTC5_Handler; /* 20 Basic Timer Counter 5 */ + void* pvReserved21; + void* pvReserved22; + void* pfnADC_Handler; /* 23 Analog Digital Converter */ + void* pfnAC_Handler; /* 24 Analog Comparators */ + void* pfnDAC_Handler; /* 25 Digital Analog Converter */ + void* pfnPTC_Handler; /* 26 Peripheral Touch Controller */ + void* pfnI2S_Handler; /* 27 Inter-IC Sound Interface */ + void* pvReserved28; +} DeviceVectors; + +/* Cortex-M0+ processor handlers */ +void Reset_Handler ( void ); +void NMI_Handler ( void ); +void HardFault_Handler ( void ); +void SVC_Handler ( void ); +void PendSV_Handler ( void ); +void SysTick_Handler ( void ); + +/* Peripherals handlers */ +void PM_Handler ( void ); +void SYSCTRL_Handler ( void ); +void WDT_Handler ( void ); +void RTC_Handler ( void ); +void EIC_Handler ( void ); +void NVMCTRL_Handler ( void ); +void DMAC_Handler ( void ); +void USB_Handler ( void ); +void EVSYS_Handler ( void ); +void SERCOM0_Handler ( void ); +void SERCOM1_Handler ( void ); +void SERCOM2_Handler ( void ); +void SERCOM3_Handler ( void ); +void SERCOM4_Handler ( void ); +void SERCOM5_Handler ( void ); +void TCC0_Handler ( void ); +void TCC1_Handler ( void ); +void TCC2_Handler ( void ); +void TC3_Handler ( void ); +void TC4_Handler ( void ); +void TC5_Handler ( void ); +void ADC_Handler ( void ); +void AC_Handler ( void ); +void DAC_Handler ( void ); +void PTC_Handler ( void ); +void I2S_Handler ( void ); + +/* + * \brief Configuration of the Cortex-M0+ Processor and Core Peripherals + */ + +#define LITTLE_ENDIAN 1 +#define __CM0PLUS_REV 1 /*!< Core revision r0p1 */ +#define __MPU_PRESENT 0 /*!< MPU present or not */ +#define __NVIC_PRIO_BITS 2 /*!< Number of bits used for Priority Levels */ +#define __VTOR_PRESENT 1 /*!< VTOR present or not */ +#define __Vendor_SysTickConfig 0 /*!< Set to 1 if different SysTick Config is used */ + +/** + * \brief CMSIS includes + */ + +#include +#if !defined DONT_USE_CMSIS_INIT +#include "system_samd21.h" +#endif /* DONT_USE_CMSIS_INIT */ + +/*@}*/ + +/* ************************************************************************** */ +/** SOFTWARE PERIPHERAL API DEFINITION FOR SAMD21G17A */ +/* ************************************************************************** */ +/** \defgroup SAMD21G17A_api Peripheral Software API */ +/*@{*/ + +#include "component/ac.h" +#include "component/adc.h" +#include "component/dac.h" +#include "component/dmac.h" +#include "component/dsu.h" +#include "component/eic.h" +#include "component/evsys.h" +#include "component/gclk.h" +#include "component/hmatrixb.h" +#include "component/i2s.h" +#include "component/mtb.h" +#include "component/nvmctrl.h" +#include "component/pac.h" +#include "component/pm.h" +#include "component/port.h" +#include "component/rtc.h" +#include "component/sercom.h" +#include "component/sysctrl.h" +#include "component/tc.h" +#include "component/tcc.h" +#include "component/usb.h" +#include "component/wdt.h" +/*@}*/ + +/* ************************************************************************** */ +/** REGISTERS ACCESS DEFINITIONS FOR SAMD21G17A */ +/* ************************************************************************** */ +/** \defgroup SAMD21G17A_reg Registers Access Definitions */ +/*@{*/ + +#include "instance/ac.h" +#include "instance/adc.h" +#include "instance/dac.h" +#include "instance/dmac.h" +#include "instance/dsu.h" +#include "instance/eic.h" +#include "instance/evsys.h" +#include "instance/gclk.h" +#include "instance/sbmatrix.h" +#include "instance/i2s.h" +#include "instance/mtb.h" +#include "instance/nvmctrl.h" +#include "instance/pac0.h" +#include "instance/pac1.h" +#include "instance/pac2.h" +#include "instance/pm.h" +#include "instance/port.h" +#include "instance/rtc.h" +#include "instance/sercom0.h" +#include "instance/sercom1.h" +#include "instance/sercom2.h" +#include "instance/sercom3.h" +#include "instance/sercom4.h" +#include "instance/sercom5.h" +#include "instance/sysctrl.h" +#include "instance/tc3.h" +#include "instance/tc4.h" +#include "instance/tc5.h" +#include "instance/tcc0.h" +#include "instance/tcc1.h" +#include "instance/tcc2.h" +#include "instance/usb.h" +#include "instance/wdt.h" +/*@}*/ + +/* ************************************************************************** */ +/** PERIPHERAL ID DEFINITIONS FOR SAMD21G17A */ +/* ************************************************************************** */ +/** \defgroup SAMD21G17A_id Peripheral Ids Definitions */ +/*@{*/ + +// Peripheral instances on HPB0 bridge +#define ID_PAC0 0 /**< \brief Peripheral Access Controller 0 (PAC0) */ +#define ID_PM 1 /**< \brief Power Manager (PM) */ +#define ID_SYSCTRL 2 /**< \brief System Control (SYSCTRL) */ +#define ID_GCLK 3 /**< \brief Generic Clock Generator (GCLK) */ +#define ID_WDT 4 /**< \brief Watchdog Timer (WDT) */ +#define ID_RTC 5 /**< \brief Real-Time Counter (RTC) */ +#define ID_EIC 6 /**< \brief External Interrupt Controller (EIC) */ + +// Peripheral instances on HPB1 bridge +#define ID_PAC1 32 /**< \brief Peripheral Access Controller 1 (PAC1) */ +#define ID_DSU 33 /**< \brief Device Service Unit (DSU) */ +#define ID_NVMCTRL 34 /**< \brief Non-Volatile Memory Controller (NVMCTRL) */ +#define ID_PORT 35 /**< \brief Port Module (PORT) */ +#define ID_DMAC 36 /**< \brief Direct Memory Access Controller (DMAC) */ +#define ID_USB 37 /**< \brief Universal Serial Bus (USB) */ +#define ID_MTB 38 /**< \brief Cortex-M0+ Micro-Trace Buffer (MTB) */ +#define ID_SBMATRIX 39 /**< \brief HSB Matrix (SBMATRIX) */ + +// Peripheral instances on HPB2 bridge +#define ID_PAC2 64 /**< \brief Peripheral Access Controller 2 (PAC2) */ +#define ID_EVSYS 65 /**< \brief Event System Interface (EVSYS) */ +#define ID_SERCOM0 66 /**< \brief Serial Communication Interface 0 (SERCOM0) */ +#define ID_SERCOM1 67 /**< \brief Serial Communication Interface 1 (SERCOM1) */ +#define ID_SERCOM2 68 /**< \brief Serial Communication Interface 2 (SERCOM2) */ +#define ID_SERCOM3 69 /**< \brief Serial Communication Interface 3 (SERCOM3) */ +#define ID_SERCOM4 70 /**< \brief Serial Communication Interface 4 (SERCOM4) */ +#define ID_SERCOM5 71 /**< \brief Serial Communication Interface 5 (SERCOM5) */ +#define ID_TCC0 72 /**< \brief Timer Counter Control 0 (TCC0) */ +#define ID_TCC1 73 /**< \brief Timer Counter Control 1 (TCC1) */ +#define ID_TCC2 74 /**< \brief Timer Counter Control 2 (TCC2) */ +#define ID_TC3 75 /**< \brief Basic Timer Counter 3 (TC3) */ +#define ID_TC4 76 /**< \brief Basic Timer Counter 4 (TC4) */ +#define ID_TC5 77 /**< \brief Basic Timer Counter 5 (TC5) */ +#define ID_ADC 80 /**< \brief Analog Digital Converter (ADC) */ +#define ID_AC 81 /**< \brief Analog Comparators (AC) */ +#define ID_DAC 82 /**< \brief Digital Analog Converter (DAC) */ +#define ID_PTC 83 /**< \brief Peripheral Touch Controller (PTC) */ +#define ID_I2S 84 /**< \brief Inter-IC Sound Interface (I2S) */ + +#define ID_PERIPH_COUNT 85 /**< \brief Max number of peripheral IDs */ +/*@}*/ + +/* ************************************************************************** */ +/** BASE ADDRESS DEFINITIONS FOR SAMD21G17A */ +/* ************************************************************************** */ +/** \defgroup SAMD21G17A_base Peripheral Base Address Definitions */ +/*@{*/ + +#if defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__) +#define AC (0x42004400UL) /**< \brief (AC) APB Base Address */ +#define ADC (0x42004000UL) /**< \brief (ADC) APB Base Address */ +#define DAC (0x42004800UL) /**< \brief (DAC) APB Base Address */ +#define DMAC (0x41004800UL) /**< \brief (DMAC) APB Base Address */ +#define DSU (0x41002000UL) /**< \brief (DSU) APB Base Address */ +#define EIC (0x40001800UL) /**< \brief (EIC) APB Base Address */ +#define EVSYS (0x42000400UL) /**< \brief (EVSYS) APB Base Address */ +#define GCLK (0x40000C00UL) /**< \brief (GCLK) APB Base Address */ +#define SBMATRIX (0x41007000UL) /**< \brief (SBMATRIX) APB Base Address */ +#define I2S (0x42005000UL) /**< \brief (I2S) APB Base Address */ +#define MTB (0x41006000UL) /**< \brief (MTB) APB Base Address */ +#define NVMCTRL (0x41004000UL) /**< \brief (NVMCTRL) APB Base Address */ +#define NVMCTRL_CAL (0x00800000UL) /**< \brief (NVMCTRL) CAL Base Address */ +#define NVMCTRL_LOCKBIT (0x00802000UL) /**< \brief (NVMCTRL) LOCKBIT Base Address */ +#define NVMCTRL_OTP1 (0x00806000UL) /**< \brief (NVMCTRL) OTP1 Base Address */ +#define NVMCTRL_OTP2 (0x00806008UL) /**< \brief (NVMCTRL) OTP2 Base Address */ +#define NVMCTRL_OTP4 (0x00806020UL) /**< \brief (NVMCTRL) OTP4 Base Address */ +#define NVMCTRL_TEMP_LOG (0x00806030UL) /**< \brief (NVMCTRL) TEMP_LOG Base Address */ +#define NVMCTRL_USER (0x00804000UL) /**< \brief (NVMCTRL) USER Base Address */ +#define PAC0 (0x40000000UL) /**< \brief (PAC0) APB Base Address */ +#define PAC1 (0x41000000UL) /**< \brief (PAC1) APB Base Address */ +#define PAC2 (0x42000000UL) /**< \brief (PAC2) APB Base Address */ +#define PM (0x40000400UL) /**< \brief (PM) APB Base Address */ +#define PORT (0x41004400UL) /**< \brief (PORT) APB Base Address */ +#define PORT_IOBUS (0x60000000UL) /**< \brief (PORT) IOBUS Base Address */ +#define RTC (0x40001400UL) /**< \brief (RTC) APB Base Address */ +#define SERCOM0 (0x42000800UL) /**< \brief (SERCOM0) APB Base Address */ +#define SERCOM1 (0x42000C00UL) /**< \brief (SERCOM1) APB Base Address */ +#define SERCOM2 (0x42001000UL) /**< \brief (SERCOM2) APB Base Address */ +#define SERCOM3 (0x42001400UL) /**< \brief (SERCOM3) APB Base Address */ +#define SERCOM4 (0x42001800UL) /**< \brief (SERCOM4) APB Base Address */ +#define SERCOM5 (0x42001C00UL) /**< \brief (SERCOM5) APB Base Address */ +#define SYSCTRL (0x40000800UL) /**< \brief (SYSCTRL) APB Base Address */ +#define TC3 (0x42002C00UL) /**< \brief (TC3) APB Base Address */ +#define TC4 (0x42003000UL) /**< \brief (TC4) APB Base Address */ +#define TC5 (0x42003400UL) /**< \brief (TC5) APB Base Address */ +#define TCC0 (0x42002000UL) /**< \brief (TCC0) APB Base Address */ +#define TCC1 (0x42002400UL) /**< \brief (TCC1) APB Base Address */ +#define TCC2 (0x42002800UL) /**< \brief (TCC2) APB Base Address */ +#define USB (0x41005000UL) /**< \brief (USB) APB Base Address */ +#define WDT (0x40001000UL) /**< \brief (WDT) APB Base Address */ +#else +#define AC ((Ac *)0x42004400UL) /**< \brief (AC) APB Base Address */ +#define AC_INST_NUM 1 /**< \brief (AC) Number of instances */ +#define AC_INSTS { AC } /**< \brief (AC) Instances List */ + +#define ADC ((Adc *)0x42004000UL) /**< \brief (ADC) APB Base Address */ +#define ADC_INST_NUM 1 /**< \brief (ADC) Number of instances */ +#define ADC_INSTS { ADC } /**< \brief (ADC) Instances List */ + +#define DAC ((Dac *)0x42004800UL) /**< \brief (DAC) APB Base Address */ +#define DAC_INST_NUM 1 /**< \brief (DAC) Number of instances */ +#define DAC_INSTS { DAC } /**< \brief (DAC) Instances List */ + +#define DMAC ((Dmac *)0x41004800UL) /**< \brief (DMAC) APB Base Address */ +#define DMAC_INST_NUM 1 /**< \brief (DMAC) Number of instances */ +#define DMAC_INSTS { DMAC } /**< \brief (DMAC) Instances List */ + +#define DSU ((Dsu *)0x41002000UL) /**< \brief (DSU) APB Base Address */ +#define DSU_INST_NUM 1 /**< \brief (DSU) Number of instances */ +#define DSU_INSTS { DSU } /**< \brief (DSU) Instances List */ + +#define EIC ((Eic *)0x40001800UL) /**< \brief (EIC) APB Base Address */ +#define EIC_INST_NUM 1 /**< \brief (EIC) Number of instances */ +#define EIC_INSTS { EIC } /**< \brief (EIC) Instances List */ + +#define EVSYS ((Evsys *)0x42000400UL) /**< \brief (EVSYS) APB Base Address */ +#define EVSYS_INST_NUM 1 /**< \brief (EVSYS) Number of instances */ +#define EVSYS_INSTS { EVSYS } /**< \brief (EVSYS) Instances List */ + +#define GCLK ((Gclk *)0x40000C00UL) /**< \brief (GCLK) APB Base Address */ +#define GCLK_INST_NUM 1 /**< \brief (GCLK) Number of instances */ +#define GCLK_INSTS { GCLK } /**< \brief (GCLK) Instances List */ + +#define SBMATRIX ((Hmatrixb *)0x41007000UL) /**< \brief (SBMATRIX) APB Base Address */ +#define HMATRIXB_INST_NUM 1 /**< \brief (HMATRIXB) Number of instances */ +#define HMATRIXB_INSTS { SBMATRIX } /**< \brief (HMATRIXB) Instances List */ + +#define I2S ((I2s *)0x42005000UL) /**< \brief (I2S) APB Base Address */ +#define I2S_INST_NUM 1 /**< \brief (I2S) Number of instances */ +#define I2S_INSTS { I2S } /**< \brief (I2S) Instances List */ + +#define MTB ((Mtb *)0x41006000UL) /**< \brief (MTB) APB Base Address */ +#define MTB_INST_NUM 1 /**< \brief (MTB) Number of instances */ +#define MTB_INSTS { MTB } /**< \brief (MTB) Instances List */ + +#define NVMCTRL ((Nvmctrl *)0x41004000UL) /**< \brief (NVMCTRL) APB Base Address */ +#define NVMCTRL_CAL (0x00800000UL) /**< \brief (NVMCTRL) CAL Base Address */ +#define NVMCTRL_LOCKBIT (0x00802000UL) /**< \brief (NVMCTRL) LOCKBIT Base Address */ +#define NVMCTRL_OTP1 (0x00806000UL) /**< \brief (NVMCTRL) OTP1 Base Address */ +#define NVMCTRL_OTP2 (0x00806008UL) /**< \brief (NVMCTRL) OTP2 Base Address */ +#define NVMCTRL_OTP4 (0x00806020UL) /**< \brief (NVMCTRL) OTP4 Base Address */ +#define NVMCTRL_TEMP_LOG (0x00806030UL) /**< \brief (NVMCTRL) TEMP_LOG Base Address */ +#define NVMCTRL_USER (0x00804000UL) /**< \brief (NVMCTRL) USER Base Address */ +#define NVMCTRL_INST_NUM 1 /**< \brief (NVMCTRL) Number of instances */ +#define NVMCTRL_INSTS { NVMCTRL } /**< \brief (NVMCTRL) Instances List */ + +#define PAC0 ((Pac *)0x40000000UL) /**< \brief (PAC0) APB Base Address */ +#define PAC1 ((Pac *)0x41000000UL) /**< \brief (PAC1) APB Base Address */ +#define PAC2 ((Pac *)0x42000000UL) /**< \brief (PAC2) APB Base Address */ +#define PAC_INST_NUM 3 /**< \brief (PAC) Number of instances */ +#define PAC_INSTS { PAC0, PAC1, PAC2 } /**< \brief (PAC) Instances List */ + +#define PM ((Pm *)0x40000400UL) /**< \brief (PM) APB Base Address */ +#define PM_INST_NUM 1 /**< \brief (PM) Number of instances */ +#define PM_INSTS { PM } /**< \brief (PM) Instances List */ + +#define PORT ((Port *)0x41004400UL) /**< \brief (PORT) APB Base Address */ +#define PORT_IOBUS ((Port *)0x60000000UL) /**< \brief (PORT) IOBUS Base Address */ +#define PORT_INST_NUM 1 /**< \brief (PORT) Number of instances */ +#define PORT_INSTS { PORT } /**< \brief (PORT) Instances List */ + +#define PTC_GCLK_ID 34 +#define PTC_INST_NUM 1 /**< \brief (PTC) Number of instances */ +#define PTC_INSTS { PTC } /**< \brief (PTC) Instances List */ + +#define RTC ((Rtc *)0x40001400UL) /**< \brief (RTC) APB Base Address */ +#define RTC_INST_NUM 1 /**< \brief (RTC) Number of instances */ +#define RTC_INSTS { RTC } /**< \brief (RTC) Instances List */ + +#define SERCOM0 ((Sercom *)0x42000800UL) /**< \brief (SERCOM0) APB Base Address */ +#define SERCOM1 ((Sercom *)0x42000C00UL) /**< \brief (SERCOM1) APB Base Address */ +#define SERCOM2 ((Sercom *)0x42001000UL) /**< \brief (SERCOM2) APB Base Address */ +#define SERCOM3 ((Sercom *)0x42001400UL) /**< \brief (SERCOM3) APB Base Address */ +#define SERCOM4 ((Sercom *)0x42001800UL) /**< \brief (SERCOM4) APB Base Address */ +#define SERCOM5 ((Sercom *)0x42001C00UL) /**< \brief (SERCOM5) APB Base Address */ +#define SERCOM_INST_NUM 6 /**< \brief (SERCOM) Number of instances */ +#define SERCOM_INSTS { SERCOM0, SERCOM1, SERCOM2, SERCOM3, SERCOM4, SERCOM5 } /**< \brief (SERCOM) Instances List */ + +#define SYSCTRL ((Sysctrl *)0x40000800UL) /**< \brief (SYSCTRL) APB Base Address */ +#define SYSCTRL_INST_NUM 1 /**< \brief (SYSCTRL) Number of instances */ +#define SYSCTRL_INSTS { SYSCTRL } /**< \brief (SYSCTRL) Instances List */ + +#define TC3 ((Tc *)0x42002C00UL) /**< \brief (TC3) APB Base Address */ +#define TC4 ((Tc *)0x42003000UL) /**< \brief (TC4) APB Base Address */ +#define TC5 ((Tc *)0x42003400UL) /**< \brief (TC5) APB Base Address */ +#define TC_INST_NUM 3 /**< \brief (TC) Number of instances */ +#define TC_INSTS { TC3, TC4, TC5 } /**< \brief (TC) Instances List */ + +#define TCC0 ((Tcc *)0x42002000UL) /**< \brief (TCC0) APB Base Address */ +#define TCC1 ((Tcc *)0x42002400UL) /**< \brief (TCC1) APB Base Address */ +#define TCC2 ((Tcc *)0x42002800UL) /**< \brief (TCC2) APB Base Address */ +#define TCC_INST_NUM 3 /**< \brief (TCC) Number of instances */ +#define TCC_INSTS { TCC0, TCC1, TCC2 } /**< \brief (TCC) Instances List */ + +#define USB ((Usb *)0x41005000UL) /**< \brief (USB) APB Base Address */ +#define USB_INST_NUM 1 /**< \brief (USB) Number of instances */ +#define USB_INSTS { USB } /**< \brief (USB) Instances List */ + +#define WDT ((Wdt *)0x40001000UL) /**< \brief (WDT) APB Base Address */ +#define WDT_INST_NUM 1 /**< \brief (WDT) Number of instances */ +#define WDT_INSTS { WDT } /**< \brief (WDT) Instances List */ + +#endif /* (defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */ +/*@}*/ + +/* ************************************************************************** */ +/** PORT DEFINITIONS FOR SAMD21G17A */ +/* ************************************************************************** */ +/** \defgroup SAMD21G17A_port PORT Definitions */ +/*@{*/ + +#include "pio/samd21g17a.h" +/*@}*/ + +/* ************************************************************************** */ +/** MEMORY MAPPING DEFINITIONS FOR SAMD21G17A */ +/* ************************************************************************** */ + +#define FLASH_SIZE 0x20000UL /* 128 kB */ +#define FLASH_PAGE_SIZE 64 +#define FLASH_NB_OF_PAGES 2048 +#define FLASH_USER_PAGE_SIZE 64 +#define HMCRAMC0_SIZE 0x4000UL /* 16 kB */ + +#define FLASH_ADDR (0x00000000u) /**< FLASH base address */ +#define FLASH_USER_PAGE_ADDR (0x00800000u) /**< FLASH_USER_PAGE base address */ +#define HMCRAMC0_ADDR (0x20000000u) /**< HMCRAMC0 base address */ +#define HPB0_ADDR (0x40000000u) /**< HPB0 base address */ +#define HPB1_ADDR (0x41000000u) /**< HPB1 base address */ +#define HPB2_ADDR (0x42000000u) /**< HPB2 base address */ +#define PPB_ADDR (0xE0000000u) /**< PPB base address */ + +#define DSU_DID_RESETVALUE 0x10010006UL +#define EIC_EXTINT_NUM 16 +#define PORT_GROUPS 2 + +/* ************************************************************************** */ +/** ELECTRICAL DEFINITIONS FOR SAMD21G17A */ +/* ************************************************************************** */ + + +#ifdef __cplusplus +} +#endif + +/*@}*/ + +#endif /* SAMD21G17A_H */ diff --git a/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/utils/cmsis/samd21/include/samd21g17au.h b/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/utils/cmsis/samd21/include/samd21g17au.h new file mode 100644 index 0000000..192c332 --- /dev/null +++ b/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/utils/cmsis/samd21/include/samd21g17au.h @@ -0,0 +1,571 @@ +/** + * \file + * + * \brief Header file for SAMD21G17AU + * + * Copyright (c) 2017-2018 Microchip Technology Inc. and its subsidiaries. + * + * \asf_license_start + * + * \page License + * + * Subject to your compliance with these terms, you may use Microchip + * software and any derivatives exclusively with Microchip products. + * It is your responsibility to comply with third party license terms applicable + * to your use of third party software (including open source software) that + * may accompany Microchip software. + * + * THIS SOFTWARE IS SUPPLIED BY MICROCHIP "AS IS". NO WARRANTIES, + * WHETHER EXPRESS, IMPLIED OR STATUTORY, APPLY TO THIS SOFTWARE, + * INCLUDING ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, + * AND FITNESS FOR A PARTICULAR PURPOSE. IN NO EVENT WILL MICROCHIP BE + * LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL OR CONSEQUENTIAL + * LOSS, DAMAGE, COST OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE + * SOFTWARE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE + * POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT + * ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY + * RELATED TO THIS SOFTWARE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, + * THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THIS SOFTWARE. + * + * \asf_license_stop + * + */ + +#ifndef _SAMD21G17AU_ +#define _SAMD21G17AU_ + +/** + * \ingroup SAMD21_definitions + * \addtogroup SAMD21G17AU_definitions SAMD21G17AU definitions + * This file defines all structures and symbols for SAMD21G17AU: + * - registers and bitfields + * - peripheral base address + * - peripheral ID + * - PIO definitions +*/ +/*@{*/ + +#ifdef __cplusplus + extern "C" { +#endif + +#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) +#include +#ifndef __cplusplus +typedef volatile const uint32_t RoReg; /**< Read only 32-bit register (volatile const unsigned int) */ +typedef volatile const uint16_t RoReg16; /**< Read only 16-bit register (volatile const unsigned int) */ +typedef volatile const uint8_t RoReg8; /**< Read only 8-bit register (volatile const unsigned int) */ +#else +typedef volatile uint32_t RoReg; /**< Read only 32-bit register (volatile const unsigned int) */ +typedef volatile uint16_t RoReg16; /**< Read only 16-bit register (volatile const unsigned int) */ +typedef volatile uint8_t RoReg8; /**< Read only 8-bit register (volatile const unsigned int) */ +#endif +typedef volatile uint32_t WoReg; /**< Write only 32-bit register (volatile unsigned int) */ +typedef volatile uint16_t WoReg16; /**< Write only 16-bit register (volatile unsigned int) */ +typedef volatile uint8_t WoReg8; /**< Write only 8-bit register (volatile unsigned int) */ +typedef volatile uint32_t RwReg; /**< Read-Write 32-bit register (volatile unsigned int) */ +typedef volatile uint16_t RwReg16; /**< Read-Write 16-bit register (volatile unsigned int) */ +typedef volatile uint8_t RwReg8; /**< Read-Write 8-bit register (volatile unsigned int) */ +#define CAST(type, value) ((type *)(value)) +#define REG_ACCESS(type, address) (*(type*)(address)) /**< C code: Register value */ +#else +#define CAST(type, value) (value) +#define REG_ACCESS(type, address) (address) /**< Assembly code: Register address */ +#endif + +/* ************************************************************************** */ +/** CMSIS DEFINITIONS FOR SAMD21G17AU */ +/* ************************************************************************** */ +/** \defgroup SAMD21G17AU_cmsis CMSIS Definitions */ +/*@{*/ + +/** Interrupt Number Definition */ +typedef enum IRQn +{ + /****** Cortex-M0+ Processor Exceptions Numbers ******************************/ + NonMaskableInt_IRQn = -14,/**< 2 Non Maskable Interrupt */ + HardFault_IRQn = -13,/**< 3 Cortex-M0+ Hard Fault Interrupt */ + SVCall_IRQn = -5, /**< 11 Cortex-M0+ SV Call Interrupt */ + PendSV_IRQn = -2, /**< 14 Cortex-M0+ Pend SV Interrupt */ + SysTick_IRQn = -1, /**< 15 Cortex-M0+ System Tick Interrupt */ + /****** SAMD21G17AU-specific Interrupt Numbers ***********************/ + PM_IRQn = 0, /**< 0 SAMD21G17AU Power Manager (PM) */ + SYSCTRL_IRQn = 1, /**< 1 SAMD21G17AU System Control (SYSCTRL) */ + WDT_IRQn = 2, /**< 2 SAMD21G17AU Watchdog Timer (WDT) */ + RTC_IRQn = 3, /**< 3 SAMD21G17AU Real-Time Counter (RTC) */ + EIC_IRQn = 4, /**< 4 SAMD21G17AU External Interrupt Controller (EIC) */ + NVMCTRL_IRQn = 5, /**< 5 SAMD21G17AU Non-Volatile Memory Controller (NVMCTRL) */ + DMAC_IRQn = 6, /**< 6 SAMD21G17AU Direct Memory Access Controller (DMAC) */ + USB_IRQn = 7, /**< 7 SAMD21G17AU Universal Serial Bus (USB) */ + EVSYS_IRQn = 8, /**< 8 SAMD21G17AU Event System Interface (EVSYS) */ + SERCOM0_IRQn = 9, /**< 9 SAMD21G17AU Serial Communication Interface 0 (SERCOM0) */ + SERCOM1_IRQn = 10, /**< 10 SAMD21G17AU Serial Communication Interface 1 (SERCOM1) */ + SERCOM2_IRQn = 11, /**< 11 SAMD21G17AU Serial Communication Interface 2 (SERCOM2) */ + SERCOM3_IRQn = 12, /**< 12 SAMD21G17AU Serial Communication Interface 3 (SERCOM3) */ + SERCOM4_IRQn = 13, /**< 13 SAMD21G17AU Serial Communication Interface 4 (SERCOM4) */ + SERCOM5_IRQn = 14, /**< 14 SAMD21G17AU Serial Communication Interface 5 (SERCOM5) */ + TCC0_IRQn = 15, /**< 15 SAMD21G17AU Timer Counter Control 0 (TCC0) */ + TCC1_IRQn = 16, /**< 16 SAMD21G17AU Timer Counter Control 1 (TCC1) */ + TCC2_IRQn = 17, /**< 17 SAMD21G17AU Timer Counter Control 2 (TCC2) */ + TC3_IRQn = 18, /**< 18 SAMD21G17AU Basic Timer Counter 3 (TC3) */ + TC4_IRQn = 19, /**< 19 SAMD21G17AU Basic Timer Counter 4 (TC4) */ + TC5_IRQn = 20, /**< 20 SAMD21G17AU Basic Timer Counter 5 (TC5) */ + TC6_IRQn = 21, /**< 21 SAMD21G17AU Basic Timer Counter 6 (TC6) */ + TC7_IRQn = 22, /**< 22 SAMD21G17AU Basic Timer Counter 7 (TC7) */ + ADC_IRQn = 23, /**< 23 SAMD21G17AU Analog Digital Converter (ADC) */ + AC_IRQn = 24, /**< 24 SAMD21G17AU Analog Comparators (AC) */ + DAC_IRQn = 25, /**< 25 SAMD21G17AU Digital Analog Converter (DAC) */ + PTC_IRQn = 26, /**< 26 SAMD21G17AU Peripheral Touch Controller (PTC) */ + I2S_IRQn = 27, /**< 27 SAMD21G17AU Inter-IC Sound Interface (I2S) */ + + PERIPH_COUNT_IRQn = 28 /**< Number of peripheral IDs */ +} IRQn_Type; + +typedef struct _DeviceVectors +{ + /* Stack pointer */ + void* pvStack; + + /* Cortex-M handlers */ + void* pfnReset_Handler; + void* pfnNMI_Handler; + void* pfnHardFault_Handler; + void* pvReservedM12; + void* pvReservedM11; + void* pvReservedM10; + void* pvReservedM9; + void* pvReservedM8; + void* pvReservedM7; + void* pvReservedM6; + void* pfnSVC_Handler; + void* pvReservedM4; + void* pvReservedM3; + void* pfnPendSV_Handler; + void* pfnSysTick_Handler; + + /* Peripheral handlers */ + void* pfnPM_Handler; /* 0 Power Manager */ + void* pfnSYSCTRL_Handler; /* 1 System Control */ + void* pfnWDT_Handler; /* 2 Watchdog Timer */ + void* pfnRTC_Handler; /* 3 Real-Time Counter */ + void* pfnEIC_Handler; /* 4 External Interrupt Controller */ + void* pfnNVMCTRL_Handler; /* 5 Non-Volatile Memory Controller */ + void* pfnDMAC_Handler; /* 6 Direct Memory Access Controller */ + void* pfnUSB_Handler; /* 7 Universal Serial Bus */ + void* pfnEVSYS_Handler; /* 8 Event System Interface */ + void* pfnSERCOM0_Handler; /* 9 Serial Communication Interface 0 */ + void* pfnSERCOM1_Handler; /* 10 Serial Communication Interface 1 */ + void* pfnSERCOM2_Handler; /* 11 Serial Communication Interface 2 */ + void* pfnSERCOM3_Handler; /* 12 Serial Communication Interface 3 */ + void* pfnSERCOM4_Handler; /* 13 Serial Communication Interface 4 */ + void* pfnSERCOM5_Handler; /* 14 Serial Communication Interface 5 */ + void* pfnTCC0_Handler; /* 15 Timer Counter Control 0 */ + void* pfnTCC1_Handler; /* 16 Timer Counter Control 1 */ + void* pfnTCC2_Handler; /* 17 Timer Counter Control 2 */ + void* pfnTC3_Handler; /* 18 Basic Timer Counter 3 */ + void* pfnTC4_Handler; /* 19 Basic Timer Counter 4 */ + void* pfnTC5_Handler; /* 20 Basic Timer Counter 5 */ + void* pfnTC6_Handler; /* 21 Basic Timer Counter 6 */ + void* pfnTC7_Handler; /* 22 Basic Timer Counter 7 */ + void* pfnADC_Handler; /* 23 Analog Digital Converter */ + void* pfnAC_Handler; /* 24 Analog Comparators */ + void* pfnDAC_Handler; /* 25 Digital Analog Converter */ + void* pfnPTC_Handler; /* 26 Peripheral Touch Controller */ + void* pfnI2S_Handler; /* 27 Inter-IC Sound Interface */ + void* pvReserved28; +} DeviceVectors; + +/* Cortex-M0+ processor handlers */ +void Reset_Handler ( void ); +void NMI_Handler ( void ); +void HardFault_Handler ( void ); +void SVC_Handler ( void ); +void PendSV_Handler ( void ); +void SysTick_Handler ( void ); + +/* Peripherals handlers */ +void PM_Handler ( void ); +void SYSCTRL_Handler ( void ); +void WDT_Handler ( void ); +void RTC_Handler ( void ); +void EIC_Handler ( void ); +void NVMCTRL_Handler ( void ); +void DMAC_Handler ( void ); +void USB_Handler ( void ); +void EVSYS_Handler ( void ); +void SERCOM0_Handler ( void ); +void SERCOM1_Handler ( void ); +void SERCOM2_Handler ( void ); +void SERCOM3_Handler ( void ); +void SERCOM4_Handler ( void ); +void SERCOM5_Handler ( void ); +void TCC0_Handler ( void ); +void TCC1_Handler ( void ); +void TCC2_Handler ( void ); +void TC3_Handler ( void ); +void TC4_Handler ( void ); +void TC5_Handler ( void ); +void TC6_Handler ( void ); +void TC7_Handler ( void ); +void ADC_Handler ( void ); +void AC_Handler ( void ); +void DAC_Handler ( void ); +void PTC_Handler ( void ); +void I2S_Handler ( void ); + +/* + * \brief Configuration of the Cortex-M0+ Processor and Core Peripherals + */ + +#define LITTLE_ENDIAN 1 +#define __CM0PLUS_REV 1 /*!< Core revision r0p1 */ +#define __MPU_PRESENT 0 /*!< MPU present or not */ +#define __NVIC_PRIO_BITS 2 /*!< Number of bits used for Priority Levels */ +#define __VTOR_PRESENT 1 /*!< VTOR present or not */ +#define __Vendor_SysTickConfig 0 /*!< Set to 1 if different SysTick Config is used */ + +/** + * \brief CMSIS includes + */ + +#include +#if !defined DONT_USE_CMSIS_INIT +#include "system_samd21.h" +#endif /* DONT_USE_CMSIS_INIT */ + +/*@}*/ + +/* ************************************************************************** */ +/** SOFTWARE PERIPHERAL API DEFINITION FOR SAMD21G17AU */ +/* ************************************************************************** */ +/** \defgroup SAMD21G17AU_api Peripheral Software API */ +/*@{*/ + +#include "component/ac.h" +#include "component/adc.h" +#include "component/dac.h" +#include "component/dmac.h" +#include "component/dsu.h" +#include "component/eic.h" +#include "component/evsys.h" +#include "component/gclk.h" +#include "component/hmatrixb.h" +#include "component/i2s.h" +#include "component/mtb.h" +#include "component/nvmctrl.h" +#include "component/pac.h" +#include "component/pm.h" +#include "component/port.h" +#include "component/rtc.h" +#include "component/sercom.h" +#include "component/sysctrl.h" +#include "component/tc.h" +#include "component/tcc.h" +#include "component/usb.h" +#include "component/wdt.h" +/*@}*/ + +/* ************************************************************************** */ +/** REGISTERS ACCESS DEFINITIONS FOR SAMD21G17AU */ +/* ************************************************************************** */ +/** \defgroup SAMD21G17AU_reg Registers Access Definitions */ +/*@{*/ + +#include "instance/ac.h" +#include "instance/adc.h" +#include "instance/dac.h" +#include "instance/dmac.h" +#include "instance/dsu.h" +#include "instance/eic.h" +#include "instance/evsys.h" +#include "instance/gclk.h" +#include "instance/sbmatrix.h" +#include "instance/i2s.h" +#include "instance/mtb.h" +#include "instance/nvmctrl.h" +#include "instance/pac0.h" +#include "instance/pac1.h" +#include "instance/pac2.h" +#include "instance/pm.h" +#include "instance/port.h" +#include "instance/rtc.h" +#include "instance/sercom0.h" +#include "instance/sercom1.h" +#include "instance/sercom2.h" +#include "instance/sercom3.h" +#include "instance/sercom4.h" +#include "instance/sercom5.h" +#include "instance/sysctrl.h" +#include "instance/tc3.h" +#include "instance/tc4.h" +#include "instance/tc5.h" +#include "instance/tc6.h" +#include "instance/tc7.h" +#include "instance/tcc0.h" +#include "instance/tcc1.h" +#include "instance/tcc2.h" +#include "instance/usb.h" +#include "instance/wdt.h" +/*@}*/ + +/* ************************************************************************** */ +/** PERIPHERAL ID DEFINITIONS FOR SAMD21G17AU */ +/* ************************************************************************** */ +/** \defgroup SAMD21G17AU_id Peripheral Ids Definitions */ +/*@{*/ + +// Peripheral instances on HPB0 bridge +#define ID_PAC0 0 /**< \brief Peripheral Access Controller 0 (PAC0) */ +#define ID_PM 1 /**< \brief Power Manager (PM) */ +#define ID_SYSCTRL 2 /**< \brief System Control (SYSCTRL) */ +#define ID_GCLK 3 /**< \brief Generic Clock Generator (GCLK) */ +#define ID_WDT 4 /**< \brief Watchdog Timer (WDT) */ +#define ID_RTC 5 /**< \brief Real-Time Counter (RTC) */ +#define ID_EIC 6 /**< \brief External Interrupt Controller (EIC) */ + +// Peripheral instances on HPB1 bridge +#define ID_PAC1 32 /**< \brief Peripheral Access Controller 1 (PAC1) */ +#define ID_DSU 33 /**< \brief Device Service Unit (DSU) */ +#define ID_NVMCTRL 34 /**< \brief Non-Volatile Memory Controller (NVMCTRL) */ +#define ID_PORT 35 /**< \brief Port Module (PORT) */ +#define ID_DMAC 36 /**< \brief Direct Memory Access Controller (DMAC) */ +#define ID_USB 37 /**< \brief Universal Serial Bus (USB) */ +#define ID_MTB 38 /**< \brief Cortex-M0+ Micro-Trace Buffer (MTB) */ +#define ID_SBMATRIX 39 /**< \brief HSB Matrix (SBMATRIX) */ + +// Peripheral instances on HPB2 bridge +#define ID_PAC2 64 /**< \brief Peripheral Access Controller 2 (PAC2) */ +#define ID_EVSYS 65 /**< \brief Event System Interface (EVSYS) */ +#define ID_SERCOM0 66 /**< \brief Serial Communication Interface 0 (SERCOM0) */ +#define ID_SERCOM1 67 /**< \brief Serial Communication Interface 1 (SERCOM1) */ +#define ID_SERCOM2 68 /**< \brief Serial Communication Interface 2 (SERCOM2) */ +#define ID_SERCOM3 69 /**< \brief Serial Communication Interface 3 (SERCOM3) */ +#define ID_SERCOM4 70 /**< \brief Serial Communication Interface 4 (SERCOM4) */ +#define ID_SERCOM5 71 /**< \brief Serial Communication Interface 5 (SERCOM5) */ +#define ID_TCC0 72 /**< \brief Timer Counter Control 0 (TCC0) */ +#define ID_TCC1 73 /**< \brief Timer Counter Control 1 (TCC1) */ +#define ID_TCC2 74 /**< \brief Timer Counter Control 2 (TCC2) */ +#define ID_TC3 75 /**< \brief Basic Timer Counter 3 (TC3) */ +#define ID_TC4 76 /**< \brief Basic Timer Counter 4 (TC4) */ +#define ID_TC5 77 /**< \brief Basic Timer Counter 5 (TC5) */ +#define ID_TC6 78 /**< \brief Basic Timer Counter 6 (TC6) */ +#define ID_TC7 79 /**< \brief Basic Timer Counter 7 (TC7) */ +#define ID_ADC 80 /**< \brief Analog Digital Converter (ADC) */ +#define ID_AC 81 /**< \brief Analog Comparators (AC) */ +#define ID_DAC 82 /**< \brief Digital Analog Converter (DAC) */ +#define ID_PTC 83 /**< \brief Peripheral Touch Controller (PTC) */ +#define ID_I2S 84 /**< \brief Inter-IC Sound Interface (I2S) */ + +#define ID_PERIPH_COUNT 85 /**< \brief Max number of peripheral IDs */ +/*@}*/ + +/* ************************************************************************** */ +/** BASE ADDRESS DEFINITIONS FOR SAMD21G17AU */ +/* ************************************************************************** */ +/** \defgroup SAMD21G17AU_base Peripheral Base Address Definitions */ +/*@{*/ + +#if defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__) +#define AC (0x42004400UL) /**< \brief (AC) APB Base Address */ +#define ADC (0x42004000UL) /**< \brief (ADC) APB Base Address */ +#define DAC (0x42004800UL) /**< \brief (DAC) APB Base Address */ +#define DMAC (0x41004800UL) /**< \brief (DMAC) APB Base Address */ +#define DSU (0x41002000UL) /**< \brief (DSU) APB Base Address */ +#define EIC (0x40001800UL) /**< \brief (EIC) APB Base Address */ +#define EVSYS (0x42000400UL) /**< \brief (EVSYS) APB Base Address */ +#define GCLK (0x40000C00UL) /**< \brief (GCLK) APB Base Address */ +#define SBMATRIX (0x41007000UL) /**< \brief (SBMATRIX) APB Base Address */ +#define I2S (0x42005000UL) /**< \brief (I2S) APB Base Address */ +#define MTB (0x41006000UL) /**< \brief (MTB) APB Base Address */ +#define NVMCTRL (0x41004000UL) /**< \brief (NVMCTRL) APB Base Address */ +#define NVMCTRL_CAL (0x00800000UL) /**< \brief (NVMCTRL) CAL Base Address */ +#define NVMCTRL_LOCKBIT (0x00802000UL) /**< \brief (NVMCTRL) LOCKBIT Base Address */ +#define NVMCTRL_OTP1 (0x00806000UL) /**< \brief (NVMCTRL) OTP1 Base Address */ +#define NVMCTRL_OTP2 (0x00806008UL) /**< \brief (NVMCTRL) OTP2 Base Address */ +#define NVMCTRL_OTP4 (0x00806020UL) /**< \brief (NVMCTRL) OTP4 Base Address */ +#define NVMCTRL_TEMP_LOG (0x00806030UL) /**< \brief (NVMCTRL) TEMP_LOG Base Address */ +#define NVMCTRL_USER (0x00804000UL) /**< \brief (NVMCTRL) USER Base Address */ +#define PAC0 (0x40000000UL) /**< \brief (PAC0) APB Base Address */ +#define PAC1 (0x41000000UL) /**< \brief (PAC1) APB Base Address */ +#define PAC2 (0x42000000UL) /**< \brief (PAC2) APB Base Address */ +#define PM (0x40000400UL) /**< \brief (PM) APB Base Address */ +#define PORT (0x41004400UL) /**< \brief (PORT) APB Base Address */ +#define PORT_IOBUS (0x60000000UL) /**< \brief (PORT) IOBUS Base Address */ +#define RTC (0x40001400UL) /**< \brief (RTC) APB Base Address */ +#define SERCOM0 (0x42000800UL) /**< \brief (SERCOM0) APB Base Address */ +#define SERCOM1 (0x42000C00UL) /**< \brief (SERCOM1) APB Base Address */ +#define SERCOM2 (0x42001000UL) /**< \brief (SERCOM2) APB Base Address */ +#define SERCOM3 (0x42001400UL) /**< \brief (SERCOM3) APB Base Address */ +#define SERCOM4 (0x42001800UL) /**< \brief (SERCOM4) APB Base Address */ +#define SERCOM5 (0x42001C00UL) /**< \brief (SERCOM5) APB Base Address */ +#define SYSCTRL (0x40000800UL) /**< \brief (SYSCTRL) APB Base Address */ +#define TC3 (0x42002C00UL) /**< \brief (TC3) APB Base Address */ +#define TC4 (0x42003000UL) /**< \brief (TC4) APB Base Address */ +#define TC5 (0x42003400UL) /**< \brief (TC5) APB Base Address */ +#define TC6 (0x42003800UL) /**< \brief (TC6) APB Base Address */ +#define TC7 (0x42003C00UL) /**< \brief (TC7) APB Base Address */ +#define TCC0 (0x42002000UL) /**< \brief (TCC0) APB Base Address */ +#define TCC1 (0x42002400UL) /**< \brief (TCC1) APB Base Address */ +#define TCC2 (0x42002800UL) /**< \brief (TCC2) APB Base Address */ +#define USB (0x41005000UL) /**< \brief (USB) APB Base Address */ +#define WDT (0x40001000UL) /**< \brief (WDT) APB Base Address */ +#else +#define AC ((Ac *)0x42004400UL) /**< \brief (AC) APB Base Address */ +#define AC_INST_NUM 1 /**< \brief (AC) Number of instances */ +#define AC_INSTS { AC } /**< \brief (AC) Instances List */ + +#define ADC ((Adc *)0x42004000UL) /**< \brief (ADC) APB Base Address */ +#define ADC_INST_NUM 1 /**< \brief (ADC) Number of instances */ +#define ADC_INSTS { ADC } /**< \brief (ADC) Instances List */ + +#define DAC ((Dac *)0x42004800UL) /**< \brief (DAC) APB Base Address */ +#define DAC_INST_NUM 1 /**< \brief (DAC) Number of instances */ +#define DAC_INSTS { DAC } /**< \brief (DAC) Instances List */ + +#define DMAC ((Dmac *)0x41004800UL) /**< \brief (DMAC) APB Base Address */ +#define DMAC_INST_NUM 1 /**< \brief (DMAC) Number of instances */ +#define DMAC_INSTS { DMAC } /**< \brief (DMAC) Instances List */ + +#define DSU ((Dsu *)0x41002000UL) /**< \brief (DSU) APB Base Address */ +#define DSU_INST_NUM 1 /**< \brief (DSU) Number of instances */ +#define DSU_INSTS { DSU } /**< \brief (DSU) Instances List */ + +#define EIC ((Eic *)0x40001800UL) /**< \brief (EIC) APB Base Address */ +#define EIC_INST_NUM 1 /**< \brief (EIC) Number of instances */ +#define EIC_INSTS { EIC } /**< \brief (EIC) Instances List */ + +#define EVSYS ((Evsys *)0x42000400UL) /**< \brief (EVSYS) APB Base Address */ +#define EVSYS_INST_NUM 1 /**< \brief (EVSYS) Number of instances */ +#define EVSYS_INSTS { EVSYS } /**< \brief (EVSYS) Instances List */ + +#define GCLK ((Gclk *)0x40000C00UL) /**< \brief (GCLK) APB Base Address */ +#define GCLK_INST_NUM 1 /**< \brief (GCLK) Number of instances */ +#define GCLK_INSTS { GCLK } /**< \brief (GCLK) Instances List */ + +#define SBMATRIX ((Hmatrixb *)0x41007000UL) /**< \brief (SBMATRIX) APB Base Address */ +#define HMATRIXB_INST_NUM 1 /**< \brief (HMATRIXB) Number of instances */ +#define HMATRIXB_INSTS { SBMATRIX } /**< \brief (HMATRIXB) Instances List */ + +#define I2S ((I2s *)0x42005000UL) /**< \brief (I2S) APB Base Address */ +#define I2S_INST_NUM 1 /**< \brief (I2S) Number of instances */ +#define I2S_INSTS { I2S } /**< \brief (I2S) Instances List */ + +#define MTB ((Mtb *)0x41006000UL) /**< \brief (MTB) APB Base Address */ +#define MTB_INST_NUM 1 /**< \brief (MTB) Number of instances */ +#define MTB_INSTS { MTB } /**< \brief (MTB) Instances List */ + +#define NVMCTRL ((Nvmctrl *)0x41004000UL) /**< \brief (NVMCTRL) APB Base Address */ +#define NVMCTRL_CAL (0x00800000UL) /**< \brief (NVMCTRL) CAL Base Address */ +#define NVMCTRL_LOCKBIT (0x00802000UL) /**< \brief (NVMCTRL) LOCKBIT Base Address */ +#define NVMCTRL_OTP1 (0x00806000UL) /**< \brief (NVMCTRL) OTP1 Base Address */ +#define NVMCTRL_OTP2 (0x00806008UL) /**< \brief (NVMCTRL) OTP2 Base Address */ +#define NVMCTRL_OTP4 (0x00806020UL) /**< \brief (NVMCTRL) OTP4 Base Address */ +#define NVMCTRL_TEMP_LOG (0x00806030UL) /**< \brief (NVMCTRL) TEMP_LOG Base Address */ +#define NVMCTRL_USER (0x00804000UL) /**< \brief (NVMCTRL) USER Base Address */ +#define NVMCTRL_INST_NUM 1 /**< \brief (NVMCTRL) Number of instances */ +#define NVMCTRL_INSTS { NVMCTRL } /**< \brief (NVMCTRL) Instances List */ + +#define PAC0 ((Pac *)0x40000000UL) /**< \brief (PAC0) APB Base Address */ +#define PAC1 ((Pac *)0x41000000UL) /**< \brief (PAC1) APB Base Address */ +#define PAC2 ((Pac *)0x42000000UL) /**< \brief (PAC2) APB Base Address */ +#define PAC_INST_NUM 3 /**< \brief (PAC) Number of instances */ +#define PAC_INSTS { PAC0, PAC1, PAC2 } /**< \brief (PAC) Instances List */ + +#define PM ((Pm *)0x40000400UL) /**< \brief (PM) APB Base Address */ +#define PM_INST_NUM 1 /**< \brief (PM) Number of instances */ +#define PM_INSTS { PM } /**< \brief (PM) Instances List */ + +#define PORT ((Port *)0x41004400UL) /**< \brief (PORT) APB Base Address */ +#define PORT_IOBUS ((Port *)0x60000000UL) /**< \brief (PORT) IOBUS Base Address */ +#define PORT_INST_NUM 1 /**< \brief (PORT) Number of instances */ +#define PORT_INSTS { PORT } /**< \brief (PORT) Instances List */ + +#define PTC_GCLK_ID 34 +#define PTC_INST_NUM 1 /**< \brief (PTC) Number of instances */ +#define PTC_INSTS { PTC } /**< \brief (PTC) Instances List */ + +#define RTC ((Rtc *)0x40001400UL) /**< \brief (RTC) APB Base Address */ +#define RTC_INST_NUM 1 /**< \brief (RTC) Number of instances */ +#define RTC_INSTS { RTC } /**< \brief (RTC) Instances List */ + +#define SERCOM0 ((Sercom *)0x42000800UL) /**< \brief (SERCOM0) APB Base Address */ +#define SERCOM1 ((Sercom *)0x42000C00UL) /**< \brief (SERCOM1) APB Base Address */ +#define SERCOM2 ((Sercom *)0x42001000UL) /**< \brief (SERCOM2) APB Base Address */ +#define SERCOM3 ((Sercom *)0x42001400UL) /**< \brief (SERCOM3) APB Base Address */ +#define SERCOM4 ((Sercom *)0x42001800UL) /**< \brief (SERCOM4) APB Base Address */ +#define SERCOM5 ((Sercom *)0x42001C00UL) /**< \brief (SERCOM5) APB Base Address */ +#define SERCOM_INST_NUM 6 /**< \brief (SERCOM) Number of instances */ +#define SERCOM_INSTS { SERCOM0, SERCOM1, SERCOM2, SERCOM3, SERCOM4, SERCOM5 } /**< \brief (SERCOM) Instances List */ + +#define SYSCTRL ((Sysctrl *)0x40000800UL) /**< \brief (SYSCTRL) APB Base Address */ +#define SYSCTRL_INST_NUM 1 /**< \brief (SYSCTRL) Number of instances */ +#define SYSCTRL_INSTS { SYSCTRL } /**< \brief (SYSCTRL) Instances List */ + +#define TC3 ((Tc *)0x42002C00UL) /**< \brief (TC3) APB Base Address */ +#define TC4 ((Tc *)0x42003000UL) /**< \brief (TC4) APB Base Address */ +#define TC5 ((Tc *)0x42003400UL) /**< \brief (TC5) APB Base Address */ +#define TC6 ((Tc *)0x42003800UL) /**< \brief (TC6) APB Base Address */ +#define TC7 ((Tc *)0x42003C00UL) /**< \brief (TC7) APB Base Address */ +#define TC_INST_NUM 5 /**< \brief (TC) Number of instances */ +#define TC_INSTS { TC3, TC4, TC5, TC6, TC7 } /**< \brief (TC) Instances List */ + +#define TCC0 ((Tcc *)0x42002000UL) /**< \brief (TCC0) APB Base Address */ +#define TCC1 ((Tcc *)0x42002400UL) /**< \brief (TCC1) APB Base Address */ +#define TCC2 ((Tcc *)0x42002800UL) /**< \brief (TCC2) APB Base Address */ +#define TCC_INST_NUM 3 /**< \brief (TCC) Number of instances */ +#define TCC_INSTS { TCC0, TCC1, TCC2 } /**< \brief (TCC) Instances List */ + +#define USB ((Usb *)0x41005000UL) /**< \brief (USB) APB Base Address */ +#define USB_INST_NUM 1 /**< \brief (USB) Number of instances */ +#define USB_INSTS { USB } /**< \brief (USB) Instances List */ + +#define WDT ((Wdt *)0x40001000UL) /**< \brief (WDT) APB Base Address */ +#define WDT_INST_NUM 1 /**< \brief (WDT) Number of instances */ +#define WDT_INSTS { WDT } /**< \brief (WDT) Instances List */ + +#endif /* (defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */ +/*@}*/ + +/* ************************************************************************** */ +/** PORT DEFINITIONS FOR SAMD21G17AU */ +/* ************************************************************************** */ +/** \defgroup SAMD21G17AU_port PORT Definitions */ +/*@{*/ + +#include "pio/samd21g17au.h" +/*@}*/ + +/* ************************************************************************** */ +/** MEMORY MAPPING DEFINITIONS FOR SAMD21G17AU */ +/* ************************************************************************** */ + +#define FLASH_SIZE 0x20000UL /* 128 kB */ +#define FLASH_PAGE_SIZE 64 +#define FLASH_NB_OF_PAGES 2048 +#define FLASH_USER_PAGE_SIZE 64 +#define HMCRAMC0_SIZE 0x4000UL /* 16 kB */ + +#define FLASH_ADDR (0x00000000u) /**< FLASH base address */ +#define FLASH_USER_PAGE_ADDR (0x00800000u) /**< FLASH_USER_PAGE base address */ +#define HMCRAMC0_ADDR (0x20000000u) /**< HMCRAMC0 base address */ +#define HPB0_ADDR (0x40000000u) /**< HPB0 base address */ +#define HPB1_ADDR (0x41000000u) /**< HPB1 base address */ +#define HPB2_ADDR (0x42000000u) /**< HPB2 base address */ +#define PPB_ADDR (0xE0000000u) /**< PPB base address */ + +#define DSU_DID_RESETVALUE 0x10010010UL +#define EIC_EXTINT_NUM 16 +#define PORT_GROUPS 2 + +/* ************************************************************************** */ +/** ELECTRICAL DEFINITIONS FOR SAMD21G17AU */ +/* ************************************************************************** */ + + +#ifdef __cplusplus +} +#endif + +/*@}*/ + +#endif /* SAMD21G17AU_H */ diff --git a/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/utils/cmsis/samd21/include/samd21g17d.h b/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/utils/cmsis/samd21/include/samd21g17d.h new file mode 100644 index 0000000..2d4fb6e --- /dev/null +++ b/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/utils/cmsis/samd21/include/samd21g17d.h @@ -0,0 +1,586 @@ +/** + * \file + * + * \brief Header file for SAMD21G17D + * + * Copyright (c) 2018 Microchip Technology Inc. and its subsidiaries. + * + * \asf_license_start + * + * \page License + * + * Subject to your compliance with these terms, you may use Microchip + * software and any derivatives exclusively with Microchip products. + * It is your responsibility to comply with third party license terms applicable + * to your use of third party software (including open source software) that + * may accompany Microchip software. + * + * THIS SOFTWARE IS SUPPLIED BY MICROCHIP "AS IS". NO WARRANTIES, + * WHETHER EXPRESS, IMPLIED OR STATUTORY, APPLY TO THIS SOFTWARE, + * INCLUDING ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, + * AND FITNESS FOR A PARTICULAR PURPOSE. IN NO EVENT WILL MICROCHIP BE + * LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL OR CONSEQUENTIAL + * LOSS, DAMAGE, COST OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE + * SOFTWARE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE + * POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT + * ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY + * RELATED TO THIS SOFTWARE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, + * THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THIS SOFTWARE. + * + * \asf_license_stop + * + */ + +#ifndef _SAMD21G17D_ +#define _SAMD21G17D_ + +/** + * \ingroup SAMD21_definitions + * \addtogroup SAMD21G17D_definitions SAMD21G17D definitions + * This file defines all structures and symbols for SAMD21G17D: + * - registers and bitfields + * - peripheral base address + * - peripheral ID + * - PIO definitions +*/ +/*@{*/ + +#ifdef __cplusplus + extern "C" { +#endif + +#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) +#include +#ifndef __cplusplus +typedef volatile const uint32_t RoReg; /**< Read only 32-bit register (volatile const unsigned int) */ +typedef volatile const uint16_t RoReg16; /**< Read only 16-bit register (volatile const unsigned int) */ +typedef volatile const uint8_t RoReg8; /**< Read only 8-bit register (volatile const unsigned int) */ +#else +typedef volatile uint32_t RoReg; /**< Read only 32-bit register (volatile const unsigned int) */ +typedef volatile uint16_t RoReg16; /**< Read only 16-bit register (volatile const unsigned int) */ +typedef volatile uint8_t RoReg8; /**< Read only 8-bit register (volatile const unsigned int) */ +#endif +typedef volatile uint32_t WoReg; /**< Write only 32-bit register (volatile unsigned int) */ +typedef volatile uint16_t WoReg16; /**< Write only 16-bit register (volatile unsigned int) */ +typedef volatile uint8_t WoReg8; /**< Write only 8-bit register (volatile unsigned int) */ +typedef volatile uint32_t RwReg; /**< Read-Write 32-bit register (volatile unsigned int) */ +typedef volatile uint16_t RwReg16; /**< Read-Write 16-bit register (volatile unsigned int) */ +typedef volatile uint8_t RwReg8; /**< Read-Write 8-bit register (volatile unsigned int) */ +#endif + +#if !defined(SKIP_INTEGER_LITERALS) +#if defined(_U_) || defined(_L_) || defined(_UL_) + #error "Integer Literals macros already defined elsewhere" +#endif + +#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) +/* Macros that deal with adding suffixes to integer literal constants for C/C++ */ +#define _U_(x) x ## U /**< C code: Unsigned integer literal constant value */ +#define _L_(x) x ## L /**< C code: Long integer literal constant value */ +#define _UL_(x) x ## UL /**< C code: Unsigned Long integer literal constant value */ +#else /* Assembler */ +#define _U_(x) x /**< Assembler: Unsigned integer literal constant value */ +#define _L_(x) x /**< Assembler: Long integer literal constant value */ +#define _UL_(x) x /**< Assembler: Unsigned Long integer literal constant value */ +#endif /* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */ +#endif /* SKIP_INTEGER_LITERALS */ + +/* ************************************************************************** */ +/** CMSIS DEFINITIONS FOR SAMD21G17D */ +/* ************************************************************************** */ +/** \defgroup SAMD21G17D_cmsis CMSIS Definitions */ +/*@{*/ + +/** Interrupt Number Definition */ +typedef enum IRQn +{ + /****** Cortex-M0+ Processor Exceptions Numbers ******************************/ + NonMaskableInt_IRQn = -14,/**< 2 Non Maskable Interrupt */ + HardFault_IRQn = -13,/**< 3 Cortex-M0+ Hard Fault Interrupt */ + SVCall_IRQn = -5, /**< 11 Cortex-M0+ SV Call Interrupt */ + PendSV_IRQn = -2, /**< 14 Cortex-M0+ Pend SV Interrupt */ + SysTick_IRQn = -1, /**< 15 Cortex-M0+ System Tick Interrupt */ + /****** SAMD21G17D-specific Interrupt Numbers ***********************/ + PM_IRQn = 0, /**< 0 SAMD21G17D Power Manager (PM) */ + SYSCTRL_IRQn = 1, /**< 1 SAMD21G17D System Control (SYSCTRL) */ + WDT_IRQn = 2, /**< 2 SAMD21G17D Watchdog Timer (WDT) */ + RTC_IRQn = 3, /**< 3 SAMD21G17D Real-Time Counter (RTC) */ + EIC_IRQn = 4, /**< 4 SAMD21G17D External Interrupt Controller (EIC) */ + NVMCTRL_IRQn = 5, /**< 5 SAMD21G17D Non-Volatile Memory Controller (NVMCTRL) */ + DMAC_IRQn = 6, /**< 6 SAMD21G17D Direct Memory Access Controller (DMAC) */ + USB_IRQn = 7, /**< 7 SAMD21G17D Universal Serial Bus (USB) */ + EVSYS_IRQn = 8, /**< 8 SAMD21G17D Event System Interface (EVSYS) */ + SERCOM0_IRQn = 9, /**< 9 SAMD21G17D Serial Communication Interface 0 (SERCOM0) */ + SERCOM1_IRQn = 10, /**< 10 SAMD21G17D Serial Communication Interface 1 (SERCOM1) */ + SERCOM2_IRQn = 11, /**< 11 SAMD21G17D Serial Communication Interface 2 (SERCOM2) */ + SERCOM3_IRQn = 12, /**< 12 SAMD21G17D Serial Communication Interface 3 (SERCOM3) */ + SERCOM4_IRQn = 13, /**< 13 SAMD21G17D Serial Communication Interface 4 (SERCOM4) */ + SERCOM5_IRQn = 14, /**< 14 SAMD21G17D Serial Communication Interface 5 (SERCOM5) */ + TCC0_IRQn = 15, /**< 15 SAMD21G17D Timer Counter Control 0 (TCC0) */ + TCC1_IRQn = 16, /**< 16 SAMD21G17D Timer Counter Control 1 (TCC1) */ + TCC2_IRQn = 17, /**< 17 SAMD21G17D Timer Counter Control 2 (TCC2) */ + TC3_IRQn = 18, /**< 18 SAMD21G17D Basic Timer Counter 3 (TC3) */ + TC4_IRQn = 19, /**< 19 SAMD21G17D Basic Timer Counter 4 (TC4) */ + TC5_IRQn = 20, /**< 20 SAMD21G17D Basic Timer Counter 5 (TC5) */ + ADC_IRQn = 23, /**< 23 SAMD21G17D Analog Digital Converter (ADC) */ + AC_IRQn = 24, /**< 24 SAMD21G17D Analog Comparators (AC) */ + DAC_IRQn = 25, /**< 25 SAMD21G17D Digital Analog Converter (DAC) */ + PTC_IRQn = 26, /**< 26 SAMD21G17D Peripheral Touch Controller (PTC) */ + I2S_IRQn = 27, /**< 27 SAMD21G17D Inter-IC Sound Interface (I2S) */ + TCC3_IRQn = 29, /**< 29 SAMD21G17D Timer Counter Control 3 (TCC3) */ + + PERIPH_COUNT_IRQn = 30 /**< Number of peripheral IDs */ +} IRQn_Type; + +typedef struct _DeviceVectors +{ + /* Stack pointer */ + void* pvStack; + + /* Cortex-M handlers */ + void* pfnReset_Handler; + void* pfnNMI_Handler; + void* pfnHardFault_Handler; + void* pvReservedM12; + void* pvReservedM11; + void* pvReservedM10; + void* pvReservedM9; + void* pvReservedM8; + void* pvReservedM7; + void* pvReservedM6; + void* pfnSVC_Handler; + void* pvReservedM4; + void* pvReservedM3; + void* pfnPendSV_Handler; + void* pfnSysTick_Handler; + + /* Peripheral handlers */ + void* pfnPM_Handler; /* 0 Power Manager */ + void* pfnSYSCTRL_Handler; /* 1 System Control */ + void* pfnWDT_Handler; /* 2 Watchdog Timer */ + void* pfnRTC_Handler; /* 3 Real-Time Counter */ + void* pfnEIC_Handler; /* 4 External Interrupt Controller */ + void* pfnNVMCTRL_Handler; /* 5 Non-Volatile Memory Controller */ + void* pfnDMAC_Handler; /* 6 Direct Memory Access Controller */ + void* pfnUSB_Handler; /* 7 Universal Serial Bus */ + void* pfnEVSYS_Handler; /* 8 Event System Interface */ + void* pfnSERCOM0_Handler; /* 9 Serial Communication Interface 0 */ + void* pfnSERCOM1_Handler; /* 10 Serial Communication Interface 1 */ + void* pfnSERCOM2_Handler; /* 11 Serial Communication Interface 2 */ + void* pfnSERCOM3_Handler; /* 12 Serial Communication Interface 3 */ + void* pfnSERCOM4_Handler; /* 13 Serial Communication Interface 4 */ + void* pfnSERCOM5_Handler; /* 14 Serial Communication Interface 5 */ + void* pfnTCC0_Handler; /* 15 Timer Counter Control 0 */ + void* pfnTCC1_Handler; /* 16 Timer Counter Control 1 */ + void* pfnTCC2_Handler; /* 17 Timer Counter Control 2 */ + void* pfnTC3_Handler; /* 18 Basic Timer Counter 3 */ + void* pfnTC4_Handler; /* 19 Basic Timer Counter 4 */ + void* pfnTC5_Handler; /* 20 Basic Timer Counter 5 */ + void* pvReserved21; + void* pvReserved22; + void* pfnADC_Handler; /* 23 Analog Digital Converter */ + void* pfnAC_Handler; /* 24 Analog Comparators */ + void* pfnDAC_Handler; /* 25 Digital Analog Converter */ + void* pfnPTC_Handler; /* 26 Peripheral Touch Controller */ + void* pfnI2S_Handler; /* 27 Inter-IC Sound Interface */ + void* pvReserved28; + void* pfnTCC3_Handler; /* 29 Timer Counter Control 3 */ +} DeviceVectors; + +/* Cortex-M0+ processor handlers */ +void Reset_Handler ( void ); +void NMI_Handler ( void ); +void HardFault_Handler ( void ); +void SVC_Handler ( void ); +void PendSV_Handler ( void ); +void SysTick_Handler ( void ); + +/* Peripherals handlers */ +void PM_Handler ( void ); +void SYSCTRL_Handler ( void ); +void WDT_Handler ( void ); +void RTC_Handler ( void ); +void EIC_Handler ( void ); +void NVMCTRL_Handler ( void ); +void DMAC_Handler ( void ); +void USB_Handler ( void ); +void EVSYS_Handler ( void ); +void SERCOM0_Handler ( void ); +void SERCOM1_Handler ( void ); +void SERCOM2_Handler ( void ); +void SERCOM3_Handler ( void ); +void SERCOM4_Handler ( void ); +void SERCOM5_Handler ( void ); +void TCC0_Handler ( void ); +void TCC1_Handler ( void ); +void TCC2_Handler ( void ); +void TC3_Handler ( void ); +void TC4_Handler ( void ); +void TC5_Handler ( void ); +void ADC_Handler ( void ); +void AC_Handler ( void ); +void DAC_Handler ( void ); +void PTC_Handler ( void ); +void I2S_Handler ( void ); +void TCC3_Handler ( void ); + +/* + * \brief Configuration of the Cortex-M0+ Processor and Core Peripherals + */ + +#define LITTLE_ENDIAN 1 +#define __CM0PLUS_REV 1 /*!< Core revision r0p1 */ +#define __MPU_PRESENT 0 /*!< MPU present or not */ +#define __NVIC_PRIO_BITS 2 /*!< Number of bits used for Priority Levels */ +#define __VTOR_PRESENT 1 /*!< VTOR present or not */ +#define __Vendor_SysTickConfig 0 /*!< Set to 1 if different SysTick Config is used */ + +/** + * \brief CMSIS includes + */ + +#include +#if !defined DONT_USE_CMSIS_INIT +#include "system_samd21.h" +#endif /* DONT_USE_CMSIS_INIT */ + +/*@}*/ + +/* ************************************************************************** */ +/** SOFTWARE PERIPHERAL API DEFINITION FOR SAMD21G17D */ +/* ************************************************************************** */ +/** \defgroup SAMD21G17D_api Peripheral Software API */ +/*@{*/ + +#include "component/ac.h" +#include "component/adc.h" +#include "component/dac.h" +#include "component/dmac.h" +#include "component/dsu.h" +#include "component/eic.h" +#include "component/evsys_variant_d.h" +#include "component/gclk.h" +#include "component/hmatrixb.h" +#include "component/i2s.h" +#include "component/mtb.h" +#include "component/nvmctrl_variant_d.h" +#include "component/pac.h" +#include "component/pm_variant_d.h" +#include "component/port.h" +#include "component/rtc.h" +#include "component/sercom.h" +#include "component/sysctrl.h" +#include "component/tc.h" +#include "component/tcc_variant_d.h" +#include "component/usb.h" +#include "component/wdt.h" +/*@}*/ + +/* ************************************************************************** */ +/** REGISTERS ACCESS DEFINITIONS FOR SAMD21G17D */ +/* ************************************************************************** */ +/** \defgroup SAMD21G17D_reg Registers Access Definitions */ +/*@{*/ + +#include "instance/ac.h" +#include "instance/adc.h" +#include "instance/dac.h" +#include "instance/dmac.h" +#include "instance/dsu.h" +#include "instance/eic.h" +#include "instance/evsys_variant_d.h" +#include "instance/gclk.h" +#include "instance/sbmatrix.h" +#include "instance/i2s.h" +#include "instance/mtb.h" +#include "instance/nvmctrl_variant_d.h" +#include "instance/pac0.h" +#include "instance/pac1.h" +#include "instance/pac2.h" +#include "instance/pm.h" +#include "instance/port_variant_d.h" +#include "instance/rtc.h" +#include "instance/sercom0.h" +#include "instance/sercom1.h" +#include "instance/sercom2.h" +#include "instance/sercom3.h" +#include "instance/sercom4.h" +#include "instance/sercom5.h" +#include "instance/sysctrl.h" +#include "instance/tc3.h" +#include "instance/tc4.h" +#include "instance/tc5.h" +#include "instance/tcc0.h" +#include "instance/tcc1.h" +#include "instance/tcc2.h" +#include "instance/tcc3.h" +#include "instance/usb.h" +#include "instance/wdt.h" +/*@}*/ + +/* ************************************************************************** */ +/** PERIPHERAL ID DEFINITIONS FOR SAMD21G17D */ +/* ************************************************************************** */ +/** \defgroup SAMD21G17D_id Peripheral Ids Definitions */ +/*@{*/ + +// Peripheral instances on HPB0 bridge +#define ID_PAC0 0 /**< \brief Peripheral Access Controller 0 (PAC0) */ +#define ID_PM 1 /**< \brief Power Manager (PM) */ +#define ID_SYSCTRL 2 /**< \brief System Control (SYSCTRL) */ +#define ID_GCLK 3 /**< \brief Generic Clock Generator (GCLK) */ +#define ID_WDT 4 /**< \brief Watchdog Timer (WDT) */ +#define ID_RTC 5 /**< \brief Real-Time Counter (RTC) */ +#define ID_EIC 6 /**< \brief External Interrupt Controller (EIC) */ + +// Peripheral instances on HPB1 bridge +#define ID_PAC1 32 /**< \brief Peripheral Access Controller 1 (PAC1) */ +#define ID_DSU 33 /**< \brief Device Service Unit (DSU) */ +#define ID_NVMCTRL 34 /**< \brief Non-Volatile Memory Controller (NVMCTRL) */ +#define ID_PORT 35 /**< \brief Port Module (PORT) */ +#define ID_DMAC 36 /**< \brief Direct Memory Access Controller (DMAC) */ +#define ID_USB 37 /**< \brief Universal Serial Bus (USB) */ +#define ID_MTB 38 /**< \brief Cortex-M0+ Micro-Trace Buffer (MTB) */ +#define ID_SBMATRIX 39 /**< \brief HSB Matrix (SBMATRIX) */ + +// Peripheral instances on HPB2 bridge +#define ID_PAC2 64 /**< \brief Peripheral Access Controller 2 (PAC2) */ +#define ID_EVSYS 65 /**< \brief Event System Interface (EVSYS) */ +#define ID_SERCOM0 66 /**< \brief Serial Communication Interface 0 (SERCOM0) */ +#define ID_SERCOM1 67 /**< \brief Serial Communication Interface 1 (SERCOM1) */ +#define ID_SERCOM2 68 /**< \brief Serial Communication Interface 2 (SERCOM2) */ +#define ID_SERCOM3 69 /**< \brief Serial Communication Interface 3 (SERCOM3) */ +#define ID_SERCOM4 70 /**< \brief Serial Communication Interface 4 (SERCOM4) */ +#define ID_SERCOM5 71 /**< \brief Serial Communication Interface 5 (SERCOM5) */ +#define ID_TCC0 72 /**< \brief Timer Counter Control 0 (TCC0) */ +#define ID_TCC1 73 /**< \brief Timer Counter Control 1 (TCC1) */ +#define ID_TCC2 74 /**< \brief Timer Counter Control 2 (TCC2) */ +#define ID_TC3 75 /**< \brief Basic Timer Counter 3 (TC3) */ +#define ID_TC4 76 /**< \brief Basic Timer Counter 4 (TC4) */ +#define ID_TC5 77 /**< \brief Basic Timer Counter 5 (TC5) */ +#define ID_ADC 80 /**< \brief Analog Digital Converter (ADC) */ +#define ID_AC 81 /**< \brief Analog Comparators (AC) */ +#define ID_DAC 82 /**< \brief Digital Analog Converter (DAC) */ +#define ID_PTC 83 /**< \brief Peripheral Touch Controller (PTC) */ +#define ID_I2S 84 /**< \brief Inter-IC Sound Interface (I2S) */ +#define ID_TCC3 88 /**< \brief Timer Counter Control 3 (TCC3) */ + +#define ID_PERIPH_COUNT 89 /**< \brief Max number of peripheral IDs */ +/*@}*/ + +/* ************************************************************************** */ +/** BASE ADDRESS DEFINITIONS FOR SAMD21G17D */ +/* ************************************************************************** */ +/** \defgroup SAMD21G17D_base Peripheral Base Address Definitions */ +/*@{*/ + +#if defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__) +#define AC (0x42004400) /**< \brief (AC) APB Base Address */ +#define ADC (0x42004000) /**< \brief (ADC) APB Base Address */ +#define DAC (0x42004800) /**< \brief (DAC) APB Base Address */ +#define DMAC (0x41004800) /**< \brief (DMAC) APB Base Address */ +#define DSU (0x41002000) /**< \brief (DSU) APB Base Address */ +#define EIC (0x40001800) /**< \brief (EIC) APB Base Address */ +#define EVSYS (0x42000400) /**< \brief (EVSYS) APB Base Address */ +#define GCLK (0x40000C00) /**< \brief (GCLK) APB Base Address */ +#define SBMATRIX (0x41007000) /**< \brief (SBMATRIX) APB Base Address */ +#define I2S (0x42005000) /**< \brief (I2S) APB Base Address */ +#define MTB (0x41006000) /**< \brief (MTB) APB Base Address */ +#define NVMCTRL_AUX3 (0x0080A000) /**< \brief (NVMCTRL) AUX3 Base Address */ +#define NVMCTRL (0x41004000) /**< \brief (NVMCTRL) APB Base Address */ +#define NVMCTRL_CAL (0x00800000) /**< \brief (NVMCTRL) CAL Base Address */ +#define NVMCTRL_LOCKBIT (0x00802000) /**< \brief (NVMCTRL) LOCKBIT Base Address */ +#define NVMCTRL_OTP1 (0x00806000) /**< \brief (NVMCTRL) OTP1 Base Address */ +#define NVMCTRL_OTP2 (0x00806008) /**< \brief (NVMCTRL) OTP2 Base Address */ +#define NVMCTRL_OTP4 (0x00806020) /**< \brief (NVMCTRL) OTP4 Base Address */ +#define NVMCTRL_TEMP_LOG (0x00806030) /**< \brief (NVMCTRL) TEMP_LOG Base Address */ +#define NVMCTRL_USER (0x00804000) /**< \brief (NVMCTRL) USER Base Address */ +#define PAC0 (0x40000000) /**< \brief (PAC0) APB Base Address */ +#define PAC1 (0x41000000) /**< \brief (PAC1) APB Base Address */ +#define PAC2 (0x42000000) /**< \brief (PAC2) APB Base Address */ +#define PM (0x40000400) /**< \brief (PM) APB Base Address */ +#define PORT (0x41004400) /**< \brief (PORT) APB Base Address */ +#define PORT_IOBUS (0x60000000) /**< \brief (PORT) IOBUS Base Address */ +#define PTC (0x42004C00) /**< \brief (PTC) APB Base Address */ +#define RTC (0x40001400) /**< \brief (RTC) APB Base Address */ +#define SERCOM0 (0x42000800) /**< \brief (SERCOM0) APB Base Address */ +#define SERCOM1 (0x42000C00) /**< \brief (SERCOM1) APB Base Address */ +#define SERCOM2 (0x42001000) /**< \brief (SERCOM2) APB Base Address */ +#define SERCOM3 (0x42001400) /**< \brief (SERCOM3) APB Base Address */ +#define SERCOM4 (0x42001800) /**< \brief (SERCOM4) APB Base Address */ +#define SERCOM5 (0x42001C00) /**< \brief (SERCOM5) APB Base Address */ +#define SYSCTRL (0x40000800) /**< \brief (SYSCTRL) APB Base Address */ +#define TC3 (0x42002C00) /**< \brief (TC3) APB Base Address */ +#define TC4 (0x42003000) /**< \brief (TC4) APB Base Address */ +#define TC5 (0x42003400) /**< \brief (TC5) APB Base Address */ +#define TCC0 (0x42002000) /**< \brief (TCC0) APB Base Address */ +#define TCC1 (0x42002400) /**< \brief (TCC1) APB Base Address */ +#define TCC2 (0x42002800) /**< \brief (TCC2) APB Base Address */ +#define TCC3 (0x42006000) /**< \brief (TCC3) APB Base Address */ +#define USB (0x41005000) /**< \brief (USB) APB Base Address */ +#define WDT (0x40001000) /**< \brief (WDT) APB Base Address */ +#else +#define AC ((Ac *)0x42004400UL) /**< \brief (AC) APB Base Address */ +#define AC_INST_NUM 1 /**< \brief (AC) Number of instances */ +#define AC_INSTS { AC } /**< \brief (AC) Instances List */ + +#define ADC ((Adc *)0x42004000UL) /**< \brief (ADC) APB Base Address */ +#define ADC_INST_NUM 1 /**< \brief (ADC) Number of instances */ +#define ADC_INSTS { ADC } /**< \brief (ADC) Instances List */ + +#define DAC ((Dac *)0x42004800UL) /**< \brief (DAC) APB Base Address */ +#define DAC_INST_NUM 1 /**< \brief (DAC) Number of instances */ +#define DAC_INSTS { DAC } /**< \brief (DAC) Instances List */ + +#define DMAC ((Dmac *)0x41004800UL) /**< \brief (DMAC) APB Base Address */ +#define DMAC_INST_NUM 1 /**< \brief (DMAC) Number of instances */ +#define DMAC_INSTS { DMAC } /**< \brief (DMAC) Instances List */ + +#define DSU ((Dsu *)0x41002000UL) /**< \brief (DSU) APB Base Address */ +#define DSU_INST_NUM 1 /**< \brief (DSU) Number of instances */ +#define DSU_INSTS { DSU } /**< \brief (DSU) Instances List */ + +#define EIC ((Eic *)0x40001800UL) /**< \brief (EIC) APB Base Address */ +#define EIC_INST_NUM 1 /**< \brief (EIC) Number of instances */ +#define EIC_INSTS { EIC } /**< \brief (EIC) Instances List */ + +#define EVSYS ((Evsys *)0x42000400UL) /**< \brief (EVSYS) APB Base Address */ +#define EVSYS_INST_NUM 1 /**< \brief (EVSYS) Number of instances */ +#define EVSYS_INSTS { EVSYS } /**< \brief (EVSYS) Instances List */ + +#define GCLK ((Gclk *)0x40000C00UL) /**< \brief (GCLK) APB Base Address */ +#define GCLK_INST_NUM 1 /**< \brief (GCLK) Number of instances */ +#define GCLK_INSTS { GCLK } /**< \brief (GCLK) Instances List */ + +#define SBMATRIX ((Hmatrixb *)0x41007000UL) /**< \brief (SBMATRIX) APB Base Address */ +#define HMATRIXB_INST_NUM 1 /**< \brief (HMATRIXB) Number of instances */ +#define HMATRIXB_INSTS { SBMATRIX } /**< \brief (HMATRIXB) Instances List */ + +#define I2S ((I2s *)0x42005000UL) /**< \brief (I2S) APB Base Address */ +#define I2S_INST_NUM 1 /**< \brief (I2S) Number of instances */ +#define I2S_INSTS { I2S } /**< \brief (I2S) Instances List */ + +#define MTB ((Mtb *)0x41006000UL) /**< \brief (MTB) APB Base Address */ +#define MTB_INST_NUM 1 /**< \brief (MTB) Number of instances */ +#define MTB_INSTS { MTB } /**< \brief (MTB) Instances List */ + +#define NVMCTRL_AUX3 (0x0080A000UL) /**< \brief (NVMCTRL) AUX3 Base Address */ +#define NVMCTRL ((Nvmctrl *)0x41004000UL) /**< \brief (NVMCTRL) APB Base Address */ +#define NVMCTRL_CAL (0x00800000UL) /**< \brief (NVMCTRL) CAL Base Address */ +#define NVMCTRL_LOCKBIT (0x00802000UL) /**< \brief (NVMCTRL) LOCKBIT Base Address */ +#define NVMCTRL_OTP1 (0x00806000UL) /**< \brief (NVMCTRL) OTP1 Base Address */ +#define NVMCTRL_OTP2 (0x00806008UL) /**< \brief (NVMCTRL) OTP2 Base Address */ +#define NVMCTRL_OTP4 (0x00806020UL) /**< \brief (NVMCTRL) OTP4 Base Address */ +#define NVMCTRL_TEMP_LOG (0x00806030UL) /**< \brief (NVMCTRL) TEMP_LOG Base Address */ +#define NVMCTRL_USER (0x00804000UL) /**< \brief (NVMCTRL) USER Base Address */ +#define NVMCTRL_INST_NUM 1 /**< \brief (NVMCTRL) Number of instances */ +#define NVMCTRL_INSTS { NVMCTRL } /**< \brief (NVMCTRL) Instances List */ + +#define PAC0 ((Pac *)0x40000000UL) /**< \brief (PAC0) APB Base Address */ +#define PAC1 ((Pac *)0x41000000UL) /**< \brief (PAC1) APB Base Address */ +#define PAC2 ((Pac *)0x42000000UL) /**< \brief (PAC2) APB Base Address */ +#define PAC_INST_NUM 3 /**< \brief (PAC) Number of instances */ +#define PAC_INSTS { PAC0, PAC1, PAC2 } /**< \brief (PAC) Instances List */ + +#define PM ((Pm *)0x40000400UL) /**< \brief (PM) APB Base Address */ +#define PM_INST_NUM 1 /**< \brief (PM) Number of instances */ +#define PM_INSTS { PM } /**< \brief (PM) Instances List */ + +#define PORT ((Port *)0x41004400UL) /**< \brief (PORT) APB Base Address */ +#define PORT_IOBUS ((Port *)0x60000000UL) /**< \brief (PORT) IOBUS Base Address */ +#define PORT_INST_NUM 1 /**< \brief (PORT) Number of instances */ +#define PORT_INSTS { PORT } /**< \brief (PORT) Instances List */ +#define PORT_IOBUS_INST_NUM 1 /**< \brief (PORT) Number of instances */ +#define PORT_IOBUS_INSTS { PORT_IOBUS } /**< \brief (PORT) Instances List */ + +#define PTC ((void *)0x42004C00UL) /**< \brief (PTC) APB Base Address */ +#define PTC_GCLK_ID 34 +#define PTC_INST_NUM 1 /**< \brief (PTC) Number of instances */ +#define PTC_INSTS { PTC } /**< \brief (PTC) Instances List */ + +#define RTC ((Rtc *)0x40001400UL) /**< \brief (RTC) APB Base Address */ +#define RTC_INST_NUM 1 /**< \brief (RTC) Number of instances */ +#define RTC_INSTS { RTC } /**< \brief (RTC) Instances List */ + +#define SERCOM0 ((Sercom *)0x42000800UL) /**< \brief (SERCOM0) APB Base Address */ +#define SERCOM1 ((Sercom *)0x42000C00UL) /**< \brief (SERCOM1) APB Base Address */ +#define SERCOM2 ((Sercom *)0x42001000UL) /**< \brief (SERCOM2) APB Base Address */ +#define SERCOM3 ((Sercom *)0x42001400UL) /**< \brief (SERCOM3) APB Base Address */ +#define SERCOM4 ((Sercom *)0x42001800UL) /**< \brief (SERCOM4) APB Base Address */ +#define SERCOM5 ((Sercom *)0x42001C00UL) /**< \brief (SERCOM5) APB Base Address */ +#define SERCOM_INST_NUM 6 /**< \brief (SERCOM) Number of instances */ +#define SERCOM_INSTS { SERCOM0, SERCOM1, SERCOM2, SERCOM3, SERCOM4, SERCOM5 } /**< \brief (SERCOM) Instances List */ + +#define SYSCTRL ((Sysctrl *)0x40000800UL) /**< \brief (SYSCTRL) APB Base Address */ +#define SYSCTRL_INST_NUM 1 /**< \brief (SYSCTRL) Number of instances */ +#define SYSCTRL_INSTS { SYSCTRL } /**< \brief (SYSCTRL) Instances List */ + +#define TC3 ((Tc *)0x42002C00UL) /**< \brief (TC3) APB Base Address */ +#define TC4 ((Tc *)0x42003000UL) /**< \brief (TC4) APB Base Address */ +#define TC5 ((Tc *)0x42003400UL) /**< \brief (TC5) APB Base Address */ +#define TC_INST_NUM 3 /**< \brief (TC) Number of instances */ +#define TC_INSTS { TC3, TC4, TC5 } /**< \brief (TC) Instances List */ + +#define TCC0 ((Tcc *)0x42002000UL) /**< \brief (TCC0) APB Base Address */ +#define TCC1 ((Tcc *)0x42002400UL) /**< \brief (TCC1) APB Base Address */ +#define TCC2 ((Tcc *)0x42002800UL) /**< \brief (TCC2) APB Base Address */ +#define TCC3 ((Tcc *)0x42006000UL) /**< \brief (TCC3) APB Base Address */ +#define TCC_INST_NUM 4 /**< \brief (TCC) Number of instances */ +#define TCC_INSTS { TCC0, TCC1, TCC2, TCC3 } /**< \brief (TCC) Instances List */ + +#define USB ((Usb *)0x41005000UL) /**< \brief (USB) APB Base Address */ +#define USB_INST_NUM 1 /**< \brief (USB) Number of instances */ +#define USB_INSTS { USB } /**< \brief (USB) Instances List */ + +#define WDT ((Wdt *)0x40001000UL) /**< \brief (WDT) APB Base Address */ +#define WDT_INST_NUM 1 /**< \brief (WDT) Number of instances */ +#define WDT_INSTS { WDT } /**< \brief (WDT) Instances List */ + +#endif /* (defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */ +/*@}*/ + +/* ************************************************************************** */ +/** PORT DEFINITIONS FOR SAMD21G17D */ +/* ************************************************************************** */ +/** \defgroup SAMD21G17D_port PORT Definitions */ +/*@{*/ + +#include "pio/samd21g17d.h" +/*@}*/ + +/* ************************************************************************** */ +/** MEMORY MAPPING DEFINITIONS FOR SAMD21G17D */ +/* ************************************************************************** */ + +#define FLASH_SIZE _UL_(0x00020000) /* 128 kB */ +#define FLASH_PAGE_SIZE 64 +#define FLASH_NB_OF_PAGES 2048 +#define FLASH_USER_PAGE_SIZE 64 +#define HMCRAMC0_SIZE _UL_(0x00004000) /* 16 kB */ + +#define FLASH_ADDR _UL_(0x00000000) /**< FLASH base address */ +#define FLASH_USER_PAGE_ADDR _UL_(0x00800000) /**< FLASH_USER_PAGE base address */ +#define HMCRAMC0_ADDR _UL_(0x20000000) /**< HMCRAMC0 base address */ +#define HPB0_ADDR _UL_(0x40000000) /**< HPB0 base address */ +#define HPB1_ADDR _UL_(0x41000000) /**< HPB1 base address */ +#define HPB2_ADDR _UL_(0x42000000) /**< HPB2 base address */ +#define PPB_ADDR _UL_(0xE0000000) /**< PPB base address */ + +#define DSU_DID_RESETVALUE _UL_(0x10012693) +#define EIC_EXTINT_NUM 16 +#define NVMCTRL_RWW_EEPROM_SIZE _UL_(0x00001000) /* 4 kB */ +#define PORT_GROUPS 2 +#define USB_HOST 1 + +/* ************************************************************************** */ +/** ELECTRICAL DEFINITIONS FOR SAMD21G17D */ +/* ************************************************************************** */ + + +#ifdef __cplusplus +} +#endif + +/*@}*/ + +#endif /* SAMD21G17D_H */ diff --git a/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/utils/cmsis/samd21/include/samd21g17l.h b/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/utils/cmsis/samd21/include/samd21g17l.h new file mode 100644 index 0000000..ec18829 --- /dev/null +++ b/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/utils/cmsis/samd21/include/samd21g17l.h @@ -0,0 +1,575 @@ +/** + * \file + * + * \brief Header file for SAMD21G17L + * + * Copyright (c) 2018 Microchip Technology Inc. and its subsidiaries. + * + * \asf_license_start + * + * \page License + * + * Subject to your compliance with these terms, you may use Microchip + * software and any derivatives exclusively with Microchip products. + * It is your responsibility to comply with third party license terms applicable + * to your use of third party software (including open source software) that + * may accompany Microchip software. + * + * THIS SOFTWARE IS SUPPLIED BY MICROCHIP "AS IS". NO WARRANTIES, + * WHETHER EXPRESS, IMPLIED OR STATUTORY, APPLY TO THIS SOFTWARE, + * INCLUDING ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, + * AND FITNESS FOR A PARTICULAR PURPOSE. IN NO EVENT WILL MICROCHIP BE + * LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL OR CONSEQUENTIAL + * LOSS, DAMAGE, COST OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE + * SOFTWARE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE + * POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT + * ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY + * RELATED TO THIS SOFTWARE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, + * THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THIS SOFTWARE. + * + * \asf_license_stop + * + */ + +#ifndef _SAMD21G17L_ +#define _SAMD21G17L_ + +/** + * \ingroup SAMD21_definitions + * \addtogroup SAMD21G17L_definitions SAMD21G17L definitions + * This file defines all structures and symbols for SAMD21G17L: + * - registers and bitfields + * - peripheral base address + * - peripheral ID + * - PIO definitions +*/ +/*@{*/ + +#ifdef __cplusplus + extern "C" { +#endif + +#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) +#include +#ifndef __cplusplus +typedef volatile const uint32_t RoReg; /**< Read only 32-bit register (volatile const unsigned int) */ +typedef volatile const uint16_t RoReg16; /**< Read only 16-bit register (volatile const unsigned int) */ +typedef volatile const uint8_t RoReg8; /**< Read only 8-bit register (volatile const unsigned int) */ +#else +typedef volatile uint32_t RoReg; /**< Read only 32-bit register (volatile const unsigned int) */ +typedef volatile uint16_t RoReg16; /**< Read only 16-bit register (volatile const unsigned int) */ +typedef volatile uint8_t RoReg8; /**< Read only 8-bit register (volatile const unsigned int) */ +#endif +typedef volatile uint32_t WoReg; /**< Write only 32-bit register (volatile unsigned int) */ +typedef volatile uint16_t WoReg16; /**< Write only 16-bit register (volatile unsigned int) */ +typedef volatile uint8_t WoReg8; /**< Write only 8-bit register (volatile unsigned int) */ +typedef volatile uint32_t RwReg; /**< Read-Write 32-bit register (volatile unsigned int) */ +typedef volatile uint16_t RwReg16; /**< Read-Write 16-bit register (volatile unsigned int) */ +typedef volatile uint8_t RwReg8; /**< Read-Write 8-bit register (volatile unsigned int) */ +#endif + +#if !defined(SKIP_INTEGER_LITERALS) +#if defined(_U_) || defined(_L_) || defined(_UL_) + #error "Integer Literals macros already defined elsewhere" +#endif + +#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) +/* Macros that deal with adding suffixes to integer literal constants for C/C++ */ +#define _U_(x) x ## U /**< C code: Unsigned integer literal constant value */ +#define _L_(x) x ## L /**< C code: Long integer literal constant value */ +#define _UL_(x) x ## UL /**< C code: Unsigned Long integer literal constant value */ +#else /* Assembler */ +#define _U_(x) x /**< Assembler: Unsigned integer literal constant value */ +#define _L_(x) x /**< Assembler: Long integer literal constant value */ +#define _UL_(x) x /**< Assembler: Unsigned Long integer literal constant value */ +#endif /* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */ +#endif /* SKIP_INTEGER_LITERALS */ + +/* ************************************************************************** */ +/** CMSIS DEFINITIONS FOR SAMD21G17L */ +/* ************************************************************************** */ +/** \defgroup SAMD21G17L_cmsis CMSIS Definitions */ +/*@{*/ + +/** Interrupt Number Definition */ +typedef enum IRQn +{ + /****** Cortex-M0+ Processor Exceptions Numbers ******************************/ + NonMaskableInt_IRQn = -14,/**< 2 Non Maskable Interrupt */ + HardFault_IRQn = -13,/**< 3 Cortex-M0+ Hard Fault Interrupt */ + SVCall_IRQn = -5, /**< 11 Cortex-M0+ SV Call Interrupt */ + PendSV_IRQn = -2, /**< 14 Cortex-M0+ Pend SV Interrupt */ + SysTick_IRQn = -1, /**< 15 Cortex-M0+ System Tick Interrupt */ + /****** SAMD21G17L-specific Interrupt Numbers ***********************/ + PM_IRQn = 0, /**< 0 SAMD21G17L Power Manager (PM) */ + SYSCTRL_IRQn = 1, /**< 1 SAMD21G17L System Control (SYSCTRL) */ + WDT_IRQn = 2, /**< 2 SAMD21G17L Watchdog Timer (WDT) */ + RTC_IRQn = 3, /**< 3 SAMD21G17L Real-Time Counter (RTC) */ + EIC_IRQn = 4, /**< 4 SAMD21G17L External Interrupt Controller (EIC) */ + NVMCTRL_IRQn = 5, /**< 5 SAMD21G17L Non-Volatile Memory Controller (NVMCTRL) */ + DMAC_IRQn = 6, /**< 6 SAMD21G17L Direct Memory Access Controller (DMAC) */ + EVSYS_IRQn = 8, /**< 8 SAMD21G17L Event System Interface (EVSYS) */ + SERCOM0_IRQn = 9, /**< 9 SAMD21G17L Serial Communication Interface 0 (SERCOM0) */ + SERCOM1_IRQn = 10, /**< 10 SAMD21G17L Serial Communication Interface 1 (SERCOM1) */ + SERCOM2_IRQn = 11, /**< 11 SAMD21G17L Serial Communication Interface 2 (SERCOM2) */ + SERCOM3_IRQn = 12, /**< 12 SAMD21G17L Serial Communication Interface 3 (SERCOM3) */ + SERCOM4_IRQn = 13, /**< 13 SAMD21G17L Serial Communication Interface 4 (SERCOM4) */ + SERCOM5_IRQn = 14, /**< 14 SAMD21G17L Serial Communication Interface 5 (SERCOM5) */ + TCC0_IRQn = 15, /**< 15 SAMD21G17L Timer Counter Control 0 (TCC0) */ + TCC1_IRQn = 16, /**< 16 SAMD21G17L Timer Counter Control 1 (TCC1) */ + TCC2_IRQn = 17, /**< 17 SAMD21G17L Timer Counter Control 2 (TCC2) */ + TC3_IRQn = 18, /**< 18 SAMD21G17L Basic Timer Counter 3 (TC3) */ + TC4_IRQn = 19, /**< 19 SAMD21G17L Basic Timer Counter 4 (TC4) */ + TC5_IRQn = 20, /**< 20 SAMD21G17L Basic Timer Counter 5 (TC5) */ + TC6_IRQn = 21, /**< 21 SAMD21G17L Basic Timer Counter 6 (TC6) */ + TC7_IRQn = 22, /**< 22 SAMD21G17L Basic Timer Counter 7 (TC7) */ + ADC_IRQn = 23, /**< 23 SAMD21G17L Analog Digital Converter (ADC) */ + AC_IRQn = 24, /**< 24 SAMD21G17L Analog Comparators (AC) */ + DAC_IRQn = 25, /**< 25 SAMD21G17L Digital Analog Converter (DAC) */ + AC1_IRQn = 28, /**< 28 SAMD21G17L Analog Comparators 1 (AC1) */ + TCC3_IRQn = 29, /**< 29 SAMD21G17L Timer Counter Control 3 (TCC3) */ + + PERIPH_COUNT_IRQn = 30 /**< Number of peripheral IDs */ +} IRQn_Type; + +typedef struct _DeviceVectors +{ + /* Stack pointer */ + void* pvStack; + + /* Cortex-M handlers */ + void* pfnReset_Handler; + void* pfnNMI_Handler; + void* pfnHardFault_Handler; + void* pvReservedM12; + void* pvReservedM11; + void* pvReservedM10; + void* pvReservedM9; + void* pvReservedM8; + void* pvReservedM7; + void* pvReservedM6; + void* pfnSVC_Handler; + void* pvReservedM4; + void* pvReservedM3; + void* pfnPendSV_Handler; + void* pfnSysTick_Handler; + + /* Peripheral handlers */ + void* pfnPM_Handler; /* 0 Power Manager */ + void* pfnSYSCTRL_Handler; /* 1 System Control */ + void* pfnWDT_Handler; /* 2 Watchdog Timer */ + void* pfnRTC_Handler; /* 3 Real-Time Counter */ + void* pfnEIC_Handler; /* 4 External Interrupt Controller */ + void* pfnNVMCTRL_Handler; /* 5 Non-Volatile Memory Controller */ + void* pfnDMAC_Handler; /* 6 Direct Memory Access Controller */ + void* pvReserved7; + void* pfnEVSYS_Handler; /* 8 Event System Interface */ + void* pfnSERCOM0_Handler; /* 9 Serial Communication Interface 0 */ + void* pfnSERCOM1_Handler; /* 10 Serial Communication Interface 1 */ + void* pfnSERCOM2_Handler; /* 11 Serial Communication Interface 2 */ + void* pfnSERCOM3_Handler; /* 12 Serial Communication Interface 3 */ + void* pfnSERCOM4_Handler; /* 13 Serial Communication Interface 4 */ + void* pfnSERCOM5_Handler; /* 14 Serial Communication Interface 5 */ + void* pfnTCC0_Handler; /* 15 Timer Counter Control 0 */ + void* pfnTCC1_Handler; /* 16 Timer Counter Control 1 */ + void* pfnTCC2_Handler; /* 17 Timer Counter Control 2 */ + void* pfnTC3_Handler; /* 18 Basic Timer Counter 3 */ + void* pfnTC4_Handler; /* 19 Basic Timer Counter 4 */ + void* pfnTC5_Handler; /* 20 Basic Timer Counter 5 */ + void* pfnTC6_Handler; /* 21 Basic Timer Counter 6 */ + void* pfnTC7_Handler; /* 22 Basic Timer Counter 7 */ + void* pfnADC_Handler; /* 23 Analog Digital Converter */ + void* pfnAC_Handler; /* 24 Analog Comparators */ + void* pfnDAC_Handler; /* 25 Digital Analog Converter */ + void* pvReserved26; + void* pvReserved27; + void* pfnAC1_Handler; /* 28 Analog Comparators 1 */ + void* pfnTCC3_Handler; /* 29 Timer Counter Control 3 */ +} DeviceVectors; + +/* Cortex-M0+ processor handlers */ +void Reset_Handler ( void ); +void NMI_Handler ( void ); +void HardFault_Handler ( void ); +void SVC_Handler ( void ); +void PendSV_Handler ( void ); +void SysTick_Handler ( void ); + +/* Peripherals handlers */ +void PM_Handler ( void ); +void SYSCTRL_Handler ( void ); +void WDT_Handler ( void ); +void RTC_Handler ( void ); +void EIC_Handler ( void ); +void NVMCTRL_Handler ( void ); +void DMAC_Handler ( void ); +void EVSYS_Handler ( void ); +void SERCOM0_Handler ( void ); +void SERCOM1_Handler ( void ); +void SERCOM2_Handler ( void ); +void SERCOM3_Handler ( void ); +void SERCOM4_Handler ( void ); +void SERCOM5_Handler ( void ); +void TCC0_Handler ( void ); +void TCC1_Handler ( void ); +void TCC2_Handler ( void ); +void TC3_Handler ( void ); +void TC4_Handler ( void ); +void TC5_Handler ( void ); +void TC6_Handler ( void ); +void TC7_Handler ( void ); +void ADC_Handler ( void ); +void AC_Handler ( void ); +void DAC_Handler ( void ); +void AC1_Handler ( void ); +void TCC3_Handler ( void ); + +/* + * \brief Configuration of the Cortex-M0+ Processor and Core Peripherals + */ + +#define LITTLE_ENDIAN 1 +#define __CM0PLUS_REV 1 /*!< Core revision r0p1 */ +#define __MPU_PRESENT 0 /*!< MPU present or not */ +#define __NVIC_PRIO_BITS 2 /*!< Number of bits used for Priority Levels */ +#define __VTOR_PRESENT 1 /*!< VTOR present or not */ +#define __Vendor_SysTickConfig 0 /*!< Set to 1 if different SysTick Config is used */ + +/** + * \brief CMSIS includes + */ + +#include +#if !defined DONT_USE_CMSIS_INIT +#include "system_samd21.h" +#endif /* DONT_USE_CMSIS_INIT */ + +/*@}*/ + +/* ************************************************************************** */ +/** SOFTWARE PERIPHERAL API DEFINITION FOR SAMD21G17L */ +/* ************************************************************************** */ +/** \defgroup SAMD21G17L_api Peripheral Software API */ +/*@{*/ + +#include "component/ac.h" +#include "component/adc.h" +#include "component/dac.h" +#include "component/dmac.h" +#include "component/dsu.h" +#include "component/eic.h" +#include "component/evsys_variant_d.h" +#include "component/gclk.h" +#include "component/hmatrixb.h" +#include "component/mtb.h" +#include "component/nvmctrl_variant_d.h" +#include "component/pac.h" +#include "component/pm_variant_d.h" +#include "component/port.h" +#include "component/rtc.h" +#include "component/sercom.h" +#include "component/sysctrl.h" +#include "component/tc.h" +#include "component/tcc_lighting.h" +#include "component/wdt.h" +/*@}*/ + +/* ************************************************************************** */ +/** REGISTERS ACCESS DEFINITIONS FOR SAMD21G17L */ +/* ************************************************************************** */ +/** \defgroup SAMD21G17L_reg Registers Access Definitions */ +/*@{*/ + +#include "instance/ac.h" +#include "instance/ac1.h" +#include "instance/adc.h" +#include "instance/dac.h" +#include "instance/dmac.h" +#include "instance/dsu.h" +#include "instance/eic.h" +#include "instance/evsys_variant_d.h" +#include "instance/gclk.h" +#include "instance/sbmatrix.h" +#include "instance/mtb.h" +#include "instance/nvmctrl_variant_d.h" +#include "instance/pac0.h" +#include "instance/pac1.h" +#include "instance/pac2.h" +#include "instance/pm.h" +#include "instance/port_variant_d.h" +#include "instance/rtc.h" +#include "instance/sercom0.h" +#include "instance/sercom1.h" +#include "instance/sercom2.h" +#include "instance/sercom3.h" +#include "instance/sercom4.h" +#include "instance/sercom5.h" +#include "instance/sysctrl.h" +#include "instance/tc3.h" +#include "instance/tc4.h" +#include "instance/tc5.h" +#include "instance/tc6.h" +#include "instance/tc7.h" +#include "instance/tcc0.h" +#include "instance/tcc1.h" +#include "instance/tcc2.h" +#include "instance/tcc3.h" +#include "instance/wdt.h" +/*@}*/ + +/* ************************************************************************** */ +/** PERIPHERAL ID DEFINITIONS FOR SAMD21G17L */ +/* ************************************************************************** */ +/** \defgroup SAMD21G17L_id Peripheral Ids Definitions */ +/*@{*/ + +// Peripheral instances on HPB0 bridge +#define ID_PAC0 0 /**< \brief Peripheral Access Controller 0 (PAC0) */ +#define ID_PM 1 /**< \brief Power Manager (PM) */ +#define ID_SYSCTRL 2 /**< \brief System Control (SYSCTRL) */ +#define ID_GCLK 3 /**< \brief Generic Clock Generator (GCLK) */ +#define ID_WDT 4 /**< \brief Watchdog Timer (WDT) */ +#define ID_RTC 5 /**< \brief Real-Time Counter (RTC) */ +#define ID_EIC 6 /**< \brief External Interrupt Controller (EIC) */ + +// Peripheral instances on HPB1 bridge +#define ID_PAC1 32 /**< \brief Peripheral Access Controller 1 (PAC1) */ +#define ID_DSU 33 /**< \brief Device Service Unit (DSU) */ +#define ID_NVMCTRL 34 /**< \brief Non-Volatile Memory Controller (NVMCTRL) */ +#define ID_PORT 35 /**< \brief Port Module (PORT) */ +#define ID_DMAC 36 /**< \brief Direct Memory Access Controller (DMAC) */ +#define ID_MTB 38 /**< \brief Cortex-M0+ Micro-Trace Buffer (MTB) */ +#define ID_SBMATRIX 39 /**< \brief HSB Matrix (SBMATRIX) */ + +// Peripheral instances on HPB2 bridge +#define ID_PAC2 64 /**< \brief Peripheral Access Controller 2 (PAC2) */ +#define ID_EVSYS 65 /**< \brief Event System Interface (EVSYS) */ +#define ID_SERCOM0 66 /**< \brief Serial Communication Interface 0 (SERCOM0) */ +#define ID_SERCOM1 67 /**< \brief Serial Communication Interface 1 (SERCOM1) */ +#define ID_SERCOM2 68 /**< \brief Serial Communication Interface 2 (SERCOM2) */ +#define ID_SERCOM3 69 /**< \brief Serial Communication Interface 3 (SERCOM3) */ +#define ID_SERCOM4 70 /**< \brief Serial Communication Interface 4 (SERCOM4) */ +#define ID_SERCOM5 71 /**< \brief Serial Communication Interface 5 (SERCOM5) */ +#define ID_TCC0 72 /**< \brief Timer Counter Control 0 (TCC0) */ +#define ID_TCC1 73 /**< \brief Timer Counter Control 1 (TCC1) */ +#define ID_TCC2 74 /**< \brief Timer Counter Control 2 (TCC2) */ +#define ID_TC3 75 /**< \brief Basic Timer Counter 3 (TC3) */ +#define ID_TC4 76 /**< \brief Basic Timer Counter 4 (TC4) */ +#define ID_TC5 77 /**< \brief Basic Timer Counter 5 (TC5) */ +#define ID_TC6 78 /**< \brief Basic Timer Counter 6 (TC6) */ +#define ID_TC7 79 /**< \brief Basic Timer Counter 7 (TC7) */ +#define ID_ADC 80 /**< \brief Analog Digital Converter (ADC) */ +#define ID_AC 81 /**< \brief Analog Comparators (AC) */ +#define ID_DAC 82 /**< \brief Digital Analog Converter (DAC) */ +#define ID_AC1 85 /**< \brief Analog Comparators 1 (AC1) */ +#define ID_TCC3 88 /**< \brief Timer Counter Control 3 (TCC3) */ + +#define ID_PERIPH_COUNT 89 /**< \brief Max number of peripheral IDs */ +/*@}*/ + +/* ************************************************************************** */ +/** BASE ADDRESS DEFINITIONS FOR SAMD21G17L */ +/* ************************************************************************** */ +/** \defgroup SAMD21G17L_base Peripheral Base Address Definitions */ +/*@{*/ + +#if defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__) +#define AC (0x42004400) /**< \brief (AC) APB Base Address */ +#define AC1 (0x42005400) /**< \brief (AC1) APB Base Address */ +#define ADC (0x42004000) /**< \brief (ADC) APB Base Address */ +#define DAC (0x42004800) /**< \brief (DAC) APB Base Address */ +#define DMAC (0x41004800) /**< \brief (DMAC) APB Base Address */ +#define DSU (0x41002000) /**< \brief (DSU) APB Base Address */ +#define EIC (0x40001800) /**< \brief (EIC) APB Base Address */ +#define EVSYS (0x42000400) /**< \brief (EVSYS) APB Base Address */ +#define GCLK (0x40000C00) /**< \brief (GCLK) APB Base Address */ +#define SBMATRIX (0x41007000) /**< \brief (SBMATRIX) APB Base Address */ +#define MTB (0x41006000) /**< \brief (MTB) APB Base Address */ +#define NVMCTRL_AUX3 (0x0080A000) /**< \brief (NVMCTRL) AUX3 Base Address */ +#define NVMCTRL (0x41004000) /**< \brief (NVMCTRL) APB Base Address */ +#define NVMCTRL_CAL (0x00800000) /**< \brief (NVMCTRL) CAL Base Address */ +#define NVMCTRL_LOCKBIT (0x00802000) /**< \brief (NVMCTRL) LOCKBIT Base Address */ +#define NVMCTRL_OTP1 (0x00806000) /**< \brief (NVMCTRL) OTP1 Base Address */ +#define NVMCTRL_OTP2 (0x00806008) /**< \brief (NVMCTRL) OTP2 Base Address */ +#define NVMCTRL_OTP4 (0x00806020) /**< \brief (NVMCTRL) OTP4 Base Address */ +#define NVMCTRL_TEMP_LOG (0x00806030) /**< \brief (NVMCTRL) TEMP_LOG Base Address */ +#define NVMCTRL_USER (0x00804000) /**< \brief (NVMCTRL) USER Base Address */ +#define PAC0 (0x40000000) /**< \brief (PAC0) APB Base Address */ +#define PAC1 (0x41000000) /**< \brief (PAC1) APB Base Address */ +#define PAC2 (0x42000000) /**< \brief (PAC2) APB Base Address */ +#define PM (0x40000400) /**< \brief (PM) APB Base Address */ +#define PORT (0x41004400) /**< \brief (PORT) APB Base Address */ +#define PORT_IOBUS (0x60000000) /**< \brief (PORT) IOBUS Base Address */ +#define RTC (0x40001400) /**< \brief (RTC) APB Base Address */ +#define SERCOM0 (0x42000800) /**< \brief (SERCOM0) APB Base Address */ +#define SERCOM1 (0x42000C00) /**< \brief (SERCOM1) APB Base Address */ +#define SERCOM2 (0x42001000) /**< \brief (SERCOM2) APB Base Address */ +#define SERCOM3 (0x42001400) /**< \brief (SERCOM3) APB Base Address */ +#define SERCOM4 (0x42001800) /**< \brief (SERCOM4) APB Base Address */ +#define SERCOM5 (0x42001C00) /**< \brief (SERCOM5) APB Base Address */ +#define SYSCTRL (0x40000800) /**< \brief (SYSCTRL) APB Base Address */ +#define TC3 (0x42002C00) /**< \brief (TC3) APB Base Address */ +#define TC4 (0x42003000) /**< \brief (TC4) APB Base Address */ +#define TC5 (0x42003400) /**< \brief (TC5) APB Base Address */ +#define TC6 (0x42003800) /**< \brief (TC6) APB Base Address */ +#define TC7 (0x42003C00) /**< \brief (TC7) APB Base Address */ +#define TCC0 (0x42002000) /**< \brief (TCC0) APB Base Address */ +#define TCC1 (0x42002400) /**< \brief (TCC1) APB Base Address */ +#define TCC2 (0x42002800) /**< \brief (TCC2) APB Base Address */ +#define TCC3 (0x42006000) /**< \brief (TCC3) APB Base Address */ +#define WDT (0x40001000) /**< \brief (WDT) APB Base Address */ +#else +#define AC ((Ac *)0x42004400UL) /**< \brief (AC) APB Base Address */ +#define AC1 ((Ac *)0x42005400UL) /**< \brief (AC1) APB Base Address */ +#define AC_INST_NUM 2 /**< \brief (AC) Number of instances */ +#define AC_INSTS { AC, AC1 } /**< \brief (AC) Instances List */ + +#define ADC ((Adc *)0x42004000UL) /**< \brief (ADC) APB Base Address */ +#define ADC_INST_NUM 1 /**< \brief (ADC) Number of instances */ +#define ADC_INSTS { ADC } /**< \brief (ADC) Instances List */ + +#define DAC ((Dac *)0x42004800UL) /**< \brief (DAC) APB Base Address */ +#define DAC_INST_NUM 1 /**< \brief (DAC) Number of instances */ +#define DAC_INSTS { DAC } /**< \brief (DAC) Instances List */ + +#define DMAC ((Dmac *)0x41004800UL) /**< \brief (DMAC) APB Base Address */ +#define DMAC_INST_NUM 1 /**< \brief (DMAC) Number of instances */ +#define DMAC_INSTS { DMAC } /**< \brief (DMAC) Instances List */ + +#define DSU ((Dsu *)0x41002000UL) /**< \brief (DSU) APB Base Address */ +#define DSU_INST_NUM 1 /**< \brief (DSU) Number of instances */ +#define DSU_INSTS { DSU } /**< \brief (DSU) Instances List */ + +#define EIC ((Eic *)0x40001800UL) /**< \brief (EIC) APB Base Address */ +#define EIC_INST_NUM 1 /**< \brief (EIC) Number of instances */ +#define EIC_INSTS { EIC } /**< \brief (EIC) Instances List */ + +#define EVSYS ((Evsys *)0x42000400UL) /**< \brief (EVSYS) APB Base Address */ +#define EVSYS_INST_NUM 1 /**< \brief (EVSYS) Number of instances */ +#define EVSYS_INSTS { EVSYS } /**< \brief (EVSYS) Instances List */ + +#define GCLK ((Gclk *)0x40000C00UL) /**< \brief (GCLK) APB Base Address */ +#define GCLK_INST_NUM 1 /**< \brief (GCLK) Number of instances */ +#define GCLK_INSTS { GCLK } /**< \brief (GCLK) Instances List */ + +#define SBMATRIX ((Hmatrixb *)0x41007000UL) /**< \brief (SBMATRIX) APB Base Address */ +#define HMATRIXB_INST_NUM 1 /**< \brief (HMATRIXB) Number of instances */ +#define HMATRIXB_INSTS { SBMATRIX } /**< \brief (HMATRIXB) Instances List */ + +#define MTB ((Mtb *)0x41006000UL) /**< \brief (MTB) APB Base Address */ +#define MTB_INST_NUM 1 /**< \brief (MTB) Number of instances */ +#define MTB_INSTS { MTB } /**< \brief (MTB) Instances List */ + +#define NVMCTRL_AUX3 (0x0080A000UL) /**< \brief (NVMCTRL) AUX3 Base Address */ +#define NVMCTRL ((Nvmctrl *)0x41004000UL) /**< \brief (NVMCTRL) APB Base Address */ +#define NVMCTRL_CAL (0x00800000UL) /**< \brief (NVMCTRL) CAL Base Address */ +#define NVMCTRL_LOCKBIT (0x00802000UL) /**< \brief (NVMCTRL) LOCKBIT Base Address */ +#define NVMCTRL_OTP1 (0x00806000UL) /**< \brief (NVMCTRL) OTP1 Base Address */ +#define NVMCTRL_OTP2 (0x00806008UL) /**< \brief (NVMCTRL) OTP2 Base Address */ +#define NVMCTRL_OTP4 (0x00806020UL) /**< \brief (NVMCTRL) OTP4 Base Address */ +#define NVMCTRL_TEMP_LOG (0x00806030UL) /**< \brief (NVMCTRL) TEMP_LOG Base Address */ +#define NVMCTRL_USER (0x00804000UL) /**< \brief (NVMCTRL) USER Base Address */ +#define NVMCTRL_INST_NUM 1 /**< \brief (NVMCTRL) Number of instances */ +#define NVMCTRL_INSTS { NVMCTRL } /**< \brief (NVMCTRL) Instances List */ + +#define PAC0 ((Pac *)0x40000000UL) /**< \brief (PAC0) APB Base Address */ +#define PAC1 ((Pac *)0x41000000UL) /**< \brief (PAC1) APB Base Address */ +#define PAC2 ((Pac *)0x42000000UL) /**< \brief (PAC2) APB Base Address */ +#define PAC_INST_NUM 3 /**< \brief (PAC) Number of instances */ +#define PAC_INSTS { PAC0, PAC1, PAC2 } /**< \brief (PAC) Instances List */ + +#define PM ((Pm *)0x40000400UL) /**< \brief (PM) APB Base Address */ +#define PM_INST_NUM 1 /**< \brief (PM) Number of instances */ +#define PM_INSTS { PM } /**< \brief (PM) Instances List */ + +#define PORT ((Port *)0x41004400UL) /**< \brief (PORT) APB Base Address */ +#define PORT_IOBUS ((Port *)0x60000000UL) /**< \brief (PORT) IOBUS Base Address */ +#define PORT_INST_NUM 1 /**< \brief (PORT) Number of instances */ +#define PORT_INSTS { PORT } /**< \brief (PORT) Instances List */ +#define PORT_IOBUS_INST_NUM 1 /**< \brief (PORT) Number of instances */ +#define PORT_IOBUS_INSTS { PORT_IOBUS } /**< \brief (PORT) Instances List */ + +#define RTC ((Rtc *)0x40001400UL) /**< \brief (RTC) APB Base Address */ +#define RTC_INST_NUM 1 /**< \brief (RTC) Number of instances */ +#define RTC_INSTS { RTC } /**< \brief (RTC) Instances List */ + +#define SERCOM0 ((Sercom *)0x42000800UL) /**< \brief (SERCOM0) APB Base Address */ +#define SERCOM1 ((Sercom *)0x42000C00UL) /**< \brief (SERCOM1) APB Base Address */ +#define SERCOM2 ((Sercom *)0x42001000UL) /**< \brief (SERCOM2) APB Base Address */ +#define SERCOM3 ((Sercom *)0x42001400UL) /**< \brief (SERCOM3) APB Base Address */ +#define SERCOM4 ((Sercom *)0x42001800UL) /**< \brief (SERCOM4) APB Base Address */ +#define SERCOM5 ((Sercom *)0x42001C00UL) /**< \brief (SERCOM5) APB Base Address */ +#define SERCOM_INST_NUM 6 /**< \brief (SERCOM) Number of instances */ +#define SERCOM_INSTS { SERCOM0, SERCOM1, SERCOM2, SERCOM3, SERCOM4, SERCOM5 } /**< \brief (SERCOM) Instances List */ + +#define SYSCTRL ((Sysctrl *)0x40000800UL) /**< \brief (SYSCTRL) APB Base Address */ +#define SYSCTRL_INST_NUM 1 /**< \brief (SYSCTRL) Number of instances */ +#define SYSCTRL_INSTS { SYSCTRL } /**< \brief (SYSCTRL) Instances List */ + +#define TC3 ((Tc *)0x42002C00UL) /**< \brief (TC3) APB Base Address */ +#define TC4 ((Tc *)0x42003000UL) /**< \brief (TC4) APB Base Address */ +#define TC5 ((Tc *)0x42003400UL) /**< \brief (TC5) APB Base Address */ +#define TC6 ((Tc *)0x42003800UL) /**< \brief (TC6) APB Base Address */ +#define TC7 ((Tc *)0x42003C00UL) /**< \brief (TC7) APB Base Address */ +#define TC_INST_NUM 5 /**< \brief (TC) Number of instances */ +#define TC_INSTS { TC3, TC4, TC5, TC6, TC7 } /**< \brief (TC) Instances List */ + +#define TCC0 ((Tcc *)0x42002000UL) /**< \brief (TCC0) APB Base Address */ +#define TCC1 ((Tcc *)0x42002400UL) /**< \brief (TCC1) APB Base Address */ +#define TCC2 ((Tcc *)0x42002800UL) /**< \brief (TCC2) APB Base Address */ +#define TCC3 ((Tcc *)0x42006000UL) /**< \brief (TCC3) APB Base Address */ +#define TCC_INST_NUM 4 /**< \brief (TCC) Number of instances */ +#define TCC_INSTS { TCC0, TCC1, TCC2, TCC3 } /**< \brief (TCC) Instances List */ + +#define WDT ((Wdt *)0x40001000UL) /**< \brief (WDT) APB Base Address */ +#define WDT_INST_NUM 1 /**< \brief (WDT) Number of instances */ +#define WDT_INSTS { WDT } /**< \brief (WDT) Instances List */ + +#endif /* (defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */ +/*@}*/ + +/* ************************************************************************** */ +/** PORT DEFINITIONS FOR SAMD21G17L */ +/* ************************************************************************** */ +/** \defgroup SAMD21G17L_port PORT Definitions */ +/*@{*/ + +#include "pio/samd21g17l.h" +/*@}*/ + +/* ************************************************************************** */ +/** MEMORY MAPPING DEFINITIONS FOR SAMD21G17L */ +/* ************************************************************************** */ + +#define FLASH_SIZE _UL_(0x00020000) /* 128 kB */ +#define FLASH_PAGE_SIZE 64 +#define FLASH_NB_OF_PAGES 2048 +#define FLASH_USER_PAGE_SIZE 64 +#define HMCRAMC0_SIZE _UL_(0x00004000) /* 16 kB */ + +#define FLASH_ADDR _UL_(0x00000000) /**< FLASH base address */ +#define FLASH_USER_PAGE_ADDR _UL_(0x00800000) /**< FLASH_USER_PAGE base address */ +#define HMCRAMC0_ADDR _UL_(0x20000000) /**< HMCRAMC0 base address */ +#define HPB0_ADDR _UL_(0x40000000) /**< HPB0 base address */ +#define HPB1_ADDR _UL_(0x41000000) /**< HPB1 base address */ +#define HPB2_ADDR _UL_(0x42000000) /**< HPB2 base address */ +#define PPB_ADDR _UL_(0xE0000000) /**< PPB base address */ + +#define DSU_DID_RESETVALUE _UL_(0x10012696) +#define EIC_EXTINT_NUM 16 +#define NVMCTRL_RWW_EEPROM_SIZE _UL_(0x00001000) /* 4 kB */ +#define PORT_GROUPS 2 +#define USB_HOST 0 + +/* ************************************************************************** */ +/** ELECTRICAL DEFINITIONS FOR SAMD21G17L */ +/* ************************************************************************** */ + + +#ifdef __cplusplus +} +#endif + +/*@}*/ + +#endif /* SAMD21G17L_H */ diff --git a/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/utils/cmsis/samd21/include/samd21g18a.h b/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/utils/cmsis/samd21/include/samd21g18a.h new file mode 100644 index 0000000..f03f09e --- /dev/null +++ b/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/utils/cmsis/samd21/include/samd21g18a.h @@ -0,0 +1,559 @@ +/** + * \file + * + * \brief Header file for SAMD21G18A + * + * Copyright (c) 2017-2018 Microchip Technology Inc. and its subsidiaries. + * + * \asf_license_start + * + * \page License + * + * Subject to your compliance with these terms, you may use Microchip + * software and any derivatives exclusively with Microchip products. + * It is your responsibility to comply with third party license terms applicable + * to your use of third party software (including open source software) that + * may accompany Microchip software. + * + * THIS SOFTWARE IS SUPPLIED BY MICROCHIP "AS IS". NO WARRANTIES, + * WHETHER EXPRESS, IMPLIED OR STATUTORY, APPLY TO THIS SOFTWARE, + * INCLUDING ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, + * AND FITNESS FOR A PARTICULAR PURPOSE. IN NO EVENT WILL MICROCHIP BE + * LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL OR CONSEQUENTIAL + * LOSS, DAMAGE, COST OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE + * SOFTWARE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE + * POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT + * ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY + * RELATED TO THIS SOFTWARE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, + * THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THIS SOFTWARE. + * + * \asf_license_stop + * + */ + +#ifndef _SAMD21G18A_ +#define _SAMD21G18A_ + +/** + * \ingroup SAMD21_definitions + * \addtogroup SAMD21G18A_definitions SAMD21G18A definitions + * This file defines all structures and symbols for SAMD21G18A: + * - registers and bitfields + * - peripheral base address + * - peripheral ID + * - PIO definitions +*/ +/*@{*/ + +#ifdef __cplusplus + extern "C" { +#endif + +#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) +#include +#ifndef __cplusplus +typedef volatile const uint32_t RoReg; /**< Read only 32-bit register (volatile const unsigned int) */ +typedef volatile const uint16_t RoReg16; /**< Read only 16-bit register (volatile const unsigned int) */ +typedef volatile const uint8_t RoReg8; /**< Read only 8-bit register (volatile const unsigned int) */ +#else +typedef volatile uint32_t RoReg; /**< Read only 32-bit register (volatile const unsigned int) */ +typedef volatile uint16_t RoReg16; /**< Read only 16-bit register (volatile const unsigned int) */ +typedef volatile uint8_t RoReg8; /**< Read only 8-bit register (volatile const unsigned int) */ +#endif +typedef volatile uint32_t WoReg; /**< Write only 32-bit register (volatile unsigned int) */ +typedef volatile uint16_t WoReg16; /**< Write only 16-bit register (volatile unsigned int) */ +typedef volatile uint8_t WoReg8; /**< Write only 8-bit register (volatile unsigned int) */ +typedef volatile uint32_t RwReg; /**< Read-Write 32-bit register (volatile unsigned int) */ +typedef volatile uint16_t RwReg16; /**< Read-Write 16-bit register (volatile unsigned int) */ +typedef volatile uint8_t RwReg8; /**< Read-Write 8-bit register (volatile unsigned int) */ +#define CAST(type, value) ((type *)(value)) +#define REG_ACCESS(type, address) (*(type*)(address)) /**< C code: Register value */ +#else +#define CAST(type, value) (value) +#define REG_ACCESS(type, address) (address) /**< Assembly code: Register address */ +#endif + +/* ************************************************************************** */ +/** CMSIS DEFINITIONS FOR SAMD21G18A */ +/* ************************************************************************** */ +/** \defgroup SAMD21G18A_cmsis CMSIS Definitions */ +/*@{*/ + +/** Interrupt Number Definition */ +typedef enum IRQn +{ + /****** Cortex-M0+ Processor Exceptions Numbers ******************************/ + NonMaskableInt_IRQn = -14,/**< 2 Non Maskable Interrupt */ + HardFault_IRQn = -13,/**< 3 Cortex-M0+ Hard Fault Interrupt */ + SVCall_IRQn = -5, /**< 11 Cortex-M0+ SV Call Interrupt */ + PendSV_IRQn = -2, /**< 14 Cortex-M0+ Pend SV Interrupt */ + SysTick_IRQn = -1, /**< 15 Cortex-M0+ System Tick Interrupt */ + /****** SAMD21G18A-specific Interrupt Numbers ***********************/ + PM_IRQn = 0, /**< 0 SAMD21G18A Power Manager (PM) */ + SYSCTRL_IRQn = 1, /**< 1 SAMD21G18A System Control (SYSCTRL) */ + WDT_IRQn = 2, /**< 2 SAMD21G18A Watchdog Timer (WDT) */ + RTC_IRQn = 3, /**< 3 SAMD21G18A Real-Time Counter (RTC) */ + EIC_IRQn = 4, /**< 4 SAMD21G18A External Interrupt Controller (EIC) */ + NVMCTRL_IRQn = 5, /**< 5 SAMD21G18A Non-Volatile Memory Controller (NVMCTRL) */ + DMAC_IRQn = 6, /**< 6 SAMD21G18A Direct Memory Access Controller (DMAC) */ + USB_IRQn = 7, /**< 7 SAMD21G18A Universal Serial Bus (USB) */ + EVSYS_IRQn = 8, /**< 8 SAMD21G18A Event System Interface (EVSYS) */ + SERCOM0_IRQn = 9, /**< 9 SAMD21G18A Serial Communication Interface 0 (SERCOM0) */ + SERCOM1_IRQn = 10, /**< 10 SAMD21G18A Serial Communication Interface 1 (SERCOM1) */ + SERCOM2_IRQn = 11, /**< 11 SAMD21G18A Serial Communication Interface 2 (SERCOM2) */ + SERCOM3_IRQn = 12, /**< 12 SAMD21G18A Serial Communication Interface 3 (SERCOM3) */ + SERCOM4_IRQn = 13, /**< 13 SAMD21G18A Serial Communication Interface 4 (SERCOM4) */ + SERCOM5_IRQn = 14, /**< 14 SAMD21G18A Serial Communication Interface 5 (SERCOM5) */ + TCC0_IRQn = 15, /**< 15 SAMD21G18A Timer Counter Control 0 (TCC0) */ + TCC1_IRQn = 16, /**< 16 SAMD21G18A Timer Counter Control 1 (TCC1) */ + TCC2_IRQn = 17, /**< 17 SAMD21G18A Timer Counter Control 2 (TCC2) */ + TC3_IRQn = 18, /**< 18 SAMD21G18A Basic Timer Counter 3 (TC3) */ + TC4_IRQn = 19, /**< 19 SAMD21G18A Basic Timer Counter 4 (TC4) */ + TC5_IRQn = 20, /**< 20 SAMD21G18A Basic Timer Counter 5 (TC5) */ + ADC_IRQn = 23, /**< 23 SAMD21G18A Analog Digital Converter (ADC) */ + AC_IRQn = 24, /**< 24 SAMD21G18A Analog Comparators (AC) */ + DAC_IRQn = 25, /**< 25 SAMD21G18A Digital Analog Converter (DAC) */ + PTC_IRQn = 26, /**< 26 SAMD21G18A Peripheral Touch Controller (PTC) */ + I2S_IRQn = 27, /**< 27 SAMD21G18A Inter-IC Sound Interface (I2S) */ + + PERIPH_COUNT_IRQn = 28 /**< Number of peripheral IDs */ +} IRQn_Type; + +typedef struct _DeviceVectors +{ + /* Stack pointer */ + void* pvStack; + + /* Cortex-M handlers */ + void* pfnReset_Handler; + void* pfnNMI_Handler; + void* pfnHardFault_Handler; + void* pvReservedM12; + void* pvReservedM11; + void* pvReservedM10; + void* pvReservedM9; + void* pvReservedM8; + void* pvReservedM7; + void* pvReservedM6; + void* pfnSVC_Handler; + void* pvReservedM4; + void* pvReservedM3; + void* pfnPendSV_Handler; + void* pfnSysTick_Handler; + + /* Peripheral handlers */ + void* pfnPM_Handler; /* 0 Power Manager */ + void* pfnSYSCTRL_Handler; /* 1 System Control */ + void* pfnWDT_Handler; /* 2 Watchdog Timer */ + void* pfnRTC_Handler; /* 3 Real-Time Counter */ + void* pfnEIC_Handler; /* 4 External Interrupt Controller */ + void* pfnNVMCTRL_Handler; /* 5 Non-Volatile Memory Controller */ + void* pfnDMAC_Handler; /* 6 Direct Memory Access Controller */ + void* pfnUSB_Handler; /* 7 Universal Serial Bus */ + void* pfnEVSYS_Handler; /* 8 Event System Interface */ + void* pfnSERCOM0_Handler; /* 9 Serial Communication Interface 0 */ + void* pfnSERCOM1_Handler; /* 10 Serial Communication Interface 1 */ + void* pfnSERCOM2_Handler; /* 11 Serial Communication Interface 2 */ + void* pfnSERCOM3_Handler; /* 12 Serial Communication Interface 3 */ + void* pfnSERCOM4_Handler; /* 13 Serial Communication Interface 4 */ + void* pfnSERCOM5_Handler; /* 14 Serial Communication Interface 5 */ + void* pfnTCC0_Handler; /* 15 Timer Counter Control 0 */ + void* pfnTCC1_Handler; /* 16 Timer Counter Control 1 */ + void* pfnTCC2_Handler; /* 17 Timer Counter Control 2 */ + void* pfnTC3_Handler; /* 18 Basic Timer Counter 3 */ + void* pfnTC4_Handler; /* 19 Basic Timer Counter 4 */ + void* pfnTC5_Handler; /* 20 Basic Timer Counter 5 */ + void* pvReserved21; + void* pvReserved22; + void* pfnADC_Handler; /* 23 Analog Digital Converter */ + void* pfnAC_Handler; /* 24 Analog Comparators */ + void* pfnDAC_Handler; /* 25 Digital Analog Converter */ + void* pfnPTC_Handler; /* 26 Peripheral Touch Controller */ + void* pfnI2S_Handler; /* 27 Inter-IC Sound Interface */ + void* pvReserved28; +} DeviceVectors; + +/* Cortex-M0+ processor handlers */ +void Reset_Handler ( void ); +void NMI_Handler ( void ); +void HardFault_Handler ( void ); +void SVC_Handler ( void ); +void PendSV_Handler ( void ); +void SysTick_Handler ( void ); + +/* Peripherals handlers */ +void PM_Handler ( void ); +void SYSCTRL_Handler ( void ); +void WDT_Handler ( void ); +void RTC_Handler ( void ); +void EIC_Handler ( void ); +void NVMCTRL_Handler ( void ); +void DMAC_Handler ( void ); +void USB_Handler ( void ); +void EVSYS_Handler ( void ); +void SERCOM0_Handler ( void ); +void SERCOM1_Handler ( void ); +void SERCOM2_Handler ( void ); +void SERCOM3_Handler ( void ); +void SERCOM4_Handler ( void ); +void SERCOM5_Handler ( void ); +void TCC0_Handler ( void ); +void TCC1_Handler ( void ); +void TCC2_Handler ( void ); +void TC3_Handler ( void ); +void TC4_Handler ( void ); +void TC5_Handler ( void ); +void ADC_Handler ( void ); +void AC_Handler ( void ); +void DAC_Handler ( void ); +void PTC_Handler ( void ); +void I2S_Handler ( void ); + +/* + * \brief Configuration of the Cortex-M0+ Processor and Core Peripherals + */ + +#define LITTLE_ENDIAN 1 +#define __CM0PLUS_REV 1 /*!< Core revision r0p1 */ +#define __MPU_PRESENT 0 /*!< MPU present or not */ +#define __NVIC_PRIO_BITS 2 /*!< Number of bits used for Priority Levels */ +#define __VTOR_PRESENT 1 /*!< VTOR present or not */ +#define __Vendor_SysTickConfig 0 /*!< Set to 1 if different SysTick Config is used */ + +/** + * \brief CMSIS includes + */ + +#include +#if !defined DONT_USE_CMSIS_INIT +#include "system_samd21.h" +#endif /* DONT_USE_CMSIS_INIT */ + +/*@}*/ + +/* ************************************************************************** */ +/** SOFTWARE PERIPHERAL API DEFINITION FOR SAMD21G18A */ +/* ************************************************************************** */ +/** \defgroup SAMD21G18A_api Peripheral Software API */ +/*@{*/ + +#include "component/ac.h" +#include "component/adc.h" +#include "component/dac.h" +#include "component/dmac.h" +#include "component/dsu.h" +#include "component/eic.h" +#include "component/evsys.h" +#include "component/gclk.h" +#include "component/hmatrixb.h" +#include "component/i2s.h" +#include "component/mtb.h" +#include "component/nvmctrl.h" +#include "component/pac.h" +#include "component/pm.h" +#include "component/port.h" +#include "component/rtc.h" +#include "component/sercom.h" +#include "component/sysctrl.h" +#include "component/tc.h" +#include "component/tcc.h" +#include "component/usb.h" +#include "component/wdt.h" +/*@}*/ + +/* ************************************************************************** */ +/** REGISTERS ACCESS DEFINITIONS FOR SAMD21G18A */ +/* ************************************************************************** */ +/** \defgroup SAMD21G18A_reg Registers Access Definitions */ +/*@{*/ + +#include "instance/ac.h" +#include "instance/adc.h" +#include "instance/dac.h" +#include "instance/dmac.h" +#include "instance/dsu.h" +#include "instance/eic.h" +#include "instance/evsys.h" +#include "instance/gclk.h" +#include "instance/sbmatrix.h" +#include "instance/i2s.h" +#include "instance/mtb.h" +#include "instance/nvmctrl.h" +#include "instance/pac0.h" +#include "instance/pac1.h" +#include "instance/pac2.h" +#include "instance/pm.h" +#include "instance/port.h" +#include "instance/rtc.h" +#include "instance/sercom0.h" +#include "instance/sercom1.h" +#include "instance/sercom2.h" +#include "instance/sercom3.h" +#include "instance/sercom4.h" +#include "instance/sercom5.h" +#include "instance/sysctrl.h" +#include "instance/tc3.h" +#include "instance/tc4.h" +#include "instance/tc5.h" +#include "instance/tcc0.h" +#include "instance/tcc1.h" +#include "instance/tcc2.h" +#include "instance/usb.h" +#include "instance/wdt.h" +/*@}*/ + +/* ************************************************************************** */ +/** PERIPHERAL ID DEFINITIONS FOR SAMD21G18A */ +/* ************************************************************************** */ +/** \defgroup SAMD21G18A_id Peripheral Ids Definitions */ +/*@{*/ + +// Peripheral instances on HPB0 bridge +#define ID_PAC0 0 /**< \brief Peripheral Access Controller 0 (PAC0) */ +#define ID_PM 1 /**< \brief Power Manager (PM) */ +#define ID_SYSCTRL 2 /**< \brief System Control (SYSCTRL) */ +#define ID_GCLK 3 /**< \brief Generic Clock Generator (GCLK) */ +#define ID_WDT 4 /**< \brief Watchdog Timer (WDT) */ +#define ID_RTC 5 /**< \brief Real-Time Counter (RTC) */ +#define ID_EIC 6 /**< \brief External Interrupt Controller (EIC) */ + +// Peripheral instances on HPB1 bridge +#define ID_PAC1 32 /**< \brief Peripheral Access Controller 1 (PAC1) */ +#define ID_DSU 33 /**< \brief Device Service Unit (DSU) */ +#define ID_NVMCTRL 34 /**< \brief Non-Volatile Memory Controller (NVMCTRL) */ +#define ID_PORT 35 /**< \brief Port Module (PORT) */ +#define ID_DMAC 36 /**< \brief Direct Memory Access Controller (DMAC) */ +#define ID_USB 37 /**< \brief Universal Serial Bus (USB) */ +#define ID_MTB 38 /**< \brief Cortex-M0+ Micro-Trace Buffer (MTB) */ +#define ID_SBMATRIX 39 /**< \brief HSB Matrix (SBMATRIX) */ + +// Peripheral instances on HPB2 bridge +#define ID_PAC2 64 /**< \brief Peripheral Access Controller 2 (PAC2) */ +#define ID_EVSYS 65 /**< \brief Event System Interface (EVSYS) */ +#define ID_SERCOM0 66 /**< \brief Serial Communication Interface 0 (SERCOM0) */ +#define ID_SERCOM1 67 /**< \brief Serial Communication Interface 1 (SERCOM1) */ +#define ID_SERCOM2 68 /**< \brief Serial Communication Interface 2 (SERCOM2) */ +#define ID_SERCOM3 69 /**< \brief Serial Communication Interface 3 (SERCOM3) */ +#define ID_SERCOM4 70 /**< \brief Serial Communication Interface 4 (SERCOM4) */ +#define ID_SERCOM5 71 /**< \brief Serial Communication Interface 5 (SERCOM5) */ +#define ID_TCC0 72 /**< \brief Timer Counter Control 0 (TCC0) */ +#define ID_TCC1 73 /**< \brief Timer Counter Control 1 (TCC1) */ +#define ID_TCC2 74 /**< \brief Timer Counter Control 2 (TCC2) */ +#define ID_TC3 75 /**< \brief Basic Timer Counter 3 (TC3) */ +#define ID_TC4 76 /**< \brief Basic Timer Counter 4 (TC4) */ +#define ID_TC5 77 /**< \brief Basic Timer Counter 5 (TC5) */ +#define ID_ADC 80 /**< \brief Analog Digital Converter (ADC) */ +#define ID_AC 81 /**< \brief Analog Comparators (AC) */ +#define ID_DAC 82 /**< \brief Digital Analog Converter (DAC) */ +#define ID_PTC 83 /**< \brief Peripheral Touch Controller (PTC) */ +#define ID_I2S 84 /**< \brief Inter-IC Sound Interface (I2S) */ + +#define ID_PERIPH_COUNT 85 /**< \brief Max number of peripheral IDs */ +/*@}*/ + +/* ************************************************************************** */ +/** BASE ADDRESS DEFINITIONS FOR SAMD21G18A */ +/* ************************************************************************** */ +/** \defgroup SAMD21G18A_base Peripheral Base Address Definitions */ +/*@{*/ + +#if defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__) +#define AC (0x42004400UL) /**< \brief (AC) APB Base Address */ +#define ADC (0x42004000UL) /**< \brief (ADC) APB Base Address */ +#define DAC (0x42004800UL) /**< \brief (DAC) APB Base Address */ +#define DMAC (0x41004800UL) /**< \brief (DMAC) APB Base Address */ +#define DSU (0x41002000UL) /**< \brief (DSU) APB Base Address */ +#define EIC (0x40001800UL) /**< \brief (EIC) APB Base Address */ +#define EVSYS (0x42000400UL) /**< \brief (EVSYS) APB Base Address */ +#define GCLK (0x40000C00UL) /**< \brief (GCLK) APB Base Address */ +#define SBMATRIX (0x41007000UL) /**< \brief (SBMATRIX) APB Base Address */ +#define I2S (0x42005000UL) /**< \brief (I2S) APB Base Address */ +#define MTB (0x41006000UL) /**< \brief (MTB) APB Base Address */ +#define NVMCTRL (0x41004000UL) /**< \brief (NVMCTRL) APB Base Address */ +#define NVMCTRL_CAL (0x00800000UL) /**< \brief (NVMCTRL) CAL Base Address */ +#define NVMCTRL_LOCKBIT (0x00802000UL) /**< \brief (NVMCTRL) LOCKBIT Base Address */ +#define NVMCTRL_OTP1 (0x00806000UL) /**< \brief (NVMCTRL) OTP1 Base Address */ +#define NVMCTRL_OTP2 (0x00806008UL) /**< \brief (NVMCTRL) OTP2 Base Address */ +#define NVMCTRL_OTP4 (0x00806020UL) /**< \brief (NVMCTRL) OTP4 Base Address */ +#define NVMCTRL_TEMP_LOG (0x00806030UL) /**< \brief (NVMCTRL) TEMP_LOG Base Address */ +#define NVMCTRL_USER (0x00804000UL) /**< \brief (NVMCTRL) USER Base Address */ +#define PAC0 (0x40000000UL) /**< \brief (PAC0) APB Base Address */ +#define PAC1 (0x41000000UL) /**< \brief (PAC1) APB Base Address */ +#define PAC2 (0x42000000UL) /**< \brief (PAC2) APB Base Address */ +#define PM (0x40000400UL) /**< \brief (PM) APB Base Address */ +#define PORT (0x41004400UL) /**< \brief (PORT) APB Base Address */ +#define PORT_IOBUS (0x60000000UL) /**< \brief (PORT) IOBUS Base Address */ +#define RTC (0x40001400UL) /**< \brief (RTC) APB Base Address */ +#define SERCOM0 (0x42000800UL) /**< \brief (SERCOM0) APB Base Address */ +#define SERCOM1 (0x42000C00UL) /**< \brief (SERCOM1) APB Base Address */ +#define SERCOM2 (0x42001000UL) /**< \brief (SERCOM2) APB Base Address */ +#define SERCOM3 (0x42001400UL) /**< \brief (SERCOM3) APB Base Address */ +#define SERCOM4 (0x42001800UL) /**< \brief (SERCOM4) APB Base Address */ +#define SERCOM5 (0x42001C00UL) /**< \brief (SERCOM5) APB Base Address */ +#define SYSCTRL (0x40000800UL) /**< \brief (SYSCTRL) APB Base Address */ +#define TC3 (0x42002C00UL) /**< \brief (TC3) APB Base Address */ +#define TC4 (0x42003000UL) /**< \brief (TC4) APB Base Address */ +#define TC5 (0x42003400UL) /**< \brief (TC5) APB Base Address */ +#define TCC0 (0x42002000UL) /**< \brief (TCC0) APB Base Address */ +#define TCC1 (0x42002400UL) /**< \brief (TCC1) APB Base Address */ +#define TCC2 (0x42002800UL) /**< \brief (TCC2) APB Base Address */ +#define USB (0x41005000UL) /**< \brief (USB) APB Base Address */ +#define WDT (0x40001000UL) /**< \brief (WDT) APB Base Address */ +#else +#define AC ((Ac *)0x42004400UL) /**< \brief (AC) APB Base Address */ +#define AC_INST_NUM 1 /**< \brief (AC) Number of instances */ +#define AC_INSTS { AC } /**< \brief (AC) Instances List */ + +#define ADC ((Adc *)0x42004000UL) /**< \brief (ADC) APB Base Address */ +#define ADC_INST_NUM 1 /**< \brief (ADC) Number of instances */ +#define ADC_INSTS { ADC } /**< \brief (ADC) Instances List */ + +#define DAC ((Dac *)0x42004800UL) /**< \brief (DAC) APB Base Address */ +#define DAC_INST_NUM 1 /**< \brief (DAC) Number of instances */ +#define DAC_INSTS { DAC } /**< \brief (DAC) Instances List */ + +#define DMAC ((Dmac *)0x41004800UL) /**< \brief (DMAC) APB Base Address */ +#define DMAC_INST_NUM 1 /**< \brief (DMAC) Number of instances */ +#define DMAC_INSTS { DMAC } /**< \brief (DMAC) Instances List */ + +#define DSU ((Dsu *)0x41002000UL) /**< \brief (DSU) APB Base Address */ +#define DSU_INST_NUM 1 /**< \brief (DSU) Number of instances */ +#define DSU_INSTS { DSU } /**< \brief (DSU) Instances List */ + +#define EIC ((Eic *)0x40001800UL) /**< \brief (EIC) APB Base Address */ +#define EIC_INST_NUM 1 /**< \brief (EIC) Number of instances */ +#define EIC_INSTS { EIC } /**< \brief (EIC) Instances List */ + +#define EVSYS ((Evsys *)0x42000400UL) /**< \brief (EVSYS) APB Base Address */ +#define EVSYS_INST_NUM 1 /**< \brief (EVSYS) Number of instances */ +#define EVSYS_INSTS { EVSYS } /**< \brief (EVSYS) Instances List */ + +#define GCLK ((Gclk *)0x40000C00UL) /**< \brief (GCLK) APB Base Address */ +#define GCLK_INST_NUM 1 /**< \brief (GCLK) Number of instances */ +#define GCLK_INSTS { GCLK } /**< \brief (GCLK) Instances List */ + +#define SBMATRIX ((Hmatrixb *)0x41007000UL) /**< \brief (SBMATRIX) APB Base Address */ +#define HMATRIXB_INST_NUM 1 /**< \brief (HMATRIXB) Number of instances */ +#define HMATRIXB_INSTS { SBMATRIX } /**< \brief (HMATRIXB) Instances List */ + +#define I2S ((I2s *)0x42005000UL) /**< \brief (I2S) APB Base Address */ +#define I2S_INST_NUM 1 /**< \brief (I2S) Number of instances */ +#define I2S_INSTS { I2S } /**< \brief (I2S) Instances List */ + +#define MTB ((Mtb *)0x41006000UL) /**< \brief (MTB) APB Base Address */ +#define MTB_INST_NUM 1 /**< \brief (MTB) Number of instances */ +#define MTB_INSTS { MTB } /**< \brief (MTB) Instances List */ + +#define NVMCTRL ((Nvmctrl *)0x41004000UL) /**< \brief (NVMCTRL) APB Base Address */ +#define NVMCTRL_CAL (0x00800000UL) /**< \brief (NVMCTRL) CAL Base Address */ +#define NVMCTRL_LOCKBIT (0x00802000UL) /**< \brief (NVMCTRL) LOCKBIT Base Address */ +#define NVMCTRL_OTP1 (0x00806000UL) /**< \brief (NVMCTRL) OTP1 Base Address */ +#define NVMCTRL_OTP2 (0x00806008UL) /**< \brief (NVMCTRL) OTP2 Base Address */ +#define NVMCTRL_OTP4 (0x00806020UL) /**< \brief (NVMCTRL) OTP4 Base Address */ +#define NVMCTRL_TEMP_LOG (0x00806030UL) /**< \brief (NVMCTRL) TEMP_LOG Base Address */ +#define NVMCTRL_USER (0x00804000UL) /**< \brief (NVMCTRL) USER Base Address */ +#define NVMCTRL_INST_NUM 1 /**< \brief (NVMCTRL) Number of instances */ +#define NVMCTRL_INSTS { NVMCTRL } /**< \brief (NVMCTRL) Instances List */ + +#define PAC0 ((Pac *)0x40000000UL) /**< \brief (PAC0) APB Base Address */ +#define PAC1 ((Pac *)0x41000000UL) /**< \brief (PAC1) APB Base Address */ +#define PAC2 ((Pac *)0x42000000UL) /**< \brief (PAC2) APB Base Address */ +#define PAC_INST_NUM 3 /**< \brief (PAC) Number of instances */ +#define PAC_INSTS { PAC0, PAC1, PAC2 } /**< \brief (PAC) Instances List */ + +#define PM ((Pm *)0x40000400UL) /**< \brief (PM) APB Base Address */ +#define PM_INST_NUM 1 /**< \brief (PM) Number of instances */ +#define PM_INSTS { PM } /**< \brief (PM) Instances List */ + +#define PORT ((Port *)0x41004400UL) /**< \brief (PORT) APB Base Address */ +#define PORT_IOBUS ((Port *)0x60000000UL) /**< \brief (PORT) IOBUS Base Address */ +#define PORT_INST_NUM 1 /**< \brief (PORT) Number of instances */ +#define PORT_INSTS { PORT } /**< \brief (PORT) Instances List */ + +#define PTC_GCLK_ID 34 +#define PTC_INST_NUM 1 /**< \brief (PTC) Number of instances */ +#define PTC_INSTS { PTC } /**< \brief (PTC) Instances List */ + +#define RTC ((Rtc *)0x40001400UL) /**< \brief (RTC) APB Base Address */ +#define RTC_INST_NUM 1 /**< \brief (RTC) Number of instances */ +#define RTC_INSTS { RTC } /**< \brief (RTC) Instances List */ + +#define SERCOM0 ((Sercom *)0x42000800UL) /**< \brief (SERCOM0) APB Base Address */ +#define SERCOM1 ((Sercom *)0x42000C00UL) /**< \brief (SERCOM1) APB Base Address */ +#define SERCOM2 ((Sercom *)0x42001000UL) /**< \brief (SERCOM2) APB Base Address */ +#define SERCOM3 ((Sercom *)0x42001400UL) /**< \brief (SERCOM3) APB Base Address */ +#define SERCOM4 ((Sercom *)0x42001800UL) /**< \brief (SERCOM4) APB Base Address */ +#define SERCOM5 ((Sercom *)0x42001C00UL) /**< \brief (SERCOM5) APB Base Address */ +#define SERCOM_INST_NUM 6 /**< \brief (SERCOM) Number of instances */ +#define SERCOM_INSTS { SERCOM0, SERCOM1, SERCOM2, SERCOM3, SERCOM4, SERCOM5 } /**< \brief (SERCOM) Instances List */ + +#define SYSCTRL ((Sysctrl *)0x40000800UL) /**< \brief (SYSCTRL) APB Base Address */ +#define SYSCTRL_INST_NUM 1 /**< \brief (SYSCTRL) Number of instances */ +#define SYSCTRL_INSTS { SYSCTRL } /**< \brief (SYSCTRL) Instances List */ + +#define TC3 ((Tc *)0x42002C00UL) /**< \brief (TC3) APB Base Address */ +#define TC4 ((Tc *)0x42003000UL) /**< \brief (TC4) APB Base Address */ +#define TC5 ((Tc *)0x42003400UL) /**< \brief (TC5) APB Base Address */ +#define TC_INST_NUM 3 /**< \brief (TC) Number of instances */ +#define TC_INSTS { TC3, TC4, TC5 } /**< \brief (TC) Instances List */ + +#define TCC0 ((Tcc *)0x42002000UL) /**< \brief (TCC0) APB Base Address */ +#define TCC1 ((Tcc *)0x42002400UL) /**< \brief (TCC1) APB Base Address */ +#define TCC2 ((Tcc *)0x42002800UL) /**< \brief (TCC2) APB Base Address */ +#define TCC_INST_NUM 3 /**< \brief (TCC) Number of instances */ +#define TCC_INSTS { TCC0, TCC1, TCC2 } /**< \brief (TCC) Instances List */ + +#define USB ((Usb *)0x41005000UL) /**< \brief (USB) APB Base Address */ +#define USB_INST_NUM 1 /**< \brief (USB) Number of instances */ +#define USB_INSTS { USB } /**< \brief (USB) Instances List */ + +#define WDT ((Wdt *)0x40001000UL) /**< \brief (WDT) APB Base Address */ +#define WDT_INST_NUM 1 /**< \brief (WDT) Number of instances */ +#define WDT_INSTS { WDT } /**< \brief (WDT) Instances List */ + +#endif /* (defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */ +/*@}*/ + +/* ************************************************************************** */ +/** PORT DEFINITIONS FOR SAMD21G18A */ +/* ************************************************************************** */ +/** \defgroup SAMD21G18A_port PORT Definitions */ +/*@{*/ + +#include "pio/samd21g18a.h" +/*@}*/ + +/* ************************************************************************** */ +/** MEMORY MAPPING DEFINITIONS FOR SAMD21G18A */ +/* ************************************************************************** */ + +#define FLASH_SIZE 0x40000UL /* 256 kB */ +#define FLASH_PAGE_SIZE 64 +#define FLASH_NB_OF_PAGES 4096 +#define FLASH_USER_PAGE_SIZE 64 +#define HMCRAMC0_SIZE 0x8000UL /* 32 kB */ + +#define FLASH_ADDR (0x00000000u) /**< FLASH base address */ +#define FLASH_USER_PAGE_ADDR (0x00800000u) /**< FLASH_USER_PAGE base address */ +#define HMCRAMC0_ADDR (0x20000000u) /**< HMCRAMC0 base address */ +#define HPB0_ADDR (0x40000000u) /**< HPB0 base address */ +#define HPB1_ADDR (0x41000000u) /**< HPB1 base address */ +#define HPB2_ADDR (0x42000000u) /**< HPB2 base address */ +#define PPB_ADDR (0xE0000000u) /**< PPB base address */ + +#define DSU_DID_RESETVALUE 0x10010005UL +#define EIC_EXTINT_NUM 16 +#define PORT_GROUPS 2 + +/* ************************************************************************** */ +/** ELECTRICAL DEFINITIONS FOR SAMD21G18A */ +/* ************************************************************************** */ + + +#ifdef __cplusplus +} +#endif + +/*@}*/ + +#endif /* SAMD21G18A_H */ diff --git a/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/utils/cmsis/samd21/include/samd21g18au.h b/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/utils/cmsis/samd21/include/samd21g18au.h new file mode 100644 index 0000000..08b694e --- /dev/null +++ b/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/utils/cmsis/samd21/include/samd21g18au.h @@ -0,0 +1,571 @@ +/** + * \file + * + * \brief Header file for SAMD21G18AU + * + * Copyright (c) 2017-2018 Microchip Technology Inc. and its subsidiaries. + * + * \asf_license_start + * + * \page License + * + * Subject to your compliance with these terms, you may use Microchip + * software and any derivatives exclusively with Microchip products. + * It is your responsibility to comply with third party license terms applicable + * to your use of third party software (including open source software) that + * may accompany Microchip software. + * + * THIS SOFTWARE IS SUPPLIED BY MICROCHIP "AS IS". NO WARRANTIES, + * WHETHER EXPRESS, IMPLIED OR STATUTORY, APPLY TO THIS SOFTWARE, + * INCLUDING ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, + * AND FITNESS FOR A PARTICULAR PURPOSE. IN NO EVENT WILL MICROCHIP BE + * LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL OR CONSEQUENTIAL + * LOSS, DAMAGE, COST OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE + * SOFTWARE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE + * POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT + * ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY + * RELATED TO THIS SOFTWARE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, + * THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THIS SOFTWARE. + * + * \asf_license_stop + * + */ + +#ifndef _SAMD21G18AU_ +#define _SAMD21G18AU_ + +/** + * \ingroup SAMD21_definitions + * \addtogroup SAMD21G18AU_definitions SAMD21G18AU definitions + * This file defines all structures and symbols for SAMD21G18AU: + * - registers and bitfields + * - peripheral base address + * - peripheral ID + * - PIO definitions +*/ +/*@{*/ + +#ifdef __cplusplus + extern "C" { +#endif + +#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) +#include +#ifndef __cplusplus +typedef volatile const uint32_t RoReg; /**< Read only 32-bit register (volatile const unsigned int) */ +typedef volatile const uint16_t RoReg16; /**< Read only 16-bit register (volatile const unsigned int) */ +typedef volatile const uint8_t RoReg8; /**< Read only 8-bit register (volatile const unsigned int) */ +#else +typedef volatile uint32_t RoReg; /**< Read only 32-bit register (volatile const unsigned int) */ +typedef volatile uint16_t RoReg16; /**< Read only 16-bit register (volatile const unsigned int) */ +typedef volatile uint8_t RoReg8; /**< Read only 8-bit register (volatile const unsigned int) */ +#endif +typedef volatile uint32_t WoReg; /**< Write only 32-bit register (volatile unsigned int) */ +typedef volatile uint16_t WoReg16; /**< Write only 16-bit register (volatile unsigned int) */ +typedef volatile uint8_t WoReg8; /**< Write only 8-bit register (volatile unsigned int) */ +typedef volatile uint32_t RwReg; /**< Read-Write 32-bit register (volatile unsigned int) */ +typedef volatile uint16_t RwReg16; /**< Read-Write 16-bit register (volatile unsigned int) */ +typedef volatile uint8_t RwReg8; /**< Read-Write 8-bit register (volatile unsigned int) */ +#define CAST(type, value) ((type *)(value)) +#define REG_ACCESS(type, address) (*(type*)(address)) /**< C code: Register value */ +#else +#define CAST(type, value) (value) +#define REG_ACCESS(type, address) (address) /**< Assembly code: Register address */ +#endif + +/* ************************************************************************** */ +/** CMSIS DEFINITIONS FOR SAMD21G18AU */ +/* ************************************************************************** */ +/** \defgroup SAMD21G18AU_cmsis CMSIS Definitions */ +/*@{*/ + +/** Interrupt Number Definition */ +typedef enum IRQn +{ + /****** Cortex-M0+ Processor Exceptions Numbers ******************************/ + NonMaskableInt_IRQn = -14,/**< 2 Non Maskable Interrupt */ + HardFault_IRQn = -13,/**< 3 Cortex-M0+ Hard Fault Interrupt */ + SVCall_IRQn = -5, /**< 11 Cortex-M0+ SV Call Interrupt */ + PendSV_IRQn = -2, /**< 14 Cortex-M0+ Pend SV Interrupt */ + SysTick_IRQn = -1, /**< 15 Cortex-M0+ System Tick Interrupt */ + /****** SAMD21G18AU-specific Interrupt Numbers ***********************/ + PM_IRQn = 0, /**< 0 SAMD21G18AU Power Manager (PM) */ + SYSCTRL_IRQn = 1, /**< 1 SAMD21G18AU System Control (SYSCTRL) */ + WDT_IRQn = 2, /**< 2 SAMD21G18AU Watchdog Timer (WDT) */ + RTC_IRQn = 3, /**< 3 SAMD21G18AU Real-Time Counter (RTC) */ + EIC_IRQn = 4, /**< 4 SAMD21G18AU External Interrupt Controller (EIC) */ + NVMCTRL_IRQn = 5, /**< 5 SAMD21G18AU Non-Volatile Memory Controller (NVMCTRL) */ + DMAC_IRQn = 6, /**< 6 SAMD21G18AU Direct Memory Access Controller (DMAC) */ + USB_IRQn = 7, /**< 7 SAMD21G18AU Universal Serial Bus (USB) */ + EVSYS_IRQn = 8, /**< 8 SAMD21G18AU Event System Interface (EVSYS) */ + SERCOM0_IRQn = 9, /**< 9 SAMD21G18AU Serial Communication Interface 0 (SERCOM0) */ + SERCOM1_IRQn = 10, /**< 10 SAMD21G18AU Serial Communication Interface 1 (SERCOM1) */ + SERCOM2_IRQn = 11, /**< 11 SAMD21G18AU Serial Communication Interface 2 (SERCOM2) */ + SERCOM3_IRQn = 12, /**< 12 SAMD21G18AU Serial Communication Interface 3 (SERCOM3) */ + SERCOM4_IRQn = 13, /**< 13 SAMD21G18AU Serial Communication Interface 4 (SERCOM4) */ + SERCOM5_IRQn = 14, /**< 14 SAMD21G18AU Serial Communication Interface 5 (SERCOM5) */ + TCC0_IRQn = 15, /**< 15 SAMD21G18AU Timer Counter Control 0 (TCC0) */ + TCC1_IRQn = 16, /**< 16 SAMD21G18AU Timer Counter Control 1 (TCC1) */ + TCC2_IRQn = 17, /**< 17 SAMD21G18AU Timer Counter Control 2 (TCC2) */ + TC3_IRQn = 18, /**< 18 SAMD21G18AU Basic Timer Counter 3 (TC3) */ + TC4_IRQn = 19, /**< 19 SAMD21G18AU Basic Timer Counter 4 (TC4) */ + TC5_IRQn = 20, /**< 20 SAMD21G18AU Basic Timer Counter 5 (TC5) */ + TC6_IRQn = 21, /**< 21 SAMD21G18AU Basic Timer Counter 6 (TC6) */ + TC7_IRQn = 22, /**< 22 SAMD21G18AU Basic Timer Counter 7 (TC7) */ + ADC_IRQn = 23, /**< 23 SAMD21G18AU Analog Digital Converter (ADC) */ + AC_IRQn = 24, /**< 24 SAMD21G18AU Analog Comparators (AC) */ + DAC_IRQn = 25, /**< 25 SAMD21G18AU Digital Analog Converter (DAC) */ + PTC_IRQn = 26, /**< 26 SAMD21G18AU Peripheral Touch Controller (PTC) */ + I2S_IRQn = 27, /**< 27 SAMD21G18AU Inter-IC Sound Interface (I2S) */ + + PERIPH_COUNT_IRQn = 28 /**< Number of peripheral IDs */ +} IRQn_Type; + +typedef struct _DeviceVectors +{ + /* Stack pointer */ + void* pvStack; + + /* Cortex-M handlers */ + void* pfnReset_Handler; + void* pfnNMI_Handler; + void* pfnHardFault_Handler; + void* pvReservedM12; + void* pvReservedM11; + void* pvReservedM10; + void* pvReservedM9; + void* pvReservedM8; + void* pvReservedM7; + void* pvReservedM6; + void* pfnSVC_Handler; + void* pvReservedM4; + void* pvReservedM3; + void* pfnPendSV_Handler; + void* pfnSysTick_Handler; + + /* Peripheral handlers */ + void* pfnPM_Handler; /* 0 Power Manager */ + void* pfnSYSCTRL_Handler; /* 1 System Control */ + void* pfnWDT_Handler; /* 2 Watchdog Timer */ + void* pfnRTC_Handler; /* 3 Real-Time Counter */ + void* pfnEIC_Handler; /* 4 External Interrupt Controller */ + void* pfnNVMCTRL_Handler; /* 5 Non-Volatile Memory Controller */ + void* pfnDMAC_Handler; /* 6 Direct Memory Access Controller */ + void* pfnUSB_Handler; /* 7 Universal Serial Bus */ + void* pfnEVSYS_Handler; /* 8 Event System Interface */ + void* pfnSERCOM0_Handler; /* 9 Serial Communication Interface 0 */ + void* pfnSERCOM1_Handler; /* 10 Serial Communication Interface 1 */ + void* pfnSERCOM2_Handler; /* 11 Serial Communication Interface 2 */ + void* pfnSERCOM3_Handler; /* 12 Serial Communication Interface 3 */ + void* pfnSERCOM4_Handler; /* 13 Serial Communication Interface 4 */ + void* pfnSERCOM5_Handler; /* 14 Serial Communication Interface 5 */ + void* pfnTCC0_Handler; /* 15 Timer Counter Control 0 */ + void* pfnTCC1_Handler; /* 16 Timer Counter Control 1 */ + void* pfnTCC2_Handler; /* 17 Timer Counter Control 2 */ + void* pfnTC3_Handler; /* 18 Basic Timer Counter 3 */ + void* pfnTC4_Handler; /* 19 Basic Timer Counter 4 */ + void* pfnTC5_Handler; /* 20 Basic Timer Counter 5 */ + void* pfnTC6_Handler; /* 21 Basic Timer Counter 6 */ + void* pfnTC7_Handler; /* 22 Basic Timer Counter 7 */ + void* pfnADC_Handler; /* 23 Analog Digital Converter */ + void* pfnAC_Handler; /* 24 Analog Comparators */ + void* pfnDAC_Handler; /* 25 Digital Analog Converter */ + void* pfnPTC_Handler; /* 26 Peripheral Touch Controller */ + void* pfnI2S_Handler; /* 27 Inter-IC Sound Interface */ + void* pvReserved28; +} DeviceVectors; + +/* Cortex-M0+ processor handlers */ +void Reset_Handler ( void ); +void NMI_Handler ( void ); +void HardFault_Handler ( void ); +void SVC_Handler ( void ); +void PendSV_Handler ( void ); +void SysTick_Handler ( void ); + +/* Peripherals handlers */ +void PM_Handler ( void ); +void SYSCTRL_Handler ( void ); +void WDT_Handler ( void ); +void RTC_Handler ( void ); +void EIC_Handler ( void ); +void NVMCTRL_Handler ( void ); +void DMAC_Handler ( void ); +void USB_Handler ( void ); +void EVSYS_Handler ( void ); +void SERCOM0_Handler ( void ); +void SERCOM1_Handler ( void ); +void SERCOM2_Handler ( void ); +void SERCOM3_Handler ( void ); +void SERCOM4_Handler ( void ); +void SERCOM5_Handler ( void ); +void TCC0_Handler ( void ); +void TCC1_Handler ( void ); +void TCC2_Handler ( void ); +void TC3_Handler ( void ); +void TC4_Handler ( void ); +void TC5_Handler ( void ); +void TC6_Handler ( void ); +void TC7_Handler ( void ); +void ADC_Handler ( void ); +void AC_Handler ( void ); +void DAC_Handler ( void ); +void PTC_Handler ( void ); +void I2S_Handler ( void ); + +/* + * \brief Configuration of the Cortex-M0+ Processor and Core Peripherals + */ + +#define LITTLE_ENDIAN 1 +#define __CM0PLUS_REV 1 /*!< Core revision r0p1 */ +#define __MPU_PRESENT 0 /*!< MPU present or not */ +#define __NVIC_PRIO_BITS 2 /*!< Number of bits used for Priority Levels */ +#define __VTOR_PRESENT 1 /*!< VTOR present or not */ +#define __Vendor_SysTickConfig 0 /*!< Set to 1 if different SysTick Config is used */ + +/** + * \brief CMSIS includes + */ + +#include +#if !defined DONT_USE_CMSIS_INIT +#include "system_samd21.h" +#endif /* DONT_USE_CMSIS_INIT */ + +/*@}*/ + +/* ************************************************************************** */ +/** SOFTWARE PERIPHERAL API DEFINITION FOR SAMD21G18AU */ +/* ************************************************************************** */ +/** \defgroup SAMD21G18AU_api Peripheral Software API */ +/*@{*/ + +#include "component/ac.h" +#include "component/adc.h" +#include "component/dac.h" +#include "component/dmac.h" +#include "component/dsu.h" +#include "component/eic.h" +#include "component/evsys.h" +#include "component/gclk.h" +#include "component/hmatrixb.h" +#include "component/i2s.h" +#include "component/mtb.h" +#include "component/nvmctrl.h" +#include "component/pac.h" +#include "component/pm.h" +#include "component/port.h" +#include "component/rtc.h" +#include "component/sercom.h" +#include "component/sysctrl.h" +#include "component/tc.h" +#include "component/tcc.h" +#include "component/usb.h" +#include "component/wdt.h" +/*@}*/ + +/* ************************************************************************** */ +/** REGISTERS ACCESS DEFINITIONS FOR SAMD21G18AU */ +/* ************************************************************************** */ +/** \defgroup SAMD21G18AU_reg Registers Access Definitions */ +/*@{*/ + +#include "instance/ac.h" +#include "instance/adc.h" +#include "instance/dac.h" +#include "instance/dmac.h" +#include "instance/dsu.h" +#include "instance/eic.h" +#include "instance/evsys.h" +#include "instance/gclk.h" +#include "instance/sbmatrix.h" +#include "instance/i2s.h" +#include "instance/mtb.h" +#include "instance/nvmctrl.h" +#include "instance/pac0.h" +#include "instance/pac1.h" +#include "instance/pac2.h" +#include "instance/pm.h" +#include "instance/port.h" +#include "instance/rtc.h" +#include "instance/sercom0.h" +#include "instance/sercom1.h" +#include "instance/sercom2.h" +#include "instance/sercom3.h" +#include "instance/sercom4.h" +#include "instance/sercom5.h" +#include "instance/sysctrl.h" +#include "instance/tc3.h" +#include "instance/tc4.h" +#include "instance/tc5.h" +#include "instance/tc6.h" +#include "instance/tc7.h" +#include "instance/tcc0.h" +#include "instance/tcc1.h" +#include "instance/tcc2.h" +#include "instance/usb.h" +#include "instance/wdt.h" +/*@}*/ + +/* ************************************************************************** */ +/** PERIPHERAL ID DEFINITIONS FOR SAMD21G18AU */ +/* ************************************************************************** */ +/** \defgroup SAMD21G18AU_id Peripheral Ids Definitions */ +/*@{*/ + +// Peripheral instances on HPB0 bridge +#define ID_PAC0 0 /**< \brief Peripheral Access Controller 0 (PAC0) */ +#define ID_PM 1 /**< \brief Power Manager (PM) */ +#define ID_SYSCTRL 2 /**< \brief System Control (SYSCTRL) */ +#define ID_GCLK 3 /**< \brief Generic Clock Generator (GCLK) */ +#define ID_WDT 4 /**< \brief Watchdog Timer (WDT) */ +#define ID_RTC 5 /**< \brief Real-Time Counter (RTC) */ +#define ID_EIC 6 /**< \brief External Interrupt Controller (EIC) */ + +// Peripheral instances on HPB1 bridge +#define ID_PAC1 32 /**< \brief Peripheral Access Controller 1 (PAC1) */ +#define ID_DSU 33 /**< \brief Device Service Unit (DSU) */ +#define ID_NVMCTRL 34 /**< \brief Non-Volatile Memory Controller (NVMCTRL) */ +#define ID_PORT 35 /**< \brief Port Module (PORT) */ +#define ID_DMAC 36 /**< \brief Direct Memory Access Controller (DMAC) */ +#define ID_USB 37 /**< \brief Universal Serial Bus (USB) */ +#define ID_MTB 38 /**< \brief Cortex-M0+ Micro-Trace Buffer (MTB) */ +#define ID_SBMATRIX 39 /**< \brief HSB Matrix (SBMATRIX) */ + +// Peripheral instances on HPB2 bridge +#define ID_PAC2 64 /**< \brief Peripheral Access Controller 2 (PAC2) */ +#define ID_EVSYS 65 /**< \brief Event System Interface (EVSYS) */ +#define ID_SERCOM0 66 /**< \brief Serial Communication Interface 0 (SERCOM0) */ +#define ID_SERCOM1 67 /**< \brief Serial Communication Interface 1 (SERCOM1) */ +#define ID_SERCOM2 68 /**< \brief Serial Communication Interface 2 (SERCOM2) */ +#define ID_SERCOM3 69 /**< \brief Serial Communication Interface 3 (SERCOM3) */ +#define ID_SERCOM4 70 /**< \brief Serial Communication Interface 4 (SERCOM4) */ +#define ID_SERCOM5 71 /**< \brief Serial Communication Interface 5 (SERCOM5) */ +#define ID_TCC0 72 /**< \brief Timer Counter Control 0 (TCC0) */ +#define ID_TCC1 73 /**< \brief Timer Counter Control 1 (TCC1) */ +#define ID_TCC2 74 /**< \brief Timer Counter Control 2 (TCC2) */ +#define ID_TC3 75 /**< \brief Basic Timer Counter 3 (TC3) */ +#define ID_TC4 76 /**< \brief Basic Timer Counter 4 (TC4) */ +#define ID_TC5 77 /**< \brief Basic Timer Counter 5 (TC5) */ +#define ID_TC6 78 /**< \brief Basic Timer Counter 6 (TC6) */ +#define ID_TC7 79 /**< \brief Basic Timer Counter 7 (TC7) */ +#define ID_ADC 80 /**< \brief Analog Digital Converter (ADC) */ +#define ID_AC 81 /**< \brief Analog Comparators (AC) */ +#define ID_DAC 82 /**< \brief Digital Analog Converter (DAC) */ +#define ID_PTC 83 /**< \brief Peripheral Touch Controller (PTC) */ +#define ID_I2S 84 /**< \brief Inter-IC Sound Interface (I2S) */ + +#define ID_PERIPH_COUNT 85 /**< \brief Max number of peripheral IDs */ +/*@}*/ + +/* ************************************************************************** */ +/** BASE ADDRESS DEFINITIONS FOR SAMD21G18AU */ +/* ************************************************************************** */ +/** \defgroup SAMD21G18AU_base Peripheral Base Address Definitions */ +/*@{*/ + +#if defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__) +#define AC (0x42004400UL) /**< \brief (AC) APB Base Address */ +#define ADC (0x42004000UL) /**< \brief (ADC) APB Base Address */ +#define DAC (0x42004800UL) /**< \brief (DAC) APB Base Address */ +#define DMAC (0x41004800UL) /**< \brief (DMAC) APB Base Address */ +#define DSU (0x41002000UL) /**< \brief (DSU) APB Base Address */ +#define EIC (0x40001800UL) /**< \brief (EIC) APB Base Address */ +#define EVSYS (0x42000400UL) /**< \brief (EVSYS) APB Base Address */ +#define GCLK (0x40000C00UL) /**< \brief (GCLK) APB Base Address */ +#define SBMATRIX (0x41007000UL) /**< \brief (SBMATRIX) APB Base Address */ +#define I2S (0x42005000UL) /**< \brief (I2S) APB Base Address */ +#define MTB (0x41006000UL) /**< \brief (MTB) APB Base Address */ +#define NVMCTRL (0x41004000UL) /**< \brief (NVMCTRL) APB Base Address */ +#define NVMCTRL_CAL (0x00800000UL) /**< \brief (NVMCTRL) CAL Base Address */ +#define NVMCTRL_LOCKBIT (0x00802000UL) /**< \brief (NVMCTRL) LOCKBIT Base Address */ +#define NVMCTRL_OTP1 (0x00806000UL) /**< \brief (NVMCTRL) OTP1 Base Address */ +#define NVMCTRL_OTP2 (0x00806008UL) /**< \brief (NVMCTRL) OTP2 Base Address */ +#define NVMCTRL_OTP4 (0x00806020UL) /**< \brief (NVMCTRL) OTP4 Base Address */ +#define NVMCTRL_TEMP_LOG (0x00806030UL) /**< \brief (NVMCTRL) TEMP_LOG Base Address */ +#define NVMCTRL_USER (0x00804000UL) /**< \brief (NVMCTRL) USER Base Address */ +#define PAC0 (0x40000000UL) /**< \brief (PAC0) APB Base Address */ +#define PAC1 (0x41000000UL) /**< \brief (PAC1) APB Base Address */ +#define PAC2 (0x42000000UL) /**< \brief (PAC2) APB Base Address */ +#define PM (0x40000400UL) /**< \brief (PM) APB Base Address */ +#define PORT (0x41004400UL) /**< \brief (PORT) APB Base Address */ +#define PORT_IOBUS (0x60000000UL) /**< \brief (PORT) IOBUS Base Address */ +#define RTC (0x40001400UL) /**< \brief (RTC) APB Base Address */ +#define SERCOM0 (0x42000800UL) /**< \brief (SERCOM0) APB Base Address */ +#define SERCOM1 (0x42000C00UL) /**< \brief (SERCOM1) APB Base Address */ +#define SERCOM2 (0x42001000UL) /**< \brief (SERCOM2) APB Base Address */ +#define SERCOM3 (0x42001400UL) /**< \brief (SERCOM3) APB Base Address */ +#define SERCOM4 (0x42001800UL) /**< \brief (SERCOM4) APB Base Address */ +#define SERCOM5 (0x42001C00UL) /**< \brief (SERCOM5) APB Base Address */ +#define SYSCTRL (0x40000800UL) /**< \brief (SYSCTRL) APB Base Address */ +#define TC3 (0x42002C00UL) /**< \brief (TC3) APB Base Address */ +#define TC4 (0x42003000UL) /**< \brief (TC4) APB Base Address */ +#define TC5 (0x42003400UL) /**< \brief (TC5) APB Base Address */ +#define TC6 (0x42003800UL) /**< \brief (TC6) APB Base Address */ +#define TC7 (0x42003C00UL) /**< \brief (TC7) APB Base Address */ +#define TCC0 (0x42002000UL) /**< \brief (TCC0) APB Base Address */ +#define TCC1 (0x42002400UL) /**< \brief (TCC1) APB Base Address */ +#define TCC2 (0x42002800UL) /**< \brief (TCC2) APB Base Address */ +#define USB (0x41005000UL) /**< \brief (USB) APB Base Address */ +#define WDT (0x40001000UL) /**< \brief (WDT) APB Base Address */ +#else +#define AC ((Ac *)0x42004400UL) /**< \brief (AC) APB Base Address */ +#define AC_INST_NUM 1 /**< \brief (AC) Number of instances */ +#define AC_INSTS { AC } /**< \brief (AC) Instances List */ + +#define ADC ((Adc *)0x42004000UL) /**< \brief (ADC) APB Base Address */ +#define ADC_INST_NUM 1 /**< \brief (ADC) Number of instances */ +#define ADC_INSTS { ADC } /**< \brief (ADC) Instances List */ + +#define DAC ((Dac *)0x42004800UL) /**< \brief (DAC) APB Base Address */ +#define DAC_INST_NUM 1 /**< \brief (DAC) Number of instances */ +#define DAC_INSTS { DAC } /**< \brief (DAC) Instances List */ + +#define DMAC ((Dmac *)0x41004800UL) /**< \brief (DMAC) APB Base Address */ +#define DMAC_INST_NUM 1 /**< \brief (DMAC) Number of instances */ +#define DMAC_INSTS { DMAC } /**< \brief (DMAC) Instances List */ + +#define DSU ((Dsu *)0x41002000UL) /**< \brief (DSU) APB Base Address */ +#define DSU_INST_NUM 1 /**< \brief (DSU) Number of instances */ +#define DSU_INSTS { DSU } /**< \brief (DSU) Instances List */ + +#define EIC ((Eic *)0x40001800UL) /**< \brief (EIC) APB Base Address */ +#define EIC_INST_NUM 1 /**< \brief (EIC) Number of instances */ +#define EIC_INSTS { EIC } /**< \brief (EIC) Instances List */ + +#define EVSYS ((Evsys *)0x42000400UL) /**< \brief (EVSYS) APB Base Address */ +#define EVSYS_INST_NUM 1 /**< \brief (EVSYS) Number of instances */ +#define EVSYS_INSTS { EVSYS } /**< \brief (EVSYS) Instances List */ + +#define GCLK ((Gclk *)0x40000C00UL) /**< \brief (GCLK) APB Base Address */ +#define GCLK_INST_NUM 1 /**< \brief (GCLK) Number of instances */ +#define GCLK_INSTS { GCLK } /**< \brief (GCLK) Instances List */ + +#define SBMATRIX ((Hmatrixb *)0x41007000UL) /**< \brief (SBMATRIX) APB Base Address */ +#define HMATRIXB_INST_NUM 1 /**< \brief (HMATRIXB) Number of instances */ +#define HMATRIXB_INSTS { SBMATRIX } /**< \brief (HMATRIXB) Instances List */ + +#define I2S ((I2s *)0x42005000UL) /**< \brief (I2S) APB Base Address */ +#define I2S_INST_NUM 1 /**< \brief (I2S) Number of instances */ +#define I2S_INSTS { I2S } /**< \brief (I2S) Instances List */ + +#define MTB ((Mtb *)0x41006000UL) /**< \brief (MTB) APB Base Address */ +#define MTB_INST_NUM 1 /**< \brief (MTB) Number of instances */ +#define MTB_INSTS { MTB } /**< \brief (MTB) Instances List */ + +#define NVMCTRL ((Nvmctrl *)0x41004000UL) /**< \brief (NVMCTRL) APB Base Address */ +#define NVMCTRL_CAL (0x00800000UL) /**< \brief (NVMCTRL) CAL Base Address */ +#define NVMCTRL_LOCKBIT (0x00802000UL) /**< \brief (NVMCTRL) LOCKBIT Base Address */ +#define NVMCTRL_OTP1 (0x00806000UL) /**< \brief (NVMCTRL) OTP1 Base Address */ +#define NVMCTRL_OTP2 (0x00806008UL) /**< \brief (NVMCTRL) OTP2 Base Address */ +#define NVMCTRL_OTP4 (0x00806020UL) /**< \brief (NVMCTRL) OTP4 Base Address */ +#define NVMCTRL_TEMP_LOG (0x00806030UL) /**< \brief (NVMCTRL) TEMP_LOG Base Address */ +#define NVMCTRL_USER (0x00804000UL) /**< \brief (NVMCTRL) USER Base Address */ +#define NVMCTRL_INST_NUM 1 /**< \brief (NVMCTRL) Number of instances */ +#define NVMCTRL_INSTS { NVMCTRL } /**< \brief (NVMCTRL) Instances List */ + +#define PAC0 ((Pac *)0x40000000UL) /**< \brief (PAC0) APB Base Address */ +#define PAC1 ((Pac *)0x41000000UL) /**< \brief (PAC1) APB Base Address */ +#define PAC2 ((Pac *)0x42000000UL) /**< \brief (PAC2) APB Base Address */ +#define PAC_INST_NUM 3 /**< \brief (PAC) Number of instances */ +#define PAC_INSTS { PAC0, PAC1, PAC2 } /**< \brief (PAC) Instances List */ + +#define PM ((Pm *)0x40000400UL) /**< \brief (PM) APB Base Address */ +#define PM_INST_NUM 1 /**< \brief (PM) Number of instances */ +#define PM_INSTS { PM } /**< \brief (PM) Instances List */ + +#define PORT ((Port *)0x41004400UL) /**< \brief (PORT) APB Base Address */ +#define PORT_IOBUS ((Port *)0x60000000UL) /**< \brief (PORT) IOBUS Base Address */ +#define PORT_INST_NUM 1 /**< \brief (PORT) Number of instances */ +#define PORT_INSTS { PORT } /**< \brief (PORT) Instances List */ + +#define PTC_GCLK_ID 34 +#define PTC_INST_NUM 1 /**< \brief (PTC) Number of instances */ +#define PTC_INSTS { PTC } /**< \brief (PTC) Instances List */ + +#define RTC ((Rtc *)0x40001400UL) /**< \brief (RTC) APB Base Address */ +#define RTC_INST_NUM 1 /**< \brief (RTC) Number of instances */ +#define RTC_INSTS { RTC } /**< \brief (RTC) Instances List */ + +#define SERCOM0 ((Sercom *)0x42000800UL) /**< \brief (SERCOM0) APB Base Address */ +#define SERCOM1 ((Sercom *)0x42000C00UL) /**< \brief (SERCOM1) APB Base Address */ +#define SERCOM2 ((Sercom *)0x42001000UL) /**< \brief (SERCOM2) APB Base Address */ +#define SERCOM3 ((Sercom *)0x42001400UL) /**< \brief (SERCOM3) APB Base Address */ +#define SERCOM4 ((Sercom *)0x42001800UL) /**< \brief (SERCOM4) APB Base Address */ +#define SERCOM5 ((Sercom *)0x42001C00UL) /**< \brief (SERCOM5) APB Base Address */ +#define SERCOM_INST_NUM 6 /**< \brief (SERCOM) Number of instances */ +#define SERCOM_INSTS { SERCOM0, SERCOM1, SERCOM2, SERCOM3, SERCOM4, SERCOM5 } /**< \brief (SERCOM) Instances List */ + +#define SYSCTRL ((Sysctrl *)0x40000800UL) /**< \brief (SYSCTRL) APB Base Address */ +#define SYSCTRL_INST_NUM 1 /**< \brief (SYSCTRL) Number of instances */ +#define SYSCTRL_INSTS { SYSCTRL } /**< \brief (SYSCTRL) Instances List */ + +#define TC3 ((Tc *)0x42002C00UL) /**< \brief (TC3) APB Base Address */ +#define TC4 ((Tc *)0x42003000UL) /**< \brief (TC4) APB Base Address */ +#define TC5 ((Tc *)0x42003400UL) /**< \brief (TC5) APB Base Address */ +#define TC6 ((Tc *)0x42003800UL) /**< \brief (TC6) APB Base Address */ +#define TC7 ((Tc *)0x42003C00UL) /**< \brief (TC7) APB Base Address */ +#define TC_INST_NUM 5 /**< \brief (TC) Number of instances */ +#define TC_INSTS { TC3, TC4, TC5, TC6, TC7 } /**< \brief (TC) Instances List */ + +#define TCC0 ((Tcc *)0x42002000UL) /**< \brief (TCC0) APB Base Address */ +#define TCC1 ((Tcc *)0x42002400UL) /**< \brief (TCC1) APB Base Address */ +#define TCC2 ((Tcc *)0x42002800UL) /**< \brief (TCC2) APB Base Address */ +#define TCC_INST_NUM 3 /**< \brief (TCC) Number of instances */ +#define TCC_INSTS { TCC0, TCC1, TCC2 } /**< \brief (TCC) Instances List */ + +#define USB ((Usb *)0x41005000UL) /**< \brief (USB) APB Base Address */ +#define USB_INST_NUM 1 /**< \brief (USB) Number of instances */ +#define USB_INSTS { USB } /**< \brief (USB) Instances List */ + +#define WDT ((Wdt *)0x40001000UL) /**< \brief (WDT) APB Base Address */ +#define WDT_INST_NUM 1 /**< \brief (WDT) Number of instances */ +#define WDT_INSTS { WDT } /**< \brief (WDT) Instances List */ + +#endif /* (defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */ +/*@}*/ + +/* ************************************************************************** */ +/** PORT DEFINITIONS FOR SAMD21G18AU */ +/* ************************************************************************** */ +/** \defgroup SAMD21G18AU_port PORT Definitions */ +/*@{*/ + +#include "pio/samd21g18au.h" +/*@}*/ + +/* ************************************************************************** */ +/** MEMORY MAPPING DEFINITIONS FOR SAMD21G18AU */ +/* ************************************************************************** */ + +#define FLASH_SIZE 0x40000UL /* 256 kB */ +#define FLASH_PAGE_SIZE 64 +#define FLASH_NB_OF_PAGES 4096 +#define FLASH_USER_PAGE_SIZE 64 +#define HMCRAMC0_SIZE 0x8000UL /* 32 kB */ + +#define FLASH_ADDR (0x00000000u) /**< FLASH base address */ +#define FLASH_USER_PAGE_ADDR (0x00800000u) /**< FLASH_USER_PAGE base address */ +#define HMCRAMC0_ADDR (0x20000000u) /**< HMCRAMC0 base address */ +#define HPB0_ADDR (0x40000000u) /**< HPB0 base address */ +#define HPB1_ADDR (0x41000000u) /**< HPB1 base address */ +#define HPB2_ADDR (0x42000000u) /**< HPB2 base address */ +#define PPB_ADDR (0xE0000000u) /**< PPB base address */ + +#define DSU_DID_RESETVALUE 0x1001000FUL +#define EIC_EXTINT_NUM 16 +#define PORT_GROUPS 2 + +/* ************************************************************************** */ +/** ELECTRICAL DEFINITIONS FOR SAMD21G18AU */ +/* ************************************************************************** */ + + +#ifdef __cplusplus +} +#endif + +/*@}*/ + +#endif /* SAMD21G18AU_H */ diff --git a/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/utils/cmsis/samd21/include/samd21j15a.h b/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/utils/cmsis/samd21/include/samd21j15a.h new file mode 100644 index 0000000..8790b53 --- /dev/null +++ b/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/utils/cmsis/samd21/include/samd21j15a.h @@ -0,0 +1,571 @@ +/** + * \file + * + * \brief Header file for SAMD21J15A + * + * Copyright (c) 2017-2018 Microchip Technology Inc. and its subsidiaries. + * + * \asf_license_start + * + * \page License + * + * Subject to your compliance with these terms, you may use Microchip + * software and any derivatives exclusively with Microchip products. + * It is your responsibility to comply with third party license terms applicable + * to your use of third party software (including open source software) that + * may accompany Microchip software. + * + * THIS SOFTWARE IS SUPPLIED BY MICROCHIP "AS IS". NO WARRANTIES, + * WHETHER EXPRESS, IMPLIED OR STATUTORY, APPLY TO THIS SOFTWARE, + * INCLUDING ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, + * AND FITNESS FOR A PARTICULAR PURPOSE. IN NO EVENT WILL MICROCHIP BE + * LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL OR CONSEQUENTIAL + * LOSS, DAMAGE, COST OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE + * SOFTWARE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE + * POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT + * ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY + * RELATED TO THIS SOFTWARE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, + * THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THIS SOFTWARE. + * + * \asf_license_stop + * + */ + +#ifndef _SAMD21J15A_ +#define _SAMD21J15A_ + +/** + * \ingroup SAMD21_definitions + * \addtogroup SAMD21J15A_definitions SAMD21J15A definitions + * This file defines all structures and symbols for SAMD21J15A: + * - registers and bitfields + * - peripheral base address + * - peripheral ID + * - PIO definitions +*/ +/*@{*/ + +#ifdef __cplusplus + extern "C" { +#endif + +#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) +#include +#ifndef __cplusplus +typedef volatile const uint32_t RoReg; /**< Read only 32-bit register (volatile const unsigned int) */ +typedef volatile const uint16_t RoReg16; /**< Read only 16-bit register (volatile const unsigned int) */ +typedef volatile const uint8_t RoReg8; /**< Read only 8-bit register (volatile const unsigned int) */ +#else +typedef volatile uint32_t RoReg; /**< Read only 32-bit register (volatile const unsigned int) */ +typedef volatile uint16_t RoReg16; /**< Read only 16-bit register (volatile const unsigned int) */ +typedef volatile uint8_t RoReg8; /**< Read only 8-bit register (volatile const unsigned int) */ +#endif +typedef volatile uint32_t WoReg; /**< Write only 32-bit register (volatile unsigned int) */ +typedef volatile uint16_t WoReg16; /**< Write only 16-bit register (volatile unsigned int) */ +typedef volatile uint8_t WoReg8; /**< Write only 8-bit register (volatile unsigned int) */ +typedef volatile uint32_t RwReg; /**< Read-Write 32-bit register (volatile unsigned int) */ +typedef volatile uint16_t RwReg16; /**< Read-Write 16-bit register (volatile unsigned int) */ +typedef volatile uint8_t RwReg8; /**< Read-Write 8-bit register (volatile unsigned int) */ +#define CAST(type, value) ((type *)(value)) +#define REG_ACCESS(type, address) (*(type*)(address)) /**< C code: Register value */ +#else +#define CAST(type, value) (value) +#define REG_ACCESS(type, address) (address) /**< Assembly code: Register address */ +#endif + +/* ************************************************************************** */ +/** CMSIS DEFINITIONS FOR SAMD21J15A */ +/* ************************************************************************** */ +/** \defgroup SAMD21J15A_cmsis CMSIS Definitions */ +/*@{*/ + +/** Interrupt Number Definition */ +typedef enum IRQn +{ + /****** Cortex-M0+ Processor Exceptions Numbers ******************************/ + NonMaskableInt_IRQn = -14,/**< 2 Non Maskable Interrupt */ + HardFault_IRQn = -13,/**< 3 Cortex-M0+ Hard Fault Interrupt */ + SVCall_IRQn = -5, /**< 11 Cortex-M0+ SV Call Interrupt */ + PendSV_IRQn = -2, /**< 14 Cortex-M0+ Pend SV Interrupt */ + SysTick_IRQn = -1, /**< 15 Cortex-M0+ System Tick Interrupt */ + /****** SAMD21J15A-specific Interrupt Numbers ***********************/ + PM_IRQn = 0, /**< 0 SAMD21J15A Power Manager (PM) */ + SYSCTRL_IRQn = 1, /**< 1 SAMD21J15A System Control (SYSCTRL) */ + WDT_IRQn = 2, /**< 2 SAMD21J15A Watchdog Timer (WDT) */ + RTC_IRQn = 3, /**< 3 SAMD21J15A Real-Time Counter (RTC) */ + EIC_IRQn = 4, /**< 4 SAMD21J15A External Interrupt Controller (EIC) */ + NVMCTRL_IRQn = 5, /**< 5 SAMD21J15A Non-Volatile Memory Controller (NVMCTRL) */ + DMAC_IRQn = 6, /**< 6 SAMD21J15A Direct Memory Access Controller (DMAC) */ + USB_IRQn = 7, /**< 7 SAMD21J15A Universal Serial Bus (USB) */ + EVSYS_IRQn = 8, /**< 8 SAMD21J15A Event System Interface (EVSYS) */ + SERCOM0_IRQn = 9, /**< 9 SAMD21J15A Serial Communication Interface 0 (SERCOM0) */ + SERCOM1_IRQn = 10, /**< 10 SAMD21J15A Serial Communication Interface 1 (SERCOM1) */ + SERCOM2_IRQn = 11, /**< 11 SAMD21J15A Serial Communication Interface 2 (SERCOM2) */ + SERCOM3_IRQn = 12, /**< 12 SAMD21J15A Serial Communication Interface 3 (SERCOM3) */ + SERCOM4_IRQn = 13, /**< 13 SAMD21J15A Serial Communication Interface 4 (SERCOM4) */ + SERCOM5_IRQn = 14, /**< 14 SAMD21J15A Serial Communication Interface 5 (SERCOM5) */ + TCC0_IRQn = 15, /**< 15 SAMD21J15A Timer Counter Control 0 (TCC0) */ + TCC1_IRQn = 16, /**< 16 SAMD21J15A Timer Counter Control 1 (TCC1) */ + TCC2_IRQn = 17, /**< 17 SAMD21J15A Timer Counter Control 2 (TCC2) */ + TC3_IRQn = 18, /**< 18 SAMD21J15A Basic Timer Counter 3 (TC3) */ + TC4_IRQn = 19, /**< 19 SAMD21J15A Basic Timer Counter 4 (TC4) */ + TC5_IRQn = 20, /**< 20 SAMD21J15A Basic Timer Counter 5 (TC5) */ + TC6_IRQn = 21, /**< 21 SAMD21J15A Basic Timer Counter 6 (TC6) */ + TC7_IRQn = 22, /**< 22 SAMD21J15A Basic Timer Counter 7 (TC7) */ + ADC_IRQn = 23, /**< 23 SAMD21J15A Analog Digital Converter (ADC) */ + AC_IRQn = 24, /**< 24 SAMD21J15A Analog Comparators (AC) */ + DAC_IRQn = 25, /**< 25 SAMD21J15A Digital Analog Converter (DAC) */ + PTC_IRQn = 26, /**< 26 SAMD21J15A Peripheral Touch Controller (PTC) */ + I2S_IRQn = 27, /**< 27 SAMD21J15A Inter-IC Sound Interface (I2S) */ + + PERIPH_COUNT_IRQn = 28 /**< Number of peripheral IDs */ +} IRQn_Type; + +typedef struct _DeviceVectors +{ + /* Stack pointer */ + void* pvStack; + + /* Cortex-M handlers */ + void* pfnReset_Handler; + void* pfnNMI_Handler; + void* pfnHardFault_Handler; + void* pvReservedM12; + void* pvReservedM11; + void* pvReservedM10; + void* pvReservedM9; + void* pvReservedM8; + void* pvReservedM7; + void* pvReservedM6; + void* pfnSVC_Handler; + void* pvReservedM4; + void* pvReservedM3; + void* pfnPendSV_Handler; + void* pfnSysTick_Handler; + + /* Peripheral handlers */ + void* pfnPM_Handler; /* 0 Power Manager */ + void* pfnSYSCTRL_Handler; /* 1 System Control */ + void* pfnWDT_Handler; /* 2 Watchdog Timer */ + void* pfnRTC_Handler; /* 3 Real-Time Counter */ + void* pfnEIC_Handler; /* 4 External Interrupt Controller */ + void* pfnNVMCTRL_Handler; /* 5 Non-Volatile Memory Controller */ + void* pfnDMAC_Handler; /* 6 Direct Memory Access Controller */ + void* pfnUSB_Handler; /* 7 Universal Serial Bus */ + void* pfnEVSYS_Handler; /* 8 Event System Interface */ + void* pfnSERCOM0_Handler; /* 9 Serial Communication Interface 0 */ + void* pfnSERCOM1_Handler; /* 10 Serial Communication Interface 1 */ + void* pfnSERCOM2_Handler; /* 11 Serial Communication Interface 2 */ + void* pfnSERCOM3_Handler; /* 12 Serial Communication Interface 3 */ + void* pfnSERCOM4_Handler; /* 13 Serial Communication Interface 4 */ + void* pfnSERCOM5_Handler; /* 14 Serial Communication Interface 5 */ + void* pfnTCC0_Handler; /* 15 Timer Counter Control 0 */ + void* pfnTCC1_Handler; /* 16 Timer Counter Control 1 */ + void* pfnTCC2_Handler; /* 17 Timer Counter Control 2 */ + void* pfnTC3_Handler; /* 18 Basic Timer Counter 3 */ + void* pfnTC4_Handler; /* 19 Basic Timer Counter 4 */ + void* pfnTC5_Handler; /* 20 Basic Timer Counter 5 */ + void* pfnTC6_Handler; /* 21 Basic Timer Counter 6 */ + void* pfnTC7_Handler; /* 22 Basic Timer Counter 7 */ + void* pfnADC_Handler; /* 23 Analog Digital Converter */ + void* pfnAC_Handler; /* 24 Analog Comparators */ + void* pfnDAC_Handler; /* 25 Digital Analog Converter */ + void* pfnPTC_Handler; /* 26 Peripheral Touch Controller */ + void* pfnI2S_Handler; /* 27 Inter-IC Sound Interface */ + void* pvReserved28; +} DeviceVectors; + +/* Cortex-M0+ processor handlers */ +void Reset_Handler ( void ); +void NMI_Handler ( void ); +void HardFault_Handler ( void ); +void SVC_Handler ( void ); +void PendSV_Handler ( void ); +void SysTick_Handler ( void ); + +/* Peripherals handlers */ +void PM_Handler ( void ); +void SYSCTRL_Handler ( void ); +void WDT_Handler ( void ); +void RTC_Handler ( void ); +void EIC_Handler ( void ); +void NVMCTRL_Handler ( void ); +void DMAC_Handler ( void ); +void USB_Handler ( void ); +void EVSYS_Handler ( void ); +void SERCOM0_Handler ( void ); +void SERCOM1_Handler ( void ); +void SERCOM2_Handler ( void ); +void SERCOM3_Handler ( void ); +void SERCOM4_Handler ( void ); +void SERCOM5_Handler ( void ); +void TCC0_Handler ( void ); +void TCC1_Handler ( void ); +void TCC2_Handler ( void ); +void TC3_Handler ( void ); +void TC4_Handler ( void ); +void TC5_Handler ( void ); +void TC6_Handler ( void ); +void TC7_Handler ( void ); +void ADC_Handler ( void ); +void AC_Handler ( void ); +void DAC_Handler ( void ); +void PTC_Handler ( void ); +void I2S_Handler ( void ); + +/* + * \brief Configuration of the Cortex-M0+ Processor and Core Peripherals + */ + +#define LITTLE_ENDIAN 1 +#define __CM0PLUS_REV 1 /*!< Core revision r0p1 */ +#define __MPU_PRESENT 0 /*!< MPU present or not */ +#define __NVIC_PRIO_BITS 2 /*!< Number of bits used for Priority Levels */ +#define __VTOR_PRESENT 1 /*!< VTOR present or not */ +#define __Vendor_SysTickConfig 0 /*!< Set to 1 if different SysTick Config is used */ + +/** + * \brief CMSIS includes + */ + +#include +#if !defined DONT_USE_CMSIS_INIT +#include "system_samd21.h" +#endif /* DONT_USE_CMSIS_INIT */ + +/*@}*/ + +/* ************************************************************************** */ +/** SOFTWARE PERIPHERAL API DEFINITION FOR SAMD21J15A */ +/* ************************************************************************** */ +/** \defgroup SAMD21J15A_api Peripheral Software API */ +/*@{*/ + +#include "component/ac.h" +#include "component/adc.h" +#include "component/dac.h" +#include "component/dmac.h" +#include "component/dsu.h" +#include "component/eic.h" +#include "component/evsys.h" +#include "component/gclk.h" +#include "component/hmatrixb.h" +#include "component/i2s.h" +#include "component/mtb.h" +#include "component/nvmctrl.h" +#include "component/pac.h" +#include "component/pm.h" +#include "component/port.h" +#include "component/rtc.h" +#include "component/sercom.h" +#include "component/sysctrl.h" +#include "component/tc.h" +#include "component/tcc.h" +#include "component/usb.h" +#include "component/wdt.h" +/*@}*/ + +/* ************************************************************************** */ +/** REGISTERS ACCESS DEFINITIONS FOR SAMD21J15A */ +/* ************************************************************************** */ +/** \defgroup SAMD21J15A_reg Registers Access Definitions */ +/*@{*/ + +#include "instance/ac.h" +#include "instance/adc.h" +#include "instance/dac.h" +#include "instance/dmac.h" +#include "instance/dsu.h" +#include "instance/eic.h" +#include "instance/evsys.h" +#include "instance/gclk.h" +#include "instance/sbmatrix.h" +#include "instance/i2s.h" +#include "instance/mtb.h" +#include "instance/nvmctrl.h" +#include "instance/pac0.h" +#include "instance/pac1.h" +#include "instance/pac2.h" +#include "instance/pm.h" +#include "instance/port.h" +#include "instance/rtc.h" +#include "instance/sercom0.h" +#include "instance/sercom1.h" +#include "instance/sercom2.h" +#include "instance/sercom3.h" +#include "instance/sercom4.h" +#include "instance/sercom5.h" +#include "instance/sysctrl.h" +#include "instance/tc3.h" +#include "instance/tc4.h" +#include "instance/tc5.h" +#include "instance/tc6.h" +#include "instance/tc7.h" +#include "instance/tcc0.h" +#include "instance/tcc1.h" +#include "instance/tcc2.h" +#include "instance/usb.h" +#include "instance/wdt.h" +/*@}*/ + +/* ************************************************************************** */ +/** PERIPHERAL ID DEFINITIONS FOR SAMD21J15A */ +/* ************************************************************************** */ +/** \defgroup SAMD21J15A_id Peripheral Ids Definitions */ +/*@{*/ + +// Peripheral instances on HPB0 bridge +#define ID_PAC0 0 /**< \brief Peripheral Access Controller 0 (PAC0) */ +#define ID_PM 1 /**< \brief Power Manager (PM) */ +#define ID_SYSCTRL 2 /**< \brief System Control (SYSCTRL) */ +#define ID_GCLK 3 /**< \brief Generic Clock Generator (GCLK) */ +#define ID_WDT 4 /**< \brief Watchdog Timer (WDT) */ +#define ID_RTC 5 /**< \brief Real-Time Counter (RTC) */ +#define ID_EIC 6 /**< \brief External Interrupt Controller (EIC) */ + +// Peripheral instances on HPB1 bridge +#define ID_PAC1 32 /**< \brief Peripheral Access Controller 1 (PAC1) */ +#define ID_DSU 33 /**< \brief Device Service Unit (DSU) */ +#define ID_NVMCTRL 34 /**< \brief Non-Volatile Memory Controller (NVMCTRL) */ +#define ID_PORT 35 /**< \brief Port Module (PORT) */ +#define ID_DMAC 36 /**< \brief Direct Memory Access Controller (DMAC) */ +#define ID_USB 37 /**< \brief Universal Serial Bus (USB) */ +#define ID_MTB 38 /**< \brief Cortex-M0+ Micro-Trace Buffer (MTB) */ +#define ID_SBMATRIX 39 /**< \brief HSB Matrix (SBMATRIX) */ + +// Peripheral instances on HPB2 bridge +#define ID_PAC2 64 /**< \brief Peripheral Access Controller 2 (PAC2) */ +#define ID_EVSYS 65 /**< \brief Event System Interface (EVSYS) */ +#define ID_SERCOM0 66 /**< \brief Serial Communication Interface 0 (SERCOM0) */ +#define ID_SERCOM1 67 /**< \brief Serial Communication Interface 1 (SERCOM1) */ +#define ID_SERCOM2 68 /**< \brief Serial Communication Interface 2 (SERCOM2) */ +#define ID_SERCOM3 69 /**< \brief Serial Communication Interface 3 (SERCOM3) */ +#define ID_SERCOM4 70 /**< \brief Serial Communication Interface 4 (SERCOM4) */ +#define ID_SERCOM5 71 /**< \brief Serial Communication Interface 5 (SERCOM5) */ +#define ID_TCC0 72 /**< \brief Timer Counter Control 0 (TCC0) */ +#define ID_TCC1 73 /**< \brief Timer Counter Control 1 (TCC1) */ +#define ID_TCC2 74 /**< \brief Timer Counter Control 2 (TCC2) */ +#define ID_TC3 75 /**< \brief Basic Timer Counter 3 (TC3) */ +#define ID_TC4 76 /**< \brief Basic Timer Counter 4 (TC4) */ +#define ID_TC5 77 /**< \brief Basic Timer Counter 5 (TC5) */ +#define ID_TC6 78 /**< \brief Basic Timer Counter 6 (TC6) */ +#define ID_TC7 79 /**< \brief Basic Timer Counter 7 (TC7) */ +#define ID_ADC 80 /**< \brief Analog Digital Converter (ADC) */ +#define ID_AC 81 /**< \brief Analog Comparators (AC) */ +#define ID_DAC 82 /**< \brief Digital Analog Converter (DAC) */ +#define ID_PTC 83 /**< \brief Peripheral Touch Controller (PTC) */ +#define ID_I2S 84 /**< \brief Inter-IC Sound Interface (I2S) */ + +#define ID_PERIPH_COUNT 85 /**< \brief Max number of peripheral IDs */ +/*@}*/ + +/* ************************************************************************** */ +/** BASE ADDRESS DEFINITIONS FOR SAMD21J15A */ +/* ************************************************************************** */ +/** \defgroup SAMD21J15A_base Peripheral Base Address Definitions */ +/*@{*/ + +#if defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__) +#define AC (0x42004400UL) /**< \brief (AC) APB Base Address */ +#define ADC (0x42004000UL) /**< \brief (ADC) APB Base Address */ +#define DAC (0x42004800UL) /**< \brief (DAC) APB Base Address */ +#define DMAC (0x41004800UL) /**< \brief (DMAC) APB Base Address */ +#define DSU (0x41002000UL) /**< \brief (DSU) APB Base Address */ +#define EIC (0x40001800UL) /**< \brief (EIC) APB Base Address */ +#define EVSYS (0x42000400UL) /**< \brief (EVSYS) APB Base Address */ +#define GCLK (0x40000C00UL) /**< \brief (GCLK) APB Base Address */ +#define SBMATRIX (0x41007000UL) /**< \brief (SBMATRIX) APB Base Address */ +#define I2S (0x42005000UL) /**< \brief (I2S) APB Base Address */ +#define MTB (0x41006000UL) /**< \brief (MTB) APB Base Address */ +#define NVMCTRL (0x41004000UL) /**< \brief (NVMCTRL) APB Base Address */ +#define NVMCTRL_CAL (0x00800000UL) /**< \brief (NVMCTRL) CAL Base Address */ +#define NVMCTRL_LOCKBIT (0x00802000UL) /**< \brief (NVMCTRL) LOCKBIT Base Address */ +#define NVMCTRL_OTP1 (0x00806000UL) /**< \brief (NVMCTRL) OTP1 Base Address */ +#define NVMCTRL_OTP2 (0x00806008UL) /**< \brief (NVMCTRL) OTP2 Base Address */ +#define NVMCTRL_OTP4 (0x00806020UL) /**< \brief (NVMCTRL) OTP4 Base Address */ +#define NVMCTRL_TEMP_LOG (0x00806030UL) /**< \brief (NVMCTRL) TEMP_LOG Base Address */ +#define NVMCTRL_USER (0x00804000UL) /**< \brief (NVMCTRL) USER Base Address */ +#define PAC0 (0x40000000UL) /**< \brief (PAC0) APB Base Address */ +#define PAC1 (0x41000000UL) /**< \brief (PAC1) APB Base Address */ +#define PAC2 (0x42000000UL) /**< \brief (PAC2) APB Base Address */ +#define PM (0x40000400UL) /**< \brief (PM) APB Base Address */ +#define PORT (0x41004400UL) /**< \brief (PORT) APB Base Address */ +#define PORT_IOBUS (0x60000000UL) /**< \brief (PORT) IOBUS Base Address */ +#define RTC (0x40001400UL) /**< \brief (RTC) APB Base Address */ +#define SERCOM0 (0x42000800UL) /**< \brief (SERCOM0) APB Base Address */ +#define SERCOM1 (0x42000C00UL) /**< \brief (SERCOM1) APB Base Address */ +#define SERCOM2 (0x42001000UL) /**< \brief (SERCOM2) APB Base Address */ +#define SERCOM3 (0x42001400UL) /**< \brief (SERCOM3) APB Base Address */ +#define SERCOM4 (0x42001800UL) /**< \brief (SERCOM4) APB Base Address */ +#define SERCOM5 (0x42001C00UL) /**< \brief (SERCOM5) APB Base Address */ +#define SYSCTRL (0x40000800UL) /**< \brief (SYSCTRL) APB Base Address */ +#define TC3 (0x42002C00UL) /**< \brief (TC3) APB Base Address */ +#define TC4 (0x42003000UL) /**< \brief (TC4) APB Base Address */ +#define TC5 (0x42003400UL) /**< \brief (TC5) APB Base Address */ +#define TC6 (0x42003800UL) /**< \brief (TC6) APB Base Address */ +#define TC7 (0x42003C00UL) /**< \brief (TC7) APB Base Address */ +#define TCC0 (0x42002000UL) /**< \brief (TCC0) APB Base Address */ +#define TCC1 (0x42002400UL) /**< \brief (TCC1) APB Base Address */ +#define TCC2 (0x42002800UL) /**< \brief (TCC2) APB Base Address */ +#define USB (0x41005000UL) /**< \brief (USB) APB Base Address */ +#define WDT (0x40001000UL) /**< \brief (WDT) APB Base Address */ +#else +#define AC ((Ac *)0x42004400UL) /**< \brief (AC) APB Base Address */ +#define AC_INST_NUM 1 /**< \brief (AC) Number of instances */ +#define AC_INSTS { AC } /**< \brief (AC) Instances List */ + +#define ADC ((Adc *)0x42004000UL) /**< \brief (ADC) APB Base Address */ +#define ADC_INST_NUM 1 /**< \brief (ADC) Number of instances */ +#define ADC_INSTS { ADC } /**< \brief (ADC) Instances List */ + +#define DAC ((Dac *)0x42004800UL) /**< \brief (DAC) APB Base Address */ +#define DAC_INST_NUM 1 /**< \brief (DAC) Number of instances */ +#define DAC_INSTS { DAC } /**< \brief (DAC) Instances List */ + +#define DMAC ((Dmac *)0x41004800UL) /**< \brief (DMAC) APB Base Address */ +#define DMAC_INST_NUM 1 /**< \brief (DMAC) Number of instances */ +#define DMAC_INSTS { DMAC } /**< \brief (DMAC) Instances List */ + +#define DSU ((Dsu *)0x41002000UL) /**< \brief (DSU) APB Base Address */ +#define DSU_INST_NUM 1 /**< \brief (DSU) Number of instances */ +#define DSU_INSTS { DSU } /**< \brief (DSU) Instances List */ + +#define EIC ((Eic *)0x40001800UL) /**< \brief (EIC) APB Base Address */ +#define EIC_INST_NUM 1 /**< \brief (EIC) Number of instances */ +#define EIC_INSTS { EIC } /**< \brief (EIC) Instances List */ + +#define EVSYS ((Evsys *)0x42000400UL) /**< \brief (EVSYS) APB Base Address */ +#define EVSYS_INST_NUM 1 /**< \brief (EVSYS) Number of instances */ +#define EVSYS_INSTS { EVSYS } /**< \brief (EVSYS) Instances List */ + +#define GCLK ((Gclk *)0x40000C00UL) /**< \brief (GCLK) APB Base Address */ +#define GCLK_INST_NUM 1 /**< \brief (GCLK) Number of instances */ +#define GCLK_INSTS { GCLK } /**< \brief (GCLK) Instances List */ + +#define SBMATRIX ((Hmatrixb *)0x41007000UL) /**< \brief (SBMATRIX) APB Base Address */ +#define HMATRIXB_INST_NUM 1 /**< \brief (HMATRIXB) Number of instances */ +#define HMATRIXB_INSTS { SBMATRIX } /**< \brief (HMATRIXB) Instances List */ + +#define I2S ((I2s *)0x42005000UL) /**< \brief (I2S) APB Base Address */ +#define I2S_INST_NUM 1 /**< \brief (I2S) Number of instances */ +#define I2S_INSTS { I2S } /**< \brief (I2S) Instances List */ + +#define MTB ((Mtb *)0x41006000UL) /**< \brief (MTB) APB Base Address */ +#define MTB_INST_NUM 1 /**< \brief (MTB) Number of instances */ +#define MTB_INSTS { MTB } /**< \brief (MTB) Instances List */ + +#define NVMCTRL ((Nvmctrl *)0x41004000UL) /**< \brief (NVMCTRL) APB Base Address */ +#define NVMCTRL_CAL (0x00800000UL) /**< \brief (NVMCTRL) CAL Base Address */ +#define NVMCTRL_LOCKBIT (0x00802000UL) /**< \brief (NVMCTRL) LOCKBIT Base Address */ +#define NVMCTRL_OTP1 (0x00806000UL) /**< \brief (NVMCTRL) OTP1 Base Address */ +#define NVMCTRL_OTP2 (0x00806008UL) /**< \brief (NVMCTRL) OTP2 Base Address */ +#define NVMCTRL_OTP4 (0x00806020UL) /**< \brief (NVMCTRL) OTP4 Base Address */ +#define NVMCTRL_TEMP_LOG (0x00806030UL) /**< \brief (NVMCTRL) TEMP_LOG Base Address */ +#define NVMCTRL_USER (0x00804000UL) /**< \brief (NVMCTRL) USER Base Address */ +#define NVMCTRL_INST_NUM 1 /**< \brief (NVMCTRL) Number of instances */ +#define NVMCTRL_INSTS { NVMCTRL } /**< \brief (NVMCTRL) Instances List */ + +#define PAC0 ((Pac *)0x40000000UL) /**< \brief (PAC0) APB Base Address */ +#define PAC1 ((Pac *)0x41000000UL) /**< \brief (PAC1) APB Base Address */ +#define PAC2 ((Pac *)0x42000000UL) /**< \brief (PAC2) APB Base Address */ +#define PAC_INST_NUM 3 /**< \brief (PAC) Number of instances */ +#define PAC_INSTS { PAC0, PAC1, PAC2 } /**< \brief (PAC) Instances List */ + +#define PM ((Pm *)0x40000400UL) /**< \brief (PM) APB Base Address */ +#define PM_INST_NUM 1 /**< \brief (PM) Number of instances */ +#define PM_INSTS { PM } /**< \brief (PM) Instances List */ + +#define PORT ((Port *)0x41004400UL) /**< \brief (PORT) APB Base Address */ +#define PORT_IOBUS ((Port *)0x60000000UL) /**< \brief (PORT) IOBUS Base Address */ +#define PORT_INST_NUM 1 /**< \brief (PORT) Number of instances */ +#define PORT_INSTS { PORT } /**< \brief (PORT) Instances List */ + +#define PTC_GCLK_ID 34 +#define PTC_INST_NUM 1 /**< \brief (PTC) Number of instances */ +#define PTC_INSTS { PTC } /**< \brief (PTC) Instances List */ + +#define RTC ((Rtc *)0x40001400UL) /**< \brief (RTC) APB Base Address */ +#define RTC_INST_NUM 1 /**< \brief (RTC) Number of instances */ +#define RTC_INSTS { RTC } /**< \brief (RTC) Instances List */ + +#define SERCOM0 ((Sercom *)0x42000800UL) /**< \brief (SERCOM0) APB Base Address */ +#define SERCOM1 ((Sercom *)0x42000C00UL) /**< \brief (SERCOM1) APB Base Address */ +#define SERCOM2 ((Sercom *)0x42001000UL) /**< \brief (SERCOM2) APB Base Address */ +#define SERCOM3 ((Sercom *)0x42001400UL) /**< \brief (SERCOM3) APB Base Address */ +#define SERCOM4 ((Sercom *)0x42001800UL) /**< \brief (SERCOM4) APB Base Address */ +#define SERCOM5 ((Sercom *)0x42001C00UL) /**< \brief (SERCOM5) APB Base Address */ +#define SERCOM_INST_NUM 6 /**< \brief (SERCOM) Number of instances */ +#define SERCOM_INSTS { SERCOM0, SERCOM1, SERCOM2, SERCOM3, SERCOM4, SERCOM5 } /**< \brief (SERCOM) Instances List */ + +#define SYSCTRL ((Sysctrl *)0x40000800UL) /**< \brief (SYSCTRL) APB Base Address */ +#define SYSCTRL_INST_NUM 1 /**< \brief (SYSCTRL) Number of instances */ +#define SYSCTRL_INSTS { SYSCTRL } /**< \brief (SYSCTRL) Instances List */ + +#define TC3 ((Tc *)0x42002C00UL) /**< \brief (TC3) APB Base Address */ +#define TC4 ((Tc *)0x42003000UL) /**< \brief (TC4) APB Base Address */ +#define TC5 ((Tc *)0x42003400UL) /**< \brief (TC5) APB Base Address */ +#define TC6 ((Tc *)0x42003800UL) /**< \brief (TC6) APB Base Address */ +#define TC7 ((Tc *)0x42003C00UL) /**< \brief (TC7) APB Base Address */ +#define TC_INST_NUM 5 /**< \brief (TC) Number of instances */ +#define TC_INSTS { TC3, TC4, TC5, TC6, TC7 } /**< \brief (TC) Instances List */ + +#define TCC0 ((Tcc *)0x42002000UL) /**< \brief (TCC0) APB Base Address */ +#define TCC1 ((Tcc *)0x42002400UL) /**< \brief (TCC1) APB Base Address */ +#define TCC2 ((Tcc *)0x42002800UL) /**< \brief (TCC2) APB Base Address */ +#define TCC_INST_NUM 3 /**< \brief (TCC) Number of instances */ +#define TCC_INSTS { TCC0, TCC1, TCC2 } /**< \brief (TCC) Instances List */ + +#define USB ((Usb *)0x41005000UL) /**< \brief (USB) APB Base Address */ +#define USB_INST_NUM 1 /**< \brief (USB) Number of instances */ +#define USB_INSTS { USB } /**< \brief (USB) Instances List */ + +#define WDT ((Wdt *)0x40001000UL) /**< \brief (WDT) APB Base Address */ +#define WDT_INST_NUM 1 /**< \brief (WDT) Number of instances */ +#define WDT_INSTS { WDT } /**< \brief (WDT) Instances List */ + +#endif /* (defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */ +/*@}*/ + +/* ************************************************************************** */ +/** PORT DEFINITIONS FOR SAMD21J15A */ +/* ************************************************************************** */ +/** \defgroup SAMD21J15A_port PORT Definitions */ +/*@{*/ + +#include "pio/samd21j15a.h" +/*@}*/ + +/* ************************************************************************** */ +/** MEMORY MAPPING DEFINITIONS FOR SAMD21J15A */ +/* ************************************************************************** */ + +#define FLASH_SIZE 0x8000UL /* 32 kB */ +#define FLASH_PAGE_SIZE 64 +#define FLASH_NB_OF_PAGES 512 +#define FLASH_USER_PAGE_SIZE 64 +#define HMCRAMC0_SIZE 0x1000UL /* 4 kB */ + +#define FLASH_ADDR (0x00000000u) /**< FLASH base address */ +#define FLASH_USER_PAGE_ADDR (0x00800000u) /**< FLASH_USER_PAGE base address */ +#define HMCRAMC0_ADDR (0x20000000u) /**< HMCRAMC0 base address */ +#define HPB0_ADDR (0x40000000u) /**< HPB0 base address */ +#define HPB1_ADDR (0x41000000u) /**< HPB1 base address */ +#define HPB2_ADDR (0x42000000u) /**< HPB2 base address */ +#define PPB_ADDR (0xE0000000u) /**< PPB base address */ + +#define DSU_DID_RESETVALUE 0x10010003UL +#define EIC_EXTINT_NUM 16 +#define PORT_GROUPS 2 + +/* ************************************************************************** */ +/** ELECTRICAL DEFINITIONS FOR SAMD21J15A */ +/* ************************************************************************** */ + + +#ifdef __cplusplus +} +#endif + +/*@}*/ + +#endif /* SAMD21J15A_H */ diff --git a/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/utils/cmsis/samd21/include/samd21j15b.h b/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/utils/cmsis/samd21/include/samd21j15b.h new file mode 100644 index 0000000..19b0266 --- /dev/null +++ b/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/utils/cmsis/samd21/include/samd21j15b.h @@ -0,0 +1,575 @@ +/** + * \file + * + * \brief Header file for SAMD21J15B + * + * Copyright (c) 2017-2018 Microchip Technology Inc. and its subsidiaries. + * + * \asf_license_start + * + * \page License + * + * Subject to your compliance with these terms, you may use Microchip + * software and any derivatives exclusively with Microchip products. + * It is your responsibility to comply with third party license terms applicable + * to your use of third party software (including open source software) that + * may accompany Microchip software. + * + * THIS SOFTWARE IS SUPPLIED BY MICROCHIP "AS IS". NO WARRANTIES, + * WHETHER EXPRESS, IMPLIED OR STATUTORY, APPLY TO THIS SOFTWARE, + * INCLUDING ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, + * AND FITNESS FOR A PARTICULAR PURPOSE. IN NO EVENT WILL MICROCHIP BE + * LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL OR CONSEQUENTIAL + * LOSS, DAMAGE, COST OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE + * SOFTWARE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE + * POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT + * ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY + * RELATED TO THIS SOFTWARE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, + * THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THIS SOFTWARE. + * + * \asf_license_stop + * + */ + +#ifndef _SAMD21J15B_ +#define _SAMD21J15B_ + +/** + * \ingroup SAMD21_definitions + * \addtogroup SAMD21J15B_definitions SAMD21J15B definitions + * This file defines all structures and symbols for SAMD21J15B: + * - registers and bitfields + * - peripheral base address + * - peripheral ID + * - PIO definitions +*/ +/*@{*/ + +#ifdef __cplusplus + extern "C" { +#endif + +#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) +#include +#ifndef __cplusplus +typedef volatile const uint32_t RoReg; /**< Read only 32-bit register (volatile const unsigned int) */ +typedef volatile const uint16_t RoReg16; /**< Read only 16-bit register (volatile const unsigned int) */ +typedef volatile const uint8_t RoReg8; /**< Read only 8-bit register (volatile const unsigned int) */ +#else +typedef volatile uint32_t RoReg; /**< Read only 32-bit register (volatile const unsigned int) */ +typedef volatile uint16_t RoReg16; /**< Read only 16-bit register (volatile const unsigned int) */ +typedef volatile uint8_t RoReg8; /**< Read only 8-bit register (volatile const unsigned int) */ +#endif +typedef volatile uint32_t WoReg; /**< Write only 32-bit register (volatile unsigned int) */ +typedef volatile uint16_t WoReg16; /**< Write only 16-bit register (volatile unsigned int) */ +typedef volatile uint8_t WoReg8; /**< Write only 8-bit register (volatile unsigned int) */ +typedef volatile uint32_t RwReg; /**< Read-Write 32-bit register (volatile unsigned int) */ +typedef volatile uint16_t RwReg16; /**< Read-Write 16-bit register (volatile unsigned int) */ +typedef volatile uint8_t RwReg8; /**< Read-Write 8-bit register (volatile unsigned int) */ +#define CAST(type, value) ((type *)(value)) +#define REG_ACCESS(type, address) (*(type*)(address)) /**< C code: Register value */ +#else +#define CAST(type, value) (value) +#define REG_ACCESS(type, address) (address) /**< Assembly code: Register address */ +#endif + +/* ************************************************************************** */ +/** CMSIS DEFINITIONS FOR SAMD21J15B */ +/* ************************************************************************** */ +/** \defgroup SAMD21J15B_cmsis CMSIS Definitions */ +/*@{*/ + +/** Interrupt Number Definition */ +typedef enum IRQn +{ + /****** Cortex-M0+ Processor Exceptions Numbers ******************************/ + NonMaskableInt_IRQn = -14,/**< 2 Non Maskable Interrupt */ + HardFault_IRQn = -13,/**< 3 Cortex-M0+ Hard Fault Interrupt */ + SVCall_IRQn = -5, /**< 11 Cortex-M0+ SV Call Interrupt */ + PendSV_IRQn = -2, /**< 14 Cortex-M0+ Pend SV Interrupt */ + SysTick_IRQn = -1, /**< 15 Cortex-M0+ System Tick Interrupt */ + /****** SAMD21J15B-specific Interrupt Numbers ***********************/ + PM_IRQn = 0, /**< 0 SAMD21J15B Power Manager (PM) */ + SYSCTRL_IRQn = 1, /**< 1 SAMD21J15B System Control (SYSCTRL) */ + WDT_IRQn = 2, /**< 2 SAMD21J15B Watchdog Timer (WDT) */ + RTC_IRQn = 3, /**< 3 SAMD21J15B Real-Time Counter (RTC) */ + EIC_IRQn = 4, /**< 4 SAMD21J15B External Interrupt Controller (EIC) */ + NVMCTRL_IRQn = 5, /**< 5 SAMD21J15B Non-Volatile Memory Controller (NVMCTRL) */ + DMAC_IRQn = 6, /**< 6 SAMD21J15B Direct Memory Access Controller (DMAC) */ + USB_IRQn = 7, /**< 7 SAMD21J15B Universal Serial Bus (USB) */ + EVSYS_IRQn = 8, /**< 8 SAMD21J15B Event System Interface (EVSYS) */ + SERCOM0_IRQn = 9, /**< 9 SAMD21J15B Serial Communication Interface 0 (SERCOM0) */ + SERCOM1_IRQn = 10, /**< 10 SAMD21J15B Serial Communication Interface 1 (SERCOM1) */ + SERCOM2_IRQn = 11, /**< 11 SAMD21J15B Serial Communication Interface 2 (SERCOM2) */ + SERCOM3_IRQn = 12, /**< 12 SAMD21J15B Serial Communication Interface 3 (SERCOM3) */ + SERCOM4_IRQn = 13, /**< 13 SAMD21J15B Serial Communication Interface 4 (SERCOM4) */ + SERCOM5_IRQn = 14, /**< 14 SAMD21J15B Serial Communication Interface 5 (SERCOM5) */ + TCC0_IRQn = 15, /**< 15 SAMD21J15B Timer Counter Control 0 (TCC0) */ + TCC1_IRQn = 16, /**< 16 SAMD21J15B Timer Counter Control 1 (TCC1) */ + TCC2_IRQn = 17, /**< 17 SAMD21J15B Timer Counter Control 2 (TCC2) */ + TC3_IRQn = 18, /**< 18 SAMD21J15B Basic Timer Counter 3 (TC3) */ + TC4_IRQn = 19, /**< 19 SAMD21J15B Basic Timer Counter 4 (TC4) */ + TC5_IRQn = 20, /**< 20 SAMD21J15B Basic Timer Counter 5 (TC5) */ + TC6_IRQn = 21, /**< 21 SAMD21J15B Basic Timer Counter 6 (TC6) */ + TC7_IRQn = 22, /**< 22 SAMD21J15B Basic Timer Counter 7 (TC7) */ + ADC_IRQn = 23, /**< 23 SAMD21J15B Analog Digital Converter (ADC) */ + AC_IRQn = 24, /**< 24 SAMD21J15B Analog Comparators (AC) */ + DAC_IRQn = 25, /**< 25 SAMD21J15B Digital Analog Converter (DAC) */ + PTC_IRQn = 26, /**< 26 SAMD21J15B Peripheral Touch Controller (PTC) */ + I2S_IRQn = 27, /**< 27 SAMD21J15B Inter-IC Sound Interface (I2S) */ + + PERIPH_COUNT_IRQn = 29 /**< Number of peripheral IDs */ +} IRQn_Type; + +typedef struct _DeviceVectors +{ + /* Stack pointer */ + void* pvStack; + + /* Cortex-M handlers */ + void* pfnReset_Handler; + void* pfnNMI_Handler; + void* pfnHardFault_Handler; + void* pvReservedM12; + void* pvReservedM11; + void* pvReservedM10; + void* pvReservedM9; + void* pvReservedM8; + void* pvReservedM7; + void* pvReservedM6; + void* pfnSVC_Handler; + void* pvReservedM4; + void* pvReservedM3; + void* pfnPendSV_Handler; + void* pfnSysTick_Handler; + + /* Peripheral handlers */ + void* pfnPM_Handler; /* 0 Power Manager */ + void* pfnSYSCTRL_Handler; /* 1 System Control */ + void* pfnWDT_Handler; /* 2 Watchdog Timer */ + void* pfnRTC_Handler; /* 3 Real-Time Counter */ + void* pfnEIC_Handler; /* 4 External Interrupt Controller */ + void* pfnNVMCTRL_Handler; /* 5 Non-Volatile Memory Controller */ + void* pfnDMAC_Handler; /* 6 Direct Memory Access Controller */ + void* pfnUSB_Handler; /* 7 Universal Serial Bus */ + void* pfnEVSYS_Handler; /* 8 Event System Interface */ + void* pfnSERCOM0_Handler; /* 9 Serial Communication Interface 0 */ + void* pfnSERCOM1_Handler; /* 10 Serial Communication Interface 1 */ + void* pfnSERCOM2_Handler; /* 11 Serial Communication Interface 2 */ + void* pfnSERCOM3_Handler; /* 12 Serial Communication Interface 3 */ + void* pfnSERCOM4_Handler; /* 13 Serial Communication Interface 4 */ + void* pfnSERCOM5_Handler; /* 14 Serial Communication Interface 5 */ + void* pfnTCC0_Handler; /* 15 Timer Counter Control 0 */ + void* pfnTCC1_Handler; /* 16 Timer Counter Control 1 */ + void* pfnTCC2_Handler; /* 17 Timer Counter Control 2 */ + void* pfnTC3_Handler; /* 18 Basic Timer Counter 3 */ + void* pfnTC4_Handler; /* 19 Basic Timer Counter 4 */ + void* pfnTC5_Handler; /* 20 Basic Timer Counter 5 */ + void* pfnTC6_Handler; /* 21 Basic Timer Counter 6 */ + void* pfnTC7_Handler; /* 22 Basic Timer Counter 7 */ + void* pfnADC_Handler; /* 23 Analog Digital Converter */ + void* pfnAC_Handler; /* 24 Analog Comparators */ + void* pfnDAC_Handler; /* 25 Digital Analog Converter */ + void* pfnPTC_Handler; /* 26 Peripheral Touch Controller */ + void* pfnI2S_Handler; /* 27 Inter-IC Sound Interface */ + void* pvReserved28; +} DeviceVectors; + +/* Cortex-M0+ processor handlers */ +void Reset_Handler ( void ); +void NMI_Handler ( void ); +void HardFault_Handler ( void ); +void SVC_Handler ( void ); +void PendSV_Handler ( void ); +void SysTick_Handler ( void ); + +/* Peripherals handlers */ +void PM_Handler ( void ); +void SYSCTRL_Handler ( void ); +void WDT_Handler ( void ); +void RTC_Handler ( void ); +void EIC_Handler ( void ); +void NVMCTRL_Handler ( void ); +void DMAC_Handler ( void ); +void USB_Handler ( void ); +void EVSYS_Handler ( void ); +void SERCOM0_Handler ( void ); +void SERCOM1_Handler ( void ); +void SERCOM2_Handler ( void ); +void SERCOM3_Handler ( void ); +void SERCOM4_Handler ( void ); +void SERCOM5_Handler ( void ); +void TCC0_Handler ( void ); +void TCC1_Handler ( void ); +void TCC2_Handler ( void ); +void TC3_Handler ( void ); +void TC4_Handler ( void ); +void TC5_Handler ( void ); +void TC6_Handler ( void ); +void TC7_Handler ( void ); +void ADC_Handler ( void ); +void AC_Handler ( void ); +void DAC_Handler ( void ); +void PTC_Handler ( void ); +void I2S_Handler ( void ); + +/* + * \brief Configuration of the Cortex-M0+ Processor and Core Peripherals + */ + +#define LITTLE_ENDIAN 1 +#define __CM0PLUS_REV 1 /*!< Core revision r0p1 */ +#define __MPU_PRESENT 0 /*!< MPU present or not */ +#define __NVIC_PRIO_BITS 2 /*!< Number of bits used for Priority Levels */ +#define __VTOR_PRESENT 1 /*!< VTOR present or not */ +#define __Vendor_SysTickConfig 0 /*!< Set to 1 if different SysTick Config is used */ + +/** + * \brief CMSIS includes + */ + +#include +#if !defined DONT_USE_CMSIS_INIT +#include "system_samd21.h" +#endif /* DONT_USE_CMSIS_INIT */ + +/*@}*/ + +/* ************************************************************************** */ +/** SOFTWARE PERIPHERAL API DEFINITION FOR SAMD21J15B */ +/* ************************************************************************** */ +/** \defgroup SAMD21J15B_api Peripheral Software API */ +/*@{*/ + +#include "component/ac.h" +#include "component/adc.h" +#include "component/dac.h" +#include "component/dmac.h" +#include "component/dsu.h" +#include "component/eic.h" +#include "component/evsys.h" +#include "component/gclk.h" +#include "component/hmatrixb.h" +#include "component/i2s.h" +#include "component/mtb.h" +#include "component/nvmctrl.h" +#include "component/pac.h" +#include "component/pm.h" +#include "component/port.h" +#include "component/rtc.h" +#include "component/sercom.h" +#include "component/sysctrl.h" +#include "component/tc.h" +#include "component/tcc.h" +#include "component/usb.h" +#include "component/wdt.h" +/*@}*/ + +/* ************************************************************************** */ +/** REGISTERS ACCESS DEFINITIONS FOR SAMD21J15B */ +/* ************************************************************************** */ +/** \defgroup SAMD21J15B_reg Registers Access Definitions */ +/*@{*/ + +#include "instance/ac.h" +#include "instance/adc.h" +#include "instance/dac.h" +#include "instance/dmac.h" +#include "instance/dsu.h" +#include "instance/eic.h" +#include "instance/evsys.h" +#include "instance/gclk.h" +#include "instance/sbmatrix.h" +#include "instance/i2s.h" +#include "instance/mtb.h" +#include "instance/nvmctrl.h" +#include "instance/pac0.h" +#include "instance/pac1.h" +#include "instance/pac2.h" +#include "instance/pm.h" +#include "instance/port.h" +#include "instance/rtc.h" +#include "instance/sercom0.h" +#include "instance/sercom1.h" +#include "instance/sercom2.h" +#include "instance/sercom3.h" +#include "instance/sercom4.h" +#include "instance/sercom5.h" +#include "instance/sysctrl.h" +#include "instance/tc3.h" +#include "instance/tc4.h" +#include "instance/tc5.h" +#include "instance/tc6.h" +#include "instance/tc7.h" +#include "instance/tcc0.h" +#include "instance/tcc1.h" +#include "instance/tcc2.h" +#include "instance/usb.h" +#include "instance/wdt.h" +/*@}*/ + +/* ************************************************************************** */ +/** PERIPHERAL ID DEFINITIONS FOR SAMD21J15B */ +/* ************************************************************************** */ +/** \defgroup SAMD21J15B_id Peripheral Ids Definitions */ +/*@{*/ + +// Peripheral instances on HPB0 bridge +#define ID_PAC0 0 /**< \brief Peripheral Access Controller 0 (PAC0) */ +#define ID_PM 1 /**< \brief Power Manager (PM) */ +#define ID_SYSCTRL 2 /**< \brief System Control (SYSCTRL) */ +#define ID_GCLK 3 /**< \brief Generic Clock Generator (GCLK) */ +#define ID_WDT 4 /**< \brief Watchdog Timer (WDT) */ +#define ID_RTC 5 /**< \brief Real-Time Counter (RTC) */ +#define ID_EIC 6 /**< \brief External Interrupt Controller (EIC) */ + +// Peripheral instances on HPB1 bridge +#define ID_PAC1 32 /**< \brief Peripheral Access Controller 1 (PAC1) */ +#define ID_DSU 33 /**< \brief Device Service Unit (DSU) */ +#define ID_NVMCTRL 34 /**< \brief Non-Volatile Memory Controller (NVMCTRL) */ +#define ID_PORT 35 /**< \brief Port Module (PORT) */ +#define ID_DMAC 36 /**< \brief Direct Memory Access Controller (DMAC) */ +#define ID_USB 37 /**< \brief Universal Serial Bus (USB) */ +#define ID_MTB 38 /**< \brief Cortex-M0+ Micro-Trace Buffer (MTB) */ +#define ID_SBMATRIX 39 /**< \brief HSB Matrix (SBMATRIX) */ + +// Peripheral instances on HPB2 bridge +#define ID_PAC2 64 /**< \brief Peripheral Access Controller 2 (PAC2) */ +#define ID_EVSYS 65 /**< \brief Event System Interface (EVSYS) */ +#define ID_SERCOM0 66 /**< \brief Serial Communication Interface 0 (SERCOM0) */ +#define ID_SERCOM1 67 /**< \brief Serial Communication Interface 1 (SERCOM1) */ +#define ID_SERCOM2 68 /**< \brief Serial Communication Interface 2 (SERCOM2) */ +#define ID_SERCOM3 69 /**< \brief Serial Communication Interface 3 (SERCOM3) */ +#define ID_SERCOM4 70 /**< \brief Serial Communication Interface 4 (SERCOM4) */ +#define ID_SERCOM5 71 /**< \brief Serial Communication Interface 5 (SERCOM5) */ +#define ID_TCC0 72 /**< \brief Timer Counter Control 0 (TCC0) */ +#define ID_TCC1 73 /**< \brief Timer Counter Control 1 (TCC1) */ +#define ID_TCC2 74 /**< \brief Timer Counter Control 2 (TCC2) */ +#define ID_TC3 75 /**< \brief Basic Timer Counter 3 (TC3) */ +#define ID_TC4 76 /**< \brief Basic Timer Counter 4 (TC4) */ +#define ID_TC5 77 /**< \brief Basic Timer Counter 5 (TC5) */ +#define ID_TC6 78 /**< \brief Basic Timer Counter 6 (TC6) */ +#define ID_TC7 79 /**< \brief Basic Timer Counter 7 (TC7) */ +#define ID_ADC 80 /**< \brief Analog Digital Converter (ADC) */ +#define ID_AC 81 /**< \brief Analog Comparators (AC) */ +#define ID_DAC 82 /**< \brief Digital Analog Converter (DAC) */ +#define ID_PTC 83 /**< \brief Peripheral Touch Controller (PTC) */ +#define ID_I2S 84 /**< \brief Inter-IC Sound Interface (I2S) */ + +#define ID_PERIPH_COUNT 85 /**< \brief Max number of peripheral IDs */ +/*@}*/ + +/* ************************************************************************** */ +/** BASE ADDRESS DEFINITIONS FOR SAMD21J15B */ +/* ************************************************************************** */ +/** \defgroup SAMD21J15B_base Peripheral Base Address Definitions */ +/*@{*/ + +#if defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__) +#define AC (0x42004400UL) /**< \brief (AC) APB Base Address */ +#define ADC (0x42004000UL) /**< \brief (ADC) APB Base Address */ +#define DAC (0x42004800UL) /**< \brief (DAC) APB Base Address */ +#define DMAC (0x41004800UL) /**< \brief (DMAC) APB Base Address */ +#define DSU (0x41002000UL) /**< \brief (DSU) APB Base Address */ +#define EIC (0x40001800UL) /**< \brief (EIC) APB Base Address */ +#define EVSYS (0x42000400UL) /**< \brief (EVSYS) APB Base Address */ +#define GCLK (0x40000C00UL) /**< \brief (GCLK) APB Base Address */ +#define SBMATRIX (0x41007000UL) /**< \brief (SBMATRIX) APB Base Address */ +#define I2S (0x42005000UL) /**< \brief (I2S) APB Base Address */ +#define MTB (0x41006000UL) /**< \brief (MTB) APB Base Address */ +#define NVMCTRL_AUX3 (0x0080A000UL) /**< \brief (NVMCTRL) AUX3 Base Address */ +#define NVMCTRL (0x41004000UL) /**< \brief (NVMCTRL) APB Base Address */ +#define NVMCTRL_CAL (0x00800000UL) /**< \brief (NVMCTRL) CAL Base Address */ +#define NVMCTRL_LOCKBIT (0x00802000UL) /**< \brief (NVMCTRL) LOCKBIT Base Address */ +#define NVMCTRL_OTP1 (0x00806000UL) /**< \brief (NVMCTRL) OTP1 Base Address */ +#define NVMCTRL_OTP2 (0x00806008UL) /**< \brief (NVMCTRL) OTP2 Base Address */ +#define NVMCTRL_OTP4 (0x00806020UL) /**< \brief (NVMCTRL) OTP4 Base Address */ +#define NVMCTRL_TEMP_LOG (0x00806030UL) /**< \brief (NVMCTRL) TEMP_LOG Base Address */ +#define NVMCTRL_USER (0x00804000UL) /**< \brief (NVMCTRL) USER Base Address */ +#define PAC0 (0x40000000UL) /**< \brief (PAC0) APB Base Address */ +#define PAC1 (0x41000000UL) /**< \brief (PAC1) APB Base Address */ +#define PAC2 (0x42000000UL) /**< \brief (PAC2) APB Base Address */ +#define PM (0x40000400UL) /**< \brief (PM) APB Base Address */ +#define PORT (0x41004400UL) /**< \brief (PORT) APB Base Address */ +#define PORT_IOBUS (0x60000000UL) /**< \brief (PORT) IOBUS Base Address */ +#define RTC (0x40001400UL) /**< \brief (RTC) APB Base Address */ +#define SERCOM0 (0x42000800UL) /**< \brief (SERCOM0) APB Base Address */ +#define SERCOM1 (0x42000C00UL) /**< \brief (SERCOM1) APB Base Address */ +#define SERCOM2 (0x42001000UL) /**< \brief (SERCOM2) APB Base Address */ +#define SERCOM3 (0x42001400UL) /**< \brief (SERCOM3) APB Base Address */ +#define SERCOM4 (0x42001800UL) /**< \brief (SERCOM4) APB Base Address */ +#define SERCOM5 (0x42001C00UL) /**< \brief (SERCOM5) APB Base Address */ +#define SYSCTRL (0x40000800UL) /**< \brief (SYSCTRL) APB Base Address */ +#define TC3 (0x42002C00UL) /**< \brief (TC3) APB Base Address */ +#define TC4 (0x42003000UL) /**< \brief (TC4) APB Base Address */ +#define TC5 (0x42003400UL) /**< \brief (TC5) APB Base Address */ +#define TC6 (0x42003800UL) /**< \brief (TC6) APB Base Address */ +#define TC7 (0x42003C00UL) /**< \brief (TC7) APB Base Address */ +#define TCC0 (0x42002000UL) /**< \brief (TCC0) APB Base Address */ +#define TCC1 (0x42002400UL) /**< \brief (TCC1) APB Base Address */ +#define TCC2 (0x42002800UL) /**< \brief (TCC2) APB Base Address */ +#define USB (0x41005000UL) /**< \brief (USB) APB Base Address */ +#define WDT (0x40001000UL) /**< \brief (WDT) APB Base Address */ +#else +#define AC ((Ac *)0x42004400UL) /**< \brief (AC) APB Base Address */ +#define AC_INST_NUM 1 /**< \brief (AC) Number of instances */ +#define AC_INSTS { AC } /**< \brief (AC) Instances List */ + +#define ADC ((Adc *)0x42004000UL) /**< \brief (ADC) APB Base Address */ +#define ADC_INST_NUM 1 /**< \brief (ADC) Number of instances */ +#define ADC_INSTS { ADC } /**< \brief (ADC) Instances List */ + +#define DAC ((Dac *)0x42004800UL) /**< \brief (DAC) APB Base Address */ +#define DAC_INST_NUM 1 /**< \brief (DAC) Number of instances */ +#define DAC_INSTS { DAC } /**< \brief (DAC) Instances List */ + +#define DMAC ((Dmac *)0x41004800UL) /**< \brief (DMAC) APB Base Address */ +#define DMAC_INST_NUM 1 /**< \brief (DMAC) Number of instances */ +#define DMAC_INSTS { DMAC } /**< \brief (DMAC) Instances List */ + +#define DSU ((Dsu *)0x41002000UL) /**< \brief (DSU) APB Base Address */ +#define DSU_INST_NUM 1 /**< \brief (DSU) Number of instances */ +#define DSU_INSTS { DSU } /**< \brief (DSU) Instances List */ + +#define EIC ((Eic *)0x40001800UL) /**< \brief (EIC) APB Base Address */ +#define EIC_INST_NUM 1 /**< \brief (EIC) Number of instances */ +#define EIC_INSTS { EIC } /**< \brief (EIC) Instances List */ + +#define EVSYS ((Evsys *)0x42000400UL) /**< \brief (EVSYS) APB Base Address */ +#define EVSYS_INST_NUM 1 /**< \brief (EVSYS) Number of instances */ +#define EVSYS_INSTS { EVSYS } /**< \brief (EVSYS) Instances List */ + +#define GCLK ((Gclk *)0x40000C00UL) /**< \brief (GCLK) APB Base Address */ +#define GCLK_INST_NUM 1 /**< \brief (GCLK) Number of instances */ +#define GCLK_INSTS { GCLK } /**< \brief (GCLK) Instances List */ + +#define SBMATRIX ((Hmatrixb *)0x41007000UL) /**< \brief (SBMATRIX) APB Base Address */ +#define HMATRIXB_INST_NUM 1 /**< \brief (HMATRIXB) Number of instances */ +#define HMATRIXB_INSTS { SBMATRIX } /**< \brief (HMATRIXB) Instances List */ + +#define I2S ((I2s *)0x42005000UL) /**< \brief (I2S) APB Base Address */ +#define I2S_INST_NUM 1 /**< \brief (I2S) Number of instances */ +#define I2S_INSTS { I2S } /**< \brief (I2S) Instances List */ + +#define MTB ((Mtb *)0x41006000UL) /**< \brief (MTB) APB Base Address */ +#define MTB_INST_NUM 1 /**< \brief (MTB) Number of instances */ +#define MTB_INSTS { MTB } /**< \brief (MTB) Instances List */ + +#define NVMCTRL_AUX3 (0x0080A000UL) /**< \brief (NVMCTRL) AUX3 Base Address */ +#define NVMCTRL ((Nvmctrl *)0x41004000UL) /**< \brief (NVMCTRL) APB Base Address */ +#define NVMCTRL_CAL (0x00800000UL) /**< \brief (NVMCTRL) CAL Base Address */ +#define NVMCTRL_LOCKBIT (0x00802000UL) /**< \brief (NVMCTRL) LOCKBIT Base Address */ +#define NVMCTRL_OTP1 (0x00806000UL) /**< \brief (NVMCTRL) OTP1 Base Address */ +#define NVMCTRL_OTP2 (0x00806008UL) /**< \brief (NVMCTRL) OTP2 Base Address */ +#define NVMCTRL_OTP4 (0x00806020UL) /**< \brief (NVMCTRL) OTP4 Base Address */ +#define NVMCTRL_TEMP_LOG (0x00806030UL) /**< \brief (NVMCTRL) TEMP_LOG Base Address */ +#define NVMCTRL_USER (0x00804000UL) /**< \brief (NVMCTRL) USER Base Address */ +#define NVMCTRL_INST_NUM 1 /**< \brief (NVMCTRL) Number of instances */ +#define NVMCTRL_INSTS { NVMCTRL } /**< \brief (NVMCTRL) Instances List */ + +#define PAC0 ((Pac *)0x40000000UL) /**< \brief (PAC0) APB Base Address */ +#define PAC1 ((Pac *)0x41000000UL) /**< \brief (PAC1) APB Base Address */ +#define PAC2 ((Pac *)0x42000000UL) /**< \brief (PAC2) APB Base Address */ +#define PAC_INST_NUM 3 /**< \brief (PAC) Number of instances */ +#define PAC_INSTS { PAC0, PAC1, PAC2 } /**< \brief (PAC) Instances List */ + +#define PM ((Pm *)0x40000400UL) /**< \brief (PM) APB Base Address */ +#define PM_INST_NUM 1 /**< \brief (PM) Number of instances */ +#define PM_INSTS { PM } /**< \brief (PM) Instances List */ + +#define PORT ((Port *)0x41004400UL) /**< \brief (PORT) APB Base Address */ +#define PORT_IOBUS ((Port *)0x60000000UL) /**< \brief (PORT) IOBUS Base Address */ +#define PORT_INST_NUM 1 /**< \brief (PORT) Number of instances */ +#define PORT_INSTS { PORT } /**< \brief (PORT) Instances List */ + +#define PTC_GCLK_ID 34 +#define PTC_INST_NUM 1 /**< \brief (PTC) Number of instances */ +#define PTC_INSTS { PTC } /**< \brief (PTC) Instances List */ + +#define RTC ((Rtc *)0x40001400UL) /**< \brief (RTC) APB Base Address */ +#define RTC_INST_NUM 1 /**< \brief (RTC) Number of instances */ +#define RTC_INSTS { RTC } /**< \brief (RTC) Instances List */ + +#define SERCOM0 ((Sercom *)0x42000800UL) /**< \brief (SERCOM0) APB Base Address */ +#define SERCOM1 ((Sercom *)0x42000C00UL) /**< \brief (SERCOM1) APB Base Address */ +#define SERCOM2 ((Sercom *)0x42001000UL) /**< \brief (SERCOM2) APB Base Address */ +#define SERCOM3 ((Sercom *)0x42001400UL) /**< \brief (SERCOM3) APB Base Address */ +#define SERCOM4 ((Sercom *)0x42001800UL) /**< \brief (SERCOM4) APB Base Address */ +#define SERCOM5 ((Sercom *)0x42001C00UL) /**< \brief (SERCOM5) APB Base Address */ +#define SERCOM_INST_NUM 6 /**< \brief (SERCOM) Number of instances */ +#define SERCOM_INSTS { SERCOM0, SERCOM1, SERCOM2, SERCOM3, SERCOM4, SERCOM5 } /**< \brief (SERCOM) Instances List */ + +#define SYSCTRL ((Sysctrl *)0x40000800UL) /**< \brief (SYSCTRL) APB Base Address */ +#define SYSCTRL_INST_NUM 1 /**< \brief (SYSCTRL) Number of instances */ +#define SYSCTRL_INSTS { SYSCTRL } /**< \brief (SYSCTRL) Instances List */ + +#define TC3 ((Tc *)0x42002C00UL) /**< \brief (TC3) APB Base Address */ +#define TC4 ((Tc *)0x42003000UL) /**< \brief (TC4) APB Base Address */ +#define TC5 ((Tc *)0x42003400UL) /**< \brief (TC5) APB Base Address */ +#define TC6 ((Tc *)0x42003800UL) /**< \brief (TC6) APB Base Address */ +#define TC7 ((Tc *)0x42003C00UL) /**< \brief (TC7) APB Base Address */ +#define TC_INST_NUM 5 /**< \brief (TC) Number of instances */ +#define TC_INSTS { TC3, TC4, TC5, TC6, TC7 } /**< \brief (TC) Instances List */ + +#define TCC0 ((Tcc *)0x42002000UL) /**< \brief (TCC0) APB Base Address */ +#define TCC1 ((Tcc *)0x42002400UL) /**< \brief (TCC1) APB Base Address */ +#define TCC2 ((Tcc *)0x42002800UL) /**< \brief (TCC2) APB Base Address */ +#define TCC_INST_NUM 3 /**< \brief (TCC) Number of instances */ +#define TCC_INSTS { TCC0, TCC1, TCC2 } /**< \brief (TCC) Instances List */ + +#define USB ((Usb *)0x41005000UL) /**< \brief (USB) APB Base Address */ +#define USB_INST_NUM 1 /**< \brief (USB) Number of instances */ +#define USB_INSTS { USB } /**< \brief (USB) Instances List */ + +#define WDT ((Wdt *)0x40001000UL) /**< \brief (WDT) APB Base Address */ +#define WDT_INST_NUM 1 /**< \brief (WDT) Number of instances */ +#define WDT_INSTS { WDT } /**< \brief (WDT) Instances List */ + +#endif /* (defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */ +/*@}*/ + +/* ************************************************************************** */ +/** PORT DEFINITIONS FOR SAMD21J15B */ +/* ************************************************************************** */ +/** \defgroup SAMD21J15B_port PORT Definitions */ +/*@{*/ + +#include "pio/samd21j15b.h" +/*@}*/ + +/* ************************************************************************** */ +/** MEMORY MAPPING DEFINITIONS FOR SAMD21J15B */ +/* ************************************************************************** */ + +#define FLASH_SIZE 0x8000UL /* 32 kB */ +#define FLASH_PAGE_SIZE 64 +#define FLASH_NB_OF_PAGES 512 +#define FLASH_USER_PAGE_SIZE 64 +#define HMCRAMC0_SIZE 0x1000UL /* 4 kB */ + +#define FLASH_ADDR (0x00000000u) /**< FLASH base address */ +#define FLASH_USER_PAGE_ADDR (0x00800000u) /**< FLASH_USER_PAGE base address */ +#define HMCRAMC0_ADDR (0x20000000u) /**< HMCRAMC0 base address */ +#define HPB0_ADDR (0x40000000u) /**< HPB0 base address */ +#define HPB1_ADDR (0x41000000u) /**< HPB1 base address */ +#define HPB2_ADDR (0x42000000u) /**< HPB2 base address */ +#define PPB_ADDR (0xE0000000u) /**< PPB base address */ + +#define DSU_DID_RESETVALUE 0x10011421UL +#define EIC_EXTINT_NUM 16 +#define NVMCTRL_RWW_EEPROM_SIZE 0x400UL /* 1 kB */ +#define PORT_GROUPS 2 +#define USB_HOST 1 + +/* ************************************************************************** */ +/** ELECTRICAL DEFINITIONS FOR SAMD21J15B */ +/* ************************************************************************** */ + + +#ifdef __cplusplus +} +#endif + +/*@}*/ + +#endif /* SAMD21J15B_H */ diff --git a/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/utils/cmsis/samd21/include/samd21j16a.h b/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/utils/cmsis/samd21/include/samd21j16a.h new file mode 100644 index 0000000..687a262 --- /dev/null +++ b/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/utils/cmsis/samd21/include/samd21j16a.h @@ -0,0 +1,571 @@ +/** + * \file + * + * \brief Header file for SAMD21J16A + * + * Copyright (c) 2017-2018 Microchip Technology Inc. and its subsidiaries. + * + * \asf_license_start + * + * \page License + * + * Subject to your compliance with these terms, you may use Microchip + * software and any derivatives exclusively with Microchip products. + * It is your responsibility to comply with third party license terms applicable + * to your use of third party software (including open source software) that + * may accompany Microchip software. + * + * THIS SOFTWARE IS SUPPLIED BY MICROCHIP "AS IS". NO WARRANTIES, + * WHETHER EXPRESS, IMPLIED OR STATUTORY, APPLY TO THIS SOFTWARE, + * INCLUDING ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, + * AND FITNESS FOR A PARTICULAR PURPOSE. IN NO EVENT WILL MICROCHIP BE + * LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL OR CONSEQUENTIAL + * LOSS, DAMAGE, COST OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE + * SOFTWARE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE + * POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT + * ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY + * RELATED TO THIS SOFTWARE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, + * THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THIS SOFTWARE. + * + * \asf_license_stop + * + */ + +#ifndef _SAMD21J16A_ +#define _SAMD21J16A_ + +/** + * \ingroup SAMD21_definitions + * \addtogroup SAMD21J16A_definitions SAMD21J16A definitions + * This file defines all structures and symbols for SAMD21J16A: + * - registers and bitfields + * - peripheral base address + * - peripheral ID + * - PIO definitions +*/ +/*@{*/ + +#ifdef __cplusplus + extern "C" { +#endif + +#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) +#include +#ifndef __cplusplus +typedef volatile const uint32_t RoReg; /**< Read only 32-bit register (volatile const unsigned int) */ +typedef volatile const uint16_t RoReg16; /**< Read only 16-bit register (volatile const unsigned int) */ +typedef volatile const uint8_t RoReg8; /**< Read only 8-bit register (volatile const unsigned int) */ +#else +typedef volatile uint32_t RoReg; /**< Read only 32-bit register (volatile const unsigned int) */ +typedef volatile uint16_t RoReg16; /**< Read only 16-bit register (volatile const unsigned int) */ +typedef volatile uint8_t RoReg8; /**< Read only 8-bit register (volatile const unsigned int) */ +#endif +typedef volatile uint32_t WoReg; /**< Write only 32-bit register (volatile unsigned int) */ +typedef volatile uint16_t WoReg16; /**< Write only 16-bit register (volatile unsigned int) */ +typedef volatile uint8_t WoReg8; /**< Write only 8-bit register (volatile unsigned int) */ +typedef volatile uint32_t RwReg; /**< Read-Write 32-bit register (volatile unsigned int) */ +typedef volatile uint16_t RwReg16; /**< Read-Write 16-bit register (volatile unsigned int) */ +typedef volatile uint8_t RwReg8; /**< Read-Write 8-bit register (volatile unsigned int) */ +#define CAST(type, value) ((type *)(value)) +#define REG_ACCESS(type, address) (*(type*)(address)) /**< C code: Register value */ +#else +#define CAST(type, value) (value) +#define REG_ACCESS(type, address) (address) /**< Assembly code: Register address */ +#endif + +/* ************************************************************************** */ +/** CMSIS DEFINITIONS FOR SAMD21J16A */ +/* ************************************************************************** */ +/** \defgroup SAMD21J16A_cmsis CMSIS Definitions */ +/*@{*/ + +/** Interrupt Number Definition */ +typedef enum IRQn +{ + /****** Cortex-M0+ Processor Exceptions Numbers ******************************/ + NonMaskableInt_IRQn = -14,/**< 2 Non Maskable Interrupt */ + HardFault_IRQn = -13,/**< 3 Cortex-M0+ Hard Fault Interrupt */ + SVCall_IRQn = -5, /**< 11 Cortex-M0+ SV Call Interrupt */ + PendSV_IRQn = -2, /**< 14 Cortex-M0+ Pend SV Interrupt */ + SysTick_IRQn = -1, /**< 15 Cortex-M0+ System Tick Interrupt */ + /****** SAMD21J16A-specific Interrupt Numbers ***********************/ + PM_IRQn = 0, /**< 0 SAMD21J16A Power Manager (PM) */ + SYSCTRL_IRQn = 1, /**< 1 SAMD21J16A System Control (SYSCTRL) */ + WDT_IRQn = 2, /**< 2 SAMD21J16A Watchdog Timer (WDT) */ + RTC_IRQn = 3, /**< 3 SAMD21J16A Real-Time Counter (RTC) */ + EIC_IRQn = 4, /**< 4 SAMD21J16A External Interrupt Controller (EIC) */ + NVMCTRL_IRQn = 5, /**< 5 SAMD21J16A Non-Volatile Memory Controller (NVMCTRL) */ + DMAC_IRQn = 6, /**< 6 SAMD21J16A Direct Memory Access Controller (DMAC) */ + USB_IRQn = 7, /**< 7 SAMD21J16A Universal Serial Bus (USB) */ + EVSYS_IRQn = 8, /**< 8 SAMD21J16A Event System Interface (EVSYS) */ + SERCOM0_IRQn = 9, /**< 9 SAMD21J16A Serial Communication Interface 0 (SERCOM0) */ + SERCOM1_IRQn = 10, /**< 10 SAMD21J16A Serial Communication Interface 1 (SERCOM1) */ + SERCOM2_IRQn = 11, /**< 11 SAMD21J16A Serial Communication Interface 2 (SERCOM2) */ + SERCOM3_IRQn = 12, /**< 12 SAMD21J16A Serial Communication Interface 3 (SERCOM3) */ + SERCOM4_IRQn = 13, /**< 13 SAMD21J16A Serial Communication Interface 4 (SERCOM4) */ + SERCOM5_IRQn = 14, /**< 14 SAMD21J16A Serial Communication Interface 5 (SERCOM5) */ + TCC0_IRQn = 15, /**< 15 SAMD21J16A Timer Counter Control 0 (TCC0) */ + TCC1_IRQn = 16, /**< 16 SAMD21J16A Timer Counter Control 1 (TCC1) */ + TCC2_IRQn = 17, /**< 17 SAMD21J16A Timer Counter Control 2 (TCC2) */ + TC3_IRQn = 18, /**< 18 SAMD21J16A Basic Timer Counter 3 (TC3) */ + TC4_IRQn = 19, /**< 19 SAMD21J16A Basic Timer Counter 4 (TC4) */ + TC5_IRQn = 20, /**< 20 SAMD21J16A Basic Timer Counter 5 (TC5) */ + TC6_IRQn = 21, /**< 21 SAMD21J16A Basic Timer Counter 6 (TC6) */ + TC7_IRQn = 22, /**< 22 SAMD21J16A Basic Timer Counter 7 (TC7) */ + ADC_IRQn = 23, /**< 23 SAMD21J16A Analog Digital Converter (ADC) */ + AC_IRQn = 24, /**< 24 SAMD21J16A Analog Comparators (AC) */ + DAC_IRQn = 25, /**< 25 SAMD21J16A Digital Analog Converter (DAC) */ + PTC_IRQn = 26, /**< 26 SAMD21J16A Peripheral Touch Controller (PTC) */ + I2S_IRQn = 27, /**< 27 SAMD21J16A Inter-IC Sound Interface (I2S) */ + + PERIPH_COUNT_IRQn = 28 /**< Number of peripheral IDs */ +} IRQn_Type; + +typedef struct _DeviceVectors +{ + /* Stack pointer */ + void* pvStack; + + /* Cortex-M handlers */ + void* pfnReset_Handler; + void* pfnNMI_Handler; + void* pfnHardFault_Handler; + void* pvReservedM12; + void* pvReservedM11; + void* pvReservedM10; + void* pvReservedM9; + void* pvReservedM8; + void* pvReservedM7; + void* pvReservedM6; + void* pfnSVC_Handler; + void* pvReservedM4; + void* pvReservedM3; + void* pfnPendSV_Handler; + void* pfnSysTick_Handler; + + /* Peripheral handlers */ + void* pfnPM_Handler; /* 0 Power Manager */ + void* pfnSYSCTRL_Handler; /* 1 System Control */ + void* pfnWDT_Handler; /* 2 Watchdog Timer */ + void* pfnRTC_Handler; /* 3 Real-Time Counter */ + void* pfnEIC_Handler; /* 4 External Interrupt Controller */ + void* pfnNVMCTRL_Handler; /* 5 Non-Volatile Memory Controller */ + void* pfnDMAC_Handler; /* 6 Direct Memory Access Controller */ + void* pfnUSB_Handler; /* 7 Universal Serial Bus */ + void* pfnEVSYS_Handler; /* 8 Event System Interface */ + void* pfnSERCOM0_Handler; /* 9 Serial Communication Interface 0 */ + void* pfnSERCOM1_Handler; /* 10 Serial Communication Interface 1 */ + void* pfnSERCOM2_Handler; /* 11 Serial Communication Interface 2 */ + void* pfnSERCOM3_Handler; /* 12 Serial Communication Interface 3 */ + void* pfnSERCOM4_Handler; /* 13 Serial Communication Interface 4 */ + void* pfnSERCOM5_Handler; /* 14 Serial Communication Interface 5 */ + void* pfnTCC0_Handler; /* 15 Timer Counter Control 0 */ + void* pfnTCC1_Handler; /* 16 Timer Counter Control 1 */ + void* pfnTCC2_Handler; /* 17 Timer Counter Control 2 */ + void* pfnTC3_Handler; /* 18 Basic Timer Counter 3 */ + void* pfnTC4_Handler; /* 19 Basic Timer Counter 4 */ + void* pfnTC5_Handler; /* 20 Basic Timer Counter 5 */ + void* pfnTC6_Handler; /* 21 Basic Timer Counter 6 */ + void* pfnTC7_Handler; /* 22 Basic Timer Counter 7 */ + void* pfnADC_Handler; /* 23 Analog Digital Converter */ + void* pfnAC_Handler; /* 24 Analog Comparators */ + void* pfnDAC_Handler; /* 25 Digital Analog Converter */ + void* pfnPTC_Handler; /* 26 Peripheral Touch Controller */ + void* pfnI2S_Handler; /* 27 Inter-IC Sound Interface */ + void* pvReserved28; +} DeviceVectors; + +/* Cortex-M0+ processor handlers */ +void Reset_Handler ( void ); +void NMI_Handler ( void ); +void HardFault_Handler ( void ); +void SVC_Handler ( void ); +void PendSV_Handler ( void ); +void SysTick_Handler ( void ); + +/* Peripherals handlers */ +void PM_Handler ( void ); +void SYSCTRL_Handler ( void ); +void WDT_Handler ( void ); +void RTC_Handler ( void ); +void EIC_Handler ( void ); +void NVMCTRL_Handler ( void ); +void DMAC_Handler ( void ); +void USB_Handler ( void ); +void EVSYS_Handler ( void ); +void SERCOM0_Handler ( void ); +void SERCOM1_Handler ( void ); +void SERCOM2_Handler ( void ); +void SERCOM3_Handler ( void ); +void SERCOM4_Handler ( void ); +void SERCOM5_Handler ( void ); +void TCC0_Handler ( void ); +void TCC1_Handler ( void ); +void TCC2_Handler ( void ); +void TC3_Handler ( void ); +void TC4_Handler ( void ); +void TC5_Handler ( void ); +void TC6_Handler ( void ); +void TC7_Handler ( void ); +void ADC_Handler ( void ); +void AC_Handler ( void ); +void DAC_Handler ( void ); +void PTC_Handler ( void ); +void I2S_Handler ( void ); + +/* + * \brief Configuration of the Cortex-M0+ Processor and Core Peripherals + */ + +#define LITTLE_ENDIAN 1 +#define __CM0PLUS_REV 1 /*!< Core revision r0p1 */ +#define __MPU_PRESENT 0 /*!< MPU present or not */ +#define __NVIC_PRIO_BITS 2 /*!< Number of bits used for Priority Levels */ +#define __VTOR_PRESENT 1 /*!< VTOR present or not */ +#define __Vendor_SysTickConfig 0 /*!< Set to 1 if different SysTick Config is used */ + +/** + * \brief CMSIS includes + */ + +#include +#if !defined DONT_USE_CMSIS_INIT +#include "system_samd21.h" +#endif /* DONT_USE_CMSIS_INIT */ + +/*@}*/ + +/* ************************************************************************** */ +/** SOFTWARE PERIPHERAL API DEFINITION FOR SAMD21J16A */ +/* ************************************************************************** */ +/** \defgroup SAMD21J16A_api Peripheral Software API */ +/*@{*/ + +#include "component/ac.h" +#include "component/adc.h" +#include "component/dac.h" +#include "component/dmac.h" +#include "component/dsu.h" +#include "component/eic.h" +#include "component/evsys.h" +#include "component/gclk.h" +#include "component/hmatrixb.h" +#include "component/i2s.h" +#include "component/mtb.h" +#include "component/nvmctrl.h" +#include "component/pac.h" +#include "component/pm.h" +#include "component/port.h" +#include "component/rtc.h" +#include "component/sercom.h" +#include "component/sysctrl.h" +#include "component/tc.h" +#include "component/tcc.h" +#include "component/usb.h" +#include "component/wdt.h" +/*@}*/ + +/* ************************************************************************** */ +/** REGISTERS ACCESS DEFINITIONS FOR SAMD21J16A */ +/* ************************************************************************** */ +/** \defgroup SAMD21J16A_reg Registers Access Definitions */ +/*@{*/ + +#include "instance/ac.h" +#include "instance/adc.h" +#include "instance/dac.h" +#include "instance/dmac.h" +#include "instance/dsu.h" +#include "instance/eic.h" +#include "instance/evsys.h" +#include "instance/gclk.h" +#include "instance/sbmatrix.h" +#include "instance/i2s.h" +#include "instance/mtb.h" +#include "instance/nvmctrl.h" +#include "instance/pac0.h" +#include "instance/pac1.h" +#include "instance/pac2.h" +#include "instance/pm.h" +#include "instance/port.h" +#include "instance/rtc.h" +#include "instance/sercom0.h" +#include "instance/sercom1.h" +#include "instance/sercom2.h" +#include "instance/sercom3.h" +#include "instance/sercom4.h" +#include "instance/sercom5.h" +#include "instance/sysctrl.h" +#include "instance/tc3.h" +#include "instance/tc4.h" +#include "instance/tc5.h" +#include "instance/tc6.h" +#include "instance/tc7.h" +#include "instance/tcc0.h" +#include "instance/tcc1.h" +#include "instance/tcc2.h" +#include "instance/usb.h" +#include "instance/wdt.h" +/*@}*/ + +/* ************************************************************************** */ +/** PERIPHERAL ID DEFINITIONS FOR SAMD21J16A */ +/* ************************************************************************** */ +/** \defgroup SAMD21J16A_id Peripheral Ids Definitions */ +/*@{*/ + +// Peripheral instances on HPB0 bridge +#define ID_PAC0 0 /**< \brief Peripheral Access Controller 0 (PAC0) */ +#define ID_PM 1 /**< \brief Power Manager (PM) */ +#define ID_SYSCTRL 2 /**< \brief System Control (SYSCTRL) */ +#define ID_GCLK 3 /**< \brief Generic Clock Generator (GCLK) */ +#define ID_WDT 4 /**< \brief Watchdog Timer (WDT) */ +#define ID_RTC 5 /**< \brief Real-Time Counter (RTC) */ +#define ID_EIC 6 /**< \brief External Interrupt Controller (EIC) */ + +// Peripheral instances on HPB1 bridge +#define ID_PAC1 32 /**< \brief Peripheral Access Controller 1 (PAC1) */ +#define ID_DSU 33 /**< \brief Device Service Unit (DSU) */ +#define ID_NVMCTRL 34 /**< \brief Non-Volatile Memory Controller (NVMCTRL) */ +#define ID_PORT 35 /**< \brief Port Module (PORT) */ +#define ID_DMAC 36 /**< \brief Direct Memory Access Controller (DMAC) */ +#define ID_USB 37 /**< \brief Universal Serial Bus (USB) */ +#define ID_MTB 38 /**< \brief Cortex-M0+ Micro-Trace Buffer (MTB) */ +#define ID_SBMATRIX 39 /**< \brief HSB Matrix (SBMATRIX) */ + +// Peripheral instances on HPB2 bridge +#define ID_PAC2 64 /**< \brief Peripheral Access Controller 2 (PAC2) */ +#define ID_EVSYS 65 /**< \brief Event System Interface (EVSYS) */ +#define ID_SERCOM0 66 /**< \brief Serial Communication Interface 0 (SERCOM0) */ +#define ID_SERCOM1 67 /**< \brief Serial Communication Interface 1 (SERCOM1) */ +#define ID_SERCOM2 68 /**< \brief Serial Communication Interface 2 (SERCOM2) */ +#define ID_SERCOM3 69 /**< \brief Serial Communication Interface 3 (SERCOM3) */ +#define ID_SERCOM4 70 /**< \brief Serial Communication Interface 4 (SERCOM4) */ +#define ID_SERCOM5 71 /**< \brief Serial Communication Interface 5 (SERCOM5) */ +#define ID_TCC0 72 /**< \brief Timer Counter Control 0 (TCC0) */ +#define ID_TCC1 73 /**< \brief Timer Counter Control 1 (TCC1) */ +#define ID_TCC2 74 /**< \brief Timer Counter Control 2 (TCC2) */ +#define ID_TC3 75 /**< \brief Basic Timer Counter 3 (TC3) */ +#define ID_TC4 76 /**< \brief Basic Timer Counter 4 (TC4) */ +#define ID_TC5 77 /**< \brief Basic Timer Counter 5 (TC5) */ +#define ID_TC6 78 /**< \brief Basic Timer Counter 6 (TC6) */ +#define ID_TC7 79 /**< \brief Basic Timer Counter 7 (TC7) */ +#define ID_ADC 80 /**< \brief Analog Digital Converter (ADC) */ +#define ID_AC 81 /**< \brief Analog Comparators (AC) */ +#define ID_DAC 82 /**< \brief Digital Analog Converter (DAC) */ +#define ID_PTC 83 /**< \brief Peripheral Touch Controller (PTC) */ +#define ID_I2S 84 /**< \brief Inter-IC Sound Interface (I2S) */ + +#define ID_PERIPH_COUNT 85 /**< \brief Max number of peripheral IDs */ +/*@}*/ + +/* ************************************************************************** */ +/** BASE ADDRESS DEFINITIONS FOR SAMD21J16A */ +/* ************************************************************************** */ +/** \defgroup SAMD21J16A_base Peripheral Base Address Definitions */ +/*@{*/ + +#if defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__) +#define AC (0x42004400UL) /**< \brief (AC) APB Base Address */ +#define ADC (0x42004000UL) /**< \brief (ADC) APB Base Address */ +#define DAC (0x42004800UL) /**< \brief (DAC) APB Base Address */ +#define DMAC (0x41004800UL) /**< \brief (DMAC) APB Base Address */ +#define DSU (0x41002000UL) /**< \brief (DSU) APB Base Address */ +#define EIC (0x40001800UL) /**< \brief (EIC) APB Base Address */ +#define EVSYS (0x42000400UL) /**< \brief (EVSYS) APB Base Address */ +#define GCLK (0x40000C00UL) /**< \brief (GCLK) APB Base Address */ +#define SBMATRIX (0x41007000UL) /**< \brief (SBMATRIX) APB Base Address */ +#define I2S (0x42005000UL) /**< \brief (I2S) APB Base Address */ +#define MTB (0x41006000UL) /**< \brief (MTB) APB Base Address */ +#define NVMCTRL (0x41004000UL) /**< \brief (NVMCTRL) APB Base Address */ +#define NVMCTRL_CAL (0x00800000UL) /**< \brief (NVMCTRL) CAL Base Address */ +#define NVMCTRL_LOCKBIT (0x00802000UL) /**< \brief (NVMCTRL) LOCKBIT Base Address */ +#define NVMCTRL_OTP1 (0x00806000UL) /**< \brief (NVMCTRL) OTP1 Base Address */ +#define NVMCTRL_OTP2 (0x00806008UL) /**< \brief (NVMCTRL) OTP2 Base Address */ +#define NVMCTRL_OTP4 (0x00806020UL) /**< \brief (NVMCTRL) OTP4 Base Address */ +#define NVMCTRL_TEMP_LOG (0x00806030UL) /**< \brief (NVMCTRL) TEMP_LOG Base Address */ +#define NVMCTRL_USER (0x00804000UL) /**< \brief (NVMCTRL) USER Base Address */ +#define PAC0 (0x40000000UL) /**< \brief (PAC0) APB Base Address */ +#define PAC1 (0x41000000UL) /**< \brief (PAC1) APB Base Address */ +#define PAC2 (0x42000000UL) /**< \brief (PAC2) APB Base Address */ +#define PM (0x40000400UL) /**< \brief (PM) APB Base Address */ +#define PORT (0x41004400UL) /**< \brief (PORT) APB Base Address */ +#define PORT_IOBUS (0x60000000UL) /**< \brief (PORT) IOBUS Base Address */ +#define RTC (0x40001400UL) /**< \brief (RTC) APB Base Address */ +#define SERCOM0 (0x42000800UL) /**< \brief (SERCOM0) APB Base Address */ +#define SERCOM1 (0x42000C00UL) /**< \brief (SERCOM1) APB Base Address */ +#define SERCOM2 (0x42001000UL) /**< \brief (SERCOM2) APB Base Address */ +#define SERCOM3 (0x42001400UL) /**< \brief (SERCOM3) APB Base Address */ +#define SERCOM4 (0x42001800UL) /**< \brief (SERCOM4) APB Base Address */ +#define SERCOM5 (0x42001C00UL) /**< \brief (SERCOM5) APB Base Address */ +#define SYSCTRL (0x40000800UL) /**< \brief (SYSCTRL) APB Base Address */ +#define TC3 (0x42002C00UL) /**< \brief (TC3) APB Base Address */ +#define TC4 (0x42003000UL) /**< \brief (TC4) APB Base Address */ +#define TC5 (0x42003400UL) /**< \brief (TC5) APB Base Address */ +#define TC6 (0x42003800UL) /**< \brief (TC6) APB Base Address */ +#define TC7 (0x42003C00UL) /**< \brief (TC7) APB Base Address */ +#define TCC0 (0x42002000UL) /**< \brief (TCC0) APB Base Address */ +#define TCC1 (0x42002400UL) /**< \brief (TCC1) APB Base Address */ +#define TCC2 (0x42002800UL) /**< \brief (TCC2) APB Base Address */ +#define USB (0x41005000UL) /**< \brief (USB) APB Base Address */ +#define WDT (0x40001000UL) /**< \brief (WDT) APB Base Address */ +#else +#define AC ((Ac *)0x42004400UL) /**< \brief (AC) APB Base Address */ +#define AC_INST_NUM 1 /**< \brief (AC) Number of instances */ +#define AC_INSTS { AC } /**< \brief (AC) Instances List */ + +#define ADC ((Adc *)0x42004000UL) /**< \brief (ADC) APB Base Address */ +#define ADC_INST_NUM 1 /**< \brief (ADC) Number of instances */ +#define ADC_INSTS { ADC } /**< \brief (ADC) Instances List */ + +#define DAC ((Dac *)0x42004800UL) /**< \brief (DAC) APB Base Address */ +#define DAC_INST_NUM 1 /**< \brief (DAC) Number of instances */ +#define DAC_INSTS { DAC } /**< \brief (DAC) Instances List */ + +#define DMAC ((Dmac *)0x41004800UL) /**< \brief (DMAC) APB Base Address */ +#define DMAC_INST_NUM 1 /**< \brief (DMAC) Number of instances */ +#define DMAC_INSTS { DMAC } /**< \brief (DMAC) Instances List */ + +#define DSU ((Dsu *)0x41002000UL) /**< \brief (DSU) APB Base Address */ +#define DSU_INST_NUM 1 /**< \brief (DSU) Number of instances */ +#define DSU_INSTS { DSU } /**< \brief (DSU) Instances List */ + +#define EIC ((Eic *)0x40001800UL) /**< \brief (EIC) APB Base Address */ +#define EIC_INST_NUM 1 /**< \brief (EIC) Number of instances */ +#define EIC_INSTS { EIC } /**< \brief (EIC) Instances List */ + +#define EVSYS ((Evsys *)0x42000400UL) /**< \brief (EVSYS) APB Base Address */ +#define EVSYS_INST_NUM 1 /**< \brief (EVSYS) Number of instances */ +#define EVSYS_INSTS { EVSYS } /**< \brief (EVSYS) Instances List */ + +#define GCLK ((Gclk *)0x40000C00UL) /**< \brief (GCLK) APB Base Address */ +#define GCLK_INST_NUM 1 /**< \brief (GCLK) Number of instances */ +#define GCLK_INSTS { GCLK } /**< \brief (GCLK) Instances List */ + +#define SBMATRIX ((Hmatrixb *)0x41007000UL) /**< \brief (SBMATRIX) APB Base Address */ +#define HMATRIXB_INST_NUM 1 /**< \brief (HMATRIXB) Number of instances */ +#define HMATRIXB_INSTS { SBMATRIX } /**< \brief (HMATRIXB) Instances List */ + +#define I2S ((I2s *)0x42005000UL) /**< \brief (I2S) APB Base Address */ +#define I2S_INST_NUM 1 /**< \brief (I2S) Number of instances */ +#define I2S_INSTS { I2S } /**< \brief (I2S) Instances List */ + +#define MTB ((Mtb *)0x41006000UL) /**< \brief (MTB) APB Base Address */ +#define MTB_INST_NUM 1 /**< \brief (MTB) Number of instances */ +#define MTB_INSTS { MTB } /**< \brief (MTB) Instances List */ + +#define NVMCTRL ((Nvmctrl *)0x41004000UL) /**< \brief (NVMCTRL) APB Base Address */ +#define NVMCTRL_CAL (0x00800000UL) /**< \brief (NVMCTRL) CAL Base Address */ +#define NVMCTRL_LOCKBIT (0x00802000UL) /**< \brief (NVMCTRL) LOCKBIT Base Address */ +#define NVMCTRL_OTP1 (0x00806000UL) /**< \brief (NVMCTRL) OTP1 Base Address */ +#define NVMCTRL_OTP2 (0x00806008UL) /**< \brief (NVMCTRL) OTP2 Base Address */ +#define NVMCTRL_OTP4 (0x00806020UL) /**< \brief (NVMCTRL) OTP4 Base Address */ +#define NVMCTRL_TEMP_LOG (0x00806030UL) /**< \brief (NVMCTRL) TEMP_LOG Base Address */ +#define NVMCTRL_USER (0x00804000UL) /**< \brief (NVMCTRL) USER Base Address */ +#define NVMCTRL_INST_NUM 1 /**< \brief (NVMCTRL) Number of instances */ +#define NVMCTRL_INSTS { NVMCTRL } /**< \brief (NVMCTRL) Instances List */ + +#define PAC0 ((Pac *)0x40000000UL) /**< \brief (PAC0) APB Base Address */ +#define PAC1 ((Pac *)0x41000000UL) /**< \brief (PAC1) APB Base Address */ +#define PAC2 ((Pac *)0x42000000UL) /**< \brief (PAC2) APB Base Address */ +#define PAC_INST_NUM 3 /**< \brief (PAC) Number of instances */ +#define PAC_INSTS { PAC0, PAC1, PAC2 } /**< \brief (PAC) Instances List */ + +#define PM ((Pm *)0x40000400UL) /**< \brief (PM) APB Base Address */ +#define PM_INST_NUM 1 /**< \brief (PM) Number of instances */ +#define PM_INSTS { PM } /**< \brief (PM) Instances List */ + +#define PORT ((Port *)0x41004400UL) /**< \brief (PORT) APB Base Address */ +#define PORT_IOBUS ((Port *)0x60000000UL) /**< \brief (PORT) IOBUS Base Address */ +#define PORT_INST_NUM 1 /**< \brief (PORT) Number of instances */ +#define PORT_INSTS { PORT } /**< \brief (PORT) Instances List */ + +#define PTC_GCLK_ID 34 +#define PTC_INST_NUM 1 /**< \brief (PTC) Number of instances */ +#define PTC_INSTS { PTC } /**< \brief (PTC) Instances List */ + +#define RTC ((Rtc *)0x40001400UL) /**< \brief (RTC) APB Base Address */ +#define RTC_INST_NUM 1 /**< \brief (RTC) Number of instances */ +#define RTC_INSTS { RTC } /**< \brief (RTC) Instances List */ + +#define SERCOM0 ((Sercom *)0x42000800UL) /**< \brief (SERCOM0) APB Base Address */ +#define SERCOM1 ((Sercom *)0x42000C00UL) /**< \brief (SERCOM1) APB Base Address */ +#define SERCOM2 ((Sercom *)0x42001000UL) /**< \brief (SERCOM2) APB Base Address */ +#define SERCOM3 ((Sercom *)0x42001400UL) /**< \brief (SERCOM3) APB Base Address */ +#define SERCOM4 ((Sercom *)0x42001800UL) /**< \brief (SERCOM4) APB Base Address */ +#define SERCOM5 ((Sercom *)0x42001C00UL) /**< \brief (SERCOM5) APB Base Address */ +#define SERCOM_INST_NUM 6 /**< \brief (SERCOM) Number of instances */ +#define SERCOM_INSTS { SERCOM0, SERCOM1, SERCOM2, SERCOM3, SERCOM4, SERCOM5 } /**< \brief (SERCOM) Instances List */ + +#define SYSCTRL ((Sysctrl *)0x40000800UL) /**< \brief (SYSCTRL) APB Base Address */ +#define SYSCTRL_INST_NUM 1 /**< \brief (SYSCTRL) Number of instances */ +#define SYSCTRL_INSTS { SYSCTRL } /**< \brief (SYSCTRL) Instances List */ + +#define TC3 ((Tc *)0x42002C00UL) /**< \brief (TC3) APB Base Address */ +#define TC4 ((Tc *)0x42003000UL) /**< \brief (TC4) APB Base Address */ +#define TC5 ((Tc *)0x42003400UL) /**< \brief (TC5) APB Base Address */ +#define TC6 ((Tc *)0x42003800UL) /**< \brief (TC6) APB Base Address */ +#define TC7 ((Tc *)0x42003C00UL) /**< \brief (TC7) APB Base Address */ +#define TC_INST_NUM 5 /**< \brief (TC) Number of instances */ +#define TC_INSTS { TC3, TC4, TC5, TC6, TC7 } /**< \brief (TC) Instances List */ + +#define TCC0 ((Tcc *)0x42002000UL) /**< \brief (TCC0) APB Base Address */ +#define TCC1 ((Tcc *)0x42002400UL) /**< \brief (TCC1) APB Base Address */ +#define TCC2 ((Tcc *)0x42002800UL) /**< \brief (TCC2) APB Base Address */ +#define TCC_INST_NUM 3 /**< \brief (TCC) Number of instances */ +#define TCC_INSTS { TCC0, TCC1, TCC2 } /**< \brief (TCC) Instances List */ + +#define USB ((Usb *)0x41005000UL) /**< \brief (USB) APB Base Address */ +#define USB_INST_NUM 1 /**< \brief (USB) Number of instances */ +#define USB_INSTS { USB } /**< \brief (USB) Instances List */ + +#define WDT ((Wdt *)0x40001000UL) /**< \brief (WDT) APB Base Address */ +#define WDT_INST_NUM 1 /**< \brief (WDT) Number of instances */ +#define WDT_INSTS { WDT } /**< \brief (WDT) Instances List */ + +#endif /* (defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */ +/*@}*/ + +/* ************************************************************************** */ +/** PORT DEFINITIONS FOR SAMD21J16A */ +/* ************************************************************************** */ +/** \defgroup SAMD21J16A_port PORT Definitions */ +/*@{*/ + +#include "pio/samd21j16a.h" +/*@}*/ + +/* ************************************************************************** */ +/** MEMORY MAPPING DEFINITIONS FOR SAMD21J16A */ +/* ************************************************************************** */ + +#define FLASH_SIZE 0x10000UL /* 64 kB */ +#define FLASH_PAGE_SIZE 64 +#define FLASH_NB_OF_PAGES 1024 +#define FLASH_USER_PAGE_SIZE 64 +#define HMCRAMC0_SIZE 0x2000UL /* 8 kB */ + +#define FLASH_ADDR (0x00000000u) /**< FLASH base address */ +#define FLASH_USER_PAGE_ADDR (0x00800000u) /**< FLASH_USER_PAGE base address */ +#define HMCRAMC0_ADDR (0x20000000u) /**< HMCRAMC0 base address */ +#define HPB0_ADDR (0x40000000u) /**< HPB0 base address */ +#define HPB1_ADDR (0x41000000u) /**< HPB1 base address */ +#define HPB2_ADDR (0x42000000u) /**< HPB2 base address */ +#define PPB_ADDR (0xE0000000u) /**< PPB base address */ + +#define DSU_DID_RESETVALUE 0x10010002UL +#define EIC_EXTINT_NUM 16 +#define PORT_GROUPS 2 + +/* ************************************************************************** */ +/** ELECTRICAL DEFINITIONS FOR SAMD21J16A */ +/* ************************************************************************** */ + + +#ifdef __cplusplus +} +#endif + +/*@}*/ + +#endif /* SAMD21J16A_H */ diff --git a/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/utils/cmsis/samd21/include/samd21j16b.h b/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/utils/cmsis/samd21/include/samd21j16b.h new file mode 100644 index 0000000..1f2c069 --- /dev/null +++ b/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/utils/cmsis/samd21/include/samd21j16b.h @@ -0,0 +1,575 @@ +/** + * \file + * + * \brief Header file for SAMD21J16B + * + * Copyright (c) 2017-2018 Microchip Technology Inc. and its subsidiaries. + * + * \asf_license_start + * + * \page License + * + * Subject to your compliance with these terms, you may use Microchip + * software and any derivatives exclusively with Microchip products. + * It is your responsibility to comply with third party license terms applicable + * to your use of third party software (including open source software) that + * may accompany Microchip software. + * + * THIS SOFTWARE IS SUPPLIED BY MICROCHIP "AS IS". NO WARRANTIES, + * WHETHER EXPRESS, IMPLIED OR STATUTORY, APPLY TO THIS SOFTWARE, + * INCLUDING ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, + * AND FITNESS FOR A PARTICULAR PURPOSE. IN NO EVENT WILL MICROCHIP BE + * LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL OR CONSEQUENTIAL + * LOSS, DAMAGE, COST OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE + * SOFTWARE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE + * POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT + * ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY + * RELATED TO THIS SOFTWARE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, + * THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THIS SOFTWARE. + * + * \asf_license_stop + * + */ + +#ifndef _SAMD21J16B_ +#define _SAMD21J16B_ + +/** + * \ingroup SAMD21_definitions + * \addtogroup SAMD21J16B_definitions SAMD21J16B definitions + * This file defines all structures and symbols for SAMD21J16B: + * - registers and bitfields + * - peripheral base address + * - peripheral ID + * - PIO definitions +*/ +/*@{*/ + +#ifdef __cplusplus + extern "C" { +#endif + +#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) +#include +#ifndef __cplusplus +typedef volatile const uint32_t RoReg; /**< Read only 32-bit register (volatile const unsigned int) */ +typedef volatile const uint16_t RoReg16; /**< Read only 16-bit register (volatile const unsigned int) */ +typedef volatile const uint8_t RoReg8; /**< Read only 8-bit register (volatile const unsigned int) */ +#else +typedef volatile uint32_t RoReg; /**< Read only 32-bit register (volatile const unsigned int) */ +typedef volatile uint16_t RoReg16; /**< Read only 16-bit register (volatile const unsigned int) */ +typedef volatile uint8_t RoReg8; /**< Read only 8-bit register (volatile const unsigned int) */ +#endif +typedef volatile uint32_t WoReg; /**< Write only 32-bit register (volatile unsigned int) */ +typedef volatile uint16_t WoReg16; /**< Write only 16-bit register (volatile unsigned int) */ +typedef volatile uint8_t WoReg8; /**< Write only 8-bit register (volatile unsigned int) */ +typedef volatile uint32_t RwReg; /**< Read-Write 32-bit register (volatile unsigned int) */ +typedef volatile uint16_t RwReg16; /**< Read-Write 16-bit register (volatile unsigned int) */ +typedef volatile uint8_t RwReg8; /**< Read-Write 8-bit register (volatile unsigned int) */ +#define CAST(type, value) ((type *)(value)) +#define REG_ACCESS(type, address) (*(type*)(address)) /**< C code: Register value */ +#else +#define CAST(type, value) (value) +#define REG_ACCESS(type, address) (address) /**< Assembly code: Register address */ +#endif + +/* ************************************************************************** */ +/** CMSIS DEFINITIONS FOR SAMD21J16B */ +/* ************************************************************************** */ +/** \defgroup SAMD21J16B_cmsis CMSIS Definitions */ +/*@{*/ + +/** Interrupt Number Definition */ +typedef enum IRQn +{ + /****** Cortex-M0+ Processor Exceptions Numbers ******************************/ + NonMaskableInt_IRQn = -14,/**< 2 Non Maskable Interrupt */ + HardFault_IRQn = -13,/**< 3 Cortex-M0+ Hard Fault Interrupt */ + SVCall_IRQn = -5, /**< 11 Cortex-M0+ SV Call Interrupt */ + PendSV_IRQn = -2, /**< 14 Cortex-M0+ Pend SV Interrupt */ + SysTick_IRQn = -1, /**< 15 Cortex-M0+ System Tick Interrupt */ + /****** SAMD21J16B-specific Interrupt Numbers ***********************/ + PM_IRQn = 0, /**< 0 SAMD21J16B Power Manager (PM) */ + SYSCTRL_IRQn = 1, /**< 1 SAMD21J16B System Control (SYSCTRL) */ + WDT_IRQn = 2, /**< 2 SAMD21J16B Watchdog Timer (WDT) */ + RTC_IRQn = 3, /**< 3 SAMD21J16B Real-Time Counter (RTC) */ + EIC_IRQn = 4, /**< 4 SAMD21J16B External Interrupt Controller (EIC) */ + NVMCTRL_IRQn = 5, /**< 5 SAMD21J16B Non-Volatile Memory Controller (NVMCTRL) */ + DMAC_IRQn = 6, /**< 6 SAMD21J16B Direct Memory Access Controller (DMAC) */ + USB_IRQn = 7, /**< 7 SAMD21J16B Universal Serial Bus (USB) */ + EVSYS_IRQn = 8, /**< 8 SAMD21J16B Event System Interface (EVSYS) */ + SERCOM0_IRQn = 9, /**< 9 SAMD21J16B Serial Communication Interface 0 (SERCOM0) */ + SERCOM1_IRQn = 10, /**< 10 SAMD21J16B Serial Communication Interface 1 (SERCOM1) */ + SERCOM2_IRQn = 11, /**< 11 SAMD21J16B Serial Communication Interface 2 (SERCOM2) */ + SERCOM3_IRQn = 12, /**< 12 SAMD21J16B Serial Communication Interface 3 (SERCOM3) */ + SERCOM4_IRQn = 13, /**< 13 SAMD21J16B Serial Communication Interface 4 (SERCOM4) */ + SERCOM5_IRQn = 14, /**< 14 SAMD21J16B Serial Communication Interface 5 (SERCOM5) */ + TCC0_IRQn = 15, /**< 15 SAMD21J16B Timer Counter Control 0 (TCC0) */ + TCC1_IRQn = 16, /**< 16 SAMD21J16B Timer Counter Control 1 (TCC1) */ + TCC2_IRQn = 17, /**< 17 SAMD21J16B Timer Counter Control 2 (TCC2) */ + TC3_IRQn = 18, /**< 18 SAMD21J16B Basic Timer Counter 3 (TC3) */ + TC4_IRQn = 19, /**< 19 SAMD21J16B Basic Timer Counter 4 (TC4) */ + TC5_IRQn = 20, /**< 20 SAMD21J16B Basic Timer Counter 5 (TC5) */ + TC6_IRQn = 21, /**< 21 SAMD21J16B Basic Timer Counter 6 (TC6) */ + TC7_IRQn = 22, /**< 22 SAMD21J16B Basic Timer Counter 7 (TC7) */ + ADC_IRQn = 23, /**< 23 SAMD21J16B Analog Digital Converter (ADC) */ + AC_IRQn = 24, /**< 24 SAMD21J16B Analog Comparators (AC) */ + DAC_IRQn = 25, /**< 25 SAMD21J16B Digital Analog Converter (DAC) */ + PTC_IRQn = 26, /**< 26 SAMD21J16B Peripheral Touch Controller (PTC) */ + I2S_IRQn = 27, /**< 27 SAMD21J16B Inter-IC Sound Interface (I2S) */ + + PERIPH_COUNT_IRQn = 29 /**< Number of peripheral IDs */ +} IRQn_Type; + +typedef struct _DeviceVectors +{ + /* Stack pointer */ + void* pvStack; + + /* Cortex-M handlers */ + void* pfnReset_Handler; + void* pfnNMI_Handler; + void* pfnHardFault_Handler; + void* pvReservedM12; + void* pvReservedM11; + void* pvReservedM10; + void* pvReservedM9; + void* pvReservedM8; + void* pvReservedM7; + void* pvReservedM6; + void* pfnSVC_Handler; + void* pvReservedM4; + void* pvReservedM3; + void* pfnPendSV_Handler; + void* pfnSysTick_Handler; + + /* Peripheral handlers */ + void* pfnPM_Handler; /* 0 Power Manager */ + void* pfnSYSCTRL_Handler; /* 1 System Control */ + void* pfnWDT_Handler; /* 2 Watchdog Timer */ + void* pfnRTC_Handler; /* 3 Real-Time Counter */ + void* pfnEIC_Handler; /* 4 External Interrupt Controller */ + void* pfnNVMCTRL_Handler; /* 5 Non-Volatile Memory Controller */ + void* pfnDMAC_Handler; /* 6 Direct Memory Access Controller */ + void* pfnUSB_Handler; /* 7 Universal Serial Bus */ + void* pfnEVSYS_Handler; /* 8 Event System Interface */ + void* pfnSERCOM0_Handler; /* 9 Serial Communication Interface 0 */ + void* pfnSERCOM1_Handler; /* 10 Serial Communication Interface 1 */ + void* pfnSERCOM2_Handler; /* 11 Serial Communication Interface 2 */ + void* pfnSERCOM3_Handler; /* 12 Serial Communication Interface 3 */ + void* pfnSERCOM4_Handler; /* 13 Serial Communication Interface 4 */ + void* pfnSERCOM5_Handler; /* 14 Serial Communication Interface 5 */ + void* pfnTCC0_Handler; /* 15 Timer Counter Control 0 */ + void* pfnTCC1_Handler; /* 16 Timer Counter Control 1 */ + void* pfnTCC2_Handler; /* 17 Timer Counter Control 2 */ + void* pfnTC3_Handler; /* 18 Basic Timer Counter 3 */ + void* pfnTC4_Handler; /* 19 Basic Timer Counter 4 */ + void* pfnTC5_Handler; /* 20 Basic Timer Counter 5 */ + void* pfnTC6_Handler; /* 21 Basic Timer Counter 6 */ + void* pfnTC7_Handler; /* 22 Basic Timer Counter 7 */ + void* pfnADC_Handler; /* 23 Analog Digital Converter */ + void* pfnAC_Handler; /* 24 Analog Comparators */ + void* pfnDAC_Handler; /* 25 Digital Analog Converter */ + void* pfnPTC_Handler; /* 26 Peripheral Touch Controller */ + void* pfnI2S_Handler; /* 27 Inter-IC Sound Interface */ + void* pvReserved28; +} DeviceVectors; + +/* Cortex-M0+ processor handlers */ +void Reset_Handler ( void ); +void NMI_Handler ( void ); +void HardFault_Handler ( void ); +void SVC_Handler ( void ); +void PendSV_Handler ( void ); +void SysTick_Handler ( void ); + +/* Peripherals handlers */ +void PM_Handler ( void ); +void SYSCTRL_Handler ( void ); +void WDT_Handler ( void ); +void RTC_Handler ( void ); +void EIC_Handler ( void ); +void NVMCTRL_Handler ( void ); +void DMAC_Handler ( void ); +void USB_Handler ( void ); +void EVSYS_Handler ( void ); +void SERCOM0_Handler ( void ); +void SERCOM1_Handler ( void ); +void SERCOM2_Handler ( void ); +void SERCOM3_Handler ( void ); +void SERCOM4_Handler ( void ); +void SERCOM5_Handler ( void ); +void TCC0_Handler ( void ); +void TCC1_Handler ( void ); +void TCC2_Handler ( void ); +void TC3_Handler ( void ); +void TC4_Handler ( void ); +void TC5_Handler ( void ); +void TC6_Handler ( void ); +void TC7_Handler ( void ); +void ADC_Handler ( void ); +void AC_Handler ( void ); +void DAC_Handler ( void ); +void PTC_Handler ( void ); +void I2S_Handler ( void ); + +/* + * \brief Configuration of the Cortex-M0+ Processor and Core Peripherals + */ + +#define LITTLE_ENDIAN 1 +#define __CM0PLUS_REV 1 /*!< Core revision r0p1 */ +#define __MPU_PRESENT 0 /*!< MPU present or not */ +#define __NVIC_PRIO_BITS 2 /*!< Number of bits used for Priority Levels */ +#define __VTOR_PRESENT 1 /*!< VTOR present or not */ +#define __Vendor_SysTickConfig 0 /*!< Set to 1 if different SysTick Config is used */ + +/** + * \brief CMSIS includes + */ + +#include +#if !defined DONT_USE_CMSIS_INIT +#include "system_samd21.h" +#endif /* DONT_USE_CMSIS_INIT */ + +/*@}*/ + +/* ************************************************************************** */ +/** SOFTWARE PERIPHERAL API DEFINITION FOR SAMD21J16B */ +/* ************************************************************************** */ +/** \defgroup SAMD21J16B_api Peripheral Software API */ +/*@{*/ + +#include "component/ac.h" +#include "component/adc.h" +#include "component/dac.h" +#include "component/dmac.h" +#include "component/dsu.h" +#include "component/eic.h" +#include "component/evsys.h" +#include "component/gclk.h" +#include "component/hmatrixb.h" +#include "component/i2s.h" +#include "component/mtb.h" +#include "component/nvmctrl.h" +#include "component/pac.h" +#include "component/pm.h" +#include "component/port.h" +#include "component/rtc.h" +#include "component/sercom.h" +#include "component/sysctrl.h" +#include "component/tc.h" +#include "component/tcc.h" +#include "component/usb.h" +#include "component/wdt.h" +/*@}*/ + +/* ************************************************************************** */ +/** REGISTERS ACCESS DEFINITIONS FOR SAMD21J16B */ +/* ************************************************************************** */ +/** \defgroup SAMD21J16B_reg Registers Access Definitions */ +/*@{*/ + +#include "instance/ac.h" +#include "instance/adc.h" +#include "instance/dac.h" +#include "instance/dmac.h" +#include "instance/dsu.h" +#include "instance/eic.h" +#include "instance/evsys.h" +#include "instance/gclk.h" +#include "instance/sbmatrix.h" +#include "instance/i2s.h" +#include "instance/mtb.h" +#include "instance/nvmctrl.h" +#include "instance/pac0.h" +#include "instance/pac1.h" +#include "instance/pac2.h" +#include "instance/pm.h" +#include "instance/port.h" +#include "instance/rtc.h" +#include "instance/sercom0.h" +#include "instance/sercom1.h" +#include "instance/sercom2.h" +#include "instance/sercom3.h" +#include "instance/sercom4.h" +#include "instance/sercom5.h" +#include "instance/sysctrl.h" +#include "instance/tc3.h" +#include "instance/tc4.h" +#include "instance/tc5.h" +#include "instance/tc6.h" +#include "instance/tc7.h" +#include "instance/tcc0.h" +#include "instance/tcc1.h" +#include "instance/tcc2.h" +#include "instance/usb.h" +#include "instance/wdt.h" +/*@}*/ + +/* ************************************************************************** */ +/** PERIPHERAL ID DEFINITIONS FOR SAMD21J16B */ +/* ************************************************************************** */ +/** \defgroup SAMD21J16B_id Peripheral Ids Definitions */ +/*@{*/ + +// Peripheral instances on HPB0 bridge +#define ID_PAC0 0 /**< \brief Peripheral Access Controller 0 (PAC0) */ +#define ID_PM 1 /**< \brief Power Manager (PM) */ +#define ID_SYSCTRL 2 /**< \brief System Control (SYSCTRL) */ +#define ID_GCLK 3 /**< \brief Generic Clock Generator (GCLK) */ +#define ID_WDT 4 /**< \brief Watchdog Timer (WDT) */ +#define ID_RTC 5 /**< \brief Real-Time Counter (RTC) */ +#define ID_EIC 6 /**< \brief External Interrupt Controller (EIC) */ + +// Peripheral instances on HPB1 bridge +#define ID_PAC1 32 /**< \brief Peripheral Access Controller 1 (PAC1) */ +#define ID_DSU 33 /**< \brief Device Service Unit (DSU) */ +#define ID_NVMCTRL 34 /**< \brief Non-Volatile Memory Controller (NVMCTRL) */ +#define ID_PORT 35 /**< \brief Port Module (PORT) */ +#define ID_DMAC 36 /**< \brief Direct Memory Access Controller (DMAC) */ +#define ID_USB 37 /**< \brief Universal Serial Bus (USB) */ +#define ID_MTB 38 /**< \brief Cortex-M0+ Micro-Trace Buffer (MTB) */ +#define ID_SBMATRIX 39 /**< \brief HSB Matrix (SBMATRIX) */ + +// Peripheral instances on HPB2 bridge +#define ID_PAC2 64 /**< \brief Peripheral Access Controller 2 (PAC2) */ +#define ID_EVSYS 65 /**< \brief Event System Interface (EVSYS) */ +#define ID_SERCOM0 66 /**< \brief Serial Communication Interface 0 (SERCOM0) */ +#define ID_SERCOM1 67 /**< \brief Serial Communication Interface 1 (SERCOM1) */ +#define ID_SERCOM2 68 /**< \brief Serial Communication Interface 2 (SERCOM2) */ +#define ID_SERCOM3 69 /**< \brief Serial Communication Interface 3 (SERCOM3) */ +#define ID_SERCOM4 70 /**< \brief Serial Communication Interface 4 (SERCOM4) */ +#define ID_SERCOM5 71 /**< \brief Serial Communication Interface 5 (SERCOM5) */ +#define ID_TCC0 72 /**< \brief Timer Counter Control 0 (TCC0) */ +#define ID_TCC1 73 /**< \brief Timer Counter Control 1 (TCC1) */ +#define ID_TCC2 74 /**< \brief Timer Counter Control 2 (TCC2) */ +#define ID_TC3 75 /**< \brief Basic Timer Counter 3 (TC3) */ +#define ID_TC4 76 /**< \brief Basic Timer Counter 4 (TC4) */ +#define ID_TC5 77 /**< \brief Basic Timer Counter 5 (TC5) */ +#define ID_TC6 78 /**< \brief Basic Timer Counter 6 (TC6) */ +#define ID_TC7 79 /**< \brief Basic Timer Counter 7 (TC7) */ +#define ID_ADC 80 /**< \brief Analog Digital Converter (ADC) */ +#define ID_AC 81 /**< \brief Analog Comparators (AC) */ +#define ID_DAC 82 /**< \brief Digital Analog Converter (DAC) */ +#define ID_PTC 83 /**< \brief Peripheral Touch Controller (PTC) */ +#define ID_I2S 84 /**< \brief Inter-IC Sound Interface (I2S) */ + +#define ID_PERIPH_COUNT 85 /**< \brief Max number of peripheral IDs */ +/*@}*/ + +/* ************************************************************************** */ +/** BASE ADDRESS DEFINITIONS FOR SAMD21J16B */ +/* ************************************************************************** */ +/** \defgroup SAMD21J16B_base Peripheral Base Address Definitions */ +/*@{*/ + +#if defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__) +#define AC (0x42004400UL) /**< \brief (AC) APB Base Address */ +#define ADC (0x42004000UL) /**< \brief (ADC) APB Base Address */ +#define DAC (0x42004800UL) /**< \brief (DAC) APB Base Address */ +#define DMAC (0x41004800UL) /**< \brief (DMAC) APB Base Address */ +#define DSU (0x41002000UL) /**< \brief (DSU) APB Base Address */ +#define EIC (0x40001800UL) /**< \brief (EIC) APB Base Address */ +#define EVSYS (0x42000400UL) /**< \brief (EVSYS) APB Base Address */ +#define GCLK (0x40000C00UL) /**< \brief (GCLK) APB Base Address */ +#define SBMATRIX (0x41007000UL) /**< \brief (SBMATRIX) APB Base Address */ +#define I2S (0x42005000UL) /**< \brief (I2S) APB Base Address */ +#define MTB (0x41006000UL) /**< \brief (MTB) APB Base Address */ +#define NVMCTRL_AUX3 (0x0080A000UL) /**< \brief (NVMCTRL) AUX3 Base Address */ +#define NVMCTRL (0x41004000UL) /**< \brief (NVMCTRL) APB Base Address */ +#define NVMCTRL_CAL (0x00800000UL) /**< \brief (NVMCTRL) CAL Base Address */ +#define NVMCTRL_LOCKBIT (0x00802000UL) /**< \brief (NVMCTRL) LOCKBIT Base Address */ +#define NVMCTRL_OTP1 (0x00806000UL) /**< \brief (NVMCTRL) OTP1 Base Address */ +#define NVMCTRL_OTP2 (0x00806008UL) /**< \brief (NVMCTRL) OTP2 Base Address */ +#define NVMCTRL_OTP4 (0x00806020UL) /**< \brief (NVMCTRL) OTP4 Base Address */ +#define NVMCTRL_TEMP_LOG (0x00806030UL) /**< \brief (NVMCTRL) TEMP_LOG Base Address */ +#define NVMCTRL_USER (0x00804000UL) /**< \brief (NVMCTRL) USER Base Address */ +#define PAC0 (0x40000000UL) /**< \brief (PAC0) APB Base Address */ +#define PAC1 (0x41000000UL) /**< \brief (PAC1) APB Base Address */ +#define PAC2 (0x42000000UL) /**< \brief (PAC2) APB Base Address */ +#define PM (0x40000400UL) /**< \brief (PM) APB Base Address */ +#define PORT (0x41004400UL) /**< \brief (PORT) APB Base Address */ +#define PORT_IOBUS (0x60000000UL) /**< \brief (PORT) IOBUS Base Address */ +#define RTC (0x40001400UL) /**< \brief (RTC) APB Base Address */ +#define SERCOM0 (0x42000800UL) /**< \brief (SERCOM0) APB Base Address */ +#define SERCOM1 (0x42000C00UL) /**< \brief (SERCOM1) APB Base Address */ +#define SERCOM2 (0x42001000UL) /**< \brief (SERCOM2) APB Base Address */ +#define SERCOM3 (0x42001400UL) /**< \brief (SERCOM3) APB Base Address */ +#define SERCOM4 (0x42001800UL) /**< \brief (SERCOM4) APB Base Address */ +#define SERCOM5 (0x42001C00UL) /**< \brief (SERCOM5) APB Base Address */ +#define SYSCTRL (0x40000800UL) /**< \brief (SYSCTRL) APB Base Address */ +#define TC3 (0x42002C00UL) /**< \brief (TC3) APB Base Address */ +#define TC4 (0x42003000UL) /**< \brief (TC4) APB Base Address */ +#define TC5 (0x42003400UL) /**< \brief (TC5) APB Base Address */ +#define TC6 (0x42003800UL) /**< \brief (TC6) APB Base Address */ +#define TC7 (0x42003C00UL) /**< \brief (TC7) APB Base Address */ +#define TCC0 (0x42002000UL) /**< \brief (TCC0) APB Base Address */ +#define TCC1 (0x42002400UL) /**< \brief (TCC1) APB Base Address */ +#define TCC2 (0x42002800UL) /**< \brief (TCC2) APB Base Address */ +#define USB (0x41005000UL) /**< \brief (USB) APB Base Address */ +#define WDT (0x40001000UL) /**< \brief (WDT) APB Base Address */ +#else +#define AC ((Ac *)0x42004400UL) /**< \brief (AC) APB Base Address */ +#define AC_INST_NUM 1 /**< \brief (AC) Number of instances */ +#define AC_INSTS { AC } /**< \brief (AC) Instances List */ + +#define ADC ((Adc *)0x42004000UL) /**< \brief (ADC) APB Base Address */ +#define ADC_INST_NUM 1 /**< \brief (ADC) Number of instances */ +#define ADC_INSTS { ADC } /**< \brief (ADC) Instances List */ + +#define DAC ((Dac *)0x42004800UL) /**< \brief (DAC) APB Base Address */ +#define DAC_INST_NUM 1 /**< \brief (DAC) Number of instances */ +#define DAC_INSTS { DAC } /**< \brief (DAC) Instances List */ + +#define DMAC ((Dmac *)0x41004800UL) /**< \brief (DMAC) APB Base Address */ +#define DMAC_INST_NUM 1 /**< \brief (DMAC) Number of instances */ +#define DMAC_INSTS { DMAC } /**< \brief (DMAC) Instances List */ + +#define DSU ((Dsu *)0x41002000UL) /**< \brief (DSU) APB Base Address */ +#define DSU_INST_NUM 1 /**< \brief (DSU) Number of instances */ +#define DSU_INSTS { DSU } /**< \brief (DSU) Instances List */ + +#define EIC ((Eic *)0x40001800UL) /**< \brief (EIC) APB Base Address */ +#define EIC_INST_NUM 1 /**< \brief (EIC) Number of instances */ +#define EIC_INSTS { EIC } /**< \brief (EIC) Instances List */ + +#define EVSYS ((Evsys *)0x42000400UL) /**< \brief (EVSYS) APB Base Address */ +#define EVSYS_INST_NUM 1 /**< \brief (EVSYS) Number of instances */ +#define EVSYS_INSTS { EVSYS } /**< \brief (EVSYS) Instances List */ + +#define GCLK ((Gclk *)0x40000C00UL) /**< \brief (GCLK) APB Base Address */ +#define GCLK_INST_NUM 1 /**< \brief (GCLK) Number of instances */ +#define GCLK_INSTS { GCLK } /**< \brief (GCLK) Instances List */ + +#define SBMATRIX ((Hmatrixb *)0x41007000UL) /**< \brief (SBMATRIX) APB Base Address */ +#define HMATRIXB_INST_NUM 1 /**< \brief (HMATRIXB) Number of instances */ +#define HMATRIXB_INSTS { SBMATRIX } /**< \brief (HMATRIXB) Instances List */ + +#define I2S ((I2s *)0x42005000UL) /**< \brief (I2S) APB Base Address */ +#define I2S_INST_NUM 1 /**< \brief (I2S) Number of instances */ +#define I2S_INSTS { I2S } /**< \brief (I2S) Instances List */ + +#define MTB ((Mtb *)0x41006000UL) /**< \brief (MTB) APB Base Address */ +#define MTB_INST_NUM 1 /**< \brief (MTB) Number of instances */ +#define MTB_INSTS { MTB } /**< \brief (MTB) Instances List */ + +#define NVMCTRL_AUX3 (0x0080A000UL) /**< \brief (NVMCTRL) AUX3 Base Address */ +#define NVMCTRL ((Nvmctrl *)0x41004000UL) /**< \brief (NVMCTRL) APB Base Address */ +#define NVMCTRL_CAL (0x00800000UL) /**< \brief (NVMCTRL) CAL Base Address */ +#define NVMCTRL_LOCKBIT (0x00802000UL) /**< \brief (NVMCTRL) LOCKBIT Base Address */ +#define NVMCTRL_OTP1 (0x00806000UL) /**< \brief (NVMCTRL) OTP1 Base Address */ +#define NVMCTRL_OTP2 (0x00806008UL) /**< \brief (NVMCTRL) OTP2 Base Address */ +#define NVMCTRL_OTP4 (0x00806020UL) /**< \brief (NVMCTRL) OTP4 Base Address */ +#define NVMCTRL_TEMP_LOG (0x00806030UL) /**< \brief (NVMCTRL) TEMP_LOG Base Address */ +#define NVMCTRL_USER (0x00804000UL) /**< \brief (NVMCTRL) USER Base Address */ +#define NVMCTRL_INST_NUM 1 /**< \brief (NVMCTRL) Number of instances */ +#define NVMCTRL_INSTS { NVMCTRL } /**< \brief (NVMCTRL) Instances List */ + +#define PAC0 ((Pac *)0x40000000UL) /**< \brief (PAC0) APB Base Address */ +#define PAC1 ((Pac *)0x41000000UL) /**< \brief (PAC1) APB Base Address */ +#define PAC2 ((Pac *)0x42000000UL) /**< \brief (PAC2) APB Base Address */ +#define PAC_INST_NUM 3 /**< \brief (PAC) Number of instances */ +#define PAC_INSTS { PAC0, PAC1, PAC2 } /**< \brief (PAC) Instances List */ + +#define PM ((Pm *)0x40000400UL) /**< \brief (PM) APB Base Address */ +#define PM_INST_NUM 1 /**< \brief (PM) Number of instances */ +#define PM_INSTS { PM } /**< \brief (PM) Instances List */ + +#define PORT ((Port *)0x41004400UL) /**< \brief (PORT) APB Base Address */ +#define PORT_IOBUS ((Port *)0x60000000UL) /**< \brief (PORT) IOBUS Base Address */ +#define PORT_INST_NUM 1 /**< \brief (PORT) Number of instances */ +#define PORT_INSTS { PORT } /**< \brief (PORT) Instances List */ + +#define PTC_GCLK_ID 34 +#define PTC_INST_NUM 1 /**< \brief (PTC) Number of instances */ +#define PTC_INSTS { PTC } /**< \brief (PTC) Instances List */ + +#define RTC ((Rtc *)0x40001400UL) /**< \brief (RTC) APB Base Address */ +#define RTC_INST_NUM 1 /**< \brief (RTC) Number of instances */ +#define RTC_INSTS { RTC } /**< \brief (RTC) Instances List */ + +#define SERCOM0 ((Sercom *)0x42000800UL) /**< \brief (SERCOM0) APB Base Address */ +#define SERCOM1 ((Sercom *)0x42000C00UL) /**< \brief (SERCOM1) APB Base Address */ +#define SERCOM2 ((Sercom *)0x42001000UL) /**< \brief (SERCOM2) APB Base Address */ +#define SERCOM3 ((Sercom *)0x42001400UL) /**< \brief (SERCOM3) APB Base Address */ +#define SERCOM4 ((Sercom *)0x42001800UL) /**< \brief (SERCOM4) APB Base Address */ +#define SERCOM5 ((Sercom *)0x42001C00UL) /**< \brief (SERCOM5) APB Base Address */ +#define SERCOM_INST_NUM 6 /**< \brief (SERCOM) Number of instances */ +#define SERCOM_INSTS { SERCOM0, SERCOM1, SERCOM2, SERCOM3, SERCOM4, SERCOM5 } /**< \brief (SERCOM) Instances List */ + +#define SYSCTRL ((Sysctrl *)0x40000800UL) /**< \brief (SYSCTRL) APB Base Address */ +#define SYSCTRL_INST_NUM 1 /**< \brief (SYSCTRL) Number of instances */ +#define SYSCTRL_INSTS { SYSCTRL } /**< \brief (SYSCTRL) Instances List */ + +#define TC3 ((Tc *)0x42002C00UL) /**< \brief (TC3) APB Base Address */ +#define TC4 ((Tc *)0x42003000UL) /**< \brief (TC4) APB Base Address */ +#define TC5 ((Tc *)0x42003400UL) /**< \brief (TC5) APB Base Address */ +#define TC6 ((Tc *)0x42003800UL) /**< \brief (TC6) APB Base Address */ +#define TC7 ((Tc *)0x42003C00UL) /**< \brief (TC7) APB Base Address */ +#define TC_INST_NUM 5 /**< \brief (TC) Number of instances */ +#define TC_INSTS { TC3, TC4, TC5, TC6, TC7 } /**< \brief (TC) Instances List */ + +#define TCC0 ((Tcc *)0x42002000UL) /**< \brief (TCC0) APB Base Address */ +#define TCC1 ((Tcc *)0x42002400UL) /**< \brief (TCC1) APB Base Address */ +#define TCC2 ((Tcc *)0x42002800UL) /**< \brief (TCC2) APB Base Address */ +#define TCC_INST_NUM 3 /**< \brief (TCC) Number of instances */ +#define TCC_INSTS { TCC0, TCC1, TCC2 } /**< \brief (TCC) Instances List */ + +#define USB ((Usb *)0x41005000UL) /**< \brief (USB) APB Base Address */ +#define USB_INST_NUM 1 /**< \brief (USB) Number of instances */ +#define USB_INSTS { USB } /**< \brief (USB) Instances List */ + +#define WDT ((Wdt *)0x40001000UL) /**< \brief (WDT) APB Base Address */ +#define WDT_INST_NUM 1 /**< \brief (WDT) Number of instances */ +#define WDT_INSTS { WDT } /**< \brief (WDT) Instances List */ + +#endif /* (defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */ +/*@}*/ + +/* ************************************************************************** */ +/** PORT DEFINITIONS FOR SAMD21J16B */ +/* ************************************************************************** */ +/** \defgroup SAMD21J16B_port PORT Definitions */ +/*@{*/ + +#include "pio/samd21j16b.h" +/*@}*/ + +/* ************************************************************************** */ +/** MEMORY MAPPING DEFINITIONS FOR SAMD21J16B */ +/* ************************************************************************** */ + +#define FLASH_SIZE 0x10000UL /* 64 kB */ +#define FLASH_PAGE_SIZE 64 +#define FLASH_NB_OF_PAGES 1024 +#define FLASH_USER_PAGE_SIZE 64 +#define HMCRAMC0_SIZE 0x2000UL /* 8 kB */ + +#define FLASH_ADDR (0x00000000u) /**< FLASH base address */ +#define FLASH_USER_PAGE_ADDR (0x00800000u) /**< FLASH_USER_PAGE base address */ +#define HMCRAMC0_ADDR (0x20000000u) /**< HMCRAMC0 base address */ +#define HPB0_ADDR (0x40000000u) /**< HPB0 base address */ +#define HPB1_ADDR (0x41000000u) /**< HPB1 base address */ +#define HPB2_ADDR (0x42000000u) /**< HPB2 base address */ +#define PPB_ADDR (0xE0000000u) /**< PPB base address */ + +#define DSU_DID_RESETVALUE 0x10011420UL +#define EIC_EXTINT_NUM 16 +#define NVMCTRL_RWW_EEPROM_SIZE 0x800UL /* 2 kB */ +#define PORT_GROUPS 2 +#define USB_HOST 1 + +/* ************************************************************************** */ +/** ELECTRICAL DEFINITIONS FOR SAMD21J16B */ +/* ************************************************************************** */ + + +#ifdef __cplusplus +} +#endif + +/*@}*/ + +#endif /* SAMD21J16B_H */ diff --git a/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/utils/cmsis/samd21/include/samd21j17a.h b/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/utils/cmsis/samd21/include/samd21j17a.h new file mode 100644 index 0000000..d8d3f1d --- /dev/null +++ b/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/utils/cmsis/samd21/include/samd21j17a.h @@ -0,0 +1,571 @@ +/** + * \file + * + * \brief Header file for SAMD21J17A + * + * Copyright (c) 2017-2018 Microchip Technology Inc. and its subsidiaries. + * + * \asf_license_start + * + * \page License + * + * Subject to your compliance with these terms, you may use Microchip + * software and any derivatives exclusively with Microchip products. + * It is your responsibility to comply with third party license terms applicable + * to your use of third party software (including open source software) that + * may accompany Microchip software. + * + * THIS SOFTWARE IS SUPPLIED BY MICROCHIP "AS IS". NO WARRANTIES, + * WHETHER EXPRESS, IMPLIED OR STATUTORY, APPLY TO THIS SOFTWARE, + * INCLUDING ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, + * AND FITNESS FOR A PARTICULAR PURPOSE. IN NO EVENT WILL MICROCHIP BE + * LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL OR CONSEQUENTIAL + * LOSS, DAMAGE, COST OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE + * SOFTWARE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE + * POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT + * ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY + * RELATED TO THIS SOFTWARE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, + * THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THIS SOFTWARE. + * + * \asf_license_stop + * + */ + +#ifndef _SAMD21J17A_ +#define _SAMD21J17A_ + +/** + * \ingroup SAMD21_definitions + * \addtogroup SAMD21J17A_definitions SAMD21J17A definitions + * This file defines all structures and symbols for SAMD21J17A: + * - registers and bitfields + * - peripheral base address + * - peripheral ID + * - PIO definitions +*/ +/*@{*/ + +#ifdef __cplusplus + extern "C" { +#endif + +#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) +#include +#ifndef __cplusplus +typedef volatile const uint32_t RoReg; /**< Read only 32-bit register (volatile const unsigned int) */ +typedef volatile const uint16_t RoReg16; /**< Read only 16-bit register (volatile const unsigned int) */ +typedef volatile const uint8_t RoReg8; /**< Read only 8-bit register (volatile const unsigned int) */ +#else +typedef volatile uint32_t RoReg; /**< Read only 32-bit register (volatile const unsigned int) */ +typedef volatile uint16_t RoReg16; /**< Read only 16-bit register (volatile const unsigned int) */ +typedef volatile uint8_t RoReg8; /**< Read only 8-bit register (volatile const unsigned int) */ +#endif +typedef volatile uint32_t WoReg; /**< Write only 32-bit register (volatile unsigned int) */ +typedef volatile uint16_t WoReg16; /**< Write only 16-bit register (volatile unsigned int) */ +typedef volatile uint8_t WoReg8; /**< Write only 8-bit register (volatile unsigned int) */ +typedef volatile uint32_t RwReg; /**< Read-Write 32-bit register (volatile unsigned int) */ +typedef volatile uint16_t RwReg16; /**< Read-Write 16-bit register (volatile unsigned int) */ +typedef volatile uint8_t RwReg8; /**< Read-Write 8-bit register (volatile unsigned int) */ +#define CAST(type, value) ((type *)(value)) +#define REG_ACCESS(type, address) (*(type*)(address)) /**< C code: Register value */ +#else +#define CAST(type, value) (value) +#define REG_ACCESS(type, address) (address) /**< Assembly code: Register address */ +#endif + +/* ************************************************************************** */ +/** CMSIS DEFINITIONS FOR SAMD21J17A */ +/* ************************************************************************** */ +/** \defgroup SAMD21J17A_cmsis CMSIS Definitions */ +/*@{*/ + +/** Interrupt Number Definition */ +typedef enum IRQn +{ + /****** Cortex-M0+ Processor Exceptions Numbers ******************************/ + NonMaskableInt_IRQn = -14,/**< 2 Non Maskable Interrupt */ + HardFault_IRQn = -13,/**< 3 Cortex-M0+ Hard Fault Interrupt */ + SVCall_IRQn = -5, /**< 11 Cortex-M0+ SV Call Interrupt */ + PendSV_IRQn = -2, /**< 14 Cortex-M0+ Pend SV Interrupt */ + SysTick_IRQn = -1, /**< 15 Cortex-M0+ System Tick Interrupt */ + /****** SAMD21J17A-specific Interrupt Numbers ***********************/ + PM_IRQn = 0, /**< 0 SAMD21J17A Power Manager (PM) */ + SYSCTRL_IRQn = 1, /**< 1 SAMD21J17A System Control (SYSCTRL) */ + WDT_IRQn = 2, /**< 2 SAMD21J17A Watchdog Timer (WDT) */ + RTC_IRQn = 3, /**< 3 SAMD21J17A Real-Time Counter (RTC) */ + EIC_IRQn = 4, /**< 4 SAMD21J17A External Interrupt Controller (EIC) */ + NVMCTRL_IRQn = 5, /**< 5 SAMD21J17A Non-Volatile Memory Controller (NVMCTRL) */ + DMAC_IRQn = 6, /**< 6 SAMD21J17A Direct Memory Access Controller (DMAC) */ + USB_IRQn = 7, /**< 7 SAMD21J17A Universal Serial Bus (USB) */ + EVSYS_IRQn = 8, /**< 8 SAMD21J17A Event System Interface (EVSYS) */ + SERCOM0_IRQn = 9, /**< 9 SAMD21J17A Serial Communication Interface 0 (SERCOM0) */ + SERCOM1_IRQn = 10, /**< 10 SAMD21J17A Serial Communication Interface 1 (SERCOM1) */ + SERCOM2_IRQn = 11, /**< 11 SAMD21J17A Serial Communication Interface 2 (SERCOM2) */ + SERCOM3_IRQn = 12, /**< 12 SAMD21J17A Serial Communication Interface 3 (SERCOM3) */ + SERCOM4_IRQn = 13, /**< 13 SAMD21J17A Serial Communication Interface 4 (SERCOM4) */ + SERCOM5_IRQn = 14, /**< 14 SAMD21J17A Serial Communication Interface 5 (SERCOM5) */ + TCC0_IRQn = 15, /**< 15 SAMD21J17A Timer Counter Control 0 (TCC0) */ + TCC1_IRQn = 16, /**< 16 SAMD21J17A Timer Counter Control 1 (TCC1) */ + TCC2_IRQn = 17, /**< 17 SAMD21J17A Timer Counter Control 2 (TCC2) */ + TC3_IRQn = 18, /**< 18 SAMD21J17A Basic Timer Counter 3 (TC3) */ + TC4_IRQn = 19, /**< 19 SAMD21J17A Basic Timer Counter 4 (TC4) */ + TC5_IRQn = 20, /**< 20 SAMD21J17A Basic Timer Counter 5 (TC5) */ + TC6_IRQn = 21, /**< 21 SAMD21J17A Basic Timer Counter 6 (TC6) */ + TC7_IRQn = 22, /**< 22 SAMD21J17A Basic Timer Counter 7 (TC7) */ + ADC_IRQn = 23, /**< 23 SAMD21J17A Analog Digital Converter (ADC) */ + AC_IRQn = 24, /**< 24 SAMD21J17A Analog Comparators (AC) */ + DAC_IRQn = 25, /**< 25 SAMD21J17A Digital Analog Converter (DAC) */ + PTC_IRQn = 26, /**< 26 SAMD21J17A Peripheral Touch Controller (PTC) */ + I2S_IRQn = 27, /**< 27 SAMD21J17A Inter-IC Sound Interface (I2S) */ + + PERIPH_COUNT_IRQn = 28 /**< Number of peripheral IDs */ +} IRQn_Type; + +typedef struct _DeviceVectors +{ + /* Stack pointer */ + void* pvStack; + + /* Cortex-M handlers */ + void* pfnReset_Handler; + void* pfnNMI_Handler; + void* pfnHardFault_Handler; + void* pvReservedM12; + void* pvReservedM11; + void* pvReservedM10; + void* pvReservedM9; + void* pvReservedM8; + void* pvReservedM7; + void* pvReservedM6; + void* pfnSVC_Handler; + void* pvReservedM4; + void* pvReservedM3; + void* pfnPendSV_Handler; + void* pfnSysTick_Handler; + + /* Peripheral handlers */ + void* pfnPM_Handler; /* 0 Power Manager */ + void* pfnSYSCTRL_Handler; /* 1 System Control */ + void* pfnWDT_Handler; /* 2 Watchdog Timer */ + void* pfnRTC_Handler; /* 3 Real-Time Counter */ + void* pfnEIC_Handler; /* 4 External Interrupt Controller */ + void* pfnNVMCTRL_Handler; /* 5 Non-Volatile Memory Controller */ + void* pfnDMAC_Handler; /* 6 Direct Memory Access Controller */ + void* pfnUSB_Handler; /* 7 Universal Serial Bus */ + void* pfnEVSYS_Handler; /* 8 Event System Interface */ + void* pfnSERCOM0_Handler; /* 9 Serial Communication Interface 0 */ + void* pfnSERCOM1_Handler; /* 10 Serial Communication Interface 1 */ + void* pfnSERCOM2_Handler; /* 11 Serial Communication Interface 2 */ + void* pfnSERCOM3_Handler; /* 12 Serial Communication Interface 3 */ + void* pfnSERCOM4_Handler; /* 13 Serial Communication Interface 4 */ + void* pfnSERCOM5_Handler; /* 14 Serial Communication Interface 5 */ + void* pfnTCC0_Handler; /* 15 Timer Counter Control 0 */ + void* pfnTCC1_Handler; /* 16 Timer Counter Control 1 */ + void* pfnTCC2_Handler; /* 17 Timer Counter Control 2 */ + void* pfnTC3_Handler; /* 18 Basic Timer Counter 3 */ + void* pfnTC4_Handler; /* 19 Basic Timer Counter 4 */ + void* pfnTC5_Handler; /* 20 Basic Timer Counter 5 */ + void* pfnTC6_Handler; /* 21 Basic Timer Counter 6 */ + void* pfnTC7_Handler; /* 22 Basic Timer Counter 7 */ + void* pfnADC_Handler; /* 23 Analog Digital Converter */ + void* pfnAC_Handler; /* 24 Analog Comparators */ + void* pfnDAC_Handler; /* 25 Digital Analog Converter */ + void* pfnPTC_Handler; /* 26 Peripheral Touch Controller */ + void* pfnI2S_Handler; /* 27 Inter-IC Sound Interface */ + void* pvReserved28; +} DeviceVectors; + +/* Cortex-M0+ processor handlers */ +void Reset_Handler ( void ); +void NMI_Handler ( void ); +void HardFault_Handler ( void ); +void SVC_Handler ( void ); +void PendSV_Handler ( void ); +void SysTick_Handler ( void ); + +/* Peripherals handlers */ +void PM_Handler ( void ); +void SYSCTRL_Handler ( void ); +void WDT_Handler ( void ); +void RTC_Handler ( void ); +void EIC_Handler ( void ); +void NVMCTRL_Handler ( void ); +void DMAC_Handler ( void ); +void USB_Handler ( void ); +void EVSYS_Handler ( void ); +void SERCOM0_Handler ( void ); +void SERCOM1_Handler ( void ); +void SERCOM2_Handler ( void ); +void SERCOM3_Handler ( void ); +void SERCOM4_Handler ( void ); +void SERCOM5_Handler ( void ); +void TCC0_Handler ( void ); +void TCC1_Handler ( void ); +void TCC2_Handler ( void ); +void TC3_Handler ( void ); +void TC4_Handler ( void ); +void TC5_Handler ( void ); +void TC6_Handler ( void ); +void TC7_Handler ( void ); +void ADC_Handler ( void ); +void AC_Handler ( void ); +void DAC_Handler ( void ); +void PTC_Handler ( void ); +void I2S_Handler ( void ); + +/* + * \brief Configuration of the Cortex-M0+ Processor and Core Peripherals + */ + +#define LITTLE_ENDIAN 1 +#define __CM0PLUS_REV 1 /*!< Core revision r0p1 */ +#define __MPU_PRESENT 0 /*!< MPU present or not */ +#define __NVIC_PRIO_BITS 2 /*!< Number of bits used for Priority Levels */ +#define __VTOR_PRESENT 1 /*!< VTOR present or not */ +#define __Vendor_SysTickConfig 0 /*!< Set to 1 if different SysTick Config is used */ + +/** + * \brief CMSIS includes + */ + +#include +#if !defined DONT_USE_CMSIS_INIT +#include "system_samd21.h" +#endif /* DONT_USE_CMSIS_INIT */ + +/*@}*/ + +/* ************************************************************************** */ +/** SOFTWARE PERIPHERAL API DEFINITION FOR SAMD21J17A */ +/* ************************************************************************** */ +/** \defgroup SAMD21J17A_api Peripheral Software API */ +/*@{*/ + +#include "component/ac.h" +#include "component/adc.h" +#include "component/dac.h" +#include "component/dmac.h" +#include "component/dsu.h" +#include "component/eic.h" +#include "component/evsys.h" +#include "component/gclk.h" +#include "component/hmatrixb.h" +#include "component/i2s.h" +#include "component/mtb.h" +#include "component/nvmctrl.h" +#include "component/pac.h" +#include "component/pm.h" +#include "component/port.h" +#include "component/rtc.h" +#include "component/sercom.h" +#include "component/sysctrl.h" +#include "component/tc.h" +#include "component/tcc.h" +#include "component/usb.h" +#include "component/wdt.h" +/*@}*/ + +/* ************************************************************************** */ +/** REGISTERS ACCESS DEFINITIONS FOR SAMD21J17A */ +/* ************************************************************************** */ +/** \defgroup SAMD21J17A_reg Registers Access Definitions */ +/*@{*/ + +#include "instance/ac.h" +#include "instance/adc.h" +#include "instance/dac.h" +#include "instance/dmac.h" +#include "instance/dsu.h" +#include "instance/eic.h" +#include "instance/evsys.h" +#include "instance/gclk.h" +#include "instance/sbmatrix.h" +#include "instance/i2s.h" +#include "instance/mtb.h" +#include "instance/nvmctrl.h" +#include "instance/pac0.h" +#include "instance/pac1.h" +#include "instance/pac2.h" +#include "instance/pm.h" +#include "instance/port.h" +#include "instance/rtc.h" +#include "instance/sercom0.h" +#include "instance/sercom1.h" +#include "instance/sercom2.h" +#include "instance/sercom3.h" +#include "instance/sercom4.h" +#include "instance/sercom5.h" +#include "instance/sysctrl.h" +#include "instance/tc3.h" +#include "instance/tc4.h" +#include "instance/tc5.h" +#include "instance/tc6.h" +#include "instance/tc7.h" +#include "instance/tcc0.h" +#include "instance/tcc1.h" +#include "instance/tcc2.h" +#include "instance/usb.h" +#include "instance/wdt.h" +/*@}*/ + +/* ************************************************************************** */ +/** PERIPHERAL ID DEFINITIONS FOR SAMD21J17A */ +/* ************************************************************************** */ +/** \defgroup SAMD21J17A_id Peripheral Ids Definitions */ +/*@{*/ + +// Peripheral instances on HPB0 bridge +#define ID_PAC0 0 /**< \brief Peripheral Access Controller 0 (PAC0) */ +#define ID_PM 1 /**< \brief Power Manager (PM) */ +#define ID_SYSCTRL 2 /**< \brief System Control (SYSCTRL) */ +#define ID_GCLK 3 /**< \brief Generic Clock Generator (GCLK) */ +#define ID_WDT 4 /**< \brief Watchdog Timer (WDT) */ +#define ID_RTC 5 /**< \brief Real-Time Counter (RTC) */ +#define ID_EIC 6 /**< \brief External Interrupt Controller (EIC) */ + +// Peripheral instances on HPB1 bridge +#define ID_PAC1 32 /**< \brief Peripheral Access Controller 1 (PAC1) */ +#define ID_DSU 33 /**< \brief Device Service Unit (DSU) */ +#define ID_NVMCTRL 34 /**< \brief Non-Volatile Memory Controller (NVMCTRL) */ +#define ID_PORT 35 /**< \brief Port Module (PORT) */ +#define ID_DMAC 36 /**< \brief Direct Memory Access Controller (DMAC) */ +#define ID_USB 37 /**< \brief Universal Serial Bus (USB) */ +#define ID_MTB 38 /**< \brief Cortex-M0+ Micro-Trace Buffer (MTB) */ +#define ID_SBMATRIX 39 /**< \brief HSB Matrix (SBMATRIX) */ + +// Peripheral instances on HPB2 bridge +#define ID_PAC2 64 /**< \brief Peripheral Access Controller 2 (PAC2) */ +#define ID_EVSYS 65 /**< \brief Event System Interface (EVSYS) */ +#define ID_SERCOM0 66 /**< \brief Serial Communication Interface 0 (SERCOM0) */ +#define ID_SERCOM1 67 /**< \brief Serial Communication Interface 1 (SERCOM1) */ +#define ID_SERCOM2 68 /**< \brief Serial Communication Interface 2 (SERCOM2) */ +#define ID_SERCOM3 69 /**< \brief Serial Communication Interface 3 (SERCOM3) */ +#define ID_SERCOM4 70 /**< \brief Serial Communication Interface 4 (SERCOM4) */ +#define ID_SERCOM5 71 /**< \brief Serial Communication Interface 5 (SERCOM5) */ +#define ID_TCC0 72 /**< \brief Timer Counter Control 0 (TCC0) */ +#define ID_TCC1 73 /**< \brief Timer Counter Control 1 (TCC1) */ +#define ID_TCC2 74 /**< \brief Timer Counter Control 2 (TCC2) */ +#define ID_TC3 75 /**< \brief Basic Timer Counter 3 (TC3) */ +#define ID_TC4 76 /**< \brief Basic Timer Counter 4 (TC4) */ +#define ID_TC5 77 /**< \brief Basic Timer Counter 5 (TC5) */ +#define ID_TC6 78 /**< \brief Basic Timer Counter 6 (TC6) */ +#define ID_TC7 79 /**< \brief Basic Timer Counter 7 (TC7) */ +#define ID_ADC 80 /**< \brief Analog Digital Converter (ADC) */ +#define ID_AC 81 /**< \brief Analog Comparators (AC) */ +#define ID_DAC 82 /**< \brief Digital Analog Converter (DAC) */ +#define ID_PTC 83 /**< \brief Peripheral Touch Controller (PTC) */ +#define ID_I2S 84 /**< \brief Inter-IC Sound Interface (I2S) */ + +#define ID_PERIPH_COUNT 85 /**< \brief Max number of peripheral IDs */ +/*@}*/ + +/* ************************************************************************** */ +/** BASE ADDRESS DEFINITIONS FOR SAMD21J17A */ +/* ************************************************************************** */ +/** \defgroup SAMD21J17A_base Peripheral Base Address Definitions */ +/*@{*/ + +#if defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__) +#define AC (0x42004400UL) /**< \brief (AC) APB Base Address */ +#define ADC (0x42004000UL) /**< \brief (ADC) APB Base Address */ +#define DAC (0x42004800UL) /**< \brief (DAC) APB Base Address */ +#define DMAC (0x41004800UL) /**< \brief (DMAC) APB Base Address */ +#define DSU (0x41002000UL) /**< \brief (DSU) APB Base Address */ +#define EIC (0x40001800UL) /**< \brief (EIC) APB Base Address */ +#define EVSYS (0x42000400UL) /**< \brief (EVSYS) APB Base Address */ +#define GCLK (0x40000C00UL) /**< \brief (GCLK) APB Base Address */ +#define SBMATRIX (0x41007000UL) /**< \brief (SBMATRIX) APB Base Address */ +#define I2S (0x42005000UL) /**< \brief (I2S) APB Base Address */ +#define MTB (0x41006000UL) /**< \brief (MTB) APB Base Address */ +#define NVMCTRL (0x41004000UL) /**< \brief (NVMCTRL) APB Base Address */ +#define NVMCTRL_CAL (0x00800000UL) /**< \brief (NVMCTRL) CAL Base Address */ +#define NVMCTRL_LOCKBIT (0x00802000UL) /**< \brief (NVMCTRL) LOCKBIT Base Address */ +#define NVMCTRL_OTP1 (0x00806000UL) /**< \brief (NVMCTRL) OTP1 Base Address */ +#define NVMCTRL_OTP2 (0x00806008UL) /**< \brief (NVMCTRL) OTP2 Base Address */ +#define NVMCTRL_OTP4 (0x00806020UL) /**< \brief (NVMCTRL) OTP4 Base Address */ +#define NVMCTRL_TEMP_LOG (0x00806030UL) /**< \brief (NVMCTRL) TEMP_LOG Base Address */ +#define NVMCTRL_USER (0x00804000UL) /**< \brief (NVMCTRL) USER Base Address */ +#define PAC0 (0x40000000UL) /**< \brief (PAC0) APB Base Address */ +#define PAC1 (0x41000000UL) /**< \brief (PAC1) APB Base Address */ +#define PAC2 (0x42000000UL) /**< \brief (PAC2) APB Base Address */ +#define PM (0x40000400UL) /**< \brief (PM) APB Base Address */ +#define PORT (0x41004400UL) /**< \brief (PORT) APB Base Address */ +#define PORT_IOBUS (0x60000000UL) /**< \brief (PORT) IOBUS Base Address */ +#define RTC (0x40001400UL) /**< \brief (RTC) APB Base Address */ +#define SERCOM0 (0x42000800UL) /**< \brief (SERCOM0) APB Base Address */ +#define SERCOM1 (0x42000C00UL) /**< \brief (SERCOM1) APB Base Address */ +#define SERCOM2 (0x42001000UL) /**< \brief (SERCOM2) APB Base Address */ +#define SERCOM3 (0x42001400UL) /**< \brief (SERCOM3) APB Base Address */ +#define SERCOM4 (0x42001800UL) /**< \brief (SERCOM4) APB Base Address */ +#define SERCOM5 (0x42001C00UL) /**< \brief (SERCOM5) APB Base Address */ +#define SYSCTRL (0x40000800UL) /**< \brief (SYSCTRL) APB Base Address */ +#define TC3 (0x42002C00UL) /**< \brief (TC3) APB Base Address */ +#define TC4 (0x42003000UL) /**< \brief (TC4) APB Base Address */ +#define TC5 (0x42003400UL) /**< \brief (TC5) APB Base Address */ +#define TC6 (0x42003800UL) /**< \brief (TC6) APB Base Address */ +#define TC7 (0x42003C00UL) /**< \brief (TC7) APB Base Address */ +#define TCC0 (0x42002000UL) /**< \brief (TCC0) APB Base Address */ +#define TCC1 (0x42002400UL) /**< \brief (TCC1) APB Base Address */ +#define TCC2 (0x42002800UL) /**< \brief (TCC2) APB Base Address */ +#define USB (0x41005000UL) /**< \brief (USB) APB Base Address */ +#define WDT (0x40001000UL) /**< \brief (WDT) APB Base Address */ +#else +#define AC ((Ac *)0x42004400UL) /**< \brief (AC) APB Base Address */ +#define AC_INST_NUM 1 /**< \brief (AC) Number of instances */ +#define AC_INSTS { AC } /**< \brief (AC) Instances List */ + +#define ADC ((Adc *)0x42004000UL) /**< \brief (ADC) APB Base Address */ +#define ADC_INST_NUM 1 /**< \brief (ADC) Number of instances */ +#define ADC_INSTS { ADC } /**< \brief (ADC) Instances List */ + +#define DAC ((Dac *)0x42004800UL) /**< \brief (DAC) APB Base Address */ +#define DAC_INST_NUM 1 /**< \brief (DAC) Number of instances */ +#define DAC_INSTS { DAC } /**< \brief (DAC) Instances List */ + +#define DMAC ((Dmac *)0x41004800UL) /**< \brief (DMAC) APB Base Address */ +#define DMAC_INST_NUM 1 /**< \brief (DMAC) Number of instances */ +#define DMAC_INSTS { DMAC } /**< \brief (DMAC) Instances List */ + +#define DSU ((Dsu *)0x41002000UL) /**< \brief (DSU) APB Base Address */ +#define DSU_INST_NUM 1 /**< \brief (DSU) Number of instances */ +#define DSU_INSTS { DSU } /**< \brief (DSU) Instances List */ + +#define EIC ((Eic *)0x40001800UL) /**< \brief (EIC) APB Base Address */ +#define EIC_INST_NUM 1 /**< \brief (EIC) Number of instances */ +#define EIC_INSTS { EIC } /**< \brief (EIC) Instances List */ + +#define EVSYS ((Evsys *)0x42000400UL) /**< \brief (EVSYS) APB Base Address */ +#define EVSYS_INST_NUM 1 /**< \brief (EVSYS) Number of instances */ +#define EVSYS_INSTS { EVSYS } /**< \brief (EVSYS) Instances List */ + +#define GCLK ((Gclk *)0x40000C00UL) /**< \brief (GCLK) APB Base Address */ +#define GCLK_INST_NUM 1 /**< \brief (GCLK) Number of instances */ +#define GCLK_INSTS { GCLK } /**< \brief (GCLK) Instances List */ + +#define SBMATRIX ((Hmatrixb *)0x41007000UL) /**< \brief (SBMATRIX) APB Base Address */ +#define HMATRIXB_INST_NUM 1 /**< \brief (HMATRIXB) Number of instances */ +#define HMATRIXB_INSTS { SBMATRIX } /**< \brief (HMATRIXB) Instances List */ + +#define I2S ((I2s *)0x42005000UL) /**< \brief (I2S) APB Base Address */ +#define I2S_INST_NUM 1 /**< \brief (I2S) Number of instances */ +#define I2S_INSTS { I2S } /**< \brief (I2S) Instances List */ + +#define MTB ((Mtb *)0x41006000UL) /**< \brief (MTB) APB Base Address */ +#define MTB_INST_NUM 1 /**< \brief (MTB) Number of instances */ +#define MTB_INSTS { MTB } /**< \brief (MTB) Instances List */ + +#define NVMCTRL ((Nvmctrl *)0x41004000UL) /**< \brief (NVMCTRL) APB Base Address */ +#define NVMCTRL_CAL (0x00800000UL) /**< \brief (NVMCTRL) CAL Base Address */ +#define NVMCTRL_LOCKBIT (0x00802000UL) /**< \brief (NVMCTRL) LOCKBIT Base Address */ +#define NVMCTRL_OTP1 (0x00806000UL) /**< \brief (NVMCTRL) OTP1 Base Address */ +#define NVMCTRL_OTP2 (0x00806008UL) /**< \brief (NVMCTRL) OTP2 Base Address */ +#define NVMCTRL_OTP4 (0x00806020UL) /**< \brief (NVMCTRL) OTP4 Base Address */ +#define NVMCTRL_TEMP_LOG (0x00806030UL) /**< \brief (NVMCTRL) TEMP_LOG Base Address */ +#define NVMCTRL_USER (0x00804000UL) /**< \brief (NVMCTRL) USER Base Address */ +#define NVMCTRL_INST_NUM 1 /**< \brief (NVMCTRL) Number of instances */ +#define NVMCTRL_INSTS { NVMCTRL } /**< \brief (NVMCTRL) Instances List */ + +#define PAC0 ((Pac *)0x40000000UL) /**< \brief (PAC0) APB Base Address */ +#define PAC1 ((Pac *)0x41000000UL) /**< \brief (PAC1) APB Base Address */ +#define PAC2 ((Pac *)0x42000000UL) /**< \brief (PAC2) APB Base Address */ +#define PAC_INST_NUM 3 /**< \brief (PAC) Number of instances */ +#define PAC_INSTS { PAC0, PAC1, PAC2 } /**< \brief (PAC) Instances List */ + +#define PM ((Pm *)0x40000400UL) /**< \brief (PM) APB Base Address */ +#define PM_INST_NUM 1 /**< \brief (PM) Number of instances */ +#define PM_INSTS { PM } /**< \brief (PM) Instances List */ + +#define PORT ((Port *)0x41004400UL) /**< \brief (PORT) APB Base Address */ +#define PORT_IOBUS ((Port *)0x60000000UL) /**< \brief (PORT) IOBUS Base Address */ +#define PORT_INST_NUM 1 /**< \brief (PORT) Number of instances */ +#define PORT_INSTS { PORT } /**< \brief (PORT) Instances List */ + +#define PTC_GCLK_ID 34 +#define PTC_INST_NUM 1 /**< \brief (PTC) Number of instances */ +#define PTC_INSTS { PTC } /**< \brief (PTC) Instances List */ + +#define RTC ((Rtc *)0x40001400UL) /**< \brief (RTC) APB Base Address */ +#define RTC_INST_NUM 1 /**< \brief (RTC) Number of instances */ +#define RTC_INSTS { RTC } /**< \brief (RTC) Instances List */ + +#define SERCOM0 ((Sercom *)0x42000800UL) /**< \brief (SERCOM0) APB Base Address */ +#define SERCOM1 ((Sercom *)0x42000C00UL) /**< \brief (SERCOM1) APB Base Address */ +#define SERCOM2 ((Sercom *)0x42001000UL) /**< \brief (SERCOM2) APB Base Address */ +#define SERCOM3 ((Sercom *)0x42001400UL) /**< \brief (SERCOM3) APB Base Address */ +#define SERCOM4 ((Sercom *)0x42001800UL) /**< \brief (SERCOM4) APB Base Address */ +#define SERCOM5 ((Sercom *)0x42001C00UL) /**< \brief (SERCOM5) APB Base Address */ +#define SERCOM_INST_NUM 6 /**< \brief (SERCOM) Number of instances */ +#define SERCOM_INSTS { SERCOM0, SERCOM1, SERCOM2, SERCOM3, SERCOM4, SERCOM5 } /**< \brief (SERCOM) Instances List */ + +#define SYSCTRL ((Sysctrl *)0x40000800UL) /**< \brief (SYSCTRL) APB Base Address */ +#define SYSCTRL_INST_NUM 1 /**< \brief (SYSCTRL) Number of instances */ +#define SYSCTRL_INSTS { SYSCTRL } /**< \brief (SYSCTRL) Instances List */ + +#define TC3 ((Tc *)0x42002C00UL) /**< \brief (TC3) APB Base Address */ +#define TC4 ((Tc *)0x42003000UL) /**< \brief (TC4) APB Base Address */ +#define TC5 ((Tc *)0x42003400UL) /**< \brief (TC5) APB Base Address */ +#define TC6 ((Tc *)0x42003800UL) /**< \brief (TC6) APB Base Address */ +#define TC7 ((Tc *)0x42003C00UL) /**< \brief (TC7) APB Base Address */ +#define TC_INST_NUM 5 /**< \brief (TC) Number of instances */ +#define TC_INSTS { TC3, TC4, TC5, TC6, TC7 } /**< \brief (TC) Instances List */ + +#define TCC0 ((Tcc *)0x42002000UL) /**< \brief (TCC0) APB Base Address */ +#define TCC1 ((Tcc *)0x42002400UL) /**< \brief (TCC1) APB Base Address */ +#define TCC2 ((Tcc *)0x42002800UL) /**< \brief (TCC2) APB Base Address */ +#define TCC_INST_NUM 3 /**< \brief (TCC) Number of instances */ +#define TCC_INSTS { TCC0, TCC1, TCC2 } /**< \brief (TCC) Instances List */ + +#define USB ((Usb *)0x41005000UL) /**< \brief (USB) APB Base Address */ +#define USB_INST_NUM 1 /**< \brief (USB) Number of instances */ +#define USB_INSTS { USB } /**< \brief (USB) Instances List */ + +#define WDT ((Wdt *)0x40001000UL) /**< \brief (WDT) APB Base Address */ +#define WDT_INST_NUM 1 /**< \brief (WDT) Number of instances */ +#define WDT_INSTS { WDT } /**< \brief (WDT) Instances List */ + +#endif /* (defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */ +/*@}*/ + +/* ************************************************************************** */ +/** PORT DEFINITIONS FOR SAMD21J17A */ +/* ************************************************************************** */ +/** \defgroup SAMD21J17A_port PORT Definitions */ +/*@{*/ + +#include "pio/samd21j17a.h" +/*@}*/ + +/* ************************************************************************** */ +/** MEMORY MAPPING DEFINITIONS FOR SAMD21J17A */ +/* ************************************************************************** */ + +#define FLASH_SIZE 0x20000UL /* 128 kB */ +#define FLASH_PAGE_SIZE 64 +#define FLASH_NB_OF_PAGES 2048 +#define FLASH_USER_PAGE_SIZE 64 +#define HMCRAMC0_SIZE 0x4000UL /* 16 kB */ + +#define FLASH_ADDR (0x00000000u) /**< FLASH base address */ +#define FLASH_USER_PAGE_ADDR (0x00800000u) /**< FLASH_USER_PAGE base address */ +#define HMCRAMC0_ADDR (0x20000000u) /**< HMCRAMC0 base address */ +#define HPB0_ADDR (0x40000000u) /**< HPB0 base address */ +#define HPB1_ADDR (0x41000000u) /**< HPB1 base address */ +#define HPB2_ADDR (0x42000000u) /**< HPB2 base address */ +#define PPB_ADDR (0xE0000000u) /**< PPB base address */ + +#define DSU_DID_RESETVALUE 0x10010001UL +#define EIC_EXTINT_NUM 16 +#define PORT_GROUPS 2 + +/* ************************************************************************** */ +/** ELECTRICAL DEFINITIONS FOR SAMD21J17A */ +/* ************************************************************************** */ + + +#ifdef __cplusplus +} +#endif + +/*@}*/ + +#endif /* SAMD21J17A_H */ diff --git a/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/utils/cmsis/samd21/include/samd21j17d.h b/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/utils/cmsis/samd21/include/samd21j17d.h new file mode 100644 index 0000000..7f181ab --- /dev/null +++ b/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/utils/cmsis/samd21/include/samd21j17d.h @@ -0,0 +1,598 @@ +/** + * \file + * + * \brief Header file for SAMD21J17D + * + * Copyright (c) 2018 Microchip Technology Inc. and its subsidiaries. + * + * \asf_license_start + * + * \page License + * + * Subject to your compliance with these terms, you may use Microchip + * software and any derivatives exclusively with Microchip products. + * It is your responsibility to comply with third party license terms applicable + * to your use of third party software (including open source software) that + * may accompany Microchip software. + * + * THIS SOFTWARE IS SUPPLIED BY MICROCHIP "AS IS". NO WARRANTIES, + * WHETHER EXPRESS, IMPLIED OR STATUTORY, APPLY TO THIS SOFTWARE, + * INCLUDING ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, + * AND FITNESS FOR A PARTICULAR PURPOSE. IN NO EVENT WILL MICROCHIP BE + * LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL OR CONSEQUENTIAL + * LOSS, DAMAGE, COST OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE + * SOFTWARE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE + * POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT + * ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY + * RELATED TO THIS SOFTWARE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, + * THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THIS SOFTWARE. + * + * \asf_license_stop + * + */ + +#ifndef _SAMD21J17D_ +#define _SAMD21J17D_ + +/** + * \ingroup SAMD21_definitions + * \addtogroup SAMD21J17D_definitions SAMD21J17D definitions + * This file defines all structures and symbols for SAMD21J17D: + * - registers and bitfields + * - peripheral base address + * - peripheral ID + * - PIO definitions +*/ +/*@{*/ + +#ifdef __cplusplus + extern "C" { +#endif + +#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) +#include +#ifndef __cplusplus +typedef volatile const uint32_t RoReg; /**< Read only 32-bit register (volatile const unsigned int) */ +typedef volatile const uint16_t RoReg16; /**< Read only 16-bit register (volatile const unsigned int) */ +typedef volatile const uint8_t RoReg8; /**< Read only 8-bit register (volatile const unsigned int) */ +#else +typedef volatile uint32_t RoReg; /**< Read only 32-bit register (volatile const unsigned int) */ +typedef volatile uint16_t RoReg16; /**< Read only 16-bit register (volatile const unsigned int) */ +typedef volatile uint8_t RoReg8; /**< Read only 8-bit register (volatile const unsigned int) */ +#endif +typedef volatile uint32_t WoReg; /**< Write only 32-bit register (volatile unsigned int) */ +typedef volatile uint16_t WoReg16; /**< Write only 16-bit register (volatile unsigned int) */ +typedef volatile uint8_t WoReg8; /**< Write only 8-bit register (volatile unsigned int) */ +typedef volatile uint32_t RwReg; /**< Read-Write 32-bit register (volatile unsigned int) */ +typedef volatile uint16_t RwReg16; /**< Read-Write 16-bit register (volatile unsigned int) */ +typedef volatile uint8_t RwReg8; /**< Read-Write 8-bit register (volatile unsigned int) */ +#endif + +#if !defined(SKIP_INTEGER_LITERALS) +#if defined(_U_) || defined(_L_) || defined(_UL_) + #error "Integer Literals macros already defined elsewhere" +#endif + +#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) +/* Macros that deal with adding suffixes to integer literal constants for C/C++ */ +#define _U_(x) x ## U /**< C code: Unsigned integer literal constant value */ +#define _L_(x) x ## L /**< C code: Long integer literal constant value */ +#define _UL_(x) x ## UL /**< C code: Unsigned Long integer literal constant value */ +#else /* Assembler */ +#define _U_(x) x /**< Assembler: Unsigned integer literal constant value */ +#define _L_(x) x /**< Assembler: Long integer literal constant value */ +#define _UL_(x) x /**< Assembler: Unsigned Long integer literal constant value */ +#endif /* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */ +#endif /* SKIP_INTEGER_LITERALS */ + +/* ************************************************************************** */ +/** CMSIS DEFINITIONS FOR SAMD21J17D */ +/* ************************************************************************** */ +/** \defgroup SAMD21J17D_cmsis CMSIS Definitions */ +/*@{*/ + +/** Interrupt Number Definition */ +typedef enum IRQn +{ + /****** Cortex-M0+ Processor Exceptions Numbers ******************************/ + NonMaskableInt_IRQn = -14,/**< 2 Non Maskable Interrupt */ + HardFault_IRQn = -13,/**< 3 Cortex-M0+ Hard Fault Interrupt */ + SVCall_IRQn = -5, /**< 11 Cortex-M0+ SV Call Interrupt */ + PendSV_IRQn = -2, /**< 14 Cortex-M0+ Pend SV Interrupt */ + SysTick_IRQn = -1, /**< 15 Cortex-M0+ System Tick Interrupt */ + /****** SAMD21J17D-specific Interrupt Numbers ***********************/ + PM_IRQn = 0, /**< 0 SAMD21J17D Power Manager (PM) */ + SYSCTRL_IRQn = 1, /**< 1 SAMD21J17D System Control (SYSCTRL) */ + WDT_IRQn = 2, /**< 2 SAMD21J17D Watchdog Timer (WDT) */ + RTC_IRQn = 3, /**< 3 SAMD21J17D Real-Time Counter (RTC) */ + EIC_IRQn = 4, /**< 4 SAMD21J17D External Interrupt Controller (EIC) */ + NVMCTRL_IRQn = 5, /**< 5 SAMD21J17D Non-Volatile Memory Controller (NVMCTRL) */ + DMAC_IRQn = 6, /**< 6 SAMD21J17D Direct Memory Access Controller (DMAC) */ + USB_IRQn = 7, /**< 7 SAMD21J17D Universal Serial Bus (USB) */ + EVSYS_IRQn = 8, /**< 8 SAMD21J17D Event System Interface (EVSYS) */ + SERCOM0_IRQn = 9, /**< 9 SAMD21J17D Serial Communication Interface 0 (SERCOM0) */ + SERCOM1_IRQn = 10, /**< 10 SAMD21J17D Serial Communication Interface 1 (SERCOM1) */ + SERCOM2_IRQn = 11, /**< 11 SAMD21J17D Serial Communication Interface 2 (SERCOM2) */ + SERCOM3_IRQn = 12, /**< 12 SAMD21J17D Serial Communication Interface 3 (SERCOM3) */ + SERCOM4_IRQn = 13, /**< 13 SAMD21J17D Serial Communication Interface 4 (SERCOM4) */ + SERCOM5_IRQn = 14, /**< 14 SAMD21J17D Serial Communication Interface 5 (SERCOM5) */ + TCC0_IRQn = 15, /**< 15 SAMD21J17D Timer Counter Control 0 (TCC0) */ + TCC1_IRQn = 16, /**< 16 SAMD21J17D Timer Counter Control 1 (TCC1) */ + TCC2_IRQn = 17, /**< 17 SAMD21J17D Timer Counter Control 2 (TCC2) */ + TC3_IRQn = 18, /**< 18 SAMD21J17D Basic Timer Counter 3 (TC3) */ + TC4_IRQn = 19, /**< 19 SAMD21J17D Basic Timer Counter 4 (TC4) */ + TC5_IRQn = 20, /**< 20 SAMD21J17D Basic Timer Counter 5 (TC5) */ + TC6_IRQn = 21, /**< 21 SAMD21J17D Basic Timer Counter 6 (TC6) */ + TC7_IRQn = 22, /**< 22 SAMD21J17D Basic Timer Counter 7 (TC7) */ + ADC_IRQn = 23, /**< 23 SAMD21J17D Analog Digital Converter (ADC) */ + AC_IRQn = 24, /**< 24 SAMD21J17D Analog Comparators (AC) */ + DAC_IRQn = 25, /**< 25 SAMD21J17D Digital Analog Converter (DAC) */ + PTC_IRQn = 26, /**< 26 SAMD21J17D Peripheral Touch Controller (PTC) */ + I2S_IRQn = 27, /**< 27 SAMD21J17D Inter-IC Sound Interface (I2S) */ + TCC3_IRQn = 29, /**< 29 SAMD21J17D Timer Counter Control 3 (TCC3) */ + + PERIPH_COUNT_IRQn = 30 /**< Number of peripheral IDs */ +} IRQn_Type; + +typedef struct _DeviceVectors +{ + /* Stack pointer */ + void* pvStack; + + /* Cortex-M handlers */ + void* pfnReset_Handler; + void* pfnNMI_Handler; + void* pfnHardFault_Handler; + void* pvReservedM12; + void* pvReservedM11; + void* pvReservedM10; + void* pvReservedM9; + void* pvReservedM8; + void* pvReservedM7; + void* pvReservedM6; + void* pfnSVC_Handler; + void* pvReservedM4; + void* pvReservedM3; + void* pfnPendSV_Handler; + void* pfnSysTick_Handler; + + /* Peripheral handlers */ + void* pfnPM_Handler; /* 0 Power Manager */ + void* pfnSYSCTRL_Handler; /* 1 System Control */ + void* pfnWDT_Handler; /* 2 Watchdog Timer */ + void* pfnRTC_Handler; /* 3 Real-Time Counter */ + void* pfnEIC_Handler; /* 4 External Interrupt Controller */ + void* pfnNVMCTRL_Handler; /* 5 Non-Volatile Memory Controller */ + void* pfnDMAC_Handler; /* 6 Direct Memory Access Controller */ + void* pfnUSB_Handler; /* 7 Universal Serial Bus */ + void* pfnEVSYS_Handler; /* 8 Event System Interface */ + void* pfnSERCOM0_Handler; /* 9 Serial Communication Interface 0 */ + void* pfnSERCOM1_Handler; /* 10 Serial Communication Interface 1 */ + void* pfnSERCOM2_Handler; /* 11 Serial Communication Interface 2 */ + void* pfnSERCOM3_Handler; /* 12 Serial Communication Interface 3 */ + void* pfnSERCOM4_Handler; /* 13 Serial Communication Interface 4 */ + void* pfnSERCOM5_Handler; /* 14 Serial Communication Interface 5 */ + void* pfnTCC0_Handler; /* 15 Timer Counter Control 0 */ + void* pfnTCC1_Handler; /* 16 Timer Counter Control 1 */ + void* pfnTCC2_Handler; /* 17 Timer Counter Control 2 */ + void* pfnTC3_Handler; /* 18 Basic Timer Counter 3 */ + void* pfnTC4_Handler; /* 19 Basic Timer Counter 4 */ + void* pfnTC5_Handler; /* 20 Basic Timer Counter 5 */ + void* pfnTC6_Handler; /* 21 Basic Timer Counter 6 */ + void* pfnTC7_Handler; /* 22 Basic Timer Counter 7 */ + void* pfnADC_Handler; /* 23 Analog Digital Converter */ + void* pfnAC_Handler; /* 24 Analog Comparators */ + void* pfnDAC_Handler; /* 25 Digital Analog Converter */ + void* pfnPTC_Handler; /* 26 Peripheral Touch Controller */ + void* pfnI2S_Handler; /* 27 Inter-IC Sound Interface */ + void* pvReserved28; + void* pfnTCC3_Handler; /* 29 Timer Counter Control 3 */ +} DeviceVectors; + +/* Cortex-M0+ processor handlers */ +void Reset_Handler ( void ); +void NMI_Handler ( void ); +void HardFault_Handler ( void ); +void SVC_Handler ( void ); +void PendSV_Handler ( void ); +void SysTick_Handler ( void ); + +/* Peripherals handlers */ +void PM_Handler ( void ); +void SYSCTRL_Handler ( void ); +void WDT_Handler ( void ); +void RTC_Handler ( void ); +void EIC_Handler ( void ); +void NVMCTRL_Handler ( void ); +void DMAC_Handler ( void ); +void USB_Handler ( void ); +void EVSYS_Handler ( void ); +void SERCOM0_Handler ( void ); +void SERCOM1_Handler ( void ); +void SERCOM2_Handler ( void ); +void SERCOM3_Handler ( void ); +void SERCOM4_Handler ( void ); +void SERCOM5_Handler ( void ); +void TCC0_Handler ( void ); +void TCC1_Handler ( void ); +void TCC2_Handler ( void ); +void TC3_Handler ( void ); +void TC4_Handler ( void ); +void TC5_Handler ( void ); +void TC6_Handler ( void ); +void TC7_Handler ( void ); +void ADC_Handler ( void ); +void AC_Handler ( void ); +void DAC_Handler ( void ); +void PTC_Handler ( void ); +void I2S_Handler ( void ); +void TCC3_Handler ( void ); + +/* + * \brief Configuration of the Cortex-M0+ Processor and Core Peripherals + */ + +#define LITTLE_ENDIAN 1 +#define __CM0PLUS_REV 1 /*!< Core revision r0p1 */ +#define __MPU_PRESENT 0 /*!< MPU present or not */ +#define __NVIC_PRIO_BITS 2 /*!< Number of bits used for Priority Levels */ +#define __VTOR_PRESENT 1 /*!< VTOR present or not */ +#define __Vendor_SysTickConfig 0 /*!< Set to 1 if different SysTick Config is used */ + +/** + * \brief CMSIS includes + */ + +#include +#if !defined DONT_USE_CMSIS_INIT +#include "system_samd21.h" +#endif /* DONT_USE_CMSIS_INIT */ + +/*@}*/ + +/* ************************************************************************** */ +/** SOFTWARE PERIPHERAL API DEFINITION FOR SAMD21J17D */ +/* ************************************************************************** */ +/** \defgroup SAMD21J17D_api Peripheral Software API */ +/*@{*/ + +#include "component/ac.h" +#include "component/adc.h" +#include "component/dac.h" +#include "component/dmac.h" +#include "component/dsu.h" +#include "component/eic.h" +#include "component/evsys_variant_d.h" +#include "component/gclk.h" +#include "component/hmatrixb.h" +#include "component/i2s.h" +#include "component/mtb.h" +#include "component/nvmctrl_variant_d.h" +#include "component/pac.h" +#include "component/pm_variant_d.h" +#include "component/port.h" +#include "component/rtc.h" +#include "component/sercom.h" +#include "component/sysctrl.h" +#include "component/tc.h" +#include "component/tcc_variant_d.h" +#include "component/usb.h" +#include "component/wdt.h" +/*@}*/ + +/* ************************************************************************** */ +/** REGISTERS ACCESS DEFINITIONS FOR SAMD21J17D */ +/* ************************************************************************** */ +/** \defgroup SAMD21J17D_reg Registers Access Definitions */ +/*@{*/ + +#include "instance/ac.h" +#include "instance/adc.h" +#include "instance/dac.h" +#include "instance/dmac.h" +#include "instance/dsu.h" +#include "instance/eic.h" +#include "instance/evsys_variant_d.h" +#include "instance/gclk.h" +#include "instance/sbmatrix.h" +#include "instance/i2s.h" +#include "instance/mtb.h" +#include "instance/nvmctrl_variant_d.h" +#include "instance/pac0.h" +#include "instance/pac1.h" +#include "instance/pac2.h" +#include "instance/pm.h" +#include "instance/port_variant_d.h" +#include "instance/rtc.h" +#include "instance/sercom0.h" +#include "instance/sercom1.h" +#include "instance/sercom2.h" +#include "instance/sercom3.h" +#include "instance/sercom4.h" +#include "instance/sercom5.h" +#include "instance/sysctrl.h" +#include "instance/tc3.h" +#include "instance/tc4.h" +#include "instance/tc5.h" +#include "instance/tc6.h" +#include "instance/tc7.h" +#include "instance/tcc0.h" +#include "instance/tcc1.h" +#include "instance/tcc2.h" +#include "instance/tcc3.h" +#include "instance/usb.h" +#include "instance/wdt.h" +/*@}*/ + +/* ************************************************************************** */ +/** PERIPHERAL ID DEFINITIONS FOR SAMD21J17D */ +/* ************************************************************************** */ +/** \defgroup SAMD21J17D_id Peripheral Ids Definitions */ +/*@{*/ + +// Peripheral instances on HPB0 bridge +#define ID_PAC0 0 /**< \brief Peripheral Access Controller 0 (PAC0) */ +#define ID_PM 1 /**< \brief Power Manager (PM) */ +#define ID_SYSCTRL 2 /**< \brief System Control (SYSCTRL) */ +#define ID_GCLK 3 /**< \brief Generic Clock Generator (GCLK) */ +#define ID_WDT 4 /**< \brief Watchdog Timer (WDT) */ +#define ID_RTC 5 /**< \brief Real-Time Counter (RTC) */ +#define ID_EIC 6 /**< \brief External Interrupt Controller (EIC) */ + +// Peripheral instances on HPB1 bridge +#define ID_PAC1 32 /**< \brief Peripheral Access Controller 1 (PAC1) */ +#define ID_DSU 33 /**< \brief Device Service Unit (DSU) */ +#define ID_NVMCTRL 34 /**< \brief Non-Volatile Memory Controller (NVMCTRL) */ +#define ID_PORT 35 /**< \brief Port Module (PORT) */ +#define ID_DMAC 36 /**< \brief Direct Memory Access Controller (DMAC) */ +#define ID_USB 37 /**< \brief Universal Serial Bus (USB) */ +#define ID_MTB 38 /**< \brief Cortex-M0+ Micro-Trace Buffer (MTB) */ +#define ID_SBMATRIX 39 /**< \brief HSB Matrix (SBMATRIX) */ + +// Peripheral instances on HPB2 bridge +#define ID_PAC2 64 /**< \brief Peripheral Access Controller 2 (PAC2) */ +#define ID_EVSYS 65 /**< \brief Event System Interface (EVSYS) */ +#define ID_SERCOM0 66 /**< \brief Serial Communication Interface 0 (SERCOM0) */ +#define ID_SERCOM1 67 /**< \brief Serial Communication Interface 1 (SERCOM1) */ +#define ID_SERCOM2 68 /**< \brief Serial Communication Interface 2 (SERCOM2) */ +#define ID_SERCOM3 69 /**< \brief Serial Communication Interface 3 (SERCOM3) */ +#define ID_SERCOM4 70 /**< \brief Serial Communication Interface 4 (SERCOM4) */ +#define ID_SERCOM5 71 /**< \brief Serial Communication Interface 5 (SERCOM5) */ +#define ID_TCC0 72 /**< \brief Timer Counter Control 0 (TCC0) */ +#define ID_TCC1 73 /**< \brief Timer Counter Control 1 (TCC1) */ +#define ID_TCC2 74 /**< \brief Timer Counter Control 2 (TCC2) */ +#define ID_TC3 75 /**< \brief Basic Timer Counter 3 (TC3) */ +#define ID_TC4 76 /**< \brief Basic Timer Counter 4 (TC4) */ +#define ID_TC5 77 /**< \brief Basic Timer Counter 5 (TC5) */ +#define ID_TC6 78 /**< \brief Basic Timer Counter 6 (TC6) */ +#define ID_TC7 79 /**< \brief Basic Timer Counter 7 (TC7) */ +#define ID_ADC 80 /**< \brief Analog Digital Converter (ADC) */ +#define ID_AC 81 /**< \brief Analog Comparators (AC) */ +#define ID_DAC 82 /**< \brief Digital Analog Converter (DAC) */ +#define ID_PTC 83 /**< \brief Peripheral Touch Controller (PTC) */ +#define ID_I2S 84 /**< \brief Inter-IC Sound Interface (I2S) */ +#define ID_TCC3 88 /**< \brief Timer Counter Control 3 (TCC3) */ + +#define ID_PERIPH_COUNT 89 /**< \brief Max number of peripheral IDs */ +/*@}*/ + +/* ************************************************************************** */ +/** BASE ADDRESS DEFINITIONS FOR SAMD21J17D */ +/* ************************************************************************** */ +/** \defgroup SAMD21J17D_base Peripheral Base Address Definitions */ +/*@{*/ + +#if defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__) +#define AC (0x42004400) /**< \brief (AC) APB Base Address */ +#define ADC (0x42004000) /**< \brief (ADC) APB Base Address */ +#define DAC (0x42004800) /**< \brief (DAC) APB Base Address */ +#define DMAC (0x41004800) /**< \brief (DMAC) APB Base Address */ +#define DSU (0x41002000) /**< \brief (DSU) APB Base Address */ +#define EIC (0x40001800) /**< \brief (EIC) APB Base Address */ +#define EVSYS (0x42000400) /**< \brief (EVSYS) APB Base Address */ +#define GCLK (0x40000C00) /**< \brief (GCLK) APB Base Address */ +#define SBMATRIX (0x41007000) /**< \brief (SBMATRIX) APB Base Address */ +#define I2S (0x42005000) /**< \brief (I2S) APB Base Address */ +#define MTB (0x41006000) /**< \brief (MTB) APB Base Address */ +#define NVMCTRL_AUX3 (0x0080A000) /**< \brief (NVMCTRL) AUX3 Base Address */ +#define NVMCTRL (0x41004000) /**< \brief (NVMCTRL) APB Base Address */ +#define NVMCTRL_CAL (0x00800000) /**< \brief (NVMCTRL) CAL Base Address */ +#define NVMCTRL_LOCKBIT (0x00802000) /**< \brief (NVMCTRL) LOCKBIT Base Address */ +#define NVMCTRL_OTP1 (0x00806000) /**< \brief (NVMCTRL) OTP1 Base Address */ +#define NVMCTRL_OTP2 (0x00806008) /**< \brief (NVMCTRL) OTP2 Base Address */ +#define NVMCTRL_OTP4 (0x00806020) /**< \brief (NVMCTRL) OTP4 Base Address */ +#define NVMCTRL_TEMP_LOG (0x00806030) /**< \brief (NVMCTRL) TEMP_LOG Base Address */ +#define NVMCTRL_USER (0x00804000) /**< \brief (NVMCTRL) USER Base Address */ +#define PAC0 (0x40000000) /**< \brief (PAC0) APB Base Address */ +#define PAC1 (0x41000000) /**< \brief (PAC1) APB Base Address */ +#define PAC2 (0x42000000) /**< \brief (PAC2) APB Base Address */ +#define PM (0x40000400) /**< \brief (PM) APB Base Address */ +#define PORT (0x41004400) /**< \brief (PORT) APB Base Address */ +#define PORT_IOBUS (0x60000000) /**< \brief (PORT) IOBUS Base Address */ +#define PTC (0x42004C00) /**< \brief (PTC) APB Base Address */ +#define RTC (0x40001400) /**< \brief (RTC) APB Base Address */ +#define SERCOM0 (0x42000800) /**< \brief (SERCOM0) APB Base Address */ +#define SERCOM1 (0x42000C00) /**< \brief (SERCOM1) APB Base Address */ +#define SERCOM2 (0x42001000) /**< \brief (SERCOM2) APB Base Address */ +#define SERCOM3 (0x42001400) /**< \brief (SERCOM3) APB Base Address */ +#define SERCOM4 (0x42001800) /**< \brief (SERCOM4) APB Base Address */ +#define SERCOM5 (0x42001C00) /**< \brief (SERCOM5) APB Base Address */ +#define SYSCTRL (0x40000800) /**< \brief (SYSCTRL) APB Base Address */ +#define TC3 (0x42002C00) /**< \brief (TC3) APB Base Address */ +#define TC4 (0x42003000) /**< \brief (TC4) APB Base Address */ +#define TC5 (0x42003400) /**< \brief (TC5) APB Base Address */ +#define TC6 (0x42003800) /**< \brief (TC6) APB Base Address */ +#define TC7 (0x42003C00) /**< \brief (TC7) APB Base Address */ +#define TCC0 (0x42002000) /**< \brief (TCC0) APB Base Address */ +#define TCC1 (0x42002400) /**< \brief (TCC1) APB Base Address */ +#define TCC2 (0x42002800) /**< \brief (TCC2) APB Base Address */ +#define TCC3 (0x42006000) /**< \brief (TCC3) APB Base Address */ +#define USB (0x41005000) /**< \brief (USB) APB Base Address */ +#define WDT (0x40001000) /**< \brief (WDT) APB Base Address */ +#else +#define AC ((Ac *)0x42004400UL) /**< \brief (AC) APB Base Address */ +#define AC_INST_NUM 1 /**< \brief (AC) Number of instances */ +#define AC_INSTS { AC } /**< \brief (AC) Instances List */ + +#define ADC ((Adc *)0x42004000UL) /**< \brief (ADC) APB Base Address */ +#define ADC_INST_NUM 1 /**< \brief (ADC) Number of instances */ +#define ADC_INSTS { ADC } /**< \brief (ADC) Instances List */ + +#define DAC ((Dac *)0x42004800UL) /**< \brief (DAC) APB Base Address */ +#define DAC_INST_NUM 1 /**< \brief (DAC) Number of instances */ +#define DAC_INSTS { DAC } /**< \brief (DAC) Instances List */ + +#define DMAC ((Dmac *)0x41004800UL) /**< \brief (DMAC) APB Base Address */ +#define DMAC_INST_NUM 1 /**< \brief (DMAC) Number of instances */ +#define DMAC_INSTS { DMAC } /**< \brief (DMAC) Instances List */ + +#define DSU ((Dsu *)0x41002000UL) /**< \brief (DSU) APB Base Address */ +#define DSU_INST_NUM 1 /**< \brief (DSU) Number of instances */ +#define DSU_INSTS { DSU } /**< \brief (DSU) Instances List */ + +#define EIC ((Eic *)0x40001800UL) /**< \brief (EIC) APB Base Address */ +#define EIC_INST_NUM 1 /**< \brief (EIC) Number of instances */ +#define EIC_INSTS { EIC } /**< \brief (EIC) Instances List */ + +#define EVSYS ((Evsys *)0x42000400UL) /**< \brief (EVSYS) APB Base Address */ +#define EVSYS_INST_NUM 1 /**< \brief (EVSYS) Number of instances */ +#define EVSYS_INSTS { EVSYS } /**< \brief (EVSYS) Instances List */ + +#define GCLK ((Gclk *)0x40000C00UL) /**< \brief (GCLK) APB Base Address */ +#define GCLK_INST_NUM 1 /**< \brief (GCLK) Number of instances */ +#define GCLK_INSTS { GCLK } /**< \brief (GCLK) Instances List */ + +#define SBMATRIX ((Hmatrixb *)0x41007000UL) /**< \brief (SBMATRIX) APB Base Address */ +#define HMATRIXB_INST_NUM 1 /**< \brief (HMATRIXB) Number of instances */ +#define HMATRIXB_INSTS { SBMATRIX } /**< \brief (HMATRIXB) Instances List */ + +#define I2S ((I2s *)0x42005000UL) /**< \brief (I2S) APB Base Address */ +#define I2S_INST_NUM 1 /**< \brief (I2S) Number of instances */ +#define I2S_INSTS { I2S } /**< \brief (I2S) Instances List */ + +#define MTB ((Mtb *)0x41006000UL) /**< \brief (MTB) APB Base Address */ +#define MTB_INST_NUM 1 /**< \brief (MTB) Number of instances */ +#define MTB_INSTS { MTB } /**< \brief (MTB) Instances List */ + +#define NVMCTRL_AUX3 (0x0080A000UL) /**< \brief (NVMCTRL) AUX3 Base Address */ +#define NVMCTRL ((Nvmctrl *)0x41004000UL) /**< \brief (NVMCTRL) APB Base Address */ +#define NVMCTRL_CAL (0x00800000UL) /**< \brief (NVMCTRL) CAL Base Address */ +#define NVMCTRL_LOCKBIT (0x00802000UL) /**< \brief (NVMCTRL) LOCKBIT Base Address */ +#define NVMCTRL_OTP1 (0x00806000UL) /**< \brief (NVMCTRL) OTP1 Base Address */ +#define NVMCTRL_OTP2 (0x00806008UL) /**< \brief (NVMCTRL) OTP2 Base Address */ +#define NVMCTRL_OTP4 (0x00806020UL) /**< \brief (NVMCTRL) OTP4 Base Address */ +#define NVMCTRL_TEMP_LOG (0x00806030UL) /**< \brief (NVMCTRL) TEMP_LOG Base Address */ +#define NVMCTRL_USER (0x00804000UL) /**< \brief (NVMCTRL) USER Base Address */ +#define NVMCTRL_INST_NUM 1 /**< \brief (NVMCTRL) Number of instances */ +#define NVMCTRL_INSTS { NVMCTRL } /**< \brief (NVMCTRL) Instances List */ + +#define PAC0 ((Pac *)0x40000000UL) /**< \brief (PAC0) APB Base Address */ +#define PAC1 ((Pac *)0x41000000UL) /**< \brief (PAC1) APB Base Address */ +#define PAC2 ((Pac *)0x42000000UL) /**< \brief (PAC2) APB Base Address */ +#define PAC_INST_NUM 3 /**< \brief (PAC) Number of instances */ +#define PAC_INSTS { PAC0, PAC1, PAC2 } /**< \brief (PAC) Instances List */ + +#define PM ((Pm *)0x40000400UL) /**< \brief (PM) APB Base Address */ +#define PM_INST_NUM 1 /**< \brief (PM) Number of instances */ +#define PM_INSTS { PM } /**< \brief (PM) Instances List */ + +#define PORT ((Port *)0x41004400UL) /**< \brief (PORT) APB Base Address */ +#define PORT_IOBUS ((Port *)0x60000000UL) /**< \brief (PORT) IOBUS Base Address */ +#define PORT_INST_NUM 1 /**< \brief (PORT) Number of instances */ +#define PORT_INSTS { PORT } /**< \brief (PORT) Instances List */ +#define PORT_IOBUS_INST_NUM 1 /**< \brief (PORT) Number of instances */ +#define PORT_IOBUS_INSTS { PORT_IOBUS } /**< \brief (PORT) Instances List */ + +#define PTC ((void *)0x42004C00UL) /**< \brief (PTC) APB Base Address */ +#define PTC_GCLK_ID 34 +#define PTC_INST_NUM 1 /**< \brief (PTC) Number of instances */ +#define PTC_INSTS { PTC } /**< \brief (PTC) Instances List */ + +#define RTC ((Rtc *)0x40001400UL) /**< \brief (RTC) APB Base Address */ +#define RTC_INST_NUM 1 /**< \brief (RTC) Number of instances */ +#define RTC_INSTS { RTC } /**< \brief (RTC) Instances List */ + +#define SERCOM0 ((Sercom *)0x42000800UL) /**< \brief (SERCOM0) APB Base Address */ +#define SERCOM1 ((Sercom *)0x42000C00UL) /**< \brief (SERCOM1) APB Base Address */ +#define SERCOM2 ((Sercom *)0x42001000UL) /**< \brief (SERCOM2) APB Base Address */ +#define SERCOM3 ((Sercom *)0x42001400UL) /**< \brief (SERCOM3) APB Base Address */ +#define SERCOM4 ((Sercom *)0x42001800UL) /**< \brief (SERCOM4) APB Base Address */ +#define SERCOM5 ((Sercom *)0x42001C00UL) /**< \brief (SERCOM5) APB Base Address */ +#define SERCOM_INST_NUM 6 /**< \brief (SERCOM) Number of instances */ +#define SERCOM_INSTS { SERCOM0, SERCOM1, SERCOM2, SERCOM3, SERCOM4, SERCOM5 } /**< \brief (SERCOM) Instances List */ + +#define SYSCTRL ((Sysctrl *)0x40000800UL) /**< \brief (SYSCTRL) APB Base Address */ +#define SYSCTRL_INST_NUM 1 /**< \brief (SYSCTRL) Number of instances */ +#define SYSCTRL_INSTS { SYSCTRL } /**< \brief (SYSCTRL) Instances List */ + +#define TC3 ((Tc *)0x42002C00UL) /**< \brief (TC3) APB Base Address */ +#define TC4 ((Tc *)0x42003000UL) /**< \brief (TC4) APB Base Address */ +#define TC5 ((Tc *)0x42003400UL) /**< \brief (TC5) APB Base Address */ +#define TC6 ((Tc *)0x42003800UL) /**< \brief (TC6) APB Base Address */ +#define TC7 ((Tc *)0x42003C00UL) /**< \brief (TC7) APB Base Address */ +#define TC_INST_NUM 5 /**< \brief (TC) Number of instances */ +#define TC_INSTS { TC3, TC4, TC5, TC6, TC7 } /**< \brief (TC) Instances List */ + +#define TCC0 ((Tcc *)0x42002000UL) /**< \brief (TCC0) APB Base Address */ +#define TCC1 ((Tcc *)0x42002400UL) /**< \brief (TCC1) APB Base Address */ +#define TCC2 ((Tcc *)0x42002800UL) /**< \brief (TCC2) APB Base Address */ +#define TCC3 ((Tcc *)0x42006000UL) /**< \brief (TCC3) APB Base Address */ +#define TCC_INST_NUM 4 /**< \brief (TCC) Number of instances */ +#define TCC_INSTS { TCC0, TCC1, TCC2, TCC3 } /**< \brief (TCC) Instances List */ + +#define USB ((Usb *)0x41005000UL) /**< \brief (USB) APB Base Address */ +#define USB_INST_NUM 1 /**< \brief (USB) Number of instances */ +#define USB_INSTS { USB } /**< \brief (USB) Instances List */ + +#define WDT ((Wdt *)0x40001000UL) /**< \brief (WDT) APB Base Address */ +#define WDT_INST_NUM 1 /**< \brief (WDT) Number of instances */ +#define WDT_INSTS { WDT } /**< \brief (WDT) Instances List */ + +#endif /* (defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */ +/*@}*/ + +/* ************************************************************************** */ +/** PORT DEFINITIONS FOR SAMD21J17D */ +/* ************************************************************************** */ +/** \defgroup SAMD21J17D_port PORT Definitions */ +/*@{*/ + +#include "pio/samd21j17d.h" +/*@}*/ + +/* ************************************************************************** */ +/** MEMORY MAPPING DEFINITIONS FOR SAMD21J17D */ +/* ************************************************************************** */ + +#define FLASH_SIZE _UL_(0x00020000) /* 128 kB */ +#define FLASH_PAGE_SIZE 64 +#define FLASH_NB_OF_PAGES 2048 +#define FLASH_USER_PAGE_SIZE 64 +#define HMCRAMC0_SIZE _UL_(0x00004000) /* 16 kB */ + +#define FLASH_ADDR _UL_(0x00000000) /**< FLASH base address */ +#define FLASH_USER_PAGE_ADDR _UL_(0x00800000) /**< FLASH_USER_PAGE base address */ +#define HMCRAMC0_ADDR _UL_(0x20000000) /**< HMCRAMC0 base address */ +#define HPB0_ADDR _UL_(0x40000000) /**< HPB0 base address */ +#define HPB1_ADDR _UL_(0x41000000) /**< HPB1 base address */ +#define HPB2_ADDR _UL_(0x42000000) /**< HPB2 base address */ +#define PPB_ADDR _UL_(0xE0000000) /**< PPB base address */ + +#define DSU_DID_RESETVALUE _UL_(0x10012692) +#define EIC_EXTINT_NUM 16 +#define NVMCTRL_RWW_EEPROM_SIZE _UL_(0x00001000) /* 4 kB */ +#define PORT_GROUPS 2 +#define USB_HOST 1 + +/* ************************************************************************** */ +/** ELECTRICAL DEFINITIONS FOR SAMD21J17D */ +/* ************************************************************************** */ + + +#ifdef __cplusplus +} +#endif + +/*@}*/ + +#endif /* SAMD21J17D_H */ diff --git a/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/utils/cmsis/samd21/include/samd21j18a.h b/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/utils/cmsis/samd21/include/samd21j18a.h new file mode 100644 index 0000000..c6a3ffd --- /dev/null +++ b/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/utils/cmsis/samd21/include/samd21j18a.h @@ -0,0 +1,571 @@ +/** + * \file + * + * \brief Header file for SAMD21J18A + * + * Copyright (c) 2017-2018 Microchip Technology Inc. and its subsidiaries. + * + * \asf_license_start + * + * \page License + * + * Subject to your compliance with these terms, you may use Microchip + * software and any derivatives exclusively with Microchip products. + * It is your responsibility to comply with third party license terms applicable + * to your use of third party software (including open source software) that + * may accompany Microchip software. + * + * THIS SOFTWARE IS SUPPLIED BY MICROCHIP "AS IS". NO WARRANTIES, + * WHETHER EXPRESS, IMPLIED OR STATUTORY, APPLY TO THIS SOFTWARE, + * INCLUDING ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, + * AND FITNESS FOR A PARTICULAR PURPOSE. IN NO EVENT WILL MICROCHIP BE + * LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL OR CONSEQUENTIAL + * LOSS, DAMAGE, COST OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE + * SOFTWARE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE + * POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT + * ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY + * RELATED TO THIS SOFTWARE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, + * THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THIS SOFTWARE. + * + * \asf_license_stop + * + */ + +#ifndef _SAMD21J18A_ +#define _SAMD21J18A_ + +/** + * \ingroup SAMD21_definitions + * \addtogroup SAMD21J18A_definitions SAMD21J18A definitions + * This file defines all structures and symbols for SAMD21J18A: + * - registers and bitfields + * - peripheral base address + * - peripheral ID + * - PIO definitions +*/ +/*@{*/ + +#ifdef __cplusplus + extern "C" { +#endif + +#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) +#include +#ifndef __cplusplus +typedef volatile const uint32_t RoReg; /**< Read only 32-bit register (volatile const unsigned int) */ +typedef volatile const uint16_t RoReg16; /**< Read only 16-bit register (volatile const unsigned int) */ +typedef volatile const uint8_t RoReg8; /**< Read only 8-bit register (volatile const unsigned int) */ +#else +typedef volatile uint32_t RoReg; /**< Read only 32-bit register (volatile const unsigned int) */ +typedef volatile uint16_t RoReg16; /**< Read only 16-bit register (volatile const unsigned int) */ +typedef volatile uint8_t RoReg8; /**< Read only 8-bit register (volatile const unsigned int) */ +#endif +typedef volatile uint32_t WoReg; /**< Write only 32-bit register (volatile unsigned int) */ +typedef volatile uint16_t WoReg16; /**< Write only 16-bit register (volatile unsigned int) */ +typedef volatile uint8_t WoReg8; /**< Write only 8-bit register (volatile unsigned int) */ +typedef volatile uint32_t RwReg; /**< Read-Write 32-bit register (volatile unsigned int) */ +typedef volatile uint16_t RwReg16; /**< Read-Write 16-bit register (volatile unsigned int) */ +typedef volatile uint8_t RwReg8; /**< Read-Write 8-bit register (volatile unsigned int) */ +#define CAST(type, value) ((type *)(value)) +#define REG_ACCESS(type, address) (*(type*)(address)) /**< C code: Register value */ +#else +#define CAST(type, value) (value) +#define REG_ACCESS(type, address) (address) /**< Assembly code: Register address */ +#endif + +/* ************************************************************************** */ +/** CMSIS DEFINITIONS FOR SAMD21J18A */ +/* ************************************************************************** */ +/** \defgroup SAMD21J18A_cmsis CMSIS Definitions */ +/*@{*/ + +/** Interrupt Number Definition */ +typedef enum IRQn +{ + /****** Cortex-M0+ Processor Exceptions Numbers ******************************/ + NonMaskableInt_IRQn = -14,/**< 2 Non Maskable Interrupt */ + HardFault_IRQn = -13,/**< 3 Cortex-M0+ Hard Fault Interrupt */ + SVCall_IRQn = -5, /**< 11 Cortex-M0+ SV Call Interrupt */ + PendSV_IRQn = -2, /**< 14 Cortex-M0+ Pend SV Interrupt */ + SysTick_IRQn = -1, /**< 15 Cortex-M0+ System Tick Interrupt */ + /****** SAMD21J18A-specific Interrupt Numbers ***********************/ + PM_IRQn = 0, /**< 0 SAMD21J18A Power Manager (PM) */ + SYSCTRL_IRQn = 1, /**< 1 SAMD21J18A System Control (SYSCTRL) */ + WDT_IRQn = 2, /**< 2 SAMD21J18A Watchdog Timer (WDT) */ + RTC_IRQn = 3, /**< 3 SAMD21J18A Real-Time Counter (RTC) */ + EIC_IRQn = 4, /**< 4 SAMD21J18A External Interrupt Controller (EIC) */ + NVMCTRL_IRQn = 5, /**< 5 SAMD21J18A Non-Volatile Memory Controller (NVMCTRL) */ + DMAC_IRQn = 6, /**< 6 SAMD21J18A Direct Memory Access Controller (DMAC) */ + USB_IRQn = 7, /**< 7 SAMD21J18A Universal Serial Bus (USB) */ + EVSYS_IRQn = 8, /**< 8 SAMD21J18A Event System Interface (EVSYS) */ + SERCOM0_IRQn = 9, /**< 9 SAMD21J18A Serial Communication Interface 0 (SERCOM0) */ + SERCOM1_IRQn = 10, /**< 10 SAMD21J18A Serial Communication Interface 1 (SERCOM1) */ + SERCOM2_IRQn = 11, /**< 11 SAMD21J18A Serial Communication Interface 2 (SERCOM2) */ + SERCOM3_IRQn = 12, /**< 12 SAMD21J18A Serial Communication Interface 3 (SERCOM3) */ + SERCOM4_IRQn = 13, /**< 13 SAMD21J18A Serial Communication Interface 4 (SERCOM4) */ + SERCOM5_IRQn = 14, /**< 14 SAMD21J18A Serial Communication Interface 5 (SERCOM5) */ + TCC0_IRQn = 15, /**< 15 SAMD21J18A Timer Counter Control 0 (TCC0) */ + TCC1_IRQn = 16, /**< 16 SAMD21J18A Timer Counter Control 1 (TCC1) */ + TCC2_IRQn = 17, /**< 17 SAMD21J18A Timer Counter Control 2 (TCC2) */ + TC3_IRQn = 18, /**< 18 SAMD21J18A Basic Timer Counter 3 (TC3) */ + TC4_IRQn = 19, /**< 19 SAMD21J18A Basic Timer Counter 4 (TC4) */ + TC5_IRQn = 20, /**< 20 SAMD21J18A Basic Timer Counter 5 (TC5) */ + TC6_IRQn = 21, /**< 21 SAMD21J18A Basic Timer Counter 6 (TC6) */ + TC7_IRQn = 22, /**< 22 SAMD21J18A Basic Timer Counter 7 (TC7) */ + ADC_IRQn = 23, /**< 23 SAMD21J18A Analog Digital Converter (ADC) */ + AC_IRQn = 24, /**< 24 SAMD21J18A Analog Comparators (AC) */ + DAC_IRQn = 25, /**< 25 SAMD21J18A Digital Analog Converter (DAC) */ + PTC_IRQn = 26, /**< 26 SAMD21J18A Peripheral Touch Controller (PTC) */ + I2S_IRQn = 27, /**< 27 SAMD21J18A Inter-IC Sound Interface (I2S) */ + + PERIPH_COUNT_IRQn = 28 /**< Number of peripheral IDs */ +} IRQn_Type; + +typedef struct _DeviceVectors +{ + /* Stack pointer */ + void* pvStack; + + /* Cortex-M handlers */ + void* pfnReset_Handler; + void* pfnNMI_Handler; + void* pfnHardFault_Handler; + void* pvReservedM12; + void* pvReservedM11; + void* pvReservedM10; + void* pvReservedM9; + void* pvReservedM8; + void* pvReservedM7; + void* pvReservedM6; + void* pfnSVC_Handler; + void* pvReservedM4; + void* pvReservedM3; + void* pfnPendSV_Handler; + void* pfnSysTick_Handler; + + /* Peripheral handlers */ + void* pfnPM_Handler; /* 0 Power Manager */ + void* pfnSYSCTRL_Handler; /* 1 System Control */ + void* pfnWDT_Handler; /* 2 Watchdog Timer */ + void* pfnRTC_Handler; /* 3 Real-Time Counter */ + void* pfnEIC_Handler; /* 4 External Interrupt Controller */ + void* pfnNVMCTRL_Handler; /* 5 Non-Volatile Memory Controller */ + void* pfnDMAC_Handler; /* 6 Direct Memory Access Controller */ + void* pfnUSB_Handler; /* 7 Universal Serial Bus */ + void* pfnEVSYS_Handler; /* 8 Event System Interface */ + void* pfnSERCOM0_Handler; /* 9 Serial Communication Interface 0 */ + void* pfnSERCOM1_Handler; /* 10 Serial Communication Interface 1 */ + void* pfnSERCOM2_Handler; /* 11 Serial Communication Interface 2 */ + void* pfnSERCOM3_Handler; /* 12 Serial Communication Interface 3 */ + void* pfnSERCOM4_Handler; /* 13 Serial Communication Interface 4 */ + void* pfnSERCOM5_Handler; /* 14 Serial Communication Interface 5 */ + void* pfnTCC0_Handler; /* 15 Timer Counter Control 0 */ + void* pfnTCC1_Handler; /* 16 Timer Counter Control 1 */ + void* pfnTCC2_Handler; /* 17 Timer Counter Control 2 */ + void* pfnTC3_Handler; /* 18 Basic Timer Counter 3 */ + void* pfnTC4_Handler; /* 19 Basic Timer Counter 4 */ + void* pfnTC5_Handler; /* 20 Basic Timer Counter 5 */ + void* pfnTC6_Handler; /* 21 Basic Timer Counter 6 */ + void* pfnTC7_Handler; /* 22 Basic Timer Counter 7 */ + void* pfnADC_Handler; /* 23 Analog Digital Converter */ + void* pfnAC_Handler; /* 24 Analog Comparators */ + void* pfnDAC_Handler; /* 25 Digital Analog Converter */ + void* pfnPTC_Handler; /* 26 Peripheral Touch Controller */ + void* pfnI2S_Handler; /* 27 Inter-IC Sound Interface */ + void* pvReserved28; +} DeviceVectors; + +/* Cortex-M0+ processor handlers */ +void Reset_Handler ( void ); +void NMI_Handler ( void ); +void HardFault_Handler ( void ); +void SVC_Handler ( void ); +void PendSV_Handler ( void ); +void SysTick_Handler ( void ); + +/* Peripherals handlers */ +void PM_Handler ( void ); +void SYSCTRL_Handler ( void ); +void WDT_Handler ( void ); +void RTC_Handler ( void ); +void EIC_Handler ( void ); +void NVMCTRL_Handler ( void ); +void DMAC_Handler ( void ); +void USB_Handler ( void ); +void EVSYS_Handler ( void ); +void SERCOM0_Handler ( void ); +void SERCOM1_Handler ( void ); +void SERCOM2_Handler ( void ); +void SERCOM3_Handler ( void ); +void SERCOM4_Handler ( void ); +void SERCOM5_Handler ( void ); +void TCC0_Handler ( void ); +void TCC1_Handler ( void ); +void TCC2_Handler ( void ); +void TC3_Handler ( void ); +void TC4_Handler ( void ); +void TC5_Handler ( void ); +void TC6_Handler ( void ); +void TC7_Handler ( void ); +void ADC_Handler ( void ); +void AC_Handler ( void ); +void DAC_Handler ( void ); +void PTC_Handler ( void ); +void I2S_Handler ( void ); + +/* + * \brief Configuration of the Cortex-M0+ Processor and Core Peripherals + */ + +#define LITTLE_ENDIAN 1 +#define __CM0PLUS_REV 1 /*!< Core revision r0p1 */ +#define __MPU_PRESENT 0 /*!< MPU present or not */ +#define __NVIC_PRIO_BITS 2 /*!< Number of bits used for Priority Levels */ +#define __VTOR_PRESENT 1 /*!< VTOR present or not */ +#define __Vendor_SysTickConfig 0 /*!< Set to 1 if different SysTick Config is used */ + +/** + * \brief CMSIS includes + */ + +#include +#if !defined DONT_USE_CMSIS_INIT +#include "system_samd21.h" +#endif /* DONT_USE_CMSIS_INIT */ + +/*@}*/ + +/* ************************************************************************** */ +/** SOFTWARE PERIPHERAL API DEFINITION FOR SAMD21J18A */ +/* ************************************************************************** */ +/** \defgroup SAMD21J18A_api Peripheral Software API */ +/*@{*/ + +#include "component/ac.h" +#include "component/adc.h" +#include "component/dac.h" +#include "component/dmac.h" +#include "component/dsu.h" +#include "component/eic.h" +#include "component/evsys.h" +#include "component/gclk.h" +#include "component/hmatrixb.h" +#include "component/i2s.h" +#include "component/mtb.h" +#include "component/nvmctrl.h" +#include "component/pac.h" +#include "component/pm.h" +#include "component/port.h" +#include "component/rtc.h" +#include "component/sercom.h" +#include "component/sysctrl.h" +#include "component/tc.h" +#include "component/tcc.h" +#include "component/usb.h" +#include "component/wdt.h" +/*@}*/ + +/* ************************************************************************** */ +/** REGISTERS ACCESS DEFINITIONS FOR SAMD21J18A */ +/* ************************************************************************** */ +/** \defgroup SAMD21J18A_reg Registers Access Definitions */ +/*@{*/ + +#include "instance/ac.h" +#include "instance/adc.h" +#include "instance/dac.h" +#include "instance/dmac.h" +#include "instance/dsu.h" +#include "instance/eic.h" +#include "instance/evsys.h" +#include "instance/gclk.h" +#include "instance/sbmatrix.h" +#include "instance/i2s.h" +#include "instance/mtb.h" +#include "instance/nvmctrl.h" +#include "instance/pac0.h" +#include "instance/pac1.h" +#include "instance/pac2.h" +#include "instance/pm.h" +#include "instance/port.h" +#include "instance/rtc.h" +#include "instance/sercom0.h" +#include "instance/sercom1.h" +#include "instance/sercom2.h" +#include "instance/sercom3.h" +#include "instance/sercom4.h" +#include "instance/sercom5.h" +#include "instance/sysctrl.h" +#include "instance/tc3.h" +#include "instance/tc4.h" +#include "instance/tc5.h" +#include "instance/tc6.h" +#include "instance/tc7.h" +#include "instance/tcc0.h" +#include "instance/tcc1.h" +#include "instance/tcc2.h" +#include "instance/usb.h" +#include "instance/wdt.h" +/*@}*/ + +/* ************************************************************************** */ +/** PERIPHERAL ID DEFINITIONS FOR SAMD21J18A */ +/* ************************************************************************** */ +/** \defgroup SAMD21J18A_id Peripheral Ids Definitions */ +/*@{*/ + +// Peripheral instances on HPB0 bridge +#define ID_PAC0 0 /**< \brief Peripheral Access Controller 0 (PAC0) */ +#define ID_PM 1 /**< \brief Power Manager (PM) */ +#define ID_SYSCTRL 2 /**< \brief System Control (SYSCTRL) */ +#define ID_GCLK 3 /**< \brief Generic Clock Generator (GCLK) */ +#define ID_WDT 4 /**< \brief Watchdog Timer (WDT) */ +#define ID_RTC 5 /**< \brief Real-Time Counter (RTC) */ +#define ID_EIC 6 /**< \brief External Interrupt Controller (EIC) */ + +// Peripheral instances on HPB1 bridge +#define ID_PAC1 32 /**< \brief Peripheral Access Controller 1 (PAC1) */ +#define ID_DSU 33 /**< \brief Device Service Unit (DSU) */ +#define ID_NVMCTRL 34 /**< \brief Non-Volatile Memory Controller (NVMCTRL) */ +#define ID_PORT 35 /**< \brief Port Module (PORT) */ +#define ID_DMAC 36 /**< \brief Direct Memory Access Controller (DMAC) */ +#define ID_USB 37 /**< \brief Universal Serial Bus (USB) */ +#define ID_MTB 38 /**< \brief Cortex-M0+ Micro-Trace Buffer (MTB) */ +#define ID_SBMATRIX 39 /**< \brief HSB Matrix (SBMATRIX) */ + +// Peripheral instances on HPB2 bridge +#define ID_PAC2 64 /**< \brief Peripheral Access Controller 2 (PAC2) */ +#define ID_EVSYS 65 /**< \brief Event System Interface (EVSYS) */ +#define ID_SERCOM0 66 /**< \brief Serial Communication Interface 0 (SERCOM0) */ +#define ID_SERCOM1 67 /**< \brief Serial Communication Interface 1 (SERCOM1) */ +#define ID_SERCOM2 68 /**< \brief Serial Communication Interface 2 (SERCOM2) */ +#define ID_SERCOM3 69 /**< \brief Serial Communication Interface 3 (SERCOM3) */ +#define ID_SERCOM4 70 /**< \brief Serial Communication Interface 4 (SERCOM4) */ +#define ID_SERCOM5 71 /**< \brief Serial Communication Interface 5 (SERCOM5) */ +#define ID_TCC0 72 /**< \brief Timer Counter Control 0 (TCC0) */ +#define ID_TCC1 73 /**< \brief Timer Counter Control 1 (TCC1) */ +#define ID_TCC2 74 /**< \brief Timer Counter Control 2 (TCC2) */ +#define ID_TC3 75 /**< \brief Basic Timer Counter 3 (TC3) */ +#define ID_TC4 76 /**< \brief Basic Timer Counter 4 (TC4) */ +#define ID_TC5 77 /**< \brief Basic Timer Counter 5 (TC5) */ +#define ID_TC6 78 /**< \brief Basic Timer Counter 6 (TC6) */ +#define ID_TC7 79 /**< \brief Basic Timer Counter 7 (TC7) */ +#define ID_ADC 80 /**< \brief Analog Digital Converter (ADC) */ +#define ID_AC 81 /**< \brief Analog Comparators (AC) */ +#define ID_DAC 82 /**< \brief Digital Analog Converter (DAC) */ +#define ID_PTC 83 /**< \brief Peripheral Touch Controller (PTC) */ +#define ID_I2S 84 /**< \brief Inter-IC Sound Interface (I2S) */ + +#define ID_PERIPH_COUNT 85 /**< \brief Max number of peripheral IDs */ +/*@}*/ + +/* ************************************************************************** */ +/** BASE ADDRESS DEFINITIONS FOR SAMD21J18A */ +/* ************************************************************************** */ +/** \defgroup SAMD21J18A_base Peripheral Base Address Definitions */ +/*@{*/ + +#if defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__) +#define AC (0x42004400UL) /**< \brief (AC) APB Base Address */ +#define ADC (0x42004000UL) /**< \brief (ADC) APB Base Address */ +#define DAC (0x42004800UL) /**< \brief (DAC) APB Base Address */ +#define DMAC (0x41004800UL) /**< \brief (DMAC) APB Base Address */ +#define DSU (0x41002000UL) /**< \brief (DSU) APB Base Address */ +#define EIC (0x40001800UL) /**< \brief (EIC) APB Base Address */ +#define EVSYS (0x42000400UL) /**< \brief (EVSYS) APB Base Address */ +#define GCLK (0x40000C00UL) /**< \brief (GCLK) APB Base Address */ +#define SBMATRIX (0x41007000UL) /**< \brief (SBMATRIX) APB Base Address */ +#define I2S (0x42005000UL) /**< \brief (I2S) APB Base Address */ +#define MTB (0x41006000UL) /**< \brief (MTB) APB Base Address */ +#define NVMCTRL (0x41004000UL) /**< \brief (NVMCTRL) APB Base Address */ +#define NVMCTRL_CAL (0x00800000UL) /**< \brief (NVMCTRL) CAL Base Address */ +#define NVMCTRL_LOCKBIT (0x00802000UL) /**< \brief (NVMCTRL) LOCKBIT Base Address */ +#define NVMCTRL_OTP1 (0x00806000UL) /**< \brief (NVMCTRL) OTP1 Base Address */ +#define NVMCTRL_OTP2 (0x00806008UL) /**< \brief (NVMCTRL) OTP2 Base Address */ +#define NVMCTRL_OTP4 (0x00806020UL) /**< \brief (NVMCTRL) OTP4 Base Address */ +#define NVMCTRL_TEMP_LOG (0x00806030UL) /**< \brief (NVMCTRL) TEMP_LOG Base Address */ +#define NVMCTRL_USER (0x00804000UL) /**< \brief (NVMCTRL) USER Base Address */ +#define PAC0 (0x40000000UL) /**< \brief (PAC0) APB Base Address */ +#define PAC1 (0x41000000UL) /**< \brief (PAC1) APB Base Address */ +#define PAC2 (0x42000000UL) /**< \brief (PAC2) APB Base Address */ +#define PM (0x40000400UL) /**< \brief (PM) APB Base Address */ +#define PORT (0x41004400UL) /**< \brief (PORT) APB Base Address */ +#define PORT_IOBUS (0x60000000UL) /**< \brief (PORT) IOBUS Base Address */ +#define RTC (0x40001400UL) /**< \brief (RTC) APB Base Address */ +#define SERCOM0 (0x42000800UL) /**< \brief (SERCOM0) APB Base Address */ +#define SERCOM1 (0x42000C00UL) /**< \brief (SERCOM1) APB Base Address */ +#define SERCOM2 (0x42001000UL) /**< \brief (SERCOM2) APB Base Address */ +#define SERCOM3 (0x42001400UL) /**< \brief (SERCOM3) APB Base Address */ +#define SERCOM4 (0x42001800UL) /**< \brief (SERCOM4) APB Base Address */ +#define SERCOM5 (0x42001C00UL) /**< \brief (SERCOM5) APB Base Address */ +#define SYSCTRL (0x40000800UL) /**< \brief (SYSCTRL) APB Base Address */ +#define TC3 (0x42002C00UL) /**< \brief (TC3) APB Base Address */ +#define TC4 (0x42003000UL) /**< \brief (TC4) APB Base Address */ +#define TC5 (0x42003400UL) /**< \brief (TC5) APB Base Address */ +#define TC6 (0x42003800UL) /**< \brief (TC6) APB Base Address */ +#define TC7 (0x42003C00UL) /**< \brief (TC7) APB Base Address */ +#define TCC0 (0x42002000UL) /**< \brief (TCC0) APB Base Address */ +#define TCC1 (0x42002400UL) /**< \brief (TCC1) APB Base Address */ +#define TCC2 (0x42002800UL) /**< \brief (TCC2) APB Base Address */ +#define USB (0x41005000UL) /**< \brief (USB) APB Base Address */ +#define WDT (0x40001000UL) /**< \brief (WDT) APB Base Address */ +#else +#define AC ((Ac *)0x42004400UL) /**< \brief (AC) APB Base Address */ +#define AC_INST_NUM 1 /**< \brief (AC) Number of instances */ +#define AC_INSTS { AC } /**< \brief (AC) Instances List */ + +#define ADC ((Adc *)0x42004000UL) /**< \brief (ADC) APB Base Address */ +#define ADC_INST_NUM 1 /**< \brief (ADC) Number of instances */ +#define ADC_INSTS { ADC } /**< \brief (ADC) Instances List */ + +#define DAC ((Dac *)0x42004800UL) /**< \brief (DAC) APB Base Address */ +#define DAC_INST_NUM 1 /**< \brief (DAC) Number of instances */ +#define DAC_INSTS { DAC } /**< \brief (DAC) Instances List */ + +#define DMAC ((Dmac *)0x41004800UL) /**< \brief (DMAC) APB Base Address */ +#define DMAC_INST_NUM 1 /**< \brief (DMAC) Number of instances */ +#define DMAC_INSTS { DMAC } /**< \brief (DMAC) Instances List */ + +#define DSU ((Dsu *)0x41002000UL) /**< \brief (DSU) APB Base Address */ +#define DSU_INST_NUM 1 /**< \brief (DSU) Number of instances */ +#define DSU_INSTS { DSU } /**< \brief (DSU) Instances List */ + +#define EIC ((Eic *)0x40001800UL) /**< \brief (EIC) APB Base Address */ +#define EIC_INST_NUM 1 /**< \brief (EIC) Number of instances */ +#define EIC_INSTS { EIC } /**< \brief (EIC) Instances List */ + +#define EVSYS ((Evsys *)0x42000400UL) /**< \brief (EVSYS) APB Base Address */ +#define EVSYS_INST_NUM 1 /**< \brief (EVSYS) Number of instances */ +#define EVSYS_INSTS { EVSYS } /**< \brief (EVSYS) Instances List */ + +#define GCLK ((Gclk *)0x40000C00UL) /**< \brief (GCLK) APB Base Address */ +#define GCLK_INST_NUM 1 /**< \brief (GCLK) Number of instances */ +#define GCLK_INSTS { GCLK } /**< \brief (GCLK) Instances List */ + +#define SBMATRIX ((Hmatrixb *)0x41007000UL) /**< \brief (SBMATRIX) APB Base Address */ +#define HMATRIXB_INST_NUM 1 /**< \brief (HMATRIXB) Number of instances */ +#define HMATRIXB_INSTS { SBMATRIX } /**< \brief (HMATRIXB) Instances List */ + +#define I2S ((I2s *)0x42005000UL) /**< \brief (I2S) APB Base Address */ +#define I2S_INST_NUM 1 /**< \brief (I2S) Number of instances */ +#define I2S_INSTS { I2S } /**< \brief (I2S) Instances List */ + +#define MTB ((Mtb *)0x41006000UL) /**< \brief (MTB) APB Base Address */ +#define MTB_INST_NUM 1 /**< \brief (MTB) Number of instances */ +#define MTB_INSTS { MTB } /**< \brief (MTB) Instances List */ + +#define NVMCTRL ((Nvmctrl *)0x41004000UL) /**< \brief (NVMCTRL) APB Base Address */ +#define NVMCTRL_CAL (0x00800000UL) /**< \brief (NVMCTRL) CAL Base Address */ +#define NVMCTRL_LOCKBIT (0x00802000UL) /**< \brief (NVMCTRL) LOCKBIT Base Address */ +#define NVMCTRL_OTP1 (0x00806000UL) /**< \brief (NVMCTRL) OTP1 Base Address */ +#define NVMCTRL_OTP2 (0x00806008UL) /**< \brief (NVMCTRL) OTP2 Base Address */ +#define NVMCTRL_OTP4 (0x00806020UL) /**< \brief (NVMCTRL) OTP4 Base Address */ +#define NVMCTRL_TEMP_LOG (0x00806030UL) /**< \brief (NVMCTRL) TEMP_LOG Base Address */ +#define NVMCTRL_USER (0x00804000UL) /**< \brief (NVMCTRL) USER Base Address */ +#define NVMCTRL_INST_NUM 1 /**< \brief (NVMCTRL) Number of instances */ +#define NVMCTRL_INSTS { NVMCTRL } /**< \brief (NVMCTRL) Instances List */ + +#define PAC0 ((Pac *)0x40000000UL) /**< \brief (PAC0) APB Base Address */ +#define PAC1 ((Pac *)0x41000000UL) /**< \brief (PAC1) APB Base Address */ +#define PAC2 ((Pac *)0x42000000UL) /**< \brief (PAC2) APB Base Address */ +#define PAC_INST_NUM 3 /**< \brief (PAC) Number of instances */ +#define PAC_INSTS { PAC0, PAC1, PAC2 } /**< \brief (PAC) Instances List */ + +#define PM ((Pm *)0x40000400UL) /**< \brief (PM) APB Base Address */ +#define PM_INST_NUM 1 /**< \brief (PM) Number of instances */ +#define PM_INSTS { PM } /**< \brief (PM) Instances List */ + +#define PORT ((Port *)0x41004400UL) /**< \brief (PORT) APB Base Address */ +#define PORT_IOBUS ((Port *)0x60000000UL) /**< \brief (PORT) IOBUS Base Address */ +#define PORT_INST_NUM 1 /**< \brief (PORT) Number of instances */ +#define PORT_INSTS { PORT } /**< \brief (PORT) Instances List */ + +#define PTC_GCLK_ID 34 +#define PTC_INST_NUM 1 /**< \brief (PTC) Number of instances */ +#define PTC_INSTS { PTC } /**< \brief (PTC) Instances List */ + +#define RTC ((Rtc *)0x40001400UL) /**< \brief (RTC) APB Base Address */ +#define RTC_INST_NUM 1 /**< \brief (RTC) Number of instances */ +#define RTC_INSTS { RTC } /**< \brief (RTC) Instances List */ + +#define SERCOM0 ((Sercom *)0x42000800UL) /**< \brief (SERCOM0) APB Base Address */ +#define SERCOM1 ((Sercom *)0x42000C00UL) /**< \brief (SERCOM1) APB Base Address */ +#define SERCOM2 ((Sercom *)0x42001000UL) /**< \brief (SERCOM2) APB Base Address */ +#define SERCOM3 ((Sercom *)0x42001400UL) /**< \brief (SERCOM3) APB Base Address */ +#define SERCOM4 ((Sercom *)0x42001800UL) /**< \brief (SERCOM4) APB Base Address */ +#define SERCOM5 ((Sercom *)0x42001C00UL) /**< \brief (SERCOM5) APB Base Address */ +#define SERCOM_INST_NUM 6 /**< \brief (SERCOM) Number of instances */ +#define SERCOM_INSTS { SERCOM0, SERCOM1, SERCOM2, SERCOM3, SERCOM4, SERCOM5 } /**< \brief (SERCOM) Instances List */ + +#define SYSCTRL ((Sysctrl *)0x40000800UL) /**< \brief (SYSCTRL) APB Base Address */ +#define SYSCTRL_INST_NUM 1 /**< \brief (SYSCTRL) Number of instances */ +#define SYSCTRL_INSTS { SYSCTRL } /**< \brief (SYSCTRL) Instances List */ + +#define TC3 ((Tc *)0x42002C00UL) /**< \brief (TC3) APB Base Address */ +#define TC4 ((Tc *)0x42003000UL) /**< \brief (TC4) APB Base Address */ +#define TC5 ((Tc *)0x42003400UL) /**< \brief (TC5) APB Base Address */ +#define TC6 ((Tc *)0x42003800UL) /**< \brief (TC6) APB Base Address */ +#define TC7 ((Tc *)0x42003C00UL) /**< \brief (TC7) APB Base Address */ +#define TC_INST_NUM 5 /**< \brief (TC) Number of instances */ +#define TC_INSTS { TC3, TC4, TC5, TC6, TC7 } /**< \brief (TC) Instances List */ + +#define TCC0 ((Tcc *)0x42002000UL) /**< \brief (TCC0) APB Base Address */ +#define TCC1 ((Tcc *)0x42002400UL) /**< \brief (TCC1) APB Base Address */ +#define TCC2 ((Tcc *)0x42002800UL) /**< \brief (TCC2) APB Base Address */ +#define TCC_INST_NUM 3 /**< \brief (TCC) Number of instances */ +#define TCC_INSTS { TCC0, TCC1, TCC2 } /**< \brief (TCC) Instances List */ + +#define USB ((Usb *)0x41005000UL) /**< \brief (USB) APB Base Address */ +#define USB_INST_NUM 1 /**< \brief (USB) Number of instances */ +#define USB_INSTS { USB } /**< \brief (USB) Instances List */ + +#define WDT ((Wdt *)0x40001000UL) /**< \brief (WDT) APB Base Address */ +#define WDT_INST_NUM 1 /**< \brief (WDT) Number of instances */ +#define WDT_INSTS { WDT } /**< \brief (WDT) Instances List */ + +#endif /* (defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */ +/*@}*/ + +/* ************************************************************************** */ +/** PORT DEFINITIONS FOR SAMD21J18A */ +/* ************************************************************************** */ +/** \defgroup SAMD21J18A_port PORT Definitions */ +/*@{*/ + +#include "pio/samd21j18a.h" +/*@}*/ + +/* ************************************************************************** */ +/** MEMORY MAPPING DEFINITIONS FOR SAMD21J18A */ +/* ************************************************************************** */ + +#define FLASH_SIZE 0x40000UL /* 256 kB */ +#define FLASH_PAGE_SIZE 64 +#define FLASH_NB_OF_PAGES 4096 +#define FLASH_USER_PAGE_SIZE 64 +#define HMCRAMC0_SIZE 0x8000UL /* 32 kB */ + +#define FLASH_ADDR (0x00000000u) /**< FLASH base address */ +#define FLASH_USER_PAGE_ADDR (0x00800000u) /**< FLASH_USER_PAGE base address */ +#define HMCRAMC0_ADDR (0x20000000u) /**< HMCRAMC0 base address */ +#define HPB0_ADDR (0x40000000u) /**< HPB0 base address */ +#define HPB1_ADDR (0x41000000u) /**< HPB1 base address */ +#define HPB2_ADDR (0x42000000u) /**< HPB2 base address */ +#define PPB_ADDR (0xE0000000u) /**< PPB base address */ + +#define DSU_DID_RESETVALUE 0x10010000UL +#define EIC_EXTINT_NUM 16 +#define PORT_GROUPS 2 + +/* ************************************************************************** */ +/** ELECTRICAL DEFINITIONS FOR SAMD21J18A */ +/* ************************************************************************** */ + + +#ifdef __cplusplus +} +#endif + +/*@}*/ + +#endif /* SAMD21J18A_H */ diff --git a/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/utils/cmsis/samd21/source/gcc/startup_samd21.c b/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/utils/cmsis/samd21/source/gcc/startup_samd21.c new file mode 100644 index 0000000..5bf0fae --- /dev/null +++ b/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/utils/cmsis/samd21/source/gcc/startup_samd21.c @@ -0,0 +1,278 @@ +/** + * \file + * + * \brief gcc startup file for SAMD21 + * + * Copyright (c) 2016-2018 Microchip Technology Inc. and its subsidiaries. + * + * \asf_license_start + * + * \page License + * + * Subject to your compliance with these terms, you may use Microchip + * software and any derivatives exclusively with Microchip products. + * It is your responsibility to comply with third party license terms applicable + * to your use of third party software (including open source software) that + * may accompany Microchip software. + * + * THIS SOFTWARE IS SUPPLIED BY MICROCHIP "AS IS". NO WARRANTIES, + * WHETHER EXPRESS, IMPLIED OR STATUTORY, APPLY TO THIS SOFTWARE, + * INCLUDING ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, + * AND FITNESS FOR A PARTICULAR PURPOSE. IN NO EVENT WILL MICROCHIP BE + * LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL OR CONSEQUENTIAL + * LOSS, DAMAGE, COST OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE + * SOFTWARE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE + * POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT + * ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY + * RELATED TO THIS SOFTWARE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, + * THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THIS SOFTWARE. + * + * \asf_license_stop + * + */ + +#include "samd21.h" + +/* Initialize segments */ +extern uint32_t _sfixed; +extern uint32_t _efixed; +extern uint32_t _etext; +extern uint32_t _srelocate; +extern uint32_t _erelocate; +extern uint32_t _szero; +extern uint32_t _ezero; +extern uint32_t _sstack; +extern uint32_t _estack; + +/** \cond DOXYGEN_SHOULD_SKIP_THIS */ +int main(void); +/** \endcond */ + +void __libc_init_array(void); + +/* Default empty handler */ +void Dummy_Handler(void); + +/* Cortex-M0+ core handlers */ +void NMI_Handler ( void ) __attribute__ ((weak, alias("Dummy_Handler"))); +void HardFault_Handler ( void ) __attribute__ ((weak, alias("Dummy_Handler"))); +void SVC_Handler ( void ) __attribute__ ((weak, alias("Dummy_Handler"))); +void PendSV_Handler ( void ) __attribute__ ((weak, alias("Dummy_Handler"))); +void SysTick_Handler ( void ) __attribute__ ((weak, alias("Dummy_Handler"))); + +/* Peripherals handlers */ +void PM_Handler ( void ) __attribute__ ((weak, alias("Dummy_Handler"))); +void SYSCTRL_Handler ( void ) __attribute__ ((weak, alias("Dummy_Handler"))); +void WDT_Handler ( void ) __attribute__ ((weak, alias("Dummy_Handler"))); +void RTC_Handler ( void ) __attribute__ ((weak, alias("Dummy_Handler"))); +void EIC_Handler ( void ) __attribute__ ((weak, alias("Dummy_Handler"))); +void NVMCTRL_Handler ( void ) __attribute__ ((weak, alias("Dummy_Handler"))); +void DMAC_Handler ( void ) __attribute__ ((weak, alias("Dummy_Handler"))); +#ifdef ID_USB +void USB_Handler ( void ) __attribute__ ((weak, alias("Dummy_Handler"))); +#endif +void EVSYS_Handler ( void ) __attribute__ ((weak, alias("Dummy_Handler"))); +void SERCOM0_Handler ( void ) __attribute__ ((weak, alias("Dummy_Handler"))); +void SERCOM1_Handler ( void ) __attribute__ ((weak, alias("Dummy_Handler"))); +void SERCOM2_Handler ( void ) __attribute__ ((weak, alias("Dummy_Handler"))); +void SERCOM3_Handler ( void ) __attribute__ ((weak, alias("Dummy_Handler"))); +#ifdef ID_SERCOM4 +void SERCOM4_Handler ( void ) __attribute__ ((weak, alias("Dummy_Handler"))); +#endif +#ifdef ID_SERCOM5 +void SERCOM5_Handler ( void ) __attribute__ ((weak, alias("Dummy_Handler"))); +#endif +void TCC0_Handler ( void ) __attribute__ ((weak, alias("Dummy_Handler"))); +void TCC1_Handler ( void ) __attribute__ ((weak, alias("Dummy_Handler"))); +void TCC2_Handler ( void ) __attribute__ ((weak, alias("Dummy_Handler"))); +void TC3_Handler ( void ) __attribute__ ((weak, alias("Dummy_Handler"))); +void TC4_Handler ( void ) __attribute__ ((weak, alias("Dummy_Handler"))); +void TC5_Handler ( void ) __attribute__ ((weak, alias("Dummy_Handler"))); +#ifdef ID_TC6 +void TC6_Handler ( void ) __attribute__ ((weak, alias("Dummy_Handler"))); +#endif +#ifdef ID_TC7 +void TC7_Handler ( void ) __attribute__ ((weak, alias("Dummy_Handler"))); +#endif +#ifdef ID_ADC +void ADC_Handler ( void ) __attribute__ ((weak, alias("Dummy_Handler"))); +#endif +#ifdef ID_AC +void AC_Handler ( void ) __attribute__ ((weak, alias("Dummy_Handler"))); +#endif +#ifdef ID_DAC +void DAC_Handler ( void ) __attribute__ ((weak, alias("Dummy_Handler"))); +#endif +#ifdef ID_PTC +void PTC_Handler ( void ) __attribute__ ((weak, alias("Dummy_Handler"))); +#endif +#ifdef ID_I2S +void I2S_Handler ( void ) __attribute__ ((weak, alias("Dummy_Handler"))); +#endif +#ifdef ID_AC1 +void AC1_Handler ( void ) __attribute__ ((weak, alias("Dummy_Handler"))); +#endif +#ifdef ID_TCC3 +void TCC3_Handler ( void ) __attribute__ ((weak, alias("Dummy_Handler"))); +#endif + +/* Exception Table */ +__attribute__ ((section(".vectors"))) +const DeviceVectors exception_table = { + + /* Configure Initial Stack Pointer, using linker-generated symbols */ + .pvStack = (void*) (&_estack), + + .pfnReset_Handler = (void*) Reset_Handler, + .pfnNMI_Handler = (void*) NMI_Handler, + .pfnHardFault_Handler = (void*) HardFault_Handler, + .pvReservedM12 = (void*) (0UL), /* Reserved */ + .pvReservedM11 = (void*) (0UL), /* Reserved */ + .pvReservedM10 = (void*) (0UL), /* Reserved */ + .pvReservedM9 = (void*) (0UL), /* Reserved */ + .pvReservedM8 = (void*) (0UL), /* Reserved */ + .pvReservedM7 = (void*) (0UL), /* Reserved */ + .pvReservedM6 = (void*) (0UL), /* Reserved */ + .pfnSVC_Handler = (void*) SVC_Handler, + .pvReservedM4 = (void*) (0UL), /* Reserved */ + .pvReservedM3 = (void*) (0UL), /* Reserved */ + .pfnPendSV_Handler = (void*) PendSV_Handler, + .pfnSysTick_Handler = (void*) SysTick_Handler, + + /* Configurable interrupts */ + .pfnPM_Handler = (void*) PM_Handler, /* 0 Power Manager */ + .pfnSYSCTRL_Handler = (void*) SYSCTRL_Handler, /* 1 System Control */ + .pfnWDT_Handler = (void*) WDT_Handler, /* 2 Watchdog Timer */ + .pfnRTC_Handler = (void*) RTC_Handler, /* 3 Real-Time Counter */ + .pfnEIC_Handler = (void*) EIC_Handler, /* 4 External Interrupt Controller */ + .pfnNVMCTRL_Handler = (void*) NVMCTRL_Handler, /* 5 Non-Volatile Memory Controller */ + .pfnDMAC_Handler = (void*) DMAC_Handler, /* 6 Direct Memory Access Controller */ +#ifdef ID_USB + .pfnUSB_Handler = (void*) USB_Handler, /* 7 Universal Serial Bus */ +#else + .pvReserved7 = (void*) (0UL), /* 7 Reserved */ +#endif + .pfnEVSYS_Handler = (void*) EVSYS_Handler, /* 8 Event System Interface */ + .pfnSERCOM0_Handler = (void*) SERCOM0_Handler, /* 9 Serial Communication Interface 0 */ + .pfnSERCOM1_Handler = (void*) SERCOM1_Handler, /* 10 Serial Communication Interface 1 */ + .pfnSERCOM2_Handler = (void*) SERCOM2_Handler, /* 11 Serial Communication Interface 2 */ + .pfnSERCOM3_Handler = (void*) SERCOM3_Handler, /* 12 Serial Communication Interface 3 */ +#ifdef ID_SERCOM4 + .pfnSERCOM4_Handler = (void*) SERCOM4_Handler, /* 13 Serial Communication Interface 4 */ +#else + .pvReserved13 = (void*) (0UL), /* 13 Reserved */ +#endif +#ifdef ID_SERCOM5 + .pfnSERCOM5_Handler = (void*) SERCOM5_Handler, /* 14 Serial Communication Interface 5 */ +#else + .pvReserved14 = (void*) (0UL), /* 14 Reserved */ +#endif + .pfnTCC0_Handler = (void*) TCC0_Handler, /* 15 Timer Counter Control 0 */ + .pfnTCC1_Handler = (void*) TCC1_Handler, /* 16 Timer Counter Control 1 */ + .pfnTCC2_Handler = (void*) TCC2_Handler, /* 17 Timer Counter Control 2 */ + .pfnTC3_Handler = (void*) TC3_Handler, /* 18 Basic Timer Counter 0 */ + .pfnTC4_Handler = (void*) TC4_Handler, /* 19 Basic Timer Counter 1 */ + .pfnTC5_Handler = (void*) TC5_Handler, /* 20 Basic Timer Counter 2 */ +#ifdef ID_TC6 + .pfnTC6_Handler = (void*) TC6_Handler, /* 21 Basic Timer Counter 3 */ +#else + .pvReserved21 = (void*) (0UL), /* 21 Reserved */ +#endif +#ifdef ID_TC7 + .pfnTC7_Handler = (void*) TC7_Handler, /* 22 Basic Timer Counter 4 */ +#else + .pvReserved22 = (void*) (0UL), /* 22 Reserved */ +#endif +#ifdef ID_ADC + .pfnADC_Handler = (void*) ADC_Handler, /* 23 Analog Digital Converter */ +#else + .pvReserved23 = (void*) (0UL), /* 23 Reserved */ +#endif +#ifdef ID_AC + .pfnAC_Handler = (void*) AC_Handler, /* 24 Analog Comparators 0 */ +#else + .pvReserved24 = (void*) (0UL), /* 24 Reserved */ +#endif +#ifdef ID_DAC + .pfnDAC_Handler = (void*) DAC_Handler, /* 25 Digital Analog Converter */ +#else + .pvReserved25 = (void*) (0UL), /* 25 Reserved */ +#endif +#ifdef ID_PTC + .pfnPTC_Handler = (void*) PTC_Handler, /* 26 Peripheral Touch Controller */ +#else + .pvReserved26 = (void*) (0UL), /* 26 Reserved */ +#endif +#ifdef ID_I2S + .pfnI2S_Handler = (void*) I2S_Handler, /* 27 Inter-IC Sound Interface */ +#else + .pvReserved27 = (void*) (0UL), /* 27 Reserved */ +#endif +#ifdef ID_AC1 + .pfnAC1_Handler = (void*) AC1_Handler, /* 28 Analog Comparators 1 */ +#else + .pvReserved28 = (void*) (0UL), /* 28 Reserved */ +#endif +#ifdef ID_TCC3 + .pfnTCC3_Handler = (void*) TCC3_Handler /* 29 Timer Counter Control 3 */ +#endif +}; + +/** + * \brief This is the code that gets called on processor reset. + * To initialize the device, and call the main() routine. + */ +void Reset_Handler(void) +{ + uint32_t *pSrc, *pDest; + + /* Initialize the relocate segment */ + pSrc = &_etext; + pDest = &_srelocate; + + if (pSrc != pDest) { + for (; pDest < &_erelocate;) { + *pDest++ = *pSrc++; + } + } + + /* Clear the zero segment */ + for (pDest = &_szero; pDest < &_ezero;) { + *pDest++ = 0; + } + + /* Set the vector table base address */ + pSrc = (uint32_t *) & _sfixed; + SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk); + + /* Change default QOS values to have the best performance and correct USB behaviour */ + SBMATRIX->SFR[SBMATRIX_SLAVE_HMCRAMC0].reg = 2; +#if defined(ID_USB) + USB->DEVICE.QOSCTRL.bit.CQOS = 2; + USB->DEVICE.QOSCTRL.bit.DQOS = 2; +#endif + DMAC->QOSCTRL.bit.DQOS = 2; + DMAC->QOSCTRL.bit.FQOS = 2; + DMAC->QOSCTRL.bit.WRBQOS = 2; + + /* Overwriting the default value of the NVMCTRL.CTRLB.MANW bit (errata reference 13134) */ + NVMCTRL->CTRLB.bit.MANW = 1; + + /* Initialize the C library */ + __libc_init_array(); + + /* Branch to main function */ + main(); + + /* Infinite loop */ + while (1); +} + +/** + * \brief Default interrupt handler for unused IRQs. + */ +void Dummy_Handler(void) +{ + while (1) { + } +} diff --git a/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/utils/cmsis/samd21/source/system_samd21.c b/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/utils/cmsis/samd21/source/system_samd21.c new file mode 100644 index 0000000..5e088bb --- /dev/null +++ b/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/utils/cmsis/samd21/source/system_samd21.c @@ -0,0 +1,71 @@ +/** + * \file + * + * \brief Low-level initialization functions called upon chip startup. + * + * Copyright (c) 2014-2018 Microchip Technology Inc. and its subsidiaries. + * + * \asf_license_start + * + * \page License + * + * Subject to your compliance with these terms, you may use Microchip + * software and any derivatives exclusively with Microchip products. + * It is your responsibility to comply with third party license terms applicable + * to your use of third party software (including open source software) that + * may accompany Microchip software. + * + * THIS SOFTWARE IS SUPPLIED BY MICROCHIP "AS IS". NO WARRANTIES, + * WHETHER EXPRESS, IMPLIED OR STATUTORY, APPLY TO THIS SOFTWARE, + * INCLUDING ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, + * AND FITNESS FOR A PARTICULAR PURPOSE. IN NO EVENT WILL MICROCHIP BE + * LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL OR CONSEQUENTIAL + * LOSS, DAMAGE, COST OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE + * SOFTWARE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE + * POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT + * ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY + * RELATED TO THIS SOFTWARE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, + * THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THIS SOFTWARE. + * + * \asf_license_stop + * + */ +/* + * Support and FAQ: visit Microchip Support + */ + +#include "samd21.h" + +/** + * Initial system clock frequency. The System RC Oscillator (RCSYS) provides + * the source for the main clock at chip startup. + */ +#define __SYSTEM_CLOCK (1000000) + +uint32_t SystemCoreClock = __SYSTEM_CLOCK;/*!< System Clock Frequency (Core Clock)*/ + +/** + * Initialize the system + * + * @brief Setup the microcontroller system. + * Initialize the System and update the SystemCoreClock variable. + */ +void SystemInit(void) +{ + // Keep the default device state after reset + SystemCoreClock = __SYSTEM_CLOCK; + return; +} + +/** + * Update SystemCoreClock variable + * + * @brief Updates the SystemCoreClock with current core Clock + * retrieved from cpu registers. + */ +void SystemCoreClockUpdate(void) +{ + // Not implemented + SystemCoreClock = __SYSTEM_CLOCK; + return; +} diff --git a/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/utils/cmsis/samd21/source/system_samd21.h b/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/utils/cmsis/samd21/source/system_samd21.h new file mode 100644 index 0000000..90d9439 --- /dev/null +++ b/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/utils/cmsis/samd21/source/system_samd21.h @@ -0,0 +1,55 @@ +/** + * \file + * + * \brief Low-level initialization functions called upon chip startup + * + * Copyright (c) 2014-2018 Microchip Technology Inc. and its subsidiaries. + * + * \asf_license_start + * + * \page License + * + * Subject to your compliance with these terms, you may use Microchip + * software and any derivatives exclusively with Microchip products. + * It is your responsibility to comply with third party license terms applicable + * to your use of third party software (including open source software) that + * may accompany Microchip software. + * + * THIS SOFTWARE IS SUPPLIED BY MICROCHIP "AS IS". NO WARRANTIES, + * WHETHER EXPRESS, IMPLIED OR STATUTORY, APPLY TO THIS SOFTWARE, + * INCLUDING ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, + * AND FITNESS FOR A PARTICULAR PURPOSE. IN NO EVENT WILL MICROCHIP BE + * LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL OR CONSEQUENTIAL + * LOSS, DAMAGE, COST OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE + * SOFTWARE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE + * POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT + * ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY + * RELATED TO THIS SOFTWARE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, + * THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THIS SOFTWARE. + * + * \asf_license_stop + * + */ +/* + * Support and FAQ: visit Microchip Support + */ + +#ifndef _SYSTEM_SAMD21_H_INCLUDED_ +#define _SYSTEM_SAMD21_H_INCLUDED_ + +#ifdef __cplusplus +extern "C" { +#endif + +#include + +extern uint32_t SystemCoreClock; /*!< System Clock Frequency (Core Clock) */ + +void SystemInit(void); +void SystemCoreClockUpdate(void); + +#ifdef __cplusplus +} +#endif + +#endif /* SYSTEM_SAMD21_H_INCLUDED */ diff --git a/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/utils/compiler.h b/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/utils/compiler.h new file mode 100644 index 0000000..a83b46c --- /dev/null +++ b/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/utils/compiler.h @@ -0,0 +1,1166 @@ +/** + * \file + * + * \brief Commonly used includes, types and macros. + * + * Copyright (c) 2012-2019 Microchip Technology Inc. and its subsidiaries. + * + * \asf_license_start + * + * \page License + * + * Subject to your compliance with these terms, you may use Microchip + * software and any derivatives exclusively with Microchip products. + * It is your responsibility to comply with third party license terms applicable + * to your use of third party software (including open source software) that + * may accompany Microchip software. + * + * THIS SOFTWARE IS SUPPLIED BY MICROCHIP "AS IS". NO WARRANTIES, + * WHETHER EXPRESS, IMPLIED OR STATUTORY, APPLY TO THIS SOFTWARE, + * INCLUDING ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, + * AND FITNESS FOR A PARTICULAR PURPOSE. IN NO EVENT WILL MICROCHIP BE + * LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL OR CONSEQUENTIAL + * LOSS, DAMAGE, COST OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE + * SOFTWARE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE + * POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT + * ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY + * RELATED TO THIS SOFTWARE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, + * THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THIS SOFTWARE. + * + * \asf_license_stop + * + */ +/* + * Support and FAQ: visit Microchip Support + */ + +#ifndef UTILS_COMPILER_H_INCLUDED +#define UTILS_COMPILER_H_INCLUDED + +/** + * \defgroup group_sam0_utils Compiler abstraction layer and code utilities + * + * Compiler abstraction layer and code utilities for Cortex-M0+ based Atmel SAM devices. + * This module provides various abstraction layers and utilities to make code compatible between different compilers. + * + * @{ + */ + +#if (defined __ICCARM__) +# include +#endif + +#include +#include +#include +#include +#include + +#ifndef __ASSEMBLY__ + +#include +#include +#include +#include + +/** + * \def UNUSED + * \brief Marking \a v as a unused parameter or value. + */ +#define UNUSED(v) (void)(v) + +/** + * \def barrier + * \brief Memory barrier + */ +#ifdef __GNUC__ +# define barrier() asm volatile("" ::: "memory") +#else +# define barrier() asm ("") +#endif + +/** + * \brief Emit the compiler pragma \a arg. + * + * \param[in] arg The pragma directive as it would appear after \e \#pragma + * (i.e. not stringified). + */ +#define COMPILER_PRAGMA(arg) _Pragma(#arg) + +/** + * \def COMPILER_PACK_SET(alignment) + * \brief Set maximum alignment for subsequent struct and union definitions to \a alignment. + */ +#define COMPILER_PACK_SET(alignment) COMPILER_PRAGMA(pack(alignment)) + +/** + * \def COMPILER_PACK_RESET() + * \brief Set default alignment for subsequent struct and union definitions. + */ +#define COMPILER_PACK_RESET() COMPILER_PRAGMA(pack()) + + +/** + * \brief Set aligned boundary. + */ +#if (defined __GNUC__) || (defined __CC_ARM) +# define COMPILER_ALIGNED(a) __attribute__((__aligned__(a))) +#elif (defined __ICCARM__) +# define COMPILER_ALIGNED(a) COMPILER_PRAGMA(data_alignment = a) +#endif + +/** + * \brief Set word-aligned boundary. + */ +#if (defined __GNUC__) || defined(__CC_ARM) +#define COMPILER_WORD_ALIGNED __attribute__((__aligned__(4))) +#elif (defined __ICCARM__) +#define COMPILER_WORD_ALIGNED COMPILER_PRAGMA(data_alignment = 4) +#endif + +/** + * \def __always_inline + * \brief The function should always be inlined. + * + * This annotation instructs the compiler to ignore its inlining + * heuristics and inline the function no matter how big it thinks it + * becomes. + */ +#if defined(__CC_ARM) +# define __always_inline __forceinline +#elif (defined __GNUC__) +# define __always_inline __attribute__((__always_inline__)) +#elif (defined __ICCARM__) +# define __always_inline _Pragma("inline=forced") +#endif + +/** + * \def __no_inline + * \brief The function should never be inlined + * + * This annotation instructs the compiler to ignore its inlining + * heuristics and not inline the function no matter how small it thinks it + * becomes. + */ +#if defined(__CC_ARM) +# define __no_inline __attribute__((noinline)) +#elif (defined __GNUC__) +# define __no_inline __attribute__((noinline)) +#elif (defined __ICCARM__) +# define __no_inline _Pragma("inline=never") +#endif + + +/** \brief This macro is used to test fatal errors. + * + * The macro tests if the expression is false. If it is, a fatal error is + * detected and the application hangs up. If \c TEST_SUITE_DEFINE_ASSERT_MACRO + * is defined, a unit test version of the macro is used, to allow execution + * of further tests after a false expression. + * + * \param[in] expr Expression to evaluate and supposed to be nonzero. + */ +#if defined(_ASSERT_ENABLE_) +# if defined(TEST_SUITE_DEFINE_ASSERT_MACRO) +# include "unit_test/suite.h" +# else +# undef TEST_SUITE_DEFINE_ASSERT_MACRO +# define Assert(expr) \ + {\ + if (!(expr)) asm("BKPT #0");\ + } +# endif +#else +# define Assert(expr) ((void) 0) +#endif + +/* Define WEAK attribute */ +#if defined ( __CC_ARM ) +# define WEAK __attribute__ ((weak)) +#elif defined ( __ICCARM__ ) +# define WEAK __weak +#elif defined ( __GNUC__ ) +# define WEAK __attribute__ ((weak)) +#endif + +/* Define NO_INIT attribute */ +#if defined ( __CC_ARM ) +# define NO_INIT __attribute__((zero_init)) +#elif defined ( __ICCARM__ ) +# define NO_INIT __no_init +#elif defined ( __GNUC__ ) +# define NO_INIT __attribute__((section(".no_init"))) +#endif + +#include "interrupt.h" + +/** \name Usual Types + * @{ */ +#ifndef __cplusplus +# if !defined(__bool_true_false_are_defined) +typedef unsigned char bool; +# endif +#endif +typedef uint16_t le16_t; +typedef uint16_t be16_t; +typedef uint32_t le32_t; +typedef uint32_t be32_t; +typedef uint32_t iram_size_t; +/** @} */ + +/** \name Aliasing Aggregate Types + * @{ */ + +/** 16-bit union. */ +typedef union +{ + int16_t s16; + uint16_t u16; + int8_t s8[2]; + uint8_t u8[2]; +} Union16; + +/** 32-bit union. */ +typedef union +{ + int32_t s32; + uint32_t u32; + int16_t s16[2]; + uint16_t u16[2]; + int8_t s8[4]; + uint8_t u8[4]; +} Union32; + +/** 64-bit union. */ +typedef union +{ + int64_t s64; + uint64_t u64; + int32_t s32[2]; + uint32_t u32[2]; + int16_t s16[4]; + uint16_t u16[4]; + int8_t s8[8]; + uint8_t u8[8]; +} Union64; + +/** Union of pointers to 64-, 32-, 16- and 8-bit unsigned integers. */ +typedef union +{ + int64_t *s64ptr; + uint64_t *u64ptr; + int32_t *s32ptr; + uint32_t *u32ptr; + int16_t *s16ptr; + uint16_t *u16ptr; + int8_t *s8ptr; + uint8_t *u8ptr; +} UnionPtr; + +/** Union of pointers to volatile 64-, 32-, 16- and 8-bit unsigned integers. */ +typedef union +{ + volatile int64_t *s64ptr; + volatile uint64_t *u64ptr; + volatile int32_t *s32ptr; + volatile uint32_t *u32ptr; + volatile int16_t *s16ptr; + volatile uint16_t *u16ptr; + volatile int8_t *s8ptr; + volatile uint8_t *u8ptr; +} UnionVPtr; + +/** Union of pointers to constant 64-, 32-, 16- and 8-bit unsigned integers. */ +typedef union +{ + const int64_t *s64ptr; + const uint64_t *u64ptr; + const int32_t *s32ptr; + const uint32_t *u32ptr; + const int16_t *s16ptr; + const uint16_t *u16ptr; + const int8_t *s8ptr; + const uint8_t *u8ptr; +} UnionCPtr; + +/** Union of pointers to constant volatile 64-, 32-, 16- and 8-bit unsigned integers. */ +typedef union +{ + const volatile int64_t *s64ptr; + const volatile uint64_t *u64ptr; + const volatile int32_t *s32ptr; + const volatile uint32_t *u32ptr; + const volatile int16_t *s16ptr; + const volatile uint16_t *u16ptr; + const volatile int8_t *s8ptr; + const volatile uint8_t *u8ptr; +} UnionCVPtr; + +/** Structure of pointers to 64-, 32-, 16- and 8-bit unsigned integers. */ +typedef struct +{ + int64_t *s64ptr; + uint64_t *u64ptr; + int32_t *s32ptr; + uint32_t *u32ptr; + int16_t *s16ptr; + uint16_t *u16ptr; + int8_t *s8ptr; + uint8_t *u8ptr; +} StructPtr; + +/** Structure of pointers to volatile 64-, 32-, 16- and 8-bit unsigned integers. */ +typedef struct +{ + volatile int64_t *s64ptr; + volatile uint64_t *u64ptr; + volatile int32_t *s32ptr; + volatile uint32_t *u32ptr; + volatile int16_t *s16ptr; + volatile uint16_t *u16ptr; + volatile int8_t *s8ptr; + volatile uint8_t *u8ptr; +} StructVPtr; + +/** Structure of pointers to constant 64-, 32-, 16- and 8-bit unsigned integers. */ +typedef struct +{ + const int64_t *s64ptr; + const uint64_t *u64ptr; + const int32_t *s32ptr; + const uint32_t *u32ptr; + const int16_t *s16ptr; + const uint16_t *u16ptr; + const int8_t *s8ptr; + const uint8_t *u8ptr; +} StructCPtr; + +/** Structure of pointers to constant volatile 64-, 32-, 16- and 8-bit unsigned integers. */ +typedef struct +{ + const volatile int64_t *s64ptr; + const volatile uint64_t *u64ptr; + const volatile int32_t *s32ptr; + const volatile uint32_t *u32ptr; + const volatile int16_t *s16ptr; + const volatile uint16_t *u16ptr; + const volatile int8_t *s8ptr; + const volatile uint8_t *u8ptr; +} StructCVPtr; + +/** @} */ + +#endif /* #ifndef __ASSEMBLY__ */ + +/** \name Usual Constants + * @{ */ +#define DISABLE 0 +#define ENABLE 1 + +#ifndef __cplusplus +# if !defined(__bool_true_false_are_defined) +# define false 0 +# define true 1 +# endif +#endif +/** @} */ + +#ifndef __ASSEMBLY__ + +/** \name Optimization Control + * @{ */ + +/** + * \def likely(exp) + * \brief The expression \a exp is likely to be true + */ +#if !defined(likely) || defined(__DOXYGEN__) +# define likely(exp) (exp) +#endif + +/** + * \def unlikely(exp) + * \brief The expression \a exp is unlikely to be true + */ +#if !defined(unlikely) || defined(__DOXYGEN__) +# define unlikely(exp) (exp) +#endif + +/** + * \def is_constant(exp) + * \brief Determine if an expression evaluates to a constant value. + * + * \param[in] exp Any expression + * + * \return true if \a exp is constant, false otherwise. + */ +#if (defined __GNUC__) || (defined __CC_ARM) +# define is_constant(exp) __builtin_constant_p(exp) +#else +# define is_constant(exp) (0) +#endif + +/** @} */ + +/** \name Bit-Field Handling + * @{ */ + +/** \brief Reads the bits of a value specified by a given bit-mask. + * + * \param[in] value Value to read bits from. + * \param[in] mask Bit-mask indicating bits to read. + * + * \return Read bits. + */ +#define Rd_bits( value, mask) ((value) & (mask)) + +/** \brief Writes the bits of a C lvalue specified by a given bit-mask. + * + * \param[in] lvalue C lvalue to write bits to. + * \param[in] mask Bit-mask indicating bits to write. + * \param[in] bits Bits to write. + * + * \return Resulting value with written bits. + */ +#define Wr_bits(lvalue, mask, bits) ((lvalue) = ((lvalue) & ~(mask)) |\ + ((bits ) & (mask))) + +/** \brief Tests the bits of a value specified by a given bit-mask. + * + * \param[in] value Value of which to test bits. + * \param[in] mask Bit-mask indicating bits to test. + * + * \return \c 1 if at least one of the tested bits is set, else \c 0. + */ +#define Tst_bits( value, mask) (Rd_bits(value, mask) != 0) + +/** \brief Clears the bits of a C lvalue specified by a given bit-mask. + * + * \param[in] lvalue C lvalue of which to clear bits. + * \param[in] mask Bit-mask indicating bits to clear. + * + * \return Resulting value with cleared bits. + */ +#define Clr_bits(lvalue, mask) ((lvalue) &= ~(mask)) + +/** \brief Sets the bits of a C lvalue specified by a given bit-mask. + * + * \param[in] lvalue C lvalue of which to set bits. + * \param[in] mask Bit-mask indicating bits to set. + * + * \return Resulting value with set bits. + */ +#define Set_bits(lvalue, mask) ((lvalue) |= (mask)) + +/** \brief Toggles the bits of a C lvalue specified by a given bit-mask. + * + * \param[in] lvalue C lvalue of which to toggle bits. + * \param[in] mask Bit-mask indicating bits to toggle. + * + * \return Resulting value with toggled bits. + */ +#define Tgl_bits(lvalue, mask) ((lvalue) ^= (mask)) + +/** \brief Reads the bit-field of a value specified by a given bit-mask. + * + * \param[in] value Value to read a bit-field from. + * \param[in] mask Bit-mask indicating the bit-field to read. + * + * \return Read bit-field. + */ +#define Rd_bitfield( value, mask) (Rd_bits( value, mask) >> ctz(mask)) + +/** \brief Writes the bit-field of a C lvalue specified by a given bit-mask. + * + * \param[in] lvalue C lvalue to write a bit-field to. + * \param[in] mask Bit-mask indicating the bit-field to write. + * \param[in] bitfield Bit-field to write. + * + * \return Resulting value with written bit-field. + */ +#define Wr_bitfield(lvalue, mask, bitfield) (Wr_bits(lvalue, mask, (uint32_t)(bitfield) << ctz(mask))) + +/** @} */ + + +/** \name Zero-Bit Counting + * + * Under GCC, __builtin_clz and __builtin_ctz behave like macros when + * applied to constant expressions (values known at compile time), so they are + * more optimized than the use of the corresponding assembly instructions and + * they can be used as constant expressions e.g. to initialize objects having + * static storage duration, and like the corresponding assembly instructions + * when applied to non-constant expressions (values unknown at compile time), so + * they are more optimized than an assembly periphrasis. Hence, clz and ctz + * ensure a possible and optimized behavior for both constant and non-constant + * expressions. + * + * @{ */ + +/** \brief Counts the leading zero bits of the given value considered as a 32-bit integer. + * + * \param[in] u Value of which to count the leading zero bits. + * + * \return The count of leading zero bits in \a u. + */ +#if (defined __GNUC__) || (defined __CC_ARM) +# define clz(u) ((u) ? __builtin_clz(u) : 32) +#else +# define clz(u) (((u) == 0) ? 32 : \ + ((u) & (1ul << 31)) ? 0 : \ + ((u) & (1ul << 30)) ? 1 : \ + ((u) & (1ul << 29)) ? 2 : \ + ((u) & (1ul << 28)) ? 3 : \ + ((u) & (1ul << 27)) ? 4 : \ + ((u) & (1ul << 26)) ? 5 : \ + ((u) & (1ul << 25)) ? 6 : \ + ((u) & (1ul << 24)) ? 7 : \ + ((u) & (1ul << 23)) ? 8 : \ + ((u) & (1ul << 22)) ? 9 : \ + ((u) & (1ul << 21)) ? 10 : \ + ((u) & (1ul << 20)) ? 11 : \ + ((u) & (1ul << 19)) ? 12 : \ + ((u) & (1ul << 18)) ? 13 : \ + ((u) & (1ul << 17)) ? 14 : \ + ((u) & (1ul << 16)) ? 15 : \ + ((u) & (1ul << 15)) ? 16 : \ + ((u) & (1ul << 14)) ? 17 : \ + ((u) & (1ul << 13)) ? 18 : \ + ((u) & (1ul << 12)) ? 19 : \ + ((u) & (1ul << 11)) ? 20 : \ + ((u) & (1ul << 10)) ? 21 : \ + ((u) & (1ul << 9)) ? 22 : \ + ((u) & (1ul << 8)) ? 23 : \ + ((u) & (1ul << 7)) ? 24 : \ + ((u) & (1ul << 6)) ? 25 : \ + ((u) & (1ul << 5)) ? 26 : \ + ((u) & (1ul << 4)) ? 27 : \ + ((u) & (1ul << 3)) ? 28 : \ + ((u) & (1ul << 2)) ? 29 : \ + ((u) & (1ul << 1)) ? 30 : \ + 31) +#endif + +/** \brief Counts the trailing zero bits of the given value considered as a 32-bit integer. + * + * \param[in] u Value of which to count the trailing zero bits. + * + * \return The count of trailing zero bits in \a u. + */ +#if (defined __GNUC__) || (defined __CC_ARM) +# define ctz(u) ((u) ? __builtin_ctz(u) : 32) +#else +# define ctz(u) ((u) & (1ul << 0) ? 0 : \ + (u) & (1ul << 1) ? 1 : \ + (u) & (1ul << 2) ? 2 : \ + (u) & (1ul << 3) ? 3 : \ + (u) & (1ul << 4) ? 4 : \ + (u) & (1ul << 5) ? 5 : \ + (u) & (1ul << 6) ? 6 : \ + (u) & (1ul << 7) ? 7 : \ + (u) & (1ul << 8) ? 8 : \ + (u) & (1ul << 9) ? 9 : \ + (u) & (1ul << 10) ? 10 : \ + (u) & (1ul << 11) ? 11 : \ + (u) & (1ul << 12) ? 12 : \ + (u) & (1ul << 13) ? 13 : \ + (u) & (1ul << 14) ? 14 : \ + (u) & (1ul << 15) ? 15 : \ + (u) & (1ul << 16) ? 16 : \ + (u) & (1ul << 17) ? 17 : \ + (u) & (1ul << 18) ? 18 : \ + (u) & (1ul << 19) ? 19 : \ + (u) & (1ul << 20) ? 20 : \ + (u) & (1ul << 21) ? 21 : \ + (u) & (1ul << 22) ? 22 : \ + (u) & (1ul << 23) ? 23 : \ + (u) & (1ul << 24) ? 24 : \ + (u) & (1ul << 25) ? 25 : \ + (u) & (1ul << 26) ? 26 : \ + (u) & (1ul << 27) ? 27 : \ + (u) & (1ul << 28) ? 28 : \ + (u) & (1ul << 29) ? 29 : \ + (u) & (1ul << 30) ? 30 : \ + (u) & (1ul << 31) ? 31 : \ + 32) +#endif + +/** @} */ + + +/** \name Bit Reversing + * @{ */ + +/** \brief Reverses the bits of \a u8. + * + * \param[in] u8 U8 of which to reverse the bits. + * + * \return Value resulting from \a u8 with reversed bits. + */ +#define bit_reverse8(u8) ((U8)(bit_reverse32((U8)(u8)) >> 24)) + +/** \brief Reverses the bits of \a u16. + * + * \param[in] u16 U16 of which to reverse the bits. + * + * \return Value resulting from \a u16 with reversed bits. + */ +#define bit_reverse16(u16) ((uint16_t)(bit_reverse32((uint16_t)(u16)) >> 16)) + +/** \brief Reverses the bits of \a u32. + * + * \param[in] u32 U32 of which to reverse the bits. + * + * \return Value resulting from \a u32 with reversed bits. + */ +#define bit_reverse32(u32) __RBIT(u32) + +/** \brief Reverses the bits of \a u64. + * + * \param[in] u64 U64 of which to reverse the bits. + * + * \return Value resulting from \a u64 with reversed bits. + */ +#define bit_reverse64(u64) ((uint64_t)(((uint64_t)bit_reverse32((uint64_t)(u64) >> 32)) |\ + ((uint64_t)bit_reverse32((uint64_t)(u64)) << 32))) + +/** @} */ + + +/** \name Alignment + * @{ */ + +/** \brief Tests alignment of the number \a val with the \a n boundary. + * + * \param[in] val Input value. + * \param[in] n Boundary. + * + * \return \c 1 if the number \a val is aligned with the \a n boundary, else \c 0. + */ +#define Test_align(val, n) (!Tst_bits( val, (n) - 1 ) ) + +/** \brief Gets alignment of the number \a val with respect to the \a n boundary. + * + * \param[in] val Input value. + * \param[in] n Boundary. + * + * \return Alignment of the number \a val with respect to the \a n boundary. + */ +#define Get_align(val, n) ( Rd_bits( val, (n) - 1 ) ) + +/** \brief Sets alignment of the lvalue number \a lval to \a alg with respect to the \a n boundary. + * + * \param[in] lval Input/output lvalue. + * \param[in] n Boundary. + * \param[in] alg Alignment. + * + * \return New value of \a lval resulting from its alignment set to \a alg with respect to the \a n boundary. + */ +#define Set_align(lval, n, alg) ( Wr_bits(lval, (n) - 1, alg) ) + +/** \brief Aligns the number \a val with the upper \a n boundary. + * + * \param[in] val Input value. + * \param[in] n Boundary. + * + * \return Value resulting from the number \a val aligned with the upper \a n boundary. + */ +#define Align_up( val, n) (((val) + ((n) - 1)) & ~((n) - 1)) + +/** \brief Aligns the number \a val with the lower \a n boundary. + * + * \param[in] val Input value. + * \param[in] n Boundary. + * + * \return Value resulting from the number \a val aligned with the lower \a n boundary. + */ +#define Align_down(val, n) ( (val) & ~((n) - 1)) + +/** @} */ + + +/** \name Mathematics + * + * The same considerations as for clz and ctz apply here but GCC does not + * provide built-in functions to access the assembly instructions abs, min and + * max and it does not produce them by itself in most cases, so two sets of + * macros are defined here: + * - Abs, Min and Max to apply to constant expressions (values known at + * compile time); + * - abs, min and max to apply to non-constant expressions (values unknown at + * compile time), abs is found in stdlib.h. + * + * @{ */ + +/** \brief Takes the absolute value of \a a. + * + * \param[in] a Input value. + * + * \return Absolute value of \a a. + * + * \note More optimized if only used with values known at compile time. + */ +#define Abs(a) (((a) < 0 ) ? -(a) : (a)) + +#ifndef __cplusplus +/** \brief Takes the minimal value of \a a and \a b. + * + * \param[in] a Input value. + * \param[in] b Input value. + * + * \return Minimal value of \a a and \a b. + * + * \note More optimized if only used with values known at compile time. + */ +#define Min(a, b) (((a) < (b)) ? (a) : (b)) + +/** \brief Takes the maximal value of \a a and \a b. + * + * \param[in] a Input value. + * \param[in] b Input value. + * + * \return Maximal value of \a a and \a b. + * + * \note More optimized if only used with values known at compile time. + */ +#define Max(a, b) (((a) > (b)) ? (a) : (b)) + +/** \brief Takes the minimal value of \a a and \a b. + * + * \param[in] a Input value. + * \param[in] b Input value. + * + * \return Minimal value of \a a and \a b. + * + * \note More optimized if only used with values unknown at compile time. + */ +#define min(a, b) Min(a, b) + +/** \brief Takes the maximal value of \a a and \a b. + * + * \param[in] a Input value. + * \param[in] b Input value. + * + * \return Maximal value of \a a and \a b. + * + * \note More optimized if only used with values unknown at compile time. + */ +#define max(a, b) Max(a, b) +#endif + +/** @} */ + + +/** \brief Calls the routine at address \a addr. + * + * It generates a long call opcode. + * + * For example, `Long_call(0x80000000)' generates a software reset on a UC3 if + * it is invoked from the CPU supervisor mode. + * + * \param[in] addr Address of the routine to call. + * + * \note It may be used as a long jump opcode in some special cases. + */ +#define Long_call(addr) ((*(void (*)(void))(addr))()) + + +/** \name MCU Endianism Handling + * ARM is MCU little endian. + * + * @{ */ +#define BE16(x) swap16(x) +#define LE16(x) (x) + +#define le16_to_cpu(x) (x) +#define cpu_to_le16(x) (x) +#define LE16_TO_CPU(x) (x) +#define CPU_TO_LE16(x) (x) + +#define be16_to_cpu(x) swap16(x) +#define cpu_to_be16(x) swap16(x) +#define BE16_TO_CPU(x) swap16(x) +#define CPU_TO_BE16(x) swap16(x) + +#define le32_to_cpu(x) (x) +#define cpu_to_le32(x) (x) +#define LE32_TO_CPU(x) (x) +#define CPU_TO_LE32(x) (x) + +#define be32_to_cpu(x) swap32(x) +#define cpu_to_be32(x) swap32(x) +#define BE32_TO_CPU(x) swap32(x) +#define CPU_TO_BE32(x) swap32(x) +/** @} */ + + +/** \name Endianism Conversion + * + * The same considerations as for clz and ctz apply here but GCC's + * __builtin_bswap_32 and __builtin_bswap_64 do not behave like macros when + * applied to constant expressions, so two sets of macros are defined here: + * - Swap16, Swap32 and Swap64 to apply to constant expressions (values known + * at compile time); + * - swap16, swap32 and swap64 to apply to non-constant expressions (values + * unknown at compile time). + * + * @{ */ + +/** \brief Toggles the endianism of \a u16 (by swapping its bytes). + * + * \param[in] u16 U16 of which to toggle the endianism. + * + * \return Value resulting from \a u16 with toggled endianism. + * + * \note More optimized if only used with values known at compile time. + */ +#define Swap16(u16) ((uint16_t)(((uint16_t)(u16) >> 8) |\ + ((uint16_t)(u16) << 8))) + +/** \brief Toggles the endianism of \a u32 (by swapping its bytes). + * + * \param[in] u32 U32 of which to toggle the endianism. + * + * \return Value resulting from \a u32 with toggled endianism. + * + * \note More optimized if only used with values known at compile time. + */ +#define Swap32(u32) ((uint32_t)(((uint32_t)Swap16((uint32_t)(u32) >> 16)) |\ + ((uint32_t)Swap16((uint32_t)(u32)) << 16))) + +/** \brief Toggles the endianism of \a u64 (by swapping its bytes). + * + * \param[in] u64 U64 of which to toggle the endianism. + * + * \return Value resulting from \a u64 with toggled endianism. + * + * \note More optimized if only used with values known at compile time. + */ +#define Swap64(u64) ((uint64_t)(((uint64_t)Swap32((uint64_t)(u64) >> 32)) |\ + ((uint64_t)Swap32((uint64_t)(u64)) << 32))) + +/** \brief Toggles the endianism of \a u16 (by swapping its bytes). + * + * \param[in] u16 U16 of which to toggle the endianism. + * + * \return Value resulting from \a u16 with toggled endianism. + * + * \note More optimized if only used with values unknown at compile time. + */ +#define swap16(u16) Swap16(u16) + +/** \brief Toggles the endianism of \a u32 (by swapping its bytes). + * + * \param[in] u32 U32 of which to toggle the endianism. + * + * \return Value resulting from \a u32 with toggled endianism. + * + * \note More optimized if only used with values unknown at compile time. + */ +#if (defined __GNUC__) +# define swap32(u32) ((uint32_t)__builtin_bswap32((uint32_t)(u32))) +#else +# define swap32(u32) Swap32(u32) +#endif + +/** \brief Toggles the endianism of \a u64 (by swapping its bytes). + * + * \param[in] u64 U64 of which to toggle the endianism. + * + * \return Value resulting from \a u64 with toggled endianism. + * + * \note More optimized if only used with values unknown at compile time. + */ +#if (defined __GNUC__) +# define swap64(u64) ((uint64_t)__builtin_bswap64((uint64_t)(u64))) +#else +# define swap64(u64) ((uint64_t)(((uint64_t)swap32((uint64_t)(u64) >> 32)) |\ + ((uint64_t)swap32((uint64_t)(u64)) << 32))) +#endif + +/** @} */ + + +/** \name Target Abstraction + * + * @{ */ + +#define _GLOBEXT_ extern /**< extern storage-class specifier. */ +#define _CONST_TYPE_ const /**< const type qualifier. */ +#define _MEM_TYPE_SLOW_ /**< Slow memory type. */ +#define _MEM_TYPE_MEDFAST_ /**< Fairly fast memory type. */ +#define _MEM_TYPE_FAST_ /**< Fast memory type. */ + +#define memcmp_ram2ram memcmp /**< Target-specific memcmp of RAM to RAM. */ +#define memcmp_code2ram memcmp /**< Target-specific memcmp of RAM to NVRAM. */ +#define memcpy_ram2ram memcpy /**< Target-specific memcpy from RAM to RAM. */ +#define memcpy_code2ram memcpy /**< Target-specific memcpy from NVRAM to RAM. */ + +/** @} */ + +/** + * \brief Calculate \f$ \left\lceil \frac{a}{b} \right\rceil \f$ using + * integer arithmetic. + * + * \param[in] a An integer + * \param[in] b Another integer + * + * \return (\a a / \a b) rounded up to the nearest integer. + */ +#define div_ceil(a, b) (((a) + (b) - 1) / (b)) + +#endif /* #ifndef __ASSEMBLY__ */ +#ifdef __ICCARM__ +/** \name Compiler Keywords + * + * Port of some keywords from GCC to IAR Embedded Workbench. + * + * @{ */ + +#define __asm__ asm +#define __inline__ inline +#define __volatile__ + +/** @} */ + +#endif + +#define FUNC_PTR void * +/** + * \def unused + * \brief Marking \a v as a unused parameter or value. + */ +#define unused(v) do { (void)(v); } while(0) + +/* Define RAMFUNC attribute */ +#if defined ( __CC_ARM ) /* Keil uVision 4 */ +# define RAMFUNC __attribute__ ((section(".ramfunc"))) +#elif defined ( __ICCARM__ ) /* IAR Ewarm 5.41+ */ +# define RAMFUNC __ramfunc +#elif defined ( __GNUC__ ) /* GCC CS3 2009q3-68 */ +# define RAMFUNC __attribute__ ((section(".ramfunc"))) +#endif + +/* Define OPTIMIZE_HIGH attribute */ +#if defined ( __CC_ARM ) /* Keil uVision 4 */ +# define OPTIMIZE_HIGH _Pragma("O3") +#elif defined ( __ICCARM__ ) /* IAR Ewarm 5.41+ */ +# define OPTIMIZE_HIGH _Pragma("optimize=high") +#elif defined ( __GNUC__ ) /* GCC CS3 2009q3-68 */ +# define OPTIMIZE_HIGH __attribute__((optimize("s"))) +#endif +#define PASS 0 +#define FAIL 1 +#define LOW 0 +#define HIGH 1 + +typedef int8_t S8 ; //!< 8-bit signed integer. +typedef uint8_t U8 ; //!< 8-bit unsigned integer. +typedef int16_t S16; //!< 16-bit signed integer. +typedef uint16_t U16; //!< 16-bit unsigned integer. +typedef int32_t S32; //!< 32-bit signed integer. +typedef uint32_t U32; //!< 32-bit unsigned integer. +typedef int64_t S64; //!< 64-bit signed integer. +typedef uint64_t U64; //!< 64-bit unsigned integer. +typedef float F32; //!< 32-bit floating-point number. +typedef double F64; //!< 64-bit floating-point number. + +#define MSB(u16) (((U8 *)&(u16))[1]) //!< Most significant byte of \a u16. +#define LSB(u16) (((U8 *)&(u16))[0]) //!< Least significant byte of \a u16. + +#define MSH(u32) (((U16 *)&(u32))[1]) //!< Most significant half-word of \a u32. +#define LSH(u32) (((U16 *)&(u32))[0]) //!< Least significant half-word of \a u32. +#define MSB0W(u32) (((U8 *)&(u32))[3]) //!< Most significant byte of 1st rank of \a u32. +#define MSB1W(u32) (((U8 *)&(u32))[2]) //!< Most significant byte of 2nd rank of \a u32. +#define MSB2W(u32) (((U8 *)&(u32))[1]) //!< Most significant byte of 3rd rank of \a u32. +#define MSB3W(u32) (((U8 *)&(u32))[0]) //!< Most significant byte of 4th rank of \a u32. +#define LSB3W(u32) MSB0W(u32) //!< Least significant byte of 4th rank of \a u32. +#define LSB2W(u32) MSB1W(u32) //!< Least significant byte of 3rd rank of \a u32. +#define LSB1W(u32) MSB2W(u32) //!< Least significant byte of 2nd rank of \a u32. +#define LSB0W(u32) MSB3W(u32) //!< Least significant byte of 1st rank of \a u32. + +#define MSW(u64) (((U32 *)&(u64))[1]) //!< Most significant word of \a u64. +#define LSW(u64) (((U32 *)&(u64))[0]) //!< Least significant word of \a u64. +#define MSH0(u64) (((U16 *)&(u64))[3]) //!< Most significant half-word of 1st rank of \a u64. +#define MSH1(u64) (((U16 *)&(u64))[2]) //!< Most significant half-word of 2nd rank of \a u64. +#define MSH2(u64) (((U16 *)&(u64))[1]) //!< Most significant half-word of 3rd rank of \a u64. +#define MSH3(u64) (((U16 *)&(u64))[0]) //!< Most significant half-word of 4th rank of \a u64. +#define LSH3(u64) MSH0(u64) //!< Least significant half-word of 4th rank of \a u64. +#define LSH2(u64) MSH1(u64) //!< Least significant half-word of 3rd rank of \a u64. +#define LSH1(u64) MSH2(u64) //!< Least significant half-word of 2nd rank of \a u64. +#define LSH0(u64) MSH3(u64) //!< Least significant half-word of 1st rank of \a u64. +#define MSB0D(u64) (((U8 *)&(u64))[7]) //!< Most significant byte of 1st rank of \a u64. +#define MSB1D(u64) (((U8 *)&(u64))[6]) //!< Most significant byte of 2nd rank of \a u64. +#define MSB2D(u64) (((U8 *)&(u64))[5]) //!< Most significant byte of 3rd rank of \a u64. +#define MSB3D(u64) (((U8 *)&(u64))[4]) //!< Most significant byte of 4th rank of \a u64. +#define MSB4D(u64) (((U8 *)&(u64))[3]) //!< Most significant byte of 5th rank of \a u64. +#define MSB5D(u64) (((U8 *)&(u64))[2]) //!< Most significant byte of 6th rank of \a u64. +#define MSB6D(u64) (((U8 *)&(u64))[1]) //!< Most significant byte of 7th rank of \a u64. +#define MSB7D(u64) (((U8 *)&(u64))[0]) //!< Most significant byte of 8th rank of \a u64. +#define LSB7D(u64) MSB0D(u64) //!< Least significant byte of 8th rank of \a u64. +#define LSB6D(u64) MSB1D(u64) //!< Least significant byte of 7th rank of \a u64. +#define LSB5D(u64) MSB2D(u64) //!< Least significant byte of 6th rank of \a u64. +#define LSB4D(u64) MSB3D(u64) //!< Least significant byte of 5th rank of \a u64. +#define LSB3D(u64) MSB4D(u64) //!< Least significant byte of 4th rank of \a u64. +#define LSB2D(u64) MSB5D(u64) //!< Least significant byte of 3rd rank of \a u64. +#define LSB1D(u64) MSB6D(u64) //!< Least significant byte of 2nd rank of \a u64. +#define LSB0D(u64) MSB7D(u64) //!< Least significant byte of 1st rank of \a u64. + +#define LSB0(u32) LSB0W(u32) //!< Least significant byte of 1st rank of \a u32. +#define LSB1(u32) LSB1W(u32) //!< Least significant byte of 2nd rank of \a u32. +#define LSB2(u32) LSB2W(u32) //!< Least significant byte of 3rd rank of \a u32. +#define LSB3(u32) LSB3W(u32) //!< Least significant byte of 4th rank of \a u32. +#define MSB3(u32) MSB3W(u32) //!< Most significant byte of 4th rank of \a u32. +#define MSB2(u32) MSB2W(u32) //!< Most significant byte of 3rd rank of \a u32. +#define MSB1(u32) MSB1W(u32) //!< Most significant byte of 2nd rank of \a u32. +#define MSB0(u32) MSB0W(u32) //!< Most significant byte of 1st rank of \a u32. + +#if defined(__ICCARM__) +#define SHORTENUM __packed +#elif defined(__GNUC__) +#define SHORTENUM __attribute__((packed)) +#endif + +/* No operation */ +#if defined(__ICCARM__) +#define nop() __no_operation() +#elif defined(__GNUC__) +#define nop() __NOP() +#endif + +#define FLASH_DECLARE(x) const x +#define FLASH_EXTERN(x) extern const x +#define PGM_READ_BYTE(x) *(x) +#define PGM_READ_WORD(x) *(x) +#define MEMCPY_ENDIAN memcpy +#define PGM_READ_BLOCK(dst, src, len) memcpy((dst), (src), (len)) + +/*Defines the Flash Storage for the request and response of MAC*/ +#define CMD_ID_OCTET (0) + +/* Converting of values from CPU endian to little endian. */ +#define CPU_ENDIAN_TO_LE16(x) (x) +#define CPU_ENDIAN_TO_LE32(x) (x) +#define CPU_ENDIAN_TO_LE64(x) (x) + +/* Converting of values from little endian to CPU endian. */ +#define LE16_TO_CPU_ENDIAN(x) (x) +#define LE32_TO_CPU_ENDIAN(x) (x) +#define LE64_TO_CPU_ENDIAN(x) (x) + +/* Converting of constants from little endian to CPU endian. */ +#define CLE16_TO_CPU_ENDIAN(x) (x) +#define CLE32_TO_CPU_ENDIAN(x) (x) +#define CLE64_TO_CPU_ENDIAN(x) (x) + +/* Converting of constants from CPU endian to little endian. */ +#define CCPU_ENDIAN_TO_LE16(x) (x) +#define CCPU_ENDIAN_TO_LE32(x) (x) +#define CCPU_ENDIAN_TO_LE64(x) (x) + +#define ADDR_COPY_DST_SRC_16(dst, src) ((dst) = (src)) +#define ADDR_COPY_DST_SRC_64(dst, src) ((dst) = (src)) + +/** + * @brief Converts a 64-Bit value into a 8 Byte array + * + * @param[in] value 64-Bit value + * @param[out] data Pointer to the 8 Byte array to be updated with 64-Bit value + * @ingroup apiPalApi + */ +static inline void convert_64_bit_to_byte_array(uint64_t value, uint8_t *data) +{ + uint8_t index = 0; + + while (index < 8) + { + data[index++] = value & 0xFF; + value = value >> 8; + } +} + +/** + * @brief Converts a 16-Bit value into a 2 Byte array + * + * @param[in] value 16-Bit value + * @param[out] data Pointer to the 2 Byte array to be updated with 16-Bit value + * @ingroup apiPalApi + */ +static inline void convert_16_bit_to_byte_array(uint16_t value, uint8_t *data) +{ + data[0] = value & 0xFF; + data[1] = (value >> 8) & 0xFF; +} + +/* Converts a 16-Bit value into a 2 Byte array */ +static inline void convert_spec_16_bit_to_byte_array(uint16_t value, uint8_t *data) +{ + data[0] = value & 0xFF; + data[1] = (value >> 8) & 0xFF; +} + +/* Converts a 16-Bit value into a 2 Byte array */ +static inline void convert_16_bit_to_byte_address(uint16_t value, uint8_t *data) +{ + data[0] = value & 0xFF; + data[1] = (value >> 8) & 0xFF; +} + +/* + * @brief Converts a 2 Byte array into a 16-Bit value + * + * @param data Specifies the pointer to the 2 Byte array + * + * @return 16-Bit value + * @ingroup apiPalApi + */ +static inline uint16_t convert_byte_array_to_16_bit(uint8_t *data) +{ + return (data[0] | ((uint16_t)data[1] << 8)); +} + +/* Converts a 4 Byte array into a 32-Bit value */ +static inline uint32_t convert_byte_array_to_32_bit(uint8_t *data) +{ + union + { + uint32_t u32; + uint8_t u8[4]; + }long_addr; + uint8_t index; + for (index = 0; index < 4; index++) + { + long_addr.u8[index] = *data++; + } + return long_addr.u32; +} + +/** + * @brief Converts a 8 Byte array into a 64-Bit value + * + * @param data Specifies the pointer to the 8 Byte array + * + * @return 64-Bit value + * @ingroup apiPalApi + */ +static inline uint64_t convert_byte_array_to_64_bit(uint8_t *data) +{ + union + { + uint64_t u64; + uint8_t u8[8]; + } long_addr; + + uint8_t index; + + for (index = 0; index < 8; index++) + { + long_addr.u8[index] = *data++; + } + + return long_addr.u64; +} + +/** @} */ + +#endif /* UTILS_COMPILER_H_INCLUDED */ diff --git a/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/utils/header_files/io.h b/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/utils/header_files/io.h new file mode 100644 index 0000000..73e73a3 --- /dev/null +++ b/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/utils/header_files/io.h @@ -0,0 +1,115 @@ +/** + * \file + * + * \brief Arch file for SAM0. + * + * This file defines common SAM0 series. + * + * Copyright (c) 2012-2018 Microchip Technology Inc. and its subsidiaries. + * + * \asf_license_start + * + * \page License + * + * Subject to your compliance with these terms, you may use Microchip + * software and any derivatives exclusively with Microchip products. + * It is your responsibility to comply with third party license terms applicable + * to your use of third party software (including open source software) that + * may accompany Microchip software. + * + * THIS SOFTWARE IS SUPPLIED BY MICROCHIP "AS IS". NO WARRANTIES, + * WHETHER EXPRESS, IMPLIED OR STATUTORY, APPLY TO THIS SOFTWARE, + * INCLUDING ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, + * AND FITNESS FOR A PARTICULAR PURPOSE. IN NO EVENT WILL MICROCHIP BE + * LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL OR CONSEQUENTIAL + * LOSS, DAMAGE, COST OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE + * SOFTWARE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE + * POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT + * ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY + * RELATED TO THIS SOFTWARE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, + * THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THIS SOFTWARE. + * + * \asf_license_stop + * + */ +/* + * Support and FAQ: visit Microchip Support + */ + +#ifndef _SAM_IO_ +#define _SAM_IO_ + +#include +#include +#include + +/* SAM D20 family */ +#if (SAMD20) +# include "samd20.h" +#endif + +#if (SAMD21) +# include "samd21.h" +#endif + +#if (SAMR21) +# include "samr21.h" +#endif + +#if (SAMD09) +# include "samd09.h" +#endif + +#if (SAMD10) +# include "samd10.h" +#endif + +#if (SAMD11) +# include "samd11.h" +#endif + +#if (SAML21) +# include "saml21.h" +#endif + +#if (SAMR30) +# include "samr30.h" +#endif + +#if (SAMR34) +# include "samr34.h" +#endif + +#if (SAMR35) +# include "samr35.h" +#endif + +#if (SAML22) +# include "saml22.h" +#endif + +#if (SAMDA1) +# include "samda1.h" +#endif + +#if (SAMC20) +# include "samc20.h" +#endif + +#if (SAMC21) +# include "samc21.h" +#endif + +#if (SAMHA1) +# include "samha1.h" +#endif + +#if (SAMHA0) +# include "samha0.h" +#endif + +#if (SAMB11) +# include "samb11.h" +#endif + +#endif /* _SAM_IO_ */ diff --git a/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/utils/linker_scripts/samd21/gcc/samd21j18a_flash.ld b/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/utils/linker_scripts/samd21/gcc/samd21j18a_flash.ld new file mode 100644 index 0000000..17395a3 --- /dev/null +++ b/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/utils/linker_scripts/samd21/gcc/samd21j18a_flash.ld @@ -0,0 +1,157 @@ +/** + * \file + * + * \brief Linker script for running in internal FLASH on the SAMD21J18A + * + * Copyright (c) 2014-2018 Microchip Technology Inc. and its subsidiaries. + * + * \asf_license_start + * + * \page License + * + * Redistribution and use in source and binary forms, with or without + * modification, are permitted provided that the following conditions are met: + * + * 1. Redistributions of source code must retain the above copyright notice, + * this list of conditions and the following disclaimer. + * + * 2. Redistributions in binary form must reproduce the above copyright notice, + * this list of conditions and the following disclaimer in the documentation + * and/or other materials provided with the distribution. + * + * 3. The name of Atmel may not be used to endorse or promote products derived + * from this software without specific prior written permission. + * + * 4. This software may only be redistributed and used in connection with an + * Atmel microcontroller product. + * + * THIS SOFTWARE IS PROVIDED BY ATMEL "AS IS" AND ANY EXPRESS OR IMPLIED + * WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF + * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT ARE + * EXPRESSLY AND SPECIFICALLY DISCLAIMED. IN NO EVENT SHALL ATMEL BE LIABLE FOR + * ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL + * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS + * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) + * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, + * STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN + * ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE + * POSSIBILITY OF SUCH DAMAGE. + * + * \asf_license_stop + * + */ + + +OUTPUT_FORMAT("elf32-littlearm", "elf32-littlearm", "elf32-littlearm") +OUTPUT_ARCH(arm) +SEARCH_DIR(.) + +/* Memory Spaces Definitions */ +MEMORY +{ + rom (rx) : ORIGIN = 0x00000000, LENGTH = 0x00040000 + ram (rwx) : ORIGIN = 0x20000000, LENGTH = 0x00008000 +} + +/* The stack size used by the application. NOTE: you need to adjust according to your application. */ +STACK_SIZE = DEFINED(STACK_SIZE) ? STACK_SIZE : DEFINED(__stack_size__) ? __stack_size__ : 0x2000; + +/* Section Definitions */ +SECTIONS +{ + .text : + { + . = ALIGN(4); + _sfixed = .; + KEEP(*(.vectors .vectors.*)) + *(.text .text.* .gnu.linkonce.t.*) + *(.glue_7t) *(.glue_7) + *(.rodata .rodata* .gnu.linkonce.r.*) + *(.ARM.extab* .gnu.linkonce.armextab.*) + + /* Support C constructors, and C destructors in both user code + and the C library. This also provides support for C++ code. */ + . = ALIGN(4); + KEEP(*(.init)) + . = ALIGN(4); + __preinit_array_start = .; + KEEP (*(.preinit_array)) + __preinit_array_end = .; + + . = ALIGN(4); + __init_array_start = .; + KEEP (*(SORT(.init_array.*))) + KEEP (*(.init_array)) + __init_array_end = .; + + . = ALIGN(4); + KEEP (*crtbegin.o(.ctors)) + KEEP (*(EXCLUDE_FILE (*crtend.o) .ctors)) + KEEP (*(SORT(.ctors.*))) + KEEP (*crtend.o(.ctors)) + + . = ALIGN(4); + KEEP(*(.fini)) + + . = ALIGN(4); + __fini_array_start = .; + KEEP (*(.fini_array)) + KEEP (*(SORT(.fini_array.*))) + __fini_array_end = .; + + KEEP (*crtbegin.o(.dtors)) + KEEP (*(EXCLUDE_FILE (*crtend.o) .dtors)) + KEEP (*(SORT(.dtors.*))) + KEEP (*crtend.o(.dtors)) + + . = ALIGN(4); + _efixed = .; /* End of text section */ + } > rom + + /* .ARM.exidx is sorted, so has to go in its own output section. */ + PROVIDE_HIDDEN (__exidx_start = .); + .ARM.exidx : + { + *(.ARM.exidx* .gnu.linkonce.armexidx.*) + } > rom + PROVIDE_HIDDEN (__exidx_end = .); + + . = ALIGN(4); + _etext = .; + + .relocate : AT (_etext) + { + . = ALIGN(4); + _srelocate = .; + *(.ramfunc .ramfunc.*); + *(.data .data.*); + . = ALIGN(4); + _erelocate = .; + } > ram + + /* .bss section which is used for uninitialized data */ + .bss (NOLOAD) : + { + . = ALIGN(4); + _sbss = . ; + _szero = .; + *(.bss .bss.*) + *(COMMON) + . = ALIGN(4); + _ebss = . ; + _ezero = .; + } > ram + + /* stack section */ + .stack (NOLOAD): + { + . = ALIGN(8); + _sstack = .; + . = . + STACK_SIZE; + . = ALIGN(8); + _estack = .; + } > ram + + . = ALIGN(4); + _end = . ; +} diff --git a/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/utils/make/Makefile.sam.in b/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/utils/make/Makefile.sam.in new file mode 100644 index 0000000..f72b845 --- /dev/null +++ b/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/utils/make/Makefile.sam.in @@ -0,0 +1,492 @@ +# List of available make goals: +# +# all Default target, builds the project +# clean Clean up the project +# rebuild Rebuild the project +# debug_flash Builds the project and debug in flash +# debug_sram Builds the project and debug in sram +# +# doc Build the documentation +# cleandoc Clean up the documentation +# rebuilddoc Rebuild the documentation +# +# \file +# +# Copyright (c) 2011 - 2018 Microchip Technology Inc. and its subsidiaries. +# +# \asf_license_start +# +# \page License +# +# Subject to your compliance with these terms, you may use Microchip +# software and any derivatives exclusively with Microchip products. +# It is your responsibility to comply with third party license terms applicable +# to your use of third party software (including open source software) that +# may accompany Microchip software. +# +# THIS SOFTWARE IS SUPPLIED BY MICROCHIP "AS IS". NO WARRANTIES, +# WHETHER EXPRESS, IMPLIED OR STATUTORY, APPLY TO THIS SOFTWARE, +# INCLUDING ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, +# AND FITNESS FOR A PARTICULAR PURPOSE. IN NO EVENT WILL MICROCHIP BE +# LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL OR CONSEQUENTIAL +# LOSS, DAMAGE, COST OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE +# SOFTWARE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE +# POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT +# ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY +# RELATED TO THIS SOFTWARE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, +# THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THIS SOFTWARE. +# +# \asf_license_stop +# + +# Include the config.mk file from the current working path, e.g., where the +# user called make. +include config.mk + +# Tool to use to generate documentation from the source code +DOCGEN ?= doxygen + +# Look for source files relative to the top-level source directory +VPATH := $(PRJ_PATH) + +# Output target file +project_type := $(PROJECT_TYPE) + +# Output target file +ifeq ($(project_type),flash) +target := $(TARGET_FLASH) +linker_script := $(PRJ_PATH)/$(LINKER_SCRIPT_FLASH) +debug_script := $(PRJ_PATH)/$(DEBUG_SCRIPT_FLASH) +else +target := $(TARGET_SRAM) +linker_script := $(PRJ_PATH)/$(LINKER_SCRIPT_SRAM) +debug_script := $(PRJ_PATH)/$(DEBUG_SCRIPT_SRAM) +endif + +# Output project name (target name minus suffix) +project := $(basename $(target)) + +# Output target file (typically ELF or static library) +ifeq ($(suffix $(target)),.a) +target_type := lib +else +ifeq ($(suffix $(target)),.elf) +target_type := elf +else +$(error "Target type $(target_type) is not supported") +endif +endif + +# Allow override of operating system detection. The user can add OS=Linux or +# OS=Windows on the command line to explicit set the host OS. +# +# This allows to work around broken uname utility on certain systems. +ifdef OS + ifeq ($(strip $(OS)), Linux) + os_type := Linux + endif + ifeq ($(strip $(OS)), Windows) + os_type := windows32_64 + endif +endif + +os_type ?= $(strip $(shell uname)) + +ifeq ($(os_type),windows32) +os := Windows +else +ifeq ($(os_type),windows64) +os := Windows +else +ifeq ($(os_type),windows32_64) +os ?= Windows +else +ifeq ($(os_type),) +os := Windows +else +# Default to Linux style operating system. Both Cygwin and mingw are fully +# compatible (for this Makefile) with Linux. +os := Linux +endif +endif +endif +endif + +# Output documentation directory and configuration file. +docdir := ../doxygen/html +doccfg := ../doxygen/doxyfile.doxygen + +CROSS ?= arm-none-eabi- +AR := $(CROSS)ar +AS := $(CROSS)as +CC := $(CROSS)gcc +CPP := $(CROSS)gcc -E +CXX := $(CROSS)g++ +LD := $(CROSS)g++ +NM := $(CROSS)nm +OBJCOPY := $(CROSS)objcopy +OBJDUMP := $(CROSS)objdump +SIZE := $(CROSS)size +GDB := $(CROSS)gdb + +RM := rm +ifeq ($(os),Windows) +RMDIR := rmdir /S /Q +else +RMDIR := rmdir -p --ignore-fail-on-non-empty +endif + +# On Windows, we need to override the shell to force the use of cmd.exe +ifeq ($(os),Windows) +SHELL := cmd +endif + +# Strings for beautifying output +MSG_CLEAN_FILES = "RM *.o *.d" +MSG_CLEAN_DIRS = "RMDIR $(strip $(clean-dirs))" +MSG_CLEAN_DOC = "RMDIR $(docdir)" +MSG_MKDIR = "MKDIR $(dir $@)" + +MSG_INFO = "INFO " +MSG_PREBUILD = "PREBUILD $(PREBUILD_CMD)" +MSG_POSTBUILD = "POSTBUILD $(POSTBUILD_CMD)" + +MSG_ARCHIVING = "AR $@" +MSG_ASSEMBLING = "AS $@" +MSG_BINARY_IMAGE = "OBJCOPY $@" +MSG_COMPILING = "CC $@" +MSG_COMPILING_CXX = "CXX $@" +MSG_EXTENDED_LISTING = "OBJDUMP $@" +MSG_IHEX_IMAGE = "OBJCOPY $@" +MSG_LINKING = "LN $@" +MSG_PREPROCESSING = "CPP $@" +MSG_SIZE = "SIZE $@" +MSG_SYMBOL_TABLE = "NM $@" + +MSG_GENERATING_DOC = "DOXYGEN $(docdir)" + +# Don't use make's built-in rules and variables +MAKEFLAGS += -rR + +# Don't print 'Entering directory ...' +MAKEFLAGS += --no-print-directory + +# Function for reversing the order of a list +reverse = $(if $(1),$(call reverse,$(wordlist 2,$(words $(1)),$(1)))) $(firstword $(1)) + +# Hide command output by default, but allow the user to override this +# by adding V=1 on the command line. +# +# This is inspired by the Kbuild system used by the Linux kernel. +ifdef V + ifeq ("$(origin V)", "command line") + VERBOSE = $(V) + endif +endif +ifndef VERBOSE + VERBOSE = 0 +endif + +ifeq ($(VERBOSE), 1) + Q = +else + Q = @ +endif + +arflags-gnu-y := $(ARFLAGS) +asflags-gnu-y := $(ASFLAGS) +cflags-gnu-y := $(CFLAGS) +cxxflags-gnu-y := $(CXXFLAGS) +cppflags-gnu-y := $(CPPFLAGS) +cpuflags-gnu-y := +dbgflags-gnu-y := $(DBGFLAGS) +libflags-gnu-y := $(foreach LIB,$(LIBS),-l$(LIB)) +ldflags-gnu-y := $(LDFLAGS) +flashflags-gnu-y := +clean-files := +clean-dirs := + +clean-files += $(wildcard $(target) $(project).map) +clean-files += $(wildcard $(project).hex $(project).bin) +clean-files += $(wildcard $(project).lss $(project).sym) +clean-files += $(wildcard $(build)) + +# Use pipes instead of temporary files for communication between processes +cflags-gnu-y += -pipe +asflags-gnu-y += -pipe +ldflags-gnu-y += -pipe + +# Archiver flags. +arflags-gnu-y += rcs + +# Always enable warnings. And be very careful about implicit +# declarations. +cflags-gnu-y += -Wall -Wstrict-prototypes -Wmissing-prototypes +cflags-gnu-y += -Werror-implicit-function-declaration +cxxflags-gnu-y += -Wall +# IAR doesn't allow arithmetic on void pointers, so warn about that. +cflags-gnu-y += -Wpointer-arith +cxxflags-gnu-y += -Wpointer-arith + +# Preprocessor flags. +cppflags-gnu-y += $(foreach INC,$(addprefix $(PRJ_PATH)/,$(INC_PATH)),-I$(INC)) +asflags-gnu-y += $(foreach INC,$(addprefix $(PRJ_PATH)/,$(INC_PATH)),'-Wa,-I$(INC)') + +# CPU specific flags. +cpuflags-gnu-y += -mcpu=$(ARCH) -mthumb -D=__$(PART)__ + +# Dependency file flags. +depflags = -MD -MP -MQ $@ + +# Debug specific flags. +ifdef BUILD_DEBUG_LEVEL +dbgflags-gnu-y += -g$(BUILD_DEBUG_LEVEL) +else +dbgflags-gnu-y += -g3 +endif + +# Optimization specific flags. +ifdef BUILD_OPTIMIZATION +optflags-gnu-y = -O$(BUILD_OPTIMIZATION) +else +optflags-gnu-y = $(OPTIMIZATION) +endif + +# Always preprocess assembler files. +asflags-gnu-y += -x assembler-with-cpp +# Compile C files using the GNU99 standard. +cflags-gnu-y += -std=gnu99 +# Compile C++ files using the GNU++98 standard. +cxxflags-gnu-y += -std=gnu++98 + +# Don't use strict aliasing (very common in embedded applications). +cflags-gnu-y += -fno-strict-aliasing +cxxflags-gnu-y += -fno-strict-aliasing + +# Separate each function and data into its own separate section to allow +# garbage collection of unused sections. +cflags-gnu-y += -ffunction-sections -fdata-sections +cxxflags-gnu-y += -ffunction-sections -fdata-sections + +# Various cflags. +cflags-gnu-y += -Wchar-subscripts -Wcomment -Wformat=2 -Wimplicit-int +cflags-gnu-y += -Wmain -Wparentheses +cflags-gnu-y += -Wsequence-point -Wreturn-type -Wswitch -Wtrigraphs -Wunused +cflags-gnu-y += -Wuninitialized -Wunknown-pragmas -Wfloat-equal -Wundef +cflags-gnu-y += -Wshadow -Wbad-function-cast -Wwrite-strings +cflags-gnu-y += -Wsign-compare -Waggregate-return +cflags-gnu-y += -Wmissing-declarations +cflags-gnu-y += -Wformat -Wmissing-format-attribute -Wno-deprecated-declarations +cflags-gnu-y += -Wpacked -Wredundant-decls -Wnested-externs -Wlong-long +cflags-gnu-y += -Wunreachable-code +cflags-gnu-y += -Wcast-align +cflags-gnu-y += --param max-inline-insns-single=500 + +# To reduce application size use only integer printf function. +cflags-gnu-y += -Dprintf=iprintf + +# Use newlib-nano to reduce application size +ldflags-gnu-y += --specs=nano.specs + +# Garbage collect unreferred sections when linking. +ldflags-gnu-y += -Wl,--gc-sections + +# Use the linker script if provided by the project. +ifneq ($(strip $(linker_script)),) +ldflags-gnu-y += -Wl,-T $(linker_script) +endif + +# Output a link map file and a cross reference table +ldflags-gnu-y += -Wl,-Map=$(project).map,--cref + +# Add library search paths relative to the top level directory. +ldflags-gnu-y += $(foreach _LIB_PATH,$(addprefix $(PRJ_PATH)/,$(LIB_PATH)),-L$(_LIB_PATH)) + +a_flags = $(cpuflags-gnu-y) $(depflags) $(cppflags-gnu-y) $(asflags-gnu-y) -D__ASSEMBLY__ +c_flags = $(cpuflags-gnu-y) $(dbgflags-gnu-y) $(depflags) $(optflags-gnu-y) $(cppflags-gnu-y) $(cflags-gnu-y) +cxx_flags= $(cpuflags-gnu-y) $(dbgflags-gnu-y) $(depflags) $(optflags-gnu-y) $(cppflags-gnu-y) $(cxxflags-gnu-y) +l_flags = -Wl,--entry=Reset_Handler -Wl,--cref $(cpuflags-gnu-y) $(optflags-gnu-y) $(ldflags-gnu-y) +ar_flags = $(arflags-gnu-y) + +# Source files list and part informations must already be included before +# running this makefile + +# If a custom build directory is specified, use it -- force trailing / in directory name. +ifdef BUILD_DIR + build-dir := $(dir $(BUILD_DIR))$(if $(notdir $(BUILD_DIR)),$(notdir $(BUILD_DIR))/) +else + build-dir = +endif + +# Create object files list from source files list. +obj-y := $(addprefix $(build-dir), $(addsuffix .o,$(basename $(CSRCS) $(ASSRCS)))) +# Create dependency files list from source files list. +dep-files := $(wildcard $(foreach f,$(obj-y),$(basename $(f)).d)) + +clean-files += $(wildcard $(obj-y)) +clean-files += $(dep-files) + +clean-dirs += $(call reverse,$(sort $(wildcard $(dir $(obj-y))))) + +# Default target. +.PHONY: all +ifeq ($(project_type),all) +all: + $(MAKE) all PROJECT_TYPE=flash + $(MAKE) all PROJECT_TYPE=sram +else +ifeq ($(target_type),lib) +all: $(target) $(project).lss $(project).sym +else +ifeq ($(target_type),elf) +all: prebuild $(target) $(project).lss $(project).sym $(project).hex $(project).bin postbuild +endif +endif +endif + +prebuild: +ifneq ($(strip $(PREBUILD_CMD)),) + @echo $(MSG_PREBUILD) + $(Q)$(PREBUILD_CMD) +endif + +postbuild: +ifneq ($(strip $(POSTBUILD_CMD)),) + @echo $(MSG_POSTBUILD) + $(Q)$(POSTBUILD_CMD) +endif + +# Clean up the project. +.PHONY: clean +clean: + @$(if $(strip $(clean-files)),echo $(MSG_CLEAN_FILES)) + $(if $(strip $(clean-files)),$(Q)$(RM) $(clean-files),) + @$(if $(strip $(clean-dirs)),echo $(MSG_CLEAN_DIRS)) +# Remove created directories, and make sure we only remove existing +# directories, since recursive rmdir might help us a bit on the way. +ifeq ($(os),Windows) + $(Q)$(if $(strip $(clean-dirs)), \ + $(RMDIR) $(strip $(subst /,\,$(clean-dirs)))) +else + $(Q)$(if $(strip $(clean-dirs)), \ + for directory in $(strip $(clean-dirs)); do \ + if [ -d "$$directory" ]; then \ + $(RMDIR) $$directory; \ + fi \ + done \ + ) +endif + +# Rebuild the project. +.PHONY: rebuild +rebuild: clean all + +# Debug the project in flash. +.PHONY: debug_flash +debug_flash: all + $(GDB) -x "$(PRJ_PATH)/$(DEBUG_SCRIPT_FLASH)" -ex "reset" -readnow -se $(TARGET_FLASH) + +# Debug the project in sram. +.PHONY: debug_sram +debug_sram: all + $(GDB) -x "$(PRJ_PATH)/$(DEBUG_SCRIPT_SRAM)" -ex "reset" -readnow -se $(TARGET_SRAM) + +.PHONY: objfiles +objfiles: $(obj-y) + +# Create object files from C source files. +$(build-dir)%.o: %.c $(MAKEFILE_PATH) config.mk + $(Q)test -d $(dir $@) || echo $(MSG_MKDIR) +ifeq ($(os),Windows) + $(Q)test -d $(patsubst %/,%,$(dir $@)) || mkdir $(subst /,\,$(dir $@)) +else + $(Q)test -d $(dir $@) || mkdir -p $(dir $@) +endif + @echo $(MSG_COMPILING) + $(Q)$(CC) $(c_flags) -c $< -o $@ + +# Create object files from C++ source files. +$(build-dir)%.o: %.cpp $(MAKEFILE_PATH) config.mk + $(Q)test -d $(dir $@) || echo $(MSG_MKDIR) +ifeq ($(os),Windows) + $(Q)test -d $(patsubst %/,%,$(dir $@)) || mkdir $(subst /,\,$(dir $@)) +else + $(Q)test -d $(dir $@) || mkdir -p $(dir $@) +endif + @echo $(MSG_COMPILING_CXX) + $(Q)$(CXX) $(cxx_flags) -c $< -o $@ + +# Preprocess and assemble: create object files from assembler source files. +$(build-dir)%.o: %.S $(MAKEFILE_PATH) config.mk + $(Q)test -d $(dir $@) || echo $(MSG_MKDIR) +ifeq ($(os),Windows) + $(Q)test -d $(patsubst %/,%,$(dir $@)) || mkdir $(subst /,\,$(dir $@)) +else + $(Q)test -d $(dir $@) || mkdir -p $(dir $@) +endif + @echo $(MSG_ASSEMBLING) + $(Q)$(CC) $(a_flags) -c $< -o $@ + +# Include all dependency files to add depedency to all header files in use. +include $(dep-files) + +ifeq ($(target_type),lib) +# Archive object files into an archive +$(target): $(MAKEFILE_PATH) config.mk $(obj-y) + @echo $(MSG_ARCHIVING) + $(Q)$(AR) $(ar_flags) $@ $(obj-y) + @echo $(MSG_SIZE) + $(Q)$(SIZE) -Bxt $@ +else +ifeq ($(target_type),elf) +# Link the object files into an ELF file. Also make sure the target is rebuilt +# if the common Makefile.sam.in or project config.mk is changed. +$(target): $(linker_script) $(MAKEFILE_PATH) config.mk $(obj-y) + @echo $(MSG_LINKING) + $(Q)$(LD) $(l_flags) $(obj-y) $(libflags-gnu-y) -o $@ + @echo $(MSG_SIZE) + $(Q)$(SIZE) -Ax $@ + $(Q)$(SIZE) -Bx $@ +endif +endif + +# Create extended function listing from target output file. +%.lss: $(target) + @echo $(MSG_EXTENDED_LISTING) + $(Q)$(OBJDUMP) -h -S $< > $@ + +# Create symbol table from target output file. +%.sym: $(target) + @echo $(MSG_SYMBOL_TABLE) + $(Q)$(NM) -n $< > $@ + +# Create Intel HEX image from ELF output file. +%.hex: $(target) + @echo $(MSG_IHEX_IMAGE) + $(Q)$(OBJCOPY) -O ihex $(flashflags-gnu-y) $< $@ + +# Create binary image from ELF output file. +%.bin: $(target) + @echo $(MSG_BINARY_IMAGE) + $(Q)$(OBJCOPY) -O binary $< $@ + +# Provide information about the detected host operating system. +.SECONDARY: info-os +info-os: + @echo $(MSG_INFO)$(os) build host detected + +# Build Doxygen generated documentation. +.PHONY: doc +doc: + @echo $(MSG_GENERATING_DOC) + $(Q)cd $(dir $(doccfg)) && $(DOCGEN) $(notdir $(doccfg)) + +# Clean Doxygen generated documentation. +.PHONY: cleandoc +cleandoc: + @$(if $(wildcard $(docdir)),echo $(MSG_CLEAN_DOC)) + $(Q)$(if $(wildcard $(docdir)),$(RM) --recursive $(docdir)) + +# Rebuild the Doxygen generated documentation. +.PHONY: rebuilddoc +rebuilddoc: cleandoc doc diff --git a/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/utils/preprocessor/mrecursion.h b/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/utils/preprocessor/mrecursion.h new file mode 100644 index 0000000..6e6a1d2 --- /dev/null +++ b/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/utils/preprocessor/mrecursion.h @@ -0,0 +1,588 @@ +/** + * \file + * + * \brief Preprocessor macro recursion utils. + * + * Copyright (c) 2013-2018 Microchip Technology Inc. and its subsidiaries. + * + * \asf_license_start + * + * \page License + * + * Subject to your compliance with these terms, you may use Microchip + * software and any derivatives exclusively with Microchip products. + * It is your responsibility to comply with third party license terms applicable + * to your use of third party software (including open source software) that + * may accompany Microchip software. + * + * THIS SOFTWARE IS SUPPLIED BY MICROCHIP "AS IS". NO WARRANTIES, + * WHETHER EXPRESS, IMPLIED OR STATUTORY, APPLY TO THIS SOFTWARE, + * INCLUDING ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, + * AND FITNESS FOR A PARTICULAR PURPOSE. IN NO EVENT WILL MICROCHIP BE + * LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL OR CONSEQUENTIAL + * LOSS, DAMAGE, COST OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE + * SOFTWARE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE + * POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT + * ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY + * RELATED TO THIS SOFTWARE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, + * THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THIS SOFTWARE. + * + * \asf_license_stop + * + */ +/* + * Support and FAQ: visit Microchip Support + */ + +#ifndef _MRECURSION_H_ +#define _MRECURSION_H_ + +/** + * \defgroup group_sam0_utils_mrecursion Preprocessor - Macro Recursion + * + * \ingroup group_sam0_utils + * + * @{ + */ + +#include "preprocessor.h" + +#define DEC_256 255 +#define DEC_255 254 +#define DEC_254 253 +#define DEC_253 252 +#define DEC_252 251 +#define DEC_251 250 +#define DEC_250 249 +#define DEC_249 248 +#define DEC_248 247 +#define DEC_247 246 +#define DEC_246 245 +#define DEC_245 244 +#define DEC_244 243 +#define DEC_243 242 +#define DEC_242 241 +#define DEC_241 240 +#define DEC_240 239 +#define DEC_239 238 +#define DEC_238 237 +#define DEC_237 236 +#define DEC_236 235 +#define DEC_235 234 +#define DEC_234 233 +#define DEC_233 232 +#define DEC_232 231 +#define DEC_231 230 +#define DEC_230 229 +#define DEC_229 228 +#define DEC_228 227 +#define DEC_227 226 +#define DEC_226 225 +#define DEC_225 224 +#define DEC_224 223 +#define DEC_223 222 +#define DEC_222 221 +#define DEC_221 220 +#define DEC_220 219 +#define DEC_219 218 +#define DEC_218 217 +#define DEC_217 216 +#define DEC_216 215 +#define DEC_215 214 +#define DEC_214 213 +#define DEC_213 212 +#define DEC_212 211 +#define DEC_211 210 +#define DEC_210 209 +#define DEC_209 208 +#define DEC_208 207 +#define DEC_207 206 +#define DEC_206 205 +#define DEC_205 204 +#define DEC_204 203 +#define DEC_203 202 +#define DEC_202 201 +#define DEC_201 200 +#define DEC_200 199 +#define DEC_199 198 +#define DEC_198 197 +#define DEC_197 196 +#define DEC_196 195 +#define DEC_195 194 +#define DEC_194 193 +#define DEC_193 192 +#define DEC_192 191 +#define DEC_191 190 +#define DEC_190 189 +#define DEC_189 188 +#define DEC_188 187 +#define DEC_187 186 +#define DEC_186 185 +#define DEC_185 184 +#define DEC_184 183 +#define DEC_183 182 +#define DEC_182 181 +#define DEC_181 180 +#define DEC_180 179 +#define DEC_179 178 +#define DEC_178 177 +#define DEC_177 176 +#define DEC_176 175 +#define DEC_175 174 +#define DEC_174 173 +#define DEC_173 172 +#define DEC_172 171 +#define DEC_171 170 +#define DEC_170 169 +#define DEC_169 168 +#define DEC_168 167 +#define DEC_167 166 +#define DEC_166 165 +#define DEC_165 164 +#define DEC_164 163 +#define DEC_163 162 +#define DEC_162 161 +#define DEC_161 160 +#define DEC_160 159 +#define DEC_159 158 +#define DEC_158 157 +#define DEC_157 156 +#define DEC_156 155 +#define DEC_155 154 +#define DEC_154 153 +#define DEC_153 152 +#define DEC_152 151 +#define DEC_151 150 +#define DEC_150 149 +#define DEC_149 148 +#define DEC_148 147 +#define DEC_147 146 +#define DEC_146 145 +#define DEC_145 144 +#define DEC_144 143 +#define DEC_143 142 +#define DEC_142 141 +#define DEC_141 140 +#define DEC_140 139 +#define DEC_139 138 +#define DEC_138 137 +#define DEC_137 136 +#define DEC_136 135 +#define DEC_135 134 +#define DEC_134 133 +#define DEC_133 132 +#define DEC_132 131 +#define DEC_131 130 +#define DEC_130 129 +#define DEC_129 128 +#define DEC_128 127 +#define DEC_127 126 +#define DEC_126 125 +#define DEC_125 124 +#define DEC_124 123 +#define DEC_123 122 +#define DEC_122 121 +#define DEC_121 120 +#define DEC_120 119 +#define DEC_119 118 +#define DEC_118 117 +#define DEC_117 116 +#define DEC_116 115 +#define DEC_115 114 +#define DEC_114 113 +#define DEC_113 112 +#define DEC_112 111 +#define DEC_111 110 +#define DEC_110 109 +#define DEC_109 108 +#define DEC_108 107 +#define DEC_107 106 +#define DEC_106 105 +#define DEC_105 104 +#define DEC_104 103 +#define DEC_103 102 +#define DEC_102 101 +#define DEC_101 100 +#define DEC_100 99 +#define DEC_99 98 +#define DEC_98 97 +#define DEC_97 96 +#define DEC_96 95 +#define DEC_95 94 +#define DEC_94 93 +#define DEC_93 92 +#define DEC_92 91 +#define DEC_91 90 +#define DEC_90 89 +#define DEC_89 88 +#define DEC_88 87 +#define DEC_87 86 +#define DEC_86 85 +#define DEC_85 84 +#define DEC_84 83 +#define DEC_83 82 +#define DEC_82 81 +#define DEC_81 80 +#define DEC_80 79 +#define DEC_79 78 +#define DEC_78 77 +#define DEC_77 76 +#define DEC_76 75 +#define DEC_75 74 +#define DEC_74 73 +#define DEC_73 72 +#define DEC_72 71 +#define DEC_71 70 +#define DEC_70 69 +#define DEC_69 68 +#define DEC_68 67 +#define DEC_67 66 +#define DEC_66 65 +#define DEC_65 64 +#define DEC_64 63 +#define DEC_63 62 +#define DEC_62 61 +#define DEC_61 60 +#define DEC_60 59 +#define DEC_59 58 +#define DEC_58 57 +#define DEC_57 56 +#define DEC_56 55 +#define DEC_55 54 +#define DEC_54 53 +#define DEC_53 52 +#define DEC_52 51 +#define DEC_51 50 +#define DEC_50 49 +#define DEC_49 48 +#define DEC_48 47 +#define DEC_47 46 +#define DEC_46 45 +#define DEC_45 44 +#define DEC_44 43 +#define DEC_43 42 +#define DEC_42 41 +#define DEC_41 40 +#define DEC_40 39 +#define DEC_39 38 +#define DEC_38 37 +#define DEC_37 36 +#define DEC_36 35 +#define DEC_35 34 +#define DEC_34 33 +#define DEC_33 32 +#define DEC_32 31 +#define DEC_31 30 +#define DEC_30 29 +#define DEC_29 28 +#define DEC_28 27 +#define DEC_27 26 +#define DEC_26 25 +#define DEC_25 24 +#define DEC_24 23 +#define DEC_23 22 +#define DEC_22 21 +#define DEC_21 20 +#define DEC_20 19 +#define DEC_19 18 +#define DEC_18 17 +#define DEC_17 16 +#define DEC_16 15 +#define DEC_15 14 +#define DEC_14 13 +#define DEC_13 12 +#define DEC_12 11 +#define DEC_11 10 +#define DEC_10 9 +#define DEC_9 8 +#define DEC_8 7 +#define DEC_7 6 +#define DEC_6 5 +#define DEC_5 4 +#define DEC_4 3 +#define DEC_3 2 +#define DEC_2 1 +#define DEC_1 0 +#define DEC_(n) DEC_##n + + +/** Maximal number of repetitions supported by MRECURSION. */ +#define MRECURSION_LIMIT 256 + +/** \brief Macro recursion. + * + * This macro represents a horizontal repetition construct. + * + * \param[in] count The number of repetitious calls to macro. Valid values + * range from 0 to MRECURSION_LIMIT. + * \param[in] macro A binary operation of the form macro(data, n). This macro + * is expanded by MRECURSION with the current repetition number + * and the auxiliary data argument. + * \param[in] data A recursive threshold, building on this to decline by times + * defined with param count. + * + * \return macro(data-count+1,0) macro(data-count+2,1)...macro(data,count-1) + */ +#define MRECURSION(count, macro, data) TPASTE2(MRECURSION, count) (macro, data) + +#define MRECURSION0( macro, data) +#define MRECURSION1( macro, data) MRECURSION0( macro, DEC_(data)) macro(data, 0) +#define MRECURSION2( macro, data) MRECURSION1( macro, DEC_(data)) macro(data, 1) +#define MRECURSION3( macro, data) MRECURSION2( macro, DEC_(data)) macro(data, 2) +#define MRECURSION4( macro, data) MRECURSION3( macro, DEC_(data)) macro(data, 3) +#define MRECURSION5( macro, data) MRECURSION4( macro, DEC_(data)) macro(data, 4) +#define MRECURSION6( macro, data) MRECURSION5( macro, DEC_(data)) macro(data, 5) +#define MRECURSION7( macro, data) MRECURSION6( macro, DEC_(data)) macro(data, 6) +#define MRECURSION8( macro, data) MRECURSION7( macro, DEC_(data)) macro(data, 7) +#define MRECURSION9( macro, data) MRECURSION8( macro, DEC_(data)) macro(data, 8) +#define MRECURSION10( macro, data) MRECURSION9( macro, DEC_(data)) macro(data, 9) +#define MRECURSION11( macro, data) MRECURSION10( macro, DEC_(data)) macro(data, 10) +#define MRECURSION12( macro, data) MRECURSION11( macro, DEC_(data)) macro(data, 11) +#define MRECURSION13( macro, data) MRECURSION12( macro, DEC_(data)) macro(data, 12) +#define MRECURSION14( macro, data) MRECURSION13( macro, DEC_(data)) macro(data, 13) +#define MRECURSION15( macro, data) MRECURSION14( macro, DEC_(data)) macro(data, 14) +#define MRECURSION16( macro, data) MRECURSION15( macro, DEC_(data)) macro(data, 15) +#define MRECURSION17( macro, data) MRECURSION16( macro, DEC_(data)) macro(data, 16) +#define MRECURSION18( macro, data) MRECURSION17( macro, DEC_(data)) macro(data, 17) +#define MRECURSION19( macro, data) MRECURSION18( macro, DEC_(data)) macro(data, 18) +#define MRECURSION20( macro, data) MRECURSION19( macro, DEC_(data)) macro(data, 19) +#define MRECURSION21( macro, data) MRECURSION20( macro, DEC_(data)) macro(data, 20) +#define MRECURSION22( macro, data) MRECURSION21( macro, DEC_(data)) macro(data, 21) +#define MRECURSION23( macro, data) MRECURSION22( macro, DEC_(data)) macro(data, 22) +#define MRECURSION24( macro, data) MRECURSION23( macro, DEC_(data)) macro(data, 23) +#define MRECURSION25( macro, data) MRECURSION24( macro, DEC_(data)) macro(data, 24) +#define MRECURSION26( macro, data) MRECURSION25( macro, DEC_(data)) macro(data, 25) +#define MRECURSION27( macro, data) MRECURSION26( macro, DEC_(data)) macro(data, 26) +#define MRECURSION28( macro, data) MRECURSION27( macro, DEC_(data)) macro(data, 27) +#define MRECURSION29( macro, data) MRECURSION28( macro, DEC_(data)) macro(data, 28) +#define MRECURSION30( macro, data) MRECURSION29( macro, DEC_(data)) macro(data, 29) +#define MRECURSION31( macro, data) MRECURSION30( macro, DEC_(data)) macro(data, 30) +#define MRECURSION32( macro, data) MRECURSION31( macro, DEC_(data)) macro(data, 31) +#define MRECURSION33( macro, data) MRECURSION32( macro, DEC_(data)) macro(data, 32) +#define MRECURSION34( macro, data) MRECURSION33( macro, DEC_(data)) macro(data, 33) +#define MRECURSION35( macro, data) MRECURSION34( macro, DEC_(data)) macro(data, 34) +#define MRECURSION36( macro, data) MRECURSION35( macro, DEC_(data)) macro(data, 35) +#define MRECURSION37( macro, data) MRECURSION36( macro, DEC_(data)) macro(data, 36) +#define MRECURSION38( macro, data) MRECURSION37( macro, DEC_(data)) macro(data, 37) +#define MRECURSION39( macro, data) MRECURSION38( macro, DEC_(data)) macro(data, 38) +#define MRECURSION40( macro, data) MRECURSION39( macro, DEC_(data)) macro(data, 39) +#define MRECURSION41( macro, data) MRECURSION40( macro, DEC_(data)) macro(data, 40) +#define MRECURSION42( macro, data) MRECURSION41( macro, DEC_(data)) macro(data, 41) +#define MRECURSION43( macro, data) MRECURSION42( macro, DEC_(data)) macro(data, 42) +#define MRECURSION44( macro, data) MRECURSION43( macro, DEC_(data)) macro(data, 43) +#define MRECURSION45( macro, data) MRECURSION44( macro, DEC_(data)) macro(data, 44) +#define MRECURSION46( macro, data) MRECURSION45( macro, DEC_(data)) macro(data, 45) +#define MRECURSION47( macro, data) MRECURSION46( macro, DEC_(data)) macro(data, 46) +#define MRECURSION48( macro, data) MRECURSION47( macro, DEC_(data)) macro(data, 47) +#define MRECURSION49( macro, data) MRECURSION48( macro, DEC_(data)) macro(data, 48) +#define MRECURSION50( macro, data) MRECURSION49( macro, DEC_(data)) macro(data, 49) +#define MRECURSION51( macro, data) MRECURSION50( macro, DEC_(data)) macro(data, 50) +#define MRECURSION52( macro, data) MRECURSION51( macro, DEC_(data)) macro(data, 51) +#define MRECURSION53( macro, data) MRECURSION52( macro, DEC_(data)) macro(data, 52) +#define MRECURSION54( macro, data) MRECURSION53( macro, DEC_(data)) macro(data, 53) +#define MRECURSION55( macro, data) MRECURSION54( macro, DEC_(data)) macro(data, 54) +#define MRECURSION56( macro, data) MRECURSION55( macro, DEC_(data)) macro(data, 55) +#define MRECURSION57( macro, data) MRECURSION56( macro, DEC_(data)) macro(data, 56) +#define MRECURSION58( macro, data) MRECURSION57( macro, DEC_(data)) macro(data, 57) +#define MRECURSION59( macro, data) MRECURSION58( macro, DEC_(data)) macro(data, 58) +#define MRECURSION60( macro, data) MRECURSION59( macro, DEC_(data)) macro(data, 59) +#define MRECURSION61( macro, data) MRECURSION60( macro, DEC_(data)) macro(data, 60) +#define MRECURSION62( macro, data) MRECURSION61( macro, DEC_(data)) macro(data, 61) +#define MRECURSION63( macro, data) MRECURSION62( macro, DEC_(data)) macro(data, 62) +#define MRECURSION64( macro, data) MRECURSION63( macro, DEC_(data)) macro(data, 63) +#define MRECURSION65( macro, data) MRECURSION64( macro, DEC_(data)) macro(data, 64) +#define MRECURSION66( macro, data) MRECURSION65( macro, DEC_(data)) macro(data, 65) +#define MRECURSION67( macro, data) MRECURSION66( macro, DEC_(data)) macro(data, 66) +#define MRECURSION68( macro, data) MRECURSION67( macro, DEC_(data)) macro(data, 67) +#define MRECURSION69( macro, data) MRECURSION68( macro, DEC_(data)) macro(data, 68) +#define MRECURSION70( macro, data) MRECURSION69( macro, DEC_(data)) macro(data, 69) +#define MRECURSION71( macro, data) MRECURSION70( macro, DEC_(data)) macro(data, 70) +#define MRECURSION72( macro, data) MRECURSION71( macro, DEC_(data)) macro(data, 71) +#define MRECURSION73( macro, data) MRECURSION72( macro, DEC_(data)) macro(data, 72) +#define MRECURSION74( macro, data) MRECURSION73( macro, DEC_(data)) macro(data, 73) +#define MRECURSION75( macro, data) MRECURSION74( macro, DEC_(data)) macro(data, 74) +#define MRECURSION76( macro, data) MRECURSION75( macro, DEC_(data)) macro(data, 75) +#define MRECURSION77( macro, data) MRECURSION76( macro, DEC_(data)) macro(data, 76) +#define MRECURSION78( macro, data) MRECURSION77( macro, DEC_(data)) macro(data, 77) +#define MRECURSION79( macro, data) MRECURSION78( macro, DEC_(data)) macro(data, 78) +#define MRECURSION80( macro, data) MRECURSION79( macro, DEC_(data)) macro(data, 79) +#define MRECURSION81( macro, data) MRECURSION80( macro, DEC_(data)) macro(data, 80) +#define MRECURSION82( macro, data) MRECURSION81( macro, DEC_(data)) macro(data, 81) +#define MRECURSION83( macro, data) MRECURSION82( macro, DEC_(data)) macro(data, 82) +#define MRECURSION84( macro, data) MRECURSION83( macro, DEC_(data)) macro(data, 83) +#define MRECURSION85( macro, data) MRECURSION84( macro, DEC_(data)) macro(data, 84) +#define MRECURSION86( macro, data) MRECURSION85( macro, DEC_(data)) macro(data, 85) +#define MRECURSION87( macro, data) MRECURSION86( macro, DEC_(data)) macro(data, 86) +#define MRECURSION88( macro, data) MRECURSION87( macro, DEC_(data)) macro(data, 87) +#define MRECURSION89( macro, data) MRECURSION88( macro, DEC_(data)) macro(data, 88) +#define MRECURSION90( macro, data) MRECURSION89( macro, DEC_(data)) macro(data, 89) +#define MRECURSION91( macro, data) MRECURSION90( macro, DEC_(data)) macro(data, 90) +#define MRECURSION92( macro, data) MRECURSION91( macro, DEC_(data)) macro(data, 91) +#define MRECURSION93( macro, data) MRECURSION92( macro, DEC_(data)) macro(data, 92) +#define MRECURSION94( macro, data) MRECURSION93( macro, DEC_(data)) macro(data, 93) +#define MRECURSION95( macro, data) MRECURSION94( macro, DEC_(data)) macro(data, 94) +#define MRECURSION96( macro, data) MRECURSION95( macro, DEC_(data)) macro(data, 95) +#define MRECURSION97( macro, data) MRECURSION96( macro, DEC_(data)) macro(data, 96) +#define MRECURSION98( macro, data) MRECURSION97( macro, DEC_(data)) macro(data, 97) +#define MRECURSION99( macro, data) MRECURSION98( macro, DEC_(data)) macro(data, 98) +#define MRECURSION100(macro, data) MRECURSION99( macro, DEC_(data)) macro(data, 99) +#define MRECURSION101(macro, data) MRECURSION100( macro, DEC_(data)) macro(data, 100) +#define MRECURSION102(macro, data) MRECURSION101( macro, DEC_(data)) macro(data, 101) +#define MRECURSION103(macro, data) MRECURSION102( macro, DEC_(data)) macro(data, 102) +#define MRECURSION104(macro, data) MRECURSION103( macro, DEC_(data)) macro(data, 103) +#define MRECURSION105(macro, data) MRECURSION104( macro, DEC_(data)) macro(data, 104) +#define MRECURSION106(macro, data) MRECURSION105( macro, DEC_(data)) macro(data, 105) +#define MRECURSION107(macro, data) MRECURSION106( macro, DEC_(data)) macro(data, 106) +#define MRECURSION108(macro, data) MRECURSION107( macro, DEC_(data)) macro(data, 107) +#define MRECURSION109(macro, data) MRECURSION108( macro, DEC_(data)) macro(data, 108) +#define MRECURSION110(macro, data) MRECURSION109( macro, DEC_(data)) macro(data, 109) +#define MRECURSION111(macro, data) MRECURSION110( macro, DEC_(data)) macro(data, 110) +#define MRECURSION112(macro, data) MRECURSION111( macro, DEC_(data)) macro(data, 111) +#define MRECURSION113(macro, data) MRECURSION112( macro, DEC_(data)) macro(data, 112) +#define MRECURSION114(macro, data) MRECURSION113( macro, DEC_(data)) macro(data, 113) +#define MRECURSION115(macro, data) MRECURSION114( macro, DEC_(data)) macro(data, 114) +#define MRECURSION116(macro, data) MRECURSION115( macro, DEC_(data)) macro(data, 115) +#define MRECURSION117(macro, data) MRECURSION116( macro, DEC_(data)) macro(data, 116) +#define MRECURSION118(macro, data) MRECURSION117( macro, DEC_(data)) macro(data, 117) +#define MRECURSION119(macro, data) MRECURSION118( macro, DEC_(data)) macro(data, 118) +#define MRECURSION120(macro, data) MRECURSION119( macro, DEC_(data)) macro(data, 119) +#define MRECURSION121(macro, data) MRECURSION120( macro, DEC_(data)) macro(data, 120) +#define MRECURSION122(macro, data) MRECURSION121( macro, DEC_(data)) macro(data, 121) +#define MRECURSION123(macro, data) MRECURSION122( macro, DEC_(data)) macro(data, 122) +#define MRECURSION124(macro, data) MRECURSION123( macro, DEC_(data)) macro(data, 123) +#define MRECURSION125(macro, data) MRECURSION124( macro, DEC_(data)) macro(data, 124) +#define MRECURSION126(macro, data) MRECURSION125( macro, DEC_(data)) macro(data, 125) +#define MRECURSION127(macro, data) MRECURSION126( macro, DEC_(data)) macro(data, 126) +#define MRECURSION128(macro, data) MRECURSION127( macro, DEC_(data)) macro(data, 127) +#define MRECURSION129(macro, data) MRECURSION128( macro, DEC_(data)) macro(data, 128) +#define MRECURSION130(macro, data) MRECURSION129( macro, DEC_(data)) macro(data, 129) +#define MRECURSION131(macro, data) MRECURSION130( macro, DEC_(data)) macro(data, 130) +#define MRECURSION132(macro, data) MRECURSION131( macro, DEC_(data)) macro(data, 131) +#define MRECURSION133(macro, data) MRECURSION132( macro, DEC_(data)) macro(data, 132) +#define MRECURSION134(macro, data) MRECURSION133( macro, DEC_(data)) macro(data, 133) +#define MRECURSION135(macro, data) MRECURSION134( macro, DEC_(data)) macro(data, 134) +#define MRECURSION136(macro, data) MRECURSION135( macro, DEC_(data)) macro(data, 135) +#define MRECURSION137(macro, data) MRECURSION136( macro, DEC_(data)) macro(data, 136) +#define MRECURSION138(macro, data) MRECURSION137( macro, DEC_(data)) macro(data, 137) +#define MRECURSION139(macro, data) MRECURSION138( macro, DEC_(data)) macro(data, 138) +#define MRECURSION140(macro, data) MRECURSION139( macro, DEC_(data)) macro(data, 139) +#define MRECURSION141(macro, data) MRECURSION140( macro, DEC_(data)) macro(data, 140) +#define MRECURSION142(macro, data) MRECURSION141( macro, DEC_(data)) macro(data, 141) +#define MRECURSION143(macro, data) MRECURSION142( macro, DEC_(data)) macro(data, 142) +#define MRECURSION144(macro, data) MRECURSION143( macro, DEC_(data)) macro(data, 143) +#define MRECURSION145(macro, data) MRECURSION144( macro, DEC_(data)) macro(data, 144) +#define MRECURSION146(macro, data) MRECURSION145( macro, DEC_(data)) macro(data, 145) +#define MRECURSION147(macro, data) MRECURSION146( macro, DEC_(data)) macro(data, 146) +#define MRECURSION148(macro, data) MRECURSION147( macro, DEC_(data)) macro(data, 147) +#define MRECURSION149(macro, data) MRECURSION148( macro, DEC_(data)) macro(data, 148) +#define MRECURSION150(macro, data) MRECURSION149( macro, DEC_(data)) macro(data, 149) +#define MRECURSION151(macro, data) MRECURSION150( macro, DEC_(data)) macro(data, 150) +#define MRECURSION152(macro, data) MRECURSION151( macro, DEC_(data)) macro(data, 151) +#define MRECURSION153(macro, data) MRECURSION152( macro, DEC_(data)) macro(data, 152) +#define MRECURSION154(macro, data) MRECURSION153( macro, DEC_(data)) macro(data, 153) +#define MRECURSION155(macro, data) MRECURSION154( macro, DEC_(data)) macro(data, 154) +#define MRECURSION156(macro, data) MRECURSION155( macro, DEC_(data)) macro(data, 155) +#define MRECURSION157(macro, data) MRECURSION156( macro, DEC_(data)) macro(data, 156) +#define MRECURSION158(macro, data) MRECURSION157( macro, DEC_(data)) macro(data, 157) +#define MRECURSION159(macro, data) MRECURSION158( macro, DEC_(data)) macro(data, 158) +#define MRECURSION160(macro, data) MRECURSION159( macro, DEC_(data)) macro(data, 159) +#define MRECURSION161(macro, data) MRECURSION160( macro, DEC_(data)) macro(data, 160) +#define MRECURSION162(macro, data) MRECURSION161( macro, DEC_(data)) macro(data, 161) +#define MRECURSION163(macro, data) MRECURSION162( macro, DEC_(data)) macro(data, 162) +#define MRECURSION164(macro, data) MRECURSION163( macro, DEC_(data)) macro(data, 163) +#define MRECURSION165(macro, data) MRECURSION164( macro, DEC_(data)) macro(data, 164) +#define MRECURSION166(macro, data) MRECURSION165( macro, DEC_(data)) macro(data, 165) +#define MRECURSION167(macro, data) MRECURSION166( macro, DEC_(data)) macro(data, 166) +#define MRECURSION168(macro, data) MRECURSION167( macro, DEC_(data)) macro(data, 167) +#define MRECURSION169(macro, data) MRECURSION168( macro, DEC_(data)) macro(data, 168) +#define MRECURSION170(macro, data) MRECURSION169( macro, DEC_(data)) macro(data, 169) +#define MRECURSION171(macro, data) MRECURSION170( macro, DEC_(data)) macro(data, 170) +#define MRECURSION172(macro, data) MRECURSION171( macro, DEC_(data)) macro(data, 171) +#define MRECURSION173(macro, data) MRECURSION172( macro, DEC_(data)) macro(data, 172) +#define MRECURSION174(macro, data) MRECURSION173( macro, DEC_(data)) macro(data, 173) +#define MRECURSION175(macro, data) MRECURSION174( macro, DEC_(data)) macro(data, 174) +#define MRECURSION176(macro, data) MRECURSION175( macro, DEC_(data)) macro(data, 175) +#define MRECURSION177(macro, data) MRECURSION176( macro, DEC_(data)) macro(data, 176) +#define MRECURSION178(macro, data) MRECURSION177( macro, DEC_(data)) macro(data, 177) +#define MRECURSION179(macro, data) MRECURSION178( macro, DEC_(data)) macro(data, 178) +#define MRECURSION180(macro, data) MRECURSION179( macro, DEC_(data)) macro(data, 179) +#define MRECURSION181(macro, data) MRECURSION180( macro, DEC_(data)) macro(data, 180) +#define MRECURSION182(macro, data) MRECURSION181( macro, DEC_(data)) macro(data, 181) +#define MRECURSION183(macro, data) MRECURSION182( macro, DEC_(data)) macro(data, 182) +#define MRECURSION184(macro, data) MRECURSION183( macro, DEC_(data)) macro(data, 183) +#define MRECURSION185(macro, data) MRECURSION184( macro, DEC_(data)) macro(data, 184) +#define MRECURSION186(macro, data) MRECURSION185( macro, DEC_(data)) macro(data, 185) +#define MRECURSION187(macro, data) MRECURSION186( macro, DEC_(data)) macro(data, 186) +#define MRECURSION188(macro, data) MRECURSION187( macro, DEC_(data)) macro(data, 187) +#define MRECURSION189(macro, data) MRECURSION188( macro, DEC_(data)) macro(data, 188) +#define MRECURSION190(macro, data) MRECURSION189( macro, DEC_(data)) macro(data, 189) +#define MRECURSION191(macro, data) MRECURSION190( macro, DEC_(data)) macro(data, 190) +#define MRECURSION192(macro, data) MRECURSION191( macro, DEC_(data)) macro(data, 191) +#define MRECURSION193(macro, data) MRECURSION192( macro, DEC_(data)) macro(data, 192) +#define MRECURSION194(macro, data) MRECURSION193( macro, DEC_(data)) macro(data, 193) +#define MRECURSION195(macro, data) MRECURSION194( macro, DEC_(data)) macro(data, 194) +#define MRECURSION196(macro, data) MRECURSION195( macro, DEC_(data)) macro(data, 195) +#define MRECURSION197(macro, data) MRECURSION196( macro, DEC_(data)) macro(data, 196) +#define MRECURSION198(macro, data) MRECURSION197( macro, DEC_(data)) macro(data, 197) +#define MRECURSION199(macro, data) MRECURSION198( macro, DEC_(data)) macro(data, 198) +#define MRECURSION200(macro, data) MRECURSION199( macro, DEC_(data)) macro(data, 199) +#define MRECURSION201(macro, data) MRECURSION200( macro, DEC_(data)) macro(data, 200) +#define MRECURSION202(macro, data) MRECURSION201( macro, DEC_(data)) macro(data, 201) +#define MRECURSION203(macro, data) MRECURSION202( macro, DEC_(data)) macro(data, 202) +#define MRECURSION204(macro, data) MRECURSION203( macro, DEC_(data)) macro(data, 203) +#define MRECURSION205(macro, data) MRECURSION204( macro, DEC_(data)) macro(data, 204) +#define MRECURSION206(macro, data) MRECURSION205( macro, DEC_(data)) macro(data, 205) +#define MRECURSION207(macro, data) MRECURSION206( macro, DEC_(data)) macro(data, 206) +#define MRECURSION208(macro, data) MRECURSION207( macro, DEC_(data)) macro(data, 207) +#define MRECURSION209(macro, data) MRECURSION208( macro, DEC_(data)) macro(data, 208) +#define MRECURSION210(macro, data) MRECURSION209( macro, DEC_(data)) macro(data, 209) +#define MRECURSION211(macro, data) MRECURSION210( macro, DEC_(data)) macro(data, 210) +#define MRECURSION212(macro, data) MRECURSION211( macro, DEC_(data)) macro(data, 211) +#define MRECURSION213(macro, data) MRECURSION212( macro, DEC_(data)) macro(data, 212) +#define MRECURSION214(macro, data) MRECURSION213( macro, DEC_(data)) macro(data, 213) +#define MRECURSION215(macro, data) MRECURSION214( macro, DEC_(data)) macro(data, 214) +#define MRECURSION216(macro, data) MRECURSION215( macro, DEC_(data)) macro(data, 215) +#define MRECURSION217(macro, data) MRECURSION216( macro, DEC_(data)) macro(data, 216) +#define MRECURSION218(macro, data) MRECURSION217( macro, DEC_(data)) macro(data, 217) +#define MRECURSION219(macro, data) MRECURSION218( macro, DEC_(data)) macro(data, 218) +#define MRECURSION220(macro, data) MRECURSION219( macro, DEC_(data)) macro(data, 219) +#define MRECURSION221(macro, data) MRECURSION220( macro, DEC_(data)) macro(data, 220) +#define MRECURSION222(macro, data) MRECURSION221( macro, DEC_(data)) macro(data, 221) +#define MRECURSION223(macro, data) MRECURSION222( macro, DEC_(data)) macro(data, 222) +#define MRECURSION224(macro, data) MRECURSION223( macro, DEC_(data)) macro(data, 223) +#define MRECURSION225(macro, data) MRECURSION224( macro, DEC_(data)) macro(data, 224) +#define MRECURSION226(macro, data) MRECURSION225( macro, DEC_(data)) macro(data, 225) +#define MRECURSION227(macro, data) MRECURSION226( macro, DEC_(data)) macro(data, 226) +#define MRECURSION228(macro, data) MRECURSION227( macro, DEC_(data)) macro(data, 227) +#define MRECURSION229(macro, data) MRECURSION228( macro, DEC_(data)) macro(data, 228) +#define MRECURSION230(macro, data) MRECURSION229( macro, DEC_(data)) macro(data, 229) +#define MRECURSION231(macro, data) MRECURSION230( macro, DEC_(data)) macro(data, 230) +#define MRECURSION232(macro, data) MRECURSION231( macro, DEC_(data)) macro(data, 231) +#define MRECURSION233(macro, data) MRECURSION232( macro, DEC_(data)) macro(data, 232) +#define MRECURSION234(macro, data) MRECURSION233( macro, DEC_(data)) macro(data, 233) +#define MRECURSION235(macro, data) MRECURSION234( macro, DEC_(data)) macro(data, 234) +#define MRECURSION236(macro, data) MRECURSION235( macro, DEC_(data)) macro(data, 235) +#define MRECURSION237(macro, data) MRECURSION236( macro, DEC_(data)) macro(data, 236) +#define MRECURSION238(macro, data) MRECURSION237( macro, DEC_(data)) macro(data, 237) +#define MRECURSION239(macro, data) MRECURSION238( macro, DEC_(data)) macro(data, 238) +#define MRECURSION240(macro, data) MRECURSION239( macro, DEC_(data)) macro(data, 239) +#define MRECURSION241(macro, data) MRECURSION240( macro, DEC_(data)) macro(data, 240) +#define MRECURSION242(macro, data) MRECURSION241( macro, DEC_(data)) macro(data, 241) +#define MRECURSION243(macro, data) MRECURSION242( macro, DEC_(data)) macro(data, 242) +#define MRECURSION244(macro, data) MRECURSION243( macro, DEC_(data)) macro(data, 243) +#define MRECURSION245(macro, data) MRECURSION244( macro, DEC_(data)) macro(data, 244) +#define MRECURSION246(macro, data) MRECURSION245( macro, DEC_(data)) macro(data, 245) +#define MRECURSION247(macro, data) MRECURSION246( macro, DEC_(data)) macro(data, 246) +#define MRECURSION248(macro, data) MRECURSION247( macro, DEC_(data)) macro(data, 247) +#define MRECURSION249(macro, data) MRECURSION248( macro, DEC_(data)) macro(data, 248) +#define MRECURSION250(macro, data) MRECURSION249( macro, DEC_(data)) macro(data, 249) +#define MRECURSION251(macro, data) MRECURSION250( macro, DEC_(data)) macro(data, 250) +#define MRECURSION252(macro, data) MRECURSION251( macro, DEC_(data)) macro(data, 251) +#define MRECURSION253(macro, data) MRECURSION252( macro, DEC_(data)) macro(data, 252) +#define MRECURSION254(macro, data) MRECURSION253( macro, DEC_(data)) macro(data, 253) +#define MRECURSION255(macro, data) MRECURSION254( macro, DEC_(data)) macro(data, 254) +#define MRECURSION256(macro, data) MRECURSION255( macro, DEC_(data)) macro(data, 255) + +/** @} */ + +#endif /* _MRECURSION_H_ */ diff --git a/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/utils/preprocessor/mrepeat.h b/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/utils/preprocessor/mrepeat.h new file mode 100644 index 0000000..5b0eb0a --- /dev/null +++ b/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/utils/preprocessor/mrepeat.h @@ -0,0 +1,328 @@ +/** + * \file + * + * \brief Preprocessor macro repeating utils. + * + * Copyright (c) 2012-2018 Microchip Technology Inc. and its subsidiaries. + * + * \asf_license_start + * + * \page License + * + * Subject to your compliance with these terms, you may use Microchip + * software and any derivatives exclusively with Microchip products. + * It is your responsibility to comply with third party license terms applicable + * to your use of third party software (including open source software) that + * may accompany Microchip software. + * + * THIS SOFTWARE IS SUPPLIED BY MICROCHIP "AS IS". NO WARRANTIES, + * WHETHER EXPRESS, IMPLIED OR STATUTORY, APPLY TO THIS SOFTWARE, + * INCLUDING ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, + * AND FITNESS FOR A PARTICULAR PURPOSE. IN NO EVENT WILL MICROCHIP BE + * LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL OR CONSEQUENTIAL + * LOSS, DAMAGE, COST OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE + * SOFTWARE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE + * POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT + * ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY + * RELATED TO THIS SOFTWARE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, + * THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THIS SOFTWARE. + * + * \asf_license_stop + * + */ +/* + * Support and FAQ: visit Microchip Support + */ + +#ifndef _MREPEAT_H_ +#define _MREPEAT_H_ + +/** + * \defgroup group_sam0_utils_mrepeat Preprocessor - Macro Repeat + * + * \ingroup group_sam0_utils + * + * @{ + */ + +#include "preprocessor.h" + +/** Maximal number of repetitions supported by MREPEAT. */ +#define MREPEAT_LIMIT 256 + +/** \brief Macro repeat. + * + * This macro represents a horizontal repetition construct. + * + * \param[in] count The number of repetitious calls to macro. Valid values + * range from 0 to MREPEAT_LIMIT. + * \param[in] macro A binary operation of the form macro(n, data). This macro + * is expanded by MREPEAT with the current repetition number + * and the auxiliary data argument. + * \param[in] data Auxiliary data passed to macro. + * + * \return macro(0, data) macro(1, data) ... macro(count - 1, data) + */ +#define MREPEAT(count, macro, data) TPASTE2(MREPEAT, count) (macro, data) + +#define MREPEAT0( macro, data) +#define MREPEAT1( macro, data) MREPEAT0( macro, data) macro( 0, data) +#define MREPEAT2( macro, data) MREPEAT1( macro, data) macro( 1, data) +#define MREPEAT3( macro, data) MREPEAT2( macro, data) macro( 2, data) +#define MREPEAT4( macro, data) MREPEAT3( macro, data) macro( 3, data) +#define MREPEAT5( macro, data) MREPEAT4( macro, data) macro( 4, data) +#define MREPEAT6( macro, data) MREPEAT5( macro, data) macro( 5, data) +#define MREPEAT7( macro, data) MREPEAT6( macro, data) macro( 6, data) +#define MREPEAT8( macro, data) MREPEAT7( macro, data) macro( 7, data) +#define MREPEAT9( macro, data) MREPEAT8( macro, data) macro( 8, data) +#define MREPEAT10( macro, data) MREPEAT9( macro, data) macro( 9, data) +#define MREPEAT11( macro, data) MREPEAT10( macro, data) macro( 10, data) +#define MREPEAT12( macro, data) MREPEAT11( macro, data) macro( 11, data) +#define MREPEAT13( macro, data) MREPEAT12( macro, data) macro( 12, data) +#define MREPEAT14( macro, data) MREPEAT13( macro, data) macro( 13, data) +#define MREPEAT15( macro, data) MREPEAT14( macro, data) macro( 14, data) +#define MREPEAT16( macro, data) MREPEAT15( macro, data) macro( 15, data) +#define MREPEAT17( macro, data) MREPEAT16( macro, data) macro( 16, data) +#define MREPEAT18( macro, data) MREPEAT17( macro, data) macro( 17, data) +#define MREPEAT19( macro, data) MREPEAT18( macro, data) macro( 18, data) +#define MREPEAT20( macro, data) MREPEAT19( macro, data) macro( 19, data) +#define MREPEAT21( macro, data) MREPEAT20( macro, data) macro( 20, data) +#define MREPEAT22( macro, data) MREPEAT21( macro, data) macro( 21, data) +#define MREPEAT23( macro, data) MREPEAT22( macro, data) macro( 22, data) +#define MREPEAT24( macro, data) MREPEAT23( macro, data) macro( 23, data) +#define MREPEAT25( macro, data) MREPEAT24( macro, data) macro( 24, data) +#define MREPEAT26( macro, data) MREPEAT25( macro, data) macro( 25, data) +#define MREPEAT27( macro, data) MREPEAT26( macro, data) macro( 26, data) +#define MREPEAT28( macro, data) MREPEAT27( macro, data) macro( 27, data) +#define MREPEAT29( macro, data) MREPEAT28( macro, data) macro( 28, data) +#define MREPEAT30( macro, data) MREPEAT29( macro, data) macro( 29, data) +#define MREPEAT31( macro, data) MREPEAT30( macro, data) macro( 30, data) +#define MREPEAT32( macro, data) MREPEAT31( macro, data) macro( 31, data) +#define MREPEAT33( macro, data) MREPEAT32( macro, data) macro( 32, data) +#define MREPEAT34( macro, data) MREPEAT33( macro, data) macro( 33, data) +#define MREPEAT35( macro, data) MREPEAT34( macro, data) macro( 34, data) +#define MREPEAT36( macro, data) MREPEAT35( macro, data) macro( 35, data) +#define MREPEAT37( macro, data) MREPEAT36( macro, data) macro( 36, data) +#define MREPEAT38( macro, data) MREPEAT37( macro, data) macro( 37, data) +#define MREPEAT39( macro, data) MREPEAT38( macro, data) macro( 38, data) +#define MREPEAT40( macro, data) MREPEAT39( macro, data) macro( 39, data) +#define MREPEAT41( macro, data) MREPEAT40( macro, data) macro( 40, data) +#define MREPEAT42( macro, data) MREPEAT41( macro, data) macro( 41, data) +#define MREPEAT43( macro, data) MREPEAT42( macro, data) macro( 42, data) +#define MREPEAT44( macro, data) MREPEAT43( macro, data) macro( 43, data) +#define MREPEAT45( macro, data) MREPEAT44( macro, data) macro( 44, data) +#define MREPEAT46( macro, data) MREPEAT45( macro, data) macro( 45, data) +#define MREPEAT47( macro, data) MREPEAT46( macro, data) macro( 46, data) +#define MREPEAT48( macro, data) MREPEAT47( macro, data) macro( 47, data) +#define MREPEAT49( macro, data) MREPEAT48( macro, data) macro( 48, data) +#define MREPEAT50( macro, data) MREPEAT49( macro, data) macro( 49, data) +#define MREPEAT51( macro, data) MREPEAT50( macro, data) macro( 50, data) +#define MREPEAT52( macro, data) MREPEAT51( macro, data) macro( 51, data) +#define MREPEAT53( macro, data) MREPEAT52( macro, data) macro( 52, data) +#define MREPEAT54( macro, data) MREPEAT53( macro, data) macro( 53, data) +#define MREPEAT55( macro, data) MREPEAT54( macro, data) macro( 54, data) +#define MREPEAT56( macro, data) MREPEAT55( macro, data) macro( 55, data) +#define MREPEAT57( macro, data) MREPEAT56( macro, data) macro( 56, data) +#define MREPEAT58( macro, data) MREPEAT57( macro, data) macro( 57, data) +#define MREPEAT59( macro, data) MREPEAT58( macro, data) macro( 58, data) +#define MREPEAT60( macro, data) MREPEAT59( macro, data) macro( 59, data) +#define MREPEAT61( macro, data) MREPEAT60( macro, data) macro( 60, data) +#define MREPEAT62( macro, data) MREPEAT61( macro, data) macro( 61, data) +#define MREPEAT63( macro, data) MREPEAT62( macro, data) macro( 62, data) +#define MREPEAT64( macro, data) MREPEAT63( macro, data) macro( 63, data) +#define MREPEAT65( macro, data) MREPEAT64( macro, data) macro( 64, data) +#define MREPEAT66( macro, data) MREPEAT65( macro, data) macro( 65, data) +#define MREPEAT67( macro, data) MREPEAT66( macro, data) macro( 66, data) +#define MREPEAT68( macro, data) MREPEAT67( macro, data) macro( 67, data) +#define MREPEAT69( macro, data) MREPEAT68( macro, data) macro( 68, data) +#define MREPEAT70( macro, data) MREPEAT69( macro, data) macro( 69, data) +#define MREPEAT71( macro, data) MREPEAT70( macro, data) macro( 70, data) +#define MREPEAT72( macro, data) MREPEAT71( macro, data) macro( 71, data) +#define MREPEAT73( macro, data) MREPEAT72( macro, data) macro( 72, data) +#define MREPEAT74( macro, data) MREPEAT73( macro, data) macro( 73, data) +#define MREPEAT75( macro, data) MREPEAT74( macro, data) macro( 74, data) +#define MREPEAT76( macro, data) MREPEAT75( macro, data) macro( 75, data) +#define MREPEAT77( macro, data) MREPEAT76( macro, data) macro( 76, data) +#define MREPEAT78( macro, data) MREPEAT77( macro, data) macro( 77, data) +#define MREPEAT79( macro, data) MREPEAT78( macro, data) macro( 78, data) +#define MREPEAT80( macro, data) MREPEAT79( macro, data) macro( 79, data) +#define MREPEAT81( macro, data) MREPEAT80( macro, data) macro( 80, data) +#define MREPEAT82( macro, data) MREPEAT81( macro, data) macro( 81, data) +#define MREPEAT83( macro, data) MREPEAT82( macro, data) macro( 82, data) +#define MREPEAT84( macro, data) MREPEAT83( macro, data) macro( 83, data) +#define MREPEAT85( macro, data) MREPEAT84( macro, data) macro( 84, data) +#define MREPEAT86( macro, data) MREPEAT85( macro, data) macro( 85, data) +#define MREPEAT87( macro, data) MREPEAT86( macro, data) macro( 86, data) +#define MREPEAT88( macro, data) MREPEAT87( macro, data) macro( 87, data) +#define MREPEAT89( macro, data) MREPEAT88( macro, data) macro( 88, data) +#define MREPEAT90( macro, data) MREPEAT89( macro, data) macro( 89, data) +#define MREPEAT91( macro, data) MREPEAT90( macro, data) macro( 90, data) +#define MREPEAT92( macro, data) MREPEAT91( macro, data) macro( 91, data) +#define MREPEAT93( macro, data) MREPEAT92( macro, data) macro( 92, data) +#define MREPEAT94( macro, data) MREPEAT93( macro, data) macro( 93, data) +#define MREPEAT95( macro, data) MREPEAT94( macro, data) macro( 94, data) +#define MREPEAT96( macro, data) MREPEAT95( macro, data) macro( 95, data) +#define MREPEAT97( macro, data) MREPEAT96( macro, data) macro( 96, data) +#define MREPEAT98( macro, data) MREPEAT97( macro, data) macro( 97, data) +#define MREPEAT99( macro, data) MREPEAT98( macro, data) macro( 98, data) +#define MREPEAT100(macro, data) MREPEAT99( macro, data) macro( 99, data) +#define MREPEAT101(macro, data) MREPEAT100(macro, data) macro(100, data) +#define MREPEAT102(macro, data) MREPEAT101(macro, data) macro(101, data) +#define MREPEAT103(macro, data) MREPEAT102(macro, data) macro(102, data) +#define MREPEAT104(macro, data) MREPEAT103(macro, data) macro(103, data) +#define MREPEAT105(macro, data) MREPEAT104(macro, data) macro(104, data) +#define MREPEAT106(macro, data) MREPEAT105(macro, data) macro(105, data) +#define MREPEAT107(macro, data) MREPEAT106(macro, data) macro(106, data) +#define MREPEAT108(macro, data) MREPEAT107(macro, data) macro(107, data) +#define MREPEAT109(macro, data) MREPEAT108(macro, data) macro(108, data) +#define MREPEAT110(macro, data) MREPEAT109(macro, data) macro(109, data) +#define MREPEAT111(macro, data) MREPEAT110(macro, data) macro(110, data) +#define MREPEAT112(macro, data) MREPEAT111(macro, data) macro(111, data) +#define MREPEAT113(macro, data) MREPEAT112(macro, data) macro(112, data) +#define MREPEAT114(macro, data) MREPEAT113(macro, data) macro(113, data) +#define MREPEAT115(macro, data) MREPEAT114(macro, data) macro(114, data) +#define MREPEAT116(macro, data) MREPEAT115(macro, data) macro(115, data) +#define MREPEAT117(macro, data) MREPEAT116(macro, data) macro(116, data) +#define MREPEAT118(macro, data) MREPEAT117(macro, data) macro(117, data) +#define MREPEAT119(macro, data) MREPEAT118(macro, data) macro(118, data) +#define MREPEAT120(macro, data) MREPEAT119(macro, data) macro(119, data) +#define MREPEAT121(macro, data) MREPEAT120(macro, data) macro(120, data) +#define MREPEAT122(macro, data) MREPEAT121(macro, data) macro(121, data) +#define MREPEAT123(macro, data) MREPEAT122(macro, data) macro(122, data) +#define MREPEAT124(macro, data) MREPEAT123(macro, data) macro(123, data) +#define MREPEAT125(macro, data) MREPEAT124(macro, data) macro(124, data) +#define MREPEAT126(macro, data) MREPEAT125(macro, data) macro(125, data) +#define MREPEAT127(macro, data) MREPEAT126(macro, data) macro(126, data) +#define MREPEAT128(macro, data) MREPEAT127(macro, data) macro(127, data) +#define MREPEAT129(macro, data) MREPEAT128(macro, data) macro(128, data) +#define MREPEAT130(macro, data) MREPEAT129(macro, data) macro(129, data) +#define MREPEAT131(macro, data) MREPEAT130(macro, data) macro(130, data) +#define MREPEAT132(macro, data) MREPEAT131(macro, data) macro(131, data) +#define MREPEAT133(macro, data) MREPEAT132(macro, data) macro(132, data) +#define MREPEAT134(macro, data) MREPEAT133(macro, data) macro(133, data) +#define MREPEAT135(macro, data) MREPEAT134(macro, data) macro(134, data) +#define MREPEAT136(macro, data) MREPEAT135(macro, data) macro(135, data) +#define MREPEAT137(macro, data) MREPEAT136(macro, data) macro(136, data) +#define MREPEAT138(macro, data) MREPEAT137(macro, data) macro(137, data) +#define MREPEAT139(macro, data) MREPEAT138(macro, data) macro(138, data) +#define MREPEAT140(macro, data) MREPEAT139(macro, data) macro(139, data) +#define MREPEAT141(macro, data) MREPEAT140(macro, data) macro(140, data) +#define MREPEAT142(macro, data) MREPEAT141(macro, data) macro(141, data) +#define MREPEAT143(macro, data) MREPEAT142(macro, data) macro(142, data) +#define MREPEAT144(macro, data) MREPEAT143(macro, data) macro(143, data) +#define MREPEAT145(macro, data) MREPEAT144(macro, data) macro(144, data) +#define MREPEAT146(macro, data) MREPEAT145(macro, data) macro(145, data) +#define MREPEAT147(macro, data) MREPEAT146(macro, data) macro(146, data) +#define MREPEAT148(macro, data) MREPEAT147(macro, data) macro(147, data) +#define MREPEAT149(macro, data) MREPEAT148(macro, data) macro(148, data) +#define MREPEAT150(macro, data) MREPEAT149(macro, data) macro(149, data) +#define MREPEAT151(macro, data) MREPEAT150(macro, data) macro(150, data) +#define MREPEAT152(macro, data) MREPEAT151(macro, data) macro(151, data) +#define MREPEAT153(macro, data) MREPEAT152(macro, data) macro(152, data) +#define MREPEAT154(macro, data) MREPEAT153(macro, data) macro(153, data) +#define MREPEAT155(macro, data) MREPEAT154(macro, data) macro(154, data) +#define MREPEAT156(macro, data) MREPEAT155(macro, data) macro(155, data) +#define MREPEAT157(macro, data) MREPEAT156(macro, data) macro(156, data) +#define MREPEAT158(macro, data) MREPEAT157(macro, data) macro(157, data) +#define MREPEAT159(macro, data) MREPEAT158(macro, data) macro(158, data) +#define MREPEAT160(macro, data) MREPEAT159(macro, data) macro(159, data) +#define MREPEAT161(macro, data) MREPEAT160(macro, data) macro(160, data) +#define MREPEAT162(macro, data) MREPEAT161(macro, data) macro(161, data) +#define MREPEAT163(macro, data) MREPEAT162(macro, data) macro(162, data) +#define MREPEAT164(macro, data) MREPEAT163(macro, data) macro(163, data) +#define MREPEAT165(macro, data) MREPEAT164(macro, data) macro(164, data) +#define MREPEAT166(macro, data) MREPEAT165(macro, data) macro(165, data) +#define MREPEAT167(macro, data) MREPEAT166(macro, data) macro(166, data) +#define MREPEAT168(macro, data) MREPEAT167(macro, data) macro(167, data) +#define MREPEAT169(macro, data) MREPEAT168(macro, data) macro(168, data) +#define MREPEAT170(macro, data) MREPEAT169(macro, data) macro(169, data) +#define MREPEAT171(macro, data) MREPEAT170(macro, data) macro(170, data) +#define MREPEAT172(macro, data) MREPEAT171(macro, data) macro(171, data) +#define MREPEAT173(macro, data) MREPEAT172(macro, data) macro(172, data) +#define MREPEAT174(macro, data) MREPEAT173(macro, data) macro(173, data) +#define MREPEAT175(macro, data) MREPEAT174(macro, data) macro(174, data) +#define MREPEAT176(macro, data) MREPEAT175(macro, data) macro(175, data) +#define MREPEAT177(macro, data) MREPEAT176(macro, data) macro(176, data) +#define MREPEAT178(macro, data) MREPEAT177(macro, data) macro(177, data) +#define MREPEAT179(macro, data) MREPEAT178(macro, data) macro(178, data) +#define MREPEAT180(macro, data) MREPEAT179(macro, data) macro(179, data) +#define MREPEAT181(macro, data) MREPEAT180(macro, data) macro(180, data) +#define MREPEAT182(macro, data) MREPEAT181(macro, data) macro(181, data) +#define MREPEAT183(macro, data) MREPEAT182(macro, data) macro(182, data) +#define MREPEAT184(macro, data) MREPEAT183(macro, data) macro(183, data) +#define MREPEAT185(macro, data) MREPEAT184(macro, data) macro(184, data) +#define MREPEAT186(macro, data) MREPEAT185(macro, data) macro(185, data) +#define MREPEAT187(macro, data) MREPEAT186(macro, data) macro(186, data) +#define MREPEAT188(macro, data) MREPEAT187(macro, data) macro(187, data) +#define MREPEAT189(macro, data) MREPEAT188(macro, data) macro(188, data) +#define MREPEAT190(macro, data) MREPEAT189(macro, data) macro(189, data) +#define MREPEAT191(macro, data) MREPEAT190(macro, data) macro(190, data) +#define MREPEAT192(macro, data) MREPEAT191(macro, data) macro(191, data) +#define MREPEAT193(macro, data) MREPEAT192(macro, data) macro(192, data) +#define MREPEAT194(macro, data) MREPEAT193(macro, data) macro(193, data) +#define MREPEAT195(macro, data) MREPEAT194(macro, data) macro(194, data) +#define MREPEAT196(macro, data) MREPEAT195(macro, data) macro(195, data) +#define MREPEAT197(macro, data) MREPEAT196(macro, data) macro(196, data) +#define MREPEAT198(macro, data) MREPEAT197(macro, data) macro(197, data) +#define MREPEAT199(macro, data) MREPEAT198(macro, data) macro(198, data) +#define MREPEAT200(macro, data) MREPEAT199(macro, data) macro(199, data) +#define MREPEAT201(macro, data) MREPEAT200(macro, data) macro(200, data) +#define MREPEAT202(macro, data) MREPEAT201(macro, data) macro(201, data) +#define MREPEAT203(macro, data) MREPEAT202(macro, data) macro(202, data) +#define MREPEAT204(macro, data) MREPEAT203(macro, data) macro(203, data) +#define MREPEAT205(macro, data) MREPEAT204(macro, data) macro(204, data) +#define MREPEAT206(macro, data) MREPEAT205(macro, data) macro(205, data) +#define MREPEAT207(macro, data) MREPEAT206(macro, data) macro(206, data) +#define MREPEAT208(macro, data) MREPEAT207(macro, data) macro(207, data) +#define MREPEAT209(macro, data) MREPEAT208(macro, data) macro(208, data) +#define MREPEAT210(macro, data) MREPEAT209(macro, data) macro(209, data) +#define MREPEAT211(macro, data) MREPEAT210(macro, data) macro(210, data) +#define MREPEAT212(macro, data) MREPEAT211(macro, data) macro(211, data) +#define MREPEAT213(macro, data) MREPEAT212(macro, data) macro(212, data) +#define MREPEAT214(macro, data) MREPEAT213(macro, data) macro(213, data) +#define MREPEAT215(macro, data) MREPEAT214(macro, data) macro(214, data) +#define MREPEAT216(macro, data) MREPEAT215(macro, data) macro(215, data) +#define MREPEAT217(macro, data) MREPEAT216(macro, data) macro(216, data) +#define MREPEAT218(macro, data) MREPEAT217(macro, data) macro(217, data) +#define MREPEAT219(macro, data) MREPEAT218(macro, data) macro(218, data) +#define MREPEAT220(macro, data) MREPEAT219(macro, data) macro(219, data) +#define MREPEAT221(macro, data) MREPEAT220(macro, data) macro(220, data) +#define MREPEAT222(macro, data) MREPEAT221(macro, data) macro(221, data) +#define MREPEAT223(macro, data) MREPEAT222(macro, data) macro(222, data) +#define MREPEAT224(macro, data) MREPEAT223(macro, data) macro(223, data) +#define MREPEAT225(macro, data) MREPEAT224(macro, data) macro(224, data) +#define MREPEAT226(macro, data) MREPEAT225(macro, data) macro(225, data) +#define MREPEAT227(macro, data) MREPEAT226(macro, data) macro(226, data) +#define MREPEAT228(macro, data) MREPEAT227(macro, data) macro(227, data) +#define MREPEAT229(macro, data) MREPEAT228(macro, data) macro(228, data) +#define MREPEAT230(macro, data) MREPEAT229(macro, data) macro(229, data) +#define MREPEAT231(macro, data) MREPEAT230(macro, data) macro(230, data) +#define MREPEAT232(macro, data) MREPEAT231(macro, data) macro(231, data) +#define MREPEAT233(macro, data) MREPEAT232(macro, data) macro(232, data) +#define MREPEAT234(macro, data) MREPEAT233(macro, data) macro(233, data) +#define MREPEAT235(macro, data) MREPEAT234(macro, data) macro(234, data) +#define MREPEAT236(macro, data) MREPEAT235(macro, data) macro(235, data) +#define MREPEAT237(macro, data) MREPEAT236(macro, data) macro(236, data) +#define MREPEAT238(macro, data) MREPEAT237(macro, data) macro(237, data) +#define MREPEAT239(macro, data) MREPEAT238(macro, data) macro(238, data) +#define MREPEAT240(macro, data) MREPEAT239(macro, data) macro(239, data) +#define MREPEAT241(macro, data) MREPEAT240(macro, data) macro(240, data) +#define MREPEAT242(macro, data) MREPEAT241(macro, data) macro(241, data) +#define MREPEAT243(macro, data) MREPEAT242(macro, data) macro(242, data) +#define MREPEAT244(macro, data) MREPEAT243(macro, data) macro(243, data) +#define MREPEAT245(macro, data) MREPEAT244(macro, data) macro(244, data) +#define MREPEAT246(macro, data) MREPEAT245(macro, data) macro(245, data) +#define MREPEAT247(macro, data) MREPEAT246(macro, data) macro(246, data) +#define MREPEAT248(macro, data) MREPEAT247(macro, data) macro(247, data) +#define MREPEAT249(macro, data) MREPEAT248(macro, data) macro(248, data) +#define MREPEAT250(macro, data) MREPEAT249(macro, data) macro(249, data) +#define MREPEAT251(macro, data) MREPEAT250(macro, data) macro(250, data) +#define MREPEAT252(macro, data) MREPEAT251(macro, data) macro(251, data) +#define MREPEAT253(macro, data) MREPEAT252(macro, data) macro(252, data) +#define MREPEAT254(macro, data) MREPEAT253(macro, data) macro(253, data) +#define MREPEAT255(macro, data) MREPEAT254(macro, data) macro(254, data) +#define MREPEAT256(macro, data) MREPEAT255(macro, data) macro(255, data) + +/** @} */ + +#endif /* _MREPEAT_H_ */ diff --git a/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/utils/preprocessor/preprocessor.h b/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/utils/preprocessor/preprocessor.h new file mode 100644 index 0000000..d28f8b0 --- /dev/null +++ b/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/utils/preprocessor/preprocessor.h @@ -0,0 +1,45 @@ +/** + * \file + * + * \brief Preprocessor utils. + * + * Copyright (c) 2012-2018 Microchip Technology Inc. and its subsidiaries. + * + * \asf_license_start + * + * \page License + * + * Subject to your compliance with these terms, you may use Microchip + * software and any derivatives exclusively with Microchip products. + * It is your responsibility to comply with third party license terms applicable + * to your use of third party software (including open source software) that + * may accompany Microchip software. + * + * THIS SOFTWARE IS SUPPLIED BY MICROCHIP "AS IS". NO WARRANTIES, + * WHETHER EXPRESS, IMPLIED OR STATUTORY, APPLY TO THIS SOFTWARE, + * INCLUDING ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, + * AND FITNESS FOR A PARTICULAR PURPOSE. IN NO EVENT WILL MICROCHIP BE + * LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL OR CONSEQUENTIAL + * LOSS, DAMAGE, COST OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE + * SOFTWARE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE + * POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT + * ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY + * RELATED TO THIS SOFTWARE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, + * THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THIS SOFTWARE. + * + * \asf_license_stop + * + */ +/* + * Support and FAQ: visit Microchip Support + */ + +#ifndef _PREPROCESSOR_H_ +#define _PREPROCESSOR_H_ + +#include "tpaste.h" +#include "stringz.h" +#include "mrepeat.h" +#include "mrecursion.h" + +#endif // _PREPROCESSOR_H_ diff --git a/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/utils/preprocessor/stringz.h b/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/utils/preprocessor/stringz.h new file mode 100644 index 0000000..cf307d1 --- /dev/null +++ b/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/utils/preprocessor/stringz.h @@ -0,0 +1,74 @@ +/** + * \file + * + * \brief Preprocessor stringizing utils. + * + * Copyright (c) 2012-2018 Microchip Technology Inc. and its subsidiaries. + * + * \asf_license_start + * + * \page License + * + * Subject to your compliance with these terms, you may use Microchip + * software and any derivatives exclusively with Microchip products. + * It is your responsibility to comply with third party license terms applicable + * to your use of third party software (including open source software) that + * may accompany Microchip software. + * + * THIS SOFTWARE IS SUPPLIED BY MICROCHIP "AS IS". NO WARRANTIES, + * WHETHER EXPRESS, IMPLIED OR STATUTORY, APPLY TO THIS SOFTWARE, + * INCLUDING ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, + * AND FITNESS FOR A PARTICULAR PURPOSE. IN NO EVENT WILL MICROCHIP BE + * LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL OR CONSEQUENTIAL + * LOSS, DAMAGE, COST OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE + * SOFTWARE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE + * POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT + * ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY + * RELATED TO THIS SOFTWARE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, + * THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THIS SOFTWARE. + * + * \asf_license_stop + * + */ +/* + * Support and FAQ: visit Microchip Support + */ + +#ifndef _STRINGZ_H_ +#define _STRINGZ_H_ + +/** + * \defgroup group_sam0_utils_stringz Preprocessor - Stringize + * + * \ingroup group_sam0_utils + * + * @{ + */ + +/** \brief Stringize. + * + * Stringize a preprocessing token, this token being allowed to be \#defined. + * + * May be used only within macros with the token passed as an argument if the + * token is \#defined. + * + * For example, writing STRINGZ(PIN) within a macro \#defined by PIN_NAME(PIN) + * and invoked as PIN_NAME(PIN0) with PIN0 \#defined as A0 is equivalent to + * writing "A0". + */ +#define STRINGZ(x) #x + +/** \brief Absolute stringize. + * + * Stringize a preprocessing token, this token being allowed to be \#defined. + * + * No restriction of use if the token is \#defined. + * + * For example, writing ASTRINGZ(PIN0) anywhere with PIN0 \#defined as A0 is + * equivalent to writing "A0". + */ +#define ASTRINGZ(x) STRINGZ(x) + +/** @} */ + +#endif // _STRINGZ_H_ diff --git a/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/utils/preprocessor/tpaste.h b/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/utils/preprocessor/tpaste.h new file mode 100644 index 0000000..dd1033a --- /dev/null +++ b/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/utils/preprocessor/tpaste.h @@ -0,0 +1,93 @@ +/** + * \file + * + * \brief Preprocessor token pasting utils. + * + * Copyright (c) 2012-2018 Microchip Technology Inc. and its subsidiaries. + * + * \asf_license_start + * + * \page License + * + * Subject to your compliance with these terms, you may use Microchip + * software and any derivatives exclusively with Microchip products. + * It is your responsibility to comply with third party license terms applicable + * to your use of third party software (including open source software) that + * may accompany Microchip software. + * + * THIS SOFTWARE IS SUPPLIED BY MICROCHIP "AS IS". NO WARRANTIES, + * WHETHER EXPRESS, IMPLIED OR STATUTORY, APPLY TO THIS SOFTWARE, + * INCLUDING ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, + * AND FITNESS FOR A PARTICULAR PURPOSE. IN NO EVENT WILL MICROCHIP BE + * LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL OR CONSEQUENTIAL + * LOSS, DAMAGE, COST OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE + * SOFTWARE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE + * POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT + * ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY + * RELATED TO THIS SOFTWARE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, + * THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THIS SOFTWARE. + * + * \asf_license_stop + * + */ +/* + * Support and FAQ: visit Microchip Support + */ + +#ifndef _TPASTE_H_ +#define _TPASTE_H_ + +/** + * \defgroup group_sam0_utils_tpaste Preprocessor - Token Paste + * + * \ingroup group_sam0_utils + * + * @{ + */ + +/** \name Token Paste + * + * Paste N preprocessing tokens together, these tokens being allowed to be \#defined. + * + * May be used only within macros with the tokens passed as arguments if the tokens are \#defined. + * + * For example, writing TPASTE2(U, WIDTH) within a macro \#defined by + * UTYPE(WIDTH) and invoked as UTYPE(UL_WIDTH) with UL_WIDTH \#defined as 32 is + * equivalent to writing U32. + * + * @{ */ +#define TPASTE2( a, b) a##b +#define TPASTE3( a, b, c) a##b##c +#define TPASTE4( a, b, c, d) a##b##c##d +#define TPASTE5( a, b, c, d, e) a##b##c##d##e +#define TPASTE6( a, b, c, d, e, f) a##b##c##d##e##f +#define TPASTE7( a, b, c, d, e, f, g) a##b##c##d##e##f##g +#define TPASTE8( a, b, c, d, e, f, g, h) a##b##c##d##e##f##g##h +#define TPASTE9( a, b, c, d, e, f, g, h, i) a##b##c##d##e##f##g##h##i +#define TPASTE10(a, b, c, d, e, f, g, h, i, j) a##b##c##d##e##f##g##h##i##j +/** @} */ + +/** \name Absolute Token Paste + * + * Paste N preprocessing tokens together, these tokens being allowed to be \#defined. + * + * No restriction of use if the tokens are \#defined. + * + * For example, writing ATPASTE2(U, UL_WIDTH) anywhere with UL_WIDTH \#defined + * as 32 is equivalent to writing U32. + * + * @{ */ +#define ATPASTE2( a, b) TPASTE2( a, b) +#define ATPASTE3( a, b, c) TPASTE3( a, b, c) +#define ATPASTE4( a, b, c, d) TPASTE4( a, b, c, d) +#define ATPASTE5( a, b, c, d, e) TPASTE5( a, b, c, d, e) +#define ATPASTE6( a, b, c, d, e, f) TPASTE6( a, b, c, d, e, f) +#define ATPASTE7( a, b, c, d, e, f, g) TPASTE7( a, b, c, d, e, f, g) +#define ATPASTE8( a, b, c, d, e, f, g, h) TPASTE8( a, b, c, d, e, f, g, h) +#define ATPASTE9( a, b, c, d, e, f, g, h, i) TPASTE9( a, b, c, d, e, f, g, h, i) +#define ATPASTE10(a, b, c, d, e, f, g, h, i, j) TPASTE10(a, b, c, d, e, f, g, h, i, j) +/** @} */ + +/** @} */ + +#endif // _TPASTE_H_ diff --git a/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/utils/status_codes.h b/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/utils/status_codes.h new file mode 100644 index 0000000..532f8b2 --- /dev/null +++ b/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/utils/status_codes.h @@ -0,0 +1,148 @@ +/** + * \file + * + * \brief Status code definitions. + * + * This file defines various status codes returned by functions, + * indicating success or failure as well as what kind of failure. + * + * Copyright (c) 2012-2018 Microchip Technology Inc. and its subsidiaries. + * + * \asf_license_start + * + * \page License + * + * Subject to your compliance with these terms, you may use Microchip + * software and any derivatives exclusively with Microchip products. + * It is your responsibility to comply with third party license terms applicable + * to your use of third party software (including open source software) that + * may accompany Microchip software. + * + * THIS SOFTWARE IS SUPPLIED BY MICROCHIP "AS IS". NO WARRANTIES, + * WHETHER EXPRESS, IMPLIED OR STATUTORY, APPLY TO THIS SOFTWARE, + * INCLUDING ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, + * AND FITNESS FOR A PARTICULAR PURPOSE. IN NO EVENT WILL MICROCHIP BE + * LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL OR CONSEQUENTIAL + * LOSS, DAMAGE, COST OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE + * SOFTWARE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE + * POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT + * ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY + * RELATED TO THIS SOFTWARE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, + * THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THIS SOFTWARE. + * + * \asf_license_stop + * + */ +/* + * Support and FAQ: visit Microchip Support + */ + +#ifndef STATUS_CODES_H_INCLUDED +#define STATUS_CODES_H_INCLUDED + +#include + +/** + * \defgroup group_sam0_utils_status_codes Status Codes + * + * \ingroup group_sam0_utils + * + * @{ + */ + +/** Mask to retrieve the error category of a status code. */ +#define STATUS_CATEGORY_MASK 0xF0 + +/** Mask to retrieve the error code within the category of a status code. */ +#define STATUS_ERROR_MASK 0x0F + +/** Status code error categories. */ +enum status_categories { + STATUS_CATEGORY_OK = 0x00, + STATUS_CATEGORY_COMMON = 0x10, + STATUS_CATEGORY_ANALOG = 0x30, + STATUS_CATEGORY_COM = 0x40, + STATUS_CATEGORY_IO = 0x50, +}; + +/** + * Status code that may be returned by shell commands and protocol + * implementations. + * + * \note Any change to these status codes and the corresponding + * message strings is strictly forbidden. New codes can be added, + * however, but make sure that any message string tables are updated + * at the same time. + */ +enum status_code { + STATUS_OK = STATUS_CATEGORY_OK | 0x00, + STATUS_VALID_DATA = STATUS_CATEGORY_OK | 0x01, + STATUS_NO_CHANGE = STATUS_CATEGORY_OK | 0x02, + STATUS_ABORTED = STATUS_CATEGORY_OK | 0x04, + STATUS_BUSY = STATUS_CATEGORY_OK | 0x05, + STATUS_SUSPEND = STATUS_CATEGORY_OK | 0x06, + + STATUS_ERR_IO = STATUS_CATEGORY_COMMON | 0x00, + STATUS_ERR_REQ_FLUSHED = STATUS_CATEGORY_COMMON | 0x01, + STATUS_ERR_TIMEOUT = STATUS_CATEGORY_COMMON | 0x02, + STATUS_ERR_BAD_DATA = STATUS_CATEGORY_COMMON | 0x03, + STATUS_ERR_NOT_FOUND = STATUS_CATEGORY_COMMON | 0x04, + STATUS_ERR_UNSUPPORTED_DEV = STATUS_CATEGORY_COMMON | 0x05, + STATUS_ERR_NO_MEMORY = STATUS_CATEGORY_COMMON | 0x06, + STATUS_ERR_INVALID_ARG = STATUS_CATEGORY_COMMON | 0x07, + STATUS_ERR_BAD_ADDRESS = STATUS_CATEGORY_COMMON | 0x08, + STATUS_ERR_BAD_FORMAT = STATUS_CATEGORY_COMMON | 0x0A, + STATUS_ERR_BAD_FRQ = STATUS_CATEGORY_COMMON | 0x0B, + STATUS_ERR_DENIED = STATUS_CATEGORY_COMMON | 0x0c, + STATUS_ERR_ALREADY_INITIALIZED = STATUS_CATEGORY_COMMON | 0x0d, + STATUS_ERR_OVERFLOW = STATUS_CATEGORY_COMMON | 0x0e, + STATUS_ERR_NOT_INITIALIZED = STATUS_CATEGORY_COMMON | 0x0f, + + STATUS_ERR_SAMPLERATE_UNAVAILABLE = STATUS_CATEGORY_ANALOG | 0x00, + STATUS_ERR_RESOLUTION_UNAVAILABLE = STATUS_CATEGORY_ANALOG | 0x01, + + STATUS_ERR_BAUDRATE_UNAVAILABLE = STATUS_CATEGORY_COM | 0x00, + STATUS_ERR_PACKET_COLLISION = STATUS_CATEGORY_COM | 0x01, + STATUS_ERR_PROTOCOL = STATUS_CATEGORY_COM | 0x02, + + STATUS_ERR_PIN_MUX_INVALID = STATUS_CATEGORY_IO | 0x00, +}; +typedef enum status_code status_code_genare_t; + +/** + Status codes used by MAC stack. + */ +enum status_code_wireless { + //STATUS_OK = 0, //!< Success + ERR_IO_ERROR = -1, //!< I/O error + ERR_FLUSHED = -2, //!< Request flushed from queue + ERR_TIMEOUT = -3, //!< Operation timed out + ERR_BAD_DATA = -4, //!< Data integrity check failed + ERR_PROTOCOL = -5, //!< Protocol error + ERR_UNSUPPORTED_DEV = -6, //!< Unsupported device + ERR_NO_MEMORY = -7, //!< Insufficient memory + ERR_INVALID_ARG = -8, //!< Invalid argument + ERR_BAD_ADDRESS = -9, //!< Bad address + ERR_BUSY = -10, //!< Resource is busy + ERR_BAD_FORMAT = -11, //!< Data format not recognized + ERR_NO_TIMER = -12, //!< No timer available + ERR_TIMER_ALREADY_RUNNING = -13, //!< Timer already running + ERR_TIMER_NOT_RUNNING = -14, //!< Timer not running + + /** + * \brief Operation in progress + * + * This status code is for driver-internal use when an operation + * is currently being performed. + * + * \note Drivers should never return this status code to any + * callers. It is strictly for internal use. + */ + OPERATION_IN_PROGRESS = -128, +}; + +typedef enum status_code_wireless status_code_t; + +/** @} */ + +#endif /* STATUS_CODES_H_INCLUDED */ diff --git a/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/utils/syscalls/gcc/syscalls.c b/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/utils/syscalls/gcc/syscalls.c new file mode 100644 index 0000000..3079234 --- /dev/null +++ b/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/sam0/utils/syscalls/gcc/syscalls.c @@ -0,0 +1,120 @@ +/** + * \file + * + * \brief Syscalls for SAM0 (GCC). + * + * Copyright (c) 2012-2018 Microchip Technology Inc. and its subsidiaries. + * + * \asf_license_start + * + * \page License + * + * Subject to your compliance with these terms, you may use Microchip + * software and any derivatives exclusively with Microchip products. + * It is your responsibility to comply with third party license terms applicable + * to your use of third party software (including open source software) that + * may accompany Microchip software. + * + * THIS SOFTWARE IS SUPPLIED BY MICROCHIP "AS IS". NO WARRANTIES, + * WHETHER EXPRESS, IMPLIED OR STATUTORY, APPLY TO THIS SOFTWARE, + * INCLUDING ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, + * AND FITNESS FOR A PARTICULAR PURPOSE. IN NO EVENT WILL MICROCHIP BE + * LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL OR CONSEQUENTIAL + * LOSS, DAMAGE, COST OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE + * SOFTWARE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE + * POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT + * ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY + * RELATED TO THIS SOFTWARE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, + * THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THIS SOFTWARE. + * + * \asf_license_stop + * + */ +/* + * Support and FAQ: visit Microchip Support + */ + +#include +#include +#include +#include + +#ifdef __cplusplus +extern "C" { +#endif + +#undef errno +extern int errno; +extern int _end; + +extern caddr_t _sbrk(int incr); +extern int link(char *old, char *new); +extern int _close(int file); +extern int _fstat(int file, struct stat *st); +extern int _isatty(int file); +extern int _lseek(int file, int ptr, int dir); +extern void _exit(int status); +extern void _kill(int pid, int sig); +extern int _getpid(void); + +extern caddr_t _sbrk(int incr) +{ + static unsigned char *heap = NULL; + unsigned char *prev_heap; + + if (heap == NULL) { + heap = (unsigned char *)&_end; + } + prev_heap = heap; + + heap += incr; + + return (caddr_t) prev_heap; +} + +extern int link(char *old, char *new) +{ + return -1; +} + +extern int _close(int file) +{ + return -1; +} + +extern int _fstat(int file, struct stat *st) +{ + st->st_mode = S_IFCHR; + + return 0; +} + +extern int _isatty(int file) +{ + return 1; +} + +extern int _lseek(int file, int ptr, int dir) +{ + return 0; +} + +extern void _exit(int status) +{ + asm("BKPT #0"); + for (;;); +} + +extern void _kill(int pid, int sig) +{ + return; +} + +extern int _getpid(void) +{ + return -1; +} + +#ifdef __cplusplus +} +#endif diff --git a/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/thirdparty/CMSIS/ATMEL-disclaimer.txt b/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/thirdparty/CMSIS/ATMEL-disclaimer.txt new file mode 100644 index 0000000..422f7fe --- /dev/null +++ b/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/thirdparty/CMSIS/ATMEL-disclaimer.txt @@ -0,0 +1,20 @@ +/* + * Only the CMSIS required parts for ASF are included here, go to the below + * address for the full package: + * http://www.arm.com/products/processors/cortex-m/cortex-microcontroller-software-interface-standard.php + * + * The library file thirdparty/CMSIS/Lib/GCC/libarm_cortexM4lf_math_softfp.a was generated by ATMEL, which + * is support -mfloat-abi=softfp compiler flag, and this is also the default selection for device that + * have FPU module and enabled. + * If customer want to use -mfloat-abi=hard compiler flag, the project compile/link flag and link library + * should be manual modified. The library thirdparty/CMSIS/Lib/GCC/libarm_cortexM4lf_math.a is used for + * -mfloat-abi=hard configration. + * + * __CORTEX_SC is not defined for cortex-m0+, and may cause compiler warning, so the include file + * thirdparty/CMSIS/Include/core_cmInstr.h was modified to void such warning. + * Modified from: + * #if (__CORTEX_M >= 0x03) || (__CORTEX_SC >= 300) + * to: + * #if (__CORTEX_M >= 0x03) || ((defined(__CORTEX_SC)) && (__CORTEX_SC >= 300)) + * + */ diff --git a/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/thirdparty/CMSIS/CMSIS_END_USER_LICENCE_AGREEMENT.pdf b/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/thirdparty/CMSIS/CMSIS_END_USER_LICENCE_AGREEMENT.pdf new file mode 100644 index 0000000000000000000000000000000000000000..c67c8672dbf9fdcf4bf64a22791e24c9f1688d1d GIT binary patch literal 179946 zcmdSARdgK7vaTzzm@Q_qn3*kRvY1&dW@gD2Gcz+<%*@QpXfZQOSN7a2IbP5i3js^~jb^w69wY38QBg>yI(t390 z;#Nl1A7*|Z0t^X0x&gj^eBht~R)&9E{5JM)zW(^26SQ`;av)%#lQcE7*C1f}ZH|C} z`LBlcuZI0k!$|+T(IWV#&EMVs!{�JHUs{ztqbE?5!Q`3;^~Y+C;3a9DX+p1b@jE zVI*MtZIn)giGbtx!Pl>J-|Van6aWqybRW5*Qv|p;(1}}qBtzh@M)0pj{I?7`X@H@r zo`AKB#>Y^40u~MyS|&yUc4h`z4n{44kHD-PK4jPv{0W9m)Xv(`=I=EBIiXXaQ?%2w zvbXsy*T9udP=QVe;ACn5kQWvBu&$`5Z~xKduY~^t z{zTV=8(Tji#CR@66Et-;-WKQWT-Rz-880gnA6h;;x-6b_lSJ>^-c z@=rCVxmjE98F@Ry;*D}X5&Ulz-l}JVed+Ui4HqXBU@!3(g`XUiJ!SK#=?tT=u6}&) zhUxb?{hUz7&};=OU-bykY8_qNX=^#XJDaH$FE6dub4ygmHh;M;gWPekQtj_O@ZHv$ zI_MDL?nE>;c~jb~14I7gammxgrVd38@&@m+|I|V|eWd4rpf<5n+PUz`leZQgk*L|% zI>}6-9n^ohTG{F$MF_&=E}u1LYX?&8b$LZY|4Mh<^O{o~HpZunb?R^Ox+bO#P1El- zRiLY0WiNF7L>K%xI*xx!i(SlrNf3LEmYVyTKbv%FLxSFsVG)ry>?x?TWz)u?evE|u zY;!wfSEz=QD_gg8;Qg?jNV1Sg%r*kg<6>{Yzwq;MYk!O!%B9x7vo~B1D6;YH)TWpX zYi6gisB0HraxYP+75>(sNfnfoo=__Mf(Kj&$=Q50*I*S$C$05+8(tc%zxs=oxqiDU zuJws^ps3N@j_+K`Nk|(0@o>2##Ngura7gdjS{0O>(`9k`<~9{~OFUt>mu*0cfzbw8 zAepgbE&6lnLg2-@b%4M?Y1=|-?38^}u{~m$p|s!7C$3TyE|ulV1*XR)Ji@?wj*{?0 zy~g8y z`qaBwg4ARt=zqFe2T$akOZ(!Zb-O<%cgghv^YT!t?Pl*%V);5D(inlH(>}ysr9DaJ>qwzMkCIo(=eWZ>=^j;M4|LIq*v+*>SANLGE>* z3zMgeZl*k-D@tRxG{U8?Z*@I1fyCkloq-+HYUU)XVms}9U^2FT94nt#gjV9i`et23 z(VVz-C%IjGI~v>EPXjh;vFb8?zCv86DN?|RMbuc<8IHw<(|V^ks>IVwT^v_J{6rD) zPf&vDEQ`ti#jxodEyJO0TCl;i@4*P2ny+h)E=(l`(lUFaUkBM+f&L&AcusbaT^#=A z6~6!0qVynDuPllWlJ3jOrfEvJiP;LZF$QTsR9iU=mVsmbi`u{Nu6hbW`HOX;EeC^21`3gcDCac?9#z5jJ z95ebt?t#LQwz;_s3);Ib5Pr-rVv~Y|)>Va4xJ&L3gzX=wmrs019x57M2vw~57_JbNFkWVt#m2xFr(PtRQU%|ja^t0!_4E?#x#Q}o z5|a#^>o{9`Q4%g2s3&+A*{UT=qI@igBD{3%O}r;BJjmnVM`8T@yJWJHmOSQQG&M8C z{^}9D$ELctc~flU(zwGq83Un6XR8T=EO|5qGqz9|Xfx%>v}&EtwXr#!^IJAJY8~C- zI~0 zS+U$SZ)qXkES=8Gf25wXx*r~mx{O-pTZ~mw3SPs_-_!$i)f+{CWhZ5VmUdn=`y;pm z`fzR z4(cRj>o)I=w*T?VihWsXC|0kZ`75717GZ0Tx?!iw$=eYPd)l&T3&dr&#DG7AgG1;s z!o{J$$Px$l#z@nzVl-j{GBhcz3#7AC2s(5G~_Hz zs4`oQUHe~(b*(2D@d{(MA!c=8LlNn@-+(835ofcZ;>l-#HAPDTC+1H3=21pzKk#`x2ivOK zvN6{@G>c-5ATV2A8Ad{Y+Zr+eJGb%~^yRC;=_;W|w}jO*1iUIP{rOhRfSyE5ng?r{ zpE|olj1uQldET2MR}1cYh9 zj=lT zAG)DUQ18wv`_kUjl5Pv|^YD<4=27*VpK7x>$c&@zIPzeGmM_jW*$0jGZT9YQLGCRr zxIu>VT$3u>PM0RK+XP1>P6^sg8^{ndqE|U@b`~X+_&8mieCc@;7Fg-n)6}2$c^2;9 z!_k0(L*;2Sj&3Lqu32n{aK0PP@54GC%T@8L_&F;2;FQn18Joc`;SYfp!XQrS$a>^N zwZ!*EXcij$&5itQ>pBVps_yIvWWXe_h3hoUH!2B|4&8V*Dwic_PSz2Y92x*Zxw6*0IUClO z`5yrhMJqn$t7o)noH>;DzB4W3V-Qz*DWKjAHjtC03}}hrKH9uLPU42Y#k1n`j1L#X zf4=?GY6x9E7 zR1M6+6Sve-_wKeQedeYnj{c@6c~#XxW0SHlSzWujgbl`6lN0dLU0>uvVtaU~%g}m> zV3iK#O8<-g1YF{?Yc%9Y(@d539VYh|+U?seRl>1%NEmLuw}sU3#Z&jnc9LO@U!%aZ zPOCRiN%`2b@!G@XtvN5muG)sKk<8!rWa%Q$jJYQ}<Q}p|;<0sUX=z z6w;6Bd2!3a^J;2-|2h)zQN0 zSTf4&egTc7<^`@TU2Y9w=@til&OqM$(r~c5m3x|tP6|O}VChS z^kMR_(6dp;~K@3A4W02_nZNdJW4FexitIr+znoE&Z>}(ow9klJ!$ya{T z>v2!%v*OIY*`l%t=^ngs_@&GXmS5)d=>U%fO{qbGC^A1j?kK&9a560S%_I!Zyu6TB zuhdECu24Kn*UuP>h`@GI3;u-)HUa`McXi%Q{71QO8s!Xv^_(Rq=_if31jZcDtv}vw zlG8CoK(DONd5+lBS)vK|PG?T&Gmi?pfmPLZ=PCWFEznn*z2<22^kK`qpcd;tv0uxq zz}i`&weOp4_@EW+mtftfT^3E0knA(88Ih2pwuG?OPik-&$hH&c$1_;qy=l%s zDQyVk?ViuQ@~z_ck!NT3G%CZEoL54fwKvNCLV$A^&cbuwaf-gwDBbxpAYvSAq1-IO z3Dpwr{;I=%Lj%^)YeNG8eU=OdwPKPpr6J3Q#VlUIfrBOORJw*K>>hW;=Rg!&^B2ti zS}FfpYw!ZDwK!8Ltj09uLQ$fL=)^)XBo|B)z_~751ipuZs&$4pDNS`d8r{P0_?26xj`x zZ|fgckAA&RyMAme8A+L%>#vjNk))!~9%ct-WaB`Q^^msdPbI?KA+)rvE1b zwf@l9Mf{%2)VJOV&`m{ga5IvnaR}1vTZ1?^Jqu77QcU+umSG%yc1BiRds*V@EL6EF zqXiYMB?{i($m=M*1K<-`5*m`{|Ri(09}eh+UX6{gx!6q>lO zgr!bhsC(G5!D5qs5WtBWZVYn*saB}gM)D z)N_-k=7|^Vv_g+VJ1izm4c3lWZORsV^~*6Ps-6ZpFKX26t56@aOj`y2~FJp7k z6tA^^p>VOs48GcXQn>6TdsHyo_Tv@q*VopS_Y8t|%YIr(Ih5#fPj}Nu-I55lqNh5Q zNG@-w568;dFT;WaJj`;%1~ zoX(Mj8)2Ta4cL&L*U}&@x_1MJq7t3tD2N#qO;wmHdI@OWgqkkZxN+I&NB`q2rsr7Z zbp<#Hpc87DjTA04{ZXbAxgsG*dre~A#lRea?VTvd5Q8b)NC(ZBGsX<$+xdRS@Xa?| zFyGY`mn@O`grVlH&d9uuHQ^YyJC-;^e5vME_B(4rj_(%y$mzI0-k9y$elS%>mWe9n z-lHIl=`8c@Q?NNaoDG;I)axaEdtP5A{qgk4QqZ%*SFYPTiu_zF zapgJuTKEoId@qSdeuL7mR(2>m;uAvMc{UcN%DTT&tz8_MLD}F(a9Pm81!-VrtVuzxeqB^EBn`6)-YM^kfLYX4F z%&iiq%O@gdiP)aT{q+?uj;Ce&e$D}=fU#TlaaA}KJK+|d=9spom?Gds8XS zuxtXj&lY`;?LE>(Ps6z-pr+DxBZd>noqlKyW@w|SH`2ah^ELeSx%09IH*?g;#d8i! zI58T1Qb0>O70x+`j(A+DGd7;^h7oTTVXv;iy{m*A@g6ASx%^l_Kh zVQQ3BO9;8)S|ob__^2s6W-8V(l?}&4O13bk51gWu#`-Jfx53K z4h?W4Y_TsyCDU_SqGZHoo`+#9L?{1n^+rjYi>qeNq7BKH)vYV+xo>s zT(vx8c54+rCK86$mthG`-Qn4j3fOj5jh}ErU>ei8zk;`S{=^=dmaFsD60+>~yW6zU z48V(2{d_to=j|ZEfg*gsg)a5YnpRIgrSFbCQI(#e;LYjGpj=SyxRzG`$3cjE_Iqq< zesZDZP;D1({?sr+Uuk*>@c3PTsx+I$AzQ_z(MBTTQCBlF>Y%d2<(U}KnjYVQGi>n<{}8XgVawm} z>o;%u8`b;)ZNE_zor0sj!*A-Q_yNoQT$RzY1bpBrIsrXoK^uN!4_Ynfv8`zoJI9S^e{NZJEBBpls4uU3nb_7g}AMozKju{vkKZYAR znAj6AF#Z?p`WKx0J@P;F{mb$na`s2uUxGd`ld=78^Wq=4(A0q6%Gd%xKu^bSZ}1zu zanQ4TkgUIsX&4#kKd7RO7{Jun#DRc~k)4j;$@q^D0%m504_xT-*9jvlE6X1@Du4B4 zrl+S<{jX7sEc72VOYe6I2$+~YkQl&H`D65-?gD=R9L>jQg5SOf80qQhf4lj2Q1~13 z{YQNNQ~nwMk$(X}Az@)E!H+2Q?M(ka7vc}G{2vOz%=+JTVEThJ|B3W|5Bv|E|I0f3 zyRiR#LD)X>_pgF{ocyC8A7}qv5EjON6oi3|ndyI5kiV+H!uZcBu+TGoRDp&5V~R0< zRDp&5gMKjQsYT|O2E{XdHF?~6g)@ME%>I=Iq^ z{a0{?dLN!XynW2@KZ&JNv{te*{mnu@^!!;H|8)JQ&mZ3!1Pp(KX%YNO*q-Y3 z7hw2nbHe|b4Fe4S7XLpVL;sr{1FVdHX3F0WF_*Mco)s%>j_PyZD}+~anjD$y`L#4y zSazrCL4MLy>992jV|<*A?eyNOVY~664SckUK4q4cctamg3|Nt>FHTC)W$viOg@LK3 zV{=Q7^-s48g@G%lOOJ&kp+`4|Lr-Tqva;=KT3)X^e@Ng6-A|p%QxxHrV z9jR33*reA6Ly8NOQH>qxO2>A0MBiT|9iJbf@%sU;i`TIOks0lV@#Qk*c)a>b25$yR z1IOSQhB*nIj#s;vxdqJui5*|P9GZ1U;#F@hpnjtO!xaS_J&U>?5pw24lQoaZ5^j8J$iwBQmLDC{~2P^(mYnrcQaeEXsfS}BOM=CqMYk- zgSEKRH#JWA0@5{TPTw*cQw+-*4x!vkXf^x6wFhSAJC2bv(t-lMa=!h9q4YRC&c(fYHiDSJ3SHX6} zzYdVAT73FOs95cDgr7)|i(R^4oj}#3if!oylldy&RqB_BHLG^b6nxc6FEC3>$4=g= z54#vqX_!9aNFp{Dx)D)QNPPG3=+>g;oy-{-vc88-|qeVs7Ho1|~@s{gDc>Xr@5Ji&YKS0HqLUaiADI9thOE*te4gA&vm95 zFu5=-p#7s8@_1!_k17<`_u0=HcW*W244??gWh~Y%=3h7WyqzlLJDR;;b>ZG?Axh_Y zi6h}TA7b6)j>s9NYF*Y1!M0k8bo zx;#~%=;FeMf*IaG+LxZ zms=VJI~Y2x9iY+xnk`pmKNYtA!UpS!%}|;}K5N3U6%7N@QY1}&k53i;H;v<~f_uB& z{YpTqSZhawFOG-pEH(>>_Dfx;x^<9jbMLgtHYgUnT|P&n?N(bFFkYabw4wkO{O*X=M`CXaeu^}<{8 z$ir?vT-7XLhhCX4=7p~vMe6O)8N2~!L}&1S6!8>d|HdIB!QEw(7vIc z(0}|{_X+Vtb}2oianMP59oQHr?fnR_birucrOuS+^yqJH8c-|kqM!&{BTTkSMehQ6YAA%q_+#>a3@4M*lRyOpB z6Jl(J9e0Rg=cUdB+ci_9z0-}F!K4?)tS#vtUyHteu9nu%Oy1vg?kaTBc7j{2cckD9 ziP;KNzYEqL=2RI`zdU*4_*Zbs+I3Z?#t`L9 zt1Zz2riMmWCw!pR>ikuP+Prf;r?I&L;kste`j^<+;;(?Hwk8?EVg zpIB;>{Ifh4_PXE^L8X-ASFBfuj*P@#x8eM;2JYb#TnFr%d`HXLgS5fnN(l2Y*|Bp9@1j8kS& zDCXWYUv-Qo67D>99ZP}DptEo1bi3R$p+KiA>7eb~UfaUHZUEHYJ3@&{ZtDJ|ubHq# zfjTY9XL>h7ONd~p+uWgAKvy1rSqWW>Hz4`JTxU03u#41M948{k5A1}+$MIx2^tk<6 zdY=`AHbAG{0RsJgxxJRX6ue&!`Pv>9B9U3y9{6;Q_sQN2U;VlwqX|I@g|)j8IAklF z-NQH)&SG!a)sx&>SBDpz=d2z6=u1g{(Tp6q>DxF<2ZHihddQ{MWJfMht9fD{WVa91u}ZZ3r@g64 zV9ar!lqI$At8fVS6*e2A7nU4?V?9KfIaU8dAEA$ zk(Rt;ni;S#E?P;{6khJ17&9Fsj}?DwIi?}iI_1BK^=9;os-!1pt3Z)@KgUW9p4FAp zp3$BpEUsYJQsW*p3=rsh#qRN)%h%5Th|H^vCw>msVp7oI^SOWo0$FQ!k4lHs8DgPg zgRRPuRYkD)upb6*8G6u|qzqzVt(dO;&{2Djg*ItHe$bZIPo*#YKqoN0-%+xd`l?g#7)QgFvN2MaKl4*^Z2 zuS0^^g$TCp5gJLMC&M>E8hXQp2D$H6P88EL!%1QCLa5jVvn<-SH;`#@IwbcLr1JqT z^~Z6o9S8+o=$Q_S?MU`>wJf2uu4XC3!lEdYZXt*2fGH_?_2{@XH{hG1DJqIzQ+CPHi zw`mQhwOG!y5g1`-M@5 zTh?y7P<}PV86kky|H!QCf;6q*>R=FyG&Vg%%G?^oEpMClBF9Yso{_%j?lUV-q%>R- zd3T?yJgcTHvg5BA&F~`cCHuJ1l#8@4fH_d(d$Z0Z;e29o$?1iXAwFp;T+MR|N?h?` z86#NjL}Ka^aPdQl{$0dD!Eb6h`u&}f;Q=DxtEylkmF7h`}` zP0WPx%f?r6cDvR7@YAr+pG{5=$CZ#$CWSAuu2&tyB$&1scktzr9O9SdBoq}6K_@?@ zj~9P^!qKV;q}Dh?Y=I?))jJeK!Hp9mut$*MpC%**Zo-x^*y#pQ_tP{0AD^u9!!!JK z%$V9;DXlL=QVVx8I&lpNAp8!@k-{yRdS%S8Q`v@OZ*i48uvW*}bp%LL4MDxuYw5F68pr1eI`wqTyZ>__pb}%QIbvrk;6-*=Z zVp)u49l}now;$e>ZI81HH#Hk@QLns+FeS}@TuUM<1QhG(ES{r?MhwHK$RYqoH-y)aQ)<-z${V9PsOLi6n1wrAW0;;N%vqT5=|hl!Dwp9QBc%6l&90xj7xsE zDOQXp+l#2jl#*k@*VM&@w1(Z|5%AI{N<9k{PI)%S9 zC?EtDI=M_1;FF$o zj4_IdLyQUgd)h|&dj`??lxz=Wrkwdm)j%ez!h5#iJ+cFu ztI@5ookiFVSQA(axh!EF;a_znj^HC8+SbYhX)#m;pt%+lnsvl>7@b{!Wzi=>z6~D8 zJ5BcZWf_t!gt5By%gv@9ybvkfVE~DeroU$CE`VC{PvK z!S1#wa%5%?KW3D)GGk6-?(}OqKN_AHi~-w?v}~ax({OI}VurwtCp-w`NHW7DB7eI; z;p}E3b6iv?k-dO#4G*(2CgF>!pfymZ(UBok$W|3A>+B(nt7K}lOQmwwj6=6P3TT9J z=TSUO@R3&`&DYP?AGmlCQF^B3me>&^j!H8I^5)Y>tW-#m;QyezT{CfR@=>&;^&b19 z0tG>eDs1-8`pl?t;I4rIQ`9!8DC-3S{*_P)bs-$V)6L&fVjNlJ0wB4iNrt14WFwTF zieT}frg}Jchi}O}1g>xhfB5&1sk%Q zJ_oa0MFfRfIKN;$t~IF{0frsiI1?x&XNVN90pl<#G0YG(UZ+6vZrRZyvmxGkUk2J zQDc;c7tOUayZ%iZHt)QJV~X4y+LK>k5kzmVCygtDaz?0ldcCNF)t7^VrCR@(4aK)B zz?)@$X}~?8y26sz^wqTtCqnhTn#BN4t;v!Tu_)|?pA2HM1@lOK^J`gNXwZ;;g&AQ- zG+_kUav>_axfsb}-8@VWA6bss`dtqcLaO1n1&L@P32UgHE2({yF%x&-J&ZJRA81bt(ItvH0;+YyE z^Vzp+0b7$ErKf;v-p4U@M}5nr`P;ZbL;k z(&YfvVbe92nrX4{#j$(Nd5S5uGlz8ytxcpZQ4M+Ae1)AJuky)Wz)F*gYxoo#m$k)etTd|hlN#rO{}LObEtrLmgg*3b6TrR}JmSAL<>Ai?N*R>Ytoq_XqZeF8zLjk>D?0aV! zvoPe_Qa(irdOg6hOn*fmppx_~y-nE1QlqXbOOo(d_2QFZklv1-y?%CqUsWTz?aYiUt(hOj zp6hk#tMPf0d_LLRIr+m{fEQ@C7j3h0S=CvV?*L#}P1Jnm8x$)bxg*`DEr8B+HRwDV zjA3sz3Icr7%YSUEM?p6pQ}-a6^E;%)cg6-n3lV3{#(YPp8PdR4R?|q$;Gw!w{QeF0 zDi?EEzCr*Ac!>vqBDAs#iMRc|^iTvs#AyoV=O*(Z-ix$TchAeeSK;@8M7Yi|Hc^gKYd^T2@3?EF*MK!r{sQdCu%kLx}p=|Nt~G$!-T z*d3jO)}a(DqNbYIpKhI<$*>+x2>ImljR@7$hOWkEPN8oD2`VF3+?ibHFf7EiX}sLh`F z&<(JT4_nTbmapF_WW~AMPjV-Mf zsFq}D`~pS<=)sIlt3=#8;cTl8ji>!ij*wf=8D^JXOAQ0$`p zWuXJ?OV@C0k>VM8xGk=*>>N$RGVA^479=fQzVv)5I0^DW9uo!-W=|B!H^-EZyPdQ` zUEzw)^XBYJM&odL5(G~&JryAS@SP8_j6IUz+6h(BU08Xa6$32IBrc0QB5-IRUel!U z(YFs4yunH&3IU>_T=dk0LY@7ax%zX|}L3r0$dFBhldZ)p~ z{Cw~EbAOp!#;Mr-Y=PVO4aIe51AMws71cX`@Yy#xp?2+N9xmAU-KLs0GIxYZY@W9E zlrdCMR4av61(u^zob1QU>pCs)5Be`X=-w_=xStmlQy~(s=aVI1NA~2wB+Ij&L+*=j zT#*)L&Ro?;6k%+-ZBeUrL{cPb2(d@N(jo?puFIfJLl23t$y!FYM!9D&j9in4!0mxM zmQ=y7-fw!$UH_N66&U_wJHY>yob0c6cmL0DGRA-7WdGbQ@IP}hHU=iP-^2dJ$$n~S z*kdrql<#^0WOtyZy^ zFl<^ct&(R)b+PzzFK@x%E)MOy8{M7l-O0UPE)TD48k=4#-8D3M+nT)}o@Yuo@SJ4n ztk*X@+c{R(yuI$q*g3dp-fkb{X5zwig;kUQBrwV<04*D3r|QLXJl>~c{LqO={3U(O zz0h<`9P13cbF30u>dx@BSMxm8aqY%Z#F<#T1A}n zCJ^2-ekuuT+2cNCoo{r8dj~FS64PjyTK+6Qfj{!_#Zj*5fycO-N0|s~l?rRMP#Q{g z`K4p7o}l5*^{aV2@*Bwo@exQE{!ium%#NR=6IYREss8d6v7tZ(6V=bx6Ans|n+h)Ag zk{eUm6mh=UL<1gPZn?QMrGF6T$ODuVA_$nu^3YRjI7*F;kGElYU|-0;Df4;3lzBU_ z9`kb5+O4O2{HeSB3x@a=s>z|^_}QW$NFbOzG`D(z6i@-;&3Yu2AeIQSUqTTdTa_gk z!&vY++$LzWRGw9_znVsmf@i8o#M|9T^4QCjHJ_wS|N_3Jqe9cr1aMC~24Ddv38 zxs4_xGQx1=HA3>L-F2T6Pq0;^Q@pSq^q!>2rVDz7uoYU9DM__Nq?*eO*Bp|Siu+9z zBpi?#QdE-rYiWEu4X0JpGb~YM$9y9aEm5ahGk$KUc@BoD!xLDa!J#ltMFX{SnX??^ zREX>K*5RSJ%~^-I1AbPqWV_xB1XdL+HCUy)>ZO1KJq?*hWFf-(e+OY?BQqiBhG7|E zZ9-^92%vDVK{w%fU|r|pxo4?7h9M8Xo*Kp5e{K$?h5{`u|4I1z+#38Mh z9XnG%tHf-I*KOj;L?6~gNY^HAu0CPPLnki1&}A~0FmotsZLFI6rLuozfLg;6nl#xd zR#?-#{nYVSNsw1(HKFW969KWxN_0-}(0|8R~>k>5DC?%*G^cg5b^89xcaIU|VFDj`1#pWPfhv z$Z_j$YX52~b?@*fYyiWWUc6Mhz*<@^1#J54CZkR?L4&k@%!W`WDe^2g^R+%faQa5L zK0_fy`2) zTi8`^ctU(Gl47SnNFX#O&u}V*muoIm6)@|`IZrDHYj5WOS0n(^k;hr;8cPS-rQP0* zpEo#)Pna(&laqkHGuzrF9NOeX(95n6)@ocM=(E3eOrv0i`Y`mA7sV%ka+W|l4tWaV zw1rkf8baajQ-o&=W@13hMFAy8=pbRSR)YL6;uhAM%c>}^*t0j+`Ba$9B<8$Br%ljY zFv8gzULd_H90WP}ByZ1;KrXF=c`8R^bQ6Ya+aN@PM=V!!pwjWYAF7MRog%*LoaI7?e&23t}=F zzg86_YGKn~6@k6qmpW{XGbfnPBwiuL49FEDs|YscA#bsCQrSk6lV16QlvO4I%e56g|yfcY$ozA`%FYcos(j% z4y}+M1&|B|D)`Y-L{c&N4j}fYP>h%F&Lg>j{Yjmz8Rx6A3Bko9l-mhjS36Kh?E~il z6WH*aPG^ri0*BNklovr%pEC#*gsa_lzOoNgaF4gXAu`PpbkC8f;OqR$?yMD+-?t=2 z@5a(vd(e*^8D|MuviBK91bfDH16C0g&|izO9~XfDlKx6>D}hr2PlWWf0JC-S##~Ef zxZplTMe5@fuK74i^o|+~no@AUL_(s$m>xS_&h!dIMT+$+;}ut=J%K5k^6qh=k*BL) zn-ekRlT5tH;9~mD^8kGEQr$5+!Me2u>ffUGV9$e>T3Hg z!&CK7)yvkf2?t_`B08{AG^BZlA(3(zMjL&c1Fg7WFiA*Gwi`rU7<66GCA~#a0pu}i zwQl-G600^yIaF_l;6I9tkBRMbm8B^(2I|o1d>~we0_hoBDQ;o}{MA-1p)Q?6Qv>`vERTWglPyp#Gw*L=d|OK=x*bi{`M z=1=Ld(uwVH+jd^>JhyphnPhfxK&oyVs`7M#o%u4`c3VT5bo1;UxXU$AL#GW-15!Vb zCHwy{_s&7GeO>xz)vc;qRkv*0wr$(CZQHnI+qP}nwrz8&zi;$RzrX2@iHVtsnAj&X zcbq&s^ThdQuUMb8o@YHx&$YG-cSm=iv!6QXg%AyiW;tUp?rHE5@@PTDhJ4fY6SbSV zz)3-AS^`Af`2g`&f?Gr->6iZc7P={OR;djQODF-)j*)>P%gPKl+-TP6`x;!3Od1LRYqk22hCvcI7XI386SW6gwZeRy=eudP2QRk?K?So9+%XzImliPy! zbfhlS{6(l@52`w0^wwl=%-$D|u?tg|bnVeMYN*@c9FQDIsF|}V zvs6s*^SK&4B|I4NEMi_XrXxvfHO#NE?z>oFF2pXA5OYgWUzH8?3TiHkQcAPDCc#%__wrU$S|a+!9QMoY z#jZwNG9E~8D^8yce#&W%IQ?jQ5xoLRlhW5b0--23gp!Wj zd&V1(rn_8b9CqBD$r!75ZIbx$`R8-7k3uwmVI`oU8mb^Hya?o&nMRj(=^@V#1Q$Hk z_=Pp~EWfWKi^@r(@uG^N3trkR`DnXDZmX(rcaWSIaZHcG4v0%XgW9rEFi904l(@Y# z6DZYDr&xrG(B~V7P`c2qT0ZJSQN0^As!a`E z3|yqF8=H}!lp;}Bz|Bup6^~4K}855+~+b-kkmbmjf(dinj1hN zYV%1KVazY4%4xb!u&lSPwij&HmRqhXl=oDe>H;P%NG6@|T-;5F5{o${s%a1b$F8hi z<*PWP8tLLxjw)qL5g*1h@sc-rV0of*H{vkCYy%g*C^Z*n+ltiXV!3t!?(}!>HLmVG zTACLW64Me>6AIA(au zkg`GtHkvrTz|54h8W6%ekm07W$xS%$l5{@m4|NUwcPpz!Aj)2xZhK)9Y zrPHu8wCDj^%koLL$%l@xSJvhg?Q4roBF9|5PpkQp*&3p|Cxn8fxz&xtiRyj0gi^Lbe@}Hq+r}-skrOg{8$9$;D4R z`|)aED4bHEU0Bg}VNp7)T?G|F2`@&F@jl=t%WYQzk)U& z_q&pFjgn9ZZ^0HtYz_HiPERMU1(lyxs3c-$KS>b_sPxf+&Nh&Mb%+3b?iqW4oxMIr zu|R)LKoI`@y@Y4~D^^kAZ_|fqd=%*yab{|S2NeOivSeLDoJZc;@4c(-nLI+tMy=H$ z!Jjak7s!v*pEQkSN{aT`7WNCq5-NUwhrV!Akf$mwy#TL7>Y!KPptqfTNVsnEMXlI zzabVJ6p{&;$;T0Gu&XzVUJ8)nd?KAmH|FpSb5Ivk^$tLAC`JTbhhF%e)KIdygKEAO z%#wUXE0Kg4*fV#e-8t5m7c*e3)HQfd3V!Le`%^JxB4NylbpJuI;vIi-AS`Q=|FEL2 zU(tO!Z;5A!QZA#w$4`+?p*cSYblzt}> z{|IPyROnqvSh_tOBwaCP&{h>;e!A+_3OT?NO#kYt(dP5SlT4^T zgPTi1Xnb%*5S17mf#iQ{jHjFFy|NmOsQtm4r=w)MhUuR40_-mTHQ0BpW*#>i*&;TQ zIo_oobLdsj+A;U+$*-PDa(mY|1xKXCKZ2JO(b~t+PYG+s+Cw`?^cJm{+ z(dAjLaF%QAnjs`;)R$q3nu&mxEnZk*!Gf2D&dETJM{M}z9uY>EoZ1*pL;dkI8v-eD zZx{p@>Wct#K!qL*P^Sto{>&iR{USNJU1up>t+|-vEfyUOr7RC~i>w4vNUw`F*vmZ~ zYIg8{MA!G;aq}6MT4g_Z#pFTaZa@G!4IgJVtTtE5lD~_N-U(ij z@Y)}H&Tg-b^lKg3^b-9;6>+=VTBMj8eD;yRsK0E$2S+m1LQRLMIZ5bj90;_7aa*x< zK$TGuyHgj)uh~0Es^JT4EkX_SN!V9Rxs)#GwM%1C{DcRr(e>XyiLs3Ymo*m4Rad~^ zJb8Ii@|8m*V4mCcyIf15Dk$EK5GpCBdcW0tPtjW@ir(rX}$$GRXk?&3sJ3);&7 z1)35rm%Xo2s94AuC$})HZI@XtkD!<1GPg_bdc)2-k6$}AW{Iyu^rT7c+dE4#jVh6s zbRoUu4Fi=@K}>p)NcHgpw}GW&qUtH#p( zxLcs(dQt}*{@L{h$G5s>fO``<3mU3XpP$^Hmf0}->ozQpU}YzXpKBjx^D!g=_Jv zy4BZ_)e+Mr1?Ee!M@=Sk%_SQ`Cn;OCffV4SoQF?cp~q>-Xje21p=evzfwxk6#l;!7 zFrVPRi9~%!nkX=Zb|pX-?NrIApr97;P<#RG)NP=Pcy)dP5#t6@B}#DOEPPn4x*|D$ zKlb&#P5nXpVtIK5tITe0V{W(C#m=s5E~ZI(%_7`1tIP_D^w5vXtG%LHVmDT|--_KI zEbCB8;N%(w&+3`@U6wiu-uWibu9d!cC_KJp-rkn7{;+8T%kMEnZtU6sCFw>LBB7~f zH;+Bnsj^Pe!zy8KD@{Sa`GGjTl*ESt_EnXb3Z~q`V*C)eKE}uJQySlZvx&jzkUqV{ zGp)wb&In)6e$QlfmM*8wz&Yu-M=66%ahNh${({(Sm7QAM7dUjaPxNOU0Y$Ba)$8`m z(n|F)UdwN;g4R=~KRsBcXIDkL#)(F%I3TdH9}*SPgs*9gQ)I+UVZxveOSc2fvVy_z zuD*#WoXBUy`Yx36r4!}_4sN=G;5DAoZ6|S|WjnvFi*>t##yhQ@3_AVfWEzkQEitsL z@Hhk~K2%Z^-Pxx()~W`CcCKS9EC11vog5b6MSSWj@48DpjSF0*d(HTqM5>2vt9G@O z3}Bi@Sp$lCjK{4Nd@u>w>1JbhjldyV} z>e)F&-LN{Hv7ioI8a^g%j319{4fF**lP?E%7%i!8xy%nsrFimc_S zkPp;Ot;(vjOjM1}I?)(#5wT`CVP~`g4keU+DJ4h*!YA7_lcR&R;@x$8wNkB+&V#$q zk0jL*;iy3{j58geE2P4YM>%__qTS-ZAjh9q$eXe#D{THoW-3l1MxI|HQdt^N+y6bN z4sii;!R?%6O4V7Zt}*N1-=O2atv3-Cv3RP<&PnS6z{0836M1~}NNe&i__R2hEvJ)9 zn#pcabsFlc))o1<#zrDqx-Md^%ZYUzHDeA*hkAJ`iU*v# z^0y>RQk@;ba8_})Fx6zT1MR&CmvVgx?W}>6HLC;t5XeENZ1f{POD8zS+4Ll0Kv)hG zEdJM<*?Rm4=XSgw{LAKW6!ShQe_@O&OM@a^B5X>J!mp(gWzTADt8Y-3YL%8L%~T$T z#i$Em3p?Q%_xq;d5$A?K&it_SAduB;eM~acAj=(>xLBca418?*e2$Ixx{sCl(3I{U z6$;Q|4f7pZ`_ny^m8yap%zPP4!ObyG=JkzB!KFJpqJAg zPw#;94JqdD4l~+md*S3H+P)k8bpRkX*xue*Q-c(hdgUO3#TlHFg6QteSuqq zPPUg+RF{;nCCA_?C99PYvnU^I=308Afk-RoR$0az)ix+fK!W;jQcE-Qe{% zX;+7*Ub-FImgV=wVZ?Gsh3w$!g{C1X>K&O)@%#OYy?3tc28#!lV=IPCJZEBu)eQe) zrSku^iL>=|C$RcWzR(o5slYicAS zz^`7zi;V$VNNE|S;q@>m@&B;W&wsH}sQ-hNUP>{k;TBvfR&U1qrr0S{f?N{E|C@?! zL=?#?Efb7;Mf12;)2r<;|JmFYN1*lT3}x{!yYqJGNKEpKKH1&Vhy(GGa3l9CLuosn ztQ-PJ^3e&f^v0h~wmp)_0`7c>6lq)sdGH+2qr<0rbz|F#WmHP3NiteKzxK#S6)6`B z$DCPL|3T1Bso@PFc{nKP%Xi`%-p#64P_XMI>p%nQmy_TZw&U?pyYt+s@h$3auIO&T zF0tVl7ZyYsHz}uFD~C4TwcA|d{&NEif*ZrSKa7|rIJ9Lt9o&G0-$u3Uq~zr*`CEDv zPTw1G4Ahe(DRKd*=$Ni7Y)soYJNt7xp|2a70n?#W(7SX%l-axc>iH49=p7L-Z2pqc zRi2>PP7?PUIBSh<(3e&G*TFLkXvB$NCTs4?x2RkF_1~8-FS=f%>g0=#pJ zDwBb7Ci@^fdxIt{sQ9rO^t@bI(YC{!sKK{`(Xo!YssY+J$4BuN)`q$qjDcSnb?C1I z@-_E4d1e5!2ul;dsP;IRb^=4+_zwCn-Wl}cC9f^%%m-uwn-5kM0U=bt zny|JN9%>sfq(t->I=0t5W<A$k-eXPO^w3)bnbDk;;s1NI3Ptow~Tea{O?PwXk;DxZCJrxhPR zsbLTK!2)BRZB_4BjoWqZ#aL?EWM#lB4fl#%Ph-!NSI+fh`a0YY|0eLh4ilOj5Jydlk!>7%>>u``w%_K8n%m<1Lj3fZZl~%loP7NJJgDn zlhLNzrv%DoQ)7C?L#sxZaUyx0D3@%3Zj=|ZC}W?U@C|IO82KD~&|ljK++e_P$Q3?^ zfMIt}t4N}RGMsC@0d!8SOQ2v>i{-;eEv$QDV0`mHu}Z$pH72nk9nb~)7wa88Ii*NE z$&t;a?wzs&{IqjBoj5ohdbyM$Ae{~P)M_cqi)6Cuo<-QY^bWPEV*9#{Wfs=Fpia9Q zb}h_Fl{fbQn2a=H+h)D^*IMiKmL`YDA0fW%Nki*AX_2K|xC|-p`{4%on4QG^M%BD zA}lPH7}7~kOS@wb7H)52&N+h?U3PtqB+mN9w--7mPm_WspfaP?crR@Gq_Uq2XRdU# z#%km80|Lw!83NhkK;t84EAaeLN$Z3wH+2pt9)IfHT$v9yEc)Ps*PN+l3zT8@AxXf7 zK~Q*Ka3iY9hK9i!p!sO^;mrif)rO?EE0Aqu!;45*AV15SFwct5M^mk-8iM;DDmOoo zoO6jmjXNv6=h01zTtqgkAG%~gHhweiq5m{M17+A|HGZ$Ju2bQ|ETiHlbXKj?`qI{} z7$D0&;A*-2;?UEfu5Izj)nV&|nqYubqNjN-y? z76E5YJW)G6vz%)95!ljA84_PvMi0Mrf=2Ks)TuP^eYvTEA}YZ!`N^>n{_iQ zDrmKIWfQ_OkUUjOq&xj`_YWh=B1#gWf?)D4%Hkne@@*V~yHZ6Ipf8HZF(^f}271A^ z)DC@Uri7qS4b|cY@ zB2&;}sa@((M9dQ1xrY>4v;dqpKR2OLx=zUs4g+2YVl;UDVQ3%Ovxu^j6ZzhcP}Hi$ZkRBGh8aR}fM2=Kj z6VXwYkYFR-sozZ*f1W9r%DTQ^zy3%9e6ikpV6PwDRJu((X3EofPr0`O1knq4Hwq=2 z6N$@d_*F*T>YZi>@g^}hlm`@^f-Yig;(0tj3`9D$))b9v3*(rYUBQW%NH<`rkLB=m z+{P_T;AB(#1P%UKou($_@e;h$#pdM67|v$Gs=snASNR(28KjFOTJh!$Sqq*G*45Kg z$AXyaLwhqCV+Y0PA)-45!__^fnn^K&z1q)=Z(PQ4%$(?)cTt#!4O{@%m18B<_-fM3 z$387axxXiCF#sLPu<)w+Q&j-6%mTZvq0XxXb4AM`+AGwL0UzYdB~iH7#0mv^qA58w znUQOt*ZLqJ2-SzD0M@Y2>Cygl|2G=_k@m7_QYv436@H@5;ORVQajdN{2gKocis4$E zh7SfF#OSYs{c`zy4$m9fK2M$Lc@9-61E{qS{rQ_md4IzXk^~L~RRI0S%-(CJ?kVdk zYo<0iU;J_tZp8GGffidW50&57FJG@yR<5(MZchrL?Zq-_7=~}MoQ66y&pjfu$ z-_*6`P{D0s(QA{rW!Kc225-Q<1iCoEv_Y-jR8JwIRxMWV$UidCdEWjl()Xh@?P8UT zec*Rbqx2pHm$bKLg3G<{#;b8{4r^x(V}1iwI%68 z2j?ISE=)|t&s}*Ji;f3}AJ%Hf7pvnvVkR0`GNLiFCL0y%GYb!{9Sy9dio;MSUnWF_ zHDVx_Unr_AD^?uWG$FDBwr;FsPMhi#fvdB`KQ>OYT48%B(*cWEJ^H(i4Vn4~ayWej z#yX#anyIUxdMXhPc%IYy;~9&S_0=y;nOS_I-enPsIbZLOPjlD0M(`OMt<-*UYrlV0 zY1L65T#JIbT2Fir#uXP2wI!xJf2IDLg?Rpeb1$dWikny*wBa zEV2UHx%katU+U*g$|he_L=CcT_qPnr$Xv=cj#MG^P+)?mBq}u-hWq=M8p;GbXNsNc z>Kd$jM5-=}sYiXw0tDj)Oo_Ev-$h*fcuES3O9l<)!^`KidAB4?F_$iLm-D4BP8#06&Z%`37Z4~Sq^M(4yT_|8 zAE`kcyqXNAJkGOEx-@!of=)_zHyR9wz7ia^U03sLf3u;7j{6n(-(7}M#~5bfsYQW4 z*~fAz_l6p{2QRUfW@ykPkaINVe~*fMxT~45q&)KZ*?@p#^>cPE>MIF8_6@;V&(_R} z*Zu`(R1MjMyGSGB@euZr6Jq*lrN$#{b9z4Dzc62k&~D5H(j=5g(SmGdv0L2AZ!Jy^ zH-j!_pXfYcb7ZDkZMphukKjATQ~aSGvV9#8a=QFUVvnT0ZE~9gXM7b@pT}o%%a>v}uMSSNMyX6sqmG2)Zu4t!LR`Sxw zQ_IFc738nQm8yC!pq%8WUT^faWmT8pK;#dwSQBMFoNnlesi2Tx^g6=9N_j5#ZX(OthIH<{7!%} zpQ}o4^kgTBv3Z}!ek*?(0_*@TH(Px$bf60oYh{8!w(3i;ul=#Kb<LI zY+2Exe)XIM9T8QMskZ~Kb(@Q0q*vdZyH21@iVM;MYF9)Q1uNM1!S1#;R685aNWsMF zwKfz`NP~rXW;Tr9N-#_Ga~1v~(eDN=rLU*Xh1XOF zVMFu&q?qBmwn@WeyApKc4PN_%m1q!G&j)WAadK!Aeo@J9x9cS&Y7HPtu0Je+?UVwY z%DpbF1Or|QP-RAA%)+mo8^0ClKmQ{gS6f6Ogto~N^Tqpw4KAEqSIL~dBqF1Lm%whY3EPY^Az`n`eb+;6)pYG$AA=%8 z-`dBn>Cus2_df-=fR4nQVu&N%KkaH(a{OP+7MyEVc;D?M2d%d89ExZm81F!9k%^rD(Ij#t*{oAe?vQyA>uxuF@|GHbCES=xL z;^zbDMh;{>px<0cvSK}-M2Sy`ZuR4A3c=qhJKVcoYteUPgICds-Gr<6S92eJQAeH8 zrKhw#oG(;R7!KWKbKk6<`|1Hwu=F*B+1`W*G)l1&_`M?S2frwIg1NIIXQSTw>Xl`T zU=M+E^0>PZo2>ugN!t~3yf2u!v6O?ULJR~L?N#;Xh}I+Lw}nfNEO|eM!y~`xcXV-N znSKQsT*bw#ox)6tbp1RCM6v?(^c}X5Ws^XhQa>{Rl}LD(V6oeUBN(WGcur;P4tXht z^7H-WjHo1dDLaS(mJQ6v|Kdk`N%BU&Hy`BCfdog7_TW@NV>U5f;WrG-92^OaG8zYa z#W@wpI;gn7$G^T%VX+&-a=TsKaphqgh7+VF+HF|!T~_c{eM_WWpl&%I54w9s5y4Jk zbYetpJ_r6MH)}|bs8o&7ePi0kzUkS5>1^v}RmUFR))|EYM#X^JdJWJ_$Pn%OvSnv2 zbV6KC;9XwUzjCp}5*9s>`d-5Z2IL7%Krb2q`;0V(`rR5Jw`X-(M>k;9{$bzvdBR&P zu0({mW9H$_OMOEa&!KPro%ZHc%d(%z0oOBuN5mPhDp*|mA*bq+nt@k|;_(HBpxC*5 zpjgClpMa@RIIJ%9{OCE&c`T#0J4)@NjEoTrRQ}YG%Co%wYG8FKv%64MvSCJP-;_*r zY&tJcS5$rAnPG7?HApnv%&E3H-DK`nrEV)bYN!Xmf9=RM6*Qvd9q~n;vYBHmS2g~M zcnVESxRFO?zcP`Qy);p*Es{Y2r-W|UOmWrg6X>5FqWdWIMvr1YK@~3C^KK(64hW6S zCHkf%EDs>q`$Bwyt=?CGQWb7!A*EvPjnnRBLQj7ku*S#W!a z_V3lVuL&s4njD=^eQy)Iw5y<%K~O$=>;hM6TTToaE@+ZK3&CRZmIYDV1vnKIx&j+s z&Jg9^JBG_Cfjddt8sW8vJUChKx1GP((yQ!k`2ptBF5IYIW3?U*_exVX+sNSp8)cUD za>2N$bf$xnaA95kqNIL-GP7)3N`k$Gxb}g4pR69af&4MdGq!gxZP0^2(bXaI*6HdK z_OY7;&=B=9syvz8AD*eg4s@DaMGXd)jvJDurkF^U_9RurmeP1mKLZ=Eo8x8}HO@2ApN7i`{! zicJZ!{jFwat$n8gVaiu(r8nVM4Z7}t@QTgr($_q8SOS(NT&6E-?ktfhiv;Rxz+A&R zREe=%3{>MxROf}-z0UhC>Zr+Avda>5 zX@{H&kRbr6E&>~N6X?nv;N8Ca&Z)tL9PcTG`bFGsjP5MCrN58wf2vWL<<2L@QleRb zqw!XWm>Z#Ec8V&A8AhcGq$4XOk7OraL;$@kvOOo_;L(Q#z~A}(QwRO!4h*J7wLu|P zA^e27z-}UBzFH1Znl3q*Oe2rq?cub~r|*3I*Fha-!i+~uk%f@C{*}R72cK+q+sZPo za7{_V-4N1BBMrPiw{<{>eWLa;g(@;A+*YXAWQ6P<qVaaH!qlaUl(Js6V(}YuF zg|r2aG?vB z6F7TRa)$Foy7rTpJL=*yb)_(#mKUDx7M%*5CO$XSWNQJQ>J{(i5OkmMvx&ce5jNaO zkVs%rKel8Dj9z63CjO!?onCBTyD3e~1c2gWT;4BC1Sm?^uAy>v&Ran*&<6P$`(^fZ zaJu;&@PB~}v3d6XS)*GoFk^giKTGxW~NCBs2ct-xu4 zx?sZFU*=ZUT5b5?n!zX+Yh^#R@LSgVj`a^OHnJGk)Q8h9N7|3;6nPh>@_S}$gc$s; zqY$FA$1d*C^IDsf7!WW(hgvZu|>AU$6VXI zcf*h+A=7^hjY#ju7_S~Bn?#GwD>O#$L{1iMz~P$X+SYWBUcEuUS1N$hf{Ba0=ZHhp z6kl2vaNiI%7JndwP#_mlEQEZ{@Sn^pQO<~l`okag`f+Qufg2RAMk5;y!{Z?xCa^9q zZfq8^54=^U`S(;sDbe!>;Y_YnmF^Mk=gXpTV9qM+ieQM%Qk8^TO81+nHEsD0eDn|RVn(}uXplbS zFD1kF;Gk2E5M29Rt!J^o4B;(?O1k>M%|}Sux_jgd{g+JFcBVjqmG%D6&i6~s0A#Lb3>9}Ia{IG%q)X0L zZ{zpgxh_P*=@RbF`egnEA9YiFR|P?7tC-ABFhLQidsV?6wmT7l^dQDYu`L<*+e4$EqMIL5cS^#T>qbgMZ^$e;n2Upv>8Z)%7mbWKl z6GX)l8p2>enqpmySuwd8?rj_H`>k5rv^0}1CevT_)TpbjlUXkIKg{nRhCj~E=k2{~ zTQn+B4$bSm-;=O1G3$M)bz#e6IH+ML_M9 ze;P|X!=UR{wF*pVUOq6f4(j82^LvJYd007(W^pdgXx=@FcY1ZY=XIzVY*!wWJ1RU4 zzQm2`dX**$n^CVJ^rJTfiv^1eO8KR+zL85;t4)qcio1nDIa9TSGNz|swq5e>E}=zZ z2j#C3ky6W9pQCt@z2xxN*zlLHmC}sul7c(jqiZq1o8pOHmW zq+Jg9!In-E=P(@#k^Ta$7~zv)CZpuSKTDM#akiLm+xaZZpZ3W6=;%jTmsVBh1vobO znRg9!e-7L*3`YOtWbV?Wl~lo47YF@o@llV#+Ow{TBr7rM2Bdi~>)mohaID7c?^(Bs z?g^DKoxvATKVSsl4h2OiXY_Y+0*(K0OSyYOHZR)H!(d6eAFW!XsmKD;Pk;Qbb$Bm} zK*S~f{!!Jxd%}J@4MwgV(WE3@3;_|54jkxvr8@#MZ>j?rv#b8ampw@X`+yTQEu$(A zm~K!-s*5MvofxPOZ3Y?PpN^m8ztQoTE0V49hDSM)LSc&|8AeQ!8;ac>F}Hd;y1g?W z6M#n&R4*zJAUMIW{4gSIv@P8l<)qg<7T;T0#HGEG_meicj4nGx@TM%OnllMIjPKGj zd1>{BfA?*4HY0uXeO8;^!<-7^u!si6g?Z1mfVwS-gf;0DiH{01SgR;ZfxbKA3hw~`mkZPhIzPU9I~{5gMa7QbY;b8q2hiZ!%BQier08gOYJ`i(l=-^# zjhGN5A%Pqv4q8zLT7hgQj;9zIEAyKuI}er?K5Aog9^9Xl?568<1RvrEWVXu{dv33; z@z)0$QxuON{{;0kO+X3}@_8$=CShXCLDtFW;ULfU{^;zj7c?39Ure91FNoQ&MLt>P z^NY49B#5e_ny&9+_Y5`Sih$>W(NS z9OBe-0_ySuLR;MnruGfV=wh%Y$Hx|&?*5|1Zz1*|E8=uip5bqQ3D6`FTM$dlnEmGe z?1pvq$8}bupGj>3fqluIh6&0hE;GX^qGs?Hi4OBmIqH^z>ZTr!WKdF*O#rn>?lC?) z4f(E)T=`3?SQO)5v@!eBZP%NN-gzTc^x$r9$rj_k`~gX{TrR|I`ziW^S_`r;`r(pY zedmaq)4oM0ForBhgEbST<6QtjEaW4oX@52o3eir!jgZEB3@_;nM_Zu={G{ru0mw-jAhU!vr3J)0cE>${ zpNTm$!$=TYi?tfYT=iKxq)*zWyi6=Cm`tKr5pntpUh9CiFFLMuZ(_U_)nsVC^OR_R z60G(j+vYX|dIyP`V0!XtFQ3)QZs2w_Hq?6|UQ*RocaLy)7|}_`biv?B!4&w@A`8q6 zTup`1B$3gF)cJ=w9ucjXqV3_T8L8s)bim4jUGGPxwb*I%xAG=1-|C;hNu(waev8RV z{NePpr354s7&uEf2X3k&`93Ypw>q2~YJioa(taqErQ#y9*`y{64&IVcC5DKVV0Ps( zkWI`qqfLKoX?!6TP!$XQ;j{F=tEEvRMN+{nn6z=Q7PQLHIA;OOc#QE{k;!gN4q#eb z2sPa6egh~Nq9k7!zb1YvMPRZjDvh!E6Qim^ehfHMTiM^3k4@@6-PMj6z3e8s#o`FQ znkrXP&G~2L#-1reTWd3#pJWpmt+CNWLLRd1xq9^K3rm}a< zy7F0>#SRs(TGa?yV3jj=D7I+q6E(IY!s>@gOW7a0y0Q6{gML&;y);=hki0tBjx+Jl zJ;(Zx+pq|HC=B918x60tiqf-dtB@>g0mGsbd97NLrd8-L3iTRw<+{Lb$%8~gU~f62 zIC;@fQl8Ocp_rR2w5lVWT?vom=De_kZ`PmrBv0gOmg`H_2S5R-sg%N0qFh11lY8y! zPJ%f`9hRC(2|w>jcdKt@LqkierNCsbu7BoRSri0qhHFtyXiE296=wvIGUjqNgit@+ z^}570Q53LC7bDGdxxg)jFN_Gk>trZ>_9VR(;VD+9HvBb*DFlbZSFLI^7xKyhes1W) zrX*`CXeB1r2N(CfONN%AKP{{vu~0~qFp=g7`#7O~enmHezI3B&hVO1^baznmxj(u0 zd|wA1C(pQlw@E`_DWf=yNIh5u&-DWai$jXN6jVq)i z$%kwFW9lLxr68t&D`;eC=4@oIr*CQW)A>ci=j3Q=V^1n%WoGGyD`;<|_j69*=i|o( zhV<(jKnlPNzyQD=zy`qK=Vc7w2v7xp3!w5dw+Ar%nb8B#0?+}_{^uey8*9Ozn4eUT zot~DCiI$a~g_ebmg_enemY#%`mgMI$DI3H8iz{U9Z48|ZjQ;Qa{eKPA|1k&owd(z5)_EFF#PX?`qE9E}8x{=?qm#~jAm#L*O&j*X7_--Gx= z)pctGF<38=J)Ad~jm76A*tx4;>H|V>e0zF>0b<4ig8BseqBqYT=H?eGdKb5de!!K1 z3Jx5_ZRO={()(q#LmUX@w_CD!`vG<>53?=se`Q>=puQFX=TiKV1cyilW|ym$p4 zzUylS&MW?v;Pkf89Kw-p^=CD_NeK72QDhwrjViRHWt0h36^=~7L3o6o9l?~Z`z`PU zc!0Sc>ZX6jt!E3uH?>0rXjiDqx`reH_(zALOGFai03WDcZ^ejzEwVPWHqsPOgi(#EZCxk> z-ijdvHLnn}L7}S^ZQ}`@H6=DRJ=iYe?`afKaA>k!CjK!L>~oV^{{e{9mtPaBbeJ;s zdi=D>6DT)ISe|ex>wb;n<3J995Q3pG24OLw2b|Qf5C@P+86ju*)U+BQOphbfUDc{Y z1JoMYRu!quq1;Pz1RTGv7`Xco%K`$Nw=m^CtP~hhM52jBCQK&NM{f^I@1E9=jqN)$ zH8Ux*wHcG+QNDMOIMHf4S>p2U43OUgAnv%%UL#>8sWcQZBl-mP9CNUWN%*i}C$}fmF<7#g zC$1-)vVgKE6=b1CLQ9b_Q1D|wmyqs2f(iOOz>%BGY|GatB&z$_6zZF-hp^dcB$1hrkvP$Z!k9T_<43kQLaf#5Kmcc0Fyr zM1bXh$iIF}6F(h}NtB}E42WWtM*7YWK|*S44sO#j{f!86aYyQhq$(V4ffyh#2-!du zxqbU`dN=@6)L=oBr&1RgymgHaC(F{2SjsO^8MRfD>xpe1SyR+P>VKPj{#_tB;C^89 z?!egPIN%{#x~N#b#i9^K1g!mKv=~xRG_js!&L#UNL1|TO%>l?8HKNQvbdbV4bdU#W z%ZUydIhK^L%o82ZL5VK^1ME?Rv`5)fWoyPwWH>1*+`frxe?(u!cZBrtCE#GFgEF4At2KmEV zCn@=F+h5kionrAWA{WjD_*nOY?H zK_Pz`5`I-)f~9%RMOG&=`3qo2N_v1$KkC2i5acBLOv!XVPFaJ}R{Bo6JmPe0`&9}^ zM@*5eZc5JrgJvifDl`w5;@FETpE6zCqJwtE%~`CSI%Rs(yce$$ubE$}jMs+Gm`{Wc z5KAG&F8libE+A7rt6s{D5B|NNVF(}sON+LWr2udd>2~R+F z6oJ|cLLody1ttNTgiFb%>R$uw2kIyC?*mN`F^QB?Of{~CP*1EcE|3UZ0zQfGpA&|9 zqrayAZP5Ipp%2BU6jBYZLDVDblMgHelR$F)_i?$SwW+bbTJ=?VZh2yPVR`lxWW618 zw3bDne$I})eA^N=?DQUX{-W7j?Fil+t80TIb#KhABfT|2lcq91T~Wx26dO8O;Wa)N zo^6Xkbv$Z!5b6*|5e`Lt^+Mb%l4AE*l zarXB5BU-hD>638>_S%cXKr5Mie6Qxxt(x`CF(~BmY~A(ppvV2q=tj@e+BT4~Mxw*b zJSlH}y7*v7x83r6PVi;D@sq&Qo|tCF#?;BkX2#eK$MJM-O3{|i%FNcHO0%x2uBPs; z3BKJVuNm2g7&bX;dV85!Uy}34(W2>X%X&^#s{A%Sa&9V`Ei$3;uwk9^U}?}6=pXt7 z-fxy{K|;7*DA0@dNhE95KdWXck9ti@`+ZkiCedltT{)v(~Ma&z_ep_#oaz+DXXu;Z^58kC6EXSeS4s&D&= zFX-$l#CVLGrfa(=7B-LG5WTi3wT=fLXTOS|I4;gky4lZM3Kn)t-lMEvyMJSIzrZ;1 zije)cG1k9qxc+mK|DQK<2A2QDfG9{|+&X|3w&Na&yC?)~oij}oj4VcQZze?i9T1p? zOr9^RNCKNmULU+-GcyxS!-8e9DYe35uj{;NB9}yoDk!*$>lA(jFsjj!l_-z; zoviM=jx1q6?a1@Q-IQLfQ5q5MxgW7z8^*8}?h-Hy^H~aFrjavlP$ey$m51yR2x=rt zmLw|7cMP@@@vPC*x24G{6~v5b@t(%rnd=s$l3Xx z*@w`$tJOx2yPfFKq<~ZKk|~eNB9z3$gSoYj(EaI#+q2;cBxT^qcl-GOPp_uy@nDkk z^-E2EgWovOlhfJvPES7`a11om(;N4HW9%)1+X|Mg(KsS)C8fDF7*D9wmlq>$McHaR`g?g;s-UHmeHCV&{2YUbibn!S?{-H!O_ns!^$%X(OST@M$COx z`+?HD?K`iAej0e%Q4Wl1tG3Wipa(KkcWg$T)>H)rEY(6^Tpo20GJQibtD&{guQw~H>VUQ^4xNan(G4ePMiJ)#Ap?Gd)XzH=<-2ANNNeU@) zM}vu%&*o^kSl4=}AvZeVDSY8aJ2hAD(O6;23Hh1({btiaRqriia7SGGOb|+PlIybs z(;Ob{B?}6Mcm$nu*&+t|s${l5L0pNXH=wz)==33vw+D8(m*`-&sgjaYuJgW_F@mHG zmAf{px83vjh?gT<_>9wR*<$FGH4Vc4w)+~%_`#NZZZWSOG%z@wx6vN9{IgE@X&x<0 zCtaBa$Du3Bk?$q4EZeuQr}t8t;@*&D7Kay$LDNV5;Et1Dg3W}i0rssg?GU0ew#j+Jnk@XV=Ukr(vZH_DElf?R7F)M?p|+0xc}z2ch^zoq`ri@9(=r z8%AQ{+pTtez38lI?GwI9AMpDR>=!5nJNaz|elDn+ZcuTT#ZMNkXuy{>ky51vZ&U%B>;w1-PE~!6qFrGxChj(m zEro`<8dAQla|zm>w*gO9M@26tKu>F%(^9L1%J*|p3m`#e=7O)Qzm+>LwbQI#6z zpoX<;y3_52-X<;c;yZK_IP!h)Zk+44t~@sLJEP`O&`aM6Ze?n2Uap6I(9e{!O>pO6 z>b0|3VXVl{SnknlOch7liU_FnVr~se=ld)7j>&YBF)SH}{W7QwV!ELGEE87^g_ltT z_rDzpew*HClZiUjhsrA7zh2K~`SHH(>F<<3HM!%!g^zfYj-*5RlhBgLj|TU0dRPN7 zydOsjdo=5giTBzwx&J@E3IE@3$sQ?}e-WFJ@Damred&fzuuUGUQZHX@T99+p%K&ag zfQs%$HuG&z?1NSFxUWJUph9c!wr;sW+ipSmp307@tfbas0%|yxyN1hIHHTwK>vcb; zj-Oc&jKPMQJA+MdQ&QoNCwDKj=B3_yaBa5!A3D|M6xN^3wryXCy*#-T=pAUy?fMxoggVXP@w=S48f)zt8`3fvln31)tdN+VjLauRd!{I4Zu`EX%3MX`w%rzr7uyMX{bz_wFGj}gvFJiT5`uGen_LxgsRVI zT9T&u@ey2I(@4s3kVCGbRh@1S8j@Eh%U|10Bc+jKpenM z7v48qFDN~@?qt7j-O;tlTLqoRZ8uv$LTv;+$t6+$x|42~ZyhZZ3E`KurogkXb&`3BPwv6kvx95 z!2?NlU_Dc+waxg>)VK(Ora@mo%wEXPT>NCc3W`6_pRrC742me#e4}^@6aijOYF=R+ zLU|?O1=F(PKgF6=#(FtkU`KgFOxBcBma1)>DnG($Y|*rk5R z{49T_;D_{$CJgV9R}}gvJ>dmm0XsotAbu|yzsT0Aj^NzHw%HdDoeL#D)JDmPy%*s# zSofE=1pN>{F~(8Gx#3Db5&zKl9Q`zdeE%8R8AY`X(K->qqNRf)E5>fHjk1#?5Ctd? zgbDHo+5tZ*pCP(Q1tmWU-3tunyl4DH^GfP0c|kU-U~gfY;eJ&oeyikyqEMEcs-;Nz zJ_?Gj+3!!&J_;Yhin##6V{9s% zq__3?xzhQ0O7swvbCTVok^^ujWGUnqOq!=%%yuXxL_#JB|w(d;%Y9u zpg=YoD;UvS2FDWXUwG<2M(J_d2az7Ce%qy0QeI5jxK6Fj^6)7E;K6(4{QYi?!9F0v zqw?xK%%j{#pHuF#6h&bs2tyt#Ty%T@_vZtJhr9>Xze|yEGW)MA5ycPR-7ahw=)?Iy zx4?f9IGb>XR#HLG_!=9fHX`%lQReH`poRCLw5t4n z6$uR--&voT*kU4Yjc16LSs+&-KCQ9i;1yDb&;1s`Z>YXYOOJyXSqHx{ut%Fb8j~<) zi+V>9JZL&(&hkr+Lxrw~CE+<$cr-s2TPv=ri^)Y(X*G} zW%<~;lrD8fYX3Ylsej!D<#l(#qh7lkWE+6{{t}Y^Y={@Xcpd>z-DlyWP^b*g$< zHF?QrhZUbNnl)(FU^Y#DZYPoBfa6G^OCyWcvSUx2HD$|arYIuAA>(bNs8KRuqe@i& zs>_k6u(US*9p!<3|CI#T4{ojS&sB)2KX1{t|E*%G^VAb)ZJRS zYS;YEdPG>HSH}~f=~T06%p_3nT(ED-tieoQsBF#rXSix{E(#p-&YR;j#M!h_b2f64 z9v0ebHAbQz*N;(vZ=ds_|Id6n`u-n~d!Gi5C6&W@QEGt*W7^6^OSEmqOUHB@10Mln z=I&f)tz_YgwrynGNoUfCoeM_JYiHI~5Z73rKDtmjo7pm|9=%Y>d0I^oKAQdMOLX9Z zo}cbC{cl$PApo=MqfqCcf2o2({MF|m;yolOY280qX>6opZ(Iesh3nc}i{jtFQUMv+ zXD;nYAk4DKoPDSEq@0KbAH=d%YtpPq>!xE{j+(_vd8K<+%{vZR)Sz1Mc3aZN71=L? zd$bBjAR|jI)T6@u6-eAa~AH8t< zoxIL4Pi96&UQy%LxMl~mX*+dM*UN0on=NhA(Z!5r2V+=+@w>laks5eF{Y*TbnF1-u zr=o?!Q}lWMn|bi{?1D%GrD$;ADbTo?n^RuEaOEI_n?B*9(Pd~`OU*vySk_ahB{+<;v4Jb?U-}Ptp0;%2~%Q@-ZwmdE0`K)9>gSqYUc#Dj96_ zKafF?{1>vM2m|z8c>nK`wvk~{}RJ5#F zPo^Fx9(hFap2oosp(_8KYmB4bd?d7TT1S0&o?^p;{|$~Q!2xN}tf|ss63-`XB${S{ zCqvjTkqgaib)1tq7wlvuzh5^&%`PcjRx4KaEeqnKwPYGBZUCGl7e6z>CIHaMgWy_l z=EOi3T+sW;i2jrOUinCZqiLC3jF1GG)kXhhKN(8z@)%BY$mus|jcN{&@?wpPHv87h z$qV~k&M%-R78aje!?2YD=Wv#wp6@a^J@rdvtsSH1ZofA$+wcl9m{nG$Gh>2_%i2+| zVFI!~Ee3}EaX|9v3&fy%ihuY}=nDQ9pI84w?l-CT?1Y=sziu~%mel?XW(``OduQny z@V-31{mtJ>$6@Py%dIvn6+|n^7u?D#X!RP|bM)p@j~}*l!D~u=v$c;NCJ@U{{gTcP zE*LAg89uC$O$apG$CvT?7l|!zkNz7Xq=?d>@D+ZdGmKDFEnJWhg{Acio4RV&^w{tA ze#eJ5Cn+8qZ7zlI6=ih};-)f#gbNmKS&$Skz) z$}1(hOpbWLbn-(18GS_{n~3}y-s-Qa=`+zE8Nt1_Ch49sUISM3M0P}Gm zh2OV76BGC$syp~uoUEjbl-W2E)RfLHRK>04KP1Aid_N_SFzd(}30}CnTU~y}4WCK} zjN|-+E+FcIh3?b;m;w={{{^QFpvr%t3-P~=1jMH>;7Pc7C&@nbdL`d@tKXA#^3TL> z)P71I!h}1EcpB+=Ddd08PEQX1LYu9UnOf5dNrfyWxh3?+c(gv|$Gxmf8`NC*^R9pX zLN7S^s`lgfbif4Q8fkC}$AU{K!CjJzWwQ`wl-TwIJyUP4B0 z=8EHElJce;MrH;9 z_w||)`JPehbCxjqsE%7AQ;b0ZKCWz>{|Et6OGo^_%Lw#Go~MGKa%YFw)14t>Xv2-_ zyY5)(p;KsQC;bzer=cS4ZmC&FzkW?-pbqwa;bnm$c*-_j z`kb4F8_-k4xW{W90rm)3B3Gin{G2@ON5YAYW#{7w&)JSDeg0L`^m}{(ITJ|11KBE(;06 zdoaoPce)xxY)UpBUnCMF;M ze?vky9UXVJ0Ljp#q#XTEAsFt~46=^ElulKs1hfS6xgWT)v25v61v;qB!E$y7QK1$Z2poJdlD5Bt~y%g40?n)r+CTPOtG}54EKCY)S)O%W+9lW zJXe<@+f1<=9R4P2P%hfTD>0A?jn(CEgMiJ)2o6VBXhkBqiNN6BiE>U5{LygQHLL&;drfA)#vS$@P7t<7+L#Sw) z+!f5n9(ey8_Jc|L0)d@F^vV@T3bXoWk+ptZu);*)tD9v86cX`2^p+II99zu93abZ=TGc3_?)q#>{ z{}d2aq@d*f3#zU_W|+;|x~6u(I1xOJ;uVG-N@lo7vz?b{HGaP5ra~0@K8HjoMTyzz zU(6-Bl9F>n*@p{x;+TDeljwDf1q=6&rWKW>&&s(HT4V8SZ3C+|ry?x?3r=wB)vVp6 z*4FoWlLz_WoIQ6Tj!YWtlF909-e1L2mR};ZP5;zW0=;b7Hw^KNH+aHqI0fB zJc3XZ?-2e9sim0jre=it>)kA(4&rvtLNjQk&VlVQs$(z`F3#djbAB~*IYh_`h^+1Q z6`^7(=&tDgEo+~J1-mSIo)t12GQ66;$VPzArFU~k+cgWL!Lh4NZ(8D^1g*M)VoY1+ zF19?@v4W6w=Fz69wKYS{R8U#b*g%SAhmiI4*ZP9CaD^I8s)!Kv5BmP#Gjx!(|79t( zQr0R>1%|b!9~Nngf`5J7>?;GYx`m)7Wxhhxg7`cSgjrlgpA_%4bAq=uZNp+w7 zZ47yGJ_BcDS08SuW61co{xE>125cF1S$i3=L|hKbHwUb@n?zEszsJf0o?}+t+lWPu zOtAS22L=aLD{L!fsoD!QyR0ErU+bUy3VM{;4Np51A9r{C0*X^bo{}H*9K%u0aVpWL z@m4V<$z{WHC!{7DGA0`mF)?aK8bfp0Mh){BYRjd?60$psQRvJNNGuR>jG-($FpbO- zejREqO6U|3s~+-VF16DW47#1-DG`xDBbH!K2Q?(8&0MgwF+p@^r)b-VeS*P_FlgN4U6^&#_~-zlpgSW>e>a8Be`lZ0-cN zi{r1(w|76pI+fDLuyZg~7iKJGwwEy!;U$JIvR5I6KbOJYw?$s+mPUW$4%4{^<@DC3 z4v(c@LM5m5t0#)JR|agEO%u(QS}uD1bfjCsuHMG5t*?+NhNYYU6FE1OAIUo>te>Rb zimCfbnNk5jZhJaW3(_ctW`tEt#M5|%*s)^w)%Q@A&qI4JES>&7DfC=@Woi+YM@x~#iQ^Gki11pZie+kN+Y{7jRV$h5+< znEYkw+8sLgDA8zb-xqkQBt0HP?vd3$tG2{R-Om!}7^6MU+WY9EJ^M1Bt-uk6&zGFK zXJZ}*aWASSavu@lWsRe$RZ?pWe$kEB#>U7FtG+c_QwPU}H@D@Wk%P!)+|UkX@gAD? zZ;7QzB0@OEu$Z#eT2u8o*y7^YYNM78rp>si9hf@)F=|kbBxZ$lY-V-c4}BM@;n?9b z6SScALgARF?}s7uGj>c`^x~h~BU|LA7nKgLMoJ$ZdnyT)rJ;a{HyIwjX5&*>GeXVH zA7+jr92O=V2D6=U`m~k$vi>i4K;Z*2SC5PuUh@}q#4NZ@#p zGbNikv6CjjT23hpB0mBx7HY8yjO5EczLKv11-Ce7{TmhSEF;4)YTE*92jP ztL`UnCAA$VV&9#%uHPFq>y*X>@ZS1&MC|GC!kR>VPozb0PQWZM-5Wv^jXD-OAU9Mu zEcFWPe=(Hbp3b@I>osmxw4K&?HEotJowj&MGXkaa*2ym;_GwV;8W(HHw564#C)Xgv zQ@1rTK)>|!i>NZm7GYalQ>!^TTm=@U;KV-EuuhC6s@2&FWH4P9mF;}Zn#tN)Whtj4 zFpm}`Tmf-*K*O^WiFt|8RFCx9pFrbA<(9sx0f?*!=HaNSE*Ykqwvaa1SUtX zLbv!Op0?#3!H4tnoGufQ&8qHku`x9;>>8Z4d0cj;*G5MjT`#(%Wp97}mQq9ERb<;3 zUn8+$(N3bJI%Cit(Wp}=X#nnmMkB6Q_YpYMOPAB*G@ve* z4No98CpBxTNzp_IS^F&D>Y_H|ej$5z|R|sFFI3O06MOw^| zW7k|8rnyzps#J|Kc9$%vm8)RI-X-Y$cx8+)QyZ(wm-jH`k2bA0n_s1pV6{Glkb}6p zMmA?%R32LswIL-mq#ZY_fr>|Q=jBW{Hd7|N71n9x%Z)aOHoInPrF666_mJ*TVoAHB z-U~YL52SLM(1HtVj^xs;nTJkRZ05KXBnQGtor%>ABu)O>)sP!rcRsj73+~bu#a|7wEg5a?cwK6hynn$%MmR=&g>4#>swT-g zNv?udwj+2eL^Jf#3ncydu9{+AS?Uj3f- zo@b3*6~;L+o}_5Of36POC6P6Xtu7xv53^+3G72n?u#-{dsmg_(Y^ zj%g1EVwexL+}1PUO~(zTW{fKsmo+pwkTV+DEbCQXA~i}nrfwQ~?=*>DRR|ox6@|zc z(X{S`V(zff4b@_BK-a+;MDxs&t%{{%V^T&9N7C=IT-!RfU}NNAZDF`aeW3OZQpie- zG9n~4mgrg)vT0~DY>@bp`4(psc`DonE|%+6cdM?Iyx~`6UUyh^9Cz%wRJq`})}3TA z@eq}TA0vgo6EUw5>ys@;AORLc5>vvE55;4Sem4tc(-{`So-WJm__PX-%x9Mn(8idl zSmvd~+PoFlt3ReQsb^1EYZ2s-4fOVw$fsS1D^u_*co$1vFY6B^PS0hoK=kR?Wbiad z;08Oti{mpKL`~1G?YfmF+ZXjpOB|Yehj7+Ek=LRXM(p?lrADiyTuLdt&%XH+@CnywGRYc@S63uRSsKGB} zS0dQxo#7ZI&NGlTAdpG*4j19|vt*P@m&z_X?&6;7@6c;2tdWs+Q*I(%w!t7pC71YS z;@A@FgB<}%Trz!7a%!v+^vx-gM$DDcn!h!zc^Vg>i+K^7r*i)SaO^I0=Z)~tPBn`v56Az94cHqU|ux1-2wWmfQ%AxS=!|W>aZJx8~ z^+?{clG3Lr7F2+!Hc9|Lni#OA9aFkvhP@eDpjr3LjK>4T+YzfAFi6_9$C*EL;}+_9 zcC1q3HC)7mC1(;L{*GnzAVlc&###dLV5M|Yr{fB*+%PuH*i7?pd7H=l*<4|Zk5LJu zeu2!iiwaa}0BJ1h_1+)$G+Q4=zuWrDTFr~pzSqoxvMs3=Ql!jOgZzv$zJp_%Oyk6s zMhCTR1f*V~zkCpCaIEwU_uz#u+kM20jZ>~Y_(!B(dLdv^Oz4|4+StDO7yH6^s4lF0 za39q=U*=?ZTNosb%2BXtL5|4u2~jQ4fJ`E{`%n$R#f5^=MShG^2%{h?3DYu&57q?9 z2%~-n*G^PcT2WKk$b=7W<~qsw{`o-|3UV!>74%if&b{OyVsrD zJ-@MU6lVc)7@^wDU;jaRvgzlJ4i_9@?xy>@!Ev6OtCCjT-s;G?oI1uv2bS*sN^75H z?98n9B3(@SVtL`$VDR6`-y=?>qv@RSg_Csamg#FSjRU3ry6Bvbj&+}+CZ@W-ctS%l&P(qr&FLRk-Uej| z$u-${V;g-+vMk{n;8Y;JBM(m$sTK<7UX3Herf@CCxfx+yTmE-^LbmeC%4T$dw}fM1 z`*hmG@@iEz@ro}KEro4h>I7n}^nC$op3hD>z??@vvR&a)-(O7Xnhbp3uYv?UAN4t= zD#9)RlN;!$&!Jnn(e5WZriCvqoVaedae1{w5*l99j`!(2_FP?~3$0+03$141XICm( zJDom>+%(E%+|kCfnnp2b1ddr7)|AG2rrVmjdS9#jroc>;LLsYGm-8FAP;2p2Rdm@g z)imxnQ5|@8TvFF)camh}#Z|+^+)`JJal2E=$JDF;uwl#Xq%b*rp{~94;MXVB$B##< zuBfW{_G9LoGM~P!M;Gy~TVzrent0pzp6lWwVs#|e9_XY-Hbw6u&?NJaK0861wWQ`a zvZC#Y=Po085!BgA?Rk?f&&inCU3`4#UAyJbyz$G!L2oCFwzSH${G~Ap>nFFv3)gT6 z%zYT1{+Nxm8|c-&fOQeH{ph=;?G{b`oH;*V(m)vRsxpqymJTTPVEOV{y;64Fg*33g zPdca_!>Ef8ZJkVc{nSF4X<~yb_!7Q-3EnWl?e#YAIN2e+){x$^Cit~KX1|7d+J)`s)q#jN8yLC^jZt9(sJ3UHthh|Nu> z`t^VsvA>moe^Afj6v)3&duqzZHr2XzUhUYmVQm)Mo8cx-ym#LE6|bTDY-CJo;hBIt zN6B;^Jy;>SN;tzl2lOKc3z1&G%lKnItZhzXNAcR={&J(;?S^Rj&c}h}%~czc+Ca`f z<}%1bU0CBnIl#pLmG_E^bqa_~+fGOw5==mbm;@OQVIYXaw`4vuVV#OV&IW}7_Sss23$5^8Z=FL z%RLu>x1FdY_O;Ka{m=AtZ~W@Ub&B8DR8AKS^?Y;S{-1~!7Ud{jxAQ`&gDC`W4+(kL_Y^ycjw)PIefWFh#&41Deq-T6^g*pC9Yb4Bl~~=@Z0_JtMrKuWb*>| zWJ6fQS8XaLLSaJDxfwp-c{s9b71cKMTA|S;osjnDn5-AQrbE@aD!3}% z84zTXPAXY&{dAnZRzzYTX^U>Fh(50xlq`vT&gwxLVZQ$LT);m=X&*fpBW6QGhppvu z<$4MigDFP60V&xZp+HxIqy$--57kwciMFA|>{yADM0X$i6<*e)NX30#UBit~O~G(cXcCv-)a+#2x$a|sX^~=YlV$&AjcmI8hS%_%615Zhtp{)%usYXG zR17#a`04F}oKpzw4C_IC(!XnDFm zGVE+q0UusAjFsxm52zIjYq4vueuxe*Vl}XO;U``_myOV|&WhrG;PVd*2*zXY{6h!i zdm(@^r_=>^US?&#^ia4i2)p}1p`D!_Lydf|JB46{>RnN>$fI<+NYMm|)g~NTbilW- zYFFU6{?$B}P1$C?wq;jz5Fkx8!csfeHV>0pbFM?MxkY|5rEl^YR19ZJk!d)%CL1#yk*b1@Z zl!|l1VTb(bWwf-7`AvGwGsAVeJ}V;8XNV;%ST@JG)<1G&3>pLdSM zhXZKBzsun&qoTlWjiD;faXU^lZ!+_CrnF_MZS%u=tr+V;uA?Z)7 z)?kHSp7iimdN@<4wMa05F0NX&+a#fKin2RZJW}c*Ovz%o+U?Wdw@_Eu_j>d)?c(&| zaq1VBRDi+06e1p^LNOj_>8<0vgS3K3Ms+syq)x2ftGd6Ys`}Nzq|i|(p>x$adUL;H z*15_x(I(Zk<}`QvR$Uz08J@G!yyY4-?8vwhlgF+b37{N>5hNw=d@F$a^LbR>oLP!G z;Fr4Oc=J^k6U+-$Qh$xIY__8ceo;Fi<@f7jevq7xufG8lVKcxV9l(VyJiGvByHNK{ z@KGkN{ud^-MUFx-OV@&Pc2E;98nXF3OeriZxXs{X>=X~u0bMEAr=mgzfLN_iY>7%6 zJ8wq+>MHwSEl*3Gf9T+c4v#wfM%UB=;nNA0AUBJ}Vyt_uqQB!=i@s0#Wy1pRh3<3n zsq{^<8S91aZQiyE!^-pTBBP}lZ=GdZi9*3J9 zI69P@x*r*?@88YOkF4mOyXNaRe|uc^x18uAlf~h(I2veumGdh3`9Y0455lz>sGT{dSj+YS^&3R^6XCxGT1a9Yg7nX5%UhU9}%n@V~2N zpo@MfxzGQ-> zuprp-O+=5ddhZYw@-T# z=yfxrW+JMxDE3xjOp(yUCSXX+!MUec(7faNo2JW#^Bp(oilL58jwv@{rq-*=u%6Ss zvH9TAEg(kd=Yvily&NhmiY-iEL+;H&4J-bP&#-i*7*KIm!8PmDM0YSK59*&C>#@!v3$z3hO*24{&?->yPLD{JyJTr5*(?ht`D{5-j;dB1hR22Pf zT;%lYLm1(MEy5X+&jB}z0Gb=(XWh${!yU-cAYDN4WuGQinCq2vVhn83+nU0mr zr_}yJkc;Rlt)cW^nYiK8ScaK{W3r5_-Z`e{PV2NdYB85CvN~V*()9iFy+?Qb`EGBZ z_S>czUq`1t6Hflvx>>9bkBOUyLz^BL=la)8N=<*hx4h#zKwjCJ-!+ZKZPP|LN6oh} zh>5dMkOc;jMe3U{vLv)r3Y}Q>(Qhxh8`z5Qc1V;=Wg5agzqwUT`W=rbSby}9;k=RAI$7U6l8N-#boiAY)9bdw1KW>(T3a=&LvD@Uf$b@vB3XI%U4_tL8l4YcJ$^^$}`4hx9ymP!$P7b)b zYxT{ciYW1I&yiSDr6e}X@j?ot5TI^I&H{N~(qWKF$R3cHlYc1Ga}px2F$7!~F*18u z_%I8T%*G%S9BnRAEgx>d#nOmPWw(}axOdRM&-v77n}>;G!EqJr7%f((&M5Zc)a{r) zk}h4FoP^(0@ZR3s@U8w&9#R;~_7YfskI`M=h0*Y-m2X3q`VuPgQw`y^$=bvjWXRof zfoQ8}xH?=0eat(M;Do)%J)}01uOg?-xp5xGiuZ(HRz4qv(Ne*zl3YnQwn#U`S)$#e zfy%M?8Od}`lJV~K?D*kYkPuJlmj=CyAMe*oMFU}qy;$#`y_fnY(VQadSLBvshS&Md zjJv{=f`w{qxkM;A$T=8x4b{yNoKW@{hdN(E`}8U`&l((hb{i8Yw~QTmM9j=eN~jnG z!S~dWVR5AH2gPG~3{e_Mnlh8pfcYWhQ7-%98Jl{h9hiFPP`fP+?P-#N1=Jv(*xf$) zy1B1!H=;)BF0dA~3KrOKjS{V^AUj?ar&40`6Ghl6?h;hd(&y(BX&0VjnO4AzFOQD# z*dmD`m~lZe(Wq0f0`ra>s_d!!g2a9y-GW3RmvSn#*g#PNi`s(HVZnJUS0q44C0|C#g7Nk1apJ+UI4^v$iM+<{5Iu^Yw-ASFR zR}|FRhvV8gvM>ub8f3q|UP>sW3y^iqwWuN8$>z~X- z=^weLKfJeY(mH(Gx_vZ)xu?iM=~NJKG53v+9`BM)nq_IBm#kt9qi?`pbzD?y_QNuc>ouxyII;bf&3Rr%?` zxo(H(N4Jyp?v&Hpxdy7;5V$l!Ur<%OD75N4ef2iY#X;bnpj32S@&0G0`}(a5~17wAm5z>s(Z%0AlnP`sCMo3yYpfPg9+c;C*afJ6z&{S%zmw*F?+6Xi@P23lq&lIhuCqUH~E)Q`I1 z(?FNtF9Ifsm9{1DPKhJQkG%$&K9YNVX|z~BfgQYWunP7bJx(6|q;0yt>ECz@06Bt( zVIZAweW|iGeS?;oR;R~wLBZ=fmgl!%ivS!TuOf}tvP-mxR2n&qBOig(AgXdAos!G` zX&mmcw!Nw*j7}tK{Y}~jlJi2C+~^l7UQ2`tLluOwc*-7|vQ&&28+Wo!zJ9D6|0LP$ z541LA;CdS2z0+z(tTsxB+v~;*6kNx&T)hC__njVlAuNtiX-#snd_Sb$^6acOiR^u# z-p>;a8D5ExSfl=Y$!xRB2c3;ScLaDoa8_nnR_3PiT-7*97X@L}g z=xf(TG~V_?5_CroY4}iR)+we`Fq2ulMn~j99i}*};ix`*s5hG2sVKQ&EyZ6Clj>Ol zhPZ~CoKk{{n9Z1byRROae_`QFG5mdoQUp}&XH-7rnZS0ecGuDg7nvVEQ?T*bWN@F^&eV8pnWtBBQnHn`O74&T;1eeq~D__`QYr5>ku zJ6`}=Sv)ho?Ma{B|%wZYDZ)ku|<+J;dG9a7Gs>7bb;ru|_;h%}Ui z$&^1RLrx;!boiuPqi#!X&Ba^f^hb5ObnBa+6Q&;)a~!1&zY#5>&ahUQ&XLX& zacqxRUzm5_jMz-vNEh|mUK;%NM@})LgujL6O~IL zp?7_5VD+$nSHD@Zt_D6jnHD+%(Oh6*;+XJtB8J4( zJE{1LxLLi&B+8RR;Td$^wlH+9w3!_r(7QVrnOIx z(XEC@w@D?UM*FR{-kI%^btCW~z(qWUI>DX>efrqa7yYWyn1AK*-9M)6^4iB*8$S`3 zK~4jit=UQ%ihmXI#mQ|PU?;FfXzA<$ypEqN@bfUI<4|pVd=vfaLLVir4jy;ZAGC`K zzWmJ@mDm~!0|Mr=Y^bss87;mN^Dgg*AwZvad$JF4C*Z2$4_uL{mt0MP1NP_bJSwGY zf?8>5*hk$I@Dy&!5)NUn2|MVl>37!Q&y>WIil_M{0EA`&q>d(M z!{LSE+&^s}ZMnki*nwX^wJzdY%31-pJl^9<#FkEKoUTVkb=ziD)y!!~)sna>#j7zk zT>WO7+)n*!x0tuAu49%8?KG!tgC{HDtRYppZunLp@0r3kWS7D*rqhl^HY*$1&Zs$9q z-Gj&qZr7La-c8o0+i$nxw*9^BzkeKaTgPMt9K%_H$E0`v z9{^oIqQBx$b8&|3(>$y${)HK#Et!B9mSmt?nMfQbTX;e&lFV~qQ516iR_F_9gp4IY z5Ml-xoKs;Hht+ZFbalSkstT$M(KHKctnje!7gqEC9@q4R)fYMQL@L1|ndZ}%L^2Lq zUQQ-g^GriIqUCx&-2?n8hhc>nnbM#VbkHuFBa+bl1G`5gWwR>NtV&A2t~B-C?T2Pn zrb&-RGw)HU(WGQ^!Q!O*r*}J{nV)IqL(@&0XJ6@~TYQn}fC{TIjjyn==`cq+51&ti z!dCFhL0PTmT4~-o1ET(qgm;h)1W9y2};x27^4W^Dfn^2KlYt-L}_loY(6M zl5oChjCGFnnt@5eB+Ep7yfMu=**ncQAuus`ulF&c`$HV(2&oo#JPb(>jWVbbq+HY_ z(Rm6w^b(Cb=;%wi`nE*X5@FO6XwAp@_Bhp{coB8@^K!X>_-lS0~r1SKI{KA1^o96)_<`Z%T}D4Q<<7mUlN#! zxgnKdi93Bcl|&*2wEJ>)Qu<)SEe|%HOuw04gO}`oGBu`hW%?eW)8?4Dd+xq;PtVI7 zUblSeU2ZEy&ZOS^g_D3BH!8t5nGa8kKNTl_U!9w%d3*uQ##{xis8}ZS_a@>)gnIAb z_!wb~cVs*zjE_!=&l8q#i-mREI^kjTIQJZSiTe}!ljk$^nfEhaAWul3GGU0or-TQ6 z8{>b9^D$3ZyvCD^kMxbq8(uIxIyyc%bjdH2UZ z^!+*RSAEzG?6xzQMD*2!LBS;NbNR}I!2(Y>PYEZL#C;wCi4o2j5D48tLQyDW=ZIVs zk}QF^(?>Po%pupAi#l_-9c__s=9IefQ+n`9Vix>0% zT)iOqS=5Tud_8oZmn-uUr?m4k#?n{94_tSsH!9U+Lb;`^qQi;{cB~uRIsUN(L zZ|r<6{rm^J(x2Q{p4x5Ri?K?qd zQC!C3Ohx z^}+&J`kYMTMdfL)$Lox80|-z^l+g*BFO57+)*kxZ;v+{JO2&`rJ$-Qek0}9JbN;`Cqo{(o z&Egr{48Db1$n&w{fm|~0a&DwFCVzOr6-6V8ui+Y{sreI2?s3|pwA@6;yC~O)9-cO#8z=@)qAXK?f2<-7u^+m(7MsS(H+W0=lvsbM=&0+#7iLwN2LJ= zUsV}LGr_p5{TBuA36fyUW9=U*j^UW#5h$@_W~oB`EuoNyV}33H9FfYD!00B$-hM0Z z&in?={;?vPRTUz6`JtdJi9AO{94jh>W1>Gq)htf0ptD;piIi{fFsb7;PRV&Fn&U5Hdy zWh>4_>?;_VSNpPceYeZ&;k^u`lrQ5`_gJUBv25Op*NmGwBz?z_XR->Za9 z`?jq+o=y(J?@wx7yz1N&htuCYhTqkHeBZ<$wp=lMcGP=)qVCz5^Ip60=HIQb-FyFv zDPyav=adZDb=$3PwJiLSBDDhIflfB>c#mlnNC*ZTv46_V(m`6<{vTss0v}a%_I=N} z`@YO_XG><1%w(HLfJ}f1(Oi@rA?&h6qXNpJ5=6iX8mj^>MQT4Q*0!MX;!-VJSVXP) zl+wEJf)#1SBD8|yLgj5Kt-ws)bI!dJg7*9UzL2^1%w^W|Ea!Rt=l?uOxVv{dxdec< zn8*OYcHrS}Cmor%2f_0Ve=nq}e=RtP3k9c;catXkio%X3duFYqlqPq)NZ}lnR<6b-P1}@zO}w9ZKEqP-+R_ko=-MOt)Z=*n_9s2#`cLX{rU(nO@{a z@F@aSnM~`OGxO&U{&)V|f;We~y!_A(cK3xXNAee*T@BPP=;jMs-`IY`o1{vC645$0 z6!SR26&_d3VgV(Ph)$wdQD6aNYme+Rj_fn*>d>4w5n58zN!GHUnyREzQmxWkX;mH+ z9u(IooyuuNPAFp)$Us?u9??St3QC^QOExu;U0C#NNfZ+T>lXx;LMj4TKZLA^-s+2l zgtF0D0+Gaw>gaWhTTllkFv?Fl#V3vKU+l$;1f#5QCQ>> zYH-q7i5}LEB%Ks#$wdNjOie2Rb#4w>2jHOG@BaXn_llQZ1|Hd)dlO|Me{5f{bSYDH zZYZAfFh%i;acluTcFL=$abgqDb_V1W38}O_a@S* zGe9Jq4rJJjGMF8#j0#L-Co0neGufHSyuc!Mk#bi+X9F0mumogkkjSyAiAc>R-V;xL zG0m_n_`SRAm>&@vTWPZ*}(FicBSgiwIhO#|5#`baDtGIU)O1p%VZ6tXPSq=blV zM~p!t7)K>21swzE=1?pcw|Il0(yX>>K^0&U4 zf473S{rR_%tu{UJ_*Y5#lUyYK^*e05=t-(L&?XHB|+Mp_-P@C!;xos!S_B zNd}w&eWK*^B`6X3Kaqy2nowxJqR_}A(KLiU6)p9YP#XXNq@4-HQJ}I5T(>hJt&ut< zTG|D6ZNJWQKD!)=>u`**#(sk~(1RQ)L52N+H%qYdNsl>$b+#pRB7CalR0|pqwQadX zZ&$LHs3>MBqaR(zTG=S<>3MRsa?ex}*t+>`H+)C}S{Xwq;Vi(xY$%$wFvlR8^|>bo z6F8$;p){Js)xle17!d1p;<2m`1->-8sanu(^jSgsasg!sjWmNsGKOV(p;WEZ%F0Sn z$>o45DruA@Jc4+n_-u5|XQOL)1kvb{7(5Mnj8Wu`oMj!j=qU>(A;SK7<#QlSDC=_- zsQ4h4gXz=xN8=@Z0{J!Y0{l&W)g4V^uK^F_Mql_A%9quTEzSedB*|O76fk#(AU4p< zK=kE4-)7lZu|Ib-G+@H$K;wgm^QsWh`9C=W(SWH$2MejXP%YJJ%+26t?q>NDj=@UA z3B1U0B1emof;kKcN%l*U%+Z`k<4`$>uhIz!(82{cMdknsg@C*Zh8&FzG@(4+H1 zmo2+}4cK&HTka=FN?m`+&q0CNR}@X5fE+a8dQB?KTs4SPq!ns4X%xi8nHTbNe)vO- zxs2>O$;6l|s7k6oyv(T)Rk1p(MyjjS>guf8FVH{QP(7l$MQy2`tInxz?fsCtqUvYC zry?(?fy%<3U!K}a1a#ZsNTeZmt|cf$JJwhI0=v9 zc081>sm^4XY|RK}c+F&CYI?RXC%sr%sl2UxtA3j{`)4%37`4fa-M7Rax~}TBDp(b( z)ta9g$Pza=-?ay^f-;+2802@^%>Bk3=t(oX#<65 zq!yq%=xxlUPn^K9?(uY?2&(Y-Ha8_K6hl!Y@h5d1R9lMd(c%=TKlxXmsc=g?u7D(G z3I=eIdRaNm@fvh_tLQ;==2f1if@j?c)T=L7rQdHAigHf zHTW8XjghN^S4Uce7Ili=61+AtSD3Hftlt{EHPRXXNI7gD4*%8nwf%MY)1qVXu6Q`X z*6OwX-fWZZuvhD2+1c#jqJJ{y48;g&3;x#cUJo{d(}0PC zCeRFMfKxlHv;Y(Li?DhDqAGx-R=~ol0*I>Mc%TDo7^qJO4tFg8RKK@CfD;T(D{dxx?>ZC5uc z+r=Hyc0~y)E0j+mt(9J<-=^QA(>g#d#<{aMVS%)wkF|zcPaUI9qo7jPW$NN*jG>R7 z)CA(6N~7reCFOJ+tyBP$bFqLNBAwwxCJ`c&5wSpWKM&%36AyWf>~~1`K|FDy;^WXa5(3@n9 z8H!|f)aB-aNzMidGHOcAsDo9u-d`WP22Pa5`zOS1f-~7!;*I{+SZDko`=Reh_=N9- z{~P*$h7_(O1r&>{a{uJXwAC zaB*gAPtIW5=u^3#Mn@VrG#)3A1ioFgGrYT6QjdKxa>lN}Fd3p}(aC^Wd+z!0j=2Z# zYyD~Mwp`++I~M=f^LH(Mdc`jvIsfcBKtD8Y5Y)~Mh1PrT{NKHY-`j&_HVS#sVq|9l zB(n*Q9j9Ue6o<92E#f437Cn!>O`IhQ0k<0lnSkTYcsweKk@`35BlevCY=r4!HH7=b z23eycgJR>X8R7A<>#bWN*Tmkw z=;7LM@30eI5PnMex%z@CMAS-kbGS3igzD<`+W?}QPMg;@OSwf z#!fL54Icw!D|}m@0U5F-o{q&cYbX$Qu$hD%6`6?_U{{jhx)d7@RpW)&fA_W~{NC2Y zmt@%?jL-XOFba%M887`h_&K^@c|-%tjV*Wqus}C9()yS#_J!D$A_DMo#&!mWTK` zu_#su?N| zEg4cZv1DS^9R9|V8>?Dt+G`G1oGkfU**6uY9pnPL;FgZcn2#qbiIJdslXaw>>ZA@( zC~SqxoxW@=rb|OgV~P|E)TQdAR48=728Qj}t#-T3)SxMclWK@tvx!@?yWN^i+!`(t zC0D<6-5P!rE*kaRnvH{kk))1vkq%N+X*~IczF$A8cj-)AZ_=C5LPsn{k6_vArKE6? zptf$ovrc@Q9!}RRD#7jzrRo>m+nH0wcRXC~_*q)lF)f?~kQHua z6!vp=eSs+0v%+rnCb{obi~}u=M#U zk#VWMGpF_6{4i)dvKD|x*0x`m`|tfre??cn-}%OSZ|!{x=e#Q^ipIQgKe+xCDu@(6 zU}s4G0uo-Qn0k5$y<26-r3O2ku?15x{WJ?GJ;w5WSyED>Q`axkC4x>71j!l`bO=$u zk{tb51R_o>OhVZwv7H#fj}u9bO8Ub1u}DO`z>qRxO!6o9&+Z`fsxbs+w=?}Rn}er= za6xc=aC5LL$ONH3%Imd8gt*&zgLfARSCRWN6D7ifdEa%*Kkb=Z4 zAqhFh1cr_6!3!XrO$du6-6KLImr3Ux5)R@_nOLXBX?#lKlqgUIWS11iEbgU{QMVOkEXAy2)-#)#PUaZHbuy+Ypb_L7Y0?YCY0~yvw0ab>yUtvsE=J7X_IX-6UYmi5`ZDf^dN|M&d zATBq_%`%PYf=++@jXe4wNfcy~Q_968Gg0uDk_D2J5Zji+KL5)l!+KgZv0}`vA7fwy zu8nFMO-KlqM?!Gn;<~z(hTztWXo8`a3x*U0qQ*xlS0ivMsk#7gJ8a;+7ThObMMwVT z(th#&{W|IfJu!m$;{Er(z3WMB#AD2i^XvDFo{8-h=>q+4%ms$mJ5kP!t+>hDG?CWT zf3RmcS}YWExikT(Fc1p^!XqOzgGuxf30hpjM^LQO+pG$VYMt&tXNx5l2()|JxgTBO z7=~rI{^Bqs3hpv#inN5jLpn@<%JCaHP{x(>DIv=Z5S!Fybt*HJo5D{Omos;=Pl|iF zKQM>57z-OZHpS7uf?SJhiiU=Z7iKi7~I3M`9NmX>#=NXLXba z;^O@@6hkVewxQg^?E&IQVogz26pD%(F&}tq5vBzn+?pV#EhS#355g;KqdZ)e>+0NE zLMU)sgZT8xR)dg<(TUts$Z3mQ;3Z3i7S7hVIK^NVvcVf+XA=~yrCLx=vvUO(Nz z5(h;J2>K6j3kfpy?zwj#_w06`>~vCSxzX7;yN*4|GR^34nx*6H0=Av)Vj1MkB}lst z9={TC^Z^vvtfN3DN;6?kZ~yO$-oB`Zw|8aj#$$pPj1{(oySfUS#Gdb>#xR%qF6_K8 zbmSHv0CEri;F-CvgOnk-YbaNaVx}_iJ4_cnQ(*s|DRe*klQUXYGb!dcb6ot3eImhr z$ev9=TS%0Np=d&+>9XP&7r-F}54f^O*pLpSz?#(h6igvMrlr=Hz+_0qMyORLf$2!b z<|j4fq#qXkq9!DH8*yVM0qD#E@69amhs|A}#Zf}3HBk^HFBk28xhQ$LDCS_B_~oKx zm5h?aJBn?IEY48{zi_mG{6+EW1u0lpmI4PTfH43Vr?CCe#QuuDXMe=wQbBJ8zEFsf z&p3Xv6uY9(T$4O*&OWOt-(q09Vla*f!udsaSair-i6 zSIj7|)IedO_EHzzSBH=yY|`m~EY~EC?zwP3-FM^M#ZScVe&?4jZY!H{#e)CSF=gh} z_ck!)kB_bZX;5dI}NbbI1oA(>IyLl!LRv)7K*t57gQxxQ?z7=#91K{bIByy zl1a2BcSlMi;@6SLk#I zE(om;Z4PyYm=F!?0zqP%XFE*OD;W5X0hjchfXnO=a50`Gb~@H~1Gq6ZX(rJ9gRJlj z3BoS9nkEG{gjS5!;O;0a$eE%fNW4UIM!CspQJ_nfCuCfh)`q<>k+O&4_7L&PXYM%C z`t(>s>ZqPK{PyRV@+US8Suncq^4#rk#jUptdhER%sazf0b&{z-QdFrhn71Pk@(7J5 ziIL$BC(iA76ej;+@lseB#tj!Hb5n(zxH*E5F&eCfV0~zaG0GYh91@zr&Jf2NEmli# zeCQVT7ICI=i*-wIW@rfrh#adGW^LX$$g?k4fyUR ze>?$mJRq>r2AvD+x(UJDZ=u~04GQ*w`oh!^!<`}ow^P-)J5Bx_$M0n@|5`+0D~C8%mm^%Ij` z&wq2<2Y3Ir?U`K3OG|IxxM}en&*tYqVc;0h3-Ign_ibE#?kf7_ef!?}-N8e@!z@M#a#7i$WP9=_($AI0 zDxau%y!Qs_1?Aa_4VBxFV%$DSh1__Ts9eIG zW#roN0Dpi4>2ZcXL?WpZ2dtBirzboQan4B)zd@=CJ(#idXd$f)_wm4aWaNcX2y`>h zY2g@e>pPup>(MzS?e2u7aXZ>Jvh|H~8B7_*r|zx*wi`V;6_*v4vHqHJ)36MmL35>Q zB1(ysd=#*kp+m7B-7V3|qEu;_st8q56jWA-5|?J8RNN@SaaQ_bFL)~9~5_sQl#1FC;KVfpLR%+1Q} zbC%5w25Y1DzwyN6IeVAy{|HbTAjE#fg*nQYg(`ItBG zD!a}R?Z7b^Ui&e$nsnDq?2@e#n!&;RI=+)qZ= zL`Z&*eAzMlca}i&D^vvUIibuQCVW9$NOIb#v;3K~4sqAn23@RyB7}J*E=B|5RZwBSXem3?uElcqa}ht6CxJDok?yY5-?aC6TSoz zz@YEeb69@z2oj^Vd7*WV5w%WeBnpJC%BJh}>I&mTt8iC`2T zNk;--dVB$!6(~vI0M|{sPLit7+H_C$H6dT`tY-mLYGx(u-&Hd!qBJuj-~&XSZW}rS z?<`>`Lo6=IP?hLF;!d$Nm7#*@fbJc3?yl^Wp%UnzD^*mbST1F$dTBT{OqvWP!>Pg) zaWXQUeRb)*m#lqxCQR;`(GB$0KjV1`Aik}32L$DDHx2NYPPbV7osh!4ec zfv=Hp7S9T~3RzZ>F(K$k8qE#5?Mv@VQ?=dX^!^er2q{tWi=sr)5T;z#GAl`xUfLST&^2e zG_#kME@LL0$49#O<8s6aCD>O7z_0W3e{(z)52e3;C4VbZp1c31+a@lCt1y=C@)~y{ z?XZ}lLjApkBU9piToM@P%6kjc*wG36yHwXi@!SpcB;YSOjJgZteHXA?_pbBy&># z+&aUZ6Js)|aZ||A;9Qy>S<=bT^3*meX*y$3roam+UQcN_jnjBq1xiZY)pf|}kG+(N zw6B`vYAW#iI7v3krL;Mb886K+=bOvShfK+o7^I6>9Ijx#OWChYpQ&{Vg^c6)pS${_ z->BoK36-B`MM)A+jv^VRiTwMhZ7gM>m}P`BThg_}TP80gc+;}dEbnJoUPE$DshVF^ zH36kNX-V*-r(=GGxI+~-9ZSb`zmor~p#t0tr(LDhUEn!K zN;FI0Ht8PBb%m20vDpN-nfI8utY(rU8!TugI5CZk>$&aVtnch>5)y?+pJ{0cp|}S9 zVk2t_{bz2!XLTky{(n&WdCh3VH$29-QJdovrgW$YB>`XSI)-A}W0cl)po8kICoH6+ z-F;K1j@q1=KssI=*uvvZnCL>ugi)L82vJGsI<|#RxK}N&I{_{xJg@_Wg6Or8w>q$u z?~Pw^D>VS_cHgP{#k-$pljoUT$F@lcCP5AG>IS^h#DhDmELCHXg5E8@i~L&`&&K9Q zIu~GvLi~x(CItp`1r0{!U)}ve6I1uXE9>en-?1s*@#+gze?$)EspIB5@YdYgclW{B z=MTeW+b`_Le<&EOL;r(3jRF4btwRAF$Q%Pj4st5eNS#FFdTp90CFwL5-KkqZFAcjb zQO1U|)AXM*KNX(Tex`S_om?mXt}g0MFdLzLVnB@;^`Jq%7p#_rTI(8SDnC`8qCElD zN^9kvaF_CX`5o;&<1qc9_`dqFaYC}Ji!}h2sfSdfPy>KRI;jDWB*=Zg24FVF(QXw0 zCz3ha-l9S|FZWr;87J<|7Ygz+}&jFZbA}50s)o? zAwUQrd?x0_NMnk~M+_0OOB%`dCWIurNeEC%ky@%2L@A|yP^1(oQmaT25u^BlR;*Pq z)nf4rMG-$y5e0?)|7PypWVP70Z{PR-f8PJ|u=D(8&Ye4R=FB-~=FXkHyVt3uB*(<* zPCY(9F2>``H$0ZFB##==_tm~hf9abXD-(5-t}Yw>{uqExb*lbiQYJGytj9KTz!0f??w6o z*P>pF6BhUWsq6Y)E8|wiUzc!m^j2qQ?1R1bB)k`WG~sjCnb=bap_Bn(k4lVpru4JL z6vSK;qs1h5i*Ifs#C88XYC=qm5sSGJD~IHS`1m1l(Fr(+F)$epaYo}dI67WFGVatR z14@Za;iFRartp;A{G$6}po{#3-Ml2$fA9ZFgg~Ny2RNAQ_=|$r*Z=Mb0$|q1Sdz$cav!kmJTEyRUan zFYCw8Ub$YDe_{mpi63e{!|(lPh^6@KMr_vE|c zcJuuX9>=oHA8$OH9|eL<8lb-Eek^|~h+#ZEYE*0v%Za{}74kyIrBO3u%UB67armN& zVjEc%uW~d*{gAaeei-$0_EX1oQK#4m-Y?ma#)dgYMCCZ{aQuzgxsSVrde(oiJmqeq=%tL^Lu@8BQ;0NDf0#hYF|lof>0TUkQe(lZV}&B4_8`C%~+g^PKTyjtSo6MNEX^S|WlZfk zq%Lvv*!@zAQkCZ4{sp}1S03_O_S%jZsRS!|_x^r4QI5oZ{~;G=JNo3P+pg%u9G(F5 zP3)Oi#*Ab71@dRN%szh1px)_xb8G3@nOgOkN1GQlu=m$!4t-6>nerb--6ntk@ilwe z)(lN)G$22Qjg!CsP`{B@FT{#`Uzhw1h|Si@p1$cOxl=q#`;7ZU7dhp9ety~Q$@e7l zkL@4F^VjXK$Mfgx&&Bh-_Pz1^9{WA<{C4~8@qD#?bv$2cUmDN9a(tD*8y$@a+~@Em zaKm9F@Pv4W9e1Wq(qc}zwNu>f;>^f%QJ#FGK~esw_-6Z$?W^sYoyAW~$aA}lJS=qb z`}7^_ZfEw1jy%pNPt#U&#*>q*S1FqR*(hJvcT)XXPOQAGlz&U|VeB{l=GpwGXL)Z= z!9XCu0@jE9fc3sWy-}}^uGrBKTbOsCTw3qK^I;=?E8sV&FZ1#tkb9+WB;La)s~;uWq-@g z@3lW}=bt**FC4#d@K(oi2fxBmgPTMLb3g-DhX<$*Gbg%C-Mv%YOE!MJsM{H=UY&`2 zwH<}cF6|!Kg(c^bR?7G!qQ&ap$s6wD^0rvW2btBILBwy>0~X{_56c`0@2h{X(`Ej! z{&>$n?u9qk^Ue2!^;Z+lZ*AuNthG4;SA9n=?efgOfqQbNdYp@e_OKyrE0gcKOL~Yn z|CktmA7k?Py@HL3J)&NX$1nk~t!LxdM{LO5WY!V={_{Gb-|5>$MNb_@-&N=Bo_6T$ z9#+^>$MG-JanKig91(S5|AjiS^zok9a2@qT8>|pRMGp|i5;W6cjCJc#DYh8WnM>1M zLnxo}$4(qe`Ms0I#?V0GGcmXGf%40bUa{&OCUU{faLt~6X5UriKahJ)a@H2=>9L{m zVX_Hw>xku!nY`}Og4FQ?rzb}5%zb=Db^I;v85cCz%G67Cds|^1?WMik{0!kWe76cG zv_9H6ZNBX?+XLcR{XzRY$CRisQP)LxIX^V|8H;;@Yo@!Odv{D(%)_zCv4?wA_j)OA zYJ5%nw%!*dCM4e7XLQntd<}ZMZ?w)?>izpqj$#1kq0w>J1Q;f^yrn@bH+4`yM6q<6JDKo;Qy2G;lvMf zmggoRH2k;1@6U(x;e0qB{!8JB|1073^Wl8>Ul>kZ7=Pi&^Wl6rAI^vK;e0qB&WH2i zd^jJ@hx6gT90KRV`EWj*5C6LY$!{`=FGcKU%Sfl=q|xBeYQz&lhY;r>PN0O4p9YhL z{K3eVbdHL1Lpu@YDcXyYgUP4jG8OMa{xFIO^+()G#gg+V@Y#u2@)@Q0i~=7S=c%|% zo!y0!V^H!C;+V5vBJQQ)!6-9M$uy&E1l8^Y>aXGfDwZ53 zP_`;rpmGXTJVnLR(E0=_R`eB$o~`IoMf()bGQ>G(r2uiPqI)U2Kg#5w6&cG`a=>54 zQ&gF0XfX$zC4Ge|Q>tRw-&}B8jW`x%a=}f~{S`ex#e-Fu0u@hDIn!XdTyT^06)G-O zaargi%2RsCQ+mq-&jQ4~6x|=3^T6|mh^2&iO2Rzwlx1Y!^T1Qmvs8YGqDxgRFXBt- zQgFVMcF_>JLdkrElJ*MZOd~IH{D^xY_NlWzb+%09m#O?+%KE#Y)kBDPA(o$9{xHcm zG0RVbiZ$h#(dtOjoZR%DMQc<}&selAqKu#sgUS zyZAOHpZPaG<80ShG$Ubqz@jG2#wm3x_5&3RO+fx-CD`m51 zD>@!@oIPLB2@&OctNxmFVnlwjs#~n+eyS~#Xa9&Y10(3cs{C9<4_9=PqDLxviKHD7 z@;f5hG9vPga9{2u4`o9mqiHOt67o|G(&^MpO+Xthq863&Jsbr=%eVsh^{PZB&Rk55 z2p%d%ULESUQL8$tL0W^-3lLYMZuB6n{i%B(}vmqT;-+adfJ!{ng3DR zl5VO%$=iX_O_0PxGr_r5wIt7uR5CWhQ|lG~8S0E5Ia1Tgh;saN`&g}5E% zt1am~=tB-ogk)aSY{#+G>msD>${teVeoOzgO4c@&*NnJY<+rHz7AgBkz8>TRl}xf^ zl~t$4I<8QhT2$-vQL0UyleH=pk2cGSjaEOKx}`8{gyjfElxg9ZGJg zk#qOKJeFmv&|16FNVW3NZ)-x$`3;-y|2=e``o;n{u_Po;a=Ts`=A;hVOxfM z_*^{*xBicET^L~_*%PxbZK}QS=#c!)zE&frL-o8_jktg22^HV4dX2J9vlW}YGU;|4 zwW!#mq+QVM%_bjNvJoZznGa>&>B-I-J=Rm=uklQ8Zfb5@)KcU5UURUeIatwF-`tex zxwx^>Q(Rx?Z)^1w*R<9I7t~Z|UL35iX!O*#dMZ3^!HVjd`4z!=p61%`<`T}#HER~v z)U`KO1aoKC1Y2?1GcI%Vcu)HD`l?`aYjbVeu%7(vELCHANjKXP85IO8I_jJ1JTq%+ z>#J%!BR$2^!4$CT4q^+dcCu7J1rR zYdmd!$Y0ys)aGex_Egumwlv~IMN_q>C0LKlDx9f7TG8rhsR_=nZ)>Zm_EauHwHi+& z+H8_6a64V`@eY zpPvPvGe?aa9o5>c+P&IC+FsxRZI5^Z1$nj=g75r>F`wfvF8|d|XJ?LNa4WMu5$3cI>zXW|sg9KWfhBc8EuN8v+zIGYtX&Uasv>$6f zCax{hPJsSg`x^8a?JVe!2AOSSYsFfn&DI9G-L?qyV%uWSKeXKhdX4QDpx4^gg8rrL zm!Q{)Y+_=J7)zQMCnkWNC@ut@rxy^@FVWGiK24tvdWJp=bcuWwu0C785_G9v3fimB z0bQoIfo|8^K`+odKrhsPN?c!|{|xlC`gNeMw{Iq9zr%h9Y4$Dl`#|qG{Z&U|qQ45_|u{xujF4CNCXFBL%PTU1L$2xxp zdaLsu(A%Alf_}`o5A+kxKZAb8`4{5OXPw7DzvuiA`5!qy1AW4I67(0&FF=3kgyx;6 zoTov51>sJy{KWAS(APLt zfc}}|I?&fUeh&IZ=t^qoQ%fft+86;k!-;!nXO=Td_4j?yA2>fyeR%@$lLpqO#-GqH z*^5NPeO!Iemn2sb=w#V1t3T1Sj&+i#2v$^*r)p8KktWpzYv$1me@$hO${Q=%nlSpK ziCs}#;GqPJtPpfyBd0~-UPtMM)M%3TJFbXhhIBksD&D5zXI1>>{CV@|(Mc7bl`+#*>{fB2 ziU(NzKUd6=@`zOZ&KI%^c{c}nqtSaq-9bWHilcbwr8j!ihmt6n`cgkiq5d?02I4Ax z?t16SlXq^mZ=^Bc|6S=Ytcc4nA2wpvTSC{+N?J?nX*1nLJE@cQ;lA##^a>rJ59kDa z&1}qIeOWpi&kEQyR>I0ykgZ|2vQ2Co+rjp*$Jo>C1#or{V=G9$BSEs)IPTBi&%;SMN5{noKjTOH}1-^_lgP>u1+DSVsrzKWLza1oNoj zrH1z!&d!T7kLE3#w|3svd7Wnc#-(ODzrjqK3REda^MK~;<|)nP&27!sH*aj-rE*;@ z>sz+B>}xsL@XSZGX=!*HLbz zwaVLA#|^|{T9k(B=@q8KZrLoKm9rMMoIS%iAIpP$3BR7N1vc=_dx<_x&Tl6jZE1KJ`+Y?X&!9LkuYA?4} z+qc<|IC33#Ii7Sp?>HTm5|tg5A5|N*HtJ;b*ytV3Y0f6+O6NM~M&~x?5hKnhFlHNT zjh9^HigsnWCc9c(x4JgFcDVlPI_Y+}v)yg(HSXQ+r`-qLZ^qbSQe!e=ro!9h?w{Pb z%L^T1pM+MkQ@~fD)tmuQp+h_xh{1WL_8X(rexuwalzW77r%~=yGuQF{Hl)JVUzobHnlG%cg5sxnB4!eDS6~RVy-C{MzkseesX6|@|Ams z0~CM1+BKAWhH}SH?ib1(Gr3nN_w(dFq1@4vdxUa_(4}?=O)dp$Z&2?f?VHJcK)G`!_WB${Eu6Fd~ex9aUmaWRYJg)ZacSWrp5jqkz%C7@Um-`T!mv6-Wa{ zpkx%w2))Qgf}04v2=DTPs~=qbJQ3|dr{D=slWkD~%C17$Rp4F-&V}Gy2+6lW8b4(8 zLqLgL_i0IeOs3@^PHp87Azqs!8= zq*dy=a4CvG?xU!`8ZsV*2983`qmc6`NBj-~rNrVZeyc(SP9E-Fmkj zUi^j~bjzns!=Fw^YJoUxvH`Z(K!dE2qU;Qx8wj5ph&B#E%0rNHAj<+q17nmQbbd>l zhoH?vkbEFVeV!1S0Zq(+RvVO7`y(BIdBKBo7lewSoz;8@@`h3;Pe-|7$R8e>f$MEp z(pcyn(puiX`a5j;Z7IHK(?rncw(BBgSLuH{p#2@-xC0z_K>i)j`pYP_0~+6fQahmW z9as}UuK#hriUX$(w7(PFI$()y;Mf5fI#Bx%q~C_xhak@ea5w}G(zCXKLkDE*0EZ69 z)&c8ngXd#hk?SA4>0F+a`YmsgwGN}!VbnT|TGEP#QTi}SA4cf|u-J2`aTqlY!%EMg z)?uZ){iwAcwf3Xde$?8Jw)Ugue$?ELn)^{>KW2gOxR+zz`JMH`b<)gwXk|avEioY- z9;wrvp$^&x>2f7R>N13aDO3*bxEl>yek=KB9KGJri3xI{d zBJkJwbm(G+>ggU{0e$*$JRiE@s=axTD%#Rem#HC~pALPO08*z{!Jqs}E62!TX(6o3 zE@E3Q6e z!@2197W8`y??B!nTrFd|3=^!8B;SId@jyc zD5*B{D$vzPYmi@yv<{FyS&y^-Z9)+Rj4__oUa1t zNerxgK$W=)Idg#u<=?Wr8mF?qyh-_crA zKVi)`TiTZ;4p?XReEY2GwM|*wA2CBkhsU(iz4QyEcg(S-#;o3;WGqUKLCG<+4fTE2 zT-Z~ikE&r>=_tmGSySqu!}2hDx5gr+56c$SZT+x5d#oMSWfywzt+UY5Ro2mbrM*Us zfPfm6$~IElVf$NG*XC|{!Ws=r9zH8u;@$nVcVF>(W}dm2dFHAsew4aX_|NVVIE_<# zPb8mlk^fmq^4sBI2pWw-u+bO_k3mY zX$QIw_fWC44jbfuH5%=?Bs1N&ueL~6XbM^)GWvAFF>d(GnU(o=L#WfA& zf(shN?L3-NxxrnO#$$L4rSm?#4-MnVJeh{`emsRn@PT{~Ja;f3Oj$gQr_pFWj1Qx1 zK7x;+F+7uJ(pWy0Lw26aFQy5+fEUt5dz>oAG@EULgb>2n#9&j8u34Dz*9B=?`AOYwL zcz`q@19d(^nhi`;=UDKBI?sZqkxl{%fT=(cFq>E_%pNEMDv8>+0Cxd9h_&xV`Y^DM zRkUmh<_2x8OIscZ7T1;st6Sa+wkUiZTo7;sH-f$^P}XXww6fI*d=Oj$T-&lWnBQ_Y zurrunmlezpJlk5*q6Z6G_5=&N%Nz`rA}=3#`6mCm8v~nz<$-O%@|Guq#p?VsNMA$R z)9#W8y1eB$QXs%l&yBJtfvqkO(Yp9j>sVbv*P|99S8=RrVpU z9dd4he7jmH(AkOSkWo}f6%$N3^3S_`vHd%fR8-us$-?PmW`L7^9F6{Rz^{ezWj+2nyfHW?g zA83MqEQ4=IMAB_NG<;|<{3lCcCG>eP*brC)-Q5hR*O$$ zPlO?Ttsxe)Wu# zkAM@>@1f5r(Ax}oUSWN3tQwQj54dIHr(l!EFb=G=<&oB<%Kw#5s&NqZ*;2G8(^M&= znU6F)H$?iZ<%7~6VWSr5bIPZzvETNk)$G4}W?`lqHT^d-~o+41s*YfL3UhSoa&oXQs0?6)VHNk>N`!h`ZhCGeUF)-zQOFLzPlWxzO}qSePfuW zzVFKfm&f_X9M=h280|srK^m()q&-CAw7uG18m~R7JxUX_C$uMMqPAZdrip1ZU(66Qs7VxwB5D@JqL^Ali726fm@Q^gP?U;NY85`=qc%|{ z%BWqGi*i~Z=8C!0Au2^BEfm$Fnih##;itu-K{V2jM3ZQtWg;lr=qF-GpF71z>D;(BpCtr085O8SMkLEJ!V#f{=d z`lVPS*3de!R;;C8iFINf-7FC37ICY%m2MU5#d^9;Y!Dl0z1S!=(yzrPv57W_&0;g% zF1Cm*v{7soTj@7qo7hI1#9iVp`mMNI+)bOscCnrA5Ie*U+9Gy}o%B1gOFT$h#Y18* z-7Ov!kJG*43GpY|DfWv$)BWNv;yKzQ4u}KvkmwR!^ssnQyhwY+-^AbO5%IEknI08~ z#36c2yeeL$$HnX7b=oHmi^KGUcuTxRPl~t2+w>=KR2-$J#4&M<_KWw$`}DNZ=2gFz6D|$hk5h3c*nXb`Gy3p

    -|I;_X*@${zNTklP8>3#G*bVN_q`_bEae?67n)d%Z? z=_5T&Pot0ZbUmGp>%;Zo^ogFKXV9m5rk+Wk=~;RfozS!O@$|VqQJ+Ys^<4cz`bwXq ze~-@SWqKLY^m4tN+4Q;kTqg8Ny^`rzHP$h^Ua!|Pr#??_WQHEpTbbJ#<&0vn&U>A^ zSuX?2UzTjx3>)if=!VYv84kn2QjBOLn)NsEVFL`e;bsGkSR4Pm<>15j5IdVNH@}1rZL5UShg|A$Y&QBlZ_%a*(f%O+2uxwQNoIi*~V-(%P2KUS&88@eC!IN%qU~C zjdG)$U1`iU=CV?w(x_x!quQuuKBLy~vpGhC(ZI@$Mx&8kWi%O0Y%VcAkuU98Ki6PA zT2o1^4(sR|tch!yKyO0Y1}p}aSy%zAw6KP#HXZ5Bzy@G5>R|0%vklk|>;gK0$AG7R zXMw*0e+S+G-T^*9ox72K3Vf-~vAUh=JgdXHz2+?1umRCPERcwNtmA7_fK;M}TA&dK z5^Gq9bSZER^`nVYNJY3al27j}q~)}d*3m}XtL~(S=_z`FUZHpBIGtuT=4MGOm5pVE z@_Az4t~sf`&N=D6$L3(>_FeCL&9~ln1k^I$8@@HZcR(%hJ?&fWdmdDy?-}1h-wU8B zeY<>q-?N}feY<_-zNbOW@NM#y__l&7@NM=@_2F*Cm+QO1SLj;{D$94HFVD9QRGM#t zFT=M6RElqjFV%Mgs5oD(FUi+P@(&9AKDVz4RHCogXY-YUGJGZ8(>@<4?wjO2?kgbf z{nD53eaBY_>LcH9?<>A6P)B?j-WPn?pdQ27r+g`(cKhTSoTv`>ly$hD zti%0e9quFRj!=d--J1!F1#;`$-a_v*Z=yHFo9cbqTkXyFHh7D@rQR0r0&lr@3F776 zYY}enuJzvP-H4nm-n$TXcz1(-*t@T8YF$y?Y)Q$d$e@4pke}e66X##R7B*!IUD?8} zY+=9_Ik3ou-4^Kui(F1g`YhNbMcJjl?$doV5O%qXJkGmeogvPzoM&jLGXxtA|9{vL zqkL*pw$3ESKerR+3rA^N>EhC5r7KETmaZwixmG@%;^3e0&p@2yCy9w%kxN`J){9Al z?|I3l&w&RD=O3JZAl-S^d6w+|Rvi}iQM`QK-(U|D<{Up{^}B%tpfB-d@HM{&NCV)r z{%q@bA}|Rku#Tr%D6-1T2Fkj@{B6Xqwh_m?$ghr8Dfufw$AW$`0(+2`2&9;hd2msF zb*fokA>BfzRemgho?e{~6n2;IkqL9ZzX`y+?_aEVNSRd~t6lQrI^bWS%JHkGS$Qk} z4dD9Wzc~W9hWIxteelX<#IIV>4f1a@^D1TA+y4)F-vZRuawXWh#zNv30tE9gCbEoq zgy--GWi%KoJPO@7aPMx`#A-o>e@j5Iaj+b?@tcNfzhPYV9 zMOcSX91rWIC=cN|UY2pZjKi=L!?;{5OSu@z+0(6i#g!g@elIgSwN+DHr~BM_nDNfA=UBUUj!-7p3ywMOW7h6??0v#EI-WosT>lxgo${`-9>AXy zZkuck^s>rU0=^A3pFzzU$0~=6!}c4Tlnq#txCBB;VY?mAy+iC($0nD-_BrMt@3*u< zK4@`r*~V$dHkZQ=Tc30JY`+t6h3qKQ$!5oGEu4y-gj~%A31!;8&Q-9pPAON(&N~x; zvH*F8aoU*zt@@oAoPmAn%;r?aWoHgo!!A4Xxq6_dK+QF0A=k*hfVM4wrvSd@RB`8w z3r;n6f!%Uea0v2BkRR;E+1VYZ!8>80oHgG27MZi&`wZ|#(6P@sinS2sqt0=HLvE=i z6s%o8&?iB!kK`7kGsx9j&N!z*-xlXAHwgK>cgDEoT;Q@TP0pvl=QTMSbS`tlB*!%& zX9r0>3T<;NNzN9|!`3^`fwZm8HEz^$9_Zt&-5qy!%97^1z#&Vf(+;`J>47><=N30> z;ha0%yoH6Dlg5CH@~(c+=nOy|1+hS=Rj$*(1$fFaXE)bvDT4f}rNns^@-k;1*Jq&# zPjSvT`@wpQbCBd1zi8h8e;c(0xdnET9p;`|F1uu0f~Cim#5G#3K`-N=(ImG_{B4Zr z6@;-E=2AiuvIgf1@H$MNw%l-~d7l`!T$$XOrO2fK8+JRUxEIC+u>Y3jrYo1*G0wY= zf%R@-+;SV^#(Bq-k79RRMc|)!>=rC{TqQo4<*rlZOS0Sp$;T`Yz|V)s+?lXEbd~wi zEO%Wr+#MJ>r;T`4Zd9Cj?2j{TV6RPe8;RY zF3wkEje}7b0{o({#F~tGTGL&ZxttKr23 zIctIImUk8VgD=;59BX7P1r8%1RTJRluG?Y!ln=z;>UsdU-;u?2TQ9jDdS@&p zu1DS(>m}zb!50Y*v%`AD(sOnSVnV=IZS8d}`Ha@j3a?Vn>bRzEpmLh^(sWId1s-Iw#Yz|XV&9nENC9z;4-WumLy-3bZoI3_| ze++d7U`#j8Ua}bNXDb=PbC> z!E+kjBcRcO>lT+|o3{o1L$(FSrhnvvM!X8xo^}NMW7g;HA^!x9vHmHG!ad}juq}6V z!#EP$xP@b{ZLQ;~|Gw=-M;}*V+p-1xGhjWBe-1}}|6_=*3H~P*8t`Y(wx0{yb{x%o!Acg>byZ}QIAQrvDX!P?;V;}y!92a@;L zq`n)r4EH6d+332c?1VWsPH55SzNbo;?8M%+WbTWkQY zs;~y-aE-Qnh+PS`Ldyzxatzz=yA7WF1ftL|+vvN4ao=6&T?f{<>R9#Nv#H!;z6X{j z_lWNySYyKX2>7Ucix4>{d`l29AQG}cET_%mQ3NtUUldT-FMDzWx%M8~}rYfokKl`#G0mzvnRqjP?i4wZIve z*Ee8?0P8jAV)mQ?d=SrfdlHP@g#DqXsk5G~w~hK3>_5JjFutum29Gb`_dMqVO>EG^ zLVTF^I0LQrM;;EOS_G-i+m}Ep*1qCN6Jm&Q)N_&B!7D<*32igE07O(+ZK1Er;8#6> z2f?oZ$9}~Hp-vAM2>FloF~Q0DXj_BTYS4Pglf-okxHIU#Z=JxtXKnCY!_ffa>?q(l zz~_c{)4uMx8Q?4mjI+a@o1Dt3^V|~r6WWGx_JXG;aM2oL-40x42W>%Lt9_#*JJ4g# zb=?kJv%mD*1|JxO2$N=i1v{T{+c2zyIe6>>H}Kd6ZsOSy(!#f5eeRg(yozTov0i9) zJmqp6F`hf%GdrMZzb)H!%eTVzyC;0>HZ_dJI$H@ls2p1bc)|w6AC-@?!EVs^66TH@ z`@DOK&`Do7_ouVt>>5OmMw=&`x3HD|tWeHQT6+9S@cd`Ko3?ZARev7I3rK#P%$HUo ze{0CophpBfUT|-EpV;i~Z5*GmXWBd+$X{*?um;FIww$wB?9&dZ{}joUIOkNhZj;Ps z1kY4qO~F1+cC919uLDVH{HJYK*~TWdtq*22%&Cr)v)i_Q+f~1rUAA34yA76n%w?No z9T{Lxu!hfRtLexF4lg=#xE5O_%yg%92;_9)@#3~{?r&iGUAO$rI1c-pZC9a=(b|AV z7UZl4N#>#Vw$QE&xaITmwA%(d3PDrYo%*e|VPhZk4)n8^Y=#b%-)-D-yM44RU>x=t zElsdW=GaC%)PBDusiVSw$u{0m>Azx=b`<)0Y?B=ZuwJmE#@`Ehz5hB}-_ZzBqOYUH zy9p7}&n?@g-G2W7StGWMvyRP9WKV+K`!+<0IhfaJ7N>v6p6QtDl)_5q>`cHr@XnME z@Dss+wE^x9;Qf4O2F5$H37%tV!Z={!zIW#eFb9UO)+kL3^vTQ8?h%_2SDaN`PE z+c_`77YP0o<9;Q`T-vz|URvl+CwL9UaZDEQ&NaM0fjy+MBf+-_>zW((0BlD>=L_o$ zeiDQ|%u}w#IBvhuxdrp+Y3B~?2cF>i77oTJ5-0lv3&-_?pG@IBkA)*E+EjqDQx+~D z!+7T`!IO+zHYx0CiaM49X?ADF8rNdyI$l6jeA=<)Td`m4*x^)N)-HFK-{JNqa}^G& zH@T}EW|kkk5h4=!41S7yfg?6oZ<~eL#DsE3oab)fmLu77FL2wD?z|AV06%F49^$9Sz#~V2=Mn4*LQlBl*_MB*6+N-?&#L4p)p6Xj82PLk zdKz_m-=M|UXX!gbgUgCZO zuSmazxZkcA{%IONI~U?-=dL&`NmnwFq;OY~uJn)=p$Lhel)JL)yOBGyl$k*o}XyK%U;y{BGFfe6#42fMphv+ zqy6Md!z}Wp;bHQnVUElybE9`9sh;+LR1sK7Qc?pkS`zKC*L`K z6Z$AZIq1s>AsT%HWuhkJL&wn{L8?Jl(GO598bJRMna~iVIy8cAqk8l+G>P6v)9Bae zELuW;gT9CU7g|R)w1s|$IwX`NAN^}dx8yRqE$Nf|8vSRK*xq@Iss7UE0W-(ro;_mZlG& zA7Bt*7-eeuHG`UA&8TKvGpPvzHm#Y}%xe}jPc_S$HO&hsw=_F6Ma$?UI*rbx6?88C z_K%D$l4)cbM9CN#L%xwrp^j0<5TZ(`5+tEYsZvBy?@{leeN+XdK{4d_TvAF;=}|0I zOVuJ7WuoeloO+*nA0<*v)HhKQ`8`)M^&RRv=(CiCvH(vT~k`YY+L z@cVwWfSwY~Qt%g%nr76bY1Xu9+BH^YOZSrG((yZ&6s9FGo`t&nbFK? z9&4Uxo@rL0e6HElY}1IA(g}15ok3^QIdncA}N)h791}zeZm}Ymlmmjs7t9 zNbFH`I`-|@w^42EJF)K|W9%1W3y>+cFt!lY#j0Xes6MtdwiJCmRvoKGXJWq^TZz6A z`}No}=>6D+*any{64Vbf30ql-_7k5$no)ppfJuNLQfrnpE1Gr9hUTT_6&<5_NypL2 zbUK|yD>WN*9$i2mr%UN_`V_5${4{`>ZlIg#Ho6^>m3Gs9`VxJG?uGn1JwOiuZ3Jjz z^aSnJENULoQ<{g69svFb@`sw+nmd}intS+LMA`Rb7V@=eT!gh8kdC9jgj9@v3rPjD z{%_D9pjAjEvDLBF=tOL7Y%MB{ZH{e5Cy^v!Gm-qq9F&h@5voZ7NJA3i3n()I6o795 z?CdM5kr|f>BpKHTU_8zEq9)V0MXnXbotj(|Md-&&vYH}O5~1V!m?qQ{+6j1xDJ{$! z({Wo2n3sTK-U41`$|QjA;}Z8H+!KH{Dad`H9ma8gxD{!j0_`XnIDDgekR1&tWz#ErNUIvVFrZQ4qG|^$Z3#HIE zzQ*Gzl!A=dURWor!(|imk@kXaLfK=guDND1*4!|iiI7vQOSG&^lpTaJQzRSKN3dVC zFEoj8vCqnQ9R&Mfn!w|xsVSllp-g&>{(`CS8IvRCQ+g!kW6@6+_t#M@V}b7s_deO&3>y*4I<^nP6#wo8<)jVU2J zy{Qb3JF`bA)8Fmr1|a?}d2%$kbD_ zXu1}*nQYfLNV#OX5!MmcUoqXRS%*3srd#28&bO(JG2N|=Gu^HqW$Fn`L@LY?yDJFczApj4JbequM-!5HDf9-(zH1YfT-9Ex&-e`V?bqL$~O}^I@HMgUEDmq?8$0goISSDkO zc~yuZ#&hQ9#tY_6qusn6ww2IlbUYUPX0P=rie9TUEfPCpC@`(m9yhIv*Qwf4(?)H% z>1FLH)2j$x!a563t24*co;Jr3+-y!JYpwtSp9XU}DVxn%wQXi)ZM!*-=>Hn1wVDes z2!2=VHXkRY-&`tQOKUHg%WJQgPl?x_+FrAcl-Gd=*pZB{cx}%O`9bZF*^KoiI*ynd zYRAmYq}_zMO>D2)DRX=6eY3T8#_X=0Gy7{Fn=jQqF<+^DX6~(BHD9lNZXT%JG!NBo zn@2tp3-?<4gf&GRhhJAl`&TqSfsWU)CXv7G75ANc@E2mDus;yyi7@A7B45JwurFrw z>vP#|Y0L?Yw@`-RO?tj2)<*cUxD@71Qq(+(UjIa~l;|TW!|Q%jOo}L9CvSC>J)`;y zua(j3YIJ#C6z{~PFeXC0J{Gd~ciHbch52Um)FC_%jDb3-vAZt8h|FUIuGXbs2=BuM zegbbSUte8Dcn;%!#QS4m{t0_yzCDTGuud5J>$1c19@Amo;rS=#XB@1{*>msB^ED3F znaI;tjPoN}dP76?NxGo$0y@_$glYec8W7DE>?2KUe)-{NEw`Ut4qk zY2UBx--muj-lM!v-lLqA2Bp80^pZCy*T@@`LGlJ=p1eW%Yw`x=w{mY>8dX8wi!6}$ zBL9QD7x^plUgWRIdy&7z??v`y;`bu^^6-0+eP6)uMfMfq_aghg1W&X#(XHLL2Pz6x zs>)QficwXojH)xLW2z=qtLnUph1>}^rQ%c_f!v54^@v;Nyq)FMb(mOMYXOx2>MKwfyN9ffp)Jm;38U!i$;l6?f}%aZ>lnL%YSb1@&Ha{Rsu zT1t=^HHh?8ASEwB5%d?*yolFb(A+7~`7&sX^}P*x-hy-oYBj0u5*hKEzXRlpLhs3n?3P{}6p%k|aq&hsm!)J-fPAJ=|AR z^-%qy>QU8V)l%7&s+Fqs;+gk?RqIt7RWGYvRXt*2sy3K7Cb`(mB&(O1bSA5;jZp$E zuS}=PQLm|Ym;&Z_@c>hbbCpzu%5+RQbEWw`v3AOU8186pQcmm9;^uD~!Ktg(-mA*O`H;M`bz;#jC()gBfB*suoo_ zRg26RGf}mqUc(&1@JfXUKz$|-IL9$lg!_GFrr4~WW|Bc`4A2`7bIfDRSLlUs6aZwv zz&wF+9k>E8y^IwnYzgKWv-)0;DLn}?GRL9bb7m7H+}0w28xyCM;{GH02GAyGQmj97@jmgtym$@O&0k3ouu8UQVwE4xW+Cr_WtX-?FTG3W$E47B=nW}Z- zr$}2<^-5b0wHmc8Wxb4Fdyb6Zw)TS7jxDM6XanFo$H8-947J_btKc1GZ68yvZ`WJ( zZoOZBNqhwX0tgw-aBz&a~qe*f#1lRZej^B(v_8 z?zVuFRIa-NzEc3@U4VO_KPv9U>AlhSMs*K#4|R`pi@GIMj&23)Q?6UrZRlRUH~rqU z?iJ%_o)r&#`Mi!Q)9GVQ=IP_~$+}j3x;~5a(5}kSD`9p{>GQzXp$~n*m#MOH?FBNQ zplAJYeW~^;*slJ|=hd_Na{Vd2j@j0qu6m_6<5AK#Fvqbb>K8DA)7n|>ymo;xgH|vD zwNC+-wF_F%jJbZ&AGX(Z?F;Reb_Z);c167-*u839M}zG0h_8ncd&PaTS z$B7p$Kma?VYtmlOwQ4JL=XI>kspE7P1@DH4s)M?hLo-v?1JTuu0gq-VcIYVGHQf!} zP4#ru3V8oUaqs(cINItT!#F(FKhZbq+w{+vQ#c-ij2kfa$Fvn?*O@$s&O4wJV#^{p5)V9ZNF-6acxAaz^M9Eo-zLqRZ$$qsKxF zVxJXs5bU?S%cJzz$Mm(A{?Rf-mrq6GAoMTLqD#I`X%RpP00(gKW9;((ODWh_C|@^T zZz#ihzoCq_v0$e+l@aqRx}4ubeu014iSXPhr2!ZoXGHZxzFb-@s$&fCCw|Yz>(Vm- zO(L6#eFKkw>xqbYSb83S1#pV&F8Io2fSwcKxfq_4*LYcOoQRAylPAKluJks*%@BU_ z3P3Nwb%22rB(9$v;%OrQV|?E@CT{I9hJp^!bm;43UPw1_AHw~U6CoWUV&I#6Ejr$Q zT)f&VE=`AIIytpVKY1Tu24GHPtJlRLLD#+3rzm>qE#A%;?f~395wT8{-UE05@Gy$k z@-CD<0$AknrO?=fLEy8(m+Jr<055s{UjwDDLLm6v$r!$jI}x##o=gTvKM@h9PiFC@ zlDA`?NOu9iRwoNW`eGeV9tSAp+m%P!>*Of_9l&V-Ge84CGe8?aJAf6y4dDL-{vlpd zJ}xeQQhyUlVQ#%{?Ri}(j*a5E9$gA!{;IIPMqA_m4VE?^w9hh^Efo@hQa zkJSmg`l(Yye!~^?I`1R_q=_I?R7U}j3vdjeh;Ls4 zP{z~g-vbzcY7rO#&hTRZnIzPDJM@~?_gzkt2f zlRub0{MKdu{vg2UTh;mF`QvZr;2f7cHW|8tnuDYsZX3)W&Y#Yoh8nY?gwJ3|`RFfw z$;l!yTp1w!ICk~QdawBqbOz6y* z{p6S2apafWiR8?f4029P7C9m25IGx0LC%0tlG9&u$%!v{&g|DW-dpiwlw z`!}FNy-0s_@z4ZLN0$znkFFeDKe};rom{`fC4pCmCURqP(=xyhK0Q*Jt@&OkL0gHoCH3H%!ET6)EUCS)urTB4K^1`d zV8y{o!s8nL1updy>L<|mpHhDcl%G;RMHDqgjiG(ipHY7XlKmHuWLq*9jRAdKT?>Pebi^R&|CSEqupUWJx{ss~ zz5JlBfL}V2LB%0Pwc}I$p|@I2o;n~10 zKi`s_b>I%9>cbNXTG4d)65N@|p22mX)^-Kc;?+;^cMmI`Du7c>{RBH|5_14``F0M@jPU z$-jqE$*E^)@tg6R=s^5d{1(a}=bF9ssbZWNpc>#jiE>KvjY&QEErXhmeB}IG?b-LCGzy~a*vR{j}V%lNG(A@5$z!_x47OUky?VJni=xr8kZH>*Vf36C$}ov`KVRtvG1=>H>7=Dsb z_=k-0Ubc{+J7|{d3NrD3A5S|S27MX>DKo7)&6suu@+P=CLujoe58({lWzx<=YD#0t zHO3h}agdm_i##wQjxtCL0fC>uNzCUwDe)aA>Ay8}jdhWqm7fKj+vVV8a*G^$z$adt z&=?s({x6%U4FE$(pE?Msg5<;Daxk2RQ%A%2I3&nZ#!{}NwBsbI8B7@?AY6wyjgoSg z!)TaOh>tZjAw)?r1Kdw(PPv~tnL3H{l>6Ar<=>LG{=OQfJO|iB`ji(bTPZuKRH`gB zDK!mpTxO;!QgaD@EVT%7DzzlF3}}i}I+X#uI@L&06V%L1ZG}|AC)`FB=6F7pC3$A5 z6Y5}YGM*F1^Jz-if_s=EBdsye33&dN`Yptq$@oc#IX{P8`R8C){^#HucyIp$ zl7FA%KmG{*0}1o!?Vf+mwB!PSEZ z8n&+t0QQ0#JAKDv?f8aYZC1OGr${(fAx$@gl4$Z~KTOSl*Ek0Y{+q$1K0V9g^)55RgkL_D}Y`JDFx_;#2To9(>cD(A??H|8|tM% zTWR72;9-Xn*Gb^-ssTKS_2gctHHLbU3KJV4Z%k|v?HfMn^GuSYhG=*J^hPOh0LdbN z=Z}>C%ig&_Sy5bjzfMswuxNz7XORi2a@CRgs+z0V)^YXzoq_j?tF7e z)~wn)YhNa~ulAwZpVj_Keh$^H%nP$-=}%r(?Mgl7_Nu)zFSqu-yxhD~^KwP|GyTcS z%4?R_482_cR$11P$x(mLm)~B=v2RkQdIOT*E5x7EvkRmjv$NZ0mt=R% z?jb+DvoFh`Qi|0HMq&Eoj)+f!SKrSI&N zWEY5Lf!fNNnpKfikv%+nj2x$DRs1*iC;zR;&5^m8EBQHBA~RPaG*==wS0Xo8A~#ne zH&-Gzw>Z)3Bfqj5%pD}ZvP#O8yqP;rekUenQ{-2oHn%kSmCx;`n@iFga|&wB7c9&v zk)N*eQ(BU{F*#!>ALxIQv;N*fd$kqSHd*XX50Nw9Il@m|y{qE;KxMHY& ziqX>?yrHV(yPRxiMHRyLMLM?o(zC%qDo?L7sc^d6E}8joq*t*McC$&j?UC$~!}=<( z(bn!asdU4zk4Sb$w@Qo*aYoOr(kt9PMbVJ_pX$w3U|;1#<%)KeO6;tY@2QSrI9(;d zIy6rxN*#jXNaTkV(`A)QL_W1juI9F%VydueoURn21B&ToU{fRmzzR^?zdh1-FONn) zQA}?_^A^2AMLPxON4k@1pUxmJLq~BjXq@g(jh2f3PmpjQ!L31}=bCUgycY89=r01X zkkqvmRBxZ)tP|QJb3%I|e6yBTb_I(;cE6P}ZdG;Ea^?HjuMs{?jcdg-E7Cm#mxA*m z8R_6z@G$tE%54MX_8BCb;ID(NkhBh;6YK$A7Hy7v34ldf63*a#asMQ64^x{CY)qW%!`*O693(incGMze93~`-?2w^3Y6y z*I;2iHV1(nNssV{H%U?Ju!QwC~`(R-)Z*ajVrcDhc|zjl%barwcx= zl2l=+>(Db5ZAW;4>PLBrg@**6Q+aS>*hu(4SZPn{^YAR;Pjc2=MK=jP3S0<2q8JUq z&bNxuPHG&l@-RYv0L^~zdeoHbjuXdB49Oa(>CgGKOL zY%h%m_+fB|N`j@}CY7WbA^%EIvWor%(+TBv6xfQ=O<{fQueYN-SOy;rzK7;U_)>5X z*g7TIGU!WtT7#WwZ3x%@DJDG%S1H1Gd5N|`YFC|Z;2`8jIrlh{9g0;)!}j9UK5o3= zDxLfGYDVNbT006p7rsPMbjB0&q8YxX7%b(iR!Hh=sojsx zFG2qj9IjleeMe_I z*OZCM9kqzQYR=O9EPH7gcbN%X-4w$n@aw>7XpRYgCz@C4RUkDm=%hU8Cti9im;pWp z?!_Cs1oskGH3P{)L5kVb4_rXhT^t_N>wUOKB=@Lgn~(iL@coLZ<4D#anFaP!4C^B= zK(ZEm9lTo6wM6GP@Vf9-@Tu5bkE9R!3&4qr=0vD>H8+5_DW>Yd7b{Aul`9JgLA;~id945Bfu_d z#};Fm@k-rCU7P6XX8h38TdU#JqP9Ef7P*ITfSyuD>u99y$6O3(xi9tiI4?t#I5 za3{FCYtXI`aE(L_gqNedVo(o(drL7IIX zaKxYe^JTQS&jrQOt!hRa`Q(D0)z(>QtslxR2wZ*=2(4F<9|{Ord%ILPRAa9ty7$`Z ziy@G7A{g-E7FC{YD%u21z*ndQyufd*yg7=i{>rIE6D|0&C|LllAFz#>kc@d{3gZ!& zaPwhR`&#kOk5(6?Hr1(W*lAHxS2d5vnq46Wk7VvjS&-g}+)zF3-{V6JDVr=Me=o~P$gpub|^h*lZ$x?5iJvTFG(5H&(tb4HUl>%CQaNV_bdw`lRo#NqCl)&#AH za(>(`Ox;33JI(n7Kf3VCiS`)rR7TM_VKUZ|CrDr;1JgaRPhQrjcKdv zBv!|Y9?~s8D5r6yt*D@xsac_2t6lRDAJAal53?9D)&0Gu`&_%-@!lm9iXP)+u@ui3 zwE@isQy2LJ+{=1)9I6+p&pKjDdsDW*Zt~ejii$(1E9wosT99njpIum+hL?u5^4GvDS^a&&M{FG(m^VPUb3g1peH8hGeI|aU z-_{AZ#41194VqsIG5l~CoVJeMk2uKj&N*&6LO;Yi=RSF3Aflu{MXf#vsl(Aw=ZsZJ zql_s=5uWofbx?6_ENF5X-&)W4f?g&>qxE>p%FiiHKZ8CRFdvvjBNHtAzEy6CEA+AX zoxwNm3DJt2Q$VCV&v8}Xnm^SGT1S@H3+of-+3hbgx~`M4;2Hx#C0D8Aw5F*G+NEHz zFAo?p#Pse3rT~Q#dH0#b!&)7RC75uT4)V1)L*Bv?{+x#ix*4<+*bD3S&+R8`^1A-G zL1TkzhKBi?XW~5$(MD6!tWaVw3ZgH+j2=*XupZvUBJ=G_;GNX}^8Yz8)Ugf1X(+@ih+$=MJ{gYXnPA9>gn1IZ|t+2`Uek%?DH{grF@ZugR?hx;MsO%+-!vuCg!TH&2bZ2x&;y|n!oc_M33Am}Gw87GV-V)GHkbfHn z^bd355aPU8jsUF_^%TY#L4_`TMy4k9S7P=3ZiM&@6%M$ACi8h$1rZ^i(NW5@+hU|g zL-Vp83>q5ODz_MSF9kE+bTLZlgIA8v>>LngB!Gxnp)V$tu{gbkLU~!)_r@M5e{@cBeujSh`WdbX92

    4@+o^W>VaQIc%93|-p(KNG*_h^!tqtqn=-d=u+P zT!V68ks|IYu?)9gDIVL>k0=}KbAavJrrH?-=5b@HUHJo=Ju!NZ;x~PUhyl@wGlLW zL2z5;pGF~e-0znVa7d}ki_51V4%6Fe7`tk|4aGvLp5bdmXWHV6O0013@JGQ!{tt|-zm5}cg_`u^somabd8&t3SK)Vz@I|&+%Ml!~#Luk&v$H&o! zRs7<|=QN7A0$l;$9OMt51u&;GANewYwnFeil&9~z{v@$Rw`FjiZt-V`3H@tAX)6Vp2Ua zccmrQECq9V8)kLO=4cT@W)b0?WoM^Q#_xoyEqVN5+8}} zYjY%>w;0kViZQHV-qOVgcbT&<^vcy2Ocq;vg7`k`4mwZ!+~H)_a0U6pC}h_VCrkWB zZsD?`n2X=7mXE<|zpPXW$o&rHeSh+Hm+@Hh^LEy8pt!(21g$hEWV7G>+hy$TXjAW8 zr^=3xxCU<8Wo$y)L8hZ`mP>fV0EBO3kg>POb8Pex^7btB*vHkO>& zO0~2YT@Tcsf}a?y z1cI~&W8&8#ba%)ct1#A9%+RkUOA|@lPj?pz;?_r%gSF=1HdF%$)Tyi`vxgYZp&A}- zttave`>7g3{V&05fm_8b%lovc2HfGCf|BvZcYdFcz8BpJzN$mTMvohytgb(9XPq|F z*_vaxw*9%;vs-op+L?cC{5VqaCk2TZpeGB-BKM6ejGwTKzcD@1&#s}uar26LvOZBD z2u3?+tyt1W$&abH?WZ9Ku@4$UxV=wyXRm!8Tn<{R@DVul6>cWZ2)%P7tYsDja(m)# zz?=Or1T81d1ykE=>E^v9na#CQ=&-L>TFBB?C!2@;t@FX_+bqT_LJI#;_K~6R%+&_f zDCC15tY5eDXzkP;DuCK7+?EHD*6%q!hoR6t)Y~h+vZ$E=Es?Ky=_;^R=>i6Pk z2YA1`5*P59MLXfSuP{M*2QHN%E&!V{=H@~aGnM!|Aku!5yMR9M;j~}uhtF{xs;%w& zpM|niX6>B%=^Xf;n=)_gyM=3i#@T1QTO_$h;gdZZI0Sw56?caoK#=;~fkA=Ne&`e5 zWZWtIs+BlH2n5b)5o*mqDOd3wz*gba zaD<(c7-#xAdV*l!u4|p1wcO3#pulPqHHvU%)3YZeSwoXgOf9OAbDA_6I$P4^x$E}T-ILrJa@)}y@j2t&2&oWOF`{S@(ZO~oyw^R znK?a|eSUdC;WNxnPh2M0F++|qiC1h7Sz__boXggFn3WJJB4_q>K(j|JQ%*%}lvHxi zxXc}eP1Ku<_n7hn<|uyH82`8C{aL}`q)@3*s8s}J3bgo6l{0NkGgSDTjyO$^-o*fP@KZx{UTE>PBc8-1Q1Kk9o0*#h?-CcB2|c9i23&+ zj?S)m@PHNjHP|Tyz4}_{Gmj=K=i7T*VDpf;DOrpvN-uxrDTqj;3{a;g@uv^b!y(fA zi^=Mi=b(Hb?^*hmG~!r(iN}PpE4wDVelH{^=#2M4RrI=~wQwPFiwTlilCh>O?oH>z z)qpBZeTUPd%6^7T5kzy0utT1L5WW7rgLaK=tD-9@unjJv9l8=B(b{8R!2S9_;xxb0 z{p(k(yk%9g=C|}|(CTEX?^cWQ0_?kRw!b3WQOO{6cxeg+2y|f{;G88+v3=4H-Ek~+ zydM$2w-_4?e>Kmo?ddz=)cA5UNp*zh&p-V` zp0vCK$GsO9v!?=mV|2F~i9@=Lt<2LTj1N%6@f^1ea#nv%Wc?EUrhW}h)OR?|o7ua{ zuSM{U-rMxqIxeKFC~hRn%ZS5QTfrYvq-ips4SkCicD9pB{B!D-@$Ki#o*Wi#O-txy zUA!gl&wJ}19`;|8z=8=AGiOi521R4@i`rWe?WQa2L@~oq{Exs&QXVwjA3H-Hze=KY zR*BA7cnFpP%rc`1C`@aPZO?wSc?V?>KNd>t!Z~2>wo0~n1&OtjU!9A&5cOR!$DG3U z-Ql6Mfq3@AcChSGYVKaGeJ+~psd-YX>DKW)cwKExO>XzKQjE4OcPu%e7)+0tW+ym! z>8v`^&c1)@>%FqZFFR0FjTDJ1#rAw8y~t_ZrY>Nq#+rTPdQ2I8CL7W#;+;$HV$jcZ zB)hNVbzDrhnbBpB9%C`2b{c1#+n4hrkxUVk@}jC%bhWw@$hVNZe+q5ESb}d27$Hh1 zgGFg!OjWTwhWIJ0cNs51j$ki>1vN$dg>NA{%dy$(`j%tyl@(6lXRRA@u}1!92E|+L z&v7l}KTUD+h&b#t?C5lTzO03`y$ShDPG?wk$=`f9CRRNhx+?KAk0ByW?jpxFtScF>7B36Icx@lL zS1A!unT~Fys+2b!q=uWpd(iVBq@yuGC;g!L%)d}d#Oe0LatV7kHFs`IownQY!$<}6Z=v)zdzPH>qMf z4fpCygpOWiRr}lf*!z9F<#NIu=j&HlJmoU4T2b`D&mo(jE50cDNku0go@cB+wfzEl zl0NgTNttoK#5a`J8*0q)4JGh~Y6IO2ULjrVe;xOWdBefK;h5iWkeJQlt0C~S!vpqx zjZBTfb_3ZneqX}=EU!@dO1Goh1IoDmHM0PCRZeJn_)gJt>+J<(foJuNl#y`rI*QEs zRF56oB6H7&jBepmDnC!=^P#$K=0(itmMo90pl))0jOZh|x8QNnM+ySJsn7dYy2**D zh~|?#w#Ws33!nG*g-fDR5b-8^Y$pU zzYUx7rcjxDgCTE|AQ7 zo7|j&$TGnrmy?KAPGExSTx#*Hi;9R=MqmOpx<*l8g7jR>%q_7j0-BuV8}G%LuHfrW3kSavTMYRM*ZIA0S;lI-FVDfQD!$@@P;pK z5@)+ru~o4(eWxN^$b8r_88q35Gc;Ic##-`iK%$M2?xA@+b~+mJ2eu=rQh)jgY&FxI zs)y|CgP<>{MbEW6JjQeQ$(%s)(V3&|kHrU}ICc*0ofP6HYlD<#Q@!d5fv+p^_m>I7 z={&Ahbi&hgYUu~52MH6m8C^%$Mu+v4yT$XDt5s`iUy%$e)T(Do=JTy?;N>*(9MAGE z45Qb423Lw_7Ia7I+Dknu5{o|DY$Mwa5C+t3%33udUm*iJsJRrG>(p4Kv~WKY$r zZ;R*atm+`C5Q7n+LNos2c?C`FnUQO`)<}Jw$#IttCbl1!$gd%QvRhbY(2QU}DORBP zg(vxhcn5q86QY~i;zGt98Q~J1s#FUDD$&Og(+;ON>{4X))O16&v#t1BH{m*u21pPY@;ytV8#(yB&@E88=Zv)oc_%8NkHr@RI~gUsG+UDqrB z+@V2@3mXS_hk8pa24tMnUZYLR$>6r9lU@VAq>B-Et|rDN&Ogh6wW{{jHi;|Wf3w~I zy8H+@f8*a56-rO3>Llaa5dB85!CaiEtFyKBUK}5-sXk)7apPZHvGljxoi|uqT@ZH* z_icX}7c$Y9`+iJ*!}>`5nCm<9GHq8=G0%O3^H}b?dh(kXR3>(V={@DQqunIxUVgYU z>b$InHan@e<<;C;p7nXJ+(B%~fqOykn5seg#Os!wdwIlxeVM_%qMaNyv;$CDq_&wx;Q+Y)pur(@58E;m#*9~|TEt{O<}@ajQGn{MY?js*>}y7&ek z4X_L_3~LTuqD6G&agF47aYno zCG(Dh4CEe<+?d6opRO8N%`G0;QVqQFI7D8$8hcTdHQdk;T}NSrC= zw?=NnSXvkyY&2ztP)f1daRf#*jNjZsoU+1RCE2aT6 z;svx3wBx=TV--WRg`oV9$S3OjJVB%AWcH(i8tPt$`t`-U7RxkbI8uEfO)w| zJu=(GebRBal134-6Sqkfuw7lF5}AF}KIOQ3L8BB|W#?5QP0NrjLk!Q@Rg6WtJyT4W zuHl1>>WVE>LcgvBQ{0}ei5~@e)7(`Y4P@*pNlMQQUaE$PJ4v>?oDGK3YBrg;xz?@> zFL&J9kL>)hrV(g#$IGs{aVLI>hB3sPMv5_3k>($t?AL|tYTsBt%yL`jy@;H2w_;Wv z`)T#7gjD(|EBUhI2|4>9p$o!@g?l$4tML-6`*5VIK@;-`Px!0-@O1g0S_)eV!i+At zGpTLwkWW7srisETS+364P zT{-IkdCEnNoP5H3t4mbuHkFNfX7fsymlgny&f%!R9H+~OBgx;ytj@oQN8Tb1$2@D^ z81E>g_y*kP4Y&8J_A?B#wY@!d9a^HSW*r+&!1F9lp|1Yjdhfc#V`sC|H?m>2!_6j! zGz^`R$2ekdnqSA}K4inl(H0T0K~~Me6csTd=qRmggfnn-Y;=-H_$8!c`mZ{diGJ2u!*x+c=WLV>fs(HTExPCsvE&5sNVw==GRB&h1 zq3oDhm)Je!^BR0(hh5?4_1*?H?s0iHm1PvWaPM}(J@uw(3|W7tvSk%Jhf*a-ZX2>iH+)Su=T1MKnx>?8f`1##x7 zaprzfnY1KhHE##SSo)VtOYuxg`Ak}hu^LjC8cLXSX?Pkkm>P1J8fq995*VzwccWx5 z>GJS2q%baIFfLRu>0}j2y zY5E_6csTIIg~Cq`mTUzY1rj6~(_u9)y~OX)$PwbMDYq2P_{8 zImbUz9Hq(A&r1%xjQBBC2~7IY@(lSgdNe;voQ>|eVKzAD6a_AWEdzJOx!=3Jax?e@ zgj7^IKqIXht?z2y(c<`phWK{|9=(G1i{CX@rM@|IbE{RSOdsu7ah0SlLmNvH5~~mq zzbcT;n-#F0b2>v>Q79Yp7HVXLFYG?ino$gZGo}_rlY8;2|golLKWJs3m+a<$* z9E+)0ZVE%2-gQCY{%vH4tN+6bb2L-q;hv|KJtxEG--UZs9nPcnRUSLE>=9<6W7s1# zXpD7V=-wZ={G`I+w%2%=*f96^LO@|+D%M(Fh>vsAQ)EBh{;Epd(Bj|BCtiCkmai}q z{aqfP-R)^_0JFD#h_N`Y(dbmCI z@f(0!UUZ@1t7sURKL$lCK3DF!tmcHinngcEGi0&d6vv3OtBkasuE(>xnbGxy3D75} z$fTeh7HF7^yzW|!3J?uKo;TTt=h9f};(ZNzm)MP?k4$hyIb&RZy8h-+P5whR{UOHn zV~npffFL1`5o?fCYp9i))YFd7H9d3GdGxaHlD}frfPMD%5mNE!r#HLnHFo{HQZXy# zuGY_2+ke44({9tRe7k3m=6;`xvYFSHxNOg?(H|cyP86VU=q=Umk%XO7+L-9ydy*Oh z5qgdoT|5{9pp_%7iLLbj1izo~UkYDJjw&NGwTZ1P#sss-Lx^XB0R zk?HX9;bGAAMWpIa>k z$B&SVC&Fii?6y2d`iMnoST$N0rgt_Ld+nXUU6$EO$>@eq1W#5lsxfqJ%Oor;XOi3w zR4)i)eo#(_p5lgbP+b~HQ!cC66xWF|Zq}*FO`b?R(|4bK=V38n+9*+e+ka`4oUxl6 z&5%Gb>+Vq@BbMkY!hgEGU$EF_k5EpbyxJh6Hk=$x5JvnthK zX$!2bR({JI?-6V@cxG6r!s?;tYps$eD0ww-(%3$QUP#M1>|u~i^BuhKdxXSF83|~K z3dvMevVi#g-E6e;N0q1|)R}BP3si@>!wF{YLmB>C7~elEx4EAiXa!VMPvc zRJS2kqv@6CO1WdLpoHv5F0j^8j$MGHH~&kd>v6j#t1P;hYTrxEi!Cy)e>CgFD=d!a zxAr9P?h5be*0BA$#2GZ?1PTwHKB8yCfhUidB<|S^`s?m1v&hY&(}A$oOOhczbEo;) z=>v^lK0FZtkcA)nC$n94{!)Qo-4WeMMy>V?shieN>CHu7Wz{rEc+DBs5^=D(AVU#pS6vQ4`m0hPq&bf1! zQ2}Vg%Lz1CycF4F6=*o}&aq_mV~BoB`aSP~pbGedX=C^o!@HCBs`~aY@@{B3`lAWn zgw`3q?dC#AZfW(6p9L=1`cJ`=Kf5r|@di4vn1o>MdveIuor1MS(tKGxo^2)|pw>FI zEJH^NkGx!fw;mIL5J$t}tVa$Mvx~mbfo0H_%?3@6-A03&Pn#rX7%Jwgp%sRF?<8Pf zb42r2zLb!+&PzJ>LO#@Fr>(ct;;M&h{t#dLGsA&|ywzi?C-V6C^bK*IZCy&5Kte%U zL1w0B1QC{J`o4@79qhqUIqpAnU#GsD4VZ%_I}EvUtw&4KRX;9 zRPiX;&fcjTKv^Jud!PI5edN@A1=M>hJXJOtBYqL|kgi{qQ1EjSYvY9PIo^r9KM`3A zX#3tSe13dOzVcPyQ~I~|W@nR%Uy8Qc$plxvY(_1igRooHltO|o=31(kpkT_mqf~DK z+$Msf%waS9_t+I;+!YA-16lJ$N^4-nennF&7g5G@Ar0KI0eYpNp4)u<+dBvgg< z0aN`&jiY*t12;BK4W1VF9V*kcsbgOE6CbhfQz7ia)gc5vX1c`?z6y-ZqIq_|9YSi# zf$0Q&p9DI;sE~(u9WB57z(=Y#NPXt;T?i6Ma$H=K2qi^7AEPhZcuNztJoE^2_L%LE zhNiE5>Incq|NdJW-GXL^ySo6>*Md`B0>v6P>QI9)9C-B|6Mh0u8IBL|@4NU+yLH9W zF9>^-V?Mjg9hSStBMC{sayJ4z^_A54UY7TjIWHP7<8?UO{eYcNG^op&3#*E(PWVL z@Ez`J=<`UoUCP@#%&#EByl(P4!EY*riW?vN{6=)%;SeF*v|icSY9$NY^JWHlI*81l z3f%f~!0|)wcVhCxmAKI-sLe+liW+|!ygs*Bw^n_1nGuW4wvQ#UJq_&_0loIzG#Au} z>4#i13hKtUEeFqf>Z$(XqdCDJ^QDgP7_Q{FCl|j?Nz;vhD0Z0f`gS;^4 z#ZW=p8;Rp21sk7!Ze?>N@D6a&{G&`bR1oCzM_$p_?+8@b4LrOhU{R>M`xCmc{)x(8pE-AaT`?@Dt-7cxNhR5 zQHw7eFYRmqq5I&b1kEQM^eyTEQuv4l@|^m2)yxc&2v<;qARKXW;PGko(IN+W{0&ZE z9j#eokP*VWkAwU)`FE=vPC9To*FA@Aml24FykHj+fNH(PpbiAqd(0Ox;AU|AEwRaE z7VAQ^SDsq?U85;<$N-j=pmE|yItKv*Y}+dm@;*Ax?t-S@PvrZVLXO+*xe`*BA2ADb zWYyV(t$vIjg-^3jg>^*WXH})^;Z13&2PGt-l;Li2#Nj6Hm`Re|o2b#1VeB#nlTp~m z-S!~&O-A^GF+vQJh3S?l9_OXv1-z3yiUq3t-Vx@@iX} z6L{6}#aJ3oX94nZe$;ud>dcAvdigdHekaIq`aCr9v)ne`NP@=zGF_iu)k`OHTKcK^ zW4F1|vroTO%jT6llTRGMcRhdP=od9r+kn!WRxL9(yZ&>(Mq_B(4~qNd?a%r>kteWl|>nsWBp( z<47>t5;pWaY@fd3UBB<<>ZI^9vwe_%HV@&BsbGh_l)PsONkZehlbB11rQ#lMmJ&DZ zOgdKzEfUE!OaFxT2~y7)3OU2$YJNrAv@w%|%pAw&PhJ%S-1qoVlOLVE37i?rX`85} ze>va^c?#vQOk4}Z@fY*0Q3UUrb&yG(Aw*qvs^Km!J72Nvb)8}< zX^VZ#Ib>IhD4bg6UXHaxW#45?04w6yr*H|D#|{k`OftL^p~^9ddcN(+jj zjsSJeN}?*+7IVoeXh*ny`IX+QAkRA<`HHZG)N?0yI5Ycu7dc8j>W38Unrr8j_otb@ ze!Gpz0mSWNY~qWyczxx>%^H^yU!jRU9*3k8p!xCmhP&M&LMO8L7bR4{QTvdZo(q1> zx+++!iV%o1rb^kr7R4DEx8^&(BCHc9>`ASRoVJPn)JcCn+l12-LulXQYTA84E{~SR z{sSmm(QMF$>Y=B}2c27*;f-g&#q`ntWD{u%W7!u;@zN>d&=P?Z-iwLB2!o0DJST(W zD?DDwy1V9EzOw<#b@uOy{-IPC$>ZW8$?uj^9_@o&O0s@2OoBWVtqq}d;^1$xqNVE# zn)<3s-k#I|X=~*F{Bd%|ez`+`3+Uyw8-U(;nYH)a_2Z0qZ=@w|W$iued)Yha)yhK= z&8z71v=fiT7k?&2Huj=#2th#EJ=BCvnzd%W-f%@lo_H&x> zI=&HjbQ}7+zNk^|#!IV81*ON^nk}o2Xi1E$F(HB58UE<{F5vki4-T}4dW;VxR+a*{ zjZ{KKqst@!bwt1M70<)3`!(1O9z=?php@LuSd(HXNM$kmkN@Nj9u7!mn)}e{Etjj^ zxVb(YL1Gqp{hSi0P+CPx!S5pJb~JpV53H)D;}ftyW8zP8aEnPpXBQoP8)~2`VRSbx z{w4B#CU^>P{TNg>p(i+}M6Ns#)afQkUAFUkbxFoj{l@PT)sAEr+h-D`BtSWCbt#Rb z1|*)y(BLE?YPh_)gnR4&;)r*s{NTB!w27TfmGqrf09P}kP*qu6vRo|+u?3>BbfoFG zfU%NCYMe-{lkUn_5$QCU^*H+(_vcHXg$-&3?)DsZ4Bw!xM|JxUt^QoTsiF3hMd92?CYU~#%BBkF&f15GYQy08+=p3#dwjDB+y!`Es*rMGLqm1RGopJtW8we{3)r;^MS&5DE^w z75=3mj>v=Yqc zRhQtk?BDd=k3^>+V*g>H;@^{Js=8i2((okmh^uu;V9_GYV8!r_L3+!Y8&_p6UC>{R zrs&*RbF~$&MCrPEaaHNrs|~TL^;BqDHsge5lUoiDzC9bd{ZlttzC2Epz3Ie39o(&p z-s;#Z~{9zxxsP@Z<3tIw@NIu4kpd`m9Hf(;L?%!pDC9j&e zXPev@{2ZPHYYVi}y{oIGA{}Y|X#vJ={=BALG)7pCP*4QV+~Q0n$sy_@P6uhn_?NrX zD_-KlXk&L#vpU+IF}mlnTP73b*@{!=(ICmqNLMs%T{|>cr*@dfxaOrXm7#}RB1uu(Oh|?aAQEl2lqd|_Auh~aL%P&Aw zUS#D1`P&KVLz^sIq6_@8ITWW;G;mIz%IJo4{L!c-bZ|`X8pYG7vzjiKYJS#w+@!+7 zD`#%{Lh{_Zp2fqPLMPlX1thPx`6tbqmTiVUw#JU%$G@m!g*V#& zNATbDZ(P{9bV#_kxc>oeHa3#K@K2kSm4y3^Hj+e&zlVY(7xgS(*8^L zKjZ$J2QLT5fAQktew&HwZKnTP3m4Bnwf~azjqkrw|K|$W{?7XboNxHQ<=;8~rTe%1 ztBZf||E~Ov_OD!j`~DmL>WTY*E0LS`O|k!5gFI|+Dr95RBhe%IPt)-JZ`1r0iRG^? z-oF1%%kuX54>SDJ{!8EH4{m+-Hc|7YdD^nZE&*XRESL;TNN|E}kMr2GHc5dWcJ z_P@*h@6FG~_Fr24R|o&cl8y7tI{!J6_1}>K0?ZPYHZG=4%n~+VT}%O{#`Y$r%yOo7 z<}Ma*JCcou<-Z%OB&=M#Z|9qk5DMbIr=dssk?#ke`02(M-qj-=wh!|N$;_x9WJ%t2 zV&HrwL3+f8#}w(ONTDE~PnUa7Vu1yRujGhZ3u?wm8d$?{SJkyzwk~n)nbBSZP0#3& z-tw;UQ^OX&w7f39Uf-QBvQD!moI$LMZHruIYqd*Y#6a*wXXx8aQ2ysFIwjUe!1YVvVy)2@~e_mL>a zUs_-|4?C^424R@l-6j|#@!)4_XSjV|?xFdO$+=j~28wU%Ykvm}2i>lQK8!x}qPX^w ztS#1V@aWhVRq)Xtdytx=eXU{nj_(4OTsSwIwq>PO{uX0Jty@!JcR{2u zrLDq0tBPF`?Bif8`@?_D`s6rLEk`&Am-~LU-YlB%H`4XEP(IgV8njk@h8N${F8faM z%)$iDiECAv#h8Nf3O-^@IYfoGQ*(XWBO@-nigW4pWJZy>*;{^NYD_afCH$)0fLoCM zE~Ik%hkdJ1OV>sAK9LEd+}C)ex46bEe(g=WX%%fN#`j7QQ_TBrNU|GBbzyiML7nNP z-{3yUE`;1#F+B*hBITKN*@=;gqEgL3`s?V1hvNZ3U>dIsuyB98K67(f(#p_Wpp%-Z zewg4C{N%Ju`QRO=_8)JQ58#5ZOotlIC%7AbAv^=q`sXRzumX>V)x@h!&1uEuP>+WS z>TSHb#{xSsfgY8Aj!AzFVENX}Yk?QM+k9IS<13Ricjob3(c(wNbFBZ%;|h~f4;jXI z6?HL;ARgFvWy5(fF#I9nP9Y^Iqy1tYT75{=M$x`v=h*Oom22e@uk**=bKr7UwU@OK zD`u2$j$Qc)o7onzRik3mt2+LL%n`p0;^TVvW6$HssM=E)`rV7_MV8}^matOYW!qHL z>r3uqlEmX{Q*2AM)oiJd=ky?U0(PtEwrmoEevL!Nlc)3UaHg8NHc-Gh)cv6bvp^w5 zpvYn)_#Ey&M*?+d1aE`4BO@kuOU`Ak6sLN?;?E)0s6?XIVDXfcof;tPFh$TizTf+a zZZI5UYf*0d=A+1fw8+){9*OXIW3)jm)rA4~9xt*LpAwbtt`ekVnL%!-Xg>JBfiXfkFJdFON(7v?VJihWfcBEQ`uXd zI8~G6g4#5+v|i3^WcrMyGL~ww7B27*?e(k#4s#I=qob+0h8353X%FaA1UVIBB0iR_ z8UNHt%wx0L4Ud+qS|(&h<^9GG)bx1wicuhNg0d_zjOMA zietiEn2LV23>NDt?=be4MAE2%P1+cwuft;%v?eqlgK>=c#Wi#{=6Yfhxz*Z)oESM3 z&jTIA@g?YbZ(i2&L5BXnhE#x}n{}mR8;k*G55~TX$3%Ki{{Gl}=vZBqxn#gK%OANO zX0b5H#mPa2o+0X#>Wr~Kg0E_vRoXFu6By%6wKXNh!T2;ro{6eUeTd#@ZqX`wkBIX; z>a+{!()7K#TZwLJQ#0aAYUSFcV|=xp354hBMt5|A*a0%EvP9-4cVAkVbi8xak$m|_ zb@(DO)0~E_LN+GUK=XlL7`wik@2Fz&u$jWWy~C)b zoIT=Zlfb}FCAlpgA5m$8H53Vqujh!ssHn+TQJv!P1?e-hh4jrXvtWXAe8@)>b z5e6%KcHX^n$D)kxnqlbL-=V$qRxQw;**@JrE{?8tCx8JDq<=t zlcncs<^pL@R(txa{7%V{*f>g=KVDxuxxmK0<;7E}XD$h&)1@s>)tVQCHO0Oy ziuB|xAuH{qVJq$rlah^LwSFmoY>9NW%JUlewQcRiGihUHxmlVoNt&jzfHikza%sgC z!y=7`^2vyxKF_KwIa59XMNcik$hnF`j`HQ~{jHoadJlV98oh*f_rZtZ$TKgqwmW!3;M6*F(-Xl8!K&U~-brdE!n=H`DL?Y+5H*$2tG3pU zxVMHwRv7~5lFh~Wte?Py!y2RqsZKjnsz&pJ-yBjft4IPVao!P`Y7Oyy2Yr}2 za3{muFO5{)2~SdorLWySimaT^97uKpS@vTy(-j`c+(b^_P}K!;nx~Ne zFqh2Qg(Yk*RN|Qi9?BeVDN5 z;zds)$5t{OebKqLozC#PQ#T143uU{vFmr0{d%rBAERbGo#8g5KbI68ciRz}RiKrti zYH$XEH^Ruxqlmu?PuF*B(8eZ=Y(!S}7!i<^NM9{QInHh~9PUHrt4W&;@Hr>Q{dmGc z26S(~eytuX-$aQ?@XV1&jjre8aMnngKVQbSXc>+Y!jY)O66X9Aq3vQ7?R2A;h%AI_ z6oF+f?U;|10Zb?D*$3Jr8pUB1NLML?P=KXLU@?#@utpX=5iAc<$+JiRi-XK)Q*$li zjmoeJq|oERUqD{82f6R1l@(N>(eqfd4@o0h6fTi(9Ay^4ORVl|`y| zWls{&hqPxG=tI?00DKYywaK1`V-d@qbJGgNZv4a|mO0m;eIe_~%DWQ*2}_^1V)@5! z2-3cg^ql5-Xn=x%E#y6mz!u7$G++y9&mr(h0W_QIp$1x&IsZ(nAG0wFY+>k;1-8)i zAOQuKdz^s+^gR{19ugn}ne!SfMd|ZgEJZ0t5l~;Aha5;UZ;rW#94NrhBL)

    45<* zG57caucRC+ux_Os>#^LWs}wB)0(wqR*XU?AZqDQuX8kb;){qfVvbtAwXS{9wyq+ zqzwVu(FCIcEdJcR*bQ@_O_EU>mQEgzB%`o%)mcJ22eYqX?UBBlyKU48F{mK%rv z8-y6J{}CWj*@ZzwUk7fB@)GBt^<1%1uKmq_8K#k5weSywMPDiaRQxj~# zI!*=-0U(9#V2+Tdes&#sH$s|9=sE&7LPi(Sv=bncQ-1#o18f9NQRNCc@C?safmi~l zG2|)7XaR9W4-{ZBa5w-ntXHMd5fFl9$}s*3JdRcRjV9~h2N}L}yd+1U1Q$hj-Kxff@uAI4t&_|^8W z)sGO-UIR>s+!e-n#MTA$_@#+Y)SedD09{awsg1%bHBu2>Q2GjX{2jP&;F5JvP^Knp z51r0Cd5@G$Na_k|{26eIe*JS765srN&ko!ib|XHS9|Rt+N%&<4em|Z8aR0ch;PQD~ zA8Y`abkM)lp&eudaI4JA1Gq7kMO*~OT>-Ng$D~c6fqL@FehMzw33}2laN~C1p`uRH z_~!UM3~)rz5gEvdbR15#E@ICId>J-Mxged%Pctii#ST6OEQZxds67921{Y2Lst&IM zs2qxzqi5jBUkC8z6!Apf76w@mD)TER7yc0a zUieT1C>x)`S3-ibrW&IHOMq(uZ=115A4XZQwlu03A+AeTE@^WXWp=5}2@n?KU>HAPnU^&S&-edU{ z!BU*d3c*q+Ifj}cnl|Q549yt(#D|IMiHQ%@yl4@Be%{l2b$>1pLgjg_!3d<%TuJn) z^mG{?q^*$S!%cENvDbb~lT}%k4F0+Lt{_m7rGTkmq~yX(S$Y~wl0@NJ0bBI82&V`e zK63SF5^zx^ng72)ZPTe<=#g9BU+ z#|5seiTlI*VE7;`rB?aE`e6DX`k+3D2DBF*<8F&0J|p_PAq#qvSg)jiK>Op5C<62R zrX^Py`fMs5{2;uJ)d3B3Hx@+pL-HW?K)d7Zw1=sLZ-+NwQY1-uIiFSoiBvfres*HL`bJv&U+N!g~dH8@D4hk(#^b+fdr5B(jG#?rB%FBFh#%h_n_W}DM^R|oOtZLeO)w5hZEV|$t1;9h7S zT-n{|XCDsrGiNMS9X(gPDqmVUooXzu3tw{0ZMbMXY5ATVXSat6bZ;m<5%8WT{8N8| zai?YJSi*^ia!@QOjwFGK<_J`RKKs6(Tj!{9R~^`35}cXa1get2%}XD)nQAYCF2BE;aU7tBJm)Q5v@zr}`VEOux>u-@NQd4g0jU4*Tp# z$@$3Lu$(h9= zMO}lgCIilKPe-e9AjhCG=P?G`5v5MaZGaZ{_mf% zFWZZbkUXZs_fo65EHW~F$l?3S=~k7=ZynI|nDzmE^}p>7GRw*DME*QgE1J$8(w^-6 z9+&9yGmg*Dfgv(dh`pLu<(#%ln7uPQFCuRBO*XIbNKcJq_)>mEoIyAXIZy3WRjf zu5%etSHWswxxgF+xV=NKgDr+D|AaP<&IKFOp|g(n4w(z)>JvFOjCCMM9?2QJdIyOS zw*yBNsuoHa3_~F5`UfNab@&w6osO@sSNjrayQ~PHaH?oboekh z@Fz^RH)k+(Fbe^wO@W;q?~LB9!_@@Hzk~mbG#Q}w4uJ^f1N@f&+|O@tV33TEYy$AB zU;rI&h+yIKawkAa}_M7ZTVgFT~L_g#;BJ@9}sU=1D$hZN`@&=}Ylz#GULFc-K6TM1hU*N)%^ z-vakY;z8_z;_=o4)`P+W(}Um^{|x<1Zry7AaP!z`4UT!Z*Tt2O7dO!ZpJ1!t=uN!tuhqHYc!iaNYsH zfYQKRcuiPMI8B)5z~R8*0J%W908k((04)$LK)>Uz!?Oe2p=g9Oj_`;+k7)zn0Jm4Q zNSsafkZbzleC!|lG*e=XYoyf^>y|88Dj2XF>#p|A77^Nqs9{$G{<>jhT#<{!ws zb4{Vn$G)+xW7RkO*CPFYnW9(xkM=nX{)dQ>a_Ci5n`=G~1)0 z#(6>N`0X`fDL^;RtycJ$){PNVC9}Y~Q2H`d8A7>WWNG5I(mFDL$Ts`n3eBhHg%u79 z@k;@HBhAx{)A7n~r6jj_*dLH;9iGfst+|>Z)x#$`%pV{|~hz5LeT)xw# zq4jX@2>>THr2-*XuXMb?yC(79pw31{fg+FLYN-a=~Z$^RYPPXUdbeJ1i6T z{?m*8YJLL@{ae5MsGW;aa1T9>ZVu!Y#;V~fdy9$G^DBaBU1NScELEOftQ784TJTnp zvJ>(GWjVC%g4)tof?A)@8d6un_DW7GBcMi&Ku$vA6{ex<>SngYn<{VZIKWGO4YURd zS}62Qd6<7XhAsORzTlU|6}J(e5^m)E0U(^WK>tGIP3E~F1*Th2<;%}8ZZ{dLA)Ln@ z5U%tUiCG36n_mO38Qed$_B=u-mmrw|ww*WBLPBe=6K?D841|}GC+3gnA=Bt(F|2&{>UE3AskJ)gR1IC%*HtiYK`>jb+p%*bs1~jirG6%*u6Yc zaaZ8Y1_4hmyX`6c+SbpO!V~E5$u<$}TOY2QN0oAvGSrlBPZ^=H#E`_AM6T~2=xJ4> zCY;6FIQ%S6L%O=Er;^UMoP_B<&}Y~#heS@fgqk8T{>HOP{}CZH*ZO#Zx>C?Bz2h== zxf2@JsU7(dvrvpUEndjlI=0rwe02Izj5d3)gfmT{n|4&l*ueAvr7|-CvFHbeEKg=4 zQc)46EC;z?_qVgFH4KzByd%#(T7s~J=O#??Do;mx z5`c$>ZXrCmOrV9^H7|mljXT+d+@OQ6x%>ubN+IpQ&s^6S{ScBN;V-^@jwXtTj0Y{>OsPWTxp&i5m(vdx;75ky#j}}R zm1Pgt@iLvv2zZN2(uogYrao&13wV7F3w0;D)zD25tW47<+O~_;^Kw4p0LAk;J*al$l9ROT~Yo%m)@GFPfy9g(=Gh@ThErJ z_y@X1PghP!^H35Oo7C$Tgl5gzVro~O}q9#s`8M9%9-b}e4n(`y^zy*lL)7 zSYzipe|C3ifBbU(+N=CQDT9kV^A6^|GA4)!o`Mv9LP@pV9G5gu&Gv>QITOFI*G7?& z>jSs*7S0vIx$7n(dfZMME;s^^qM1AJpQf=cH6FmFi94u z^zF)|;A2HUQ*cDa2(c|B^+0~+1hOdo;_po0A334OF|Ia4cW(|i*YRjxV9_z=Jvwcq zTf&g`PI$`vvf#;*2}w@P7G{_N43mXcx0l_ZJ;ofrtF6AY0~{Z$_+ufiT22^W=4>H& z#>En6Q)4#kWdXJ5Tfjz((>{Sev=Q!#0&d-N1zlW+@Wb2|NHtHH_Lwer!PQURxWJYJ zJ~^FVHNE@tN{XYOxqj%X)=Y8Ms4_hcG?>~HI=kwcyWgUHB`0<+gB(oTh0i^YdA#n; zy0E`^JokSoEQ=LAr+a?cy8eAzA*w!L?4^Qs2Wm9TXi!%TSvAOZn&P-S@w@(`Iij*sIW2 zLehAyYcuBsR=U!7YTqtGr|}oN)K&u18W_CqA8l>Gr>$uXwQuhS*-w;N=HznU%vwG+ zKzaFJ5Ap8dvY?&9XD??k>2*S*^m@h2UwEsL-cl&jCeox&7ZbCOzv;^Y|l8a_4vTWNSkzguN}nc_?Q;YeE! z-ILgofBhoGE%}VTbgmdqD-w%IuK&oCzY@QJ(#=1Gf&-GPhAnkkeZ-hn#CYA9RLn?dO+=Qf z2H0LS0?rPV_+c|E!-_rzMO49pF-zE1i>%jt%fswKDu303$?Jjj(Aim_ijIj&_nBo> ztExxIzA5N>G~k+CXCjqf$MDGL9JqFZZq=&HeGP2IgBJNs=b3#c0Dr0FvVQwSL|rr7 z$n{>akjJFFT7##1@_TEtNt9pML;a_gYV{+~<0)$lPrZK2PXy{b>ou?PIqCN$zGLb> z{(NOSl5yR>7hL_cWT$7&@DCtA@DV{%s8=NA+MFnwJ(N+85Qz)P4;`wuZhw>LE#uTX;s{ zvesG+-N;R5;KS~xScv;c>;3$1yORq7##BHH@iVOL$w;^i2I-HO1Bcsb>vMpWt8U$` zu~7NG3~UbO$>7}ebTxE1PKq^PHLtwGt9+*XwcIt>Osd&_Peivr}W`Wt&herkSSs!yJ)m?@jNZr@kPV~stt znRbISscXEIWho!?ETRF0yQy2AQ53FBF+ zO2GOTlAv#qbK6qSG|-CbC~w(^5~yb^l6H4$gxJ{GqlT<65Fi6#7pG^H(H5CAV)kQV zn8~f-Nh%OCb)LA5x#!Emq(sL#)Ko}=As(7?**fH9b8u6juD~l}HOvZ(?b2#HOk35= zM+oV3hMP;yBDr1113bC)KwMi$&^`~tedhGF#yN>(S$Gk1)7#Sx0vF5d{RG34v+#_4 zeUmgG$>V!2ChQ?Yk`jCS%kX=EQH{@)6FTPa!q~A~Esv4BaEa%|Pl=*+8ke8ycK45G zOv`jb!9Nhl?J*G-|Lir+prLWT46T!>V;NZY+V6E4b9~Q!_0ygR|z_XC*G-)-Lu07Dyy=QVNU;=A*}-> z-|vonvidx1iF#X#(NNE`iC|KuBO%5&-N86cHmbSP ztee3e-yPIF^GUV7#Dz<(*5!GW!0OcGqlwO9SH2NOd1_lD$ehYlVSDWcJ6FiQ9> z4q9_VQ6adxckQLfvNl&IDpJOsy-&O@Tz9FP=-Rb2BjC&mnX7?fE}xQ+$ZnVfM<`-`=E^*yhOnd5RMgYq@0s25@*{9$Eb|6#W*VyQ7f!=)rr$y%=Z3+)XeX ztMaz`88dvh{i*++j@J5FSaf#nVER$?)&26N%W&{Dg-7gYmwc!^PCIv}++cmaw!(V} zCCdqIS3fb+{taf5(d_K&DvgLVRPrnH|04RLcI&;Ki}mvJEF-c8+<%ulHzrE{3_hbo zdm%o{h^e9JziXcw6UBY*-VmjDE;`GI<5;VH_R$mdCw!FY^2d4X^_R0m8PXuzTWc2% zUN?k!!QE&_HW*gXpqY(d7=g_8Q?|dgy0NPb%v1ne+@E|tiV?7zraZ~?0)Iq_gZv=bvE{yY{FHsGhS)CHy?DDnRQiZH8o z0{Mzg)~^Cv39ZKzg*2!eGp@XRJ@ytXa$7lVCY@E8w2G4%H6#q{6hoa6I9EbFvHm-P#d1+(uoz?}O$R?~@gHj=&2aI6WoX+9tUjR7oLudlJss?G_K^8XL0VmJUop#spjwudUo8l-6@ zNg9J~@2`a4m_}>=@T~g~IenWh#pjUd!s1}d!oKNew)R(H27Rqg;lCV{_1xx?vUFDgGqm1d4kk* zXk#Dg0`(?BwbU_AbMIS~_lL|H@kY{z(K4l|TlR9OS6?A72)w)RhD&z0wvIC6+ClZd zB-&=Zbjk}0^s?Npxmi!st=Bj0% zlh8fY-0if_iZ{5#eQR4K7sy{R>H!h;v*oiU=Rf`k?zk6>H%worAUE7CJ~v5yX<PQNtJ3YN>= zBwbF#rNGHrO-5?akgy_%ekDopZb2cR;c38Y1%G#Wi04S-pt?%dFb6ubL-o|Yx)<%%CrOaUsw$Ec6`u6V4z0(2 zB!6)As!?CCOj!}tK^5T6X3SOE(N`IB$|?yY2jRH3)~9$X!8+LALm-3 zK>Ce`_vEVXL>k<5RhKQQk)f;f0MwCc;mTs|tNhNL-kxmha4>C9s53NeFr_=R?2#@r zc*)&mA|`>Fag_X>J){!gvCx5?n*&h^N~N{LvZi{YBr|uOCSt7_y&D z1x^G`h&6}}27g8J75_*kl#;;ias6#>lg7dP`mC+HRJz6C3VCQgK3is#BHa^G;c<7F z(K?40OY#W}n7*Ho>7R%ESx#F4@C#laRzrJ-WlTq%o>%8}F3Q}pT(ew{y|)l!{M{al z=P=qF33lcoH*ua7cUH0W5G4f?pb)Rs;dV}9xFUt1=R;B(U@(nij454pR>?DFY~xxvcoBKx59$HA16d}Vq(yEC**yIuB9z0vThbZSI|_v{ zgQMAeHR%ANmvyJJJ35k(EUfwLv?IePr@>S1RC(BRn4vybnbB;$^ebToUPDRCckd8V z>Ru-DTgTt>QKFRMo@+RVTLkDhi=^#cJ6ds2v-`}wG+P3cDTnAaa|&*)ji^)V3sLIx zEt#>38b*75cz|3Kc_QBNn%e*Ar9SO)oXk296*$Vu^wdd4+lxJJ-2<@;ni1x(LN0>X z!y8s6Jnf5PM!Jhkf$7{3{&^vewT9Que=;X)upcMW@i=~6sT@u$s5!qEAzf&8H z$OX?J{udt68BWh({;TNHK0O-|UF&7u+&IS1&6G6RMzm|&Ahci!<1wG-`cylvR&P~0SS$BWz-W7ZL zfgT332GA{=cpA;!g!bs2_4WoA@TFreC~h)x^yBr#fPJbM%fp{b_qm_K`8$QQUiVHt z#d|hfwcK~}bBj1bxodxV5@dVXJ#+24R-BbCSTDL&$V0OnuOcob$Za7DyVsTUzrMR1Sqiqpaa$BsH>4{qMbniuH=9N|_BWXbnd>PXq^LQty#9p09Q2{4 znN0Jx@fr%Z$2J&ziD^qK1^BGk)I0qc@9I6;?nBe)54s&n^QyR6wzqzE-MT3@bKzU{ zgnI&i@|ED0FwL^&HW{;87Q(^c&g3kb)4R;EX|kf9;HSRApMsu*@s>+pmDFYTc-e(A z+t_jIo@8a0^AK(kMw?b1gfaFt?#gqi#9op1*8iynqsL7Hq0(lRts(}owARmHzyva z=trwGC=4r#3NSCtccxh^Z9Zh}LYL+d)QL2s$zxPlg$+i?$G$q-_tfsL*!Ed0D(0*L zj(?;v-~XWGzR^!VPcSw(03QDysg1rY>}$bmmoeVsNovigmf$=r=WSOR@m&;m7VWRy zRV+7e=b%kM3h%S}r#LWz%(HQ@sY8EA{5FsMT)WIHlmafu-hrKnrIR_^<}+`546hnjEUG#$%d}Yf3%HQ$E+KVl z947ZDyJcwa6Y+9;(nG6dDVD8g$rHm9Kdqk6l9d0_N34lBraQuWLD`>4?dpmV`LbH* zs#GR6^t91tX*^CiDO6Q5y`ISDx<#VLw&({TB=J9Um{DDS@fY^wpDA>lqeT6v8Se8 zdT=IVxnHW>IxqjiE)DIbgJVKiEMfxX zXF+p%Gu_~k_AIH%07Uvff23$i{SDMbp72nlwo$}9kKNb%jH-j^@tetsCXdXZkF z9Gt4P@}{3XPkvv=@lAuJIJMvM zCnYn4`}u^F*@l;TrN8k;%3|>r$@Vdr=U)3XA$NQfdl3wBlO7+nt>YZsOf;OB#U2LS zX<9$WT-($&X63BNWu6>pW0ngSsSO}{rBnKGsCRzIQG!)Lj)*Tkk#MgOImtX(r z^{cz)=57aUuZSmchA@hBKVor4ve&jSIellC?JTUKpa|~YK=HuI2`YYX*w^F72ZOYM z?Sp{eKor|Cr;IE{AL#$(W2_i4S-4Y4fGpTBD}Zf!_#0n0pFIqQi)9E=?NZ~ieGqh= z=@H9E$?&@xGaS=ynbyw{+HSv(N{sGKmqSwx)L-j;F+#CJsOZCRZt0T5kz>2s^JM#M zir=BG1)$C-!x!fh9OhAseu5t-T)KI;^UU+nsok_Cn%^#DkPTtdyvI?npO`K4!M!8f zAytjsAPpYN!TxQ3Z&ebM@g1&)(=&FzO)OToSDPr}?fQJjIe+X}H^^rVnYEMlmieT; z^NQJLZRp1R?pb8*1<_->gBpo~|7_rG!lWbK*+8HSrjQd^u_C`33{3nObQTVij1fS-aN8U}X2^3(3ErJB(LTDHu+xdD{x*xL&2*yWLGf1X9L&-` zdI#!=w7(~?3lJA3{)G!~@T0-!yJXA4N0QxdV(!DTHMEkmAp;rM+PG9eaWjR8GL(4k z_y1vbeIciF&6;*(4*|W;nsQ_g0lr_Jbd>G?iCq!mKpk?(t`?W?g+60iLLs4!uda?a zqoO9GLXIy{Qc`Gw{F)GP$k_aJ$lGy^HlqVV*R;Jw)ljv7Shc9ti)r`Lk!NggQ!?*G zdbBM@f9FG~>y()Q)rwwPbi!qc6tiEjj=qPxPIe0%7-wHr{cS%^&Xgs$YBPFs0?>$S zL!%eO`)v44HB3jWqqSq$OW6V3vr~9|HfijnfRQlbTH`(@KhVdrOlqRyo#-i!J}dsM zI{9?!dj|JzpXylGI>94L_t}YxvTTZ3MJ!-(c>PrO;(_tWWtE$kmZ0!|wzbeX3A&?u z*-WdyRTs1Gq7plYMuXXaS>fEH-S@l3z86&$o7we{Q|m=Yx^392uEN6qy37X; ziIyWbl{1&MJ2H~*-1}5Sp<%6r%$QD{zFjlOB=*1{qFB!JR|x)vHaM)7e_B|4r4lTV z^Ly;;johK)54-nQe(#UZ9WR}8(EpgdS5oA;(Ucx-F>P?cy6Ja(!M*`CiDsnate+y) zxd=1wOie0Z-1%ob^qB4zv*0kNMx3TBuu)QktaXTMy#X126dIIW8%S_#!RVJ(VE-@p@&a5^D%#6P+-xg+Kls3|_S zDm$3YWu>hSg3#_ku@jR7AuDqq;^oJFPu5mkmN5z+$^P$hTE1u(&icn!=Rj@F$c!)3 z@&y1K?!=OGNyrClT9v=8V>t-p&xOI|bvD zN*Y@C-7rMR!Rx3*=n_WsdMMpSe9-}=>()dla~)$wc+p`%WAx}yM>dLz;G+%1G#K74 z1qV*~kS}b+KRVQ!5GIXDTHq?XfM)_Nu=ZWLRS2tLf?}` z4ftE!V>r=AViB{(l;LwuZR-V$+-{0nxND~;IpVtQPLYA|Cx=ftbz~tDXZV5<3oYf# zAJJ?Ks}kqY489WjrQbH~$3xaP;T9 zZ>Er~KT<22(=iF#}eMnApjTW-CMo&un(WZ z)Gs;T;7dm%c13Zo1(#CN^d3=P|m#-$TE@DE?rc?x=5wlr0VnsXT0($o7rhWJbzbBZN z1I#GL z|K$BS6m$HofSASSV3uQT*5K1|c%gAzFERUlc;5}D{eE3HeY?yuBt`5S>Fu3c|f4z1j8wzbVUK&I6ONLG=4fzkT zFd<_w{*P{32f>lNHO`GaHZ(t2?V80J#9473A@sOUm}S8-#==5~aqv*mls&V;9ZwHf zgOHdr92>Z;_Vf$<-2u%FZV&R+0NxGec{uxSjay+Gc#TiP|Ec=C+0{XFF5gkALVG;3 z7%*pfL3iukt3qlEV118uEhcgt4zh?R{xdf+S*wM_V!Yd);<}Clcmbx@V=bkf+l+Yd z0E9?6b7F|c`l2mN`)b*@7XFiMO9!Qgb|an9%_I2Ta{3_qC(ks*ZQ$OL`k?xU!#u(} zZE(*2RaN=umm4I`l3!1_rNdeJj;fjYkHW=ed6=qMe2!K-A-!#jgl3xeJaYhXDAH;d zGMA|d9-v^E+>^@%#oUvT$?KaPln10LkhdQj037G>%&Pa0_K@4L#`l7^U!3iiQM;C! zwdZUv+7GWMh#bDoNRMszF!#sHgGJ_PTnCbO8oll z;ua7)jv^pI;u2Ufj%jr8&Eyjxyf)+0jyT-jo`D z(1RDHj#XhxhBm@L!J}5M!yxah*J1K)sEy02lqhru46?9VbJ@YR9`zR%pt zU2i0Q*)400+yX565*q|+Zjdi7VeSFW-N9kuiZQ>}2K(N;SNfne&&Xet5s-rtNw(zJ z+Uk(WDafcMPFLX?#$_a;xDR;LpCmds_f;pL=CVAUaBI{v?6^waT~mpE(ulD%&8GMN zxlAQ$;htgnXbbY5G5O|N60IZC@tFt-cgOhX19(jU!OmDyM1sQ9-7#sUccMqz$$!(v zLtYw}GMsMxiw9~>m_>j)xCi5mObCm$161|aAV}d%cOIR!oAHdH1+hJNZUe&ucQuIl zjK?Nf<>nJHKC19cd94SX!HD3c<$dLZKSV$_?4TXc8n}g9vwZ&n%HkfunATpgKKK;b zIOwo>!iMXI;y(PR$CHhc;I+#_jr$Ta&t)^FN--d?b8f6)eVBr;a1;Z8;6`s z=FS|xGxg=eYfQdxS6ae9xp}u3Rdso zc(eRF>`Z{R*(BmMUi#X$IW7GJ2LN)Z9L_0vWcwEMeKW~G1)`UxI8=6DAElKs z-<{^N;*Et5-&Qv<<>;+LUpS{o*7-&>*1uxm(TfG*{BOuQk0e#@1fd$V%!i{IJkDEW z)3earyA&wJy}Vu~e*16Fl6*_(QIA!5y)h%wvKUTsP!b>epI|V3 zRuD$W-BPk4g~4j=q0$W^`B$v(h0?FPEB_fDp}~5V?@V~#iYoOCNAiUt&tY$%#)nCJ zk6U0Z;^iy675JVfhU#wk;aRw+J^c0t`-NhYmFk)5KX9)iDH^pe^Y)3pfKuwRFv1US zB95vrN~z6x!e{PXMb+vM884d8i1S6-7Dd3_r=`nVk72#k-mGekQ}^-|l{txT|JGe~ zpCNB|2zcPl!aEm&z!Sa8`zCfS?7Y9zNcBfzSazie|IKdMH!*NwXZ@WOy7vJs#Wy>rZ~N@hs!0LIVZ_bGud)qzsb2^s z@txammR{q&ub6O;`PVH{=UJvZrD>6XuH5<&ZD~n!6QZ|wV8hNQ>193;sfFVf(^$%R zS)zr0bdn?$`N-!l9~L{$+hI?7^K1EBQs|!~59nk?Rqi7vm6H4lE^&);|9@DU3{-=i znL;gtwfB;|kAu`f&BU;49B?jF+A<%qH~rHO%pT3dKKlV5xzV71&RDSife4215~u&W za1z~8!)jWS0IiU4=qH0~G(d+U4=7EKCB({0@NuIpv0_U9ULr!py^EVGnoG~%u zMwafmojv9f8Bv&aSmLG*q-4oU4 zrl`*<^t~9iJ&xYjJdXB0&%TE1$G^$}?EI(c>hIA9#nptm5YYNrynvgm=U&fequBU-N{& zizDqLXXkN#7bDzf0FGB7V*C^OxMc~Nq`T|c5c|6Lh_L25uN>gz14uV$n}}(%RT>KTa-&IV7V~A9jFVXhtDQk>RajedZq|T zm3wg*(p;$j4WC;|ALMlj7|O%4u_0Ds*xu*>6X{Rv)Ol&uE&*U;Rtki3`Un|VA=Gsh zm^e5OypBQ`3WPKIfPc{{!HHuy|7Q@tXP}le4=IVpPJUa!A+9DJF@&u0Uz+E90sXK- znCp%(aqu2w9a}IINN0Qz{bE9xn~vCV!5(BiTkj~4&i{KW?`*?}2&tRT1F_wGYtt%= zu@`LbP=UB-{Ws3mVqTgZlzN3{?(ybwIu9`Z#PMl`2CM%AF~P3egKLh}=!C-#D!o$p zgz9=~j(>~pCZfJxHkL3)_Gpl?9{QFE5#j&TQVW*jZu%eK`({Fv90SYGrhgY|VRGh8 z{{m>kHWOmye)E%L>RWb%3h0$|!;&LK-~14mE|*yOcj%M5x=zoiXv+MbibLgMOxJ&c zBDxWPZ+OHZWumeshfXJ#DylfL>sWY=w-Ye?kgDC-TvK|4nA&ANPVNFJkcf4x}IGJ=Do;J=lk#$1w)^idKjWKo;Sc;N+n zc)j`buZsr$JBxenR_8)Aw1uQnt>tUFtr{ScZL!qS-mr1bwx*z}a(6v{?3 zu>bo15G>S$DV0Jyp4U_jCB0CUp{`H*OhwOc`bFAXYXw8guJq|Se|-CZ2!2&#DN5|amfqffn0A~uKo zd$$lM@-HJ%b!JcTARj@uFOHF3tW(US%N{YcgjeoHH6Jd}~z ztZB!PaSYEkITy|SaScxcEb#|B*0yLRyDIbT8JMZ=^!-$O0P7t@DE7g8z$=1xMcj{h zpc?s?WY85JwYq6sX)UgG2(5N8vZtP70Pdv610@w>GUE=h`Rn9F>Gz806nwi%wUwKJ z;8Uak{;ns|STys2R^&9?uiiYsxD`)=t_!U8a<@v{BZ;57%*Gx%qeomOv4E>M%v@jDASu6UYd^K*_nL;(; z{{oJBKffmZlKzNM#FaFu{LA37?(|z}Ipq+RGQ%fKzi{y-HZixc zI-aVjXN_2zv1^8?<-+-$+9+L?cT2&tzb@%ldRt{F!AT>~pXe!bg^NpOFACesr9)a^ zX|Uqz+m|_Q^P#bw%poRzrSrjd(igwT5)os?`)Kt|=i9H(AVZ-@%KqD4wswao4WLzZ z5P=eBiZo|R-HJqPDIpmgaBQ1jHJy{(`VCXFGZ!>`831Tay>3diNBW%@Wt{Qg9rh4N#k2t3F_B zs}Hbn3{-#4c_*m&jht>E8rMvkKV3ypBPkKzVjzmste2RBN?N*SAcBZkMUl2=AcQF0 z0d7xmeVJH~6Y$IsFYkYR>BHFG7`*nxSnY@IS%abXb;LMB-qaJI(~)V9erx6A7Noz6Pq(c;mcRUoCX$iBTLU z_8O#-wcn?1SGnJC_HTl_8P_N7e>xiRZ}y>S1t(N%M*hYqS?ZWCmE1tYOQB~X_D(MO z7CMPT!;{y8m^9yUTPk@%J8dWaij?Sf**-&>U%dHVxYp+Rk1sgx&@s?Mi3i@$7J4aMSrB~w|0)vQ}# zR?BrrKM%lke;6MSe(xjk4!dHZeJ=XoZsB=U+ah~dr(JaQNN{awb!_!vVeG;a(D{8T zT47+6Aad78tcmvF_m-hDs8=fzP6K?S+3#LoO{=Gh8!9@Z7Q)Z{@jH9R-8*!`eA;lq zu57zBf3HVpnoT$cfZm&$LLC;r^J=_ZlSfP=4Qka{1(T?a{0A_?PJ54W>I3nGD~Tk-g)b zh>UR;qsMV$DN<}St{-JosppG`KQ<+5E-rODW6el|bz=FVSt(C?V=kS+Y6@RBCuKif zmlCdp0A`=IvB_p)ti_h<#@FV}<(^{SXZfbZ(ObY+ds?<_xL#@#p8%I5aabtL<`J}} zTU_6buL9NkB%#%9V8v~~zWgaZIdETW}5Hho$4()Al&)*m$O+@q>uv#R+c>F@`quC zk>~f1To35a``|r&-F0xN2x}LpqW$zyVQy{mG*{mn$=|V@0Hjh}?!_b(yr=2G6PJ97 z|IX{;bkOaDe__TrKifN&Nnqkscz z1q*n=elq6ptUJ=PwUJ>NK<`*jfBx_l;8&kCwuX(uvv}@4zmU4PFg9QBe6rZMvrO)G zEa!Ht(_FJ^_gJgnG{9n0btGbMp%0*g)SKGXnyyxv@+{KaEYM)Mb%I)68e3i%TVBjp z4Igt+EzWLfCfXx3m8!PgIc6vSfNQ2XO}d;bgyS@Kz;nyq!c2t1sl$4#AZ=Z<3XAOy z<}%y()|}UP+YYFD#Blr-x&!JhnA6TCw4aUO1!}daw2W4_=#Pv>F7TgkyUvagpaDP# zwc6m+WJ5-4iUpw6bu-n;O*bdU{A+wAJ|^~d2DO5v5OuBnMU4IJszr0F{*G^*DFFY| zR#HbaJB(qetDS;-r`Mb|4Qf2P3|*{*8>vf~N&|qg`AnsGx!SuY8$XdurN#j|{<{zT z_PX0iWQMjI#g!Ms#E(vh?OC0Ky0?oYZ4F_ScXh z?0KYx)aeZ1nmPXW;7FS}U~Q8$^R5qZqDhR)4m*bQb^z(_b1J*&YDLy!g`3S>a4j%sEzxA1 zoB>&Ss+7Hp!k4UWq1RxHnu#*>4 zQBaB6exz)Dfr=Q{5J(zBV~;t$=!={m8=2oLd!sF|p z6$9X3DQ&5iMJn&Yj)I$KqW#GI;<}`*Is98^*49FwxwN6yQV^u0HQiM}Fl%E0aht8H`Vq=qUq(M$ z!#ttlwU}R=?4?s#eC4%hh6&=f&R!L`(kN~eXgwL%&0amcY>=>b-8IPs&;OVse@%1T z_dQ#4=8imDU!5CrueJP}D=)*!8-Z5BqwXu~keSV$>#ClT)P1mOoPx>11=T6)+eR%) zA>F8^k4moB)5_(-FX0E&y@ugT5WQMKg;TE7(Wv^B)kz_Z%a(eGcII^|usxV$bgIr4 z;1TBt7?BJ?&EN{2@tMWcc)tA|PV+Tp|3 zw#c4TE{1p%R-zdM=?meDCWuf4Ph2U)w7Si}_PL>Y1A(WdGmLlsEDZek@cY4m?7Z#X zJ75oK5fn^T?EP#!7sc(K&fc#gdhJ^EGgu*Wp$@!9n&mdzSXG*>e{yVTAtOk-c(sxb z#q@RGcdzy1J#w#o<~g#jZCkvW%8!Fgd@5&UyB8(C(}jX+_%DQXl?3HfxK-~{sd%r; zc4P}FH696t{Xrtqk0}O(`>ufogpbYf#Y9$!9u-99i2MZ9eJ*3qradJL<`X9_9d`Au zL%$7(Dh}`F$mK2{%O~53gkx4ph40GLOVtUPEMDXQR;LeCpV>LLA=55E{gGzUky)2o z?iCM%$wOwHOjCTIRpSo8;Wu%X9Ssn&=^{vFFSA{4S$^JXrnw#CSkGR;)AzcSDFsni zF_^iyG37;Kdq8(br&RC3KHfBd2QloR?>WJ-vSFycXy36(+n(zvrpTV!ErP1K8(6k# zvP-Jn6587fb!bRCk*-}C7-D8xHc26cI2CH!aSg`+z!OZo85`2Vw(Q+8fX0bqo{Sag z+9gZP6KvO;0l${;@DpTKshyg23Rx@nq&(?Wm)Q*))BlIIw*ZRk>E48skYEWA+&#Fv zLvWYDo!}PSJ-E9&48h$Uf(LhZw}HV1mv7$RyYKFQt9G~c`>MXGr_X)*^u1j*(=|P( zPv1U={f|~f$g+5D|BW=gitBKa9;>Owq+3uW`=~mvZ)(&c?QG+SvmUD+c4wDtlXc;= z+cYMNe3z{2X~KG&Ni$=c7xsFmtl4S8a@$dirkQo2fKhspY|(LoUK^0M)tgI}D52e$ zr@iEq^N6DtQHqfj z4ODQx#LN4!>p-(tU`3SPpRHhBH>9&hRQ?g9yGX)xmmyr%A=G+aj2EAu6@fI=oW{<{ ze|DJ_S#MC{VwjWr%rV=WBc#mApei?3B&3YNfFb@_d|E`lLCkXDS$}dB(jptX3Te`@ z10S7bA8ER6a@gT7w72c1m_RUYMv{N4->g= zy5B83kMCdAbhi0pyDK+nC)vGxKA?%WsIw`wZE-gXRFrZT5^() zn-whoWY3H?tDpYKnK3R=pKig4K5mx3OwXPfY*s%-0O6WY8*CZD(ZDrsXE}(f?ZLs1 zs`Xc9@YD;uWLHYAR5dNHtpL(T5-t6pM;e62g>1r;40K?}8KO1TH2s1!IQ8QTQsJAp z$Il%;Xau9Vqlk;|H$Knr7K0>#4%<~0{8d9A*M2n`S~Vb_){e8a_hnBLfd&LYC~hg) zUr$C9`lY#XiTgt@481=VZ>eU5#O^qIe=*|O#e1}_sB3${t^h+ocU@|qtZ8+S`KbPYwL2lycCRS`F?2)=?Pk|dKiId> zJ-`!*S6&ZjelV7IB@g1GL;ixIdV{P&R{}z$Z4Vf!Itmqaz{%*-!?ej+4yfF&nhWQK zA@7ALjlW0rjbho3pKD|Wm-30|l`+!Gl)BFZ_5yD%xk>pm1yPH)3nqlZBm3rVC|c;( z(sKfEEnHt27ye`v>hzKyt2eYS9($X&)YtLPsZqv>eNxWDpraWWp*2y8rnj?rxoRL4Iemd=*bSdxWoJWakrO#gFljM za%a5W{kmeWx_4)fp#`&f+jY&K&jI^(TlR_QF^q&@%W<>wZR)NQ^N0`gu_ z{zKB7>#vg@VTWsfoNT3V?MB=^rYc5=u@5QR=;p-Tc8S&^pX`Oqb{xif(cRJf2Knwk zTh-#oDuqIAdl*N}5dMXb;(?%lqq*Shs2>?5hV2^Ky3?=gU{uA;qLG!BxrT9)z+f?8 z)*$SX5H%fBdGv>~L^C0qx@$4|>%oehV(~ygLuYQ&;_R*GilAaH@rHt5-=&ByC|%ZG zD=qUi|9ToH@bm&*H#XCr4bP1FG2ofY5T|(!$xq(%lOMfDl@bJD&V}%EdL8^ zyw1*U%o_67+q0`OQJ!pVmqQCooRw7lF=k4{FeAD*^rC-WQc*g*gO&6tsJ9o#nH(Cr zzP$AI{z6PVF%)`z2^}N3A)!M;_aL`4-&nKTMZ& zYXLf!-p(dB9~MF!)Sa_13C+d9jllYfBYHaC(TIsUU_Ee$NeYaNUUBlVoVTY;p{5Ld zgy_rYNYOUwGakw=Du2Z07R%TlI~Md^_ctgWgXQp~1uZeSKk9#71H`!u38h4$?UC%|0}jghSKYli@7+ zf&gr_ZzlzU;jm?H>1Ey?NzxTa^=PLS@sMeRaHJUg$Zn*)7M_!A0z$$hfS;*-)C2=oJJMLNay>Yc_xp=9Q-)+i3279=%s6ygP6A2UtBn!HXM*hwX`4FKF zMiTE1#9r6v-UGe~)T7t;^m#w*@=W*$|* zH!qH^pQZdQDc(7wVT?w(%P8mYVmKsOKz>#PjkD!#d;8q32_tBJxMuw?jMX`r6*h~h z9pjwkfSq&SmW9!0^Z?Z(f`(fA|NKTVLi2@?hfsf5Q|QnwYY#7syyu1;G9roTyK8Xy z)D?>`VfUxMrlO3VepDBuYFIZ4!BEVM43rt=lUQrVdMiKJHN3=?zG}~R{wJGxV{E+z z?rukLEtV!N0`7tYI=XU0)rP*Tv0H#=*jPh}xpL2cPqE?5&GQFMkHt0JBqzVcwWYFry=KBf142)4YKhXRJgzp&8jpgAj&oC{Si`UbCQp$UWi1FS31GUn- zPl$Qn-(yh!`taYB!h3w0dwgkV7KIn}d$^j}XKl7S7c?C9SH|4%|Y7Ohe;e4zjsZ3T5A2-9&E zAnAN9Ak>-mw=sZ-)Dvxk;<_I5^T0{RvD931uei9_%wL8RJnsASgS}sQw2`k!B{-QS=$mG^ceI z5?JGZfw)@i}RE>YAnuu_+k`hHj85$z%{ZxbtsX7gYD&nW~XPNZp5kyY48fgh)+5&Sm zq~HkKL(=|IcvEUgvXPM+ElhD?aexv4Llxswx)9y9xf<4|WN}iLAakK##(I1c4)blK(qs9M~yhiu$ML zIB=p_3~@MEqB2?{poqXJ%NbWeNVMxa8`~?v3M35I_1(w%VIH@c7(q~`G35^;><+e?z zv!d|G)J6M`4Ln{`W~vbfRTU)!P|K-|AYv6cVWoMss!AbN@>a zk(xHBD!t?TYMhYmdk2fcDMt+L7?Dvmg{uj|DxvdbEknb7bU~qTLQ(@v zaUYr%-Q-#|LV^PgLNrrW0~Bkv%|BcY0Pfs6KA~%yTtBoGR$~?-KNZhJpDt7`Nv#Mb z*-KNJF8YDg!uvW5gOr_7W$*v5$~R(6gIh4hCh7FqcA{yj_+hdhkxwV6eOhtkmEzHR z`3|UF*3222Jq?&XTdx*Z3@)5LH7s2an!mQLF}HXzsm!f_D5fHP=G$L@cml>tM;N~Z zLL8g)2fty3dwdm>+$Rs1tWC6X@jf9 zlfwrLC4e#Vv=99=7oB3F?t<~x3s+OrbX7o=Ttq*k)m;7uhE}KA;$nACZzD^$=3-*V z4fg)Dd51$b7ZLqS)2^f@pD^d!FVM@t)wRi$p`qqOEKuwr(fP`H+hAn#i^`~mBr)A4 zDfwNvCxsxIZ>A=Wsp)YnP7fGzQ{>4WuUWRBi}gw(t6|Z(8s^9fxzCZyJ}Q+)muO;{ zhVDXE*&*wUyzKp2Owp1VJ8dj6Y@vMogrT)^^f zXiM`;zXMLt?&W+<8R&yIlEDxc^LwrzWR!-iz7e_G|LNZ?B-zw$+jcF`%YpcOD5<9I zIf=RY+4)P)r|s4&gAkF2Y7zfb0}Hj4`(;5v&Pkbu%i8LTTA%Rj^-MH9*Z!(F1x(mq zhK2{Vb#@oz`S*Ipm<4&)L4a}#R<7Sp#Q5s}WZ}BQP6n$DA6|aI`az1dE#487dWrbY z3Q@MN!{lFUjeSjjes$n433fxZG>uv={#=<~Z$-4d0jhRGfe!Qvy`}dS7IHpomkTwt zE<#1TToZG4KAbs8m%pQ^O!-S&tH%3g(_+mpJ5HH?yvGVSqiHIB1zq#qM^66hUs5v$ z)6leRYeV9v1YDCLA8##;o}t>~yPIBrZuroU+w-adEs zx#C<$5aKm$EJ``8B64&xu`B-obOAANXcwHEyy^6Y=uO=1>{E7%vL!6nr?P~vt}bq< zHZL4=tC8%ZHcu=WG&puALdr%!enGAqJYBQNcI!3hJGlhLeG)M4Hn;6NYk_eK=uB^S zKsg`qX(3i&#{8!z(X<$YJ{-3H*p+D-FN*m}FaKqoi9?)I-t~_OZv?fGi|=uLWAGi& zZ3meyWS%=~2SBagb!(8;0Z3qg6V@&6CX-JNRt&%Qs`SFz^GaHpq1vMz#I7|5O=dzLZ*?Nm+x?{b;285kD8<-o(<5zV{4gCp6 z)DLx9uTCm6zb#MlEKiaw ztr9G)!l2NMo+{!Dn}2U}@~i1aIzLXZ^~Nj9roj&|ihTt7V5658{F&X}|26t}GwuIY z=-U)%tRBs$N!XMV6r4#53h6)3H+-GVWa(U1pC9sVqn0aVDV|9}VmB3a69i0qpB)e0f;?Oj15b{DSl{iH=hHpQ(Ty( z+oqY^R5@|V@#-s$_%!{#s`Kop^raik+vesB13nhg!=0aEszC7yVeZ^%>V6+n-F7Ek z@kokZm9Kh}E{RT4if@6t(`7ZF%`>Q8F}X_xbhx~`r1Y%w5g&-+vC}t^A|@JD6YC|3 zXML%$$%xn(K0W>8wmXAAQ=iUlpTQjLu5AlMSk10<JXhbl$>nZmKDGdh+Fp2`G z{|5yq04Nes0DdR{FBE_s3eC$)B;HArieh<`k?0Nuoz}B8Wp$8{a&u<1PXmvKzg{H2 zX~UpCI)t%2GKQf%R)K{rH9d5ag7J2aVwxg+RHmE7P1;Dzy%4(7A8y^3(f=}y8%{Gl z1VPt1-lb0G8D=Y(O$aPd8C#&3j^E%`7An>mpPrufTu}yf&#A~yZgP0AUE0_goIH#Y zcAs)*gw6*ivpeGZbhPgYjTXq*Q2qZi5sa6WQrnLb{ArT9+@*1b5 zEk%nVux;(*Wp`)}r?O}J6s4&&TS&W7FrcgZU@zYb+H*j!E%v z*-D1b*?{iu)9Y2Eg?${$p9M6R6#0QJXM?EMEuuG_eL8kW&D!1Vud}}8koKbcX03(= zoo-C+wfq5223M$rr32jjF@#T~7)nNJ;BeJSTV z6&_C2dbOO7BLDI&W}1V0^g(^T)7v7+qvG31{mtT$vIXF8jBd|WyHbsl^PpBv{*;y+ zgEeBG03q+0sKsLkdrO;?kmJG)N5fWuMaks);vq=|Su4Kf=&ytZ(|nI2k4Cxyqrlx+ z6=s<6iOm7L8n*Rw?c!a9CQQG#+H6zkb`sa90_*uYJ>PK46TTaZkt&|upe7fkx)@wa zhiyKWK4g&B?&j{_f{NdVB$F$N-_CMr^jvR4SHqJ|9R3u(WyMTe~tm{1Ja2|{^Nz!eED2?H~?z#&#)OMkKo?gf%Z8l` zN~bxrSLL#Sr&>Fvr`tL^yUC--O`7V35v$51>-}$>L?y|LmCn|M_p;Z?+V0KwcVSD- zsXkuI|3z>;Dmjba>>oYdzaJDAE%?VXB+9ND+j(;@%u?R_#el?2Ep7jEf5p)F&8(Rx zs*q1&u5azV#wxmENPE;VA+FJs*TP>NacfQhy17K)!_n5>GHI?iH(rMK$5;tbI^?J> z-D%L$LCYtdg8Wi+2UrO)1BK}R*b8HfvvQO938HQq@MY%Jj5elu4aHA-AAFY3bvCb@ zlhtcg1J|J({>mF9FTE+@oRlMFgpHi=)iEqR3YP9as_gBjxK1}Ne0}tW7|mwsWOoP4~7dou3D?#hMHQ9 zotvm7UD-Alr<78(3-E~P;!Sr7Gp(1+DWo(~xbmIPp9MM;imC1R*@`YV0fb{0o&h@jiEof3N&MeKW;&Z;`n!(i} z&-Uq6K6Ee85)krqf9XrKC{GnslgnV;;99YO*Vx3Sh3QxbP}4d5>6|Cisy6zx%-)_R zF4~IaR%@&VX(Id{X>5XXcQCxUyvB`exW!;XBFe z@g$^`J5yiiatZRQBO1IH(uKRc>E?a|j=f!V;P3h|Zx-^so%2h=eR~p98x~!1vq+M@ zU0m7T;0Z9h|1~Mu=9c6&)WS9O;Bb!Q2zGxUNe7jO_N@!7Tyk3{$lp2?g-G4b`uPbE zR23WPNVfSVoxJrSIzE?_FOGbjwsFtNmn%sp0p)(Rq@@6sW}5)E{`=fgepA zYU7&fyxU;p+7RRp0z*u%^Htw7NXQ9wT^Bi;D7>c?$r~$<+K`&kh4+5u=^{Ld+Pn}#VUKNb7 zo-b}by;afUn?m=&>#y-82i+(58@v=UZ<4Ru=MK|7Z#sg&Mie}V->hPXkBIZs+nh#& zqnU%)8{exD#jCFN&|Au6lB4Lj-@Kg+;3cSk;v6gf#u4=p9&pytpL6aCIJ*w_S+4|6 zVggsDfh$`k;%<>)o~;(nK_#yGb!F{(s!z{v`R9CF<P-nWl2pS1OXW*}y zkA>7rm_A4Kf$-`-OHfczX+F@3Cl&n)`1OHys}C6w5lgA|T?9sajPu9ecMpE%=kjuL zBn`#gZ|CMz_4Vc>>jKx=;PhpIOSG7uA6VBBROygZ%fW?&%Yl5#gl@kP&!sS#2oG_K z@Xn>kwAIkv3dzo8K2?94krl3DHyPQYj=Xk^qeE#$j4Ow4m6^(br{_Y-JoPqwtDa0v zLTt)}Ez%*X*deeF*81TkeeU;J-n3a6W+8*ouz9*32`JL#ho2+a6VEi8Ym zT_(*n6)n|?t6N37F8XqW=$S(~CCZ*$v8qdv3L(9{3v}9Q$`yaLdUZgy27~<9t{8 zAc>7op`n$FS8sT)UnsjwwYT2%eyJ{7;A<@q%`1n&-;k>TZzQikyS>ciCvW`C3Ce3i zZ>Fa(@FCo?v+c*)$xqk;J~T=2%k=Tzl$Y+v2;__A`ySqmV7I# zp#Wx-Or(U@_iOzOE}^liO$Nr4jH*XI0^jS<;e}r>c}{Dxo8b?9+WF8Vt^1A9D04s! zh`UNwh0axL18i*xJVQeXYXXH?P!a8Z_BX&8m!jKHu+%k2Oz{qKKKh0z!x zF76m#QlJbF)P@yD&Kt2Y(cQxLm3wrh{yp`y)HmH&vfks^S@b&V)PIJpuD&Dfo_zY7 zIT7kE&?Q1aPL^Tl;P(v zx%lAL_~W|YU+bbO7=TwlJ({RVPlsj2rI+ROnI;k#Oi=(Df)u%^&3^^2w5DZlQ(p$o z9Pc^;9|~)7%p#y7NUw zjU}-Ev-LYa1NQKMQJgMWY8dvOW2;C9_2Q_!QOUC?5n3N64daHAOfnX_s<@iunCfAf zgi)7O1zzO9iHJ+-y|`ZfD@97V^&E#$ben=6m9Gj{34Xu!ylx}f=^WvSLaq3E`8lS} z{7YHEQW0-y)lQA4vddkIrv&7Re_li2RC?Y3>G}ht&U0B7Kt2c0q!z7O(81239u0{o z3Af77Q1vM_^GcqNwaRx(c~m>Qm{4z@dk>~{k-`PHPL8)rI@=;@xznxGg~IsJd9X+v~WxxVp!U2(Osz*XIaTNL6>|pKXzCZ&zU5 zKH7A^1%?K^xyOFY4p7h!&6AxP@S=BTJ=%8p;`zy^gDSv0&{uyk&u?neixmgs%T*hk zXu!69>{j%ae6<@hOWF|xiSkoohj}1jk3zLU4d2q405RzEt;Y-bJ3+he{gLh)d0`P^ zojuTqhbKtUCSt4|Eb&J12^&jN$5NKy@uSA+gN=KOQwwYG`cd{YU*{e0P7Dm$h}|IW z+F;(4^cF$5P_gj&FXcP)x7sO+p7oEkE@7*^;WQ@F?xn zpCEm#z}4ehR%y2>Leq%z-+aTpZS}s|Sks-5>$(P_Jh;Cyo^igy>Ie+Lz8(Y5i)y1)))$8<9@Ura9Rg z#AWU3nbrMu&*BX#z9X2&I8a4w(6{zr{=GWMqhRIRFM-TSlR?9VsLM=pD6{)p%xv_G z2Jo^W`}xE${~Le`X0U|Z8cau>-H)-ovN`#G4~AhA7KtD7>Hx0{P@T>TnG zMl;%=y(^ECXb3BBj`VWIk4!aCpI=4?B zY(MoVP{=sf9`4fU0B%vV+R|0%c4*o!M%}hH-mF{$z*MBA$T=deXJ++YBANBSulF{M zIDxS?<88aHW^*rk87f72u0#7Nd%RDIRrPi;)n9&cWP9t*j*;rKzOqx5xpx-E2=9syUxBdC5UtiRs4l-X8AcPvMl zIpszp2bMjM55iFX{7n=~Rk7};8kk+!I)8D$0dSQ27Ed#g`h7f_WsKS5d=a?jL}1%5 zd3Y-e7F<%n|1E^w{Tls%clWk>uciMi7)QQ=-O6@ETPJt)?7mWbV4QTZS+MY?^Li|K z(N8a!VLjG8mR+Q!>#3UaEbz-{cg$~`|Jo_WM1i4{3L*;fII-(a&u`9aO|(E<+GfvC zXk4oh(R)n5QWkg&UQkxip2S)2*REf(Im8aU64Rm({z3vHE!w$l9`EUBfR zUvaLeX*|{xUvlQtbkTGQ;rJ}JRgWe7RcyJ^9~o`gMmV1&c^wx6IiikJ*i0#F9XsiZ zOnsAZYu*PhZf+*-T!9beXN;lb#UR~9>6{V;1)H1v*meOZI{7GqyEF+`6| zk8bSoB9k1JFgq2{nPudI1f`1=(H?IQJlBh-%1UO-s2i*}XSxe>Y5cK%98T2*|CsNd zQm!dCZNT&SiR4`MrLtIPYS--tlPsSlQ*wdN(&(%&uN>wPJbPW->|Znm^59viGj?TB za^gIb4J^;nZ2h9|OsN3Wt}Lcv)vkbQAkdq`K>pYp>87z|cF{<|U^cr8%k?qi7@E-# z-qp4k;5}*ZwP1Q#m+vt0nsbd+1V%hJ- zsi@Z}Ue@7WryY=Qok$z%G8auA?IpjPS64-)H}t_@ldq6PpXj*Hn06bwgJxgR6rN}Q<^Y1ByLUK}m<=lRBbWzWa-w=24_tv=SoPr3L9jcJb>Oh1$edg<1 zRtzALBkwrgwZfM9$Kh6lkeHU>MWlRD>5B_^l?JQ|0Vbq4&{`!*0aC;TgLzrCR`lPf z%EF~QWaULRn&($rP{1W9_U3}B#0A+Z^Qvo!mR5M$kiv}M1>Zumf-z!Db`=JtDd|Qj z24TzYGE7zNN>yunMPC(srA3Lx@R71{tIy|qU@N+0jnz5MxfZ>%@0o6;dU0!&uDd5h zjc~_a^ZE@Yxht_(C?zn|4|%*{2`HtaNoC08eI+kpya62&xKD3tFu5|C?85N>YmmaS z9|zaCO=Y$WU|i7`eXUOu!AqOLHB7bOl4<%Y^5Jh?oO3TQXaIxqIiV&nfng-BhFTQ& zdpbu_ncr+TAVa@=QMqLC*hN*Wdhyi3C2-^Wv1h@C)BuF?g>Od(qW;%zc9o=F&n|RK zp%eX5&y&maM8FfpqOWm4DANhhFYMZ$faz6DM&<@ znc%)4=JyG_UrM>{88B%q4N*rLjwHl?*`~us1`m*`u+ocL8XniMkI*nwUc;69z=}ZfMjuxyJPSU=F|8GWW=ql4 z_Bi?pWh8zjxREtbr*A2-?kKTN8yewl_BJb#h6d6g!>K$N`lclie4zZS=$`Ze^!aOS z1T`kwxVRH7qjn3|GW~6`{gQ^v8m+CkC*7TE=0Fb`GMsGq>HwiCJwDuG;=2#$z;{b- zVL)UEE8z)dZGF>GuDmMx&Bo`sPu~azKbOt&+|a5BY!ezcI$(5AN@bAjvvw+B{sBmG&hLee0G&HX!aFutnO zDmF>d-+9JRH;+gomfVhN9^pz$Y7yxYXAq(!fZF`8`_Pe(fn~WTp}Lc$hw(-LCi{}& z-4ZS-B$2j(u0MtbMWO=RN|P$p?;v6X5Q*~Xuq;b~=Z8;{NloEgMzN#26!e#0hQ- z`9Pyl#+#%+vg~n+VX&CdSQ;W+qXZS=kI<*7zPg6H<_B4D{ZJ8U@M_>w&WRC}M-5fs zH&p7C?I+y%eZ1+WmBk3bMAnC~d z+rYLI-q&xR93n|d4X10UP3T>J2UGN-Niks##jsNM7)eI-#h8Q=1{1jce#fUToL

  1. YNJcs zLHg52yA|Ma<*-(DQKsI?!Lu3mSW$4aGmz_p;~t^>kk8xIZ1>S?jy_p|mbv*ntcWL&x0v&4x_t*hg=-*3E3y9}(uS zGiRsg{c={dnCt07`<-kB|4t-V+t+SRWn{r)c6Sdwd9PPMP6GB7yaS8&sTV;kq4oqd zPI?FSjIG9%vMgfbc+WanQ8DQ9-+~*wq zD#UcJ%KBC6`yj8O^fv*v^$v6cVkx$QG3V5_!I*O%NpRv0N~C`@9ig8lxFuYajgK-t z`JRu3v2nh#*(cH%>lV^#UPYK-s|T!+w?x1@r$X2ZwC5Yhc~k; zj&dFFIvJOEa7m8%m_=DyKQ3wc&NA{fzMm1Sdtn5ZkuP&Bc39_Uj+x&x$SN2pj?cjH z#k}vSbKm|MQ9XI^6ULs$%cj4o7DMR@rMNtrs(qU=_#FJbeIx78%8QLH^(P3-8f9x; z5t1e5^SNSyuWSE2G1|~u2e;cAe!SBx#%se%dXFt6Se0BcU1u7_H@2D)fkbklY<6R5 zUWIt`RX22^Q$HP=zWmN{_ttKy`CvPTj^J*rxVeBU*9;H%fHT+F~)Bfamz0^j9tLBa5aPIJKzM!q;g znU<7sK0+1|(Yx;)KMa_Cps3Tl;LHQNIb?-Z=29HcTw7n~r=v2ljpq!^I^_qlP;F?Z zqIAwZC-|h8wpY~E(zmk?_7eifn;ucUB)@I=xpIryT2{H5v;D0)5Qy4k>4!}-#5pC3 zOikEb$6E8ZESi;WxaFK3=rCI$yZz(|u`Y`43q54U>kN6~?~7u-`|)$#Z1LSXQ>GPV z`gCo^Zh=J6!w!>a71w7&wL#DG<>gv#F#D77&?Vb}t|{2@Mc}D2Z>=B+zqp>kV8~me z?T*N?%fZ3yoJ;++is6p7$}8~rEM0ZiM%Xt((baXg!`=wbp0J9#=6diJT1X>bBZU3Xc_K>1tW^{$>1FI=?GZhU%5L zpEROrykPjvd6zurnD@w#^DsuhrJgX$*vt3JMbIfP!bCRtom*{jM3W}LGpTPA*@oXv z<*WIllW%70>YAw_OJaC?J!28fRGUi_Y8s6h@x){LTbh$R&z1$@bz18k#!1BG&`j~% z1~=uv&lS)elEJtS#2K19%aXd!3fzlR7Pxuf@p%4dbv>I~a3R#5&(RH>Y~@irs%gZi zXGq4G9hk3nAlTQN@AeY)%AH(x>ZvYzO+4dy4B1%Na4cTRtU5rgDaf6EGFmiixzM<- zwKRMrS=gkHF3dL3GsyMyQmh%&~1%8S|coebv5+`x8+VS3?lb*FB;A9A+ce7 z>MZac>li8p9N2I*cR%b|kJOrGr6|W(!(j889$3NV#H3&-NfI3Yu~qcYe`Oaa46xFI zF?$j^rzy6BIbC*HIhPxuY1nnXx$AZi*fD89?J#$tH-8?Dsql#BvCTG|U||!&N%cAG zKYeL$PJDnRQ^b|jL*kJj;?l7*k1$HH|0zM`#lY=J|FkrIW~QW*K&4+j>W60Fkq)s1 z-Cyg}Rq(X#HlCp!&7fC9h}R>seh#7=c#u7*2kNCxG=aw1v0stB8SOcC-d12Yx}T0V z<@VxM@4D?qFKvcG$a}2O`3zk`HUK9RcdL6Jt}2}B)m^{2X>LuJ z0l@=tq@MJ?#}Y~3c)|Bwi(^!8!yRwTo4$6(F#@$t*n{TdvC+tvo67umPZCqrLSwP# zIKtvR(p-ZYiRy!o4YQ3;3LS-?o@15}b&##s8#rUrxyGapxk#R}iDu_I+yW>jpS^JE zZFZ+mStPG?)M6^BUn$OF12h~IT%Evw`{S2E?{b&k`!+1mKcI(?Vf|j_*mW91I)C=D z_#-kqGgfzK7UI$4ZE8NY-q_PRqMwrNE5cx9wvusv5OJR#DGamPa(@b)nBfF)-Zyb# zl2<3E{S;&;?w7RT<1+}dYT-DHIe4Fn!Hbnux$5!KjSm&Q+?NgQ2uR~ z$zY$l7mqLJ(7ZtJ_A`MS3h3mN&n)#}4WYklCAQn}>*7wmV#k7?)l;r_bar!!npPO5 zj@xT-Q=(RJZ{lmV;~1}rmlStSEmbn;iEpvZ-JuL-wZ37r9jn5)5??+7U{n82VD5Z$ z%+ZPQQ5JuOlCx^)O!a0WOPi_>4cCkbc!`}#&PbEea$6gM6_(IaFii)H2 z=ekV-UK|B<|w>A0A?nnWwJz5XEH9e2oZ zcVFjjFu?R`Z+T|}zJ|ZYGI91Go%?Rh)JLw%*ogul+K@B*{NZ_tBlfBGR5+Dw0&zBb zf=^HKFuSVxT46Dj!<@nLU3==fEE9LPGgFi|2eEr7p5&CI% zjG$?5eJgw5;ueP`a&_P73_nzNaDDyoa8nOako;icv83P0H)uTQK+b zGT58+3|l+M`TMs>3|LGW7ZT}+WP?FOCO+mu;YWqfVYU2Qz4y^mN@Qm5OtBMVCChL;^#s*MENE}beRx%3UHQZqe7Pp6}~YKhkG)fNiyyH`A& zcki@fZJ!;UdwNF4|SHjqRM5&nk5eNN94Qwq349{FhM zL44{EEo3cFb?LjXiw7p2`(kzFzW~M~HhHPK?12(L77GIQZPCh2j@JZ8`=F#|xAimT zsatexo$unkbQY<1119=o-=xfR z0B9Xu_kIF+m6>L~Cxx>|=#tP%Fh=NpD-&l7*QG3ztO{eto|(P^=0naYGc>`rJC3K7^16ndjp3n{&77AlkOj&%9XlJKVy_E=TUhvQxd6+! zr!~5PRbgWP-GXAKW}eQGSHJ6Nu{=So?+X9qqvdrHWcEP3GMAI72U%7?CS5Lzudm*~Ni2oPN&{5i+_bFPJh(q&`-fVt&(iovS``yWITWH{w{ z5C)mU%og_Dn1mj$8G6?B-LQuqWAn-hjT%1kAkRj^%nqs02>L7Lp?QE-$UJoEk81K#iBd8%`Z!OXTV&sJ9vBH71B z4d)|+<$OPiJU`xSQdTioHOzFfM8-Pu_d7TUC5RFMGVpYfw10yyf0Zp?zH2>+e1yjj zgKb%nVi$4G;YMM_!T)OX^Lxb0!lUwCCB*dn=|pz@Za%fuu8gUNdpdgJI_Jg{wak7{KAm;>CMv@L%n_**WDTBRffLMh_{Y7s#?YY|zA zp@UC+F|pdgzWNN1=WA19h+-5gSL%xXhT_01k69DLJ^57J zxXGjeYH_So3MEHrt%M4=Iac`5kvi)9EPA+yt2+KYy1yfF)nw&L0FMxUm}50lwJQ@2 zt!Ok;7Z1u2A=#YZ4h|EfBz2XAAUOuD&mPvJE5FaeBHK=eJ*9*s7eY;7mfumZCq)mZ z%I^)tb%^PU$mr8DiDzaGTVJ%lGE_@GFqm4;`DS(yHm;F^C3tN1Ugk6fNr-`zSBA?( z9D=lbQ=hI_5N_gPM-^1X1W9whTl0-p-7~E3B~ll+gJRG;{}NH>7lWh`u4o=GtUR;@ zk&@J6L5x9w}ttN(!73tot7&T|&xGK#{lf2e>_Zo-Di(RL76! zw-!8j+vQgrWu`uVM2K|XQ^+Nuqjpi`7dj?n1$Eesx*ZukRC!}lbW?2(%?~@WUMa+@ z#J$F6Ar4z!p-WA~{)16{4o4$oxPx@B*j776K3?_N#%=$d+;YhS{ zUGR*+dcE)6aADs1&PJaaTiK;miV^7PSgRY=u|@s2QI}D2m~IboPn&76paIDdeUEE& zJPvA@gp3ij!nqk&uR(`DF_gOR3a1Q-2%Rja1Q9@(3{);nlTi^bt&-6gD9xeGmr;?g z$jSDHTHVhu$2hox(=?(Od+6BIs)t0x37Th&^S{mK=OfI`yn0 zC9N6HzZ7M*Jm@=Ha&uFTlp{4=R>xy`(o-K>|768|IQWRmOcnG)L3NRpstoSnqb!L9 zdPBa%mLdv3`NIB!`0p=qQYKA|nI0g?gUQ9Wkz*of$qvaWnByO+7AQEFdrxpLr3%a> zIKOna)Ku|1tl*VHV5i!CXfhLAas_ZHEoSy)I=7l?OTC{3mY8b8_cVMBuq6FBE7HPp zA2@;H`jJm*bm9lq$oo?uUWyB;?FZwxJN2NW9r#G*k(w`25&r%(LBiki>dBW%B);K= zlU0$2!zYsA_>m9Co0Q?xU`PwgSba;zlb9j1ROM6VR!+kcj}VI>6Ch6zb|FiTmn$Qp z!J-Lqzm#&AQzldXpdl+EL-uJ6*}hkIka+wxM7D z(-5I;D|r~WswX=OU1l{z)zaU*gzjQ5&mFXLm$^->JQ)Z0kvt0p(LnFd{d;*MRq*_@mL2^ zsVdVvQ(2N_TdAX><&)VJ9n___8GOI~X#2N$+J?j_whNB+?(_-O?|XCM)uZqWi3!mR zifB=`ZD@Jy(XA@l*cHofw>iRiWZ&?b`tzuo$a9$i7p|9Y$ls~0Qj9gy=bJ=~M5s;hES;y%VVwe0xr#;fJA z>-C*R@lov2mzUa{h$Kr-Jmo)br~zQIXI(#G%$rnCN)xl=>Js3qwja{4-3?dCzLx+t z&Gn5UHTqASeWtn3sEjj_r1fHN5#_QF<)nH!CQ0vLePNeB2^#qg^PU`Pb-L*?0d#kH zJBE`NG_?4FggcD>Tz5rQhPhwwXhGPw1`QjE9Pu9K195C<%ARwW5} zF}TItX5NLygW?2ij3;RhZN`JRJkNLc6Ml+Y|6F3h&v#Xnf7PkZay1K9H9`R+IGn}7z-o4}jnt5*i}s=@arkpANYVQZZ9Goj>UUcDCO z=*Q3|xfcRvh?(l9!=?2y1Z4JGhjHWA`uI6)pKp>tL=DX8&70;EQ3+=i-#Q<;W!ev1 zX3C%+BJiX^Uu6*TgOuf<3{8ZZv|pA6O$0t47s2udjMZ}eG1g-j1Nodi9P)LZ$ zMYnnp;^a{!+gY`E>ZptC@KTa1TRPgNPb@UjmIQI?*n2rwM0Chl=LBcDoj?3PBwb@% zW#8AIiIXQcak6bUak6dOwr$&!ZQpF$w(C|m*VFI+yx3=X9emDUO`N0U` zFzBEB`H#hZr!JlC9`VWElo>Ox=Qod_axNdwHR+!A$>kZ$fzbZopaPQ1#q*DTM7{qy zu`M4YFf?8HW%dbqay`t@bb<^@y{Hk0|IB!2WsqhV>sM;ga`AsRHG9T;<<`r%Oo_A&iF1+R8&hFH!Z~MnCRNE%D#?|c zilwLdBo(QZs6o@-=6&4BKVlYK(F<;Fm#+N#8|YI0afcoo`109FgtOqwSN;hmQcZ+; z<{rVbV~RGNVA>1A1O0#^0`r`;7r6rsoJHa(qyXoSt8vr0<+;dx@%M59v&};_6D7Za z;_^4S|F)R-;Tq2|^X@55MD>BD^p+`in@S<;xA%!c@$m((4lEg?R0wbHJ_AURp_?!b z8j{V6P8eATkjq8N>_ASKdO*GlP(JxT!i3`g7JZPs`G)J^hjstWzVyRT?!BZGLkTVq zSX1ExO{?_iSo%aDIH(&L!Hr=zqS1-1>?Z6uoHrHo$67mZtsSGunaJXtYhh`$w2DB`Iy+$PMPF$e$+3Tf!EDUd zZu=Xn_@W~v)e(~oW((X}nZXAb)e&ZE*M`nayb?90w{dIzX|2*3unt&!(1g#CVp}7wH!4G9BbfU?f zFv<=vjnfP%2=m7Bqe%quR%mhwk>{ zdXiq~RW1!=ALPNj!(~wJq0a}aj&SEYa$g~rMvEM#VMI3xA2f_m<0%d+V-TUiP#id8 z6p;$1G$>CSN)vT+%^)rAqp5R~LiU7I9AGnuPy;UxEBYc-|MUOPkxB|Vau}^H`mreN zzeF^}|0Dlzr@>boQ2H|bm-;_8ji?z}aX{h!&v2VYl;WWqkp`yHpT0K+^rO&0!~f|4QP27{dOjbfNR~ZswMr96iuyh))M*4NvCsMlkB6aU4E!`-K1w_KYzYc>G_rA+Gr3AY zS)gnH`^c`Nz&ZaUzqG^?&xhjII4O_559a;)3bHFah}6LWJIseUi}>`4k5%-(Yj#?-;9GxmDQhoTOzyTO1Ak1uPJ6I~N9pLGD38c=QoS&$E$MJLv5`VNMSTv<#$ zK?L86`Ho5NIgQ`g-LXh#j?oJHS0{W!KM@-{$GhRKWj1Bd+q2o9yAOx;sn6Wm?yhgI zd%3ocW5GUoIdYxfa6dJ7e4(Zr5P7G^Pu!`VjeUNBqyy92&g72%Qhum9H2x8*-kHu)zNdQV)uFK+y|nzWVAmMN z4I%A`nueifei3nVVA61gfpm{Sff$x4Su|%(2*DHkvzQke&%ELOYXI&NX{1s@se0Fo67_F zVZ`0o2}yTI=|m}8{;Bc4T+8=BE?d!EwgoA<{oNNx@|0-XyH(2ng##)+kj@h`MWXwz z{ov}qt=tVKl`W3Ul_>hK9l-1kl{Knw<}2$RgqHUuWREtSNJaFdzwtKWs($);$#@HT zgDt(~zl6@nypJ9)mh|KvRLEAy_Rlr!NWsn|qUDpDE9uI8!l%fT(F<}rlTDXzt9Bz< zD#$AQ`zU&WZTzIaA(;*!e@4HsM$8iD;z|U2==8wfN_|NbyeH39{Zv7~MwaFMvr(vd`SL`9*1>u~5nHKHtpPq)97WzN(L~#^fT=A*>e%-^u%^>@pkB#=5?1zaz z12kk9XF#k0n>kl83}3+Nztc3zwCMBz_cZB@4n7-ip2m5v-irsEW!oT(45qX|%D~ua zS@m34N%JK=d=mr{!zDe$FH$wFl?x+jzNg1VhG=52r?=!W?}6$LpS^;*GXQonkjG!S z-R?up(P+H`$Psvapn0hlz0uwddZ~Ue{P%5hx#8TkW*fmdLn|$MG&okzK_8zC^XQAP zkzrE7G@QC*5De64)MdYA{IrG>fMfV3><3|2)5Wx8@0R?Xu*ao`LJw09NsoW$=gyBE z4m~gi7!K$(u!(Ob-yMSWe#Tnj+hJ=|qw04H;^D~ki`cIpS>SoUX0Xj;0rejhKZZQe?7+^Jm)3|{ zzpF(p(SxTHK6D^M{6)hRK==#s@7o;lIaIx!_gpnN7V&b~X1&WK@%ho7$G^?*H{ag; z?CxU5heo@21)WQ;k!9O_uRB>D$L09M2%G*aDO@? zCzFoT1Pssd2C%+CSKt-fq; z)8BDer**vRQNE1NF*vAidb!OR^RI9!n_h8Q-{7*7=AKn#wxd;u1>!Z>?1Z?~m*BU- zJmD@)>wA}%K)Mx+!SSpce#<#WhPIih^1{#~UQnG(@fW!ijD_%O7)Iz^AV#8@bIBDd zWZ{NNX`<#O-0|dH_r{m5TxGUv$-ew0vK8D3on~7D7IVIel(pdagQMyAhn?v3t$&9T zb#6CrhpFIJp*X{k zvzq$0T1WrbE65^Z0{WoRC6-lYs;}!%RP$}=Uu;_Q6QY^K9V8A8KQT;+KS(Ulv{>MD!I1HK+GzIT7|0yeDuqfYZI8aSTrLsO)u^h z&@sZc021~l-Nu*Yrvz3Sc5|sCY6rcC?0sPYFp?VrERPmscoH|RRDO8qxZf8 z+@{6IeAkSt(@0HS#<6kLkTHM`r`;Bm{Y~eLJ6P(R+S}9!T$>AR$!)U5sQOiB+dZAR z?nqOpA9)F4vc-6I;89x`0D&9&z)?y5p#5FuG8200qysT)(^V4VR7Hr}?^?h+(_J}5 z%H6xgAMW+)Tk8EEIBNpz`6#ud`gNtNe67Q9ytRr|^YCP2#VT_DddjE=qa7$&Y`X?> z)YipB@XEUba2#HddZ`v{F1>m;iO?a|4%X#^xY6CRIH3&h6bN_jLxGf|JW_RhR(GDo z9v|6k9tq8m7}2#tuayL{>p9#8qcKk@ec63%B+up^SLn4+8R6%Dq+(mPYrEz`OErtb zJY+jv_|!MwW8vI3_96MsV8C*3tZ=xDxekBbp0bqCJ_8Boe@##2Gq<)7&!*hvZ1!MM z&Zp$xWi+G^J-41Fm=XYcW6v7BPYR9#ij;B~v~O`!$j!V@63n+8txh6L))WY3GphTO zp+Q+%72CipD8MBroY%19ceh1mT3J|$Y2zKWX=V2W8*Y}GHmkCfY4d80vja-PUdKyW zj#WpYoH?xqmNDiGoD^DMW!#avu#QfJsmIk=LxzZCCJ*_+eIo1B_3;7cWW5MIeWPw2 zBJuUNoZ%PebF3TMbDf>_CGZ~C%Ke^-r9vRs=9sH!Nn_4U_VPwk+Cip_i(xg?F9#n)Xsv#%45p;cDi|wS%V(9v#ki#Nz4AyI3m83r)$6k8Jkhl z4)3fWu1WQT#>cK!+8LX@;%$m&!kNfcT3XVOd#|?7v(Y=)MNh9af7h*z{wBNb0;b!1 z2?elNhxVFunQ1BS(C5BT?emd&1vZ{G8}=lpH1s^Az}aO*HYfIsC)FA2tQ)0+(9f>c zWPB6MI|!^QE-UFf0voh%$jvlqQoTv>EY=%qf|lM#*D!Dz&6-jw+;oruAo(uhSr>4Q z!R8-XHkwdV^_!4W$v^D;2YTD)t*^}xQY--uRc39w6=xJF3%-5E3I#P1)an@CO&Tr6 ztIIR;=9_=iCDiw^DL0q%l4)JNC-EK>FziqrB9q`MlVRV?l@gzrx#1NUPf%x|KC%$y zsc>3n3B{9pY|6-(0$=Y=c~0oh;)*;tyNF3xM^Bx|fT=E4sTwDhB};y8%5$3)mXmtMD~02m27Ox zbjv9PyOUVy`EKUjgegXMH>%puFby!kG-hO-x5!9E@~U@e4>wwdM=B9#a>q9#&*78 zPWm$}CpG1b`@w#0tf!z@rkz~%Eb*e!w}o$U>h;mQd1e2=!#jj`)K@OiQ1*df>0q7t zz{$IrcimMd*L3=hU>J5J!Ef9Rc5Tx*-S5m{ z*p2A5T{d5--{4L_U8Gn&mtol2yy8G~N zc!ccqm?3|hY|a>3@W|}vm}Y zmv`8aS!x&$j-P^CGO<()YwBkVkfOxS2in=_h!t5Y>X&x@_)yBYEA#5dH=-Ma`?l>)x3XFWo=&`=yhyvN)$C@V=BQw$AsdN<6I1#$VJc5 z5Kxvq-+ZPgdTeZJ!@yne-HFWf`vfG%xRXxNzKc=JRp${6;*s-~T?!-|H|D9;dfP>1 zkUElRm0q~bnmQ`YX{Tiu8qM;h)6%N~!oVt;RP@w1bT%!31N?YFfp(W=1P-c6@tf|$SKv>0aaZ7Z!^>WGJPWMgVu* z@ChTtBM||^-zi7}OFM4c7q>vE#UILKA8bM+ZD?ivUeNHGy;?tUOA2l5HflH9P-fA4 z3*|!^ZrHI!vmf;UJzP1V*H4z684e?v!p&fLK8E z{-g@rBb&6|z`KxNs^}9746)EPI40Un0FC~vitlc{i|`F|| zOypMQnEf!dF%XhsFPpnY`lj9RlCF=Tedc|DkIP-DUA<3=)_m{xj)Tj--4EVf+{vkr z_j(%KbAGfbOc@XX3?@v;Yiy{b{!mujBb@0gIdlsQ=F4<2b$Dso83){M2D>slaro+ zE!@IZYlVu;Be9Q;aWE4b6mhy0Wyi25AleQsUTMCgb=4mfB8Cd__F(_f{=%zbh>MZM_$q#Hm zj-_16tEptwE{U10(DZz?uR+G@N>ICQ@-vKZ%Tm5cOEggYRLGl9x^nLM(Co~)`6GY+ z5I7w`{gaOdyK}cxWtA{uOW(bl!rgVGp`lyR}>)mFsFjjm9V4J;vgSVxK@r4>q&2;EOs^$z8CbE&?%X9uk-y8 z7T?7(!flG1z`jy*{(7Hg-u>FS)j)AevxhmUZ1~AFeb3Bfkn1&8vAixpgv$aW7>(}3Jxj*O}EW6xnf2-#(Hh`P= zya^QZSjOOtz_iRx8(V%&3QUZC^LLubU{fTJPn3Zd0h2fl^T3uS@JmxP+uc(6TO+o< z9~0wt^fWjPw)F*$Rg)~==vAgTUj86)DQX`&+1Op;M{Jp6 z+S!1ip<>3_f}x}WqIr)vr@CUp*@U6HV$9j6wzOi&*}k^1qSx8HwtzZ0CU?ZOJwsa+ zOwy?lw^Fov9#Z=b@UL2B`Js1+F8h3G2gADVyxA5oe$vjovSe&ug?JV(?UaSvDB6X7 zlUFf5TY-Bo>ZOwURcXYqa(FF`wXuYLC5?}JihU)Gv$5J#$d2k($!==Lj>ioBNJwz8 zww}rFhSfSU?1Fbfi^sFXx~0kJM#EI%gm+nm&+`Ra&|-7rv|P3|)Z3tK>d^wPbHcT~ zjzQ5cpLE^6QjvVbr~b*XX5i>q}xcFxO|X08Ov z!JS|q0_7kg8wy^p{xp@k>iVgGGw)GyC~sJ7Nt5LExfR9Pl`2Fz^tM%z?_?-{-6WS% z*Z3$(v8*=Rfknlj@<ud$9`!tAXk%^00$lwi+m4X0Jv47K%WuGQo+9WOg}Gs~W8Q+hX4?s$ ziO;0tY>Px@Zn?2j8@0UA;b+_W7!-qrx%nzI96f#|)Z^+YDTKN?;7!7?JlPgIuGO-} zi=1&G<0Kn0abs@R_N-$y+?%b29|6 zK-jE#F^;v@L0aed$DnOHI4&DyR3R*d6n`i5t7g@XV9>UZv_G%GY z-vRrI4JMfs3M8uT_Egoqlhc390W9UCl5b2yyUjobnxD2fi1gob%0@-fN$YT{S$> ziTHN)ZY#IPYE}vjRj+%;5K0a_xXRwUhv42ffY?z|cm`+~KP7(LiJ1h~PG}#27Z~vw z{pzcuN+Cw7Jy&B@A115C8Sw!9VM`xqD7zr5_n$N(Ajet71yKTjzgmOV4+uq~_r^&? zl&d__|CN&@Xa6hnDR_Yqj|~*Wj~);6Og0)|9cW5;;gH_=`E0SVZqHBF+j?i;GO|5L zJ5&`nZpWfaDDid;ZBLTJBfu6%Rv*KHisv4EGOGD6*()$A?&mMk>qLfU$Y+E$0iW@K zgwN5^^oIi>vK;p~eXN%#RN3oHBYXpmG&-{AQiI#NsGy(>GQ$V?! z>@EJj0#}kuvFfQRR65@w+o5KZ>T@&DdZ@QVk$L95NaYx&Xsd-X!aJPIL@-0nlZMoW*+!)@s_a-(kNb$d zJT_#1nUy2G51%z)VkaYG!awYtjiaBtFWSa?VRFU2@uxY3kF%G}L98{muEr6wEwVB? z^T@ie)1-d`wq?vFl92IywZ#y{5Z|a9^-gYL z|DuC&l~GqOcBu0waeX2qC=KtTD$RDtOEEvjo!lhWzjq^esy6B!ME!t*_e-X9s0}Gi1Di5)+;K$X%*BeI*{k9F%D#>9FI$ z$UV~A2o8Fkn#ihgw9s>{y_i%BU8V@bJ)K)W4m$j*aj!C1k7SgWClt^vKT61R+;d#* zOd)C*SPE}|YXJ(#^WyPGKVTRDJswl&1PNT@(&0+FSX)td|@>JoDF8N_{`U=1b%m>_&*B^p}bAJ!F3YRC}0zyM8xYy6NN>9c>{6NLc8LWNzi|PC8;SO z8sn7_(eG{^*7TGL<#t4o`-*7%1v3v!_^}_8V?`oLAwD33`!rAlo!fN3i+31Ef<9E( zGD-$SOcERM^-qxbpyvFGPr4ll#Nq@aO?>+~wtwI&FiON90EBpkcEE_a21~+yvt5ym zR|iTaNcupM#=c>U9gke+9VD(FAlY5Gj(ieM$0<`xGtr<5MWm@=y-M7E+|u{1qza7P zeB3&aWxGf5O!G|f$mk3l^H%7wSoM%|Y5rxsV-=OuF>#8D=?r*GSl*q_u3;h~PVguW zJteGRlo=AiPWw*w7hC@VK9QEe!zcR<{SJd!3NRMMRCr+d9ORq!rspK zv%}s1dAOF_r#5}f;kr1%cCTxk&y!V6BKpPaAd7mR6E4H|G>9y4DG^50K^nc7PV)=~ z>5QrLVkzcg_4zFGUZ?p+BaQC>@>(z?QklOf3c>J%nj@&N!6^A!r6?A`Q2FX+=uQFh zwLcJhiJyXN8E7tk4h41feW%#(liv-pli(oE!lZ*u4WjPrw9{@S-N3l|QL)D+PdO9; zV^E()W)i_^08k@Ii9nYtALOc&-vBF;UWg={rD_+h!3ts`x)4>3sYK0gWyWDObi7>r!p|baFzvcq_;9~Chg@0C?FD?$fF9@t zbWOz>LD$E%zP|D9LE@o4vYsx#Ko^rM4db`ZVaIjss(Q9Q-#r~kK}VSR>_|PXJ;P5s z+yc1?ZeJ)`2%sa4BipoY|7-BedFLmufr^#P^E!5R2F00Job<>E5g^wm)F+hrp5_w< z5NdnUb^f>s^$liy*HNLrNmmR@6X(7|Pyi+mR}S5}0+Quh#`mg5>9$@aBWetj4<5U0 z_0xp11r?L>T4h+rTnKAs<#mf7$R6oa*x<4$6?&R?_ZerY=w`Bc49&<|Amhn)FcEvWd8T!T+6Sf_X;nm%OOg2iTf~a_y78LzIx(BD!1?{gz)`IKar<<$u2s`z zNljQ_v(Q&fM_{!nmld}GmkBo=Hb2a~`1*j@YZpQBe6#p0kWtFi`j`){(z<%H7_OP} z3liywf53R1CRq7;O-#StBJ)+M)kKqFvv%_h4Z~UzO(oHLpwUY6nWk1l8(P}c`jG;H zsP2c%9%Uunvi{4Op?wUThB$d?5eK2X#EYU@SGA#FMAA#D9zwg!9^YIMyl_eq?SX`Q zu7JPN6D67?X|6!J(nq>Hr7{ew!exmZJ?jr?g}ag&q9z}(`%Zpv;ZR-`hQFeJl4w2& z_0mu3$isX*nX1XfW2PZm4v>vTKPhM4gTMEKSO`gi`QZleKvMc0ES(|p=EK-0K*k;& zPsAmpmAgTE&-hwN?Ed|C)G)EjBDHPe%Xi72vMbaBil8&u3&U=w9aIjIXkXaR)UIp) znDTZIfZ5SB><95&57K{Aqeg#Cp#HIdMY9wo zfe|P~gn98qFp5N=DTaMF#|N8~B%b;4H$D}KvN%o@|Ay$W|K{?Y+qCcJ-dy#gx23mb z(|P54N2d4V=3|yOXzMr&XL)3LDP<*hUB0tn=kF+s7LJ68%VO?y(dMA?v@+)Mh6r?o zWiGdp*8yEQy-iq2z)%8b-5S1bq+wHi;ZQc+ESH6xqWEt>jMISlTj$Ub=}{pZX+Gk1 zbCU4>YmkP53~R6hf1|>J-;73l_ecf8ptu@4#gC74S+$GYPHX$o~BXX#ZYC0S@S)(Ujk%j zJ)B0l1t*q#5xaQY$4CkdN1n8B+Y09>5mQeOdr3;(>QXN~)0n^<%q%&DK1FFxw;-Vb z2Tr;SD@4i;Tc{uW9?2T!EzU=yC4Bx*YZ^9n?uGbWOHIZ_C4|-r{BbG76V2ww;Dv$q(F5!`V;6Zd#vQuwZD5_VhT$z;K_Bm(M7mpabX5f-)ds&Uy5cbQsAaJh z&i?Wk_tM`snW55~-&KJu!)mW)yfl@Ws*^#jht4+Lc`+FxN^UG!G3VhoH+{^zvvG>= z6g-&tnk%?DYAe`Nw4E3(f>WFmmN3V(hsei@yU{oIc_=x9O%!G@9dVd-JaNv*bs{dU zQ;?o=)(M;e&jsy+)58`!+HH%JHC$(sm7hj|=O(qTEB%i67npP>ZaEK>+X3MHgS~%t zAvdn|JX%>ec(g*Wr}pz1A;dycp@&0MciZU8`RjFi!|P*)9lX@DVlJ46*2?f*qe9Q^ zqWG@0a}{L++kj^@Tcd_&c~j0z02K%CsKt?|jKA%*{ajwLUO%&R43I7(@Zm4Rml$ui zLXL4>Gu~$liPYyO7-V6S<6`=dqQri6=;3y zW2MvmeA>C4&TjW{vvN06a=WvAKz{%eZM~KETu8X@Z5VaHcZ+z|iJ9ct&HeYK=?+jG z=thrGIQ81Tf?pNcwc6?QN4J%Izf1M)Bl1zJ&RcZ@Kk_xgR9)=lpn9X=4Q>jyrh~dh zYd5-%S7iou3x(!~svT{_DP&|nH%E0KTwe#WY#mn*SC%81Zz~-V0c!o2>z~V03&p~2TVBGmqei-ud%U?knXioBg5~A?l zhWLLmZ~NFzdj*LtkZk!3oR*^=)HB@4J`rNuWUzVet$-gS`j7*5lWj<)6!u5X7G48Dj&60?eo z6E%rY6N$MYjXdzHWJWFtV@E8BVgE6TUH%nwSs)!hfALsQ6<=I1HUb&bP>>yuvA~cq zTu?rOzEKgb6&k(vm;0+jDzSW1DdAdIDdSqjiBqGjydq26i6Bc;DQSj^6De2JyQUK_ z7p!yC@HReP|8g95cF*n4GyF-Ihln*H?}B;3(b;soTOm)oE#Dx8LPtS!d0G}4Y(K4~ zjhRw23KlZ#!8iGwATnXhV21)pA&{B7Smn^v_d3>yr-9H{Oocr1Q_2^;uQpu^4fpo*%DkG>^Cc)#Gp3f-1*eo!9)PQP zn}}lQhgyJ~ZYBNv*E;_G;f2h*LZ|FH3!qRlXIXr`Z23U!5onWajZiAjUqwE)^iOw2 z^Pc*}xofk~qutZP{lzVTw=9Qcnqit^8fzLtHpV83b*|R4*xkhA=me&~okg|>m8grt zV}#d08Zdla$bRGck&}$Jp7>eg1??%t_cP7#0pV*m(hD|E{=1Na=4u9N1w6sF1@kx3_uNlp zFD!tNsXVFADqxg;jeZT&f4L%U3%2{&XWPyk9>^o$x>?d{uH+x7un!*y2MgIMeC558 zx~&f+1M3ASyYMP(ut;xV8jvl$fwqgB$F8dbW&f!>vV+2V)l=4PYD zBiG|lOmncaaYdZ9*zwW!?)K%@WpxbewDIHjRYYf-4+~fC3+)f^tNn%MxPOZCVqaV8 zOGED1V^j0=w!xM+{9J15&| z4Toi2DRgzDc)QMfn!9@tSeLT}X695*Vo1v_29S&{10Psu`KM&W=0n@)EdVhX3w?ED zo!5Ml%!0R7v41X(&QR}hV;DE5a%M{Gy-t|JGXrN$PBQQXV!^N~Y6s#Sa2u4a`49Oc z%{Y**b%RPY?|&Xn*#WoB9@Tiys%J3cQ>$JS&UD)V2?nc0HAQZ^dA2iAFD4O(%Fl-{ zY_ySE9SM8?qMTaJJMMX}GGBb&^K`^`kDhdk2nH#%Sq#NCj9*~p?9NQ@9gQLzFo*++ zN6>RNnI4_G(qFbE3<09R!+-1<^)_ujfvvkQxUqZq=XGu#ZXTX5?ob|3gsCNwN8*q0 z$6gOnpr|6Y*+j`zjo(a5`}b1A>nGAV>Q_v$k&bghDdG)1iWllTln+U5%kC-TZ~O3- zHR=9MwzvY z#(YrKvm+q-dtMQF1U9Ph$Klwl=weit;%*H{6%OH%YI|0IZFSEh^hZc>DHB?+(Yf32 z=`K2k#V%roe(%4`2|BC~#}0aI_8naf;Llg!FIcw4wo*NqKcM>ZCn5 zuiBzsM z*`+xSJbb#i8V8sI(sS+roJqXnWjzp$zq>wZs$wy{P$>edlp27iG9#D|v~vkwlHP}a zWI)rE0&Qlp zdS=MGDr2WhHi_diXlqaZ_?TxgpXo3vZa*KJGn%J13Pk$%WPOX|aD7wcuGvZZB4L~O zT6x^czsbMBANHnq9}9|okiB1cb$plkbo!*}9>2alws3c%y=i=oe24qnvCuNNzC(XU zzufns{Nel&{Xq*z{(#l)x3M_kmreT=AeYKT>GNHj3H`KXs)ilBsgxIYvMy2)wL# za(%08Gly%Lh3o4)f8oIPynDI}CWLF@!fss7(d)!v6zMnIG4ul-LbLii$vLM2b?rFG zxWpst`s4BV#3L66|9=MJa1flCgNw7m%lpDb!p5$Ni3WN=AU)YJtGQwFKWAYa?%5Q& z(gM`WCvG!#d1p)~zY{r3rS0$-U(T@(fn`Oy1F=-$N1#Sn_1~^L-2^%m?W+J8@ytsn z>sJRO#Z!+vw!>exUzj2E?w3MIQjaJ$-PAc&Wx)3(dNNJy*;?-0X~_#=aqXY{+!583 zPI$yMsO?wN$MRcx1yOVqi4+xZ*skQO4tr;=UR}|PlIp`&E~;YQb<&QT>ih=wDEu{Z z+jx8#zmC^AT|s4q#RJQJYKY?-d#uD5cZx605vOeS+r`L`VS)vsH!lX7BnLcX>k0)9 z^19kQx=Q5Mmf>t+tUb-@OOH52Th<4OYTnJW87AwbLze5r?*eRXI`z^&*NdJT<+U5* zudNoKan`Llt)QERqXO+)%#5 z%jLa zouiJNV24%GOHC0$yswg1FvSOB8bjxwT_rrjEi`4P1`I_1`uR9-qoco=F0MtIQ zhY8av!_WU5ZR9^z&$V3-liyn_3}cOtJNc+B42gN??M_N34IRamRDz{#w@IHZE}%4;>Pma+-vB zInH2Tj*tVxo5)2=#ghAEc}&FOC}^zbIdI_)If?**Q%*6)!qj0)t#XmL=iw*t$14&_ zluP_%3*u|294;uz;T{*I$o6BF`GqMbKjZ`NRf%WK?Pct=e)>2x{_uvb!izZ$Ko^}`v;2(R##TL_4ae!KIpD=rZvAfrK?MQuBbv~075#9>Z<@TGNZ zNE**L|M%|a*ik#}zDGj9X^ynBL4a9N=O|zmO|<1McfxTV6!mEtmD9w#{eJ8leH(jU zB_*wj1k_cEb{?xiFVcja)hmE6kSd@lu(w~fD&Q$76J`!GK|Mr$4hs<0F9;Tn3{OF> z`mOQR`os)%R;55foIAWc%p%MpJmx3sPgay{G7F;i-`lG|&Sh%hWzssIjslWW!JL`w z($ovh$j&(|l$W2Rs70{u!>rL}X(yI_rR#<=SVAoR6rm$@7bH@s*OF=CETMlBf#2lA zD5x&TXoxft6MFle352-+&5`**9lxdf6L>|$`_ytn}$to z0_uHHzWP&q##l~ZE(Z~O>h$3b%q#t|BDh;5an9tPMY!$Gj@34t9=_NzBs?QL&OCU$ z2Y7dt5X=f3E;nms&a-W@jUUy!3qUp-tb=KmRZTQ+G>1`CP%vl^WDG(Fv4S2z(qDamC0=D-T$8(obS(J|Y-`!qWY;qa zOX%6j)yd(>{$H1WTywbnxP`cexTv_Ch}_%c&n&}I!?>YGKR5(qN)6);DN8r%=IWXy z*LGGeR!pevtWvEpo2s997eL&ITxVhYRO>Lqzh*csCKojDmT}p$BId!)b}ytY1wZM0 z?f=Agx5oMDYMsP<4S!v&+C5B6kKM1akBNzL8wuxq^EGZY;ohq#mypN6m*SVKj7t}- zA1L>$AeY?75|?Tp+y_l)n*ez{#5cB?@pCe9&HXKP%FiyvUkR#Wmu6exoy_jXrL5r7hfN9{DX#s+D>Tjc z1&52P9_ufwP-{@}EZGO(*8SFncT=lFYh(&CMAUcH@;Y4BbQu+|HV*GQad_n^Pz#mx7lFD9VprhcxI-wE!aE`~=P{n({D=^VR$ zhkrADoe3?95l`!)2*8eU*%?KP84)TJ~K8Ke&6m+XyCNcumJuyer$~2&@ls> zQXB6fFA#;#ocBiXEa?R1?O=Gjq3E?L;Fdg?vE}G-a1&rMfiX~-U)Y~p419yOEQqWf zKXh3XU2qC_hQVdiBVoQ~26_+x2=Dv(Qicqk8L!a`vJI%r$A$sB1owXB4Q+&X^88Qc zoA6o}^c9GAoU`u4jZ%OlhqU!U3xn+w1WK$&f*s8{g>_U2&(5~rE0#2wnM_D_iTd^p zGL4d-FSslDpHGbY`Ci>`OJLgpAEZrTESE>V#2;M4RkH>@p-(O;IKWBgpkt*72t$-} ziqr|oAD@x4c7G&(NT=5(LP!lYaM`ie)_B0V=8}H!ithiqVeKjGNnKdw5lfNmq0%F* z#a$U&sUqmIOiKG>1~A**mK%lU$6rx2__B;lgMyF#Y;3}eQvQ`7T%|e6cJKTD5Ll!4 z(HX6v5;XrKUAwRAgyG$W0${gFOHlbA_NeHwMIZXL;mRKv4y?<9)$FYbwr$0L9V#)NwB&GWU zzu;gcFoy_tSv&J}2#auR^+Zf?R8WvM>r=yLArPKe02k_M>oJT93nD`{oKXB%*JQXu zKbw>DDuA+&70!aOuOFje$V4(4M?&0@xXQHK(PJTelz7t3rrB_iSj%0~ReF$|qCcZar=F z=TZE%4y5lWP#RP#aFq-OlWqPh@i%`&Ixp-f-NA^S9&Gu{kA)UYTJs=!fe%KDS=Jj% zH%P{}U#wLnrJzk{MTv1o_gK(ze& zwrTQ`%9yVM^`Y*PPM?Z?@3%Xvx_>@ZZjVK=kYWDY!RN-@=?OpP^=8R&;s`<0-} zkqs9|B>b<5bj$s(4Ipq z_Oi|^;-%+BeM2+CC`D^Ws^o`nt}4bokK$4;>C8ck6=XHkk_NuX7EsaX3Qfm2uFcf0 zMYLcfZ@ zRrjAJ6t=so*_GV*BTJZa*y%N>D0|f740DL3UNJ0bN-FWF?$E>3e0TJePw+Qizg&pd zhYNSX=B!XY=wHd%JM>_=jIOF~y1k&>9;u>!!9X=%cLI^uAXE8wj=ogGM+bQXJv3Zf z-Qi7ylV`?GOM*($+rNwa_3RTj;V+a&>|^I0Wk{OLUDKT}5Kp*KE$D?$Xia;HMg}M^ zU!|y(yZ9NR`WKHQTMn`cy{4s&uB^C2rM?w&HZu(0y}1KSkuQfBExsRfg_wt z>%uIT%O)J!rwwnG58ax3r9X+Py{ZvudZN4F2Tn>UlfH$;7ufjqbua<_%5dIpuyd%O zss-U$DlWS4YU7~ZI4?MQ#TY=UJICQzhX2RiSwF=Qyjvf4cXxLUy0`>_1ef6M1a}Ya z?j9V12VWc(cX!|5?sECwd*7=2H@v@W_4ds4>`ZmlOrJf^`9LW9p$J3YHV#{*4;E{W zc4+Qi?3DKqsUz4vfsb65>ob;|U=wCQ#XiJuZN`KHR-a~j@>cX~btAGRnEE3##l4@~ z1UGWk)Z<4H`V6Ne&}3n`{dFz`?(Z;u=(hkC&M*o>PP1D=^>K>OfaMbBd< zmO2{bw^wx&Qm*J1j)_->hEz+-$kC1o=xf&=M=vcvP|o1LKwjMXWYPF8zknPl=b-NJ z=J&cSIAO^3I7>??m&;Q!kSN?@6;4T-I$3&2k_u{F+^W&$x6C*Xov4XUrHQawiOZg? z0!Q;&U8ck(>ghGph~)Uds(pb28jB+glWQ7_GaBKL$9)!RbdbWS9ah zgG&o$i)>v%;8oLJM6i%n|(jgE%j!1g=Agy zi`cbBkGzpUUFya4$e1tYdp^npSXXgtp}!JjXHdq_<*K1Hp~iyD zCSDQpq4m(imUZMDt z&-NHKs9xYLVdmWLL#&0}{i11rP$-Z`P?+C3T^e17I|I{YsN!+si8|4k$+&s)3_ zf~o%1uAYfyN){P1T9XeB^s8=657GbK*%x1MU-?elKl;hzRX;Jo?S8kSYa4qf=!@sS zrZ%iLj)V)Ofyg_keC-8`w2TKQ<$0#d{6H;CdZt_aOm<^DnCpLc0FkaFK7J;m`9UzT zY&DcWyEhQuLmHP9zH=$(Yx$*b=F5*fDu3j$33RF?Q5X?+TSl!sqWRf{X&tn;r9`Iy zX|j#zsH{+=PRQ3ay&%RvV8$EB@iEHffqx54aB0ZK_6UzmA|JDe=@(%II{g`S@zlcN zz1Am3buo@~8&b_59yt!9iG}!y;*OL;WYD{=cHYo<1|huCeu;UNLAhJbTk5`Ls!mj; zZQH!+!#b_Myc(vF?4%4@pokM|YIiqdT*zHFVPMW>o` zTVgL%*=%=|e_IeUki5AhwMN*tq!dMdqEE;Ve}x8F_OFI}M)P~I_KhwhtdCvr@?Ax+ zJd)Y2hGIY9RXd&NY&|;q0!x|r@X6kB{0`f1`SY7u0f~1tp!2tw{Soi^OxYRiA-MG} z{FfphuOrF3OYZ$X=5hkx794H1DtJ*hEVn&U5s&0aI1pdKN4ZuSenhQAe!e<6#cO_y z4bp2jHuW2}1wB%($cY??rUCQnl6zT$?kvXJ5;AU$&u~oimII$QUv>_5vD)SQxkBpq&3g2O@o^7D z+Rms<)Vew3_pNBM_oS(f(z$KXow;^vm`6EZUA{LY)3$gY6B)RQsq#0u2E;c*yXRk* zu-MYU-iaThrcYX@i1`O|g0XQgHxT(Nietu&QdBQ>^p}JpW!Voz_}z8Pq|>{WP+ zv=M)R=so7*xAWg0{g;1{i6D>npS}{@SncT)gK2qykaAqlZIERd3q4oC!-(d*&i1@Y zf>lrI(jNb4KBL5ij-jVtDKA-XqRYd_e*}FAsxu0KC1z0wwqTz0meejn3)-ilAy&_F zg3jYbgJSFVdJ^Ji4}dSL8+HP|z~-kiV13;JhaAFtnv$Q2hWD+0_t%_&>z1OR`L;~7 zBLY$jg05>wwj3YkXb+SxlbDlP_9eL=1P?)WPgyD-i^@P|OB%T#$gD;s{%xq8w_I+Z zUGpV*l#HX&US`C2AA!$D7L93H-eDeMYx60O}^e;@(Q;&W|H z1Z!OA0B!vV$o_;_eDTbEatL414Nmr;J9N*1Cm(K=vNJPIYvg1n?xpYR(+0mrb)#qK zod)nCHr8R+Us2SWlp=qsXT;k+LF}QEI@{lcQ;`$~?Cy6gCw_PiP5huFN1RyV7!$SF zeAN0%))E8v=fE?>A|OvODj8n|nlQfa(ESpJt-~in zOjr_l3bpWi$dgT<@P<;wrq~7=qqU2AM8oh4GFQ$A7`_x75l^q7f{FKRzW#w?7r&+` zrg}6p!nzdRC+u=!{%%Ws8$e|Oy|`F_o-c9ac)6gKlbWLT zhVcau&MDFZX+Rs(Ztn-_cx;nJ zE^(KMV(z^m*kSHh4x~cMPt6Fn4wi9c6xB5c&*SIDrbi>gnZvw)It#LC+Lv8 zrhA0kR^zZ$>*XsrnrL0i_o^horO6EJpzT3z?LZ_GYs!`h#LvtdAmbK+Y6C@VK^umd zlj6B*i%@nAbe7xQflfj|i}9Suz%FQnYpu?+1%t?`a+dRiF#oNU{v^c`+OX z-~<|!^<&lrP~PW$B$wx#kgf#V+=#r$`$74l?bp=ZFnX#>>;ZZxd(;yfrv*@6YpRvv zF-=N1NP;FE5@*EJA@+1Vtw~&of{Gj{9AdTcK~=7$9Fz~JwUE(4MVh}M1JGi`$lydV z3B+JT(4S76S+_k6n4UiRH`B$mRP4^q|7`d%3HT{tN{WdMfM^O#0wW?Kf+GS!7~+X? znefn5zr>})q{1Rlf}_SMD7YA-f)$`7#4Io~&GRfJ#85^?s-D{~-e|i|^e;Ld0#0gL z&P}fF&hTfr#kv+j2fYX#g&dfoUaHcJSZE}NN@#F(PZSz5%9caY(8?jL_ z!9AjJq5M&Xk}jAS`xd?Z?2`#A1Jz(RtAeYYpteF&49{dkBD3tWTZue3dqcKSV+t*=#uiG9XOCVs>%x`&vs<$e4a?xJ@uuTK8! z#cj!Z4!UfTo=0f4DBVMx{3036TQGOl)v7hf&FQ zo8-43RV=R5Vwt>RIGf};U9f=JY(waJXrfFF!D9Qs?Sf5oxcuCno-HYv#)!%zQA1-y zwW-{S7}J29iFw2qJM5X8$k{|-<-bFfgzC&E0%Nb6^o6J?%DcH|#d;cO^!=f48^wR? z7RuWuLmxKr@SnIfcE}`!RV$(}i~_9xpoM5zjCg(U#D-sITP;3cZ=_pRpVAGU4(O*< zS>e9|aaKogtjuNw6yT~nwde4yD@k}WMr10`{$?WYi;W*_HHs1=^+mNr4K|Rrv`Hk)F9j7a;58xL## z!cl4Lg;*>}S7Q__EaFPW9+;$ME`{Mq4q(K-g?hEK#&q(+Wtb%xhK`3rT?j_a5Rvch z5a9>;2a1M}DgIcZh-}}ro+pJBWN*^vRh}Xo62dg-VvsO4a%{SoGXcL%+KGHsoA->@wmJju( zJ|-N$Kg>mwlT~MtODIQ>-9{sQ_$p;(@F#T300Pb zmpR>Swz{pSucra7`Ae)T$*q-9wHrcG__zYR-}JGqCN_B8VPc+tQqX9T+7vN2EbL?m zD^c2PQ=+Ao0A(OZ1W7QaWln!OKJWvUUpF2AC~#X<4B`#MN4X~4h6+(acx4Icg9D-~ zF@l;n2$rEoxO&NeW3aBxYy zHU!WSbky^iiN9K;N&D3S>ce0fSzI|xIW71cH3x|$R(Gz%zz@p9tJu`)1&U*sm|9YZ z@@IpX=)YJ@esWK0b1Mf(JJeG+d)BTi3D$qHL{^V9KUau(LF^EDpEk#k1_b`C{=eZA z0#M5fe~L8$p!7hv$90uD$SZ1js{10!04S~-F;Pf4_MuAX)ZTKhQU`UB<&gw0IHEL& zy`FC5E;iUHyWrPwhEEW%N1>)u6YSPCzvE_axX*WdV6$4#gZR`^f?S~gqnf(p#^APT znt(yIyVQ?O1(w}GvRgY?R5?zP=1EBlmg#5=&-f0X#2ELB&{{mAra!^lnD$;yj~thr zMw0UzknK=BDe!r4?`ZEBO$%_hH`5{h0#+Lp2qTHp++;k$>hMqc{%^3t@4;bm7&n1Gc}BQf{V2(%IlMrIHuE{c8Mm^z4Q7inK* zNeR*)Ee9HyPAq=o{_{(q$gf3At(Z3ISrufJBhSW>lNoss45cU{iQ~FfP(BO`%&&=< z96|!P+&qm4q!$Pbmr)rz?K)u&h~~{-zI0aOQXS+!*&hki!ai~jx2a`UK)PRc#VM-R z&Vt4$@`Ex6BOb4=7xXBc6GOZPE&}(=C%=`S#4--$a;icOVDUkl{JFBCDAID^CI~J6 zS?4bhaSzeSI`aS_Zx7;j#t}uTcGRWkdZ4(!jquW)$I*uN?4`(uWa9w;>Y3tVu-ksw zP6<{(4haGzus~Nw&lVN@2yuWKQQHo5EF(&h7TXG+y$B-QF2LPHX(t5-^}ubTK;3g% z_3EnNmWT$6K>0u=5JKlf&)yZ_2LTbP(R~qpZzCF2mgfG#KBCoOU*dnI3zq4A#MAX9 zy%k(;B=$thQ7)`uwb2OPr@Op>?ZUVu;=|G?mk|1YX5se82(KS5~Cay5A zJsUyTg%iZX;X(0`#6_;~V5D*lGEbsMp-0JrMpW=oA$*#U)!_e|dcL$AjsJJ*#s2%x z)cZx>MxpDAif|$K^VHU=p8e6_i`ebzW~bP=kXKJ6tceomP-3B?rwhrAie8ZL@hW4_ zRFF&0Lj#i4CfX$2bojI&RS@P56=^dDeH{LcLA<5}9m12`wkLH5(kqP-C54@ZS#}Qx z__n&Qbqzi+1NMu|R`5X(WceN4KDW5(`SM$!Pw#LB*XsojJbB}q3=M*rL)pnDml;*rY$2+Y2Tzz8ogRH@Su`-p&;<`Ca=3Qg$CLaBHthGxns5c+GmxFE%S z;tK9c>9=T~7Xo2b7n>bmN7st|HsP{ddF(9XVM{%UxhWIQu} zdt?3yR6!xsRrB5{u?+_XfGNi`sjH6>t5wIoT+s&IyMv4qmk-Y2=1(O4i)SG+^Q$$% z#%NXe7y8U)^vM2Akng2sR=Wv2|C!1&rWGV=dSF+e%k)EnI41^~m6`ijDI#}PEOGj4 zEVU)jceH!v>*p7GqJQOyPNR~_ST+kiXmaNL_1CM(Jfhv*d|c!{6gTzcMV!~-aVupu z35^r`2Gfe;T{X+bRwvfeiYmI$xAN0Ilq=}2IN(u+H^}D6AnX%s=p*fc^?#xencDO6 z5PxO^3TyoGP#Mll!CzG;QArVLd!M3^ zY}V1eqY4Gk&ktNsoHdLD`7;ZKC9mtmEz88$pbR07ig`v0QX!wQI3TZKG822adU_eo zV2Ou<98kT{bcN9~fdza;JcQoC)7^Odb1m!IvxGS%+tm=IP%~wxbDSX z8Uv>=Ly|69TX6lNRzne0M88AIJ23c(R_pdCl>+BLpk-R>L;Ys@@4BqlnL`K*3$FyA z6mAly!A8O?O9EmjkC4XM=|!u{WU6QdUm`CbQhAST)eR4BK}stnsBQ??xZpRB12Y>T z_}Ay z?uk)5HA3Z^35hw7KQBsJP z5*wp6kS6U_jFM-VPp9S^f!= zxGjCnKWFQQ{}aKWuN4~Jf{IszQi+;x<;{3Wm{LAaH2Bn9dnlv~@?IF$W1PD~ z?{b?l_eT*kizKG%B#%feo!ge3!P>S8%s*ZQgbdRC|4o<|D_V}l8)902u%iQOc{*3Yf0W3dS&5dPGj{yE~g>1otj z8P&V7AQB@S`A@RcG5CUV`>PQi&r**k0Fec$dT%U)Woe6CHhEhcv=wpNdrgI!Wdo`7)VO2l=*fd+OIghxinHw}lyg z9kGRBdm9~JjnvQ)Nxvs;=1LT&AKDw!agA*v`DLd_em!0qx`g2_WhPGVXTl*~DV44z zWq=uPZdZ>LU7yD$=u7w9l?M^3D#mNU4mP3E?@X^T!P)svMDpGXaVqiY1F>{y{oc+p zQaPTBSzCX;%cEfbmCjEsXME|_dpcdrkfZ4dH~vq@xbFentJKYxf<cIRoZtAn0i0hC zINefg3+ily2Szi{jM?bN%?7dQk9*9i!=B-Ue8|-*H?%L7frccn1R>XQw|`hJxt@gx zN}_|XUS%nCNbU6@0zej~-AmM8C)KM}IWlfp(^ zvhCC@L2AS9R?vs*GdAuC8oW`!UWkL4+J&AoH*LDvLy4r@Uo?r?;#KU!HRuN3Jl8nR zUuP;|_LF{|ymmta(p>m-A?Q;Jyp zw5htjFMF*xwud6$+>L z?I$~Kk*cmEY^9XOKkG{Ay9&bQS$9#fSZj!`Z=~hOcLjV_zZ`o>_f=KeqvdT;BX40A zey`34W~tdagT=jr;ASz7zv?rFK4&>*{$<=MM(u{ML$pIbMLLB&-73{^MnZ>-gHwW- zgkghWv!AP!6*53xM_7kjhh0Y(o-I{Ocko5ZFrLQyjEKeDhVB`)PZn~kvxPc=N?vvM ztBKx#S;kt%TP9paT}EE6^?T5?KNau6?1>MY3v>yJ4ytO})x4M4{<6)s{l5PP(6KBV zSQdyM_^&6sCqjH!$-hRi0UKrr0vRG2+;^_zWJG8LRYz5aR3})sXe*-(Frqe6+h*>$ z?=draSZZ%MJHCayhetcNc&zA|`8-E*Aa|fkAhHjb(-{vs9dZeZ52^*y;{iP1+~tDd ziQ)<8iI@R7emYa4*a86=(!+0rX~bysLgKfob#rH(;g!23&JGBUa(hB4Y)PXC3kb%^Q&)e_@ z@f%SZ3D?nFLK;2coXP1RYU64{Yr`)?JVH(D#UkhW?7l}*pLqG>nxS=Ah(bO0>;IJ6=I z2rnMTJRbu3GrD80>QbDV-UCbF1NJKdBC542U)8tsf1kt9-af0}<_qE#?|#hJ!=%2_ z$E6v_eQ>^;=4*Syehg8Qrm46BpIRMEP{tuP7BU`~rvH0kE2=Mn&gwxVbq3a+OJxfm)PAPQ?u ziO*@K;5X{AFL|Bl9Z@^y#=rKrCpBpO&e1+vw?y+U{?wdoaq2m1cG8PGcta?ZUNck`!QdMa6)Vjg&>9OY5r zWLxqYTsvUa9Cgd<=v4Z1)800DvLO-`zc^FgWVxzMuIgip)nIS?7JsWiDw~GAw;t3? zl?GL~%EYSvtwybCL3aXC8^0!6_dLoil!bXip59o$!0iU8Uf`8V8 zCn6^EwRPMRY$DhFPwgd^s;Qfkj>L1G$XPIgxvtY{7=yirUO8pt_nPlXL#u^Hyjh!r z;2e_L3p}h_fHJOInD&5G_T+9x>1}QrsBCI#FQe2wdD_y4x3uDoi0>Gfg}^E$y?|+d zVx#YkGtA?rK)!T*v&UchCVu^k-D@^o_~2XKJ?)3ZMPpqH+o>Pg{d>)CGWp};-@WAD z=IOLsVeuS7LIaprf|7C>Rzk7FRlxz?S#5otZKTvDO8a5u3fPSt8?+y9F zhiY}^R2iMU8fB{{w}p0ja&5k9VxGlz^Nk`WIv%hjCI;m5*I!Z*B6uDVLROt1_Uk$N zT{b6tMT|iy&MXG`=vf{)ng}=^o!=38P4c&RUDnN$?|#;?p5JcEnoa5m6ix=dbEYgt zJDHG_M8*#eH;Iqq_*hYgyUm+9QPHdZs&YXc-C5OJ!xGM<|6y0QJjc3bz1LJfDs-0P zt_fQfGS@5bDkzX!9iB_3gkDuNH}}sPuzTz7{UbFeAG*I8o?LeA1Yq>HB&W91Zvw2 zH>RA9#qTJN)X*!!`Ma6QMz3<2RA`+cHB>bAgDaCN2SU}&H8L+$HPmt0sw*oieOtU$ z0VC4tZW_54D!l5baax}|CE$NP+RC4j`}7o=wa(gFkIMy}5f`N0c9M>H?})a_476%p z7#Gy;_Gc?wjwj6LKcQnlL)7okkC1nNy|c;HFDgCSs)N}Pke4ZEfe<{5aS z#;VZg;q}C0)%N&R{CpLlvC@-e+bxxc2UOVYFSTi;X_zy_U9^<`efp&G3m`ZZYavkV~mxTqbZIFIWVYN+~; zDL1e_;=_xv)jfHt`bY6#Lcywl^AM;rR;%2;87}+RKPUS035rc|4 zPKlL@d`c0;((KBFo32m|<9?Ids_L@!MHBsjtE-?YSy{(iu1O9Kedzhm&j4En&A}?q z(WK^~NV_nevwxC*BoK|6eTdiB6sj9!NcSTMMf!w=0 z-xv*b8fV20MBLI*_1xp{SiB1l$e;Z_hJNOm^5oMnS>i7Lm~~}rt+CI3zq!UtsshV@Vm>*&-Nrfvfah; zfaY~061AeO!FtPE3=$t{^uc&O@tN$Y_W>lhMSbEIZ+8i3n0Wxj17*KFk*%Ei?0@sz z{~U@X!!hn>_A!f7qXQ-AG7?6#5bTU+GD-* z^uu^9&=Tz_PvF$&FybP!7$_U}LME`|v;X@dQ4J`o^mzbO{OK>*dn(nqw`ekf6QBK@ zi^LnCEZZYl8`x*R;UbY4DEsG`Ozr{TJn;Z>+oI<4jekA#*)P3F-13WGzXl{7_|U99 zd>x2SC7I$DzZS-B5}twyJ<6nb$rFH%*9(^A+D=r!W<0#$A?m2lUi>BhLugR_&)8iX zz+-#zmFZzSZ#{c!yTy|L{Yc$EUiR|kneCB){0Q4ON%_iJq~G$1B>xE6HyEBae(8lzgp>ur_T}|{fB;03j0;yO7^aqzJz;@JrF{3lui1a{MhSk zXyxhj^*+}fvZFvBy%*a)MKUH z5xOa{G_H=krAig_$3ly`WQ<7_GH=4gQzW4G#1l|<1-A(jy{6k7|KWL(@3nrKcEyrc z!s~D0zcha1nRovnvFN4la}K|;$tm*Tan{&0FRb4llYWC_FjDpCV=!Us$@+0=X^L{z z==FC|B>X6YkIM_V_zrt=TFts%*_`c9aAwYUuH5`CC%WBe3Y=2t>L$=Hw=5E0a%qnm zyhTGT^{_@jEivZNn>u;0g89^q7>E>2Z$Amgdtk}u2$9mO+sM2dY-=pVQbwNC(izuW zNRg6Ep6E}>gC|^M>B)#}q71ev0a(Cpoj8eRIA`)41}vd%N&(KbnF!Prq&7tX%NCks zEaS+nNNdV?R>g?_$>z#_nZsL^U$YWAE68`%e9Cm6VQvv)ghR6kL>0GD(qG-IM`XJo z`-lE;!uQXGzv&SE6@IP#{)_%9y)&ZwaIiC_d(XZz*W*&TGdbW;{}uV-5YUUHQ17wkbJ}$;;?wQdBVzSoL*9VCCVN_Z&-v2o*C%3~ z-=Mr^dD?g{@Y3nm3$!w9U|-WZt#WVoo0zPtUE@35I?cYna4+>6n`~%2i^$#km8-3z zsF|)jLUe7dqb5RaJF?mk=c~DxIyK_m0JNhZ9;JEew4)&&!{3i?i1d~Fk~(4LvLf*} zg?&uRjCn=(@65;QzW~zPZl#7sUk$o3wuUNSMfc>|vGay-g+zck`^t~|L`M+t*--Q; z?UWrJ6m)Gb@D)f6Kjv|OA)tLf_XGQ1WLGO(Gw=y2cg| zS4v6VHxrOnN}bzx6_E62vK;kt2I^7ZkFxKlJ14%%`?KPYIqtU{I(Cm<>~pp0{YhXx zV0!A(V_gC@U&FU4{YkfW4q0aiNXg!}Xp?qGUE6nWlYFP~7|lOmdx~CXeE@Yi=dZJ) zgF>#gyuOm9$?mIoDUhYp@5_0~=cQTh>v$>UrQ`2Qd&wE3Y3*xdvN?`!nU{9bHk$p7 z0p&16HSDtp{P3qc0!|*n1?r#0f2v?xMMcxAkwRKL9*_y#R$~Ne|-O>07ZkN8n#ET*RI!Y44(6yKb+fm#C9yc z_39t}@t9jzJh$+u>X_I#KmQrv?9ndT(Xnp0zHx5wQ0}u1_?PEC)qb=wcCPV|mAzx& z;n>>U#<#Jxq41EFeIT=*gArPtfZzl|6DSk|dxE9FW?*%&D_8++2i61of+fHvU{$a) zSRQP{0B~hZ!E7gM$9!gW<-YY{;C5wB!5u}DmJl#T`eBTDSV!vK7gUEL8(Q4oTStr* z+HZ_Ii5-Wyg&Bu>ggP906M7SVfr5{KkAjc1h08_)6w;&dRpuA*b!@e2)o%4{m1;Hf zH1SmRboP|@wDHva426(+oVy&qtiC+GwA>N!e2(ezJFQ2@Pz#+bSQf~ibh~|iM;0wx zdH}4aWY35=jIhr^R+n}=^PS6t-$p%rAw5KYgch9K^AgVO8TH3HS!AsKQC9De+uQDz z)_p+hipD$u`=Zj(AiW%fuQZLQi>MTXZJOFo=JWKa$1tA6C?rHK(w?>$BBP-y;ZX52 zKX$cpKbl^aGQ{gYEG|3d*J!=CMwNbA_-dc-ZgHn!x}d6OS9JJxfZrtE5Nt#kZer-d zuGNe^LPWOq9Ohf6-c`Yyk?K8egi0YR-*g z*EXU{OGhnvDqm%a+vlu){jsxpTjS2M^80H5%j@v{+@99!J61@NkOMPgU{Wvx<1Z}n z8SisB;SIzleV#vdYOBfb@P87M&!ST zFD|cXEq`<`Eqw?vSL;ZA9JfD-wpk2~{%z;b=Tw;jh&rXFwnWmGJHwl z!@(cLA0=<+R;N(sP-k$}D*p*S|DHGvD17`_*z^dLPPDUM`d1iUXldn~K=WxxM<;}( z7FWT9Rl$JPQKyMu2-Dzz*VGyej0jxeHI1wKBXE?1f$M@6(G$?F(0a1j@$mlfc77u| zWeHfUI4AUeo)@^wdr)6cU}nLI#YsbAmNpG-?vpXDs#9D3;8=}&bLu=;@Qh3Us44Hb zo^ncG+UE7D5taUo^_0Bs=Yb=CF~$K#I6XGJR=&2s9;SPapWMLl(1|{cmFwLcwT=^C zqk0wxFbf9YXXEmIK+g!k5KQ;0FMiV6*nUay*Z;OX|2vJ16#-2nj^z|$_Lc5@8eKI4 z{&(N^UDSTc{6|U1ae9C;bq-Cv0$j4342RA*0#_8_$bJIixRr%)=D32{HHgQ8i92_H zZsDeFoCR(s@9^n&I)W7m9LQry<(Jn3p+&0hD*G2>evrgI9$DYJiUE7kK=UmL=+B~cvY2J`Q+SRv6OW)s*CHNtg%Y(A?t(-fLqT}E->|b!+Z6f~ z`jBk1sk5ll>g{sg5U(ZSzsm}uZ-Z~4Zc_}>3_=ZNPiC_*qSp)HuztINP@OdZ8rgk# z8lnq_b>A%L8^ZxyvYE)I$&BXm{0uiKUVW6A@#FAl(I=Kar4}U?q2fk$M|68RbqZK8 z;>K1-SNjlkd~|&H8IjXN`x$k#bhP+cqm!h233b?YNODqX$C7rEh)UmnW=0?EZX>1l z+y&X{8M0wJIO*u&3HR{}p_7^BY@j-FOajAo1*k73%SU}c;ar?iuu;wyzrFLkAsa8| z-top|wB~Tr$r2u)#!I~|19>QCr`G$41Y(7NK!RxPS{co{4EZaoqod+nPgm0D*0CW- zl4;wVUc&xdKF>Yg5DJ8lZ$ehG>PBeeg&lTii3E!gycUYuYKt-UpsYqbJL<)xW)tGZ z#cI?~rg!~)HS`Hcuzs={nYm7WG1V=k@h943KWr;P`ZkwdP}NV=KmDk!h%MV+Qu;~D z13P}ApG(pT2ZmoFkX3zESEq5Ly`Z_E)ks25vKf(;i~X&s`Viov1goK93|0t1dixuU zm;1swKt)NXtzLIz_gzhv>inBaFIB&ReX#HhKC*09B+{P}Cv-3L(}5n6f`1o%%34 z6Z!ic>%v=mAo;(h{6vYv^AAaxqp~Rx6E3QlT=v zH4`4Z2;+PQ5rkwKnZ@L0PJ#$JxbzXDJL!YICSKi24)F(NOPQ_XI1nYed}}R{O8zlf zL$kULdrmcT#OAUTLFtj)5u)ea`buvSG-HZVk3|h#-w*mOK_W#$&la(VAAvRVB6uYR z(=8{A*?)n-K5*4BK6W1?wSz*Sx6v*m=K^ZL&Oi#iRX^ zL*&swg&Gk%sx1a-A)8+W#xyUO0l<-I=fqC`j>@o=|3iFq+=IdvLiSb zW^#^~BRZx46pQQB=Y+?!HpdFQ8mfwbiqcJj4?I)ek&LtL}2ji!*WlRUu~^H`p_3H@2i`8exk=QB2fvU}^E0rSnY$ z;-OJ?1a3>{nxZf#wvSAf6MO3e4Wz(;XHu}8F%e48hp}RoRd1!Z4^kr#)5#L?l7Dt09wGT&oH-!&p-%^4f!BojUj5CR(Go)86 zY+I1tP~N(vCKbJMqP|rkKEYlr2ecT?019I+24@IO&43QvtlWBwbl-kI4&*+}do1I4 zNe2n-7K?<5bvM%diNuMH)T0F^mQt1Jd8rojPHHyTJzvZ(#efDmNQpQ|i5n%!GDyidNU0Ge$rUAOgA>jl zCFvX`i4-L%JV=QeC7Fd2-o%LZ?>otC3IA_dCs5#S!eiHNS9wsdHT6mu;A(2om|$Cs z_@V)GIfR)fND~7k_v+lFko~tfo^!fh283w8!t1<=HWaflz%EGtQivo-ZJBSWj+|+S zu`>)E;aydx*NQtVhR}3y+4RCY7+~WV?YARkjw2(gat}ey@K8jq=wQZb!43biPf!j!Eo$;8))Dm9`twqIoC zW`?99k3TYBvCg&MPXI`TaJt~;_mm#qW{C!0a8hmsMD?jZelqZ08($2*8krL2#H*Uk_`4yXny+zpT(%hnH6*J@t2mEI`yz#M zON_K+*MTmRX|b7$aM6v6x39nfYrpBzPPIYmk1lr2x!YL}55X9vQDVb4NZamnuHY*9Exm+$x9wRK})rq`C z4Vo5m=DFkYDdkS4Oxco{&0A15Z6-EtST=2{Hf^Ev7SZJscxudSg=s(JSzBUs9onqW zGuh6Z0IPe?O~a^G@x-%aj$%IR5%;Z}XHM9wdt&N52pbEmh1%laukff>%tX8FPhr!5 zyT1dtrdLOq4AW&m3o*Ze@2_@OOw-%8pU`+Ys(Y%u@gksvty3rp4`v|(*jNb~Cz2qF z-9&+#2D=d1HS{YO4s$yEBy5KMc&?L!JK`xavuFPs63rOx$y2;9s^QoYC2;a6sufm` zQ>!o48M#e5qS@yY#w>E~;UMY}CihS1?RWKey?52Z$^^!FoE(Wi-x=m{J0&D{3Vy2dGv?s3A&D2Nw=%8coFk!!mi2wx zskv0)QQ^^eWO~J!z?r~h#bL#*!KuN0kAg7ht-2AeojAE{fAs-Iee@9D&~>)LSt~Y* zNN@x2G9`s#to<_I37WY%i`6)&If~WFI`X};x~-?H6_O{rY~&W@7BTJr5&hFGqTXQH zP`Lel@%tj7#rU(}ct8*KX#(|}tsa{j&x{+J!=0};$B)`NcIDoDmW=zn>Nj-k1|^TX z$M1Tfl%aE_&sJ%@P|VQzPoj>F>19%JQxC1r)`%^qjVu!nr|R(RS3t1Lu}UYI%<)Y5 z(HE>c50>W(ol8-ZGIqROD@Ux=Y?~(XW@}NRIsc}jEFqN%K*eEh`Qc7VvFlsPQ~j-6 zz%m-$Zl?pYiRRYF2Y4{xEI!{CzP3Ob5c*v?@jLRj3V@f5GOCTTqKz`Ejk3LsGO3NS zzKt@#M%m9s8QMl!(q;;7K2OH#(|P&&bbi2McyaEvpPesT&3{;tk9Axo_LfrU&-C=# zf}~lzxkW_9{1gRcC?hD1CWur{-#DMFQ9(Z@VqSjD~!_G0<@-znS~6-}OY-$-Wii*xR!E_VmS9StL(+|K*a= zmnnY|eHZ>_<@KvbIQf|JHvN^?tGd6SXmbAG)DH5a1TcdA@Y|F0E0#ZDcd+3|?cvgu z`KydScX#U6{B7$GZ((xHYTBMJ;$VKH-xQ`j|ytvnv!(U;l zR^X+K`wSxpxZjD=Nq3P@?8CA77`N#8hk7nD(ugY4ijJ(F301}MS8M5AG1VW_1$NKW zi|B{^=+N}+e5 zJM<$_k%>5l@8eiEWV5Q{upEp3=1#@+_8{u|g|m9C^5f5RIEdF=#C*LyFf9yF?0#A9 zviI~Mk82ssS{ikJ;v@axHFzvEO<$o>G~nK*`ydzZ@HF%xyA^_sR%Qhbw#0U z-WC%6Rg{#o(-#0GNE;3A3>O}Zd}^Ql?a0MSkva*lQ4kwO1haN1nQS?T7W0973atGJ z%Trt9Z$sjN&KLzGFvor&I1KQRqyPIA{2=l_{r{(r0shG~9L1bUEEC~79aKsr#Q#4{ zQ2G}9)3Yt547|$mY~z4cOM-2aex-%zpNUqFz8E3o;{xQclJt;GuK>xC{SU#WT)e*f)?G~y28xp zwxN*c(mIebXo+jxtZwRoja(5r4d8kL8-ale{Z+OWIX{MU$=@eNXt9 zfyeywfQIVSv1O*f39q7H`y7nrHsu-#Fdq%iAnV&V+;If z5+6D0jQTblTD@`TPy5B-$>kWONi+I{72il^7ZCMpmW ze;N%B%%r&af)$Ey&qn&P^3*#Qfmr(TmGtW`R`x|JiRV`8`05x04(c(p=9CtYK0A>7 zpQ!KHEy$(C2)qh7ylJAkwG}IIDvkUY(g)T$vB+%PtY#Ybix5YfFTJuhd__X%1kSMz zR%lpR88WfNmW3X6@tZA9v&X)lj2sX#kR(RN{J|!3Qy87pt_KO$O;ME3b8Rj?jY|<_ ze|Ia3E~(e_H1n_zlKGu;O`?qX%6PrZ?$Z~c{!TOZWRs1K_FR;M78$6uu3>_P zQyAypxAB$psp=>u9=Zg|lm_#Zon5M|0d6 zqGI!8{FR(%)?a>lQ~m0C+|A6qVTH?`n}ZW{ zK4fA)qI7w94^`_&3}87@t>5OSUQTcE@Eg46GGDhEDnufoD>RUMiY3!OBB&FB`*->V z4}6SRHwHY6g_k7p^47ya51JPz^1l_9E?aN;#X0S|Hms^`p2ds_IL<}!UnU0XNT?65 zsNVN1N3VeooRaUpC}=tTXqJ5QHq3#JPHU^N7^j1(Hp4+N2Un@isMb$nli-<07@q(y zeV5*2RSR$~rs!N!ZmxragY>nC@-rkehL`a_j+kz5?kq*tdhW@bOlyPwNF^*R+XpV2 z2fi`hSl1j-8ObN8<(9B&Zhjr9&h2FJ=tVP_`M5Mp&veFm;oRwbCqG?X%Wmk&5;tHP z5SI=QH9ef$RH&4_)cnYvP>orB(ASHV9s7*Y!`d4qpX%&c9wogV@yjdD<2)!@R8y_C zF$l44_C^pOBAm-k&5@z%!J;(QJzWbV;g6!SZ4-N4OJHZm;mmf?;j=+`H ztjb%8<4k7tN+numO*cMfnt0EC>*=6fEq&zgxQMF7)L6)kp|E36-7DKY9PoQq@}(w` z)y~*{CY>h@D2one@5-pk*sqIAMr`vOwz>*NVI|(KPW~&OR6c;M{l$9>KWYrQaWM66 z`BSBh4e|VtVfzw^vAGmibG9%UZ`)sw3aHIv4Vl=hMW zUk7G~Re$JhXlbaI0^iVly`d%E)L7|-EN^KnLpFI%eu}k5#g9)c5J;R%M;ymE`!gk7 zte*S95sNd6X?eB9zEp$vUvHmy%5m~V-NP4k&QwPij(rwM=1XSUx=@uc8m*oipq0eP zs>5(x?!<|D4CBz^vh28-vBWPW&-5xpooQv3QP?URUcT9$x6$7IJQ6%{Q~(5%+PcBJk}i=dlyjHyZMC#Wmf_j$l_?o}Sk=oEQkG zz?k&N1ufu$8#%)o2p@z8_st7ozbsp({S?}BnvK0gv$hF!3f;SGIVcvR^@rPz6+9#C z%lTuq3+2n9(Ymn$fq2NxkAvyq@9i%^_Tpk58)?nzcymV68@t>fc{+K04c6m^y788l zK*ZI&-{I$aeI^#32t|)QM|o%7Vz^hnWo6?Yl0YA>M-y*mGM4=FgY2ng-sTNy_Zst# zZArli9Arz|IgMz@d-B(kJA5M1zRj_)uk!P%>(5Bqpt~bO9Irh>q$fC7rmXDcf4*M} z2MvaNK9vr`VJ1Uk!&ZB4n+0&>p}1ImJhYawOrq5T8u*O!cVC@J(AGZB-gCb-sMQ%9 zM@tYoWx1)`dAF-0&HTpcF^6mPznswuAoPLHoB-z`+<7yRduTWG`y9=keFtp77=e&O zuzI=SXywDbG4z9lVXwbyV6e*Vt1`hRxl_0)H=O9OXn*OUm-KVvjkz{8$-?2PCE~2F zuDeZasi(Dj<+_(_rk*VuK3>M=Tk9q210~ar@?G0m)oz8rWa``;gBg$Zl5SLTY6yfz zu?qCgKywNVN#4GrEAq9TD!BziOk^8MP>5|cs*?UWqeAVqw0^I0?N;mxvEt739>l8v zs>HBG_u!R7@sA7}?)Z*;@A6%dLal+>!LZn~vR4l!-CX`M(03XyCD@Nq?(&n(|2V{> z89@FOwD{x{%0M>YGbiSNQCU7;wEw=QECV~AjcUJi`VCCdx85^62M3t2^Lbim!^8j3@$#;7)|{2ZmagrbR!jZ z7prp=YIZi_ZlV=W4)vg+ z7q7`IrMp{Rgx9UO^?5~ocvI-gn6)G7!)or&h8UjkQC-&SS51scUT~#1vb_ot)|MQo)Yq{Nz zj_;dbs%r{&jdO`l!$a2G1jtWBGc#Q%BSt*Gk+||}G|N#%#>Oa%*R$IPTx7Abi7n+3 z(4ddAWc3}As~z09oM!LuK3v>}!%t_VeLO$!j7zR;3PPUh{}?ut?s{*+?auzIkz)Q1 z#6jlKA5!61X7_|Kx5kdDhf}b~FCKg>H=N@_q!JP3tn3xB6R8K{ZV8TB4mz_NUJkpo zR{JT$_wY%x^pB?{JqE^QHZrp%581ym~p0un%<<`j=*Ss7tdp&#BDeu06KT zYT?#sD=ZXoCfV}eNRFm&-&rAgsAewHJjo4C)Mm+Cmh^$!fr}(-Q`OdLE^Gf{m^FEC zU0^6xvEntq;Owg?xGQeoy`Xf@ItP;>vzT*ela<4yzG=do;>us<&WBsRw!;sbTMwcQ zEM@f@hpcVhS~qGanlp-(bkr>;h<4JOekwe(xBtR8Ltt|2tH^c^z9nI@wAG)w_M}L? z$?e8XCnkB(h0K&dhXBuQyz17`WsJzp`C1a8ABJ5D+(J7zd0X!!9H1o(Uge5A<3Non zQ}gqw=_7e<7dwhMGd?nO586p!%lg;*(VtHe1yjss@)N@OGHt7-bO@4(p4k(c@T}Ee zW;N=f&ijbP!xPxREji|x#e%aEkz3s3DZ?2b?bLJZQ?(3>Q;tGYLP`dYHw=VHxDCR3 zep=0xg_(#83S1BC_f1!0q6ziC#NTnWf_?eZ@-6dMe~iE4>{}FCUuBk_3d>x?T`wDC z2y+i=x6+G$OE?j$`^F&iQc6}#rFln`u$=9uIMO^SwFP6w$FjF8&Gmw zofx>&6|XV=0iyQ3bq~BB(j=zs7-B52em%&=R34OxuOq{QJo)R zv)IaYIkai4`48Adrvo|DcKYAUxH^z#9{TzDIfv9IN3`;6c_Y@1%l3YRonO;!=z3|X zFL@~pbv2R^$8i>6a@cVRhjjEQz2Pp1b}2W5x{ns9pMU!cYqe=Mk3Ae6S;PsR4Qw8k z5=^k373M%)^d9QIm1;pk@5r_+@fpS9axjt)rxFy}MWsq!ENYbYm2^e!xqpo0yfkF! zp=9uL_?&Veb5Z7%xAx%7yBc@1QK>lW+Ki6};>XPV zlp77y#o6S>mHVTFavX$@IQxgH{_KwxhU-Sj7oezv;z+G8!nqOp6sTB9~ z-g=rjVjdQEfQWr+l()e2gk^#6Mi*$a8pl{sQOc(x?@ivNQBI8-4Z0rnF3KrVt#{=nZFh@#7DKCW0jK3g>~knYLI}#w zb0bHiWanx?u!?X*9Ue1(w}EGPVALk5pz{rK>$}C1QQF!4@b_{k&be~??=I)ss#r>P zJBU;wf2Bd3&(3C{;xl9Os>5g+3HYAF z0~rbaQLEMQm&6o1jmMtSS~5s!?y^OaLH}GEkDU8-R*QszF^P4kB^~p6Ag`02XVZ>X z=lUjR$*1Xc@eM7!GS1b+EIm~1!%RuVP1OU%h@(&2+|}BNt_%EIt&WU+oiG=RN?sOH z{22*me}Zyv&Uphg8@-TND{g0XdwV_7xLNnRWp>TayO|x9>nqXB8*Pb4cDKe`1TSp( z6b72><9TQBy1K_?_KAYoT2t6tA9_{iXC{^i92T|XSs!YOvxp1j;)XGYOe)V z*Y~MSLuw)+dDGj+2YwFXy{nZPaz@f}+A?Ma4En0F-WAmDj1g(4-dw@uLz#ms=p|#L zt5^1C!m_MiM zw=ZVvsCiyNHWPYJQHOggbZfDpO>TADb9~v`^lH;hhw&-}8b4vRE$6AVt(i~wwtmga zL_WRxWwXa)9;Cvg+i`98FBrLGyE>vOM`u9nBK!=;v?E_#b_2@F-frqf-& zyl(!m!v*WPMrzXIUj4FaA{obOOb|i8GqVzfq-(YX8>@dUl*^FZTH&=x3?QmINlYm9 z;7@dim=AHEHmFy{rk{{`ar_QzBrW$z_|xbZO>nR_4ri7+)b@*Gb;0 zyC%;~Gnjv(J^xfz{&8YH&4+xdk^GaD`P6%ifz)^FxY_H$*SRgF2vPhD2kfoMQdMWH z48K2~(94ifX-D(|R=TH)r4>CLh+MxA^2-|4 z00+5UQEm(1fC4z601k4yr`#WagWSd`%K0B|4y97q5M62O53aFF{liu{lO4kUmB3E)5iIFOVMFuCvf{kUKd zr2`D2bbvvW4lucYqud{*0}P^c{Mq+VZcFI^lgA7c<-hLdB!^2`NS%@AC30XeiRt{bvjeqNn?R$xh_Hi={i)-%0&7<Lib folder. + * - arm_cortexM7lfdp_math.lib (Cortex-M7, Little endian, Double Precision Floating Point Unit) + * - arm_cortexM7bfdp_math.lib (Cortex-M7, Big endian, Double Precision Floating Point Unit) + * - arm_cortexM7lfsp_math.lib (Cortex-M7, Little endian, Single Precision Floating Point Unit) + * - arm_cortexM7bfsp_math.lib (Cortex-M7, Big endian and Single Precision Floating Point Unit on) + * - arm_cortexM7l_math.lib (Cortex-M7, Little endian) + * - arm_cortexM7b_math.lib (Cortex-M7, Big endian) + * - arm_cortexM4lf_math.lib (Cortex-M4, Little endian, Floating Point Unit) + * - arm_cortexM4bf_math.lib (Cortex-M4, Big endian, Floating Point Unit) + * - arm_cortexM4l_math.lib (Cortex-M4, Little endian) + * - arm_cortexM4b_math.lib (Cortex-M4, Big endian) + * - arm_cortexM3l_math.lib (Cortex-M3, Little endian) + * - arm_cortexM3b_math.lib (Cortex-M3, Big endian) + * - arm_cortexM0l_math.lib (Cortex-M0 / Cortex-M0+, Little endian) + * - arm_cortexM0b_math.lib (Cortex-M0 / Cortex-M0+, Big endian) + * - arm_ARMv8MBLl_math.lib (Armv8-M Baseline, Little endian) + * - arm_ARMv8MMLl_math.lib (Armv8-M Mainline, Little endian) + * - arm_ARMv8MMLlfsp_math.lib (Armv8-M Mainline, Little endian, Single Precision Floating Point Unit) + * - arm_ARMv8MMLld_math.lib (Armv8-M Mainline, Little endian, DSP instructions) + * - arm_ARMv8MMLldfsp_math.lib (Armv8-M Mainline, Little endian, DSP instructions, Single Precision Floating Point Unit) + * + * The library functions are declared in the public file arm_math.h which is placed in the Include folder. + * Simply include this file and link the appropriate library in the application and begin calling the library functions. The Library supports single + * public header file arm_math.h for Cortex-M cores with little endian and big endian. Same header file will be used for floating point unit(FPU) variants. + * Define the appropriate preprocessor macro ARM_MATH_CM7 or ARM_MATH_CM4 or ARM_MATH_CM3 or + * ARM_MATH_CM0 or ARM_MATH_CM0PLUS depending on the target processor in the application. + * For Armv8-M cores define preprocessor macro ARM_MATH_ARMV8MBL or ARM_MATH_ARMV8MML. + * Set preprocessor macro __DSP_PRESENT if Armv8-M Mainline core supports DSP instructions. + * + * + * Examples + * -------- + * + * The library ships with a number of examples which demonstrate how to use the library functions. + * + * Toolchain Support + * ------------ + * + * The library has been developed and tested with MDK version 5.14.0.0 + * The library is being tested in GCC and IAR toolchains and updates on this activity will be made available shortly. + * + * Building the Library + * ------------ + * + * The library installer contains a project file to rebuild libraries on MDK toolchain in the CMSIS\\DSP_Lib\\Source\\ARM folder. + * - arm_cortexM_math.uvprojx + * + * + * The libraries can be built by opening the arm_cortexM_math.uvprojx project in MDK-ARM, selecting a specific target, and defining the optional preprocessor macros detailed above. + * + * Preprocessor Macros + * ------------ + * + * Each library project have different preprocessor macros. + * + * - UNALIGNED_SUPPORT_DISABLE: + * + * Define macro UNALIGNED_SUPPORT_DISABLE, If the silicon does not support unaligned memory access + * + * - ARM_MATH_BIG_ENDIAN: + * + * Define macro ARM_MATH_BIG_ENDIAN to build the library for big endian targets. By default library builds for little endian targets. + * + * - ARM_MATH_MATRIX_CHECK: + * + * Define macro ARM_MATH_MATRIX_CHECK for checking on the input and output sizes of matrices + * + * - ARM_MATH_ROUNDING: + * + * Define macro ARM_MATH_ROUNDING for rounding on support functions + * + * - ARM_MATH_CMx: + * + * Define macro ARM_MATH_CM4 for building the library on Cortex-M4 target, ARM_MATH_CM3 for building library on Cortex-M3 target + * and ARM_MATH_CM0 for building library on Cortex-M0 target, ARM_MATH_CM0PLUS for building library on Cortex-M0+ target, and + * ARM_MATH_CM7 for building the library on cortex-M7. + * + * - ARM_MATH_ARMV8MxL: + * + * Define macro ARM_MATH_ARMV8MBL for building the library on Armv8-M Baseline target, ARM_MATH_ARMV8MML for building library + * on Armv8-M Mainline target. + * + * - __FPU_PRESENT: + * + * Initialize macro __FPU_PRESENT = 1 when building on FPU supported Targets. Enable this macro for floating point libraries. + * + * - __DSP_PRESENT: + * + * Initialize macro __DSP_PRESENT = 1 when Armv8-M Mainline core supports DSP instructions. + * + *
    + * CMSIS-DSP in ARM::CMSIS Pack + * ----------------------------- + * + * The following files relevant to CMSIS-DSP are present in the ARM::CMSIS Pack directories: + * |File/Folder |Content | + * |------------------------------|------------------------------------------------------------------------| + * |\b CMSIS\\Documentation\\DSP | This documentation | + * |\b CMSIS\\DSP_Lib | Software license agreement (license.txt) | + * |\b CMSIS\\DSP_Lib\\Examples | Example projects demonstrating the usage of the library functions | + * |\b CMSIS\\DSP_Lib\\Source | Source files for rebuilding the library | + * + *
    + * Revision History of CMSIS-DSP + * ------------ + * Please refer to \ref ChangeLog_pg. + * + * Copyright Notice + * ------------ + * + * Copyright (C) 2010-2015 Arm Limited. All rights reserved. + */ + + +/** + * @defgroup groupMath Basic Math Functions + */ + +/** + * @defgroup groupFastMath Fast Math Functions + * This set of functions provides a fast approximation to sine, cosine, and square root. + * As compared to most of the other functions in the CMSIS math library, the fast math functions + * operate on individual values and not arrays. + * There are separate functions for Q15, Q31, and floating-point data. + * + */ + +/** + * @defgroup groupCmplxMath Complex Math Functions + * This set of functions operates on complex data vectors. + * The data in the complex arrays is stored in an interleaved fashion + * (real, imag, real, imag, ...). + * In the API functions, the number of samples in a complex array refers + * to the number of complex values; the array contains twice this number of + * real values. + */ + +/** + * @defgroup groupFilters Filtering Functions + */ + +/** + * @defgroup groupMatrix Matrix Functions + * + * This set of functions provides basic matrix math operations. + * The functions operate on matrix data structures. For example, + * the type + * definition for the floating-point matrix structure is shown + * below: + * 
    + *     typedef struct
+ *     {
+ *       uint16_t numRows;     // number of rows of the matrix.
+ *       uint16_t numCols;     // number of columns of the matrix.
+ *       float32_t *pData;     // points to the data of the matrix.
+ *     } arm_matrix_instance_f32;
+ *
    + * There are similar definitions for Q15 and Q31 data types. + * + * The structure specifies the size of the matrix and then points to + * an array of data. The array is of size numRows X numCols + * and the values are arranged in row order. That is, the + * matrix element (i, j) is stored at: + * 
    + *     pData[i*numCols + j]
+ *
    + * + * \par Init Functions + * There is an associated initialization function for each type of matrix + * data structure. + * The initialization function sets the values of the internal structure fields. + * Refer to the function arm_mat_init_f32(), arm_mat_init_q31() + * and arm_mat_init_q15() for floating-point, Q31 and Q15 types, respectively. + * + * \par + * Use of the initialization function is optional. However, if initialization function is used + * then the instance structure cannot be placed into a const data section. + * To place the instance structure in a const data + * section, manually initialize the data structure. For example: + * 
    + * arm_matrix_instance_f32 S = {nRows, nColumns, pData};
+ * arm_matrix_instance_q31 S = {nRows, nColumns, pData};
+ * arm_matrix_instance_q15 S = {nRows, nColumns, pData};
+ *
    + * where nRows specifies the number of rows, nColumns + * specifies the number of columns, and pData points to the + * data array. + * + * \par Size Checking + * By default all of the matrix functions perform size checking on the input and + * output matrices. For example, the matrix addition function verifies that the + * two input matrices and the output matrix all have the same number of rows and + * columns. If the size check fails the functions return: + * 
    + *     ARM_MATH_SIZE_MISMATCH
+ *
    + * Otherwise the functions return + * 
    + *     ARM_MATH_SUCCESS
+ *
    + * There is some overhead associated with this matrix size checking. + * The matrix size checking is enabled via the \#define + * 
    + *     ARM_MATH_MATRIX_CHECK
+ *
    + * within the library project settings. By default this macro is defined + * and size checking is enabled. By changing the project settings and + * undefining this macro size checking is eliminated and the functions + * run a bit faster. With size checking disabled the functions always + * return ARM_MATH_SUCCESS. + */ + +/** + * @defgroup groupTransforms Transform Functions + */ + +/** + * @defgroup groupController Controller Functions + */ + +/** + * @defgroup groupStats Statistics Functions + */ +/** + * @defgroup groupSupport Support Functions + */ + +/** + * @defgroup groupInterpolation Interpolation Functions + * These functions perform 1- and 2-dimensional interpolation of data. + * Linear interpolation is used for 1-dimensional data and + * bilinear interpolation is used for 2-dimensional data. + */ + +/** + * @defgroup groupExamples Examples + */ +#ifndef _ARM_MATH_H +#define _ARM_MATH_H + +/* Compiler specific diagnostic adjustment */ +#if defined ( __CC_ARM ) + +#elif defined ( __ARMCC_VERSION ) && ( __ARMCC_VERSION >= 6010050 ) + +#elif defined ( __GNUC__ ) +#pragma GCC diagnostic push +#pragma GCC diagnostic ignored "-Wsign-conversion" +#pragma GCC diagnostic ignored "-Wconversion" +#pragma GCC diagnostic ignored "-Wunused-parameter" + +#elif defined ( __ICCARM__ ) + +#elif defined ( __TI_ARM__ ) + +#elif defined ( __CSMC__ ) + +#elif defined ( __TASKING__ ) + +#else + #error Unknown compiler +#endif + + +#define __CMSIS_GENERIC /* disable NVIC and Systick functions */ + +#if defined(ARM_MATH_CM7) + #include "core_cm7.h" + #define ARM_MATH_DSP +#elif defined (ARM_MATH_CM4) + #include "core_cm4.h" + #define ARM_MATH_DSP +#elif defined (ARM_MATH_CM3) + #include "core_cm3.h" +#elif defined (ARM_MATH_CM0) + #include "core_cm0.h" + #define ARM_MATH_CM0_FAMILY +#elif defined (ARM_MATH_CM0PLUS) + #include "core_cm0plus.h" + #define ARM_MATH_CM0_FAMILY +#elif defined (ARM_MATH_ARMV8MBL) + #include "core_armv8mbl.h" + #define ARM_MATH_CM0_FAMILY +#elif defined (ARM_MATH_ARMV8MML) + #include "core_armv8mml.h" + #if (defined (__DSP_PRESENT) && (__DSP_PRESENT == 1)) + #define ARM_MATH_DSP + #endif +#else + #error "Define according the used Cortex core ARM_MATH_CM7, ARM_MATH_CM4, ARM_MATH_CM3, ARM_MATH_CM0PLUS, ARM_MATH_CM0, ARM_MATH_ARMV8MBL, ARM_MATH_ARMV8MML" +#endif + +#undef __CMSIS_GENERIC /* enable NVIC and Systick functions */ +#include "string.h" +#include "math.h" +#ifdef __cplusplus +extern "C" +{ +#endif + + + /** + * @brief Macros required for reciprocal calculation in Normalized LMS + */ + +#define DELTA_Q31 (0x100) +#define DELTA_Q15 0x5 +#define INDEX_MASK 0x0000003F +#ifndef PI + #define PI 3.14159265358979f +#endif + + /** + * @brief Macros required for SINE and COSINE Fast math approximations + */ + +#define FAST_MATH_TABLE_SIZE 512 +#define FAST_MATH_Q31_SHIFT (32 - 10) +#define FAST_MATH_Q15_SHIFT (16 - 10) +#define CONTROLLER_Q31_SHIFT (32 - 9) +#define TABLE_SPACING_Q31 0x400000 +#define TABLE_SPACING_Q15 0x80 + + /** + * @brief Macros required for SINE and COSINE Controller functions + */ + /* 1.31(q31) Fixed value of 2/360 */ + /* -1 to +1 is divided into 360 values so total spacing is (2/360) */ +#define INPUT_SPACING 0xB60B61 + + /** + * @brief Macro for Unaligned Support + */ +#ifndef UNALIGNED_SUPPORT_DISABLE + #define ALIGN4 +#else + #if defined (__GNUC__) + #define ALIGN4 __attribute__((aligned(4))) + #else + #define ALIGN4 __align(4) + #endif +#endif /* #ifndef UNALIGNED_SUPPORT_DISABLE */ + + /** + * @brief Error status returned by some functions in the library. + */ + + typedef enum + { + ARM_MATH_SUCCESS = 0, /**< No error */ + ARM_MATH_ARGUMENT_ERROR = -1, /**< One or more arguments are incorrect */ + ARM_MATH_LENGTH_ERROR = -2, /**< Length of data buffer is incorrect */ + ARM_MATH_SIZE_MISMATCH = -3, /**< Size of matrices is not compatible with the operation. */ + ARM_MATH_NANINF = -4, /**< Not-a-number (NaN) or infinity is generated */ + ARM_MATH_SINGULAR = -5, /**< Generated by matrix inversion if the input matrix is singular and cannot be inverted. */ + ARM_MATH_TEST_FAILURE = -6 /**< Test Failed */ + } arm_status; + + /** + * @brief 8-bit fractional data type in 1.7 format. + */ + typedef int8_t q7_t; + + /** + * @brief 16-bit fractional data type in 1.15 format. + */ + typedef int16_t q15_t; + + /** + * @brief 32-bit fractional data type in 1.31 format. + */ + typedef int32_t q31_t; + + /** + * @brief 64-bit fractional data type in 1.63 format. + */ + typedef int64_t q63_t; + + /** + * @brief 32-bit floating-point type definition. + */ + typedef float float32_t; + + /** + * @brief 64-bit floating-point type definition. + */ + typedef double float64_t; + + /** + * @brief definition to read/write two 16 bit values. + */ +#if defined ( __CC_ARM ) + #define __SIMD32_TYPE int32_t __packed + #define CMSIS_UNUSED __attribute__((unused)) + #define CMSIS_INLINE __attribute__((always_inline)) + +#elif defined ( __ARMCC_VERSION ) && ( __ARMCC_VERSION >= 6010050 ) + #define __SIMD32_TYPE int32_t + #define CMSIS_UNUSED __attribute__((unused)) + #define CMSIS_INLINE __attribute__((always_inline)) + +#elif defined ( __GNUC__ ) + #define __SIMD32_TYPE int32_t + #define CMSIS_UNUSED __attribute__((unused)) + #define CMSIS_INLINE __attribute__((always_inline)) + +#elif defined ( __ICCARM__ ) + #define __SIMD32_TYPE int32_t __packed + #define CMSIS_UNUSED + #define CMSIS_INLINE + +#elif defined ( __TI_ARM__ ) + #define __SIMD32_TYPE int32_t + #define CMSIS_UNUSED __attribute__((unused)) + #define CMSIS_INLINE + +#elif defined ( __CSMC__ ) + #define __SIMD32_TYPE int32_t + #define CMSIS_UNUSED + #define CMSIS_INLINE + +#elif defined ( __TASKING__ ) + #define __SIMD32_TYPE __unaligned int32_t + #define CMSIS_UNUSED + #define CMSIS_INLINE + +#else + #error Unknown compiler +#endif + +#define __SIMD32(addr) (*(__SIMD32_TYPE **) & (addr)) +#define __SIMD32_CONST(addr) ((__SIMD32_TYPE *)(addr)) +#define _SIMD32_OFFSET(addr) (*(__SIMD32_TYPE *) (addr)) +#define __SIMD64(addr) (*(int64_t **) & (addr)) + +#if !defined (ARM_MATH_DSP) + /** + * @brief definition to pack two 16 bit values. + */ +#define __PKHBT(ARG1, ARG2, ARG3) ( (((int32_t)(ARG1) << 0) & (int32_t)0x0000FFFF) | \ + (((int32_t)(ARG2) << ARG3) & (int32_t)0xFFFF0000) ) +#define __PKHTB(ARG1, ARG2, ARG3) ( (((int32_t)(ARG1) << 0) & (int32_t)0xFFFF0000) | \ + (((int32_t)(ARG2) >> ARG3) & (int32_t)0x0000FFFF) ) + +#endif /* !defined (ARM_MATH_DSP) */ + + /** + * @brief definition to pack four 8 bit values. + */ +#ifndef ARM_MATH_BIG_ENDIAN + +#define __PACKq7(v0,v1,v2,v3) ( (((int32_t)(v0) << 0) & (int32_t)0x000000FF) | \ + (((int32_t)(v1) << 8) & (int32_t)0x0000FF00) | \ + (((int32_t)(v2) << 16) & (int32_t)0x00FF0000) | \ + (((int32_t)(v3) << 24) & (int32_t)0xFF000000) ) +#else + +#define __PACKq7(v0,v1,v2,v3) ( (((int32_t)(v3) << 0) & (int32_t)0x000000FF) | \ + (((int32_t)(v2) << 8) & (int32_t)0x0000FF00) | \ + (((int32_t)(v1) << 16) & (int32_t)0x00FF0000) | \ + (((int32_t)(v0) << 24) & (int32_t)0xFF000000) ) + +#endif + + + /** + * @brief Clips Q63 to Q31 values. + */ + CMSIS_INLINE __STATIC_INLINE q31_t clip_q63_to_q31( + q63_t x) + { + return ((q31_t) (x >> 32) != ((q31_t) x >> 31)) ? + ((0x7FFFFFFF ^ ((q31_t) (x >> 63)))) : (q31_t) x; + } + + /** + * @brief Clips Q63 to Q15 values. + */ + CMSIS_INLINE __STATIC_INLINE q15_t clip_q63_to_q15( + q63_t x) + { + return ((q31_t) (x >> 32) != ((q31_t) x >> 31)) ? + ((0x7FFF ^ ((q15_t) (x >> 63)))) : (q15_t) (x >> 15); + } + + /** + * @brief Clips Q31 to Q7 values. + */ + CMSIS_INLINE __STATIC_INLINE q7_t clip_q31_to_q7( + q31_t x) + { + return ((q31_t) (x >> 24) != ((q31_t) x >> 23)) ? + ((0x7F ^ ((q7_t) (x >> 31)))) : (q7_t) x; + } + + /** + * @brief Clips Q31 to Q15 values. + */ + CMSIS_INLINE __STATIC_INLINE q15_t clip_q31_to_q15( + q31_t x) + { + return ((q31_t) (x >> 16) != ((q31_t) x >> 15)) ? + ((0x7FFF ^ ((q15_t) (x >> 31)))) : (q15_t) x; + } + + /** + * @brief Multiplies 32 X 64 and returns 32 bit result in 2.30 format. + */ + + CMSIS_INLINE __STATIC_INLINE q63_t mult32x64( + q63_t x, + q31_t y) + { + return ((((q63_t) (x & 0x00000000FFFFFFFF) * y) >> 32) + + (((q63_t) (x >> 32) * y))); + } + + /** + * @brief Function to Calculates 1/in (reciprocal) value of Q31 Data type. + */ + + CMSIS_INLINE __STATIC_INLINE uint32_t arm_recip_q31( + q31_t in, + q31_t * dst, + q31_t * pRecipTable) + { + q31_t out; + uint32_t tempVal; + uint32_t index, i; + uint32_t signBits; + + if (in > 0) + { + signBits = ((uint32_t) (__CLZ( in) - 1)); + } + else + { + signBits = ((uint32_t) (__CLZ(-in) - 1)); + } + + /* Convert input sample to 1.31 format */ + in = (in << signBits); + + /* calculation of index for initial approximated Val */ + index = (uint32_t)(in >> 24); + index = (index & INDEX_MASK); + + /* 1.31 with exp 1 */ + out = pRecipTable[index]; + + /* calculation of reciprocal value */ + /* running approximation for two iterations */ + for (i = 0U; i < 2U; i++) + { + tempVal = (uint32_t) (((q63_t) in * out) >> 31); + tempVal = 0x7FFFFFFFu - tempVal; + /* 1.31 with exp 1 */ + /* out = (q31_t) (((q63_t) out * tempVal) >> 30); */ + out = clip_q63_to_q31(((q63_t) out * tempVal) >> 30); + } + + /* write output */ + *dst = out; + + /* return num of signbits of out = 1/in value */ + return (signBits + 1U); + } + + + /** + * @brief Function to Calculates 1/in (reciprocal) value of Q15 Data type. + */ + CMSIS_INLINE __STATIC_INLINE uint32_t arm_recip_q15( + q15_t in, + q15_t * dst, + q15_t * pRecipTable) + { + q15_t out = 0; + uint32_t tempVal = 0; + uint32_t index = 0, i = 0; + uint32_t signBits = 0; + + if (in > 0) + { + signBits = ((uint32_t)(__CLZ( in) - 17)); + } + else + { + signBits = ((uint32_t)(__CLZ(-in) - 17)); + } + + /* Convert input sample to 1.15 format */ + in = (in << signBits); + + /* calculation of index for initial approximated Val */ + index = (uint32_t)(in >> 8); + index = (index & INDEX_MASK); + + /* 1.15 with exp 1 */ + out = pRecipTable[index]; + + /* calculation of reciprocal value */ + /* running approximation for two iterations */ + for (i = 0U; i < 2U; i++) + { + tempVal = (uint32_t) (((q31_t) in * out) >> 15); + tempVal = 0x7FFFu - tempVal; + /* 1.15 with exp 1 */ + out = (q15_t) (((q31_t) out * tempVal) >> 14); + /* out = clip_q31_to_q15(((q31_t) out * tempVal) >> 14); */ + } + + /* write output */ + *dst = out; + + /* return num of signbits of out = 1/in value */ + return (signBits + 1); + } + + +/* + * @brief C custom defined intrinsic function for M3 and M0 processors + */ +#if !defined (ARM_MATH_DSP) + + /* + * @brief C custom defined QADD8 for M3 and M0 processors + */ + CMSIS_INLINE __STATIC_INLINE uint32_t __QADD8( + uint32_t x, + uint32_t y) + { + q31_t r, s, t, u; + + r = __SSAT(((((q31_t)x << 24) >> 24) + (((q31_t)y << 24) >> 24)), 8) & (int32_t)0x000000FF; + s = __SSAT(((((q31_t)x << 16) >> 24) + (((q31_t)y << 16) >> 24)), 8) & (int32_t)0x000000FF; + t = __SSAT(((((q31_t)x << 8) >> 24) + (((q31_t)y << 8) >> 24)), 8) & (int32_t)0x000000FF; + u = __SSAT(((((q31_t)x ) >> 24) + (((q31_t)y ) >> 24)), 8) & (int32_t)0x000000FF; + + return ((uint32_t)((u << 24) | (t << 16) | (s << 8) | (r ))); + } + + + /* + * @brief C custom defined QSUB8 for M3 and M0 processors + */ + CMSIS_INLINE __STATIC_INLINE uint32_t __QSUB8( + uint32_t x, + uint32_t y) + { + q31_t r, s, t, u; + + r = __SSAT(((((q31_t)x << 24) >> 24) - (((q31_t)y << 24) >> 24)), 8) & (int32_t)0x000000FF; + s = __SSAT(((((q31_t)x << 16) >> 24) - (((q31_t)y << 16) >> 24)), 8) & (int32_t)0x000000FF; + t = __SSAT(((((q31_t)x << 8) >> 24) - (((q31_t)y << 8) >> 24)), 8) & (int32_t)0x000000FF; + u = __SSAT(((((q31_t)x ) >> 24) - (((q31_t)y ) >> 24)), 8) & (int32_t)0x000000FF; + + return ((uint32_t)((u << 24) | (t << 16) | (s << 8) | (r ))); + } + + + /* + * @brief C custom defined QADD16 for M3 and M0 processors + */ + CMSIS_INLINE __STATIC_INLINE uint32_t __QADD16( + uint32_t x, + uint32_t y) + { +/* q31_t r, s; without initialisation 'arm_offset_q15 test' fails but 'intrinsic' tests pass! for armCC */ + q31_t r = 0, s = 0; + + r = __SSAT(((((q31_t)x << 16) >> 16) + (((q31_t)y << 16) >> 16)), 16) & (int32_t)0x0000FFFF; + s = __SSAT(((((q31_t)x ) >> 16) + (((q31_t)y ) >> 16)), 16) & (int32_t)0x0000FFFF; + + return ((uint32_t)((s << 16) | (r ))); + } + + + /* + * @brief C custom defined SHADD16 for M3 and M0 processors + */ + CMSIS_INLINE __STATIC_INLINE uint32_t __SHADD16( + uint32_t x, + uint32_t y) + { + q31_t r, s; + + r = (((((q31_t)x << 16) >> 16) + (((q31_t)y << 16) >> 16)) >> 1) & (int32_t)0x0000FFFF; + s = (((((q31_t)x ) >> 16) + (((q31_t)y ) >> 16)) >> 1) & (int32_t)0x0000FFFF; + + return ((uint32_t)((s << 16) | (r ))); + } + + + /* + * @brief C custom defined QSUB16 for M3 and M0 processors + */ + CMSIS_INLINE __STATIC_INLINE uint32_t __QSUB16( + uint32_t x, + uint32_t y) + { + q31_t r, s; + + r = __SSAT(((((q31_t)x << 16) >> 16) - (((q31_t)y << 16) >> 16)), 16) & (int32_t)0x0000FFFF; + s = __SSAT(((((q31_t)x ) >> 16) - (((q31_t)y ) >> 16)), 16) & (int32_t)0x0000FFFF; + + return ((uint32_t)((s << 16) | (r ))); + } + + + /* + * @brief C custom defined SHSUB16 for M3 and M0 processors + */ + CMSIS_INLINE __STATIC_INLINE uint32_t __SHSUB16( + uint32_t x, + uint32_t y) + { + q31_t r, s; + + r = (((((q31_t)x << 16) >> 16) - (((q31_t)y << 16) >> 16)) >> 1) & (int32_t)0x0000FFFF; + s = (((((q31_t)x ) >> 16) - (((q31_t)y ) >> 16)) >> 1) & (int32_t)0x0000FFFF; + + return ((uint32_t)((s << 16) | (r ))); + } + + + /* + * @brief C custom defined QASX for M3 and M0 processors + */ + CMSIS_INLINE __STATIC_INLINE uint32_t __QASX( + uint32_t x, + uint32_t y) + { + q31_t r, s; + + r = __SSAT(((((q31_t)x << 16) >> 16) - (((q31_t)y ) >> 16)), 16) & (int32_t)0x0000FFFF; + s = __SSAT(((((q31_t)x ) >> 16) + (((q31_t)y << 16) >> 16)), 16) & (int32_t)0x0000FFFF; + + return ((uint32_t)((s << 16) | (r ))); + } + + + /* + * @brief C custom defined SHASX for M3 and M0 processors + */ + CMSIS_INLINE __STATIC_INLINE uint32_t __SHASX( + uint32_t x, + uint32_t y) + { + q31_t r, s; + + r = (((((q31_t)x << 16) >> 16) - (((q31_t)y ) >> 16)) >> 1) & (int32_t)0x0000FFFF; + s = (((((q31_t)x ) >> 16) + (((q31_t)y << 16) >> 16)) >> 1) & (int32_t)0x0000FFFF; + + return ((uint32_t)((s << 16) | (r ))); + } + + + /* + * @brief C custom defined QSAX for M3 and M0 processors + */ + CMSIS_INLINE __STATIC_INLINE uint32_t __QSAX( + uint32_t x, + uint32_t y) + { + q31_t r, s; + + r = __SSAT(((((q31_t)x << 16) >> 16) + (((q31_t)y ) >> 16)), 16) & (int32_t)0x0000FFFF; + s = __SSAT(((((q31_t)x ) >> 16) - (((q31_t)y << 16) >> 16)), 16) & (int32_t)0x0000FFFF; + + return ((uint32_t)((s << 16) | (r ))); + } + + + /* + * @brief C custom defined SHSAX for M3 and M0 processors + */ + CMSIS_INLINE __STATIC_INLINE uint32_t __SHSAX( + uint32_t x, + uint32_t y) + { + q31_t r, s; + + r = (((((q31_t)x << 16) >> 16) + (((q31_t)y ) >> 16)) >> 1) & (int32_t)0x0000FFFF; + s = (((((q31_t)x ) >> 16) - (((q31_t)y << 16) >> 16)) >> 1) & (int32_t)0x0000FFFF; + + return ((uint32_t)((s << 16) | (r ))); + } + + + /* + * @brief C custom defined SMUSDX for M3 and M0 processors + */ + CMSIS_INLINE __STATIC_INLINE uint32_t __SMUSDX( + uint32_t x, + uint32_t y) + { + return ((uint32_t)(((((q31_t)x << 16) >> 16) * (((q31_t)y ) >> 16)) - + ((((q31_t)x ) >> 16) * (((q31_t)y << 16) >> 16)) )); + } + + /* + * @brief C custom defined SMUADX for M3 and M0 processors + */ + CMSIS_INLINE __STATIC_INLINE uint32_t __SMUADX( + uint32_t x, + uint32_t y) + { + return ((uint32_t)(((((q31_t)x << 16) >> 16) * (((q31_t)y ) >> 16)) + + ((((q31_t)x ) >> 16) * (((q31_t)y << 16) >> 16)) )); + } + + + /* + * @brief C custom defined QADD for M3 and M0 processors + */ + CMSIS_INLINE __STATIC_INLINE int32_t __QADD( + int32_t x, + int32_t y) + { + return ((int32_t)(clip_q63_to_q31((q63_t)x + (q31_t)y))); + } + + + /* + * @brief C custom defined QSUB for M3 and M0 processors + */ + CMSIS_INLINE __STATIC_INLINE int32_t __QSUB( + int32_t x, + int32_t y) + { + return ((int32_t)(clip_q63_to_q31((q63_t)x - (q31_t)y))); + } + + + /* + * @brief C custom defined SMLAD for M3 and M0 processors + */ + CMSIS_INLINE __STATIC_INLINE uint32_t __SMLAD( + uint32_t x, + uint32_t y, + uint32_t sum) + { + return ((uint32_t)(((((q31_t)x << 16) >> 16) * (((q31_t)y << 16) >> 16)) + + ((((q31_t)x ) >> 16) * (((q31_t)y ) >> 16)) + + ( ((q31_t)sum ) ) )); + } + + + /* + * @brief C custom defined SMLADX for M3 and M0 processors + */ + CMSIS_INLINE __STATIC_INLINE uint32_t __SMLADX( + uint32_t x, + uint32_t y, + uint32_t sum) + { + return ((uint32_t)(((((q31_t)x << 16) >> 16) * (((q31_t)y ) >> 16)) + + ((((q31_t)x ) >> 16) * (((q31_t)y << 16) >> 16)) + + ( ((q31_t)sum ) ) )); + } + + + /* + * @brief C custom defined SMLSDX for M3 and M0 processors + */ + CMSIS_INLINE __STATIC_INLINE uint32_t __SMLSDX( + uint32_t x, + uint32_t y, + uint32_t sum) + { + return ((uint32_t)(((((q31_t)x << 16) >> 16) * (((q31_t)y ) >> 16)) - + ((((q31_t)x ) >> 16) * (((q31_t)y << 16) >> 16)) + + ( ((q31_t)sum ) ) )); + } + + + /* + * @brief C custom defined SMLALD for M3 and M0 processors + */ + CMSIS_INLINE __STATIC_INLINE uint64_t __SMLALD( + uint32_t x, + uint32_t y, + uint64_t sum) + { +/* return (sum + ((q15_t) (x >> 16) * (q15_t) (y >> 16)) + ((q15_t) x * (q15_t) y)); */ + return ((uint64_t)(((((q31_t)x << 16) >> 16) * (((q31_t)y << 16) >> 16)) + + ((((q31_t)x ) >> 16) * (((q31_t)y ) >> 16)) + + ( ((q63_t)sum ) ) )); + } + + + /* + * @brief C custom defined SMLALDX for M3 and M0 processors + */ + CMSIS_INLINE __STATIC_INLINE uint64_t __SMLALDX( + uint32_t x, + uint32_t y, + uint64_t sum) + { +/* return (sum + ((q15_t) (x >> 16) * (q15_t) y)) + ((q15_t) x * (q15_t) (y >> 16)); */ + return ((uint64_t)(((((q31_t)x << 16) >> 16) * (((q31_t)y ) >> 16)) + + ((((q31_t)x ) >> 16) * (((q31_t)y << 16) >> 16)) + + ( ((q63_t)sum ) ) )); + } + + + /* + * @brief C custom defined SMUAD for M3 and M0 processors + */ + CMSIS_INLINE __STATIC_INLINE uint32_t __SMUAD( + uint32_t x, + uint32_t y) + { + return ((uint32_t)(((((q31_t)x << 16) >> 16) * (((q31_t)y << 16) >> 16)) + + ((((q31_t)x ) >> 16) * (((q31_t)y ) >> 16)) )); + } + + + /* + * @brief C custom defined SMUSD for M3 and M0 processors + */ + CMSIS_INLINE __STATIC_INLINE uint32_t __SMUSD( + uint32_t x, + uint32_t y) + { + return ((uint32_t)(((((q31_t)x << 16) >> 16) * (((q31_t)y << 16) >> 16)) - + ((((q31_t)x ) >> 16) * (((q31_t)y ) >> 16)) )); + } + + + /* + * @brief C custom defined SXTB16 for M3 and M0 processors + */ + CMSIS_INLINE __STATIC_INLINE uint32_t __SXTB16( + uint32_t x) + { + return ((uint32_t)(((((q31_t)x << 24) >> 24) & (q31_t)0x0000FFFF) | + ((((q31_t)x << 8) >> 8) & (q31_t)0xFFFF0000) )); + } + + /* + * @brief C custom defined SMMLA for M3 and M0 processors + */ + CMSIS_INLINE __STATIC_INLINE int32_t __SMMLA( + int32_t x, + int32_t y, + int32_t sum) + { + return (sum + (int32_t) (((int64_t) x * y) >> 32)); + } + +#endif /* !defined (ARM_MATH_DSP) */ + + + /** + * @brief Instance structure for the Q7 FIR filter. + */ + typedef struct + { + uint16_t numTaps; /**< number of filter coefficients in the filter. */ + q7_t *pState; /**< points to the state variable array. The array is of length numTaps+blockSize-1. */ + q7_t *pCoeffs; /**< points to the coefficient array. The array is of length numTaps.*/ + } arm_fir_instance_q7; + + /** + * @brief Instance structure for the Q15 FIR filter. + */ + typedef struct + { + uint16_t numTaps; /**< number of filter coefficients in the filter. */ + q15_t *pState; /**< points to the state variable array. The array is of length numTaps+blockSize-1. */ + q15_t *pCoeffs; /**< points to the coefficient array. The array is of length numTaps.*/ + } arm_fir_instance_q15; + + /** + * @brief Instance structure for the Q31 FIR filter. + */ + typedef struct + { + uint16_t numTaps; /**< number of filter coefficients in the filter. */ + q31_t *pState; /**< points to the state variable array. The array is of length numTaps+blockSize-1. */ + q31_t *pCoeffs; /**< points to the coefficient array. The array is of length numTaps. */ + } arm_fir_instance_q31; + + /** + * @brief Instance structure for the floating-point FIR filter. + */ + typedef struct + { + uint16_t numTaps; /**< number of filter coefficients in the filter. */ + float32_t *pState; /**< points to the state variable array. The array is of length numTaps+blockSize-1. */ + float32_t *pCoeffs; /**< points to the coefficient array. The array is of length numTaps. */ + } arm_fir_instance_f32; + + + /** + * @brief Processing function for the Q7 FIR filter. + * @param[in] S points to an instance of the Q7 FIR filter structure. + * @param[in] pSrc points to the block of input data. + * @param[out] pDst points to the block of output data. + * @param[in] blockSize number of samples to process. + */ + void arm_fir_q7( + const arm_fir_instance_q7 * S, + q7_t * pSrc, + q7_t * pDst, + uint32_t blockSize); + + + /** + * @brief Initialization function for the Q7 FIR filter. + * @param[in,out] S points to an instance of the Q7 FIR structure. + * @param[in] numTaps Number of filter coefficients in the filter. + * @param[in] pCoeffs points to the filter coefficients. + * @param[in] pState points to the state buffer. + * @param[in] blockSize number of samples that are processed. + */ + void arm_fir_init_q7( + arm_fir_instance_q7 * S, + uint16_t numTaps, + q7_t * pCoeffs, + q7_t * pState, + uint32_t blockSize); + + + /** + * @brief Processing function for the Q15 FIR filter. + * @param[in] S points to an instance of the Q15 FIR structure. + * @param[in] pSrc points to the block of input data. + * @param[out] pDst points to the block of output data. + * @param[in] blockSize number of samples to process. + */ + void arm_fir_q15( + const arm_fir_instance_q15 * S, + q15_t * pSrc, + q15_t * pDst, + uint32_t blockSize); + + + /** + * @brief Processing function for the fast Q15 FIR filter for Cortex-M3 and Cortex-M4. + * @param[in] S points to an instance of the Q15 FIR filter structure. + * @param[in] pSrc points to the block of input data. + * @param[out] pDst points to the block of output data. + * @param[in] blockSize number of samples to process. + */ + void arm_fir_fast_q15( + const arm_fir_instance_q15 * S, + q15_t * pSrc, + q15_t * pDst, + uint32_t blockSize); + + + /** + * @brief Initialization function for the Q15 FIR filter. + * @param[in,out] S points to an instance of the Q15 FIR filter structure. + * @param[in] numTaps Number of filter coefficients in the filter. Must be even and greater than or equal to 4. + * @param[in] pCoeffs points to the filter coefficients. + * @param[in] pState points to the state buffer. + * @param[in] blockSize number of samples that are processed at a time. + * @return The function returns ARM_MATH_SUCCESS if initialization was successful or ARM_MATH_ARGUMENT_ERROR if + * numTaps is not a supported value. + */ + arm_status arm_fir_init_q15( + arm_fir_instance_q15 * S, + uint16_t numTaps, + q15_t * pCoeffs, + q15_t * pState, + uint32_t blockSize); + + + /** + * @brief Processing function for the Q31 FIR filter. + * @param[in] S points to an instance of the Q31 FIR filter structure. + * @param[in] pSrc points to the block of input data. + * @param[out] pDst points to the block of output data. + * @param[in] blockSize number of samples to process. + */ + void arm_fir_q31( + const arm_fir_instance_q31 * S, + q31_t * pSrc, + q31_t * pDst, + uint32_t blockSize); + + + /** + * @brief Processing function for the fast Q31 FIR filter for Cortex-M3 and Cortex-M4. + * @param[in] S points to an instance of the Q31 FIR structure. + * @param[in] pSrc points to the block of input data. + * @param[out] pDst points to the block of output data. + * @param[in] blockSize number of samples to process. + */ + void arm_fir_fast_q31( + const arm_fir_instance_q31 * S, + q31_t * pSrc, + q31_t * pDst, + uint32_t blockSize); + + + /** + * @brief Initialization function for the Q31 FIR filter. + * @param[in,out] S points to an instance of the Q31 FIR structure. + * @param[in] numTaps Number of filter coefficients in the filter. + * @param[in] pCoeffs points to the filter coefficients. + * @param[in] pState points to the state buffer. + * @param[in] blockSize number of samples that are processed at a time. + */ + void arm_fir_init_q31( + arm_fir_instance_q31 * S, + uint16_t numTaps, + q31_t * pCoeffs, + q31_t * pState, + uint32_t blockSize); + + + /** + * @brief Processing function for the floating-point FIR filter. + * @param[in] S points to an instance of the floating-point FIR structure. + * @param[in] pSrc points to the block of input data. + * @param[out] pDst points to the block of output data. + * @param[in] blockSize number of samples to process. + */ + void arm_fir_f32( + const arm_fir_instance_f32 * S, + float32_t * pSrc, + float32_t * pDst, + uint32_t blockSize); + + + /** + * @brief Initialization function for the floating-point FIR filter. + * @param[in,out] S points to an instance of the floating-point FIR filter structure. + * @param[in] numTaps Number of filter coefficients in the filter. + * @param[in] pCoeffs points to the filter coefficients. + * @param[in] pState points to the state buffer. + * @param[in] blockSize number of samples that are processed at a time. + */ + void arm_fir_init_f32( + arm_fir_instance_f32 * S, + uint16_t numTaps, + float32_t * pCoeffs, + float32_t * pState, + uint32_t blockSize); + + + /** + * @brief Instance structure for the Q15 Biquad cascade filter. + */ + typedef struct + { + int8_t numStages; /**< number of 2nd order stages in the filter. Overall order is 2*numStages. */ + q15_t *pState; /**< Points to the array of state coefficients. The array is of length 4*numStages. */ + q15_t *pCoeffs; /**< Points to the array of coefficients. The array is of length 5*numStages. */ + int8_t postShift; /**< Additional shift, in bits, applied to each output sample. */ + } arm_biquad_casd_df1_inst_q15; + + /** + * @brief Instance structure for the Q31 Biquad cascade filter. + */ + typedef struct + { + uint32_t numStages; /**< number of 2nd order stages in the filter. Overall order is 2*numStages. */ + q31_t *pState; /**< Points to the array of state coefficients. The array is of length 4*numStages. */ + q31_t *pCoeffs; /**< Points to the array of coefficients. The array is of length 5*numStages. */ + uint8_t postShift; /**< Additional shift, in bits, applied to each output sample. */ + } arm_biquad_casd_df1_inst_q31; + + /** + * @brief Instance structure for the floating-point Biquad cascade filter. + */ + typedef struct + { + uint32_t numStages; /**< number of 2nd order stages in the filter. Overall order is 2*numStages. */ + float32_t *pState; /**< Points to the array of state coefficients. The array is of length 4*numStages. */ + float32_t *pCoeffs; /**< Points to the array of coefficients. The array is of length 5*numStages. */ + } arm_biquad_casd_df1_inst_f32; + + + /** + * @brief Processing function for the Q15 Biquad cascade filter. + * @param[in] S points to an instance of the Q15 Biquad cascade structure. + * @param[in] pSrc points to the block of input data. + * @param[out] pDst points to the block of output data. + * @param[in] blockSize number of samples to process. + */ + void arm_biquad_cascade_df1_q15( + const arm_biquad_casd_df1_inst_q15 * S, + q15_t * pSrc, + q15_t * pDst, + uint32_t blockSize); + + + /** + * @brief Initialization function for the Q15 Biquad cascade filter. + * @param[in,out] S points to an instance of the Q15 Biquad cascade structure. + * @param[in] numStages number of 2nd order stages in the filter. + * @param[in] pCoeffs points to the filter coefficients. + * @param[in] pState points to the state buffer. + * @param[in] postShift Shift to be applied to the output. Varies according to the coefficients format + */ + void arm_biquad_cascade_df1_init_q15( + arm_biquad_casd_df1_inst_q15 * S, + uint8_t numStages, + q15_t * pCoeffs, + q15_t * pState, + int8_t postShift); + + + /** + * @brief Fast but less precise processing function for the Q15 Biquad cascade filter for Cortex-M3 and Cortex-M4. + * @param[in] S points to an instance of the Q15 Biquad cascade structure. + * @param[in] pSrc points to the block of input data. + * @param[out] pDst points to the block of output data. + * @param[in] blockSize number of samples to process. + */ + void arm_biquad_cascade_df1_fast_q15( + const arm_biquad_casd_df1_inst_q15 * S, + q15_t * pSrc, + q15_t * pDst, + uint32_t blockSize); + + + /** + * @brief Processing function for the Q31 Biquad cascade filter + * @param[in] S points to an instance of the Q31 Biquad cascade structure. + * @param[in] pSrc points to the block of input data. + * @param[out] pDst points to the block of output data. + * @param[in] blockSize number of samples to process. + */ + void arm_biquad_cascade_df1_q31( + const arm_biquad_casd_df1_inst_q31 * S, + q31_t * pSrc, + q31_t * pDst, + uint32_t blockSize); + + + /** + * @brief Fast but less precise processing function for the Q31 Biquad cascade filter for Cortex-M3 and Cortex-M4. + * @param[in] S points to an instance of the Q31 Biquad cascade structure. + * @param[in] pSrc points to the block of input data. + * @param[out] pDst points to the block of output data. + * @param[in] blockSize number of samples to process. + */ + void arm_biquad_cascade_df1_fast_q31( + const arm_biquad_casd_df1_inst_q31 * S, + q31_t * pSrc, + q31_t * pDst, + uint32_t blockSize); + + + /** + * @brief Initialization function for the Q31 Biquad cascade filter. + * @param[in,out] S points to an instance of the Q31 Biquad cascade structure. + * @param[in] numStages number of 2nd order stages in the filter. + * @param[in] pCoeffs points to the filter coefficients. + * @param[in] pState points to the state buffer. + * @param[in] postShift Shift to be applied to the output. Varies according to the coefficients format + */ + void arm_biquad_cascade_df1_init_q31( + arm_biquad_casd_df1_inst_q31 * S, + uint8_t numStages, + q31_t * pCoeffs, + q31_t * pState, + int8_t postShift); + + + /** + * @brief Processing function for the floating-point Biquad cascade filter. + * @param[in] S points to an instance of the floating-point Biquad cascade structure. + * @param[in] pSrc points to the block of input data. + * @param[out] pDst points to the block of output data. + * @param[in] blockSize number of samples to process. + */ + void arm_biquad_cascade_df1_f32( + const arm_biquad_casd_df1_inst_f32 * S, + float32_t * pSrc, + float32_t * pDst, + uint32_t blockSize); + + + /** + * @brief Initialization function for the floating-point Biquad cascade filter. + * @param[in,out] S points to an instance of the floating-point Biquad cascade structure. + * @param[in] numStages number of 2nd order stages in the filter. + * @param[in] pCoeffs points to the filter coefficients. + * @param[in] pState points to the state buffer. + */ + void arm_biquad_cascade_df1_init_f32( + arm_biquad_casd_df1_inst_f32 * S, + uint8_t numStages, + float32_t * pCoeffs, + float32_t * pState); + + + /** + * @brief Instance structure for the floating-point matrix structure. + */ + typedef struct + { + uint16_t numRows; /**< number of rows of the matrix. */ + uint16_t numCols; /**< number of columns of the matrix. */ + float32_t *pData; /**< points to the data of the matrix. */ + } arm_matrix_instance_f32; + + + /** + * @brief Instance structure for the floating-point matrix structure. + */ + typedef struct + { + uint16_t numRows; /**< number of rows of the matrix. */ + uint16_t numCols; /**< number of columns of the matrix. */ + float64_t *pData; /**< points to the data of the matrix. */ + } arm_matrix_instance_f64; + + /** + * @brief Instance structure for the Q15 matrix structure. + */ + typedef struct + { + uint16_t numRows; /**< number of rows of the matrix. */ + uint16_t numCols; /**< number of columns of the matrix. */ + q15_t *pData; /**< points to the data of the matrix. */ + } arm_matrix_instance_q15; + + /** + * @brief Instance structure for the Q31 matrix structure. + */ + typedef struct + { + uint16_t numRows; /**< number of rows of the matrix. */ + uint16_t numCols; /**< number of columns of the matrix. */ + q31_t *pData; /**< points to the data of the matrix. */ + } arm_matrix_instance_q31; + + + /** + * @brief Floating-point matrix addition. + * @param[in] pSrcA points to the first input matrix structure + * @param[in] pSrcB points to the second input matrix structure + * @param[out] pDst points to output matrix structure + * @return The function returns either + * ARM_MATH_SIZE_MISMATCH or ARM_MATH_SUCCESS based on the outcome of size checking. + */ + arm_status arm_mat_add_f32( + const arm_matrix_instance_f32 * pSrcA, + const arm_matrix_instance_f32 * pSrcB, + arm_matrix_instance_f32 * pDst); + + + /** + * @brief Q15 matrix addition. + * @param[in] pSrcA points to the first input matrix structure + * @param[in] pSrcB points to the second input matrix structure + * @param[out] pDst points to output matrix structure + * @return The function returns either + * ARM_MATH_SIZE_MISMATCH or ARM_MATH_SUCCESS based on the outcome of size checking. + */ + arm_status arm_mat_add_q15( + const arm_matrix_instance_q15 * pSrcA, + const arm_matrix_instance_q15 * pSrcB, + arm_matrix_instance_q15 * pDst); + + + /** + * @brief Q31 matrix addition. + * @param[in] pSrcA points to the first input matrix structure + * @param[in] pSrcB points to the second input matrix structure + * @param[out] pDst points to output matrix structure + * @return The function returns either + * ARM_MATH_SIZE_MISMATCH or ARM_MATH_SUCCESS based on the outcome of size checking. + */ + arm_status arm_mat_add_q31( + const arm_matrix_instance_q31 * pSrcA, + const arm_matrix_instance_q31 * pSrcB, + arm_matrix_instance_q31 * pDst); + + + /** + * @brief Floating-point, complex, matrix multiplication. + * @param[in] pSrcA points to the first input matrix structure + * @param[in] pSrcB points to the second input matrix structure + * @param[out] pDst points to output matrix structure + * @return The function returns either + * ARM_MATH_SIZE_MISMATCH or ARM_MATH_SUCCESS based on the outcome of size checking. + */ + arm_status arm_mat_cmplx_mult_f32( + const arm_matrix_instance_f32 * pSrcA, + const arm_matrix_instance_f32 * pSrcB, + arm_matrix_instance_f32 * pDst); + + + /** + * @brief Q15, complex, matrix multiplication. + * @param[in] pSrcA points to the first input matrix structure + * @param[in] pSrcB points to the second input matrix structure + * @param[out] pDst points to output matrix structure + * @return The function returns either + * ARM_MATH_SIZE_MISMATCH or ARM_MATH_SUCCESS based on the outcome of size checking. + */ + arm_status arm_mat_cmplx_mult_q15( + const arm_matrix_instance_q15 * pSrcA, + const arm_matrix_instance_q15 * pSrcB, + arm_matrix_instance_q15 * pDst, + q15_t * pScratch); + + + /** + * @brief Q31, complex, matrix multiplication. + * @param[in] pSrcA points to the first input matrix structure + * @param[in] pSrcB points to the second input matrix structure + * @param[out] pDst points to output matrix structure + * @return The function returns either + * ARM_MATH_SIZE_MISMATCH or ARM_MATH_SUCCESS based on the outcome of size checking. + */ + arm_status arm_mat_cmplx_mult_q31( + const arm_matrix_instance_q31 * pSrcA, + const arm_matrix_instance_q31 * pSrcB, + arm_matrix_instance_q31 * pDst); + + + /** + * @brief Floating-point matrix transpose. + * @param[in] pSrc points to the input matrix + * @param[out] pDst points to the output matrix + * @return The function returns either ARM_MATH_SIZE_MISMATCH + * or ARM_MATH_SUCCESS based on the outcome of size checking. + */ + arm_status arm_mat_trans_f32( + const arm_matrix_instance_f32 * pSrc, + arm_matrix_instance_f32 * pDst); + + + /** + * @brief Q15 matrix transpose. + * @param[in] pSrc points to the input matrix + * @param[out] pDst points to the output matrix + * @return The function returns either ARM_MATH_SIZE_MISMATCH + * or ARM_MATH_SUCCESS based on the outcome of size checking. + */ + arm_status arm_mat_trans_q15( + const arm_matrix_instance_q15 * pSrc, + arm_matrix_instance_q15 * pDst); + + + /** + * @brief Q31 matrix transpose. + * @param[in] pSrc points to the input matrix + * @param[out] pDst points to the output matrix + * @return The function returns either ARM_MATH_SIZE_MISMATCH + * or ARM_MATH_SUCCESS based on the outcome of size checking. + */ + arm_status arm_mat_trans_q31( + const arm_matrix_instance_q31 * pSrc, + arm_matrix_instance_q31 * pDst); + + + /** + * @brief Floating-point matrix multiplication + * @param[in] pSrcA points to the first input matrix structure + * @param[in] pSrcB points to the second input matrix structure + * @param[out] pDst points to output matrix structure + * @return The function returns either + * ARM_MATH_SIZE_MISMATCH or ARM_MATH_SUCCESS based on the outcome of size checking. + */ + arm_status arm_mat_mult_f32( + const arm_matrix_instance_f32 * pSrcA, + const arm_matrix_instance_f32 * pSrcB, + arm_matrix_instance_f32 * pDst); + + + /** + * @brief Q15 matrix multiplication + * @param[in] pSrcA points to the first input matrix structure + * @param[in] pSrcB points to the second input matrix structure + * @param[out] pDst points to output matrix structure + * @param[in] pState points to the array for storing intermediate results + * @return The function returns either + * ARM_MATH_SIZE_MISMATCH or ARM_MATH_SUCCESS based on the outcome of size checking. + */ + arm_status arm_mat_mult_q15( + const arm_matrix_instance_q15 * pSrcA, + const arm_matrix_instance_q15 * pSrcB, + arm_matrix_instance_q15 * pDst, + q15_t * pState); + + + /** + * @brief Q15 matrix multiplication (fast variant) for Cortex-M3 and Cortex-M4 + * @param[in] pSrcA points to the first input matrix structure + * @param[in] pSrcB points to the second input matrix structure + * @param[out] pDst points to output matrix structure + * @param[in] pState points to the array for storing intermediate results + * @return The function returns either + * ARM_MATH_SIZE_MISMATCH or ARM_MATH_SUCCESS based on the outcome of size checking. + */ + arm_status arm_mat_mult_fast_q15( + const arm_matrix_instance_q15 * pSrcA, + const arm_matrix_instance_q15 * pSrcB, + arm_matrix_instance_q15 * pDst, + q15_t * pState); + + + /** + * @brief Q31 matrix multiplication + * @param[in] pSrcA points to the first input matrix structure + * @param[in] pSrcB points to the second input matrix structure + * @param[out] pDst points to output matrix structure + * @return The function returns either + * ARM_MATH_SIZE_MISMATCH or ARM_MATH_SUCCESS based on the outcome of size checking. + */ + arm_status arm_mat_mult_q31( + const arm_matrix_instance_q31 * pSrcA, + const arm_matrix_instance_q31 * pSrcB, + arm_matrix_instance_q31 * pDst); + + + /** + * @brief Q31 matrix multiplication (fast variant) for Cortex-M3 and Cortex-M4 + * @param[in] pSrcA points to the first input matrix structure + * @param[in] pSrcB points to the second input matrix structure + * @param[out] pDst points to output matrix structure + * @return The function returns either + * ARM_MATH_SIZE_MISMATCH or ARM_MATH_SUCCESS based on the outcome of size checking. + */ + arm_status arm_mat_mult_fast_q31( + const arm_matrix_instance_q31 * pSrcA, + const arm_matrix_instance_q31 * pSrcB, + arm_matrix_instance_q31 * pDst); + + + /** + * @brief Floating-point matrix subtraction + * @param[in] pSrcA points to the first input matrix structure + * @param[in] pSrcB points to the second input matrix structure + * @param[out] pDst points to output matrix structure + * @return The function returns either + * ARM_MATH_SIZE_MISMATCH or ARM_MATH_SUCCESS based on the outcome of size checking. + */ + arm_status arm_mat_sub_f32( + const arm_matrix_instance_f32 * pSrcA, + const arm_matrix_instance_f32 * pSrcB, + arm_matrix_instance_f32 * pDst); + + + /** + * @brief Q15 matrix subtraction + * @param[in] pSrcA points to the first input matrix structure + * @param[in] pSrcB points to the second input matrix structure + * @param[out] pDst points to output matrix structure + * @return The function returns either + * ARM_MATH_SIZE_MISMATCH or ARM_MATH_SUCCESS based on the outcome of size checking. + */ + arm_status arm_mat_sub_q15( + const arm_matrix_instance_q15 * pSrcA, + const arm_matrix_instance_q15 * pSrcB, + arm_matrix_instance_q15 * pDst); + + + /** + * @brief Q31 matrix subtraction + * @param[in] pSrcA points to the first input matrix structure + * @param[in] pSrcB points to the second input matrix structure + * @param[out] pDst points to output matrix structure + * @return The function returns either + * ARM_MATH_SIZE_MISMATCH or ARM_MATH_SUCCESS based on the outcome of size checking. + */ + arm_status arm_mat_sub_q31( + const arm_matrix_instance_q31 * pSrcA, + const arm_matrix_instance_q31 * pSrcB, + arm_matrix_instance_q31 * pDst); + + + /** + * @brief Floating-point matrix scaling. + * @param[in] pSrc points to the input matrix + * @param[in] scale scale factor + * @param[out] pDst points to the output matrix + * @return The function returns either + * ARM_MATH_SIZE_MISMATCH or ARM_MATH_SUCCESS based on the outcome of size checking. + */ + arm_status arm_mat_scale_f32( + const arm_matrix_instance_f32 * pSrc, + float32_t scale, + arm_matrix_instance_f32 * pDst); + + + /** + * @brief Q15 matrix scaling. + * @param[in] pSrc points to input matrix + * @param[in] scaleFract fractional portion of the scale factor + * @param[in] shift number of bits to shift the result by + * @param[out] pDst points to output matrix + * @return The function returns either + * ARM_MATH_SIZE_MISMATCH or ARM_MATH_SUCCESS based on the outcome of size checking. + */ + arm_status arm_mat_scale_q15( + const arm_matrix_instance_q15 * pSrc, + q15_t scaleFract, + int32_t shift, + arm_matrix_instance_q15 * pDst); + + + /** + * @brief Q31 matrix scaling. + * @param[in] pSrc points to input matrix + * @param[in] scaleFract fractional portion of the scale factor + * @param[in] shift number of bits to shift the result by + * @param[out] pDst points to output matrix structure + * @return The function returns either + * ARM_MATH_SIZE_MISMATCH or ARM_MATH_SUCCESS based on the outcome of size checking. + */ + arm_status arm_mat_scale_q31( + const arm_matrix_instance_q31 * pSrc, + q31_t scaleFract, + int32_t shift, + arm_matrix_instance_q31 * pDst); + + + /** + * @brief Q31 matrix initialization. + * @param[in,out] S points to an instance of the floating-point matrix structure. + * @param[in] nRows number of rows in the matrix. + * @param[in] nColumns number of columns in the matrix. + * @param[in] pData points to the matrix data array. + */ + void arm_mat_init_q31( + arm_matrix_instance_q31 * S, + uint16_t nRows, + uint16_t nColumns, + q31_t * pData); + + + /** + * @brief Q15 matrix initialization. + * @param[in,out] S points to an instance of the floating-point matrix structure. + * @param[in] nRows number of rows in the matrix. + * @param[in] nColumns number of columns in the matrix. + * @param[in] pData points to the matrix data array. + */ + void arm_mat_init_q15( + arm_matrix_instance_q15 * S, + uint16_t nRows, + uint16_t nColumns, + q15_t * pData); + + + /** + * @brief Floating-point matrix initialization. + * @param[in,out] S points to an instance of the floating-point matrix structure. + * @param[in] nRows number of rows in the matrix. + * @param[in] nColumns number of columns in the matrix. + * @param[in] pData points to the matrix data array. + */ + void arm_mat_init_f32( + arm_matrix_instance_f32 * S, + uint16_t nRows, + uint16_t nColumns, + float32_t * pData); + + + + /** + * @brief Instance structure for the Q15 PID Control. + */ + typedef struct + { + q15_t A0; /**< The derived gain, A0 = Kp + Ki + Kd . */ +#if !defined (ARM_MATH_DSP) + q15_t A1; + q15_t A2; +#else + q31_t A1; /**< The derived gain A1 = -Kp - 2Kd | Kd.*/ +#endif + q15_t state[3]; /**< The state array of length 3. */ + q15_t Kp; /**< The proportional gain. */ + q15_t Ki; /**< The integral gain. */ + q15_t Kd; /**< The derivative gain. */ + } arm_pid_instance_q15; + + /** + * @brief Instance structure for the Q31 PID Control. + */ + typedef struct + { + q31_t A0; /**< The derived gain, A0 = Kp + Ki + Kd . */ + q31_t A1; /**< The derived gain, A1 = -Kp - 2Kd. */ + q31_t A2; /**< The derived gain, A2 = Kd . */ + q31_t state[3]; /**< The state array of length 3. */ + q31_t Kp; /**< The proportional gain. */ + q31_t Ki; /**< The integral gain. */ + q31_t Kd; /**< The derivative gain. */ + } arm_pid_instance_q31; + + /** + * @brief Instance structure for the floating-point PID Control. + */ + typedef struct + { + float32_t A0; /**< The derived gain, A0 = Kp + Ki + Kd . */ + float32_t A1; /**< The derived gain, A1 = -Kp - 2Kd. */ + float32_t A2; /**< The derived gain, A2 = Kd . */ + float32_t state[3]; /**< The state array of length 3. */ + float32_t Kp; /**< The proportional gain. */ + float32_t Ki; /**< The integral gain. */ + float32_t Kd; /**< The derivative gain. */ + } arm_pid_instance_f32; + + + + /** + * @brief Initialization function for the floating-point PID Control. + * @param[in,out] S points to an instance of the PID structure. + * @param[in] resetStateFlag flag to reset the state. 0 = no change in state 1 = reset the state. + */ + void arm_pid_init_f32( + arm_pid_instance_f32 * S, + int32_t resetStateFlag); + + + /** + * @brief Reset function for the floating-point PID Control. + * @param[in,out] S is an instance of the floating-point PID Control structure + */ + void arm_pid_reset_f32( + arm_pid_instance_f32 * S); + + + /** + * @brief Initialization function for the Q31 PID Control. + * @param[in,out] S points to an instance of the Q15 PID structure. + * @param[in] resetStateFlag flag to reset the state. 0 = no change in state 1 = reset the state. + */ + void arm_pid_init_q31( + arm_pid_instance_q31 * S, + int32_t resetStateFlag); + + + /** + * @brief Reset function for the Q31 PID Control. + * @param[in,out] S points to an instance of the Q31 PID Control structure + */ + + void arm_pid_reset_q31( + arm_pid_instance_q31 * S); + + + /** + * @brief Initialization function for the Q15 PID Control. + * @param[in,out] S points to an instance of the Q15 PID structure. + * @param[in] resetStateFlag flag to reset the state. 0 = no change in state 1 = reset the state. + */ + void arm_pid_init_q15( + arm_pid_instance_q15 * S, + int32_t resetStateFlag); + + + /** + * @brief Reset function for the Q15 PID Control. + * @param[in,out] S points to an instance of the q15 PID Control structure + */ + void arm_pid_reset_q15( + arm_pid_instance_q15 * S); + + + /** + * @brief Instance structure for the floating-point Linear Interpolate function. + */ + typedef struct + { + uint32_t nValues; /**< nValues */ + float32_t x1; /**< x1 */ + float32_t xSpacing; /**< xSpacing */ + float32_t *pYData; /**< pointer to the table of Y values */ + } arm_linear_interp_instance_f32; + + /** + * @brief Instance structure for the floating-point bilinear interpolation function. + */ + typedef struct + { + uint16_t numRows; /**< number of rows in the data table. */ + uint16_t numCols; /**< number of columns in the data table. */ + float32_t *pData; /**< points to the data table. */ + } arm_bilinear_interp_instance_f32; + + /** + * @brief Instance structure for the Q31 bilinear interpolation function. + */ + typedef struct + { + uint16_t numRows; /**< number of rows in the data table. */ + uint16_t numCols; /**< number of columns in the data table. */ + q31_t *pData; /**< points to the data table. */ + } arm_bilinear_interp_instance_q31; + + /** + * @brief Instance structure for the Q15 bilinear interpolation function. + */ + typedef struct + { + uint16_t numRows; /**< number of rows in the data table. */ + uint16_t numCols; /**< number of columns in the data table. */ + q15_t *pData; /**< points to the data table. */ + } arm_bilinear_interp_instance_q15; + + /** + * @brief Instance structure for the Q15 bilinear interpolation function. + */ + typedef struct + { + uint16_t numRows; /**< number of rows in the data table. */ + uint16_t numCols; /**< number of columns in the data table. */ + q7_t *pData; /**< points to the data table. */ + } arm_bilinear_interp_instance_q7; + + + /** + * @brief Q7 vector multiplication. + * @param[in] pSrcA points to the first input vector + * @param[in] pSrcB points to the second input vector + * @param[out] pDst points to the output vector + * @param[in] blockSize number of samples in each vector + */ + void arm_mult_q7( + q7_t * pSrcA, + q7_t * pSrcB, + q7_t * pDst, + uint32_t blockSize); + + + /** + * @brief Q15 vector multiplication. + * @param[in] pSrcA points to the first input vector + * @param[in] pSrcB points to the second input vector + * @param[out] pDst points to the output vector + * @param[in] blockSize number of samples in each vector + */ + void arm_mult_q15( + q15_t * pSrcA, + q15_t * pSrcB, + q15_t * pDst, + uint32_t blockSize); + + + /** + * @brief Q31 vector multiplication. + * @param[in] pSrcA points to the first input vector + * @param[in] pSrcB points to the second input vector + * @param[out] pDst points to the output vector + * @param[in] blockSize number of samples in each vector + */ + void arm_mult_q31( + q31_t * pSrcA, + q31_t * pSrcB, + q31_t * pDst, + uint32_t blockSize); + + + /** + * @brief Floating-point vector multiplication. + * @param[in] pSrcA points to the first input vector + * @param[in] pSrcB points to the second input vector + * @param[out] pDst points to the output vector + * @param[in] blockSize number of samples in each vector + */ + void arm_mult_f32( + float32_t * pSrcA, + float32_t * pSrcB, + float32_t * pDst, + uint32_t blockSize); + + + /** + * @brief Instance structure for the Q15 CFFT/CIFFT function. + */ + typedef struct + { + uint16_t fftLen; /**< length of the FFT. */ + uint8_t ifftFlag; /**< flag that selects forward (ifftFlag=0) or inverse (ifftFlag=1) transform. */ + uint8_t bitReverseFlag; /**< flag that enables (bitReverseFlag=1) or disables (bitReverseFlag=0) bit reversal of output. */ + q15_t *pTwiddle; /**< points to the Sin twiddle factor table. */ + uint16_t *pBitRevTable; /**< points to the bit reversal table. */ + uint16_t twidCoefModifier; /**< twiddle coefficient modifier that supports different size FFTs with the same twiddle factor table. */ + uint16_t bitRevFactor; /**< bit reversal modifier that supports different size FFTs with the same bit reversal table. */ + } arm_cfft_radix2_instance_q15; + +/* Deprecated */ + arm_status arm_cfft_radix2_init_q15( + arm_cfft_radix2_instance_q15 * S, + uint16_t fftLen, + uint8_t ifftFlag, + uint8_t bitReverseFlag); + +/* Deprecated */ + void arm_cfft_radix2_q15( + const arm_cfft_radix2_instance_q15 * S, + q15_t * pSrc); + + + /** + * @brief Instance structure for the Q15 CFFT/CIFFT function. + */ + typedef struct + { + uint16_t fftLen; /**< length of the FFT. */ + uint8_t ifftFlag; /**< flag that selects forward (ifftFlag=0) or inverse (ifftFlag=1) transform. */ + uint8_t bitReverseFlag; /**< flag that enables (bitReverseFlag=1) or disables (bitReverseFlag=0) bit reversal of output. */ + q15_t *pTwiddle; /**< points to the twiddle factor table. */ + uint16_t *pBitRevTable; /**< points to the bit reversal table. */ + uint16_t twidCoefModifier; /**< twiddle coefficient modifier that supports different size FFTs with the same twiddle factor table. */ + uint16_t bitRevFactor; /**< bit reversal modifier that supports different size FFTs with the same bit reversal table. */ + } arm_cfft_radix4_instance_q15; + +/* Deprecated */ + arm_status arm_cfft_radix4_init_q15( + arm_cfft_radix4_instance_q15 * S, + uint16_t fftLen, + uint8_t ifftFlag, + uint8_t bitReverseFlag); + +/* Deprecated */ + void arm_cfft_radix4_q15( + const arm_cfft_radix4_instance_q15 * S, + q15_t * pSrc); + + /** + * @brief Instance structure for the Radix-2 Q31 CFFT/CIFFT function. + */ + typedef struct + { + uint16_t fftLen; /**< length of the FFT. */ + uint8_t ifftFlag; /**< flag that selects forward (ifftFlag=0) or inverse (ifftFlag=1) transform. */ + uint8_t bitReverseFlag; /**< flag that enables (bitReverseFlag=1) or disables (bitReverseFlag=0) bit reversal of output. */ + q31_t *pTwiddle; /**< points to the Twiddle factor table. */ + uint16_t *pBitRevTable; /**< points to the bit reversal table. */ + uint16_t twidCoefModifier; /**< twiddle coefficient modifier that supports different size FFTs with the same twiddle factor table. */ + uint16_t bitRevFactor; /**< bit reversal modifier that supports different size FFTs with the same bit reversal table. */ + } arm_cfft_radix2_instance_q31; + +/* Deprecated */ + arm_status arm_cfft_radix2_init_q31( + arm_cfft_radix2_instance_q31 * S, + uint16_t fftLen, + uint8_t ifftFlag, + uint8_t bitReverseFlag); + +/* Deprecated */ + void arm_cfft_radix2_q31( + const arm_cfft_radix2_instance_q31 * S, + q31_t * pSrc); + + /** + * @brief Instance structure for the Q31 CFFT/CIFFT function. + */ + typedef struct + { + uint16_t fftLen; /**< length of the FFT. */ + uint8_t ifftFlag; /**< flag that selects forward (ifftFlag=0) or inverse (ifftFlag=1) transform. */ + uint8_t bitReverseFlag; /**< flag that enables (bitReverseFlag=1) or disables (bitReverseFlag=0) bit reversal of output. */ + q31_t *pTwiddle; /**< points to the twiddle factor table. */ + uint16_t *pBitRevTable; /**< points to the bit reversal table. */ + uint16_t twidCoefModifier; /**< twiddle coefficient modifier that supports different size FFTs with the same twiddle factor table. */ + uint16_t bitRevFactor; /**< bit reversal modifier that supports different size FFTs with the same bit reversal table. */ + } arm_cfft_radix4_instance_q31; + +/* Deprecated */ + void arm_cfft_radix4_q31( + const arm_cfft_radix4_instance_q31 * S, + q31_t * pSrc); + +/* Deprecated */ + arm_status arm_cfft_radix4_init_q31( + arm_cfft_radix4_instance_q31 * S, + uint16_t fftLen, + uint8_t ifftFlag, + uint8_t bitReverseFlag); + + /** + * @brief Instance structure for the floating-point CFFT/CIFFT function. + */ + typedef struct + { + uint16_t fftLen; /**< length of the FFT. */ + uint8_t ifftFlag; /**< flag that selects forward (ifftFlag=0) or inverse (ifftFlag=1) transform. */ + uint8_t bitReverseFlag; /**< flag that enables (bitReverseFlag=1) or disables (bitReverseFlag=0) bit reversal of output. */ + float32_t *pTwiddle; /**< points to the Twiddle factor table. */ + uint16_t *pBitRevTable; /**< points to the bit reversal table. */ + uint16_t twidCoefModifier; /**< twiddle coefficient modifier that supports different size FFTs with the same twiddle factor table. */ + uint16_t bitRevFactor; /**< bit reversal modifier that supports different size FFTs with the same bit reversal table. */ + float32_t onebyfftLen; /**< value of 1/fftLen. */ + } arm_cfft_radix2_instance_f32; + +/* Deprecated */ + arm_status arm_cfft_radix2_init_f32( + arm_cfft_radix2_instance_f32 * S, + uint16_t fftLen, + uint8_t ifftFlag, + uint8_t bitReverseFlag); + +/* Deprecated */ + void arm_cfft_radix2_f32( + const arm_cfft_radix2_instance_f32 * S, + float32_t * pSrc); + + /** + * @brief Instance structure for the floating-point CFFT/CIFFT function. + */ + typedef struct + { + uint16_t fftLen; /**< length of the FFT. */ + uint8_t ifftFlag; /**< flag that selects forward (ifftFlag=0) or inverse (ifftFlag=1) transform. */ + uint8_t bitReverseFlag; /**< flag that enables (bitReverseFlag=1) or disables (bitReverseFlag=0) bit reversal of output. */ + float32_t *pTwiddle; /**< points to the Twiddle factor table. */ + uint16_t *pBitRevTable; /**< points to the bit reversal table. */ + uint16_t twidCoefModifier; /**< twiddle coefficient modifier that supports different size FFTs with the same twiddle factor table. */ + uint16_t bitRevFactor; /**< bit reversal modifier that supports different size FFTs with the same bit reversal table. */ + float32_t onebyfftLen; /**< value of 1/fftLen. */ + } arm_cfft_radix4_instance_f32; + +/* Deprecated */ + arm_status arm_cfft_radix4_init_f32( + arm_cfft_radix4_instance_f32 * S, + uint16_t fftLen, + uint8_t ifftFlag, + uint8_t bitReverseFlag); + +/* Deprecated */ + void arm_cfft_radix4_f32( + const arm_cfft_radix4_instance_f32 * S, + float32_t * pSrc); + + /** + * @brief Instance structure for the fixed-point CFFT/CIFFT function. + */ + typedef struct + { + uint16_t fftLen; /**< length of the FFT. */ + const q15_t *pTwiddle; /**< points to the Twiddle factor table. */ + const uint16_t *pBitRevTable; /**< points to the bit reversal table. */ + uint16_t bitRevLength; /**< bit reversal table length. */ + } arm_cfft_instance_q15; + +void arm_cfft_q15( + const arm_cfft_instance_q15 * S, + q15_t * p1, + uint8_t ifftFlag, + uint8_t bitReverseFlag); + + /** + * @brief Instance structure for the fixed-point CFFT/CIFFT function. + */ + typedef struct + { + uint16_t fftLen; /**< length of the FFT. */ + const q31_t *pTwiddle; /**< points to the Twiddle factor table. */ + const uint16_t *pBitRevTable; /**< points to the bit reversal table. */ + uint16_t bitRevLength; /**< bit reversal table length. */ + } arm_cfft_instance_q31; + +void arm_cfft_q31( + const arm_cfft_instance_q31 * S, + q31_t * p1, + uint8_t ifftFlag, + uint8_t bitReverseFlag); + + /** + * @brief Instance structure for the floating-point CFFT/CIFFT function. + */ + typedef struct + { + uint16_t fftLen; /**< length of the FFT. */ + const float32_t *pTwiddle; /**< points to the Twiddle factor table. */ + const uint16_t *pBitRevTable; /**< points to the bit reversal table. */ + uint16_t bitRevLength; /**< bit reversal table length. */ + } arm_cfft_instance_f32; + + void arm_cfft_f32( + const arm_cfft_instance_f32 * S, + float32_t * p1, + uint8_t ifftFlag, + uint8_t bitReverseFlag); + + /** + * @brief Instance structure for the Q15 RFFT/RIFFT function. + */ + typedef struct + { + uint32_t fftLenReal; /**< length of the real FFT. */ + uint8_t ifftFlagR; /**< flag that selects forward (ifftFlagR=0) or inverse (ifftFlagR=1) transform. */ + uint8_t bitReverseFlagR; /**< flag that enables (bitReverseFlagR=1) or disables (bitReverseFlagR=0) bit reversal of output. */ + uint32_t twidCoefRModifier; /**< twiddle coefficient modifier that supports different size FFTs with the same twiddle factor table. */ + q15_t *pTwiddleAReal; /**< points to the real twiddle factor table. */ + q15_t *pTwiddleBReal; /**< points to the imag twiddle factor table. */ + const arm_cfft_instance_q15 *pCfft; /**< points to the complex FFT instance. */ + } arm_rfft_instance_q15; + + arm_status arm_rfft_init_q15( + arm_rfft_instance_q15 * S, + uint32_t fftLenReal, + uint32_t ifftFlagR, + uint32_t bitReverseFlag); + + void arm_rfft_q15( + const arm_rfft_instance_q15 * S, + q15_t * pSrc, + q15_t * pDst); + + /** + * @brief Instance structure for the Q31 RFFT/RIFFT function. + */ + typedef struct + { + uint32_t fftLenReal; /**< length of the real FFT. */ + uint8_t ifftFlagR; /**< flag that selects forward (ifftFlagR=0) or inverse (ifftFlagR=1) transform. */ + uint8_t bitReverseFlagR; /**< flag that enables (bitReverseFlagR=1) or disables (bitReverseFlagR=0) bit reversal of output. */ + uint32_t twidCoefRModifier; /**< twiddle coefficient modifier that supports different size FFTs with the same twiddle factor table. */ + q31_t *pTwiddleAReal; /**< points to the real twiddle factor table. */ + q31_t *pTwiddleBReal; /**< points to the imag twiddle factor table. */ + const arm_cfft_instance_q31 *pCfft; /**< points to the complex FFT instance. */ + } arm_rfft_instance_q31; + + arm_status arm_rfft_init_q31( + arm_rfft_instance_q31 * S, + uint32_t fftLenReal, + uint32_t ifftFlagR, + uint32_t bitReverseFlag); + + void arm_rfft_q31( + const arm_rfft_instance_q31 * S, + q31_t * pSrc, + q31_t * pDst); + + /** + * @brief Instance structure for the floating-point RFFT/RIFFT function. + */ + typedef struct + { + uint32_t fftLenReal; /**< length of the real FFT. */ + uint16_t fftLenBy2; /**< length of the complex FFT. */ + uint8_t ifftFlagR; /**< flag that selects forward (ifftFlagR=0) or inverse (ifftFlagR=1) transform. */ + uint8_t bitReverseFlagR; /**< flag that enables (bitReverseFlagR=1) or disables (bitReverseFlagR=0) bit reversal of output. */ + uint32_t twidCoefRModifier; /**< twiddle coefficient modifier that supports different size FFTs with the same twiddle factor table. */ + float32_t *pTwiddleAReal; /**< points to the real twiddle factor table. */ + float32_t *pTwiddleBReal; /**< points to the imag twiddle factor table. */ + arm_cfft_radix4_instance_f32 *pCfft; /**< points to the complex FFT instance. */ + } arm_rfft_instance_f32; + + arm_status arm_rfft_init_f32( + arm_rfft_instance_f32 * S, + arm_cfft_radix4_instance_f32 * S_CFFT, + uint32_t fftLenReal, + uint32_t ifftFlagR, + uint32_t bitReverseFlag); + + void arm_rfft_f32( + const arm_rfft_instance_f32 * S, + float32_t * pSrc, + float32_t * pDst); + + /** + * @brief Instance structure for the floating-point RFFT/RIFFT function. + */ +typedef struct + { + arm_cfft_instance_f32 Sint; /**< Internal CFFT structure. */ + uint16_t fftLenRFFT; /**< length of the real sequence */ + float32_t * pTwiddleRFFT; /**< Twiddle factors real stage */ + } arm_rfft_fast_instance_f32 ; + +arm_status arm_rfft_fast_init_f32 ( + arm_rfft_fast_instance_f32 * S, + uint16_t fftLen); + +void arm_rfft_fast_f32( + arm_rfft_fast_instance_f32 * S, + float32_t * p, float32_t * pOut, + uint8_t ifftFlag); + + /** + * @brief Instance structure for the floating-point DCT4/IDCT4 function. + */ + typedef struct + { + uint16_t N; /**< length of the DCT4. */ + uint16_t Nby2; /**< half of the length of the DCT4. */ + float32_t normalize; /**< normalizing factor. */ + float32_t *pTwiddle; /**< points to the twiddle factor table. */ + float32_t *pCosFactor; /**< points to the cosFactor table. */ + arm_rfft_instance_f32 *pRfft; /**< points to the real FFT instance. */ + arm_cfft_radix4_instance_f32 *pCfft; /**< points to the complex FFT instance. */ + } arm_dct4_instance_f32; + + + /** + * @brief Initialization function for the floating-point DCT4/IDCT4. + * @param[in,out] S points to an instance of floating-point DCT4/IDCT4 structure. + * @param[in] S_RFFT points to an instance of floating-point RFFT/RIFFT structure. + * @param[in] S_CFFT points to an instance of floating-point CFFT/CIFFT structure. + * @param[in] N length of the DCT4. + * @param[in] Nby2 half of the length of the DCT4. + * @param[in] normalize normalizing factor. + * @return arm_status function returns ARM_MATH_SUCCESS if initialization is successful or ARM_MATH_ARGUMENT_ERROR if fftLenReal is not a supported transform length. + */ + arm_status arm_dct4_init_f32( + arm_dct4_instance_f32 * S, + arm_rfft_instance_f32 * S_RFFT, + arm_cfft_radix4_instance_f32 * S_CFFT, + uint16_t N, + uint16_t Nby2, + float32_t normalize); + + + /** + * @brief Processing function for the floating-point DCT4/IDCT4. + * @param[in] S points to an instance of the floating-point DCT4/IDCT4 structure. + * @param[in] pState points to state buffer. + * @param[in,out] pInlineBuffer points to the in-place input and output buffer. + */ + void arm_dct4_f32( + const arm_dct4_instance_f32 * S, + float32_t * pState, + float32_t * pInlineBuffer); + + + /** + * @brief Instance structure for the Q31 DCT4/IDCT4 function. + */ + typedef struct + { + uint16_t N; /**< length of the DCT4. */ + uint16_t Nby2; /**< half of the length of the DCT4. */ + q31_t normalize; /**< normalizing factor. */ + q31_t *pTwiddle; /**< points to the twiddle factor table. */ + q31_t *pCosFactor; /**< points to the cosFactor table. */ + arm_rfft_instance_q31 *pRfft; /**< points to the real FFT instance. */ + arm_cfft_radix4_instance_q31 *pCfft; /**< points to the complex FFT instance. */ + } arm_dct4_instance_q31; + + + /** + * @brief Initialization function for the Q31 DCT4/IDCT4. + * @param[in,out] S points to an instance of Q31 DCT4/IDCT4 structure. + * @param[in] S_RFFT points to an instance of Q31 RFFT/RIFFT structure + * @param[in] S_CFFT points to an instance of Q31 CFFT/CIFFT structure + * @param[in] N length of the DCT4. + * @param[in] Nby2 half of the length of the DCT4. + * @param[in] normalize normalizing factor. + * @return arm_status function returns ARM_MATH_SUCCESS if initialization is successful or ARM_MATH_ARGUMENT_ERROR if N is not a supported transform length. + */ + arm_status arm_dct4_init_q31( + arm_dct4_instance_q31 * S, + arm_rfft_instance_q31 * S_RFFT, + arm_cfft_radix4_instance_q31 * S_CFFT, + uint16_t N, + uint16_t Nby2, + q31_t normalize); + + + /** + * @brief Processing function for the Q31 DCT4/IDCT4. + * @param[in] S points to an instance of the Q31 DCT4 structure. + * @param[in] pState points to state buffer. + * @param[in,out] pInlineBuffer points to the in-place input and output buffer. + */ + void arm_dct4_q31( + const arm_dct4_instance_q31 * S, + q31_t * pState, + q31_t * pInlineBuffer); + + + /** + * @brief Instance structure for the Q15 DCT4/IDCT4 function. + */ + typedef struct + { + uint16_t N; /**< length of the DCT4. */ + uint16_t Nby2; /**< half of the length of the DCT4. */ + q15_t normalize; /**< normalizing factor. */ + q15_t *pTwiddle; /**< points to the twiddle factor table. */ + q15_t *pCosFactor; /**< points to the cosFactor table. */ + arm_rfft_instance_q15 *pRfft; /**< points to the real FFT instance. */ + arm_cfft_radix4_instance_q15 *pCfft; /**< points to the complex FFT instance. */ + } arm_dct4_instance_q15; + + + /** + * @brief Initialization function for the Q15 DCT4/IDCT4. + * @param[in,out] S points to an instance of Q15 DCT4/IDCT4 structure. + * @param[in] S_RFFT points to an instance of Q15 RFFT/RIFFT structure. + * @param[in] S_CFFT points to an instance of Q15 CFFT/CIFFT structure. + * @param[in] N length of the DCT4. + * @param[in] Nby2 half of the length of the DCT4. + * @param[in] normalize normalizing factor. + * @return arm_status function returns ARM_MATH_SUCCESS if initialization is successful or ARM_MATH_ARGUMENT_ERROR if N is not a supported transform length. + */ + arm_status arm_dct4_init_q15( + arm_dct4_instance_q15 * S, + arm_rfft_instance_q15 * S_RFFT, + arm_cfft_radix4_instance_q15 * S_CFFT, + uint16_t N, + uint16_t Nby2, + q15_t normalize); + + + /** + * @brief Processing function for the Q15 DCT4/IDCT4. + * @param[in] S points to an instance of the Q15 DCT4 structure. + * @param[in] pState points to state buffer. + * @param[in,out] pInlineBuffer points to the in-place input and output buffer. + */ + void arm_dct4_q15( + const arm_dct4_instance_q15 * S, + q15_t * pState, + q15_t * pInlineBuffer); + + + /** + * @brief Floating-point vector addition. + * @param[in] pSrcA points to the first input vector + * @param[in] pSrcB points to the second input vector + * @param[out] pDst points to the output vector + * @param[in] blockSize number of samples in each vector + */ + void arm_add_f32( + float32_t * pSrcA, + float32_t * pSrcB, + float32_t * pDst, + uint32_t blockSize); + + + /** + * @brief Q7 vector addition. + * @param[in] pSrcA points to the first input vector + * @param[in] pSrcB points to the second input vector + * @param[out] pDst points to the output vector + * @param[in] blockSize number of samples in each vector + */ + void arm_add_q7( + q7_t * pSrcA, + q7_t * pSrcB, + q7_t * pDst, + uint32_t blockSize); + + + /** + * @brief Q15 vector addition. + * @param[in] pSrcA points to the first input vector + * @param[in] pSrcB points to the second input vector + * @param[out] pDst points to the output vector + * @param[in] blockSize number of samples in each vector + */ + void arm_add_q15( + q15_t * pSrcA, + q15_t * pSrcB, + q15_t * pDst, + uint32_t blockSize); + + + /** + * @brief Q31 vector addition. + * @param[in] pSrcA points to the first input vector + * @param[in] pSrcB points to the second input vector + * @param[out] pDst points to the output vector + * @param[in] blockSize number of samples in each vector + */ + void arm_add_q31( + q31_t * pSrcA, + q31_t * pSrcB, + q31_t * pDst, + uint32_t blockSize); + + + /** + * @brief Floating-point vector subtraction. + * @param[in] pSrcA points to the first input vector + * @param[in] pSrcB points to the second input vector + * @param[out] pDst points to the output vector + * @param[in] blockSize number of samples in each vector + */ + void arm_sub_f32( + float32_t * pSrcA, + float32_t * pSrcB, + float32_t * pDst, + uint32_t blockSize); + + + /** + * @brief Q7 vector subtraction. + * @param[in] pSrcA points to the first input vector + * @param[in] pSrcB points to the second input vector + * @param[out] pDst points to the output vector + * @param[in] blockSize number of samples in each vector + */ + void arm_sub_q7( + q7_t * pSrcA, + q7_t * pSrcB, + q7_t * pDst, + uint32_t blockSize); + + + /** + * @brief Q15 vector subtraction. + * @param[in] pSrcA points to the first input vector + * @param[in] pSrcB points to the second input vector + * @param[out] pDst points to the output vector + * @param[in] blockSize number of samples in each vector + */ + void arm_sub_q15( + q15_t * pSrcA, + q15_t * pSrcB, + q15_t * pDst, + uint32_t blockSize); + + + /** + * @brief Q31 vector subtraction. + * @param[in] pSrcA points to the first input vector + * @param[in] pSrcB points to the second input vector + * @param[out] pDst points to the output vector + * @param[in] blockSize number of samples in each vector + */ + void arm_sub_q31( + q31_t * pSrcA, + q31_t * pSrcB, + q31_t * pDst, + uint32_t blockSize); + + + /** + * @brief Multiplies a floating-point vector by a scalar. + * @param[in] pSrc points to the input vector + * @param[in] scale scale factor to be applied + * @param[out] pDst points to the output vector + * @param[in] blockSize number of samples in the vector + */ + void arm_scale_f32( + float32_t * pSrc, + float32_t scale, + float32_t * pDst, + uint32_t blockSize); + + + /** + * @brief Multiplies a Q7 vector by a scalar. + * @param[in] pSrc points to the input vector + * @param[in] scaleFract fractional portion of the scale value + * @param[in] shift number of bits to shift the result by + * @param[out] pDst points to the output vector + * @param[in] blockSize number of samples in the vector + */ + void arm_scale_q7( + q7_t * pSrc, + q7_t scaleFract, + int8_t shift, + q7_t * pDst, + uint32_t blockSize); + + + /** + * @brief Multiplies a Q15 vector by a scalar. + * @param[in] pSrc points to the input vector + * @param[in] scaleFract fractional portion of the scale value + * @param[in] shift number of bits to shift the result by + * @param[out] pDst points to the output vector + * @param[in] blockSize number of samples in the vector + */ + void arm_scale_q15( + q15_t * pSrc, + q15_t scaleFract, + int8_t shift, + q15_t * pDst, + uint32_t blockSize); + + + /** + * @brief Multiplies a Q31 vector by a scalar. + * @param[in] pSrc points to the input vector + * @param[in] scaleFract fractional portion of the scale value + * @param[in] shift number of bits to shift the result by + * @param[out] pDst points to the output vector + * @param[in] blockSize number of samples in the vector + */ + void arm_scale_q31( + q31_t * pSrc, + q31_t scaleFract, + int8_t shift, + q31_t * pDst, + uint32_t blockSize); + + + /** + * @brief Q7 vector absolute value. + * @param[in] pSrc points to the input buffer + * @param[out] pDst points to the output buffer + * @param[in] blockSize number of samples in each vector + */ + void arm_abs_q7( + q7_t * pSrc, + q7_t * pDst, + uint32_t blockSize); + + + /** + * @brief Floating-point vector absolute value. + * @param[in] pSrc points to the input buffer + * @param[out] pDst points to the output buffer + * @param[in] blockSize number of samples in each vector + */ + void arm_abs_f32( + float32_t * pSrc, + float32_t * pDst, + uint32_t blockSize); + + + /** + * @brief Q15 vector absolute value. + * @param[in] pSrc points to the input buffer + * @param[out] pDst points to the output buffer + * @param[in] blockSize number of samples in each vector + */ + void arm_abs_q15( + q15_t * pSrc, + q15_t * pDst, + uint32_t blockSize); + + + /** + * @brief Q31 vector absolute value. + * @param[in] pSrc points to the input buffer + * @param[out] pDst points to the output buffer + * @param[in] blockSize number of samples in each vector + */ + void arm_abs_q31( + q31_t * pSrc, + q31_t * pDst, + uint32_t blockSize); + + + /** + * @brief Dot product of floating-point vectors. + * @param[in] pSrcA points to the first input vector + * @param[in] pSrcB points to the second input vector + * @param[in] blockSize number of samples in each vector + * @param[out] result output result returned here + */ + void arm_dot_prod_f32( + float32_t * pSrcA, + float32_t * pSrcB, + uint32_t blockSize, + float32_t * result); + + + /** + * @brief Dot product of Q7 vectors. + * @param[in] pSrcA points to the first input vector + * @param[in] pSrcB points to the second input vector + * @param[in] blockSize number of samples in each vector + * @param[out] result output result returned here + */ + void arm_dot_prod_q7( + q7_t * pSrcA, + q7_t * pSrcB, + uint32_t blockSize, + q31_t * result); + + + /** + * @brief Dot product of Q15 vectors. + * @param[in] pSrcA points to the first input vector + * @param[in] pSrcB points to the second input vector + * @param[in] blockSize number of samples in each vector + * @param[out] result output result returned here + */ + void arm_dot_prod_q15( + q15_t * pSrcA, + q15_t * pSrcB, + uint32_t blockSize, + q63_t * result); + + + /** + * @brief Dot product of Q31 vectors. + * @param[in] pSrcA points to the first input vector + * @param[in] pSrcB points to the second input vector + * @param[in] blockSize number of samples in each vector + * @param[out] result output result returned here + */ + void arm_dot_prod_q31( + q31_t * pSrcA, + q31_t * pSrcB, + uint32_t blockSize, + q63_t * result); + + + /** + * @brief Shifts the elements of a Q7 vector a specified number of bits. + * @param[in] pSrc points to the input vector + * @param[in] shiftBits number of bits to shift. A positive value shifts left; a negative value shifts right. + * @param[out] pDst points to the output vector + * @param[in] blockSize number of samples in the vector + */ + void arm_shift_q7( + q7_t * pSrc, + int8_t shiftBits, + q7_t * pDst, + uint32_t blockSize); + + + /** + * @brief Shifts the elements of a Q15 vector a specified number of bits. + * @param[in] pSrc points to the input vector + * @param[in] shiftBits number of bits to shift. A positive value shifts left; a negative value shifts right. + * @param[out] pDst points to the output vector + * @param[in] blockSize number of samples in the vector + */ + void arm_shift_q15( + q15_t * pSrc, + int8_t shiftBits, + q15_t * pDst, + uint32_t blockSize); + + + /** + * @brief Shifts the elements of a Q31 vector a specified number of bits. + * @param[in] pSrc points to the input vector + * @param[in] shiftBits number of bits to shift. A positive value shifts left; a negative value shifts right. + * @param[out] pDst points to the output vector + * @param[in] blockSize number of samples in the vector + */ + void arm_shift_q31( + q31_t * pSrc, + int8_t shiftBits, + q31_t * pDst, + uint32_t blockSize); + + + /** + * @brief Adds a constant offset to a floating-point vector. + * @param[in] pSrc points to the input vector + * @param[in] offset is the offset to be added + * @param[out] pDst points to the output vector + * @param[in] blockSize number of samples in the vector + */ + void arm_offset_f32( + float32_t * pSrc, + float32_t offset, + float32_t * pDst, + uint32_t blockSize); + + + /** + * @brief Adds a constant offset to a Q7 vector. + * @param[in] pSrc points to the input vector + * @param[in] offset is the offset to be added + * @param[out] pDst points to the output vector + * @param[in] blockSize number of samples in the vector + */ + void arm_offset_q7( + q7_t * pSrc, + q7_t offset, + q7_t * pDst, + uint32_t blockSize); + + + /** + * @brief Adds a constant offset to a Q15 vector. + * @param[in] pSrc points to the input vector + * @param[in] offset is the offset to be added + * @param[out] pDst points to the output vector + * @param[in] blockSize number of samples in the vector + */ + void arm_offset_q15( + q15_t * pSrc, + q15_t offset, + q15_t * pDst, + uint32_t blockSize); + + + /** + * @brief Adds a constant offset to a Q31 vector. + * @param[in] pSrc points to the input vector + * @param[in] offset is the offset to be added + * @param[out] pDst points to the output vector + * @param[in] blockSize number of samples in the vector + */ + void arm_offset_q31( + q31_t * pSrc, + q31_t offset, + q31_t * pDst, + uint32_t blockSize); + + + /** + * @brief Negates the elements of a floating-point vector. + * @param[in] pSrc points to the input vector + * @param[out] pDst points to the output vector + * @param[in] blockSize number of samples in the vector + */ + void arm_negate_f32( + float32_t * pSrc, + float32_t * pDst, + uint32_t blockSize); + + + /** + * @brief Negates the elements of a Q7 vector. + * @param[in] pSrc points to the input vector + * @param[out] pDst points to the output vector + * @param[in] blockSize number of samples in the vector + */ + void arm_negate_q7( + q7_t * pSrc, + q7_t * pDst, + uint32_t blockSize); + + + /** + * @brief Negates the elements of a Q15 vector. + * @param[in] pSrc points to the input vector + * @param[out] pDst points to the output vector + * @param[in] blockSize number of samples in the vector + */ + void arm_negate_q15( + q15_t * pSrc, + q15_t * pDst, + uint32_t blockSize); + + + /** + * @brief Negates the elements of a Q31 vector. + * @param[in] pSrc points to the input vector + * @param[out] pDst points to the output vector + * @param[in] blockSize number of samples in the vector + */ + void arm_negate_q31( + q31_t * pSrc, + q31_t * pDst, + uint32_t blockSize); + + + /** + * @brief Copies the elements of a floating-point vector. + * @param[in] pSrc input pointer + * @param[out] pDst output pointer + * @param[in] blockSize number of samples to process + */ + void arm_copy_f32( + float32_t * pSrc, + float32_t * pDst, + uint32_t blockSize); + + + /** + * @brief Copies the elements of a Q7 vector. + * @param[in] pSrc input pointer + * @param[out] pDst output pointer + * @param[in] blockSize number of samples to process + */ + void arm_copy_q7( + q7_t * pSrc, + q7_t * pDst, + uint32_t blockSize); + + + /** + * @brief Copies the elements of a Q15 vector. + * @param[in] pSrc input pointer + * @param[out] pDst output pointer + * @param[in] blockSize number of samples to process + */ + void arm_copy_q15( + q15_t * pSrc, + q15_t * pDst, + uint32_t blockSize); + + + /** + * @brief Copies the elements of a Q31 vector. + * @param[in] pSrc input pointer + * @param[out] pDst output pointer + * @param[in] blockSize number of samples to process + */ + void arm_copy_q31( + q31_t * pSrc, + q31_t * pDst, + uint32_t blockSize); + + + /** + * @brief Fills a constant value into a floating-point vector. + * @param[in] value input value to be filled + * @param[out] pDst output pointer + * @param[in] blockSize number of samples to process + */ + void arm_fill_f32( + float32_t value, + float32_t * pDst, + uint32_t blockSize); + + + /** + * @brief Fills a constant value into a Q7 vector. + * @param[in] value input value to be filled + * @param[out] pDst output pointer + * @param[in] blockSize number of samples to process + */ + void arm_fill_q7( + q7_t value, + q7_t * pDst, + uint32_t blockSize); + + + /** + * @brief Fills a constant value into a Q15 vector. + * @param[in] value input value to be filled + * @param[out] pDst output pointer + * @param[in] blockSize number of samples to process + */ + void arm_fill_q15( + q15_t value, + q15_t * pDst, + uint32_t blockSize); + + + /** + * @brief Fills a constant value into a Q31 vector. + * @param[in] value input value to be filled + * @param[out] pDst output pointer + * @param[in] blockSize number of samples to process + */ + void arm_fill_q31( + q31_t value, + q31_t * pDst, + uint32_t blockSize); + + +/** + * @brief Convolution of floating-point sequences. + * @param[in] pSrcA points to the first input sequence. + * @param[in] srcALen length of the first input sequence. + * @param[in] pSrcB points to the second input sequence. + * @param[in] srcBLen length of the second input sequence. + * @param[out] pDst points to the location where the output result is written. Length srcALen+srcBLen-1. + */ + void arm_conv_f32( + float32_t * pSrcA, + uint32_t srcALen, + float32_t * pSrcB, + uint32_t srcBLen, + float32_t * pDst); + + + /** + * @brief Convolution of Q15 sequences. + * @param[in] pSrcA points to the first input sequence. + * @param[in] srcALen length of the first input sequence. + * @param[in] pSrcB points to the second input sequence. + * @param[in] srcBLen length of the second input sequence. + * @param[out] pDst points to the block of output data Length srcALen+srcBLen-1. + * @param[in] pScratch1 points to scratch buffer of size max(srcALen, srcBLen) + 2*min(srcALen, srcBLen) - 2. + * @param[in] pScratch2 points to scratch buffer of size min(srcALen, srcBLen). + */ + void arm_conv_opt_q15( + q15_t * pSrcA, + uint32_t srcALen, + q15_t * pSrcB, + uint32_t srcBLen, + q15_t * pDst, + q15_t * pScratch1, + q15_t * pScratch2); + + +/** + * @brief Convolution of Q15 sequences. + * @param[in] pSrcA points to the first input sequence. + * @param[in] srcALen length of the first input sequence. + * @param[in] pSrcB points to the second input sequence. + * @param[in] srcBLen length of the second input sequence. + * @param[out] pDst points to the location where the output result is written. Length srcALen+srcBLen-1. + */ + void arm_conv_q15( + q15_t * pSrcA, + uint32_t srcALen, + q15_t * pSrcB, + uint32_t srcBLen, + q15_t * pDst); + + + /** + * @brief Convolution of Q15 sequences (fast version) for Cortex-M3 and Cortex-M4 + * @param[in] pSrcA points to the first input sequence. + * @param[in] srcALen length of the first input sequence. + * @param[in] pSrcB points to the second input sequence. + * @param[in] srcBLen length of the second input sequence. + * @param[out] pDst points to the block of output data Length srcALen+srcBLen-1. + */ + void arm_conv_fast_q15( + q15_t * pSrcA, + uint32_t srcALen, + q15_t * pSrcB, + uint32_t srcBLen, + q15_t * pDst); + + + /** + * @brief Convolution of Q15 sequences (fast version) for Cortex-M3 and Cortex-M4 + * @param[in] pSrcA points to the first input sequence. + * @param[in] srcALen length of the first input sequence. + * @param[in] pSrcB points to the second input sequence. + * @param[in] srcBLen length of the second input sequence. + * @param[out] pDst points to the block of output data Length srcALen+srcBLen-1. + * @param[in] pScratch1 points to scratch buffer of size max(srcALen, srcBLen) + 2*min(srcALen, srcBLen) - 2. + * @param[in] pScratch2 points to scratch buffer of size min(srcALen, srcBLen). + */ + void arm_conv_fast_opt_q15( + q15_t * pSrcA, + uint32_t srcALen, + q15_t * pSrcB, + uint32_t srcBLen, + q15_t * pDst, + q15_t * pScratch1, + q15_t * pScratch2); + + + /** + * @brief Convolution of Q31 sequences. + * @param[in] pSrcA points to the first input sequence. + * @param[in] srcALen length of the first input sequence. + * @param[in] pSrcB points to the second input sequence. + * @param[in] srcBLen length of the second input sequence. + * @param[out] pDst points to the block of output data Length srcALen+srcBLen-1. + */ + void arm_conv_q31( + q31_t * pSrcA, + uint32_t srcALen, + q31_t * pSrcB, + uint32_t srcBLen, + q31_t * pDst); + + + /** + * @brief Convolution of Q31 sequences (fast version) for Cortex-M3 and Cortex-M4 + * @param[in] pSrcA points to the first input sequence. + * @param[in] srcALen length of the first input sequence. + * @param[in] pSrcB points to the second input sequence. + * @param[in] srcBLen length of the second input sequence. + * @param[out] pDst points to the block of output data Length srcALen+srcBLen-1. + */ + void arm_conv_fast_q31( + q31_t * pSrcA, + uint32_t srcALen, + q31_t * pSrcB, + uint32_t srcBLen, + q31_t * pDst); + + + /** + * @brief Convolution of Q7 sequences. + * @param[in] pSrcA points to the first input sequence. + * @param[in] srcALen length of the first input sequence. + * @param[in] pSrcB points to the second input sequence. + * @param[in] srcBLen length of the second input sequence. + * @param[out] pDst points to the block of output data Length srcALen+srcBLen-1. + * @param[in] pScratch1 points to scratch buffer(of type q15_t) of size max(srcALen, srcBLen) + 2*min(srcALen, srcBLen) - 2. + * @param[in] pScratch2 points to scratch buffer (of type q15_t) of size min(srcALen, srcBLen). + */ + void arm_conv_opt_q7( + q7_t * pSrcA, + uint32_t srcALen, + q7_t * pSrcB, + uint32_t srcBLen, + q7_t * pDst, + q15_t * pScratch1, + q15_t * pScratch2); + + + /** + * @brief Convolution of Q7 sequences. + * @param[in] pSrcA points to the first input sequence. + * @param[in] srcALen length of the first input sequence. + * @param[in] pSrcB points to the second input sequence. + * @param[in] srcBLen length of the second input sequence. + * @param[out] pDst points to the block of output data Length srcALen+srcBLen-1. + */ + void arm_conv_q7( + q7_t * pSrcA, + uint32_t srcALen, + q7_t * pSrcB, + uint32_t srcBLen, + q7_t * pDst); + + + /** + * @brief Partial convolution of floating-point sequences. + * @param[in] pSrcA points to the first input sequence. + * @param[in] srcALen length of the first input sequence. + * @param[in] pSrcB points to the second input sequence. + * @param[in] srcBLen length of the second input sequence. + * @param[out] pDst points to the block of output data + * @param[in] firstIndex is the first output sample to start with. + * @param[in] numPoints is the number of output points to be computed. + * @return Returns either ARM_MATH_SUCCESS if the function completed correctly or ARM_MATH_ARGUMENT_ERROR if the requested subset is not in the range [0 srcALen+srcBLen-2]. + */ + arm_status arm_conv_partial_f32( + float32_t * pSrcA, + uint32_t srcALen, + float32_t * pSrcB, + uint32_t srcBLen, + float32_t * pDst, + uint32_t firstIndex, + uint32_t numPoints); + + + /** + * @brief Partial convolution of Q15 sequences. + * @param[in] pSrcA points to the first input sequence. + * @param[in] srcALen length of the first input sequence. + * @param[in] pSrcB points to the second input sequence. + * @param[in] srcBLen length of the second input sequence. + * @param[out] pDst points to the block of output data + * @param[in] firstIndex is the first output sample to start with. + * @param[in] numPoints is the number of output points to be computed. + * @param[in] pScratch1 points to scratch buffer of size max(srcALen, srcBLen) + 2*min(srcALen, srcBLen) - 2. + * @param[in] pScratch2 points to scratch buffer of size min(srcALen, srcBLen). + * @return Returns either ARM_MATH_SUCCESS if the function completed correctly or ARM_MATH_ARGUMENT_ERROR if the requested subset is not in the range [0 srcALen+srcBLen-2]. + */ + arm_status arm_conv_partial_opt_q15( + q15_t * pSrcA, + uint32_t srcALen, + q15_t * pSrcB, + uint32_t srcBLen, + q15_t * pDst, + uint32_t firstIndex, + uint32_t numPoints, + q15_t * pScratch1, + q15_t * pScratch2); + + + /** + * @brief Partial convolution of Q15 sequences. + * @param[in] pSrcA points to the first input sequence. + * @param[in] srcALen length of the first input sequence. + * @param[in] pSrcB points to the second input sequence. + * @param[in] srcBLen length of the second input sequence. + * @param[out] pDst points to the block of output data + * @param[in] firstIndex is the first output sample to start with. + * @param[in] numPoints is the number of output points to be computed. + * @return Returns either ARM_MATH_SUCCESS if the function completed correctly or ARM_MATH_ARGUMENT_ERROR if the requested subset is not in the range [0 srcALen+srcBLen-2]. + */ + arm_status arm_conv_partial_q15( + q15_t * pSrcA, + uint32_t srcALen, + q15_t * pSrcB, + uint32_t srcBLen, + q15_t * pDst, + uint32_t firstIndex, + uint32_t numPoints); + + + /** + * @brief Partial convolution of Q15 sequences (fast version) for Cortex-M3 and Cortex-M4 + * @param[in] pSrcA points to the first input sequence. + * @param[in] srcALen length of the first input sequence. + * @param[in] pSrcB points to the second input sequence. + * @param[in] srcBLen length of the second input sequence. + * @param[out] pDst points to the block of output data + * @param[in] firstIndex is the first output sample to start with. + * @param[in] numPoints is the number of output points to be computed. + * @return Returns either ARM_MATH_SUCCESS if the function completed correctly or ARM_MATH_ARGUMENT_ERROR if the requested subset is not in the range [0 srcALen+srcBLen-2]. + */ + arm_status arm_conv_partial_fast_q15( + q15_t * pSrcA, + uint32_t srcALen, + q15_t * pSrcB, + uint32_t srcBLen, + q15_t * pDst, + uint32_t firstIndex, + uint32_t numPoints); + + + /** + * @brief Partial convolution of Q15 sequences (fast version) for Cortex-M3 and Cortex-M4 + * @param[in] pSrcA points to the first input sequence. + * @param[in] srcALen length of the first input sequence. + * @param[in] pSrcB points to the second input sequence. + * @param[in] srcBLen length of the second input sequence. + * @param[out] pDst points to the block of output data + * @param[in] firstIndex is the first output sample to start with. + * @param[in] numPoints is the number of output points to be computed. + * @param[in] pScratch1 points to scratch buffer of size max(srcALen, srcBLen) + 2*min(srcALen, srcBLen) - 2. + * @param[in] pScratch2 points to scratch buffer of size min(srcALen, srcBLen). + * @return Returns either ARM_MATH_SUCCESS if the function completed correctly or ARM_MATH_ARGUMENT_ERROR if the requested subset is not in the range [0 srcALen+srcBLen-2]. + */ + arm_status arm_conv_partial_fast_opt_q15( + q15_t * pSrcA, + uint32_t srcALen, + q15_t * pSrcB, + uint32_t srcBLen, + q15_t * pDst, + uint32_t firstIndex, + uint32_t numPoints, + q15_t * pScratch1, + q15_t * pScratch2); + + + /** + * @brief Partial convolution of Q31 sequences. + * @param[in] pSrcA points to the first input sequence. + * @param[in] srcALen length of the first input sequence. + * @param[in] pSrcB points to the second input sequence. + * @param[in] srcBLen length of the second input sequence. + * @param[out] pDst points to the block of output data + * @param[in] firstIndex is the first output sample to start with. + * @param[in] numPoints is the number of output points to be computed. + * @return Returns either ARM_MATH_SUCCESS if the function completed correctly or ARM_MATH_ARGUMENT_ERROR if the requested subset is not in the range [0 srcALen+srcBLen-2]. + */ + arm_status arm_conv_partial_q31( + q31_t * pSrcA, + uint32_t srcALen, + q31_t * pSrcB, + uint32_t srcBLen, + q31_t * pDst, + uint32_t firstIndex, + uint32_t numPoints); + + + /** + * @brief Partial convolution of Q31 sequences (fast version) for Cortex-M3 and Cortex-M4 + * @param[in] pSrcA points to the first input sequence. + * @param[in] srcALen length of the first input sequence. + * @param[in] pSrcB points to the second input sequence. + * @param[in] srcBLen length of the second input sequence. + * @param[out] pDst points to the block of output data + * @param[in] firstIndex is the first output sample to start with. + * @param[in] numPoints is the number of output points to be computed. + * @return Returns either ARM_MATH_SUCCESS if the function completed correctly or ARM_MATH_ARGUMENT_ERROR if the requested subset is not in the range [0 srcALen+srcBLen-2]. + */ + arm_status arm_conv_partial_fast_q31( + q31_t * pSrcA, + uint32_t srcALen, + q31_t * pSrcB, + uint32_t srcBLen, + q31_t * pDst, + uint32_t firstIndex, + uint32_t numPoints); + + + /** + * @brief Partial convolution of Q7 sequences + * @param[in] pSrcA points to the first input sequence. + * @param[in] srcALen length of the first input sequence. + * @param[in] pSrcB points to the second input sequence. + * @param[in] srcBLen length of the second input sequence. + * @param[out] pDst points to the block of output data + * @param[in] firstIndex is the first output sample to start with. + * @param[in] numPoints is the number of output points to be computed. + * @param[in] pScratch1 points to scratch buffer(of type q15_t) of size max(srcALen, srcBLen) + 2*min(srcALen, srcBLen) - 2. + * @param[in] pScratch2 points to scratch buffer (of type q15_t) of size min(srcALen, srcBLen). + * @return Returns either ARM_MATH_SUCCESS if the function completed correctly or ARM_MATH_ARGUMENT_ERROR if the requested subset is not in the range [0 srcALen+srcBLen-2]. + */ + arm_status arm_conv_partial_opt_q7( + q7_t * pSrcA, + uint32_t srcALen, + q7_t * pSrcB, + uint32_t srcBLen, + q7_t * pDst, + uint32_t firstIndex, + uint32_t numPoints, + q15_t * pScratch1, + q15_t * pScratch2); + + +/** + * @brief Partial convolution of Q7 sequences. + * @param[in] pSrcA points to the first input sequence. + * @param[in] srcALen length of the first input sequence. + * @param[in] pSrcB points to the second input sequence. + * @param[in] srcBLen length of the second input sequence. + * @param[out] pDst points to the block of output data + * @param[in] firstIndex is the first output sample to start with. + * @param[in] numPoints is the number of output points to be computed. + * @return Returns either ARM_MATH_SUCCESS if the function completed correctly or ARM_MATH_ARGUMENT_ERROR if the requested subset is not in the range [0 srcALen+srcBLen-2]. + */ + arm_status arm_conv_partial_q7( + q7_t * pSrcA, + uint32_t srcALen, + q7_t * pSrcB, + uint32_t srcBLen, + q7_t * pDst, + uint32_t firstIndex, + uint32_t numPoints); + + + /** + * @brief Instance structure for the Q15 FIR decimator. + */ + typedef struct + { + uint8_t M; /**< decimation factor. */ + uint16_t numTaps; /**< number of coefficients in the filter. */ + q15_t *pCoeffs; /**< points to the coefficient array. The array is of length numTaps.*/ + q15_t *pState; /**< points to the state variable array. The array is of length numTaps+blockSize-1. */ + } arm_fir_decimate_instance_q15; + + /** + * @brief Instance structure for the Q31 FIR decimator. + */ + typedef struct + { + uint8_t M; /**< decimation factor. */ + uint16_t numTaps; /**< number of coefficients in the filter. */ + q31_t *pCoeffs; /**< points to the coefficient array. The array is of length numTaps.*/ + q31_t *pState; /**< points to the state variable array. The array is of length numTaps+blockSize-1. */ + } arm_fir_decimate_instance_q31; + + /** + * @brief Instance structure for the floating-point FIR decimator. + */ + typedef struct + { + uint8_t M; /**< decimation factor. */ + uint16_t numTaps; /**< number of coefficients in the filter. */ + float32_t *pCoeffs; /**< points to the coefficient array. The array is of length numTaps.*/ + float32_t *pState; /**< points to the state variable array. The array is of length numTaps+blockSize-1. */ + } arm_fir_decimate_instance_f32; + + + /** + * @brief Processing function for the floating-point FIR decimator. + * @param[in] S points to an instance of the floating-point FIR decimator structure. + * @param[in] pSrc points to the block of input data. + * @param[out] pDst points to the block of output data + * @param[in] blockSize number of input samples to process per call. + */ + void arm_fir_decimate_f32( + const arm_fir_decimate_instance_f32 * S, + float32_t * pSrc, + float32_t * pDst, + uint32_t blockSize); + + + /** + * @brief Initialization function for the floating-point FIR decimator. + * @param[in,out] S points to an instance of the floating-point FIR decimator structure. + * @param[in] numTaps number of coefficients in the filter. + * @param[in] M decimation factor. + * @param[in] pCoeffs points to the filter coefficients. + * @param[in] pState points to the state buffer. + * @param[in] blockSize number of input samples to process per call. + * @return The function returns ARM_MATH_SUCCESS if initialization is successful or ARM_MATH_LENGTH_ERROR if + * blockSize is not a multiple of M. + */ + arm_status arm_fir_decimate_init_f32( + arm_fir_decimate_instance_f32 * S, + uint16_t numTaps, + uint8_t M, + float32_t * pCoeffs, + float32_t * pState, + uint32_t blockSize); + + + /** + * @brief Processing function for the Q15 FIR decimator. + * @param[in] S points to an instance of the Q15 FIR decimator structure. + * @param[in] pSrc points to the block of input data. + * @param[out] pDst points to the block of output data + * @param[in] blockSize number of input samples to process per call. + */ + void arm_fir_decimate_q15( + const arm_fir_decimate_instance_q15 * S, + q15_t * pSrc, + q15_t * pDst, + uint32_t blockSize); + + + /** + * @brief Processing function for the Q15 FIR decimator (fast variant) for Cortex-M3 and Cortex-M4. + * @param[in] S points to an instance of the Q15 FIR decimator structure. + * @param[in] pSrc points to the block of input data. + * @param[out] pDst points to the block of output data + * @param[in] blockSize number of input samples to process per call. + */ + void arm_fir_decimate_fast_q15( + const arm_fir_decimate_instance_q15 * S, + q15_t * pSrc, + q15_t * pDst, + uint32_t blockSize); + + + /** + * @brief Initialization function for the Q15 FIR decimator. + * @param[in,out] S points to an instance of the Q15 FIR decimator structure. + * @param[in] numTaps number of coefficients in the filter. + * @param[in] M decimation factor. + * @param[in] pCoeffs points to the filter coefficients. + * @param[in] pState points to the state buffer. + * @param[in] blockSize number of input samples to process per call. + * @return The function returns ARM_MATH_SUCCESS if initialization is successful or ARM_MATH_LENGTH_ERROR if + * blockSize is not a multiple of M. + */ + arm_status arm_fir_decimate_init_q15( + arm_fir_decimate_instance_q15 * S, + uint16_t numTaps, + uint8_t M, + q15_t * pCoeffs, + q15_t * pState, + uint32_t blockSize); + + + /** + * @brief Processing function for the Q31 FIR decimator. + * @param[in] S points to an instance of the Q31 FIR decimator structure. + * @param[in] pSrc points to the block of input data. + * @param[out] pDst points to the block of output data + * @param[in] blockSize number of input samples to process per call. + */ + void arm_fir_decimate_q31( + const arm_fir_decimate_instance_q31 * S, + q31_t * pSrc, + q31_t * pDst, + uint32_t blockSize); + + /** + * @brief Processing function for the Q31 FIR decimator (fast variant) for Cortex-M3 and Cortex-M4. + * @param[in] S points to an instance of the Q31 FIR decimator structure. + * @param[in] pSrc points to the block of input data. + * @param[out] pDst points to the block of output data + * @param[in] blockSize number of input samples to process per call. + */ + void arm_fir_decimate_fast_q31( + arm_fir_decimate_instance_q31 * S, + q31_t * pSrc, + q31_t * pDst, + uint32_t blockSize); + + + /** + * @brief Initialization function for the Q31 FIR decimator. + * @param[in,out] S points to an instance of the Q31 FIR decimator structure. + * @param[in] numTaps number of coefficients in the filter. + * @param[in] M decimation factor. + * @param[in] pCoeffs points to the filter coefficients. + * @param[in] pState points to the state buffer. + * @param[in] blockSize number of input samples to process per call. + * @return The function returns ARM_MATH_SUCCESS if initialization is successful or ARM_MATH_LENGTH_ERROR if + * blockSize is not a multiple of M. + */ + arm_status arm_fir_decimate_init_q31( + arm_fir_decimate_instance_q31 * S, + uint16_t numTaps, + uint8_t M, + q31_t * pCoeffs, + q31_t * pState, + uint32_t blockSize); + + + /** + * @brief Instance structure for the Q15 FIR interpolator. + */ + typedef struct + { + uint8_t L; /**< upsample factor. */ + uint16_t phaseLength; /**< length of each polyphase filter component. */ + q15_t *pCoeffs; /**< points to the coefficient array. The array is of length L*phaseLength. */ + q15_t *pState; /**< points to the state variable array. The array is of length blockSize+phaseLength-1. */ + } arm_fir_interpolate_instance_q15; + + /** + * @brief Instance structure for the Q31 FIR interpolator. + */ + typedef struct + { + uint8_t L; /**< upsample factor. */ + uint16_t phaseLength; /**< length of each polyphase filter component. */ + q31_t *pCoeffs; /**< points to the coefficient array. The array is of length L*phaseLength. */ + q31_t *pState; /**< points to the state variable array. The array is of length blockSize+phaseLength-1. */ + } arm_fir_interpolate_instance_q31; + + /** + * @brief Instance structure for the floating-point FIR interpolator. + */ + typedef struct + { + uint8_t L; /**< upsample factor. */ + uint16_t phaseLength; /**< length of each polyphase filter component. */ + float32_t *pCoeffs; /**< points to the coefficient array. The array is of length L*phaseLength. */ + float32_t *pState; /**< points to the state variable array. The array is of length phaseLength+numTaps-1. */ + } arm_fir_interpolate_instance_f32; + + + /** + * @brief Processing function for the Q15 FIR interpolator. + * @param[in] S points to an instance of the Q15 FIR interpolator structure. + * @param[in] pSrc points to the block of input data. + * @param[out] pDst points to the block of output data. + * @param[in] blockSize number of input samples to process per call. + */ + void arm_fir_interpolate_q15( + const arm_fir_interpolate_instance_q15 * S, + q15_t * pSrc, + q15_t * pDst, + uint32_t blockSize); + + + /** + * @brief Initialization function for the Q15 FIR interpolator. + * @param[in,out] S points to an instance of the Q15 FIR interpolator structure. + * @param[in] L upsample factor. + * @param[in] numTaps number of filter coefficients in the filter. + * @param[in] pCoeffs points to the filter coefficient buffer. + * @param[in] pState points to the state buffer. + * @param[in] blockSize number of input samples to process per call. + * @return The function returns ARM_MATH_SUCCESS if initialization is successful or ARM_MATH_LENGTH_ERROR if + * the filter length numTaps is not a multiple of the interpolation factor L. + */ + arm_status arm_fir_interpolate_init_q15( + arm_fir_interpolate_instance_q15 * S, + uint8_t L, + uint16_t numTaps, + q15_t * pCoeffs, + q15_t * pState, + uint32_t blockSize); + + + /** + * @brief Processing function for the Q31 FIR interpolator. + * @param[in] S points to an instance of the Q15 FIR interpolator structure. + * @param[in] pSrc points to the block of input data. + * @param[out] pDst points to the block of output data. + * @param[in] blockSize number of input samples to process per call. + */ + void arm_fir_interpolate_q31( + const arm_fir_interpolate_instance_q31 * S, + q31_t * pSrc, + q31_t * pDst, + uint32_t blockSize); + + + /** + * @brief Initialization function for the Q31 FIR interpolator. + * @param[in,out] S points to an instance of the Q31 FIR interpolator structure. + * @param[in] L upsample factor. + * @param[in] numTaps number of filter coefficients in the filter. + * @param[in] pCoeffs points to the filter coefficient buffer. + * @param[in] pState points to the state buffer. + * @param[in] blockSize number of input samples to process per call. + * @return The function returns ARM_MATH_SUCCESS if initialization is successful or ARM_MATH_LENGTH_ERROR if + * the filter length numTaps is not a multiple of the interpolation factor L. + */ + arm_status arm_fir_interpolate_init_q31( + arm_fir_interpolate_instance_q31 * S, + uint8_t L, + uint16_t numTaps, + q31_t * pCoeffs, + q31_t * pState, + uint32_t blockSize); + + + /** + * @brief Processing function for the floating-point FIR interpolator. + * @param[in] S points to an instance of the floating-point FIR interpolator structure. + * @param[in] pSrc points to the block of input data. + * @param[out] pDst points to the block of output data. + * @param[in] blockSize number of input samples to process per call. + */ + void arm_fir_interpolate_f32( + const arm_fir_interpolate_instance_f32 * S, + float32_t * pSrc, + float32_t * pDst, + uint32_t blockSize); + + + /** + * @brief Initialization function for the floating-point FIR interpolator. + * @param[in,out] S points to an instance of the floating-point FIR interpolator structure. + * @param[in] L upsample factor. + * @param[in] numTaps number of filter coefficients in the filter. + * @param[in] pCoeffs points to the filter coefficient buffer. + * @param[in] pState points to the state buffer. + * @param[in] blockSize number of input samples to process per call. + * @return The function returns ARM_MATH_SUCCESS if initialization is successful or ARM_MATH_LENGTH_ERROR if + * the filter length numTaps is not a multiple of the interpolation factor L. + */ + arm_status arm_fir_interpolate_init_f32( + arm_fir_interpolate_instance_f32 * S, + uint8_t L, + uint16_t numTaps, + float32_t * pCoeffs, + float32_t * pState, + uint32_t blockSize); + + + /** + * @brief Instance structure for the high precision Q31 Biquad cascade filter. + */ + typedef struct + { + uint8_t numStages; /**< number of 2nd order stages in the filter. Overall order is 2*numStages. */ + q63_t *pState; /**< points to the array of state coefficients. The array is of length 4*numStages. */ + q31_t *pCoeffs; /**< points to the array of coefficients. The array is of length 5*numStages. */ + uint8_t postShift; /**< additional shift, in bits, applied to each output sample. */ + } arm_biquad_cas_df1_32x64_ins_q31; + + + /** + * @param[in] S points to an instance of the high precision Q31 Biquad cascade filter structure. + * @param[in] pSrc points to the block of input data. + * @param[out] pDst points to the block of output data + * @param[in] blockSize number of samples to process. + */ + void arm_biquad_cas_df1_32x64_q31( + const arm_biquad_cas_df1_32x64_ins_q31 * S, + q31_t * pSrc, + q31_t * pDst, + uint32_t blockSize); + + + /** + * @param[in,out] S points to an instance of the high precision Q31 Biquad cascade filter structure. + * @param[in] numStages number of 2nd order stages in the filter. + * @param[in] pCoeffs points to the filter coefficients. + * @param[in] pState points to the state buffer. + * @param[in] postShift shift to be applied to the output. Varies according to the coefficients format + */ + void arm_biquad_cas_df1_32x64_init_q31( + arm_biquad_cas_df1_32x64_ins_q31 * S, + uint8_t numStages, + q31_t * pCoeffs, + q63_t * pState, + uint8_t postShift); + + + /** + * @brief Instance structure for the floating-point transposed direct form II Biquad cascade filter. + */ + typedef struct + { + uint8_t numStages; /**< number of 2nd order stages in the filter. Overall order is 2*numStages. */ + float32_t *pState; /**< points to the array of state coefficients. The array is of length 2*numStages. */ + float32_t *pCoeffs; /**< points to the array of coefficients. The array is of length 5*numStages. */ + } arm_biquad_cascade_df2T_instance_f32; + + /** + * @brief Instance structure for the floating-point transposed direct form II Biquad cascade filter. + */ + typedef struct + { + uint8_t numStages; /**< number of 2nd order stages in the filter. Overall order is 2*numStages. */ + float32_t *pState; /**< points to the array of state coefficients. The array is of length 4*numStages. */ + float32_t *pCoeffs; /**< points to the array of coefficients. The array is of length 5*numStages. */ + } arm_biquad_cascade_stereo_df2T_instance_f32; + + /** + * @brief Instance structure for the floating-point transposed direct form II Biquad cascade filter. + */ + typedef struct + { + uint8_t numStages; /**< number of 2nd order stages in the filter. Overall order is 2*numStages. */ + float64_t *pState; /**< points to the array of state coefficients. The array is of length 2*numStages. */ + float64_t *pCoeffs; /**< points to the array of coefficients. The array is of length 5*numStages. */ + } arm_biquad_cascade_df2T_instance_f64; + + + /** + * @brief Processing function for the floating-point transposed direct form II Biquad cascade filter. + * @param[in] S points to an instance of the filter data structure. + * @param[in] pSrc points to the block of input data. + * @param[out] pDst points to the block of output data + * @param[in] blockSize number of samples to process. + */ + void arm_biquad_cascade_df2T_f32( + const arm_biquad_cascade_df2T_instance_f32 * S, + float32_t * pSrc, + float32_t * pDst, + uint32_t blockSize); + + + /** + * @brief Processing function for the floating-point transposed direct form II Biquad cascade filter. 2 channels + * @param[in] S points to an instance of the filter data structure. + * @param[in] pSrc points to the block of input data. + * @param[out] pDst points to the block of output data + * @param[in] blockSize number of samples to process. + */ + void arm_biquad_cascade_stereo_df2T_f32( + const arm_biquad_cascade_stereo_df2T_instance_f32 * S, + float32_t * pSrc, + float32_t * pDst, + uint32_t blockSize); + + + /** + * @brief Processing function for the floating-point transposed direct form II Biquad cascade filter. + * @param[in] S points to an instance of the filter data structure. + * @param[in] pSrc points to the block of input data. + * @param[out] pDst points to the block of output data + * @param[in] blockSize number of samples to process. + */ + void arm_biquad_cascade_df2T_f64( + const arm_biquad_cascade_df2T_instance_f64 * S, + float64_t * pSrc, + float64_t * pDst, + uint32_t blockSize); + + + /** + * @brief Initialization function for the floating-point transposed direct form II Biquad cascade filter. + * @param[in,out] S points to an instance of the filter data structure. + * @param[in] numStages number of 2nd order stages in the filter. + * @param[in] pCoeffs points to the filter coefficients. + * @param[in] pState points to the state buffer. + */ + void arm_biquad_cascade_df2T_init_f32( + arm_biquad_cascade_df2T_instance_f32 * S, + uint8_t numStages, + float32_t * pCoeffs, + float32_t * pState); + + + /** + * @brief Initialization function for the floating-point transposed direct form II Biquad cascade filter. + * @param[in,out] S points to an instance of the filter data structure. + * @param[in] numStages number of 2nd order stages in the filter. + * @param[in] pCoeffs points to the filter coefficients. + * @param[in] pState points to the state buffer. + */ + void arm_biquad_cascade_stereo_df2T_init_f32( + arm_biquad_cascade_stereo_df2T_instance_f32 * S, + uint8_t numStages, + float32_t * pCoeffs, + float32_t * pState); + + + /** + * @brief Initialization function for the floating-point transposed direct form II Biquad cascade filter. + * @param[in,out] S points to an instance of the filter data structure. + * @param[in] numStages number of 2nd order stages in the filter. + * @param[in] pCoeffs points to the filter coefficients. + * @param[in] pState points to the state buffer. + */ + void arm_biquad_cascade_df2T_init_f64( + arm_biquad_cascade_df2T_instance_f64 * S, + uint8_t numStages, + float64_t * pCoeffs, + float64_t * pState); + + + /** + * @brief Instance structure for the Q15 FIR lattice filter. + */ + typedef struct + { + uint16_t numStages; /**< number of filter stages. */ + q15_t *pState; /**< points to the state variable array. The array is of length numStages. */ + q15_t *pCoeffs; /**< points to the coefficient array. The array is of length numStages. */ + } arm_fir_lattice_instance_q15; + + /** + * @brief Instance structure for the Q31 FIR lattice filter. + */ + typedef struct + { + uint16_t numStages; /**< number of filter stages. */ + q31_t *pState; /**< points to the state variable array. The array is of length numStages. */ + q31_t *pCoeffs; /**< points to the coefficient array. The array is of length numStages. */ + } arm_fir_lattice_instance_q31; + + /** + * @brief Instance structure for the floating-point FIR lattice filter. + */ + typedef struct + { + uint16_t numStages; /**< number of filter stages. */ + float32_t *pState; /**< points to the state variable array. The array is of length numStages. */ + float32_t *pCoeffs; /**< points to the coefficient array. The array is of length numStages. */ + } arm_fir_lattice_instance_f32; + + + /** + * @brief Initialization function for the Q15 FIR lattice filter. + * @param[in] S points to an instance of the Q15 FIR lattice structure. + * @param[in] numStages number of filter stages. + * @param[in] pCoeffs points to the coefficient buffer. The array is of length numStages. + * @param[in] pState points to the state buffer. The array is of length numStages. + */ + void arm_fir_lattice_init_q15( + arm_fir_lattice_instance_q15 * S, + uint16_t numStages, + q15_t * pCoeffs, + q15_t * pState); + + + /** + * @brief Processing function for the Q15 FIR lattice filter. + * @param[in] S points to an instance of the Q15 FIR lattice structure. + * @param[in] pSrc points to the block of input data. + * @param[out] pDst points to the block of output data. + * @param[in] blockSize number of samples to process. + */ + void arm_fir_lattice_q15( + const arm_fir_lattice_instance_q15 * S, + q15_t * pSrc, + q15_t * pDst, + uint32_t blockSize); + + + /** + * @brief Initialization function for the Q31 FIR lattice filter. + * @param[in] S points to an instance of the Q31 FIR lattice structure. + * @param[in] numStages number of filter stages. + * @param[in] pCoeffs points to the coefficient buffer. The array is of length numStages. + * @param[in] pState points to the state buffer. The array is of length numStages. + */ + void arm_fir_lattice_init_q31( + arm_fir_lattice_instance_q31 * S, + uint16_t numStages, + q31_t * pCoeffs, + q31_t * pState); + + + /** + * @brief Processing function for the Q31 FIR lattice filter. + * @param[in] S points to an instance of the Q31 FIR lattice structure. + * @param[in] pSrc points to the block of input data. + * @param[out] pDst points to the block of output data + * @param[in] blockSize number of samples to process. + */ + void arm_fir_lattice_q31( + const arm_fir_lattice_instance_q31 * S, + q31_t * pSrc, + q31_t * pDst, + uint32_t blockSize); + + +/** + * @brief Initialization function for the floating-point FIR lattice filter. + * @param[in] S points to an instance of the floating-point FIR lattice structure. + * @param[in] numStages number of filter stages. + * @param[in] pCoeffs points to the coefficient buffer. The array is of length numStages. + * @param[in] pState points to the state buffer. The array is of length numStages. + */ + void arm_fir_lattice_init_f32( + arm_fir_lattice_instance_f32 * S, + uint16_t numStages, + float32_t * pCoeffs, + float32_t * pState); + + + /** + * @brief Processing function for the floating-point FIR lattice filter. + * @param[in] S points to an instance of the floating-point FIR lattice structure. + * @param[in] pSrc points to the block of input data. + * @param[out] pDst points to the block of output data + * @param[in] blockSize number of samples to process. + */ + void arm_fir_lattice_f32( + const arm_fir_lattice_instance_f32 * S, + float32_t * pSrc, + float32_t * pDst, + uint32_t blockSize); + + + /** + * @brief Instance structure for the Q15 IIR lattice filter. + */ + typedef struct + { + uint16_t numStages; /**< number of stages in the filter. */ + q15_t *pState; /**< points to the state variable array. The array is of length numStages+blockSize. */ + q15_t *pkCoeffs; /**< points to the reflection coefficient array. The array is of length numStages. */ + q15_t *pvCoeffs; /**< points to the ladder coefficient array. The array is of length numStages+1. */ + } arm_iir_lattice_instance_q15; + + /** + * @brief Instance structure for the Q31 IIR lattice filter. + */ + typedef struct + { + uint16_t numStages; /**< number of stages in the filter. */ + q31_t *pState; /**< points to the state variable array. The array is of length numStages+blockSize. */ + q31_t *pkCoeffs; /**< points to the reflection coefficient array. The array is of length numStages. */ + q31_t *pvCoeffs; /**< points to the ladder coefficient array. The array is of length numStages+1. */ + } arm_iir_lattice_instance_q31; + + /** + * @brief Instance structure for the floating-point IIR lattice filter. + */ + typedef struct + { + uint16_t numStages; /**< number of stages in the filter. */ + float32_t *pState; /**< points to the state variable array. The array is of length numStages+blockSize. */ + float32_t *pkCoeffs; /**< points to the reflection coefficient array. The array is of length numStages. */ + float32_t *pvCoeffs; /**< points to the ladder coefficient array. The array is of length numStages+1. */ + } arm_iir_lattice_instance_f32; + + + /** + * @brief Processing function for the floating-point IIR lattice filter. + * @param[in] S points to an instance of the floating-point IIR lattice structure. + * @param[in] pSrc points to the block of input data. + * @param[out] pDst points to the block of output data. + * @param[in] blockSize number of samples to process. + */ + void arm_iir_lattice_f32( + const arm_iir_lattice_instance_f32 * S, + float32_t * pSrc, + float32_t * pDst, + uint32_t blockSize); + + + /** + * @brief Initialization function for the floating-point IIR lattice filter. + * @param[in] S points to an instance of the floating-point IIR lattice structure. + * @param[in] numStages number of stages in the filter. + * @param[in] pkCoeffs points to the reflection coefficient buffer. The array is of length numStages. + * @param[in] pvCoeffs points to the ladder coefficient buffer. The array is of length numStages+1. + * @param[in] pState points to the state buffer. The array is of length numStages+blockSize-1. + * @param[in] blockSize number of samples to process. + */ + void arm_iir_lattice_init_f32( + arm_iir_lattice_instance_f32 * S, + uint16_t numStages, + float32_t * pkCoeffs, + float32_t * pvCoeffs, + float32_t * pState, + uint32_t blockSize); + + + /** + * @brief Processing function for the Q31 IIR lattice filter. + * @param[in] S points to an instance of the Q31 IIR lattice structure. + * @param[in] pSrc points to the block of input data. + * @param[out] pDst points to the block of output data. + * @param[in] blockSize number of samples to process. + */ + void arm_iir_lattice_q31( + const arm_iir_lattice_instance_q31 * S, + q31_t * pSrc, + q31_t * pDst, + uint32_t blockSize); + + + /** + * @brief Initialization function for the Q31 IIR lattice filter. + * @param[in] S points to an instance of the Q31 IIR lattice structure. + * @param[in] numStages number of stages in the filter. + * @param[in] pkCoeffs points to the reflection coefficient buffer. The array is of length numStages. + * @param[in] pvCoeffs points to the ladder coefficient buffer. The array is of length numStages+1. + * @param[in] pState points to the state buffer. The array is of length numStages+blockSize. + * @param[in] blockSize number of samples to process. + */ + void arm_iir_lattice_init_q31( + arm_iir_lattice_instance_q31 * S, + uint16_t numStages, + q31_t * pkCoeffs, + q31_t * pvCoeffs, + q31_t * pState, + uint32_t blockSize); + + + /** + * @brief Processing function for the Q15 IIR lattice filter. + * @param[in] S points to an instance of the Q15 IIR lattice structure. + * @param[in] pSrc points to the block of input data. + * @param[out] pDst points to the block of output data. + * @param[in] blockSize number of samples to process. + */ + void arm_iir_lattice_q15( + const arm_iir_lattice_instance_q15 * S, + q15_t * pSrc, + q15_t * pDst, + uint32_t blockSize); + + +/** + * @brief Initialization function for the Q15 IIR lattice filter. + * @param[in] S points to an instance of the fixed-point Q15 IIR lattice structure. + * @param[in] numStages number of stages in the filter. + * @param[in] pkCoeffs points to reflection coefficient buffer. The array is of length numStages. + * @param[in] pvCoeffs points to ladder coefficient buffer. The array is of length numStages+1. + * @param[in] pState points to state buffer. The array is of length numStages+blockSize. + * @param[in] blockSize number of samples to process per call. + */ + void arm_iir_lattice_init_q15( + arm_iir_lattice_instance_q15 * S, + uint16_t numStages, + q15_t * pkCoeffs, + q15_t * pvCoeffs, + q15_t * pState, + uint32_t blockSize); + + + /** + * @brief Instance structure for the floating-point LMS filter. + */ + typedef struct + { + uint16_t numTaps; /**< number of coefficients in the filter. */ + float32_t *pState; /**< points to the state variable array. The array is of length numTaps+blockSize-1. */ + float32_t *pCoeffs; /**< points to the coefficient array. The array is of length numTaps. */ + float32_t mu; /**< step size that controls filter coefficient updates. */ + } arm_lms_instance_f32; + + + /** + * @brief Processing function for floating-point LMS filter. + * @param[in] S points to an instance of the floating-point LMS filter structure. + * @param[in] pSrc points to the block of input data. + * @param[in] pRef points to the block of reference data. + * @param[out] pOut points to the block of output data. + * @param[out] pErr points to the block of error data. + * @param[in] blockSize number of samples to process. + */ + void arm_lms_f32( + const arm_lms_instance_f32 * S, + float32_t * pSrc, + float32_t * pRef, + float32_t * pOut, + float32_t * pErr, + uint32_t blockSize); + + + /** + * @brief Initialization function for floating-point LMS filter. + * @param[in] S points to an instance of the floating-point LMS filter structure. + * @param[in] numTaps number of filter coefficients. + * @param[in] pCoeffs points to the coefficient buffer. + * @param[in] pState points to state buffer. + * @param[in] mu step size that controls filter coefficient updates. + * @param[in] blockSize number of samples to process. + */ + void arm_lms_init_f32( + arm_lms_instance_f32 * S, + uint16_t numTaps, + float32_t * pCoeffs, + float32_t * pState, + float32_t mu, + uint32_t blockSize); + + + /** + * @brief Instance structure for the Q15 LMS filter. + */ + typedef struct + { + uint16_t numTaps; /**< number of coefficients in the filter. */ + q15_t *pState; /**< points to the state variable array. The array is of length numTaps+blockSize-1. */ + q15_t *pCoeffs; /**< points to the coefficient array. The array is of length numTaps. */ + q15_t mu; /**< step size that controls filter coefficient updates. */ + uint32_t postShift; /**< bit shift applied to coefficients. */ + } arm_lms_instance_q15; + + + /** + * @brief Initialization function for the Q15 LMS filter. + * @param[in] S points to an instance of the Q15 LMS filter structure. + * @param[in] numTaps number of filter coefficients. + * @param[in] pCoeffs points to the coefficient buffer. + * @param[in] pState points to the state buffer. + * @param[in] mu step size that controls filter coefficient updates. + * @param[in] blockSize number of samples to process. + * @param[in] postShift bit shift applied to coefficients. + */ + void arm_lms_init_q15( + arm_lms_instance_q15 * S, + uint16_t numTaps, + q15_t * pCoeffs, + q15_t * pState, + q15_t mu, + uint32_t blockSize, + uint32_t postShift); + + + /** + * @brief Processing function for Q15 LMS filter. + * @param[in] S points to an instance of the Q15 LMS filter structure. + * @param[in] pSrc points to the block of input data. + * @param[in] pRef points to the block of reference data. + * @param[out] pOut points to the block of output data. + * @param[out] pErr points to the block of error data. + * @param[in] blockSize number of samples to process. + */ + void arm_lms_q15( + const arm_lms_instance_q15 * S, + q15_t * pSrc, + q15_t * pRef, + q15_t * pOut, + q15_t * pErr, + uint32_t blockSize); + + + /** + * @brief Instance structure for the Q31 LMS filter. + */ + typedef struct + { + uint16_t numTaps; /**< number of coefficients in the filter. */ + q31_t *pState; /**< points to the state variable array. The array is of length numTaps+blockSize-1. */ + q31_t *pCoeffs; /**< points to the coefficient array. The array is of length numTaps. */ + q31_t mu; /**< step size that controls filter coefficient updates. */ + uint32_t postShift; /**< bit shift applied to coefficients. */ + } arm_lms_instance_q31; + + + /** + * @brief Processing function for Q31 LMS filter. + * @param[in] S points to an instance of the Q15 LMS filter structure. + * @param[in] pSrc points to the block of input data. + * @param[in] pRef points to the block of reference data. + * @param[out] pOut points to the block of output data. + * @param[out] pErr points to the block of error data. + * @param[in] blockSize number of samples to process. + */ + void arm_lms_q31( + const arm_lms_instance_q31 * S, + q31_t * pSrc, + q31_t * pRef, + q31_t * pOut, + q31_t * pErr, + uint32_t blockSize); + + + /** + * @brief Initialization function for Q31 LMS filter. + * @param[in] S points to an instance of the Q31 LMS filter structure. + * @param[in] numTaps number of filter coefficients. + * @param[in] pCoeffs points to coefficient buffer. + * @param[in] pState points to state buffer. + * @param[in] mu step size that controls filter coefficient updates. + * @param[in] blockSize number of samples to process. + * @param[in] postShift bit shift applied to coefficients. + */ + void arm_lms_init_q31( + arm_lms_instance_q31 * S, + uint16_t numTaps, + q31_t * pCoeffs, + q31_t * pState, + q31_t mu, + uint32_t blockSize, + uint32_t postShift); + + + /** + * @brief Instance structure for the floating-point normalized LMS filter. + */ + typedef struct + { + uint16_t numTaps; /**< number of coefficients in the filter. */ + float32_t *pState; /**< points to the state variable array. The array is of length numTaps+blockSize-1. */ + float32_t *pCoeffs; /**< points to the coefficient array. The array is of length numTaps. */ + float32_t mu; /**< step size that control filter coefficient updates. */ + float32_t energy; /**< saves previous frame energy. */ + float32_t x0; /**< saves previous input sample. */ + } arm_lms_norm_instance_f32; + + + /** + * @brief Processing function for floating-point normalized LMS filter. + * @param[in] S points to an instance of the floating-point normalized LMS filter structure. + * @param[in] pSrc points to the block of input data. + * @param[in] pRef points to the block of reference data. + * @param[out] pOut points to the block of output data. + * @param[out] pErr points to the block of error data. + * @param[in] blockSize number of samples to process. + */ + void arm_lms_norm_f32( + arm_lms_norm_instance_f32 * S, + float32_t * pSrc, + float32_t * pRef, + float32_t * pOut, + float32_t * pErr, + uint32_t blockSize); + + + /** + * @brief Initialization function for floating-point normalized LMS filter. + * @param[in] S points to an instance of the floating-point LMS filter structure. + * @param[in] numTaps number of filter coefficients. + * @param[in] pCoeffs points to coefficient buffer. + * @param[in] pState points to state buffer. + * @param[in] mu step size that controls filter coefficient updates. + * @param[in] blockSize number of samples to process. + */ + void arm_lms_norm_init_f32( + arm_lms_norm_instance_f32 * S, + uint16_t numTaps, + float32_t * pCoeffs, + float32_t * pState, + float32_t mu, + uint32_t blockSize); + + + /** + * @brief Instance structure for the Q31 normalized LMS filter. + */ + typedef struct + { + uint16_t numTaps; /**< number of coefficients in the filter. */ + q31_t *pState; /**< points to the state variable array. The array is of length numTaps+blockSize-1. */ + q31_t *pCoeffs; /**< points to the coefficient array. The array is of length numTaps. */ + q31_t mu; /**< step size that controls filter coefficient updates. */ + uint8_t postShift; /**< bit shift applied to coefficients. */ + q31_t *recipTable; /**< points to the reciprocal initial value table. */ + q31_t energy; /**< saves previous frame energy. */ + q31_t x0; /**< saves previous input sample. */ + } arm_lms_norm_instance_q31; + + + /** + * @brief Processing function for Q31 normalized LMS filter. + * @param[in] S points to an instance of the Q31 normalized LMS filter structure. + * @param[in] pSrc points to the block of input data. + * @param[in] pRef points to the block of reference data. + * @param[out] pOut points to the block of output data. + * @param[out] pErr points to the block of error data. + * @param[in] blockSize number of samples to process. + */ + void arm_lms_norm_q31( + arm_lms_norm_instance_q31 * S, + q31_t * pSrc, + q31_t * pRef, + q31_t * pOut, + q31_t * pErr, + uint32_t blockSize); + + + /** + * @brief Initialization function for Q31 normalized LMS filter. + * @param[in] S points to an instance of the Q31 normalized LMS filter structure. + * @param[in] numTaps number of filter coefficients. + * @param[in] pCoeffs points to coefficient buffer. + * @param[in] pState points to state buffer. + * @param[in] mu step size that controls filter coefficient updates. + * @param[in] blockSize number of samples to process. + * @param[in] postShift bit shift applied to coefficients. + */ + void arm_lms_norm_init_q31( + arm_lms_norm_instance_q31 * S, + uint16_t numTaps, + q31_t * pCoeffs, + q31_t * pState, + q31_t mu, + uint32_t blockSize, + uint8_t postShift); + + + /** + * @brief Instance structure for the Q15 normalized LMS filter. + */ + typedef struct + { + uint16_t numTaps; /**< Number of coefficients in the filter. */ + q15_t *pState; /**< points to the state variable array. The array is of length numTaps+blockSize-1. */ + q15_t *pCoeffs; /**< points to the coefficient array. The array is of length numTaps. */ + q15_t mu; /**< step size that controls filter coefficient updates. */ + uint8_t postShift; /**< bit shift applied to coefficients. */ + q15_t *recipTable; /**< Points to the reciprocal initial value table. */ + q15_t energy; /**< saves previous frame energy. */ + q15_t x0; /**< saves previous input sample. */ + } arm_lms_norm_instance_q15; + + + /** + * @brief Processing function for Q15 normalized LMS filter. + * @param[in] S points to an instance of the Q15 normalized LMS filter structure. + * @param[in] pSrc points to the block of input data. + * @param[in] pRef points to the block of reference data. + * @param[out] pOut points to the block of output data. + * @param[out] pErr points to the block of error data. + * @param[in] blockSize number of samples to process. + */ + void arm_lms_norm_q15( + arm_lms_norm_instance_q15 * S, + q15_t * pSrc, + q15_t * pRef, + q15_t * pOut, + q15_t * pErr, + uint32_t blockSize); + + + /** + * @brief Initialization function for Q15 normalized LMS filter. + * @param[in] S points to an instance of the Q15 normalized LMS filter structure. + * @param[in] numTaps number of filter coefficients. + * @param[in] pCoeffs points to coefficient buffer. + * @param[in] pState points to state buffer. + * @param[in] mu step size that controls filter coefficient updates. + * @param[in] blockSize number of samples to process. + * @param[in] postShift bit shift applied to coefficients. + */ + void arm_lms_norm_init_q15( + arm_lms_norm_instance_q15 * S, + uint16_t numTaps, + q15_t * pCoeffs, + q15_t * pState, + q15_t mu, + uint32_t blockSize, + uint8_t postShift); + + + /** + * @brief Correlation of floating-point sequences. + * @param[in] pSrcA points to the first input sequence. + * @param[in] srcALen length of the first input sequence. + * @param[in] pSrcB points to the second input sequence. + * @param[in] srcBLen length of the second input sequence. + * @param[out] pDst points to the block of output data Length 2 * max(srcALen, srcBLen) - 1. + */ + void arm_correlate_f32( + float32_t * pSrcA, + uint32_t srcALen, + float32_t * pSrcB, + uint32_t srcBLen, + float32_t * pDst); + + + /** + * @brief Correlation of Q15 sequences + * @param[in] pSrcA points to the first input sequence. + * @param[in] srcALen length of the first input sequence. + * @param[in] pSrcB points to the second input sequence. + * @param[in] srcBLen length of the second input sequence. + * @param[out] pDst points to the block of output data Length 2 * max(srcALen, srcBLen) - 1. + * @param[in] pScratch points to scratch buffer of size max(srcALen, srcBLen) + 2*min(srcALen, srcBLen) - 2. + */ + void arm_correlate_opt_q15( + q15_t * pSrcA, + uint32_t srcALen, + q15_t * pSrcB, + uint32_t srcBLen, + q15_t * pDst, + q15_t * pScratch); + + + /** + * @brief Correlation of Q15 sequences. + * @param[in] pSrcA points to the first input sequence. + * @param[in] srcALen length of the first input sequence. + * @param[in] pSrcB points to the second input sequence. + * @param[in] srcBLen length of the second input sequence. + * @param[out] pDst points to the block of output data Length 2 * max(srcALen, srcBLen) - 1. + */ + + void arm_correlate_q15( + q15_t * pSrcA, + uint32_t srcALen, + q15_t * pSrcB, + uint32_t srcBLen, + q15_t * pDst); + + + /** + * @brief Correlation of Q15 sequences (fast version) for Cortex-M3 and Cortex-M4. + * @param[in] pSrcA points to the first input sequence. + * @param[in] srcALen length of the first input sequence. + * @param[in] pSrcB points to the second input sequence. + * @param[in] srcBLen length of the second input sequence. + * @param[out] pDst points to the block of output data Length 2 * max(srcALen, srcBLen) - 1. + */ + + void arm_correlate_fast_q15( + q15_t * pSrcA, + uint32_t srcALen, + q15_t * pSrcB, + uint32_t srcBLen, + q15_t * pDst); + + + /** + * @brief Correlation of Q15 sequences (fast version) for Cortex-M3 and Cortex-M4. + * @param[in] pSrcA points to the first input sequence. + * @param[in] srcALen length of the first input sequence. + * @param[in] pSrcB points to the second input sequence. + * @param[in] srcBLen length of the second input sequence. + * @param[out] pDst points to the block of output data Length 2 * max(srcALen, srcBLen) - 1. + * @param[in] pScratch points to scratch buffer of size max(srcALen, srcBLen) + 2*min(srcALen, srcBLen) - 2. + */ + void arm_correlate_fast_opt_q15( + q15_t * pSrcA, + uint32_t srcALen, + q15_t * pSrcB, + uint32_t srcBLen, + q15_t * pDst, + q15_t * pScratch); + + + /** + * @brief Correlation of Q31 sequences. + * @param[in] pSrcA points to the first input sequence. + * @param[in] srcALen length of the first input sequence. + * @param[in] pSrcB points to the second input sequence. + * @param[in] srcBLen length of the second input sequence. + * @param[out] pDst points to the block of output data Length 2 * max(srcALen, srcBLen) - 1. + */ + void arm_correlate_q31( + q31_t * pSrcA, + uint32_t srcALen, + q31_t * pSrcB, + uint32_t srcBLen, + q31_t * pDst); + + + /** + * @brief Correlation of Q31 sequences (fast version) for Cortex-M3 and Cortex-M4 + * @param[in] pSrcA points to the first input sequence. + * @param[in] srcALen length of the first input sequence. + * @param[in] pSrcB points to the second input sequence. + * @param[in] srcBLen length of the second input sequence. + * @param[out] pDst points to the block of output data Length 2 * max(srcALen, srcBLen) - 1. + */ + void arm_correlate_fast_q31( + q31_t * pSrcA, + uint32_t srcALen, + q31_t * pSrcB, + uint32_t srcBLen, + q31_t * pDst); + + + /** + * @brief Correlation of Q7 sequences. + * @param[in] pSrcA points to the first input sequence. + * @param[in] srcALen length of the first input sequence. + * @param[in] pSrcB points to the second input sequence. + * @param[in] srcBLen length of the second input sequence. + * @param[out] pDst points to the block of output data Length 2 * max(srcALen, srcBLen) - 1. + * @param[in] pScratch1 points to scratch buffer(of type q15_t) of size max(srcALen, srcBLen) + 2*min(srcALen, srcBLen) - 2. + * @param[in] pScratch2 points to scratch buffer (of type q15_t) of size min(srcALen, srcBLen). + */ + void arm_correlate_opt_q7( + q7_t * pSrcA, + uint32_t srcALen, + q7_t * pSrcB, + uint32_t srcBLen, + q7_t * pDst, + q15_t * pScratch1, + q15_t * pScratch2); + + + /** + * @brief Correlation of Q7 sequences. + * @param[in] pSrcA points to the first input sequence. + * @param[in] srcALen length of the first input sequence. + * @param[in] pSrcB points to the second input sequence. + * @param[in] srcBLen length of the second input sequence. + * @param[out] pDst points to the block of output data Length 2 * max(srcALen, srcBLen) - 1. + */ + void arm_correlate_q7( + q7_t * pSrcA, + uint32_t srcALen, + q7_t * pSrcB, + uint32_t srcBLen, + q7_t * pDst); + + + /** + * @brief Instance structure for the floating-point sparse FIR filter. + */ + typedef struct + { + uint16_t numTaps; /**< number of coefficients in the filter. */ + uint16_t stateIndex; /**< state buffer index. Points to the oldest sample in the state buffer. */ + float32_t *pState; /**< points to the state buffer array. The array is of length maxDelay+blockSize-1. */ + float32_t *pCoeffs; /**< points to the coefficient array. The array is of length numTaps.*/ + uint16_t maxDelay; /**< maximum offset specified by the pTapDelay array. */ + int32_t *pTapDelay; /**< points to the array of delay values. The array is of length numTaps. */ + } arm_fir_sparse_instance_f32; + + /** + * @brief Instance structure for the Q31 sparse FIR filter. + */ + typedef struct + { + uint16_t numTaps; /**< number of coefficients in the filter. */ + uint16_t stateIndex; /**< state buffer index. Points to the oldest sample in the state buffer. */ + q31_t *pState; /**< points to the state buffer array. The array is of length maxDelay+blockSize-1. */ + q31_t *pCoeffs; /**< points to the coefficient array. The array is of length numTaps.*/ + uint16_t maxDelay; /**< maximum offset specified by the pTapDelay array. */ + int32_t *pTapDelay; /**< points to the array of delay values. The array is of length numTaps. */ + } arm_fir_sparse_instance_q31; + + /** + * @brief Instance structure for the Q15 sparse FIR filter. + */ + typedef struct + { + uint16_t numTaps; /**< number of coefficients in the filter. */ + uint16_t stateIndex; /**< state buffer index. Points to the oldest sample in the state buffer. */ + q15_t *pState; /**< points to the state buffer array. The array is of length maxDelay+blockSize-1. */ + q15_t *pCoeffs; /**< points to the coefficient array. The array is of length numTaps.*/ + uint16_t maxDelay; /**< maximum offset specified by the pTapDelay array. */ + int32_t *pTapDelay; /**< points to the array of delay values. The array is of length numTaps. */ + } arm_fir_sparse_instance_q15; + + /** + * @brief Instance structure for the Q7 sparse FIR filter. + */ + typedef struct + { + uint16_t numTaps; /**< number of coefficients in the filter. */ + uint16_t stateIndex; /**< state buffer index. Points to the oldest sample in the state buffer. */ + q7_t *pState; /**< points to the state buffer array. The array is of length maxDelay+blockSize-1. */ + q7_t *pCoeffs; /**< points to the coefficient array. The array is of length numTaps.*/ + uint16_t maxDelay; /**< maximum offset specified by the pTapDelay array. */ + int32_t *pTapDelay; /**< points to the array of delay values. The array is of length numTaps. */ + } arm_fir_sparse_instance_q7; + + + /** + * @brief Processing function for the floating-point sparse FIR filter. + * @param[in] S points to an instance of the floating-point sparse FIR structure. + * @param[in] pSrc points to the block of input data. + * @param[out] pDst points to the block of output data + * @param[in] pScratchIn points to a temporary buffer of size blockSize. + * @param[in] blockSize number of input samples to process per call. + */ + void arm_fir_sparse_f32( + arm_fir_sparse_instance_f32 * S, + float32_t * pSrc, + float32_t * pDst, + float32_t * pScratchIn, + uint32_t blockSize); + + + /** + * @brief Initialization function for the floating-point sparse FIR filter. + * @param[in,out] S points to an instance of the floating-point sparse FIR structure. + * @param[in] numTaps number of nonzero coefficients in the filter. + * @param[in] pCoeffs points to the array of filter coefficients. + * @param[in] pState points to the state buffer. + * @param[in] pTapDelay points to the array of offset times. + * @param[in] maxDelay maximum offset time supported. + * @param[in] blockSize number of samples that will be processed per block. + */ + void arm_fir_sparse_init_f32( + arm_fir_sparse_instance_f32 * S, + uint16_t numTaps, + float32_t * pCoeffs, + float32_t * pState, + int32_t * pTapDelay, + uint16_t maxDelay, + uint32_t blockSize); + + + /** + * @brief Processing function for the Q31 sparse FIR filter. + * @param[in] S points to an instance of the Q31 sparse FIR structure. + * @param[in] pSrc points to the block of input data. + * @param[out] pDst points to the block of output data + * @param[in] pScratchIn points to a temporary buffer of size blockSize. + * @param[in] blockSize number of input samples to process per call. + */ + void arm_fir_sparse_q31( + arm_fir_sparse_instance_q31 * S, + q31_t * pSrc, + q31_t * pDst, + q31_t * pScratchIn, + uint32_t blockSize); + + + /** + * @brief Initialization function for the Q31 sparse FIR filter. + * @param[in,out] S points to an instance of the Q31 sparse FIR structure. + * @param[in] numTaps number of nonzero coefficients in the filter. + * @param[in] pCoeffs points to the array of filter coefficients. + * @param[in] pState points to the state buffer. + * @param[in] pTapDelay points to the array of offset times. + * @param[in] maxDelay maximum offset time supported. + * @param[in] blockSize number of samples that will be processed per block. + */ + void arm_fir_sparse_init_q31( + arm_fir_sparse_instance_q31 * S, + uint16_t numTaps, + q31_t * pCoeffs, + q31_t * pState, + int32_t * pTapDelay, + uint16_t maxDelay, + uint32_t blockSize); + + + /** + * @brief Processing function for the Q15 sparse FIR filter. + * @param[in] S points to an instance of the Q15 sparse FIR structure. + * @param[in] pSrc points to the block of input data. + * @param[out] pDst points to the block of output data + * @param[in] pScratchIn points to a temporary buffer of size blockSize. + * @param[in] pScratchOut points to a temporary buffer of size blockSize. + * @param[in] blockSize number of input samples to process per call. + */ + void arm_fir_sparse_q15( + arm_fir_sparse_instance_q15 * S, + q15_t * pSrc, + q15_t * pDst, + q15_t * pScratchIn, + q31_t * pScratchOut, + uint32_t blockSize); + + + /** + * @brief Initialization function for the Q15 sparse FIR filter. + * @param[in,out] S points to an instance of the Q15 sparse FIR structure. + * @param[in] numTaps number of nonzero coefficients in the filter. + * @param[in] pCoeffs points to the array of filter coefficients. + * @param[in] pState points to the state buffer. + * @param[in] pTapDelay points to the array of offset times. + * @param[in] maxDelay maximum offset time supported. + * @param[in] blockSize number of samples that will be processed per block. + */ + void arm_fir_sparse_init_q15( + arm_fir_sparse_instance_q15 * S, + uint16_t numTaps, + q15_t * pCoeffs, + q15_t * pState, + int32_t * pTapDelay, + uint16_t maxDelay, + uint32_t blockSize); + + + /** + * @brief Processing function for the Q7 sparse FIR filter. + * @param[in] S points to an instance of the Q7 sparse FIR structure. + * @param[in] pSrc points to the block of input data. + * @param[out] pDst points to the block of output data + * @param[in] pScratchIn points to a temporary buffer of size blockSize. + * @param[in] pScratchOut points to a temporary buffer of size blockSize. + * @param[in] blockSize number of input samples to process per call. + */ + void arm_fir_sparse_q7( + arm_fir_sparse_instance_q7 * S, + q7_t * pSrc, + q7_t * pDst, + q7_t * pScratchIn, + q31_t * pScratchOut, + uint32_t blockSize); + + + /** + * @brief Initialization function for the Q7 sparse FIR filter. + * @param[in,out] S points to an instance of the Q7 sparse FIR structure. + * @param[in] numTaps number of nonzero coefficients in the filter. + * @param[in] pCoeffs points to the array of filter coefficients. + * @param[in] pState points to the state buffer. + * @param[in] pTapDelay points to the array of offset times. + * @param[in] maxDelay maximum offset time supported. + * @param[in] blockSize number of samples that will be processed per block. + */ + void arm_fir_sparse_init_q7( + arm_fir_sparse_instance_q7 * S, + uint16_t numTaps, + q7_t * pCoeffs, + q7_t * pState, + int32_t * pTapDelay, + uint16_t maxDelay, + uint32_t blockSize); + + + /** + * @brief Floating-point sin_cos function. + * @param[in] theta input value in degrees + * @param[out] pSinVal points to the processed sine output. + * @param[out] pCosVal points to the processed cos output. + */ + void arm_sin_cos_f32( + float32_t theta, + float32_t * pSinVal, + float32_t * pCosVal); + + + /** + * @brief Q31 sin_cos function. + * @param[in] theta scaled input value in degrees + * @param[out] pSinVal points to the processed sine output. + * @param[out] pCosVal points to the processed cosine output. + */ + void arm_sin_cos_q31( + q31_t theta, + q31_t * pSinVal, + q31_t * pCosVal); + + + /** + * @brief Floating-point complex conjugate. + * @param[in] pSrc points to the input vector + * @param[out] pDst points to the output vector + * @param[in] numSamples number of complex samples in each vector + */ + void arm_cmplx_conj_f32( + float32_t * pSrc, + float32_t * pDst, + uint32_t numSamples); + + /** + * @brief Q31 complex conjugate. + * @param[in] pSrc points to the input vector + * @param[out] pDst points to the output vector + * @param[in] numSamples number of complex samples in each vector + */ + void arm_cmplx_conj_q31( + q31_t * pSrc, + q31_t * pDst, + uint32_t numSamples); + + + /** + * @brief Q15 complex conjugate. + * @param[in] pSrc points to the input vector + * @param[out] pDst points to the output vector + * @param[in] numSamples number of complex samples in each vector + */ + void arm_cmplx_conj_q15( + q15_t * pSrc, + q15_t * pDst, + uint32_t numSamples); + + + /** + * @brief Floating-point complex magnitude squared + * @param[in] pSrc points to the complex input vector + * @param[out] pDst points to the real output vector + * @param[in] numSamples number of complex samples in the input vector + */ + void arm_cmplx_mag_squared_f32( + float32_t * pSrc, + float32_t * pDst, + uint32_t numSamples); + + + /** + * @brief Q31 complex magnitude squared + * @param[in] pSrc points to the complex input vector + * @param[out] pDst points to the real output vector + * @param[in] numSamples number of complex samples in the input vector + */ + void arm_cmplx_mag_squared_q31( + q31_t * pSrc, + q31_t * pDst, + uint32_t numSamples); + + + /** + * @brief Q15 complex magnitude squared + * @param[in] pSrc points to the complex input vector + * @param[out] pDst points to the real output vector + * @param[in] numSamples number of complex samples in the input vector + */ + void arm_cmplx_mag_squared_q15( + q15_t * pSrc, + q15_t * pDst, + uint32_t numSamples); + + + /** + * @ingroup groupController + */ + + /** + * @defgroup PID PID Motor Control + * + * A Proportional Integral Derivative (PID) controller is a generic feedback control + * loop mechanism widely used in industrial control systems. + * A PID controller is the most commonly used type of feedback controller. + * + * This set of functions implements (PID) controllers + * for Q15, Q31, and floating-point data types. The functions operate on a single sample + * of data and each call to the function returns a single processed value. + * S points to an instance of the PID control data structure. in + * is the input sample value. The functions return the output value. + * + * \par Algorithm: + * 
    +   *    y[n] = y[n-1] + A0 * x[n] + A1 * x[n-1] + A2 * x[n-2]
+   *    A0 = Kp + Ki + Kd
+   *    A1 = (-Kp ) - (2 * Kd )
+   *    A2 = Kd
    + * + * \par + * where \c Kp is proportional constant, \c Ki is Integral constant and \c Kd is Derivative constant + * + * \par + * \image html PID.gif "Proportional Integral Derivative Controller" + * + * \par + * The PID controller calculates an "error" value as the difference between + * the measured output and the reference input. + * The controller attempts to minimize the error by adjusting the process control inputs. + * The proportional value determines the reaction to the current error, + * the integral value determines the reaction based on the sum of recent errors, + * and the derivative value determines the reaction based on the rate at which the error has been changing. + * + * \par Instance Structure + * The Gains A0, A1, A2 and state variables for a PID controller are stored together in an instance data structure. + * A separate instance structure must be defined for each PID Controller. + * There are separate instance structure declarations for each of the 3 supported data types. + * + * \par Reset Functions + * There is also an associated reset function for each data type which clears the state array. + * + * \par Initialization Functions + * There is also an associated initialization function for each data type. + * The initialization function performs the following operations: + * - Initializes the Gains A0, A1, A2 from Kp,Ki, Kd gains. + * - Zeros out the values in the state buffer. + * + * \par + * Instance structure cannot be placed into a const data section and it is recommended to use the initialization function. + * + * \par Fixed-Point Behavior + * Care must be taken when using the fixed-point versions of the PID Controller functions. + * In particular, the overflow and saturation behavior of the accumulator used in each function must be considered. + * Refer to the function specific documentation below for usage guidelines. + */ + + /** + * @addtogroup PID + * @{ + */ + + /** + * @brief Process function for the floating-point PID Control. + * @param[in,out] S is an instance of the floating-point PID Control structure + * @param[in] in input sample to process + * @return out processed output sample. + */ + CMSIS_INLINE __STATIC_INLINE float32_t arm_pid_f32( + arm_pid_instance_f32 * S, + float32_t in) + { + float32_t out; + + /* y[n] = y[n-1] + A0 * x[n] + A1 * x[n-1] + A2 * x[n-2] */ + out = (S->A0 * in) + + (S->A1 * S->state[0]) + (S->A2 * S->state[1]) + (S->state[2]); + + /* Update state */ + S->state[1] = S->state[0]; + S->state[0] = in; + S->state[2] = out; + + /* return to application */ + return (out); + + } + + /** + * @brief Process function for the Q31 PID Control. + * @param[in,out] S points to an instance of the Q31 PID Control structure + * @param[in] in input sample to process + * @return out processed output sample. + * + * Scaling and Overflow Behavior: + * \par + * The function is implemented using an internal 64-bit accumulator. + * The accumulator has a 2.62 format and maintains full precision of the intermediate multiplication results but provides only a single guard bit. + * Thus, if the accumulator result overflows it wraps around rather than clip. + * In order to avoid overflows completely the input signal must be scaled down by 2 bits as there are four additions. + * After all multiply-accumulates are performed, the 2.62 accumulator is truncated to 1.32 format and then saturated to 1.31 format. + */ + CMSIS_INLINE __STATIC_INLINE q31_t arm_pid_q31( + arm_pid_instance_q31 * S, + q31_t in) + { + q63_t acc; + q31_t out; + + /* acc = A0 * x[n] */ + acc = (q63_t) S->A0 * in; + + /* acc += A1 * x[n-1] */ + acc += (q63_t) S->A1 * S->state[0]; + + /* acc += A2 * x[n-2] */ + acc += (q63_t) S->A2 * S->state[1]; + + /* convert output to 1.31 format to add y[n-1] */ + out = (q31_t) (acc >> 31U); + + /* out += y[n-1] */ + out += S->state[2]; + + /* Update state */ + S->state[1] = S->state[0]; + S->state[0] = in; + S->state[2] = out; + + /* return to application */ + return (out); + } + + + /** + * @brief Process function for the Q15 PID Control. + * @param[in,out] S points to an instance of the Q15 PID Control structure + * @param[in] in input sample to process + * @return out processed output sample. + * + * Scaling and Overflow Behavior: + * \par + * The function is implemented using a 64-bit internal accumulator. + * Both Gains and state variables are represented in 1.15 format and multiplications yield a 2.30 result. + * The 2.30 intermediate results are accumulated in a 64-bit accumulator in 34.30 format. + * There is no risk of internal overflow with this approach and the full precision of intermediate multiplications is preserved. + * After all additions have been performed, the accumulator is truncated to 34.15 format by discarding low 15 bits. + * Lastly, the accumulator is saturated to yield a result in 1.15 format. + */ + CMSIS_INLINE __STATIC_INLINE q15_t arm_pid_q15( + arm_pid_instance_q15 * S, + q15_t in) + { + q63_t acc; + q15_t out; + +#if defined (ARM_MATH_DSP) + __SIMD32_TYPE *vstate; + + /* Implementation of PID controller */ + + /* acc = A0 * x[n] */ + acc = (q31_t) __SMUAD((uint32_t)S->A0, (uint32_t)in); + + /* acc += A1 * x[n-1] + A2 * x[n-2] */ + vstate = __SIMD32_CONST(S->state); + acc = (q63_t)__SMLALD((uint32_t)S->A1, (uint32_t)*vstate, (uint64_t)acc); +#else + /* acc = A0 * x[n] */ + acc = ((q31_t) S->A0) * in; + + /* acc += A1 * x[n-1] + A2 * x[n-2] */ + acc += (q31_t) S->A1 * S->state[0]; + acc += (q31_t) S->A2 * S->state[1]; +#endif + + /* acc += y[n-1] */ + acc += (q31_t) S->state[2] << 15; + + /* saturate the output */ + out = (q15_t) (__SSAT((acc >> 15), 16)); + + /* Update state */ + S->state[1] = S->state[0]; + S->state[0] = in; + S->state[2] = out; + + /* return to application */ + return (out); + } + + /** + * @} end of PID group + */ + + + /** + * @brief Floating-point matrix inverse. + * @param[in] src points to the instance of the input floating-point matrix structure. + * @param[out] dst points to the instance of the output floating-point matrix structure. + * @return The function returns ARM_MATH_SIZE_MISMATCH, if the dimensions do not match. + * If the input matrix is singular (does not have an inverse), then the algorithm terminates and returns error status ARM_MATH_SINGULAR. + */ + arm_status arm_mat_inverse_f32( + const arm_matrix_instance_f32 * src, + arm_matrix_instance_f32 * dst); + + + /** + * @brief Floating-point matrix inverse. + * @param[in] src points to the instance of the input floating-point matrix structure. + * @param[out] dst points to the instance of the output floating-point matrix structure. + * @return The function returns ARM_MATH_SIZE_MISMATCH, if the dimensions do not match. + * If the input matrix is singular (does not have an inverse), then the algorithm terminates and returns error status ARM_MATH_SINGULAR. + */ + arm_status arm_mat_inverse_f64( + const arm_matrix_instance_f64 * src, + arm_matrix_instance_f64 * dst); + + + + /** + * @ingroup groupController + */ + + /** + * @defgroup clarke Vector Clarke Transform + * Forward Clarke transform converts the instantaneous stator phases into a two-coordinate time invariant vector. + * Generally the Clarke transform uses three-phase currents Ia, Ib and Ic to calculate currents + * in the two-phase orthogonal stator axis Ialpha and Ibeta. + * When Ialpha is superposed with Ia as shown in the figure below + * \image html clarke.gif Stator current space vector and its components in (a,b). + * and Ia + Ib + Ic = 0, in this condition Ialpha and Ibeta + * can be calculated using only Ia and Ib. + * + * The function operates on a single sample of data and each call to the function returns the processed output. + * The library provides separate functions for Q31 and floating-point data types. + * \par Algorithm + * \image html clarkeFormula.gif + * where Ia and Ib are the instantaneous stator phases and + * pIalpha and pIbeta are the two coordinates of time invariant vector. + * \par Fixed-Point Behavior + * Care must be taken when using the Q31 version of the Clarke transform. + * In particular, the overflow and saturation behavior of the accumulator used must be considered. + * Refer to the function specific documentation below for usage guidelines. + */ + + /** + * @addtogroup clarke + * @{ + */ + + /** + * + * @brief Floating-point Clarke transform + * @param[in] Ia input three-phase coordinate a + * @param[in] Ib input three-phase coordinate b + * @param[out] pIalpha points to output two-phase orthogonal vector axis alpha + * @param[out] pIbeta points to output two-phase orthogonal vector axis beta + */ + CMSIS_INLINE __STATIC_INLINE void arm_clarke_f32( + float32_t Ia, + float32_t Ib, + float32_t * pIalpha, + float32_t * pIbeta) + { + /* Calculate pIalpha using the equation, pIalpha = Ia */ + *pIalpha = Ia; + + /* Calculate pIbeta using the equation, pIbeta = (1/sqrt(3)) * Ia + (2/sqrt(3)) * Ib */ + *pIbeta = ((float32_t) 0.57735026919 * Ia + (float32_t) 1.15470053838 * Ib); + } + + + /** + * @brief Clarke transform for Q31 version + * @param[in] Ia input three-phase coordinate a + * @param[in] Ib input three-phase coordinate b + * @param[out] pIalpha points to output two-phase orthogonal vector axis alpha + * @param[out] pIbeta points to output two-phase orthogonal vector axis beta + * + * Scaling and Overflow Behavior: + * \par + * The function is implemented using an internal 32-bit accumulator. + * The accumulator maintains 1.31 format by truncating lower 31 bits of the intermediate multiplication in 2.62 format. + * There is saturation on the addition, hence there is no risk of overflow. + */ + CMSIS_INLINE __STATIC_INLINE void arm_clarke_q31( + q31_t Ia, + q31_t Ib, + q31_t * pIalpha, + q31_t * pIbeta) + { + q31_t product1, product2; /* Temporary variables used to store intermediate results */ + + /* Calculating pIalpha from Ia by equation pIalpha = Ia */ + *pIalpha = Ia; + + /* Intermediate product is calculated by (1/(sqrt(3)) * Ia) */ + product1 = (q31_t) (((q63_t) Ia * 0x24F34E8B) >> 30); + + /* Intermediate product is calculated by (2/sqrt(3) * Ib) */ + product2 = (q31_t) (((q63_t) Ib * 0x49E69D16) >> 30); + + /* pIbeta is calculated by adding the intermediate products */ + *pIbeta = __QADD(product1, product2); + } + + /** + * @} end of clarke group + */ + + /** + * @brief Converts the elements of the Q7 vector to Q31 vector. + * @param[in] pSrc input pointer + * @param[out] pDst output pointer + * @param[in] blockSize number of samples to process + */ + void arm_q7_to_q31( + q7_t * pSrc, + q31_t * pDst, + uint32_t blockSize); + + + + /** + * @ingroup groupController + */ + + /** + * @defgroup inv_clarke Vector Inverse Clarke Transform + * Inverse Clarke transform converts the two-coordinate time invariant vector into instantaneous stator phases. + * + * The function operates on a single sample of data and each call to the function returns the processed output. + * The library provides separate functions for Q31 and floating-point data types. + * \par Algorithm + * \image html clarkeInvFormula.gif + * where pIa and pIb are the instantaneous stator phases and + * Ialpha and Ibeta are the two coordinates of time invariant vector. + * \par Fixed-Point Behavior + * Care must be taken when using the Q31 version of the Clarke transform. + * In particular, the overflow and saturation behavior of the accumulator used must be considered. + * Refer to the function specific documentation below for usage guidelines. + */ + + /** + * @addtogroup inv_clarke + * @{ + */ + + /** + * @brief Floating-point Inverse Clarke transform + * @param[in] Ialpha input two-phase orthogonal vector axis alpha + * @param[in] Ibeta input two-phase orthogonal vector axis beta + * @param[out] pIa points to output three-phase coordinate a + * @param[out] pIb points to output three-phase coordinate b + */ + CMSIS_INLINE __STATIC_INLINE void arm_inv_clarke_f32( + float32_t Ialpha, + float32_t Ibeta, + float32_t * pIa, + float32_t * pIb) + { + /* Calculating pIa from Ialpha by equation pIa = Ialpha */ + *pIa = Ialpha; + + /* Calculating pIb from Ialpha and Ibeta by equation pIb = -(1/2) * Ialpha + (sqrt(3)/2) * Ibeta */ + *pIb = -0.5f * Ialpha + 0.8660254039f * Ibeta; + } + + + /** + * @brief Inverse Clarke transform for Q31 version + * @param[in] Ialpha input two-phase orthogonal vector axis alpha + * @param[in] Ibeta input two-phase orthogonal vector axis beta + * @param[out] pIa points to output three-phase coordinate a + * @param[out] pIb points to output three-phase coordinate b + * + * Scaling and Overflow Behavior: + * \par + * The function is implemented using an internal 32-bit accumulator. + * The accumulator maintains 1.31 format by truncating lower 31 bits of the intermediate multiplication in 2.62 format. + * There is saturation on the subtraction, hence there is no risk of overflow. + */ + CMSIS_INLINE __STATIC_INLINE void arm_inv_clarke_q31( + q31_t Ialpha, + q31_t Ibeta, + q31_t * pIa, + q31_t * pIb) + { + q31_t product1, product2; /* Temporary variables used to store intermediate results */ + + /* Calculating pIa from Ialpha by equation pIa = Ialpha */ + *pIa = Ialpha; + + /* Intermediate product is calculated by (1/(2*sqrt(3)) * Ia) */ + product1 = (q31_t) (((q63_t) (Ialpha) * (0x40000000)) >> 31); + + /* Intermediate product is calculated by (1/sqrt(3) * pIb) */ + product2 = (q31_t) (((q63_t) (Ibeta) * (0x6ED9EBA1)) >> 31); + + /* pIb is calculated by subtracting the products */ + *pIb = __QSUB(product2, product1); + } + + /** + * @} end of inv_clarke group + */ + + /** + * @brief Converts the elements of the Q7 vector to Q15 vector. + * @param[in] pSrc input pointer + * @param[out] pDst output pointer + * @param[in] blockSize number of samples to process + */ + void arm_q7_to_q15( + q7_t * pSrc, + q15_t * pDst, + uint32_t blockSize); + + + + /** + * @ingroup groupController + */ + + /** + * @defgroup park Vector Park Transform + * + * Forward Park transform converts the input two-coordinate vector to flux and torque components. + * The Park transform can be used to realize the transformation of the Ialpha and the Ibeta currents + * from the stationary to the moving reference frame and control the spatial relationship between + * the stator vector current and rotor flux vector. + * If we consider the d axis aligned with the rotor flux, the diagram below shows the + * current vector and the relationship from the two reference frames: + * \image html park.gif "Stator current space vector and its component in (a,b) and in the d,q rotating reference frame" + * + * The function operates on a single sample of data and each call to the function returns the processed output. + * The library provides separate functions for Q31 and floating-point data types. + * \par Algorithm + * \image html parkFormula.gif + * where Ialpha and Ibeta are the stator vector components, + * pId and pIq are rotor vector components and cosVal and sinVal are the + * cosine and sine values of theta (rotor flux position). + * \par Fixed-Point Behavior + * Care must be taken when using the Q31 version of the Park transform. + * In particular, the overflow and saturation behavior of the accumulator used must be considered. + * Refer to the function specific documentation below for usage guidelines. + */ + + /** + * @addtogroup park + * @{ + */ + + /** + * @brief Floating-point Park transform + * @param[in] Ialpha input two-phase vector coordinate alpha + * @param[in] Ibeta input two-phase vector coordinate beta + * @param[out] pId points to output rotor reference frame d + * @param[out] pIq points to output rotor reference frame q + * @param[in] sinVal sine value of rotation angle theta + * @param[in] cosVal cosine value of rotation angle theta + * + * The function implements the forward Park transform. + * + */ + CMSIS_INLINE __STATIC_INLINE void arm_park_f32( + float32_t Ialpha, + float32_t Ibeta, + float32_t * pId, + float32_t * pIq, + float32_t sinVal, + float32_t cosVal) + { + /* Calculate pId using the equation, pId = Ialpha * cosVal + Ibeta * sinVal */ + *pId = Ialpha * cosVal + Ibeta * sinVal; + + /* Calculate pIq using the equation, pIq = - Ialpha * sinVal + Ibeta * cosVal */ + *pIq = -Ialpha * sinVal + Ibeta * cosVal; + } + + + /** + * @brief Park transform for Q31 version + * @param[in] Ialpha input two-phase vector coordinate alpha + * @param[in] Ibeta input two-phase vector coordinate beta + * @param[out] pId points to output rotor reference frame d + * @param[out] pIq points to output rotor reference frame q + * @param[in] sinVal sine value of rotation angle theta + * @param[in] cosVal cosine value of rotation angle theta + * + * Scaling and Overflow Behavior: + * \par + * The function is implemented using an internal 32-bit accumulator. + * The accumulator maintains 1.31 format by truncating lower 31 bits of the intermediate multiplication in 2.62 format. + * There is saturation on the addition and subtraction, hence there is no risk of overflow. + */ + CMSIS_INLINE __STATIC_INLINE void arm_park_q31( + q31_t Ialpha, + q31_t Ibeta, + q31_t * pId, + q31_t * pIq, + q31_t sinVal, + q31_t cosVal) + { + q31_t product1, product2; /* Temporary variables used to store intermediate results */ + q31_t product3, product4; /* Temporary variables used to store intermediate results */ + + /* Intermediate product is calculated by (Ialpha * cosVal) */ + product1 = (q31_t) (((q63_t) (Ialpha) * (cosVal)) >> 31); + + /* Intermediate product is calculated by (Ibeta * sinVal) */ + product2 = (q31_t) (((q63_t) (Ibeta) * (sinVal)) >> 31); + + + /* Intermediate product is calculated by (Ialpha * sinVal) */ + product3 = (q31_t) (((q63_t) (Ialpha) * (sinVal)) >> 31); + + /* Intermediate product is calculated by (Ibeta * cosVal) */ + product4 = (q31_t) (((q63_t) (Ibeta) * (cosVal)) >> 31); + + /* Calculate pId by adding the two intermediate products 1 and 2 */ + *pId = __QADD(product1, product2); + + /* Calculate pIq by subtracting the two intermediate products 3 from 4 */ + *pIq = __QSUB(product4, product3); + } + + /** + * @} end of park group + */ + + /** + * @brief Converts the elements of the Q7 vector to floating-point vector. + * @param[in] pSrc is input pointer + * @param[out] pDst is output pointer + * @param[in] blockSize is the number of samples to process + */ + void arm_q7_to_float( + q7_t * pSrc, + float32_t * pDst, + uint32_t blockSize); + + + /** + * @ingroup groupController + */ + + /** + * @defgroup inv_park Vector Inverse Park transform + * Inverse Park transform converts the input flux and torque components to two-coordinate vector. + * + * The function operates on a single sample of data and each call to the function returns the processed output. + * The library provides separate functions for Q31 and floating-point data types. + * \par Algorithm + * \image html parkInvFormula.gif + * where pIalpha and pIbeta are the stator vector components, + * Id and Iq are rotor vector components and cosVal and sinVal are the + * cosine and sine values of theta (rotor flux position). + * \par Fixed-Point Behavior + * Care must be taken when using the Q31 version of the Park transform. + * In particular, the overflow and saturation behavior of the accumulator used must be considered. + * Refer to the function specific documentation below for usage guidelines. + */ + + /** + * @addtogroup inv_park + * @{ + */ + + /** + * @brief Floating-point Inverse Park transform + * @param[in] Id input coordinate of rotor reference frame d + * @param[in] Iq input coordinate of rotor reference frame q + * @param[out] pIalpha points to output two-phase orthogonal vector axis alpha + * @param[out] pIbeta points to output two-phase orthogonal vector axis beta + * @param[in] sinVal sine value of rotation angle theta + * @param[in] cosVal cosine value of rotation angle theta + */ + CMSIS_INLINE __STATIC_INLINE void arm_inv_park_f32( + float32_t Id, + float32_t Iq, + float32_t * pIalpha, + float32_t * pIbeta, + float32_t sinVal, + float32_t cosVal) + { + /* Calculate pIalpha using the equation, pIalpha = Id * cosVal - Iq * sinVal */ + *pIalpha = Id * cosVal - Iq * sinVal; + + /* Calculate pIbeta using the equation, pIbeta = Id * sinVal + Iq * cosVal */ + *pIbeta = Id * sinVal + Iq * cosVal; + } + + + /** + * @brief Inverse Park transform for Q31 version + * @param[in] Id input coordinate of rotor reference frame d + * @param[in] Iq input coordinate of rotor reference frame q + * @param[out] pIalpha points to output two-phase orthogonal vector axis alpha + * @param[out] pIbeta points to output two-phase orthogonal vector axis beta + * @param[in] sinVal sine value of rotation angle theta + * @param[in] cosVal cosine value of rotation angle theta + * + * Scaling and Overflow Behavior: + * \par + * The function is implemented using an internal 32-bit accumulator. + * The accumulator maintains 1.31 format by truncating lower 31 bits of the intermediate multiplication in 2.62 format. + * There is saturation on the addition, hence there is no risk of overflow. + */ + CMSIS_INLINE __STATIC_INLINE void arm_inv_park_q31( + q31_t Id, + q31_t Iq, + q31_t * pIalpha, + q31_t * pIbeta, + q31_t sinVal, + q31_t cosVal) + { + q31_t product1, product2; /* Temporary variables used to store intermediate results */ + q31_t product3, product4; /* Temporary variables used to store intermediate results */ + + /* Intermediate product is calculated by (Id * cosVal) */ + product1 = (q31_t) (((q63_t) (Id) * (cosVal)) >> 31); + + /* Intermediate product is calculated by (Iq * sinVal) */ + product2 = (q31_t) (((q63_t) (Iq) * (sinVal)) >> 31); + + + /* Intermediate product is calculated by (Id * sinVal) */ + product3 = (q31_t) (((q63_t) (Id) * (sinVal)) >> 31); + + /* Intermediate product is calculated by (Iq * cosVal) */ + product4 = (q31_t) (((q63_t) (Iq) * (cosVal)) >> 31); + + /* Calculate pIalpha by using the two intermediate products 1 and 2 */ + *pIalpha = __QSUB(product1, product2); + + /* Calculate pIbeta by using the two intermediate products 3 and 4 */ + *pIbeta = __QADD(product4, product3); + } + + /** + * @} end of Inverse park group + */ + + + /** + * @brief Converts the elements of the Q31 vector to floating-point vector. + * @param[in] pSrc is input pointer + * @param[out] pDst is output pointer + * @param[in] blockSize is the number of samples to process + */ + void arm_q31_to_float( + q31_t * pSrc, + float32_t * pDst, + uint32_t blockSize); + + /** + * @ingroup groupInterpolation + */ + + /** + * @defgroup LinearInterpolate Linear Interpolation + * + * Linear interpolation is a method of curve fitting using linear polynomials. + * Linear interpolation works by effectively drawing a straight line between two neighboring samples and returning the appropriate point along that line + * + * \par + * \image html LinearInterp.gif "Linear interpolation" + * + * \par + * A Linear Interpolate function calculates an output value(y), for the input(x) + * using linear interpolation of the input values x0, x1( nearest input values) and the output values y0 and y1(nearest output values) + * + * \par Algorithm: + * 
    +   *       y = y0 + (x - x0) * ((y1 - y0)/(x1-x0))
+   *       where x0, x1 are nearest values of input x
+   *             y0, y1 are nearest values to output y
+   *
    + * + * \par + * This set of functions implements Linear interpolation process + * for Q7, Q15, Q31, and floating-point data types. The functions operate on a single + * sample of data and each call to the function returns a single processed value. + * S points to an instance of the Linear Interpolate function data structure. + * x is the input sample value. The functions returns the output value. + * + * \par + * if x is outside of the table boundary, Linear interpolation returns first value of the table + * if x is below input range and returns last value of table if x is above range. + */ + + /** + * @addtogroup LinearInterpolate + * @{ + */ + + /** + * @brief Process function for the floating-point Linear Interpolation Function. + * @param[in,out] S is an instance of the floating-point Linear Interpolation structure + * @param[in] x input sample to process + * @return y processed output sample. + * + */ + CMSIS_INLINE __STATIC_INLINE float32_t arm_linear_interp_f32( + arm_linear_interp_instance_f32 * S, + float32_t x) + { + float32_t y; + float32_t x0, x1; /* Nearest input values */ + float32_t y0, y1; /* Nearest output values */ + float32_t xSpacing = S->xSpacing; /* spacing between input values */ + int32_t i; /* Index variable */ + float32_t *pYData = S->pYData; /* pointer to output table */ + + /* Calculation of index */ + i = (int32_t) ((x - S->x1) / xSpacing); + + if (i < 0) + { + /* Iniatilize output for below specified range as least output value of table */ + y = pYData[0]; + } + else if ((uint32_t)i >= S->nValues) + { + /* Iniatilize output for above specified range as last output value of table */ + y = pYData[S->nValues - 1]; + } + else + { + /* Calculation of nearest input values */ + x0 = S->x1 + i * xSpacing; + x1 = S->x1 + (i + 1) * xSpacing; + + /* Read of nearest output values */ + y0 = pYData[i]; + y1 = pYData[i + 1]; + + /* Calculation of output */ + y = y0 + (x - x0) * ((y1 - y0) / (x1 - x0)); + + } + + /* returns output value */ + return (y); + } + + + /** + * + * @brief Process function for the Q31 Linear Interpolation Function. + * @param[in] pYData pointer to Q31 Linear Interpolation table + * @param[in] x input sample to process + * @param[in] nValues number of table values + * @return y processed output sample. + * + * \par + * Input sample x is in 12.20 format which contains 12 bits for table index and 20 bits for fractional part. + * This function can support maximum of table size 2^12. + * + */ + CMSIS_INLINE __STATIC_INLINE q31_t arm_linear_interp_q31( + q31_t * pYData, + q31_t x, + uint32_t nValues) + { + q31_t y; /* output */ + q31_t y0, y1; /* Nearest output values */ + q31_t fract; /* fractional part */ + int32_t index; /* Index to read nearest output values */ + + /* Input is in 12.20 format */ + /* 12 bits for the table index */ + /* Index value calculation */ + index = ((x & (q31_t)0xFFF00000) >> 20); + + if (index >= (int32_t)(nValues - 1)) + { + return (pYData[nValues - 1]); + } + else if (index < 0) + { + return (pYData[0]); + } + else + { + /* 20 bits for the fractional part */ + /* shift left by 11 to keep fract in 1.31 format */ + fract = (x & 0x000FFFFF) << 11; + + /* Read two nearest output values from the index in 1.31(q31) format */ + y0 = pYData[index]; + y1 = pYData[index + 1]; + + /* Calculation of y0 * (1-fract) and y is in 2.30 format */ + y = ((q31_t) ((q63_t) y0 * (0x7FFFFFFF - fract) >> 32)); + + /* Calculation of y0 * (1-fract) + y1 *fract and y is in 2.30 format */ + y += ((q31_t) (((q63_t) y1 * fract) >> 32)); + + /* Convert y to 1.31 format */ + return (y << 1U); + } + } + + + /** + * + * @brief Process function for the Q15 Linear Interpolation Function. + * @param[in] pYData pointer to Q15 Linear Interpolation table + * @param[in] x input sample to process + * @param[in] nValues number of table values + * @return y processed output sample. + * + * \par + * Input sample x is in 12.20 format which contains 12 bits for table index and 20 bits for fractional part. + * This function can support maximum of table size 2^12. + * + */ + CMSIS_INLINE __STATIC_INLINE q15_t arm_linear_interp_q15( + q15_t * pYData, + q31_t x, + uint32_t nValues) + { + q63_t y; /* output */ + q15_t y0, y1; /* Nearest output values */ + q31_t fract; /* fractional part */ + int32_t index; /* Index to read nearest output values */ + + /* Input is in 12.20 format */ + /* 12 bits for the table index */ + /* Index value calculation */ + index = ((x & (int32_t)0xFFF00000) >> 20); + + if (index >= (int32_t)(nValues - 1)) + { + return (pYData[nValues - 1]); + } + else if (index < 0) + { + return (pYData[0]); + } + else + { + /* 20 bits for the fractional part */ + /* fract is in 12.20 format */ + fract = (x & 0x000FFFFF); + + /* Read two nearest output values from the index */ + y0 = pYData[index]; + y1 = pYData[index + 1]; + + /* Calculation of y0 * (1-fract) and y is in 13.35 format */ + y = ((q63_t) y0 * (0xFFFFF - fract)); + + /* Calculation of (y0 * (1-fract) + y1 * fract) and y is in 13.35 format */ + y += ((q63_t) y1 * (fract)); + + /* convert y to 1.15 format */ + return (q15_t) (y >> 20); + } + } + + + /** + * + * @brief Process function for the Q7 Linear Interpolation Function. + * @param[in] pYData pointer to Q7 Linear Interpolation table + * @param[in] x input sample to process + * @param[in] nValues number of table values + * @return y processed output sample. + * + * \par + * Input sample x is in 12.20 format which contains 12 bits for table index and 20 bits for fractional part. + * This function can support maximum of table size 2^12. + */ + CMSIS_INLINE __STATIC_INLINE q7_t arm_linear_interp_q7( + q7_t * pYData, + q31_t x, + uint32_t nValues) + { + q31_t y; /* output */ + q7_t y0, y1; /* Nearest output values */ + q31_t fract; /* fractional part */ + uint32_t index; /* Index to read nearest output values */ + + /* Input is in 12.20 format */ + /* 12 bits for the table index */ + /* Index value calculation */ + if (x < 0) + { + return (pYData[0]); + } + index = (x >> 20) & 0xfff; + + if (index >= (nValues - 1)) + { + return (pYData[nValues - 1]); + } + else + { + /* 20 bits for the fractional part */ + /* fract is in 12.20 format */ + fract = (x & 0x000FFFFF); + + /* Read two nearest output values from the index and are in 1.7(q7) format */ + y0 = pYData[index]; + y1 = pYData[index + 1]; + + /* Calculation of y0 * (1-fract ) and y is in 13.27(q27) format */ + y = ((y0 * (0xFFFFF - fract))); + + /* Calculation of y1 * fract + y0 * (1-fract) and y is in 13.27(q27) format */ + y += (y1 * fract); + + /* convert y to 1.7(q7) format */ + return (q7_t) (y >> 20); + } + } + + /** + * @} end of LinearInterpolate group + */ + + /** + * @brief Fast approximation to the trigonometric sine function for floating-point data. + * @param[in] x input value in radians. + * @return sin(x). + */ + float32_t arm_sin_f32( + float32_t x); + + + /** + * @brief Fast approximation to the trigonometric sine function for Q31 data. + * @param[in] x Scaled input value in radians. + * @return sin(x). + */ + q31_t arm_sin_q31( + q31_t x); + + + /** + * @brief Fast approximation to the trigonometric sine function for Q15 data. + * @param[in] x Scaled input value in radians. + * @return sin(x). + */ + q15_t arm_sin_q15( + q15_t x); + + + /** + * @brief Fast approximation to the trigonometric cosine function for floating-point data. + * @param[in] x input value in radians. + * @return cos(x). + */ + float32_t arm_cos_f32( + float32_t x); + + + /** + * @brief Fast approximation to the trigonometric cosine function for Q31 data. + * @param[in] x Scaled input value in radians. + * @return cos(x). + */ + q31_t arm_cos_q31( + q31_t x); + + + /** + * @brief Fast approximation to the trigonometric cosine function for Q15 data. + * @param[in] x Scaled input value in radians. + * @return cos(x). + */ + q15_t arm_cos_q15( + q15_t x); + + + /** + * @ingroup groupFastMath + */ + + + /** + * @defgroup SQRT Square Root + * + * Computes the square root of a number. + * There are separate functions for Q15, Q31, and floating-point data types. + * The square root function is computed using the Newton-Raphson algorithm. + * This is an iterative algorithm of the form: + * 
    +   *      x1 = x0 - f(x0)/f'(x0)
+   *
    + * where x1 is the current estimate, + * x0 is the previous estimate, and + * f'(x0) is the derivative of f() evaluated at x0. + * For the square root function, the algorithm reduces to: + * 
    +   *     x0 = in/2                         [initial guess]
+   *     x1 = 1/2 * ( x0 + in / x0)        [each iteration]
+   *
    + */ + + + /** + * @addtogroup SQRT + * @{ + */ + + /** + * @brief Floating-point square root function. + * @param[in] in input value. + * @param[out] pOut square root of input value. + * @return The function returns ARM_MATH_SUCCESS if input value is positive value or ARM_MATH_ARGUMENT_ERROR if + * in is negative value and returns zero output for negative values. + */ + CMSIS_INLINE __STATIC_INLINE arm_status arm_sqrt_f32( + float32_t in, + float32_t * pOut) + { + if (in >= 0.0f) + { + +#if (__FPU_USED == 1) && defined ( __CC_ARM ) + *pOut = __sqrtf(in); +#elif (__FPU_USED == 1) && (defined(__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)) + *pOut = __builtin_sqrtf(in); +#elif (__FPU_USED == 1) && defined(__GNUC__) + *pOut = __builtin_sqrtf(in); +#elif (__FPU_USED == 1) && defined ( __ICCARM__ ) && (__VER__ >= 6040000) + __ASM("VSQRT.F32 %0,%1" : "=t"(*pOut) : "t"(in)); +#else + *pOut = sqrtf(in); +#endif + + return (ARM_MATH_SUCCESS); + } + else + { + *pOut = 0.0f; + return (ARM_MATH_ARGUMENT_ERROR); + } + } + + + /** + * @brief Q31 square root function. + * @param[in] in input value. The range of the input value is [0 +1) or 0x00000000 to 0x7FFFFFFF. + * @param[out] pOut square root of input value. + * @return The function returns ARM_MATH_SUCCESS if input value is positive value or ARM_MATH_ARGUMENT_ERROR if + * in is negative value and returns zero output for negative values. + */ + arm_status arm_sqrt_q31( + q31_t in, + q31_t * pOut); + + + /** + * @brief Q15 square root function. + * @param[in] in input value. The range of the input value is [0 +1) or 0x0000 to 0x7FFF. + * @param[out] pOut square root of input value. + * @return The function returns ARM_MATH_SUCCESS if input value is positive value or ARM_MATH_ARGUMENT_ERROR if + * in is negative value and returns zero output for negative values. + */ + arm_status arm_sqrt_q15( + q15_t in, + q15_t * pOut); + + /** + * @} end of SQRT group + */ + + + /** + * @brief floating-point Circular write function. + */ + CMSIS_INLINE __STATIC_INLINE void arm_circularWrite_f32( + int32_t * circBuffer, + int32_t L, + uint16_t * writeOffset, + int32_t bufferInc, + const int32_t * src, + int32_t srcInc, + uint32_t blockSize) + { + uint32_t i = 0U; + int32_t wOffset; + + /* Copy the value of Index pointer that points + * to the current location where the input samples to be copied */ + wOffset = *writeOffset; + + /* Loop over the blockSize */ + i = blockSize; + + while (i > 0U) + { + /* copy the input sample to the circular buffer */ + circBuffer[wOffset] = *src; + + /* Update the input pointer */ + src += srcInc; + + /* Circularly update wOffset. Watch out for positive and negative value */ + wOffset += bufferInc; + if (wOffset >= L) + wOffset -= L; + + /* Decrement the loop counter */ + i--; + } + + /* Update the index pointer */ + *writeOffset = (uint16_t)wOffset; + } + + + + /** + * @brief floating-point Circular Read function. + */ + CMSIS_INLINE __STATIC_INLINE void arm_circularRead_f32( + int32_t * circBuffer, + int32_t L, + int32_t * readOffset, + int32_t bufferInc, + int32_t * dst, + int32_t * dst_base, + int32_t dst_length, + int32_t dstInc, + uint32_t blockSize) + { + uint32_t i = 0U; + int32_t rOffset, dst_end; + + /* Copy the value of Index pointer that points + * to the current location from where the input samples to be read */ + rOffset = *readOffset; + dst_end = (int32_t) (dst_base + dst_length); + + /* Loop over the blockSize */ + i = blockSize; + + while (i > 0U) + { + /* copy the sample from the circular buffer to the destination buffer */ + *dst = circBuffer[rOffset]; + + /* Update the input pointer */ + dst += dstInc; + + if (dst == (int32_t *) dst_end) + { + dst = dst_base; + } + + /* Circularly update rOffset. Watch out for positive and negative value */ + rOffset += bufferInc; + + if (rOffset >= L) + { + rOffset -= L; + } + + /* Decrement the loop counter */ + i--; + } + + /* Update the index pointer */ + *readOffset = rOffset; + } + + + /** + * @brief Q15 Circular write function. + */ + CMSIS_INLINE __STATIC_INLINE void arm_circularWrite_q15( + q15_t * circBuffer, + int32_t L, + uint16_t * writeOffset, + int32_t bufferInc, + const q15_t * src, + int32_t srcInc, + uint32_t blockSize) + { + uint32_t i = 0U; + int32_t wOffset; + + /* Copy the value of Index pointer that points + * to the current location where the input samples to be copied */ + wOffset = *writeOffset; + + /* Loop over the blockSize */ + i = blockSize; + + while (i > 0U) + { + /* copy the input sample to the circular buffer */ + circBuffer[wOffset] = *src; + + /* Update the input pointer */ + src += srcInc; + + /* Circularly update wOffset. Watch out for positive and negative value */ + wOffset += bufferInc; + if (wOffset >= L) + wOffset -= L; + + /* Decrement the loop counter */ + i--; + } + + /* Update the index pointer */ + *writeOffset = (uint16_t)wOffset; + } + + + /** + * @brief Q15 Circular Read function. + */ + CMSIS_INLINE __STATIC_INLINE void arm_circularRead_q15( + q15_t * circBuffer, + int32_t L, + int32_t * readOffset, + int32_t bufferInc, + q15_t * dst, + q15_t * dst_base, + int32_t dst_length, + int32_t dstInc, + uint32_t blockSize) + { + uint32_t i = 0; + int32_t rOffset, dst_end; + + /* Copy the value of Index pointer that points + * to the current location from where the input samples to be read */ + rOffset = *readOffset; + + dst_end = (int32_t) (dst_base + dst_length); + + /* Loop over the blockSize */ + i = blockSize; + + while (i > 0U) + { + /* copy the sample from the circular buffer to the destination buffer */ + *dst = circBuffer[rOffset]; + + /* Update the input pointer */ + dst += dstInc; + + if (dst == (q15_t *) dst_end) + { + dst = dst_base; + } + + /* Circularly update wOffset. Watch out for positive and negative value */ + rOffset += bufferInc; + + if (rOffset >= L) + { + rOffset -= L; + } + + /* Decrement the loop counter */ + i--; + } + + /* Update the index pointer */ + *readOffset = rOffset; + } + + + /** + * @brief Q7 Circular write function. + */ + CMSIS_INLINE __STATIC_INLINE void arm_circularWrite_q7( + q7_t * circBuffer, + int32_t L, + uint16_t * writeOffset, + int32_t bufferInc, + const q7_t * src, + int32_t srcInc, + uint32_t blockSize) + { + uint32_t i = 0U; + int32_t wOffset; + + /* Copy the value of Index pointer that points + * to the current location where the input samples to be copied */ + wOffset = *writeOffset; + + /* Loop over the blockSize */ + i = blockSize; + + while (i > 0U) + { + /* copy the input sample to the circular buffer */ + circBuffer[wOffset] = *src; + + /* Update the input pointer */ + src += srcInc; + + /* Circularly update wOffset. Watch out for positive and negative value */ + wOffset += bufferInc; + if (wOffset >= L) + wOffset -= L; + + /* Decrement the loop counter */ + i--; + } + + /* Update the index pointer */ + *writeOffset = (uint16_t)wOffset; + } + + + /** + * @brief Q7 Circular Read function. + */ + CMSIS_INLINE __STATIC_INLINE void arm_circularRead_q7( + q7_t * circBuffer, + int32_t L, + int32_t * readOffset, + int32_t bufferInc, + q7_t * dst, + q7_t * dst_base, + int32_t dst_length, + int32_t dstInc, + uint32_t blockSize) + { + uint32_t i = 0; + int32_t rOffset, dst_end; + + /* Copy the value of Index pointer that points + * to the current location from where the input samples to be read */ + rOffset = *readOffset; + + dst_end = (int32_t) (dst_base + dst_length); + + /* Loop over the blockSize */ + i = blockSize; + + while (i > 0U) + { + /* copy the sample from the circular buffer to the destination buffer */ + *dst = circBuffer[rOffset]; + + /* Update the input pointer */ + dst += dstInc; + + if (dst == (q7_t *) dst_end) + { + dst = dst_base; + } + + /* Circularly update rOffset. Watch out for positive and negative value */ + rOffset += bufferInc; + + if (rOffset >= L) + { + rOffset -= L; + } + + /* Decrement the loop counter */ + i--; + } + + /* Update the index pointer */ + *readOffset = rOffset; + } + + + /** + * @brief Sum of the squares of the elements of a Q31 vector. + * @param[in] pSrc is input pointer + * @param[in] blockSize is the number of samples to process + * @param[out] pResult is output value. + */ + void arm_power_q31( + q31_t * pSrc, + uint32_t blockSize, + q63_t * pResult); + + + /** + * @brief Sum of the squares of the elements of a floating-point vector. + * @param[in] pSrc is input pointer + * @param[in] blockSize is the number of samples to process + * @param[out] pResult is output value. + */ + void arm_power_f32( + float32_t * pSrc, + uint32_t blockSize, + float32_t * pResult); + + + /** + * @brief Sum of the squares of the elements of a Q15 vector. + * @param[in] pSrc is input pointer + * @param[in] blockSize is the number of samples to process + * @param[out] pResult is output value. + */ + void arm_power_q15( + q15_t * pSrc, + uint32_t blockSize, + q63_t * pResult); + + + /** + * @brief Sum of the squares of the elements of a Q7 vector. + * @param[in] pSrc is input pointer + * @param[in] blockSize is the number of samples to process + * @param[out] pResult is output value. + */ + void arm_power_q7( + q7_t * pSrc, + uint32_t blockSize, + q31_t * pResult); + + + /** + * @brief Mean value of a Q7 vector. + * @param[in] pSrc is input pointer + * @param[in] blockSize is the number of samples to process + * @param[out] pResult is output value. + */ + void arm_mean_q7( + q7_t * pSrc, + uint32_t blockSize, + q7_t * pResult); + + + /** + * @brief Mean value of a Q15 vector. + * @param[in] pSrc is input pointer + * @param[in] blockSize is the number of samples to process + * @param[out] pResult is output value. + */ + void arm_mean_q15( + q15_t * pSrc, + uint32_t blockSize, + q15_t * pResult); + + + /** + * @brief Mean value of a Q31 vector. + * @param[in] pSrc is input pointer + * @param[in] blockSize is the number of samples to process + * @param[out] pResult is output value. + */ + void arm_mean_q31( + q31_t * pSrc, + uint32_t blockSize, + q31_t * pResult); + + + /** + * @brief Mean value of a floating-point vector. + * @param[in] pSrc is input pointer + * @param[in] blockSize is the number of samples to process + * @param[out] pResult is output value. + */ + void arm_mean_f32( + float32_t * pSrc, + uint32_t blockSize, + float32_t * pResult); + + + /** + * @brief Variance of the elements of a floating-point vector. + * @param[in] pSrc is input pointer + * @param[in] blockSize is the number of samples to process + * @param[out] pResult is output value. + */ + void arm_var_f32( + float32_t * pSrc, + uint32_t blockSize, + float32_t * pResult); + + + /** + * @brief Variance of the elements of a Q31 vector. + * @param[in] pSrc is input pointer + * @param[in] blockSize is the number of samples to process + * @param[out] pResult is output value. + */ + void arm_var_q31( + q31_t * pSrc, + uint32_t blockSize, + q31_t * pResult); + + + /** + * @brief Variance of the elements of a Q15 vector. + * @param[in] pSrc is input pointer + * @param[in] blockSize is the number of samples to process + * @param[out] pResult is output value. + */ + void arm_var_q15( + q15_t * pSrc, + uint32_t blockSize, + q15_t * pResult); + + + /** + * @brief Root Mean Square of the elements of a floating-point vector. + * @param[in] pSrc is input pointer + * @param[in] blockSize is the number of samples to process + * @param[out] pResult is output value. + */ + void arm_rms_f32( + float32_t * pSrc, + uint32_t blockSize, + float32_t * pResult); + + + /** + * @brief Root Mean Square of the elements of a Q31 vector. + * @param[in] pSrc is input pointer + * @param[in] blockSize is the number of samples to process + * @param[out] pResult is output value. + */ + void arm_rms_q31( + q31_t * pSrc, + uint32_t blockSize, + q31_t * pResult); + + + /** + * @brief Root Mean Square of the elements of a Q15 vector. + * @param[in] pSrc is input pointer + * @param[in] blockSize is the number of samples to process + * @param[out] pResult is output value. + */ + void arm_rms_q15( + q15_t * pSrc, + uint32_t blockSize, + q15_t * pResult); + + + /** + * @brief Standard deviation of the elements of a floating-point vector. + * @param[in] pSrc is input pointer + * @param[in] blockSize is the number of samples to process + * @param[out] pResult is output value. + */ + void arm_std_f32( + float32_t * pSrc, + uint32_t blockSize, + float32_t * pResult); + + + /** + * @brief Standard deviation of the elements of a Q31 vector. + * @param[in] pSrc is input pointer + * @param[in] blockSize is the number of samples to process + * @param[out] pResult is output value. + */ + void arm_std_q31( + q31_t * pSrc, + uint32_t blockSize, + q31_t * pResult); + + + /** + * @brief Standard deviation of the elements of a Q15 vector. + * @param[in] pSrc is input pointer + * @param[in] blockSize is the number of samples to process + * @param[out] pResult is output value. + */ + void arm_std_q15( + q15_t * pSrc, + uint32_t blockSize, + q15_t * pResult); + + + /** + * @brief Floating-point complex magnitude + * @param[in] pSrc points to the complex input vector + * @param[out] pDst points to the real output vector + * @param[in] numSamples number of complex samples in the input vector + */ + void arm_cmplx_mag_f32( + float32_t * pSrc, + float32_t * pDst, + uint32_t numSamples); + + + /** + * @brief Q31 complex magnitude + * @param[in] pSrc points to the complex input vector + * @param[out] pDst points to the real output vector + * @param[in] numSamples number of complex samples in the input vector + */ + void arm_cmplx_mag_q31( + q31_t * pSrc, + q31_t * pDst, + uint32_t numSamples); + + + /** + * @brief Q15 complex magnitude + * @param[in] pSrc points to the complex input vector + * @param[out] pDst points to the real output vector + * @param[in] numSamples number of complex samples in the input vector + */ + void arm_cmplx_mag_q15( + q15_t * pSrc, + q15_t * pDst, + uint32_t numSamples); + + + /** + * @brief Q15 complex dot product + * @param[in] pSrcA points to the first input vector + * @param[in] pSrcB points to the second input vector + * @param[in] numSamples number of complex samples in each vector + * @param[out] realResult real part of the result returned here + * @param[out] imagResult imaginary part of the result returned here + */ + void arm_cmplx_dot_prod_q15( + q15_t * pSrcA, + q15_t * pSrcB, + uint32_t numSamples, + q31_t * realResult, + q31_t * imagResult); + + + /** + * @brief Q31 complex dot product + * @param[in] pSrcA points to the first input vector + * @param[in] pSrcB points to the second input vector + * @param[in] numSamples number of complex samples in each vector + * @param[out] realResult real part of the result returned here + * @param[out] imagResult imaginary part of the result returned here + */ + void arm_cmplx_dot_prod_q31( + q31_t * pSrcA, + q31_t * pSrcB, + uint32_t numSamples, + q63_t * realResult, + q63_t * imagResult); + + + /** + * @brief Floating-point complex dot product + * @param[in] pSrcA points to the first input vector + * @param[in] pSrcB points to the second input vector + * @param[in] numSamples number of complex samples in each vector + * @param[out] realResult real part of the result returned here + * @param[out] imagResult imaginary part of the result returned here + */ + void arm_cmplx_dot_prod_f32( + float32_t * pSrcA, + float32_t * pSrcB, + uint32_t numSamples, + float32_t * realResult, + float32_t * imagResult); + + + /** + * @brief Q15 complex-by-real multiplication + * @param[in] pSrcCmplx points to the complex input vector + * @param[in] pSrcReal points to the real input vector + * @param[out] pCmplxDst points to the complex output vector + * @param[in] numSamples number of samples in each vector + */ + void arm_cmplx_mult_real_q15( + q15_t * pSrcCmplx, + q15_t * pSrcReal, + q15_t * pCmplxDst, + uint32_t numSamples); + + + /** + * @brief Q31 complex-by-real multiplication + * @param[in] pSrcCmplx points to the complex input vector + * @param[in] pSrcReal points to the real input vector + * @param[out] pCmplxDst points to the complex output vector + * @param[in] numSamples number of samples in each vector + */ + void arm_cmplx_mult_real_q31( + q31_t * pSrcCmplx, + q31_t * pSrcReal, + q31_t * pCmplxDst, + uint32_t numSamples); + + + /** + * @brief Floating-point complex-by-real multiplication + * @param[in] pSrcCmplx points to the complex input vector + * @param[in] pSrcReal points to the real input vector + * @param[out] pCmplxDst points to the complex output vector + * @param[in] numSamples number of samples in each vector + */ + void arm_cmplx_mult_real_f32( + float32_t * pSrcCmplx, + float32_t * pSrcReal, + float32_t * pCmplxDst, + uint32_t numSamples); + + + /** + * @brief Minimum value of a Q7 vector. + * @param[in] pSrc is input pointer + * @param[in] blockSize is the number of samples to process + * @param[out] result is output pointer + * @param[in] index is the array index of the minimum value in the input buffer. + */ + void arm_min_q7( + q7_t * pSrc, + uint32_t blockSize, + q7_t * result, + uint32_t * index); + + + /** + * @brief Minimum value of a Q15 vector. + * @param[in] pSrc is input pointer + * @param[in] blockSize is the number of samples to process + * @param[out] pResult is output pointer + * @param[in] pIndex is the array index of the minimum value in the input buffer. + */ + void arm_min_q15( + q15_t * pSrc, + uint32_t blockSize, + q15_t * pResult, + uint32_t * pIndex); + + + /** + * @brief Minimum value of a Q31 vector. + * @param[in] pSrc is input pointer + * @param[in] blockSize is the number of samples to process + * @param[out] pResult is output pointer + * @param[out] pIndex is the array index of the minimum value in the input buffer. + */ + void arm_min_q31( + q31_t * pSrc, + uint32_t blockSize, + q31_t * pResult, + uint32_t * pIndex); + + + /** + * @brief Minimum value of a floating-point vector. + * @param[in] pSrc is input pointer + * @param[in] blockSize is the number of samples to process + * @param[out] pResult is output pointer + * @param[out] pIndex is the array index of the minimum value in the input buffer. + */ + void arm_min_f32( + float32_t * pSrc, + uint32_t blockSize, + float32_t * pResult, + uint32_t * pIndex); + + +/** + * @brief Maximum value of a Q7 vector. + * @param[in] pSrc points to the input buffer + * @param[in] blockSize length of the input vector + * @param[out] pResult maximum value returned here + * @param[out] pIndex index of maximum value returned here + */ + void arm_max_q7( + q7_t * pSrc, + uint32_t blockSize, + q7_t * pResult, + uint32_t * pIndex); + + +/** + * @brief Maximum value of a Q15 vector. + * @param[in] pSrc points to the input buffer + * @param[in] blockSize length of the input vector + * @param[out] pResult maximum value returned here + * @param[out] pIndex index of maximum value returned here + */ + void arm_max_q15( + q15_t * pSrc, + uint32_t blockSize, + q15_t * pResult, + uint32_t * pIndex); + + +/** + * @brief Maximum value of a Q31 vector. + * @param[in] pSrc points to the input buffer + * @param[in] blockSize length of the input vector + * @param[out] pResult maximum value returned here + * @param[out] pIndex index of maximum value returned here + */ + void arm_max_q31( + q31_t * pSrc, + uint32_t blockSize, + q31_t * pResult, + uint32_t * pIndex); + + +/** + * @brief Maximum value of a floating-point vector. + * @param[in] pSrc points to the input buffer + * @param[in] blockSize length of the input vector + * @param[out] pResult maximum value returned here + * @param[out] pIndex index of maximum value returned here + */ + void arm_max_f32( + float32_t * pSrc, + uint32_t blockSize, + float32_t * pResult, + uint32_t * pIndex); + + + /** + * @brief Q15 complex-by-complex multiplication + * @param[in] pSrcA points to the first input vector + * @param[in] pSrcB points to the second input vector + * @param[out] pDst points to the output vector + * @param[in] numSamples number of complex samples in each vector + */ + void arm_cmplx_mult_cmplx_q15( + q15_t * pSrcA, + q15_t * pSrcB, + q15_t * pDst, + uint32_t numSamples); + + + /** + * @brief Q31 complex-by-complex multiplication + * @param[in] pSrcA points to the first input vector + * @param[in] pSrcB points to the second input vector + * @param[out] pDst points to the output vector + * @param[in] numSamples number of complex samples in each vector + */ + void arm_cmplx_mult_cmplx_q31( + q31_t * pSrcA, + q31_t * pSrcB, + q31_t * pDst, + uint32_t numSamples); + + + /** + * @brief Floating-point complex-by-complex multiplication + * @param[in] pSrcA points to the first input vector + * @param[in] pSrcB points to the second input vector + * @param[out] pDst points to the output vector + * @param[in] numSamples number of complex samples in each vector + */ + void arm_cmplx_mult_cmplx_f32( + float32_t * pSrcA, + float32_t * pSrcB, + float32_t * pDst, + uint32_t numSamples); + + + /** + * @brief Converts the elements of the floating-point vector to Q31 vector. + * @param[in] pSrc points to the floating-point input vector + * @param[out] pDst points to the Q31 output vector + * @param[in] blockSize length of the input vector + */ + void arm_float_to_q31( + float32_t * pSrc, + q31_t * pDst, + uint32_t blockSize); + + + /** + * @brief Converts the elements of the floating-point vector to Q15 vector. + * @param[in] pSrc points to the floating-point input vector + * @param[out] pDst points to the Q15 output vector + * @param[in] blockSize length of the input vector + */ + void arm_float_to_q15( + float32_t * pSrc, + q15_t * pDst, + uint32_t blockSize); + + + /** + * @brief Converts the elements of the floating-point vector to Q7 vector. + * @param[in] pSrc points to the floating-point input vector + * @param[out] pDst points to the Q7 output vector + * @param[in] blockSize length of the input vector + */ + void arm_float_to_q7( + float32_t * pSrc, + q7_t * pDst, + uint32_t blockSize); + + + /** + * @brief Converts the elements of the Q31 vector to Q15 vector. + * @param[in] pSrc is input pointer + * @param[out] pDst is output pointer + * @param[in] blockSize is the number of samples to process + */ + void arm_q31_to_q15( + q31_t * pSrc, + q15_t * pDst, + uint32_t blockSize); + + + /** + * @brief Converts the elements of the Q31 vector to Q7 vector. + * @param[in] pSrc is input pointer + * @param[out] pDst is output pointer + * @param[in] blockSize is the number of samples to process + */ + void arm_q31_to_q7( + q31_t * pSrc, + q7_t * pDst, + uint32_t blockSize); + + + /** + * @brief Converts the elements of the Q15 vector to floating-point vector. + * @param[in] pSrc is input pointer + * @param[out] pDst is output pointer + * @param[in] blockSize is the number of samples to process + */ + void arm_q15_to_float( + q15_t * pSrc, + float32_t * pDst, + uint32_t blockSize); + + + /** + * @brief Converts the elements of the Q15 vector to Q31 vector. + * @param[in] pSrc is input pointer + * @param[out] pDst is output pointer + * @param[in] blockSize is the number of samples to process + */ + void arm_q15_to_q31( + q15_t * pSrc, + q31_t * pDst, + uint32_t blockSize); + + + /** + * @brief Converts the elements of the Q15 vector to Q7 vector. + * @param[in] pSrc is input pointer + * @param[out] pDst is output pointer + * @param[in] blockSize is the number of samples to process + */ + void arm_q15_to_q7( + q15_t * pSrc, + q7_t * pDst, + uint32_t blockSize); + + + /** + * @ingroup groupInterpolation + */ + + /** + * @defgroup BilinearInterpolate Bilinear Interpolation + * + * Bilinear interpolation is an extension of linear interpolation applied to a two dimensional grid. + * The underlying function f(x, y) is sampled on a regular grid and the interpolation process + * determines values between the grid points. + * Bilinear interpolation is equivalent to two step linear interpolation, first in the x-dimension and then in the y-dimension. + * Bilinear interpolation is often used in image processing to rescale images. + * The CMSIS DSP library provides bilinear interpolation functions for Q7, Q15, Q31, and floating-point data types. + * + * Algorithm + * \par + * The instance structure used by the bilinear interpolation functions describes a two dimensional data table. + * For floating-point, the instance structure is defined as: + * 
    +   *   typedef struct
+   *   {
+   *     uint16_t numRows;
+   *     uint16_t numCols;
+   *     float32_t *pData;
+   * } arm_bilinear_interp_instance_f32;
+   *
    + * + * \par + * where numRows specifies the number of rows in the table; + * numCols specifies the number of columns in the table; + * and pData points to an array of size numRows*numCols values. + * The data table pTable is organized in row order and the supplied data values fall on integer indexes. + * That is, table element (x,y) is located at pTable[x + y*numCols] where x and y are integers. + * + * \par + * Let (x, y) specify the desired interpolation point. Then define: + * 
    +   *     XF = floor(x)
+   *     YF = floor(y)
+   *
    + * \par + * The interpolated output point is computed as: + * 
    +   *  f(x, y) = f(XF, YF) * (1-(x-XF)) * (1-(y-YF))
+   *           + f(XF+1, YF) * (x-XF)*(1-(y-YF))
+   *           + f(XF, YF+1) * (1-(x-XF))*(y-YF)
+   *           + f(XF+1, YF+1) * (x-XF)*(y-YF)
+   *
    + * Note that the coordinates (x, y) contain integer and fractional components. + * The integer components specify which portion of the table to use while the + * fractional components control the interpolation processor. + * + * \par + * if (x,y) are outside of the table boundary, Bilinear interpolation returns zero output. + */ + + /** + * @addtogroup BilinearInterpolate + * @{ + */ + + + /** + * + * @brief Floating-point bilinear interpolation. + * @param[in,out] S points to an instance of the interpolation structure. + * @param[in] X interpolation coordinate. + * @param[in] Y interpolation coordinate. + * @return out interpolated value. + */ + CMSIS_INLINE __STATIC_INLINE float32_t arm_bilinear_interp_f32( + const arm_bilinear_interp_instance_f32 * S, + float32_t X, + float32_t Y) + { + float32_t out; + float32_t f00, f01, f10, f11; + float32_t *pData = S->pData; + int32_t xIndex, yIndex, index; + float32_t xdiff, ydiff; + float32_t b1, b2, b3, b4; + + xIndex = (int32_t) X; + yIndex = (int32_t) Y; + + /* Care taken for table outside boundary */ + /* Returns zero output when values are outside table boundary */ + if (xIndex < 0 || xIndex > (S->numRows - 1) || yIndex < 0 || yIndex > (S->numCols - 1)) + { + return (0); + } + + /* Calculation of index for two nearest points in X-direction */ + index = (xIndex - 1) + (yIndex - 1) * S->numCols; + + + /* Read two nearest points in X-direction */ + f00 = pData[index]; + f01 = pData[index + 1]; + + /* Calculation of index for two nearest points in Y-direction */ + index = (xIndex - 1) + (yIndex) * S->numCols; + + + /* Read two nearest points in Y-direction */ + f10 = pData[index]; + f11 = pData[index + 1]; + + /* Calculation of intermediate values */ + b1 = f00; + b2 = f01 - f00; + b3 = f10 - f00; + b4 = f00 - f01 - f10 + f11; + + /* Calculation of fractional part in X */ + xdiff = X - xIndex; + + /* Calculation of fractional part in Y */ + ydiff = Y - yIndex; + + /* Calculation of bi-linear interpolated output */ + out = b1 + b2 * xdiff + b3 * ydiff + b4 * xdiff * ydiff; + + /* return to application */ + return (out); + } + + + /** + * + * @brief Q31 bilinear interpolation. + * @param[in,out] S points to an instance of the interpolation structure. + * @param[in] X interpolation coordinate in 12.20 format. + * @param[in] Y interpolation coordinate in 12.20 format. + * @return out interpolated value. + */ + CMSIS_INLINE __STATIC_INLINE q31_t arm_bilinear_interp_q31( + arm_bilinear_interp_instance_q31 * S, + q31_t X, + q31_t Y) + { + q31_t out; /* Temporary output */ + q31_t acc = 0; /* output */ + q31_t xfract, yfract; /* X, Y fractional parts */ + q31_t x1, x2, y1, y2; /* Nearest output values */ + int32_t rI, cI; /* Row and column indices */ + q31_t *pYData = S->pData; /* pointer to output table values */ + uint32_t nCols = S->numCols; /* num of rows */ + + /* Input is in 12.20 format */ + /* 12 bits for the table index */ + /* Index value calculation */ + rI = ((X & (q31_t)0xFFF00000) >> 20); + + /* Input is in 12.20 format */ + /* 12 bits for the table index */ + /* Index value calculation */ + cI = ((Y & (q31_t)0xFFF00000) >> 20); + + /* Care taken for table outside boundary */ + /* Returns zero output when values are outside table boundary */ + if (rI < 0 || rI > (S->numRows - 1) || cI < 0 || cI > (S->numCols - 1)) + { + return (0); + } + + /* 20 bits for the fractional part */ + /* shift left xfract by 11 to keep 1.31 format */ + xfract = (X & 0x000FFFFF) << 11U; + + /* Read two nearest output values from the index */ + x1 = pYData[(rI) + (int32_t)nCols * (cI) ]; + x2 = pYData[(rI) + (int32_t)nCols * (cI) + 1]; + + /* 20 bits for the fractional part */ + /* shift left yfract by 11 to keep 1.31 format */ + yfract = (Y & 0x000FFFFF) << 11U; + + /* Read two nearest output values from the index */ + y1 = pYData[(rI) + (int32_t)nCols * (cI + 1) ]; + y2 = pYData[(rI) + (int32_t)nCols * (cI + 1) + 1]; + + /* Calculation of x1 * (1-xfract ) * (1-yfract) and acc is in 3.29(q29) format */ + out = ((q31_t) (((q63_t) x1 * (0x7FFFFFFF - xfract)) >> 32)); + acc = ((q31_t) (((q63_t) out * (0x7FFFFFFF - yfract)) >> 32)); + + /* x2 * (xfract) * (1-yfract) in 3.29(q29) and adding to acc */ + out = ((q31_t) ((q63_t) x2 * (0x7FFFFFFF - yfract) >> 32)); + acc += ((q31_t) ((q63_t) out * (xfract) >> 32)); + + /* y1 * (1 - xfract) * (yfract) in 3.29(q29) and adding to acc */ + out = ((q31_t) ((q63_t) y1 * (0x7FFFFFFF - xfract) >> 32)); + acc += ((q31_t) ((q63_t) out * (yfract) >> 32)); + + /* y2 * (xfract) * (yfract) in 3.29(q29) and adding to acc */ + out = ((q31_t) ((q63_t) y2 * (xfract) >> 32)); + acc += ((q31_t) ((q63_t) out * (yfract) >> 32)); + + /* Convert acc to 1.31(q31) format */ + return ((q31_t)(acc << 2)); + } + + + /** + * @brief Q15 bilinear interpolation. + * @param[in,out] S points to an instance of the interpolation structure. + * @param[in] X interpolation coordinate in 12.20 format. + * @param[in] Y interpolation coordinate in 12.20 format. + * @return out interpolated value. + */ + CMSIS_INLINE __STATIC_INLINE q15_t arm_bilinear_interp_q15( + arm_bilinear_interp_instance_q15 * S, + q31_t X, + q31_t Y) + { + q63_t acc = 0; /* output */ + q31_t out; /* Temporary output */ + q15_t x1, x2, y1, y2; /* Nearest output values */ + q31_t xfract, yfract; /* X, Y fractional parts */ + int32_t rI, cI; /* Row and column indices */ + q15_t *pYData = S->pData; /* pointer to output table values */ + uint32_t nCols = S->numCols; /* num of rows */ + + /* Input is in 12.20 format */ + /* 12 bits for the table index */ + /* Index value calculation */ + rI = ((X & (q31_t)0xFFF00000) >> 20); + + /* Input is in 12.20 format */ + /* 12 bits for the table index */ + /* Index value calculation */ + cI = ((Y & (q31_t)0xFFF00000) >> 20); + + /* Care taken for table outside boundary */ + /* Returns zero output when values are outside table boundary */ + if (rI < 0 || rI > (S->numRows - 1) || cI < 0 || cI > (S->numCols - 1)) + { + return (0); + } + + /* 20 bits for the fractional part */ + /* xfract should be in 12.20 format */ + xfract = (X & 0x000FFFFF); + + /* Read two nearest output values from the index */ + x1 = pYData[((uint32_t)rI) + nCols * ((uint32_t)cI) ]; + x2 = pYData[((uint32_t)rI) + nCols * ((uint32_t)cI) + 1]; + + /* 20 bits for the fractional part */ + /* yfract should be in 12.20 format */ + yfract = (Y & 0x000FFFFF); + + /* Read two nearest output values from the index */ + y1 = pYData[((uint32_t)rI) + nCols * ((uint32_t)cI + 1) ]; + y2 = pYData[((uint32_t)rI) + nCols * ((uint32_t)cI + 1) + 1]; + + /* Calculation of x1 * (1-xfract ) * (1-yfract) and acc is in 13.51 format */ + + /* x1 is in 1.15(q15), xfract in 12.20 format and out is in 13.35 format */ + /* convert 13.35 to 13.31 by right shifting and out is in 1.31 */ + out = (q31_t) (((q63_t) x1 * (0xFFFFF - xfract)) >> 4U); + acc = ((q63_t) out * (0xFFFFF - yfract)); + + /* x2 * (xfract) * (1-yfract) in 1.51 and adding to acc */ + out = (q31_t) (((q63_t) x2 * (0xFFFFF - yfract)) >> 4U); + acc += ((q63_t) out * (xfract)); + + /* y1 * (1 - xfract) * (yfract) in 1.51 and adding to acc */ + out = (q31_t) (((q63_t) y1 * (0xFFFFF - xfract)) >> 4U); + acc += ((q63_t) out * (yfract)); + + /* y2 * (xfract) * (yfract) in 1.51 and adding to acc */ + out = (q31_t) (((q63_t) y2 * (xfract)) >> 4U); + acc += ((q63_t) out * (yfract)); + + /* acc is in 13.51 format and down shift acc by 36 times */ + /* Convert out to 1.15 format */ + return ((q15_t)(acc >> 36)); + } + + + /** + * @brief Q7 bilinear interpolation. + * @param[in,out] S points to an instance of the interpolation structure. + * @param[in] X interpolation coordinate in 12.20 format. + * @param[in] Y interpolation coordinate in 12.20 format. + * @return out interpolated value. + */ + CMSIS_INLINE __STATIC_INLINE q7_t arm_bilinear_interp_q7( + arm_bilinear_interp_instance_q7 * S, + q31_t X, + q31_t Y) + { + q63_t acc = 0; /* output */ + q31_t out; /* Temporary output */ + q31_t xfract, yfract; /* X, Y fractional parts */ + q7_t x1, x2, y1, y2; /* Nearest output values */ + int32_t rI, cI; /* Row and column indices */ + q7_t *pYData = S->pData; /* pointer to output table values */ + uint32_t nCols = S->numCols; /* num of rows */ + + /* Input is in 12.20 format */ + /* 12 bits for the table index */ + /* Index value calculation */ + rI = ((X & (q31_t)0xFFF00000) >> 20); + + /* Input is in 12.20 format */ + /* 12 bits for the table index */ + /* Index value calculation */ + cI = ((Y & (q31_t)0xFFF00000) >> 20); + + /* Care taken for table outside boundary */ + /* Returns zero output when values are outside table boundary */ + if (rI < 0 || rI > (S->numRows - 1) || cI < 0 || cI > (S->numCols - 1)) + { + return (0); + } + + /* 20 bits for the fractional part */ + /* xfract should be in 12.20 format */ + xfract = (X & (q31_t)0x000FFFFF); + + /* Read two nearest output values from the index */ + x1 = pYData[((uint32_t)rI) + nCols * ((uint32_t)cI) ]; + x2 = pYData[((uint32_t)rI) + nCols * ((uint32_t)cI) + 1]; + + /* 20 bits for the fractional part */ + /* yfract should be in 12.20 format */ + yfract = (Y & (q31_t)0x000FFFFF); + + /* Read two nearest output values from the index */ + y1 = pYData[((uint32_t)rI) + nCols * ((uint32_t)cI + 1) ]; + y2 = pYData[((uint32_t)rI) + nCols * ((uint32_t)cI + 1) + 1]; + + /* Calculation of x1 * (1-xfract ) * (1-yfract) and acc is in 16.47 format */ + out = ((x1 * (0xFFFFF - xfract))); + acc = (((q63_t) out * (0xFFFFF - yfract))); + + /* x2 * (xfract) * (1-yfract) in 2.22 and adding to acc */ + out = ((x2 * (0xFFFFF - yfract))); + acc += (((q63_t) out * (xfract))); + + /* y1 * (1 - xfract) * (yfract) in 2.22 and adding to acc */ + out = ((y1 * (0xFFFFF - xfract))); + acc += (((q63_t) out * (yfract))); + + /* y2 * (xfract) * (yfract) in 2.22 and adding to acc */ + out = ((y2 * (yfract))); + acc += (((q63_t) out * (xfract))); + + /* acc in 16.47 format and down shift by 40 to convert to 1.7 format */ + return ((q7_t)(acc >> 40)); + } + + /** + * @} end of BilinearInterpolate group + */ + + +/* SMMLAR */ +#define multAcc_32x32_keep32_R(a, x, y) \ + a = (q31_t) (((((q63_t) a) << 32) + ((q63_t) x * y) + 0x80000000LL ) >> 32) + +/* SMMLSR */ +#define multSub_32x32_keep32_R(a, x, y) \ + a = (q31_t) (((((q63_t) a) << 32) - ((q63_t) x * y) + 0x80000000LL ) >> 32) + +/* SMMULR */ +#define mult_32x32_keep32_R(a, x, y) \ + a = (q31_t) (((q63_t) x * y + 0x80000000LL ) >> 32) + +/* SMMLA */ +#define multAcc_32x32_keep32(a, x, y) \ + a += (q31_t) (((q63_t) x * y) >> 32) + +/* SMMLS */ +#define multSub_32x32_keep32(a, x, y) \ + a -= (q31_t) (((q63_t) x * y) >> 32) + +/* SMMUL */ +#define mult_32x32_keep32(a, x, y) \ + a = (q31_t) (((q63_t) x * y ) >> 32) + + +#if defined ( __CC_ARM ) + /* Enter low optimization region - place directly above function definition */ + #if defined( ARM_MATH_CM4 ) || defined( ARM_MATH_CM7) + #define LOW_OPTIMIZATION_ENTER \ + _Pragma ("push") \ + _Pragma ("O1") + #else + #define LOW_OPTIMIZATION_ENTER + #endif + + /* Exit low optimization region - place directly after end of function definition */ + #if defined ( ARM_MATH_CM4 ) || defined ( ARM_MATH_CM7 ) + #define LOW_OPTIMIZATION_EXIT \ + _Pragma ("pop") + #else + #define LOW_OPTIMIZATION_EXIT + #endif + + /* Enter low optimization region - place directly above function definition */ + #define IAR_ONLY_LOW_OPTIMIZATION_ENTER + + /* Exit low optimization region - place directly after end of function definition */ + #define IAR_ONLY_LOW_OPTIMIZATION_EXIT + +#elif defined (__ARMCC_VERSION ) && ( __ARMCC_VERSION >= 6010050 ) + #define LOW_OPTIMIZATION_ENTER + #define LOW_OPTIMIZATION_EXIT + #define IAR_ONLY_LOW_OPTIMIZATION_ENTER + #define IAR_ONLY_LOW_OPTIMIZATION_EXIT + +#elif defined ( __GNUC__ ) + #define LOW_OPTIMIZATION_ENTER \ + __attribute__(( optimize("-O1") )) + #define LOW_OPTIMIZATION_EXIT + #define IAR_ONLY_LOW_OPTIMIZATION_ENTER + #define IAR_ONLY_LOW_OPTIMIZATION_EXIT + +#elif defined ( __ICCARM__ ) + /* Enter low optimization region - place directly above function definition */ + #if defined ( ARM_MATH_CM4 ) || defined ( ARM_MATH_CM7 ) + #define LOW_OPTIMIZATION_ENTER \ + _Pragma ("optimize=low") + #else + #define LOW_OPTIMIZATION_ENTER + #endif + + /* Exit low optimization region - place directly after end of function definition */ + #define LOW_OPTIMIZATION_EXIT + + /* Enter low optimization region - place directly above function definition */ + #if defined ( ARM_MATH_CM4 ) || defined ( ARM_MATH_CM7 ) + #define IAR_ONLY_LOW_OPTIMIZATION_ENTER \ + _Pragma ("optimize=low") + #else + #define IAR_ONLY_LOW_OPTIMIZATION_ENTER + #endif + + /* Exit low optimization region - place directly after end of function definition */ + #define IAR_ONLY_LOW_OPTIMIZATION_EXIT + +#elif defined ( __TI_ARM__ ) + #define LOW_OPTIMIZATION_ENTER + #define LOW_OPTIMIZATION_EXIT + #define IAR_ONLY_LOW_OPTIMIZATION_ENTER + #define IAR_ONLY_LOW_OPTIMIZATION_EXIT + +#elif defined ( __CSMC__ ) + #define LOW_OPTIMIZATION_ENTER + #define LOW_OPTIMIZATION_EXIT + #define IAR_ONLY_LOW_OPTIMIZATION_ENTER + #define IAR_ONLY_LOW_OPTIMIZATION_EXIT + +#elif defined ( __TASKING__ ) + #define LOW_OPTIMIZATION_ENTER + #define LOW_OPTIMIZATION_EXIT + #define IAR_ONLY_LOW_OPTIMIZATION_ENTER + #define IAR_ONLY_LOW_OPTIMIZATION_EXIT + +#endif + + +#ifdef __cplusplus +} +#endif + +/* Compiler specific diagnostic adjustment */ +#if defined ( __CC_ARM ) + +#elif defined ( __ARMCC_VERSION ) && ( __ARMCC_VERSION >= 6010050 ) + +#elif defined ( __GNUC__ ) +#pragma GCC diagnostic pop + +#elif defined ( __ICCARM__ ) + +#elif defined ( __TI_ARM__ ) + +#elif defined ( __CSMC__ ) + +#elif defined ( __TASKING__ ) + +#else + #error Unknown compiler +#endif + +#endif /* _ARM_MATH_H */ + +/** + * + * End of file. + */ diff --git a/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/thirdparty/CMSIS/Include/cmsis_compiler.h b/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/thirdparty/CMSIS/Include/cmsis_compiler.h new file mode 100644 index 0000000..94212eb --- /dev/null +++ b/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/thirdparty/CMSIS/Include/cmsis_compiler.h @@ -0,0 +1,266 @@ +/**************************************************************************//** + * @file cmsis_compiler.h + * @brief CMSIS compiler generic header file + * @version V5.0.4 + * @date 10. January 2018 + ******************************************************************************/ +/* + * Copyright (c) 2009-2018 Arm Limited. All rights reserved. + * + * SPDX-License-Identifier: Apache-2.0 + * + * Licensed under the Apache License, Version 2.0 (the License); you may + * not use this file except in compliance with the License. + * You may obtain a copy of the License at + * + * www.apache.org/licenses/LICENSE-2.0 + * + * Unless required by applicable law or agreed to in writing, software + * distributed under the License is distributed on an AS IS BASIS, WITHOUT + * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. + * See the License for the specific language governing permissions and + * limitations under the License. + */ + +#ifndef __CMSIS_COMPILER_H +#define __CMSIS_COMPILER_H + +#include + +/* + * Arm Compiler 4/5 + */ +#if defined ( __CC_ARM ) + #include "cmsis_armcc.h" + + +/* + * Arm Compiler 6 (armclang) + */ +#elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050) + #include "cmsis_armclang.h" + + +/* + * GNU Compiler + */ +#elif defined ( __GNUC__ ) + #include "cmsis_gcc.h" + + +/* + * IAR Compiler + */ +#elif defined ( __ICCARM__ ) + #include + + +/* + * TI Arm Compiler + */ +#elif defined ( __TI_ARM__ ) + #include + + #ifndef __ASM + #define __ASM __asm + #endif + #ifndef __INLINE + #define __INLINE inline + #endif + #ifndef __STATIC_INLINE + #define __STATIC_INLINE static inline + #endif + #ifndef __STATIC_FORCEINLINE + #define __STATIC_FORCEINLINE __STATIC_INLINE + #endif + #ifndef __NO_RETURN + #define __NO_RETURN __attribute__((noreturn)) + #endif + #ifndef __USED + #define __USED __attribute__((used)) + #endif + #ifndef __WEAK + #define __WEAK __attribute__((weak)) + #endif + #ifndef __PACKED + #define __PACKED __attribute__((packed)) + #endif + #ifndef __PACKED_STRUCT + #define __PACKED_STRUCT struct __attribute__((packed)) + #endif + #ifndef __PACKED_UNION + #define __PACKED_UNION union __attribute__((packed)) + #endif + #ifndef __UNALIGNED_UINT32 /* deprecated */ + struct __attribute__((packed)) T_UINT32 { uint32_t v; }; + #define __UNALIGNED_UINT32(x) (((struct T_UINT32 *)(x))->v) + #endif + #ifndef __UNALIGNED_UINT16_WRITE + __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; }; + #define __UNALIGNED_UINT16_WRITE(addr, val) (void)((((struct T_UINT16_WRITE *)(void*)(addr))->v) = (val)) + #endif + #ifndef __UNALIGNED_UINT16_READ + __PACKED_STRUCT T_UINT16_READ { uint16_t v; }; + #define __UNALIGNED_UINT16_READ(addr) (((const struct T_UINT16_READ *)(const void *)(addr))->v) + #endif + #ifndef __UNALIGNED_UINT32_WRITE + __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; }; + #define __UNALIGNED_UINT32_WRITE(addr, val) (void)((((struct T_UINT32_WRITE *)(void *)(addr))->v) = (val)) + #endif + #ifndef __UNALIGNED_UINT32_READ + __PACKED_STRUCT T_UINT32_READ { uint32_t v; }; + #define __UNALIGNED_UINT32_READ(addr) (((const struct T_UINT32_READ *)(const void *)(addr))->v) + #endif + #ifndef __ALIGNED + #define __ALIGNED(x) __attribute__((aligned(x))) + #endif + #ifndef __RESTRICT + #warning No compiler specific solution for __RESTRICT. __RESTRICT is ignored. + #define __RESTRICT + #endif + + +/* + * TASKING Compiler + */ +#elif defined ( __TASKING__ ) + /* + * The CMSIS functions have been implemented as intrinsics in the compiler. + * Please use "carm -?i" to get an up to date list of all intrinsics, + * Including the CMSIS ones. + */ + + #ifndef __ASM + #define __ASM __asm + #endif + #ifndef __INLINE + #define __INLINE inline + #endif + #ifndef __STATIC_INLINE + #define __STATIC_INLINE static inline + #endif + #ifndef __STATIC_FORCEINLINE + #define __STATIC_FORCEINLINE __STATIC_INLINE + #endif + #ifndef __NO_RETURN + #define __NO_RETURN __attribute__((noreturn)) + #endif + #ifndef __USED + #define __USED __attribute__((used)) + #endif + #ifndef __WEAK + #define __WEAK __attribute__((weak)) + #endif + #ifndef __PACKED + #define __PACKED __packed__ + #endif + #ifndef __PACKED_STRUCT + #define __PACKED_STRUCT struct __packed__ + #endif + #ifndef __PACKED_UNION + #define __PACKED_UNION union __packed__ + #endif + #ifndef __UNALIGNED_UINT32 /* deprecated */ + struct __packed__ T_UINT32 { uint32_t v; }; + #define __UNALIGNED_UINT32(x) (((struct T_UINT32 *)(x))->v) + #endif + #ifndef __UNALIGNED_UINT16_WRITE + __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; }; + #define __UNALIGNED_UINT16_WRITE(addr, val) (void)((((struct T_UINT16_WRITE *)(void *)(addr))->v) = (val)) + #endif + #ifndef __UNALIGNED_UINT16_READ + __PACKED_STRUCT T_UINT16_READ { uint16_t v; }; + #define __UNALIGNED_UINT16_READ(addr) (((const struct T_UINT16_READ *)(const void *)(addr))->v) + #endif + #ifndef __UNALIGNED_UINT32_WRITE + __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; }; + #define __UNALIGNED_UINT32_WRITE(addr, val) (void)((((struct T_UINT32_WRITE *)(void *)(addr))->v) = (val)) + #endif + #ifndef __UNALIGNED_UINT32_READ + __PACKED_STRUCT T_UINT32_READ { uint32_t v; }; + #define __UNALIGNED_UINT32_READ(addr) (((const struct T_UINT32_READ *)(const void *)(addr))->v) + #endif + #ifndef __ALIGNED + #define __ALIGNED(x) __align(x) + #endif + #ifndef __RESTRICT + #warning No compiler specific solution for __RESTRICT. __RESTRICT is ignored. + #define __RESTRICT + #endif + + +/* + * COSMIC Compiler + */ +#elif defined ( __CSMC__ ) + #include + + #ifndef __ASM + #define __ASM _asm + #endif + #ifndef __INLINE + #define __INLINE inline + #endif + #ifndef __STATIC_INLINE + #define __STATIC_INLINE static inline + #endif + #ifndef __STATIC_FORCEINLINE + #define __STATIC_FORCEINLINE __STATIC_INLINE + #endif + #ifndef __NO_RETURN + // NO RETURN is automatically detected hence no warning here + #define __NO_RETURN + #endif + #ifndef __USED + #warning No compiler specific solution for __USED. __USED is ignored. + #define __USED + #endif + #ifndef __WEAK + #define __WEAK __weak + #endif + #ifndef __PACKED + #define __PACKED @packed + #endif + #ifndef __PACKED_STRUCT + #define __PACKED_STRUCT @packed struct + #endif + #ifndef __PACKED_UNION + #define __PACKED_UNION @packed union + #endif + #ifndef __UNALIGNED_UINT32 /* deprecated */ + @packed struct T_UINT32 { uint32_t v; }; + #define __UNALIGNED_UINT32(x) (((struct T_UINT32 *)(x))->v) + #endif + #ifndef __UNALIGNED_UINT16_WRITE + __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; }; + #define __UNALIGNED_UINT16_WRITE(addr, val) (void)((((struct T_UINT16_WRITE *)(void *)(addr))->v) = (val)) + #endif + #ifndef __UNALIGNED_UINT16_READ + __PACKED_STRUCT T_UINT16_READ { uint16_t v; }; + #define __UNALIGNED_UINT16_READ(addr) (((const struct T_UINT16_READ *)(const void *)(addr))->v) + #endif + #ifndef __UNALIGNED_UINT32_WRITE + __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; }; + #define __UNALIGNED_UINT32_WRITE(addr, val) (void)((((struct T_UINT32_WRITE *)(void *)(addr))->v) = (val)) + #endif + #ifndef __UNALIGNED_UINT32_READ + __PACKED_STRUCT T_UINT32_READ { uint32_t v; }; + #define __UNALIGNED_UINT32_READ(addr) (((const struct T_UINT32_READ *)(const void *)(addr))->v) + #endif + #ifndef __ALIGNED + #warning No compiler specific solution for __ALIGNED. __ALIGNED is ignored. + #define __ALIGNED(x) + #endif + #ifndef __RESTRICT + #warning No compiler specific solution for __RESTRICT. __RESTRICT is ignored. + #define __RESTRICT + #endif + + +#else + #error Unknown compiler. +#endif + + +#endif /* __CMSIS_COMPILER_H */ + diff --git a/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/thirdparty/CMSIS/Include/cmsis_gcc.h b/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/thirdparty/CMSIS/Include/cmsis_gcc.h new file mode 100644 index 0000000..2d9db15 --- /dev/null +++ b/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/thirdparty/CMSIS/Include/cmsis_gcc.h @@ -0,0 +1,2085 @@ +/**************************************************************************//** + * @file cmsis_gcc.h + * @brief CMSIS compiler GCC header file + * @version V5.0.4 + * @date 09. April 2018 + ******************************************************************************/ +/* + * Copyright (c) 2009-2018 Arm Limited. All rights reserved. + * + * SPDX-License-Identifier: Apache-2.0 + * + * Licensed under the Apache License, Version 2.0 (the License); you may + * not use this file except in compliance with the License. + * You may obtain a copy of the License at + * + * www.apache.org/licenses/LICENSE-2.0 + * + * Unless required by applicable law or agreed to in writing, software + * distributed under the License is distributed on an AS IS BASIS, WITHOUT + * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. + * See the License for the specific language governing permissions and + * limitations under the License. + */ + +#ifndef __CMSIS_GCC_H +#define __CMSIS_GCC_H + +/* ignore some GCC warnings */ +#pragma GCC diagnostic push +#pragma GCC diagnostic ignored "-Wsign-conversion" +#pragma GCC diagnostic ignored "-Wconversion" +#pragma GCC diagnostic ignored "-Wunused-parameter" + +/* Fallback for __has_builtin */ +#ifndef __has_builtin + #define __has_builtin(x) (0) +#endif + +/* CMSIS compiler specific defines */ +#ifndef __ASM + #define __ASM __asm +#endif +#ifndef __INLINE + #define __INLINE inline +#endif +#ifndef __STATIC_INLINE + #define __STATIC_INLINE static inline +#endif +#ifndef __STATIC_FORCEINLINE + #define __STATIC_FORCEINLINE __attribute__((always_inline)) static inline +#endif +#ifndef __NO_RETURN + #define __NO_RETURN __attribute__((__noreturn__)) +#endif +#ifndef __USED + #define __USED __attribute__((used)) +#endif +#ifndef __WEAK + #define __WEAK __attribute__((weak)) +#endif +#ifndef __PACKED + #define __PACKED __attribute__((packed, aligned(1))) +#endif +#ifndef __PACKED_STRUCT + #define __PACKED_STRUCT struct __attribute__((packed, aligned(1))) +#endif +#ifndef __PACKED_UNION + #define __PACKED_UNION union __attribute__((packed, aligned(1))) +#endif +#ifndef __UNALIGNED_UINT32 /* deprecated */ + #pragma GCC diagnostic push + #pragma GCC diagnostic ignored "-Wpacked" + #pragma GCC diagnostic ignored "-Wattributes" + struct __attribute__((packed)) T_UINT32 { uint32_t v; }; + #pragma GCC diagnostic pop + #define __UNALIGNED_UINT32(x) (((struct T_UINT32 *)(x))->v) +#endif +#ifndef __UNALIGNED_UINT16_WRITE + #pragma GCC diagnostic push + #pragma GCC diagnostic ignored "-Wpacked" + #pragma GCC diagnostic ignored "-Wattributes" + __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; }; + #pragma GCC diagnostic pop + #define __UNALIGNED_UINT16_WRITE(addr, val) (void)((((struct T_UINT16_WRITE *)(void *)(addr))->v) = (val)) +#endif +#ifndef __UNALIGNED_UINT16_READ + #pragma GCC diagnostic push + #pragma GCC diagnostic ignored "-Wpacked" + #pragma GCC diagnostic ignored "-Wattributes" + __PACKED_STRUCT T_UINT16_READ { uint16_t v; }; + #pragma GCC diagnostic pop + #define __UNALIGNED_UINT16_READ(addr) (((const struct T_UINT16_READ *)(const void *)(addr))->v) +#endif +#ifndef __UNALIGNED_UINT32_WRITE + #pragma GCC diagnostic push + #pragma GCC diagnostic ignored "-Wpacked" + #pragma GCC diagnostic ignored "-Wattributes" + __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; }; + #pragma GCC diagnostic pop + #define __UNALIGNED_UINT32_WRITE(addr, val) (void)((((struct T_UINT32_WRITE *)(void *)(addr))->v) = (val)) +#endif +#ifndef __UNALIGNED_UINT32_READ + #pragma GCC diagnostic push + #pragma GCC diagnostic ignored "-Wpacked" + #pragma GCC diagnostic ignored "-Wattributes" + __PACKED_STRUCT T_UINT32_READ { uint32_t v; }; + #pragma GCC diagnostic pop + #define __UNALIGNED_UINT32_READ(addr) (((const struct T_UINT32_READ *)(const void *)(addr))->v) +#endif +#ifndef __ALIGNED + #define __ALIGNED(x) __attribute__((aligned(x))) +#endif +#ifndef __RESTRICT + #define __RESTRICT __restrict +#endif + + +/* ########################### Core Function Access ########################### */ +/** \ingroup CMSIS_Core_FunctionInterface + \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions + @{ + */ + +/** + \brief Enable IRQ Interrupts + \details Enables IRQ interrupts by clearing the I-bit in the CPSR. + Can only be executed in Privileged modes. + */ +__STATIC_FORCEINLINE void __enable_irq(void) +{ + __ASM volatile ("cpsie i" : : : "memory"); +} + + +/** + \brief Disable IRQ Interrupts + \details Disables IRQ interrupts by setting the I-bit in the CPSR. + Can only be executed in Privileged modes. + */ +__STATIC_FORCEINLINE void __disable_irq(void) +{ + __ASM volatile ("cpsid i" : : : "memory"); +} + + +/** + \brief Get Control Register + \details Returns the content of the Control Register. + \return Control Register value + */ +__STATIC_FORCEINLINE uint32_t __get_CONTROL(void) +{ + uint32_t result; + + __ASM volatile ("MRS %0, control" : "=r" (result) ); + return(result); +} + + +#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3)) +/** + \brief Get Control Register (non-secure) + \details Returns the content of the non-secure Control Register when in secure mode. + \return non-secure Control Register value + */ +__STATIC_FORCEINLINE uint32_t __TZ_get_CONTROL_NS(void) +{ + uint32_t result; + + __ASM volatile ("MRS %0, control_ns" : "=r" (result) ); + return(result); +} +#endif + + +/** + \brief Set Control Register + \details Writes the given value to the Control Register. + \param [in] control Control Register value to set + */ +__STATIC_FORCEINLINE void __set_CONTROL(uint32_t control) +{ + __ASM volatile ("MSR control, %0" : : "r" (control) : "memory"); +} + + +#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3)) +/** + \brief Set Control Register (non-secure) + \details Writes the given value to the non-secure Control Register when in secure state. + \param [in] control Control Register value to set + */ +__STATIC_FORCEINLINE void __TZ_set_CONTROL_NS(uint32_t control) +{ + __ASM volatile ("MSR control_ns, %0" : : "r" (control) : "memory"); +} +#endif + + +/** + \brief Get IPSR Register + \details Returns the content of the IPSR Register. + \return IPSR Register value + */ +__STATIC_FORCEINLINE uint32_t __get_IPSR(void) +{ + uint32_t result; + + __ASM volatile ("MRS %0, ipsr" : "=r" (result) ); + return(result); +} + + +/** + \brief Get APSR Register + \details Returns the content of the APSR Register. + \return APSR Register value + */ +__STATIC_FORCEINLINE uint32_t __get_APSR(void) +{ + uint32_t result; + + __ASM volatile ("MRS %0, apsr" : "=r" (result) ); + return(result); +} + + +/** + \brief Get xPSR Register + \details Returns the content of the xPSR Register. + \return xPSR Register value + */ +__STATIC_FORCEINLINE uint32_t __get_xPSR(void) +{ + uint32_t result; + + __ASM volatile ("MRS %0, xpsr" : "=r" (result) ); + return(result); +} + + +/** + \brief Get Process Stack Pointer + \details Returns the current value of the Process Stack Pointer (PSP). + \return PSP Register value + */ +__STATIC_FORCEINLINE uint32_t __get_PSP(void) +{ + uint32_t result; + + __ASM volatile ("MRS %0, psp" : "=r" (result) ); + return(result); +} + + +#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3)) +/** + \brief Get Process Stack Pointer (non-secure) + \details Returns the current value of the non-secure Process Stack Pointer (PSP) when in secure state. + \return PSP Register value + */ +__STATIC_FORCEINLINE uint32_t __TZ_get_PSP_NS(void) +{ + uint32_t result; + + __ASM volatile ("MRS %0, psp_ns" : "=r" (result) ); + return(result); +} +#endif + + +/** + \brief Set Process Stack Pointer + \details Assigns the given value to the Process Stack Pointer (PSP). + \param [in] topOfProcStack Process Stack Pointer value to set + */ +__STATIC_FORCEINLINE void __set_PSP(uint32_t topOfProcStack) +{ + __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : ); +} + + +#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3)) +/** + \brief Set Process Stack Pointer (non-secure) + \details Assigns the given value to the non-secure Process Stack Pointer (PSP) when in secure state. + \param [in] topOfProcStack Process Stack Pointer value to set + */ +__STATIC_FORCEINLINE void __TZ_set_PSP_NS(uint32_t topOfProcStack) +{ + __ASM volatile ("MSR psp_ns, %0" : : "r" (topOfProcStack) : ); +} +#endif + + +/** + \brief Get Main Stack Pointer + \details Returns the current value of the Main Stack Pointer (MSP). + \return MSP Register value + */ +__STATIC_FORCEINLINE uint32_t __get_MSP(void) +{ + uint32_t result; + + __ASM volatile ("MRS %0, msp" : "=r" (result) ); + return(result); +} + + +#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3)) +/** + \brief Get Main Stack Pointer (non-secure) + \details Returns the current value of the non-secure Main Stack Pointer (MSP) when in secure state. + \return MSP Register value + */ +__STATIC_FORCEINLINE uint32_t __TZ_get_MSP_NS(void) +{ + uint32_t result; + + __ASM volatile ("MRS %0, msp_ns" : "=r" (result) ); + return(result); +} +#endif + + +/** + \brief Set Main Stack Pointer + \details Assigns the given value to the Main Stack Pointer (MSP). + \param [in] topOfMainStack Main Stack Pointer value to set + */ +__STATIC_FORCEINLINE void __set_MSP(uint32_t topOfMainStack) +{ + __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : ); +} + + +#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3)) +/** + \brief Set Main Stack Pointer (non-secure) + \details Assigns the given value to the non-secure Main Stack Pointer (MSP) when in secure state. + \param [in] topOfMainStack Main Stack Pointer value to set + */ +__STATIC_FORCEINLINE void __TZ_set_MSP_NS(uint32_t topOfMainStack) +{ + __ASM volatile ("MSR msp_ns, %0" : : "r" (topOfMainStack) : ); +} +#endif + + +#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3)) +/** + \brief Get Stack Pointer (non-secure) + \details Returns the current value of the non-secure Stack Pointer (SP) when in secure state. + \return SP Register value + */ +__STATIC_FORCEINLINE uint32_t __TZ_get_SP_NS(void) +{ + uint32_t result; + + __ASM volatile ("MRS %0, sp_ns" : "=r" (result) ); + return(result); +} + + +/** + \brief Set Stack Pointer (non-secure) + \details Assigns the given value to the non-secure Stack Pointer (SP) when in secure state. + \param [in] topOfStack Stack Pointer value to set + */ +__STATIC_FORCEINLINE void __TZ_set_SP_NS(uint32_t topOfStack) +{ + __ASM volatile ("MSR sp_ns, %0" : : "r" (topOfStack) : ); +} +#endif + + +/** + \brief Get Priority Mask + \details Returns the current state of the priority mask bit from the Priority Mask Register. + \return Priority Mask value + */ +__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void) +{ + uint32_t result; + + __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory"); + return(result); +} + + +#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3)) +/** + \brief Get Priority Mask (non-secure) + \details Returns the current state of the non-secure priority mask bit from the Priority Mask Register when in secure state. + \return Priority Mask value + */ +__STATIC_FORCEINLINE uint32_t __TZ_get_PRIMASK_NS(void) +{ + uint32_t result; + + __ASM volatile ("MRS %0, primask_ns" : "=r" (result) :: "memory"); + return(result); +} +#endif + + +/** + \brief Set Priority Mask + \details Assigns the given value to the Priority Mask Register. + \param [in] priMask Priority Mask + */ +__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask) +{ + __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory"); +} + + +#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3)) +/** + \brief Set Priority Mask (non-secure) + \details Assigns the given value to the non-secure Priority Mask Register when in secure state. + \param [in] priMask Priority Mask + */ +__STATIC_FORCEINLINE void __TZ_set_PRIMASK_NS(uint32_t priMask) +{ + __ASM volatile ("MSR primask_ns, %0" : : "r" (priMask) : "memory"); +} +#endif + + +#if ((defined (__ARM_ARCH_7M__ ) && (__ARM_ARCH_7M__ == 1)) || \ + (defined (__ARM_ARCH_7EM__ ) && (__ARM_ARCH_7EM__ == 1)) || \ + (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) ) +/** + \brief Enable FIQ + \details Enables FIQ interrupts by clearing the F-bit in the CPSR. + Can only be executed in Privileged modes. + */ +__STATIC_FORCEINLINE void __enable_fault_irq(void) +{ + __ASM volatile ("cpsie f" : : : "memory"); +} + + +/** + \brief Disable FIQ + \details Disables FIQ interrupts by setting the F-bit in the CPSR. + Can only be executed in Privileged modes. + */ +__STATIC_FORCEINLINE void __disable_fault_irq(void) +{ + __ASM volatile ("cpsid f" : : : "memory"); +} + + +/** + \brief Get Base Priority + \details Returns the current value of the Base Priority register. + \return Base Priority register value + */ +__STATIC_FORCEINLINE uint32_t __get_BASEPRI(void) +{ + uint32_t result; + + __ASM volatile ("MRS %0, basepri" : "=r" (result) ); + return(result); +} + + +#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3)) +/** + \brief Get Base Priority (non-secure) + \details Returns the current value of the non-secure Base Priority register when in secure state. + \return Base Priority register value + */ +__STATIC_FORCEINLINE uint32_t __TZ_get_BASEPRI_NS(void) +{ + uint32_t result; + + __ASM volatile ("MRS %0, basepri_ns" : "=r" (result) ); + return(result); +} +#endif + + +/** + \brief Set Base Priority + \details Assigns the given value to the Base Priority register. + \param [in] basePri Base Priority value to set + */ +__STATIC_FORCEINLINE void __set_BASEPRI(uint32_t basePri) +{ + __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory"); +} + + +#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3)) +/** + \brief Set Base Priority (non-secure) + \details Assigns the given value to the non-secure Base Priority register when in secure state. + \param [in] basePri Base Priority value to set + */ +__STATIC_FORCEINLINE void __TZ_set_BASEPRI_NS(uint32_t basePri) +{ + __ASM volatile ("MSR basepri_ns, %0" : : "r" (basePri) : "memory"); +} +#endif + + +/** + \brief Set Base Priority with condition + \details Assigns the given value to the Base Priority register only if BASEPRI masking is disabled, + or the new value increases the BASEPRI priority level. + \param [in] basePri Base Priority value to set + */ +__STATIC_FORCEINLINE void __set_BASEPRI_MAX(uint32_t basePri) +{ + __ASM volatile ("MSR basepri_max, %0" : : "r" (basePri) : "memory"); +} + + +/** + \brief Get Fault Mask + \details Returns the current value of the Fault Mask register. + \return Fault Mask register value + */ +__STATIC_FORCEINLINE uint32_t __get_FAULTMASK(void) +{ + uint32_t result; + + __ASM volatile ("MRS %0, faultmask" : "=r" (result) ); + return(result); +} + + +#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3)) +/** + \brief Get Fault Mask (non-secure) + \details Returns the current value of the non-secure Fault Mask register when in secure state. + \return Fault Mask register value + */ +__STATIC_FORCEINLINE uint32_t __TZ_get_FAULTMASK_NS(void) +{ + uint32_t result; + + __ASM volatile ("MRS %0, faultmask_ns" : "=r" (result) ); + return(result); +} +#endif + + +/** + \brief Set Fault Mask + \details Assigns the given value to the Fault Mask register. + \param [in] faultMask Fault Mask value to set + */ +__STATIC_FORCEINLINE void __set_FAULTMASK(uint32_t faultMask) +{ + __ASM volatile ("MSR faultmask, %0" : : "r" (faultMask) : "memory"); +} + + +#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3)) +/** + \brief Set Fault Mask (non-secure) + \details Assigns the given value to the non-secure Fault Mask register when in secure state. + \param [in] faultMask Fault Mask value to set + */ +__STATIC_FORCEINLINE void __TZ_set_FAULTMASK_NS(uint32_t faultMask) +{ + __ASM volatile ("MSR faultmask_ns, %0" : : "r" (faultMask) : "memory"); +} +#endif + +#endif /* ((defined (__ARM_ARCH_7M__ ) && (__ARM_ARCH_7M__ == 1)) || \ + (defined (__ARM_ARCH_7EM__ ) && (__ARM_ARCH_7EM__ == 1)) || \ + (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) ) */ + + +#if ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \ + (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1)) ) + +/** + \brief Get Process Stack Pointer Limit + Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure + Stack Pointer Limit register hence zero is returned always in non-secure + mode. + + \details Returns the current value of the Process Stack Pointer Limit (PSPLIM). + \return PSPLIM Register value + */ +__STATIC_FORCEINLINE uint32_t __get_PSPLIM(void) +{ +#if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \ + (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3))) + // without main extensions, the non-secure PSPLIM is RAZ/WI + return 0U; +#else + uint32_t result; + __ASM volatile ("MRS %0, psplim" : "=r" (result) ); + return result; +#endif +} + +#if (defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3)) +/** + \brief Get Process Stack Pointer Limit (non-secure) + Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure + Stack Pointer Limit register hence zero is returned always. + + \details Returns the current value of the non-secure Process Stack Pointer Limit (PSPLIM) when in secure state. + \return PSPLIM Register value + */ +__STATIC_FORCEINLINE uint32_t __TZ_get_PSPLIM_NS(void) +{ +#if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))) + // without main extensions, the non-secure PSPLIM is RAZ/WI + return 0U; +#else + uint32_t result; + __ASM volatile ("MRS %0, psplim_ns" : "=r" (result) ); + return result; +#endif +} +#endif + + +/** + \brief Set Process Stack Pointer Limit + Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure + Stack Pointer Limit register hence the write is silently ignored in non-secure + mode. + + \details Assigns the given value to the Process Stack Pointer Limit (PSPLIM). + \param [in] ProcStackPtrLimit Process Stack Pointer Limit value to set + */ +__STATIC_FORCEINLINE void __set_PSPLIM(uint32_t ProcStackPtrLimit) +{ +#if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \ + (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3))) + // without main extensions, the non-secure PSPLIM is RAZ/WI + (void)ProcStackPtrLimit; +#else + __ASM volatile ("MSR psplim, %0" : : "r" (ProcStackPtrLimit)); +#endif +} + + +#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3)) +/** + \brief Set Process Stack Pointer (non-secure) + Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure + Stack Pointer Limit register hence the write is silently ignored. + + \details Assigns the given value to the non-secure Process Stack Pointer Limit (PSPLIM) when in secure state. + \param [in] ProcStackPtrLimit Process Stack Pointer Limit value to set + */ +__STATIC_FORCEINLINE void __TZ_set_PSPLIM_NS(uint32_t ProcStackPtrLimit) +{ +#if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))) + // without main extensions, the non-secure PSPLIM is RAZ/WI + (void)ProcStackPtrLimit; +#else + __ASM volatile ("MSR psplim_ns, %0\n" : : "r" (ProcStackPtrLimit)); +#endif +} +#endif + + +/** + \brief Get Main Stack Pointer Limit + Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure + Stack Pointer Limit register hence zero is returned always in non-secure + mode. + + \details Returns the current value of the Main Stack Pointer Limit (MSPLIM). + \return MSPLIM Register value + */ +__STATIC_FORCEINLINE uint32_t __get_MSPLIM(void) +{ +#if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \ + (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3))) + // without main extensions, the non-secure MSPLIM is RAZ/WI + return 0U; +#else + uint32_t result; + __ASM volatile ("MRS %0, msplim" : "=r" (result) ); + return result; +#endif +} + + +#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3)) +/** + \brief Get Main Stack Pointer Limit (non-secure) + Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure + Stack Pointer Limit register hence zero is returned always. + + \details Returns the current value of the non-secure Main Stack Pointer Limit(MSPLIM) when in secure state. + \return MSPLIM Register value + */ +__STATIC_FORCEINLINE uint32_t __TZ_get_MSPLIM_NS(void) +{ +#if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))) + // without main extensions, the non-secure MSPLIM is RAZ/WI + return 0U; +#else + uint32_t result; + __ASM volatile ("MRS %0, msplim_ns" : "=r" (result) ); + return result; +#endif +} +#endif + + +/** + \brief Set Main Stack Pointer Limit + Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure + Stack Pointer Limit register hence the write is silently ignored in non-secure + mode. + + \details Assigns the given value to the Main Stack Pointer Limit (MSPLIM). + \param [in] MainStackPtrLimit Main Stack Pointer Limit value to set + */ +__STATIC_FORCEINLINE void __set_MSPLIM(uint32_t MainStackPtrLimit) +{ +#if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \ + (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3))) + // without main extensions, the non-secure MSPLIM is RAZ/WI + (void)MainStackPtrLimit; +#else + __ASM volatile ("MSR msplim, %0" : : "r" (MainStackPtrLimit)); +#endif +} + + +#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3)) +/** + \brief Set Main Stack Pointer Limit (non-secure) + Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure + Stack Pointer Limit register hence the write is silently ignored. + + \details Assigns the given value to the non-secure Main Stack Pointer Limit (MSPLIM) when in secure state. + \param [in] MainStackPtrLimit Main Stack Pointer value to set + */ +__STATIC_FORCEINLINE void __TZ_set_MSPLIM_NS(uint32_t MainStackPtrLimit) +{ +#if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))) + // without main extensions, the non-secure MSPLIM is RAZ/WI + (void)MainStackPtrLimit; +#else + __ASM volatile ("MSR msplim_ns, %0" : : "r" (MainStackPtrLimit)); +#endif +} +#endif + +#endif /* ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \ + (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1)) ) */ + + +/** + \brief Get FPSCR + \details Returns the current value of the Floating Point Status/Control register. + \return Floating Point Status/Control register value + */ +__STATIC_FORCEINLINE uint32_t __get_FPSCR(void) +{ +#if ((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \ + (defined (__FPU_USED ) && (__FPU_USED == 1U)) ) +#if __has_builtin(__builtin_arm_get_fpscr) +// Re-enable using built-in when GCC has been fixed +// || (__GNUC__ > 7) || (__GNUC__ == 7 && __GNUC_MINOR__ >= 2) + /* see https://gcc.gnu.org/ml/gcc-patches/2017-04/msg00443.html */ + return __builtin_arm_get_fpscr(); +#else + uint32_t result; + + __ASM volatile ("VMRS %0, fpscr" : "=r" (result) ); + return(result); +#endif +#else + return(0U); +#endif +} + + +/** + \brief Set FPSCR + \details Assigns the given value to the Floating Point Status/Control register. + \param [in] fpscr Floating Point Status/Control value to set + */ +__STATIC_FORCEINLINE void __set_FPSCR(uint32_t fpscr) +{ +#if ((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \ + (defined (__FPU_USED ) && (__FPU_USED == 1U)) ) +#if __has_builtin(__builtin_arm_set_fpscr) +// Re-enable using built-in when GCC has been fixed +// || (__GNUC__ > 7) || (__GNUC__ == 7 && __GNUC_MINOR__ >= 2) + /* see https://gcc.gnu.org/ml/gcc-patches/2017-04/msg00443.html */ + __builtin_arm_set_fpscr(fpscr); +#else + __ASM volatile ("VMSR fpscr, %0" : : "r" (fpscr) : "vfpcc", "memory"); +#endif +#else + (void)fpscr; +#endif +} + + +/*@} end of CMSIS_Core_RegAccFunctions */ + + +/* ########################## Core Instruction Access ######################### */ +/** \defgroup CMSIS_Core_InstructionInterface CMSIS Core Instruction Interface + Access to dedicated instructions + @{ +*/ + +/* Define macros for porting to both thumb1 and thumb2. + * For thumb1, use low register (r0-r7), specified by constraint "l" + * Otherwise, use general registers, specified by constraint "r" */ +#if defined (__thumb__) && !defined (__thumb2__) +#define __CMSIS_GCC_OUT_REG(r) "=l" (r) +#define __CMSIS_GCC_RW_REG(r) "+l" (r) +#define __CMSIS_GCC_USE_REG(r) "l" (r) +#else +#define __CMSIS_GCC_OUT_REG(r) "=r" (r) +#define __CMSIS_GCC_RW_REG(r) "+r" (r) +#define __CMSIS_GCC_USE_REG(r) "r" (r) +#endif + +/** + \brief No Operation + \details No Operation does nothing. This instruction can be used for code alignment purposes. + */ +#define __NOP() __ASM volatile ("nop") + +/** + \brief Wait For Interrupt + \details Wait For Interrupt is a hint instruction that suspends execution until one of a number of events occurs. + */ +#define __WFI() __ASM volatile ("wfi") + + +/** + \brief Wait For Event + \details Wait For Event is a hint instruction that permits the processor to enter + a low-power state until one of a number of events occurs. + */ +#define __WFE() __ASM volatile ("wfe") + + +/** + \brief Send Event + \details Send Event is a hint instruction. It causes an event to be signaled to the CPU. + */ +#define __SEV() __ASM volatile ("sev") + + +/** + \brief Instruction Synchronization Barrier + \details Instruction Synchronization Barrier flushes the pipeline in the processor, + so that all instructions following the ISB are fetched from cache or memory, + after the instruction has been completed. + */ +__STATIC_FORCEINLINE void __ISB(void) +{ + __ASM volatile ("isb 0xF":::"memory"); +} + + +/** + \brief Data Synchronization Barrier + \details Acts as a special kind of Data Memory Barrier. + It completes when all explicit memory accesses before this instruction complete. + */ +__STATIC_FORCEINLINE void __DSB(void) +{ + __ASM volatile ("dsb 0xF":::"memory"); +} + + +/** + \brief Data Memory Barrier + \details Ensures the apparent order of the explicit memory operations before + and after the instruction, without ensuring their completion. + */ +__STATIC_FORCEINLINE void __DMB(void) +{ + __ASM volatile ("dmb 0xF":::"memory"); +} + + +/** + \brief Reverse byte order (32 bit) + \details Reverses the byte order in unsigned integer value. For example, 0x12345678 becomes 0x78563412. + \param [in] value Value to reverse + \return Reversed value + */ +__STATIC_FORCEINLINE uint32_t __REV(uint32_t value) +{ +#if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 5) + return __builtin_bswap32(value); +#else + uint32_t result; + + __ASM volatile ("rev %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) ); + return result; +#endif +} + + +/** + \brief Reverse byte order (16 bit) + \details Reverses the byte order within each halfword of a word. For example, 0x12345678 becomes 0x34127856. + \param [in] value Value to reverse + \return Reversed value + */ +__STATIC_FORCEINLINE uint32_t __REV16(uint32_t value) +{ + uint32_t result; + + __ASM volatile ("rev16 %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) ); + return result; +} + + +/** + \brief Reverse byte order (16 bit) + \details Reverses the byte order in a 16-bit value and returns the signed 16-bit result. For example, 0x0080 becomes 0x8000. + \param [in] value Value to reverse + \return Reversed value + */ +__STATIC_FORCEINLINE int16_t __REVSH(int16_t value) +{ +#if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8) + return (int16_t)__builtin_bswap16(value); +#else + int16_t result; + + __ASM volatile ("revsh %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) ); + return result; +#endif +} + + +/** + \brief Rotate Right in unsigned value (32 bit) + \details Rotate Right (immediate) provides the value of the contents of a register rotated by a variable number of bits. + \param [in] op1 Value to rotate + \param [in] op2 Number of Bits to rotate + \return Rotated value + */ +__STATIC_FORCEINLINE uint32_t __ROR(uint32_t op1, uint32_t op2) +{ + op2 %= 32U; + if (op2 == 0U) + { + return op1; + } + return (op1 >> op2) | (op1 << (32U - op2)); +} + + +/** + \brief Breakpoint + \details Causes the processor to enter Debug state. + Debug tools can use this to investigate system state when the instruction at a particular address is reached. + \param [in] value is ignored by the processor. + If required, a debugger can use it to store additional information about the breakpoint. + */ +#define __BKPT(value) __ASM volatile ("bkpt "#value) + + +/** + \brief Reverse bit order of value + \details Reverses the bit order of the given value. + \param [in] value Value to reverse + \return Reversed value + */ +__STATIC_FORCEINLINE uint32_t __RBIT(uint32_t value) +{ + uint32_t result; + +#if ((defined (__ARM_ARCH_7M__ ) && (__ARM_ARCH_7M__ == 1)) || \ + (defined (__ARM_ARCH_7EM__ ) && (__ARM_ARCH_7EM__ == 1)) || \ + (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) ) + __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) ); +#else + uint32_t s = (4U /*sizeof(v)*/ * 8U) - 1U; /* extra shift needed at end */ + + result = value; /* r will be reversed bits of v; first get LSB of v */ + for (value >>= 1U; value != 0U; value >>= 1U) + { + result <<= 1U; + result |= value & 1U; + s--; + } + result <<= s; /* shift when v's highest bits are zero */ +#endif + return result; +} + + +/** + \brief Count leading zeros + \details Counts the number of leading zeros of a data value. + \param [in] value Value to count the leading zeros + \return number of leading zeros in value + */ +#define __CLZ (uint8_t)__builtin_clz + + +#if ((defined (__ARM_ARCH_7M__ ) && (__ARM_ARCH_7M__ == 1)) || \ + (defined (__ARM_ARCH_7EM__ ) && (__ARM_ARCH_7EM__ == 1)) || \ + (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \ + (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1)) ) +/** + \brief LDR Exclusive (8 bit) + \details Executes a exclusive LDR instruction for 8 bit value. + \param [in] ptr Pointer to data + \return value of type uint8_t at (*ptr) + */ +__STATIC_FORCEINLINE uint8_t __LDREXB(volatile uint8_t *addr) +{ + uint32_t result; + +#if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8) + __ASM volatile ("ldrexb %0, %1" : "=r" (result) : "Q" (*addr) ); +#else + /* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not + accepted by assembler. So has to use following less efficient pattern. + */ + __ASM volatile ("ldrexb %0, [%1]" : "=r" (result) : "r" (addr) : "memory" ); +#endif + return ((uint8_t) result); /* Add explicit type cast here */ +} + + +/** + \brief LDR Exclusive (16 bit) + \details Executes a exclusive LDR instruction for 16 bit values. + \param [in] ptr Pointer to data + \return value of type uint16_t at (*ptr) + */ +__STATIC_FORCEINLINE uint16_t __LDREXH(volatile uint16_t *addr) +{ + uint32_t result; + +#if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8) + __ASM volatile ("ldrexh %0, %1" : "=r" (result) : "Q" (*addr) ); +#else + /* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not + accepted by assembler. So has to use following less efficient pattern. + */ + __ASM volatile ("ldrexh %0, [%1]" : "=r" (result) : "r" (addr) : "memory" ); +#endif + return ((uint16_t) result); /* Add explicit type cast here */ +} + + +/** + \brief LDR Exclusive (32 bit) + \details Executes a exclusive LDR instruction for 32 bit values. + \param [in] ptr Pointer to data + \return value of type uint32_t at (*ptr) + */ +__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr) +{ + uint32_t result; + + __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) ); + return(result); +} + + +/** + \brief STR Exclusive (8 bit) + \details Executes a exclusive STR instruction for 8 bit values. + \param [in] value Value to store + \param [in] ptr Pointer to location + \return 0 Function succeeded + \return 1 Function failed + */ +__STATIC_FORCEINLINE uint32_t __STREXB(uint8_t value, volatile uint8_t *addr) +{ + uint32_t result; + + __ASM volatile ("strexb %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" ((uint32_t)value) ); + return(result); +} + + +/** + \brief STR Exclusive (16 bit) + \details Executes a exclusive STR instruction for 16 bit values. + \param [in] value Value to store + \param [in] ptr Pointer to location + \return 0 Function succeeded + \return 1 Function failed + */ +__STATIC_FORCEINLINE uint32_t __STREXH(uint16_t value, volatile uint16_t *addr) +{ + uint32_t result; + + __ASM volatile ("strexh %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" ((uint32_t)value) ); + return(result); +} + + +/** + \brief STR Exclusive (32 bit) + \details Executes a exclusive STR instruction for 32 bit values. + \param [in] value Value to store + \param [in] ptr Pointer to location + \return 0 Function succeeded + \return 1 Function failed + */ +__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr) +{ + uint32_t result; + + __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) ); + return(result); +} + + +/** + \brief Remove the exclusive lock + \details Removes the exclusive lock which is created by LDREX. + */ +__STATIC_FORCEINLINE void __CLREX(void) +{ + __ASM volatile ("clrex" ::: "memory"); +} + +#endif /* ((defined (__ARM_ARCH_7M__ ) && (__ARM_ARCH_7M__ == 1)) || \ + (defined (__ARM_ARCH_7EM__ ) && (__ARM_ARCH_7EM__ == 1)) || \ + (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \ + (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1)) ) */ + + +#if ((defined (__ARM_ARCH_7M__ ) && (__ARM_ARCH_7M__ == 1)) || \ + (defined (__ARM_ARCH_7EM__ ) && (__ARM_ARCH_7EM__ == 1)) || \ + (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) ) +/** + \brief Signed Saturate + \details Saturates a signed value. + \param [in] ARG1 Value to be saturated + \param [in] ARG2 Bit position to saturate to (1..32) + \return Saturated value + */ +#define __SSAT(ARG1,ARG2) \ +__extension__ \ +({ \ + int32_t __RES, __ARG1 = (ARG1); \ + __ASM ("ssat %0, %1, %2" : "=r" (__RES) : "I" (ARG2), "r" (__ARG1) ); \ + __RES; \ + }) + + +/** + \brief Unsigned Saturate + \details Saturates an unsigned value. + \param [in] ARG1 Value to be saturated + \param [in] ARG2 Bit position to saturate to (0..31) + \return Saturated value + */ +#define __USAT(ARG1,ARG2) \ + __extension__ \ +({ \ + uint32_t __RES, __ARG1 = (ARG1); \ + __ASM ("usat %0, %1, %2" : "=r" (__RES) : "I" (ARG2), "r" (__ARG1) ); \ + __RES; \ + }) + + +/** + \brief Rotate Right with Extend (32 bit) + \details Moves each bit of a bitstring right by one bit. + The carry input is shifted in at the left end of the bitstring. + \param [in] value Value to rotate + \return Rotated value + */ +__STATIC_FORCEINLINE uint32_t __RRX(uint32_t value) +{ + uint32_t result; + + __ASM volatile ("rrx %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) ); + return(result); +} + + +/** + \brief LDRT Unprivileged (8 bit) + \details Executes a Unprivileged LDRT instruction for 8 bit value. + \param [in] ptr Pointer to data + \return value of type uint8_t at (*ptr) + */ +__STATIC_FORCEINLINE uint8_t __LDRBT(volatile uint8_t *ptr) +{ + uint32_t result; + +#if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8) + __ASM volatile ("ldrbt %0, %1" : "=r" (result) : "Q" (*ptr) ); +#else + /* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not + accepted by assembler. So has to use following less efficient pattern. + */ + __ASM volatile ("ldrbt %0, [%1]" : "=r" (result) : "r" (ptr) : "memory" ); +#endif + return ((uint8_t) result); /* Add explicit type cast here */ +} + + +/** + \brief LDRT Unprivileged (16 bit) + \details Executes a Unprivileged LDRT instruction for 16 bit values. + \param [in] ptr Pointer to data + \return value of type uint16_t at (*ptr) + */ +__STATIC_FORCEINLINE uint16_t __LDRHT(volatile uint16_t *ptr) +{ + uint32_t result; + +#if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8) + __ASM volatile ("ldrht %0, %1" : "=r" (result) : "Q" (*ptr) ); +#else + /* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not + accepted by assembler. So has to use following less efficient pattern. + */ + __ASM volatile ("ldrht %0, [%1]" : "=r" (result) : "r" (ptr) : "memory" ); +#endif + return ((uint16_t) result); /* Add explicit type cast here */ +} + + +/** + \brief LDRT Unprivileged (32 bit) + \details Executes a Unprivileged LDRT instruction for 32 bit values. + \param [in] ptr Pointer to data + \return value of type uint32_t at (*ptr) + */ +__STATIC_FORCEINLINE uint32_t __LDRT(volatile uint32_t *ptr) +{ + uint32_t result; + + __ASM volatile ("ldrt %0, %1" : "=r" (result) : "Q" (*ptr) ); + return(result); +} + + +/** + \brief STRT Unprivileged (8 bit) + \details Executes a Unprivileged STRT instruction for 8 bit values. + \param [in] value Value to store + \param [in] ptr Pointer to location + */ +__STATIC_FORCEINLINE void __STRBT(uint8_t value, volatile uint8_t *ptr) +{ + __ASM volatile ("strbt %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) ); +} + + +/** + \brief STRT Unprivileged (16 bit) + \details Executes a Unprivileged STRT instruction for 16 bit values. + \param [in] value Value to store + \param [in] ptr Pointer to location + */ +__STATIC_FORCEINLINE void __STRHT(uint16_t value, volatile uint16_t *ptr) +{ + __ASM volatile ("strht %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) ); +} + + +/** + \brief STRT Unprivileged (32 bit) + \details Executes a Unprivileged STRT instruction for 32 bit values. + \param [in] value Value to store + \param [in] ptr Pointer to location + */ +__STATIC_FORCEINLINE void __STRT(uint32_t value, volatile uint32_t *ptr) +{ + __ASM volatile ("strt %1, %0" : "=Q" (*ptr) : "r" (value) ); +} + +#else /* ((defined (__ARM_ARCH_7M__ ) && (__ARM_ARCH_7M__ == 1)) || \ + (defined (__ARM_ARCH_7EM__ ) && (__ARM_ARCH_7EM__ == 1)) || \ + (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) ) */ + +/** + \brief Signed Saturate + \details Saturates a signed value. + \param [in] value Value to be saturated + \param [in] sat Bit position to saturate to (1..32) + \return Saturated value + */ +__STATIC_FORCEINLINE int32_t __SSAT(int32_t val, uint32_t sat) +{ + if ((sat >= 1U) && (sat <= 32U)) + { + const int32_t max = (int32_t)((1U << (sat - 1U)) - 1U); + const int32_t min = -1 - max ; + if (val > max) + { + return max; + } + else if (val < min) + { + return min; + } + } + return val; +} + +/** + \brief Unsigned Saturate + \details Saturates an unsigned value. + \param [in] value Value to be saturated + \param [in] sat Bit position to saturate to (0..31) + \return Saturated value + */ +__STATIC_FORCEINLINE uint32_t __USAT(int32_t val, uint32_t sat) +{ + if (sat <= 31U) + { + const uint32_t max = ((1U << sat) - 1U); + if (val > (int32_t)max) + { + return max; + } + else if (val < 0) + { + return 0U; + } + } + return (uint32_t)val; +} + +#endif /* ((defined (__ARM_ARCH_7M__ ) && (__ARM_ARCH_7M__ == 1)) || \ + (defined (__ARM_ARCH_7EM__ ) && (__ARM_ARCH_7EM__ == 1)) || \ + (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) ) */ + + +#if ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \ + (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1)) ) +/** + \brief Load-Acquire (8 bit) + \details Executes a LDAB instruction for 8 bit value. + \param [in] ptr Pointer to data + \return value of type uint8_t at (*ptr) + */ +__STATIC_FORCEINLINE uint8_t __LDAB(volatile uint8_t *ptr) +{ + uint32_t result; + + __ASM volatile ("ldab %0, %1" : "=r" (result) : "Q" (*ptr) ); + return ((uint8_t) result); +} + + +/** + \brief Load-Acquire (16 bit) + \details Executes a LDAH instruction for 16 bit values. + \param [in] ptr Pointer to data + \return value of type uint16_t at (*ptr) + */ +__STATIC_FORCEINLINE uint16_t __LDAH(volatile uint16_t *ptr) +{ + uint32_t result; + + __ASM volatile ("ldah %0, %1" : "=r" (result) : "Q" (*ptr) ); + return ((uint16_t) result); +} + + +/** + \brief Load-Acquire (32 bit) + \details Executes a LDA instruction for 32 bit values. + \param [in] ptr Pointer to data + \return value of type uint32_t at (*ptr) + */ +__STATIC_FORCEINLINE uint32_t __LDA(volatile uint32_t *ptr) +{ + uint32_t result; + + __ASM volatile ("lda %0, %1" : "=r" (result) : "Q" (*ptr) ); + return(result); +} + + +/** + \brief Store-Release (8 bit) + \details Executes a STLB instruction for 8 bit values. + \param [in] value Value to store + \param [in] ptr Pointer to location + */ +__STATIC_FORCEINLINE void __STLB(uint8_t value, volatile uint8_t *ptr) +{ + __ASM volatile ("stlb %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) ); +} + + +/** + \brief Store-Release (16 bit) + \details Executes a STLH instruction for 16 bit values. + \param [in] value Value to store + \param [in] ptr Pointer to location + */ +__STATIC_FORCEINLINE void __STLH(uint16_t value, volatile uint16_t *ptr) +{ + __ASM volatile ("stlh %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) ); +} + + +/** + \brief Store-Release (32 bit) + \details Executes a STL instruction for 32 bit values. + \param [in] value Value to store + \param [in] ptr Pointer to location + */ +__STATIC_FORCEINLINE void __STL(uint32_t value, volatile uint32_t *ptr) +{ + __ASM volatile ("stl %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) ); +} + + +/** + \brief Load-Acquire Exclusive (8 bit) + \details Executes a LDAB exclusive instruction for 8 bit value. + \param [in] ptr Pointer to data + \return value of type uint8_t at (*ptr) + */ +__STATIC_FORCEINLINE uint8_t __LDAEXB(volatile uint8_t *ptr) +{ + uint32_t result; + + __ASM volatile ("ldaexb %0, %1" : "=r" (result) : "Q" (*ptr) ); + return ((uint8_t) result); +} + + +/** + \brief Load-Acquire Exclusive (16 bit) + \details Executes a LDAH exclusive instruction for 16 bit values. + \param [in] ptr Pointer to data + \return value of type uint16_t at (*ptr) + */ +__STATIC_FORCEINLINE uint16_t __LDAEXH(volatile uint16_t *ptr) +{ + uint32_t result; + + __ASM volatile ("ldaexh %0, %1" : "=r" (result) : "Q" (*ptr) ); + return ((uint16_t) result); +} + + +/** + \brief Load-Acquire Exclusive (32 bit) + \details Executes a LDA exclusive instruction for 32 bit values. + \param [in] ptr Pointer to data + \return value of type uint32_t at (*ptr) + */ +__STATIC_FORCEINLINE uint32_t __LDAEX(volatile uint32_t *ptr) +{ + uint32_t result; + + __ASM volatile ("ldaex %0, %1" : "=r" (result) : "Q" (*ptr) ); + return(result); +} + + +/** + \brief Store-Release Exclusive (8 bit) + \details Executes a STLB exclusive instruction for 8 bit values. + \param [in] value Value to store + \param [in] ptr Pointer to location + \return 0 Function succeeded + \return 1 Function failed + */ +__STATIC_FORCEINLINE uint32_t __STLEXB(uint8_t value, volatile uint8_t *ptr) +{ + uint32_t result; + + __ASM volatile ("stlexb %0, %2, %1" : "=&r" (result), "=Q" (*ptr) : "r" ((uint32_t)value) ); + return(result); +} + + +/** + \brief Store-Release Exclusive (16 bit) + \details Executes a STLH exclusive instruction for 16 bit values. + \param [in] value Value to store + \param [in] ptr Pointer to location + \return 0 Function succeeded + \return 1 Function failed + */ +__STATIC_FORCEINLINE uint32_t __STLEXH(uint16_t value, volatile uint16_t *ptr) +{ + uint32_t result; + + __ASM volatile ("stlexh %0, %2, %1" : "=&r" (result), "=Q" (*ptr) : "r" ((uint32_t)value) ); + return(result); +} + + +/** + \brief Store-Release Exclusive (32 bit) + \details Executes a STL exclusive instruction for 32 bit values. + \param [in] value Value to store + \param [in] ptr Pointer to location + \return 0 Function succeeded + \return 1 Function failed + */ +__STATIC_FORCEINLINE uint32_t __STLEX(uint32_t value, volatile uint32_t *ptr) +{ + uint32_t result; + + __ASM volatile ("stlex %0, %2, %1" : "=&r" (result), "=Q" (*ptr) : "r" ((uint32_t)value) ); + return(result); +} + +#endif /* ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \ + (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1)) ) */ + +/*@}*/ /* end of group CMSIS_Core_InstructionInterface */ + + +/* ################### Compiler specific Intrinsics ########################### */ +/** \defgroup CMSIS_SIMD_intrinsics CMSIS SIMD Intrinsics + Access to dedicated SIMD instructions + @{ +*/ + +#if (defined (__ARM_FEATURE_DSP) && (__ARM_FEATURE_DSP == 1)) + +__STATIC_FORCEINLINE uint32_t __SADD8(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("sadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __QADD8(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("qadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __SHADD8(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("shadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __UADD8(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("uadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __UQADD8(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("uqadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __UHADD8(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("uhadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + + +__STATIC_FORCEINLINE uint32_t __SSUB8(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("ssub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __QSUB8(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("qsub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __SHSUB8(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("shsub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __USUB8(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("usub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __UQSUB8(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("uqsub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __UHSUB8(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("uhsub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + + +__STATIC_FORCEINLINE uint32_t __SADD16(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("sadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __QADD16(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("qadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __SHADD16(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("shadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __UADD16(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("uadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __UQADD16(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("uqadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __UHADD16(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("uhadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __SSUB16(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("ssub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __QSUB16(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("qsub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __SHSUB16(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("shsub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __USUB16(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("usub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __UQSUB16(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("uqsub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __UHSUB16(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("uhsub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __SASX(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("sasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __QASX(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("qasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __SHASX(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("shasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __UASX(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("uasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __UQASX(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("uqasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __UHASX(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("uhasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __SSAX(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("ssax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __QSAX(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("qsax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __SHSAX(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("shsax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __USAX(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("usax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __UQSAX(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("uqsax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __UHSAX(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("uhsax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __USAD8(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("usad8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __USADA8(uint32_t op1, uint32_t op2, uint32_t op3) +{ + uint32_t result; + + __ASM volatile ("usada8 %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) ); + return(result); +} + +#define __SSAT16(ARG1,ARG2) \ +({ \ + int32_t __RES, __ARG1 = (ARG1); \ + __ASM ("ssat16 %0, %1, %2" : "=r" (__RES) : "I" (ARG2), "r" (__ARG1) ); \ + __RES; \ + }) + +#define __USAT16(ARG1,ARG2) \ +({ \ + uint32_t __RES, __ARG1 = (ARG1); \ + __ASM ("usat16 %0, %1, %2" : "=r" (__RES) : "I" (ARG2), "r" (__ARG1) ); \ + __RES; \ + }) + +__STATIC_FORCEINLINE uint32_t __UXTB16(uint32_t op1) +{ + uint32_t result; + + __ASM volatile ("uxtb16 %0, %1" : "=r" (result) : "r" (op1)); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __UXTAB16(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("uxtab16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __SXTB16(uint32_t op1) +{ + uint32_t result; + + __ASM volatile ("sxtb16 %0, %1" : "=r" (result) : "r" (op1)); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __SXTAB16(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("sxtab16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __SMUAD (uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("smuad %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __SMUADX (uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("smuadx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __SMLAD (uint32_t op1, uint32_t op2, uint32_t op3) +{ + uint32_t result; + + __ASM volatile ("smlad %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __SMLADX (uint32_t op1, uint32_t op2, uint32_t op3) +{ + uint32_t result; + + __ASM volatile ("smladx %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) ); + return(result); +} + +__STATIC_FORCEINLINE uint64_t __SMLALD (uint32_t op1, uint32_t op2, uint64_t acc) +{ + union llreg_u{ + uint32_t w32[2]; + uint64_t w64; + } llr; + llr.w64 = acc; + +#ifndef __ARMEB__ /* Little endian */ + __ASM volatile ("smlald %0, %1, %2, %3" : "=r" (llr.w32[0]), "=r" (llr.w32[1]): "r" (op1), "r" (op2) , "0" (llr.w32[0]), "1" (llr.w32[1]) ); +#else /* Big endian */ + __ASM volatile ("smlald %0, %1, %2, %3" : "=r" (llr.w32[1]), "=r" (llr.w32[0]): "r" (op1), "r" (op2) , "0" (llr.w32[1]), "1" (llr.w32[0]) ); +#endif + + return(llr.w64); +} + +__STATIC_FORCEINLINE uint64_t __SMLALDX (uint32_t op1, uint32_t op2, uint64_t acc) +{ + union llreg_u{ + uint32_t w32[2]; + uint64_t w64; + } llr; + llr.w64 = acc; + +#ifndef __ARMEB__ /* Little endian */ + __ASM volatile ("smlaldx %0, %1, %2, %3" : "=r" (llr.w32[0]), "=r" (llr.w32[1]): "r" (op1), "r" (op2) , "0" (llr.w32[0]), "1" (llr.w32[1]) ); +#else /* Big endian */ + __ASM volatile ("smlaldx %0, %1, %2, %3" : "=r" (llr.w32[1]), "=r" (llr.w32[0]): "r" (op1), "r" (op2) , "0" (llr.w32[1]), "1" (llr.w32[0]) ); +#endif + + return(llr.w64); +} + +__STATIC_FORCEINLINE uint32_t __SMUSD (uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("smusd %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __SMUSDX (uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("smusdx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __SMLSD (uint32_t op1, uint32_t op2, uint32_t op3) +{ + uint32_t result; + + __ASM volatile ("smlsd %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __SMLSDX (uint32_t op1, uint32_t op2, uint32_t op3) +{ + uint32_t result; + + __ASM volatile ("smlsdx %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) ); + return(result); +} + +__STATIC_FORCEINLINE uint64_t __SMLSLD (uint32_t op1, uint32_t op2, uint64_t acc) +{ + union llreg_u{ + uint32_t w32[2]; + uint64_t w64; + } llr; + llr.w64 = acc; + +#ifndef __ARMEB__ /* Little endian */ + __ASM volatile ("smlsld %0, %1, %2, %3" : "=r" (llr.w32[0]), "=r" (llr.w32[1]): "r" (op1), "r" (op2) , "0" (llr.w32[0]), "1" (llr.w32[1]) ); +#else /* Big endian */ + __ASM volatile ("smlsld %0, %1, %2, %3" : "=r" (llr.w32[1]), "=r" (llr.w32[0]): "r" (op1), "r" (op2) , "0" (llr.w32[1]), "1" (llr.w32[0]) ); +#endif + + return(llr.w64); +} + +__STATIC_FORCEINLINE uint64_t __SMLSLDX (uint32_t op1, uint32_t op2, uint64_t acc) +{ + union llreg_u{ + uint32_t w32[2]; + uint64_t w64; + } llr; + llr.w64 = acc; + +#ifndef __ARMEB__ /* Little endian */ + __ASM volatile ("smlsldx %0, %1, %2, %3" : "=r" (llr.w32[0]), "=r" (llr.w32[1]): "r" (op1), "r" (op2) , "0" (llr.w32[0]), "1" (llr.w32[1]) ); +#else /* Big endian */ + __ASM volatile ("smlsldx %0, %1, %2, %3" : "=r" (llr.w32[1]), "=r" (llr.w32[0]): "r" (op1), "r" (op2) , "0" (llr.w32[1]), "1" (llr.w32[0]) ); +#endif + + return(llr.w64); +} + +__STATIC_FORCEINLINE uint32_t __SEL (uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("sel %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE int32_t __QADD( int32_t op1, int32_t op2) +{ + int32_t result; + + __ASM volatile ("qadd %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE int32_t __QSUB( int32_t op1, int32_t op2) +{ + int32_t result; + + __ASM volatile ("qsub %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +#if 0 +#define __PKHBT(ARG1,ARG2,ARG3) \ +({ \ + uint32_t __RES, __ARG1 = (ARG1), __ARG2 = (ARG2); \ + __ASM ("pkhbt %0, %1, %2, lsl %3" : "=r" (__RES) : "r" (__ARG1), "r" (__ARG2), "I" (ARG3) ); \ + __RES; \ + }) + +#define __PKHTB(ARG1,ARG2,ARG3) \ +({ \ + uint32_t __RES, __ARG1 = (ARG1), __ARG2 = (ARG2); \ + if (ARG3 == 0) \ + __ASM ("pkhtb %0, %1, %2" : "=r" (__RES) : "r" (__ARG1), "r" (__ARG2) ); \ + else \ + __ASM ("pkhtb %0, %1, %2, asr %3" : "=r" (__RES) : "r" (__ARG1), "r" (__ARG2), "I" (ARG3) ); \ + __RES; \ + }) +#endif + +#define __PKHBT(ARG1,ARG2,ARG3) ( ((((uint32_t)(ARG1)) ) & 0x0000FFFFUL) | \ + ((((uint32_t)(ARG2)) << (ARG3)) & 0xFFFF0000UL) ) + +#define __PKHTB(ARG1,ARG2,ARG3) ( ((((uint32_t)(ARG1)) ) & 0xFFFF0000UL) | \ + ((((uint32_t)(ARG2)) >> (ARG3)) & 0x0000FFFFUL) ) + +__STATIC_FORCEINLINE int32_t __SMMLA (int32_t op1, int32_t op2, int32_t op3) +{ + int32_t result; + + __ASM volatile ("smmla %0, %1, %2, %3" : "=r" (result): "r" (op1), "r" (op2), "r" (op3) ); + return(result); +} + +#endif /* (__ARM_FEATURE_DSP == 1) */ +/*@} end of group CMSIS_SIMD_intrinsics */ + + +#pragma GCC diagnostic pop + +#endif /* __CMSIS_GCC_H */ diff --git a/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/thirdparty/CMSIS/Include/cmsis_version.h b/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/thirdparty/CMSIS/Include/cmsis_version.h new file mode 100644 index 0000000..3b6bae4 --- /dev/null +++ b/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/thirdparty/CMSIS/Include/cmsis_version.h @@ -0,0 +1,39 @@ +/**************************************************************************//** + * @file cmsis_version.h + * @brief CMSIS Core(M) Version definitions + * @version V5.4.0 + * @date 19. April 2017 + ******************************************************************************/ +/* + * Copyright (c) 2009-2017 ARM Limited. All rights reserved. + * + * SPDX-License-Identifier: Apache-2.0 + * + * Licensed under the Apache License, Version 2.0 (the License); you may + * not use this file except in compliance with the License. + * You may obtain a copy of the License at + * + * www.apache.org/licenses/LICENSE-2.0 + * + * Unless required by applicable law or agreed to in writing, software + * distributed under the License is distributed on an AS IS BASIS, WITHOUT + * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. + * See the License for the specific language governing permissions and + * limitations under the License. + */ + +#if defined ( __ICCARM__ ) + #pragma system_include /* treat file as system include file for MISRA check */ +#elif defined (__clang__) + #pragma clang system_header /* treat file as system include file */ +#endif + +#ifndef __CMSIS_VERSION_H +#define __CMSIS_VERSION_H + +/* CMSIS Version definitions */ +#define __CM_CMSIS_VERSION_MAIN ( 5U) /*!< [31:16] CMSIS Core(M) main version */ +#define __CM_CMSIS_VERSION_SUB ( 1U) /*!< [15:0] CMSIS Core(M) sub version */ +#define __CM_CMSIS_VERSION ((__CM_CMSIS_VERSION_MAIN << 16U) | \ + __CM_CMSIS_VERSION_SUB ) /*!< CMSIS Core(M) version number */ +#endif diff --git a/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/thirdparty/CMSIS/Include/core_cm0plus.h b/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/thirdparty/CMSIS/Include/core_cm0plus.h new file mode 100644 index 0000000..424011a --- /dev/null +++ b/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/thirdparty/CMSIS/Include/core_cm0plus.h @@ -0,0 +1,1083 @@ +/**************************************************************************//** + * @file core_cm0plus.h + * @brief CMSIS Cortex-M0+ Core Peripheral Access Layer Header File + * @version V5.0.6 + * @date 28. May 2018 + ******************************************************************************/ +/* + * Copyright (c) 2009-2018 Arm Limited. All rights reserved. + * + * SPDX-License-Identifier: Apache-2.0 + * + * Licensed under the Apache License, Version 2.0 (the License); you may + * not use this file except in compliance with the License. + * You may obtain a copy of the License at + * + * www.apache.org/licenses/LICENSE-2.0 + * + * Unless required by applicable law or agreed to in writing, software + * distributed under the License is distributed on an AS IS BASIS, WITHOUT + * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. + * See the License for the specific language governing permissions and + * limitations under the License. + */ + +#if defined ( __ICCARM__ ) + #pragma system_include /* treat file as system include file for MISRA check */ +#elif defined (__clang__) + #pragma clang system_header /* treat file as system include file */ +#endif + +#ifndef __CORE_CM0PLUS_H_GENERIC +#define __CORE_CM0PLUS_H_GENERIC + +#include + +#ifdef __cplusplus + extern "C" { +#endif + +/** + \page CMSIS_MISRA_Exceptions MISRA-C:2004 Compliance Exceptions + CMSIS violates the following MISRA-C:2004 rules: + + \li Required Rule 8.5, object/function definition in header file.
    + Function definitions in header files are used to allow 'inlining'. + + \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.
    + Unions are used for effective representation of core registers. + + \li Advisory Rule 19.7, Function-like macro defined.
    + Function-like macros are used to allow more efficient code. + */ + + +/******************************************************************************* + * CMSIS definitions + ******************************************************************************/ +/** + \ingroup Cortex-M0+ + @{ + */ + +#include "cmsis_version.h" + +/* CMSIS CM0+ definitions */ +#define __CM0PLUS_CMSIS_VERSION_MAIN (__CM_CMSIS_VERSION_MAIN) /*!< \deprecated [31:16] CMSIS HAL main version */ +#define __CM0PLUS_CMSIS_VERSION_SUB (__CM_CMSIS_VERSION_SUB) /*!< \deprecated [15:0] CMSIS HAL sub version */ +#define __CM0PLUS_CMSIS_VERSION ((__CM0PLUS_CMSIS_VERSION_MAIN << 16U) | \ + __CM0PLUS_CMSIS_VERSION_SUB ) /*!< \deprecated CMSIS HAL version number */ + +#define __CORTEX_M (0U) /*!< Cortex-M Core */ + +/** __FPU_USED indicates whether an FPU is used or not. + This core does not support an FPU at all +*/ +#define __FPU_USED 0U + +#if defined ( __CC_ARM ) + #if defined __TARGET_FPU_VFP + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #endif + +#elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050) + #if defined __ARM_PCS_VFP + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #endif + +#elif defined ( __GNUC__ ) + #if defined (__VFP_FP__) && !defined(__SOFTFP__) + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #endif + +#elif defined ( __ICCARM__ ) + #if defined __ARMVFP__ + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #endif + +#elif defined ( __TI_ARM__ ) + #if defined __TI_VFP_SUPPORT__ + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #endif + +#elif defined ( __TASKING__ ) + #if defined __FPU_VFP__ + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #endif + +#elif defined ( __CSMC__ ) + #if ( __CSMC__ & 0x400U) + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #endif + +#endif + +#include "cmsis_compiler.h" /* CMSIS compiler specific defines */ + + +#ifdef __cplusplus +} +#endif + +#endif /* __CORE_CM0PLUS_H_GENERIC */ + +#ifndef __CMSIS_GENERIC + +#ifndef __CORE_CM0PLUS_H_DEPENDANT +#define __CORE_CM0PLUS_H_DEPENDANT + +#ifdef __cplusplus + extern "C" { +#endif + +/* check device defines and use defaults */ +#if defined __CHECK_DEVICE_DEFINES + #ifndef __CM0PLUS_REV + #define __CM0PLUS_REV 0x0000U + #warning "__CM0PLUS_REV not defined in device header file; using default!" + #endif + + #ifndef __MPU_PRESENT + #define __MPU_PRESENT 0U + #warning "__MPU_PRESENT not defined in device header file; using default!" + #endif + + #ifndef __VTOR_PRESENT + #define __VTOR_PRESENT 0U + #warning "__VTOR_PRESENT not defined in device header file; using default!" + #endif + + #ifndef __NVIC_PRIO_BITS + #define __NVIC_PRIO_BITS 2U + #warning "__NVIC_PRIO_BITS not defined in device header file; using default!" + #endif + + #ifndef __Vendor_SysTickConfig + #define __Vendor_SysTickConfig 0U + #warning "__Vendor_SysTickConfig not defined in device header file; using default!" + #endif +#endif + +/* IO definitions (access restrictions to peripheral registers) */ +/** + \defgroup CMSIS_glob_defs CMSIS Global Defines + + IO Type Qualifiers are used + \li to specify the access to peripheral variables. + \li for automatic generation of peripheral register debug information. +*/ +#ifdef __cplusplus + #define __I volatile /*!< Defines 'read only' permissions */ +#else + #define __I volatile const /*!< Defines 'read only' permissions */ +#endif +#define __O volatile /*!< Defines 'write only' permissions */ +#define __IO volatile /*!< Defines 'read / write' permissions */ + +/* following defines should be used for structure members */ +#define __IM volatile const /*! Defines 'read only' structure member permissions */ +#define __OM volatile /*! Defines 'write only' structure member permissions */ +#define __IOM volatile /*! Defines 'read / write' structure member permissions */ + +/*@} end of group Cortex-M0+ */ + + + +/******************************************************************************* + * Register Abstraction + Core Register contain: + - Core Register + - Core NVIC Register + - Core SCB Register + - Core SysTick Register + - Core MPU Register + ******************************************************************************/ +/** + \defgroup CMSIS_core_register Defines and Type Definitions + \brief Type definitions and defines for Cortex-M processor based devices. +*/ + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_CORE Status and Control Registers + \brief Core Register type definitions. + @{ + */ + +/** + \brief Union type to access the Application Program Status Register (APSR). + */ +typedef union +{ + struct + { + uint32_t _reserved0:28; /*!< bit: 0..27 Reserved */ + uint32_t V:1; /*!< bit: 28 Overflow condition code flag */ + uint32_t C:1; /*!< bit: 29 Carry condition code flag */ + uint32_t Z:1; /*!< bit: 30 Zero condition code flag */ + uint32_t N:1; /*!< bit: 31 Negative condition code flag */ + } b; /*!< Structure used for bit access */ + uint32_t w; /*!< Type used for word access */ +} APSR_Type; + +/* APSR Register Definitions */ +#define APSR_N_Pos 31U /*!< APSR: N Position */ +#define APSR_N_Msk (1UL << APSR_N_Pos) /*!< APSR: N Mask */ + +#define APSR_Z_Pos 30U /*!< APSR: Z Position */ +#define APSR_Z_Msk (1UL << APSR_Z_Pos) /*!< APSR: Z Mask */ + +#define APSR_C_Pos 29U /*!< APSR: C Position */ +#define APSR_C_Msk (1UL << APSR_C_Pos) /*!< APSR: C Mask */ + +#define APSR_V_Pos 28U /*!< APSR: V Position */ +#define APSR_V_Msk (1UL << APSR_V_Pos) /*!< APSR: V Mask */ + + +/** + \brief Union type to access the Interrupt Program Status Register (IPSR). + */ +typedef union +{ + struct + { + uint32_t ISR:9; /*!< bit: 0.. 8 Exception number */ + uint32_t _reserved0:23; /*!< bit: 9..31 Reserved */ + } b; /*!< Structure used for bit access */ + uint32_t w; /*!< Type used for word access */ +} IPSR_Type; + +/* IPSR Register Definitions */ +#define IPSR_ISR_Pos 0U /*!< IPSR: ISR Position */ +#define IPSR_ISR_Msk (0x1FFUL /*<< IPSR_ISR_Pos*/) /*!< IPSR: ISR Mask */ + + +/** + \brief Union type to access the Special-Purpose Program Status Registers (xPSR). + */ +typedef union +{ + struct + { + uint32_t ISR:9; /*!< bit: 0.. 8 Exception number */ + uint32_t _reserved0:15; /*!< bit: 9..23 Reserved */ + uint32_t T:1; /*!< bit: 24 Thumb bit (read 0) */ + uint32_t _reserved1:3; /*!< bit: 25..27 Reserved */ + uint32_t V:1; /*!< bit: 28 Overflow condition code flag */ + uint32_t C:1; /*!< bit: 29 Carry condition code flag */ + uint32_t Z:1; /*!< bit: 30 Zero condition code flag */ + uint32_t N:1; /*!< bit: 31 Negative condition code flag */ + } b; /*!< Structure used for bit access */ + uint32_t w; /*!< Type used for word access */ +} xPSR_Type; + +/* xPSR Register Definitions */ +#define xPSR_N_Pos 31U /*!< xPSR: N Position */ +#define xPSR_N_Msk (1UL << xPSR_N_Pos) /*!< xPSR: N Mask */ + +#define xPSR_Z_Pos 30U /*!< xPSR: Z Position */ +#define xPSR_Z_Msk (1UL << xPSR_Z_Pos) /*!< xPSR: Z Mask */ + +#define xPSR_C_Pos 29U /*!< xPSR: C Position */ +#define xPSR_C_Msk (1UL << xPSR_C_Pos) /*!< xPSR: C Mask */ + +#define xPSR_V_Pos 28U /*!< xPSR: V Position */ +#define xPSR_V_Msk (1UL << xPSR_V_Pos) /*!< xPSR: V Mask */ + +#define xPSR_T_Pos 24U /*!< xPSR: T Position */ +#define xPSR_T_Msk (1UL << xPSR_T_Pos) /*!< xPSR: T Mask */ + +#define xPSR_ISR_Pos 0U /*!< xPSR: ISR Position */ +#define xPSR_ISR_Msk (0x1FFUL /*<< xPSR_ISR_Pos*/) /*!< xPSR: ISR Mask */ + + +/** + \brief Union type to access the Control Registers (CONTROL). + */ +typedef union +{ + struct + { + uint32_t nPRIV:1; /*!< bit: 0 Execution privilege in Thread mode */ + uint32_t SPSEL:1; /*!< bit: 1 Stack to be used */ + uint32_t _reserved1:30; /*!< bit: 2..31 Reserved */ + } b; /*!< Structure used for bit access */ + uint32_t w; /*!< Type used for word access */ +} CONTROL_Type; + +/* CONTROL Register Definitions */ +#define CONTROL_SPSEL_Pos 1U /*!< CONTROL: SPSEL Position */ +#define CONTROL_SPSEL_Msk (1UL << CONTROL_SPSEL_Pos) /*!< CONTROL: SPSEL Mask */ + +#define CONTROL_nPRIV_Pos 0U /*!< CONTROL: nPRIV Position */ +#define CONTROL_nPRIV_Msk (1UL /*<< CONTROL_nPRIV_Pos*/) /*!< CONTROL: nPRIV Mask */ + +/*@} end of group CMSIS_CORE */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_NVIC Nested Vectored Interrupt Controller (NVIC) + \brief Type definitions for the NVIC Registers + @{ + */ + +/** + \brief Structure type to access the Nested Vectored Interrupt Controller (NVIC). + */ +typedef struct +{ + __IOM uint32_t ISER[1U]; /*!< Offset: 0x000 (R/W) Interrupt Set Enable Register */ + uint32_t RESERVED0[31U]; + __IOM uint32_t ICER[1U]; /*!< Offset: 0x080 (R/W) Interrupt Clear Enable Register */ + uint32_t RSERVED1[31U]; + __IOM uint32_t ISPR[1U]; /*!< Offset: 0x100 (R/W) Interrupt Set Pending Register */ + uint32_t RESERVED2[31U]; + __IOM uint32_t ICPR[1U]; /*!< Offset: 0x180 (R/W) Interrupt Clear Pending Register */ + uint32_t RESERVED3[31U]; + uint32_t RESERVED4[64U]; + __IOM uint32_t IP[8U]; /*!< Offset: 0x300 (R/W) Interrupt Priority Register */ +} NVIC_Type; + +/*@} end of group CMSIS_NVIC */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_SCB System Control Block (SCB) + \brief Type definitions for the System Control Block Registers + @{ + */ + +/** + \brief Structure type to access the System Control Block (SCB). + */ +typedef struct +{ + __IM uint32_t CPUID; /*!< Offset: 0x000 (R/ ) CPUID Base Register */ + __IOM uint32_t ICSR; /*!< Offset: 0x004 (R/W) Interrupt Control and State Register */ +#if defined (__VTOR_PRESENT) && (__VTOR_PRESENT == 1U) + __IOM uint32_t VTOR; /*!< Offset: 0x008 (R/W) Vector Table Offset Register */ +#else + uint32_t RESERVED0; +#endif + __IOM uint32_t AIRCR; /*!< Offset: 0x00C (R/W) Application Interrupt and Reset Control Register */ + __IOM uint32_t SCR; /*!< Offset: 0x010 (R/W) System Control Register */ + __IOM uint32_t CCR; /*!< Offset: 0x014 (R/W) Configuration Control Register */ + uint32_t RESERVED1; + __IOM uint32_t SHP[2U]; /*!< Offset: 0x01C (R/W) System Handlers Priority Registers. [0] is RESERVED */ + __IOM uint32_t SHCSR; /*!< Offset: 0x024 (R/W) System Handler Control and State Register */ +} SCB_Type; + +/* SCB CPUID Register Definitions */ +#define SCB_CPUID_IMPLEMENTER_Pos 24U /*!< SCB CPUID: IMPLEMENTER Position */ +#define SCB_CPUID_IMPLEMENTER_Msk (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos) /*!< SCB CPUID: IMPLEMENTER Mask */ + +#define SCB_CPUID_VARIANT_Pos 20U /*!< SCB CPUID: VARIANT Position */ +#define SCB_CPUID_VARIANT_Msk (0xFUL << SCB_CPUID_VARIANT_Pos) /*!< SCB CPUID: VARIANT Mask */ + +#define SCB_CPUID_ARCHITECTURE_Pos 16U /*!< SCB CPUID: ARCHITECTURE Position */ +#define SCB_CPUID_ARCHITECTURE_Msk (0xFUL << SCB_CPUID_ARCHITECTURE_Pos) /*!< SCB CPUID: ARCHITECTURE Mask */ + +#define SCB_CPUID_PARTNO_Pos 4U /*!< SCB CPUID: PARTNO Position */ +#define SCB_CPUID_PARTNO_Msk (0xFFFUL << SCB_CPUID_PARTNO_Pos) /*!< SCB CPUID: PARTNO Mask */ + +#define SCB_CPUID_REVISION_Pos 0U /*!< SCB CPUID: REVISION Position */ +#define SCB_CPUID_REVISION_Msk (0xFUL /*<< SCB_CPUID_REVISION_Pos*/) /*!< SCB CPUID: REVISION Mask */ + +/* SCB Interrupt Control State Register Definitions */ +#define SCB_ICSR_NMIPENDSET_Pos 31U /*!< SCB ICSR: NMIPENDSET Position */ +#define SCB_ICSR_NMIPENDSET_Msk (1UL << SCB_ICSR_NMIPENDSET_Pos) /*!< SCB ICSR: NMIPENDSET Mask */ + +#define SCB_ICSR_PENDSVSET_Pos 28U /*!< SCB ICSR: PENDSVSET Position */ +#define SCB_ICSR_PENDSVSET_Msk (1UL << SCB_ICSR_PENDSVSET_Pos) /*!< SCB ICSR: PENDSVSET Mask */ + +#define SCB_ICSR_PENDSVCLR_Pos 27U /*!< SCB ICSR: PENDSVCLR Position */ +#define SCB_ICSR_PENDSVCLR_Msk (1UL << SCB_ICSR_PENDSVCLR_Pos) /*!< SCB ICSR: PENDSVCLR Mask */ + +#define SCB_ICSR_PENDSTSET_Pos 26U /*!< SCB ICSR: PENDSTSET Position */ +#define SCB_ICSR_PENDSTSET_Msk (1UL << SCB_ICSR_PENDSTSET_Pos) /*!< SCB ICSR: PENDSTSET Mask */ + +#define SCB_ICSR_PENDSTCLR_Pos 25U /*!< SCB ICSR: PENDSTCLR Position */ +#define SCB_ICSR_PENDSTCLR_Msk (1UL << SCB_ICSR_PENDSTCLR_Pos) /*!< SCB ICSR: PENDSTCLR Mask */ + +#define SCB_ICSR_ISRPREEMPT_Pos 23U /*!< SCB ICSR: ISRPREEMPT Position */ +#define SCB_ICSR_ISRPREEMPT_Msk (1UL << SCB_ICSR_ISRPREEMPT_Pos) /*!< SCB ICSR: ISRPREEMPT Mask */ + +#define SCB_ICSR_ISRPENDING_Pos 22U /*!< SCB ICSR: ISRPENDING Position */ +#define SCB_ICSR_ISRPENDING_Msk (1UL << SCB_ICSR_ISRPENDING_Pos) /*!< SCB ICSR: ISRPENDING Mask */ + +#define SCB_ICSR_VECTPENDING_Pos 12U /*!< SCB ICSR: VECTPENDING Position */ +#define SCB_ICSR_VECTPENDING_Msk (0x1FFUL << SCB_ICSR_VECTPENDING_Pos) /*!< SCB ICSR: VECTPENDING Mask */ + +#define SCB_ICSR_VECTACTIVE_Pos 0U /*!< SCB ICSR: VECTACTIVE Position */ +#define SCB_ICSR_VECTACTIVE_Msk (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/) /*!< SCB ICSR: VECTACTIVE Mask */ + +#if defined (__VTOR_PRESENT) && (__VTOR_PRESENT == 1U) +/* SCB Interrupt Control State Register Definitions */ +#define SCB_VTOR_TBLOFF_Pos 8U /*!< SCB VTOR: TBLOFF Position */ +#define SCB_VTOR_TBLOFF_Msk (0xFFFFFFUL << SCB_VTOR_TBLOFF_Pos) /*!< SCB VTOR: TBLOFF Mask */ +#endif + +/* SCB Application Interrupt and Reset Control Register Definitions */ +#define SCB_AIRCR_VECTKEY_Pos 16U /*!< SCB AIRCR: VECTKEY Position */ +#define SCB_AIRCR_VECTKEY_Msk (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos) /*!< SCB AIRCR: VECTKEY Mask */ + +#define SCB_AIRCR_VECTKEYSTAT_Pos 16U /*!< SCB AIRCR: VECTKEYSTAT Position */ +#define SCB_AIRCR_VECTKEYSTAT_Msk (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos) /*!< SCB AIRCR: VECTKEYSTAT Mask */ + +#define SCB_AIRCR_ENDIANESS_Pos 15U /*!< SCB AIRCR: ENDIANESS Position */ +#define SCB_AIRCR_ENDIANESS_Msk (1UL << SCB_AIRCR_ENDIANESS_Pos) /*!< SCB AIRCR: ENDIANESS Mask */ + +#define SCB_AIRCR_SYSRESETREQ_Pos 2U /*!< SCB AIRCR: SYSRESETREQ Position */ +#define SCB_AIRCR_SYSRESETREQ_Msk (1UL << SCB_AIRCR_SYSRESETREQ_Pos) /*!< SCB AIRCR: SYSRESETREQ Mask */ + +#define SCB_AIRCR_VECTCLRACTIVE_Pos 1U /*!< SCB AIRCR: VECTCLRACTIVE Position */ +#define SCB_AIRCR_VECTCLRACTIVE_Msk (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos) /*!< SCB AIRCR: VECTCLRACTIVE Mask */ + +/* SCB System Control Register Definitions */ +#define SCB_SCR_SEVONPEND_Pos 4U /*!< SCB SCR: SEVONPEND Position */ +#define SCB_SCR_SEVONPEND_Msk (1UL << SCB_SCR_SEVONPEND_Pos) /*!< SCB SCR: SEVONPEND Mask */ + +#define SCB_SCR_SLEEPDEEP_Pos 2U /*!< SCB SCR: SLEEPDEEP Position */ +#define SCB_SCR_SLEEPDEEP_Msk (1UL << SCB_SCR_SLEEPDEEP_Pos) /*!< SCB SCR: SLEEPDEEP Mask */ + +#define SCB_SCR_SLEEPONEXIT_Pos 1U /*!< SCB SCR: SLEEPONEXIT Position */ +#define SCB_SCR_SLEEPONEXIT_Msk (1UL << SCB_SCR_SLEEPONEXIT_Pos) /*!< SCB SCR: SLEEPONEXIT Mask */ + +/* SCB Configuration Control Register Definitions */ +#define SCB_CCR_STKALIGN_Pos 9U /*!< SCB CCR: STKALIGN Position */ +#define SCB_CCR_STKALIGN_Msk (1UL << SCB_CCR_STKALIGN_Pos) /*!< SCB CCR: STKALIGN Mask */ + +#define SCB_CCR_UNALIGN_TRP_Pos 3U /*!< SCB CCR: UNALIGN_TRP Position */ +#define SCB_CCR_UNALIGN_TRP_Msk (1UL << SCB_CCR_UNALIGN_TRP_Pos) /*!< SCB CCR: UNALIGN_TRP Mask */ + +/* SCB System Handler Control and State Register Definitions */ +#define SCB_SHCSR_SVCALLPENDED_Pos 15U /*!< SCB SHCSR: SVCALLPENDED Position */ +#define SCB_SHCSR_SVCALLPENDED_Msk (1UL << SCB_SHCSR_SVCALLPENDED_Pos) /*!< SCB SHCSR: SVCALLPENDED Mask */ + +/*@} end of group CMSIS_SCB */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_SysTick System Tick Timer (SysTick) + \brief Type definitions for the System Timer Registers. + @{ + */ + +/** + \brief Structure type to access the System Timer (SysTick). + */ +typedef struct +{ + __IOM uint32_t CTRL; /*!< Offset: 0x000 (R/W) SysTick Control and Status Register */ + __IOM uint32_t LOAD; /*!< Offset: 0x004 (R/W) SysTick Reload Value Register */ + __IOM uint32_t VAL; /*!< Offset: 0x008 (R/W) SysTick Current Value Register */ + __IM uint32_t CALIB; /*!< Offset: 0x00C (R/ ) SysTick Calibration Register */ +} SysTick_Type; + +/* SysTick Control / Status Register Definitions */ +#define SysTick_CTRL_COUNTFLAG_Pos 16U /*!< SysTick CTRL: COUNTFLAG Position */ +#define SysTick_CTRL_COUNTFLAG_Msk (1UL << SysTick_CTRL_COUNTFLAG_Pos) /*!< SysTick CTRL: COUNTFLAG Mask */ + +#define SysTick_CTRL_CLKSOURCE_Pos 2U /*!< SysTick CTRL: CLKSOURCE Position */ +#define SysTick_CTRL_CLKSOURCE_Msk (1UL << SysTick_CTRL_CLKSOURCE_Pos) /*!< SysTick CTRL: CLKSOURCE Mask */ + +#define SysTick_CTRL_TICKINT_Pos 1U /*!< SysTick CTRL: TICKINT Position */ +#define SysTick_CTRL_TICKINT_Msk (1UL << SysTick_CTRL_TICKINT_Pos) /*!< SysTick CTRL: TICKINT Mask */ + +#define SysTick_CTRL_ENABLE_Pos 0U /*!< SysTick CTRL: ENABLE Position */ +#define SysTick_CTRL_ENABLE_Msk (1UL /*<< SysTick_CTRL_ENABLE_Pos*/) /*!< SysTick CTRL: ENABLE Mask */ + +/* SysTick Reload Register Definitions */ +#define SysTick_LOAD_RELOAD_Pos 0U /*!< SysTick LOAD: RELOAD Position */ +#define SysTick_LOAD_RELOAD_Msk (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/) /*!< SysTick LOAD: RELOAD Mask */ + +/* SysTick Current Register Definitions */ +#define SysTick_VAL_CURRENT_Pos 0U /*!< SysTick VAL: CURRENT Position */ +#define SysTick_VAL_CURRENT_Msk (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/) /*!< SysTick VAL: CURRENT Mask */ + +/* SysTick Calibration Register Definitions */ +#define SysTick_CALIB_NOREF_Pos 31U /*!< SysTick CALIB: NOREF Position */ +#define SysTick_CALIB_NOREF_Msk (1UL << SysTick_CALIB_NOREF_Pos) /*!< SysTick CALIB: NOREF Mask */ + +#define SysTick_CALIB_SKEW_Pos 30U /*!< SysTick CALIB: SKEW Position */ +#define SysTick_CALIB_SKEW_Msk (1UL << SysTick_CALIB_SKEW_Pos) /*!< SysTick CALIB: SKEW Mask */ + +#define SysTick_CALIB_TENMS_Pos 0U /*!< SysTick CALIB: TENMS Position */ +#define SysTick_CALIB_TENMS_Msk (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/) /*!< SysTick CALIB: TENMS Mask */ + +/*@} end of group CMSIS_SysTick */ + +#if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U) +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_MPU Memory Protection Unit (MPU) + \brief Type definitions for the Memory Protection Unit (MPU) + @{ + */ + +/** + \brief Structure type to access the Memory Protection Unit (MPU). + */ +typedef struct +{ + __IM uint32_t TYPE; /*!< Offset: 0x000 (R/ ) MPU Type Register */ + __IOM uint32_t CTRL; /*!< Offset: 0x004 (R/W) MPU Control Register */ + __IOM uint32_t RNR; /*!< Offset: 0x008 (R/W) MPU Region RNRber Register */ + __IOM uint32_t RBAR; /*!< Offset: 0x00C (R/W) MPU Region Base Address Register */ + __IOM uint32_t RASR; /*!< Offset: 0x010 (R/W) MPU Region Attribute and Size Register */ +} MPU_Type; + +#define MPU_TYPE_RALIASES 1U + +/* MPU Type Register Definitions */ +#define MPU_TYPE_IREGION_Pos 16U /*!< MPU TYPE: IREGION Position */ +#define MPU_TYPE_IREGION_Msk (0xFFUL << MPU_TYPE_IREGION_Pos) /*!< MPU TYPE: IREGION Mask */ + +#define MPU_TYPE_DREGION_Pos 8U /*!< MPU TYPE: DREGION Position */ +#define MPU_TYPE_DREGION_Msk (0xFFUL << MPU_TYPE_DREGION_Pos) /*!< MPU TYPE: DREGION Mask */ + +#define MPU_TYPE_SEPARATE_Pos 0U /*!< MPU TYPE: SEPARATE Position */ +#define MPU_TYPE_SEPARATE_Msk (1UL /*<< MPU_TYPE_SEPARATE_Pos*/) /*!< MPU TYPE: SEPARATE Mask */ + +/* MPU Control Register Definitions */ +#define MPU_CTRL_PRIVDEFENA_Pos 2U /*!< MPU CTRL: PRIVDEFENA Position */ +#define MPU_CTRL_PRIVDEFENA_Msk (1UL << MPU_CTRL_PRIVDEFENA_Pos) /*!< MPU CTRL: PRIVDEFENA Mask */ + +#define MPU_CTRL_HFNMIENA_Pos 1U /*!< MPU CTRL: HFNMIENA Position */ +#define MPU_CTRL_HFNMIENA_Msk (1UL << MPU_CTRL_HFNMIENA_Pos) /*!< MPU CTRL: HFNMIENA Mask */ + +#define MPU_CTRL_ENABLE_Pos 0U /*!< MPU CTRL: ENABLE Position */ +#define MPU_CTRL_ENABLE_Msk (1UL /*<< MPU_CTRL_ENABLE_Pos*/) /*!< MPU CTRL: ENABLE Mask */ + +/* MPU Region Number Register Definitions */ +#define MPU_RNR_REGION_Pos 0U /*!< MPU RNR: REGION Position */ +#define MPU_RNR_REGION_Msk (0xFFUL /*<< MPU_RNR_REGION_Pos*/) /*!< MPU RNR: REGION Mask */ + +/* MPU Region Base Address Register Definitions */ +#define MPU_RBAR_ADDR_Pos 8U /*!< MPU RBAR: ADDR Position */ +#define MPU_RBAR_ADDR_Msk (0xFFFFFFUL << MPU_RBAR_ADDR_Pos) /*!< MPU RBAR: ADDR Mask */ + +#define MPU_RBAR_VALID_Pos 4U /*!< MPU RBAR: VALID Position */ +#define MPU_RBAR_VALID_Msk (1UL << MPU_RBAR_VALID_Pos) /*!< MPU RBAR: VALID Mask */ + +#define MPU_RBAR_REGION_Pos 0U /*!< MPU RBAR: REGION Position */ +#define MPU_RBAR_REGION_Msk (0xFUL /*<< MPU_RBAR_REGION_Pos*/) /*!< MPU RBAR: REGION Mask */ + +/* MPU Region Attribute and Size Register Definitions */ +#define MPU_RASR_ATTRS_Pos 16U /*!< MPU RASR: MPU Region Attribute field Position */ +#define MPU_RASR_ATTRS_Msk (0xFFFFUL << MPU_RASR_ATTRS_Pos) /*!< MPU RASR: MPU Region Attribute field Mask */ + +#define MPU_RASR_XN_Pos 28U /*!< MPU RASR: ATTRS.XN Position */ +#define MPU_RASR_XN_Msk (1UL << MPU_RASR_XN_Pos) /*!< MPU RASR: ATTRS.XN Mask */ + +#define MPU_RASR_AP_Pos 24U /*!< MPU RASR: ATTRS.AP Position */ +#define MPU_RASR_AP_Msk (0x7UL << MPU_RASR_AP_Pos) /*!< MPU RASR: ATTRS.AP Mask */ + +#define MPU_RASR_TEX_Pos 19U /*!< MPU RASR: ATTRS.TEX Position */ +#define MPU_RASR_TEX_Msk (0x7UL << MPU_RASR_TEX_Pos) /*!< MPU RASR: ATTRS.TEX Mask */ + +#define MPU_RASR_S_Pos 18U /*!< MPU RASR: ATTRS.S Position */ +#define MPU_RASR_S_Msk (1UL << MPU_RASR_S_Pos) /*!< MPU RASR: ATTRS.S Mask */ + +#define MPU_RASR_C_Pos 17U /*!< MPU RASR: ATTRS.C Position */ +#define MPU_RASR_C_Msk (1UL << MPU_RASR_C_Pos) /*!< MPU RASR: ATTRS.C Mask */ + +#define MPU_RASR_B_Pos 16U /*!< MPU RASR: ATTRS.B Position */ +#define MPU_RASR_B_Msk (1UL << MPU_RASR_B_Pos) /*!< MPU RASR: ATTRS.B Mask */ + +#define MPU_RASR_SRD_Pos 8U /*!< MPU RASR: Sub-Region Disable Position */ +#define MPU_RASR_SRD_Msk (0xFFUL << MPU_RASR_SRD_Pos) /*!< MPU RASR: Sub-Region Disable Mask */ + +#define MPU_RASR_SIZE_Pos 1U /*!< MPU RASR: Region Size Field Position */ +#define MPU_RASR_SIZE_Msk (0x1FUL << MPU_RASR_SIZE_Pos) /*!< MPU RASR: Region Size Field Mask */ + +#define MPU_RASR_ENABLE_Pos 0U /*!< MPU RASR: Region enable bit Position */ +#define MPU_RASR_ENABLE_Msk (1UL /*<< MPU_RASR_ENABLE_Pos*/) /*!< MPU RASR: Region enable bit Disable Mask */ + +/*@} end of group CMSIS_MPU */ +#endif + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_CoreDebug Core Debug Registers (CoreDebug) + \brief Cortex-M0+ Core Debug Registers (DCB registers, SHCSR, and DFSR) are only accessible over DAP and not via processor. + Therefore they are not covered by the Cortex-M0+ header file. + @{ + */ +/*@} end of group CMSIS_CoreDebug */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_core_bitfield Core register bit field macros + \brief Macros for use with bit field definitions (xxx_Pos, xxx_Msk). + @{ + */ + +/** + \brief Mask and shift a bit field value for use in a register bit range. + \param[in] field Name of the register bit field. + \param[in] value Value of the bit field. This parameter is interpreted as an uint32_t type. + \return Masked and shifted value. +*/ +#define _VAL2FLD(field, value) (((uint32_t)(value) << field ## _Pos) & field ## _Msk) + +/** + \brief Mask and shift a register value to extract a bit filed value. + \param[in] field Name of the register bit field. + \param[in] value Value of register. This parameter is interpreted as an uint32_t type. + \return Masked and shifted bit field value. +*/ +#define _FLD2VAL(field, value) (((uint32_t)(value) & field ## _Msk) >> field ## _Pos) + +/*@} end of group CMSIS_core_bitfield */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_core_base Core Definitions + \brief Definitions for base addresses, unions, and structures. + @{ + */ + +/* Memory mapping of Core Hardware */ +#define SCS_BASE (0xE000E000UL) /*!< System Control Space Base Address */ +#define SysTick_BASE (SCS_BASE + 0x0010UL) /*!< SysTick Base Address */ +#define NVIC_BASE (SCS_BASE + 0x0100UL) /*!< NVIC Base Address */ +#define SCB_BASE (SCS_BASE + 0x0D00UL) /*!< System Control Block Base Address */ + +#define SCB ((SCB_Type *) SCB_BASE ) /*!< SCB configuration struct */ +#define SysTick ((SysTick_Type *) SysTick_BASE ) /*!< SysTick configuration struct */ +#define NVIC ((NVIC_Type *) NVIC_BASE ) /*!< NVIC configuration struct */ + +#if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U) + #define MPU_BASE (SCS_BASE + 0x0D90UL) /*!< Memory Protection Unit */ + #define MPU ((MPU_Type *) MPU_BASE ) /*!< Memory Protection Unit */ +#endif + +/*@} */ + + + +/******************************************************************************* + * Hardware Abstraction Layer + Core Function Interface contains: + - Core NVIC Functions + - Core SysTick Functions + - Core Register Access Functions + ******************************************************************************/ +/** + \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference +*/ + + + +/* ########################## NVIC functions #################################### */ +/** + \ingroup CMSIS_Core_FunctionInterface + \defgroup CMSIS_Core_NVICFunctions NVIC Functions + \brief Functions that manage interrupts and exceptions via the NVIC. + @{ + */ + +#ifdef CMSIS_NVIC_VIRTUAL + #ifndef CMSIS_NVIC_VIRTUAL_HEADER_FILE + #define CMSIS_NVIC_VIRTUAL_HEADER_FILE "cmsis_nvic_virtual.h" + #endif + #include CMSIS_NVIC_VIRTUAL_HEADER_FILE +#else + #define NVIC_SetPriorityGrouping __NVIC_SetPriorityGrouping + #define NVIC_GetPriorityGrouping __NVIC_GetPriorityGrouping + #define NVIC_EnableIRQ __NVIC_EnableIRQ + #define NVIC_GetEnableIRQ __NVIC_GetEnableIRQ + #define NVIC_DisableIRQ __NVIC_DisableIRQ + #define NVIC_GetPendingIRQ __NVIC_GetPendingIRQ + #define NVIC_SetPendingIRQ __NVIC_SetPendingIRQ + #define NVIC_ClearPendingIRQ __NVIC_ClearPendingIRQ +/*#define NVIC_GetActive __NVIC_GetActive not available for Cortex-M0+ */ + #define NVIC_SetPriority __NVIC_SetPriority + #define NVIC_GetPriority __NVIC_GetPriority + #define NVIC_SystemReset __NVIC_SystemReset +#endif /* CMSIS_NVIC_VIRTUAL */ + +#ifdef CMSIS_VECTAB_VIRTUAL + #ifndef CMSIS_VECTAB_VIRTUAL_HEADER_FILE + #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE "cmsis_vectab_virtual.h" + #endif + #include CMSIS_VECTAB_VIRTUAL_HEADER_FILE +#else + #define NVIC_SetVector __NVIC_SetVector + #define NVIC_GetVector __NVIC_GetVector +#endif /* (CMSIS_VECTAB_VIRTUAL) */ + +#define NVIC_USER_IRQ_OFFSET 16 + + +/* The following EXC_RETURN values are saved the LR on exception entry */ +#define EXC_RETURN_HANDLER (0xFFFFFFF1UL) /* return to Handler mode, uses MSP after return */ +#define EXC_RETURN_THREAD_MSP (0xFFFFFFF9UL) /* return to Thread mode, uses MSP after return */ +#define EXC_RETURN_THREAD_PSP (0xFFFFFFFDUL) /* return to Thread mode, uses PSP after return */ + + +/* Interrupt Priorities are WORD accessible only under Armv6-M */ +/* The following MACROS handle generation of the register offset and byte masks */ +#define _BIT_SHIFT(IRQn) ( ((((uint32_t)(int32_t)(IRQn)) ) & 0x03UL) * 8UL) +#define _SHP_IDX(IRQn) ( (((((uint32_t)(int32_t)(IRQn)) & 0x0FUL)-8UL) >> 2UL) ) +#define _IP_IDX(IRQn) ( (((uint32_t)(int32_t)(IRQn)) >> 2UL) ) + +#define __NVIC_SetPriorityGrouping(X) (void)(X) +#define __NVIC_GetPriorityGrouping() (0U) + +/** + \brief Enable Interrupt + \details Enables a device specific interrupt in the NVIC interrupt controller. + \param [in] IRQn Device specific interrupt number. + \note IRQn must not be negative. + */ +__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)); + } +} + + +/** + \brief Get Interrupt Enable status + \details Returns a device specific interrupt enable status from the NVIC interrupt controller. + \param [in] IRQn Device specific interrupt number. + \return 0 Interrupt is not enabled. + \return 1 Interrupt is enabled. + \note IRQn must not be negative. + */ +__STATIC_INLINE uint32_t __NVIC_GetEnableIRQ(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + return((uint32_t)(((NVIC->ISER[0U] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL)); + } + else + { + return(0U); + } +} + + +/** + \brief Disable Interrupt + \details Disables a device specific interrupt in the NVIC interrupt controller. + \param [in] IRQn Device specific interrupt number. + \note IRQn must not be negative. + */ +__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + NVIC->ICER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)); + __DSB(); + __ISB(); + } +} + + +/** + \brief Get Pending Interrupt + \details Reads the NVIC pending register and returns the pending bit for the specified device specific interrupt. + \param [in] IRQn Device specific interrupt number. + \return 0 Interrupt status is not pending. + \return 1 Interrupt status is pending. + \note IRQn must not be negative. + */ +__STATIC_INLINE uint32_t __NVIC_GetPendingIRQ(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + return((uint32_t)(((NVIC->ISPR[0U] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL)); + } + else + { + return(0U); + } +} + + +/** + \brief Set Pending Interrupt + \details Sets the pending bit of a device specific interrupt in the NVIC pending register. + \param [in] IRQn Device specific interrupt number. + \note IRQn must not be negative. + */ +__STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + NVIC->ISPR[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)); + } +} + + +/** + \brief Clear Pending Interrupt + \details Clears the pending bit of a device specific interrupt in the NVIC pending register. + \param [in] IRQn Device specific interrupt number. + \note IRQn must not be negative. + */ +__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + NVIC->ICPR[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)); + } +} + + +/** + \brief Set Interrupt Priority + \details Sets the priority of a device specific interrupt or a processor exception. + The interrupt number can be positive to specify a device specific interrupt, + or negative to specify a processor exception. + \param [in] IRQn Interrupt number. + \param [in] priority Priority to set. + \note The priority cannot be set for every processor exception. + */ +__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority) +{ + if ((int32_t)(IRQn) >= 0) + { + NVIC->IP[_IP_IDX(IRQn)] = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) | + (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn))); + } + else + { + SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) | + (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn))); + } +} + + +/** + \brief Get Interrupt Priority + \details Reads the priority of a device specific interrupt or a processor exception. + The interrupt number can be positive to specify a device specific interrupt, + or negative to specify a processor exception. + \param [in] IRQn Interrupt number. + \return Interrupt Priority. + Value is aligned automatically to the implemented priority bits of the microcontroller. + */ +__STATIC_INLINE uint32_t __NVIC_GetPriority(IRQn_Type IRQn) +{ + + if ((int32_t)(IRQn) >= 0) + { + return((uint32_t)(((NVIC->IP[ _IP_IDX(IRQn)] >> _BIT_SHIFT(IRQn) ) & (uint32_t)0xFFUL) >> (8U - __NVIC_PRIO_BITS))); + } + else + { + return((uint32_t)(((SCB->SHP[_SHP_IDX(IRQn)] >> _BIT_SHIFT(IRQn) ) & (uint32_t)0xFFUL) >> (8U - __NVIC_PRIO_BITS))); + } +} + + +/** + \brief Encode Priority + \details Encodes the priority for an interrupt with the given priority group, + preemptive priority value, and subpriority value. + In case of a conflict between priority grouping and available + priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set. + \param [in] PriorityGroup Used priority group. + \param [in] PreemptPriority Preemptive priority value (starting from 0). + \param [in] SubPriority Subpriority value (starting from 0). + \return Encoded priority. Value can be used in the function \ref NVIC_SetPriority(). + */ +__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority) +{ + uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL); /* only values 0..7 are used */ + uint32_t PreemptPriorityBits; + uint32_t SubPriorityBits; + + PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp); + SubPriorityBits = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS)); + + return ( + ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) | + ((SubPriority & (uint32_t)((1UL << (SubPriorityBits )) - 1UL))) + ); +} + + +/** + \brief Decode Priority + \details Decodes an interrupt priority value with a given priority group to + preemptive priority value and subpriority value. + In case of a conflict between priority grouping and available + priority bits (__NVIC_PRIO_BITS) the smallest possible priority group is set. + \param [in] Priority Priority value, which can be retrieved with the function \ref NVIC_GetPriority(). + \param [in] PriorityGroup Used priority group. + \param [out] pPreemptPriority Preemptive priority value (starting from 0). + \param [out] pSubPriority Subpriority value (starting from 0). + */ +__STATIC_INLINE void NVIC_DecodePriority (uint32_t Priority, uint32_t PriorityGroup, uint32_t* const pPreemptPriority, uint32_t* const pSubPriority) +{ + uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL); /* only values 0..7 are used */ + uint32_t PreemptPriorityBits; + uint32_t SubPriorityBits; + + PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp); + SubPriorityBits = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS)); + + *pPreemptPriority = (Priority >> SubPriorityBits) & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL); + *pSubPriority = (Priority ) & (uint32_t)((1UL << (SubPriorityBits )) - 1UL); +} + + +/** + \brief Set Interrupt Vector + \details Sets an interrupt vector in SRAM based interrupt vector table. + The interrupt number can be positive to specify a device specific interrupt, + or negative to specify a processor exception. + VTOR must been relocated to SRAM before. + If VTOR is not present address 0 must be mapped to SRAM. + \param [in] IRQn Interrupt number + \param [in] vector Address of interrupt handler function + */ +__STATIC_INLINE void __NVIC_SetVector(IRQn_Type IRQn, uint32_t vector) +{ +#if defined (__VTOR_PRESENT) && (__VTOR_PRESENT == 1U) + uint32_t *vectors = (uint32_t *)SCB->VTOR; +#else + uint32_t *vectors = (uint32_t *)0x0U; +#endif + vectors[(int32_t)IRQn + NVIC_USER_IRQ_OFFSET] = vector; +} + + +/** + \brief Get Interrupt Vector + \details Reads an interrupt vector from interrupt vector table. + The interrupt number can be positive to specify a device specific interrupt, + or negative to specify a processor exception. + \param [in] IRQn Interrupt number. + \return Address of interrupt handler function + */ +__STATIC_INLINE uint32_t __NVIC_GetVector(IRQn_Type IRQn) +{ +#if defined (__VTOR_PRESENT) && (__VTOR_PRESENT == 1U) + uint32_t *vectors = (uint32_t *)SCB->VTOR; +#else + uint32_t *vectors = (uint32_t *)0x0U; +#endif + return vectors[(int32_t)IRQn + NVIC_USER_IRQ_OFFSET]; + +} + + +/** + \brief System Reset + \details Initiates a system reset request to reset the MCU. + */ +__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void) +{ + __DSB(); /* Ensure all outstanding memory accesses included + buffered write are completed before reset */ + SCB->AIRCR = ((0x5FAUL << SCB_AIRCR_VECTKEY_Pos) | + SCB_AIRCR_SYSRESETREQ_Msk); + __DSB(); /* Ensure completion of memory access */ + + for(;;) /* wait until reset */ + { + __NOP(); + } +} + +/*@} end of CMSIS_Core_NVICFunctions */ + +/* ########################## MPU functions #################################### */ + +#if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U) + +#include "mpu_armv7.h" + +#endif + +/* ########################## FPU functions #################################### */ +/** + \ingroup CMSIS_Core_FunctionInterface + \defgroup CMSIS_Core_FpuFunctions FPU Functions + \brief Function that provides FPU type. + @{ + */ + +/** + \brief get FPU type + \details returns the FPU type + \returns + - \b 0: No FPU + - \b 1: Single precision FPU + - \b 2: Double + Single precision FPU + */ +__STATIC_INLINE uint32_t SCB_GetFPUType(void) +{ + return 0U; /* No FPU */ +} + + +/*@} end of CMSIS_Core_FpuFunctions */ + + + +/* ################################## SysTick function ############################################ */ +/** + \ingroup CMSIS_Core_FunctionInterface + \defgroup CMSIS_Core_SysTickFunctions SysTick Functions + \brief Functions that configure the System. + @{ + */ + +#if defined (__Vendor_SysTickConfig) && (__Vendor_SysTickConfig == 0U) + +/** + \brief System Tick Configuration + \details Initializes the System Timer and its interrupt, and starts the System Tick Timer. + Counter is in free running mode to generate periodic interrupts. + \param [in] ticks Number of ticks between two interrupts. + \return 0 Function succeeded. + \return 1 Function failed. + \note When the variable __Vendor_SysTickConfig is set to 1, then the + function SysTick_Config is not included. In this case, the file device.h + must contain a vendor-specific implementation of this function. + */ +__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks) +{ + if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk) + { + return (1UL); /* Reload value impossible */ + } + + SysTick->LOAD = (uint32_t)(ticks - 1UL); /* set reload register */ + NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */ + SysTick->VAL = 0UL; /* Load the SysTick Counter Value */ + SysTick->CTRL = SysTick_CTRL_CLKSOURCE_Msk | + SysTick_CTRL_TICKINT_Msk | + SysTick_CTRL_ENABLE_Msk; /* Enable SysTick IRQ and SysTick Timer */ + return (0UL); /* Function successful */ +} + +#endif + +/*@} end of CMSIS_Core_SysTickFunctions */ + + + + +#ifdef __cplusplus +} +#endif + +#endif /* __CORE_CM0PLUS_H_DEPENDANT */ + +#endif /* __CMSIS_GENERIC */ diff --git a/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/thirdparty/CMSIS/Include/mpu_armv7.h b/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/thirdparty/CMSIS/Include/mpu_armv7.h new file mode 100644 index 0000000..0142203 --- /dev/null +++ b/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/thirdparty/CMSIS/Include/mpu_armv7.h @@ -0,0 +1,270 @@ +/****************************************************************************** + * @file mpu_armv7.h + * @brief CMSIS MPU API for Armv7-M MPU + * @version V5.0.4 + * @date 10. January 2018 + ******************************************************************************/ +/* + * Copyright (c) 2017-2018 Arm Limited. All rights reserved. + * + * SPDX-License-Identifier: Apache-2.0 + * + * Licensed under the Apache License, Version 2.0 (the License); you may + * not use this file except in compliance with the License. + * You may obtain a copy of the License at + * + * www.apache.org/licenses/LICENSE-2.0 + * + * Unless required by applicable law or agreed to in writing, software + * distributed under the License is distributed on an AS IS BASIS, WITHOUT + * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. + * See the License for the specific language governing permissions and + * limitations under the License. + */ + +#if defined ( __ICCARM__ ) + #pragma system_include /* treat file as system include file for MISRA check */ +#elif defined (__clang__) + #pragma clang system_header /* treat file as system include file */ +#endif + +#ifndef ARM_MPU_ARMV7_H +#define ARM_MPU_ARMV7_H + +#define ARM_MPU_REGION_SIZE_32B ((uint8_t)0x04U) ///!< MPU Region Size 32 Bytes +#define ARM_MPU_REGION_SIZE_64B ((uint8_t)0x05U) ///!< MPU Region Size 64 Bytes +#define ARM_MPU_REGION_SIZE_128B ((uint8_t)0x06U) ///!< MPU Region Size 128 Bytes +#define ARM_MPU_REGION_SIZE_256B ((uint8_t)0x07U) ///!< MPU Region Size 256 Bytes +#define ARM_MPU_REGION_SIZE_512B ((uint8_t)0x08U) ///!< MPU Region Size 512 Bytes +#define ARM_MPU_REGION_SIZE_1KB ((uint8_t)0x09U) ///!< MPU Region Size 1 KByte +#define ARM_MPU_REGION_SIZE_2KB ((uint8_t)0x0AU) ///!< MPU Region Size 2 KBytes +#define ARM_MPU_REGION_SIZE_4KB ((uint8_t)0x0BU) ///!< MPU Region Size 4 KBytes +#define ARM_MPU_REGION_SIZE_8KB ((uint8_t)0x0CU) ///!< MPU Region Size 8 KBytes +#define ARM_MPU_REGION_SIZE_16KB ((uint8_t)0x0DU) ///!< MPU Region Size 16 KBytes +#define ARM_MPU_REGION_SIZE_32KB ((uint8_t)0x0EU) ///!< MPU Region Size 32 KBytes +#define ARM_MPU_REGION_SIZE_64KB ((uint8_t)0x0FU) ///!< MPU Region Size 64 KBytes +#define ARM_MPU_REGION_SIZE_128KB ((uint8_t)0x10U) ///!< MPU Region Size 128 KBytes +#define ARM_MPU_REGION_SIZE_256KB ((uint8_t)0x11U) ///!< MPU Region Size 256 KBytes +#define ARM_MPU_REGION_SIZE_512KB ((uint8_t)0x12U) ///!< MPU Region Size 512 KBytes +#define ARM_MPU_REGION_SIZE_1MB ((uint8_t)0x13U) ///!< MPU Region Size 1 MByte +#define ARM_MPU_REGION_SIZE_2MB ((uint8_t)0x14U) ///!< MPU Region Size 2 MBytes +#define ARM_MPU_REGION_SIZE_4MB ((uint8_t)0x15U) ///!< MPU Region Size 4 MBytes +#define ARM_MPU_REGION_SIZE_8MB ((uint8_t)0x16U) ///!< MPU Region Size 8 MBytes +#define ARM_MPU_REGION_SIZE_16MB ((uint8_t)0x17U) ///!< MPU Region Size 16 MBytes +#define ARM_MPU_REGION_SIZE_32MB ((uint8_t)0x18U) ///!< MPU Region Size 32 MBytes +#define ARM_MPU_REGION_SIZE_64MB ((uint8_t)0x19U) ///!< MPU Region Size 64 MBytes +#define ARM_MPU_REGION_SIZE_128MB ((uint8_t)0x1AU) ///!< MPU Region Size 128 MBytes +#define ARM_MPU_REGION_SIZE_256MB ((uint8_t)0x1BU) ///!< MPU Region Size 256 MBytes +#define ARM_MPU_REGION_SIZE_512MB ((uint8_t)0x1CU) ///!< MPU Region Size 512 MBytes +#define ARM_MPU_REGION_SIZE_1GB ((uint8_t)0x1DU) ///!< MPU Region Size 1 GByte +#define ARM_MPU_REGION_SIZE_2GB ((uint8_t)0x1EU) ///!< MPU Region Size 2 GBytes +#define ARM_MPU_REGION_SIZE_4GB ((uint8_t)0x1FU) ///!< MPU Region Size 4 GBytes + +#define ARM_MPU_AP_NONE 0U ///!< MPU Access Permission no access +#define ARM_MPU_AP_PRIV 1U ///!< MPU Access Permission privileged access only +#define ARM_MPU_AP_URO 2U ///!< MPU Access Permission unprivileged access read-only +#define ARM_MPU_AP_FULL 3U ///!< MPU Access Permission full access +#define ARM_MPU_AP_PRO 5U ///!< MPU Access Permission privileged access read-only +#define ARM_MPU_AP_RO 6U ///!< MPU Access Permission read-only access + +/** MPU Region Base Address Register Value +* +* \param Region The region to be configured, number 0 to 15. +* \param BaseAddress The base address for the region. +*/ +#define ARM_MPU_RBAR(Region, BaseAddress) \ + (((BaseAddress) & MPU_RBAR_ADDR_Msk) | \ + ((Region) & MPU_RBAR_REGION_Msk) | \ + (MPU_RBAR_VALID_Msk)) + +/** +* MPU Memory Access Attributes +* +* \param TypeExtField Type extension field, allows you to configure memory access type, for example strongly ordered, peripheral. +* \param IsShareable Region is shareable between multiple bus masters. +* \param IsCacheable Region is cacheable, i.e. its value may be kept in cache. +* \param IsBufferable Region is bufferable, i.e. using write-back caching. Cacheable but non-bufferable regions use write-through policy. +*/ +#define ARM_MPU_ACCESS_(TypeExtField, IsShareable, IsCacheable, IsBufferable) \ + ((((TypeExtField ) << MPU_RASR_TEX_Pos) & MPU_RASR_TEX_Msk) | \ + (((IsShareable ) << MPU_RASR_S_Pos) & MPU_RASR_S_Msk) | \ + (((IsCacheable ) << MPU_RASR_C_Pos) & MPU_RASR_C_Msk) | \ + (((IsBufferable ) << MPU_RASR_B_Pos) & MPU_RASR_B_Msk)) + +/** +* MPU Region Attribute and Size Register Value +* +* \param DisableExec Instruction access disable bit, 1= disable instruction fetches. +* \param AccessPermission Data access permissions, allows you to configure read/write access for User and Privileged mode. +* \param AccessAttributes Memory access attribution, see \ref ARM_MPU_ACCESS_. +* \param SubRegionDisable Sub-region disable field. +* \param Size Region size of the region to be configured, for example 4K, 8K. +*/ +#define ARM_MPU_RASR_EX(DisableExec, AccessPermission, AccessAttributes, SubRegionDisable, Size) \ + ((((DisableExec ) << MPU_RASR_XN_Pos) & MPU_RASR_XN_Msk) | \ + (((AccessPermission) << MPU_RASR_AP_Pos) & MPU_RASR_AP_Msk) | \ + (((AccessAttributes) ) & (MPU_RASR_TEX_Msk | MPU_RASR_S_Msk | MPU_RASR_C_Msk | MPU_RASR_B_Msk))) + +/** +* MPU Region Attribute and Size Register Value +* +* \param DisableExec Instruction access disable bit, 1= disable instruction fetches. +* \param AccessPermission Data access permissions, allows you to configure read/write access for User and Privileged mode. +* \param TypeExtField Type extension field, allows you to configure memory access type, for example strongly ordered, peripheral. +* \param IsShareable Region is shareable between multiple bus masters. +* \param IsCacheable Region is cacheable, i.e. its value may be kept in cache. +* \param IsBufferable Region is bufferable, i.e. using write-back caching. Cacheable but non-bufferable regions use write-through policy. +* \param SubRegionDisable Sub-region disable field. +* \param Size Region size of the region to be configured, for example 4K, 8K. +*/ +#define ARM_MPU_RASR(DisableExec, AccessPermission, TypeExtField, IsShareable, IsCacheable, IsBufferable, SubRegionDisable, Size) \ + ARM_MPU_RASR_EX(DisableExec, AccessPermission, ARM_MPU_ACCESS_(TypeExtField, IsShareable, IsCacheable, IsBufferable), SubRegionDisable, Size) + +/** +* MPU Memory Access Attribute for strongly ordered memory. +* - TEX: 000b +* - Shareable +* - Non-cacheable +* - Non-bufferable +*/ +#define ARM_MPU_ACCESS_ORDERED ARM_MPU_ACCESS_(0U, 1U, 0U, 0U) + +/** +* MPU Memory Access Attribute for device memory. +* - TEX: 000b (if non-shareable) or 010b (if shareable) +* - Shareable or non-shareable +* - Non-cacheable +* - Bufferable (if shareable) or non-bufferable (if non-shareable) +* +* \param IsShareable Configures the device memory as shareable or non-shareable. +*/ +#define ARM_MPU_ACCESS_DEVICE(IsShareable) ((IsShareable) ? ARM_MPU_ACCESS_(0U, 1U, 0U, 1U) : ARM_MPU_ACCESS_(2U, 0U, 0U, 0U)) + +/** +* MPU Memory Access Attribute for normal memory. +* - TEX: 1BBb (reflecting outer cacheability rules) +* - Shareable or non-shareable +* - Cacheable or non-cacheable (reflecting inner cacheability rules) +* - Bufferable or non-bufferable (reflecting inner cacheability rules) +* +* \param OuterCp Configures the outer cache policy. +* \param InnerCp Configures the inner cache policy. +* \param IsShareable Configures the memory as shareable or non-shareable. +*/ +#define ARM_MPU_ACCESS_NORMAL(OuterCp, InnerCp, IsShareable) ARM_MPU_ACCESS_((4U | (OuterCp)), IsShareable, ((InnerCp) & 2U), ((InnerCp) & 1U)) + +/** +* MPU Memory Access Attribute non-cacheable policy. +*/ +#define ARM_MPU_CACHEP_NOCACHE 0U + +/** +* MPU Memory Access Attribute write-back, write and read allocate policy. +*/ +#define ARM_MPU_CACHEP_WB_WRA 1U + +/** +* MPU Memory Access Attribute write-through, no write allocate policy. +*/ +#define ARM_MPU_CACHEP_WT_NWA 2U + +/** +* MPU Memory Access Attribute write-back, no write allocate policy. +*/ +#define ARM_MPU_CACHEP_WB_NWA 3U + + +/** +* Struct for a single MPU Region +*/ +typedef struct { + uint32_t RBAR; //!< The region base address register value (RBAR) + uint32_t RASR; //!< The region attribute and size register value (RASR) \ref MPU_RASR +} ARM_MPU_Region_t; + +/** Enable the MPU. +* \param MPU_Control Default access permissions for unconfigured regions. +*/ +__STATIC_INLINE void ARM_MPU_Enable(uint32_t MPU_Control) +{ + __DSB(); + __ISB(); + MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk; +#ifdef SCB_SHCSR_MEMFAULTENA_Msk + SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk; +#endif +} + +/** Disable the MPU. +*/ +__STATIC_INLINE void ARM_MPU_Disable(void) +{ + __DSB(); + __ISB(); +#ifdef SCB_SHCSR_MEMFAULTENA_Msk + SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk; +#endif + MPU->CTRL &= ~MPU_CTRL_ENABLE_Msk; +} + +/** Clear and disable the given MPU region. +* \param rnr Region number to be cleared. +*/ +__STATIC_INLINE void ARM_MPU_ClrRegion(uint32_t rnr) +{ + MPU->RNR = rnr; + MPU->RASR = 0U; +} + +/** Configure an MPU region. +* \param rbar Value for RBAR register. +* \param rsar Value for RSAR register. +*/ +__STATIC_INLINE void ARM_MPU_SetRegion(uint32_t rbar, uint32_t rasr) +{ + MPU->RBAR = rbar; + MPU->RASR = rasr; +} + +/** Configure the given MPU region. +* \param rnr Region number to be configured. +* \param rbar Value for RBAR register. +* \param rsar Value for RSAR register. +*/ +__STATIC_INLINE void ARM_MPU_SetRegionEx(uint32_t rnr, uint32_t rbar, uint32_t rasr) +{ + MPU->RNR = rnr; + MPU->RBAR = rbar; + MPU->RASR = rasr; +} + +/** Memcopy with strictly ordered memory access, e.g. for register targets. +* \param dst Destination data is copied to. +* \param src Source data is copied from. +* \param len Amount of data words to be copied. +*/ +__STATIC_INLINE void orderedCpy(volatile uint32_t* dst, const uint32_t* __RESTRICT src, uint32_t len) +{ + uint32_t i; + for (i = 0U; i < len; ++i) + { + dst[i] = src[i]; + } +} + +/** Load the given number of MPU regions from a table. +* \param table Pointer to the MPU configuration table. +* \param cnt Amount of regions to be configured. +*/ +__STATIC_INLINE void ARM_MPU_Load(ARM_MPU_Region_t const* table, uint32_t cnt) +{ + const uint32_t rowWordSize = sizeof(ARM_MPU_Region_t)/4U; + while (cnt > MPU_TYPE_RALIASES) { + orderedCpy(&(MPU->RBAR), &(table->RBAR), MPU_TYPE_RALIASES*rowWordSize); + table += MPU_TYPE_RALIASES; + cnt -= MPU_TYPE_RALIASES; + } + orderedCpy(&(MPU->RBAR), &(table->RBAR), cnt*rowWordSize); +} + +#endif diff --git a/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/thirdparty/CMSIS/Lib/GCC/libarm_cortexM0l_math.a b/software/ASF_Edition_Firmware/ePenguin-Boaty-Testbed/src/ASF/thirdparty/CMSIS/Lib/GCC/libarm_cortexM0l_math.a new file mode 100644 index 0000000000000000000000000000000000000000..c91de9d8c2561020cb4be1fa167af98b009f5948 GIT binary patch literal 2768324 zcmd?SdwgU?nKxd2Nz%DYrYF~)Ts!wpW|DO7om*G92;nA?86m*HbY>hJm1sndP>BpE-y z&*%NT|GfR7Ij5?gdQMfHs;8dsx1P>a^o<F?ivp+!BM;>POZ`qlBkS<0^&OSP}E)WXYIYTe5$)wjY@FLkoi>t|W&k=-oy z&No=<$4;}<&pBA?*DqwL&s4M2f2Z_H9!vdWjHP7`v$WC`me#Y#(ysQfwEZ(I?UpQ- zc1MJzP4%&~hd#{GzJ6cg`|2`FQ(uSk4d!URF!8;04|CvqdXYI64#dCdJ9e}9cmE!i zu7B@)k)?m-WtRT!*ID{tI`Mt+A(n6T zviuf1%fI1umVb|r<^TQDEdT3SEdSX9EdQr3v;5y3W(DahtiZjS6?6t!!KEQqaBztg zy#E1K@X*VwV4-rT@H#l{f>eq~c{(a()Rb+4npvx$A9K@~LW8@}CdkCknIl9hE|$jWy6 zSlRdhE4%A7EBnMeEBiu>mHo?Itn4S%tn9A=R-QY<%IlU{dG8yn{A&6Jhgtb4FDw5r z<$rdGm47dfxeH!rZf_rRU%r#MkL_XZ_f0VOr#{TwUk)+%k1u2ud2UwG{3NTm_;pq> zI>aj8V`mjF%(BXhW?1EoE>;;@WtAT|%qkxkVwGQenN>dfI;&h>W>sxdtm>=ntm-Kj ztKRkitBwq@>U*bH^+OI;{lX%vrgc(d*~4mbUt~2k)vV^q*ICW!r&-MdbFAiDtE}dS z53!mRFRS@WjMX~(SZ&M8toDL6R(nl|)dm+>?d_*oExoJS2i>gppC(xC!ZfRWHEU0?n_km_!O&qevs8IFR{AcUd}wW z!_1R6!#vf`Gf(%+%yUH+^8~!iGqK7%cR$HI(=q0meS>)(Utpf+mYC;d%KtAn^Sr&p z>a*@+^(B3*eus#QFd#`hT2`vpGtH1_Ye^(Xm`&U^cHqF_(F=}^9^88zb5qX9b-A*~>vCm(*X5$O>oPGD*JWZJ zuFIr;uFKPUdH&eMRin3Fa`eDxSnJxsvGC{tt;Mv4HYwI$)+WXJJKLmKy}C_G)%x0` zR4ubjO11a7N#Qv=tgStBP2H53^Ed1NW*y(8$D4F@lRj?Txs7|Jb?2(l{bM2dTHi%; zlwPMHgJ!UCN}#85S{pOb&2^dR>6 zF2=NJv6~E%aiYtqA@?|H=H7{8a?r7J>d7u+;labl$ZwU!w9!JE`esZjX|2#8-IXM) zrReR-sxp<3m3Kz*M24!7$j}~laP08mcuTZ|E-6b4Qn1Z<=>B7&lkqBALRHZcS`~S( zSGjfMc)W(ZR~2xt%ZyJPh|9=(C4+li=J=8ExQx74GPu`eLdR|!O*~Ddl$=UwEz}Zv zwIgFk7nkB%7RWkRnY6RHO8<5fn&i6`J*uYh|cPq(@_?UppuiT>(o zy*xB_VDItK@zII6QbUg3-?)si*4WXp z*=o=k?-_>HSg_$ZsOp`%ScUqj%Y=4X^$fqj1tJSy!-WH#aTN8>R~w zRqA=hce7ER-cF;OJ`&@h!!*z36wt*~))=O)p0|;JELY>Dm8(RO0;7O7IBMd`DoMkY z$kBUYXq}!Vh4h5+NqXLa{S(^8iMg#MR2yU>sSSplbuvl%^n{!^?VHU{V}btS^bt(F zxJ2vLYtu(d8WO`};@XrzlC}-c|Xfu#LJ6x$9(=Jw_AaW15s_*tRqwWEj-Q8DMPX z$bp1Uff_PxsDQLCzi;f86C(%q?jIT7KXPDn?>Jfh(PMiL9Bkd4*m1D#&LOvnDuWI+ zMNB%RfIfXTEK|d<|Jc!6_l8D}PmIy_CCBzyC@}=Gbc5XE$43v3OpI<+K`)YOG#@1C z8SB*R4>wm>CzvFV^cXe%hYh}*yf@?@Jw^kqPa70!8D@zjQxF$RvIEJv`U{HZ8Z*{u zTc=277^~>_V`Inn(hyIK?N6+vq&(GfV_wqZ))#D6W1~mvc?YQ(14vP%ECfZWv4@o7UOzx$Bx6*S4WR#SxHlDoj^-`Fg7YuL$g6q(lpw%{BP9XwAn3c+AG_+f&Qd1*r;3$VWNmUh!#Sc zVMTc*dk}`gq@Eev$K#{4)yL;T!mZTu^+{yP*L!Htqup+xNENKtq!pM{jU3uLPJYsH zBDqbvj3vp+3?=Ket=AHt<65Vvc5rXWz1tUt3_gWnzSQy!t0A})DJxAUv zaT0-c)@%;cNeT2AJkzUj_BuWh82EHlY`UF4V!;9DJC$foeOLQwKJJB{{ zwz)6s%g#}6lNK1V4SmqtnxLr+Ej45&o|nipXf$w6iH;gF6V(%$hU$s_wQoF9l$}sv zl-_)#+T+f!-p6(IHfez&JBg9#Y}Yj*+pxnLhRj@&Xtk-t^pH5?V|+xM^jV*2s;>4A zqnz4C%vt7&`Ua6Cr|%Q%GfmZXlWi2#@{&8Q8Eq^w(^we_HmZ?WOi6FToUNfCV*{|0dtn2V#3EW5k{b|lAm!7(ajYSE2L{m%sG=LDMQSW-pmb)6XQf% z$;SMVUSA4GCsz?ViGm~mv}vhE`y^@^p0}=!xh%e0$X0A5Zq}~1$s`-6cMQ`kk(ZcZ z@jSErFcoZ8!|?9nHB5OMX*SPF)HTl-BOzqyMN)R6S;lPh6W5oWqn@Gl#(IWqkOK*h zNq^DC+=O~#Zv5pMGR;k0SG1ujt=6XcHg2maS7&()LyL#Uvy&gJXK&Qr;8#Qu$`QNC2j#jNJN;bO~My(0vM?fy=tw}MHI-PbfPAnaC8}s6{ zj%kn*`N@xu=WjGTrowa8G&MI~bE9^f3O7+}(3s$j481aBCNvl_<3pOrGdIRuvXP#o zW*97UQcH~aMkU64LwgL_>zlN$a1({*hHa=x%S>q4Xdg6Bw{vSYa%6qd!3>cM`SqoJ6ez<)hb%_rTEWL|&q1A}?-d z;#sQc&DzhN;=D@ycTug$zl&<|dOJHi-R_o-)>e&h31pmk$K@AUEEcAJEX>0aDaH;I z%aW9KdGWA|*ah?(A6=TUWgFdF4QZ`#p9NAyCvhH!7_ zKkA=Lei7w{@r9<-O|3W#oi>Sy_(@C|g)|AiE#dayRz*0LXbJ8+XD8~kwuIrFvPx&y_vf9(W2OW-- zI;0$F7g5S?Pa!W1WuK>%Ek-r19Xp`$QOI`olr0n)> zQltIL)b5mBc>3*@yGT5x4b{(B?#KNn(DHjMkJEjs)Ao;!R%&uu1~MOVe3UY+Rg9ET z^7FFDT4hhGq72&?9Q`C|t#YLOJ4(N(gtM5#?xTYA1?L-{4NhxB zU4pZ$2kGA4evKy4qe~ptCC;#{F;Z;rIH^hO(Iq~jOZ=5(6+oi%Gn&Mmy2RJ$W((T! zR}0JfpHvd*ifSS=y2y)h5gW@Yq=en~swVQ3F7k)CNE*x9hFREc$Beh6|6CU-qO|s) ztt=~yw)E6#BI$IIJ?@W-(4cffr1w%yWG6)My7tnI9JWH1RSSv!!#&t&-Hnkw-$hw8CV$dJn&KiUEbB%*=z?BNq?9hQ!|#fVWU{Q! zV4_@jqb4$-i%i5tXizYV?C+o-vf)AdA%fNPNxIR8?FqWKU-UUm;%;4HUYDR@TZ6>K z&u9{}y2MMm1P$9)@sz<|XcFJmCEnI0XxQG3p}!=Z`b6z`LzgJ0bbQ#zJTm*GJ2jDP zy2z%UuZ#SZhV5Bsx$H_!q(v7Qjf>E*{SG3RAJ;^7>mrkJ5gNAJ(Aq0Lp^4n4i+njQ zLc{h7-p@PdHIe%v0?YHSbR&l?mu3By?(GL&(j?C662I0ZXxLy=?4xgM5Zy2wdg zM36`kX7w2696cwfi#(uy`FTy`tGdX~bP=(Y zWtE}1hkvb!d|wx_(=?S`rm^pY#K~=xLrr;8m#EbxXz2flLAkw6lPI7|)^W7$)H}4C z_%L0k*Ez!CQfTedK47IOnY}<`lhS6$&i)T7P3bb`+(VNprPr8aBQ+`9nDZEFU0}>vrrxJq zY|NR(vo15{R6^!TV@@fxEaly~)HK!1>{}pntuY6?Qpyd+obON%Q$~zA-$Q#wjXCf% zQpSuqKS95a7;_Fn<`!d)ADT}XbKZjH+p`TV{2FBLH0ErLWmsvsS z=1iJ;?eRzOtUkg3TVx5n`fOu~m6S=3p88B5ddG%OAH5hW>%{*pZ)I;q2nV*-1G~c(Q&sY?CY%GbLi*^_r$SdhsWJ?VC)_}vTyXjfzbnd+M9gtR&PuD zEp2-!zwzj?qoa+ZBm2hoj2+#7_{4$HJx50N2gi<%vj4McSyNN9_TMGibC7YtF`Qz{ z-%*W|6LDbl;0O-na20ln?iS~nR^?SyIUX_jCUDFvZ{r>dw(W8eZf{D6g)cuj8h(*=H63p#a zkEY-R;}74=KZM)t=XZPeo}iXe>4dque4bII>9=(HP{g}Jh#fy_Ry{N~)6~8Vej%v; zZZc`q)ceEm7~2y6;U&Fi8ZaiK8ImOM0uLWMddMyRhqqy@AOE@J1`jh&2<;86`{kkj zd(gOk*#_!Y@{>&cRzL7Oaddp_(9zKY?)|}$ylmC|M%`1oj4KNdv$wL zIIQw7+%>fK^09q;b{#u$eE;a4i!ZoyDxCl`fqBN7Qoxp+Tr$4aQNuR_-MWR z`tz>3qFFZ+jqQ7Vjr-^a2>XL>`oYxL_}HJ-}hfeept2{9pZam_p z^hEH)k$vvQLkDgfIexIQ)!leyo4fJg(PNDiwlcPVqH*N#*a*dd9HPvFCywr)AZ?A~ zqw+dVc?U)&M&fDh9UM4zf z=NMGH>G84KN3qiRj(f-&D-wtzI9j#pbqTlUKja#AsurKS~?B_^hVk zN$Nu))OV9MX*S7RD2)&!L*3){z*O&+zT3fL$K7O@-S1HTn|tW^vHhdtpBL*`uLq8{|On?e(D)5j>|@;3+W z+%HiZlyf~tlfXj!8%;S!chvil>vK~rYO;{!*;GX9^Eun1ntQIJJV}Y1>m{l_ zopX4Vnsd*W#4hnS`mMjE1Ec#+9HPDA;4xau@_uCBK5_!JaZ@?u8Xg*@6|N-@12C$4 zG6t+^KOwtO@}Qf@b~Vv2;I-43?l02`k~Ko#1zNnJ1HMrss0)2(Bv+p3}APB@x0yiHR?n8M*4;* z->5HO(1$V5_1$LD2mKrA!(bcrg$(-8E?wWJP5KUOqVE$XeG!8`Fc-SMCr$b$Hqke4 z(l=$$hjUV0-!k1B$L}smZ`9wHDc{)N8G}9?tLpmfq|B)AzD@K&$f$45pbyX2_2In3 zsPCao^i`Vl#SHp#4Ek^&Wz_feP4r!8(zj^PmuJv-*rf02P4op#`j!p)3Jm%_YSQ=O zCi*^P(zj~RhjU_m{BR0K|Haqa>znBNib)@%V_Ce13+Y=#UtQl1O#0s3MBfW0eNKbE z5`#XRWYB-{_F?{PH2;2M(&sklD>LZZPKL#(FK-il`6OqYe_n$=w?SX8NniCQ`npW| z1`PTt4f<|0>1*Fa-*qN^Lk4}-27M8eKFr&V#_zOAU%;Rbo~izRA2R8~5%EU)W=#4* z27MlbzVDdy9oR%4PF0QXBVy3kV9@tVlfH>f^x+8BsBg-k4||K=-)!30NJV`9-L;9n z43abIn=$BXGU#hD>AP034ELmZ0!eqUAkC`*1`Cw;#& zyhuvQ&reMHSQo{&kdh0jw1>XBzW*}m`w^W$d`VLw|F7%&t4Z#?wCTbw>mOYXhdYMm zuu!k&*WkH`TG5}IO*eWS=(wNs4Hz=?+ae{0IfTzkTNwKy91`_`9KJOsx%U(>c8e~g zWFUvrdTL@wFZwOXwde^YhvYW;l3e^#Rmhm1>gpf8eYn!njDL2M@tL9ay@PVjr!T6& z-e63O`rf2PcAf65QkkxgZj(O7d^`KiUyX$}Q!QIkOYl776OpDrO>9&kTbIbNk@uWj zZfGEh*~mjpE;qagS)O4kho_hL&{?dh9G+X^V`JH-a(H5ikBvq$`S}>x#K*>ROy%&D z5+56#mnGMS=acx@Sb?dWCWql;qZyxE-?#!WK1HT-cp8b1jg^?n;W;EeHdbaThbNHu z*qGZ??oJfaosCtR$}3If)u!@lQ+cha96M>^W25-S6D2-2Mt@#Ak)%7_DrlKD)@mxpPLcT7Si7klmOt^au})Jt8DYc6MiG$7 z&xd7Bd~DLP8qhm0uVf$5k}B1sBUlrCY27Q;t-UOW3o!sGN0B~*&fGK^aDSfXg{Y6vyF;n_`rZgfQ z^$*(jJ5xHtu%)BC*px;boBl!h#iq1&PG>s0sXmZ6zDt}->1SK!!=vPbk%YV?FE=3m zH#=X^4&uz(&Bua@CD%?-%)-PHZ}33%cRlq3EhC?wB&`Twu)7=NukVf~zpgt89(f}z z#0zhbZSIby!`vM$*VG*&4Q$k`^4Gl`mA|e#D&O24U5)AO=vqwOQQ4;Ms9aNbbQSAQ z@nrp6m(<&Th^D!_zi(b&*c+uuph*75ZVr($p-rtyC>t3*oLpb*gqotGd6f||i zC!5}cvWV-(%A`*%WV0BujgQ3;uY0a;>dlp9eo}1}Zeh$*C*T@Zw%(xe1=br?dap_c zRC+|E_o?)Ll|G=-qbhw+r4OleP^HII`X-gWS)~uF^bwQ%QI*!8e@vxAN}fmtpkV89 zm8OFfnbzAkq0%Q*`K>BVjyPNkYgnaEs`TwDt+(%#N}pEccc}E8Dt*ROKVp)9k4nE+ z$-hsf?^5aatF%7ecdPUVRQaSz>(9GKrK$aJ4Xgxlfa0wLWx$!>3XFv7c3l08xm6lx zYRCub!?jyoNkpbEQ`aGNrKuqE>D9_By()R7p_bQ(x>6TpdP-eCqpq{+`iQ!ILtW3R z>(lD`th)YCU0+q#->YkiMbn?Bu2t%KiMrmXu1D1Mw7TL<1O5Dhx;~+<-&NNisq2cm z+Q_$ue7(9}rmjcS^`q+gsJi}8UDwnVSOE3?>Kahj_p0kd>iTVU{ZDnxqKSxl&FXrU zx}H$iPpRuS)%C~f`e$`@laGn|7pUt&b(KF*qx^?e8onyzR@F6!CJ@r?>Uxd3-mb2n zRo9rhzNW4zX(%uRb)8Yyr_}Z5>bj<`8MILG{6bv!(Als`H{p6cV{Ixu zfa`U{>8bQpxL(WHH7b1o*I~xSRQgt2uVL(zN>Ac?HDiCL()Z)~ZpI!|>4$OM&Dhse zI*RKq#-38?MO?39?1w7-GhE-r*e_K2OBn(>2V+8|pU3q=#=fu8ui$zCW3Q?7Dz4`%d(%tpZf%MGUKcm<-|SMh_H$nC z|N3usTiaT?wSUdmmzSmRP{H z!j`S8Y}v9#zXo<#oK}~`Y4cd7tX|8M#b=qa4O)h*!!2-YU9g6&3$|&i$2M=B zwJlkLwl(XD&1ajog>6gJ;RwwVnty*i!@sljlHRBPa)#ft_1WI;KcC^(K3CAU?X5F> zD*KYYOV`fu%ieXW@8@rx;oo@nlYOtPp5bG^e5CJ!H_q_6jA#2&esPAMYWP`S{i|pA zH!pds?~#|z@aFc6{^=i_;X9uy=>OSsXZZ8)s_OsfQ)hVEa&!ORKYoV)@JL_()~}J= zTZ8?tec=qxo_u$|>wz;on76P0Yg1>qZ{}$Km+v~mCw83bcZARIj32+R|2sF))&0T# z|J-wifBnEz|B-i|;VEDGWdCk{hX3)62l_wTe1?D6`?>y0%Fpn}$G_A+oPCBzzVS%^ zvv1$YUt0U;{?GpMPX1KSll?FL?>l+->2LKPdHPP?d3K?HZ0=6}*q^`G|LkY(j;xzxpmn;1r zeDE~?@G~|3xjRquw_ox2du}+*?Q1*yp5D{^ADzwq+g+#mi=I}0%kNI{>46Ua72iL_ z-?+x-|JR34@fVKv`XBwkDeiy2-~aZ=Dc<#&^ZZ}#J;lE{ccDL;cZz@OnT!2h|8+aR z@}*1t1<%~h1OI)6|Jny`=fAPM%WoaOom=vE`<<8E&OcgrjsLE)+xe%uuk+vdKPP$7 zWjFXg`<;_KcTd27!DmkL_Z{Bvf9KJY{NU+>{@B1t{`iN+{L?un`I-9<`~Us5Fn@IR znE%w*!~9*}IPSmut}wsusT2OSU19$G3t|8FE5rPuAD{9&e{&mu_2+l`AB*0`V`~xr zGasVs9q;w`4By5>*1P@{fOH(qDYnt$c0U2mPPA z;#Qvai4Xa2FSwP*3jfak?N?6l%KJa!KlOzZd}qm&|5Ha!@SlA4WB$_i6TGAR}*$!3q8s_ow|o$(-PK&)o0-(f7vrBjpeH`Nzh2 z`0qdK&)zl8e_HaO|KhxH{vY?x_-N*TZIiL4mm3y4$ zeDn+c2fu#{FVCFyU-Qvh_|tcP$$$Ihw{VN~%YH}tE&RpP5Bsgpgm~W{zT!U^3Gtp= z9`SeehWK;8ob!+W?il~|{zv`Aj~wHlfBB#M-rzC*#_oUi&$*BBr=I_Y|L>QM@`elN z{c9gR%FCYkrayYoQ9jf1g#Wj1AK{OD@k#&3A3ee^EsgsB;m{F&>|Wt7Ejhx=(*DJt zws@Go`_#AmH@@#M&;RvP{_4)de9yjT{KG3Z^ZFlt+yB<5Z|0{jUhrpKb~E4g&1d}| ze(NUw)rRN%r@nj>|IlZi_y6d+oA@s?zvusA`c3@1r(W>C{@56A_|>BSW20j{{knhi ze>G=}A6occi$Z3pZ?sx`)3P+{ATBp{{#PWh=23+kNitFAL5afm;9g3 zKg9oK*USFrqX+rP=uiB&96HFq*|92l$D$pZg!a@&Lc#{$KdV-`vk1WB=)YczQp7&%s~%uj|{-pLp(9{!>5Q z$M<{x%kO;eK7R7P|MnME@8fU%;n)7@XGZuhultSvg9k_W1!sTj|843BPb+`Z|H2mn zyd&~Ef5k-s{@n8K{r~y;UcNA}=C6C-UfwwKNB@uAd-)&!@+W^v^hREH!`uEZTz4aX z;_*NGqrbm_KU(-#{}uP%z*Bn|-_>{nfBhGXfB!ps`1mI*{5vCi_}9+2^7gl`=MVnc z%8Ty1p7%ds<0p4s&+i$u^P#7&<9EGj=QGz|$9K-8@SA>nEr0K2sr)OG*Ydl6pUQ74 zyOwwULmK~we;VfZUgqGt28a1)e&^t4UcQFE^TBjp8@h&nWiW#e+OFY`{U(F|$0x4l zH{YMh|5A4~fA;(={_$_Vn=k${i$8SfyZL+W-NIXbyqmw&oy~i1-pzl!oXwy5(=LA3 z2e$I>+_Q`Su+hmcaqZ&&`UARt;VORf$!+}GZCCNRvK;=c*t_`sPv!9bE8fK$g1Nlw zM?-vXRvv%kz!2}A%j2`ZzLGz-E1#F&ekK3W@AG+~{Yw7erwjPh-@TKk^%e4a3f{?c zUMb|(2e06{g1`` z%y%y3S?8DV4_tmJFMqX!=Y0PX{{1thyyD%L@XE3>{!dGTJm<+W{@v>b`GeP%^U+r> z=Fk1UoWDPCG5`3--Mryv7x6zfSMc5YFXC@KSHW$szk`4JP$lm^@DBb1YZd?9YZvk_ zeYT2s?Z1#0`Kmel*#*4j->Uh$0vGV-Zm!|=ubj^_Qfm1<*PqW{`)n-_EuF`&?yTdl z?mmx?e6Nnbv^c<14tn^W%Ln**fA;W0-{Cy}zIy)ld7MWY8hG)Oe*WHA1AnH&&x^0# z!Tp>r;FAAHLVbA3EK` zKR?pUAO3AO|M~wk^Yeq<{E7E_`RGr4yt1%`7hL7zrL!&k-QVuw|I63Pt9rWlvkR^K z%vU=3?Za*Su)C8#`HMFGi+elxM{jNC|6}ivU)&=PWsrd^>Yy%kKo@jEH=coK;hA_g z+JLs8O=uh1h_<55Xgm6VzMxO&8~TX8qR;3%#sFi1F~Qhij4)OhGmIU^5Mzlk#n@tu zG1eG!j6L1~-UZ$X-VNRn-WA>%-W}c{-X-2C-YwoS-ZkDi-aY03<^tvf<_6{n<_hKv z<__i%<`U)<<`(7{<{IW4<{suC<|5`K<|gJS<|^ha<}T(i<}&6q<~HUy<~rs)=04T{ z)&kZ9)&|xH)(X}P)(+MX))Lkf))v+n)*99v)*jX%)*{v<)+W{{)+*MlT)VV}v6iu> zv9__svDUHXvG!pDU<+UqU>jf~U@KrVU^`$#U`t?AU|V2gU~6D=V0&PLV2farV4Gm0 zV5?xWV7p+$V9Q|BVB28hVC!J>VEbSLVGCgsVH;s1VJl%XVLM?%VM}3CVOwEiVQXP? zVS8bNVT)mtVVhy2VXI-YVY^|&Vas9DVcTKjVe4V@Vf(QMU@yR)fV}~G1ojH-8Q43p zhhQ(ko`Ssvdkpp(>^azbum@o;!k&b^340XwD(qRt zVlTv=h`kYeB=$<|nb#-5D58GAJLYV6tAyRnC3 zFUOvay&Zcz_Im93*!$rFz!!i|0N(&U0(=Gd4DcP`L%^4SPXXToJ_dXZ_#E&(;Df*y zflmV81U?FU75FUhUEssOmw`_M-v&Mod>!~a@O|I|!54y01m6fg5_~22Oz@rHL&2AV zPX*r!J{Ei}_+0S4;Df;zgHHzE3_cosHTZ1s-QdH)mxE6S-wr+=d_DMl@crNe!WV>3 z2;UGsB78;ojPM=dL&BGYPYK@=J|=uk_?+-P;e)~#g-;6K6h10^Rrsv%U8N68zASuN z__pwI;p@WZh3^X=7``xkV)(}Jk>M-DXNK<#9~!(Y4Ido7IDB&W z=J3(stHWo9?+zaxzC3(-`1bJe;p@Zahwl#z04xAZ0Bit^0IUGa0PFw^0W1Mb0c-(` z0jvSc0qg+`0xSYd0&D_|0;~ee0_*||11tkf18f6~1FQqg1MC9~1S|wh1Z)J11gr$i z1ndM11uO+j1#AV31*`?k1?&Y31}p|l25bh52CN3m2J8k52P_9n2W$t72doFo2kZw7 z2rLLp2y6(92&@Rq2jt3T!GdDq&S%R$y0PSYTOT zT3}ljVO(HcU|wKfU|?WjU}9inU}RurU}j)vU}#`zU}|7%U~FJ*U~XVVGV18hKZ~&Bk0%==o3L`P7~#(H?5wlV~5c_bl2=?LUk5Q-98)Kh(do=pXg>Ec#3RKa2j;c$~#} z(D3y8V`=Ix87Vn4N*IB$T zdVgo}{^)(4#rvf9dlv7P-uGF&Z+ib{@&0K(oW*>g`EeHWgXYUw%omzJXEA?hKApvU zqWN_e^NZ%&SX+B3WpJ{$aF~4cPM={@N z{zozYX+1=-9%y|;u|8 zu|8?NMzLOL{YJ5VX+1}=o@sqYvA$`&N3q^%{YSC>$sR;u56C`5VIRm|L}4$;eneqE z$eu)DPsqMRVPDAJL}72p{zPGa$R0&ukH|hnVV}reMPaYVennxw$eu-E&&a+-Vc*E! zMPcvA{zYN`$R0*v56M18VIK+mM5XJsL`$ZJ{ z1??YE>>sqBM6sXH{u0IhLi zpV9sn#r{V7T@?Er?SE11f3zP)u^-a@7{&fb`(+gSCGDS4?4PusMzNpL{u;&pO8adT z`z`IiQS868A4jnt)BYUA{!III6#F&p-%;$}w4X<@pVR&x#r{tFeH8mW?f+5i|Ktxu z;SZ315QTq0{z4S~0{IV7_z&byMBz`6e-VX$LH zUKIWw`F~OPf8-BF;SZ937=?dG{$dpVBKeO|_>bgIM&VDAe;I{;N&aRO{wDdKQTU(a zk4E8-l7AY7e@gzUfWJ!qtAPJX{;YsMOa85Ze@p(ZfWJ%ruYmtc{;+^QO#ZQee@y{@B-ln0S03IQHB7jc_uL$53!Y=~&h4733o*{fAfNu!z2;d#UKLYrN@Q?r=B77u(j|eXb z;3dLO0{DsWlmMP0d?kRd2yY4CEy7;{_>1tE03IWJCV{;6=iZ0{D^eqyU~Id?|o032zGEO~Ri7_>=Ic z03IcLDu7Q3uL|H*!mk4OmGGl32zJFZNlFI_?z&!03IiNE`ZMouM6OH!tVn3o$$N>o+o@SfbR+K z3*ddi{{kEU-3xF4R3^XykgNa)Ky?K;0MaGE0g!G14uGB|zyZ*+1vmg|ivR~eZ4=-C zsI3AV0JU9!1E9VLZ~)Xd0S6y-vu}T8VdmqfW}6E1E8@I-~eds1ULX1O92jm z##Vp>ps^O<0BGz5H~@MV0vrIn8vzc0-jx6cK<`d~1E6;)zyZ*^72p8qT?=pk^zH>X z0GbN|901J?0Sdb4P#!pt&T#0npqM-~ec@32*>3_XIcqnu`J)0L@JS4uIyW z00%&GSAYYcxh%i|(A*Z_0BEiYZ~!#-1vmg&3j!PftqlPVfYyot2S95_fCHelB)|dC z+7jRZXsrow0JQc5H~?CU0vrIXO#u#o)~b*kfNPfk2S96CfCHelEx-ZLS{L8|XzdGd z0AvdUH~_K@0vrI@3IPs)Y=-~`K(<7H10dTXzyXl05#RvG_6TqQWQzni0J2R2901uW zA^FPRUMs)>kS!D70LZopZ~$cM1ULY)eF7W+*+KyhfNY}x2SBz`fCC`gDZl}cEfwGZ z$hHb_0AyIHxu9h$X65K0LXU}-~h;%6W{>Iw-ew1 z$k!9#0Lb?f-~h-M6yN~JHx%Fi$X68L0LXU~-~h;%6yN~Jw-n$2$k!C$0Lb?g-~h-M z72p8KHx=Lj$X6BM0LXV0-~h;%6*$i#-&TMFAYWI210dg5fCC_3Sbzf{-&lYHAYWO4 z10dg7fCC_3T7Ux}-&%kJAYWU610dg9fCC_3Tz~^0-&}wLAYWa810dgBfCC_3UVsB2 z-(G+NAYWgA10dgDfCC^bAix0-HW1(d2rCG10E8U`H~_*D0vrHg3jq#*u!aB!K-fco z10XCSzyT085#Rs_s|auagk1zU0Kzf?8~|Y(0S}odh@l!cqbp0AVWu4uG(h00%(WOMn9)EGEDK5H=Iw00^rIZ~%ne1ULY~asnIx zVLJg1fUuqb2SC_QfCC^bD8K;_HWc6h2rCM30E8U{H~_+u0vrHgO92jmu%-Y9K-g1& z10XCazyT0872p5}s|uV~6LuBg00_$pZ~%mD1vmi0x&j;kVP63bfUvLt2SC_ZfCC_` zEWiN}b{60O2ulla0EDdtH~_-h0vrHgZvhT~u($vRK-gS>10bv}zyT0;7vKO0%L{M- zgzW`50K)nL8~|Z|0R}*&f&EebgpvpLM}1&_=mYkLeqet*57-~i2lhvMfc??FCslia z{n374fAj~~AN>RNM}L9+(SKlnj0dnk#s}CR;|1)G@dNh9cmn%le1ZKj-oXACe_(&S z4`6@1A7FpHFJOPXKVW~n&$H_N0{i2A1N-Cs1N&n>0Q+Np0Q+OU0Q+P90Q+M;0sCWq z0sCXV0sCYAomKM@*dOx~*dOy1*dOy3*dOy5*dOy7*dOy9*dOyB*dOZw*dOZy*dOZ! z*dOZ$*dOZ&*dOZ)*dOZ+*dOZ;*dOZ=*dOZ?*dOZ^*dOZ`*dOZ|*dOZ~*dOa1*dOa3 z*dO))*dO)**dO)+*dO)-*dO);*dO)<*dO)=*dO)>*dO)?*dO)@*dO)^*dO)_*dO)` z*dO){*dO)|*dO)}*dO)~*dO*0*dO*1*dO*2*dO*3*dO*4*dO*5*dO*6*dO*7*dO*8 z*dO*9*dO*A*dO*B*dO*C*dO*D*dO*E*dO}=us`+(V1Miv!2Z}jfc>$b0Q+Nq0rtm! z1MH9e2iPC`5wJh@Ct!c<|AB*dP8Nus{4mV1M|F!2a+bf&Jl60{g?i z1onr&3G5I56WAaAD6l{L)2Q-Sf&JmX0{g?C1@?!33+xYn7uX;EFR(xSVPJpw$H4yZ zmx2A^KLh*2p9c1ae+}#pe;e2z{x`5c{BdA^_~*d>@YjL;;lBg>!=DHChkp<34}Txn zAO1hEKkxvsKkxytKkx#uKkx&vKkx*wKkx;xKkx>yKkx^zKkx{!Kkx~#Kky2$Kky5% zKky8&KkyB(KkyE)KkyH*KkyK+KkyN-KkyQ;KkyTKkyc?Kkyf@Kkyi^ zKkyl_Kkyo`Kkyr{Kkyu|Kkyx}Kky!~Kky&0Kky*1Kky;2Kky>3Kky^4Kky{5Kky~6 zKkz27Kkz58Kkz89KkzBAKkzEBKkzHCKkzKDKkzNEKkzQFKkzTGKkzWHKkzZIKkzcJ zKkzfKKkziLKkzlMKkzoNKkzrOKkzuPKkzxQKkz!RKkz%SKkz)TKkz-UKkz=Vzx*mb zK$by9@ddIjbSOSS>c%q^-yoljHYh$qwhe7me1&W~`k?p>**El2@g1`77z4$J$g#l~ zDZWIG9mY`cDROKv#)@x|V~=;B_!#+a@QxH;Bi|j~q2hDoyTv_vBi~npgavv<0vU ziXW7=0yabOhtih7rYL?<+8Wp##Xm}01e>JzNolKKvlM?RZ5eEu;y0zOgUwU?r?iEz ziHaYUwh}f|@u$H4;8Ue-g^g8wtF*na!HSQSwiz~B@wL)+!-gw9SK4;ic*XZh+mAg! z@xgL$z#gIaV!3x<4^e!w+*`26D85`{uZmU|cWFzjX6)3CQ;k5hcN z-21QxVlTv=sQ7WYS7Ogp{JGpqv8O72UGBBma~1zC_hRhHil3KzHTG=9-^;xmd%EKH zU=`_D)3p<`Gxdl z;M1t{4e9H^=TYY$(iehHq|QgAuLPe-ou5cw3OAiONcxiSDb@Ls^flpgs`Dr5i^3;W z=Tp*Gh0hA#Rr;{nd6x8T;p3|FF6sNi2Uh1{(l>^Wtj^1%?+hOrzBGJlb-pHjZTQ^k z{7w4e@X6Krob=VC3~XSLb`u*N4xq&i^D9047l9gAywMGpO@Ji6ww3)cK;s z8o(Ut{83^NU=npcDX|JLi#orQSO%Czoo`C41I(k&KP46dCQ|345-R~Ssq<5brGTl_ z`6{qK&RZq+0tQp(u@ajBqp9;+iQRzV)OoJNcEEV*yjNmBU_f;q4D2s4qB<{@*bx{~ zohM6d35==EnJY8aIU~F~XF0nT-xH^xQ*c=#Lo!3k34h*l(^Ch+i##iV4!2S_%04g3paswz= z@dA=NKz(ot-~d#7f#e#%0f2kJ^T9=c15oh^lB)m*pyC%Km+>>=091T~-~d$oh2&zu0jT&4$<=@ZQ1Kg*%K-DlZE zS8xC-9!qkw-~d#-mgH{10jPK`*mueCs(3HS{elBf@nDi01_z+x#UytO4nW0|VSkYv zGwnB$a|ZW}{YS;4Np2b(fQna>+%-4=70)KQZEyf8-c54f-~d!SoaDyA0jPL6$(@4( zQ1Nt&4U9_@p_WG2M3_y`6Raw4gg#~_Iq&u-~d!SpgbD@ z2cY5w<=Fu^02NOt&lbP|sCYwp_5cn*#UskI32*=^UQwQ1fCEtRjPh&)902({^2|fU zKgzQZZ~!`Jc|McfU_z1r#P#E zzlyUfZ~!WvRi15u15oj<^6U#7fQpBeXJg<1RJ^P_I|B!x;%VjC8aMzIZ!6E<=7(iU*cwgWv#Eys$hw1P7qviRIZMH~_;Gob3=TlWm&>zeZ~!X)9C%coNvrsD;8l5Mt>V|^SvEKT72ht;y1@ac_;=u8 zc_yynD9~^*+@0Vx& z-~d$ozl;R{2Y}cB@B@ey00)5B0q_TiB>)G2*aGkih&2EQfY<}@4~Rto2Y}cF@Dqqt z00)5B1@IS$WdH|&*aq+$h;;x5fY=A{ABcqj2Y}cJ@FR$o00%(WU&c@%mI53AVk^L} zAl3pL0Aeq|zaSO^8~|c7z|SC70~`QiH^AQ@mIE9BVmrX^Al3sM0AfGD{~#6w8~|cN zzz-o-1RMZie;GqU*q?&~Kx_#(0K}SrZ$j(|H~_?=fR93K3OE47s(`OT>dkKzyTl@ z2Yei2bHD*0RtJ2Y`u&cKZ~%n;Iru`v4uJze zED`ub#1?@AK&%n?M#LV013)Yi_(;SifdfFSlH@BXb_pB+VSf%j6R}O;01)d0z7w%e z-~bQ{1wIt9QQ!a&D+Rt3u~Xmx$d<~ODzdE{{3_X64h{gZSKwa}ivnc5i14`0I_4>k7+OA-~bR?Ci!LU z_hvHo4E!@<(ZB&9HVynVV%5L_Aa)J>HDcMo0npyY!2uxF4IBVs-@tz(77iQ$V&lL8 z5ccQb%Mm*V4gj%q;L{OX2Mz$ScHr9)dj}4Hus;VMkJvnL0EGQH_`h(!2uu^ z5$6$zO#}ykSVf#yAa)TP0Ad+&o`Kj#Z~%yP#CZo|AHe}2782(nh>ZjXfLKYKmmqc$ z8~|b|ah`(MN^k&(wZwS~`Cc*x6S0`!01%rA4gj&5IIltMCO81Za^gG(v7O)m5bKHa z9>jiv10d`#V?q%d3Jw6VqBt)?>?k+@#FFAX39+T%01#`6^CrZef&)M-D$b)2n+gtq zd{vI~D#WgW1CX(-!~u|R%W=MiSXXcWh<(NR7h++-0U$OO=VOSK1qXoGS)8AdFU`RL zAhs490AYWQ^ESlZf&)M-F3#f+n+pyAvAQ^~L+ma%0L1d*JP)zG-~bToi}OD6{W&-Q z!~)|y5V67F00=8^oEIW?7#sj%iE*BY*kW)1h&9G}BVv!i0U#C`=aGm_1_wacpX0m| zvCH592>WxKXCk&48~|Z|j`L2$K7#{5EHutT5gQE-0I||IFGcJ$H~_>_<2)6y)!+aK zYsr{v#9rh4m9Q8G2SC`L<9wE|8V3h}*lnEOB9mqoBqCmlm5Pe z*G+%k#Y6wHv6udAgpdBo?*aNVF!ZM#s_D;5BP-VJU+aRx@N_`NJ005wNf=K?`dPSy*Y< z!ulf?Mt=)|RZUq~?zDxq%~)9GtcC5Ev#{cM3+s(pSlWVx)h$|B;gW@QEnC>u6$@)# zwXpIv3*!!J#O<_3oGxp`>$XN59&5zowMJY%Ys5ETjo1gRk?J99ByZRnX%AQbI+v}H z>=kRIY1JAjTeC*|4qK$cX^U)g*&;1&TO{3Mi`08?Ng1?7YKCl){9#+9 zBVdbc3ECo!AzP$0Y>V_y+9Fj`wn*-@Ez&k)i)7B)B0J`6k>Yt;rD6eZc9m4|v`70f)yv;PKiATt54NZ_qwaJ!Buq z8@3O$2kZk`LHoeYkbR&eY#->Gv=3BH*#~l_?E|ed_JNF9`#{5-eV}OGKF|}h52P;G z2Wl7X0|iU=fzD<7K=z7#plQ`UP_||t@Hi2JBakw%C73eM7)lu^4W|tBPo@l1O{EOvPNxjC&7=%u&ZZ3Pm`fQb zo=+L*jin5vEu;+8Ev5_n3>>C{;3OlmA+ zHZ|5Tml`XYPmT2~q{eC&Q)2~7sj<%G)L8aPYOHBBHCDEk8uL5SVinG`*fv*Mti_!c zOZTM3>b+^P?Y^{F_h4GAW+*L|Kb#ip2&Bcf1k+-Tp|n_OI4#ycnHH;>N{i)Ar^VW4 z(qfsjX|Wx1X|dw@v{>&#TC8p{EmpXc7VBD0i)~#=i#4yN#md*xV%*_yyPXcV)8%k` zJr1|W>u|e#4!3X6;jSKXxbub`?)HGgofUMrcZMA9lCZu@*BIow6_4tLLj!(F@Ra2G5&+?~q~clL_I-L&d(m#sP6en+~y!kO;g=1OF&l*y1O)-?(UyVcUMiNyK|@0-EA}J?#$VA z_l~)Ackz6>yLTboUALI-E?i1?cP*#8x2~kSn^)7_~!8#!N{#W2SF1W2SN{VzW2Sa7W2Rs!W2SRCVrfoKJX2)FS zO!0i?Oz%SGOx73iM581uCbq0y)!Jf!5iqK*L;CplCiT(6f*g zs9nqo6f9*0I+wEo*(+Irrq!%K*;-b>@7NNkaBc}~b8QK}9Vfd)ed7UUvDimwkiT%hf~K%X!1u z%k9DJ<(;AI<&tpra^Gb3a^+O^a?W)2a_emNa>HEqa?yPDa?e8ca_wUFa=}vea_36+ za?@(|a@kt;vfr_Fxx%@1d7EqNa*Jo{a=mx!@^;_W++7dt;@ypTbFwmwl3E#Ze1>1+Pd7evURz6b?b8Z z+SX<6a5~*Cr_<|kIz3*e)8%tIeS=PC^^nt>~!``I-QkMPG`=v z)7d)fbT-U6okjCbXU~GuS-a?T7A!fPohwdf)2h>1w&ryD9ow80u5Hd1&o*bhcbjv& zZ=17waGSGcXqz*Cc$>2$xXsxZ+U6_`Z*%rfZgW;mZFA;MZ*#WIZgcLK+vY5u-{$OH z*ygNT+~zD?+UD$9+2(9s-R3M`+vensoGG^}XUglzneupZrd+<9Dc@kuRP|8KRNipT zRC_RIYG){CswA8<)i;?lRXLqA)jFFq)i9ScRWzS7)w7T@RlAroRj`yZ)wz;0)wG&3 zRkoHh<#*&xRk(7eT0FT^_1@g6?Y`Wp?!nxtnxWjO{NdcGj$rOoV<>m3G@LutKbbpK zHJv-vHk&)OV=i~9cs_TkcOiGGZZUVNa4C1HYbAH8c{O*cd@Xm1JMxCyuDl_yCvV8( z%^Pz0@`ikac|+C1c|+~NyrG?;yrGhC-ca9U-caRq-cajo-cZ9_-cZqe-cZj%-capg z-cZ3(-caXC-cZwO-cZ?E-jLssKUCq$A8PUB57m3~hqn9jhq?#zhiZoNhdP4!Lye*Q zq0(^vQ2%89P}Ow)P}^+&(2lwMq2l@cq27i3p}NKVp~9v7p{|wuq2|^6q4Kr-A?_$x zbh`=`y`F+akGEjaF(*=vIvjvL{a|Me< z^974N3k8d{O9hLaD+P;9s|AZ?YXysbN8w_Ht8lT!Q@B{~EnM90D_razEL^M^E?n#g z7A`i13KvVmg^T@@g^N|wg^O*og^N4p3Kxs#3m1DA3K#2^3KzRp3KyGK3m41R3KzM< z<#oGUUa!aH_4r&~-=ND|J?!$f2VLHsA(yu#?DF^mcFC>~`;tx$WNK`R(4`h3($DrS0CXmF?c<)$QK$we4Q+D4KJ-isrnYqB)PR zXwElSG*>-bG}j(1n%fyFnkxwx&Gk(d%~ehp&9%-J%{9yy&Gjr4&DAay&2_F6%{8qS z&6TYc&G{Y0a}}=QxfW0HT)nS&u6wX}u4cG+t|M4H*BC0ED-9RV^-mVhRZSPqwapgK z?U*l~>s=_Gt6M6b>sl$EYhEp$D_<*~ZmE2=Yo&a(d98evyW9@1$L;X=+z#KM+fhC2cC-iGj-6q*qi@pfsGN2? zT4&vkhIzN6XTj~LU2;1*SKN-KHMhg>s&KS;DjfB`3P<-~g`;M;!qE||a5RQ19Q~6O zj;iSjN84#3ad_$nuTgO!uj!< z;mXOr>B`C0*~-a=`O3+jh04j=rOL_9mCDJcwaQ7qt7@{vQ#D!dtD5W{teUJDuA1x! zR!ugBt0w!Wt0voKt0s5MS55XVR87_`RZVuSR82OoRZVhN^`O^NJ?QaO5Bi3y2it?y zgFD03gMHK0gRQgGgAMc5gFOq?gSAW5gPkkYgH3DIgML@dV2h__u-;cQ*gae`*b%H5 zYz)^7_D|Ogw$0WI?wGF`>|LlCtXrxX>{_WAY+kDw)qA>!>pdO8dQW4x-qSx_?`fN@_w1Oj_w+8+d%9NYJAi*Ltl_wbI{ zj^K{j#_*2W{^=dFZSy;3dzW_1cCGA~ZC=|k%UwHzUf<53Z+K_0J-jp6H@!31I=?g6 zv$QkVxw13Zw6-(ocQpoEe2u~G;l^M`xG~s2-56|}Zw&S>H3qv@8iUPijX~~eTJidt zR(!)vEA8Q?mA>hwmDc&Dm7b-hmCm)M6~C)_rN!60(mmX~(h+W6>7Q<1X`63e>0N4G z=~`=E;Xbd+H|%w_hrO=8X|Jnw-s|dF^13?Lye_}5#nnCB;_3*uxcaACTy66$uHK~< zSJzsLi~CxqeZ#HO?cvtxzWLVao~735&b8KQzprh&d$?`7BiuIKKi@XpyVN$_wbnMx zeeJ`(aQkrIeEV?EQu}b{TKlly*D>53?ilW$?-=e~>KN`?>lo&~&Lv;CbE$8>bE#*o zbII@PTIvpWE%ncLE%mN-E%C6=*EjF;^{n}P{&2Uif4j&_d0xW zk35t?2C}Gwy3p~|#c97l`q3Wy3n<^7``SF@58i#p=TZOqL-&3HI-VMe-UA)6nG^4Y z4yqo34y2(2<D3Vco-Y<5|`kke`jZaF~=Zd zgF}pYh8YV6h*t_ZDBbc3%kl|VXZz3J3e4x z8G{yf>5zpr3|rVu0ShY%TG(|V3+oA6*zFMuOP#c^i>55BcG|)Y&RAH%tc6`YXJMW5 z7ItgQ!m<}E?464i*0f|{N0%+EY{kNET(vO&nuXozu(I=!yS!G` z;!#)-i8oCt_B%Wx>j>ShTXn|BtCN0drfe?!G6pX?D%7*_B<{l}r{TnUR%UnQY3g zY!hWyc4b%Aae)^17N{w3>$a2{DB$ich1LaP`BGY3py01SuiHW~TWjbAT%gqD!pEoc z<{bIE&%^Uv?!B3@wY=|n&;S4box-fp_2R71NNHB+RC!itvN9|5l&cMG;cG*4h1$?L zu{P8#)rJnrwV`pPHgrd;4YlaCp(fGQEDAYwPu`a?(brD0Zi^xh{#L?;^oL(2vjk<_r)LZKI`p6ZlJ~C+6 zM~*x7kqvHr(AP7R2i#7Zdf7zGQvmNUA=vHeDaNpRJFy=jtPS^YxMC zh5E>iVtr(^R3Dix*GJS!edHO}5ZS~xL}m*OkuzdLq*H2$?3WuNE0u=GEv+Haq&Gx% z8V!*}W<%t%)esr58zRS?hRAxiA@VTV5ZM-Mh|G^SL@p#6BE89m$l+8&WKFsuaxdEu zY0EW4_T(EP%L)yV>&1r1NU0%ms@xEntTaTPa*dHKd}Cy;&=@%hdrF*2?+ zM(${hkrur%vdd_UEHN7+SFOg#klh$L;WS1zx{Z;?(ZiyfJbq(HQAZHb#!7 z8YAn{jgbf0#z;r5F|se;7+FzhjNB|XM#f5wk<;bINVw7%nc+B1<2g+fIL#6{jh8sh zkU33OIL*;HO*c4AGC9q*I8CrQ&2%_TaXHP6a@y7yr_GCV+W7>h^&~m%P>R!5r#bCz zmeX2uoVGj9X-f;7cCE;1!zE5TS?08f3a35cnzYS)lQu_a($0!aT9?$M9gv%}RZ5d~ zTWivq^(Jk~Xwnv&P1+T!NgK4AwBt^bw!v-E9z~n9?Xf0pLA*)3m}t`al1mHfim-CT(xNNn2iM(ry%+w9!(NHeGJg)Jl`~jBD05@y*(7p;bOb+AY0V+i5gwi_B*2vem2&*v;B8r&(L?Hfs-~&DyqDvo=58tX)VnYrV;4?Qp7D zTa#|q?q!>`wp_EeC*Q0sD>Q4@i_O|dsaZQ!Zq_C%&DvA0Mccx+Xmf=Y?VQ-6bxSSU zLAga6S6Z|?dW*KpXwjCKE!tJ9MH{kPv=dH?w$W|T9!FcW9kCW|VZ24VlxWfVlP%iO zRExGQ-J(6nwrCx>7Hwa?MO#s5(QX!7w6Ri)cDmf6g)1%E4A+{~_|~i_v}P@_HOot_ zSwn8k%1Ue2(Oa{+(VCUa)~s!{W(B)7YdWo2#cj>H(bnwNSZj7(yfu41(VFc^wq_5d zTC=Out=YS|*6i+lYj$a&HG8etnjJ2+W>1z|vlErp>=UjnyP0px&Jo(OXT`Q`m(-R$ zAh%^#DQ(%?dRunNXv;1(+p<@zw(OwYmObvYWjDBO*+B!#EJF>fsj_eY%BYV~A$PU>Z*%MAjcB9*oeH`t`?ud0{7sflX zml7S>{$xk?XsRQ-F5QuRkn70q%Xef~6gsjuiyhgqQb+c5xg#5{bYy2ZUex@ShTqc= zEr}NmnHOb+7ag4!b%PfrlNW7^7X_OaO@|j1mlxeAFK&(T;=DL7o=@;%Pm&i8rFe05 zniucpcyV{07nc@z@mi4=hfBP8vdoJU6<&P8b&8w$PH~RVDV`NO#V)B+JRo<9tCUXh zw%#dD8J*%{vs1icb&7*_r+D1y6gRk?;-hG%xINY>E{J!E7ZaUgU$Rp?lIj%KraQ&^ zxlVC!zEfOY=oD`hJH^pbr#M~i6xB+n_>AikH}PHKY@tg$BXx=Ul`>=F;By2LfJ|^m-Qu{?E#A?)#a%|XxWw!h zuUg&WklihwaJt2fZnyY2+AZ#gb&Ct*-QuN0x7eTT7LTU7#dYa!@jA&` z6OW?3iS4o8#DaKl;$osV(Uq~6n`x3K-zQh@+FR@?lORQA-61Vie#7?6xvB>O8T(r3p(_a&AU`V!ZReTk7$U*c4`FELr^OFZTJ z6I=NH#9X02aZc(_9F+SL<4S+xj^3ZxW%MVOnEi>XR)1p1?oXU>`V$-7{>0;Ge_}_h zKd~_0pSYClPaIA4C)TC=6AyCziGBJ0#EL?H;%2cwF;?nNoG$k#!j=BS3@2C`FIax> z#j+&9GGxJ$6~S_J!O{)El1#y}ZNV}f!BSkoa-)K^H6~c|;(~QPDOiV6g0(s=Sa)-R zwL33ZOACT^tteQ-CBZsb7OaViU_Idmtj+v@HAfh*&PoH;0eQe$r3_fN^#N*9z_SN?XdxCL43fvm>jThA0Zot}`AF!4e2CN&! z0c*50U`>|?EVVLVJ>v$gP5huWTNt#?NQ2gXdC*#^3|hDJL2IWmXe}}at;_bHb<7#G z*1Ln&!|0&3EjDP)j}KZGl7rUa)S$H{J!sv_4O)BhgVwUbpmn`CXpNKxtyASeYqBzE zJ>`b1E&Px*R~WL+Nki5_dB_@9hO9gKkhRMgvX+=b)>V7RI^hgi8{Hx6adgPq5gW1= z#)qs+$sy}#YRFob94E)#>5l z-P~|-cYe6Iv@l$}RvIpzEDskaD#OJm+(>aVKT@0{j1ek{NsScOrbmkRb0fvQ`H|xC!btH( zailm}8YxbfM~Z4?r1*>*EpFmRi?fB%;u&eQxL+PEu2e>gxAf8CPGhvV$Q&(RwnvM{ zoYCTXceMC0I$GQo8!gU{j}|W^M~jD3qs2Ap(c-<_XmL+|w79G=TD)EwEuJcm7AGsC z#i!g@aSK0IoGXkK&q-s&gYsB$Tp26g(Z`CrjIrVpbF6sP9xI-3#)=!=vEt+CSaC;e zthg{fR=kuPD;`aa71yQ5iVt#Q#eMm);)=pp@n&hPc)C1R3|GdAGrrWM2_kPvB5%kd zFDoMN=pwHhA}^UDZ`&eoIwG&QBJV~;errtR=fy?-d{X2Or9^&pTIBEMM1FT(el|Zxn9ZM+X7dN++59SHHh){6%}*J#`NigJ{)#=DKkm%t zH@LI;N732*_SkHGL3}oUF*%z*lA6u0P0!}<=VtSJ^RxNoh1vX#(rkXZJeyZ5v-xM- z9Db89hd(3D;rGjP_?5~W{+2$6-)YR@7nyVT%k~`pm@|i8@6O>LM(6O`VsrTU@j3j3 z+v{6TpxKd#K> z@91;+UB+B~i8+_QYR~0QICJ@p?p*$HbS}RmHkV%*pUYoL&gGA$=JM;(bNL6kx%|HT zTz*AiE`PH$mp@&e%ZDp-`5A6rOcUnCENNcMkmto@WnRqD=f!kmUQ9CQ#cX?C%yj0( z6n9?Cjn0d0jn9jnPtJ=SO3jO{PS1p8SH? zvciJc_0odasq%u@WMx6@DYr1TMOYX+CoPN}lo!Uvm4&f8`oh>QV_|HGxiEIsUKl&! zER1b*7seh(7shtP7sf6n7sigJ7RJ`47sejs7RL7F7sgf;7RGLt7RFAO7skSsg|Qh< zGBiOlEJ-p9Su*^doZ;w_p_`In+mc~AlA*Yg;YKB6Yg{tUCne)hN-|cbCF5>RGIr-B zV`)J$u9YO?WLYvMDw6SpTV!k&78z%yMaBVnk+DiyWZc#l8B@k0W3jo&xMD9djysEt z4elc2QFM{9J-*1em|SEWNi8zgrWYCabBm0<`9;R^!Xo2FX^}BqUSz11MaDC3v9U>5 zY@Cr68~f$O#!6+eaZ6up>@*h}m+i&IF=w%{-d$`wj4n2|#TOeFl8cSQsl~>c^kU;) zZn3c^zt~t-SZrJ`EjCV-7aNn6#l}-^iLpgkVw{tf7zgDg#<;S?xT7yIc9~0ztM(G( zgtNrh=q@oHN0%5o;!BK6$tA|o)DmM|dWrEMx5U_&Ut+8%EHQ4DmKdkYON?-3i7~@1 z&1=Hayd^Eo8}ib;-#^Sd`qI2^F3sEa(!A*`%`5KGyc=Db-x^< zznfc{-(6UmzgAkBKUrRypQtR&KjD_;Hw(-1XQgHN1M;%`DrH&zw!SPsWiHEKv6tnK zJInGL+-3Pk(PjDV@n!jo$z}N?sb%@K>1Fx*xn=pi`DOX#g=P60rDgf)^0K^IS(bms zEzfTfmgmn%%k%r?<@uG$^877*d48w4Jb&3N6<3zss4Q=d%kuf8EFVhA^6IoK-_6PL?t&~| zE6MW7vMf(jWcdlVQr;}Al+Q{lkQ|3zfioH@k?yQtIxGUvH(UtP{ z_)7U=a;1DEwNhT2UMb(tt(5l`R?0U@E9L3(N?EO}l%H{{{{(tK?JVRq|wI zmHd<&m$wMx@;PZ-KB$b#cl2?2mpLw9wa4WX&bYkM9hVWs8DwO?7Ax}~p8?KIb>F57EU$DFmP_3ql#!|2-7w)ooAh2+}Q z;q=ur778v@UhJye<{4tV_*silYgNV@Zl* zD2n6gildu~W7~>jx{BjQ6=!Q)an2_d=TKU4?&cI{cR_Kkl@#Y>S#c&Rit~h9?`#&< zJ7=Z!&H-h;b6a2UOquJQEB1QlxU=5b;I4NbMb|sq^* zTJKDk*E?!uz4MIQ;A|2$IA^2{&VFTsb4%ag>@+txm+cMCF?WOWFuK9n7T@4pNN#Wr zr#CqFavPjIg$>U2(gx>Ld4n@q+2B0oHac5`jm|k~qjON%=-kmaI=jq`&Q*J(bHd%| zJdSR3cEmS2my#Quqv?&#gWN`EUtyzjv$WAUUG}}Gm5t5}H&NDviLxb4lnrH~?C29^ z-JB@f_C(oqC(3SgqP#UeQ9hrXC?85sl<(#y%DW2_hRa9O;qrrA zxV*0rF5fJL%cm>h@{FKymZWipqH&I{ak{B-wykldt8s2r{%?tD_?4y85jZcgKN z7c}l#N#jmdH0}wviQ6n};?7E&xC6>2?zX;(n=&_XSL{vPad#89ZqlN?&UUfdkUMm>!r=ysmf;Vsj!7RCvD*lDqFZa`W9}NxrMuGZ{be3Te!#3 zE!>Xy7Vc7V3wJcVg?o_O!tE<;;ck|;aHlIb4T>5y(4FFLxhZ{5VM@PVn$k~Iru3)6F8!ReOFyXW((jnN^sDwR{e-(q ze;nVXUrO%MkEVC&4|2QoeT7~6&C)LYbY+)5Bkayu((at0?9Msn?woD!&YAA+oEzVr zJD=R0JCxp?yIa_uyH?trJ6YMCdm`+~ot5_F4k&wax6M7dEB2n;ad%JdQG8GCVscOJ zNP181er`{0Z(&dFMrluOy0RztOxT+{Bkj%YSN7&^nR|1W?Y+5U?%v$P_}<)wA1UJdKBL;T}ZX_Y3=_8>RiybY;KvOgJE&Q4UDA%mdP8 z`+#)JJs>@dACN924@ig82c&z21Jd=<0qIobfb>*2D4kOdN_WhI(pCGQbizF-J&qrg zE+r32N7DzT2Ze*u&C)^XbmgElBOFRv%AurV9!lEwp`_^^O1kkw$@A$$$-9L^$!n!U z$&-~s$tS|$ujbs&XXxR5+SEryNb*F^?v%+DDTo z+@s0I@uSI0>7&U9g`>%vrK8Eym7~cS!L%*Kv>ns5ZP&EjxM`nHoA%v;XqcaPbR;>YZZ>0|c&!ZG_s>6krTIc7f-j@xIHAlkKBt_p@0cg-tL_Q=ar}gRDSg6zP&i@VES<1V zS5DY7!pV}QoGdx!$&&4!EV=QMrSs{NrMrcbrE8Uwr69%>Qbj3YYdK5oZ zx|lvyx?ea|x=}h+ny#EGJrkx&XO!vEEpxhb*_|#uj8B&?q^C>w3e%9>vcH7t?2i`-L;YjmjC}nQ~URWu6r-yJv-m@w38(^jYCv;jD1I za#nb%oD=St=Y*^7IpJ~qoNy_9PIyo_C)})@6K0h2amPF#x83t`H+?>Sw{Sjwt#Us8 zM7a>ZZC;39aWBLl#V^D!rZ2?r7cRtaR4&AyDHr3n%!~2M?#1}S^u_qS!o~RY%EkCo z2Pc`1I?y%c|(z7&5@xD>xxxfGvKY}0XV(@opv-GXgitJvlf<+6F(ylh@^FPo3j zm(BZy%jS*BW%HSG#k}QSF(0O{nD+`-%dH!D}o8Rc5R zajzBJ^tHm>%C*81<$B?^d%f@|eZ6qMaJ_J&a=q|Oxly>~-Y7gw-zeOx+$cO%ZWivi zHw%x`HwzCcHw!baqqu2Dxm$6RC(145wtGu?l)k0huiR3exwn;v>D$V^%5CMTdq;Vk zzN0*-+)-xSyJ@#_H~qxDmwuGKm%d-Qmwx8nPd}{OPd{}Zq#suvq-QFw`^0_dKB_!) zpH&{YPb-hznab0OKbaN&ia>?|a_o@h0Hz~kT7Yc{*&fLELdFSLr;zmuL*@%}k73OJ z0SA};Gt7g9F&D-DEc^`2$*`XdzXNjg3$hRjedWQDjIJEYe* zp{PHbG3U=@%!d*oz9tzmYEq$?KbJ9IQw#|;rI1-u4#oX>jD;Gh#;TEP68;>B|vrrcnOdt0j4BmOMo#6SrcGR z!n_1vP(l_3n3RxB0Y)WcRe)Iu*%e?|LY8F`GA+Qigp3RF62ic~gbWPw5+EA`jLhIU zLtX-8X@IE-*&1MMLe>VDn~=SkgbWVy5+Iucj84evuz4LczXN#*knI7+CuDtq`3cz{ zV1Pmv2zUvQ4N@T^T$V-4M74Q-uTLp|&$XWq& z6|z^rV1+D}3YjeAB|uh7h0GT65+KV3OjpQusgUtPUIJvl)PH(0F9DdakPQPyEM&!i z84KAlV8}w240s7JF9CQ7kTp{wa|Y~L$e4aKKA|Y@7-iIa*hcmjGEhVCq7)4j8+TwNoK;hr9&H;sGxKvU$KufUF+y z5+J(=3}49d0n-<}s5s08DGhwyKbEMP34AUscG!A};~5vA|0R_7UVIK$aGm+K{aU z#x`Vafw>LYTVQZQ78jV@kj+&gql>%*$nFBe8?wB>OMq-I@Dd>F3%mr#{sIFWvcSLu zhiq^dGQz+Lhs-eY5+F+qOmWB-haqDOtZ|%|5QYpgu*e~kjJyQMDg(0|vdh3Qhb%KN z%^}+ijC0631M?iR&%i*3EOZz$(a1{(_D|#`K$aSq>S5$1gn_k=^Ado;4q0qqvO_i- z810bN24*{Cx5JR(29`Tyx{;RvS#MyzL-reZ36KQ`UIJvpfe{Z`@i1h@k(U5ja$w3s zwj3DqkTnP9JY>(qkU<9)J!I06mjGFHVAex+9T@hIWe27`WZQw409kin-b3~s82Dl2 zB|tVFcnLw>0PK9o&?7Gavh~2&hpas?_aS=^41UPshar;>Y<|e-BQF86`@lF9FyEFv9>?1~AhA*ak4;AdI{OU?0E?1YjY+Oaz#h5XN~4tY(70 zhku5=1oq#;pFv&%`&sZak(a=J7yM4-C9ux|p9y&h?6bmWMqUE@F7Ta@mjG-C_MMTJ zz^(;c6XYeZYX#Q~c?s-V!Zk%+0=w35&5@VD?giWvz?KXBnPpPW&yacwE!3NQJ*IFM-waP}3tX0p=wDFCjSpA}@iR4d9G` zyaaZ3fHMU064==S&KSr`U}q0FgCH*fSZ?f$g1iKFc7Zbt@)FqD2F^IhOJHXoI0GRs zft`)ujD)-dc6Nd@6!H>)MF+eDn3n*&1elk=&S1z(fO!e*jE1}fc6Ng^9P$#_*$&Ql z$V*^71~_{oFJTgS3GA$h^Agw@5_t*iYzb#f%y5Ac?s++3}<5GC9tzHoSBiAz|PV*FM*x0k(U6hLUsm6UIIIt!xt;i9^z*ZPlNax#M{8< zDd2J7^TuW+;=BaL?;xHB@jZz5LHrNmfe;^rcp=0OA)W~FMTj>-{1M`j5TAs2CB!cw zo(b_yh<8H#6XKx|ABFl`#7`lf3h`BN{RsFg#A6{o3-MZTJqma(#CIXy3!MFd|3W+% z;=>RxhWIhWlOetg@n(oWLp&Pd(-5zQ_%+0{A-)aqZis(FJRIWVP+yPuImFW;z7Fwr zh`&QT9^&&5uZQ?O#PcD(5Al9*KMQz3#0Mf?5b=ZH><>I4+%E&(5b=kIM?`!g;uR6U zhhWK2>>%w|8Lp(3ydlB!8_+P{WBR&}M!iXP6JTc;n!Py^pV^~iI zJTl^w!Py^pWyCKdo*CBb0q+d!d5?H##7Cq4HSyDkr{=TO;k*#=)`-7GJT~I95wDH- zZNzgUz8mr0i2p`BIO4+*FOK+e#FHbw9P#FeKSw+|;?ohYj`(%Nvm?G8@$QI!M?5^@ z<5Az9_<6+BBfcK-_K3enJU-&{5wDN3leXT z_=ChFBt9YW3W;AxJVW9e67P`shr~m~^M1ff#D0KBJVopmc-TJ(_>072#C}7-Ys7v; zz;ncYMZkN+eg@1-fF6KHd`RL&Vm~C{Nn*dmBi{r9Q1n2>H z#Q!B8F!sA)UIO$00)8;|$35Z;WB)wh4`Y8l;1gs2J>VB(e?H(FWB)$jA7g(%;3JbB zN&IBg2Rz~{qka(Zmx;$rd}h=i0)8{<69L~D^^1W2jQU2vherJ);76lA67Z!_KMDBL zsILTkYSdp~UIOD+qdpVxtx>-T_}8fK1bl4LVTqrO`cS~vM*S$@Z==5C5uY3NCy)5u z#PdeI%0vAs;D4jO<)Pjc@WN3KW3v)*UIOT40dE}jw17uWd~(#^0)9E_a{=ER^*fLF z=fp!NK04~_0Y4q}!GN!h`eDFdM}0Biv!nh9^Aey3;1SQA`0l7*2K;x_H$BulJ=8y8 zUIO$0Jk&=6zC7xu9_pz9j~?~bfLD)tY{0Wey*A+8qn;b^@QII4x;yH@0Z$+G;()i0 zdUC+yN4+`V^`jo`p*|h({fYOFdbUUN0BAk{>fgcq0GcO&dU-H!0QGc_<`K|*0@UAw z`2{r30QLG{-T}=&Kz%=$kHCdOJRb^iLMSANKEFWnnFX@XDNuYif#&lNb)SW3_#8yj zXCPWW|Iqf?hmOxZbbaPw#P=seL!r)CDAW`Wg$5F#P<=8K>P>}0ZRt>GBpV9V=0c(F zd??gX2!)1$9{jW0uxz&e8_0Sz3cVOY3uHY3=STZ8SPd>x|9Pn&Pvxfy6AWJ~>P4P0iBU(zCRY z>@2M|H%sfz&(c~7v$Ub&EUmFLOY1Ms(mE=$v@xzW%k#BaPN>ZaVr{lgs?GMuwb@ps zHao1>X1k2qY_nOL9kgn*4R&p|&#BF}yS3TTXl=GLR-0{#*JcM2wb}Y)ZMHX6n{7+i zW=C?h+3tL8wxv*;9V*sl8%wp>{&H=$qf(n4cqBmoj8)K6T9PY6l1xWeWKm1PmD(E6P>a8L{q#zF_5fJ^rq?)ZRz^NNUlE7ov%-{6zUU0#ri~J zsXozPu1|DS>JwvJgT?a=7AG`Vg4AI3$PHGj(qIki4OW-YU^SZ!)}Y;B^*IezyW3!m zMjNcoScBCRZ?FcE4OVZe!D>r4SR=Uxt2^IdwGo7l`#aO|f>jDK;8yigm`DVgt#h zSZ}H+)|PIHjpUkQ-T9_iOQ9(?RBDR#mz!c8m8RGj*KGJ4Lqm|7jUKt#XjPhxVZGVt zGMkM-yV>Y-nvHh1*%*yB8=diHV<6dV^ro7Pwsf;Gl4~})^UX#}q1hNJH5>iqW}~Ch zY>aU&d0uGA3sOtIM{dctDlPe8y(Qmew&VxxmVBSnl5clg@}tp~d}q8RKagz6_oiC% zZRwW$NUkN{U1-SL~Xp9pz!Yqugb7ln3pOa-Z8#9*uUCJL4VYfn-OyH{DSl z$#s;w3mxU5Qb)PJ(or50cutUbu1DdyVV&o?Or9IGd9KgpxzQ-kb;fyaAjxyRX`UO& z@mzO-=Y~o=*I(heF`+XmNS)Chr87FLcSgI+&ZwV@kM_Bp(b0HkbRgLo?M-(^M{=Ff z?m}mDsMHzluXIMogf3l>y7V5UOCL77^g+8z?{mBK(Ri0WknGZX(_Q*Vu1oJObm>E- zF1^3frH={SIYH{q^(fuBVY53oXm{uO-0s|HygN6L?9TP3yK^Ij?%YtRJJ(<7&W#B@ zlF#ImhRq&n(C(4?+#YE(-Xjepd!*iUk2F%~k%me=Qh%jK8WVbxg3_BDHhYtPRy^6~ z_9jQ;y~%-eZ*rv2n;a_jCi^SB$uXhN_W61Cu-Ru1x_$O&yw4s;_t_(bK6|LtXZKh7 z>@lIgBq;r*VY9z9==PUJvyd;dQ_ zpM3E3jotsBuW#1(R!pq_8Dl9kjUXhSop|Mct3E$v{Yw*n{FAERZ}|B8Cn`Uz`u=|B z(I+N8^!=*;?}NYn<%#rn7{i(Q0GEC2`x8sPRrLeLUaOr9{TpLGGc6KlCfM>bD>_oG$+;Gb>UH`(^bRUhH* z&!3ol`+KW?!n4QiN%!TdukbtHzB~EJm#Y54Yw5`3^=DO|;X8l+E0d3JRsDunHotZ9 zwR2V9;eY(fJ0`uuRsUi0XMbz*$J?tu#4ofbCf~ZQ>PM6hd~ov33#-1wCGYy<$#3;l z{fQrc^~00DUq2K06u&y~*OQbR)4hM?yobZH`A*A?%jVox%%@}|KhKF^|O;R zA7cz~rfua${&8~I2N@fjXV^#m-Z{&YI`N@W7Op^m`Zh6BjHTu05S{-O2 zpPXB-e)x-wdCs)F`c0gw{dLtJ`J+=Us{Ed+Px99uwX47UhN@rkb1!$QlNYPL$q#?H zM?JQ)>Ytqae7{;)QuR?@{m!8JiMFbrQmGqNYkyGnReoS}w)&@EU@Uj0QT~ZCPksJp zRiEYl0}Iuazh3oQzV+&2mAk>1@J#DG^QL9$*4Td>cjlhN5<9fG*tbV z#^=_m2ftbMWnTN{dR6qQ{>2$!qF&?^gYqjSIG@|FO5~+uXBpyQ)i7 z|E6Hj2C z-%pw9SI4V<&nuriq1H83eV@rMPOESKDr5CC|L4hXol)QT=T#r*ul)GD`js~^wm;LX z=hWHiZy&AtLRWNORlP-3f9N00zM)RN&NL$C6Mg53Tk6KovDpDk6E98NRp0UMs&Djz zJ0GYAu2ub`pFR9YeXz0WBRz8Fsan@u^^?w78&Ut~)vB*_>f^tp?*Bm5Uphy7quPDD z>NEYrPrXThAd`W%HX0sKT zXW+(>x2Qv_s=m~p72c};#ZTER2IetXb>i36zxZU;r^*tHVr7m1t z^|vmxen-9WJvL*4c_+lLy;~hivDp*MQ;|OP9(Dcgs_*st|N47sX1wZu{p7Lts(<`r zHp7B>Gsa(ipIZ0PsvkCd==ar6->v#$zn%Yp`s4AcKX(3}52;vzQ)GsZr`e%DL{E6ECA8ZB(^Oo%V$e*fz_r9v1mS3JyzkaIf ztG)W6KUXgaRe!B1{)Kw{AFDpwe~N!ZP5)ZeZ~O23U#f51TJ_z&Df(CH$9~3Ug)k4y zhkub)Pkp57!@Y6;W9s#*RX^@uzV>nTKWA5cxxaSyx%%Z-tNz^od^Mvkdu!FF`{mtP z^@p3PeqH^QSJZhwVKYsbZ+GjOzfu48532s%T=G-umrk-7D9qdQk3)Z_8XeaHKkwPM zeOlf4O4Zlvs>cktXzTfZu&F9qv ztE&Frm&Wtzt3@`$g?W?y@O}SB{oLECeqg=xi|VS0sxSEb%$L;0@32`g%;WU)*S@Uo zepl5e+4x#SL#nz{fqj_%WT#R^H8mP&%dgl(W*Y;-*cku1^bK_i)5a$KmCjE zsPFx|sxMg{_)qm+SE~Nx+0R~6f7W&`@F_>W@jdm`RMoG%d;1U61qazoALdp2H^r*H>Tmpa zeYkI7)nDEI-iGkIpR*ZH%)40H)fj&F!K&Z-=1&^K{oi3Tp_te4y$LSd@{DP(%mXdPM9-V*-M=h!SN=CS<1_gliVPFH=}ufE(G z{^v5AUBx_^f1$R8m%gFu+gAR)E&O`d;lRIr;jQiA9q(r|u$Z@VG`%_@NKKBQZ#R#H_x^U(m%b@E7G5|~^`~##CWhbi zdsUzMKYm>dUz%O@t2aEG9sd0L*i1L(TYq(6PWa<8&;GXb; zc~w9A_rE(g{DJqgnQ_buz4Vvoh5u+y)!$w>Hb1Pqx9W3$ke(mjJy!L*ziI!1aOvGu z-}~b4E(o^_R{ihx8y1HD>SZ>=j(M}SK`H!NSJe-n`g1A#2XCwT;?w$~aJi}Kk3agg zMd9q5sy_L*-Sd6&zhJZTm?!*1%aZUf+^TQhODqZB_#vCM$Nckuy=H0n($%Vue&=VF zhF|+8o6W~O=QpR9g@1OU>Z@P$!)4+47dHm}diR%?hhLeh`s_~#E5i3)VYC03r~Qk6 zxFY;l>#Dx{f18lQzx*dv|NWEC%i*ujSs(cD|K#+_@MnLs>c_uTUK!rfTJ`0BIn>IO`m0y04yXV5g-0K>`!76S9e#b+njr58e-HnR zeEjg=!k-~OKm08Cndk#xzYBgR`TOCsz-L0=0Q;=)naS@D-vz!C`V822h3`!Mf4CNK zP0*LXt`%G}$^*c)glmdE26nCCno~Xi?giWvoU6$072Gq*3&6dEdrG+hxYuycDL(+u z0z4Dwt6~2B0Q7m+hETsJhPNHfM*$=Y4mxpXC0n- z${)bH0Ph6)LfE?k?+oP;;9Y`u3VkH(U4wUy@(J)R!aIq+6ZWpcJ4<;5c$eXwMxP3M z*WsO~`~s{6uqIHB0oDpwGbqmhYYD6=lxu*s2G$(($FQ{s)}+t8mp1z8|($!tWBQd^6MnP!mv&18N1R8PM;=Y6++*DAxhC2Gkrl50lj* zP?J#318NnhSH{?7Svo< zUijNsEe16ihyFQM3qnmuITEN9p=LzC9jhgwrled6 z)S6IpqCYPTwJ6l2lrw=^6>3(>n?NlKH7)x5Sgi{+FXd057KWM_eSxf2hMJl3C{Rm7 zO^rT6R%=7eP5Bh4#i1rg-yy5jSpz*(t9B zXL&f&Q*H;&`f%n)|1RqVKu>^jJkTqEo&oxOSuX*43Y6=CUIX+T&>zft5zv#MoDcLW zpl5-8V%E!mo(AQ9pw|IC5A+|iUI_F=CY!(bestE$gPtDcmY~-MJwM`DKraw_f|O%|ULo`h(eKWB ziO^G|Tod#fq34MHc-D)Ao+Ra*pjQb!OZ3yTUMBQ3Dfa}uPUv}}|DN?ip(jc?DCm_! z&y?~|&`X7$D&?Y}*9tvX^!Kw~Ec9e4Ck4G)=-FZ(fc0{rr%Smh==DO+7xM$G7YsdN z%27eD7<$H-H(s5 z1-)?SiBk>>dgahFr#u$)(xIo0b8K0!9eVDR&w^e&^yD#j!Fu)3v!}ck^zxynPq{7V z^+V4e^BYVH08M~$T%Z+zW`KDQrX_%;K)Ei^8bEWvdf5Nm7&_pN)23iSdCX@#QEd?|c%7uZ}0-6ivTbLFDnhfQ{K&t`G2JftCoGBIcl&)(Dy-=A)Pv z37RD3+(4@Y%@XreOv?mKlX7pMb%N%J^MaWc3YsY8;6N({%@p%mOiKk#6?0rnYX!}f z@^PTWf+mY|g_%|hnl0t!K+6S97jt4v>jll1@^hdCgC-128OYIrRt%ak<>^3622B}r zXiRGc&6)Cbphbfwjkz_ZRfA@Yc{ZkHgQiWnJJ7m8^QQbAXyKrVQw|Tba?s2%FUPcW z(9|iH2U|m? zKKywfr(7Rs|Nig$1m*ki^8|C2LHqYV?$tpT}U%HE93-^ZK0fhWI=ObFo4D_n-G5e~9nHbIKut_V2$h&nb_H z@6&U9zn+8k@4s))DW3@1zyCf4bGq?;eNK5re4n3FZV})2VBR;b2f-Y0(Ek1P;yL9R zaXkst!(C9M{tf ztl)uFNFqk6`+P}YF2J_`{KMm&2 zgZA(5w;9T3;(i>=sR!-f->);2*Tnrim}?K(zrWvSD8GsIK!$RhSTAHK&k5SUUr%Hx z*NOE;hVq@D{rmMukn_ZPB|~{ntY%k1=NJ0De>%|P^NwJ>HP_7iT zf4|<$P`(uF(G2BGv0lwk-W2QE4CPKi`}gbJ4CPO;9?nn>6|{f9Ud~V+73=8?-h}jR2K z`{#`eyq}@`F7^X5l;g#IL5A|Y zp#A&(gbd|+vELBndqMm6`w5bgM~3php#A&(kPPL3v0sv* zJTPegem^BcxnS(KWGEku{g@2pghBiF`!zvc82dRH$_<0|@ArE$lpn@^P=<2E*e}XZ zo*4T{8Ojxd_V4$bGL$dIepH5X#-RQC{i+P*jj^AVq1-X{yE2qN#(r3kLk8{N@0Vq; zf0n_1S_b=T8SJ-ZD4&e|xD4f#v0s;=yfXIlGL&1!eqV<2%h(UhP>vbVyoHc0we!n`%TVp@lque!U|9-#Qqx?1Y!-E_)X#ak{+@m}; z_R~GeWrOzb_uGSfHumE^?9Y3k{rmm;Ag_)6e2;S5*zfl!zm0l;M>%fP3p~nmgZA(1 z2_EITLHqahh9KV!+P|+yc$D)-y~3lsH)#L9p5amM8}$y4^53BS`+A5+IdIfVJj#Qk zp5jq19Q78D^5LNU`+AH=IdRl$Jj#oM_V4RC9_7YS@9`)r4%)x3hk2AkN4?CWJUVFqzMkfx zzUG1U@9S+I<CdX#qu?cdikJ<7eK-sw^P9khR65A`Sqk9w&`d3ezNeLdBq zTs-Qn9_8af`}g(OYEJ%zUh7d_9<+a7&-Exbk9x01`FYfXJ<8FeUhGkx9<+a7PY!bR zs5g6*uLtel*P}hk*`r?VQQjW3e_zk`D0h!~w@3MV(Efcr+@l;m>g68g@j?6d^>mMN z`KY&hl+Oq4-`C?k%ITwC?@?YK^?Z+V`>6K^`F->Qc$DKuzd(@ZM?Zl_xqkE;1o?jS zBLq2r^ecFj_eVd2N4bCWI|TWE^h0>W0YJY*zym-(g-2Wf^jidc0Q6&c#0fyZM!*X| zKS#g~K);7a`~dWWc*GGvzevCnKtG8`Tmkf(1bhMXqjRKaEFR0`%Jid;;|2c*H3{zfQm_KtGR1+yeCb1pET@19`+TK);Yj zJOlI-dBin9zfr(90PWvjlLF2G`jtH59iX2n;2xmg$s_&&`k?|20{W#q;vt})D&QiZ z-^wFC0{XE6P6GP1JmMvwpDW-dpx?_QeggWzJmiXc=oj;dr+|JkkGKlxHw*X*=tuL2 zvw(gzk9Z5{XA8Is=y&sozkq(YfWv@(IgfY@=%)*~4CuG>h|hq2ynxeyem#$P4d~|! zxDDv{^N8Poen5{n4(J#3i06QQ!hq|5enXG=4(LY=I1lJo^oaL>enyYD59oLFi2s0o z$bbWZeo2pb5a_22xDe>K^oS3Ee$0RqfqqSocoFF547d^K_wxEJVm4)_=7hxUkrfqvlfqs9F_#K!B@QCAqc>#}j9+)Qx zxE`1{@QCk$d4z!Tfq4awcpsQ&@QC|?c?Xa9ADD*-I3Spp@Q4S3d5VAwf_V#%_#l|a z2sj~_*YJoJf_aXB8-jTckN6>&2MIVLm>2PgCxUsBfGdJ|6OZ^Jm`4dXBbZn5h&O_H zmVi5gc^8lPBbbK?I3(#8c^Qv*B$%fOxFndj@rX}?d7OY#f_WW}cqN$U3AiPg_wk5d zf_Wg1I3}1E@`z`Gd7^-8f_Wp4_$HV~3OFa2SMrE=f_bKZdxCi5EESQ(`h{u9?x`4}qc{`8z zESSd&I4zjh^N81ic|MQ0EtvNU=7(S&FyOdgUeF_+3+4#}t_$W3J>t7y9x>p&U|!K9 z-V5d#1MUmv9X;Z|U>-8yz+hf7;K5*?(jzVm<}E$q!+`ehYcc^R2J@O8@nSH~8E|7T z?-}r8Fb^7VWH2up@MJJg8gOMWZ|V_W2J@%^X9n}C0dEHLtR8V^Fz*`hXD|=z5r+oz zvQ-|uzLp4=m@4(81Rz7FQmJ>u+O zUOnLLV4mG0?hfYNJ>u_R9zNjkU|!xM9uH{$zNYRGmk0Cq0iOr+_#Sb3Ft6_suLtw| z0k;S9{vPT7K3VeXl5d#&%jBabKR5Zx$=^;sd-D5J?ttb!(HsPtr$BQVXf71ZiJ*BCG`9lJ zPr)1wn#VzNJ!sAp%^9J2B{cU0>#s1)VWD|0SQiBIWoS+f&AXwwIW*sj=J?P&Aet+L z?{_fg2%q<0?h^4I{O6E)G5mkeJP|&Vnt2oaKhHb@z$k`i!2kJ7GxvWV)2{vB&opHJ z^Dr&f|9nhS^*=AuHvRg7X^j5&VOpR6{g~$Fe_y73`QM*uQ2zB`T9AKzm?q<2FQ$$7 z*NtCjrsi`6Xt`^IVq|NUcoxc@$~z0`j{*`DU#E4H`z@9&E>e(wxhYyJ0| zt$F_Y&ek6P{rA^^PzeA3C-C3Hy@&rE?mhf@xcBh$p5xDldk?=4?mhf|xcBgR;NHXM zgL@C37w$cLez^DWec;~1_k(*6-xuyZe1Ew2a6RDO!}WoC57!IsJzPJy_i#NkczxmC z!}W%H57!^=J=_nt_i%sU-oyQZdk^;y?mgU3xc6{>;oigjhI`NchtC81cktif^TPft z{0w}a*w2RFfzKQJ-S8Rkd4zip&nNq=@R{-XW#0w96F%SUyTW(I=bv2*xF-01uxka^ z4BsDiE#aEt`^By`TyuQ?*u8*zg6}80S8&hp{e5vS{d!81h>v_=c#q~bue^VbG_lH22!2Ki8X>flDbSvC{0v!+cClB|lKwriE zEYO>AzYFwt|5}9MeIP#q?w5f-1NYOwuY&t+;NQXhIPf#US`F_j?%#pW4EOivxZi)` z7c-&IFJ}He^z)hDsQKy4iCI6HnO9q$`CjdJX8yA7>oYU;g_#`nb(`|&HPQv*_mH!-7|BrO_>>LpFQ)<_NJLX>L@?E&42mX`p%C% ztLggPXSuGKXK(91{p@g0_}NhJ$g^+s{`6_G@1LGt?@v7)7hZZ=5zan+KCu4j8wNX` z?il*!la}GXdh&(gUw!h9k>gK}j4paIFjjf|m9f8l{CnbWJU%n~)Z@8x7Cip;oF6>; z;M~7_bZOqxN7DSwk4p3FA0-#$9$s4b(!&MP)WdH}O%LC{=+o|*#cy)QmT2x*mi+WV zeCbCX9A0+qLFe+h4?eg2pYOkU#oO+0k~iIdUHFo7KoB#LP{4KwJEx%>nwMSdi zSLbb;y7~{>zH;T>_Ul)Mcl`YF-|TqH<;(iO<&K>nv_GC^@WS! z-A6BeefL){{L-Ft7iRA*o%i-$J3qbe2j^bjckA458b3TczW>(Q&+q@QGnWtCJTvRy zYu4`^w5{<&-#q=9L(`|N!>>;N_hDoDr6Zp{HF8uvl{)&7lbg*&C%rmW)2CiKV)%dh)oJVSwExq-d3yYi?f>-G ztXT(d`oHbJ&V1hg&Exxjc=k7qTmGl{!MW*u*ZfacIzM~wIsems^}^TvPafX=g^Tam zwcYn;C}rz-)cvhBJhLy96viAqG2ghEoJq-2bc26M=qc{t~J&M^;}Lm3-n%#f4@sU#^= zDv?rAqDi9+sekYL|6bp9d9SxOob%lG-fOMRUhCVm4{oXAn3Nh1+?qAqUX2f@%3Qcj zYq-^mzI|}R(#rebwhQ3afBH>A1#DZN0M*dr-vX5(xXul##X^SI6^UWRHM34RBaDY^0xRA~xSYa>+cSjdv)vQWiV zP|Yz=)mNap2SRn1&WCE>1XXVb)gKF8Pzl}81zj=0=!XtjDy#|JVhvqGLHFc97hQvH zdJ0|jm03EU7rIOWx=jtb&H%d44!Y0}x-km6G6TA^5W2Jmy7dlpZ5woNH+1nE=;mSQ z>aWn!Jn_x?#W?_o_Ismj(1ZdV{Mf5 z*d6N7?;7gFXd%_|D}&Xfnk=h%+sQCm1P1U5u9Zl?gs) z$aC#riyp4v%7S?eSQ)xoPI73FZy15VC_5EJl9vJxyC2yzO_$p z6OWHfQ^hf#d;5;nH%@r-H|Ba<-QDJ0+|cheb|=hB_l~4j#_ijlL$|Cw)o)FD#Mh^L z^xa(Vp?LFwdqka``|}&)ZVERN-6F0_x%FPFbyd2i=NfzU#nFLU_oEuMQ!eRO;$6O8 zUgEOn@_FaN8YO4WnmQ-jOFNxzRkt5mR&8;FdGV!VUzNS1R@IQh=}I>T&dL#c=L&E8 zmh$g*isjyR=@-7)PL+AuI+T5~X(@HK*;qPYomX<$dQQo+!+yoahx?0~4jC0~JychC z>EN0|*@IcAYN*y$LyOCj2?dCJEUY#sb-sMyXkcjYP8Q4YN;4 z7_L0UGAKIvMt}WDP5rBxxqGxTC-qu0EcNzhT-rUDK7Y4Qy2~z(^akCO6JolOC;WES zq_yhkrb+4arUviuO6}Orow{m!PD-%$#+0^g?a30`T#|jXIFlPS^OHn0wsj3%$P331Cr%HaD!A66) z^bM1-eaa=V(#lq`9!hg#YZPzBOs@Bi*|uIfCQ9K&bj!NbXu)-RqW8&jMQ5(9k9x5t zBx?B@wJ2M;(a5v1HIeUD`$bBxR*iI$nTRNou8SC2#g16LYIlT_lt9FJ$)50cE6;>W zu5=H#l~51QTfr0lVtH5ClH~`%@zB~)?Ip!%@)mJ*Ddj5k1aN0 zD=(I1yNhtKix%~>`h{Aw$=WE7Bul zTWIMqJ^IjZOZvp9Gu`qlkmmdqOKbehp?!Z`q|3fH(Qm)?(PH05X|u2MS;t4@Sogl@ zu>O9wW2t_oS>B)WStTEDvEF{@XNiB{Vp|N$vQvhP*e&n<*gWrZ*xG~l*o=2y*|l%Q z!hR0y3R^$mALiCy5LW!AD{SyJPq^f3^>CY4?%}z8XTo2+>AbyZs`2p4CK(J{yfZ*rgVg`!po#^^^K2$tPUVPLKCQmvp8^e|hvG zTKSQ5Okjt1%+2w#ZzfpX6;CW~2u&Qj^CD6A&eo)i+xbaDw>Xp4Z@DDL z*S9D4-Q1X>crzy@qK-TD`32GYe~4;pz5ge7!sfPwN9u&5=G(n*ygGc|r+Jr1zR`TEz8UI3+JQE$-Ba zx*RyYjVXOM+u<}_;8Z!2hi>J=DQ`{Eg%cmU6AGsY)1AP=&jp8U-Rmp)y~*JOfqg z4%Mm-Rm&4T___Ctgsyak?zDt1)q`%` z0$r;J-75oKybQW|5p?x@=x$!d|TGbpa(QQcH%k1qFCzBX#d zSplB(eRrtb13f$!?Q5u0GtSJuq*6%jPCCkaqb-BFFtEE=FIEyU6dUO2*I;<;9xTu?&scvBizCc8u>2>y~_?H!)V_vqcwc z&u5G%=`O8m8wfqho+~CLb0xGozFq9)o|w>gMycXPTdYEtJuqMPWl}aYWPHi;_0eM? zqAy-7Pwa0D5%bDh5i=JwV70A8&a6Wrjprm+8af^RZR<5Ew)q=0POhJ`_NU(=y&A>#hyuSR zGY_Rbb^HA8^h+!2Jm&O^`rfA;cK@QU5j%auqa15r^CW|f6Q*;0dqg=^IzHC;2(7rL zB7MZ#XJ@XbYDWW)Pi3l<+Ig;uW2t|;)xy{AJErt9e$y_PnjXn(sdui;^}h1uyE^CW zZQioW3O3(+*ze_a&0OPeV3^m_+dNxN3P^etDAjI>NWJa3cCPc*Dh_MUE4xKB7g$ev zWPEDW%q~v%5dZF@wR>Q_$0%%yY!zw5asZfwErrKx{i!{W$>8E^C-Prh`#YsWH3ske6&;g&Fzju~<|H&ky}zu(PaVD@37M5PgX z1IJ0DmWAH-hyP?4m(Bccm)4?e;xgfF=kcV?Wb2G?wjK*y_PQ?gv=xcqFkP?q$!0_@ z%e2kS*@nTPY<9eQz*=w41G8%W!`A&;Hv3{ipB?Tz_iNvwnZ}2UH^iEU<}@7|{~~Uo zvUlqt^Ug|(S1T?ZG<&IS*)m7=VEnu%mZpL^2QnNS_P1{oIIy7a$Np16Y%Bc0f5-oZ ze}|ugpNn6EUyI)ZzZZT_{NDH)_*(dy_}cg$@V(%B!uN*n5#KAmXMFGY4EQYgO!#c% z8R1#+neo~24Dc-QOz>>*jPR`R%<$~+4Dl@SOz~{-jPb1T%<=5;4)8AUPVjEj`6PX&hhTC2Cx>eCa^ZJMzB_}X0Ud!hOm~frm(iK#<13~=CJm# z2C){gCb2fLMzL10X0dj$hOw5hrm?oM#VPGY~rvLl8?4QxIDaV-RZ)a}awFgAj`llMtH_qY$eQvkE`BM~bRGZ8xxLlH|6QxRJcV-af+a}j$HgAt1nlM$N{qYFO_hWlbdJNy6 z)*JTZ#zfBWy2U-&!|8JxfH`5u^R{KV%yz1H^!KEJzE*>^k-u`O@E;rW~j z6#Itf^`zVEE1qAi_3;rrPsRE7zTo+;8UFhj&pUZU^)sHok(Bo*ybr^el8<;l!7JW= z!27!XQTzkm-{dEYVZ2WX>69V7Uy+k7@A1AHba~$6{qt|o9>jWhZq0ay^&!w&`xfiv z1pGt->qp;b{Q%aJXr)^}*4LYj#c#0Q!np@uWBt98lzff#IFM-b3hUEGKerF-RsFz= zmsr0hH$`7!J+lJ#zrgw~iq7oCdO!2y*>kLay=x-Ru^)o_EPAj%`0O&fv0t9;?0JU$ zQ`%_dl1}W`++SZFVgJ6# zP=18{oO2#Cuv0F9P``S`a@f87>bI zPl`P+K0thtc{kaNc=PF%PBY@qHQS{7h)2e5y-kQuZZlil$e{x&L?jRmowd&qMe0=;f<2K^uuFFHW5I>!T)Ndi4_VdTr zBfdHo_T5Ch&3dDF6Y*E!W<(w0@q?|;Zy-JkIV#*hysl7+xQ_U}y}0)p;4b&q3KiZ;Ei+qr^B>f8VgJ99u%g7fkANE{E{;(S;tU*3;PUWmYe)0Na zdkOi5Z^f-@0@%p?H&#qJzx0Oem@XHf&Jc(vy&YJlbox6hyk2(wc=gBsw>--^?y0sO;OpGFO! z|NV46YJg+{66jL+uPy=){3FV;%Nc)(SiyGkezj?W+0n)h=a!~J>{^id>4WRrn zAsaP-SF1oaY5=YCsadE2di+JQPy@JYWuHO~u$FV>DbxTv8j4P$26)X}e-bsoYPGAG zr~$Tr)y_l>u&<~!12q8Cc7FzHfLCIJ>8JtHdVSJS1JvYlq@xBn;FNL#H9(e%!zUw$m{A&MGf%wfmbSO0M3Wpsi*>i{@{es3 zPy<|npE95Z2zgv`95ulH3FG6a0oH4b#iIu3Ihh}i8bD#8UOZ|5uCkwTr~wr0^5akg zgsK|Ep$53Nb}|+66^$C;SxbEsYJg86AyKFS4x6b(p$2$tJ{pM{;7eFd zBx(S|7k-hb0a9#KBT)nF6`Y7b4Ind87l9h!+ypxUHNe3QyCYBoyvP=aKn+m2p(h+Q zfZd-n;iv)pf4YaG2JjMB4@V8q9>5ch8bFYK+?4fVy7}8#TbKd_Oj7fY}^IY}5eWCuP~F0W6)k*r)*(x%IP9 z1I#SC#X=3>wltrG8ld z8a2S2q9z(OK*iFFG-?2^<{TO|09_SJqXyuA5=f&4*skbIqXy7#wxm%57-Z|wr~zC` zw$P{nZvRlEQ3D(cl%Y`rq^T{VQ3GggSVW@+h<2S%qXuB~@zSUP)*a`fQ3DhNaL}j$ zhI3}nr~%-AH2wqsj2Zy{9yI`dK578`dei{;{ZIqo_eTwYuZJ1{UmrC9z8};8`2J7> z;QK`lfbSnQ06q_D0DL~w0QkJ90r2@z1K@d}2Eg+{4S?r`8UW7^H2|I`YJg2}zC;7S zd7}ov^G6MU_kkJ!?*}yi-WO^Byg$?cc%P^N@P1JP;C-V8!23rHfc1bH0P6!a0M-j? z0IVO>09a3`0kFPM17N+O2Eh754S@BC8UX7PH2~HtY5=TX)Bsq|r~$CPQ3GJTqXxkG zM-71efEob%12q8l3u*xDAJhQYPpAQ~zfc2Uzo7=e{zDCb{fHU>`x7+)_A6=t>|fLX z*w3f|u)k3QV85dV!2U-KfOvo!0Pz7e0OAE|0K^Z}0Ej230T5qM10dd@20;8l4S;xr z8UXPLH2~rjY5>G9)BuQQr~we)Py-;|p$0(wLk)mFrC zUr_@f-l7IT{6!6bc#IkV@fkG$;x%dj#BbC9i07yQ5Z_S)Al{<}K>SAyfP8=&0Qmtm z0P+QD0OSwU0LUk(0gzu%10dg^20;En4S;-v8UXnTH30GzY5?Rf)Bwn5r~#1QPy-;} zp$0(yLk)m@h#CO-5j6nvC29cVPt*X&r>FstUr_@f-=YRU{zVOde2f|Z`583;@^vw2 z0OW7f0LbU40g&HO10dg{20;GD5BzuhZ}@lkIrzEwHTbpoJ@9+s_r&jwuYs?HuZgdX z?*ZQnz9)Qd_#W}S;(NyTj?aM4g3pA{MxGI#6`vWO9nS#I0?!1`2G0o33eODB4$lzJ z63-OR7S9;Z8qXZh9`69}0`COx2JZ;(3hxZ>4(|}}67Ll67VjAE8t)wM9%}$=0c!$l z18W3p1#1Rt2Wtpx32O>#3u_E(4Qmc-4{H!>5o;1_6KfP}6>Ao27i$=68EYDA8*3bE z9cvzIAA10M0eb>_1A7E}1$zd22YU#63402A3wsQE4SNoI4|@=M5qlDQ6MGbU6?+zY z7ke0c8G9Og8+#mk9eW;oA29&205Jiv0Wkux0x<)z12F`#1Th7%1u+J(1~CV*2Qdh- z2r&t<2{8(>3NZ_@3o#6_3^5I{4KWU}4lxh04>1t25HS(45it_65-}686EPIA6fqUC z6)_gE7BLsG7cm&I7%>^K88I5M8ZjHO8!;TQ95EfS9WfrU9x)%WA2|TI0677<0XYJ> z0yzV@133h_1UUt{1vv(}1~~`02RR722sHq56LJ)C6>=7G7jhVK8FCtO8*&_S9daIW zA95gaA#x&eBXT5iC2}TmCvqrqDRL@uD{?GyEpje$FLE$)F>*3;GjcR?HF7p`H*z>~ zIdVF3J90d7J#s$&1ORt%a1RD|QE(pwcQSA<0(TQ|I|zSAkH06!-&N!9i}821_i_rkxGQ$^zkR*`eLnsjji2+s?>D{A^}pA<`TrXZO7Ij8@R1H5xb-kO<1ZyY z^Dku$TM#KT|4?_~V|3;uwHh`f4seW9$2rERdXC@JH?j})lQN(6gNmN@ow`PLqrOnf zIX_b-oFAz$*s8e9`JNi$d`F3L4N&^9X+d$lqN=!FQUhGiDPh>Y(BRZq>GeS_LEyO#2V&5bj&tEeZl%PDT&5=srWIgaw4rLuYR zs5ag#Y6fh0D9=fy9Ooob8FS*OX0nIHrsU@`DeJjGR5EOWG|cs)e$92IWcZw@{jePp z$9IUTO&CZ=r_C-j)(&Fi)PM=E+c1WQS`hB|Kl4(w#q_ z3W9Bu()qKfm-DBX^8`kjTCjm~OkkLKPGEr9CGdhd8@5t53AQs`1@AL+1aC9j$<9|b zQ)xjd(_z6mW;)sbI>8)Ykic9c6v;dU8!ZV!0nA%Mp3Lt;PE1MIa@n`gf*G~Yh*`T( zm-&J0h^aCSgx4`CVQFS1*%w>L6k5c`)LAr(=?@z+MT@>MdKL{a=7_vvXu#HtyGSb| zPo#m-A##nu0h=_+iwhYJi*p$1i_;iQWWS7N$Sv__99ZJUh=+}vx+Rv3ktK$V6{6c2 zCa{IW7FA$Wi%K!xiY{R+g3TP=rJRhwrQ@N+OTUCZC;MpKp&DYXq3&XLLUYM(T50GE z@%&Il@w8Ao*y>3YXN2Ar_YVCfek61iZ2FilGYpMdrX5Ma)x4Oz|= zT1Ix+K8EnGconjBMQ4ZyYzgJ9xEj*2qAX;FL|%v@Y!2BqUp)flV_n@CPlMZp z24%<;2Q|r@3>qc-biqO9tB(dnuC@xQA-i?zLBg_fK|5rZ1o^^N)LGf_z{j#ffgEz( zfl9C`Wh-|%Fj?+=;4Qfmfg@!9&L_}tja?vPjY;4IvWvGaaPC_1K=rkJfiAFRmAQ5} z;QrcY0l(Ka21vu^)js(%0papV0oC%%fPS*CXBD8iPB*|~-Nt|%vb!e`FuCrpzpTPX ze@ocfic+}eU!zd%|5hR2UkEn2wyh8G_ge4lpS#}7zm@Fwt@D>tT+irY!HrR$k&)sf_!8Uw!#D^!loA zX!3Q24YKqNxxRNd#Q1*S;On~_w#p1P>iLFj+~`}hafNRe*%=)5QB-;DW3BSgC!XvN z=KH)?iS=2i>gS^k8)=@ZyM3}%m3N#@w#Cc$Guu;HeqKH%-9-r{{yy~g_<*+Y!OIEezbXk_tfSIFFDwbGuL?N6{b<`RiTmP)k}62UA>gIn0nc4+3Xd+1@{)`c)i{7 z-BV!eb59M}taIL4?3ubX$+LcIfagcD&$!cbyQaLShvq`hQ?P;8sM+uFO|#iUT&u!k z7i{JEXfZtUwCp_|Xz6*3lAT8p5B+UZ?g85d+|Q8x$4d9{ZRze(+M(`7u+bN+z018o zTi(4xTgZKa>_zsu8E?Pq7P7tAt$^%E`npYS-|x0+ho+k`Yy$@G;B_n5@x`@$$79zC zvOAgWYN*3<4b(Z}dY0@_D!BgE5ptE-Id*gpY!dqIynQrpXTj0toiRs$ko`)NqdRps z9`({)a`Y70wS439S@*8XqFqHUTCj!avdhyYb(g8jja@1(gJcJD%2{pqYiHZt4bHJ- zA2Y`JHT&p)_d;MN%l1JoTT=!o%HuOIQhY*W9}YVr+a(m zI*si4d_)AcA2s!>jyUV59!b*oJ5oz_IX4~QH4r_bXz<5zKWs^|4C)<=4e}iy8L%D4 z$&ROv<1RyKM=wJj$4s*C+3fJ%u*6}$QJjMcY*-#PGH{46l6NRGn&^?**Hf8OA2|^~Q?!?~DcQ`CvO!*`(9X%H*OQ%Ou6Fi0q1**!?n5v=iGaXr~QZ zoGyDiY!mlZ+Scq%w0%K#NDXaQo66f7n)2KFk$uvKHn&YnY~Gv3*zm&!sIr-^jis5i z4bzO%<{WH=J}|puJz|z`ExeDiR)2Wa5a?imEvb)NCaLjVxfY|<92ee>o)nR|of$06_2g>#n&H2GBD<~~@R?=s718jOxc90B-$`u$z=1JKZrF^Kg;&`FujT=-noRa# zmsxhfyBRY!i}sp zHG~acPq?K-xUEXKwGOg}s|`0PwpS5u)dV(yz2TNq;I=Qqt#^|BTs{*)s0Kx-3KOUf zZ>W+asFq5ons&0c`vfYf3@R!DDhqdbRiM)58N{1ys2oRC_8^eHGdN7195EWCS|m9&`ro0{cOy=tIXy z?a3p1!JW`a#n4eK=q%h3R)9|9)^mfdiy`~MvCxUO(2;7pr^xQ`Aav>t=-5=~T-+np zf=*tv>n?Ql8?sY;3Od~jI)10F2`E~3K!F%Qg91Q>+ho^x47b$X@d9Tu4E^=7m&UJ z5I+o%ANQl>G$y>JfDs-6GvKatATWhKFvjxDkz{ZB9x%yCU=%lC7Tlp0QWpfakpb4( z3hc8FSjZLFhz+ciNp`DCfvK3lSSD)U$e#6YV6q3mXxYGQxO1%yOt(-q7FaKz>|e(N z6Iuf!Dyoc07WG%t4?;zYd~p5g5ok?9ZdGkM?r}-fg;NQW#$A5O%;?HkIZ{e zZKGrlJrI=KE>LufrIpD}dMzluXi$8Xt31el`fpHzO`r%fKpEn$x+*9|9;wHm8sCt; zb$?KjI-n?pC6|D+LK;-&22h*YpgN7nKKl<)qIW=%rhqcV-F8J#sxu_YK($^ad+r{f zWVeE%f>l5bYlA8_B)jmdmK_1L>3mStrDR7w7nHU;C~gh0Zn7``9F%x5DDps1=D0h*Xz3DA>r$ZF704dF2`Kp$qK2UA zEy+%OJShDGp!nsM&}6^92_}JbmXqtT4;c&p_T02YrrHiM`Q@5if=Go zOfdXm($Im4Luk=LaI1*J6e11N$U2xxRLO4s2bff9VPc7b$p!cHB^NruG~)?VO#s>1 zKLnG`8leQ3dQOo2{dAaw9AF|+T2M`P`P*Sq%7KZ=6(%R#>z^(70;Z_}n5u@!j=vU6 zTJr>^m@i@S!hQcBn8b8pA`_m!lA{fvWah?879dLm?#}#vP2KTj5%2_ZRWw$ zd6xJI)L;_j<}HV*w2F8OJYiDZ0u$@p+4aO{PzaN(A565`JP(QIpbsY9GMIRSVe&=) zfiU-Tn1)}%RQ!r~5%ghF7Ug;eQ}cV`O9+EW+5{%*<(yxLN8uVw+R-p^o6q`5{0iS- z60e7e{5VYJ=v`RNF$vT9|4;4cW3Yxv9;f-q|4sKe<>R!EQ$POvq80WVvf#r7KG5sH z2_Kz*|5Ewzfxd^$fB#Ut@bPSFl6WAFO^s7pQ)AS;so%s8QT*p874YW=rSs=I@kYF! z{6dvaex^bvKN6pW$mDzK-NZYpdSZZhCJZNDQDPG>sSo4NiGLzuyo)j&e@sb?cMvZ{ z-Pl7acI-Z7Io3#g6+eI1Q+Iyfppt&q5|722-&NH3XgSq1T0;C5_M>Mh#nC+K->)p< zy*TwNm2&=-NU8jaBR-7IpKL1sCzJB{8ALo8bAEbJ-9KEZ^FN%3KSTS+AxhwfCDr%c zlz26Qzwe@Uecw(k`o4wuHZFcsqUdk(l;JlS;^Fx4btzT*RhWwWI-mGCR(_pDeH)o# z){l%b(c5ugWSA*CGQj-(s@Z@qDy?u4ZO^E@irWK1ci?+@DV{ zpL|MSp7|6>ydavN0+{@tJee;(IuTz;;71Fl?nfi0@JC(Z5xMw5l}UeC$29sNP5dIC zh8Hrg4f8Q$hG!A)i1hF`#;>6vM#Io6;v=ycYGo)4H87^$Un8E9toMZsm-jggwfAYn zU-ER2W}F-JXZQ@d5wD5Bpe5tgJ3~hKyY0kxqW?~TvGko3WBBb7;z5ae%gHc*J07~~ z?UzvWqcjY3ho%g)hT0C?A>NdK{iUI8{rRCe{b|IfvbmoTI;Y<|^!b}3#Iq9k#xPX( zjdtjwH!8%xQuA6oH2k$-sOf7i;$`{%>SM_5SFb{nUv&~+i^8j`A^-ZyLfZQBh{wgf zFFa&RUqA?7-%;XsDSc@a67o_zWY5bD#QXB$#gdR~FXo2CyqF3`AB^maH^F1QkAv^` zHWE*ab8k_wTJNdg*}ZYZA5-|;BRJr>b+GPpW8#&0-=iFSrAI0_sz;dkW@LIsgT}hw z2i@=P4nhx&bNAICweI2|-tLpcPgDFXI4J1Z(ICBNR>WKLp-VmJdY4>KT-Orfvsv3U z9ys-MD6sWucOZIhJf2<-)O>nAP~hna;=ieS;uFYzVi&mgi3#!I{CvDFu<@~YVESV| z;>%HeJRC6l@w0%Q&PL+V3F$l&px>DkAl}I&ew|y7tOAlB=?2(6+DN=RoR0(ox;p;) z7j}H~M<0(~$36e09o7Dy+VhF0C$T-m-?rV^U#Z=U_Xp#3bYFR@3KtCRS^=*9E>znbg$rrsr zn;+)-@;{96ef_|f_=LhA==oYa*yt($YI~yhd(+_iVWR+!H-aZnuj)wQeVQ zF1#H;{7g4)?et8(CGY8YYa#JA&AZj_(O=)}aizY3_?&F&86F$!?LBzw^@!)G`lg6S z^vx;vLpKN9(f`DKv(mk{F5SJdE|hqotm<~TE7ZxmbJYnEUsT17KDY22cipUR6cdjW z=M7)C=hyeURb1C3ekrT#yl(5Se{toy{@4}0Q&rcpU8AnCTn}D5LVQ%SuPM0pT@`Y@ zbam_~da7)$-ae{wwcse<)fnQhx>{>;G_iK$QODXPN6~Awp!SW+@RhqR^;e3B@5=3p zr_1&$rY=jas1OfU)8#4W+{>?>{Vq2+qaSPKg%wyI3tHnxnP_{p}GJ+xU|R$}wL zG=_M~3QKiuSf$c72TD1K&rG27j`fFKxr>Jnp)akjsNhg$QP?4$A{*jSlPg+!h`VU~;G4p(gXmYw zEKEM=Tj+7nxNr~guJIId9~?M8aG?JDtpn&|3pgKi!1TQN0fqC*#M3rZ@X6|KL9^BA zf&wf2eT7xQVJnq_%~nDMBE;*~a;{^4@wu}7k>{d`?@jZZ)_$>bV*AI>j#;7y?$X%` z%jC206M(Z$#1AKXc9|vj*>Q`vXP#Q1H!kl?yhZ34Ckv}H+QcWf=*+nJ&(lxLJ5N`b zqh~JRw4=G(X)SZT)1t&b$9=kE-@E+MeGT~$#7jr#tM9YU7v8ref5Z%Zb(4AL%zE;e zX0>^i#AD~5$8WYT@4e}UyxXSexBH&!XWE%-Xj+xKnt1QLa$oE<%B|U}kej#{eRyAT zwD-2cK7lO+ua-) zYQ#I(oIbd#Ed9o=r1aEX=p(d9*V?r?ebKIE>7RAcQ#g3ylc{|Z-$a7-P&QEC)J3G>T>!9!OWZGFBW?G<*eVQThAg)cD*ddtKzGF1C zU1XVIG?&|M_lUUcJwBirxtAAoEoxSBGs7q6hEa*Xm_S`XkSSw&_>T^e>8~oY}^a60mJ3S)X_rYm!H`vXdWZv6J(((AQ|3yh}?ZSzJpz`I{zs z96u(V((Fv~(7c+oo%kK2lRj?sOsd~%o|L*3y^pJsG`8|532gn9_;w5WAnzu|Zz)T( z*^-v1OgxbeiM<;7i4__f62mmmAIX&{r|~&qYI9e@qs{1*EKCU8oRpxyIVfQ{@lEO_ z+*4OhIH@j{;6^-@Uyci@cOM_zbo=<#P3WggJ8r#+aa?JW({XO%tyDi=swQ=usW$Jp z3GrF>$NyGsiGQGaIX+tzJ(scZ@DqUeg{s!^?^V!$xgkDYWqG`{3U9n3@nXJ;>)QAr zu4rRTT*yZBWyZxV-{>FreS>Y>-3{o`REu-oAQh*+VSXGR@oNsoRw{SKvXyVfni212 zdhD1IJNAK+M{Kqd`Z#ySYAGql3Mws+9Z*D1=U7an;@cQY#YZu6#NSyO)4Dz*CU<>! zj2H2GTE_^j*N=ItuqmcS0eznfV=NVB#>gs+L{F|m59ovFoOQL)9_tFCHHjaT72PlI z8C@-ZC^}poy`k#S((eSa7%(#pE<@RgO}X2j2WBK(I$bod>Kknj`<^tRfBD@vG#&yd&|-mwCGuJYj?D^`SW zU9m8npLkv;!pfF^2@6@?AErnAugzh@%j&{vmsN#DEkiHt$*@(+62g9ov%~I+qc7Gq z%ud`oOi|n{YzFbjZVAg3QwnnzlL^xxep$h==S#W6ikD8Z1DB$Ac96YjX)pV&Xa~Dm z6n(Te*e0S?>=mMg?2#qtsZC|aFNt9vSVFPoh`-jA-L%+_oxa$T?LfS?I&6-`8te`c zC3c<&`fgXSHAF<%b42E`dlsPw_Ycc|(GQl+qK_;g;>Yb_RSG|1QNs6G2E?0N%lfde zl2yB~h!wREeY%+}$%RR*??Tb6TSDmB4PqS<@@B0OI?5Vffd1VBtn>wDEQba9EG6RQ z-O6egRAuD|u4lOlqOVtyHCs@O)g`cqbxr_1zPv0g0S?wYfj{)i`RMokN(asVKoUUbGBH`Mj(q-JTbTBvik5|#c z+$-q;t`&3@7kZJ!XnihGT9j)sJ;aH=kx0WApLrB0bM@1kPZb`gE6@_eOTB@v8&joY$JA*{;;Yu8fBxQ1-}$XeCxLVG&~HO}&2JNW zd~_e(1a8g~qX%jGQ5#xu)Pep74$qcfZuF^NUbOQsUs{Fuuo-mcPZpj3Gm`cIC#c5H zM0(E8G`jmoCVd{1NHdGBG!QsF_!FzB&d4e)){cLdVh*$X?{v#@qfx> zy#SYM$;TpA;Kxdq?#Eh|F!6}rXI=d8h(&+sVHpv>_(#^K;UBDP!+%&Y;E=T#p2wCR z7GeJyTET7r*KEp=65D1-gRL;6!=3^sZOeO0cGi14w#$20wi@x5Q|zaMG3;}Lscau` z+-eUNvIPdK*stE*V3&gnm+`KHt^clG_#WbY9}NHS;%E4^7aS2W;5y#_Vp)Xji?tDBz3LJ7 z!HJyNYZ2kx>lmTd>l-nf_~Vl!3ZLgk1U#>Z&?R2^mWcN~y%AS>K14);i`k-wH&Ui& zapYLHOyqrVHfMJ4jCAfck5ubE63I*a^bwK8&rU=JJu8URBi{PP$PZmlBd>Q2M#h0F z`d}A#)Y>kQsHvwiQLW&V&V9N&%H!$&D9xuwqXdZmK0d1INlp~|NqN*>;>CXy_49Fm zRO90xQR(2ac6z)hTJ`bj=-H3eqkF)4UDA0dI;7JxTECMOEl&LU1<|)2)kY^jdJt_# zy!#{3oR4P4bagC@DFoMcV8^Byy$=1Dr5)BWpTNm|vpqZ}u{|Tkw!Jh)iTL{;#XN0$ z8&lXe783-HZ@sqVv0`n?v0qwu#@2%iJh{~)*1nY;yRkJrmWN~j+>9-4>5OHx48|IP zTU?@Le%z0TQgMwB)#5V1LGJRReMo+Qb^PLHzj*iwKztoI(v$9Aj<>(x62I|&fBbBcD=_bPd6U#}R+IX1 zGmQ`*QpfINa+S#S&5*l@pFM>LqLp!OZ+%R11P8wQ zE%D@ew^Wk*>y4AIfGa<~o}Fw{pPjt1z9yNMWF8D9SKs7FiM}b8a){&~7^QIEbV=#0 z3rnd4M}I`!l@zPG&J=~ZPbpj^7eOMm;>PCG@Ehi-RwN@KE|v4f`PApvZ>3g18bHML z(NwGJf@$louTA43*$MV(Ro9qlQP)nU9V9sl9ci<#eM;-Q%5&lpBniY`-Fm|2s?`aV ztNthWNWMb(iL12_P9)Y2o^T{t3(L|M)NW26zG9JH4=DucSCZ1*u9T&3ztWt(gk&&q zWHen~o{@W5Bg2p6G5BY!yquabUQ?OT0SN|$H6JpVHM29#YgT2-lbi;d%-&0k%<4;7 znX!;`V0)=6bJL}tnF5yxCo`(uPI^|yp425-4);!uUVL}5?c%Ic=OHD5 zc~R?>`9n<`*ag&UPYp1SM^_)tq8aw4g@*Y&O7FX@d`daCm)eH#>rzv<=I*lZP}s~U$TEdIzvmjd`>~RK@PLrJ;#D% zMU>~vDR0XexbP*X4pJP_FDT@CT`6UzfQtSK=C3JoxBt_(vG~@@DyvsK$;XbWE z@+b68zbke-U0qP#OcB%|W(8Mz|v zv)o0pXWu{?MO~rCS@;RSS>M7-XN^gA#rRpCLa}oL=QYpOLuy6V`N(qt=Znvoo^Ls) zKr$_a3Wf?)3howI6`Y1`L$-{V4C=2g~`>b5iTS(Bj4ev4!-fbwnYb%nI!3|Hc2A;?mo(wZH zPQjDb!xO(N)+6~D3UCr;a3aBQGMJ^&2q*QS#2QX*3(3_u04K?U6D@?3#f**brT%c* z`{2|!ki3mpxQQybk!NL9knoWNx8w!4WdygTKyoGLlQ^=+_F2|wgKF_ zJjv(yQT_$0p$)2{9I7J$s>Bnj#R#fqJ<07@1C?Y76%`DXg&7{rP-$N)_d(UEkUS43 zsKi95$SYOXAb}(ss+0lMY7JGZMRGpQLnXICMUP&*2T3JGQ01{u?QT%@h9v)EsCvOk z0qBTL&>5Ho5(}MD4IR^a$%f>D$U`TYLq{>8voIs113GQICKbBQpX7!3K_})yM>bvN zAlV^Hpi{R)$GSo1Vva~Xbn@_(&Cu1$NT!G*bb2Cm{MFiW*hozQ6z~T$umV)rO0q^S z0aEl`{RF7d0VymsfFdUWO_+cx_9TOZ3y@|#AdVFv59X0n01`dFejZRMj%1Tq0aAqn zVpZIbAUP#mfMg1QXjXu1m|0Q@NY`8E0;p$1@=Fc@5=H|eR^J?gM3{C!$r?b*Y(Pym z$u+qGNZMbo0;noZGEN);X_EnQZ``^HX)^hM!qI@no`A~cB>SWRkb2}cf6`JwZp=aP z0VK}@L~ps1Mlw;P0O^eZ@k0UmF(2h=16LvkFv2=u2Fyx{0;Z@2#&~@f*C5G8ovPBbOY<$2KFfd7D@v)VgM^Sk!%$+U@8_cR(aDrlCv@!m~103nmsTZ zX0Fr$(|x?}2drmJ@>hI-3G;yw+nRYv7Khz zdjwm_H$erIf*QyGRS-_HUOu&3gIdrB)v$@=z7&Fz=<1jm!}(|gl7U`;%6I^3qZU+0 z0m*|A2PL8piX;S-31-9ebgF||Sq-XX5y^>32PM-8ist9zN02mB4=Se|)J_hlo_LZU zBLGTB6BLmLC?m|0X$7S;^;85@6F13~i325d9Te4vu11nEqX$YW2ozWGvj~zm!wX7G z4HTI(D6>pZX!k*>jdd>u)y7M5Xre<>(Y+zNdv`(&&QH3joDe_&k~9)651Xs0NDA z8I&Pr)!YZAIM%xsRO2#|TN49H@){`04=)BGS*Zt9=0i}Mb)Y&cNuCWKDA6sTNZmo1 zVzx~iDAj*`rl4APlAN1lP_nl{(SComkYwJNg3=8K#ar{bAJUt;Km|908mYB>Q^GaJ;iKd5L|P}A0+s?A77jx8wd6j0m^12QBpXB8-Mb5P__pv*BlXZY

    I+Gxjt?mPbD;R24pJmvM-3(c7nlgLU^2k0ovHUaFfC}n z)SyIicN$=l_%$Q~Q^h=(F1Xk+Flk(aiR07oM@Xychbg27rjbW5mE0%UJi;)k=)%Mj z2$Kuu^t||(3DZmxOf}IYv*!#u^kIAzOv5W-Dqcadh^k>yem5ZsQ}beyOB4!|bU94a zuO|gbMv)Fo+5s?e7yp?{@`~ocB(4P$`7xNxF}vv56empU|39^3j!`~L@;J?N{%^X+ zDIceOocjOEHA2kr=Fk@}uKMFF@r*n_AdH+!grjs)+X8)xs)8%J6 zi2bEzJ+~%V3Fwzhef@{}Ykha-{8fLb^fRL~+xAUTZ{DsZnF{Eu6bT)tyqu47oc120 z&K1{lc$)sETt9r9&QI#@{Yj-CHJ|0f{y_~FN6#`9{!Ud5U7OBTdh_oKML8_zOtSb) z`JXo7jL7;(HM|TXSq|vu)EatEZ800-oc-+`budAcYti5URoSFZG9S?QIs3#b>Xm90 z*C)f5RI$eZ*WzE#sn~PEBpU+#p?hE#!;e3hd$0Fn%2TV1`|SM=%Jx{_bZ(QR2JCJ; z*5)y_yieVn>BrM<(@5zk6i(+k6|2-!wa4zyq84{eVRcsF3{&1 z-;hfEUFkTd;#?wCusLIn^szXqWN-6yUev-)HdP)XKR3>SN#z~4o@+G_M78B4lgteC z%}y0~Q4ec>&3!WLO2stD@NtSdQBE!U`Ton7^3yy-Id<3aUEW|x`Sp(QnJqGN zWnOR8A{im*6BgC+K%R-)F(RARM)D zYoig9s;XUhAXAsQT<^nl&XydfDzn7fK=@VmI%ebyN_g2yX{KO&CCN@f|Frh^g-nr? zLW^X#@G-+gbr$9M&SFxT{v=}seb(B=-xz$cJ&U}~4>68U%@Ns<^ol{dYmh7!^kcJR z!R4WyC&J&;z_?!6A+o{m8e=Ul2gz(f-}Zi=LdNhdhs9P;a~Lur>5C^N(->JUP1E^a zGEp>R)-1UtHCg_Q;oS$83}?GB2IJ#N1`PVZ^&Kr4+&m*om}?CgOSi5NJ^Xq*L&n>L zWW}IgTyCBMgYRLrsA#klqwCvS(VJhEFoG5?BAGJiD__m#WUM!UpHG*MhiZ)hIiGF~HBE9Cd*^;9v^FVsI#*1lwKP;Ce1`Zp>-x=2L0@u1&q)`8}Evbeee#|T=Yx)I=D?(-&c{$8}z+j-fbAlmlL(@yS8@d zPS@IHoU$sRcQy=9=aXH$E*|Q1Rd2bevtTIg8?yY-Os>#+xw7fpGOx*xA@R}tE7A_Y z9^d+{D{_lELr!#hkgOf_+aKk<8j>};V}+u4S;*Y%84~Zr^Fkcu6iFrz`tp|zhKF2I zO_3>-Dq(1UD22X5PC7D5( z8{pwz6f9DZA!Ri0RIpNOlhm%%xZu+xzo+xnVjVn!4@+9E>aMg7&e;&XYUc;z;00Q> z)46MjQp&+BoyF1~tE7V6G3QBFrlgyfPY8z}qc--tB$Ry^lOHp7Xnd z2AWh!rV-{EoD;hm^vyj(MmVZCs8h8`rlId-P|D=!bbj0GeZfKTUgoRK{Eh})m55wD zk8KrH&{DJdzg#yPd-b5x^Mz&qs>%hODcm9ZaePUT&L&@yrG$A34Lak2mb)LzR<#cW z);4j-P44Ut%+XXLnM;_vP&9Qpuy<*)oWPdzfvf0Sa(yl*0=r+1Oy|Q@$N2&^2PwKteojwx;?)H0@CCs*Ubz1>)-NGRw3ZSNB_DrmL!V` z^C)(v-}ApX0X`qt^EsdOR-tn&-(PK`5Xr2<+=}%JLi|Pcdad`Lr;fTH$Pi{GqQf=bzX zSN$5rwMbSL=4HGrPxj*o&sKWS$nf(leV~;2z{QW};n;Le-eAr)zf<4Ml-=Cq{h}w> z%CA>1@e7}*RQ@kNFW2>}Z)`u`hLLZ*zEKae+J^7SuqCK+9r)6u#Zc8d1i-LTXm z#`EtQEcm;awa5%i+7VaMb5Y zk)q1khSxru*IBC++C20*SQm&Ddq3Z6Hem=o_v`K~-=7^|e z?)C{E%2o}lRrXmg_du1mN!&-v{`YjAUw8SpWB%7o)K*9L9!q%6RJ&!=cx>cr>2%KD zi{i{<$7XSFI-0Lmn@IndhGhmtDD5SWR4xm7=(Z&!D9=Y zgh<92=A2N*1KuY-x~WT>w|HCRpH$bn)P{Xmcaq0`JzpQ=2D!C%m+6PZvoIlIe!IE-QG8J&lG_w}!hXdA8KmZ>_!+;F%r$aXP;+OnIm0;+fku z*P61K}=v&6MBzgBppQoBf&9OlWSnlL;r zTjgm{L-rmPS089Odgysf@{dmEAS&pJc&t0AzisKMDfi0ufNg>=2HZveoSDu?l$Eb^ zk5(DqW~PzuPVbP?&QuR|*V$!6GVCzNhRM0hT~x6^Tc$(aec7T8?TJ_+_a|Q`rt=in zwe`7aL>X_-Fu&{eMmuD?dRwvEvY!RhIg6TczHU0IliQ0s_Pa?oui9~lOVf>MY)rEA zFhA$A2CrMHX2A|S%`dK+h3z|zDn52K;+&YyWy~7LcBOL-bz0A|TvK}kb&i@IasA4F zb~>+df>v;K-TPbT*IyymPzQ;fZf;{o>sVujXt#n(FSQTN$9WY*l+)fT7XV#hZ)ofEl5Zpv9DQ*F1b?Q3VH zR@>dfQ4P+0qp{QZk-yHxILobmxqDBRn{%B4w_YU6$obtG1(H#SIYl?cg`N9mvh?mg z{_S+Sw^;8^&~v9Z#huf6lUGjUIn_x@?YTUc?PSodzvq^>gOjGGAIUt#+#`;8vQ8@T z_x5bxG1p0+cVy4$qo0p>1dEVtM9fEOh^jhrd6Tn#5;OHkRaBCGyrbWdm(8`)xs@w9 zHyx>z<27i!E_!6oZbgG)`#+9<59}vdi@S;qy^_2y$X$USdpqi zG9EGKX{C&TgY&TnBmQ^t4yEm7MiHs=9L}zIGM$&X{!Y7ne$Gl`ckN31lg+!0^{SKX z6^6Y?W+diDjU6$uUp}ke_(`#%z1!3~WBZqa_F5nLNVX*AOI=*lX=iuZ$|OYWqTM+c zmI*5r|FcYNmCWIPLDeADnf4@o<>xtA`k{KfJ#-w`amcmG-V8f66VNc zRgfyE6#*;K+z5zqB#jAMe!8Rl&*r=SqZSRi;qk`1e%RYvKXa3Fw;pKhbJykZuWlRJ_PKMg=kui_hgiIW&8Hq7`9hC-^fNp;$E)(sOGeiI^X0+gPh^dJ z^5XvtzU=+)?wnqD`tS2Z`v*4MY1(=1kk-PPcdnf}cF1!(0(ZWC$-=+S8NKIF*`4F= z+drgw@aYl%J$ZV_)?Eii{5-x~KRcB3!?gOvBg$&V`u$tRk5Csc@V9<_^N5`XUjF-B z(k*A1M?7EM?H_yL(c!s+TtmBh#D;GjwC7vu9wspcg!(O=Y>S62uw_(_-Z%689n{vJxU-Nf-kDuXZ`5n$Y z;~X?zi`V3}c@N%;_mt&*gcmtOaYr+OS5f6>BEXVP!2@Q`VL>X02Is&Sv9$IQ9a2 zg1x~WVXv@fzSYnBoBDRPzVvU%S=fx6>#3Zpvj1sHFEN94ZZXU5rOcUG0 zII&L56Z@R6M=l^IkQ>Mm;^2OU{+&-I9yR$>e5oG`X6b zEziLvmy^@U?c{iJJvm>Vk4r6}CQuuw5!4E5hCDZyT0%{swoqfJHPjq=o-VbBnnZ1) zMp3J%S@N7+Y8f?++D46|)=~51`McCYY9h6f8cD6BX3BGUsio9ZYAZFCT1(B9=k-#H zsmau4YBaT)nk~=qrIu6EsqNHwYCSbyp6?45026=>zzARkFoQhz7c2p$09$}Dz#3o< zc^)uW1WW=p0i%Fbz$}~*$hneW888jl28;vN0rSZ7gTX>zBCrt{39JNWlIIG8rNC5R zD=-#V3(O_Y8wQJk$-rh{G_V?&O`byxmIKp)?Z9|oJusgA zSQ1PLwgh8>HNl+nJY%pZm=tUZMg^;aS>-v$U|BFN*cOZn)&=v*^N+#8U}CT_7#XY# zW|rq7gQdaLU~4coSR2eO&r1f2gUP|>V05rLm|dQu43-DegYCiiV0|z@*q`%7=>_Ns z=nd!*=oRQ055}N{>pf zO3zB~%DJ%gvh=j{w)D94y7au9JxLEtFHBENZ%mI&uT0M@&!wi9rl+R2rpKn&rstOD zRnv>plhd2iqtmO?v&(a=>E-F^>Fw$9>GkRP<@wfd0dN9v18@Xz1#kxP+-tZ5I0d)` zI0m=|I0tziHe3Xp1l$B11zZK3g*+!4E(1;jZUc@3t^>|Po}UdD0w)4D0!IQ@0%s!6 z)rL!fQ-NE7V}WadbCKt5!^ObKz|FwXz}3Ln$aA>ia^Q5}cHns6dfu}+4;&9_|{<-_U2?ZffI^~3qg^WD(` z&;-y1&kkRDVizTDd*&)rJ|{#t)j7_wW7Jo^ZwCd(PYtP(P+_X(QM@$0JK~*U9?>^UbJ2` zU$kG&=SK@h6Gj_GBStGmGnR7$(2~)V(U#Ge(VEem7{siUoR|M7W-5BC0# z&$p~7_kVm|IX~gP<hG+VoWoEN@BcgNIe4+_ch>ij;m1$2-kcAqum8!} zr`Zo-ZQyD4$GXSQI?aBOa~poTxV@YGbj_dhyV+km68>)Xo1EuRGv(L+vLF2ecKw(A z*>+y|zwB4erDXq(J$TW7+0SonJ$;J(9a{YMDfYXZ|KJ}m<`nTTsp`^G#79ZNU%wGA zaxO&L7ps0Fo`&tI`;GV-^kT2yh&Rr|B>rxj_3^L7W8mM-zY?F9jvoIj@yfZG#P1b1 zX8uY%PwJEWh4_wK{@gFb`_rlU606R?_80QO{2sPn$PW$Y96m|D;2ci!NB#Mao+O{l zyV!S<{1Uso_$2v8&ZF4i+wwE{X!PLV&*Y~O_xAspd?n{pob&kcF7jF0`nE3e+g0sz zy2y8Oe#K{}&h8=~-d^(aPvpnzduuq$QDag8K5{MW269z2Ur5>d)=R8@{I=1^eIlJ@u($ zThaH_D>-Ll&=XsZQ_rUS6+BLT`*Fg66W>t}ANzX8chtw=*m>VkFXdd0 zUmrQ|JL>5K!*89`*TyBgJE^yFUPquk&`CYM-ruv6`uxeM|9wlnmUBFc)z#lp&y$_^ zeM^16dqwrP)O$JK3EzMhg-i(kAS!2ypd<#z4{1v?9J~o zkATmn=X~}Rc#U&!!Ee8eZukm3_xiFMzXIR&eXsZ{@SdDc61ibp2Y9e?!K@DO;WhgQ zc7PW-N0+%J6DFVh58EcvsFpv7FfS1$ek(#?&vs#|zvye*s>Wb5R=ZKK?m) z+G^YJIr!T8=Dg3r+j3sYl*=#p96a9rYxg1WxoKzo5O`hAQRy63cL+TH!DZEl!1p6< z)J|{`RZG?vLqr<@}k61+kClhaaq7{1N@}qPs_bM87QO(me37@gw@_%L@-A z=&!H6b7O*jTh6Pw)zmLRKR)zsangtA&)3f!YBMu@#6>Z3%!qMAHX-r zc{u-@I_3lTi0~a(egHqweTC%%_zF2E=boHR@55(IHcfjUeq*X>!29qWa(>Pu?qA-6 z4{5mat@q$Z<_%i;9(;+Mt8?~3K?m}_kHZhm-r63A zFOqY6rk0F}!zU&7Um1sA($-kx@J(`_&%EnjdK*6K;d7hbhM%(K-SIYjm7MeQ_#dbD z!e>oUKG+Mt)hnlYFMOAr|8xB{H|&KEd#0{*FZ|dKkrQvhm&v(6_ZKdG3qGyou6y5t zU+a4Hs<+_Vb{`S~z_`q{tuH6kkcwqJ z4Zc>+LHg+4SEKN`1FAw%_}#D5?~KCt%K1o>-!VtwgB#yC)DAzqFW=N zwZkWW^Ne! zb~&$U*^Aa4@bNQOAATKv{@P_*Ux%-kbDVB|F7P^h{_q3rG$hl9Y>+Nmm36B__hRie^aeQ(s&4bR*U%%z_Pg#i z^og~uA?HNBJNE7E=oueewr)H6##tGUY)9{q^P~2EdiHkokZTjCx1ox1cYjt$%I{dXt=Ib^kMix1dKYdG#M#(5H4J%v;c_dcO7wdRBe?qF2zj z4z!Pb1-*;;4a~nXO>?}09`@OfU9IS2UyggH6}?Q(#aj9Jqpj#^gQ^C$qOXnk@}gGs zHaRcruF>LYC85WS?X~@7^tnXwqLa(*55Dl(keAR4<=m~}d6_SvC)WIO^hNYV+x_h?qBqKUT=8l3FQP~8 zaQ1r3j3@=*@DT*zec1x1dLlnH6b4pT6Pa2`%W=%mrc2*wPgj zwxDNQbIdL1+qsLs+KApQ=Z_tGGqMpqJT`vfM)dLPE~wpzUe25m=8_G5+p-Zo{p1Tr zpF>~2d5!iQdb^xg*1u))bLjDg-2-}Bzi4e0rU+V*Tf-@nK4 z^ak{PIp1u!Vb}&d05>n}wE+*n)jbL}-~o_x&n}(*{(3wB*Lt5{j|bpB+nn`y0OUNh zyhG}GJOGjXuJw2TZasYZSv&x8PTBzH)@ShmY`k^xvv>f!i^e~T2SCnGySeWL&*A}i z`+4)TcmP)QIQ9%406AA}=)azN1`oi1?;m>x55Ox=4SNO;fSkAX!R5uz-~m`%@axlf z06t9W|mq0XT2rE9>w8FcSt3K*q58 zb$9^geL7$r9suXvJ=fs@kn`eZyzt{%JOHEb{%|cGfVxXwT8jrj&XN1|#Di<`0L(gi z>smYjw|;lYT08*EmcawC=IkHW-~qU3@P}*g09c-UX$>9#X3pRN*mlc9Yw!RpX&+j{A8v9)Oe1k5}UX_#(MwH68#tr>+( zNneErp!fA(KZyt6@R_|&;sKCz@FuL9|0EuOhnmJci3gxhL;ol70Cc40Ghp+ZUhg&)fZbMcmS?B za(pEo06Ayx(dn%#@c?YQd+AC%0GY!lt;7Q$=kFCa^jV1q;J`Z1N<09&_8V5>0g!X~ zE}i(!3OoSqhc>Uk12A`Bcm*B+X7%6!_;$jO6?gzRzD;{gbktXYf)VBAYH7UKbs^9;x4)h@;ZFzsNk#drW( zwz?PN0g!VJYu9}r#sl!l=8wa803Lh)^)Ma)Isfn$H5A4JFm=g8VLSj|o*Ep+10d%j z-u}zEVLSl$EyxMu0oZfJZ;S8%$a#qa-`KMV55N)XlaK-&0OWi~|5H~i z!~-y*k7pqs0Ppu13-JKRxsfkV|8fByfNRIRy8sWsn?tuPzyl!XNiKS9!2&!0$66*W zzyomEx1$!|0bs@y9)P!=tX_Zzz?R!%0Um%+%kmcB0g&@2J)eFv9}mFNr614715i3T zIv)>!oJ%?ON^$yz@Bm!dd&Yb`0B7Geem))mIj?fewj1W-0cbZ|K413$jP}gO10d&E zCWmy-!vpZ+569-=0qC>hqj|aqAT{4|j(gKQJOK0lSUC?5z`h@5&BFu0%qu(qmsswa zhX>%6p0~`y1MvENSIxr%Am?GuD=M6a2jJ&9Y4h*^Y|Z>Bga<&*$-M2RcSCppE;Y7= z@BmB}&ko}Okn=P9Jlhn)1F&o3Lm@l>uSM?+;Q^3yHUB)PcL)!_pnq3}@Bo}Io-M`$ zAm?q~`2H_*@c^v8`^a280FUH-G#3wmoWuFnnwRF{0q{1ior?$HmWd1J;sKEJInP>g z|6Du(KkXVi7Z1P?!%cJX0LZzW#@ElEiwB^8RmogD0DX3t=i&j7^E?a9-^{@SV2JOZ zg9qTLHE+$q10d&o{yc5N96SJ<<}aUv2f*{f>^XP<)K>eZjXX62ob3|V+ zdU-Y;fXV^Qv+)2tvU>4sJOIoV!vpZzxQVmz0JQ#m&ulyZi{}lQjR!!^9W6ZBdo~_` z9lONIXu<<<`*Y>9@c=N33=hDF=M1y)0DQ9R*I7KDbp6S1X5j&lb4ttRzc&jH!0eOl zv+w}?{9x-WJOFZj>A|(jXW;=Da(ieN9)Pb(r_RCyz)Ukd0L~+US$F_GJTh<=9)RVi zZkUA!K+ZcIHRO_6cmN()Uoi_0z#?PeEIa^m4(dPt{Cy@KfXyp^oQVhE*6WYV!~?)= zG&}%j4!koH4?s?P`%F9lH*J4qCLRDeH}!gPdJ!G~OVJZE@c^6|He)6p069-}TEzo1 z@c`sD-!&5tK=QIXX5s;mb5@;8`p(1yuyW*OGw}f2UUU9TJOFb3>cW5K&%^_ecbj=8 z9)RSuGc)i2Fp~`rz%}{b%)kTi_2fe{@Br-pIWYqd0JGZg06gv4IRg(s(wEM6H3JX8$@BWmzymP-fH)macmU))*!Lc)n1Kgi(a@3^cmSeBTaY!vipUb@Bplu9%{k^Am`BbK6^?N9)SLfA8x_}@QpZq4iA8w zPuntZcoQCgPi%KI;QATHAJODSnw=swZU_tDeARYiYU-!({ksuy`i;9;8@c}T@7f!KcmPhFxla6EU+ds^yg@tw za^CNyPxTJs0oc6ppFunTpYOgRhzCH<0Uq(so$R{j8JOG_D%|Sc>axU?u zFBpS(0J=U)58?qB=SdIZ0g&^GS07Ca;sLmIOj-~RK>H~rhzCH0 z&PnF;-~r(C;Q`?D;sKEJler&w0JuMR0JvXx0OVX{?k64q?k^qy?l&F)Id7TuzyrYg z-~nL0@Bqj;%&aFK0M-`|0PBqhK+b1oKg<^%0QLtS0QL(W06Djr{e%aA{e=gB{e}lX z&U0oz;sIcP;sId4;sId);sIbk;{jlQ;{jm5;{lNKpNR)N0K^9#0OAD?fSe0WJmCQ# zzVHALZ+HOYylCPP4*>Cr2Y`6R10d%}6VG@6h;KXq#5*1UIbWK5fCqs5fCqqlfd@d& zohF~)0U*EN0U+Pt0U-b20U#gY0U$r&0U%%D0g!X5$!B-~$ZvQ6$ai=E}qK+fN$9^wI@KH>qOUg80ebGfOfcmSxccmSxkcmU+QZt5`}0O~Uy0O~a! z06E8-dX5Kx`i=*HdXEP{&i4in-~j+1-~j+H-~o_xzrhoD0KgY`0Kgk~0Kgx30Kg-7 z0Kg}B0KhAF0KhMJ0KhYN0KhkR0KhwV0Ob5|@DLsV@DUyW@Dd&XIaeG!g$Dq9g$Dq< zg$F>+8wZc!0RW%j0RXSz0g!XZ!E<;3z;}26z9bQz>jzU zz>|0Yz?XOcz?*mg{XtDINgu>T2Nu0Keh^0MFt90N>&P0Po@fkn_*M!*~F| z$9Mq1%Xk3fTy*d>9suw)9suw*9suw+9suw-9suw;9suw<9soH<9XyW*0DO-J0KAU} z0Q`>!fPMfE0Q~_T0Qvlk9sv49JOFZTJpCjd0QyTj0Q8%90O&vQ z0ML)(0iZv{13u zd;uN+Irsir!6)b*0KqTd0f2A70|5Vk2LL_-4*>iG9su|XJOJ<)cmUut@BqMX-~oW| zzykpPfd>FS1P=iG2p$0V5L_ z@Hcn>;B)W*!0+GzfbYQr0RMvr06qv00Q?Xh0Qe$20Psh60N|7G0KhNd0f2A90|5Vo z2LL`w_W%ff3J(B$6&?WiD?9-3S$F{8x9|YKci{nm|H1I}9_%l2J z@M(Ae;Mec~z_;N6fPcdS03U}30DcY+0DK)D0QfsR0PuNu0O0rV0KoU*0f7I*0{|b0 z2LOH$4*+~29su}5JOJ>CcmUuR@c_U#;sJnv!~*~yi3b3F5)S};B_06yOFRJZnRo!; zH}L?#cj5tn|HK0TABqP6eiRP?d?_9P_)|Op@TqtJ;8*bgz_;Q7fPcjU03VA70Dcw^ z0DLVT0Qg%x0PwkZ0N{7=0KoU+0f7I-0{|b42LOH;4*+~I9su}bJOJ>?cmUv+@c@_v z-;4(U{uvJdd^8>a_-Q-<@YP=l4*>i%9su}kJOJ?9cmUwL@c_Vo;{kvV#{&RAjt2m~ z91j5eIUWG`bUXm?>v#a*+wlOvzvBUbkH-T5KaU3hz8((%{5>83_cF z9su+VJOJn$cmU8l@BpBH-~m7n!2^Ikf(HP-1P=iE2_69S6g&XvD|i6VTkrs&zu*Bt zkHG_gK7$7Uy#@~e`VAfc^c*|@=sS1-(0lLzp#R_jKo7zLfIfr=0KEtg0QwOg0Q4k0 z0O(720MMK80H8nN0YHz!1Asn-2LQba4*>cV9su+#JOJohcmUA5@BpBH;Q>Go!vlam zh6ez>3=aVM86E)iG&}(4Yj^2LQbi z4*>cl9su-AJOJpMcmU8l@c^KI;sHPp#RGsoiU$C_6b}IUDINgyR6GFat9Ss=Tk!y( zzv2NvkHrIkK8ptcy%rAu`Yj#+^jtgu=(~6T(0lO!p#S0lKo7c#9su-gJOJq1cmUA5@c^KI;{iYq z#{+;qjt2m}91j5cIUWG?bUXm)>v#ar+wlOPzvBTwkH-UmK92_gy&ew$`aK>1^n5%3 z==*p8(EITKp#SqPU-Nf-kDuXZ`5k_j*U(=}ye6;Bd+=VoC-2QQa4lRD*Tyw+tz0wL z&S&7W@R|5*d`3PipPA3jJ>Xt&Pq;VSBkmRVjC;pD<#t^dxbs2-eC{1m)KM6E%q3DjXlTS zV-K$;sqqax}S`oK5Z~hm*_6>Ew2DJh`5nPwuA% zPz$ID)COtC|>=Jhh&hPwm$|00Iku3BU$m1h4{_0qg*V084-=z!qQ(um+d|>;VP=i-1YM zCSVk>3YZ1#0)_$0fN8)sU>vXxm=?ZNn9eK0@RpB{i- zfS!QffF6Nffu4chfgXZhf}Vojf*yljgPw!lgC2xlgr0=ngdT-ng`S1pg&u}phMtDr zh8~Arhn|PthaQMth@Obvh#rYviJpnxi5`kxik^zz3J(Ci7Cjfe7d;rg7(E%i89f@k z8a*4m8$BGo96cSq9X%es9z7quA3Y$wAUz?yAw43!B0VF$BRwR&Bt0d)B|Rp+COs#; zCp{>=C_O2?DLpE^Dm^Q`D?Kc|EIlo~Ej=#1E3FFi25Fg-E7F+DQ9GCecBGd(oD zG(9!FH9a=HHa$1JH$6DLI6XPNIUWFdb$WLE`}FYi^7Qod_VoDl`tUC>z?Hz6@caZE3S0`D3fu}D3tS7F3)~AF3|tJH4BQMH4O|VJ z4bN}D;lSm<>A>y4@xb-K`SAP)91vU(oDkd)91&a*oDt8Dz#+jU!70Hl!7;%#!8!5# z2^?6dV;?6`U2%ufSo!Wx;8|ZNYKDb-{V@{0kfyTo{}f+!!1gTp64h&(FZ2 z!KJ~e!L7lu!L`A;@%#-O99$fn9NZin9b6rp9nbH;;lbs>>A~&6@xk@M`N93c0m22s z3BnD+5yBP18S?xP93osIoFd#J93xyKoFm*L93)(%&PfVx5{?qC63&w6m*6nrGT}7g zHsLtoI^jHd{s|5gE)-4_ZWN9bt`yD`?i3CcE)`A{ZWWFdt`*Le=da*k;bP%r;b!4z z;cDS*;cnq@;d0@0;dbG8;d)48EzSl8Lk=5 zndi^opy8t7q~WIFsNt&Nta*M74jV2TP8)6;jvKBU&YS1o;K1R+;l$y_;mG02;mqOA z;n3mI;nd;Q;n?BY;oRZg;o#xo;pE}w;ppM&;p};S4-OwLA5I@`AC4ccAI_iW|Ih%? z0?-7|2G9u53eXIAeh>`-EdfmdZ2^q|tpUw}=MT{!&?3+z&?e9*&??X@czzKL11$qh z18oD11FZwigXbU7K+rFXiI2J zXiaENXisQRx)vogDYPjxDzqvzE1q9P!$QkK(?Z)q<3j5~^WyneG%&OU>G%~a@ zG&7!`MMFbNLsLUrLt{g0LvurWLxV$$Lz6?BL!(2hL$l-gT{JwjJTyJDJv2VFJ~Tg` z|3w2t3q%t{8$=^SD?~Ho`C&9fv_v#Tv_&*Vv_>>XoYesYC`ExXAv}iPGv}rVIv}!bKo?l19M$1OiM%zZ?M(alN=J|ItaI|nVakOzX zazyCB4-%)6k1sjxnCZ-REp^bmXzS zP6U1)b#nAiW4^ol@I8rp+sAIKTX^62`)_`r$GFqu-hFW8_`4oDr~YXDx`zk-+d5(U zguq18BhNi@?WBW~#!Wsmd3HnQl=)N4k4}5^r$_Icx_9b@kIj4R*kiq?&7XE)TKV+A z^tICuOwVkrZXDe>w{c_RuEv9n#~V*I{@M7K`1h3f`k?r`jpBQw#m{6m9uPktm|i~p zfcX91(~gPPy6~~RQ}3MmlX!jeqw}X^PMO_sX7aen2Pa)S>A6Qtj|3)epJ1IZ=-=xe zK3acH{ap{O9RKcvr^odeck=_|?_YS|#=7>giF*&<^WEJ)jX62`=TRpD$L{)cWc<#p zBi0U|G3@T4*ZIqboEr4*9jgc4cl#B$of#18-*l_@mNWgf-gLjued7oJntJ_t*L`@+ zL~n`O)^|vsUwS`&)w$I>diB5Z%ge`K_D9v+p85ZH@?y_L>n}LJvgN$Wb2pyT7CF<7nH8*KXNv z+7^4Yaf|mAQ|tRLt$gvG&Am2dzHp?aedC(vrf(Rt{+4H}pSj>^S99T0dFyi5=C3JP zefFxVC$EbPT{&^ZlI7c$eZJJPwAYgR7C#;SVv&2%=qENk-o3Ej!sZ2M<`0`6op=7c zWg$~&>fBRvCe8VM_RQJ&v!9*Sd)9%OlV`eS?wv7d#)UJEG&MJkX}YlKR4^V~7n~9t z8mtMPA1n@L1`R<){F^DhK41LZQ1QKW;%80;FBCuD+;pVrLh<{1XSl>`9hljB*0Zzn z#q0k*d(xa!bEeKUg_ecRpBJ4sZ2p<~%?tW1>|VI(@zGDX7k#nl>F|Avdo8gn{e0=R zWlNS%TrqUzb&;wk&t6rsI)6>>+PrmzPq~^ec)I$TTb>=We)@(r&$Vwn(vtZ?uTA%C zUisqtFPU1suQYCny=vNa%k~wo9c{aO$Lu#g+j&`Zq4r(Ox9j=cId4tad+6;O-r4f* zS?@3Tz_@Qp;-`~h9SK`|2O| z{y3=X*v}JxG5xmu)cM_Qr~94x{EzW};{D;D3UQ7IXOVE831^~kt_o+faJ~y?#2njI zmdjZ+`^0%S582{&&fWQ!$Pk?W!x=*72@fJ?8F3yGeoD?|;%uiz;SC)r{H1fmIaQo> zHCvq3&Y4@B+r`;moFB#+WSnEhS!hGVd1{3fJ9^>i=4?2;<(yIX++}Tj+iogRIdAWt z@(-`U^Uv9VoIm*O3D=GHh-V-;OEEI;Out{ndA^(rxuH|*&-s)*-@-YWT^Ft%c(Zs` zhciEa|Is~!vqvN1>{QM_y(53^@Q#YDBOY7(_MP*^^I$wvR#kl>pejF);`zAnWj~GK zIlWKLd~r`j)4qG#^V-KYt$VI+T#tqKt&co-|CE#c9td2}W85ECoE}%0^X`LdpI>CtuRcTNo-d21@?RUN*0-eX%nJo*@C zKY8z(KW)*y2c{ig>YmP76n_j_JAJP>lW5Q4jK)(#svDW{!5JZ2du?o7F=$ug6XLv^ z*n8hK&N%B-BWJfT1BUzsK+MI=mjQ%j@$#ydUq&`*R&!57))@ah+T* z*Uk0wIruz$EdWqny^)|+)_{n-cX2lfT~gMGq&Vc)QS*hlOq_7(e!ea3!c z-?9JLhwMl8CHs?o%6?_vvVYmf>}U2h`v2iBsa0xFvpxW8#^(CccSt;+?oB{=pGok!J;-nI$mMXo0I< z6WHvGz<19Gj0n!$FR&_j7tB0B;BK({*#iIX5j_Nb$O_TRl!<<5w&Vf*ZO?@JnIAQNeS; zl^qp)8=T#Hg7<3`+~LE5e}uz?2mL^BsqnG7o+o%=xaC&`KRr%x+)D&c4%ZG}{|~|W zqZ@1%+5`Fp`Ue^YI>aoYC7=gP5S%`|Jly&nf**(D{!H-Hmk6#Iz8KE8QSi2KuOozp z3J2OOcucs+6M|2K6NJ};n}c8bhv3NIx!|hco8XMz5WLT&g1do#fkQc0@E~v*@DXqd z0|YNHQ1td2M1TH;=&|XO>2>X*U!~`yZ!8qOAN?CW7=6@(q8BoXex|qRN$4x+4IUQw z9*hpozF%Nv@Gh8jy1<>!3G67AU;jUU=I{AFKgZAWd;C7H!|U<7ygu*4`|-ZKKi9$a za9vy<*U9yA-CRGPgU`d~;`8x2_0KClH=m#T!2RI9aDTW@+%N7M_mBIi^Q7Xwa(}tc z+;8qX_n&oOJy;jkhjn7TSU1*>b!0tRSJszxX1!T=)?e4L#C~93us_%*>=*V8`-gqR ze(EFk75j^Q#(rbpvH#eI>__$``;&djer4aXf7!?EXZAJwn|;oHXWz5`i38$+xF9}= z6XJ!qA%2J>;)%E-zKAp8jkqKJh(qF$xFkM_Q{t7lC4Pxx;+eQ6zKL_dET%CWWQ4Qzb)aRRD8`bUatmt#yiAJ?G^PN5yeATGFe$$ygkxv@ci+30I zU9`JVwRH6CoA*ki+VhOBuVYQ4T30x_@1|Le>coqt_I>;QMm4iye%}ZCH>#%RSM*)m zvr%1G^=w~%ZlfC9{&L^7$ET~id++S~;GXGful9J~cUDhVU+=rWZ)^Q@^&dOG>U++0 z)744UKlbfWFkPLn<@dg?bWBqX%hPM#-!x5~voE7&;>2m{YgSv$=HAoPncm`>34cDO z9-ic?c}IIp-M;DUn%3!$sec@EG4&Z+&zehro2o{R9$)1u$r}RPf-g-1Zw(^pQ7IT z*u6Co`xLct)wr6eTN~8dw*R}Pdtih5{=SA9+s~8LufCaH^VWjNYHZq!nvx!q)eq;) zuCeTxq%M6TRI~EdNvdV}f||XDA5qU<^+e6e2Om+tSi86;>-UN3rOnG~&Ym?= z`_*@+?yFgR&wXmfu#ao{Xm#o}z4q6%6xXQ_*pfBL2ga(w&d+MzkKU_JiGEQN%DYz` zu%x3VYveuZ?_-YE41M8l^^wcJshRNW81*&fyP9Er#;9++_kE3R#%OiQvL9DLPU;|IR;ZqNnaux0L)%*6tam&id7;-hXnaI^$-udVl#)wb#=Yb)e6$uKvxco>xCa zebJYxe!YCK`oO9zb?NJa)Wq>@_0mIksGnVxtM2}NpgL=Ao_dpGp!&flHg)gix2vt? zcD3)Vx2YG_6{s)YU8`QzTBv#+9iSdORiuU=@2^_=l&FTMZdGHA4t2^)x2VdlQnmYy zo7KIBGPUvTeroo$F4g|gP3lLDZuQlqPqptXSMND|qx#+{k9y&e8`RT1&r;Km{Y!mv z?AhvXN3U0(Uwe+K9Jx+C_v0Sw1&6OyGfn5I^~r10!M)B`KTCL3)4i4I*tb=+XxRm7 z+0GhuM(jfM^h4Sy?W8r>fx*Zp{{?dx4L0ePxacmtJF7USEYoHDm2qL)MZtWo=nw)|xeE?b!qD1@;7cgFV7tVb8F4 z*hB0k_LRQ2#2#a>vFF%(>_PS-dy>7$9%ZkxXW6^#VfHe6n!U{)XRov8+55x*u|P}^ z8^j2)Ld+05#1OGWOc7he7_mmo5qrcSu}Dl3o5U!wO3V_w#4xc;OcUG0II&L56Z_-< zasfGk+(3>XSCBKv9pn&l2|0z_LXIKVkaNgAjvjv`l)v&dcKFmf3=joe0# zBiE7h$bIBMav?d9+(?cjSCTWyo#aq*DLIwgN{%Jhl5@$u z)<^4^%d(KWxd7vM_GTdAEN9Bu|J~h53ygO>=&_r zqU;~BpQ7w1vA?41FR|aE>^HIhqU=AhAEWF?u|K2iPqAO4>{qdWqwHU?pQG$&vA?72 zZ?WH_?02#MqwIeX4^iSl#7C6)5b+WvUPSyvi60S9QQ}F&SCse?@fIcCMEpgGKM{{n z;!(tBl=u|!8YNyu{6>ji5zkTLS;Tjg_!jXVCEi8+M~Q!t52EA)ksqSu2azwL8@^ zH<9n6YJ!{8ud=pKaKh)>Y+wG6!lS~K8kv&Q7=XP)Tp1Lo@&%nQC~IctEjgc^;XnhjruF< zu|_=>^;x4ni+Zh5uSNaVsNbTVYt(a5-!N{G$Q>FO zK;#k)3?Oog1_lthMgs$g+@pa3L@v_603tVOU;vS;G%$e3T^blb zQ?F0$=l!Vtyg#*{>!J2@ebj!gm)g(uQ~UWm)P6o6wV%&R?dS7T`?(*~e(n#opZi7a z=l->)?kBaM`%CTTepCCo|I~iggWAvfQ2SXgYCr2o?Pooy{j4vwpY^8pv;Ne6_5-z_ z{Xy+#zfk+xKh%Eq6SbfHMeS$5QTy3{)PD9OwV(Y-?PtGI``N$Le)co9pZ!hkXTMYX z+5gmj;(^*vd{Fy|7ivH8L+vM?sQttjwV!yS_7i{9e&UhZPkd7QiC1br@k{L|o~ixB zH?^O5r}h*7)PC{-wV(Vz?I&MQ`^g{Fe)0*mpZr4YC*M%}$v@P7@)5P4{6y_1Us3zX zU(|l`8MUAMM(roxQTxe%)PC|IwV(V*?I&MS`^lfwe)4HFm0zj-8_ER6I{nQI;KlOv!Pd%abQ(vh4)EjC) z^@rL|J)-tgpQ!!RD{4RWi`q{;qxMtZsQuJCYCrXl+D|>C_ER6J{nSfpKlPK^Pd%mf zQ(vk5)LUvl^_SXDJ*M_kpQ-)SYid9Bo7zu3r}k6dsr}S@YQO$(3J>Vt<7ZNMLH}J| zBZVjQ*XBJ^ctd}0t|5g-^lRf9Q+P$cc0NN2&*-0x&zQnH`e)}Jr0|e_Z@5P(yrkbd z?qLc~>GzgF#H}$>89!%j;YCrf?->dA|6n@qBGJ86OZ}q*-o=@RlJr;T{`v!1Elyc9UFrIQhb??oxuPpK268gV1N|grekj~K#Gsku{jtZ z#nM7_5F1Elyyz4rhE(2J0d z=uN-?DZWzgUBCb-K2z^)zyK+}Q}2Di04Y9H?~T9!DZW(ioxlJoK2`6n$glKTV1N|= zs`p}GfD}Lb|Gk>P04e@f@8!S%DSlV)^}qlr{#Wk>!2l_KSnn0V04e@h?H_yn#33;=fleu2vX1Hf&7Z{Rw>0B|4RAGi=O z0Ne=p2(APSAnu(Ceu7H@1Hi3-ui#q10B|qhFSr;m0Nf1t46X(Y0Cxj^gUbN}!0mwV z;CjFSa6jNbxF9e9+z|K>t_TbOcLaWfOVTmG|LaRS*8~QDdjfyLMS%gt-qblNxGL}} z+!YuAE(<&hw*>}(>jLk>eSrbs!ob6DV_*QdGVn6o85jUA4Ll9E1_ltZrh>QO-oOBG zao};dIWPcR9e5q?4h#U72cC!90|UVIf%oD5zyNT8^aF5%U;wy6`USW{FaTU4{RG@1 z7yz!3egp0i3;-8NKLR%i27s%iUxB*>1Hfg{&%kYh0pL36ci=w30C1u7LvW*dfAs%) zDgBcQ27pVYpMqNj1HiS?Z^6BS0pMck$KYnc0C2VRYjC$<0JvQGIk;Ug09-Hqp2+27pVZpM+Zm1Hd)YZ^Au;0pOzPN8zTy0HRjuoHg7v{i~>D zDi{E6oBkHA8w>#VP5%oQ4hDc5*ZbrD*UNS8ocTMpXWe@9{Hm zCj1V+%WI@?l)jhvJ~745r}_(iSI@QLdm67Hepj!(U=Lm)_2<9)(bUiDy$P?8dOdzu z{~3wfcynGObv^oP^B$?|{X4&LExZQT#%qZ8)34d8C^nm-7#xaXuTT_YrJ@v8DT=vT zQHs5aV)ZGCqgGKe{fgoYC`xvnqPXf6CAUFQ%EcR7LyFfHR=kFY;8`6U1!8ETmloqpv(_)55 zTFl;@7BjY_#R^-~V&=BASaB>ZW{s!C9Er48W-=}2>`04ccc#T$U1_o0?zC9BVi50d zQ1WdCCEa0A3MveWsnVbnRT&gZwLvNI8k7v5K`E^@C|Q1kQWh{MIdulbU2jnG8Vrg@ zSZJ*wgEv2H@TNx$-hyU>*VJP07PT6@mNtX8Bxdkt#0}okgu$DYGF>5G2mLE=!rAN|Z1SBS4Gjn={{qt#q(v=)1f zR;$lwb<`TInSP_y88BM2>x@=cz0sQ6V6>J8jfx{=^x48jr8Hvn*_*}Bwitbdt-@8` zX7m-uj6Q4J=yN2DzRaZ2=j<^0vOA4FSC`S3+imofD<-eaY6{tGCU3sO6tY*Ce6~tc zsIbZuGFO{I#a>g$>NABLwWd&}-xP8NOrh*LQ^-|s3gtGKLghh|*AX(sZDEtQG-8U| zn@v7Piz!~%YKoiNO!4BFDQ=CM;*NwVo|!boogJolcBd)s>N3T1yG`+O#T>L*&DMOI zIhgM-TMH`8AzP){T2y7WTB^;~60g~s;WJxHYt7ayzu8(AFk5r#%vN{3*_zj2wt9l* zpd)1V<%i9|(umnt&}3C2p&&xAxpI-RN}RSGJKX$X{{xc<+p^&0+vut zoh9V1w}kQ z@@0e_wHe_|e@56D$OvcGWrSVz8R6W9jBt4{!q^k;q77CNmPwj*LWhXGX%+m66Ep&PbG7Gi~{fOj|)krZ>Mb(^gcK z8OyKEw3YZWZKbuDwk&_9tt^mf%c;w>x$84+c@3F1PbjlCKb#rNie%OnG>flWGHZ)k zGecQznYAS`@%Qn}+R{X3ZB{a~wyYzwHm5VQ*4>p^o7bIL>#=5q^Bq~?f{H9}X=PTp zs46Q~TAdXx@nwZeYqP>x{;Y6WAS;|xmlbx`XNB_`vcjHFRw6%~70ZfbB?_9eYD-(P z5=E_9@vOG2L`gg=QJTz3lyzh!ayqjT?yjsvUUyc)qhu>~YqrB?%T@{;*$#U}w$)yl z?I^6uwiZ-pJBq#8HoGs|;i%2F75K9q&Vcxtx@?E5KHHJoknJcBW-HE6w%-=cR>~sT zetUDa)!CBmFKo@WmbGR3i(}a~XFS{QNMzf}lG%P|hj@+7Y`?23+n?K=?Jrkyymo6& z#AeI!7C3Su_KF;zy)q|KSe4@|sLqKLdvj{-zMP1oHmA10pA&Hga{TtXoQSJFCz9Kc z6Dbeoc%7k~q%EA|EsNwN?aetpXG>19urwb4q@W@%Zm-OX6jkNL z3##)XCEmP*-Io_Bt<6gm`12xVfxM)>E-&J)&x_rFKf$7mc;TB&Ujw3G?AAmOXelZI`Wdv&b*|%OMKm(m-JX|6(X3$tX*4$ zz0y`uSY->@s%;g;UYnBdvsE~1ZQgvpt-=|wS?zVU3Rk@?WN)xllm~5!JtY1vZ1dV9 zwt&4^{CYEAZVNaPHg7@F7I1dh9QICIz}01o*t>0ka%+Bt-Ig!% zcYd?IBH!w$%x^BN$`3iJ^P7u(`OOZ0ezP->Z*|t?H@oWdL(Yc$=5kT-?4f*zJ)B=_ zkK}jQoAVuxmi&&w*8GU0Ex)5UmTxPF=XW>~`LzYf{0?VFzQfs>-{I=Yk2t&YJIWQi z;;`DS4x8QUaM&vfD(n@GN_$07l|A67wpWyR?MkW7UQt?W_m=wY6=ebOb)CJ!U2l)u z8|)RHpj~l>>{e&k?sZ1&fdX;m&K7&1sMQ{Dw%G$EF}qS0w+BiSc5hkI9w_S&uhD4_ zxVyyH-S&V-DX=-L1rCR;pw{6iXfCKI@Hr|Anv1Fm;*RQq<`Qp#t<+c0Tv}UDTk0=p zE(;X+oOK1w?)rkbv!S5b6D+VfLj?|JxS-YTUorI zqcl+<_Ig1_Sx152*;&xx?kY$+y9+uz*20QHTcJ|qC={Q$&{|YoSXt~9fA$qtI%*4T zMgGD{XFzSXXW>swlD*d5auH0r6F(qq3;dRaN9GsxE3N z_7$}_{6#I!KvAW$uBgRTFTQRlYAFvEd0nBRfGb?&bw`Q1r*ByW2`SOJXGnSG=UNG*OapCrdiZI!cnR z&XP`dS4q;{UDD}sI0B9;htE;%2)O)?DrcRe%2n@hI2#;Q`=-gjzDR% zL+oKkrL)yhQP$=NxML2RGcJBM;jon@9rex*@%x>QdRLdj@9cKems?9KN*$#EXJx6? zT~!(?tu76@eWev;{?b-wpwwDcSK8{TFAbG7l(v=!OTEresm~cM^_E3S17*$P_gYFF z?pE=2TWQ1{E3I|LOa0D7so1ZjUCxeDM_FfSm#eEZQr2DCRbK6^cln)FWp&OfcfHe5 z*5Iu2gq<;G#2I(CIy;Z))#Tve`WSDnk}3b_2PdRK$1x;*Go%0sS-@~}(sL|he~W|y_R#Z_6}>au#;T$P@f z%T^wDRh1`PHc!%3<>_!a$~(pHb-5g#ZdXIO)m`CsxU1aN?iRPt9dP^I_3k=%rKiE& zRvvVF%R}x!dD!jsMBD*Sv)fnR;;t)ib^APR?mAD*U0WV^*Ow>UwVtHA-qYdsmv_1w z%DdctPq(|f+*)2y?kKM+_mv0A{pI!L4dvCIPMR^_-}_N>FM$?8T*<^XR2lln=$N6)isk8<*!ELzH25;+c0BTbl#aNy3Oc3 zK8IEDDh|b`*u?)Um0G1j{J&c9D^=p}{7RkpZ$SLFo|h2+=zX}}m&-mq)d&CG$EW&W zHPr{}KTGe-@A3+=FP43>?3*P|DEsQv>;K(%bDcKvQ5;H4zs5>&WmQT@Tx(o>Cn)|@ zE3P*o{u>ro923`^5LX>h8kD5?shIfNW~D{^T}0_nTE+j{luq%TF7ewP;;SyvnJWgx ztfVO>C0(%um7q~{pXOj%&=eHiqE~d@UW3={P4k+(>0V1ri5X*tm^qdfGsQ$VSfNxH zD-0FpinIz-MS6v$S!p&l8=B3{Y0akQ^kz#y2^a&0fH{yBFa^>BmJX%E*kR}}ccgWg zI?_8VHpOPN8Ej@-n$2WOw^_nU*cdj1&Ed4LDV!d*)GD>cT0^b5Hm%lFn_g>4C<$Z2 zkT56G5~f6Y!cwJF8LJFc=Bl(RQ&oDErB!J)wi;T^t!b^M*7R0Oy;5(iH`JT!)9Ow2 z>GhT_rOVi5=rVVub(y--yDV14YP1?eua;&tS<|hSkPqi40YzZv^rB=dYz?H=`?m4I?bJFouP1WhumNuo$ z*k))GEJd5CExpaspfng83=QUnv<6c{dV{4~={9y7y3O5b-KOsJZi`Vd8jS{{*_dWD z8PkoHS;{QqEW<4Gth8CCS?RMZ*DKc>uQyz8zCP`G)Ai}sTlOe>jC%}w%zM)InD(Ua zvGh=S7<(9cn0uu4F!f09VOg)NH?B9VH?L1yZ(9F)AjQ95cpV`MAI}v-tzQz(; zOry3~Tf|ZoLJ2}_AxJV$B8bq4P*H?XyOda)sw87y8cR`oRRvX56je*P|MQ;TeE;|L z>b+MbGtcw=p7S~9e9mUtXdA7KHjg%rwvIN8wv0B7w%yb2neQ3zS??L{S?-zc*~)3< z%;k*btmO>lEagn)Y|FLf=Hj1+5%K*~=+hy&t`Lgk{ z^|Ilz<+ACrt)# zS=KB=mLS8hBcNorZu)<+A#Al<1p(m!!XM*(=gjD?UwnL@s{6Wd7 z*1_Dt*umPt(81Ed)WLR0J7hj&JY+p&IAl3wI%JE{V$3nd7;B6n#u8(SvHhq0Xa3Ll zpY=b(f0qAD|JjV1(QGsttww{}Z%UsJ?%Ua7&%Tmi!%eFz=VBTQdVBKKYVA){WU<=d2 z%wfhbYnUO-5@rgs-PP`z?;7t~?;7q}?wan}%4lWGWsGI4WejC3WlUvkX zYDLXOjYX|R4Mi+ZpYQ`Hb<5 z^^D<+<&5c!t%26S+`!nt+Q87j(!kWfwq4t9-frA(-EP=!*>2iy8?TKwk2j9DjyH_A zj5m$9J<=YT9~mE69~mB59+@85yftsLx6#|`ZSb~uo4jqSv{mL+##Po;hE4vSH*3R6{*v{I{(9Y7%)XsKLJ7_*= zJZL>=IA}R&I%u1%%{I?A&bH1r%(l!n&9=SO-kRSU-&)@q-df(8-rB61)oe9dtyY88 zVl`Q9^R@Zr`NsLy`G)zH`KI}{u3A@fS7TReS3_4zS5sHp3GIaWgz<#+gyDqcgz1FM zPxCYT8U3t&20x3R$KZC73LMj71kAo6_ypI6}Av9#2jJ_v4$8z zEFq>4+ZFAK`HJz1^@`z&<%;Qwt+m$L+}haM+S<_C(%RJ8c0fB|K43gxJzzLsIbb?q zo1x7x&oIug&M?fd%rMQcz0zKpUm0InUm0FmUYTCmN@^v|C571>J*2LVz*u>hz z(8SWj)Wo(^+iBiu+-cou*lF2m+G(4lO)^h1PO?riOtMTeO|m`Fo|vB)pIDz5o>-ok zp4h5s)y&n5)vVPF)hyLa)og3EwdS?Pwbr$UwU)J}wYK5faPx5EaO-fxaLaJhaNBL| zw)wX4w)M8*w&k|zwk=Q#GzS_3t$~I>OQ0#xmZ#;J^Ne}cJVTx(&y;72)8fo=#yD%7 zAu~u$D!_%T2SgksTrk?l-g42O!rzpUFAnH<4Q=pG*#! zyfL|A^26kW$pe%7CErVqm%J{yT=KW%Z1KOy&61BL2TR_STr2rigXC1nqmnx%UrLUY zyl4%{g_8dy=ZPOjZj*c__3`8_$yJh{Bqy0Jc}Q}Pm$EMPLDhuxjXW84xWeS;`w+^ zo|ot5`FRiChxg+Bcu(G!_vZaM2hM|Y;e0qJ&Wm&7{5VI>lXK;KIcLtBbLafI2kwJ= z;eNO$?u&cl{&*zda zC5I}XlS{5uJ~xk?tb9)%xm)tN^8I<_eaQurA0}r^9+})S`DS_kJo3`=K6&J?$!U}4 zCigAxohR>~N8X%VI{9^S?&RUg&6BSuhfiLgTt78{)C5q6O6>sk1akh=mQYVZ4GDE4 z)QV6aLQM#DAk=LuJY zsMJJ?oVn{)sdp6lbJxC7%SeqZHH*~IP+LR2jmU34bve}PP`^V>4|P7&{)pU@H_fMR zh*~1*i>NuG4vE?%>XoQrqOOTrC()~XYNDuaIi|^Qq4g{miG1OY}9L zdN^v}sC%QQzPM(+N=J|OK-iP<%{diB_m-puVIS0;zbK!hAC(es=B&XaTHd^u;% zn|e~tpL?Jdm3!fSsAJ{6xHr*%_dRl-+$;CXJyUzjy>tJ_0rG%cARovH@`BtTKgbdC zgj^wC$Qkm6+#!F+A@Yb^BA>`9@`~IdzsNE2j9eq%$T{+k+#~~AXg z;HjPH2-brqa>wNK=?S4Ggx(TrOXyLdM&@4`EQ ziM%84$~*J!oPqq=UH8G6@%Nl1KhGKS`uvKJJk3=Wcl(?wsdC7IaVFWR^2PmN^4toHIc7IRp9Ze9iz};SA6r&H&xw4A42w z0A1t^Q~-ksm)-T6G;ozLgp`99vA@8{il z9^Rej%kw-h@6Pk{?z|80&inE1yf5$W{>O73?!V(_Jm=;9T|UEep6<`)J3Qy@{%)SZ zb06+!;~72o<$iYF!E>MPcjFyB_szTOoPkFk+-Jkzd*sD^cKkkP$r*U$%YD|Ifk*z_ zcflEWr#Yn%bH z$N3|RoB^`W{UEEHfjoOB?hje!4CLK9alamY&xL6Xb1o{L9Q(Rb?Cg4V;A!tp4(Tv) zyid31Vg8@M+4_I-Jj|!t#PJ~=?oNiktyd>@_UlT?v5Sg_$#4J9IsHYL)AoCE?A05w zv*C5O9lblbFlXZUf}PL9;CM@9_-OF}xp_a@A%S0^grb)^h_QE^T`L!bU4 zD#7-9!n~_D;DM_y*>*JTtHPWT83jAxgbQ|-$SBN7`)b?Ks!QO9uii+QXZt-WVfu>< zo#+3bbF}<(TKnK^YX1(OhvYvB#*-km5Y%5 zqD!3VMHe{V6^(O-7K?HoEjGbfS59D2@xjig#d|yZm+0*Lu0(*dO3B7fXUUq*!jk2k z-AWa4?kM#>uB6wqxT#)+aaX*4j%!=`R9r^sgK>s3JK{!{$%s2uCMB+6S!Y~I*~qx( zWkcfzmg^grQ?657mGVvEoaL*=-7Q}{u1kftv0E!Vj4fL6O6uO}p(Q2m68Ci4YoFg@5 z>R7FyIf=FW=G?DUY)+TjPiJqgeQCDM_rUD2zN==R^hIVuXD8JOn*Fej@9ge=mf2hV zexGHldurC$y4z-*teZT`uip4s^XmoAx?iustdHv#ne|Qmhtb9cC!x0#cg)Sg+;b z&~)#NdrebjeAFy_##)iacg?EI7~K42)c)oLQKegKikj3SHtI}^fl+?`jiVC$%~7}g zZ%%L5a?kV?Ef-FI-ZFH0?^dm*Z*5g7!N`!ZABw?|j@ zPTtjF?qplX{*y;^tUWoWB z$%OMC=S=YJ5q5I--iaix0P2_M;GbNId<5#iS07U6?~{~fz6ICt#3;DoWgdUhSVwr8=iPkWvp)2Y|8 zF{!-G5v%)e zAMtzt@Dct4{6@qLC=5L_ATzZ5z~P}I26~6?7SE)OpJ%x6f(XQPLNe3muD>$4X_P7iG_=#(J; zeR}8%`8QeeH>2eze1;T$c3FO7k^E-R;C=EbZ-!;dCytd*t~%)C=a=Q1lI0s6ATIC)b40par0+vVvWkLV+BV(cF&ZT393i*2S#I%8c&Q$hcMLL2-O5#OYaztvLOqeYaROjO%B27y~s*Z_ty@|LWk~Ui; z&Npadgr*hI_x zMcYC}>ykzL_KOzYnPzTXOti9K8b=tn+1(d3MxH}{zee$ZFME$q*~FL#)w3u}Y`JI{hqGs!*)eGqGCl<93Jz>sG3~ShJd9)f$U+3lJ;U zS*%@ev3i5W`h|%VoFLXPN~~g>SjPooC6|b`Oc$%UPORq^v7$T0n(h~?dPuD65wWtT z#M+({t9wbT?=`W)zlb&dO|0^LvCe;pmHtbt^)s>BFT{Gk5-a{%tod89>i>y#e=k=4 zgIN3jv-(*7)shQtE&p8n@WDCp!+U3u5C1tgzJKdQ0E%l!Aux%1s$ z&K~dnaNd7=->JX-&FS;@7iZ3!YtH^}E;*mRKIcq+eah+g`iS$$zlWTk|GVG$=G9K; zSFg4>o4;D;Echqg8UD`_r}>`+&dir_&JHi5oY!7VaQi-9F9tiap7(Zkf8N=7@9zMo z{&!=i&)+qjInT;F2Rtj{{QK$qxG$eRi>v>%Fis}P#f3dN75Cw+7Z|0uZ+0M zk5l5NJa)#FcpMqG{m;<2Zh!WTyZ5M5oc^duT-8Ta;|~5&JZ{h*Z)5*?_%Jr@;g#5? z50Azc{4U!te$R--@7nlaMr_c7u-ISk_lb?Y-!`_&ec#xed!=GS?!Ae5Sy&j8R(Lk1 zS>bmv=k8|4MBH5%Q}phXm~Foejp_DVP|Sln^d7MPR$Cqwr$q+tI4xwT^&Em`)cs4AFec*HS9`}S?_;- z7`^uAlhK`i-W+}Ba$dFNARj65Gc1AlYNxhgY)&%KO#a<(99>Df(DtiCa0r;qz_&-4;ME}XvSOz8AMXIf2vce>d0%+q(KbveC%+MlPA zr=^|>o!07<|FoMYZPVgU-ke(ZxlVy|R?Jv^#&^hh zKkkq3j*VOK-Qsbbzw1Bl*@4RA)*iSM-t)lb@HhJ-!nf>i5gxMt-?8TXxnuY4OBg$H zU)Ql-`-+Wq?L9vxa__P+)%Fe=b8e6Kn7BQ^e9>f2<`=hjkNRTCZoe-ayC05zmc4!S z`s|3&{j(d7HfKK_bzoQasPJ7=MtSdQJ_;W{Zs(q`<~yf^6@J@1Y{j>Kj|~1cd*u79 z$dS9V8jl>E^>{?3tnDKTc7%_J-{Ci+)sDi@N82+)*KHpjI$*nZXwmIghv#owHau!u zzu^tH6&rqc>&eeoZk_vi->re4TerR$mb+!&u<2VS4Qsfi{;0km;HBRz8r<`npuyH}-V8dt zA$w5FhOvVJHdGz-a{c9yUF(xWBGx-X>aG80;Qh=U1J`Gc7#NyaexOh0nE}_=#SKVb z=RaWJy5IYkUAMab#kGC-^j@4I&YrzO{p`}ACf&!;IF=RWD35&sFX&AB!A`=zW& z@7H%tkA7Zj-u1n>I;-!p)x-M^TwSVf#nt(JWJ_V6HLGg&30?J5?^>(kd*A=MdGD=X z|JEzw>(pM&zV6iP<;tf$zhAkwXY9&eJ%d)h3%0M^7JN2+aPYEpYw(cteLbqDkL>Ya zMX4THD-Ly^wqjiO_A4rMH?BC^?aWt`yAf9n{pxhr+FwO=eZ0J8*Zs@Sc8Oaa-KE=d z-!7$>pa1ygve_SRURLMh$;&QuZoh0!XX~;$oiCg$GxsQx#Ge0`N zwB|=^mY#8pTRP3rdTCXMdFk;^7gMEQDYas!$khD6z|`=-5~*H+x0d8|%vv&{W6Tm; z$6iZzbs(nuE9HIryp&DtQ&W1iADQyJoqx*L?JOydcGtdq(02Qmi`&M2*`jT~FRumo zei;|=da-Xn!QwM*G8ad-iCSE)P4MD_t*b8%ZT)hQx%HVvTU%u=>fK5<{pTlC-kX-39F$q)@?I?Y~4!p zZFS$y+v<07UU$FTc@OJk&P%F8Ec?a0lfFIXjrDCb&*tkjZ*%RJiCt=6PrP3%H!-o+ zhQ!*nk`j;9oR~PWX8%O3X1m07HEJXV*03ess{Ul|oa$HRR<52qH>cXBxgph3=KfQ4 z#@uC9L+3WH+I{YMpB8f``uNN(=3||^t;(~6ZdGn3-19z>kl?*Lp@w%xLT=@S37=Ia zjt)y$QK@f&f29ry7b@0Im{_r5LeYwrgsl}`#CNH1H~wzb6UGY`QXUFH1%Zwjb zE;asnSv@|b?3DP1Wy9i6l^GB}x=fdNLzy=58KoPxCsR>dulU^(rL~>ED&uqxUbdMSohH7=F24w|KICv{<|zS}a&wl;c{t-0=HYoupc>+0RCwe&(uHQj0P*1ati z^aJKH`X}a6`d_BvdXlM#?rXB?`9_QWnbD-bG8pwVgF$a>(Dc(n+l+RzH=4fsf12L< ze+K>H2ctgmgS5DOu;?4#+jPhKBKpn$it97~E2WqDuZ+I)T?M_zJ8%8|+iJT0wwCVm zwyvJ@rjg$NO>_O}>o$7w>yEnL>(2U-e}nbU|NTUN^J=jE)vFPD^H+h{UVn5qzUreF@dy8~BnnEf=?2yp(Vc&#;-@_8d2@7KTePP1J z2N?-L4|XT~djCX1?ERYwRqj7a$hl{o8*24lAipOleF}wTS@*u85Ul-;I}aPLa&8Y zE=*aNcRqdLNMVD_=kG1ta;{i%@HzkFCufHyFFl)(-0JN1-1&dpqdcFAON#8Hy zPxkw=?#b9M&z{)+<+KymzN{=;*Yc11r;Is1GDT)+r|dnJmooI&Un$08a8-=e&l{I^GdCk`Uhc)Trn%N-Hx9L5mUw9LvZjYNFT3%>&1Lg`D80Pd58amE zJQ%lp!NL8@TO546{Py>?ze@go=vS@3hbKGp)sh_JiVivLSN!qav=uA9%UaR-y9Xm*E6w|3SMJ^S{mPO1Uas`o*X(Q8-iWUw_ip{V z+TQzLpW9PwRotG?RZaG+S#^8&^;JuDS6uDbJ#h82>}9LhXJ1_1Kig}KIlJ$g1G`ez zgzq}H#(NhWUGI#zohcd3cb>~A{I=xU72oz<8~knR+V@!(*Y3_LyKZ#Wz;%_f($^L2 zxV|oahfij!9if?zwy)1zxBY(RfbI3x7u_DQK7ZS;^-_r&n?H5;@7+yVuC6hRW&IT6J#EeL3x|a_SLs`pv%f zlA9PQH?ntMtlUnJ+>(9e7P+xE`4Ut={p8o8>1G&{Kx!q}U%kAa1jVqSO&BKef z7D-4JiMaj!W08*iA|-JmE!{+FN-v)$5_IE-%_2>cMXK71bXk`*6-k>X5_dCqoJe0Q zkwRnI?Y#3Mm1{&gWe0eEYmrv-(xoD~4_%oe#gQV-fg;r4FAR1QmJ-I`|1n7#8{qVk{Npc=FRSL6Jy7lb(Vq^#olkNyjhU6|~70)X5O^ znIkAPM9?TeP^sdAVS-RUT=`khYQLb?SAt$qf?^?pW^Dx3D$O4x2>0Ffn}T+^f_j;P zehGqtUkDoZ5L9d==;$@?;H{T}me&O}a|Jy&2#O{Nnobl{?JwxsPEfXnpsg)2QIPk+ zohyRExq`-<1eH?+oo5J2hYDJE7u0Sc=O4a7?Mh_xyuR?8SaKrC3!vqxghZi`jBDAw(ySh+)D?e>V(+alI4 zL#*I(v4+WF730M^MvIl4EY>nytmX)@o`c1Tej?U1SgdMiv92A(%F0fu*UiQ1HWKSw zSFCU?vBuTJDtn7{t{_&rj9BYZVzrBl^_DsMV#znYw}@3YiFG%Ml{bjB|39m*YQ@>B z!ET05p~=Hn?=Ms8 zpue0m)_-DVhYI^O?0?^P4omU2OgQ}n`SCYiw*G@pIr9urHg>PDr=zI(kaJ6RNBf>p`<<(_4ff^JcRJhkv=(763%fkZ zZ(rwJc>Y|GL+8?+hwT1EcWqqa+|)k3C_7u&_pxYnoO9imp~akiqMWU=juyN8#{}oX zqjlXfz&#vjIoKI>^J(#Z_j)_iZuT!Rs!M0*j7#5@_(yiV6w2O^l0J={8QYvC_bsjI z{9-|2$tOAGogY5yR_dtifnm2u2cP$G-##qq6*~A?T(``rUah(o#vST?#fu#==Vbqg zcbijjj)fVe+qOFxce#S0Orxhe;`)3&x(xecCb2_kQcB#LIStE(v~|X1-%Kg{Vt-`Z zpr+5uvRj5dCV|KM#yNNAl>0EKQ{22?tCatBO_R9!nzQ^LvUlcV*>zICWAV7T-d!qe zS@|~BQg&;F$(tX>e)+y=#T3~|!#JwWfu!c9gZ0g8f74Ib9*eieE^R5(BD)woMZdIP` zd=t}h)V3Xdb6b0bG&ces=oZQU+0u)7Fc76 z?9O4&OY^E(bBe9eYA!66HfP=5ku|q|J9EyO14n9R$X*?G!OSiZH0RgY#9DoS^qaHu zqx-cQbu2dL-=|$_vvVg-_QiDRC|R#!Hs5c4JTQCE%(1?GORk#T;_OLZg)`T(LuY5S zOsaFuD`@uqE)VNWl5AK+r|y32>X|2dXEsOtKI_Dvwz?D7otpJBV{F~>3%1R=*ydzi z_V}=yWVS>M;3U$1mb@T}k|_v?LV(_q$yEg#o!Bs+c*Wq-}?^ADqQP8u7m-*Gb9 zuzO?!ua29e>*%fqWfK#l|CAj!`FdD%#q+TZ>-jsPBm3NHIC^!}=dG?p?Q;X(uN&X&hR6X0`BwCM9PH zhyG{%rb)6>h&1y`d-sbB~xaMIQdbt8K&?V1AkuY?#BTmOP8rKqeS}P=0zL5 zjQTuyfAgUC1yQD7OSfPb5qo*g9FL8P+;OHw&)k7gNACLhM?^G^N_v~%-$nKmvAgH# z-#4c(IMc4>+*5m|_f1&QvdW-^)3;Q9-jW?gA+p~mcTKD5z7MvxdfUI)^y}W{*54ex zGp&7-(AF1ZzfoD)0kpOtd0K;K<=Xg-37yt;ZDgCdIsVg{H8|6T-AC*Rs+V+gYRZkc zfX$X&Qvrr+ zV&71BZse4Mm3p-|+drC8zuKnu$BUPla`waf_R6mKcG)}mM!#JhK19!*{PSU3$0=j` zPi|OZM8~gX*U~20TeM>O^T-k{yaMMfI~>`lSa@LK#MH=w-2A}ZvWMwA*=^LQf8)rU zos&A134J#y{qgZm34W(1)i70ctdSi}>_2io95rds_h%eE3Y$$@HMr(SRaU*9n0Go!Fz49&#+=x1c$leOfJv zc)aRD=WQ2;MASZA=VSIhv1=);(-SGgJpb{9GC30th4^+k`%V0WWjCX{M9WSn_A&kQ zq3nd1(KWk{K7DI^-SDWc4?o#7ewgEQS7lGX&uBG%*~H1+f=9j|*W}32ZnF!IjhpwV zLU(pajh4MmLB9RRt=xa8dyT@%SPzQ=7jO~5CSI?^_yN+FATHCYp$Hm4rF7mWzb=gn# zLUu@{#w{DOdqHZiA36*g(^C7b*YO{`$Mo#cyf?e6*fUk^edZUFdi~TpEq~M(6|FV< zq;&TCV#yN8%*kG>jk1f%nYw+nU+GeP^M^!?F0>EtTjGA>(L2s(^<5%6uh>^LF(`Y~ z*Qa~*D=0T*)bRh(`(57Fd{o5y`~8$3F~?_5*v4`3pNxAuC2Z2=bDw0aZXR~HxX-77 zvMYqeJD*v<7u_HbpFoBMgjoUwyie;W9C$i?hI0U>XO z{rmjQpkLYBCA+!?@0m2L)6zwQ3yRhswz%Zw!DAZ~epYgz&yfDI(<@!}dFAGZeD=OW z){yh9ygn;)`^Aub(@qcF-mSg6FApDz|IfeU@Aw&hmfzub`3ydb&*ZcD4!(=;x{l5(e;F(Q6Tk*A0;~Wtzz#43 zECEx%7BB{^0dv3}FbFIHlfWi03akRNz%DQhECbWPHZTsX1M|Q>Fc2&R6TwC>608I> z!A>v~ECo}+RxlQ<1#`h(Fc>Tblfh;%8mtDh!EP`dECmRz z*a~b0wgVf2Ey1Q>Td*2OESf!X{yxuu<45Y!VjHoM*h*|Bwi6qQEybo{Td}d&TDQ#=+lvjx7GsmK&DdycH8vaDjSa_^W7Dzi z*m!I`Heba@_yYI@_y+h0_zL(8_zw6G_!9UO_!jsW_!{^e_#XHm_#*fu_$K%$_$v4; z_%8S`_%ir3_%`@B_&WGJ_&)eR_(J$Z_(u3h_)7Rp_)hpx_)_>(_*VE>_*(c}_+I#6 z_+t2E_-6QM_-goU_-^=c_;UDk_;&bsZeLG)J{1?@3*r;v8{#A4E8;WaJK{s)OX5@F zTjFElYvOa_d*XxQi{g{wo8qJ5tKzfbyW+#*%i`1G+v4Nm>*Dj``{D!R3*!^x8{;G6 zE8{ccJL5y+OXE}HTjOKnYvXg{d*g%Si{q2yo8zP7tK+ldyW_*-%j47I+vDTo>*Mp| z`xEaH3lI|!8xSK9D-bgfI}k$k#u0`w#;W3lS3$8xbQBD-kmhI}t+>OA%8MTM=UsYY}r1dl7>XixHC% zn-QZCs}ZviyAi_?%MsHN+Y#dt>k;!Q9)MVon2^|z7?D_!n333#7?N0$n3C9%7?W6& zn3LF(7?fC)n3UL*7?oI+n3dR-7?xO;n3mX<7?)U=n3vd>7?@a?n3&j@7@1g^n3>p_ z7@Am`n3~v{7@Js|n48#}7@Sy~n4H+07@b(1n4Q?27@k<3n4Z|47@t_5m>=!|4uD;; zA^kQ>*@4davKyWAW@kF*&n|WDgB|PK z54+d7FLttXf9z`KKF`PwckY+n?%cQHeb@z$JWP}w@yN$Q*&UC(urm<(36ov($kQs> zL63Z~n;v;%XFc-AE_>vW9rws*=RNhGBCqToM1J#Uggrr?8~*X(FXVgAnALwF@9ZZ; z{;i3ZAEOU_eWyG|Kek>d@fdySBRdSyAH7evKhdYzHSRq^zh?bUe}ulV=Mepixqt8v z^zq%}L4Tm1(~SQ-L|<#lE=2VAk3@94YYyDA*m_y9a8(K6@( z_;By=ulK|F$ZvLe$8!J}T&niYaidy>xG z1+TniHzW9U_>ZD@!L#35ZTk&;`+j-1-@v;>+208MITt0~0T1uju6+l5e187$ui#~& z?05t}Uyl0UZSZtNueG-Ue^m$sS1Xw?@L8U%=x}^1OcmpY2`;Z-LkBiUhx3 zzkGcYJl~qM@+SCxwne~A@LutJVL#5i0S6F#u;LBu!!p-**RdDuoWy>#E%*8w_M~{& z%4^t{#-{?VVQ;R=UP|mw*W0tMVvqKxcwfaneLnbyE7&V`S7N`q1-$~a{g&9jhs`91CiXCOckRpA$F9APU&3B?ksX-W&l6YdvH|q!O!M*W7qPDa z=X+hm-m)hX`#UjU=}*|>-_rem!an<#yK(`0oguq4vEM^ROVy3o^K}7v=dthG8;m@U zy;uC^^YAU_@CP>R4?c%~@L!E5XYm&TWG5&7L+XH5XYnUGR=r+;e=*Y%TY$e2U7}_I z{zr7H<3Hk$NLAC1_$PxOl=u;Uh25U`FE=X>I)gt`_x`)n_&3LX$~=v~!~ReFpDU&Q zJcU1WaAfK!{G$s$w>pKt#Eww>rzv&fPvTES80wzHznZ0;J%PVn^)S@!z`szV{gZ+|}QP9>c$DVK5%U-&4G9on8Ho;tw_me0>D} z@bdF@NAMTfS&IMo{Or@i_>-4jrXR+?^bc|z#@}SGDgI}-PnNpyN5jjubK#%<`rqAr z{MEa%`xO6mYu8r!__JSZxt)i9+qYR#9{w)-QSpDBKitg4A8wjAFBkv#w?CTZ;xC_( z9jb2sIXCeT{&d+dnjXTxzSa815BS@=WX~%8w`*{-AMnRJZ@YOA|2)EX!9o1>$+C+T z|9$T2+u!5QUrSH^9{>KE{MO&&?<+n#B5g?y@xV_VJLC`_%r5`Ocf?dAfH!ShXo@RUZ5zkEi zZ{$AWn~Sf!_7U%}KbH8XPjuv7;-Me^S8Xrx(f$MH_7E?%mmRajPicFb>>-|d_~!O* z;;YG%m+U6qVh=6x*NrF7vWdrh{#~CE8=z%4=!!kd?)c?;ETdGyy{XUEMGPvaKEaFY} z;u3#`pRbffJeu&nUnGQQL@*$6RW-jd+rYgWMl{9_DV1qaYbb}z#LwEOt}*KhzI zAKm&j96)4z#Mf{D>}Q4pIP}BIm2d#{0={1f2hihX>`FKQb~wWUv~Ofz2?sE6>)CWT zfc>MFrNaTl$)0C8fGcaOr^5mK>hoX)96;{PtQBwo%Vifd9KbxE_AB53_OCUrfCK0n zcIGQM0F|$*xO3=NZ~&`Y*Zv9)pqSzDayS5XO2YxP7#6o24xs5@-Il`vWVlK%hXYtA zd#B+5LYi(~1_yBO%;aTo0O8x(FM|VMH#Ho?R5*Zfi%O)z0kA6@4j^S^))F`X!-AM4Z~!+C_F4i5pz?I>U;LE<2k`FSyc9Tq zl|iW~Z~%>E=QbR`^=D z2?xOLZa9G0ZUu|s0Iq+Xxfl*$q<_?6H~{v0!vPHIP<=5RfFhbwM$5b1863@#NhyP zjsD4S0RLPnmJA2*V3u zGH)fp0W>$~B*6jr%AR&OfFoNXli&bqJnWeS2QYAIy(BmQcALWitR8)L0UW^9g8T(= z01juy0yqHnpThw>Ju+kg9Ki4a0Sn*&`ZTM!01kj1>2LtXQ$Np#19&ob|9m)r9m!wK zhXd#%d(`0o9z}=DhXY6((Plmzz>sB?=EDJeD!bO<0G3L16C6O@r@8as0P6M4oCgP> z^0L`~e=!dZU|7o@^WXpu9+7H5;Q(&Q&UQF}OGjQN!U1Hryq*XLFz6Cal0MquccsPJdUIXIc08Sk55)TLP;8dGZEWx74m;Q)F~x~;a%2ptZf*XhAJ9KeJ{pXhJ^z1IZmZ~(8~b=Khk#%=GY!vSP%X`{md9DdPUhXeRF zrI8K?Fg3ca4hK+ncP$+bV7ZJSgai1uq_++S;AmMvhXaV*T1JNhNSaVehXYs~TU>_& zh`n7zhXWX%A~hDm0W|s2qQe0^yJ6Dd05;7u>Tm$PM;UZDfIl)c9S&f2T}_7rkpJlX z7k`EW;P2r8_<1-0ejg5i&w~Tt^WgyaJ~#lr9}a-$fdk4uJQ81K|DO z0C-@a0MJJ`0Q3_M0DXl6K!4!?&}TRR^cxNUeTM^3^(No}902$L2LN8c0e~NH0N@E6 z0Qdq20N%g>fIn~m;1L`E_yh+4Ucmu?UvL2685{uk1_uD%!2y7OZ~)*T902$T2LN8e z0f3)y0N^Pc0Qd?A0N%m@fWL46;4vHk_zVXCUc&)^-*5onIUE4^4hI0us3i3*dI6m>=7IQ_6ZIEdj$u8{elC)p1}cN-{1hS zcW?mMKR5vFAshhq5e@)*2?v1vgag2y!U14k;Q+9=Z~)j}H~{Q1902wi4gh-%2Y~&C z1Hhic0bt+Z0I>IP0II$Se*g{u{{RjEe*q2v{{apFe*z8w{{jvGe*+Ex{{s#He*_Ky z{{#*Ie+3Qz{{;>Je+CW!{{{{Ke+Lc#{|62Le+Ui${|F8Me+do%{|OENe+mu&{|XKO ze+v!({|gQPe+&)){|pWQe+>=*{|ycRe+~`+{|*iSe-92o)m7mS!U5nP!U5nf!U5nv z!U5n#hGz-oFQk)nR2$AF=x%0bN1W;cfp--H{20-#hr0?+#z?# zopQI_F?Y?KtGY>K0hvHHkP&1BnL&1tA!G@eLbi}GWDS`^_K-nj5t&3bkx^t7nMHPy zVPqMZMz)c0WF47D_R#@!0i8fM&=GV6ok4fdA#@3yLbuQ{bPb(D_s~If5uHRg(NT02 zoke%iVRRXtMz_&%bRC_C{{sWS0x$t=03*N(FazuWL%;Z$oA}|ST z0;9kxFbnJg!@x2y4QvDBz&bDw>;nVALNF0*1S7#pFca(qL%~uo6>J4#!CEjE>;;3t zVlWwO2BX1hFdOU!!@+Ve9c%~V!Fn)X)yZNDunE`(Yy`Ffn}O}XhG0vuDcBZl47LWF zgYCfvVT-Uy*d}ZgwhEht?ZSp(%dlzKHf$WW4x5MV!vG?_%Qe~_%!%7_&E4F_&oSN z_(1qV_(b?d_(=Fl_)Pdt_)z##_*D2-_*nQ__+0p2_+a>A_+OZ65kRZ6JHab6Wh7he~j7vC2j7+)Bl7~dEl8DANn8Q&Qn8ebZp8s8cp8($lr z8{Zor9A6xt9N!!t9bX-v9p4=v9$y}x9^W1xA73AzpZp&&0I>iu0kHuw0mM5kswkO6X)+gqt0)QDy%u!-i67!IldBj{JW*0G^h#5r8 z8Df?Y^MaTO#M~cd`!K(U89mJ5Vb%`wbeNgLTpVWKFyDq5Hq5DE7R_^+xWY^s=Eg7^ zhWRhdcwvqUvs#$P!ps%ssxUi+`6$dlVa`cKnPtMf5@wPxcZAs@%nxBk2y;M~^}#$3 zW_B=_gV`I**I}PMz18$j(<4nEG`-IBGt;w7UoySN z^cT}ZOrJ2l!1Vjl(@Wnjy}7VI^w`ozORp^bu=Kpr*Glgy{i*bz(q~F9DgC1KgwB!9 zD|$QW-=s&AK1_No>8GS;lD7W%?WEp&$2S?CQjvd|r7VWB_Fyh4YVZG|2&!wOwuRu%fhOe%DW*;D8h zGp5ijW=Wx6%#1?Em<@%VF#`%+W7ZS;#!M%4j@eD<9W$EHJ!UbXf6QD$2brye9x_7- zU1U}g`p8TqbduRe=p{3b&`o9;p`Xkwa?dG}*+l3mGljr&irVTpJ>>Bi*88zrWvuM!&i86Br3}ChlIKT`Uuz*=H-~lsXzyxN$fD6oc0UMa* z0zNRa1&m-e3pl|H7O;X@E8qn)Rlp2pr+^#GNC7*Tg#vys^8^fGwh1`G3=^<~StZ~J zGfBV{W{-d?%oqV%m?Z+fFf#;mIbF(U%(VipAW#momVjM)z07&9EeGG;Y^XUt>()0n*gt}$Z)Y-5%J_{PixFpk*> z;2bj$z&d6ffOpI^0P~n#0PZoP0PJHH0r+Q>u0$}9*#h7oGX%gwW(9zU%me@v>HP;6 z>G1~}>E#C>>DdP(>CFcx>A?pp>9q$h>8S@Z>755R>5&IJ>4gVB>3Ii3>1_u`>0t*; z=~V|$=}8Au={*Nm=`jae=_LnW=@|!O=?w>G=>Z38>GcM0>FEY@>D>l*>Cpyz>BRA41j>8%Eb>7fRT>6HeL>4^rD>3s&5>2U^|>176==~;I7DNAoMI86^SSWT}ncuh|+ zm`(36xJ{2R*iA1m_)X6*7*205I8F~QSWd4lcur3)m_9;!Z^3nXY{7PVX~B1TX2E!R zW5IcPV8MENUBP>LTETpJSHXRHRKb3FQC0t=>SI*>h^ntp^`)vlKh>|N`tGQmrG{4Z z!Kr>W)t9FF%T%A3>i1H8TdKcR^--yQDAm`b`jb?jk?I#xeLt#yNA=;Tej3#mqxxG^ zpNi@?QGFw-e^&KzP>aFOsJ;r-AEEjjRKJ4iJ5c=tst-Wb^Q*diRbQ{_pIcwfo z)t{?6a#atm>bg~ZwyLvM_0p>DS=BGAI%HK(tm=YQeXpw1RrR*2ZkF5^GN9^MRXwVz zD^>NOs?Jl@YpS|S;wNN4)j_IyMpc)n>I+q!An`6TK-`QBsQNoqN2luHR9%~@Pg8Yf zs$NXheZk)#1F8;7)l;duC{^F2>XcNyk*XU~^*^ePN7dt~x*AmUruZ)8op)CJlj4ySAEbC4#m^|7Me!wy_fY(W;vp2D zpm+fl->W!X#oH=wmh11t{d;!6cVL%>?1t~)*%|MiG0tph_G-wE`Ht+?klphg*{{KF z2G2a^j_lcx9rhhPyX`x&Z$oz8yJwa&i<-R~2V}QOL*o*2ePMwofGWpxG(!B*w?`> z3eQ~WK=yV#l^qrA?vQ!)fil0pQ?Tr=@XVhMWRC|sE!gED^X&uK=OMH1nN!Z3>Ol5- z$PD~Ic6+c7gZ&=t#_-Iu4y-AAKG>PTt`GKSu>6RFJD%a@X@P6{XdAu*P-FbiZL2w>&K6#uEdm=b5X2631?2q6) z*(JgGvR8uhmh*SdjA!2j_aXO_$NjK}g8TB!)#pC*xKFv?JnmO?Kacxn_B~H<3U0z6ADVAdl?MKt9={fxI&F9t>c=2J+0V z4dk1>8^}Ae@xcJm2X=v=AM67`U-Hox&mIBviQORR7yCibH+F=$XYGRlqL2CLBfCG) zPxgSIub#aG=rg-R&~NsKpzrzUyXd}qhClm6zyNlOfC20o0Ru$$^T7c2kAMN}A^`*B zyYj&R`EK`40QQxDNAhg!8$tKkIfCxHcL&J3wGXk?%urvL1ZBxdmyrr4+gO31q|@)i9q-B!2ou_fB_Wd;D7;YPlo7nJ{Z8R958_WIbeY3e!j>4^JjFQzdz*p zdG;*0cTIRc58dbU(S5!T-RJw!eVzy1=lOCy&x`K!{OCUKgYNTw=sxd@?(_cWKIeh% zb3W)k=Y{Tbe&{~uiSBd0=sxF-?&pI6p8G)exgT_&`(m#IyDrdu?i1bTe$jpI8{Oyr z(S76r-A6vqedL8b703^|k36CK$QQbgyrKK-%s}^%M|2&dh_K=)QZ0k_TViXU&;=@Yj78+=&OD-FL;EdGOnP zm)xlb-`#i3oqO=#Eeptm$3D1a1)1^K54S8KQy%+*?z?5qV}IPTh)jCylUr7iS&#j4 z%Q7{y^ zI_$CMZrw)5(RDBY;|~Ua1^iibAOFCO6<~ncE93De+}OhBgEe4)$Nz9+5g6d{Puy6= z^MYMqfXAP4V;dOY@ps(V2L^cjAvZRH0bnKP1$Ke~9)HS>tzdx1-$M7@80_)K+}I2T zc>Fc)&yC?8f6k5VU;tRpeS7>rw=F;(unk~<$6s{Y4luyuPr7Xj7~t_Ykw3Q$^7x}} z+XM!9{8hK@0s}n$tlPFB-`F}Zz~leAZ6O%o@sHiM5)AP8&u&`^26+5yx2?tIs(m~j zf81@G!2plH?zY`vfXAPA+jjIDTMq`{`-1`a0$_mrT_-RAUjd&1-yaOXmjF-jEx-VL z4e$ov0}Q|y0R!+&z$bhaFu)VPxP2Kg0N)0D!`A@=@O{8Pd?7GE&c^K{;Va=Y;X8o= z_)=g1z7-gNuLa(!eM0zR;4!`#7=W(^UgP_N0r+y@IldhjAa~sfy!XU^ZeI|4fNux} z;45M;)LtTdN$d%}B^ZFO2?nTrMfjrFBYaaZ0ACe*h3^Umh%9%)p5fbq0ry#>@&VP7@+nf;md;o zqT8LY@A&#)fZ~7EoIAw>tGRWG4_0&N6fdmi$|-)B9&!2%6i=+?zA3&~&2dw_v6{=K z_+vF^P4UQTZkpng)f_a%E33I?ieFZ9$`sG6=8h@8St%lIXj9+S95a|pRVTMC|+I7wNd=Knp2~Ab~SfK@$G7k zjN;wZT$umQzkBAqC>~zTZBcx@n!}=ad3vglImOSbIVp;#S94DkU$5qvDBfPpB~kpn znlqw!e0qk^8O7(TIUtJHS93iSzfX@2I;nVmHFqP%Ghai^(a87A%b+I)oyYeF1Js-g zl?PCBD^xx}&7n|v0X0`blOHAg_@9n@R^m48ru{wfcl`u0^mLiORRyoBnjSNRFm zC$I7ps_$LpD^wr5%3G+ubd|qQeda2Uq58&EK120^tGtHl>sI*<)u*lU9Mlb?uPWc6 z`lwajL-j?g{D-=g|RRo+GQg{u6E>hn~27}d9_@-eCp zQ{`n;U!}^=s6I)Rr%`>6Dqo}e7**az^(CtOjp{R0c^uU@sPZ|~0D=K3uR~2A7@+by zs!vblc~sw>%J--~I+gcPeR2Qi|7)7+b5nUB)wibdL8=c;<%LvVnaU5TJ~5RiQhi@4 zU!?lDRNhGSWvTp;>a$XLB-J;i@=2->O68SQUz5r&sXir@XHtDfD&M5~h*aK5^#!T? zlj`&N|9L1+-;T;hsXiQ)mr{K-DnF(AWK^C?^}VQkmFi{w1eF(4eFZ8% zruqa_o=nyKt9+TN<5zhzRhO^wXR6L#<U33}Pu1P3e4nbLRe3*E7i-rvFE352QAyL9)sRx4 zdYV?InWohW(6kl~O*41bv~vA4&3CY-wH%>o)^JU$Fj>?5qBX6xu4(opO{R;h)-yQDG&4AA1sEJH90rHEyTMVepTXff*x+b6!r-um8ypoT8ytSo z21je%;IJnd9FSK+UMx?MB_p%c$3=WYnA0FzUv7M!ifkqh2e(sJCz!b#r&4Uap@} z_Z@81TaGa5)^MX`5k9rBsuv-b#}z zAk*Y3y4B?J&NjIkyYm+O`Zq`bB znYEgg%v$prX03QVvsSj5S*smj*8Cl2&C=bhmG5WP>I^n(twxwNTew-PIN7Y#jW%m- zbhB0@$*fgQHEZ=(nzgo>X06y(vsNYBtToIrYwcZTt;8v_R`r5eYkbYDb-ZKNNXLhBmufNi&x6QQb#kN}Y zD%n=OVUAUA@3QJ8PFeM;7p!{YYgWDE9jjjIp;fQ`%&IqiZPhzzHb-&0%~jgV=BioA z=4xKU<|PU{*S+f5?PZ$T?X?2z_7)DiR=T_0Uap_r?mO6S zZ#lxQmkzhvD@?ZA{i5ym*1G&|lHFb@)o!o1(rypPwA+hrwcEY3?e+#ac6&RQ-Cq2Z z-R^V2Zf|tWZtrl%ZZG-JZm;&tZg2A1ZV%LoXyxohx_fyQ>0YB!k?zfE6w%AoE7HA8 zvm)JV1r+Jt!cjyk-@Qopa{Y>Q_Z?iMd&?0;^zz|Fx>uN7q`O~qk?yVaBKC4gMY>l? zEz-T-$|C=dsyB~q9E$V%Xv>zUo4)Crwk4agC7ZIYC+p(eoSSoahI4an&ds?wH#Y~s zpb5$#X~92=l-&XW(Z7f$yC4b#O9YF8e{4|hfBdIdw%w#eyJ-n55)f_Ll=8|0)Ph9X zqR7V|-}k*o|Gw`d3aD`^p~a~=Jx*;Jaca+uQzE!c6Y=)|eE8>cc}oLchZ)OHZ3 zx=;c_;e>=B2?;|J5`iT|6i-OwL_%5x32B#1K(karnxqp_j!8&WHX+V(32B;7Nb5pE zs*4F2l@byvCnQ`+NI(tOwS+XMC!|dyA?=w7DP<+31v?=XorKhO6H>-YNK1Y~+71#@ z7fM14aMD7Mq=lhLi@=iN0-m(SiKMj(lGZMngchl!HAyF}9Fw%FY*Jk0lGZezwAO{B zRTq=+f|RsSIceca(gJEyTF{c#oSw8cjij|_Casi}v=;27RdkY8+f7;-FKI3LNozYu zT3skbB5(>GLsIYxnu5z%%0%!KJVB)3HIRZUWQrW4Qt%X=g7ZuYuCXa|j7z~Yd?5E(J zAO-iJG&u>UsWBu?t)OYDjHS&HbFMW?Aelcs8H+MMFj)C`}d zHiR_Q5YyD8l%{6oG*wX2R8vh`lUkaZ*VELNk)~Q^_*pAWE!t_Sq$xTh<(Z6BV>9L~myu@p zjI<$Sq=uNGP$?tL${DGkWTd8=u~01|&FdLy%g9JAGegZ<8EMhZNF^sDb=-`U^)k}3 zpOJQgjMRg&IfDrA;iq_Wl&owf2z)~c~tbCJth zGkn(C5VBT7%u)+d)|!>GRzb;HO*LyRXjyAs&stkX)@qqqYSGGCi+0v3Ia#aYhU;F| zTK2QnPLQ>F5CUPL`ujf^iXa4rh!~C_;{<}N0tDG55om=%kVzUratwl0Swvjn5M-K1 zkaYn;>LLPT5`v&Ig5U~*02Pri4MFB~1lcqYWY0w46$?QYYy>Gf2-0>DX~jd3B_Bby z0|e__#byjLWNFT;3(ep#n87PtxOZjv1G$?6_Fq z#^q^#TwWK(<+?Zy%WZdD zDtP1al0PnQ2jg-Vnt+P%1X4sMYz&>S32Z_v;uCU_n6OvDguP2nKqYFzo}?%295Z28 z*$J`4P1w`?guO0I*mZFNE=m(NDo@zBGGPOCLMmz#_MARpZyFQ!o;d-RtO?vbFZmPpb}(Ugp-B>hCut0sL{`vAq>N3P7(QuZ#3Zr?CXos`Nv=?n$P_(^ zHJ7wm%DSC#VqBn#ox*<+cIcbWXm8a-}GDSDlDJ!Q<(ewHgy=6?%Epv*> zTT}F+Jw=zCDZ1lMS$S`YUiPQxonVUYLDM7-Pt!OuEw7-{av7U8aeUgwiD`KaOv@E= znk-P$bb+3h^USndW2emmH!aWb)AEKeEjPqz3YVtkS$SG6DARINowjgoTAtUZOv@d2+A4U{^0GfI?*!9w51Jv1@C;o{)rnE+{j0Q=PGj+KfG~ z&)8eWjNLM4sFF2fFWNJ9$(gY`?u=FPX6$8u#@-2L>>h+d1dJjCf}$9Tq6CJD1dhrC zfugGbMR!RQDpM#@rcpG1r)7|C`?G<=VTPc6%++3DiIor&gm$+ zX`twyiNa+IMHg%oEjlRLc2TM9q3Dv2qT2zAcA;6Q3eO@{WR}6uS%$!7#VS54SBY6> z70fcbktGN)kZoI+r8BEaWl zK+GwtU{2X3=b$DvhcxLqCCAJuRd!Bna&vN%pHtR_Ii)Vn!9bcrfjp<+%A5k!ISFXt zQlC>cjX7n{oP(RzoU&lgDMe>aX}fb$)0QM7Yhn{zG%)C=&=fw^;FL(HPXI+?g>f$`ymgdp6Jn!JjyaUvE zsjbZ`ZGGO^H0GT>a~|$k^Ui`j?-ZSRr|r&59dF)Q^5>oHVBYCM3nT$A&;+u8uAmEO z8Cx(3e8DD&1#}H8pcQg~EK>_~nO;Ei%mP|t7tAuZV3+v?bVFD`8{z^*NDB-hFQ5fw z0d1-a7NIRTguZ}o84GC3T%gL<0=j4~pe1Jk?YIk8*;_!D{RMOZY9TgD>OG8d_u6@JcMWJ=B=({UHAnzzU-`-{v@u*meFB@)0( zG(eV=6?91{V@oE$mux^RDQjR!sgO%#lUkyi^pcWimXsR1WHz}ayU8yp8^V&(5SJ(* zEiph|QVPnF(o~l$pe;E-UsAS=C8cF9QB7-!Y1&Il$yri5?vmB?mXu|GN!baOlpeH9 zw&7*EjVwDW=(1DBmd!T4Y`2MJXALYn6>^#EP|I|OUUu@#vQuN1%?`J0clc#zLs)hi z;xg5imYKG^>=cw`r>QPmZEe|U>&woTvFxGaY-`DLKnd$6dBMUbys^otA{$YAsB|C7)Icjh!YsL3NUP!#KL|bGcg*&atwx5Sq#Z>n2GZkwk}{;UBW~{#xPvL zFrZ>EpF>KSousstC`+UqKYz!+p7}j<%xa?sj@G)#Vz_2c~688Bk;tH~YBOHKdHMNd;mJErT_8ms|@qw`P{uAw<; zO)AT4F0QP(KwU$t+M3kV*W68G&D}HC(7d%~mF+dR=&ZSIcMYw1YgW@=bGL&vw+rXQ z9FoIwXbvmmIk8COkTS?&6*3pbJ!j_V9F}KtSdGmgc`j!b`5d+(|_o~n6yv*YL4ogmNlp!KjnSr@CwI$TB9)iSn@RPlAGNUWn(u&!3fb+SsW zn^k(9sxs?pja{d!+`3id*VPSSU2TZ#SXEk=s`9#8P}bF^y3P>Vy42R!)h%OPZJFzA z)mpcz_PSbf*42)?&Xm1%tL?9=JHfizgEpWVydl<*4Y-DGxMgeuso@(^iP%7EV8gAD z8)194VbW=%HFkrpaT`{N-*7jC4Ywg~U^Qt&s>vH}LD_Jd>IPHQHl&We;cgil zZp++YYu1KUvp3w5v*C8!4W{O8SRH@E-3d0_9*l>>cU;6#94ByG4qqf3;P@_yLq!V5 ziZm`3862;&I9%j#8|QJUDByTq!ev6iaiE5u({LH+IKFA%_@0R)MGLnH8^?r2naJ&l@!trYXE+Pe_h!!{kD_}*uAQy;&O@IQoOBTo?RbY#B!7MTbuF4ju zB3G~re8DOT1+Fd@#G+J?%W?rPDg_Rx1-z;i zqF1n+eu3K#3S1Z34Eyg*3?Q2#KsPl4+k^qWi34I&0$@|yB{!iqwTZRqO|i{vYE^a< zZgZP>o8Oe$!lqUiHxVFhDulc#17%YK>Lv=b&9MItpT?%P7k&#z+uC#pds8bqn_Ao5 zMBCn`1N=>GJJ{5^&{o)gY_R~@G6A~f5!e<5@GTAyTNVIY-Y&UCwy7<)O>dcPX3MLx zTU49d;@bR{)fTqAy0}FHX-g@~TQ*R(JfLndK-*H9`j!KXEpN}$08zrt~mF${R;yP})y;rh3eu>)&N?Z@xhMMp;)6W?QSV+i-{5#ykAB)DgC|hPaJ1rER4uZ_7<(TWhM@Xj9t`$3xpn z)7aKp<~Gu?wwbQ^9dFxd``g-1u&wo=9kL1UuuWvgY@$0}8QYNP2GFrvTST(FQRiaE(L7Cqr%i&nN4AoMj0DLzbYww}}?CQJZE(xez6VSU9V0QH?yGsLZ*9QD91B6|@ zF79GL+EszPivwj>2kLHk{<|8`cSEi2>U-uc3#?ri*t;BXcJ;Qq%L8xM1OBek40iP{ zR0-==MQkD!xQSMzCRRb3ctvg!6|@N|N|UUFW4(&mq$^aDsrXg4LN~ceIM%B$O`+n~ z#R}GxDr!@%;7z6C1GS=5wTjl%D@xm__XB$FwWI5&ebr^RiegL!#G#NI9Jh{P$e2tRjn#jqN!EYwqCV>Q6*YtHH>Z5 zt=iQvwpF6zR>Rm<-L_w~nn9K5p*5lgYD|-<@in2wH>8?cQ)+xutEnBmX0?qP-?D0M z&8hJnujY3An$-zvd=ILJ_aAk!jnv^bT9?{b9cknB@cyHYwn1HKll8Fus+(=PPPLi3 z)n@B-o2%PxzRt9Ty511$SX-*AZMlxOmAc+k>qJ|tYi+$AwqJFmHINS8kUK;J?SO{TAseCI8fJ%XP#vaW zb=U^o;Tqxix50FThTjkySVwB89l3#bl!o6_8$?HIXdS)bw2g+}G8=5iYPcP{!F8O5 z-*Fq^`8T|d-w5^A@OuC#fCS+^9)O$ST|kooXp;q4lLL5@2Sif&?cKuhibwd zx`}j{CfZ?}SchwdZC8`%2u-IgHpRBol-hDrZYxct9gaTQVeM)fO<_-OYHhPAcC4n< zv72Gr)fC#{=%5qUu4d2_x_(pZzHq$F4`ixSW67&Dac)-rFKC}?~*O3N41b1-NJfIi|DZ}vB$OK9^X=XLQC(7 zEx0SS(5~FVyGjdm)t1!NT1r=MX?J$<@FqZ8wmhCW>ZKV^|z_!uWyJkC#Sv!nbJB(Qybli3rv$h{T zv`)|lJ9^j=sqI&fF)1|6Y?giEw5b+K@Xcf<1w*Fjh5lHKt9x>%3y zian;Q_Si1mw=!&ReEqw z>;+w;hlESCC-ty!iTC6l5w3%t(xZBG_+WcXj}KqX9@n$OHMb}9{BR33+(HW9aQe@w67}~_{o9k5P8ugxPW*%8|KZrnV}EgU|LC6`IeFw?k|YTY=8q11 zsGWhIweQJ3m>W0n*Y-Wqy}nm^;P>s%8|wRp``+V&=fKC@_X79&+YEfwy@5abU|;=x z_UFp0?U!NTr|)ln;LQy`f8g;Q%o8~98u$0#_bm6zFqr?)FVBIO zI(+ZIlYKa^XfQwIz+>L`nuo_e@T~Ve_x&=2$3B=pGx+^q4Bqb_yYEf^J-_5|p2%ST z{bTo!_a}qnAFTKP*7rj9w;7c8_xyyx`Sg!{FlT0PzQ6tZgLoX2tzU+IS^H%e#IL`< z1E2aJz6a;pKi(kz2eIgvryrYs84i8bhyLin_5AHu9$fE#0ssH~1L184L=zCig77Q7 z!^$yCg?<7$^b;_lpMZs+qZ|ZX<{{{T0737>&|e^h{sKAl7bu~>K!u>=8U$U{A?T3- zK_AS}Z(xOf13UB^IHBLbg`krj1YPqX=t%%UpP(TKhKC>&8G>+h2m;s;MBzgaLkvM2 z7=i?H2ue^x&>TGkZ8Ag99y!4UKl9wtNY02z7*$k01LlK3!5 z6T>76hDn|pCdcVva+Mh-ciCa`C^t-A=7-4#!Z7(x941GkVRBL)CUeR#SyhM0*;XUu zIW0oo)+6LgBSL;RBV@*kkV|%i+;$>l*Nu=Dya;*MkC3l}2>BBp5fNlW#Ly9uz(zz8 z9}#I{L}bB;$WtTYI6We+G9%(HJ0c$CM#Rhfi1lr$saK;!9&x{BDkl8EaHrvPZ>jXH@LEqv8c`RJ`ktim!uF@h2QL5hQA2Xw)RI zs7c~clP01j3!)}ZMa^+KYOXR-bC->pN4cnZnU9(egsAyWikg#h)XXVSv#LhT<66|b zsz=R7M%4UZMa^kDYOXs`v+hRClU~%k=10vZLDc*N#Y`BEnJ5x7aWrNEEM`)8%w&j| z$$^+DkTEks#mqT6W^OVubB~RgXSkSolaHCtg_!wO41EPs%v_LTW>JZmZ8c_|(_-dr zJ!ZZ%V&-=<&@2*%3TPZ^VsYp+9*1raap)O{LtjEqK$40> z^K=~AV&YJXjYDU-ICP7TLob9l^i7OIX(m zRvcQkSJc1|4OGJXa4-({CDnU-r z3381|kQFvT9^(?^6+S^e6cXfnDM3!j2{NxF$eNlUPiP5pUr&&ajRg78N{};lg4}Qt zWW!C6r@RDt-A|BDg9P~*PLi`ok}RM}vWX?h(|D4+K_tm%AW43qlH@#{B)6C(*ZTO1$o; z#HT?@{0yhXStKnM(6rdZ(&A}6E#4r~;xmvIzffs$o=%HfOj>NQY4I$V7H{!s@r95U zze#CvQBI2`B`tQ;w0K@ii+A+2_{vC&Kg_h4wbJ6UofdbTwAgdg;zchl-t*Jqn;81M#lVTWy~2nV{SMZv*BjUQ(nfr?q|%WLB{+HXU$n8YZlO~ z*~GHuX*_G*AhPB&kTt(hS#zGwnp;fPY_VDMESEKJ@mceQkTt(aVP0R(nk6M`cGRqS zUdx(y^sM>H$eKT_thsDw%^fFe_S~#_(aW0m{H*yV$eO-enQ^D2Kq8c?5nSAn-d0fhT1I&M637RT22OhQL>K1b$>7@COTl zr)>mYcM!PlBJfEMfv@=p{3Jl&Pw-fnDI9}wbPNXA7);?~Fhh*N92kQIY7CyE$KXw7 z4BlhM;4|D9e3Ku8p9^E~S7{7hkjLPnG6uKRG5DM|2H)1l;Frc2{M{OZm+Uck+Zltq z?ihT*8-wrqWAN)>4E~9XQ(;b?3Ul%liH}n>F;1~yoZ{(mYLywMcG+?2C^t@B=EtcA z!Z`I#8mA`ZaVn>bQ&n}GIt)LH$G~B@CUE z2y9X!@kxm$CM6b3N<2L&tum9+E;}h5r)ltkfE5<^T$9GH>> zYD$`;r=(40O4?(mq%+)&eaZB^B2>$o;;UDcav2OA+)^lOT`YO#> z3v!qfS7xlXI%A#FW~|%#jP=r(vA$a~){;GAZ96ko*PXF0cr(^rf5v(p%ve7W6kb8Y z+%<;6M{pFrM4<3}fWmKS6kcOcxWc0FF%E^V@F@IHK;ic?3g;CRuBj+|LPOzw9fcno zDE!ez;SC3c8!if;@=*A?kHSv_6#k6N!Uc2|Zep|WX?zyGLCnI>z%2ZQnuX`-S$K){K}Yxe^|5dvONp$IJ0oi zorN!Yv+zBC7Jd`V!oQF?Y6YF6%Gexr1fQcW5p&diFh{+m=cqMij;gS8)G=<3y28&< z4~04Ey*x+dl{u=W&QT|{Ici^@qaGV`)JJ=c+HmHmhC4@{^5&@P{v7o*n4>-;^Hc$y zr<&M2bsC?iZV>a-GcZqmq35YBW}a%X^VC^xp1Q@)Q!j*h>YFrAEz0v$NtvfQ>O6H` zo2TyR^VBP2p88?UQ_J=|wd2fFJ$IhE=*?62{CVn4Fi-tL7NjsoErmI1=?K0cT_P5w z`(QzOOD{-k%z{*57o=m{f^>ynkRA#P(tCM9$}0;}OuYDBU0yrDtGK`a&;CTg;-=Vi%>e+@f@g zUzA=5i_$lFQ7S2mQb%2s&TEU(9eq)HWh_cRtVL7KtRy$Kej zU&xXb=9#T9&uksRm#j;~l64;}S#RkjYmHg5D(sSVj9ap<@JrT1Vaa+gFIjnI$*QSK z)(LIN+Siw?$HtQN(O$APoF%K_E?K9%CF{DsWIYX*tk1}@RX~@mCbn#y#+R)d#Ip4a zEL&gbWowIBwp#46b(UMUZt=_33t`#%CNEnhW!dVe%hq{q*}9`ITd#~|>xaE;?KsO; z&t0}Iddt>5f7yByEL*=&3?VQKA#n_$!%l|<7{b#SvdUn{ZkQuJ%3;W59zz}o81haI zbH)mWR8Mn+y^f2U_k0DP24EYr1gK=~P0oV#c;VTG3 ztRNg%K?HgQ*<@CbJ$3~-!>u4U`4!~3u!4M*SCFEzg0$5YU z$*XiuS*5G$Dt%mArLXF%^dn=H{$Q`t>&_}&cUS3?-YR{~U!|V}tMn&ijmFV68enTQ zg|E>Ju|{)XjTY!NdXrhB_t-W147Wz#wyGCE|*66$b8vQz0qkp0~nZR-~iRWaR$jL0o$vl&jciEhLl*`GN`JDVf z$jR@NoLp6N@^LLEU)6K+BO@n&uygXdlauRiPCn`7yiDPF znIZBr2lBE&=jBZ%FYmE=`3#qrZ}NHhxsaE?%6Yk{>yUmAJ&yPcP} zoxI$2^YR5RFW>d^^6MZk|3ueq0$aC9eBGvrb(;n2HqWfvyX?Aslv}qi^Xv8lVcmYG ztlL#}-9E0Z+gJ5<`;oD3e{k0Ay1Q#VV~1B?A!W={nFU5zuO!3wzFY( z-3|MKw_)G)H|*EJhW!)8kuruOM{pduMBvDMfFo}i9I3E4a*V@~D?E-o6maCdf+IB* zM^0!svajRFV*^J%IylmBapaVTBiDT#c^crzXS9Gcu>x`$FCaIF0`d$LkS}xr*HA=le#>mq6?T(8#%3w~Z zer#;gADvCQ;cn8WyiNMLzezt0HtEmk7Tv_Q=+pQXeS_GdpMfp<3$sPH*e&`jw?*IL zx9Atb7X3}$qD#sa-BGvb^V$}DN8h4f8C&!ZdyC$2w&9B@(;Tt?>Hs7=a%G)UP->^m*h7=N&bay+hLB;K7w!CmxyiqKG?S3 zGTU~A-L{W$+x8WH+kPl)+wYZayQXg2C$w#QU*EPL8{76rXWMSL+x97M+rI8^+fRdS z`!gEm{jeSTG`?fsAa?9$V8{N#?AR@K$3DyL*thr{`-QM$e^bKzpSok8*LLhX`i}j| z*s*^&J9f|Au`hZ%_C0^ceiQ82zc2zNaRQ|Y0%ZY#@(h9QvIKgRBhbq{fj$rj^qmss z1XTh(t`X=}oj@NM1p2`t(7H>YCp`ka<`d|XfIvTmIX{4vQ3@}k3{gfoP(}r&jP9{z z^bA)}Qvg;|D7>aHL`~s9O%a%yvd7kxGh9u% z$=8(ULQVOq)ReYbQ_g8M<+ff^UK%y!yHiuTZcVx1)s(w_O?e&El%H7LA@RCH6Lp6L zb%$r`&QY%JT;}V}1EKD`Q|r!gt?pda>&_#i?tF0T&PlKCT=VPBlc4T=LK_ai8V-dw z9ENB(9B4QK({T3KhI58%I5+u*^IT{+UzITLr8b;%TEn@mH=LJ7!};zsoUYq&E_e;+ zuHSH82My;Z2GAooKrayhy$=BTmIdfB4xm?ffIbue`d$U-2@Rn8IzS&A0R89!^ppqC z>pnoA1_1qxHPO>}6TLw+(PyBEehKqgEw+iC<(lX%zKOmNn&>wr%yFqr^t{$Y@90hR zmC;0hI8C(YHqnb-6TRm*(KkU8{e|r@NANx760yhJ2Ybw0c8@v6?J-yQJ?5dX$Glhf zm=oF_v#;+lkBvR%qr1nP^7feP{vPu**ke9pE#@@dVr~#E<{4-)U)UCNmTNJ$_!jd* zXffZE7SmB%%z3TF+|gUiE2G8ya9T{yZ7~itv^9yS$NAR|CiD)bLL0fst zwv}UCTe-rwm4`xGd9SvW6Ixr@*W1ctqpf^&+sY}gtz7rp%G02&e8xJ;X}qJ{AUeu3 z&{4jy9px<7QEu@a<%Q5uzNsDMyw*|f=pE&i(NTUl9i``Xl#5{`H zc-Of^be;R4>%3*V&M~g*T;aRUL!s-uSG&#$t?TUTUFWgUbw0XX=akoVuKQi*Y0z~( zV?F0I-g9mcJ?9zdIbYbGbC&BlxA>m(Lg+c))Sh!*>p6Gyp7YA+IX~QdznAVJ`j$E-#l`ZJ+2*Puj)tHN5)b1gL{-c=^bUS z`A69&!BO@Tc8sO)V=O})V>xh)71(3!8SWT+lRw5j7ml%C)nn{A?HGGoKgPZ^jhxcb38uAcOc ztJnPF>XYEO`UyLsQuqm#Ax@|qIH3yc3H1zjLcPhKP@fAY)UWCZ^_+G>y{(^6Um7RW z@9qipf_Fl_>z`0x2Pf2@_(_*0PP!~O>GIr3_cDLdeIT54-)Se^tNKazk#W-f;GJ}@ z`6t~c!AbWMcFLvjQ!YcCayf9y71&em8Sa#OlRxD?7f!if)l=>{?UZ|4KjpqOPPyOR zQ|<-tlzZ1d<-QJ1xj%6VyF^gfeL!JvISRYNQ`kd+!rp5Xwy#szV}rszdK7lur?961 zg?+|PV>gJ?*fVe%`@){a&T^-*Tl{J4g>V}Crk=*mYp1b0`f2QyaT@#Kp2jYEr?Gqf zY3xmK8vBKxVJ{J9*!$oN`<6SyUg6KM4}~-Ad+iLnub*Kb8)w*$-Wm3~e};V;oMAuX zXW1LXS@sz?%YNa`vbXrN>_cMOcy+K@bpMi_+7w)2ai@)f; z5H7mkw2ST?{i6HIxaj`yF1q*pi|(7?qWg=WaTd@x&(Zj0p2i;tH2zMb@vAzGKQd_i zgGb}nd>Vfe(D*0(63!5pa1LC;1@01llfQ&N7cSvnwM+PI{SyAtxP*WAF5!3mOZe;H z68@98%(37y$McuD2f}6UopzbKs$b?F8JD>a-evBZf0=s{T;@LES2%{a!g1gVCvaD| zoBS2-xp0O1s$Jo3>sPp!#ue_ncZIv_U*TQ{SGb?VRgDE#HJ-n!JrJ&H@ARwMBjc*} z!Mmzm^RH@8f~(pmd|zXTeT@VAn!xRAH~D?-xv;N&)%La9`o8wk*w?;$``TT9Uwa+w zYd?u=9t*B{Jb%r5AYAj_>DRnR#x?JQf6aRmT=PER*FA=~?s4F{CvexjoBVa}xp3Y4 zs$KVP>({-P#&z$zcip?|U-w=I*S((vgWm@X{+4I(hXRAY*BSh=!QdZ#27ekb_-En< z{tVo}zi>D3Tl@|Dg>VD^rrp5r=r{0J#tr<3cLTrY-@xAlH}GG?P3}Ip$-U)oau0=@ z+XW|z34BXK{kz`N;I8+XxaU0s_q;Fs zJ@18Z&-;wN~(^TGrEo&JD-WIW(M_z(Ce!2|vi@sQ`hLtfw? z^3R2b{8#-U|I&EKfA=5quY-sDPw+_Rg-7~3jM8+e=a=M zzv_?mm&RlLyZ=~!9X!^5f+s#NJn`QdPy7$T6aN$O)aSrcU*Mnm&xNP{SN*B~(s=5B z_n-Q&gQxyaz!7f+j(Bfy#K(XmK7(h(7ycRXLU=}e)1MKqjAz6T{~7Tnct-pJ&-u5) zbN;>Yoc|a+=RboN{1@Q`|4o0vzcOC%Kl~T`o8Sfi3%u0d3NQ8d#!LNU@KXN_Ug=+i zSNb>OmHxwjrN0SY>A%2h|E=)ae{a0@KL)S;&)|*!MR?R~P^Ae^|eG;om&Eu=wBn)ARoc^jGH)yLxUK`h&Cor(mD?)3voT z|M~wWoZc}0oce!1m#FL0fB)2?_-{}C>p#47@_!C{(EsVrR!$uMZ~wvZ|10$$jtT$j z<*|SMmw$0|{rLXTKmH&8?8txrU!Od(_V@lJIs6AC2_5{1eU@3DU)X1x9q^6&tkXX8 zZ0G-`4jASGeqo=DcECp-@C$$YNct?*K2vSLFYL3{`pnfnd#%qe?6cVVOx8Y|E%ZJe z@QeG**1q55z>hNE7xvk1ea35__15PX_6GdIJ`1kfXTtT_uzg0{fM59A*D~N2_StfM z#%!N8cfgw-@C*Aax;~S(&!+1$YI_5I;ctITpJm%;+70-Heb!yK&%EoiZ~F|q0l%=% z#_Kb3`>ebJUiP8SX237(v-J-6+5>)JpS{;-@b+1J2R!aWKKFoM*gN#={Hp=adz1Sc zzIUJXJKz`h`V7E63%Jh&9PkVKtiS_?`JwM;z%T5x1^bNQK5MYg9PYCR5BTE)eqoSU?@-^vGT;{;yf@$%_xXhfpY88sz%M-5cmEgzeqrDD)9aUEz%T6cix0{; z;1?d0z0Y9mpG*Io2K>T4zqr>w=Ye0Q&vNYZ3;X=yKELoFRs(+VK@11{!al$FAjSiJ z;cs8mfM0lUZTi<}z%M+wcKvHO;1~AUln2*%z%T3``l~{gO25t=^6v-y z!h^ciuVVv#Vc#QkPzMM6!h^cmucHHgVV}KuP>1_Zh(C2l?(>&yB9`ZI1`J0D4&O!bD&Feh$iw*Sfo9{W$ z%WwYYArJJB4|>Q89q8{jPxO#4ddM3+hrH55|JotXbkIKh=A91OkKa7h zLHlyRE+6oV54?Ya_UJcXb!AJo&4V4Z zuLtb%0l)abmv_jM9kkECd9#D|`!|pFkWV{k?|=LI4tchN{-Mt=?zaKI`L~BW+(G|x zz%K7Ivk!fOhdkXu|MZ);d&u7%^k;uE=-+>rm`qSTh;6Z=BpKw`#%%wZccM;yqE zx{wKbkeToyGZjE)1|EVU$PhG&4nZ+&2#VuFP?8ve(qIV6QbS~f9wJAXAu`4ek#TN_ zO!7lyS{Nd;(vTRDhs053NQ|jNVq6;%llqXDHipEkHDpHYA#>CjGGp$L8TW?Fq(5Y) zgCR4E48tSnFdW5(VHh8V6T~o_0>f~I9;QZ^VJgZFQ!qD7CHP?~B@9y;c~}}zhNY-F zEWz5al+cHzlrb!2>|txf8MdPCumyX=R>B{)Qo*p5K_c)d8i8Y21dihoI7vj{G>E`i zIzo*y5h}(;s5lp)l6-_p3lSxb!A}90_ zIc1E<8E3?fx+6C1jo1l)#7+exb_N|qV%R7W$48MQF^Z(YD3WDH=@>go$GK5D$&b=$ zVU*4)qjF3gmE+o|oYY6LmQAlM13v28*F_JccHT7@7t#G|R@A zI2U7*e2hs8F(#|Vl(-gCl6p)@8!;v8#+Z2_9xs z0?cMKSWW1#nlfNDXWRr~`>< z7ZM{LBqn`Gj0KRGg+uli67s>&knx564L2-7gnTd%GQL6`#_7M&VLH@dWT3;?-{{bU zmgI-Am@tfGrC}A8ht*JzYDyapujjBDHHOuUHLS+% zVRh6QR@3gV8u5nJq(7|2f?+iaM_3q%up?-M4Ow7pf{3tD5MeV^gpJb?Hq<1W<|1sU zM>Zxz*sK(BVL9TCC=oZMMcjlQaid1W4gI@r+>W@RCf&3baYH@2u^{4R;ZTdACPUWO zfgYoMJyIh`oE||&nGqz-jUY*W1c?bFNLC8<80s=L&}6i)Noz!o+avO*Ga{$G5jp9P z$gyBV&cdTKjE>SNe3VWQqjVIE(itk$WT?&bK$o$;E~QZ$Rz~fVHfksIQ9Ejk+M(~( zj)&Sz4|Eyp>k^IaY^kQ(9C{7*RcA zMfJE7)ze;7Px?_k7DV+d9OGd$#)ph8J^^BUhKliVCdQ|^7@rhkd{&D2uoClATFg%v zF+cRg`f(@br@fe;3}Sv34S800$hZO_$BKgCI0M6J?*C)$%;U7I%K!gtv)~|1YC5ir zW{L}liZCj3AKbwe!39BO-;`x!(NTn)~Nb7?e9EHx@kGD}kCKDdwRPboFYQgJEC z%*d?BC4ZmyHRs$sj^p?H`{TzeW0*N}KlgJ#_c`afKJU+U-PP4K&DGVt+p1f8uBdL^ zVpVl(ua4^09_y-Gx7<+OTC=ITwRfHRQ1w-Bss{C+8r@^qmeYF-t7+~rtan?Fj-D%e zbZoJzM@O%9Jvz4B(4(VfQ;&|`bzz>4-lFf8)3@kb)4WCB-fdy7uG?b8mK(NMQL|}_ z6}{_fruS^9nci!3n6GU$8+xv)+0biUHec&{jqX{uWpmHE-m7}H^;*}nZOctP+j=)_ zIl5Q#mZLRq*Y(=8<+|R@y&8IN>a|MqcWACQSD&lPjnDPXjmS0RnsTFa)Adx?T#jb} z^ZZ|)`FrIeJ!kad?fdXN-=%tnFVF4eS-m`;muK?w9Ny>j>|LI>%QJR)t}f5g<@vch zGneP&@@!n5hs!f?dG0OGy5;${Jkyrv*z)XJo>$8=YI!a#&!Xk|vpjRQO3#_)*|I!O zmS@QF+*qC!%kyD*CM?f^<=L-1@0Dk~@?2M*<;wG0d1fomY313hJdc%Uu=3nhp0&#J zRe7fB0zF5SXQ%SKRGyK_QxSL;D$hUVnWsGGlxLgrJky1GhAGc2j|Gcla%L> z^6XKbH_9_cd9EnW66N`!JTsK%gz{`qo(IY^KzZ&b&-&!~o;=f&=Xmn$PM+7vGdgqj zXNkL__fv;H_TSCVYx>1gHxBvJ2b*<{Uk?9h$X>5oZ+FX)s@Ctb=Qq69 z_?06z>m-F6ipfvccRuTloauq;+GPIx&AQ2}=kJuv`|sxGS$+I!-(=dD)&ELH>ao2V}V~$+y@f*IMY`VVlS##uUk6re|dh}*JXP2snlbv_6=Tcd2zt@XTB%?QUKAVml?;GEF zCRzC7P7Q!uug93*B-c)vk?B3>)~-udY`a)%x#apS|4*{#CF3%k=)UbfP11jL zKI@L0@u!Cu+>;Z|%ygrrAC%mP$Hrv((V*L_+&R10bFfS+xo6lGZjYwZO*=tDS^G{; zcik^f&2*)um-lv$e%PtCkYldgWh?i@fg^c_glRDcuiVDnJ9&g@Gvu6AL$-6vu0GL) z=VrLvBip+Re{y`LKlMC(C)e`iv6&9F)#_c`&(;mg^r-*rx2xOxjiXHyA~*fvtzU8f zeDg@2bzz#(78QHAy9h&J?UthDg+i`W0=~gqg>F0{ehnN;c4twW> z{oEZFACl=S=t|eCAPC<6hvNi254$3inK=v*}*4d#dw!A$G5E&jsDW z?nUm&sK0Tqa?eH`j(eGVI_h!U>)i7}7qPj(oQV1ybA>q*bQGIQ%&Dl?G1r)L;khF= z7nze$zhka4XQPhCTxL#3J&(E0oR7L5YXNIQ)c05`STmx|$6CUg67(TkYglul?#Eih zniTav)+*MlpflN8#+nxOK-N0eyr>JZ7P2NreUP=1H8bc~wwAJ{M!k@=mNhr(hOEV` z$x%OKt!B-RIwEU1YkJfZS?gKzgRW+K0eeE!7uhS=GlC9hdkK3=)En7r*mJ^jQ*19{ zPm1~@dlh?D)FIi+*wdmO$zI2v7j;SYLiWU{PqJ6CX9gY7_EPrLpfB29%bpu_N85|p zlcRpgUd^5zbxihh_VlP{ve&cc=Yp;o{{2wYH^X?I(`L_c3CH7kZT5T@_I|xy_S_ft zew|PDJQ((VoiEREGaWR%pX~WD;r&`IEj6a$dbCGo`1vMug^QHGY$7crmu$kC5<|3xSz7;>xBC)(_O>;m`44T zyq){`{qz3ly3Z!+CCtVh}Nkl6dRUS-co z3hNoqv$N+XvG;4eOQS9v*2C<1OJTjVXI%0erm&v!ygPe76MMhb+w8eb?EPAgdHx+S zfM@U5dhMf*9M^WFrKlM?sX7AU2n>{y+yeyjF z_fgLd`+ZiI9pV8W_3aQZWY6&m@kFL~hj=4cc}k zls#`O#7mh@9^$F&`D7v9%5?J(k7ds@3-MZ}qlb9TM?F2ndzr2t;=$~BX(3+Bo}(7x z$xLq#@urWudx%Ff{XN91KI-rxp3U_55btL7@*y71p7$2wHH``G52?L?1(V-ORTT{R+{i5d8_!mk|93(T5QI z2Z8%!euJ2=hWje>6+}Nl^bth=K=chnzd-Z}M1Mf^1;jip=3|lnNA4eaf8_j;?+31z zOF+3g?%_Ju$wC zyg72_7?;GpACV`==O{*g9OHw?iz6qF`+D5Jq7NsxaLr4vqK95#4;PiGKWf>941~eLi}>H_~rQA8Y#AG z3Qb~`&0>}k5A&^JEz87R+QeFx=Z5B2m#UtL+BU!v!-3@Z%C4=Xj~hgA+0109xcEsV&wmPY4WE60m% zPS1A~n(`f`=6pxx68&y#zFNGqTD-Gbyt7rDWms`#eptn-{IIGu`dLT5Rm`(h%(GR@ zvsJ96qqs5OQL!oCQKeTd{7NvUsPL}5T-M5&=LqH<^q^bVb(Kqs)s?OKy=BEZvC=wN zY2^xyTUi`kv8p(_YK?enhrYkI*d{*HCT7}NwLyPxEUv5AR9sh8U0PDAEr~Ui>MQ$} zmQ)NVjW0En##at4Xsu|dm|i)wLhrSrzG_6plB&@aD=NoVRO@*xZ52%wt>QTwDqAa- zRkl_16>IHVDb`xGQeUsCm|nF;oVKH)t#Yltx2|GE)%uFMstpx-kNR&@#fB=eoyvyF zrplp}I=-H-F;ul`E@y@ji_pp04-z%zCR;|&pMJftDFUh{03c*t7Kua&vx+{Rp6 zt|PZ9w;@+8&q1x`Xq{MRz2;kA&9woVa}AnrVSbiIXpVNy&n5ZknrlsBn9aE*Rjr!G z%QTz>Fj&ri=UuV~6IFE;0wSGDHHmzL$n7uxdUD_7*lSFFsBFRsdu zujB%hBQ)QbYtuDnnlyKs zHE&uqAKNq^S7=^oZWUJ*MpSiZ4zAN2)O@Pgs5!-asxA)DJQ|=mG@zoPI6!k}rRL4b z%IU?G6-~vJ#pdG5s@7tY7-o~^Nt5PCljg_9(z@ct$_>ShniCtV>U2N%Emc=El&Y(S zX%39my*yp_ezWf3w$d=&>snh%!>ZPmI&@!a9VvBGaW6OMejKg)c6!B%ie}x1ZMvsd z>Hb`&dzbrA%wP9iTV=EEomG{ib^ol>eX>gTLoQ#dd!kNjWxei;zFI>E=-z11S~)CN zpC6%nWOPo~IyXMwr2C{fw_a;*ZN4qHOl$3k{7T(3t8#0_um|MVAD#&I!zi*Z}*lNRH&7@x(s zEXHFo4vX#CRpfDKS2YaY>9vVjL3Vj~I8vcq7IcF}{d#Mf7>aI3mUm zF>Z+QLW~n)d=TS;7!SlaAogpE`@ZhCLanVoLksn~@A_)(2=`lIsP4sKT3bfw9vrQ8 zV!ZB2ttZ7M-HXjy8L{$qRqH;i)_y-s_u{bP z`dq8-$JXM;T!-$-j$(DbR(t(W-J2r{_1fF}=9jV8>mFTO7?!Usj?RxLj?XXCy0Wa; zlwYfRc5QKqJQuC`y23K~E86m-3(FNBtjM<&R%)Nu{aje1V|C=~w8xJquFH=uuGg3i z`8MtGqqWYgD^?fkwaX7J)D^}T`WBXJZy#T1D6H3aa>ZftQH&@IEsidXFOD})#qwg4 zzHTn8FScszvci&Ln|u>13$0pnHWb$A-yMa%?B~UGh3Uoh`q_rU3hn1@T7NbatBdu; z+Tze+U2%M|Z?UyFKz}zB+ls^V_vm6%QR|S_ppE*;^5U}M8vSIwzSB`$RotNeUte6O zpT+z0-A`NG3%#E@HQYB)0poMd2?fnoAJ)Q zLw@jHi~G(+t24cL)t_73T{pitq~h%sw{Y(_hV1iJi|hB`d&YptEpxAm6~9|-y!T}> z;DK8-4t}Y{ty)-{>CeA@uEn)(v2)`aPq(;dPX0>cGf%d-f3@wE>C}7s7WeTUgBrj4 zV2gWk){w?`e%|7)z5nn`&))Lx7I*JqCpEr#SBvY_dTQgfx3{?CpB;K&t^TtOi7rSq*{iLzs!$t0> z3vx;8Ul+Oll?7w)XdCxEzsNoEm5Su5Cl-JgX8lT-R zd1a?XZvEKplhs=;a_9be2V?wbFU7xI>>5hDBr{*T*e$%aPx6!JE_QeBvTMd?+V8#C z-P5ppa^-CoyQ?1mYO?<|7rT>3?wN6%>e&~&tIyp#IpnO1U1`%k$&trj>?SPjm+_uI z?sc(y>Xre?MRgau7y2HM{JHXC_t^ahnuh>wXw;hv-H2xfB`5rPp?mlAhNRvvbTi*P zIO9j7ZeHlV{Na$~zRMT7C}+D@U8B0WGZ5<05y?BV&`Z|8b$) z;kdJsYhSt0t$6)o2&9lu|gl(uMgr%hO79t*U; zf4_8r+ilR2X6LC5g(oT~lFcG9up1>f~o1E^r^OyE@~SKYL_>J7DZJ$-=u9xP5n8mh5!p z0$2OWGV^?(b^dk40(bq{-%55KxWFCM=elIi?G`xy+I1NZed-VM-PPl7NGAIE?l<)} zCNJJT-{oGv(L5q(r^BbtciT>AOO6{h-~G4#rex2(=euXu-<0vy*?*nq_8kA6tj z>IpwcZu|9lu20R1lZ-pRepZvK?Y}Y^d}xz<`kj@@w7MpD?hk&N z@#!(Ynd3&+|18<@-Z}2hKm06N^^H01w{7>ECk8G1k|XE1Kh^#sSy?~FJ^IWqk_SJY z?UuGakn!%b?w{@M`*c;Z>6+PYmxq3t%sO|rn|=O+=Al6w|I4nk-7nsKD0%6JrG0zQJ`|kgm>4rW0a8k8) zraN`vBgx}Goav4{=+TVFzi{SE*RkTUWcNWc-I)^~Pe$~f>3*|gr$-0v{?LcdbrZk& zWb)BX=emoJ=}2yvd#<}6*IAo|XaDT4oa<`m{wlfZqjTI(_I^6K;rVmizHdHlo*r1h zkW1w48TEgX-;FuPy;JjSGV%cZ{phoqU*M(nGu)L2u1(&0V20cKFKd%$zB$AF=zG65 z4-jnOfFU#7urEEI{A8;cZd%9lN!6dHyU8stWd4KWZ==ZzT&~n(Ur#`D5m{*k;jW_tBsJ zl-zyNWOvrhZzsF%Hrd^B!Upp&!DeoMVv_sG&;Fd;-8RX6ZR$J84d+a91Gew1b)&}O z<1Ht-T^GNbEPQREn>66B$xACIx+QP?HS>AwF-msDqyLudu=_;!(ZBzeyz{{Xcj*r| zW`2;}Zk*uu>iK?h<a=x#Ils z?z#b;-YGm(H-34%`@^z-Cx3oxoa-36DcS!1aqgQNH<_mj7PZyLaqiBOK1_aJKhFL8 zzaJ)F``g)Wx1W5J`BkP}b+#+@{3N++%-Qat2R}(3?R&O6cE*3rg9Y3A_G4$ce?0za za>BRHa+QbV-0S1ca-S~CW&W4%e|V<*d6IX(e)3E=?}og4<@z(-PVeS3pUgM=pXm;` zso(~FG}hhrw}M;s72`_q3kjF8f!dyJgfFZo_e%o-kP6 zc7Go2=KQP5-Tt%D?pw!IyPCzL-R;Y(Gr!M;Ta9)t$M$e7e>mNpcv}xQ>8{gVj}Lm7 zhYU9OY%|-Saf})Zsnd?>3(5 zUb?Z*`J(<^HgwHuE=~@!ClDgFU|FhTk>P zoqOSzT-~gZZu@7xWS%xy=qVqb>;{~-m3w5($?oPyw{o?YpX}cIa;Mh~ZTr}*Pj(|7 z+}aKP-3T|X=Qgf*+Xy%M>`o6HZ1vE+N4Qeq%WlQrPI3>7`m+1r{*&A(cXrldQp2>5 zJINh0Y+JWo=_GgCP20M+I!<)2y|ZoR)7oj|iLUPI?c5dHp6IrEbvyUs%O|*h_OHwQ zT(y%6uyf`&+v~dFuJXB^-L9t&cf0Mfi~Dff;ckyvogO~e^ochQbAQ~TkNefwVeYmw z`nWxJ9_9{P(OGLsjn~rKj&X+`Rqrkxe~i2Cx_UQl*JIpoUavRLAFTV??;Y(b7w_s$ znRK-K=;>YELti=Cy|n#qnIEp-9Y?t%e!iPKc=A#1`NCJ+9=jjqjvLYG5rm!J`TZl^ zd+&V34W4wQ+o551_v77;bo*Y~=^eyF*l_z1uGHtN?&R@DxTnwksyn{V5$=LjU(I}Y z8*Vw=Ej@V;cg5Jl-J7@W;c9j`-0l6&9+_Y7fg2BV)4#r_d;OHd+=OTMbnk9;m>ar7 zrw0+X|HE$%bt`|`*PVI%Plxg~qctN3Z+ zzPX^&vxryV)8@pDt=Y#teo*3eJZ&F0`~61emv`3SqK!;Dx6%Fbpnct{JsVx`CHuN} z-yGtG|7zdNclhzxA#Tpu{oL=i8{*Db(a*I#f2iB*{eGE0@!?|+bi+#~ zf4AV_L)_T9PERCWh6e^8;-3G}e(vt~4|ae0$A0e8dk%K54(Y7GAlS>Y8(LedxKL)vb zYY%iS_Y86ujXuzorVVm?E${SP;r z_xKrO7|ZWO-zLZ6m>iqe;I(+oSg*{va88^X=g7Ho&d~?Td*MCt-gu9^SKf2vqFf8E z3D<^e#I@p@1s{lAORg!`mTSzl=9|r)|^=H&RWEp#M;Cf#ahLh z6@AF8WvpqeZLD#ub*y=jo3j?OCbBlNMzU72W=3B#Ybk3gYb$FkYb|STtiNY1W=&>o zW{qa8X3dU1Y1VSqbk=s(c-DH>{HPnV7qBO=H?T*rSFmS9-!*#)dkT9CdklLGdrs^J zz+S|j#NNan#a_jp6@A?7W$bC}ZR~OEb?kZ3N5Edlp2*(F9?4$Go*8^ZwwJP}vbVCw zve&Zb#{LBC#q7!K&Fs3`eh>?hu zh?#;9%3>*EDq<^QEMhHUuGqhUSd5sA*o+vBSdEx1_@*qDBc>y^BgP}vBj$@7fmo23 zkl2tIkyw$KG5Y?AC5b7CEr~ISHHkT6KM7({Vp3vLVpL*PV%FfxvRIawme`gUmsppW zH~LJ7g^7uYjfs(om5G^ST>`N*F*UI@F*dO_F?XzAAQmSkCpITWCsu!7F?+0YAeJYl zC$=ZXC)OwCk35B3fSiEbfErTie$tlS#$uY?_$vI;` z5^_;;QgTyrRB}~v)>y|vE=x{JZcC0!u1n4veMscOmJ=&CCPyY$CTEUyG33(Z)a2IW z*yP&e+_66jxi~pFxj8vHxjH#}tg|7PC#NU3C&wq(C+ClR4J`mo0Brz`0IdMcAo%o5 zOF&aVTR>w#Yd~{|{aVl>&?L|%&?wL<&@5sd5LyPB2HFN12U-W3$KIju3t9-82-*l5 z30eu7NvtbEOF>gXTR~$%Ye92~{bSH#&}7hN&}h(V&}@Ql(6k&h9kd-Z9<&}bpU4@} zg3yG}hR}%6iqMQ=-4j|8niAR)8WUO*np5m&gBFD*g*Jsog;s@T6?}=NWua-IZJ}|Y zb)k6$zoKbjXkut%Xk=(*XlAi43oWgWG&Qs}G&Zz0G`HAa2Q3aw4s8yN4y_K&F4lRW z<)P`J?V<6Z^`ZGi-ij88CWtnOMu=93W*Fo zlSP|FqeZJlvkksY({j;t(RR^z(R$H*BX>p%MiWLGMk7WmMl+6ecWB9I%4o}I%xKMM z&aod7S~Qw8+B6z9S~Z$=tm8w=M$<;yM&m~7M)Qt7MznA=akOzXa8L0T=*D z7GVi61=s?N0oDL>cy9Kg#vou3FbUWMi~?2xvxs$&und?6Yy-vt>wtMgUneXCCITCQ zk-$n|Cb6y(mI70Ot-x4dEijkZzX}!ulYz~^Xkaxkn^>m_%Yo^@c3?cP9+*$`m%@Tz zLa-qi5v&Mi6ze`=NiZeY5{wDf1apf0v|v#%DcBT@3RVTPigl#0ESMH-3&sWOf_X)s zD=Z8q1{;Hs!OCD}u`U&sW=!qFw~evE+F)+6zZWbHCI_2?(ZT9qcCpSCmIu>=?ZNn9 zeJx^s(T@QOgbBh1VT73a_8Wsm!X#mnFiKeELLn&uZR}-rs88pWg3k-ml)j z)qLrCtmb;?`mE;q=z6W@dg=PDrWQ=svz_ay>)X!t)%9-Ydh7bPQzNF&qn*z~pHDlV zk3O$1`@5a{TlafA z_q*xb3K zX+3FYJ<yOpYX+3IZJretGZy00jzn%3;>sLFqbz0BbSt{+Wp4QWp^;GL?%KEDHHf6ol`fD|MT8~rK zW3A6A>$BGDl=YgLJ!%G>0tLf8zkg^|We@NLMv|ps`7ur8k zYW=jIr0gf!UsCoL?Kdg=jrJd_0n~n!vL9)GO4*;ZU#09<)C5u+sQoNuKhyq}vcGA+ zOWE(V|CzU4`(es{sQoczf7E`NvR`WdOsOT*ewwnMYJW}HU$x(+?6=x~t;SIMams$I z{W)cS)_$F`UsH2P?VJ=$d&>T<{XS*C*ZyxciHZkO;sM16De-~gg_L+f@k2_j zqT-2^ctY_-N_?SsBPHHY{9!eWibqo75ydAd@rl@fO1z@@C8f4e@k~lQqxdEzzEQlB z67MMfF)zR3p_F(?@li^Aq zSxS7Scr7JfQ~Z`vJE?dsC7x4!mlEG8-b;!16#rRGrQ*Sqcu?_SN_;5xpAs)BeoU#g zR6LmyPb$7li7ypzrWS85`nuI%DjrRVM-`u@#HWf^Q{q)>GO5i}Jev~FD!xsLZx!#R z#Jh@rt#(22a7sL^_&6m#R=k`NFDrgdspV8Wof1zgzD|j+6>q1++thYa!>o8bB_3CN zo)VucUQdbF6~9~Ur{ejPcwX^+N_?+)KPBE*{BJd($_G;N0p$lN`GN9AEhR!Y95{L5-om5-(5W6IA` z@-yXYDfyc6x0Kpd<#Q?dobtPr{7(5^O1`K3FU4!Ad@v;+RDPI}ABz2_`KIzutASNMnv#zyKTXL`m9M7ctIA(fYGakprsT8AZ&UJH<+~~Q zuJT{2nN>cVk`F6CPRWmzFQ??o%AZqeX_Zf>NYNvtPo(G*(koK*3h5WA_4OF_e^T@evH#RO0FOSK zqIXFDu$o`#At`!@^pO;OM0!bzULyS@r50FvN{XH$eI-R-k=~M`w@80UsS%bQlcL8+ zpGnbYq}QbAHPj4KJ1jjXMbDAGlcMiP?@7^nr2kk=vGkx6JxKaciasRvpQ0B@KT4@J zmY$TNCrMvQ(U+t*rRYu4pR5L1dQ^%YC4DMIpORjcqE}IqOl`9CtQ0*<`c{g*CA}*} z?~?vyHOtb&QuHwCV=4NW^s*GaO!`?$Ewl8r6g^G)T8h3Vy)8v=lm2Ek&eG#j^f>8r zDf*oBx)i;RnrCXCrRSySdD8b%^gZc)DSDsuKdXtB9+;vBN*_$o2c;LL=!Mb`Q);E9 zC#L9$(ic76Nh zr}R&&xt1Q9qK8T!P0>fi{!{c)>8DnUEj=|wPnEvv(O0Fndh}N5ubvuh>9HO?R{E?* zpOs$g(QB#MrgmF;u1C+6zU$F{qmN53_vq!)&pox|($hV9y7YCAzAnApqqj?cw;FTl@g6;1`n*S!sg&YR{$Td-Qzi`yPE?dcQ~Sm;UeZ0Eh>8c!2nThYyGsczA*Mfu~koJi)^g#1}k# zLA=4&i8qKpSPi>)goj6nPk8u**uRHYh+lYW+r=|HJVSiL!#Bh`JiJ5v!)o5eLp(f0 ze8j^?#7jK9MEt~43ooAH;VI%P9=;;p;^8ggFIFQj9^>IL;xisTBVOa-HPp;gJ1?H& z;W^?v9=;>qfxi}r5;`?e(LE(AfD>ssp6|1 zzAE18;jQAY)}uf?*281PXFYsY?BC-7pl1QS3&e9hJXd_z!*|7dJ-k=^*LoU=2YYz1 z_^^i$ix+!%F+C3Gbs(PX;mP959=3g_V8`-ZV&Gk|F)h9;^7`1E7^i^?&0a;>mI%?-tOV;;_n_0 zfOx!z$BWN<_`G<%hu4eWdwMU3=X-d*_`Zkli}!nYzv@G*CxgEBcmVV>j|V_wJstr4 zuEztQV|hFPI=06Hpx5$v0QA}(4}i|a;{njQc{~6*SC0ok=kDHl4}h+n#{-~i>G4zO+Il_gES$jMHs*|yv61o>W9su1N9uI)-6^{o%_l`FY zz^94FPojIv;{njU=J5ciKZf<7(7ovK0O;QIcmQ;-dOQHScRd~e-OC;ifbMON2SE3_ z#{;0cZ|hm1x!~~tXl{5s0GcZv4}j*5#{;0b=F1E96e z;{j0Jw8sOWwb0`M(Awzn0BEiBcmT9^dOQGHOFbR{t*sspfYw@%2SEL~tVf5|Vvh$v zYqQ4#ptaiL0npm*@c?Ko_jmxbwtGAPTI)R?0M$)-JOJ7YJRSh;4IU4G_6m;&KzoPB z1E9Uc;{nj#;_(1zukm;Q)c?zRfM_rBcmT9Fc{~8xt2`b6?Oh%Zfc7$v2S9t9#{;0f z&f@`49l7-k(O&5B0BCRYcmT9ldOQHyJ3Sr%?WG<+o%U9b2S9tRH@{uoDC;qzz1ZUc z(BACv0BEoFcmT9_dprQz%RL?d?d={9fcAQi2S9tj)s!n1@OS_e8+bebiWNK_0L2a- z4}f9`j|V`pg~tP+Si|E1Q2#RPVWL>X;{i}?;_(0|R`GZM6uWpl0E%Ti9stEQ9uI(G z9ghbHC>Ha0 z02G^fJOGN-JRShWZXOSSVmXhWQ?Z@L1E5&X;{i||o%K{vEa>q7C^qzX02C{FJOGLv zJstqXk{%C$VoQ$)K(VIB1EAQ`dax)K^>_djn|eF|id8)x0QC{_ieVGQvK~LHVq1>~ zK(VgJ1E4+w9uI(GVUGtuv9ZSkpjg@C0Z{Dh@c<~6_ILmkTYEeJinTo+0D7(C0Z=UN z@c<|`_jmvlt9$bRR8H`C02Ir6JOGOAJstqX`W_E}>ItnUjB){w2SB-j#{-~T!Q%l? z?%?qND3|bf0F+yJJOIiyJRSh`SF#>5%0)aL0Ockg4}fwNj|V`xi^l_?T*l)8P;TS# z04Ue-cmULQ!FtXp7xH)jlpA?G0Lqm-9suP|9uI(WDUSz0xs}HQpj^x20Z@NB>rtaz z%;N!2Zszd-C|C1%0F=9V<#719J$`QGb{-Faay^d+Ky{VY(?+?V#{;0;(BlD6uITXq zD0lRD0F+C5JOIiqJstq%njQ~;a!>1lqg>SE0Z?x0@c<}S^>_f3yLvnT%4Izs0OhtG z4}fxAj|V_~D6D6Wa$%1LK)JEUAFo{5;{j0a?C}67m-cu7lv{f|0LryJ9su>%vmQIj z#XTMX<>np_fO2(@2SB;I#{-~T-s1sKZtw8`DA)IR090RUJ$a-Bcsu~o20R`BX$2k+ zfV2aT2S8ear=CFCg2w|Ot-<2~Q2##b;Ug`=;{lL1;qd@StMGULq+NJC0Mar%9sp?@ z9uI)D4vz;weK|ZH0BIo}4}i20j|V_niN^yV?Zo2&ke1@{07zT$cmSlecsu|+3jhy* zv>1;EK-!Grc4Pk@4}i2Aj|V_nj;EeO+K$HqAg#ya0g(1%J%ywNc{~8phCChsX+<6n zfV3lz2S8eq#{(d3$>RZ#*5vU3s6U$ZAd(j4@c>Ah@^}EGRe3xB(ylxn0BKpCdKPJ0 z9uI)DE{_L5eM+qNhO{tGJ&d$5j|V_nnU`ip{fx&0&}Zd5j|V{7n#ThmtB;8_QF z0HnovJOI+>JRSgPbsi6Zv^$RnKw6&110ZeB;{lM?=kWlj-q?B~NelFN0Hh6iJOI)P zJstq{jq`W_q$PSh0MZsc9sp^L9uI)DN9&;^Ez;uwkT&V@07$F!cmSkbdOQHqGCdvu zX`3DofV57J2S9yhtml%nP>%;d+Nj3^Ag$En0g!g;@c>9m^>_fJt$I8F(po(p0QJA~ zcmSludOQHqW<4GNX|)~?fV5kW2S8e`r=CmNuEzr)t=HoLP~EllbdnbA@c>90_ILoK z6?;4Y(vCeI0BOk{4}i2~j|V_nv&RFV{*TrJN?NqX10ZeM;{lLX?ePFeyY_ehq-A?N z0MfQS9sp_G9uI)}>R8VxY2h9ZfV6Rs2S8f6#{(ek+~Wa|mhP#ileX^h07z^1cmUL2 z(t1oui}!c{q|JLg0MhC`9sp_g9uI)De2)h}+P=pFAg$ly0Z{$9^`sID@OS{k20R`B zu>y|=K0AfWR z4}jQ_#{(di+?AXe(}0EnG>JOE;;9uI)ns>cH$*6Q&9@GKQP z0AjHo4}jRL#{(c%>+t}H-FiF#V!0j1)&F}e0O8*chM&X!8UIlD zeb_(8dr0h`#S?4R?6{d4}Xf8G!5pZ5p*=l#O|dH=9~t_SR& z>jV4edcpp=eyhXvg#B}UVgFoj*gw}F_Rr@5`{(n4{quRj{`vf1|9qaXe?DK>Kc6@3 zpU)rm&;0=V=l+2GbHBj;xqo2)+)uE7?l0Is_Z#e=`w#Zd{RsQ#{)GK=zry~xe_{XJ z&#-^)Z`eQgJM5qPANJ3Dfc-N+VE@dQ_Aq~7|I8=YKl2Or&wPXZGyh=!%tzQi^Aq;Z zd~FZ&7xvG5hW#_YVgJl`*gx|h_Ro3%`)7TC{j*-c{#id@|Ewplf7Tb+KkE(bpY;d! z&wA7z)+g9M>lN&u^$YgTdItMveS`h8-ogG^|6u>DhwWi~g#EK#!v0x5VgIbBuz%K9 z*gxwn?4R{F4eK%NpY<8`&w35}XZ?o#v!28LS>Iv*toN{g)_>SP`vL5q{Q>sRegXSu z|A76opQK@bf&H`J!2a2PVE^n#Y1p4&|Lj+=fA%lfKl>T%pZyK?&wdB{Xa9r!vme6# z*&kv5?3b{A_D|S9`zh?7{T24lehd3&|AqatAH)9HpJD&(*RX%~Z`eQkIqaYP9rn+D z5Bq2Thy4=|!2XF3VE@Dmuz%tQ*gx?E?4S4o_D{S4`zQW@{S%MC{)tau|HLb>f8rO| zKk*FgpZEs$PrL*BC;ox`6A!`uiH~6a#7nS$;wRWY@f7Ue;{gcq7VMw+3-(Vu2Ky&I zgZ&e)!TyQgVE@E(uz%t^*gx?e?4S4#_D?(r`zJnx{Sz<3{)r!9|HPB9f8tBnKk+8) zpZF8@Pdp0yCq9M!6R*PliCz-z5@Fve}Vmz&%pl4Z(#rAJFtK9 zAJ{+n5bU4)2=-6D1p6m{g8h?E!T!mwVE^P>uz&I|*gyFg?4SG$_D{YB`zL>c{gcnZ z{>krP|KxkHfAT-rKlvc+pZpN^PreBICx3+flTX6_$uD95UZ|K!WCfAVM8KlwE5pZps3PreQNC;x{1 zlaIsx$LK!2Z!E(x6ws{?RXB|L7U8fAkI5KY9o3AN>RNj~)X1M<0RxqnE(` z(NAFi=qa#&^cC1YdJF6y{RQ@q9s~PFpMm|O*TDYKZ(#rEIk1299oRp559}ZP2lkI1 z1p7xHg8icx!T!;YVE^bzuz&O=*gtv`>>vFJ_KzL~`$wOG{i9dG{?V^s|L9q;fAlTb zKYADJAN>pVj~)j5M<0XzqnE+{(a&K2=xMNj^flN&dK>H?{SEey9tZnJpM(9Q*TMeL z?_mGvd9Z)VALg#Duz!v4_@VgKlfuz&PL*gtwB>>vFR_KzM3 z`$wOI{i9dH{?RXC|LB>pfAme*KYAzZAN>>dj~)v9M<0d#qnE<|(NAIj=&5PYSAEc1 zVgKl_uz&Pe*gyI#>>s@r_K$uG`$x}({iE-~{?U73|LDK4fAnD3Kl(82AH5j%kA4jM zM^A?Rqc6k$(VOZ2j{Xe$M~{a6qff*B(W_zq=-04+^laEa`Znwzy&LwA{tf#_4~PAu zkHh}a%VGcM=dgeDbl5-oI_w|49rlm@?t>l=`$wOL{iD~z{?YGY|LFO!fAoFWKYBmx zAN?Qp4-bI-!v|ph@B-LB`~db3Pk{Zy7hwPJ2G~FR!3Q1z`-e}!{^1p{fA|ILAD#jG zhi}0C;T^Dl_y_DC9s>J^kHG%nC9r?^3G5%90{e%r!2aPauz&aq>>nNj`-jiK{^2#S zfA|gTAD#pIhws4t;XSZ__z&zK9t8V`55fN7MX-PP5$qqH1p9|C!T#Y*uz&ay>>nNl z`-e}#{^3=yfA|&bAD#vKhi}3D;a#wQ_!sOS9tQh|kHP-oWw3wv8SEdP2K$Gv!T#ZG zuz&a)>>nNn`-jiL{^517fA}5jAD##Mhws7u;eD`w_#f;a9tit~55oT8g|L74A?zQX z2>XXG!v5inuz&a?>>nNp`-e}${^6CdfA}TrAD#*Ohi}6E;hnI5_$TZi9t!)1kHY@p zrLceaDeNDf3j2qz!v5i{uz&a~>>nNr`-jiM{^7N-fA}rzAD#>QhwsAv;k~eb_%G}q z9t``355xZ9#jt<)G3+0n4Eu*K!~WsTuz&b7>>nNt`-e}%{^8ZIfA}@*AD#{Shi}9F zJsyC-zhVFIaM(Y59QF?{hyBCPVgK-S*gt$7_787|{lnj3|L}O&KYSkc53h&)!|!4L z@O;=md>{4??}z={f58u6KVwYr3)t^+jNm7*WAhrpZ(y&@IRrm~og3#E{0esNyocat zu=mD$_8%-BZC|V)q*NT=1XRy~sTo{3&*?a?b|; zirvfH)4|_j_d54{@W0qxU`_;ojLjA1Oz_XxTw+cIe~ryG=3MaK*j!{zGB=r{!LMU; zmpL5#JT|wP#m2a-iUcw%mvuDfp!=cOr)h zern6D$gzUo+Hx;)Fmf?+GIBF=wBXma+>IPA__-~&BgYGVZ_EA20fQghazk>&;1{>t zksLDk$t|}e#|(aR%RR|KgCE^;Q*zYcSGU}i95(pbEw?4d4SsjaeaV5zg)JxU^v7GS zOwJtq^RR!*se`}Xa&2<%;J>$AoSZ!P^DS2=XAk~;%jL=GgTLQ$eRBTb|2HiFO(4_< zm{x#hfOdd}5b6m`TR>w7^#-Orph1Ls1k)zaC_=r0X%}c1p`HQuZyE<$2bxEye=scs zO(fJum{x*j66z;ROF>f!^%bVIpt*$l3)5oIWI}z0X*Fmzp?<@(95kI!-(gx0nop?z zFf9m8DAb3TR)l60>PJjVLQ@L$C8jl@IfeQY)1uI%LVb#9RcKbBe#NvbG_6qIVpd@>${f=pQXnLW( z$Fx2)zfk{US|FNWs1Gu&5X~^u51E#TrWoprOlw4Q4E0B*MWRWD`XtjT(JVv#l4+S} znrNG7oT1*yv`;ipv`{qBP#J=EKo_KpT0>hVmQ zN23q*dZyi@;fH!Y)ArH$L%pAA|1f}14`^%vMiA-+jUB)cLOr3e1sFr9H#GJDg9!DA z#wK7Cpt9GaB1~afEtDV;?Y(P!DNr1V$3-C5@fHP(nQ=>_3IEgnCP3FEAKb z3`}NWXMLuz8kkL}-!zs3(+TyR#(H2rq5jiY5KJi4hZ-w_8HM^$V@WWjP+toBH|7-T zPmM*vq(XhFu_~BVs9!af1=9-kt;V`wUZMWgSQtz!)W;etJ6p^w)Xy4AGp5#AUu&!l z<`(L2jm5#_LVd2WI+$Ik-!+y8(+l;z#`;>s{6hV&u|Sw$s1G()2r~@z!^RR}ilM&P zSR>3a)E^s*gh___WMh>u%TT{;EEA>~>YI&q!aPI$v$0T^XsC}iRthtPox)H9Bw5)s0=lutPn&v27T4sCPH^4FeDL@W#er%E3!#63c^U8kg#HHRb-)84_HP~t zybyQ*LVpDFO5gzq{S(Yf!S%#jfd?S;TQKhh9)Qq~!Mqu7$OE9y%RC#Qe}j2B@BoDV z4(9d110eQq9uT}BcmP6w2=j{I0SNsg%u9j?AoQ0ouL&N2(0{_bD0l$yrf`4aRlx%g z`d65jh5H$A3m$;b@4~zn9LJA?-y^b;{}5gq`%Myxkl zf6Rjv`jMD7sbNf~SBdos?-Cw>(9guYO?Uu8zZ3I5;QJ2O#uIG4B)}fY48c z_0>F9q2G#mukZkbek|tA!UKR;i}f1s79N1m&&9l5cmP7b7xRAM0SNtI%o~OWAoPnd z?-(8cykzVr+Fuep0NQWpH)Gy2_8+`xcmP6w8uO~*0SNtT%*%!c0B;-n8(ud&0P#6$ zc;WB>g#I|@mBRxN`sbLJ4i7-+uVY?2JOH8pj(PF$0N~AIf5xka2LSIL`!`-bJOH7; zk9qy@0L16F;04435c&g|R}c?C=pRHpVV=U!U&y?McmP8GA@d^Q0SNtx%&Uk8AoMRH zo-t2j=x=0RM?3&x|K@?j3yB9H^hY9IGS6h_pJZN2JOFqriLXMxCG%e50lMxKvRcv*>O@wVat!0Sr98=tcm`eB(jmiRdI%QEjQ9)QqK%e=LC z0PxxpZ!7*b4{qqkW!_vo0HI%(d3W&ugnnMc_vY~p{l3imiw7X|12br&)dyEGl^dlobF^@7{W%3og%Xk2k&zPrK`Hgv;@j8?5DE~1JG+t=( zA-vIe0PsqaFX5fW0}%SDkzbj|I`msJ?=>C(v48VqC1NsNG5O@GWe?+U5zym<-1o{cJ6nFqa ze?{~b`Yl@R1^NrM7Kv`VqAxcmSj?S&fPGCi+cU?Fsr5wJ3N1LVrrDRlx%g`d3;l3m$;b-_mMb@BqZ; zbW#h02Y}ib^f78>@BoDVnN~}K2O#vqFxQL8n=0}%R;S}hVDfY6`RYL)N+ zg#M*g%Y+9Y^f$FyCp-Y5|EbkN;QTJK;QQg`)!w1Mhkm^1^H!rrtsWkL(7)Ge`S1XQ{=Qc0hX)`&|BYHeJOH6T zu+<9U0SNtr;R#k#82Sratsx$O_q3<))Egu=)Y{Wn0Nrh{;funT1`9v)NaCWLO*Bt zj@5XEe$Q6>i3cF`gSOgGJOH6zwAGH{0SNu1t+o^oKfY6WLYSZxmP^%8Frgj|A@6ZvgxO^a{WOK<@zj1N0KW1E6DDj{$lO-~pib0R97d5#Rx! zHv#?xdKKUSpmzcO1$r6a0TBDQ9tZR~zylDUi%l;C{1Eg;zym<91pE^8PQU}8Yw7S) z&|3iy0KFFQTj<(5JOK1!z>lHN#^C`F`*-*?=-q$^fL;#xIq2MzJHk8wpW5>zthWRn0I`3E-$eJG!vjDs3j8SaroaP0uL}Gs^sc}I zKrajYEcCX(13<3}{4U|S@AzRHei(XV-~kZ(clc%Koq-2{UK;pm=&gYVfL;Rfh+F-W~XN=;eV2fZiVXd+7Cn2OvH#lwKfs0O$>ZKS*nZ!vjF? z5Ig|%62VVIZxK8IT5BABBdt9S4*(AwtkH___^ z4}jJ_hyRIQD0l$qjefpcmTxy9sV##ZXm54+>*%$E2SDuK;lI;f?C=24n+Ja$y?XEf(7Ol!9=&|< z0MOe9e;>Vm@Bq;J2mc?vfbam&8wh_Oy@K!n&^rkKAiad}0EqoN{Dt%y!ULe#!{I-q z7ZDx+dK2MKq*oCh0D2eU0ic%=enxs5;Q^r65q?L-J`N86y^!!j(i;g60KJm%ODcA9 zcmNbjIsBCLRx*EOduPuj#a<2%0KJ&-W73-m4*AfMd=-d2SDuKdP>n-3J(Cirtq86dkPN#y{Pa2(3=VmfMQjL zUsbWI!vjDsD?9*V{|h2a69cNqR*dWqoyptl(QVtS3?0TBCl_>bvDh6jM&WcZWmRfY$E-evfgmCHCh z0LpC~{$_fe;Q6L~DfZl2Nr|G4J2Y}vc_^au)h6g~om&1Rp zT+HDCpf?*H0D86I0Z{Jd@Nd)04G#dl-SBtQ>kSV;e6BLR;P3#@8xDUsz2fiy&^r$Q zIKAZX0EqoN{N?nT!vmn))8Rj-7abk|deh-gr&k>w0OhU@|2n4k>}K)JEQA5X75{POh9!vjDsJv;!)t*yr%z4q|iEBAJI0O-YsA78n-!vjFC zKK%Oh?!yB>FF*YJ^!CF8K(9ai{_*+J^a7+FfZl+30O%D+y@0d>hX;UOf_MO=Eja26 z=rxE3KNV)yhzCGg zj-#G~-i~+x==Dgw2fZKh0MHAPdJuX;;sKynB=sWnj>H2%FG=c2=q-r{fL@c-n@D?d zcmU`{Nj(a^De(Z%tCD&ZdRO8Bke21BXQ8(x9sp@wJOjXbU*Z9f7G^y$>5VCk4EFD& znNdIE@Bm0lv!0st*2DuquTAQ0q`f&j0QBOd9*5qXcmU|tNxcreJMjR}%aeK@X?qS2 z0KGn`_leINrxz&oKs$FnAJlqpqDB2Owu+T9sqis;sFr*cho;g3w3w^q>VZ}0Mbew^-}as#RDMr z@2IDuw<;b0X|0ZWE3tov2Y_CzcmU|lN_`f+TJZo#yLHrW(aRMN0KHwQ@1oZ$9)S4V zb$Y?#0iZW5^T*Oj@(U10e0$;Q^o*Egk@A(+&>+y=w6Q z(7TrUHG0|N0TBCl)VI;=77u{fzoY(*UbuJw=#5K#9KCY!0MI*^`Z;>(;sKzyF7o0$4UdKKdVpm#C#i}W(a z13+(M>Ko~Gj0ZsM-%^^^2c#seVsZ#|a9S{xn#u@^`E zrC5x^10XhIJ(|U89QB&?ZpH&ZFK6mG#daJX0I`2Zy{FiZ!vi4p@2Cf*H#8mqv42Os zD7~Zc0Ei_y>PhJ>jR$~U(|7>Ho~#G8*uSG5mEP2N0O(asy{g!i!vjDsYwB6)ZH)(j zUf0ySihVge0Al}+dRVbBXZ5jzJ9}n}ojE)JVrlMX)zdbN>FlvhuWjmWRe$U70Eopo z>T&7KjR!#N-%+nCcIWT_(94^8UV3}u0cd%!v*$OxzwrQw{X6P`=?#ttK&;SFFHG-n zJOE<#d^_Is2AolO5Hy3+$cmTxy9rfs9(+&@SShe-67yEbAuZv|nJOK2zr@mdRn`Z!6 z?|bUs#ljsP0I`2ZeY{w?!vi4pZ$0$I{v95GW7S(94}jRequyTZ-QfWc`*+rpU%mP9 z0EqoN>h;C$t%twZzoVXCY~OnP)9W7(z^9*n+Cu&R)t9epx%hX-R9-V^V$0djf1~He zr{21Fc5TO2ZrqiNhOF9D_ufZ)UA*u=+xHn;vFM_+diMS5)=QT*|7BpGeTLk7*!d?s z{?UN7fBE^mt?M5g^u*I|G&MbV+K_Fw{MD?6E|2*~P3%@>w|M;5k@iWFSmfzubIR?k#m>iqe;I(*7UYm2^ zTsSArjdSE&IcLtD_rQDMJ@MXnkGxmjGw+>iaLFF4{=>g--*^5$`1!Se8~j(sKYC2n z+x-60%0I2=c;EZSOD}W$ZJu8L0M73WnxlUBDChT`*Y{63-|e@4 za~0>`vwqFbct7VJ_{>jufBnX8@gv^v)XNs#$@@S5lD@Zd4MzQU%Uihy>lY8WiEA)+ z+P7}t8vNz`gTBQzIAq|?*KiH?+veD-xCW1oNUz`;yt{DWCxHT!W^kZe7APnA^PP60U*X{t~VM|K=L-bFKm7xd!|`*MQ@34LCm6 zfY;+1@cLW>&WCHj`Ed<6U#a*L9Fp09pDKPvvELO=iNAdM{)Dz4IB#U1nd&K|?;J5}G&(BkWi89avX zlq#BZoI8X)}%f@Y^ zuPa~BkB=`K_hSzC^2l*zVq)pEz(zHn1vJ^QJCtY43{WvVo_>fqX!n zFWoy=b2djD(&P5Bfs5k62eN^Eay1|DW={OlugV7A#Xvri*Yt&bblc@>UT56&UEePo z$K7q?s&rO1Zogd3rM&PJyY8TG#rOR0IBvf-@?KU9U062o^f>U^Y@jaoYW<_s ze)Jt>1DELQn!7or)6U?>@!VN8YL4d&W}NXt+4or{YA)mjuR7!1vhTAj)EvTbo;#zY z4?iA1LV3@!lJGf7!Te*WC>!rb?PAeODKpZ$T4y@8L_#+068`V-aaBLiSLmc>8uUt(F=lJhYE6N5gjRVs- z(D%;O{6u$e>4Z~%T{iHZIPg#U!Y;P%z9$&>@M-@k8~58du2=Qu8GJt%@yXM6)wkl! z@n4OrxtcS7_Oye`zMoy(6XWmC$<_Rm6aVdL6UxRV`r5A9`ElIeay5r>KChp4McKHi zaolbC!aju8bZsB!?)%`h`^pA>GY;&?25K)F&zWy~`tQpIJ`e}~Jr4Bx5C-#B#-CnN z;1l2Cdi}iS7*74;(|0QSzFo@oI`9Gdrk#>vr5a-9(##o0l?~igU)vTiwtV0tywYnk zW|s{-mVq5Qz|!)8OBi_UIo~cDI8R^a@?Xk-wb#})#a=u1s@0If?plfy{ZkRmwz*=j zLuwAK8NRiCHGE(1q9T01g6~)6^TW5!>x-&gbHlgZPw%gKVD@XSXJHG)JA3FS`uJ@? zjjlo%px^HtklRM*p^2bB`pC-ud{xu3kn6+$=RfMTWiGEj`mz4YPdenxrnz&b&7Cl- ze(H>wQ|8t8ZEhH}*O}91FQ}hCXU@!d^%LgKs-H4z;*`mgr%XO`VE=~t0|x9r@Vo=h z)c5<%o-=z&zbO+Y&Ny?%>`5~hOrCP)tO=8*&zLx&Hn4>-^vF&e!1^N6eWu zYtHObCQQ^>=W^pFPnkMl!OZ#N=3m$}WnTa3yt#SvCo6K**SaP;-Ep%f%%84*=`Q78 zlkE4$&9?*epJbP8{sl88Po6pDh&fZHjyvF>LF3Nb|DfD?2kt*^KEHAJjQJy{oIiZ_ z?z@8q=JZ?ojq+p7ojP^?IQ^uXql}w6qj}2Yar+NAU|??EjL!EnZt8&t zQ{9wMoyVDqscy>lQn4S%sCT2`%&oEKmV(CHZ$kUo>p)F$3-tcJQu*uqnm5Z z`|NTz?x$g&yS>Vf$IID!==Rm@&G2E_$?FPy_GG$Tp+TK@LHXhB0KCs54mtCP6Gjam z)%pM9MopQ&plRG`1N%2OhwmRbYQ(tXXG}bE)SLx#Crvr?m?MtJ9dqKT^+(ieqW2$Y zQ+>eT0}iV1J9o;=DHG;R*{go+VIxo2FRlmu299g!H*xNS*^{Q%&z*AqjCnKW%&tFR z{{#0QIQXpkezPVuEohvin|MldzgYwH@A=ag%$iu=Z`$MwCd{4M?|}M#CmmSdZ|dwh z{pQV|J7d!PeiLTSn4l>zP2ZflVD_Z>I$FPZQ|#|~`rhOT^Cx8g&e^4#JZFKXe{R9- zc{8TXo-(<9()0;)ySuBxBlb<;U+_NObOcPj<6)^XuG=UpV{A z-?mM>|KTdw`PudS%sUC6V>hpCGqe13ZTfeV6xDpZXUpb6xL5X0eW&Z2)}YUwmHO?A4O<9@%V|O%Qs0*; zeTr@7Q|HXB*95LVDs1TWBj(PTG-ckrIdkXj_5Wec=ME#VpFl*A%kQBtD~{-#{wEB` zRrahpp+|nJ(l+@o=eH}?<+so8kl&?{>p$(8vu^`AIz zUatS#IsBvl7he}{(>SX9cCec${@{y${WHVLe?RO(|N9Z__Kw5Kk6=r(KDPL?Zcd`? zr=R=H&zxB|zZ>sYf{6GMpF7AGo}6uA;o_G6R_Dr~JF&Y%X3Iu*KMZSDcR$i}>F(Rv zjQ!#t>V}R#{LDQ0{5Q)+c6~qDAgy)QT>OKW#05;u_z*J)O^!F<7qlug=hj`x`vr=OP{?+Z>o3*G*Q zvn+pu-Mna63;y3meZg#uQGGm%^3Tjp@eAjK{j_{R>E;aommh~WP)~k)0D!70W(RT!`IpgbN$Ivrzj!muZ_F^g!u}UCoY&z%KQKPXGe`B-TJ@udTi~n`pz8b^t#N%_k_4+UVi6X^FeWQFFye2m^ zj@m3{oZEHWVFH4^KR@nUUB+EMB9~jUc~~Zn+|y;;DJScAeKrq_=l4RFaW6E5Z-k+7 z+{Uis&dcQ(8vn#`z4ZRd-|vxgHKIO_+Wda^?K)0xY>gDY_$MB3RF`ojVA{|)YV+~V z>pJdbjp2g~f8z13=sNBV4d@w1Z9d*zUB|trF?F9G_h{E~mHFKG&BLWQpC7kh*Ks%Ig-|{}?#M3VHr%Xn-CVyj zx{Q1GdwSja&mV7Y*Kv?S{V)EBr*K8rak`+j5*Fj1IPQmC#(ga2T6S5o>-<=kar^$J z`_BV5$LZ)V`*W4X^$lP1SA5-1x{SMD=^j@Qk7|Ff>+bS0N?0m7en3eR>K zw=S;>TK2)kaewJLZhwu__u`*8u1a62#b4i#n`d|E`AKRZt zyN(m<>TbQqxKMum+HTRoy7}Bb?mF&Pjq7GT*j{S>XO4HLUbmai4TnSdxH?VfHQkIm zyUVzBcNfZUzwEkP(q-I6ja$;q`?#&kxTc@zeRT8rws#$uYFxayy2A0xm%EO8q>yXs z=6(F9%eeKA7s_w@?0CEA-Yvf_wNDgs>$`a$M|K&v@kzaI`0V*Bo*(G4{CML#^gi^z z_$Q9Ltm`;A7?yYQx_5RNmwQGBTN019`E}E-E^n;8pdTuIH{Ps6~+|)#8Y@# z zls!iW<8=?$fAMu|6syGF;k6Fd@%AeFM*MQSFfJ~66UP*D&*?SdAI9-H=R zi#}1#@Am!9spWKcb#--}Q&rtahhhyc{oP0hXIMzO-y(!~#czIsbjKsFlBOei)x$is zB59g20Cx()*J9)O@^<01@bzt4oiu-7q>$=USn^B)w8_Y4pl-z^r;nh{ab6vg6M z3nNOJ?y>mpQ6#veIXD)NAz_b_7zEBe{~lf}^B)q6&rO{)hsNR$jpgqdi|-kW?-h&p zIz~vDG>66F4~ykLJQmNnClMu0?^ryo+lZ2;I2KR7xiys<`rxzlkq&X%Qe@qk!E@_6v;)liJhsWZF z$Kp$3@%mJA$@nD7z2p2R6ZbzN7C$1Ue`G9vWGucc7N6_INt#iy_))R^qhs-$LmW}k zl*i)BqeyT`QxS`=h{Ycpi$69Ne_Sm7xLEx0vH0U-@nd4~V`A}RWAU8798uDo5Q{${ ziUgOmJ*y}vX{sW@##hJW@iBQqOs? z`Z@&=ZK)#k1oM&3%6K#up+9ky$n;$m;rTp4WprJNa5nQq-U%!+$C@=NLrD?(FPlYf zvhs1}QIUCP6`{WUOk_T3ip)s!w#e>yhMBI?WulE)WR5nREKQ;hr3lZX6GUEZkEhg3 z7nwFo5$b!R$ag|-kr`ty*LdhCLVx8}k!M@^Nb^;Z+42?Pc?7e@k~SjF<2}mIFG5;v_g7}-io6YB zMW(M=De`P97n!R?cIA1vxlLq)1V!jiJfyNcz5#~w{4Cky>t=qgvOT^b<_{{{;~Rw8 z|B@czMYzAXs(|E7%V;XzTpjI`KBn zxQ$b7;~ZN*xz^9holfrXBud5$!1$+MC3vPSX5sNPTLkhPTLj_+TZG~4T7=obwAij& zneZml4g3R?v3Wnp9W#dJ{6Kfiu|Rjsu|Rvwu`qkgu`qkgu`n4Q_jfFFO8g)mb1b8+ zQGOa*mHYr(hx`Cm9$#jy@nu#QUyj}Eu?ESn=x&mMb0sG(cCOvTWo#4S9|5voOQc1Y zxYU@e$g~g`&Yn1tJw76PR>V^U>jcjcoG-}!3)3wVTrIdxaJ}Gdg7*o2Rq&gF-w}L5 zaJ%471z!>Tr(kEa|A|M9vD2rq|B;mMG-eVJ^4Y}A#;g>1E%DpN+%EF{#BUkH@h_&g zOW^*WF~1Y}uf#`;>4E1C#YFsywONdt)bDYR06R$L;UgX)tb;evM^3}vUjJaFnhlpP= z=4p{%BHoVui;S+3NuZMVCSw1CiJv!SyvX&$Ta8&H@OX?G5##+Lk0Rb|%w&L%n1tPB_ZZPIfk-tL3&ADCV7l}9G zd_<^D?lf=u7Sts(%#I@2MU1ZGgvJqLIO3`|jj~F@X z*ph4(Kal$`Eh!m2dUQ5BvSPFg$j&afY(i~~TNQzuAH}zlDh8o#ZPP*^vAtgiLxpb7b<-n0V`TaVwhS1XDpr%g-pSmz$JDZ+H{;~ko z(B!3_xBolw?`*!H2FVS&$jEz%2{MP^41<&Y#4u0>b;$%Lzk&Zg6z@RdVB)=CtFU!y znz+~mr!p~*tKdBR1+|P_iw%6Vz-D@0QBWW3(J~vX!?Npe@`nW{7P@6Q0}G3S?m=b2 z=c)^FQ0Z{hO#-)FC#ca#KMYD%oO{vXfr~>9cz^YsC_FGqKaa!qbGL2_)i-w_qbf?qK%62?vJN9&XW!jfj>E z*m?VN8$UG;Q^8tJpl@Y$K-2i;D~wF6cZ+w>MbJ$?XN>=n!0S>{xAjKHYs?o$a{fF zT->#=ihtv+z2dudp0w3K<8i(4QlWsH$0^P@uG~FzO`1`Ge-<5p{?w9*x z(@I>1P4j>?&p=<6jF84HhV1M6CG>Se81-?qSoNW+oult}(8qL2s&5Sfe0^_t`uMn2 zeds#p==&S=jZ-CF9JE*ihdW!83aaHqr^$(c#dk#5itW5!7@uP$8CT zB8g)>5V&!}rBJ3fuODJJ3>b z0h~wS6X!+vgCI;{yZ7PW6r+jj61IM}aai<50w z61~e1o(%F*5R*aXC`ySmE!$)we-b2KFO#tLbTXCxAD;Pz46*ifGL?Tkb7a!jF-In! zExx?}3UP1+nFMdURkk;*MY~| zoz?@=S@Nyf(+!9ad)i(Y+SA=|TAn>Un@J*j`c~+6_B3mZXHPGJ2-6j@)}G!34t%Tj zwEwP(Wb_V;HeXw@@9k;URv5Sho_9-o+9jAmV4DehI@nBx&0JtRFJK(Gr1Zaqx+2q> zNn8TEGd`iMl}*O!;tdy)=u){gE1SpblP{0O#cAUm9Icp!9|jyNG7svjzzu%d78a{-uxP86U%LCTD0)1IBLb@+@7kqt%p55o$*H<8& z=AnuJMq4*BLK?Rkvahe$(^rT%_LKS0y#<@*0c+3u`bEPT(nU3@{HsvW7qVJt0BgFG1 z{Q#SP9%Wv+u$!snQUu<&hlfJniwINFeG$FWGf#BTzJ3cAVSp+Fsy;8svVQo!u&;Su z5oxKokPpJXX4@OpSC)809kH+Jw_ur2PYe5+&&ihNbvgIIo@4?QmUW-@B+G%=mVG@$ z;+dK0P7s_R$lgA~rwAUfuTdUp@lODUvRr_?zlp~Rjuo`!hwwU)&k#IYaFO6r!Bv76 z3$7EqMv(Ru_hbDPKzqI0vA?Zf0qIzeeEWO24o_Q~I-A{<{asdCj!|vWuI=ynY%pPd zmRT4CpU$D?-G}pwyA~f(Z2FraotrDpeD9rqzPGKFvV{jtWqQj@}6VbAaf`o;q2{1{hu> zM-ea@Ya#z6K=dMNYxZ&WOtNYMB9h0Et+tmfm7kA8!yfrgXpCR;O{^Hrwzotk^`DT^ z0TRICUWc6N`P6$&@DLy`^HWwB*!zoqtM;v>yL!usQR4G85m8t>7EXTgTWJv4L;Z{EjT{j=eRqZSy^Y#DRDSz-G2OKqmaY6t&5-Ageez{i)r9HG|BuOVxwWtN%9el51li=E zF_jk_F(lc^4VmZKkU4LIvm@8ukaaYEYcu7fjnw1>JC}g{x908sGNK)xgdOhJ*BR;oD4g{M^lN2>lNG!Mo}T z(IohGJX;PWwh&cadtIJ)MS5N8%H&mv&!B67Pbz)z~Z^_l-VE@p!!*-%C-3?(qu`vy|47O9TQJ>OGFdPF?QkI<+U*DV1SAj_C z%fqJn*kRE;V9i|+Hj)w2xP_3FXVj>KF@KRX1dVF|@9%dI?8!F~#{Du}_sjmP<^gMl zz_`qk5z@F7kbQlWnuUip#>^CI7X8u>96zz-q^iI#z zqT#ATAp3C~*q}b_!tT@8cRMb^c!VqY$F5;SKYU;K0eFrPX{opnzK_7CmgDMv$+3J` zGb7@9f1i@JW<((zH)nlec{s{F8m_1JiR0=%(NDmkJtgX42UCgiNNg-Kwmoq_fj(lL zt6BN0`(T)PnYw zf>Q-&2(pb~`bNR!f@=h?6x<+qhu}Se4+?%m@LPi46MRPSRl(m8)5iRd;Gc=Ojm!?yjSpF1-~X}%MJR!FY=3mzYzQn!QTkx5z%hw z`9ZYDr{_PMbonD(JZ9YH~b|muw zc+-<~g8dudv)D4MMZw8`!haRTXo7tsM41r4#5Z6oI1_(vLO@Ut?)~;h?B?`(UKbKC zw)!J@-r!wzVI+tZTBZvyx}_7sC9u;4Sm`lcAhnsyp*G_b{DTHX5e#%J7(aIEZr-I0%zbqVeqYiXb!%$ zJ7bgX{rU85+PeM`9hh`4>pa2_EwuRX0_=BN%66(mSa#vp144s7^2~6OeB{HiPK^U| z@N-{-Z~Gm-Z^7?%vgxSmnz>@PeF~93A-Yccxi`W3+)*BEiAiM+!hhE{_+aMZ`%OCg zPb5CR(VB-;3+_xWK-nsUOZU^J9fQ7WB_jDGLH8@P`S^U&JWO~GgpFi`G;SVb z3gQt-L(sTc;Qjqx3~%~2gmJ%ouJSyH%dlx4u;!1@mn9>laf>1Q`o_TU)~72U;i}K} zOf)l)?=)dLCDpeE0lvOkPhTP8RNv>oYaZ(81AVReVs1v9uWu&w@%(tc97s@oUj$Em zCD=#{5Ydsj_^VM7m%1$WpE|hx8#WwLlMTe*ACaz91)v@~?H%PA-5-7PL1ct@e54;@ z^Uq_xS1t!5PS2wVJoXz>E%dzRPYtS z{}l{SIJ7&{f}Mz{d#zd_KJBf>X{Y|9h!JtE&P$md*p z_IkT>_oW{BbNAb}*Gpyb{I2H?WY~bl>~&h}*Y*nfegE`CiJQIOay|Tyk;x9bcX<9j zpYFVxSQyB^-o-?#QTLQIAa&tT#k_~%h&ZpD6s zQ|<-JTIS64+CPC^gsp(b8BAg<>kRl-4fYS!{C%ExM-1}78st5AQf*l|1+1lP{lui}P`rzaO?6d$UOXX_)AbnV@o7>l64}*pTHkAvvAj zH`;T@!}r1R_g#4bIBoBvILY4@_W|4doIUtNT?^Zs4UCd)B6eq-zlBYHVE(?AC0bZZ zv@h7jP`iV@0G~A7Py~`^%T8iC_OF%HN*Ip-&BM4_Y#o`upGCj25*c}o(KQQgEIw9z zefL7xh%hCMn~MPD8OP6SJfMlZIQGHW$x)gO!}K8t+%L<4=RsVG&DZx|(3eG+lE$&S z;Opz=*^0hReg)EL9_mP=z`KzV(zw--eSKL^AMXV{zFWX+9Yz>jE-u1=FjsUQUXW#VKNR+bOHJn<0hG zrr+!5a^C(xl@A-okPKCFCZ+7EyKP-F!`7GucA1bqMf1N z2+o<`^-O#Nwt_2}cj|huk6;7es`>q)oWCEnkvMKXurXdv;1y_Tp1TB72w7}NbADs#VW_vWw`*EDBzYnM8@7A1qf2RE| zJRDkAq7nGe$HH-XZ&cq+Gz@(PAN~pYY(o4obl(*RrydI?Iu=(Xui1WbDo(Jtuy>7IHvEPtpL*K7L zDcTqJ>D%~&&}emJZvHAHD^MWkvpVPju@p+CBX{or7kM7)juZa&w=5;=P>vQwH z9JYS!%ena#C~o=>CJ5FFP8FOX$To)Q8U>dNt`WRaaD(6-g7*kMDEJM*{e5nJ70)9r zFvFMpig;}^CudovG!Q}su;HVq)B z8GB#f>L<3e_ez15L;P);&0ZlyQ`&QE=Kba60! z{`)l#Kr7gO?@Z{8HZ#D+)|gc0ApBRmhYv)iQ+p|%j&Y=c*w`J}Rl1=_6W?zygej@j zLi7WFfJ-yNxL=k7 z&x5!Wo8|#)=hA1%2x%O<7QQ~tedm*q`r4ZZP>KR)IwjS&8Uen(Mo%9fyLx=LfY&@= zO%?Q2c>&7C=K)*{eLO!NAIF+h-`(Jurvw{`K7x+S1Na;&BFjpNI=Fok8xE;S!!xke zOH}~s@x|u>j6u4rmyX9r`T;h-T(0oSg`?7X9!21_E`v2Qp|7=i!2RpJ!gOzSa2`N^ z)YAdXAf)G^vZ5cpFMI?%uZXl%T*&@A4?vsc&;gL!U%~0Io!b}l047imt{vMW;uJx) z2bAXtvcginK=4w*>jgIm-Y)nh!L5Rv4bA+I3vL%|7VPNU{EzEAfG@I~@Bpyo3XI$L zwm#sV?k4E~Ha+hM=4UU!A+W#?* z`C~R$f1+&{*>Q;M`BUD2NOJbP{W@JAigvEPwb*&rI(z;!CSHWi+4Ga{1-l6wO0w0- z0w1cm`aJJ;?fLFV0DInF@Xm%RB-Vb+uP3Ok+{pkgfqmD0ArfJ(zO(1~xW|kH{D+(Gdlzoo`LL3>!RMDT;2*Z+Rm^TSI^b0+?W^Zwhg=gUe* zcX;0a3_d`;@p(7z-wf&6+@&~Gd}S|_&7RJA|8MHN|FYo8t<`_Vtp9B_^ufBjKNWCp zNbp|>;5+T(l;Dfw!f)w)3j&tI_a-FLKemwnB|<7~ttWdu?Yw_{{Eja|#2`IY;sbiM zfM@}}T|ls!Io%*V-;wO*{UhTqDFhk5cpqc&R}oUFc~(v82awWP>RRdM{Vycn+Pwc^ zNGb2_KMH9`L5365T77SS6{0h&e(t^fjo_RqZ{OR01H^*QF|S<}@CZck@3SetFW%eF zGsk=Ky4eGkKibhU@1M~vO?{WZoAp17fZ)?^}o|fy7>t6_gjoH<2Mn;^I*81#|7a1{SJk>mPMG7#<4%=>+|QS z`|AO&MLNwx9ktNs_Y*Yk%9y@lB+_z55rxOcu|~}U*35)HF2GY#b`t{p;~NTPyiPn{ zoO-D5KJd&_f{nBp1<~0vSsBNTbCmsbUq;1g%{TBU(&3Pr0G4{U;Tvd1EcGezy?H}b z0P=c}p2g;$M;Xoozg?~eSOtAAQ-P4~i|C!6sYKVQBkKXy<04e6GN9`7f-LKY?~Ad1 z&S!{7OT~qJ5bFUrSj6&n)I%AI9eG#(VO|dEq3xnXc?33=*-_YHz5{*mb>vn3-ZQ}+ z@7}Bj7=mM=AE8|E1i=Y{wSrRxX9zY3HVU$hpq@2?yvHeT5WGY19>E6%d9N|uf%O0= zhxDGm%Z~;m^RrDNeqZp1f-edFQV>mAyXymJ>rxNzf}D5tmyRsYdbCUb!|0BGH}F2! z_@&FRPp%+$-wm8xQ&Y2T>(w>+^7X*}%{@-NwdUZRf6uN?mlo3>!R?fqXL_Dh`Td^P zRh#B+#p7y%vAyg!1-mrg(Pw+weQ(h8$+PLrpq)Fumo<66ey#A)^)Lgu9D(@u;J-3wBA*ZPBwK-`etWPxk|nQZ zh`zgEJOw^^lap59AFnYupP4iHcS4F@V{kK5G$1DBK0~;WvDIfVw215^2H;bMi(EupW^9H}Y2m_mcl2GhP$?0KC3i@D1?!^qVA}4T9$( zBx%oPR++?e!A^*VFU~}<@EPJ(0$H(OB=!?b`6q;-*b0{6FQ|VP|1&6Ffz-iNzQgba zY@M4XE;hk*CjJVx!m;=ZPG{_6*t#r4d>EVL;)4=gMSx(AicgHnJ*%-4D1!3o?*oy%Mv z5ep%Dv0b8AoYoOR>B05E^t>6J&qUYhptLE)ek`F7=~%Hfki8f1y@-vD&jLa^92^`j zgmW!>27xJC`d(bxDaRr51Z)|zTs~(Ajp1p1`{rrSG7i7n8GkY9n&hg z9o2J3REu{o@SwPPuVW~N$TQ`UDsc}=yyQn>8-#7N1`7J==A%CB#+MRdcDmoh#q%0h z&TlaDj+@!EY{@5<%~_OPu&}XVd3MmMiqV5-eq!;;?208z8kc7=aVp!eXl}#&`3>`D zmJO@OjwmTDTRL(k!jDKo)FIY)r$APuNqjx$XrR(4E-WJyKHkBn0^SHbNgi(L{ad288<9OVd1H%{Vl_ zFOm_`ICkNbXVl?nxPL2Y2pZP_-rw)vVNAY>Fz%P(dLFC5YaX!ZO&XIWBcyTccl!F? zK#vkCtv=tMa~;Ao4^{MsK0cR~H0~+{`1<}1eI*Fv@xinUkM9fMH4j)*3wTrib!6QJ?S6xgRp~a9^aYuvaQv=fcX278g&kK zTB-t&=}0@UDNlJl(p8WV;`Jashs{5aGMq;@gz-Gs&tW>A7mADf4e2Qa{wkEBeQ}@O z=^6TIRwJ+%!r6MiKuNT}Pc)Q@21h)#>btcgB zxX9ZDn+1O=_=@1~1=A>a?!TYl5F*+O^>d7%T;TlkOvgEBlsUXld5XxVi#%K8C4ws? z{8EuO5TXCGL>4ZO12StpkwHY(6C&?nqP35Jww!?_5?(HNykNDUEpMc=zMzkre-qyPx|)DlIFwVeLDQq zO*MyF57e=t2P%2wsT0i0-A_#%Sv|r0yyz4&=-`)wF(X%}MkPj@p*@;E13%QD^XRKG zee%T*^|JLt{qnVgi=&jk-JxEo_bx*rt$y#lZ?X=t08J{m8~?#=2zVS@oZy$D&jwY&=huh+~&j^uKN=yxe?9m}LY$=zo1*$asLQoLW2ryxdN zuX!d}`!0;+Kgd?krKVK=9A*wOYYCZDqYX^40flrB_Lye#tKX%}l6T*wOmlJ$X5ah( zK{(&KOHfw{c04w`Gc>iCjN8X_?qjirlX3f)4lX3wMC@pOvJ+B zc`EU&eez}Z<=MWdWgq$3Ls5TcFV_nFJH1)IHe)u8O?Lhky;c{D8I|nvs^gM}4a02P zAc$Tq8u_dIZ-DHr*UCDp7B_ri5^nlE^Hl9eJ}UVD>eQ)K({}Tdoc5x}TvWSuH`xlZ zC!VaPCCewxS!F_(V#i!oxvox5+dgUBxZ|>ec!j1}pYVbu%d%DVld==UFPyDgwq#zz z^5sjGEgzhPk9b&_^%9qqj~JC5gco}@%vs(rID0m-3|Ck3F=ewVj+wh`&fBB-1?e~+CdZUcc?B>i3@`_MearY4|rc=AR z%ufWKaU|M=?Az`tT?x{}_v=3qQivz9H{!abRy2>mmd}EvEz30AxWBj$>k));av^mKuX(_l zPa+~qMo8oM!1eX5_IxYt`LM2qzHX`vsQRvo>09sV>w-8vzPJzT^N3&{SV`Hq59?0o z<8|WsqR2yi_k(91)(6s`VM~p5T?Z>Oj@wp2O;-YCOKl4Gr|IH8th#fN1d*}0RLcEg9YFz&;0Yp42R zU-V%eMT8Hlj)=-KgNRB9Q)RDwSgiN-@k|h`6`Ue?uHZbuCcz5?X%jR5^@1A&Zx{TM zAn#$O`?lcYg4+d~1%E2|is0`B)rWO7DmnGo?~(#1i+nl}?FZjGMLd^SV2m9rN4mu# zFDF92L}Y8EL%v>Qx)+%5PD%G=k#QJSFKa#Z7Yg!zrObPnXssV0pIwwo1j_}F7n~$$ z%Ngl-J(+%{V1wX7L0j&KUm@}(f@=iV3vLv=O^`DisP}7v4+}mjxJ}Sr2c%=0$Mnw& zz9jgH;C~6eCHSu3dxA-p7xEVfb``Ys6z!~*7n0j_TApqDyvpI-iYT0Oh0s=gUZY2j zcByy$PS%ZVXyJ}2v!HXX%#h*Dh4|XbjlFut=2<0=yzFT6@@4&k;zaT4(%|Q-`_@;R zLET^O*A$ecMm<`6aPyU(pG)Uk{nGlmegQw1ru*HFcfa#ZmW$nQDqxuhjrjW!0^?*8 zg=@y>s=;C|wgy-;_5{)=onOm+&9(e&Mx@f5dX?Z~*!i`v3XJs*%g1hDj!gbHAw|o_ z?q@}&#}y0@GWS>=shgM~W&K)MS7zs1ZK2wgZoXBPy!f?v z6Sd~oTFLNT`n3``hF$r!wn9_jKDBcmc1#Ki?cA(d`n9sy3TNXln8XTOMUi)UaN50K z*`7PURvi=HgU$K1rZDz(Y}T(e{S9!))2d%!to!HQ&I2lBiEPZ64Y@Y z9E7pHEHZ8%cJ9?&4JYIFF&$h;vJaJQyKM!wNRG57wI=hWMv0HdnzzVn#c#Layjx7V z!VMZuxI}32y5PUn(Q@WldCe_%YKtwH740>SRznQ71viqjw(#DVSwHD zUeB-cJypAQz3?ns`mUt&J0eKNml|Nrvshiko@{~XY#1N--``{=G_Eo}5GSo%1ahFb=k8z%uHbUUy$ z-&764eSLffY-_%$(~%BMa7d@4?fpe4MR7c4KONsa`?pro%}1EO-{;Xm?}m~FY` z(BAX)4Mjv2VM-de909(*SBqSqpZa{?)U}W`4|Q-p6m0_~jk^*7zP`6SeO(Zz$H#Kj zJk&805gaL1Qg#ype0`}ld{g%!9rKikg8O09v^Kx$8?kh+MX2+!yconLs_Ld(=yuB1p4=@;t#NLAFZ_zf|yg!3~0J7Z`8-P{6Gse_QZz!R><0 zfzLjha$L*b^eekjCSKNMu^hk|VVP>`)33bOS>LAHJ< z;GMY0Jbvqkf=r@+g*Bd7D9AcPIV;#-@Myu|f>naHoRQv^Gq6s=&lEgIaK0ex8TBs} zTq$^k;MIaR3f?SukKp}+4++}q0Dbh?Q}1JfPYFINXs-j}eQC~1;?v_v%B&ujU3hSwR~LT3<~{9{MJvfGk7dG&J6h* z-Ur;9$7GYF0+wg+00Q{NpEzMo)6Gm9WDX-F(!a8hzZ#IFvnZi!?M5*qi~Qktf=5vZ zzY}~Cq-Y`&ZQtbU%;FZ<4JBKB26LqH-=^LmGmwx;EhD5-_V&x9xJoenCjQ{rS%>6# zsqf-HKVU5h#v)uQ+fT_*^ya8ZLIzm1^+!cJf5jDb67BVsT_B1|FZ8LSXH(-{2v`Dj53)k4sul zz^;%SZ`h$H)>1M48ROJg#-?&yOPMtzVUFZ~@VBmAU@r&Yu}c%QV$AL*tGjUI?x%~= z+zej5BlpJ7unm5O;n{x4PiH&&cAb6kVjaIh*>4tKh0Dq8Vk-OBa^lFI*z@8)k@x59 z#%pt0snNszqJ?iJauS_Cr*UP2=Xrql!A`VsGn>Nq?(7F{0^0!iegZZdN|xWFcjjVw zr+va5n5&{?$(EBe5L*VD+A?Jf^hnbUMHqQD@+7A7uMHmnq;c3Z59La1|KbHGdm_T6 z8wbvq*-%D%oAv~{DfY?2bnMUh`)xv>vJPR~ zFZajuAU0vsJYdacitS)OR^}%>&lVf^H9eU=&SYulx6?l*S8b;cz!%Sc7IggUErCg1RLpVs1Wa|63Aq^Jt(N@ z9>T?9-%Ux=J&XXTXwvXLs5qr609EyNk7x8Wq|1^K(t7nIWdA%~_sWGfu%1T|cxDzF$||*+zT(Aijaa zGLDXcQbb8RYsZ&)6(UNaL|NZhCalAeogQ^_+_yc=%Sw$ z9&z&O#L-=TcKs1ouTCD_>1TU6{nxhDSTn>PYASdL7|?;i1~pEwT_5B13ov4X~h(!KZ2&puek0q^v zsqcwd!^ENOdNZWRcKvUrUWg!Bg!3uNG23+k!eG1JNl2x>Y_+AHgOpxMT^Huqu2T>s zw(Ct`NkQgkNE{lkwG6VxEAO;UbU8WWl{Y}amzdNVuP;Fa|2~_qdAn)8vbK}h>cGC(h~Ywb{e5SHf!~g8REhTEER<3Z6-6qg%fzcAw0903@ZSHg3V-V zoKU#=QZPJ#nEhO9gX#%P;q2!qZ9T$5IuaaS*Frc7Thc7MY%`f*PPlY488!ikxnwh$ z6P$4IW-{(jmR;l>N~qp8C`jW!czCov`En&I+{ejM-^*nz+hC~=Ib~y_f7cOLB`=tP zHa`fWQT06?OODpP*m3{p*@_vJo}~}89OO|R zthqGd#+1mDG%jwx7ozja@mcPdPjR&aX?SWLu;yVHg;_E}8rKNfw<|A(kwZI&`r5PK ze+qp}r=``ugbk<(T?`x4iW^`3S) zuPyNqL5}?=V8jj}BGFI@A1PQNI6<&haH`<{wf+7Ij{}wZH94NQ1pg`Fb`1c|w+kv0 z({(38E*2Tda_o6qPPlK`uF!6e+w-=35MCnj<$}ix(xPBKcIAm|dx^HZfM!tWZNUI);4y=Lb5|~G zTyf08#V5EjlvM@WOpr|u!chN$gj-5rlPz34Yf;0Zk-ENGFSu#Qzw*<1UZw4Nn?6OcF`VgVM zE5U0Xu%;LnhUt_vZY=_Qedl@lP(-1=P2e>Tb?`eswO)X-8xiO0TLpc3-N1(Wwt#0I z)(6rm6a-h>Dlv}RR|PfQwYXSIHIc+I-6Pm=NKG2`H>4|70mw9@XR#?yc_{kxgUAT+ zdXS#N=AXxEuUuGP^}4ZJt92f%nFf6vr&ZE@5xvthz0g=yBCr?2*)~xhuMhX>>zjd# z;2)prL$Vz5!}o>1f!8V`Efp8?L97d4nXo(@`7H#?CoVH}M4V4R9|6mRG4wa|iK3le zugijGUwryNxshiepDFL>y!@%qPn&**V1r1`zB3Ve4-xrrk*%$aczzz0ddEq)UEhoJ zB!;sl5m~N8USncbu)pBZg2M%?1SbgA3f2jpA$YdnB0;tl)W1sbVnH+y?b`DE#v1dn zrnNfXeZj~P9hti@a@2?p+w%0KfOC~zksm7WerW|1jTVT&!5Z);yTQQ(t^iY5x+fn}0x>XX&B&{O%G@ebYe9$<3liEIlU*?W9kFkalb4Fo(HiBo8|#)2E&lak`dClM#%noTn~Nh-%($CW8o8_ zkLi?DAIFb;eYbo1SVVe!p9QaZsN+oNtM&qvWuM8{_aOA~{CIrq<*2^9z%x$?HqvdV z5Pwu9kjZj;P*BrdkBi0rrjn*(UmPl$H2fb(SE>R~Rd4rrMwg(1WyuI>y?PR|e;!-C za)G-)JdYyqT9>J!4*FgoBc%H!qR2ve9T%%3W8t)6`-Qop^YDT!tNWp_FKko4uDG*} z_PBq~Wp~|&m@&$>dauXAIp{^ZtxE7@!AXK=3CD&2Av6o8 zL5j@6-jI^7QAsOnpZ`L=;o9d5D5X-Lvf5I#MbrO-zu4Mmw!ku)dni~^kfCK0obWXG zEVj%b2HF|q(2muX6rX=#g0Hl&qId}WG#=IwepwO$Bhu;j}hBcn6C;rGVq z+ybj6;Cx zW?U_{zFvT`aXa)0RDdiZd9Bf93hj!x9l984)*)U=_02(m@{Hs3u?IAf7Z5=`)$VAk}vlcpgIuHc~f4{8JAKGFfg93TnEp=!kU04!sQNI%0=D zgmi<5t;V{^L<0` zTY}#c{IOtsP4z1bN2Rv*DDwYNA zcX-^B-@XOqjC;QMuo=?7+4M^taYXT5)#p?VE$(u}ebr}I^&3~%e`EEQs`=H$SdX17 z?mTXDe$kHUnZ;}Z`u}i7Q1r2bcwqDzNeZ4wpPF!8E`pxf{eoveQ8@fJW zZRoeL20P1ZW_O(mmH>kvBY<;%;{+S}7N!j{JpoC!(cv2GuP`E!e>owQ9?AG47_V!v zD=CCFbUmcVhJKQ%*|N$S>>-q^WlUCV=mAum!OUmsPc5|CQg=g2v$>D0!F~kc!5I7* zGnap$AVWDA8`{w9AvlwI5xC4~iYKneKW~vvd}n=7Me!|c;9H&3yzgEjwo5CT6_&&c zrB*c04Loh*knDMwx>^L(VN05(#AcQ@y%w;p2{W;&b)DEuiHcgYuAQ^q)mALL7lO@;gVYZh`u1^e-1G1To&m}L&_J>KINVZsV z9a}zqV8wK{y_ciytu@~*nH%yw`Rm1 zjW6r%b-=FIvbE1+2zz7Kv%jaLEqdIp--HC5ho_`$+^*k(ek#|r9g2kL8iw{}+^&BV zY1XMSpz53B@rBYtE`e(bk=M4ADE+5Z>*o4i?ZdN3X$s$Zi;~Ej*+na^m zI%d~zggztGOgt>z~ts@#Sc( zHQV%BdO>IKh(yrwgjRzer@>_td{i@M6Jrg4YPH z7u+a#x8S{k)(-+b-xc{uLADLl{}aI%1%D;@AA)ZQzAN~ipk1qu{MH`=JecJL%nI81 z;gI*<{}5Y4-Io8MtaL<2$K5mTy0-8?3~kl_&?)pk93lRP!*<+~K^yG(AMSQ$#SC5{f7FJE8`9^jr9o)!F(kb2?IF zJiiGkNkQgx21eug^me)N{HwraCQ-EG`F{Y{>0Tzb3gO}!MsW=h<} zF1!?OH%tB9z-7Vx&BliJ#reCL679zMFZ|uK>%ZWkIyVJ59+&5GfaH5D>TK*(0vrFN zS$^4OGUqzs(#>RMW9vjW#!6E>qSz~ndLH9>*y!|F4j%`37Dhg#>@w5WD;bvnah8hl zpRioY1>m1Y>XR>XgeGB*;QvQ`)wp}y@6oDp+~c-TliQ5*d^|B?$cT~jepIyL`)J>8 z<^klG+41G%AIAv}krSfaST_Y%k?*lrM3$e+T!e6){$8vikLELk9*_NGS-9<^`STdq zLMX8%*q45f18c*zWch4xG!Q^LI4N?Opn|5OO+lW0L=w~aEw#4i)d<%-Ot%GFYkrRt z5bnBmOoh3j=u@@k_c#r4zP_g*tg|`XpT^COrJIBn@h*+@;`rG0_d6bwRJS2r-0xw> zoRC)O4=A9l3P4r;De%6&6pXWO2&29NY%CX+?^>+9j^qdlYg zHiFkY)Nv#tYPy* zdkTfy5x>W~u)F)TqR$JmtnP=xzVLgXntG(A;(|VidG+0~t8U>Du*4(k$b1I+Dp)40 z5HY_8yByK9dg%vIyR}Dg{j432a>pfa*Y7bz;>!iu#?VhPL9kZvfZqeOS@4U34+=gc`2PgIBglK7 z`q)+wUl9DcAPrK6|4Hz#g8vZAN5x}&XF&MWMea%qbHuKqUsE+flF zlw>Wg z!mqm7l?{AQ#n!&hN06+2=Od96Wac7ka4H{RS!@|DrwHuw_vsYrHgwD1uLalX0Ve*y zmcQ@P55i6di5EoYWbn+uqbZGu!hw|yS=>X}hDCE5=Fe}KKeKFDMRr6V3NCE&WGaclhCa?LlxV@57Kiv z{m^z+HoQN!zTYyr@7vp1_WSV~hjzUt?jr5IXP^z2z;1k6t`$$f{x|o5&p9PFUHf1y z1J`LDSW_>Biq^!^K>YJDuqU=Z`yfhcjf_Kp>Si4K+l5|$vhg_&ccO#e4UxRo=;nkr z?qu+q2dv>ocGi&*(zrR0m1oq;5NM|=X&n2lz76>hY=b)y#{IG!cpgOBD4GYXxf;*X zEEyq;s;sA$sg zv(dpVRRO4~w|hLJuSdE;WQ4R{Jqg)Ak5yi|v}gNog}xV58Bq62WcNs^wsXg9|BG=E z`e`Ph>hppu>xb_P+uyG%?y5z5{2*+9mT`0plp^Yg?a%tgG9l*L{_epUGyd6D@3!qf z6uN2aj}$ykuuAY`!AXK=3Cu6d7Rk@t&Ywwg*IB7h+bhzaWhih7T7UD`?9D;k0BJ zuX7n@i#%U&nV>BXq@$_B^q&!A8$|h5!Cl#~?X6unf6g*pvLC&F9V--^vFiRyOG-wM z#yb8{Fk(Au!w$uL4GL{ozJLAAhiBECUNfm?e9fC%udTWKp_^-h!KXEw!IPWu6|jEh zrr_o^HO)2n%GSVBYEmOM)TEBfJYC%V<(_?uk1oy@54P`YH=hq~>)z|sDy9zlon5_Y ze09y}!avhO;gj1RHom1@BH(y9j`1)g#5BAy(Z;$`U zYu5+32KE$F!5@JEoyRnE;{+4>%S@Zee;!fz{<*D{L0&)PhQVz8Wr_3;nIw^aE|MfO zOjq7uQ>VKkS<+VQiVIx+TBi9T`ALKEuQL_+Cb(o3Z>=OpB$L&RWU-m#Bpw^~d>3~T zWFEJNlj4&CHoC2>nN&~YN%KL0w-2lbq<=^Lir`*AUW$jFAN&jc13F&Z>q3b^W-KxW zlivVOS60TZw5Yoc>{S&16@S4L#%{;fY5B@UCYZVtEd4_T!xBp#f)0-%6=529^5%q9Ja&${puKuANt!9_qAhAnA6ow6UAL-UOAdcq3J zp1Bq9lx6D(RMzs{^G@9q!hJUFSp;Tf+9{jKJ#8bV5U3=u-?aea=tux|OkkY|%-MwR zx=@14b2hk;xVr*#M@9oE^QiO8={Kj&xH-kWGMk?UqNR)R&pjMuE-`Os2Cp*jl)p2$ z_d6wYU|P}y-OOK7h`!Jq8Bf98u~75Or%hhPQJcxL;4pRKV#?&pT)dUZkM`opFUA(w z#WG;rW0Y#~9)H5=mYqSEi7jbX1$J@?Pckqwz6E&NvTcgwJX3#j zYU<4?@>I;Yt-!WQuGpr*pY3E4U0TPvf96%1h5IStCZx4C(PPD&6$_WISU7Ka&C12| zRxDhyc=K%_}Q*m|*QdG@e27F*7W0Sl(4CRvb8o++n07F_46nV9UWtH~aPoqwOIOZW*09{rWh2MsJT}ICVLo&a z*%cx(Nx`~0!WhnmXw64qHBVkJsbS7yy11scyo&a-_fcusL$e3jRNt_CW#bAX9uaSW zPR?HKakM;`rK3mUME4hO6N=Az$HKWA(OI!%qX{?m3Pc{BJ$Z9uINQYTgX%4#@5Na7 ziNy``-CCeUxN1@Du#;Ur{GKG&FZSn?4AK?`$Ob28KFNfx{jctHP3GGC>+-6*qGjHl zH8sl`8i$4N%g`HVzjra2-Y6rq#c1#y@pqQ=y*pq$9pgwH^)d0e7~ik| zfS}z&8j1~OQAk_58Iy(76C2ZT_^tNk_AQ>1h)Yc^t$=f)@(X_ssAOg0~BPNpP#+w*?;;+%DKG_*21G1m6<;8xd{8 zdxCaN3MzFc6gKyJFcESuk^71~P~=jPD+MP=_+*i%iA<}VdhFZ_;8F>{NWxc(e67eh z9D7`>$vnP7LDmJzybp=ipaJ$5d5~a*;26Pif+q>q2~HEV*8zHFiM&AYlY(r+xWAQx zR|#Gxc$45Qg4Pd-^mmE;fFRpP>iMQ1%|OcA1)mdqUhpNsUkm=H;BN*0AV{AH^#m+G zV3FV|?a| z-O6L+xOy-h8egrCp}FQ>`Lb)jY02n{tfdaj{lT*jlrFO{$T+|0X*CmS&ZybB_3D}p z@R^QjrjHc2!vHh*aID1&ipf{j++Jh)UUzO#ad`1r;|?u;vFDbq_^8otpKyr?Dcj?!D&|L|82KBcC|>SFPT zT7T&3ckqrF`+669j43;nDWG$j7dTGve?HD~Oy$3bD7ZmiB?NiL^CAQp-kZ+jIp7RN zB+|cT>O}rUjNnr^QQpM=RQf37Nb=c`s90-5>`JZVH^}F>Lhpx$iyjSys!T1kOg(hRzSdfCubSMdGyCReikW4d}VA9vX@;Q+C4%3{**e&3khjhx@ zVA)C(oW#8K6yK#-g+C`Ah71LBDNdy->px{X8B9wc=2C3df4Ygs^<7Aa*$+IVto-zl z5^Za1F3Exoi7h|8qJ$xqwO+VNuvp5K*i43(9p1U?0n~uh_z$TsIK&dxT6PA3iJc!b z$~FaIA-SE^6I`}42~K}~mBD(>BnW-unj1WsR@y}X)5Pg>yns-X*+AQ~+ zn@qr6bT@y=LxNRsZnj9%9r1m!$@#croIxnDp>+iIQ|&rCGN-t3{D;KkaR(&t$viXd z=G63?Q+o7%8qLhSmDm#K{S#{)e<{Ec>tn)le8M|onfc_)XQ7@ZK3 zUop#lpW@y+D0k(Pv<36A^-0>xbHFz_ciEi9^UljIYdC-5atu6VN0g2%Eh|6ARIz2V zmY)fZ0-GMUWEuQ{$4n|Qd4>6tItATRJ%U4mp2=RpVZq_Sk!XYpk<9l^(w0zS8^CUep7KT{gSwa4)`UtoNYG*!a!^pZ0b{SeO*n(2bv@I7<0ZrhA`bm7iItT zsWKE2%*~Ke-CSRt{w=2A#{Jb`Q{7;#KZ(=dm6WYUfUl45zuAOH>SL8qef8iq4_I>{ z>Y0Ch8aF?dt}9NQwvm#uvk~C$cWaR`I}yqKGFjfywvhww9g+5*w{E|h3O^qZ)fgY~|z z3P8#uu(2NSIg#s^^j;ejx+2^4OX7Lp`pNW5&IeCFo zZrlMxBx1YA_>qFg304W7EI3KQ)jv%6~$nj(096XkdKq}<3*k*@>G%M3UV0~ z^;$n9@|`d8YKdPbGT-h(z1HuA^mmB-pdb#{9vAOp9-qBFK-LY)y#%ej1KC~|V2Om6 z3tFcF!mCBD5u7YIRnT51q&rvSMS@EO?R7%@#UfuWsQ$_gB7atJi{O2NY$ti#-w;&) zu0rqfH!D?V|B?`74TbwZ6(6%{2-m@(FATx-NNLvSR!g=CSY2Mb! z-pHG%uy;Tze=LP?DI#x|*iyvfnWfs^KdJl_x(3ianz}Qo2ORtdApH{lum*836zKPN z8^H&42uJndA1KI7f*efQ3ZA!eW+Vga*WjObVurV0FqN^qv7E>5blzLMZwijWUvLJ+ zL!rew;bu_cEUNoP~5`U`@n(U&s=mYF}UlpJa#2MJmGXBuqZGkF148q zokf9}N;uuJGu8vBp=}r4l{WTF0uwtIU6gGK!a{QUttYr_XAzwK`Y;t3rpPmQ@aDGs zDZs#-L0|>K(Gc7*o}oL_42TISuBaL@fjONp-m-NBr|9&y6tRN2B-6lILeIb+nE3UE zK@7}v0*^6iRtB5NxLni0S>mlS7hA^sB|Z2rW^ix&(x`?oBtQtIWnoAPArLItN0;Sn zxmfNN7Zv{dGT*?K_*l8>+;Rz=_8u+<{Rv%lKaN~=r{qmecAAk~mA$I>faJ`08?Jq2)}w^QPnF%pr`Xs@cprc_MW=!OpFxqgh<~p;Q0%m+5=q>DcLc_OInE zyFGqc)GmCKu13i8y^g(SJNk}w&eT6~tWL%3_-Kk@I3;m^nEKbQe~k^t`{Q3@oju@R z(-zwHAt3CHe{GX01L~uI&nVX&b&(Ij&u}tW`e~SkTLxPVHa!Ng)_+3VOi5WjA$@)C zQXe9zFAtmQ<6~R%fHj9CI_6)yAL)MMWmI-Hbol$NEJB|jX}Mp9>wcGm*F0d&jflvS z5z@FNkbQl12Rj>r`r7laeHHq;sWPDITN~3i+tb$tae92bMw$n#`5q$Jy;M?mBLe*6 zYl1#rCmtV)Jk+-ZJoA)bBOQs0&;{k9#5itW71VS`L)lVIBymjl2sYopc01CQ#?n!I z78}zmH6vYx3P7GO=_zdfd93ovr3d1)TyQya{A+xFZAbiT&!TWw<3M^LKRaL4$Lqs= z;ygmCMWM|NrQBopf^*L4z`VbMt^Z2PhvnK=1t8_&F?mc(o*0u|&)0SCbNq4ciJUu6 zaDnfSTQFz-{BY9X%7r5qgu(*MAdH0NE9ZuD3Hgk1K0x~H=wqYLZoFU}5#ck4sEn*1 z1#sAXl6a{2_JEg4INP`P!^bz7dQp#QMG)r*o+r3O@Djnbf;S5C8O?lO5Zoeozu=>S z-zUPS@Jv)ED=P9N+7L zZwUTb@EyT_3MN>7I4?RUh=&UvC1}eX;iV#5pDSd3EQ{$Y1y2&>WG9B(MP$HvBGbRY z@bd*P5nLm9wcz!FpB21SkPZ>%w?0_lw?tN7o^>E0oU^Hz&fZsh=)+sSVt&WhKvz_h zb<~GYaIhHCAQxhT^$-5LoxE0=`~pHM{~w6KJirI3Ajr(8lt^=^9+UsBgOogy zLAnmQ0TIccGep-xf0}6?V@S^Azki2zSqD9nd8!+k4qLPi+Rjf6GVj{MN&SQ>Qg(GE z+=VwIPdZ4Q7qEfKv%R3a|3Zq(@-q0pG_MN(m*o8ekr(H^fV3CoJ%Er4P5v_wQcc10 zknA#USx24E!3(RgPeOXTuWWRrZ$+u z*zMptyS3C=h@G(&@W_>3-4fJD>gEPT}#cqe}<9E7-`p1zd~^k#WR@o7%1s- zA4DEb*I-KGBK+5NI^Uc)-~v5Rn+MK z&(*v^CfT(Z4S&A>a{7$EoW4`bm(ycmHZvCFF3s+oyEMDd`~Ez8x7Vxs4l?Ch1$~t3nv~t2KR5bw3&!hmT=;9ciQ^STbnZ#iT0TzYq@zr5zfa0P`{ZPw%Kg; z1gGI_a3Ku==T8ZwyaJo9?4|~0^V2}IbTR%}$J$-l%>*CfmEG(PwO_`ql~5gWu>uj< zVQg(>cY7sgJ2S|~E3L#*_Q{v+L-}LlrPasy`?<1v@W_Q%B=2cuWp`Emq*;@yrky;i zcEV{V0VdSfPp*eS5l-TZulJUtHDSi76VIA3YtqE2&@%4i_hT7&xTk3orcRqxQ#G-6 zdi?}aMP??mAs{JL{dx z6Nd~LHh#Rv<~GfO@$E3uaqIV~Ws>^~=FMNo=i6Yx_LrDTTG$C#w7@%%<4zcU;;6yn zg580H=DpaT-G2k*jj zOg@uoxTUdWvDrSri!Vpv378LW>MX7Tvahci`Z%7XK8`0%A6kEozBU+6aQtn~^i?Ck z{ET}W=~mQHZWZGEa?3j6{Wj9ET!ve@3*h(l&BIP*5N6Ke$nE(09^2bJlTu#`Y^Lur z_$?2-!D{GhOOHB>TL#(J_mZa%Pv()nb?{prs`wi8ar|%2ylWBQ>w6vgc%Ha_ZLrz? zZGfM7O0m(Ukm#+v`eXceu=(lUZr(T^`gBxAV|eIQNLS7sP{;kFdjgw(9B+H|f>RhB zM?Mez4D>aIhhBw~QH28|cZH@X`gnd=ri@^LbX!rt@y;v%tc$vwAHIi&ZkUJei%Mjj z@m@h*`53QKPdcLmmJ&N~h z_>WY6Ol6r{2>rGu`aKQDVaa~7PvQRZnT5#qMdYFyeow@}CsnRs2X%+5^&&>tZ==6u+R@O|iFPKSh#ZOg~1EY#8NQMe<>kuT{KR zQO+~Mzpe5{MdP1;tg@VEqh3Miu)=G zF^YIHbWGPraj@br#nFmm6;D^3qBv7=wxaYeMREH>b&Gy$pWB=JDm`2N8u)&7+YasD zudFO1uHiNCZ{s?H%bWX}y9R#5$G8SQ1!kPKMBN(r%)XCw2zs=5rTOveDq8$H*m#`q zY@OLp%u4JAEmqTxRHX?Qe z?Rob)2A&Rc4d^_1`9!`fr;{ z{kPj6v_C&l6>u}nkuq6c*tzb)wGy)Eb*?NIc#V4r&4 z7Bolg@@)Z;Z4LemAacBh@rHnKh&Ak(#k695BYZ!}w z$hmUG#DUXrvaey>`dGusv4(L`c6g{E&-Q_(%(s0o2T8YU`+#NFW&6PPqOLe(5!W97 zU9o+vb`k8z>UzP!iWr2gKD!9KXnBB%U{F-8^dm?d?R(_`_#{yk4SbIzj7!nt#2E%Vve&PpYczetwAcEcSPP8yRu_2%A*LeEk| zL@#gqPGNiY8=`EvZxnn}4h`|hvaWGgO+4h-i->kA=jFqknlne^uGbhl50QfHy@QCy z*jQ*;&#d=o5Kr?KyPL6EJ@4bk51tT2ua;(>U$gMM+8XbG`93CI5Fqp7qx$=J-c{7j zT`+pe;$Yj^_x{_6&-e?7{Pz#tts4chXU%#4&?Gh{w3pg52R^E4d60#4Ft#){^v&YR z6b&q0DFW!{IGB#<{JWst8}r{itip3)25HG*GYvPEm&Inf;SJuxc8|NwQjFp%;0HYv zxqF~*5YkZ}_r>(_3Cq{F4hJ;S3ovhWUb_E-f(><)TZMFfxm&?8-lF9)+{#^$r|&Xw z1Q~>xvvTJmz}L451Xf#wHT3S`cIaa|bEa<@0(^b9c=|{S*#519-||q$ccJerFTlKO z5$Ef>2l{xP8hZDTL8iT|@gP0*am#=Aa5ygdc?dUW=^j7;ve#Pp?MT7KymAIAeY4y)&mh_iZW2fw%5L0eQ>W8OWygp3?sLT!MiDEg?MW%~Mt zBJ$Jl?tu^acVlzTYRO5TC0n@ci?;tRVn=LH*!?2sIZ5ocaZY|%n#g`R-tN4cE2a11J&w-pg` zdzFh-?xOOcDj%U(LBxKM_#%?KWBxM~r)l_^inSVkp5h7({|XW1(@_tvQlhjYAo~}} z>~n}RA_YqO0hVg`0L7yeD-?OJWxg?r;}xYnA^Z%LXDiNAl=g)93st^U@r#P96~C+~ z?F{K}QJMDumV2M#gNi>?{9nZ<6<<{Rx#DjW|4;E<#lI-Z%xLHjc^-kXRstyP5J+Z` z;Tc6ziy{A^s~Gf3u>!1G!7(??p_nN58t?fgFBBgNJ*CcO>oVvWZ_%-B0egQ2gO&H~9)ihQ68$20bNY^~)L#EDe@EVed1@E1;` z$QxK|zEwDh(y@@*tYGA%OYlFAA~S>=7|TwfHH_^C;cXOu0Ig7!Q++}{piWfGQbA$1I|!hgY-Fr*aj#ed+Z;mv}+C6Lz)EhFwe|7Aj}+?NTh zb6+O#-2z`v=ojDG@@2xf@WevCOhCohtAzIP8-ots8-tEfsnHvQy&CbxfK4O+jX_t| zYNO1ou>Q@tTw@7qv4z3OgqyLs*97#jG(_M(axRlV0xbTAV>9B_Z< zn9&%ugc930@l4f3TDHgD*F)Gxd6l`|U5wL223+Ff+8!@Iew#G|-t%S9H0uZIBjd$H zjw|jnH2=T5^@TuohaV6B&I@DmGjMyK1nh*3X}GbxEH={(Z}2KMjx)_!Tm=GreUCujW<*jS_r>&$gWvMN z8@vNu9Bh~~Z#4qU&$zZwK;Ffi#Z@7|FLzbPAmaTQZsn5uvOMqx`(vjv^r*AAeExki zMjsr<@;LBB8tJ?#)@;G6eYh_bT)aLKyY6!e;xo4t~o6Z!jDBR(JvC zU5hwhUj~YJo~W-4Hq*BOe&(@#danqRqVnpG@#J3oboVrG9RJ=0mC*-z&Ds7vg8=h0 zZUWK`v_wGeAKeq!{Nw0>1F(9=DU6Pz9sJhj;SH{WJ`UH+Sy@Ey@PbMxy9I&d7Wm}K za;cwX`uaHc|6GKbGkqo-`r&)#{x>}LzqeH!ko8`kCm)w5bFg8K>1(jD&Uv39Ur$cM z9OI)&CGL@}iEPx^;)ChaX4js%&@TgD>)<1v*sg90yEW`TnxoC%Lfpsok>t!;LMG?W zc2AUd0zf3$DO=TJRL=y(DT*@`=PF*L$o`7uUZZ%O;#U>fuP}b2;sc65RD4YFDaFl- zKT~`~@ehie{YicD4gh!%PC8}d2y^VF;Nm6e!g$UzK$KU6H#`fIMZx8lBvT@(*g?4?+$ zDD48}$-5#T**G5GL`CE7r>HzbahBpD#q$*NIsF?n+_?O^RlY}&^c~B4N>Sb|LH?=A zzgB!zQQk2j{(Y6D-9R>OzmWBUd$zR~h@#)xQ(EQxcEx)q_amd&T~XepAzb3y#O;rR zl=-t4Y-_KlKF+=G5q&e_8eVrW3D*f+&bot-?jMuQW*?C+?*%=(Z!Rj%X8E!12K&Z8{HmveToTuB-?*7mOG&$gLb`Dc{oj z=wWJk<4vqrUgF!(2~oe{H}J=g8s(v4F0$Z;Mp((AC?H+0X;gi zzZwB_VqmA`*BLRA*CP9`mVbgLJf4*@mEvtoH;S?BU0S)B{ZzS`B6;*NEUzuL)+aNq z*yiCC-KH=8DiAb^!K;7ER73GM4_nZVV~DNrwbv>59m3189|^Oe(~(L$vRLH(G!W$x zOP$Y+tX5ubvLG%WnARjnCWgk9grR0;MSclEnHr(B6V5vi-|9VL)@1H5mB<> zyx9wogs2w@s-eB#JrvweU!Sck1K_GLP@3xY?Gk@`4ZGJWo00|Dx8#nU0@ zT9`9$H3H1fxCik_ez_N5-YUfT$MI5o$1Sp4hFiJ$9P^NZAjlxzoavj30AJri49ZY7 zavU5onLduuEf2iGH0WbGa~8J@0lvQFp1xLyGkvUA%R?OtpzkyFXd&*LO)MqQg@95-?Ye!BHgKF<@e@KWXFSWdYd#Cs%V*E6 zmiueYz1B>>$xIl|@$QeZILG@0;@++wYRb9Y>>D}fcf8^x#Tv!46wg(>Sn(>w)rvPM z-l4cj@dt`OR(w)%v*K?QUswF2;#S4KD*jV3fkw>zZKlYngOs}{_EQ|IC<7Yphsax1 zF&x()*PbxnLY0M=gM6vV!p}jzR^_iLen)W=5%Ds&7W!n)H}pTvaNsXB-K#3Ur|EGR zIXqiSm3dt=AFp*H$9_cK>i33fRn2;WOQTpVHF){rhJ!hY#rQ0x}KroU7PK z@_5dz_Yco5-E>uURW|5((B{J8Y1tqXbP2kC?~L%MB}2-K|J5njXXfBU|KQLMwoJ`B z%P7aC9%+#t67*>HN;B9%Y4+>E*2LAxk2^g0Fun5mOd$j%+5sT1}?ox^|Ne~+n? zPt??jba*gzLS*v+HOqTYIe63s$PvrW+ z2eOjD^p2gSkI6k26H?&H8%G!=v6Benurb@X_4F|-*xpzJ10%<*J_$>?7dGQYEt{Xl zGBYiYE`ddLc9ih*sV8zwgPkT6i+4QXAZ*ECK`0;3WO4X-rj_I!BCiStCp`Nh3>zUi zDtREMI4}OiG4>d2&VC4eyzHF)5GJ1##la&k4sFPO$SljE=*x1){CrWtvNRJN6lt8s zPeR6R1DzPo{*ysio;#0r^9+VW zv~4aY?Ar+Wc$ne;hQ*JD_*ZA`WREG3$=gmr-kE8~J8TLhmnMc;79o^(UrXdIaq;>b zafVm3I`)V;^N=fAcV5YR<*xC=sI)zEkgbl<2?4rBjOID&Y6^^`JgJzapGX!u0X}>+9==K?ui9=FD52mu@x`{LLc0 zxGMPlatC&d%VoHgyTHo>Z!jG@m7zzSsh$hj*Ea%>GHnsYQmHojKFD3<18r zNuIv#@x#|a->IeqI?TH^Pu~pa<9Xu#ff9|5cLV&)Q;Lo5UCd|tQ{H)F{CBYV>3##g zhWv*)#<98%`BRN8-kyGWwVRWE#3>u$iCoQlu-RM;*@x-4odSda3p51*b4Nj&|_N zI2A~@3Hlnt4=={asKSo$dA$QRmdo?QGJSn7qX0fPn)CPF!iawO$HfmFT{b`RDPX&g3Izl!;ag^d%#WNJADe^*KzD0_>&M9B6_!Y&Q6pj1csIqW@NdJ_| zTNGbb{H@{}iXSNcU6Bov{%#UCj?swi{A5x+%ca%oKerXp^qAWP%(4^iT+ zeH^Cgc<)J|ky!h%Sqoh1kYg94KJNPP!@*$FHOyV}-Uyd7N7r%JtFmnlI2g=z%i`d` z#B*VJS}awB#XSTIii2M7ZyA^q7Ig1YT%h(WQd@>(i>p$?T)P}YvYo5``etz8>umeubc1TNZLD*JsOu_mS9^#b`+3C=`H)2>!u^ ze0$Z3kG|n(cE;>5TKxlI;R%<(JC))y_zTA{b^|tN%VO+X@cxb>C*6*t)CIZPEQco? z&#Zi1Bjzc1526cKig^mYb`kRwycXI|LPrq&}?NyRIu{_y3 z(|!Mok}WyW_a`M}cOM+<{F!9ykr2Nn;xi@X@c*-NI-Uc=umMuj?Po;u=1dJ1dX2*Z zByu(+73vj(FPzpG~f|3O!uYbG5wa_Hebld(fdL6}Kx~ZI$XE*nN$UnxHl!SKZEyQ_1-; z4L1yJw&7~mBJ4HWDfrD>0l%+rE%e=qNb2Lmkm(!e<$*U?gxf90hvv*%jR5mA?kh<* z=PN&56$1Qn%fa6mN6c_5cLDsqzB4e6%OK30#pQFgqd@kwMIs&thgPQVGWabIyuroL zS4xjMi(3ZS-@ntKZxF($Z+l$rx1o<~oXwe+_3!Ju3Ho@RsBe2*ZBKBux1p}hQ6IN_ zuJ$=7pJ$0Q4bwe<4X2>iqK<9eIIgx9>B=k@n?#!DE>k5ABw^YL(f4tfz)TbS0Bpg#||gr!aG*uh3A9Jxo}J` z{2t``Y&|U3{9Mby^up^Q{Y{ji{}v+Z_byGhN%8v{FFYRd(J?*y0-~HRAlnyZ_7y}K z1p?(f0ZTP}fTEB-2p_7loG-|7zJTL3e5&Gf#o3DNUs=v##S0aAPht2KimMgBtSILX z@pr2H9mV?;A5@g{iFE&~@{@{kJ`w(s%D+>5Q}KPp4;BBdn9zEZIpE0ON@a3R++VZd zU~_~AYPg(l#1B!K?_`-?&O7iVmHAGR;Zqf-E0U~YxY=-6sYkybgsouDg_bQ#6&iUU-y#J7pt6GxA=bI+}ruT~lQ zl$9Papl`p!2iC*)mh~?y1=$PNFyFfn*8yA}-+NMaSoVbMtFX#&E#@m{HeZqjr*iP| z*;K#lv#Fy}Pruk{pW?Q{>|U8#-lBL&*zMGcbwjW2FeKZ5pSgpBL;tX4eD;8<$)5FM z=Klb5l!bejB2(e7fFUoEAK<|A9p)y}z88qt0}ut0SJ?JM(fN>)QnO}@;UnZu-p)j3 zi(v-ST+I-(#juuDn=WF@j;Y^!nT%wA(%EA8GrbijF%%nSGtb07W+6*E3Db9rjudA~ zf{5lr0q9{)VlLo?pK`Vo3Vuqzv!zfdbRvvE7V8NI{t9tEKSxx8Y|! zq`!_L!cjNE%WFOT75s&x-^2g)*qVvKgfXwe`z%Frx0SpWc|A2}rxA{2)=G%*@2sVR zy`7Z-G2>gI5z_O)MRj8YCSy}Y~ULS>_cHqcLG2vxL%6`OyOA0IPF-3Ma~r_W(GzgFbqy1 zFfodX^Nfo!z{5QLv{cI6qrza~n$$^aQkKn6gJ^L~D@{8%PcQ>H5iGcn*j4=JT}YJP z0pY|$vB4xT{v+phTg(s)L?EWw5(Z&Q28+Y>^ti*BWIN+ApsY-^K)96r^N-c&J71Qb z*S(Kxq@mm0xy?9lB{lK!r$4ceT$M&oSJHpZ+##8A@K z>Sw}yK;ta~%$PD?P5AQQcV_P94w8St@F7Ev%=Dl|-U;#n$LVwDXFxh065Dg8_XH&-9pIGplCGf|{P0Q<0^2jb=HlZ1TXv zrp})-XWER+{F-xSE&w%}>D#AYpRxg`2ZQ;nDnp+jJP6)`A#>+rrTk%|OM}9eMWdUA z?Nc4Yy~0k(&fz}czTp8Jj^xb6WG`ioJx30|*CgL$i<)yKJ@CN( z2qIZ7!>!y!@LL{ug98wep+}v?as1`$d#jxr15lsO@vVexd8pzT=;K(yoW(6ifUoZ( zPhTs<+5X)CzvZEh6A&@Z3otLo?Y_Qr`}n+JSP|*F9e(EFHBWa7#x@67ql3&iZucr$ zx*uZ9!#Xf$=^jJ?+GwqX_eSIBV*-%r=$^x7e#%uy$A=bkJYKq|u=&T)7RSN*V?B4o zX7z&VimnZKgLTlyv4uG+i|8F*a2hIi5CZuK1=XUD`dOx3Yw!j)p`G@nN1f?2+0YMf z3XYG*6+5dH7xGDPe5_;EhjWx-my|Q$%dElJB{9R5=gA!PbjQXz;(dV}-8K(dxvZS5 zz|Vb(af`jkt+BsoO3o}xeP|CHMhT~+SfhBB;<<_!D_*6zTJa{uI}|r5{y_1^icczT zR^+ge<-Vr)cf}ADMh>GuQ8*Md&^DBjejg&_161yz@?k0qr-1mZhEGsDS>vavjN)>* z3*OgRF3%g0*9cKY3_#u+D3>Y@P&`U;sNx94d~SJcGeVI5VwIOE%Jr}vE~>Yt<5irfn_H5V@DaDvr|xy| zWqk&gf>?rUm|J=b{V-g_Ep-N?z4d-FK|#;vn}hDj$>9;F4k<2vr4w1BL}}3TgDrbk zom92;;YYG7xWAG;75+b9*aLqrA~4^9C*o8=@I==j$}vL+R=^9&=t(L`6tN8@**zs} z4LjfPCBMrMTf@%lJ1LFH*04Ler-(PJm@@hwCR+owNwgeN@yUU-kk){NazII1H9$2E6`H>qnDg8B8V@M7v;hpojl zrj(`Q55Nci$IT;sr2>6TK9A(lO3ks0xwKM?252Q#3TY+TfBl0N+6z9uBadH!%H=@Rt1MehJ^GpzSfn~^kTnXH|q&KdQc;&A!BYA6l{l&Zu zQ!{Q6Y`;E}of&x@#bVuv(ltV*R8W&dQ3 z9Z3#v!-ySOKO5Orj9dBcJ|pYD#ntdR8-2NqcX%4gu<=pI97a*%_`J<@=1zm>axcKV zgAk74K;(XnF+>$2_eKaFE2A+r?}(O%iGL5_R(jM~+*HWsXB3w^{7%ylERN6le!1m% z27MJ_ESHaoJPsnC|1A%^!PyvyXXsI9aU3uB`igM}KJ9Zr@V0bo=00pLJ!<(tQ^J*ri$vzXIv{m;hutx~H(2pYlUUXSyk~{^)*!%|DKz zZR2{zd%@^9+QE-T!cB72bd$8i6L|h0mu1EY) zDi0z;mbod2AEUC2-ytv5bTS78=`K|n#fpBmcb3DJK;*e5W)!{or(`AKBV}l;^T^&6<<;;B;sGKerHyW~{pTkMachadP_T&9I85U+BCc|`pNNhDh;=s|2NEDC;NG6IdWf-sC z#DM9HNEOh)apE?H3|uTBMe_*hf*Y74UG!r}%0nbmMfWq|{!GxbC%u<2(cu;J@~)p8 zd@8+M(44H8&19*f)eH~Q8%15}W(iCkLcljakg(t$_*09*8vzB~=|5k-2vSf=|B~=t zKrRpQJ*ZM1B7;b}Fx?BPJRX8`xWnVwYS<#1UB@)r@({}qEIh=RKf?DdY%PW|WhFB{ ziw*udc?g}XB6C!d-7#6^m=;OgUQ_DD2`^~ue3qu?Au`x)@DQ%m@fhHmV^bc2mj-x< za6LVpU3f7dzjK^e?F3DjTS<@zj!9Xw&bNM}G#`6YXha%2{b1v$caI(96vKWW36WoROa5iAi{FCj^KVc_iE(6ct z*6HQ=PQ2&k;X9{A8fHpwHEa#()BR`$TW0MVlzMG50I`0J?gAo{V!zyI3B@q z;3vniJ^rE?2m3Qq2DGw>-r)tCP`QoaFJ5njF=ZY4ydd#fITV_Lzu>XP&T7SlB;|^U zV?Pf5f^{74Lq1=TFSm<#20ro^Y;UZS47Pm!f=?K3%1F)~a)-H#L!g^u_yLN?C=OAq zR6I%XG{u>Ua}+O7T&8%r;vVh-^^1O?KJG&58S%qeU%-iq#$8NNxkhoW;sQmfZ{)j7 z#s4UZy)(qyH)|W> zLQ2rUSstHV>YkgyMT>KLH_V0f>)Ti^WGy>$+%n4qdcYRl-oZ!rw=C{d9Q14hD^K;? zcsjZY-&Q^FA6UyH+?eD~h2-r*4)%v*%XgTgA#3fzv`m*t6!2{VCT8#k4}(od0FphC zDKStku~d;A z_)A?L-hiOO)SdV*3V9DxYf2^X(uL^?qzgxHfT&AJIsI3NFPk?GkK$1s)+&aK87 zOKogFvKnU`r4O++Uq(&inYB55@Yl&+#DqoCCo*=1y|}KfSroa`CK_6e!+HQ+LCzp@ zQcXc6fxWoc8KUPPY_KNJo|D2Crf0Z?*EsN5|MkVk4#nND{

    7GUaNDPny&x!uwn<12O-(jhtonKUAQ+b%;9TQfVeqNRH7 zqN%fLY!*u$b5?wdHVv{yu8~MR_v;JtM^1zm;dJu^M|OL5zx6TfDa^4)$orn@yLZw)}v_PEcTj}M2 zH~13tF`YTnw;Tb!zQ;U$7_LS7_*`dssN-hntMmfQdmZ9@eJ?>D&l8UqhaTy>9e(C1 z#YXoIcASgM&C$z^;|D+88#r0419O({K?GozYAyUEa20(_05TojbJ)yJc_q@>K2T=; z(LIIDKaOAHIPjC>=m@lWZU;Zgjobs!_p3;X%VL>mB9XfgoCfQUPl9|1qCVzQqXb;kQc9_QiikGbn)wzXc9`v4^4 zO0JpVy@&Q_*rzn*+8Oq9xVLL|hhvJV%r> zirp0tRqU-eP_bNbh~jWXjw-1~>I*nUAgiuLgvS8M!g#dV4|DY74<{%1=I`*?B3~cxjjDqpW^W zoanXs-`<>&*)!*;b(BoQb4JR_8a-#E)U|_%Cvj_7Zps$U2zz$e9Aef;@ai$ew*|va z?tQ@bDuP!A6yIMF{IXkdSawy#ds{kHP0e<|dX@pjLAQ_Itm1LQ#iKLQd3U!#;LItxpb|HV++EosJ_MAMGMvY zEr>10GUjS3d5z+aBe4v5u}h5k_=y%w6A96WHoRb^^^q-(l6fgyu99{_0!_SS1FKi0 z*T`GFB1h&p7G4~fHIiE27apb+feFmG;XFa5~q#aLS+Auhc(BFj; zSOP-vFOHWe_W;}vp}lxdVh332yv*+Muy>1`+v|BtWTFUj72-*0AtsJ6>p|FxAZ6wS zT_cmtmcSHZWz3TGkv@2+k`r3u{TNSWhhT%j7R%;Oc`240_>&%;7&lud<;r|!PVCSZ z^>$}#C)R`R%FL6;f-sYOKFD-Wo?l+p=jvqpk}kcIGcpIr>=P6)amuVd!FEW1cpqej zickRc+e6url`}@#D3{>zKoLDcW})`DIn_0b>zihR4#~yuF4PYWN$M~nOk!e-M;lXM z!V1L%%gzu%+j2@drccenu@rMR1L`IrH+4>zBK>jk8C~a#Cz(F-Q%Ak)!3fzAAsdtm2mA1HJG=pMu7AIB)KUhvo$9S4G0ZsaCG-%lecE{kP) zhZk%`<(49_6T15oB^T&2i{($F}NL|Ezh%MaurN-Fr&1$~! zijx#;6xml%?*he36faX;t$4HIZHjj*-ls@jl6rom_=4guh`6p^QGAVv2KN6n{x2&3 zUF9NF81=LxBAxIlkTWU^p91+vl^e3-3$;1peyLaN56>(2E2G$5@leIyiad8rSFSi( zajc@$C*s-1GTn5=vlKZFWjF__#N~=B6|YfTqj-a&)Hl+9OXYhNA5eTq@lnOc6`xa- z`bYlPRQ|o493vPCPy zp8JuV=^DJce&e*@C#M{}v0rijjo$`Cb5!w-8#@)l_sfI9(i~ZQRmGpSOv$!bIwZTV zexK~9;-KqaFu!Fgj~~Z^UUoyM0@Jw3GM3t#W5Nu)!oc7Vm;%HMVU!Ccumq2;fuu7i$8$$2Bz6*Eqs+LhO=>cOV?Y1hS(YIn(uts&7sMlB_%!w z3xlj5-9>h$Jo#KuLUtzEY~+i{jwQW&C#RS17(FAahT{c9{(7N^N|9my9(rbud}k{9 z-qbeVp8^LX%Yi=4^bD7SfBNZ}ZTOjt*KM%Z$l+%yT6bQ_K76Nan&_3d+t0H3ba6D5 z-ubdoqq|+j5qu8kx_WcwJq7{panQwZy6PlE@@|92*=Wqoc3^p!@{bU1rAM8`RY5jC zqi9#Q#tSen#}9tFcjDQ16(U(~8XJ#;I2W7cfj4*$1N96&>MZVT$iBXT?cA7$`nJc> zv`0Z48<{hG7bC#eH^S4$yS(k+TKFvwb#z4pIWBYN<%68BZxZzJ__%+l@<`t;@H0;- zHoEyZ360@su4*Jl^RGs7G^N;_fJ%AV>p^#sI)FouH19r1?QZbJseGY;Z<1YyqR{&JhJ2bvE2(- zq1afCW}v1YrZ`G*ydoc;skcUPmf`}%OB63tT&;Ms;%$m|E8eHrR2)qT6-I8R84>#_ zTmj_HDtFcRgH@I}8HgXOvTy{D*)K4^a08I($QkgOAxixM*&k8n=z&y69QQK+yNZ8P{FkDf2gJ+VBVayvW1Nkg2gI`f>q_hduXIuI9HJ3s1iYOwBpU)ch)ssdI6? zV^>hTlj4wEoiW)u#pVV)*jpG7*R1y2*^%r|l5$5;Z> zIG)B**U!^11sEB^Nb!y%u!Q<~nn4mfi7-OE;|VSg+qSrt_~(;X9#6vuo`Kjv+1Sqc zJdNcNYQ_@O%hOnbhIkt8n(uts&7%1NTI%P9r`a|0EsqBHa5-q2gOZEOlP$_$#4MWL zeUjCAG)-j71tbFPwzz3BJI}y0G%JV4RR1KJZ7sEY#%9tqj-rX)c5ncd!E%YLX6-v0}=p8RnvgKWIn1%9TpcmMh67)N(7Ha`6{l&%-j!gZJcAKuAg%v%>XGa7NeK0ZR##m!94OLsXcqAqUcRHXCEt#AI! zoIHK+)Wgl3m8Y-1`7@W~>1&M&<5*f&hk(Pze&XRwC2ov4FY_9 z_06B*BMtL#{6#k#V~M@2F+pY=w{I$1x@GlnGaRR)%4z}P-miz7c^t8}uT0n-jnQwb z)~+5!oPQiUGJobJDpqG@5xv6;-fr1AZiZ{{zF^9Lrq2r!uOHqN+zg8KoYjg8`XuJh za1;}_*ACvk@I2?sOdUJgYv~A)b;3R)mz&A8)*{pl2LJ5eI4r|yX%sJWh^7X}2+|A zhGpxr6NbI9CAi^Ktb+<~tiT+bUAV6_$B`GY{`6xpl~?;0{J96QOx3|r!iv0CdeF- zr;nG2^YLFp@kCu{Gi)YuMs$#;m0pmf7OgNSp~D zX4Np}<6j2_gELLc*2paYvucPuF<@)D6Bj$bJ&8baPG{J3hXk@FwVux)Oe=y*;{KTe z1P!5Dyr&SD+>tnzF^|L{F^I`F1g6LC2r_jdSPd(;uDHAvRV)SE3qey(Ad;s>Fu@(q z>Iv|Q>x_SwYa-zwY_Nhe4lvPq3Dx2~H7=Ba;w-z6I2OMRqeIPPapDrj$0dxnYz^@| z+;!jivM|w~tJP9&F*Yu`owR84bPz5~J{yb#(NoeRxj56mPkK1Wo}-UWRxj-8CgtR= z*NNC2F5YQ?uyH%*t#gVO`-svUUGd7FxWJqQdo16Kubez;=G4>1&s{WsTFq&g5fkWA zvS?A5&Ub3S1P&g2WfffAHg1$PGad;iad$FygRX&{xBp$C9$t6B-Xe$R8P>Y{%4V0R zuPC~*aB%C=9h;AnWBZ1q3D(t~byHT|d=#KN7+V?}#^~b86b&pLY9DuM*7ylZ+WO=4)pO|usQRtMS!ob9Qt^k zc)V?}+5T;SpLy6G=pMzGq$TRm9OJn01*o6ydGJ1bwl-(!9zcN44-G=0eJl}>>FA!p zW`4>Gk*=H`b=*I?C$Ra)G1RMpM>oj)=Au6S>v&5%r~Jq-^LvE zbjQXzVqcTP7rEz`JWDszX4lSg_Wi8K=Q*Hln?Z`~Gj@beVt+<{sGs7Iih~tLD2`S< zMRAJa48?O4FHl^mc#Yz9ieFXSp!f~NhZG+r;+i90N_?7##>aVQ+|S>t{JP5TsQkXl zGS39*6R1?CZ%KsQPUVACK2+tyRX$Q>SrdfxbS$4OjL7>sk>`xa>w{RV$n!|KhvGm* zUc(F@qBvZ!QgMP}jp9tjTE&HmQm@dnMCHpBuU5QC@fO896z@{JPw{(-KT@>%enI7* zDZZlkn&KZ6|D^bV;zx=cne#ZMzJazDtCNPy_qh=+^Q?e9HQd%t8ILqj!#T94K3khL zL1n%>VK~S7#Mz3A6y-Zp2w$r5a>XkZuThli1bw!hPaKBmv-55H#VdRpKB{I)WNgQ5 z64%Q|l{MZb@juhti(H$;Tkq$ZuB)=(oqBfMTvR+Q8)SkmgPsqMDl7g=r(mC%gM&jq z+%h%$VyFLn`0xJ=$#&K?Tuk*o)^NE|Db=Pzwt?_*RKOZ+`3}62e1Zvfgb@W^>2f3j zuQU#l`>M3r-1#dak{2_P+1we#G&KxyAAL?2%wpzr5wH4~ZDN~Ep32;Vhtc~ddMi$% z7h8}VEsZ}_MA`@(l$^SB>Rd!6QYpTSz{;-wAg6`k$H5H~_f>0E) zj}G||<>+x@nC^tTTzK5u@UzQHpO5Hpp1$~CF6Yf_fY zPZMQ^#~tHX!oJv05TPr!WUwGyPmeoXZwJOAP+T$o(PrS-CpgFB@|`bBPxZO^P}6Md z19xRX76_p7WUrFsi6ddyxZD22lPyZlOdeOBNCtUdo)#l6LJDZHI^AbGA84wN@GrBm7`&e5`6HT`AJ! zmpcey=IkE8hlges2%Lm*F!hs1U>a_e`J8Y2057b&)y+!`LAbB4sviDlJkt64o`kR# zVdgB3PhsX~-07$=J_DLF?-T_1<#O#-Eh2dw47cOpep?=RgKwiEGxVslI6g)B`Z|Mv zXp1oF^ZB1ILbg2c2G2ns)0wllOA+Af>*48Zg*e;4>*2RN)bShWt80GHml5adHj!BLxsH^|^%e@TxzD~sqIUhq0Pu0aUwjBq|j zQ(s$bEEC5OIlh_f7fHGM?gi%@Q&aFi+?Uu{t+yE7L>Z9q| z&Y4fv6ro)98Eg#s5*1`bPSfRDNCYEk&t!#DAnR z2f;kvj*4P88nUc$01C$jJVfLBDGpGSi7SY&P+8h7`a7#%6eIer{U89CE{h~Ebud9W zmoD(bn$9Xf!C~|-kuPN%=h6{D%DMD_m(J&0GLV&XxgFkWirjn0xlpOcxjYWB`C!JL zz{KxigMT;pf)tM&JPX@#!>%|MOGz~?3qbU8ksya(`Wxf z!K(Cb*CjbB6Mq9+tggf+hGS+0)=qqbHoMBN>>8`G8}TVS@m1@1&QXILi7e~?1Z)!T zhP(>5%Li>rZbent($&5O^o=FB?<0e-psK6Vu%c^nM4<5&p4<$*U?jEc)xD?@|Q#`d;?*wL+ZjUp}95C-l|DALa8YZ$Y1(x9#yMe?viy z;Zyc1Y8;<(8PYX|PvN(p*w)PPcbZl-owU;GDLzhfnDskDXROtk-VX*yh>Sl49}lOvzLa~_f09@UlZty*!G#9j>vwC*f4kE z4Bj-zo%HQr+F0(Su5W8Q?xf}BWbv@hK_=*4d{Wpi*ypZ_zd7cl)-fl!^HrX}F@z-1 zHlY&ooeUx)TQ-FdVPu9wXxOs(Cep)}&3s70=Q-{KW^LYOZOW+@?gZ9ps+c2Pa5ZzJ zi|&OKo3+`%{2iFUnYH2jk>ub?hQ38_#Z<9xddsHJK+J)h3WP@J#;583UF%Ah{>!-k$ShnIjDxrF+<0GZClXuPHRj&XDc zW8=8Dp>(B4lV2{!DCSb?;TY8)kG_pD0`+s;&ota9XR+Bnz*{dLQh_*M-v`iF7azhK zny;@uKBPJ?9r+M9DHai4TowF&x#b`QN>KohgW+}@d@lFPJrNa|L6|v<<8!>PZx$YS z@!N(ExeQ^JhdLHPAJdt$xMc|N^GLmexi?*uQvylWBX>$?j2?7ZR7 zBYhj-XP#1QbT6VJI5pWEtt;}GmpEkN9<7z@%%$LcJX zHb_$s9WnrU_&mEae8?flNB)C4h{q@nQyitZhYvyhV4Ti#PRuBFSNy#5A?WtD%WoWp z#?5-;l~U(A9j>E;;h2cu7+8%%Pr#WqZ+He2V$O#3SKlABiORkDSXjmQaQb zc2NjS?1+pw8#~g-xoqR&Y?CY-Xp=b4xF`cWOk5b;EVn%R55N`%ClcH~R$4|&g_y`O z2iOb(nGDQqAuuy$yoBpxEfY*j1Kh_k$m%;^{v0l~am#^mHSDCVmFEIoYEzyp$&B8A zf6yPRxzr{B<~imPINr`#@8a1{X^7`=dl-+_x1~Jda&pRWwpAhm0D7X;IJ*m-5gm_E z6!N$2k{0>w^UloTP(v$?v#(OOU6pvUNo2@(_v1D)UVp&u;A2=r!^XE~&WF~s+(&>LS=^iVp<-7?aufO&@?&ez9pRA&%LeY`ERTt2dm z$7Xrp4OT-~OOHB>tAT8OMje=dT}>~*yi*Y8ms^d&<5EPjT!ve@3*oms@CNfR(9O`J z&f;nz`}$tTpn&57>f7F&kJZq}bmmOor3mo#ecu5uCMbj$Ur}C|bHVaI)rEB8_9Z?_k{zHk+fKZYBUJm*&YwL*_Z+ zJtLO`anCHdYiy=ZsjkLrAU8o|(agTnBVl^ZY!Tin+_OCSk?!y}$APhLYmP&b;Q%fU zGzH;5*p|qHke?y$L&QaWAQ6d}kKz3k`IJm~u;K{C(Tb-iPEnkpc#h%)iYpbbQM^v^ ztBM;GzoGb$;-kcZZSAmZ(fD5xaS^?$@*h?Hv&w%{S>`h!T`Qab9*@`q(Tk7z+4_i5 zPe7hO%Di@n@>&!q^#kO&W%vNaqZEfKNnyi>!!qj;a?d{$BF5BXkE`8CD26yH{SU-3gl4un~L8^yg9_f_no zc%Y)q`{=9k5sF7EO8Z2AX7!C?M8BO6%g?KG8(w9~;>ma+nrn}@K3=7)@!v@*b?qXu z$J-fK%hvmE%F_C72Yw-`8*T6277RPN_W|F-_p1jK-;eKEcf(h#uc~-&OQ))-u(7-K z;Q_@#w~yYe;&JkzVE2S=IXnx0w<0j#flv7h(}rnwE3kWVJ*7kuI}O});5WM`uOcEj znIUHPM98^x!G+9`F1i&_F}1=AE_pVyIAbRyPn@xnM5<^3bA;)&k})-jI#a3Ugmmf; z2rS@f!7Py#0Q+_|r?`Y%I_0cp5W~|Urb9*?`xN91wq{o#EF83o(PPt;$gfL}ccoxK(E_-^W-Nv*oUs1rS34v)y z%8XlYsq-x3;;9sA#}k+WpFbk>ccBE9;C&Q{JIp-@gNcOp;ysCHrqp@kawZ}`oaGVw zx0b6APgM(p;>h-G5v0t#pzHdBkmnF=mcSHlV?CFeIF-dT;xM=$%nPq&^C!DVzl~_t zi8&sh?|j)&IvKRC&&5}gv7M`EoEAQl%i{pg0bCh2zfZTGzXIV*XKofe z)n0&kIX=^&fg~l5!xvF}FvFv-+)2{F6R=qxc!SLlHqxWc;;JB%|u;wi8Vg&g5>ibsGTBNf) z)KLt5b@4c>^7PgBt)yF!j`~Wm(VdNx(3tO7ufVv1<0^C1!EF;ZR9UTs{}t)_m;khW zf5P)Kx(80W?E__NSC7H(*UOH4E9s|Hq|VAE@~P0=)|Mz2f#ikSV`I5(v9U}U8UX3I z#;l9;%D?IJg0=~73Ld9TP61XcF7T81Rub!k_2FCx^9VNPTS??XSXb;bVqPYCXmGTQ ze-A@CKHz?mHcr@Ak+)c&c!}a=imMfGR=iE|Zbjh(kYD%!;Ey!?1;t+wab4x`0cc?V zPvieWg#34vi%?5akJEV0U1NT+ql$Psme1BhM3Wcf zd8M3D?5-$7UWE5nndgq_$`wZ|j#Zqb$Uc_orYoMM$Z;scFH&5txKfeBXvVKmyg^aw z8{ywl`Ci2b6dzK2RPk}e=M<&>k^eQ7f3NtC;(Ln!R!p$okly&04l0|?lWr<=e9UwM z6$dGbU15aFI0wjnndv4fo}wu2dpo?$cIUhB(s8Cx8lLY`*1s$xu3=j!<*uFN@iMea zyB6OrDq0!#+)uw>y?*1g;3uaXjW1aD=NGJhc~tR@?hDqh91ND`$l|Li{=_d>FU|jg z^&{D-Jbu(QTB74?NVGJ}*GM-U*-Y`M8%%|H6)Ka`o_36{afVVF=4<2O8Jo#Cla->~Kd>V3mHW^8EP z=)cX_#59cKYtl;JptX~+F*b*dpNpsSbY2bX5#gPg#&=5B@Hr6-O=A5Bc$iiM zKOuW5%sU}4jhjPbsl5p)%tKNL3=V-QK+F(ExljU2@aP&y@}vqvgga6pv6BcR#XFwh z@~~4B$KIBS^S)u-A3;ZAgDTrO{~Okb(K$r(mUzbsfidQs-qI*RL+lK9&3C@cx1R}j zj|u*=a(m&jg*gA_fF2xk5~&mBQ`^PYby~; zA`?h-y2sAYGj*Sn-qE9!tc3Qa_Cy7LHt89u=xE-{r;wh(y7S$Lp4o<<$#~rcdyO1^ zW@l{MF05I+u*7SvyZ@A&PZdYQM+|c*^|;%Wg$4nio2IjmS7+X1AnUL}VrbZmV+r1E z@Hi{uh%}Jx!1BNw{1L*f^r*AAD#+$%)YZ86*LVTu<@mubm-cE`A(G{?JRS#eE;h>p zZ}1+T5Hs|sv$%YYhW23jKu3M@FbAZ*W!Nkayg_>u#B}B??qUS^`!~YV$Gg1kUp`0E z6%pjP%$au;0(^awppW~*{X>;U`fh=rc}lU-&BsY-3`fKDKl5A``KJzU`5eu^8p+X= zV&}>{eLP;e$FTXwQRUSO83U^q1m|!n)zH@%j^>}J+{SP;oMYAnWtii!*5&;0JseGY znXke+;q{!$(Rk)m{H_}5d z6faj~pT+#_9{BB+iuah(%NIafq4aJIxr)kB!GMy%$r{Tru@ig~FV#7R56B=y!N|S%R zS}q3VX;_a9^EBc5EYdM8c$zSWyEu}y5{xA7pfhE+>(+rZ> zNrVyN70SisX^5v`PGHQ)KNn?)m> z^yh`A*)^Lmm_$>KNi-##M3Zb$E;LPPvc{)rXcY#$2*J&zSupd=IW^T8x5{UZFYN+l zn_+^G%-K3+na^i4|Rf@ zyFAaas{C;*WqFhVcEQGU^3n;IpN?^K2V=wVr@?f+kS4!ezc=S|KHXq!rknCoY;|!n zM3^!AZcKU@n^m#$zwQ?vl1vi6YJ!iGzf~D;nTv)^uk5M^TO+=uC+~E6$q0t4f8VnkLa5b*YF>6WDL@iO~hWVrSI ziP_QF$=RXVt(z{r=aTFdSuiPUxZ0`bW_&2SJHGjh^-i}2BeOr9)JN^c^e%>J>n#Hy z^$~kAKgf2IkRjQyY+ZK3us5~@H=K%fP~nXg*?p^$_mn@hDtmqQ>)E@qTOSU(-G})) z@4V^W=HuWo*GAZnji`_je(%aSIINAjoplwa<@4Q%g1=Ep6s;ko3OL6s*_G)Al7GRv zreg__t(mcq;ssIcZIgYNr9wK6R8bN)3+R^9kxt1fs#I!*s7TQcjhME{vo*tMIbjxm zL9m#Aa3T4*^bkf2-vpT>^7P@17;!%SYbeU2$8n6kiK0C5jbuK~18a5|{=&6);@`0~ z;w5X?;wozWGSv*HNMgx}GvNb;#F*fdFi#WWc7TfYr^+;oXU^>KtQzT}z}66XV!+n$ zi+)n4@Y@p$LY&hXHr*kCtVylsGYIQn1ee79GX)45LbZ5LAuzckaV%pViF1IY9YEX$aB}X5foVu{9TQikAF{G|JF&;@{Y`{+2yRj8jdraI6A2K9R z6E|3edfc4qn#C~sd-f146{}+huV^6?bum2e`j)Sg&owv{P^zgb1_7*uj z&#>0rS2nvmeMQlgg@ap{?%0~C+;1acb{y++&$=nAZaxaoHJ0~5?c=VK%QyMGdy2~7 zdSUa&=da@q-4-zxu_}E8%h1g6VZ&sEE-r%1Q z>f(p0^U|%y^W1tbqj{^4&M&td2k|N*SuVq^+y(Gk9(aRe5RsuroyBpEkFT$|eOxb? zRuJjC41UW)6=y&n>(89UEkl5>ua~C}!`n#TI`}OQb(&l8Wg z4K_R84e&D$+XLOB96O>8%`uMKcN8t%^Y!pU401&Z%i1i+ z2dR9h#viV-tj$8atO-JTI+o8CM&x~+$a6;I^+7CF#VsmM_f z<7*UWD%L74RFrx}x+N-Ku6VWLO^UZD-l2Gx;(dzWQ~Z&l)%Oc3|4i`}#n%-7p!g@n z4-`LAXWzUzzHhz-3h}v)+f$Z zT%^buAq-!txLol{#cLGhIzgXp=M#q^`Rsh#e(?(T`KaD~j_B|BCHEiMFs^5w(13nr zrH$pIZsE>=Vkr~ofjN15i*M`wle1){$VolkYEAaY;-!6GD7f;T7g}9(e9`LFLD=`& z;Dt$-WK-8Z7;K(&e(|-zbCX_}G^8R}^Q%tbn(-A0U~*02wac=J8%!}oc0PIV z?BmZKNn6PODHxee-SqSQj!oRUUvcp(o&M43`fSj(Tk+C;uOEDT@Z&c74jEYdbf@F8 zOxv~i(Bk&{oIRLZdR4R4uM~|TLhsnLC-uLI`0=fI)^N><|(N z5Ct`183~Jqu*jkkR)ewx5(Kqq1Q%SYY+5#rTGwh@MQzh~}GJioc~ocEmfyl1`Vp5?vg?%bR|yRyybz_y^so<3o!$S&&g z#mdOG^zB9YlPb@(-Vj;us;o&9CX9EYZK6yMWhZ#78{WVQ2B6tU*7gnfxRb<|5@Iw3TM~M`2M`W*5JmBT7UkAP8cF-NZVBt|8f`RjJZmS zwvB$HOLOIg)}N4?ium7Ca&}w(nU(V+e+YLUZF1#o3~e&`icL69WWE(1*5$fNXJ=^F z2l;2Wkkx5I$AjdoB5rceJXOb;t8eEqPkZy)MYkbO=~X|=n^_Uw)uT2uX`OISd{6wL z?g^zX%rP#Wjt95<>~?JG)!8LzE?f>wH8=?A0Nk*2IDz4Xd;&hfUe)vu zgl{Gh;otCiba6tX5dxER{FO^6C(N!V$o?caiK98JEj|G`iABX%>Bap^XV_R;@1?c! zbXre>h&U4wCbW$9i|soAp?}eSsm&)w zn)4g{ho5J-7i^nEuqTMf8Y}Rk{Q*cQe6p*yIi^9c4OukyFj)B5gt{059gi!6DrEL3 zJ~--0vM0AkljJijb3ZKhSTa9Gavgo+JMljV9+`7JvL0mCqEf7TlJ`ZS1}jDFwX6lk z?+T%e-*-T@8M6!vqzuQZ&Kk2wsSK1>CgZZJn5S1kX0yZ1#l?=*p5Gav+jfCTbwCd;G0YNr+~lxGq9imbr=XDblFt=+jd8m%%{J4Dr=;n-dR=c zW0_{zlrJ2Hs@kK9itUrL+*Q=xS?%mxyCMxAFC$w<^6F~Jdx<n5S}6(63e+KXN|-dpkpui zu-IT&P+Sxx%J4wfZe?hIwOb+^T+mv(7uJL+h82sqgq32QN#NaucN+-|#iiNmW)Pl< z!GPAQ6(7d4Zv6}R&}H`2TX zvv4li`PL~tT~4}i9*Y%Pf*aEe6H_)5ji2ELvzToB*WyAb0<#+uq0J`eAvm7Wv)SZ6 zjeWxOiXTP%lD1 znqBcVdG3&!XYpmm zSr=hMD-Nb&B6L`5r9~x&9Ib<8T-pVQj|5-c$2J3j9WgRMU;%h+rZn0xoV2pRMG%L` z#GHlyWw_F;>MhRXEe`G6QEFqoZ}olO=^KfC*taO!yaP@*STO~3Ke@=&!#Kw4|3zl~nLta0V?B}*2rjIUZYzj5*M zWeqLg+&wm4IF|Wz!{TLg<}YuMGc@HLV|R(Vv97p|rPgAH1CQW_#s$zpg+I!Z-1C<& zUAlbPoW{BH@NTsm40n{2aPTS1UWOfxV0tXLdStL|EV!Z=|2=~BBZE1y9)tQ9cJEnU zRNlR3@VuLX>BYg-;4Cf}G;qTDg@Yn9*AE>TJKIhernK_e#m0q8>s#AakT_94%*iwM6TA(aO2=@u3J)Oo@*R z9L?7aP{UK%j75CQuO>(#Yeo3?evZL&>^K@ShP~gx_GjYRm?3?VGwqW0XMA_e=X*4! zxbbv$O>aO17y48&98~#@;VXe7?HIy~;ULTZ#G(wE0l3n|=Kc-nAo-j4_^evT9?B2JZ2gXP>34C zw*a(1-bT(Sz{hy$&LGUkYFs7^tky*tmKCE#jqz&$og@!Kf*iO}o_~+#D$phjtkzAC zM?PbW-{o-d%e&Mk4@;?D`gXx?!cfN7AnzrggRyRdpI_cq$YcJPKCb(l{N4pS!>~Qj zti|kWK}x;R{{dWnzF%S%v4R2A(2v*SxX||M)!C{+WUcMd>{WilcPaQr8Uo1l(Y%1m zpO0P02g{H7=zz=QBXy5v59D#()flFYhUm+lwE;qE;mGE|$tdMfKI1g^5UkeQ*lZY0 ziy9-(&<6ePpT-`InIOCJ9a+WX(ubjqjrhN@XM@|-*M3<833DWSHk}jfBBvKCo#BV6RtoVlFKNPutK|Zz%;t{6k$o2Be?jp|#V;xDQoK`fw<1?78SXj7eTqL({DtCMitj3ZsF;rYGrYWC3^Zrz z52ic%;bBDdPZi2HUg^`6o~iU%O4lhZ`w)<~T4~Xo1bw;Evi|`3dZoXtc)#Me6uDr? z_}@|dJrUtJYo$96Dq}i1uON0H!u>d<3lzr@5srp@>?4R$&p`GUq}hiM(M1UsDfUt1 z$|(I$R2-u?PVqEFsc-PH-IAZvXkxu$qoOSM!kz07^uJDViz4UMbiYaQcE!6Dx%f)| zZz;Z{_=@7M6lJ{|e1B8=pNbC45$;?eCAL*G`&C@crTY*?-dChKK_^xzPEwqq$jLhW zx!gc(RFt(7(9#Zo+thuR;@1>+D@y%?Z=cdXQT(~$n~HBM{z382itJ|@KXn#}F~uUq zp^C>Vo~l@*c(&rXiVcdZ6}f0lxmPQ0QT&qPEsD1*epT^)MJ{tQ{L_jrDZZlky5bv( z?55kZxs2S72R#zn8c7`nPRzOwc=F8TEzv5s}(O) zk8{8D;E#;>w|Jfo=~H|@#%@o{$#)rt0vR>U_+=&Ja-c!|U_u8Ptp z$JfWJRql)=`IS}1r!;E9xcj9iNJu-{dbq(=hC9LG=BTfmzn#ZN^J~XRT$S-OecPa? z$SjRsqN%f^E{DnOaaG2rFLpakNmYoHPMRJ!U#TIps}lT%!%dGJb-$ErZI7h9zc4p* z*a)_%pS7(TiKk|T^h0#OdkjzG-+l-U>~&nJ1{-_~h_fcJWPv5dwBEdFud=aJQpd{II;J0-l+71BcNp7C}=UpSewDENf4seS#+1_how)e7AxA)o}!S)_=k6jgcHG>TT z_7awhG14roY688nlNH4Bf3xu>=HkLm9)aU??$Hp*p7IWcE3C!{^S?H+0ioGsu#-rj z0Bm=_CZ-Gir3qTqgkoIqCB$)Ma@S&&^`4!nhDGFZNe3@-VgNc z-b^dGK&FFC1ejq06u?r13;83|i`5gyVySX{35?rUoHu~n=K2zNTie#GBE-k7Ge{(G zEQmcs_=z!L@~!vN`XW)$zx0*6?Ko~EVM8d|Oi_DqwdBa?`+f#F==&X9MHXm;x6s8N zM{#L=3;ZJ89VT)zX@}>|#Gcb%!TAxc9H!5gwt{B5GH=N~NKmuMF;X1r`#!d~eBs*x)sn+ab+nnj)wqyKiPy~&#D$P2pGY@PJkh3|=rE&ixAqb?@=# z$XB2L0=ClnoJjj)&u@Zuo^5-JC)9~ed}ztt;xb!WsXJA&A*CBu-fod>rZBa>47+<< zpKR;O+lkSA5-$P{cMh^k_205TRX2B~twHBDlumGHHNS-v9Z~=U}WH#`xt$JK=k%DlZLwMjl5gCJd|?q+(Bo7B$AN4z#h; z>pKweK6s5Wehc8>kN3OCKn#4$2i;A)t6?``V70!9%*AL?WBeLG`{lif0c{T4DDO~v zRX>J2@)={~T@DAoyubM59cr)Y0OVa`gg}O|a_Hul=X7=JiRo*L%jEYi4O0T7X~0Be z2%eP2P#&)b6b;`UxcOHYCiNrV|3mirJx07;KZp-)Yrxt3uJ`4<}kNcy}KdOc_s zANxA)jcrNsPuli!pYF+fV~e;qWb_s;w~6q7Pu)LK44}N}oxtoRSG-s80mVlZzop3f zA^%T_p_Ffhp^rEFj$F{={@h2(@30&|n|(;G@R80ZLSBK=C5l7Uooj#O8>2KQ(WK8% zJV%lBLifuRw0c|2%bPU;WH`-^g(R(w%$ zpCa!w`u|)}>J9YYlxC+!f2lv9)Eh8Q-TBrD{rf6PeSzi?ICLMcDD?((9XXg>4iZMl5&4+t`r3WkW^%C-PWtmu|n7Z%Ca}DYLMa6F_KBo9`HM_h%$hS3e{8=h(iHjZvw-}qExaMkEl>sLLs zs{Rz78;N3raqR2xZ_kFqMqH@|yED>GyxkdTje&467=uz0!>eJ%mW*^KPFQ+{NJt7H z5?%wp#Oq<_GSG0u60966fx>dH*byr2<9)Bw#1Xp$LUBJl#7@V#*k&J|R^;>zQ>iXo zSz6BiI$TBX2C18c7Q__&|gMdt%U8T*8sP@EK%bo`+Yl>x;(_&X!Z5)O^{O*W< zOTcu)TOey0!GF_YOpRW(ObhjF<5-AH?%>>lmfOv-V3y-F>w)5 zWS;o}3O5GFj&L#ZSU-%@FYhlHgbegTC8yozoRp_eV||b5N*GfruFGd}o;2sh%)e_` zA_)_e67thrDNdLmLYjVs_q2B&P*PXvX_L3|DADy5G*q@xcHB$>k>xMxN`K$^(&uRnLO9xJjQ0HLp`)qgSnPWqU^|Ucm*fo&-<3PEDi+1MRapQUtw0A zFc#P`Z3;=oBjNd=5_2uiSAqrL3(5zy!QGF6?1(H6M4YiA$w4`D=JhcALM&i>HCyId zxlUeUuGLwmMebayt5N}(YekiE(DD#GrgN<{nQQe>Pt3e9*D6pdTjpAYO69biYrTQg zI7K?w+6zMGT2k}>2j*IdUW8@p?^U3U&szMyIMH;8Dfp&NiZ2#`P;;%#kar|=t^6aLYjI8fNakA4p>S6q&Bibvyi(^{ zBT&($hDmuyrp~pNfG8lzp=>K1%-mxmG!3aBd`{aNtCxkNvrpnLD{N zDDR9+%&1Dl$^AF)jtwate8hWP^|)7HQs!C*-{X?^b|r{oUk$W5!CqkQF!6BzFz*r_ z1v?@$sX%B3+;Jk}-QdM!i(6xuKE>(ieN2TNt9gOR31hZNmi^?!P8lKM$iBPdyy{Zi zWp|osztX-G?4hDSc{mevT4jk9I3c{5A__s3T7eNtIceC<3XD`L5`LD!Pn1yD%}T>= zR^TM{%umA%D{!(>(KPI41uB$^SrJO_iqPrH8I9%0+`2L>swuW~{=?y$*v*;dtgKl7DCU0P69rXs* zYAKak{vY86ma8U@|0GTML_gu_%5yNfbgnr}3iU4CdSdHGhPCp?nM2Yv;)n*?ZbS#0 z!W?2YVn)gCb_B#6GiM}ug(UL=`7@dEhWyNrSE@&|ouf02gcf@%b3*?CNbVM%MClKT zvmGv2*m!>Z!ed|pg65A$(Pz5f!)p0_4&siv%{Y*A3%`+$7!Ct)(e6I>+&RdR?)OYF zLR1F88iUI}b}zwLaWC8sHwWQ)6?aj98Y6lUXk(|>1oUh%TGSXnJ}Uk3vXLFh9E9f( z9LXFc$0zSlbC3%mk89M%nDnLY_rxHNb0U@ttlro?b-(8W$a}{K0UxcrZdEJ+()`5iUj^>xXsgmq#W2&-Z&+LJ4!IImkiwd)x=Rt08S3Z;59$M6+KA zphDS3IhSCJMAi@SlkWG7({Q4Nh49=#pqw)m&s7xtOt^E{NdG29-bbXbRotTZvLf}7 z>EBmT^jy*Q`06kBX(T_`Php#CZGUH}y7RtF-rqTXxI5cOnR8&*r?ojp+3+Dpyub4} zI~3oXBOj&v-b3;DY4P=o_dNLYVxBEOIQr*2o{GOg&ZZx^x4WE8zcp^3vnZZ{^YcH< z`$qnp$}8i4%zFfn4=w;SMAk59aAWJ%E^!w!4C?`CcZtO;blNRGYF(djKsKoZuE#xSo zlc@Ryc?gm-=`4nD!s{4^9gzcXBF<&v=$uH1I6TfgbR6v$+w=+j5AB!Q8v$uWfxcm? z)lvg6&_Dbny<82zzyPI0128a9sYpboX2lXpH2?#H)KfG710_m{24J96shE{c>3oi6 z>|``n=o-S1@Q(nQJocW)&XXtj1rS+s?EG^etv2=m{M+29agTf;+5?cUY|N-mqQ$Om z+W>F-Wag0EIn&59nc~{bfln7$XzZy!0hPM~f3>9B)02w_V{qBi-Z!2bJkRm4@y@kp z@Qe%zc{4pbFyvXVoP*1rDIO2g!|LeBXyMcOY^HyrcNCh6sfWcI6-AjvwrMdDOjAw9 z?Bt0cj(c~{l&^9ReNUYAfa2u|@HO_dG;=n5t~ndNz5i@@YFc*iJD{Ar=_N}Ig^SBQ z0-l`&>>Y@=xpx0RO>`%5x&z(T;Ige5gdJj?Okg0m;$KWY{tIxW={e4Z#n3JnPAr3^ zLina{aZcw6|E^(AUV|%@pViM%Tbea>i!&|3&xA2Q?ifKVk|fvWw#GgnOgfA^kx4g3 zbb~F?hd5i@p{wp}na#7ZMJ3ShL3@Q}M*n&Ht_%>alflvy9EAP?0yjWbWCC zc|S@{4zfPXYK|#===ijH$n&SPmFi!h@GoEd=Wmb7IM@G9e9Uw^K=wjO@5GPEj&2BF znRfL0sir=Te7R!D^7($||BxM2tox#D@a&iIHQ@iNzN-IeVIEhfX!@8onxEiGeNUS1 z9C`ZJ5#ELhT@y0a3GN|Wlo!FpJrw5Gm`wD${e2F`x)2P;PTpY#1~+4jUp*ZB^7`bua~{g$2*SwYe9DA@)#?R#dkL7-PL24t{xckjH#d9!JwAeYeBTFpP`lCz!yM zy2A*e>Bs9nMZ=d4;VXp0{WE-zfJ9Z*8?Ot%S850#`Dk9mW$dKy1z#C0YM4Hn@8N=% zXX<_BjM1H!56+truV?ln(5oJmh>LOhvS)n(g;4>=Jh&TqIj}QMzr4rMPW!{n7=PN0 z8`1CnY3RRl_LeY?r1NIa!IYBg@LA}?dQrhb{Z^I}%f~e=v4jaq3HoW)O2P!OOWOq` z%jh;-Nqe@Yt8SqlYdqY(?`YmV9)h^I)^LJirD9xhisCFqd8ZZpOO$Rh*m%1a_LbKJ;o&6G#?SaS{4^d_! zzyV5^C=OQ~p*TuW>H++dl%A|utGGb1UXgt?qIO;-Q>*RscN z8I}L@(M^{&S$)&6@|2{}{6qx&2VN!r;HVqot)B-G;;mQPN8dc~@x_R@>En+tXWdH@ z9D6s=UX0XHo0o;-H&}z}OI|y|>Iz=Uzn)UVfzZ?7$8ywoy0H?1!)N0kyYf8!I>;r+ zV7aVZIbpe1BcXd3A`<4JO=3CfS~Bur14p!>gHO_0SxwhW2y#ZvgB2@Na(~znzT$$l zsFmXA3?xLHZeR@cru_n0jgog$u}a05(sBcN;h6{}D^s1rKOmc~Om$UC^rZt)rCfdK zKukgf3PoQ!&_g{%Upi2rl;}$b3YCJsG^MjJGwx?JR!B~EE(-q^ROUP;{qlglAB1F+ zD^phlNM@aH1vUikfUS*#yacWaFzIb%eb=>TLx@y}ELg&(j3U}#?7EH&{~D|!;-9eanP5q9>L*C>Nw8>etEjWuA%EGj#C>T@GVw!EzY;N-?bF0$ljSA)#2TQ{sRc*Of38 zS7)m}YippQsG?VWwu=Rg7RiEUde0N?DfkydvHfsCEM=YHTJbN2zHGq`#?(#CwDH*j z>f?)>$v)BZgGEfjH4`C>D^pCLfK?%ha5Gnt~1P(WA5ElkiFKW zeDQH4;kx=$ANpXI>sS`W3pu7?#)WbJk(K z?FSdmI3C2;ofwE8UO1yi&(iaQE5@JVy5ZHTgT2t5ywV0u!b87>aIp2ZWed-qgj1xG zm)&%+&G&J%|L&I)=FFKgrE=<_zEwwMEO!PVwSTbnx#Xo%S;90cqyOHTTmABeNpsi8 zciCi})mx4|*cx1-d6@V0kIDBI{KGr;MU~k(mpYdPFArRc&gZD#VK6o6Ut&A-D-55n z$FcY4lgTv$)Sjkv8PNZ%Fi)0Kluy~Ln_;;sV5o$=(QxvwuRM+i{(Xpy&st1%>O^6HEb@EL3BdfY!CkNKm#Y@fW_H4NjT*%ijSvnlmPnfKu$8osxX*cG6Sp&zf* z^|;ef7^Q|uc}S+N$87)~+nO<^U40J@{&I0TB+40C^2((h>}VpMc@Xkm^{7O-Fpa+K zS=Cr)tAOL-*5fwj{O7F4E%5SXO38INme%9ghqSUD*UBptULP)d5&zD597o(-{~D_} zQE{>&ce?36U$I`1(@wfyqR;!=tt50zu}G2Y-Q*jjI85;b#Y)Aoio6fV zU#BSb1o}dy*C}4E$Uc$$>_drPR+M@JeZSHVDL$hp>!B)+G22*#>lpjd(H|5Lzo&2aGL5`_N%RCTx z@b$zYpJ+X?tfWlOq&xh2Vj~lUM?1$2eDZb16X>rGUA{PUjuUMgEs6eeF~61Me!r-x zuxnbZwlBUx^g%vdZTJ&!udS`M22q!-uwj0~mm7Z7P}n%X@ym_BYAjqef7O>){c6=; zpIFT@k~kdu4xl|6e_WVLHCQ)%m%N_tn!Irn2$z5{`E0r$kXF@9Vyo3)y*eBu7T~i_2%mWXn zJDHXkT-xw3O1t6$SlM-2+5fqx)ur7qDvR1!MimU73F3lQ8{cvl$n1lzMomTbuo~r` zmB?*{FSqdS;@T6w_Cg@1gO4Otdy6}8kRcY7x6pYj@9BQt$sTWOOEi?|H-1`P!TLl? zF~^2()WP43lE=TR){NHILOlxiyr&)&O#O%mZa3)@f_p5xuz%_5{)Jn*^(uWn(Aw#F zX8QgK&d)m%AUmZ>K9Aqh+nz-e9gqI4fIc9IFz8B z<29NxT>eg+<29NAxcqb5zqE0mvz&{PhZl!W6L1;Xu*yF4g+2#kJq3P#c^&xpfhXlL zEk@qyt~35!6GSKZT|)qkyv05{y`KT!8d}sCzJ;KZ;>Dc032uy+?j~M_HDO@2c(!tk z7B$AN5wu_4R>St|^a`jPJmTu4&A z@fsX%eQjl*hB16R=h?`n8|#CHYcT$NQ0FKIZp=pqT&CXI!H#%6vla4Q_ozgfF^#_L zS!ZCV#5FdKqH=Lj9_2Gmzr1@<31i`A4CSIRMymSY*8K_XEm{_F9{*2#r zU|$o!4Z)EzzX8woL+q&7nTQ*?ClO2xNB<#;GT#SXsdQX%isCHAxr%j)=PAmp3*k2? zeVyVBioDMm-))M#Pf5S6DDz~{C!_G_E`#on+ZS*?&1n$Vp=uT7Ty*d)R~lku-p%&z zpO3SyNyijfZlwDw4pK~A_n4^e)rzMp&Q_eKxJXgTANQz<56(&HNm>WMJ0n*Y zU$hACCSVzE`JkA04hLrYC89v&{+n|+N=t|8OL2!^2Z*_i)msPX1}%*D9vTy$6Q3TR z6o2o*iIFSrYl=IYf|~vQgn zUlN~j)_FMcgNFq*TzG; zPu|@px@NT1;Szk4xgL0F{Dm>K@fkJM@ry>+jULv)>QK_f8B$&2lsSWEk9}@mMLe)Q zxFb-=^#|vs!1j8pVvL~!%@y&#Tf5?w@z4&ZB(3zjV@AiVp3~=8MIl_>=Pb4Ej$1`- z=3H!bZ(4#c-b{)|hIDEQHAMzzHAPAyrSr!g*cZNUq`ZH3Yy6)0drw$BG^Slvk6K?$ z?;bc*8Le)$jCyWZv;pz=oH6IYctwuA@vO7#ZRh0-&1X4TJx`xgeb&V}V{_JYuE@!0 zvbU}6+SGMj{M2}DJiL3@?&`RGLmZ_saQFT3lcLK;kBblM(A0HCjlFGpqMY&*<@D^K z%V}3d{8yh%Io)LS@Yl$@2lhXdjrP(#YHzUn_1oK2P-ATx72BKplUQG8?}VRL^zE{@ zsc&#!N%WjL)~Gee*?aeuU#WA~m-au=RQNM%`>4p?(w|}t%HBTeH+!23XA>oaEv?|q z18@UZ=e?OCwGX7Wht!{VQeOdwE2pE%`J>8t+9ziZxOPI$!+Re)kkj{(eJ?8gv%L?1 zzJK342cE{g=srgsy9RxV-4E0T*M;}8XRwy_3pmTOG!PvDcPwiy0R*uMi(^11@jnon zPM&Yj-fNDygxTW+d(b|d0}W`#{SSGbrM-N;xP&htL_+Q1fpxFWNJnDbiz}MJlfV${ zSHgd4b_R!zqV-}58pcOXFhFZ1d!^vxw2tBc5G!gKAdt}S6C%#H#nG8bh&ZpnF~p7@ zXNukr2r)Rm8@A~snaPYbPc)giWI>i&Dl)nCj4dC@59|Djc1Nt33)t6ZI zcBY0~omutxShr9Y2?b7}ZWL;WQje2bJlC>sp_I2kwOOJ>)|y7kzEv`Z^ktoIs2Hg1 z)0kxOI8b$st!8_S5vDy`=drCBR2_gwMYG@RGEyCIV1T&VA@qZr4oA8Kr z3;$m%{IA2!E&PvJ7=HwrD}`^_EdAc7hxRD_fKA^zQY`+UkXuQz{2ihMY7l3G6 z49l0`k9Ta5pC7WS5Oe2b9~LhRDhHSQMs=2J??9BXueG*_ScJL= zT5I>fnlOW5#cDp`Ut*m>$N;OmnonChT;L&4hVNx-u*$RtYy3qTEMRS_W*|Nr;Y?s4 zI+NQNJ};qsN^p}fmB4`DoS2BU#>7fz6PP1)vIne^X7;@=sGY&w$V$Ae1@iX8g?$Qw z8`*SUWaAjB11@k7G_~WvEQZ40z!k6>1pfiMZE^A;hTd=D3Ro)zUGM3xr<*j_yIv+% zt~a0ZViKWONNCQzY-<|9<>UxLj6ct<<#Pcd3)8F@LnOI$%2-a;PjH=Z)ql#%qL~ijKfuj z%WY}r`C8NrxX#0shIY2f=UxuCQ*p7S5jmz#X=&;mAl@V12W@FDz}v4P4^ni=&_(ru zbtEoijKC)BHYnP-UIHG%0d^{(}D0OuND zNR;1XIEWd5e|8~Eh%xMaX?R1?Fn4})DE|{N*a=uMglz33%BlF?Q3E~_wKTqJ+5AR) z*{R`}{*s!vLNyHY3=%xQ;%-jEE#)5Qzc&!$Cz(K*;{I;dECg za2)?cl0+*uVF{i$GT5#-cy8lFEJ{N6NcX&(0{$%amKdJ%WJo@HlI+JnNxEcFJVf|O z^f+ifg;`QElYEI_iPVXkq&+3s;t^cFD473Q7Qkzk9Xqig*r_;}{pe|fW(LoVy)-kp zAO>mzDjxQ%Sa8WYEL7XJ`vOGy9DXetThH<#1OIBM?<;$)oang&pd22v6tUV`gdwcPE$C6?>*21#v#D&YOc@hI`XE)X% zQH)s<+ww&Yidi{#!QwS#bMWc1#)T^vEjgbHyVhcelEX&4h+MXL=MNVDq{JLVErCIi z6deD*aAm{XC38xLY05ylCz%{8iVLOyf%3kEck*f?=d6_asjC++Sb%DU&PU7sbdXn+ zTsg;CEXx~M--$OtJpV*dFJ8v7!{-%IC0;cijmiT9C%-C^Xjs}T{Aae*Pgyx%+E|Om z;ZITh=;aIXO#F}k)S&D!`OkOZK*$(AGLz1C8Jk_SA^pn8RpG1CMrBtd>EZLSdnjIx z4UOTW8Skfj3i=lEEK9Trwgu6;@IJ(m!r-r>Rv5kT?spE4#W!8LqHIwWvWLj>F5{oi zxWgvP>H#QyidYz!oX?`Y?rL-VEi71pI_b@RAdZpl!q-)Pu@P*O&D0M zGa)ZViyGtiB51$7ZIH({M0p6}$@>-TCJe0BT6k8P#_03=1?+x#&q5yi9LmGumnZKJ zuu~r6qIt3d*344m(f=b{e!d?<*mTs+-)|-^qPgc`weC93vi86+3VSD9l$V2xar))e z#VqR%xEW*Q8QP%V{nOAXVOkQ#l#1&@oswjKU&9AW5O-*@KkwLt3CbPkr?V0SY(cp* z5>7484`!(+Ow03gI!aqhq=7Y-Fu{~VID%3Ge*ZjiVVSZnsdF+g;VpTKgQh?G!d#Tc z!W93@)&B)xF3Mv|ihp8w><+aOM;)g;D)}tru&c!|$9Sah`yZ{XhD&9T@J3k5VAx%? z$iO}KAkt6ddJ>U41jM`O-q}4fhREG9Vu4~m`lErD6VVBrrE;2xs1~+u^0Ng6&Ap3e#5R>fNt z?^N8aNF6rvJ*)VN;(o;gioaLnmMi)Hp(yXxfW{7)xECv)s5nt^w&Ep<+ZAsn;yHJl z;$1{MP3iMv3<-;tX4=CUJiqxTGxOR%&6$dJgP^?j`Ra{6!ewHiU zsPsijuO}kCUs3##;_nqZq0?jdZbUpEdnooKB0YoD|9GWOQhJ=yla!vJ^diMoikB*G zQM^_0e#JeCKUL&LDdYVe5$XD?(*IOCf-aH%ZHP#3nPRQt8pWH52!AILo%=nCUne3w z_eO~?DgJ;6{@0cMmD0ac`Xj}UiICSGWlHR=SfMyo@mwP0U8{J%BAQ{6E|uJO@ME9J zdSZ`B`2Sex*A?GT{FCAbivLpNHV5T$2ZzZ1kjVa!$bOHQ z`c7P#x|b_fD2`E_peWyMLU<}pP|keCa}`B55AGK!y-x8e#cLI*T*2_SDBi93RYmC^ z;LkA#`JPpLK~c^?gZqz_ra}h!exvv&#SawI^gb4y81TiEE>e_tFyTH@=`o7tolJQb z6aKT+eZJz^id2)}eRhE&ztKlp&e;N9t2Dp0NB13y{LVRPs#FjkP<&MJNk!@n(f@mj z)ZZcfW5w4M-%zAZ2L0bx{D&e3Z*-3+W+}E;}WPgOia(e%eu zS)qTUB6U_sU#m!+71DPoeob+=qV&`7{~x7aRNSYypNM|=O~v0TzNbi468bxeP-76f zts>M1gzlnPq}WGskm3-<6BJKU9IIHR$nU8zKJy%yt@IqlMT+MrQn`ivYZdvO71A3N zuT$Kjc%$MiiqwW7|AUH;DSk`wdx|eA{y_03if<^srT9C=KPvuR@nc1*+c3Ud#maw_RRNSh#Q?Xg`4#lr1 z0z{WQ>G_NH7Na}jp<(}v<|G&)!e5@-KnVvvOrwQ=p!Uo1;R^UueT;I%zkTBQUO|4) zV^p3zk3rX~9B;)Ji~dKZOMQHKS&ZiJy3`%GC;%m^GJ!r8b*X8Rb%i(Gm$@-}Q=83M zqECJ6ey61E#>{PRS~tg?=on}$XKZcToVjabe0#hCUkeG<71aG|MrGYS@#}MT+F25H#3yY>cqe^^PZ%Z~6RdIZ!s@|MXXlJ~P&i5_ z4AQXan<88KL>bzZ8rhM)Gq=mtl^Hkosp>T@H-AFqY^y3BDTtI^SiNyfWcafjQB{}~S)C23V&xGDmQP%9{QI>*2piC;STb-)vl#WAjK-dl;xM zx-Q~u{)|qzbaX~1{0#U)5uAg>;8V2snkp{gF93qMv=3jze<$=Dd45QH`5JKvp92U! zLi;3{Rd_n#)E7XcbkymniQG30_e&<|K@9rNrYZ8m~g=MubKQb8*D}KA4d# z{9jLU8lL2C3BN>r-S5LKQ%ZO*3&=sMa!Yt0OZWtkEa6w^$88IiunC&^2wa&r{@n$K+>0x;SSG#f@kyX~d$ z;60TAPgU<0Rc@0v!w5arcbF`wa?`6Ln?^?_BVhxJQRQaz36F#gEPW{js@xpMca%T& zEFIZR;O?iyPg|+mRossFb-UA(zi!-$Qnwy&@);|2`!%k4%5Q~HCdcZT95$@l;~o5r zuF^IR2&U4u7}Ou0U5D1u=KT$A*|#-_3o!uH4hak351rI8M6T(;nZRIl28Uy0BUGlTRH zTwe|Y#4zHAQGSv}`2x!9b8TQdF!(7rZxFj_03ffQw?YXlobHt()f|q$q@oO?02-FQFqXy4*K2M5H7C%lRjC zu>M)vgE=w6B(X1TG>X!Zp>#-Sf{R#*Mg9^VqR*X(SyEFe!d8qA<`xIffwFkEPg#5) zzW#WOl#p9u!KEXE`OtwzaeO+3q8jx6Liq#=nNj@p39>3?Js7js7?az7@6b#7*ewu(i&Jy{cpV)IV;G zacq^Qh3)Q}a2<}X1U&wD%R!sL8>}LOH~?2VEov$X zEUN-`rW=c2axuQixcu_=fM`wLB=Gs=HTmSR3@DTGF2LoNHx3!{4=Tw=a~>|gygiWD z2X0Is6&W&}!Fmt!icDd^&sd28T*mC`j(u`Ca^c&^%YmJB;g@$!50s4w1T^w|PGa@D ze-`@Vth**J5>rZUDq7PgPv$qhpyB`T&@Xp$gAD;#3URS`*f&z&`~>3(r2iCL3I8-K zlO_!Px2Qk+Lh75}3^a!RK7Df;jU}I#xMb<7B?*qibCwU%R+Y$&hs*~O{Ql>1tKm`^ z4mF>UH~Xn0z75GIvhO1PK+!>gWOTs>lVY9X1&S9b-yy@}29oeV2@jO;z~vO zoa(M4z9!P>knSLYkF684P*)cR4VU*cb!yNh2||SE;Pxb<-{Z5B{-ug1DUMYfugFDV z@|~f$SaF%+g^Epzd`6LftKzMScPj2yd_wVA#a9&fD;`k%z2f_d|4_71zKo}h;t<7A zijx&<6?u>l`L`(UAmSN&lj5yJJbdm||8FS$n9~2F^m9u8KUE0jJ}@eIYeM5OOZ#fKDMR1}?0gcqGp4kpmy@|;j^+ERWt5&ro~ zi%vUe(fNe`0QDDLPtc>4ZD&QrA22G^pzS;bl5?Q?k41lE<5P^l>bS^r-(?` zyNaS)33?E^U%H=8MEJ9anK=1FaS;*nM28)Cxzbk?!GFEdJCwdn>H8JGL4>^L6h)UE z^oL4|?jz^|lriOr?jo>GX_TmxKiCDc6xollUeE;y;?@%^QtYF6yyA(9V-&|JRx3_b zoUJ%Vak*lH;suKAPZgL_ zmHxBhhl9G3Z~ZSfw~gk@^|*pR2f3afRX<#V;tX zSG+=Tv*HbkH!9wuNR1E5e@OA$igMq>{RO4v-4)P3Q<~o)VK}3c{(GgVGD3G-@7IW8 zmLhdX=r8ZK0L}M;L}>>!wMyuJqT*P^D#dAvGZm?KLjEO+4T`H3MOPjEqN@(1{s-^B z?TWW3-mdsn#rqW>QG7y?x*`n!vf@t_UsL?G;ya2|7a;#%6s4a69npTFt)l3t!@aB0 z-4%N&^4oQkLv0kIyn_QAtF-8-gPyGPG{rL%YZa-$!tkP_4*Y`BO^O>7uTi9C3;AzW zyi@TW#Rn9>sVMy)_`jnxbzvC(M~bg2zM)9%82W#p7+^mI8ai2m@{SMac1q_fMiqN2 z_E!{Lb?}R>I*|G{ls8^+y5cOwxrz%FMOPjCqN@(PSl!nvQelVkZcw~Y@fJmD@X-H3 z#m5xCrAVC~`oFCBs-pDMaQ}_czgMKz5BY7hU1CHrOEFKet0J{;*#8$R4pS7Jb+}U( zhyJH3PE(wzSgW`|ahc*uMbTA9c+ph{QoV)pL{}Xsy6QmDRR``+|Cd`L=68g#SjLFq|+7KE9NO4r&ypkK(Rz|xZ()K zv5HlS)K{YXGZg15o~^h-ah2j16q^*UQoL62dd2OEUsk+R@oS2^6{#Y{_@7mLN%0lM zR~27Z{I%jcitj1@MG+wH#3eoN(e7e&M?5s_Z_z9T;U(=-#t9%K9QZoW9XL>*2Rx#b z?RNq1bK{Rex*1PYkRS9ImA6FcdLsA-4H-H-<}-&oSA6*Jl5&^*@Vf9XFwxjnFB5RT zFE$|(Y_iui^cGsU0>px^~MgQR5oc^8mejI!MKzZT%OZtGT54doF>)ivt#5vFFFX;)_o^Ztl z*Zl`NfU^*8g>b_Kw;vtgNz_|Ly}Iw`I6Hd%CEelM9lp5W`^hcG4wDI<6W-1C zXGi1}tB7-oh;X8m9&sLnU&waq?4LtOS`+@PG``DqaoV5Yb5RzzUB+UU2&JT?i2V13dJbY!T;exZo{SaHVqqn~~!@9hm?s^Hlsf&qicaTWDo= zr-1K?7xalUOX>Su4?KrMI5FlhpEm3W4p^>>2BrD z0)&R}4Mp2d4+Dhbc*AkBl{*c=LS=E6qp#tZZ8$Erayd5(4dn)2UmKu(mVQJ5Fd~92}eYjm#}c%1Ip+(N?{!(&kR+{dc`RWow?DIU zJheE=LEUYL4;1!#wA5z8IQ3 z(RE=SbDzOqsOBu!g?Y;D#K@;`WT#okmqr7U>X<=}u%I9@XxgRI=w$gz;h$dJm{5ryMp!!g{-O=m2NvhWWM z-Xp@%1GL2Ql9hWJInJi?F*rEP6As>5Qgq)$9o@wY)=hR<ay$t9KE8hV`paKsN@h2 zJWlI_bCaXkG6?Hg%{aFhcZNBWIbF|P_N(t^Cadpe`L$!K+KVD>#+Tgh6Y_(Ek;JLY z*&xj!&Dhvzn|u&+j%`=TA#&swS{2cz6(= z^gL*L+4Ug&!1JK(E!Ts<-px%F2+uHwRKq2X#0BxpuylpK16-rRhCdks5nUeF=KeE` zG2ezg;7;%Dzh}2W^W^gj(k;8yt@~s8T+NmI^2?&R4UISf(f!uX(db->=Ew4-OP4R3 z)5voW8*suS??rPe<@YQ*e^B9vCzT8eE-%KrNUIOcrhE?3qxYETsW8-On4E{vhYpv5E^!&d@V+PRKILq7j-NS@6oGm$67C{J1aem-iQ+JWNPDd0+O0fz?_IdE5gs##o!-;Fsqd=hhR`*A|z_ z@7G~x7`6u*e(U9plzOB8qqzKhMG&%r0o2fs*HgIA_UhHyx*mL`h5(X>=Et~A$#D!^-aw6L>}cc zPQScH6kI1?KqC)qNyhK~Y3K;y_V5`8=YP20$8a4@DY?}D#&=8^Kg-88tbv3%lJA(t zz|JyaUqc<9;fdfP_p}tcHihP-)EK6Nvrl74?=%FE^nEGxvnljXQ|LdW&|JAQhVuM< z3+X;7{wJrvhN=r~FfK~#t0R7RX(h`{2aQm15 zZtvg1&i$VEh@G%MPDEe$S0Xyie-Np>g?1J|XGMLpKvz6#hGl@OW_Y(_Ty-qBO%YB6}RagV)-V@I!VlRwSh#2JXh2%gV_f=thzQd{@-4FXx zM6B|1EWxv!IQFF88J`bCWJQok=2@x`E&FH#)P0EJ35q8xPE?$tI7@M^Vx1!UC&qK3 z;s(X*6mL+xQSmlK(K|!9hn0R(@wYEL?q3EI`@U1M)R$x}UDN zMDaq!s}x1=419Mgy_<+N#&0M-PsA8uuljRknQ{-P`)`&0K z@cYUGIBCMFWto6`#@c%i&B3>-$KZ?A?>(3m4Q@!UvqxNUUwm;S+A+E_&hyXa)-}Z= zQQE@MQ1e@;=WTB+aq$KS<%wyrnp;5CLNK&*`52;mPW_LwxM|w z9${KpIO?{tG?Z$&v^SH2$d1xzPHl?Y&ROvpwQgHO&F$I|?;ni}pB9gly^0!PX$H1z zlGe5jt!;LEmXu~CT86VFB&8Wdj@{Bo+nBaJByFcO8s6xZU1dD7(X^t7w!yHVNmXey zR_lfev?#kYxR^RfDb2#!qjrpm6ikWN^6ofs%NVx0JN9KJoya$8aa*)Ad&I_gDek25 zXryr47`6Ztck3lGUQ1+WJhHQAG%_SIw0m?+{H(auZ`xk>{@W7oUw2O34&VKkD2>GZ zmv+$mFAZ(W&9iB3CPi#prZk$o7U|w?X$QamP#W9EjE|#r4UL?H@+hpe5qm2`a=xkD;H@7kp{X59I&1_z&NTKb-gWbYwWBr@spd z`WbY@Xfd7I>d?=i7teb;m%h(M-V)zP`kzQXugpB}?L_c}DLcdv(9ifI>=Ei`Tt?v^ zlfPg3D3NBRbEpLU3^%Tvba+xfV?TiU8KH|v4@~ESE5n`y!p6Z=Jk2Z<3K;{$Qg7J< z$5DY)7S$s zu*zu$bv&q?yI|pvCFg!vZi1!VgGzZN!?tP zs2jDiZj2S8T&vX0)rq=stt&0twKNzDj-_*5R;k5m%L<_Bg(9;te6p#!nll2fC(uGQ zsM)kkf`wYI?PkEj?`OB03riy{RGy*&XuH+0?52gPC{)pGN4?_i7_7Cs0hTGWusE-v z7z*0%eFJU>87Al`yN6VjKxd#?}2IHsrx5vpo zyTyun4bCDF4BTez??@~@IqSHf;ZB_ z7W_0VY{75R!WLYJS%S3SNwly9Uq%aC@YiW!3qC*#TX5GbSlEIW(ZUwIjuy7yn`mLd zya@|(!YXG!GZ9YqRQnN>y;N^M^ypII--achO(3voVxHlYivI{cQt@YG!@`QckQP?_ z4q908kJG}6|1~YFc&_qF#ZRJz6~CSqR{Slru;RZ>3oHH?w6Nm;MGGsw3kL8~@e^rb z#n-{Y&wJx91NBU8*Dm}@dl!5!y`+mhInW5YI=E?Kn$?xh4l)@AXVcWJHh6-Ys?!V; zx+iwiQTt9vbiN<4?P7%JCV%_k)Qzn|{=iuVuQ1tEioXd{^Uvn(?Q` zJua}@5gZrT36+Ecv5JU%b{E#7RZXCOOEsZfVVF#ij^CO}s1?`K33a%F*6KCQ zv=|wan?ZP{2W&Wpioh0&qwNTza0RVZPBSg@Tq4p;3nhVxzI;9~4NzRdGI&rDY72$GwNn;1dG~tuQ1UJ^%1nMsGh(uxx7dYT5 z#smsLz3WoAT!9PT1acx2M`>bwtWJWphOA7J@1xe7olAFYO(!hC6|~NaG}GcHYbtDF z$m**ISJ3I|Dbsw8A8cs9jE_@Bzh8hWDwDvR z1gzDLFY^;64E}tq>arb;Z9JHoL*N5QZ>Rtdj{d#Ckeg*EX?M6JldGWd%BqpdvUc9NB8c>jZP=t)vmMN|L%>R1?OyVue3yhbQg5v8hK8# zdwJBWw;~AajSEeV;3i3WfgFTmFF>RWUoUVuIIngC5o8tK+T=C<4W4(6&zm_GlaGHE zc)+UfKxDijDw-B{AkY6}?@i#Ns?Puanam^^k`TfkV1P-&F8d}bA|j4#Y7(}vC}9Z( zML-CO76T$$RJ2)8v!J1FRjYofMN5^o*01_iYZY9nT8oydwQ8+jwN|bEKcDA(?#xYy z*7n!$>-GD-e*X)1-sgGFbDneVx#uo3_ns#lZo$A@!nG!GsIXwna*GJ+b)<7QpbX)f zni#V!%9OY=gmZ3Z2Ulh`l(r=Mq>ycMW#*lad|I8P+Y6eas{&ITB6v@&+a zU~i;gvYD?}ra)!O8hln@)mh>eOC~nG#hKw{%VooCslsOsR*YogT}#fvr!5Wm+=&&r zg!WdVhnUS0I6i0as7~`8iC$6vvFrJ0{n+(+vvb7Pc(a;#Wc$2P_fH(#*=RE_?j-MS zacu8LGPw*v65C8%gB4?W2FV**cbqeIrj6`Ef=*}zo5bRL6cL-TVz?0;{}^rrJ=&ST z@4BdouIHQUBBH^Pvxr?-aoyk0#00BkTbiFOa?O1)p@tXwy%#(0uC;|QN-R9xVR#ar z=b4Eky%V(mr(H4>KG;9J&XY^9rXih%QxnryCgeyH(`+{S44<~J_-3sCpc^NmXPWm4 z3(}W=_l$>pf;pQ>xT+QqLs32$m`{wu8p7jo3q4G~(8IzO&p`^J9Nz`akFcWm2wI}9 ziAdVwGY#JZjWaFwnNF6ay#hsZoa2c~tk~U=CMI}dgr0ECP25+FhHA6r+5lty7+_G? z(js>Yl*lEvT5=|_-IDVOS3Ge(OSZnkP6WHmawg#{6DJa%W%x#9-(;4>1hj z0@eFAL1&AvoZYkXEPxXk;cA%Y?A*Kd++92k?f~nsqSFai!+L)WdlNOVf8%CbNNlv^ z-1~vOPD{WO{?B2G3r8rA51a%Db~YkM6R!8?{2a-LO^>`^Xk*1vSBT!@0DSkXp;?ZlS~;ucF56Z}a8T7tg`hXNM{o0za4KLYcJVyqaf z1kakjFD4Jb0j3*4HItyR|E$0tCtY^2FPkIPmO^B+pHp#7Nh|2Y)HvKxw zokh5YB#vOZ@)=&^42ddB&Lo`k1%xY}I1t!Vb!IsC9^hU}&Lj?6GI2_zVVS9lh@F<4 zvm4lB$zp=t(Cp~v&$f5De8P2Y;?C$csP44fnS@FwkL*XFe9ZC-iEP^ii7t8?s{JmP z&@M-j~dShj?s)`dC4zb1YOI z3uVTj8qu@hv`c&EU2uHw&|0ecL}7u)Rl!jHc!J@OgN(uKQYN<0F^aOwwG^W}yAq7} z9AqeHpMwzoh7c5?3tS~_3`bMNz|lcQln$QGk7M~^4jG_1ID;SS`H^f)YsDB8I>M{}chWhr0orSAhjK?% z_s+YlXTh-0dE8S4J+ZI4PCK$GMW+<>Jh4aLLw%z7T+=6d+J@;p^7AHy4hM&ZZmX;q zkk_+sK3dqn*Ko9LYp?w2<)ac#{?XQ~?%QJ$wyGa^`UY-BZVX*jHa_&TpxYjAW{AzZ zNCtMc$hOM^YffK}NeM%T&04#7)w<=Y*Pa_+ziMg4iq)&uwV3tcMm%PZoK>c|O?b2K z+_JTPvDuU>Hz^0N>V4f*sKk^hn>Ry43kSz(ZAZ?%Y9%^!bJr}USzSj?aq~^e(L5xl zvB1`epwNj1ah6%4JhsL&Fv#A*J&e^yWyPE!6kK?8i(PF^~{F81=t*%O<^UgqWZ+uHIH{dKk{ zX5)*+zcdf2#nGLN!QA3FPi7o>3|ii@vL)-!!UWvqt1;op(u2 zVw`}^D$}eeSLR5~$`z~1Jdc=G6&Sh{b9BovT!&(=-O$Aq6>C>4SzpoI%ks60&n@%q zl7E=&0Sn#2nZa8dO*30qZE#3_qZ{hIl zHnD_<;x-!++f5s;tZyn-zrR@!{O|O8{!WIS-`_3pR|OsYu@5|dOOW>a+lY=>=yitd zfWVnp{r*M|3)ojz`eVC1f0ao4HZO1x8ONqWsm05?2(sT_1v;t+`C@a7w@4vK4mxwZ>c6K3ibq-;TR{{le|>wu61->xMvXKlGcg0xwDW zHZQQ}DEI9z3Vj#(%K=%Z-``gJu$lO&2zj1AB%3XM{l8;gRp(~j6TMk}{=x2Z@fRu3@C*LBQApY zYS=u$^76&YmIW3qT3ohx$%;kG8ErWstXsb%(Bit=;%a+@`{cbTZ+h*qZU(x6+et!Y zJeKSluy|&Sn><7ERuVFQZ=`*lc$4z)l)OjsKFN=f-`6dJHJCWE=QR(|g=5KS% zKU?zo%CD5XPcna?q8)$uAzxPh8_IuI@<)=tker6`%zF6}7u&=6EG(ZdJ>#KLKT`56 z68*+AMoJc5>>+Uy<$09kd4udm;(~_Lv(0lDEd3~PoXGnQ+RqS+#52V*@oez|u~NKD ztQG6Tn?>#~`hQS-SbRdGE=sk-sR{i8g--@|}|Tf;02?iI0jF4;K2DBp(tj{wwq!O8#67<03^r zZAHcdqipeBK}G|kJd8y9PZKwYDPibwpJwqXz@=`u1WIkqQ#+xo-wpo?=MMg2mg96=gs|EJfQr;;)kNe zsfIoG70aiSkUL23Dmh>BQ6&5h6Zs-4%S{oB#5u~JFD{jSrMO&lDGk zi^NspTJa*0*D03ccQBIkze&C*Pjdb@d8>GbxLf379p>|WdXf<@Nj?xEpB4GWGUeZi z?~5Obe-r;MX7M}-dtUcQ#)KsK4l~K?AK6djOZ$`=8In9vJXy5IKhX2FX6EzVesZaJ zj<{MpU%W`%BHDETsE0_iXm8gGaI9pD6At-A$rdLZ@(juR`$;S}S6m=+ zx&!sAMb3Jle3i(z^(o&f-Y5Q4{HQK^xsCrOUx$ciFQ3h{z;N8emCUPB+nM-iHpTDk@GR= ze}lM5yi~L}-N?UQvc>6!e3N9(-eCFr#h;50i@z2Rh<3e${i~8W>4W9}EPf(doNnlY zyqThbW!avH*iP&y z=8OHrA>s&;lV@1|WRY`dC@&Vz6W5EJTEqNWkuz*4|A+Vs@jpdQwc&lj>*629_r#CI zzlp(!vriQ{FNfv3i+N&SafmoVJWf18jEmDm&g`MTGsQA-g}6qn5WgdC61R!l#p}cd z@%!Sf;$7ly@u%X?M9wT?d!7?t7GD$J6yFg)54iwAp7Jni>C_XGcCO#uRCvxf(%l}d2 z#3{;u7sDA&j)?8Vj$(JQm)KuCO62@2`kNre#c5)ZI9ud2E!wXT&lA^+8^z5cXLHeh zhuA1KiMNY)i9Z&9B61QK%Rea|5MK~EH;nmji+>jXTl`G?QcTTs_HD!*v6ILtX7txz zWQ1VKqr_vy2_k2rF~3NhC!QfL6U)UlVui>FY%G6;SS?;F?i6>4oaaXSABzu)zYrf2 zpA?@JUlch#j^+O(ekgt-{#^{>iwx}|VwT8Rb=3D3`-y|Z5#kt;0hMV#Q9MPQE*6V( zL{8SD{n_Fc@p6$<_n3c^c&~WB_?Y;l$QgdLe_Q-i{6fsacS`2xh@A3Ad8jy6JXVa0 z)5JOAd~vZ@CY~=|Bwj66i?@iki=1i5`X3da68DQQiLZ!<#kWPyM`Zag#nfykw-Iy1 zPGS$Sx7be{B#sh~7AJ_4#Hr$`BBw#J{!;NQ@f?w}BbmQRyj;9euUz_?3vshi0E4wii2#oViJV1H@tCDDhZvg2)M; zv@a4%#D(Hg@howbxK`x6P?rC$c#T*ia=Iwq}>qhDQXC`{2NueQQqfTNX#okNB-=^`Tjv z7()&A$R`lQ&+38HlMpDnY{QUKhX>NK(oby@+z4e#z+OE6cJEHwgCD%zgf}Vh=j9i# z961z|$>GF%Q|_feFfR}9z_nQV9I3=Jh+yy%tDoihXw@x+z}LSH)}roz<;@?y7j@#y z*vO$HM-4?xhRwnDft)nXz70isMEXWBk(Z18R%a=WI=8TCiRGVpzvb)S4RP<2tSwuq zw^Y9QjTP?|l|&={ae~hx*|$8#xQxc?-wrnny*aPR=f_*kI{D%4pZ-ws_`^>bwtSu4 zU}wWa$rjq>DNT6(Ci>FU-->lJ6IwjG@sM#yCKqfF+ks15fO{;Al`^-@D}$uH7Cay?<(3w~#P&FUL3=hgGU2>=ts(UMP~`Ev?iTh)atSr-Io8KLpInZ7 zHy|7sk<3Ov1npcuNIJ@VPR{4sz7xwLycan92<3>eQ1)4NgdPvTTb4(dOZQ9>?s?qt zTEcDOyngNrK7X}qk(ZAF=jn%y9{JB*bB-A~Zk%0o{_!lzoAbv*4&XNJqJd3cE7fp{2 zuvD9dG~}I$yg*f6)WxjIi>4}-ULR^$5MNL-FTTAbi2U5Bi*A+|O;bd;2=aTB&x>DC zl2Vl$ZHRAE1h=pvw~dHqR=EgXBcfSKv9zl_FWR=srNU^Lt34GFzV;V-Qn+DWd|P2^ z{q(PCe|A+`W1ISE@fS*F`L?c|yrwsXkoO|;w!}S;$*qetPK!TZ(xp5vnp5R%`R2Gw z4MZDVy9Y+YN}U)_kG4~+xm2Y##}NU`dNQ?PDq8AEVYIlUa9}jc?9*+VJSk+`)V4lm z<KJTew%Hv6k1kb&ZOk!UQG9dUrMAS2zOp$CQpi3KjnGj&$ix^G8*%+zZT@?l;+oWXvnCoom@S+ep28!H@rExA$?Hb z;IH3k-#8jaLi>g%a);E8ZtM{3Q{BG4F}Gjs^uU7L(e*=XUJhK5JG`cSL*MGg+|doc z2^8lJgGK)u<}z;-@&+aHMj~$@^BQn;<#wtcP&2q;MD10%9Z^Rr*dsXRhP2vnJ&&^> zj;Ml~K8^kA`!@6_Z&Ti(ykl*r>drO&8wb@7l%`8<*XrDw0gZj?`$01mas0Z~cCYSH z)3>pI{h)>gris?}tnO7auyH{Bg7QJp-nCQ93mPLMv&O`#kE+S2y)#}LPdW5Z{J+Cv zPKcnlx0kfV`1FpJ&2g7XZ3yd#PQg*><$A|-T0`;BWj_IpQ zvXGw}t+!*ABi=>6<5B4%xbawVDMk+Tj$`k5V8lL`yC9y6z3tMGhNAd2CGEIOiU^A?#UsIOM{zu-)QfwWhuYmJ=b6)` zvT;;)u_NWg_$Be4mI|r|y(7crXCn@tm#;o*EXGkjBHBqu-{yD^m3R4V>^M6{`RpAp z-|d4o^)v14l53@SKJBgYZXc)V9P0A9@4b9?&Pl^Q+E&=MKGRBFYiEtN=szb{n;fW5 z)tTUG$=;da3X?}9&LiBv-nk`E<<58maprL;o@LxwlYQ$_?8WwK`{uYyrBtQVyZx7f zo;`9;rX=>HxBrs+G+6KLNsa>Vcu0+Qv^qEnx~qTOzT?ruGndQf-u3cb|A%e=1nRq4 zsbjFEF_qUj+xAblx?}7N9zc6rueRpi_BGw2-O&$se13GZSeEV_HUc-l?hZ8^Y{0Egkb#t!+dWY855#ah z6&l2FTnG#NiOkao{^Wq0%mU{0E97TN`i;y8r_N-C{fsbf1vA3w_HIBVl{c&i+*l5? zWZ=eakV4n;W9-Q+xQWS0_BKa2y(3zP8XtxZe}?ln4wHaXe)UL1Yy3HcwD61gOlL9@ zE46nSqQ{N8?iUP$pr%&lT>9oCE$ zixI1^=6aXJ7h^9uDw!OeOpZw=$0n0UE19_hzG~^~QLLFO;LfDuP-W%{cr@u8li<{( zCX?XTq~}b6Ym?HkU70K3-K6788YhWwHDs(<76|TOeVMCJ^R-OfOsiF>*(AQJmU*^> zuPCgA;q~mx!T4U3xfX^d*d(WLIU!OyHfeRZtwDw9y3NdvI+GS?xmo_W7C33((CaHE-?vhG3j-a z&=!-vG6`)l=|T*{%ynpsNq;d3Z82#Be%#MwSjq<0ci1GNDwRd?(FZ zgZfN*i_+57Fl}T({#FYSwkF=`L>Qa+q!ZCP6F+q#nrC7^{GN!iXrGC*oQMXRxP{_6 z4w;>-h(BUNL`5bZav~}+F$dq9kc)~;oajVUWa1hpq9PM_IT00^xF2HHN#oEJH}JR$ z^R@>^MEhXh?2ehC>>k;(@v~5I(4NBg31ntYfD#9;!qiy+xv=!uYpLHDzAh1|Ez=h_ z4#!|JG+hctOol%=U1m~XURF|!@+`vz!x-z40iMuI>idv9IUoqkX4)o}?noj21HpVu z-=CGpL&9YjdD+dQj?mB<6nh3JUwCBsnapNfLrjZ*r1Bxul}%%6Qt=%ZzNb9#7kPnK7-_ z<7rzjGq%+-p0@QeN4HwW(|TpN|M$85uyvESAF$`PCMKnDfby3RD7S5*dCUo0H!;x< zD|RQLk+VBdlH=+k=X?7mCMw-NCbaLjCydXBhYjYekod@wbBRx!mKcjG4#K1mjE{rE zgK!ZX<`VZfEzt)@6JpH}d`SzO#gd8Rb_X`$I=3}Mnl*Md!Pm)AhG=WaB4Usw zXK_y697`4wKgWulv9FQ|-jkpp@u($>2*wG)_7HJP77|sKoI4GhHN$NsVShz9Fqinb z(-M3i8vB)a-jZ_;0bJ0k1g8kHjZ#RaL$)V!V%j@=v1?(vK%hXcHW44 zEjf$WIn7_`r%6W+V0#EZj0xjlr7uv z$vZ4Gk>KCy<_ViT+j^{!n1F&*larh;;%V%69vPKP?6*NsNc6&a4?( z6($b7cTmf_u0n#39j(Pol)4HDjnA!>H=>?hu1bQh*CYNFQDezMf?W;mBfw*>8N^82 z>Ujhs?xN8I+k^l;gm(PaMCadxVS0-jwS+r!&EkIE=9)$@hzcq@6ZMw5CJ;PCY@3^MerUQ z2ib0bZ((A4i9S~AT)v-wmump=iPMfptrJ`Wh^>|^@oG&&@rd(8Y_#NDg0mjrpK!I# zC2n_G;;(hC%LF)|=ISAM`o*r=TggO?Ra!{!e2fd#yTE6zuL<@PtoKzi@u_uNArZH} znoCTvWFg`9+gz_*%Te9gu4ZDERW_fPY^$;3WaFTpDt zqTlh5E_U@2Zd50>cq=Nq+|^6425iGal}y}b)fEzVSh9$4NBI2lsCj~G1i`mPQSgyU zCOCxy-B0i>Qe2gY0a#(OtulGA&-XUJ4s|!UW)M7w;oQSl<#$@LkZ?7Z%tCdXbb}fQ zp2m5C#$zsfF9B-4p1=W%F`ld|F~oS>eTp?ZP<^nHq09F2vsV*!!AG9EEz+SP2(8`$`4G*ZRWW~?M*6MX|Hvuh3oaT*Y#(M_PYLT(O%b|++1IKtv_3~ z*Lu_Tk*~e3D_gWTsr0v3L%{mCl_B7|nBCzU0_7|b3A7oq(9iTs~K`H1Bg6Z|F?4pi^hl*W{-pHEmn z1(RpZdL|+3oz1KdCaj-^$@6AiM9BK~X4bDJtoOs@MYAp@WPM9B>q7}^{@Js`W<8UT z^{!^thZEL^VDhF}7ZJ2Zn8B(|2olP)w)5?T{TncP+w6-8+1ItOe>Y+O0gOH|`IgXH~&q zMJRjPsK|rZe~1#doT%nUGR)fX6zB58f~HMxCATb*JFk`8WZBkoTU7LIMQerygtL!J zo7Zc(|NM3&TWTBqZQJtA#w}W!Y;%iLvbM9DZ_GD~-(2~>F}Jntu%@-x4hz+1Q2>+S z`wF;4L-=w0giwc+$-%t5UiLrln-aZ`&p&oJ3x%>Oh!#89wk^5KtbNH&{1&<2JZxLI z`nIAq!}`TiQ`zv=4jjw9o4GAKe{-w8Ik$zY{}Is+;?_F*+tzj}H+mUAT6nRMlkB>r zzyFaEHf)o1eDhJ(BKO~TSbeiA>!B9i^vxyy=W_o?_Ckwo`*+uY3!#6Q9X}!R;MT2p zH!m1W#ul_-fQit6zF3XEK#mr`(ypSq@*?tEMcLZrD=*|VIN-uhCVV6#82+m-EuRz{ zJ#^gA(Xo-k@gn-sBge!B;Jx9p#p}uj#unfW<6&jzE-72KtZdnk(Tm0nS%TPgOUq+; zQG3NY1k;R-95HId=%dew4LNt|n)SyobuWUSI~+3JEkAcjY{*&5E?B&F`H+#ZA*YXu z4OzZw^$^6jTd}la$l{eN7Oz{e>MSUiD>Ubjb!9F@Cv?jeS1eA*E^elRC?=v=T6oQM zE6!R~wk&4pWbYze4X8JJWw^!V zA54sgM22NEE~0;797O+eg;vVt=JNwTq+(XGFWY6LKG7doB5<&#do<5m= zup1K#<)aglt7kG~_Bqd8jB9B3N=IH|zbR57gA*nq6*6q$*IsQ<&nm1L7$_UaF7ClA zXTQ09Xp%6#xn?w9^G$?r=3OpM^5pYgUmNK6hQsx6D%6#HMnU7z{J<>lcnQ?$<_p11g^q)#* zoFA6!gCRoltqI!m88~IWNkF+&G9T(w-XfXL-6`|=ExAkjJ0it4;8crQ7mrcS?RB}IYC<*)VlH=lOBv}_Kg3+`gSV+CdqsV%lvyK?^FI`((~N~`h8jQVae}H{!}s_iqQ|B%8`8Ah2{8? z17*HsK$(xeNj~PKo)0T2^Wh<7K7VFAmy4^U-zfQV@fs54c1pfYyoZFJeUcv&pC)1d zs^mAt_et1)Avq1_J=-rN?4y$Vi9<=)kC)82Ewn$4ggv^$=0#_bIKlEdN}`Cd8;Mt_ z`jWVD;Qb);M~TOZCyH^A_k*YM{2a;MCHIy*P%@tk)2>F`CGvbq{XX$Y@u2vo_@$VI z^AYX4iTy>3zXttDl8Z!(vj+XSlD{KfAzm-uDq8$Z*#A=UGvaT>KZ$=6({Wy8dpe5+ z;t25s@l8eZLp^h={VqD+BpzH09nRc2~1``N%RE zyUv&^+M^rn_db#bh{uS>i<8AEVu`p=Tq>R=UMOBHZWV33qCOj^;7;jp7Jne_7Wasc zicg3K#23WZ#5cr0itmY^h@Xiejw{rkF4{PT+(~i|(Z)0M7UvZlEIr?rXZaJvmT?gI z{yg(ni~V68|W^C-SX(=4XmMMScgNp6}t4Cx~`jK%Onx zi#NDV@@1kOAF$&a`Yitgakt3(2kQCGKKX?BtoWk%JJE|L$omS~zc2DNf65__V=zn1 z5xa^##KGcl@o3Th=sU_!k{lQ9xP!h(a*1fiA@oZnpCzsm*NPX47mHiPZQ}RDTCqXo z+gjWnFaF>il6Q-H#0SM+h>wX+iU-6O#8<^b;#=aML^~g#UOr!D{eKtj`~ca`4g~y~RBQAC~?x(c=6(G2i0z}b zs6Su4SiD5!eJ=C2ixyWAX^X1}-X{H>;*Z4pM2jDc^e-hpE>zd%dy0L;0V1d0vHWr3Brz_YDi(<);zDt$c$T>%~U# zCh<1$Zt+LrUU8rJpW=UsPm9lroI=R@Exsi9uH+9yPAX)6D8n&B%oe+fJ;Z#mpEyJu zA&wKrizkay#X@nGxIkPaE*H-hIn9ynyI9;RZWF&J)`|_{jpD819pY|rkN7k3m*V5% zQ{r>tOX6$d8zLuOvV9+mUx<7NLA}MF1lvls_>+)xCHEFB9wqdHBo7tGh{uSN#JFg2 zDN)YiQi3JYFBHqf6(XmGvRxa+OU3Vs*N8P@y?BFoi+Hf4K*MTk>?Lx-E%T2PXNZNO#g#<9 z#gzmtt|Vx2CBds?_dRi!Xz?YHf1l)^icgA9i=5)i`u`+;C34y;^%gG@%#}P)93om= zNaR~wNN~3F^Tcz-^F)jH2)k<}Un|y&oK(zu?-B14e=2g8G4r1mUl4yI{$6}bb+O`^qfg#8}L4~oAKe4{#pE7{7U3xYT9=adx*Woqr_q2L~*h> zT|8Y}ATAO)9h?3u#P5ik#H+;biMzyG#2`D?W3w$5wo`cJ;7WA`T>?J+>AHa^#qiW4~=ou8qgC70Eb| zJ@FLrgZn1O7scnqPmO=DC$z10_rgfK>W09Tx$Sp+KhSPxPEB^zr1H|-oSm;k7UxE4 z14ji8WWV07F;H`Jd`tX_c<<==@{)LP$GrH)@&Ka#r0m#NzAZjK9t7v%!{TdE>=c;s4CS;&qU;&w7SfC zdY=_9EzPP=H+|dsU8QX-m0EwOG{aJ9hzR2%#H81U72TyxeQH%(my1YKIY)=f77b1#~7rkY3JZyfw-02o$$mx<1#Da=yGy`o9 z)NL()6t#P?Xwsr?yFD935<~4y$7n~+&dWvAvC@H2*DLg&rrKRZo$2v9eWpd8wz>dhyOD11B84m>ZfBI(j&L!pT>rx7~-kYZgIN9|% zb<@gI3S2z4j?E&c_~XH)Z2RHvVhpgn>L+reSbJjaRUNG_j)ad1SNBBps_-$X)x8ku zC49`Ua?@&iHg+zLVjuLW3RNE&?X71+Uj3}{Q_C+!G&HZD(={fdjnRf)h)LBMMl^x?KO+Bh&;QtILuIZe-cdMtp)6Rn&p-Lv6DjE54_1Qp+`7s}?AMn+AE z$Lx4;5#pjlv zS-vISrrwK-#ciAypA>If-l=?Gv|W{p(dOESo>2TECm$1SU*(Rf5f($}m}rM8cf5Jy zabUD#3lE*-A*g-9sB*cbMdguE8FkTUy7kCOakn?Zjp6aJ((rLT%R`L=qT%DBI4;~i z=&UUWA%+;Yo00LnvCu_%sf}s%J2lWBAxE<>BLcmm@kCTGXaC z!}hL=g)}1Ct;$6ua`M1v_bL|!%hg{L?@{GNMcSgMU{e);?2@>%^tLZtpTV()ao)ME zy^XOpjopkmBQ{Ja?NlBa*%8~uW2$F)TWbZ6YZtZ7>&FH0NM3H~Rg-h-yglJX@e3+G z-I?+5gyA^4U9=}2`z~&l=ONXN<70E{QZolosvK z>?{&#K&(L=5gqEfL?ddi7YWO2O^?RSdEp6d(uS9oQNU;w8*n? z`!dv+r55Fm$g0j$BrNuhi#g_P+ayFei{LEOsjhA^_wPVN=5kT7y!OP^J6>$KG#!hc zhcq6&$D~yk;%wnYSgN9+dA*a}nAQ+HuCO$l*UA0yH~ZG-H~cEl4^gF_$jz_m-O#VP zFVekhGJ^f<5tXW;zsUtP(-6H6v8NEVFV--i`q|uAO@3p6jmzYj%{x{L8uJ?#md|c> zX7i%u^{$UKoL)W$BYj>Xh8=3RSZ=D|B>d(lC?{Tpi>Sl_3iq;&he z#pQVz`{9BV8Hv-e(=_&~n-3e8e^iU>;K}j1 z@zdgm_H2%4MXPc4PTdw9bjJS81q%W<{#dmAkXo((=vu z9nxZm16Y^K{NUKq(#YuhCcS^K^P$*~Hv0$tX5x@1_HP~%IWQ4tN?L>tc`4TU=mFOA ztNqb^Rq^`xP4N$Y79J58awBTUC`XIaUdj!QZHH^$eUm;pSo_xIf<|o3_xHd4R?d(Y z_rLZQ-_^k5Gc4gCpF0NmaFY)#TP}#5wi`OcPHPYQ(7Q}WCz&P^;sdyp)N>$(O7W4> zZvj73(x)*aoce1>q1jZ8tKeri-5#MwQti!wNID-lCc~&54=J>TMFt(s&$X1t7BV@S z$w@1mj{!t5Vo&8G;r~V!0;~NMO;3FTIf;mB&qGKHv%Tpz;Ukh0ek^h{tlHc`tH&c$ zrW6F)+)wcd%StH-w^>i|$;g|Q8)-9z;;&?!1&912cIot;%Eyo4ry_qrIwLp&pTTFW z|29I;CHMdmnKPkgf)B$jF4r@Mkm957tQmpefxD6T0oJz9!zTFbAtY0(XS99UCl%uB zte5u~Qhcl-)0wC+YYjqaJ$DGYk0G_IxF8UGp4*wlfMhQ`1V?->n^gfTlh)&@URDL- zZJBgFz8qy$Al#NoubFf~F+^_Sd-(E{RdK;oiJ7Q4>)hdi;ET*0XcFo$iSH0)or^k5 zdc`EvVG`ft$yyl*zQm2a8bS`=K;zp+H-PPfGlL`B2a8fFkSq*U&qxb&Sf%`yd4(vG z7M_Hy>&PbX#j{R(k-%Sd4&DwScmm%o!Olh{k75m8fi38QU2uZ!j4z?;!q{jh1P{Tg zCw@onik)y`kPUkRQm*ZVNtPR`-m@v!_Jb$y+LU{Um3Zd(M-EM{>?$X}OPTwAvNd-+ zemv{S*ls7A$lu($GPqmZ#PjhJRaXvyQ-T~3;kFcE>_q+m)0Kn3i39L`8Z{MDW;ZwC z#U#iW22OqsacG=F_xy;KD(w1p6XrAnw*@{{oSMx?*9Fxke2g!nj3SBS;28N8o}Sf zm~M|Ca2k7I?D4cf&dW07pQB3}?rCO-S>S=3cV)=ur=DTx;(*^F=0gWMd?q{DBx=Lt zYWx@#+`(2(NU?#-S5cqEMg=cHmJQq#roM#A2JXa^L)amU@e&#TNDqc?%JslL%D(4fwwlQS`-VFXZa(JXB`k7iB#@~fyI*;XO@Jc9x zgM&dj?Rf}7&ztzc!@yE7!F~?}M+Sqxrip#<)ZX(=e83mC^M5F`U&ml(=CPT_r3Nuf z@yl)~o5IwNeAtoEYS=#-W+L!k1crzrn1TlTg8NZyi&%ej!(6z@_KC=Cmy866zP@5h z5FrakbfnkzS8fU77q03_DAd8rz_~COoND=<@&Z#k@~>HSPBbjl7mtuGx~O5;0=A^9 z>XMkNmQX|;-Fza9yC=mcD#7asUT4r%G*KsFAdb&sW%xsnQvq8r00In-LUQOL-HF7x zhUq>eubhZw_yLm1r5}=rq(U$su?VLmGf}N&7ZDS&B6|jT7ghwuA@0E%3S5xY#01~v zhLF?5L^1rq2x?n!7PNQR5YnIzlB#W%%f!#cNKC|v#t?5{ZG*syX(Rhw5Xf($_%2q2 zDv_!n+(gBv&6SZRD#EDUXPMPR1)JnkCfn$%24!s-jL(T!5l(?%(e|$9>cX^qTtuU6 z6xAEBc1$#iIkcDhXcIF!rL^XDbhHVru_cC2c4IJ5 zOiaYeIFclrg$*rC^S5(6lx+hSP;GUgg;dS=)M_}|M%4qJTGnV4RR>$BeeH>(;%Qh@ z1G8$wwOLFSVogJpl$kEZ+Qwv>L?|x9nqjI7!qibN$I6!0hN+`zn5t{BW+&7aM5w2Z zV-Wjh$EMnFbsax;;-fZ9^&?n2w9J}a8>aps)^?~PSq2$Ya-?Mh@D~{92Rh2R*zVLo zZ5BjGws`&#?q?SaOKQV&tg-a{7}l&np-)TA(^z56h9<13+n>~b#&`yb8ROYi&mF%j$J+A#Iq zvF5O|o8?fOZ#md!&2p&igEc#V92S!=>e%WW>TRETIn)lt+Afj9VyK=h=))mO2 zdMs9-H)f$AwLF$OB)ld2k9ybbUK0{s>vhMmFu4~i0)FiUhNH`n^m2Jf-(I)rG=hNuGmXR+liNg6^Qa#gq(=>RgjakH+V8?Vu>E9k@L*mVVc z_*(3`f|g#3haxc+E3R_HvDh+%bK1R$iSbymvj|@OOz)K=p~L#k7jb^~!bO~unvx68 zwzzH*%*TabVlvY`iDO_O=&G=y-aVU`xD9JM1w<8UqHrfx7!s>c0SxzUVxqfi?NgOZ zjKhjjPgSxM1-{6P%_XK-au&fa0&wtDCFkStokNt_Yc)||Go^?m`mO`&?PpCWCU_%~ ziTRd0QZl~!s{4q(O;l+65+gnzx;|LZY{GR9MiSDt48rGNtjH%mL(9;rhbo!qfctbb z;-ShkT*xSN;f;Hsh>)X)D$NT%Mq(X}75T*Zuz{mTDw){ngoBk#G-1V6nUIrY#Aa^6 z4CjPk)FwFDXMveHZwsy2XRV>Y7kuG}kfVKx*3c1SZ=&?$l}z04gy$=naA8!72$g)i zS;hO*XrCg=!TMeto`_&Zd|#4N1vN623? z3R!nF(07mf07R7AwTX%6v0_W{WfTLQ!b@1Or35R1;azrkuuFo01;iYzp}=>-O-!&h z=syBFrJ1k0%ohdj7dWRPc>wf+=a^MeL>$J7N^aT2#HUzMz(Ro8P3{*^V6zCdW}mg@ zA!`Cc8#2M*XDGGb_7(-cjgD;~!qzWy2=&YU%CTq~U%*9~eb!bAYAY4VwzfF%vRsGU zzKMx`SmD9Kn>A73TqB$!2(@*$wUxUE!5fJUSVQ=1V#4)Y$wjEV&b0=i!?71As5Mk1 zTXQ9PVLR3wy8>kn%>OtzFxrG0!7OTdvPe=16k87T1cdC48oiD7b z-Ar!9%Hd({rf@k{w3`ZRH)ZZ5w3|AdU)gSSqAgyp=LHbxQT@z4r3jl5bf|VvqT`*Z z>&~w+_4*!r8D5j7wOMbY7vI6EEnxCftk{B&YzruSh80^tg>3<4{-%O0pbjB3xdqfb zixoYe&|1$^c?c_dK9OPf(zRi#-@uBVZ=QvM)T`&4=h;_}9q7gDu&Uim-hvhFe#F{M zfl~s|ZYr$Zl-2Xp;nL7r&tn{C4#bTbJDMZhjrV+vcROMd-QJpADvm7A&g=8!cu(eK zVB0t$P_1W@_YP?N7uI?TQLJb^71nynoP>m4rw-9e*?MZ;#fn}}Xsy?&E5l34Eq11!y$={`r^(r;0h}d+ z;=HCjU}a``Wtf0TuEmP_ ziIwmNUr$xuh{P^e2T=-N&>yU1Vu?8}B(xn{H%)_U&NGJ}0zX3_S%QQuyjWa=6}g1l zj(PXMvHNCKNUSlp^N9*q1HsXV$jtNM^i1cUa9c6ooa2LgkGF;Rj^d)r@(ThL+@(;u zFJJsB@emZe353$c|D`1roV1VQz`iE+#u3-6iPuQp=)p7@0GJAn2z+C)3r?>l4h#-4 znC(l%^yO8ZgAK|@5=vfNIqXn2ji=1ycNky$lOcfF{s&z9s}kSSeC>B(h3SUv=ZHmZ z$uCX5=DVoGv}E(S&(MU7fwq-wK3j{j4_QmO=~S?_P(GeeQo$ntWpT!*Su5S|n$JvM z_q*n|=ziCHT6*1|Xg-xkG@nXe@1yy2=<9vgd@6mt@0w4gulMbO)oSzI=%Kl<_mf}U zeZB8S4=sJYpZt>TYko4cv9I?rc(_5n-gkqCN?-50!9%65_c3^=@p^v-j-3*$xZNXo zaN&EzWb$R~ZXC96S2Dq{5wIb2*e0X*(iaXitnSNjhD&!MQHc5&lio532^`GCjg~AS z?r~b;ey1h&IxX>}(-OSB=O5}Rv>Sca0e{dXmRzK8w@qAR$yo%eaev>3Dd%sN-(QjW zd(lc15zckuq)m-;T}*h*D7Ip+nt3t7Vyvh*(a%)6k~94!XZlLc^p~8ODA@@mT~lYX zKG&kek3<#FaMSolg~%OdF^8zbif>z+nwW4MJ%`)GYG_Wri4|YMhITIf^Jw9#m zYC$i1{pfpCkj%AScJ)@^_8(a*4^J~y^}#mcgEu>l*#jUBk~tX1n{6{}aTTo=Qu&@nI0 z;6j8Wv|xnijamr(kX5T!l?^Fdyky0~6|0u6T)(Vr;kk>KmakY<7WntN<)4Rl|EIco ze1V1jPlF#n6AYf!JJdE7S{Ew_Wem*^RSfOfCzKh>E9hB(_ft}K@uM$4dhnxPBGrc} z#&mTVmP+b+F{3{}7+f?Z%8z7j==>NJ1NdQc$)X}_~6UJh74YYb%6!>OwLi4f=7@NWXswoWi z>1#y`yKi>dBG=kyI@{b9o=;~*vs$UrG8VRyaT;~ATghNV(vU(ZlhEVNmdjWSC)NXS0$)W!aL_WMUak!pR zuzqUZ`MvUSte5x7$Ki_4>hJd~$jisUeA+1mJ&*65cj}B@`OW0{1wHffk>TZ^dQ`#I znwsY4kB7s-lIaDZ%%P!nk=Tag%O})wJMAE|u04*T?K$5L50#C-aC)Cmn`tM6vc`wz zlvsX?1JiUpPfCg4WVPnh70X5h_&GAL0x@{wD;J+-f&7-Ns6c??vbF0LuUv$P$%$CI zi3wLOu=0`%M_NQ>m=~9wKcj5bSrz4o3YZ8N?2E~qjNrUxl3CAMykupWMHU{15W;la zYOv-tC$B;i6(86|ZeBAB!G)Kha57pkgA^wMI0_=>CzYpNRM`|MgnaeHyUe_< z8L>|7CPxHTtU4bL)J{3+q+??PPC0FMY?j?`FJHYjhS=V*lNH-LR=9Tc(z12yR>ljJ@Lz$i zuml4s8?&?81_t=Pi}0(+*Tt8fl)a{zEx*ouz3u*BAD>@-ziVbYIXkv3az#4-Oy<8H zv)cB)x2N3+#v)c%lx?UOn%HNafg1{~7%gU7o)ykY@Y5Wp4(4FYy`+rI&XZ(tdwC;V-84p-93X zUmo+yAQ{+>_pa-G3NQJC7Iu9*qFvos!Y!WN%@F=AN`i0x$jX(C0ui1f8 z%sGkrD)5qIioc!{oFWQfIGDd2kaha~g-=9`UFf{U^XJJP{rZ1L9B#HHxp=+eG>og= zJl}V~!Gv+Po9Fumiskc&OD-Wi)bKCgChm4~dycH+f|)5c){<@D9!oAE8&mXqP zPu^I$o8CSZfj-NUVZ9eG^9ij6{BGq^{k3=UUvuU5f{3qQF>-mb>SZg=Z`L>yT6`-( zTv==nF<|`hohp*;Q|ElCS#rH}0=gS4O3uF9{ zStRtilJmtuB>XHSyJPByI78b%heWw@$!jH7Nv;#`6utiDIfi~8AyNK$(fS+uHzmI- zT7SbXMeWZPyO6N&Ck~eWBFTK*O#gf+OuJo@`EZr;UdenHhIU@Ry)5~V$Tv2a|AA=z z$M&dytpDJz17+x=((`XMvmU;pNKO<>L_RR4Js;~b-{P}F=EG|0>!iO|@?OagOMYDB z+aI()D83=SD}E?`L86{8PWogQv6slFt{e}HlS)pLe!k>o;z||SQcS_H<7HR*8_!J30{qSg*+h@A3e+adXK@fs5T8zkQ%-bKRyBP7lnFN%yyN%<2o&f^<$3E5k7F`{^4 zOSvbG2NK(Hjkue{eeVM#Zt~zJz%R7CqNm{Ii1$ZiXOXwajH}+4%+cdHz9WM6T# zI7uuN&lFdR7m7UZvHdrSJfE?BFO#^3c}?VbjrDvi@;pYFFHVyd4;tnAQwA;mGkA*R zV%g1=yhQR@lGjSUK=KyJ-<4b=`6lsR@nO;8F{2%aB>!2oKcx$OTbxJO&Zsz8w7AL8 zpGX<)<*PTeE0VlW@?yy=C7&mGqhyPRjB*Wj14MkiGX1|A-+r~q zuM;m4?Yx0@d{^>S;ttWyAISfKWZsYS_~88$dB6CW_@sD1wDSn;4oiMp{G0f9k@r#b z*Fh{0?T;=)KTh&^k@9ov@O*BHtCIJW`B{eD{+2Qjzy#lrI!77I%nsqMg5xzE|>- z;?p9-Wzf%GMBZ;v{z7E@49e|9-gi;%E;6D9nA#M?Q|3$kU zBIhJfzC*lQ{JHqB$fzB(`lzhEq*uB7QY+(t@N*pe-z&n86L#85kC=;ZN#=BxJf3uGIKZ+K28!{uBP#?s#l#Ga3qQ%vQK2Ng6)rLG+@)+?L(c)?&f0|^A zs||U!WJX9~J!gyOiR;Bmaf^7B_&xDDu|Z^n75e)R@qY0E(c)(#-{NP3&r5$${GIrF zkr7(x?^7{|pAIRfiWWB;atF!X#GWD}y3l^4c#L?w7#F9BMdEDn3~{k&akAlWmE`Y; zo5ah-D@8_-Vf{_wZQ`BckHw#ezYzaZw7A$PzhAP&#fJQfWJaW+{}05!il2+&OqU-K z+ld`T29;p>nAl%DN@R!|=1&w)5vPl@M2mwBJBxn}TKsEpjq)qRi^WUCZQ^$ETG8TQ zqx>$(76%*hk0jqGTAXX>pO$QKt|9+M@*Cot;(v>O6~7euot4{}DYg@H#i%$?93qYu z$B7mf8-7lbJVPuL&kz@j3=+h8FA^^iFB7j3Ys4n;X7Nt(9`PsQgW|)Y#nnbV&q#hw zd|7-={FC@+kx`4-zKCdXwISzA9w&|$OT}g4HgUUni+H>EWAP{ABjV%YLGe}beepvv zJzM)t%oqEK7C#&9wfNcKLg`DzbHvr+Msc%PCGHR{ZZ`bfE7{^=L;kJgFylT$j)=X) zd~t|qaj#)FLGmQASezr4iz~%T#LL8;;x2KoxKDghd|CX1_($;*@iQ?4U&Pq{Y>{!P zC=V73#aZG8aih3HtP^h*e<1D=_ll2;Pl>OIZ-{>tKNoZGU6SqTBn}dXij&1D;!JU_ zxI|noR)`zK%f%~2#^GXpH;Z?Q_lWn2KNTMm9}yY1i{)PuUlZRD|0upEek6V>GR_yv zXNn!fE@DqHPaGf)7DtIkixb32;&kzJagI1&WLz=Uf38>|ZV)$#mx@=4*NE4Pjp9w> zZQ|YHkHo#=K9O?7Uzg(h>OK?aizFUyg;lJw}=eX#`>=nZxinn9~6Hf?iZgI-xS{wKNr6e z+jesP+l%>PKk;bsIFXU!*q+(qa`9~OJK`p>O57pdD&8SJApTr@O588LF8)FMMEp!- zs5-W%lh{`rC>|?L5Kk9pip#`u@j~%p@hb6q;x6$P@jmgVB4g#TJaGvx)tEU)(O(?;23s_>YnB%Z0yp;O8qN zzHVDSZg-7V4t6-bnEep_?)h8(K8NGTevk0-aSk>A@Hdh6kSEK}O37B~6qIg>Pl+E@KA`0O?u&8|FF)sRxzBd}s(T?~@PFQQ zYR*Gl2bQ*}{Y%&Es`>HZ(MV%@HRC7OPOq7^Id|TPfr8BHjM{P0;&^sr8~f`N84a0@ z%(-g%6=pF#{(9lD(Kd}G@rdPLHvLkSY+IdGJKRd9TTWI(+s2De-*{Sw?pK{y)9pJa zo*w^GQM(&+nj)ijPmYY)H|d50?RR#lTN-G*w^MEVD$D^pSam2I?OatBX@70tz@|fa zQ5TnfXtdJ}hXd~gGIn%r%H7%F+CblqRi6afU7xih=i02MtQ$@!KezmguIblDuKjb@ zj&<#BXtSf;&g|>MV=jq*e_sFc?^vGw#(0r<%q0i&)CbJ$d>`DwkRvM$fUN`%4Pp zhSWxG`}nEHP3e$3{lsA2)JYjlS4^G~|6$SLZtryq47le&&d#hGIy41Gzt=4XtWsmfxlp87wyWF^} z+sw(gO?vuZk7iNAyX*`M{&;`a8v}jAW3j(t-L4xJ9TgoMz4t8)>CIT1{VkUnk;dI! ztJ+rQ)^w=tyaPd<4ivrqR-o(7-v$nM3lDF6@l)?snmcIXAX%;_(p~ zJw5)%LT_Yu*xC68j_fYA9j{IK|JeHy_^OKQ|9jtkNnRF0fB*?R<)`3ljQZLO7o)Ktunf3IlLv6PA4W?fH zH|t|7{nEDEGPWmO_9aXtaBXjDap{0yiybYtome%iDq(Z8?YLUd7N#8R98B2ux3;gf zO}Vrs+IP!s{$p=%qIC~U>stP7yMMG@9o`atG19)>);Qthae6dv`%a0pV7718!-!!g zOFdi_)4oqSc}Royo#JWVsdDVMmn7{t;pF2*?w8WGo9!4qCu zN$YNjBf9wMHal8xI~z4LE6@fl!q>w&*lJtqrY^y`hg)e2KOvZ7&$rsvT@}99`m5!; z%*tt7wJ+Ru^6c-el~0MZ@@8n|Q_;$wY|zTBZXfS&y93+z_QjbCWp3^hJU)0V+W5WU zd&6krE8(r8Th3eBEa(r~Ywcr__n&v+j4F41d+e65_SFlolASY(?uy30kJPle#?Tg= z->$?>!p3`#RpG`+wE4s0^3NgKksDy}ctm4;_n#4baihri3&UN;OH9Ij0A~QheP{FE zA4kIg=M#pDmP$;*uK~`B43AvL|3KVPknsf)@==cHlJm5zb%ye+*%Z&Hmh;TxhzfWK@$iQiTS+oU`zI{>1Mtb1Z8Coc0*T-!pQglQ5*67htc!PeG#ve7T?oOUJJy8|myBZAuH8B1)17xZ0>r3 z9Qv?1zT149WshZmn}xddQOYA80y2#co>zhR40Xlzz?UE{2XQoD;ilml*OJ#5+m_O} z1dax`6`Oy$T@R*RWZSK&wlyoaHS4f78#OpB?9QpJlAYA{sS~ikda0d;n!y~=$|KE<>X1p%ESeg~Bc+ zsM0Y+iek~f#**VG=|>T{w#YbHCcDthbs*C{A?d~usKOO8T38e&=gJ?nQJDgd)m`?i zU{?}`Cxb|X4=j6nC4jaZ2%0ic!l+9}axryLbpeQqItG&5bc75OZxXWjY4E5uLKpD4 z;0!Sr-m|QTro)4-pm1*jUr+*53ymbcF z*upyB2p@vSYArM+It`wyb)OCv!!%b%-3>>UrSMF3CRhy55PG@L49|v#D1qlX4(b<G(FiV<>#W2j#>BHlJP7YYZ#&MzeY`;e+S(CB+MFVqz+?@3 zy&_39mOyD7{jL=ZP!_!*q9e`~Ej6OhG$tw;(*wGa;|TGnR=0CwsMsyRP^LQ|IgBGP zv)CT69g;FRyD>iImcyfLdsZ;ula!|n0Pvcj3~{MMkKY4e<>GQT#q)NCZJ?ltN|1_} z3Q^I_01fbvj=;xmi8sg3^3$LYO_aa~S$2lR0(c}N=n zdMtvcWp@F|K4Q!chI+U%1ggNrhyRF6LI~Fe!PPK%NNr8>sPFVsQL_WQ8+Xkf5OK^xpZoGg13i*{sUh6-(yUl+`R-Sh+YCYXe!< z;+k1l00UvXZ*e~4yo#DCP*UZ(aMW9tUE?GV&v8`oGu|}O0N8ePIQjW-3zvRxF;|qix@RnOG#=;7FlBEzTS~PSxZM& z$dM(4x|31NKbGFd!}2**{hi=sXI71~v<7=CVF<;XDcg3EXJdgaEVsq;^{7bKz80)apR=IGX`7qf;Y6Ii^sJ6q9XofIlYSSOQh8D-QVYV6^@gNPMdPB4LC&1E ziyF7xrnvdI)#0Q_tvEF`&a(ba`xl()A*WNwnVu{EIE&fC?`O`Eft*Fj{y%dTXTwY{ zdKRCt>`q4&9ChrpInEg&UpzRtLJRwRn-zm%uKcnxq?Z+kYOqYv;02Ylv8+w??CQ!z z(Fx7b1Xj#yNbdSZi>v2Pte9(|BS9e|tL)6Is&F-UXF)^8UH2#=hRm%d7UR(cl%#N; zgOjCrbV(e~x=oR_pkmZUW_A~p%~(=XQ@LpN+-2yA*HkT;HzU+@&a5*l7R~Ni5b8O)cc|y=`3rh3 zu31z)v!-Xo-0BL{@f<|XUNV1XP4$BLJr`FBE=Js}ikgZDjn#kLlNnh8E4nNat2(k4 zm7JcL3l{Utxd$Asm|3#`4^34lT8OfdwU55b+ES5ammUz7Y z=ShYSI7gB#hHQpMmJdOLQq#`!uW`=zU4r|3?&4+hYAR*`YZkd!WkOuB$jW7dvT|oE zUhFPM6j{bddx6+%DRv>FMk3zx8!PHPqdbv6@THGrtryfTUJP8jf3~U$3Q1|p97SO-QQ=NNkRajug0nB`d#GH1bi^`)c1vmH|(%VqR!L)g?2 zf>sY?#(Ap78QvB|c=h#wK5p7WeSFa{`mROTq(RVH3g$7M2ot=cf!tNFpWtj2 zpuPEyKL+0xAS2v+N*Co^sx<5Uki9szIPBdX%Ms)K;NBB)bpF*dG)PRz9E3rLDxz3xfJH!KyHm8faZ`m z`r|#0ZJv7J@tAsH9eIjvP3{OgCzBa?CP*~bJc3qQXS4%E1`#&;(hz2zUVZO%!8}#O z8E5nv+MqZ7`&j#^tx+uKm+w{l(%?E%OD@H=kYeTIMgCAk-t>Y-KF~m(S9H`laz%RS zlqiAF_pvroJLqA3yN+id>b}X^NLU6U;;5&4gmU#3f#x}3-^;a-_$ih&`%bQXv`A^* zkGZzd1wiAZT(Rp7nHTfeC64CKTQWDY=+KgCv+7Wz+b(aYU;Dh(M23x)EutdJS_#kf zFW4@LcPKum7{q~cJ&e^v@V6=6q4=EQYL#anPPu)GFDR~4xm}9)E54+dPC1;&5D_PY z_q53R8yIP1tD!w2uTdh*jRjFOnU9Z4(DJo((~-|(BMwj;qBvY}lHxSQYQ_1AXDhB$ z{F&k=#VZwmp?H(xU5bw?KC5_0@vtKMV3zMA#m^M+HYoAU6mu0%P#mEs>u?}F2eGI} z=EVcoD!oPVYQ^2eILq3jxR;2V%-za=ROu&`{=L#XKh)1J$CQ6d>5r7=S69Y2R}3oh z13cpgDvna*XcOc4S(dm|@f;%Z`Ki(uD}9;LH!6J_5naqa#e0?ixbmM<`k>N(R+`r; z^}nz5CraDspjnPo#rBGPo?yJpn+Fb7daPoZ;ylH(6;~3G&pM@luJl%=_bM&(=JD)s z4{6{7%70$*4=VSX(tjmF?sLT!=(b67og(H(=d}Zt>jmeV{SV`DNeTuPa}>KO_ES7T zu|#pG;%LQjic=NK6lW`*rg)a(xr*m2UZ}WLal7I!#cLJ!DDG8!K=Bd9-zh$$_>$rw z#Wxh+R{TKm6Gd7Tv0mgl1GZLL*1-YIXAAPXD9UvRxw$n`gSoiqjN1 z8pHT1MOilo^b)0)E3Qe_#ROxMsS14YqXs&BoJyHKXigG=JenRPI73I1{{L4ze zswmer;@?&J3q`rU5ueEG1xS-NqS&ngGnEc0<|y`2EK)pCaj@bDMGk*Z-z3GUiZc{B zoJ0OR#nTm~-$49wr5moZLEA2-+pc)E;x83x?M41wijOHisVMyj_y?4JO;P$0#J{Wb z2Z~=RI=nu?Z?4!%v7I8iYF)zQyi&yisGq?vlOco7c0uTLeRfj=?fHT z&>&SG-Q~2E|(xZ&!Rs@iE2yiq9#&sQ4$vhUwpw%d{~hNc|4v|6=x}OJvPQKP+Y8dj^ZjsuFpofOB6RN)+^G&k9@P9$gN7>p?II7 zSzqL7rJq-9xX#GmH2&|3v)GJTEW*@`O^*D7)yIm*fUOTZmUa~(OxU#BSRnSkaNgN&!yBJnXrt|v$OIYq83 zNBUL8Hx=Je{76yOZGxPvdjgboPk?Rl8p8DL6>}81?i}NLDfU)8Uhzc5u;OqsQ5EQ+GDaDS1QW7DWI=c`WD6874KE#dUi}l6Hej* zMH+FE{!sB>ieD;n9ai#F6k981D$?we{GN)k&I)K*X9ako#t&9JS#h-DM8zqJGZp73 z%K9tNvs7ssmNLJK6*no$dMt>isVVup6>n4Ar}%*4BZ|)|{$BBA#a9*IQG8$VQ^n5} z1ISD2M=?V&sMu9e)?q=oNa_BHgB4FwELEJSSfN;{NaI=NcaGwPia%4_q_{$4!fP-)sYQ{OPfF^c0Arz(~yRx8d^#APn))x|u|qh3Ochh93~uW)-21WW2u-UC2L zI>_-ooAQ11`R-*tw}8Kk_a(!}%e8r57)W{0C8}?((hG@@@71SoUdZDj^8oWhA(!F) z=jY`W78Zs=`2~e}eMJ82=K+4kmlfP1`v`Q!cg&2KIe`bSCFvD>O8Hiyku6|&hWJ9qrG~Z@9d8@6+*@2V~}2;>LK)TdO{3Z!QWB48*UWv_BE$ zU1cThNZzu`x*o4137dWyj@#^C?`-hb`?fjT+pV3tc6V_hjwKGq(&47K`YXb_aU@5r zwJx)EOrLVXO?__akvS_ZxN`iI)@zTx>CSMko9+nzp=45+<+pb9Xn%M6!kcn#niC!p zo-=sK;1kn(rk|5}YANZtgU=nDlU|s<3&&w^^KG{>Pc9i=a(?mt1J33C9dUIDTjKRd zoXh;1&9V@QsTxy{nS8Uqwg5!VEpCwWqHBPhvT;l4D{TeR3Bd#zr)_>tKR@i zpiMY4JHyWUJHvJ1$A`2zXxG{GzJj6Qj%%k+nOyQ=W^iTewd1GU-QK@xR%ZIj>81Y5 zXO`?nX=aqH9`g19dy9RvQ|HgSy~JK$JLKi3o5jqxyEp8eC+fBlJJLoz(l%l@Xd^yp zBR*{-MNPMnF5A&Y=B52IeCqU3;dyDhrGBlWUywGkJgsjg>vnYboc4X%Pee;8OwYOL zM$8qQJ$Q7uF#YcK(@Q6TinNlVhjV|I#`X z3bIw0HgR3}DzxIe+m8>kT}%(}ZhumEeCf=R2Qz1stQzvhf!MZSZ?U?5wBPC!zro6C z6-*00b@;o?LF>-GQTiaAgN8m?UPvX*^M^TT{H~5y9wabx&}d`oe8HH`Bl+)(n?jja z815pUPkafFP^OSEeNX4VKkhop$VZE!^CTwW7D6DdI~bUQ)))PEbPif~P|hg+xpUBD z;@PpqNa4()qQdbEq94I@wAuXM$=Kqh2x1Oe7FF6Z#S3%LlFCT6Ke!l0&QOQlHnCLOYF`;!|b!q68O0y@CUNKNZ1E}`Ai_dB7T{0jgY>;M3Poy_8C76z|JZI zv7CMO6Q=bAsK=Kb2(Y|7y%t5<^B=fa@LhZM~bKX^dn zp){wIVXDFcj=o+uR%#{mu}5xn?!pcV`%^CT7xb|tj*O$(>TkFfsKf9 z&%Vqudmdzq3`ld9*~_S+mhLRG7CDGZh5Y-`xK??HW9v~Fw75h_q;E#j*7ikUa+X;e zHr_UDN^RI;+OYA0^S?REOlO20VU`&tu=!B+DLUy)=CheuX3C4sGK)Jp#htn4nPrxG zT=MZMm=-(fti^?^Z5(-iE4vkHZQW|y@+H+4qoZtP7^psX(pl?gN>` zaa|C?M&AUM%bh~OP`X=~5eSMKi2up(u=(D-f`RGqDELyqUN@M6b`*k#$letUoD0v1 zBY>ABcnaY)H}*Y%ADKV^$;Gw9e-XS)tN=a?FZnUBA0FoEghTKW|2hIb=wSlldU(m5 z0S+Z0!L0z6fHFiLm}kz|0jOX-Vh#b}8j-9WO1udkbwkkF7zzn-srXNaM`n9gFx?Fh zk|I%>+2BMDB)Zvg*g;%OLUX*R0vV=m?ZwWgV&)B!}q znOs-_-U>7PDgz_#ea^eXK_f*r zYBTCcn0W^&Zdhhk@vNGur9r9xBVXm@f3vInHE6Z1X@n$EiYt$SHt^^Z2ySMGhfKur zvTuC#GbQpJPi!d~N(ow=@sZRBbP)y8De(5|b_xvblUl7EK^+;QV;q4xVkch>gfJ^r zt`7!0y~V8{(N7iTmAX!u#;?u&?2a9fm)1SuBlv7|{u< z-bP=93?DUxVc;1l!9>EVCjJcs{Lsg2i5uXhXbjZBqbq4DBUX!hq9ze!d<)kwkz>{9 zKL}cJLm?rKeFyvW#$CIsOHTS8B$NuI1|BP~_NK}}Z9HITGslgJ znSl@CAx>c3GZP|<424bQXEI@3dFu@t#8u&c5xnUK7+x*(GMU@N$No|9(H`YFP`ocR z)uXIYP3)VBAj7_h^SVfz211%W(;@IU9SMJJX_qg;bHQ6+KC z;>j{$(W*N}VhV^_XV~K3{y5Y=#j8 z@)_hi&q4Z%`A4Ys+#|ESXXh*C9#P4n%DK6-DrYR2gUMyH7hnpMgezvuSX6n2mpgaC zOfOlnsAB${N}VU=rfD2Aw|ai1(TIswR_@FN^X65e?dJ|E9hqBEgGqjvQWdLZ_M(b; zm7WUxnqYhI@q~*Chi{nT8p@GJcQkwe{_Es=K&D~7IVLmk@Hi>% zWc+*OCPT(NpHjfcozXz91`KZ*jT~QbFa#fQoSH_tj(R0~YeX=asBbcxLMqe7j%riz`C(H7Fj57Kl7UR6} z|B1Om-pm}Vb`m=`2*W=f*VNo04;#nFnv1%|bAxzgMBR6p8^n5LeY%b{9Cc32F6gZ9 z^e7V{?z7$j$U5cyl5>3um1dvT635SZBjoeG$GJa00U9UyHu1QN_fL1O&k>&-n`C%z za!qJ$JfR1-J2@immm5N%IB$pjIQPkA--*QrzV$w~yq0`u?EKI}9IQA-af0Fu#W{*K zipvx)Q2d!9`)}&IQt=mx>|Ytr{*L&l;Hwk)^()G%}ikN_XKNWwa{9BZNuhI`G zO?w8G>v^RQDg76v-&6Vv#T0a6loxw(p@pjbmhc~>aCMroNp1NqC8 z-cCekxl{3KBKW^i+((3-hn4;<5%OZE4*WoAE-6YmI*s*?_tECVvb^0 z#eRw>D3&M=Rh+CiO>w58Tqn>wU+G1Pa=jq_9HlQ&+@QEsal7I!#cLIBQ{1QcfZ`*H zPb)sJ_!q^$D!#AyvEt{7ay_A30k&5lKkpJ-E1G#TA*FK^Ip3OcoJULKz!Z_sRz#Xo z5JxJ?^$7YDrDrJ4R-C7Jy5d=i93rKj3l!HWZdByRJ^7a_Ua5GU;th&4=AhhtigG=J zenM$}U?=~8;-3`%tVo*=@;_1J&7U+!Xo=8KafRY}it7|FQQV;@{RYY<{RNOq@UoouC_bS0l;X3Be^UIj z;@=fNQly=W)Qe)KVh6=M#XgEBD~?v2s#vB-I~nRbOR?cRnDrV@8yU)NQ@lcvb~TK@ zRq<}c`xSqu_>3YAZrGo`sYoLd(jO~+p@@%c5-;;#z^B0pVXDXhpNZTLkU#}?hU_i?}7~qu}e~sb|iZ?0V zu6UOsZHK5&=EDGG|8L++8vnZDn~G*X@Q;=LTv6u7ARVobsIRSJNHIt87{y+Sg^Dsi z2I&SXeUjoR#Ztv7iqjP<6{{7OD9XOR(6>_QHHxyoFXCl?U*HuQzf19Y#TylGQ{1O0 z^JI`t=E(q`*7)ZYWu6S;Usd|Ain32I;%R}!`mynVM+_*YD5fiBD0WoLR+RZMNY_{C z0gAADj< zK80Ayv=Hji!)ZdL3U%LMzfdVc-EsKK&~4aLga=2*ciMB|aVlh=h*To{QSdzP{FX@` z&aQni&YOKbf_#x`=wSE#8lrKlM*?H_y^@44ZY>!!REX?7@-i4sCb@lQ^WPsQ4^94r zdQyQnd4vljj6#~Ih4&y(4mUti3-1k7>+Ui#oI%-T1h(9zAYjYAh!F70Q@P(SFXI9K z0Yt{x{wkXf@$q~DwBq@^z9PO4!so`1LBu)n%Mr6YJ|72jcKkmObC#9R1%!X0{T!%- zv+xJ|?`r@7e>!9XewI6tdywn^ne=xG6b9sAvaO^d#9UmFgjJ zl{Amtr6SF?hlvevi!AIg!Kbp8QGpXvxW_~**9;hyfRirXwY~Y!4YLQ0xc&&i_J%MJ z-Zi*kXbLFc{)R00!ZV2!o+DE`xAEguzgq%OGrvFc`YlWe~25 zFc`YkWf1rx?v{$72VDl?;Ru7FM_mSi$M2>P1+SLKX1@X_;#yU2RGG6DU z<%69y7+13I|JJI})$^-szU$J_@|hZApbO@gVg1RuvevXzcbrtc1M8BmIoVj#-XKn~h zAs4(~Lhb-~w?HO)IQS!Sonu2zW(Yd=fcG?bRV0SwI{ib=X;d*W*EuHS6ojyMt8GWk zT2ScX>YCEZGsd&XScA(Lk^R1JF>M)q@3f2j2mAT9yDykgwi26=!P~h5xGI7CrubRWYqYwA*H3GORb0*OymH* zy|qh3_ozXmhK&mUU{>IblzYUGQ77S4YmI!Hb$KHy#!VPJc*wYM-`AqNk+paw5V6ep zhD+@psU^u6Q{x6c>ZA!H29;X>{j2i2<6U3E*_Lm4YDzPC4>MgpyZb?@fi?f$+PSfY zMsDBfwIumLnw`j+p}6&k#SmXD6(XWrx3=c$);@XT?vK-g1kD;<^gI^v8oc@aI$!+H$~%Ml5+ z7Mh~yvj@Z}G?&El%anw7;5J1W2NVm)wV~-~94NX2) zHh2h?y7b{N_9H*8zw(^o0mYXT4=KK;_=e)!itj1%4Dh=lnzQA@hc32DB2){?_b4zs zlSUiuq4B&%D91M|;t<8*ijx$lDOM{kR6JAhT*ZqOYZbRC{z7rD;+=~3D?X+u^?`Em zBO1#i#|?Z_X*pidA1nQtq7NsR^0MwDP{yr+G9C>aqWtlSGZhypu2NjDc!lEiinkHt zbb=c2UeZZAg%v1vAjpT4vsjM5EB;I6c=0oybC#IyXr=jakMVTg@62)@kx!b&hZJ)Z zk5TNU*iZ3Db_#f!6a5nvPgSf?q@5GAf2>(;M*Gif#N5MHtQMuI7MT>kft<0_>nK49)UfT z&R6WGXx952s`Lm&X*WnWS!roMpt&Li^)65p`y$ZBUSYMy8+(OIl-{biT~X|hknWdC z?^QJIPTCvz4{H2Viq9&(sQ4$vHx=Je{8;gyihN;bxf2zQy#l{)GCri3qu9`HfnQ81 zCw5D~(Mpd~Pf5H=t48)yI zDv-b{Dmo5wGSl*6(s7Uh5OUm=Zhpg{taJk%V)tSPIQkMD2a(Py;OFyybR6Vopse`r zP`M(W3$B=P5Lyy_#W+X}QejOTjt02nAQ%DpEP zCP^zY0zv~Etb@ZkiHv~w0&@9h>j;RWi{|JEh+oN6WXwDgKBtN}88u0^F9%_dIPy5i z$k=g^QPhBO5EjxN%`##fghjN+kYKmyj)RPAI1a*u-)S6V)Q{sJKaPX^I1Yl#=Qj8s z$3a2`dHH=#?>!B#Kt1O#m|xkmvSLQ{wCedY=PsF5Ic;9W%qmW^nt9x`g^L!}rfGgt{&*D(p6G&io~zngt8yE)F4isB+$n%2~52XHDyqTlAG`EqqaTf5Y5-+)XeW zzps6_+2itZ_!Z+I`z_BnNCt)`s&k#ca2(_p7|!U!age((hVhV&gK&)FNiz;|YOd2c z`c2l>i9 z1e@wRe;fzF9bO!sqs9F=4)WtT2phsqc<)#5AICxD^00WF;0-q7ejEphR0Y1PaKtU@ z92qh5(k)~h2A{{&@oQPs{SS_V$m3W}jg>P?ObD91H#GTJi5sog80Wus9Aq%6mEYyZ zC{9qEq4+}^2g$>Q$KyFsk=DngPgR_&c($T^uLl1LrGFd;L4DzS^pE2pZaw@s4&v6s z|J*o8pMIWUkWgeCB(LdxI0}0g6}j?XKOZCy*Ew8+`5-4Ym=98h`5o?jkXic&>3oo` zIv=D`=Y#Y<`MmPiv+LuW3NtI@xcwo_3Q5MSka0RIYS0*i2G3EZq=D196xzS z<96%(k!FZ{Q{%40ERrh@OO4=f0Q|Y|d}jFqeIcvr3;3hpi%+gN->Pw?W?N&z`o+c!^1n;Y)wqmtbJ90<>xxJ^JAe#1d1NF5A;dIe zdF@d=1`L|8wDxEg7K0`%t38H<44N!u>^N%F$s;`6G$!l_T`f3n#K|MHGl|RP=qYA~ zqyo}d!s3WXN2}!@DRMjqP$7~J_;KHv;aVHR%XDMJ_|$Wd2}AZ7y)!tn0g3WjF8 z3_?|e!H}FZcP(~~6}l-Hx)>g+2$w_{3|;9m2)iN-hS>a(f^aXqtBRp#;K3j~2k$Z% zdfjCZ-iR<5;^mDL1e&wBDHvi?0fWHfcNrieE`X3u9$_tTCWWaD9d`&LdbYBNtOaE; z$O>U9BI`j}rb@^%b)qa&DP);iQI@F|vP``w>t5()jgVz(Mp>q6$TD@KEK@mTnc7j7 zsUEUS{U{6BM4VeIc{_+D@Tg7Jh})XJdh&?rB#bUEEvviypPf81yLSPs;Lsq;W>wCv zSTeV!jLSnV&aJ}fwHDXR!bf9-ahKp%)p->)RiOMj0P{72CS9_fnoxFjmq2D-r#xp? zf9E5Pnry}3$9)!tO?qL>qrdYU$4xqA_2}eW4aQ3t0XYfNKk}SO{hjV1rxMHfa_FR& zb17us2KOpRXFI6Zbo`_jW}5WJm`ezwDU=-E-{~82jtlwP zpjZAD0~K!F9C7l=5kE*H-4Tae8YhAkIuk@cr+?j?l&=_tY51CMVTf+VGJKOCQ90jT z@-vc{GeQ3S5tm4*e;j9tjI%`QBxZbNarHMCQ;|tWy$i6GZbXS0U5SoueLuq~vEx0l zb5DN2qbDio;*T_kguVWMU=9hd-XHqXrTl~MW75l zpPKgUMkB(jFDKpI34;3K;f+2Ty_qx!S~ucW_)X@J?1h4FGKb_P z7Q?oNnJW&$##{Z}0kVG>#wd9uKhct(TeN9tyNJe-n zRIZaFJ-B`K91`;==$)F(N9mYx6V@Z=kNAn`4+4tv;Rv*RGy$e-e1>9BF{GHI$o}g; zIe%n2^`}}^rQ%%0#fqyGFHo#iyj<~W#odZGE8d~_sN(Mw`BusN{-AhBk=GUD-&XuU z@k>Ri7w~(rUVsA>M=J8(!1$ji%KC($FH~9#dqH2L^o_(g%eqDJb|U6~{8n*45%Paj zd{gm5<$tQQgA1SOLPW^RcV{3S_48^XrYN%gkq#;5DE>Ha#I2W4v_5RsFX|~yQLZ1* za{U1Lt&eh2>&kFZkRdxbPeHu&q}>vv^bpJCN)EZ%n@0cEp$Cu~fvebSYK5oMWhg*Ebp54*<@pZEf+$u_QALfKRrAy@S;^0PThtF%i3A*N1u5H-xu_uRG9iE5=%Kwq4r7*>}&iODEM`JGNEOuA5rIGa6qvWyq5UV$V%{ z9Tp$z{^98=k4(a?X~tXiTlsHa7I;E$@$Mq?PHSnJA3l(@>QRA zp|zoFa7Go&#rO}N&RYBGg;%NM+gO9`PTY{(XH~y_8v0HyXJyHfWOC6&|1coMu@VfA zJqCG)&&$4GvBU(fCHUe_CgUB3yYMj<^NHl{?vL9`hKv>!)sW#&xStS+YYzrS%K9VY z=tvoF>CQO*b?*x?hp$>r;TQ(F>a9~;?doXB#CD)Sbof6NjsCkp#aYyMq1_Ep@qU&e z-hUsN1mr!_NKps%A zL-si&Pghkb0nUTMXqT%wHNfeV810gJz-U)oIq8}JpK20qzPs8hkr{?5sYnZ$+&$8DsA-tQOD!HF{I^I;HTJNtgnSm#H|LqN zd)jj5YOOR>Yn~(?0cINN)ukRFg^G2l&q$$WU8*Y|Pv)b*`I4|$NF1q4E+omyb;)~3 zau@Of$?{o}tX`KqJ|07rQokXi1-mp?ZB1hh_m+*gi@jj6j z-7DOOv)e)!^HbrL5v|D$b_>V4%}yYieY)8NoCR;~*&e)&VW8sObpbQHI=Nn8=C|A) zoP8R$2Y*9Ol=(Y~C(Rl|ARn8vvSW`pmp#_7Wlz@#69JcBYWPS#-pl5T7RFf#ZQ#Kk zK~Z^0Ko~)B%#!J#e(wqfo`B~FHt~1x*ln2Lren|Gx-NhL@LbQ1_$s{UVBj@)BIq$~TVeQTA;2$`;1l*ra1#E-@eo+w zI4}Ya#NBn4A=Pz7M3*@sD4vJEE5c`9Oq6QXZd>uOzgz7U{68vE8>TGD)<;&i+FdTw zlnRjvkw_>K7n?%W#inQ?kC-xOHb!GP0yE(QEW<~3w@y1qF$H3hyM2^|7(|F;?pxr& zN$mDfz{4RM-J`TdVu~AXv@17nc8xBsP7ucFAn@MJi;GBEL?brhT*CO@CD%s`j zAa;kht*M0N@Cn!y8J9_L2Z@Va-sJ$dgi$*JUIWGOypV~n!%Gnucmp2ImcVQ!9$|4Y zR~Qc{2@*K=p+rg}p^D0J@h}=+yiBOq!0r_-k%~oymVxFJ$oVjO8s*8-Lt^&|2D-ze zk_gm9Ekw60rRLy0#bP3J>_ zAyw$cK!!1-ctp`uk_rCKgklHBDF5sOuAVJ%z?*Q z)c%YVH6cd(GgBUOraLuiADtStk4}x+N3>sLO>A@X)PB*FGAUYjkzN#nXz%py!o>kM zoI(t{;S4~;@sR*6kH9O?w#E~3;9ZL?hI$BN41p>jga3$QZ;UEh>|aNxY6vMs!W_WrLOfiyMezxaGT8GvRZ9RKK&v#&*^pSi?s? zabi}-td6~d1Mwlk=BCUx_ieVh6SW)S9?feKL1pzR5_D|J3UvA#F6?g;GcwKZ*tjgTS9%v=*vGRiPhT~AJb~5@ql{NVo8HiTmbC%udsNBvSoW$H|#m>T9C#mK{spZJhx>576 zZ)REMHc^fy9&sOI4jMKdZq(V%W<-%I9gkcvt9o{I<)WrmE?!(ce`3Yl=swpnW&gXH zgEd}qIBKcn^2BI~g~sa0*sZs6(c+4^V%O$w$Q)yKCZSyi*4^5K<5A7zj`olw_dw1KEWEtTji1W z$gYa9_u%dHt7N?o3%n%{N=;egoR3wB2d8FOxr>+0!&>UVnnf;FnGpBK#`e<{H5FFw zjK#WF^^rHtW~Ik&mi?8zMXYGUv-d+cPU8?ApLXK)g!WN1;66Ixn=B$IhflTQ8p@GJ zcQibo|GrKx4>Aq&4H+finTIt#zIknfw&8(~FCr{AW$2k7-}=1z#)B}AZ(v3AHMC88 z8~WCRPkpQdqmNI*UVWdTB8DQ)I8#1;N${3$dA7SIAN8?ZMjxN5J%?wNpn~o(N<6$R z2z&Kyg1&{2r9OOyjOe@8lLkS2WW+WWo(xRzjs|jPLV2zy10#1UoAqLbL-T}~FeXl_u z+Yt59F3i;PI|!RJ2wERO-%Qk>afbIMBE0(2p^W_x_2JWOMBhIVW*X*2HyLj)@0g1M zGYGn=-ZbH5ozZRdUixqPHIjymXQPhrBO-+L`+qt$oMxV)x=s7$qCxmZ8hzug0FK*PA2G2ab`aaBpEf3<1Gx`i|&>R1K z*v_>ziUm!rxRKvvAMV)nykeuS@xI)=6Gq)PS%)Ah&H7@?iaPGIjnm+<73CR=I!9Wh zm*yFWItP}X9ipV@;ddzGc%J$i0!X?9p67t=hPHX9D$Tx<`*@pvkN4k}=)pDsjbr*o z56`%pM$Gie$||^KS=sExOJ-mz4J9gO&59E9mdq6ujc&QTD>wO!X14z}0uArLO+6S} zRym5w{l6C}E+^t-U!b_2i0ZCWyi((LD}Aft-9+e_rFe$oN+R^FQ`|&^zRMMPEim04 zrSDL@pNMn=P~XH7BGQc_LZ0_6($kecOKA?qkDGpH_p*U7?x?-i`X^Lkmvi&f>^A$HLZc)5S z@dm{^6m(n*VeY4VcDSf}vPbhs*@pZ)y6xpd#Kc}`5gNof1xfvScx$-KJwj3-k zZ4^k$I>Df4DJ>h@A%3OOmnd#iyiSo*rkVa8BGNxXOmL@O6Q5H4LFIG*KFa@9X<3RE z^ruSu(dm;f`xQeU=W3Id{fa?zzdX_>Dvnf?{fQBOn$pV@*D7vSyhia?MCgR1C2{dXk4m-ynj+IN3pA7KgAOiOB9DHPF9?zI8$+s;!;KSZ`6OD z;!hPfE7mJssmT6`@^T#lZ&Lbx#fKH2QhZkNMa4fUzOKmUDeC*D;unhXZ2yRtaT;JN zrQ0g?bKVLQ$@7(36y=%@Fytry4(^k&6t6?ZGr;)i@1l@V!ZLVQ{A6UBci(h7+D z_KMvUdn(c{i2RcjX%NJIrb4k=ah~E5Md=S9w@T^r6=^%f^mU3m6|YvjUXgQ$D0i>o zgNnaZd`j_v;!BFOJz~0d70rI-|5RG~6Y%4Cy#t#mO8)|ywn~hr%@eVQVxD4=Vt+-N zFHvrc;wg%!Dpo31D@wlu`5L8{E3Q;rt7!Hw->9_NzkHX{*DC&6@n%IDP_aCZC_bh5 ztl~?GhZGMhzNPq?B8>h-Pog3=%M`k`B8*prrcsvElVY)ASaG!CIK`=oWr{T0V)`1z za}-x8u2Z~3@lwUDiaQmrR@|+)N0D}5)c=4Y4Z%qNUa{dmA#aWcGNx~( zn5EcRk(OoTpQspC9IiN4ae`vQeZ`k*{Bp$$6xS)zGL8CoC|;v@ogz)u$T$0lKdbcb z75}REH$~dAQ9fBQs2EagxGy-3-6%gnakk=ViVgPxuhsZV6=@yE^k)C>N0k1pBF*K< zH~V^js`TfI$#|tBzqw)u#Vo~MioF#FDVlw}X@AG`Ws36@PgkTR9-kwArg*91R>hr) zS1Zy^kMg%G@*4~32Ni#-_>`jAultWmoBg`qP@0B*O#d%MhUw!Kn<=(XY_Hf+5vTP( zvah#1@1ov@updQU>C6YOzvg*ppwcBo$jw!HArbPu3iI4)1|ipd-MoaNWAln!$*-T6 zFb&^?;3D%9+TlI=y<0|xOTrVwW#RYs4h#4?uMN*DwzGa2F160zvo7pxxWDAS5{xhbk6Gc2l9IkvuUT=K`@+4d{C)bC&kpC7`!oIdgEEe;YF6bdXkPAY?OeX$rr_Gv z!KoR;ha7ugQ}HVYU$A_a6=w9Udd0dkd{Ty8+pj9We0q35x$km&tH1Dq%)V9BurJ)a ziW(<{Q_Ek-{8-ZDS6vkDm-(3W^{Gf|sy~;v!0{c|u~pTk@M#&(SgSI88oK$7%J8qk z@7;B8_;Wt{NR#o~?eSb^bK{0gH%6k(AB^+YQPvKOK@?g(!kvrx?~98EL-qrXtX*{p zWs=A>`=9e7aUNz&kv!M?6XdZz5cd+FCIbndf)%yX{|lx0T3nAa^jv{ zMDi4pG|RI4h46nC$RvKgv5zNr3rT)OamiZ|qOE;@@*X1rn{XlC5YBwdK7nQ9`-YWZ z^RtD04#Tpu(k6uLX()(Wv~&420Y%$MsTKS1&)0dkXe*h)-$-VYyNX5QOT1gO^C--B zceiLl&IZY%32{CN6itX<3kOA8!^-0;H;hmFQ|*J$YFVq{XQA2Hf%h5t5I+{1Vm-{9 z)`RI5>k$@<54~=UJ<4J|1G1Ua_2cdVC08S_-!iZFz;a9c1oa$;r#835LM{f$53LM=)-3KyREwYWBcavICA)Zvc z*yvdC#%M`i*sXKKz%%H^=MZ0V!)&7wmx>U~j|gPbYH4hYH55L?L762|zZ*40W5fWeI|$lPM)j2%Hqo$|h9W*|v7oDIJVoe^ zgYOS-TayT*Bsh&QO@b4671l^_65$dFP9>~&V+p$?IE}!ziFzVDD8Z?Ohb1_P@H+`o zd&C{-oUmSSu5yTXxZxw66S5nh6Sq=J2}U6HoD_nC6G6BZ9u}M?<6)H>pC2`w%s^aFM8*;*0=?q_;>c!xJa@!3@U}IP*}94+A{23rB`2_! zUCD@{+WX|#sM4n)idiJd|iCBaexYsR*wQ~_K~tU+-}_|JexNeS&FIEmn? zE2fEOzmVTKa^dq>U6E4=^p175y@LVD2VD7VJ0=AS&h|m%#f$c_2;eH3h)~2emYlE< zOjk0}K6)U^CuvyEu6s%G4n>y6>%NN52O6LI{oVdoYBLyi*}RGImer)S*7v+~&HwC% zI3CNZ-0!fY8=jz~>YaY}yqsW8hiqp_Zr2mLb#{WG6FO$~%<9}etDs}Aj!s#~=@dHJ zIV8S++wSTt4Hd#WDgFE9cNjVD*aDQWR{@MRPZ=}JnHO@>kv7}G`f(j{aU-_vvNBjf z$@V7_inWJ2y>~vA+*;^el*7C2O~cVU@EX|FHInF^Z@H_k6)!9JRtv8+VQD9;w?Pjk z>wS%_U5q&$jk)p*-OL*s+eHu7I%(8|(BKeuVan|z`!MD8EjTvRby4Nq%8JF6-9l5b z6j?8`SyRtGWko$_EUK74vnm8Lzv{)+3+9Ik@_Xm^>3eFZ=e(H6)Vy+b``&tK3JW>M8MYkF49t*(Hf;v7WIUNV1X4Yc(% z>!=})=28(lvVV;+XFGzyoftYs%@dDcYWMwE)HT_O^lH!=a4{aq;0|qM9M*-i#PIIF z-^dPKXA1n0?CjVRAIWxZXlhZ6ogI7gBgqbiEbm9gvB!^*Jt;M3ZQ_N2bqN>6e=D22 zh`pVss}v*E+$K5b7OW$1&;$I?t?FDmBHj+;wW9l&3Rjfd0m51El*9X(xQ24%(H#vR zfd4u<-sKzSYwqG;;n~V{VSrbT@7?>9M=)~b2z%xDV!Va|>WtjEpebkE7#yH&3X4d? zI}2fa-ix^Lc$C@$Sw2zWGoa+l<6H-C(jaJ!#rO3m7*J<;+d!KzSshT}pPE8>cv}$m z=Ie){*A>voeEDF7>>Ej$^RAklMp*4#G87m>7!K~VIeD3YgF-)FGZi9AY!Z}cG; zyuYT)H!m8^3rUX zQRhg@^3pA(PFbI>;~9%O+P`^SWBa&tIWMeJwo}@x^#qdU_0kf@KS=4-LgV-vKOp2p zw%=)ZYib}{#+y>3INXllSaaW}UDa^vLmQo>I8CuyalYc&iab8bU#KW{9iZ9&F`oSq z@g~K)6dzZ7TJeD5pA=tLd`s~YMF*8keO(oM5z)M2>@(0;3{pPr*C;=kh@y(0PHBFbW%`|p#_npL(qe}Jy^oW|4dZu;&nREMl!O0Q(!dWi{vS&F zaPd>W*kypw6{TsD%;OR}4ImxQ7kdmM?@2^ni$vZBh(X01 z#jc7)iv1M_E1smtkM&GX`%&U7#VSSK=NZrE0^<3K(tbg2QCiwB=&O{Lb`1JfrFoq* z{bPzxDn74xQ1K1Lw-rBB{D&et4eH^2hsbdO;*so-xI7K{W*xgeN*5`fs5n@0xT0JK zNH;<0QxwY;XDK$cQCRIADn(s5|G1Rl<%M@*9&N|V*-jjBT%jzpsd3PJW1t8 zDV8d7(1iLAR1`Z%#6PU`cThSlJq>iv1M$wepTjf%G@?o+&1QS7E5FLqPF7d8G*imxlasVL7Acy^EJ zk8!?3?5~iXPWmfFzMHUpNk0yhbdXDDJTQ;fDf$mS%Tn%XqT%Bq(De5MDG$0t_03g! zArbO?{8_|}hVd+vyP#KO|E$7(P4AzTUyyffL5S|_?Jf?qLna=(3$6!AN85`s*j|*t z_Ts8Nq4l9{Pg*;}ft;NsS(o+*hPM0r_s9%v>bWgozh-sVv@7GPaF1*3 z+8$dI*C%b6nz=3<$V%S0uH+{pt4H8-$kVqRIuL#~{5Vzyw5kS&?`zwxDy8<6s@kx# zet+A?+hQ%rx^dyMs+LvF)<4_!A8q4n16ir-{TrHZ93E~~?`&CDlCqVn_F0+LgRIbT z!PNQ|wQ1`Uw#LgEf@yUv>RYzEXi&?{pA3QtU|p+?Eo+xYN)f=+!<(qvqo zxuY;+^q|1jxVk_;D?3ozenUGPrxPi0ySny~z+&Z|tFmu76sl^H9$>qsG|MAIn z9m_k^CvABqBN;1O+C_n^z;RnjlGa~TlDGkNy??~v(AH30B39!aTC2nU-s4JM zvjVko8{2Q{y2a{dJ-z49)8UQb)#2gcmQ|;OpKY78@no#~IHfACK2SBHs$-RJ{e5ls zw_P7ju1#703eIbwQ*wQLZL{@BTdgg%B|fS5ftjZdYF=w)bqdDUr`8S(yJtGJuDR4Z zxmNaZL7eZ6pcUKMwo}Yh(^WzlPf^oZnuEe$74}HvxZ%8pz?UH$}lhOz@P)gs`R zCs@CKGK(7U7Xad(#UCtj_CY*OK2of)pFtS+ROB1)&%uAfjfe=O`S%7EfJ$tGKmV-( zM*6a?#O}z>{~KXp!??s35beJ$Ah!3}fy5P5f4d5&K;aT9q;6C^Sa$^YG#tqAzaOBr zP9mQ<{2vA$QRN>{=A*zhLi!W=r04%w$+*Na(Bep7g2jZL?^Qv z?2B2@nIs31{294dlJp~meF@12K&Cv6Kl|rWvRW(U98&A$7;F8_U>vi7;n(0($1(Sf ztRKEjr1p%E*(BRg>n5t$hc^Osl zu{(7bg@ybX$pPeUCKq37tkjGMSqKu9#8*?B^N`$`&{wfsd3gMAE9o#3(hA6HTQNeuO;Rf6T_#OIyK*Z= z$i5_{V%}rgStO-mggl?5RE&^YNXnuAovQ96DTglPXCSTSHlMm}P7QHK!7K2zWzzyZ z4a;RtW?(B~+4#&J2z z#AdF!7S_Zp!iU48#s*os(q?k3T^CwI#LNrnXt3p3F*DU;zlF2Zys_5J?lPchP~%D0 z!YruCqP6s_wAsoqP-zimSPYa)Y+|;;Fo=sorJ`@a2?EMfw;GA@n40Yj;MhR<0saeRhB1j-Ty zwQ@{)Bk~q594pzqTTKDVg6pQtv^8MghiKwM5hh^=LyS+uPZx+3jl&yOQ{W_@K1i8P z1|+JrSRIf+ajnA%Zt_Ph6(vwWQR;9+^BY~1A}i04BkLbd@NqQ-=qclN`G<{5<>T35 z{4ob1sA5fK!rpvdGE(sy70HrCgmhLM-?CbfthiY+ePV69kE;va)HmTf10X2*uDD+r=U; z3g9<7rQ+^J5Uj-xP80#%mr$@=#NQwlfOtgl8y!Wp1{d?|Y6^5jI0tM(fDUNg$@ehqECtogqCia6k#Q*aXHBiL!oWZkvv8#>(+BQ-U z@$?9S_~1wa%1U2Z|JLV#NS0v$W!S`*wR7zn3hcm+<>?3%=RiE=S8j@e2evQx^RLqk zIYCq-piH>CjceNHZu?ZJNJ_z{$Rj;23KK5GuBeov1PasjP?~bPi9mNn++adV$ElvK zR%Rd_i3&nw!)gkUDH5%cGTjLQIypW)f|Y#M6{3W-2q>PxsPEdu;+c()0k#iIUAjEHUGh_kAXS#8XghK3gKDOQtnH2u@>!oj5 zMKFS3CU&75zKCWywasJs-S~(973QxYyiKYa%V*z0!0Z!5Nh4@5JD{=P?RvNeF+2k5)_BE_7WPcd55-L z)=*`M)Ggiw*Mf#6Vg=q*R1;geU@XZ;qSjgaomA*9$kL2avCLEW*6uXZ6!1sPK*2LO`TyK zgQfmJZVbYI*9x`l5VH1n5ia!E^H>@nTwo{Ewp0H4^rvi9(mqmusiTuMN)l@LSUGjH zc63A`y%!2YB6s@PIP|iIOID?o{P-PZ22Ba2(j4R~bKe$&AVPySB~)r%ag5NStkKPrhIfEB^(jGrrT{2~=u)zeNiJ z{?%XW(u$3p`~^G&{EuN>#`l3wwMfBtzXkHy~RapbhxF&jbk2dT%VzS$wqxAJcUHW@Hi|HRzn$8uI@MX_ zb?_zAhw$%NpzRtf+!J5@abdVi{ucfx5I(5~|95;(>cl?dWp-`jWp>iJq(Ul=awF~H z-{px2EX@=zD4jwv_FLt78*?aM1_R~}u9vb~jD5Yhg;qg`+xxB)t^Hg@HCe?nM!41$7<7`M{9RBp<&bBJhP z-bx>ohd3%v7rU}NIl{_g5ENWPd3F?Fn=>qzEX(B>S0T&_@Bb(e=?LLZ(ETXygPu{l%NB4b z&$!(QltIFFk4rG#R>8lqLcFp(J%s6;?aTACSMaG2&2P%`l(G`r$N!(;n$oqjZ6f~N zy=y&*@+m2D5V!R6{0gq=(boLR)<~IO`nUYbRz#UjUu4_%Pp&C_Ic=Meulem|dMj<) zKe?pF{Qb0DGrfVf?Z2|tqDfnJ{$3m*^S6taOx)BECR1BUYbo|*GWEH%mSXFu7&3ny zty(@*AIxM?5LK1yCeBtamH4;LwViU-s_wNfh*zju2LbzVE?O_}BEu|(^zBf*2CkLR zjUibpNG2m3;cS*~J;S36GZ@w~{F9*{J8mpPJBmkz44Ok-Hcu$Eyn!{-d&GW^I8qgDQTv>666?96Zg!|@Dxo-D4Pj8t?V{JMld zGKiDRuR{pr`F%j1&j)Sk zu8a5ZHS&yNG9`t2ZHkW zbjpXXujz=@avZ$-GIqF?+&s(lX<=!WPW`_VGF~T4Egp1=ObN(&P%!tp&mmchD1f6cvpthE|VO@P{~{F#^k;X$#6~i zMlj@g{E(+Ic_u?5Gf=)&3^y{|#Be9W?-?FqNcsUCcbVaJhI~7Qco~!P7#1XbcJ&(!t44W8|LP+Hh{en=Fp)NxrQ&7AGLq~?L3_}?5 zykg{wWwLTz#=%S;&X8}%kZ%%`;~6ew$hTuiU&rL_40ka+L5Ozp48xxo^6eSoZ!`Hm zL%uyjJik68kYA4x$hT*}W|og%pAqsaCjZ8es48?mErx~+O&QuTbYjT2Ysl}*m47Y_&oTU&;cbSQ409PiV94`` zQ4TR^sGMIJzGwJ}AyH~59V`eQO&MA;Bz_8|^Xo4HiE~481j8;2yEEk1VMIE=4kM6A zIh21oLw+4b$ox8tKw{}o`euei(;@i~!_y3ZWJtUnO6S*G1g0=KgJC|yVuqCrYZ*Rb z_>3VDf2ce%f)J`P)MQAWHHtT5$gjT$*`3LL41*YUV%U{oZ-)ID5~Yaxrzs4-U^tKA zGKQ-de#vk%Ln0v2@rN0nWO$b0PYkazyvtC=Fppso!wQBq44W7}X84BTJBEKT6sjq% zgD6jQJthpT8QL>+W9Y>&gkd;C;z-f)eHadAIGiETrYLk$z6#Pu=W*V}w87CIB{FfcnQFf)@L3^5l4UX4?67nClmH99O! z5Cx?RjE?*e7h^7RRt@{1i~8v!#|d2aj}t|1jT6`p8#^{G%xYe&%3f8MgmI!k zRp8!n!oAT}stK!Ow_9F`6S*84w+%VFja7A7H%_ou;&Nu(rnqIX;+=y1Q{(2vZs{W4 zzoknjgak)c$EqZ3w^ZG~EOxW`wzvUtx>|kXg!@C+jzy}D)zmIM;zEr2uKmGgacAAN zK5NzXi;jp~*P8D#|D}s4YHR1K`O*aGK7qrnv8s-VV~zF~TBsiwrMGpU^w1VFaN7?L zS}U-hFjm#!$FW97h<6^acEMWB<_3Aobmq;1$F69@BnpM6p%J8Q)w|-=(ob%gSS! z`}Dq26%V7lS7S) z4bN8KJZ{|0I8}s2LB9aUjT0We6W1+nZfu{pTXEBXgDR9O)K!rOVW~ zC9x_;?!-~;n}*}>#0igx5|+eHjr+~=8m=wW$aigD%qgLm-z}q!#0hiOrkfX-i-HAS zSM$|Bduv=A-xu-UkVvH%-@6JKaGv0Ux8oz*e!wq}g8m_-@rbIDUw#XM(3@hM`_Qkd zxD)eal@7_|}tsrV>0G*Y$ANNVGklh!RH z)tT|jvnd$dnMx(aQ5Z6qf;6X8*l8*SZK?RqOQ}ea+FmMBMS6!oDvH3dsv^-vN|TEG zkx_gWVXXQ{V-xW;3a?Q~1t|FCYI>sM(#beTYJeZnN$DLVsX7XzGL$De#V3JOE`?nTbky=C^bs6@Y**DTrDwl)95d zRq)HnAf>X4zefeXd^d$tumZzNa|&)-FeBFx`Hs3OeY zKnFg*KFHDGe8_;m_6QZacmw{zS(v}-Nd8Cz{*qakzuqWCJb$q)Om-oaXg(e`N^=y) z_}uh97E>bi=7z-QrT|U%RJWw3e3q0N<8yNENL+%Q3m3fFCyS+EdrZk^=N7#vs6+jlhIwvhNh}x4sz({H@=o z0Nr{&DXfol>na2J8&8GI-}tW-pc|((s`(oqjR5|sh~9&Twbk}C;`kqw z^M97v-k#Df{hZRSu3)|Y3uZgxp#Ps?wu6jrr%AMRqO|J}y`D(v`ivLP3kHl8&kKg1 zGvAG@Rs0PHstl0~*BrqY16I4gAuX9|!Ur@^H8qiphaAKb%$1yYI;%xHvb?1-0Tsgs z#eTM2t2KW(inIAUj~>$!{+D?4^ihLHpNE&)wvj3h>K_56gVfr;Em27a9MA!APDobJ z<0(X$+woWF7#r+hE)q~G<^7zC>%?amM4-&jM!%&GuQzs8fq#PX1QbRTzm3H&b+tGt z!Ad?jlwcDd97#Y1LUp7q5!fsThnvI$*fkKfN+99mNIrrclxl(o>|)TzJG!)<={TZ( zU6T2`25%J8L91^Kb%+NNOLs5|I>uwZ2Z1%6e;w;eSI5&TBaI2=2!jDQ|D zW)2Y0X+dQrP?WV$#Fs@EkNCE-h9aVMqee_guGLb6`6Yf06k(nkPH!5uuC(pbO|X-yZS)2MR7kv+wNd!TRE*Sh5}=;;~5aJvrF4@4nQowQBFz* zU%M@Jgd$BKXiFW`mfBjC+EV}BH7H8{&!6#doNzXO6+;O=U>AZOpFjb{>!ow?+j9J_ z#;zh5La>_;jw0Bnh$T462S*W{#I7mWd2NjZ4Z;e1dK7W5HFBvUk|L;j;!_}Kz|L9( z3O?pjh7eHo`&(N<2h{R8h7;6d*Fx(<4aCll5*w=oilGlu3yoJ>EXBORj;THbRPg5+ z5Xok_^q{Kqe01U+pk234``ZGHAGPa_9DWrAAlLczk72^3H~WqCm@ne9Do!wvPT<3zYajs?AO+t$0Iv16)=gPK=zCFKQTuNP<>ITL{hw1ybQJOY z?5_fZ(SA@%+O~NiNOuaLbVZ}lmW)oA&%iJ8t;jo~ecsR46IWyy*gnJO{gx45*dPK$ z-r?=@wsm3DL?|-wXA9sD8%#h|3=do-fdWa2c>MBPNBnldjz*b)o6_;xp2TZ>)JkO(i8ryML;^Y|b<*qrNc?7i-+%q2>40{+ z24$SdNA)M5YY+->7J+)l?^y8+{+NDUq&GxeY{MFn0P{=<8B`Dav$0 z<#9@Ee>~3+`2W|;37B~QJ2NMCVdjKT&&~=fL|X+|J7B?OVJ?V+7D59b;T*d~LOma0 zyxqii*yw(vm4kKIkBd*vt5*MWF%H}{>cWDBQ`iH7%h+9gaA>i7uf+eO%8 zWooPd?G`mnxY&m#MJ(<~SA;nkn!~OAab_Q3>8hUm#0UPz3+5#@`$2eGb-1c(yQ{dV zid)q5!P$my`Rr^v+1aLGjcZzf+70I%AzVCFai;ND^O`@At75h4b{r_4ppG^A+U8Cu zRwZtu%C{{~tz?%gSni5^j22HNDo9g&SxT0C>*NUq|GkwoPjeMoP5W(gG;nO&;?J0` z(0-+B#+aYee!_?Hf)o=X{yDRw^{PHQMZ3FKFu-tH1@*n{nrIzuewGG5QJ@_U|393c zp`2zBOB8>8BEn~P{7;sD+nkcmGSa+&{|bAb|6q`pUp)MO%39fMUQN5n2FlvfI+dgC zu~0>!_kgJlYy!k*^DP8y5(Jz3(KgGXbw17i&ODvgX&L-=&?WEz_Ub>YfHdERU(KBV z4G{cKpEp50(P#4;KAShu|FdSH9OFi4aFSq;u+T4lO6|vh>JMqE(tCU;Y1GC!4eo+L$8q-&!YIsl`xvN*$>OD_cU5*e2sd|0-Wsq>;5!xqWoNkQstG zcGyq(@}xk8;!K*FV%rUstcZmPl;@@Kr1G99p4QwUu7q+^rY%N9`|}z(D&{!QdFgyq z9^qHmmB%0`aK%9f+eIjY`~H?st^w0kyAvq$?MA+K(Sk@<5b=?h&I`A9>v_-ot-QX_ zqx}%4+?3^=Kt%iU&ie}lc8H_$w6QDi;}*ioV-OUqMtL16z&2&t4an`w%R+hM5l7{L zzSvq`7Q)J75ER@)d7~9-GKsBeX$ZG3&kIeZ^8M-~O?iE#>=@-eTEGiHTv6pl=c4@~ zLuI~&7!S--W@2fS?(+Yh2(*TgYKF-d^p2F9vR-{eMEm>bg8QIr zpyxs(Q{{coJ+-@R!FiNNoMq*v3=+0`T!J@tiiJ9GnY;sp%G1M6=WJizNe2Z-8`1ox zEKeybv3>miTXP&}WTV)WPe~!s`r35uZCkq!5RtTg_UGwpZCUwr`tsVgf3BxZUrO61 z5_cGg-{fX;2#h@?T^!&$ES`#pDWxj~Vjw1(443XMz86zJLy!FMxD@z5rx?z5rx? zz5rx?z5rx?z5rz28UT4B8Vj25!Os_f%+D79^791{&(9Zt%+D8q%+D8q%=2j>^YaBD z-(=p_V7QXumkhTv z+{^GN!!v|9znmez&MjmEG?}W<3*dU>(Si`?;d!V)eNY-=87r-!#VHCsu3rLi|l8 z-(i@@FqI*ZU8vl0hII@Z84~-2(%&)si=lFUfEIoKNGH|=p(#U4hD4X4cprv*I|n(8 z$sHN;?H%HKF}WW@zP&>{>5^2=B!+yu2bm}=^t~)+xSrux47W4f#gK0gk)NMu03^Z- z9e`?k@hF>z=%y1{e?-?Fq zc$DE;hUXbxW6005Lb*f(qVh8t7Bb}9VZ`(8FYqyof64GI!;cI}f##nRLqmoZ3~d;? zF!W$ZTp~IyilK5|LU$$;#fZ{JF`US7Dnnu(QTj55YZ-22NQ5Lx=i6=I5hfpJc%I=U zhD2GS{D}-R80Ij1z)(3qLD}9vXYp?tzGp~-U@A|<5KI|f)@8`|4@l?x2cRd5_hs0T zp>m!=FD5JJDU4+DScZJRfpTUrnFv>O{CLd;ajNw&=KQp|?P|lEeTU1^x z!)At07=B>*Cqpq5SIV!>P>-QGK03`Z~=!*D9YnGE@P z3CO>Q$txMIWk?(|D(?Wp;|xzTBqkX3f8KyAIVOYShoMAOX;*QbruNi(|_$Nc6 zlu^17LraFX3|$y{FeK&~MJEA;T36*D&19a2La43{NpU&+rmMV)@beGZ_{z zEMZv1u#O>-0V)3*hJP^pi=h+-1xnXqNSr~EZ5g^S^kC@EFqmN^!;TDlFzmySsE1VE zc!tv%&Stoj;Yx<6#sXC+nV;#GxK=xgM>(|7_l4$=M+AA~^->7@aX=cOQ$9OFv>i?i z-B>(7o<+JJ$tX97p>n>;7SeN&&g(Tu=gY&7Qs3=J`5|{9M84TfjweKZ-w^*WOg?Gd z{Db_$LIVPW|K0yTga(B8`SH2`^Z6>{b#ZYphtf4;1i;T%(YqedTV0ei-oLlHR_wgB zjw<6t6IACN6zuQZJ?;B@a~$J{j(a3-Fzm{J=7XM5mU%uFu<=cRr&W?`g&i(Gmz z=51dA*S~pt%=1YCZu-#mG2>PUxG$3z#dP~#z?}`65p(9UfXh2EI%ajAfcw*+e@xCx z0T;ABHfFc63K#z}B&IMzg}XN1BWCkt6;373I_Ac=D%{W*{g}~rRk-UHMKMdCsc_ad z@1nKsRJm`zc@k|tM3vL}R2_Y2n<}?^c0u&s6jjcxGC5j9DCE+5{Sy7AlaO0@`+W4! z4MNVx^Juhhs*rno;JfIx+9EDPoZQ|D~-??pugXmDQZ zFGsyTslg3+eKN|44oH)(MNH|IyKRMY0-J*Gx| z+N9079U2k!R!fI_uiYnV@^?C1)0&P^J*{-PXDq{j=gqmLd&WjSpJ2h=(ij+d#@v##U(+?Rq|lN(|GGou${kkRnCV`T`}nMJ(y@Z&P|v?4A!_;cGf{}oo3ijgi(qcuob2#$n-DIlg$uvo6v}x|ycT}ey8}0{@=Um1SQvM1=)v%3ap7E8 z{`T;gVG-P?UhBivW=3-FQWk}GSrf&%cb*ac+n#7{=iSla)|X>Azp(z{x3W8O((AF| zSx-B0=Ki7KgLGoKi5EP=`vr928r^Nex#3;86Q}jVPp^yP4mgU#RW5YnvX8zC%P;TF zMc6zIGtunHH65%8%Z=*AWtkU-{W-rk_v_x2uwy^=;Rcx83cK0Rm-}`1g|M#n{kd$z zV_{v#58xi}+8uWL*g&qU!KScNjf1$loh!nGUPHJ$`g6ld77pdgc1{el=7w>h21CP2 zwMTFdcJ&BT8#|J_X&4oD?$Ri(YPVllqIe9~)x;^R@0hVTpJ`a%pT}{v=9*!0!wH=6 zp+7tPIDaCy-R4yXanU5M&#}f1MWIu;flg%|%#KXuj-1KrkRzGS`FnC5-p`xCY5jDy z!`_;ioKN7H4rlw#=Jx-5po5S63$9P(_6{zgbGcr!bsctHjOTX6E$T4OZ9eCeHN8XP z$pxIsz|kExJ1*kfOZ#<@pIpox9vj{b{43;P{c(;Hz79Ef_9WNkyQYw&_|u%d zV|mEfh_l>?tJxtlr9W~{V`U*t56*FAMb|=#ez?FnPCXkExcVn9{r7_*szWYwnVY{2 z>Fjfr^R(I!@>=~m*K%=jh;hpePS|;7$eFa8+^XU+AwQnG#SNV?AjEp-9q!vtT|!ir z-Q(PLbqE7dsA{IVENtEKptSRvGLiF~AiI~^ zvX1E!f|^40WG}uL5@f#4K&EflBj}ebBiWgokwGaIrm{<8{eogILO#vwkzRm;G(sGvVdNP0#%;}%liEOZQvhcI>_ozYzQ2m z7cP6%e@UQU*C^TQKW7Hcz7r$+>ipP1!;sE0%~1mbov(C}X=}s9Q~L z_6LNU&ypE`{Y}8@+h52$qSpl&Pl%T#zFin_Ou9h!@WS+fJy#aVHccHJ@Mi2%*>&6g z0k^eR$flRY20XpDN_OJA(10)Jua!;h>lv`gZG-Hxx^2Mg+An2aCL08#9NZ*(xK0uv z9I;iF8U4ZkjM;Ws)W>K3*UERu!f)02yC-}nlP@jymrUIwD+x{a@9n!^w&eFa{_j5= zl%4$flD~HP5!u+KC;hkVKPEdJw$Fdg?31!pe{A*trPCQ%{oOVGv(0~$m8@Oh|JCdB zvJqXT`K#sqB>O@-%Kz7kS7iFxef?v0T$gp*)!F~;f}1k!;UWI|BX7&5+IaZy?tD)+ zpwZfYwYN-`dtTo^$0A8qyHM=EQ6p9MRn&XGqaV{{_a)E#9A0M0zR9cg(`d<+y*yCl zH@vPu_IOH~pH@||Y`Om(Kj(^4+0jow`JJe!kd4VW;rDfQwd~5?y?%KQ>tqR2w)(Ap z(japRTI09#ZL_SiaDkt?>J!Nw42! z^`;?yT_=B#9eeEVXS(K-?2o(Feti!KX3^ z%val8TmHVe);DCJo?Lpr$XC9~P=0++n(yUvCUW82JHEn7bNQ=omwa#PSj*ShpY+X( zwUb}@W3O+o6^`;ROSbyDU3ZaxxV*-9+Dmu2!S)5d>VDqxoSD;nwdeWCy}OU{U2rW> z?&s3aH{wHxyi^qHJEe2D+@&GJ_vN-Ixp|U@Z*^Hm`IVD4zFzKK07A;aat73n_D_l%P3$?p2Z zz8@>!bLO(oyD<~xDceu^=p;{(A6vZNXM@iSx%;?pe1;#GEg#)|ozHe@ygV{sk&nZ& z1@d&O89pXY7t2M`F+MXVESEof-QUNmY?XXtZ5JP(LF?q1*&TcmayQClx4nGk^xY(% z_M@H8q1>(VyZeoN+y{LtPueW?F)G_7U%C9F_m~NL8SePRh4*;Jo|zoRu&1zUG~tbWU#Qc-H&)n4jd+%nx~&zPloi*W2Me zd(REIuXLmL=#X3TQ-Y=5Ka}2;=f9ujJ#dvwe*N`0?-5SP@&V5WdEd@Xlb?Fj&3oCh zEcxZe2=CpldGaOozTO(8h4SBP9KEZyJdpcWn|f<>tdKibX?pMey;@#W`Ipzy%k}b@ zs@GmOzi5(At#0-jtIv$n#k$Fpbh$Mv~h`!BtecW+Ac>azH)eA45ey?RE!mq)!g z=kp1;dRCXOGs z&huT$*hJr@i#+@1Oiaw!Im7eQgQY6M`yl3s>In#4RqC=#Er+Ms}#KEIXJZ;8oNF2OE!*l7fuM?dP{psPlZ);-W-B%tS zzkHkMU)$udzVf@ocwvQyuj;e!F`&QM_}qN8<-s z;^4c(JzT<55|=&h?Qv^GM&d%VP98_^=Oo5;3-%}#7bd<~?CvqK?}NnnGu9r_`zsRD zO7%TvH`OG**N}KT4sJ*kMt^X>{dG%X)4b>Il@(7DPn@oI?;G$kF`}}>U2p5##0v(Q z?oLhb6F>C0@4hMa&qT-dSKT8|s3y7HKI7g|td^wy_MrRj8JbC{zB}AQ^K_FY&D!Yh z8D^AJb!Msi7bne=r1cYrxa+-fPFi}rhx@nFJ(Bu9jB+1c za~AIV2Sg^#d!gfgB)?l;&oxIyx!4>5f~(uJK9T11`J$;4~%a zht;RtCjBxa>1F1Aw;BECB-vSPcf0dwep1Mc^=>1-T#^*@%VM`Kjw_QaG-kOiOI(}u zXw*2j_fx)1I(Bi8Taw0>q*&GNZWWieC*=-}bc-DIT~gQces0Z@eMx6jo!zRg9ZGsL z!raYj%CRKxE81?SO;0Bc)Kqm_p7mqW!-+TN&T&ATra%4ndG^w z(Dn3f<~Ch5ky#jc0mJxmfc&vdoPY)R_cXPj$u!n34h*9N)%zW7zrF{|#b zef$5Obmz-R*QcHzld@j;x#p>>B_(f*FJG+nr)M8{j$d8%1FoLx`{Of59o2%<*I)` z@?Uo^yX%w|JEhNA})F5fekL#EP5sD87*~bwCbOn zuzj}6Nc$nl9vTx|4BSR0U;S!`i?;u`%#!}Fut>M-TCrl%iltr9iG=DKi}r*e9XTwIo-+5dF+zM$rtV#IS;@8 zBKhDjb?0x@-zM*V^~p&%^h5HV?XR4!p8PBMq-V3!(YKD@I_>Zj*9`5e(r zF;Y)<%6)5;GVsS=oX+>NNIBg5qEpg2+mzp49CtF)a84Psd#}^!nI0*HVcVSMX8WcL zt6l4~ARsv9$=8dVF7FRd`POfyle@5EN^JR9r;0gUQ`Ej3v zBAt5QAChu!tG`o2;HZ@Ja2KcRKaNjnd2Hcy&v9ys#UWiMm4sO-n z(dW?O6t^4C9L;Q2rktNu?-+i3T}oGn2adblzD{{lmg(qpd0WaayEw?n+6_OP@?GK)$E}Z!r`%Zkoul`vvnj8lH#v$7FQ#<+bETufxvMGH@6B@@ z-1V1~$hA`)v+M4q)N~%@xO{C=%0Wqg$I$*Rh#nUk*VW@sZA*Zu4y^GGJ2X)yhg>bWAe+CCB1)hfHIg8YVpKjk=Lgb z(?>N9qaUiKn*37au;`F9HF!(912;@3b>ZlH4$;O&sYSk59iA1Lrw$dJb;#LcoBFQo zkVEZA=hVBGb~-rPd#0Y;^p(TjM}Db4O<3U&c`YQhG9unVe_dp%kLeT#lm4AkPrM%C z(A&OyYE*t-hs$sJq<;J<)*&uqP-@+`9UL@{k4SwI@9psCigBq{gB%>}hEGXd7-H%$ zFJxBgYYQ!hUrpwv?iZ*y9Dctzb$at#`(@QDQ^(~#wqKvTK6TB_8v9=^Zc0r%USw~5 zV0&uB_H_G;U++#WU4GAg_L2jsN2g!4A2#D?>UYD=+RqttI`wk5!}ga4olpIv!!CQf z-d9rRdwy+yEAD2hvF%Fxb+PwS8x7~#&+nX+`cQqU{kO3hsd_4->`UVEQfI#JXWy-N zN$TrYUF;tYs!ToqEX@ALG4-k6Kk~6ZFry{)LX)HY)g{kUe`_$a|LyBHsqqck_7e|$ zNVRHIwg3I1AnkqA?{?RdC28u9pV}R))=KO3yw2{2_XcUQ*Clo}Cgy1~KV;fPh1jNb zQPIWb5|Jv9u7b!uFcl*|fLydA1XWUrc)`NwEz$cP-7!>$a_< z;C9-nftPGUhRM>#EI(yC>r!gk;1dUIInA83t=Zq&hRi5RQ+>bDHao36?UwU$+l?M| zX;%l$wH>v+Iqli{$+iREJWHE#b%gEo(QndR8~fTGN%@fGX4b{_Re(zRtlnX^Q;(^o zzh38K`@6nQ`n{Wuwr4jQrRV%=X1n;kMY@BBj_t&F`}8}Lg|@RExuzdH`p#z8WS?}d z>X}VRT~NBG)kB-m2@&a4qe^YA)ptsNa46fR&(!YeW;Jpf;nTk9#~g0j6fGE%zF^t~ z8`-B(>EB#9Zj-)wV*1NBdu^VY&PYEJ^^J|k*}3U^zFu#$A$)OqX~7bkw>c}*r`UdB zvwq5k^yn`p+PMF@Iep@tVK$HU?MN@s>SH4h-kbjI*v>ZBiVmmmzZ`0Ff6>YGmtt?5 zhi2!}_l$C|vAK6SeajV7oB302re|qr+f?b?PaiW`)n@#ygxbN;Br~{>D1-xNb)2r}fsorkP~yn!eP!+1onfc+nTu`+jrG zkaV78Jxb=0!Ce||9kAU$BhRj{we^?|86mr3t<8O6GTw;7tld@OGNj9Vtb3L8&RF=| z(R%fTK^YyUm|G`(H8NvJm5#OL#0eQ0Lq*mbVy0*8&wp?A(PnOjyw3}(uLO%Tx@0z3 z*)^=puv>;Ub?S6GL;n+6;V^l|H=E~KT?|amm~J}F>YZ<1 z#_`jmt@`;q$cPLbXm!=6IwK^#o0X$~W5&+WQC3HTpJw!V8DQlW`8s3f*KSsKx_roZ zWMgABs-H?``pGxz;AOY>WkGdrAKZ`tYLtW5R6OD*Gd7G!o7&apfdu{^W!>Lkm$ znd>rNP8nh8cxY4RH1mFzvvR-9jLYd_`HN_8=FW}bmYR`AGUFosEGI2Gl{xjTv*rCu z=QCgZWNB&l{A%WtS^Ab=df(3M@2+O~e2zTRzU8CE$SdiYX6H!)k z)lrKhvoy1G&+W0WO*F{*Vc9l|qgEDK*LtkCa9C=ebW`VyxU`Q zgQOi<61`gU_?UfJW$%j3Gwvj0IX}!aw~0KH^(aSXKIiVmEY~|fo8RnsBdg}e3+5k_ z?`G*AJYgQ*Cpqihw*BVwO0u$=)_iMzd_qyy=7nFHXFadTIy-ZP`HNK#vtlRCGuP04 zk~MPFG;{0Yud-eY8Ds7q`XNhY;2?9)9F^=H{d$-?PgBo6(l^H3L{&fAqhGN3pGVBH zg9mt;S4P=o-ydvmeyQ3uJAH(y`HFSE*@MPwn}@rEW{;UJG=Gs5o!v6;z1jXnaoKNH zzAy{5>zloPbE8>C){yL7dn?TPuNaf{({oC8hnuNpVb!y<^D^$59oV%n`$_dx zv*+DcW^Z}(gISQu#_WrlN6o&ty)}EN(;l;ZOTNqA5WUUpTJXW_;F0Uif3ak# z8Ta##*`9mmm|a?NB|HAcWV0QeZe>T7jx-yuF3;ZnM}ITB!u0GJcHPYKj^t-&#YLIT zon4mw^PE7lPZ4$5p8MR*mT5oAc1yH1YpDG-`{D~@v#1;IvhQ1KnQi<=kTar>s@ct{ z(wsG`-!AqX_?wuVe3fga2Nre985#4VsrmSRIq|EHnr`epEXU;j9@EnBaXCFzzA-iNoR*{A zb%SY?_1v8CTb7yj)nAemn?KjIyV{zZ8|G6@J^uPC=hmdrrf=SD&*}HmK+`jC_T()3 z*xj_#t0Or+y<$w|FHh$zJs522`TAnckY}Ez%YVC(1BKZ1(jWJ7(!Vz|%~Vaz8UIwr zG+Q$_XKNR+={1uFIlYejVY1e-CMV(jOB4Tq=A6w#TTD_rzsQkZuQus4YlsIdy&bXhx+H5CCoB0Oc|a#z+j?@^yTpOQEJ1jTJ3-H)v+>mRNH!x|n@oHDsJd^Q@j9;$x z&0FS6OG4&b<7Ko8eu$iU-!IkYx)_xyzig4c|)9W_NWng9_~@bJ-G>a z@p*y9hh1jojalYloU(m>-mi}K#!2s%=fOX1ym#`3Jnhvw#xVt3^Y(g+jc<3_otIwy zhmq#hLwP56zB2N4IhE%c_sGcQ;Dx-wA8U+W>fgxoyjEiL&6az4=f21``XoxtD{)IQ zie8tScdqf4(SW}mL2nNE^agW zb%$!cY|#dzW^>K_UeU{qE}S&X-yof5)Y;!Ee@4+Xqto}D@;@CLYgE?HJHO++Ax33& z!TAB5dmEiy6rEpa6l>H)vs=F7qcEcj$NS|w-S;!9j~Jd`yvNn3v1ELHXuOTl)de&1 zd-gIm>SHiJU&l?$=<1c_`5PrdqlUp7@-H;KH>`cPHUI0hUky(m*`05EzS%G&?r{Fl zoz;drUYyGBxwP2u+JTGtuf}H?9_{vXe!pIchC_e5pFckImSNH9w0sxm%Z3&s^7D@y zoi%jRF3&F%Cm4Q`*XQ4Q_r2kPpM)1+Vj_8+P|JEpW*hXSnH^ZGnFFP{VI7yA@o^?qfJ~iGP89UKhiL=7soWdVjg3wsr;t8+KBKRUP|<*}XNojGF)Qr?;xn#W8nSgWdQ*g=18!S8w!L$k&u z1@88r3~t|ATVNLW#=vIR=7PkyCkCBn?JDpbU2otLcd(%Uf--{)hm!??+wu&2R4x=0 zolZ3vP-pb*c( z0MDcl&&B}Hs1VP}0MD!t&&~kPun^DE0ME1#&sHDLxDd};AJ4oH&t4zzpb+muAMd0P z??xZ*s1WZ;AMdOX?@k}@un_N3AMdmf?^Yl0xDfAJAMd;n?_M8upb&LIA9bP-bweL@ zq!4vQA9bb>bw?j{s0ejQA9bn-bxR+0tO#{YA9bz>bx$94un2WgA9b<_byFX8vKrz|^J+ukMXdCpW zG1@Xcv}wg?+w{=J6{D@wLz`EOwoeajU@_W4J+z6%Xd89WMi!&3)J27j1Ac+G1U_$;D`!bi+jY^#m!PfJMVnuOwqF;0KneN+UGxbh=o@s=N0gwi&_$n7g1$o+eMkxV5?%Bu zCFomp(Z`gauhB)HQ-Z!n7ky9(`XXKQNhRo;bkRqZps&(JpH+gsOBa1u3HmZ!^l2sN z+jP;#m7uTFMW0uKzE2l@U2FkqUjY4*KW^=&N!U(9y-uL9zYk-fll%Ox`_^Sln2mNbfB|5fbOCL9p(Xa86D^}51`xVK*xCi zT}KBx&jaW_I?#bip$q9iCn|+*qzxUZ6uOc&bf!}1PTJ6+N})?>L#HZ*Zlw(!s}#DH zHgv91=w8~;!AhZvX+tL~g>I$|9jz3)nl^N{Qs{2l(BVp<%V|TWD}`>S4IQr(x}G+4 zzEbFZ+Ry<@p$lq5CoF|-s0|&l6uP1|bjDKXj@r;6OQB0@L#Hf-ZmA6&vlP0fHgwKX z=$_ipK}(^FYC|V2g>I@19kmR)sy1}iGU%?_&|%A<%W6ZXErV{W4IQ@(x~?{K-ZJRE z+R%Z^pbKk5CoY3-tPLHx47#!wbmlVX&RWo+%b-hZL8mT*Zmk6!y9~Ov7If}1=-yh; z!ONhFYe6S3gKn+`9lZ>?x)yZyGU)DF(BaFV%WFZWFN1Ec1s%T(y1o{4{xazPS{MVA zVJx79F+mx|23i;+lwqu(g)u`J#tvE-LzH7Ip@lI;ImQ-R7-N)Utf7T5M>)nGS{Q?r zV=SVDF-bYbCR!Mylw+)-g)vJx#x7bI!<1tzqlGa|ImR|x7~_;wXP#+n!-S75BHi7|5p#?G1;Lswudt%)&p1;*Bz7-LsrtgVSLcO}N&nizvu zVl1wKF?l7%<{B8IS7NNLfiZg}#_k#z!&hP~uYoarCC2s|7~@xBtgnGFeW3YzG>!AymSapaGjgC2R{CurXA^)}R5KLnUkv8n8iB z!WN+cn?xmS6B@8lRKixF0h>i7Y!@1^VN}AFp#hslC2SiSuyItu)}aBLM-^-z8nA&> z!4{$cn@AOGBO0)gRKZrF0h>t`Y$qD9p;W<^q5+#q6>KXSu(4FZ)}jHMOBHM{8nD4s z!4{(dn@kmKGa9hbRKZrG0h>(~Y&ROP;Z(tvqXC;v6>K}|u<=yE)}s!aPZexG>aYP- z!4{+rn@|;OL+Y>*Rl!!I4x3RGY)9&_AyvVaqz;=>6>LlDurXD`)}#)bQ#EW)>aamo z!xp6un^ZMyQ|ho$Rl`=L4x3dqY**^AVO7JHr4E}`HEdhzuyIwx)};=cS2b*3>ac-T z!xp9vn^-k$W9qPxRl`=M4x3puY-j4Qp;g0{rVg80HEe6@u(4Ic)}{`dTQzKN>af98 z!xpCwn_M+)bLz0sRl`=N4x3#yYaYRU zz!sOY=`QwA=bc_D1}Y22DU{hY>YLqHA-P~tby%O3L9h% zY>`sfBx_)sl)^??16!pOHp?2=E~T(x*1(o2g-x>twoNH)oHej@N@4S?f$dWY8)yw| zp;FjHYhW9d!bVyHTd5Q_(;C=LrLdvaz?Le7O|=HLRVi$&wXn5HVRNm8?NtgJY%OfD zQrKi`VVjl0Mq3M8trRxfTG(!-u;JFimMeu#w-&ZtDQvv8u=Pq|^R0#LR|*?&Eo{M3 z*o13g8tIV)gH62-wskew*y~_xSA)&H4z_nS*x>76i&uk9 zz7Do|HQ4CuV5?Vy&Atw{do|eb>tM@QgH68fuXJgHNFzz6CY-80z6`P=n8*9=-=P_#o=xi%^44 zq8`2pHTWp%;j2)C&!Qf_3pMyK>fy^!gHNL#z6~|_IO^f+P=n8-9=;DX_(1C63sHkl zq#nKzHTX#C;VV&t&!ir{6E*ly>fuXKgHNR%z7;k2SnAgzrZJAJ9Yif+X+> zJ%n#a0w2*s_=+U(89jvWNCF?yL->*;@F_inZ%G0l(?j^0B=9*sgzrfLAJjwmq9pK1 zJ%n#c0w2{w_^KrESv`dBN&+9&L-?{J@M%4SZ%YCn*F*TaB=C7XgzrlNAJ{|q!X)sC zJ%m+O0v}led}R{&%o^Z3lfZ}80AHE}KD7q;)+F$;HNe*Y1u>rnEF?^5>@I{K@lWc@< zQVbtuBYc%&_$(XYyA;ER*$7{z7(UHL_%_AxaW=x&DTdFp5x!3`e4vf+g^J-5ZG>-B z3?FGDe5GReOdH`l6~l+x2w$ogKGjC}R>knKHp15`hR?MTzE?4Pu#ND=is6%Ogl|?1 zA8jLiwPL8ljqu%y;lpi&FINnoZXuF?_~N@EwccLvDgESqz_Y6MV~J_?VmEYZk-j+yvjV7(VDG_@c$|NjJeaEryS} z3BGDEeAZ3yU5nwvZh|jc44-xreA{C9xSQbX7Q^S=1mCw9KJX^^!o~23H^Db9hL5}n zzH%{q=1uUOi{V3Wf-hYRpL#QV>tguWo8fC0!{^=%-@6z-_-6Rx#qh~D!#6L2kG>hc zdJ%l~&G6le;KOf*FJA-8z2Hlpcz~N z5jX?Q;0}nuA!r7dKm<-fGq?pJa15HkH4uSw&xD6t399qD25P|d10`7wd9EcWhAw=Lrw168S0!N|+TnQ04 z6D{CQh`^y}0ha=QKe4z4+zJsm7A@dfh`_mM0rx@#4n_;O7$R^oTENW^fuqp^u7(Jl zjTUe>MBs3=fXg8Qr=tbj4iPvWE#P{H!1-ta_d^5@NDH_iB5*<;fg2(MN8}N>A|h}` z9)UX|0*B-gxFjNQN*;k*A_B+c5x6EIa84e9dm;h{ z9)UX}1c&AkxHLj=Y94`GBLv6h5x6!&aBd!hdm{t~=P|fALU3{(gPZgJaC9foHQxQ& z$M3zjSwv!%Ac+K#gv@jHzKK~PhQt_RNFqWKiA>s}+G-6|)fO$vR2V%IMrwR>!8y&P`=^Y|8N5RF=o4 zOwUbadu+=1+*H=brp(VxWq)kS0Nqp;$fiutO=W{@$_U+5R>-Ez&`o8BY|0SbRF=r5 zOwmnci)_jm-Bi}drp(bzWshviAl+0J$)-%wO=Xj8$|&7bR>`K!(oJQTY|1d*RF=u6 zOw%o8n{3KB-BQ-crp(hVWuI)yK;2Rn%BD=zEoGx@6R!5VrL2@qnW9x}_|Y zO_{1&%2wHwvAU(Kl}(weTgqP9l)<{CES61~tXs-v*_6?`rL2}snXOyOZrPOKx}_|a zO_{D+%68e5@w%m~mra?kTgraflmWY?ESOE1uv^N8*_070Q&!BT%vhPSV>V^T%9JIu zDN|OaY?)0NvodAPY|5OKDSKv92CYn4G@CMMWy+@6lu;{FR?Vi&TA8wIHf7k#lx4Fi z(^jTzn@t(FGG*Ot%Dj~+`({-Ju1r}tt1@wA%Enohktq*T-i{oGNKjAidvN!tx$HVRVKAU*;K1CsujwrT9sL?PPJIelAlmWh@EU-nH;5*6&Ta*#LqpYw+nc+Li4qKEVzN0L$MVaC|$`)Ic zF}|a$u|=8VJIWqgltI3uEV4zJwX|neltdj$4!=zo#s@MVaz@%9dM{ zF~6s*xkZ`td&-_$ltI6zEV@OR^n1#tTa;11r>wd~ne}_hu3MC0zo#s_MVa<{%C=jS zalfamyG5Dzd&<6Bl!3peEWAaT_wk1nfZIl&RdkBzo#s{MVb10%GO(y zv9DCt-lEKXrLy-HW$-JN#kVMvU#V=qMH&4{W%Vt}>{lwgZ&8N7QdxeBGX0gx_FI(k zuT<9GqRfA#vi}wtfJ#{ai%dYJY=A{Zpi)-AA~R4aJ7AF^sFWqJ$P`q{7Fc8qDrF5U zG6$8i2NoHGN?8PpOhTn>f<;E5QdYqtvv6N_!6L(OUzWil({Nw5!6M^uU)I4Q^Kf7G z!6E~3Ulzh56LDWQ!XhJaUsl2*GjU&b!XiU)UzWlmQ*mFm!XjgFU)I7Rb8%nx!Xkrl zUlzk6lW|`*!;sOqFRNk5Y}}XKFl0FH%W@bp9rtBB3>lC6vL1%a#{=09Lk8r5EQlc! z@<2AkkP&$xD`LouJdhnRWJn&!k{B{24`fRW8IuRHCWg$(1KATp2IYY)iXoHoKsLpY zQF$P%V#usKkXtWM>Q+nkrcuL#C!mw#JaLsgkuZWNxZtZwwinDp?#uCZ|d^$B@yflGQO}cB*7| z3>ls(Ssp{Cr%JZRknyRK^)Y0As$_o*8K5dzAVVgoN;b%l5vr0EGGvCTWQPnHqAFP; zL#C)ow#bk%s**J_WR9w2j|>^4Dp@2$CaGFB$&gX1mQ^xjma1i!3>l_sStdiKsam$l zka4P(buwh0s%4)H8K`PmC_^TyS~kj%k*b!JGGwNzWv2`os%lv(L#C=)w#tyPs+P4f zWUi`ZuM8QiYFR8pCaYRD%aGBkmen$3wyI^fjLok;td`|cS5p0lvR#IZ*F#w^L+0zD z?3W<}_D~kgkO_Mz8)nFeJ(LwQWX2xKj%h&5_=mD&hD_N**)l`M?4higA#?Un_RNq$ zdnk)$$fP}#O*3TF9?Gg2GHVZI*9;l9hq7#jOxr`*HqEj)_fXc&ka>G3`)0_%J(Ptr zWa1vm#u+klk7VTxnYl-@bB1oLAIZ`gGIft+>kJvYN3wQ?%-ti|J3|KVku07ellMqA z&ydl3B&%o0>^+j*Gi3N4$?_R8eUD`O3>m*ivVMll-y_*SLk94XETH~$C(U5t3EcJ{khy#;duhmEK98z3MG-Nz$WIYX;&l=fJLk6@)7Sxalt&t5iWJGIZMGcwJ8re}phO|bO)Q~Byku5c3 zOlxFK4Vlv#*;7LXwMG`zkV&nPO*LdxYh+aonbjKERYQigMwZo(X|0iMHDp|CWL*uJ z*C(>Ch79ZzSy)3R_K9q)AtU=lR@RW2eIh$+$k0BKr8Q(~pUBo4GPX}-Z4H^*C$hJO z4DJ(ITtg=JiEOSRqx(cw*O1wLBD-tI@IH~{HDr39$o3jCzE5O*4Vm93vcHB5@Do{J zLnio%Y_K6C{6tpRkQuI(9X4c$Yh{TInc`a6VnfEbR@T^%Ij)sGHe`@%Wswb;i=& zkeRNPoi=2sYh|eond(~EYD31lR@T~(xvrJHHe|4$%3>Qb*-vG&4H@mHvf75s_EXty zLx%gQEVpqsX5drVZbQcVsjRml^ZgX;E(88l7Tk~te<~Yp$cR6c6*pwYpURFKGUQKX z$qkwEr?TaSjQLYpb3^9*sqDESgZ@+&-H=ItDw}S|s6UleH)PhI%B~wS>~*s2hD>{% zY`Y=jUMK5r$h_Cdz8f;|b+Yh=OnjYeydfiBCo6Br%-6}z8#45Dvh;>beVuH*A!A=B zYj4Qh*U8=+GWd0}_=Ze=oov1#qhBYhZ^-P|$?h96{B`;<8#4WM`s*4p{&lkchRlDR z?EnA&KmPZp%bg7V^BS-A2LJu)&$}4>-{0*MV(`zqdCFn%&;L6!!QkI_s%o^szyH9( z41+(<_I3pZf4+A%&o%h-J{PmZ;Lkti=T!!OpP=y@4E}!B+uIEOzQ^W%Yw-79?tH}H z=aKlo(*{4Ey1*+2Kd&u6lxs&~F%pK?82mi1{@u{R&$nP!D+@pG`&KUtKmVM!dRX{< zob`^e@cW7SqQ8aT*V4Yp7Jh#xPffJ&`)rz-W8wE3@jz=f{k})M{IZ4L|HRgBTKGIn z`0#xTpO1v_Pb_?1d=GwY;q&t#<$#6H)AoOUv+(&ETXfOF=dHqa)57Pk@U1EfpU116 zZB{;?y*_Vl<@36zcLyt<-#x$iTKPPmn;358^L?efx0TQPskup3KL6XCQmuR+3fE>? z`F?o#6ipO&9qZRPuQHvJrnmG5`IlTB=V-`|+n*2ee$yE1PZ&x2#n1lf2# z?9p^do)?SX8f4@75#>3`#`EOh)+sigFTv3>Z9H$DJNTT9=g<1#i)=iPHeFm{(}FXSw5siJ)WN_XFJv7dAfXxe?6YB8_Oc=@w|Plq;EZ*ze9}S^>`j%Sv;X0&*#LJ z)9dlPe)ZjwdOW}1>+(`Pp64%p_If>@?{Sgu*5i5q)At|OAI^ecpezFXqJ5hl9VZ&-?ZIuZQdNzI}hh>H55X-T(NzKJViRW6SIF zex7>aaedy`p%WW6;Qf8@@0JaCpSxvvHsJjpb}gU*?|YYN(G7V2Z~L!b1J(mBGe$IE zeGpof)`0awo7@=E!UD|;4gh$?j2COgomM?F>dZSz3dkt8B9J#%@0qc?OxnDJ4 zeKN3YUjx=F-ZPFjVEwY^zdswWo^hFWqXFw1&ujM^u->_qZfVH+XV%}%8nPbRnda7z z_0ea4c5TRdY08+;hOD2CpE4V=p1MCQu_5cLlgGw1WWAL&FtZ`+ubuk~8nPby(lM_g z>$AMwOB%9XyAb+zL)LF~pKfT#dhSfO?G0JqrGM~kL)Lp6+>SJ4{kQ6^(+yb<#yVYT z$olZD1?3G{FTVTaaYNRRql+3gVm-O8~1%S&#R6 z;?$V+`L{Xk8?#>j>q3{ttlu{!hBRh9-|AaOW7hZG{1Y0p-oLndbYs^4k&QAMvmXdA z$#2a5;PllwjoB}>8@{+P`-j@SD;u+)c*$>lWA+zYR(;l({YHUxPh<8UXLEmQ%zosr zv%fcHfAVsl%Z=Hu9Qm}YG5eRTZ67seKNIjm{U+>h2HkXR!hXk=+^GrspRs%Vny?=l z>>b&J{n42veVVXedU|(g6ZTI(j2YjA{gnIn)0(iqa_Lgsg#FfgOI~Qg{%e25Yfb)t zKbEql3H!6tyFO~de(lE&JDae7>ofoRChX@@um0SG{axe!XPdC!OZfPoChY$@H@Vw{ z{ordeYMZb>Tzaf=Q}&A;d$eiF{xSZw&P~}*J}m3ml>KF|#Mq|nH`{+Qpeg&$7aONE zWj{J6Yf@A8rwtC~G-bc)(fOIC>|cMH_i|JAvro>y(Ukq|4-xM-WxwnC=9Z@He=Ewq zYRZ0i?124E*&h%4;CNH^%O@WH*_8eBrQ{n;*-sa5z2B7m^{RRnC-&RD$2W6g|6R1R zy%YQK;3i$2*q;|q3UOk;-uo+u6Z`iSO%t5h&*x1V?Zp26*DunY*zfObl<&m;zti|R zPMilgZ(HQV`M`@B`pS91v&kPgaenY%f9jBUco-?%Sax>0%o{PENjPst3^By(h z{3ra!`p%pO?YFgX=6vW-zfR7a7daOCIdgvGcR0eC^Q6U%`Z#mGG=AVvXU?0}FHCjj z{At{wEN9N6UaD8*%=uKO`1#J9SNT1^)S2_EO?%#P<~-}I>W$8vZ&ifsaOS*gckW(i z&c7-*9dYJ7Y|Y=NojD)d=61!I^RnRNa%axZJYRk6%z4_g`x-Roe69DR7R@&IVd&iP}ryz=IpM?SOqadXZm`yXiF!g*y$c?%cLFB`V=aN#`jVK09d&NmaXBV9P} ztXykMyd=c^$r-*Mr* z_4ltgx^Vvb+qvy7oX7gseCxvb?0NSiE}Yk1k3H?e`E63_-!7czIzM~ch4bBR?>uth zym$4N^<6ptO+V@C%6agD@{X>Y4?k(_=gN8U&pr{ZoFCtD#Jh5yJbg@(E9c8G1>;;f zZ=Se#sw?NuXV%SfjHX z&bz}yesbmf+wA+hE9c>>NB-r?`FNkHw_G_dk1MHm<@|iX%eEGrr@O6a-h%V>+7H}Y zaNgc?TelXRzi-_W+Jf`=lAp{LoX;;knb3ms`r8*qx8VGK^|kaCoaZmEnAw8!{S(#C zwcxxzwQgYx&i?}&tZ2b~K!Ve{7TgbPbKTm4`-0RqyIOF6Fx2fp3+@vZcl@md_X~|Z zFSOvk;keh07TiDl+4+78?jr)cjh5U`{Mgy4CHEC;yxO(o{^BbSpO)NbwCNbslKYKa z?c-W<-|=4Sfi1cJ*zc0klKT+9rjuH7KXS5OPD}1f_SBZPs$`P#Tv+&BGwd}=H1pFZ3*s}=WA>(zCNBh>?w=I9-)0+FY7tRK?=00xS&bZdx&y~M6ur>E})3Z`qbAQ*e*QD0m z=l$0q`n z$2Qz&9`x?shWpLr+hJ|E?`-f@uQuF&UYwiQhWpU7eaE!nezdwtMjP%+qko&(hWpd^ zRy@~+`&92S3)^tN`m@_xZMbh;apCMstxzEpLf{ThWpx@^S`v= z{x;*Cb8WcKy_xcF8}4^sce&e!``+O{KWW4LZ}7{F+HxPN74^yPmG+HyaAbk*Fp+*cp# zzql>;*Vi7bXv=+e+l}kma=$%s_|~@EckiwJx-IwL!JGHDRh@7jM>JMRBCU76dCJiy?2i`$V8c+zfV zJMsd1K3~_4{J_G5t?kGYOuYJaJMsm6pWWY%yg``D@pj}70zW+8jyytm^tE>66Z##y z+m5`##I)LWZ*k|=!uI4ZCKtTbo;=1M58iK2K4Zu; zTiTP?I9&5(d-5B7=lF#kvG}-v*||u#J6{X8+nw~UygDkpVF}V z6gToJ`D=6C$giAodd7`BOX%DMZsc2*mc8yq-sP`xYu(7d_#ghrjXX?2*ynEKW48To zuN!%pe;XfhBR|uk@RS>Qn#e!@awA`p9DmD=yiMlERc_>Oa++D)$>U5fXy#5nXZ)#l z?&Nj)MEJOq-|6&rpgVbT-ap;A_K>_9$h&qd!3 zqmdmTu_Xk^EY~Z;2hrvu&vv-I07-qps;1Bk13-&(OS%O>yVy=+-0 z@`)X*R(B$=c<1THPUII?HQ3&XJY%zFdpePCOlfhb6M4rOZBBF||CrqVLMQT&P28_{ zA|JWj{az>XlK;5Xb|OF7uze#B@|4xBTY8YM{L;0P2YE}=sk;aH%T@KmJji42u61~j z&;0oQAP@4IQ*Neskl(y^X`%;t&hV4dJ;-+^9Vqr7?-~5%d=K)U7dF1?K^}D2TdO?C zhc2D}fd_ffH*&UmkRKgC`fCsJq!qpPd5|w1*!>p|@}^lXXFbTDDsJdO9<}QHZ4dIP zncqFc{x@2^&gMyeb@>aW$@e5*`?SGxp5$%&pMTkt{Oypf%RR~Cww$}xlYH*m zi642A*FER9!;}2(+3R~e$@8wV_TJddi@b67^bjxd$2UCfUgVJ{UL4>>KKZqG zMtG4|E*vqzi~Mr)rqjI0Gf&w!%Zq&T^x1R0$UFP?SmZ_idF|yly~soFd-FXn^3m`2 z`PhrRbkEAqy~s}&e6ZJxJatymVK4I4%^#oiB5yr?<3%s>*Cj)4c#+2rdvMQ-eD;R5 zwO-`4_w{Pjnf&&f|Fq~#p4)X{$Ij%tO<&*6*Qn zI@FuIerUIG-sJatuFLQy&ws4#OmFi2&6YjmP2Ru4y1<+Ke__coZ#=*|H{S8a2c(VN z;EfkJaQIVi{J_zOUEX+tnH%i*yce#c!@e| ziVuF`*tj$wJVnTkX+HRh;0A?0c#Feh=lb9;sy|uigU9&p$s0cS4EMx$eefF1*L>uI z-&lQZyAPh@o8Ub@_>P&+9rVF_e6#c#?Ian{~mLRIY5>1#fcpq*oXG$x!EjE_jsD10%ZNQ!3{7>Vj8kw`*`0{K|>j zDP8a^?K@BGf^WH-lHCRGGWwOmF8G(kujY2a!yNx-VHbSNU#@Rcn=W{pyo(3A;BO9Fj(5T1Z1p+U1)t;I|7sV!POGW6yWn@;UQpcy z&$IpmOILhPsxrYgfEe{`RlB;-9AM_@OHv>W}S5yW*pM{_Ip&yj1T`E_KCEMSgUnE1v4p z|K00~uiEhTldgEHcFP)c!(TbQp)`c-WyWzJE4~Xi9=L!ms z?}qPc?UmRK?^V)tR5$$Bi2D<};lZ~2ncWQ^HuuNEZg{buKb+eQKlaw5h28LEr?cPa zhA&$_Xl*yV*@12!cEg{|s<*8h9_{VFc6Gz2h3($g4X-xnjbq*LYp1jR=!R!I8+W-I zzHNld&2D(N-d8HS;omlWUfT^1_rePeeerR>CAs?I= ziZ9-8Z_nkv_`ku|R{P=s`@g%v7azD|*r&dD!B=fx`{D;re({4Zo^VmdQD1!FCoN9- z;tgZJzvzoUjGTVm7mv8E^(p$6Ho! zFYS)MTpIsEcRc38lS{heGjB{<(H*b3?e=@!@tc3n-qan>nPc729p5>5$v55cp5M3} z=#KxKz4Djtc+l1D&UD9zc35+{J6_c0cC$NvH1VCv?s(FwR<+&nrMBe_{P3pvja~fk zr{)Xo{qU%H)t&wDskJi#{P3!`E`|HyS7U~met6dF-w*V|w^sHT;fHsfuqM?H|JtQ~ zrXL%?=<-#RDeDCSN8-94-$`|hX;eWGFKK8={ zM|#!s#|MwkYvzv^KDWD#KYnjuO01=SN`qXB!B$!kT%o(@ys2D7y9Fy%_VdE@y=iV__9C#d2aPGe?0Wt{_ptX zqity)_~WI2ShmFr$5&r$bI2cWeWBNJfBdz7_E~>C_L0~B_Qz*` z^~Ftpy!O2_mHzncIgg(BXk^itnNWyLEksl z_n^PvuZf@ZpwHl|fG>K`Z}4;Vw>{`P=>Yd3&v5o$m!9-B zT>GeJPx>1I#zyv}&tXgBUOnk|n6ztPPx>AbGl%!2{~_OHTu<5mmPdC_=}AAtxXCkm z(ih>`u&5{f5gk66(~~}lAwyp7Nx#I-+pqPcZ(_*ORXypSaPR)Vp7c?4I9gq8>1a>-ExK(#*^|DDalQWRN&m%nzh3Q0A4YO&Sx@>g z+F!fhlfDd>nYBIX&xow5A1M3ZYT0wnf%I#%s%sNS-^S7T9)a|4Y%_cV>EqZpFDQ_H z4qHuBAblN$#k~XR?`U2=D3Csn^BE%o>GwEsZd@RJ9}g1K1L^p4v*4Kgb zlWaKjeIR`$2fYsm(qGd2`QHNRGkNjs*+BYDIt2Y4NZ-k&m;Vc-|Kz80cLV7|`NRKl zApIy#bF4x1rDPv%5=4K>tu`%#=u>%XvU?EyDigPO2hq1O{H}ix{VQ1!VL|kPj!_Vf*+ujQr3i9z(Y_(qKkqR-_{;e;UiUH<$uGl;&I|NhMlqW`5`hms)rV6unJ z3!)$9!i%p2(HApw=dvLBW4y1d3ZhTuq4WQO=$E-2y(x&k8Eg8sAo^z_mV6yVAI;)z z-v`l8Q*-jCAo^;S-aj5he@$$wvqALPGzz&KM88etkQ+ht-PB~=38MeTWB$V+`fw(% zGJ@&H`F=~IVES^R_qqhrpL6_|cEPg$ZRTI_45nWv@ju^S`gTI^2L;o=6J8q?Odrp% zdcA|`=Xs^^pkVrXPCE?`roYGGJT{m9VET^+uC5N2 z{cksCR$VatNc#sh452TngGcia`jZykYZF4BlI=jJ5c-wgc&lp&eM>=;dxp@zbU7d* zgg&NqRrV12nexBu7eZgtumwXx=x^#ZaAXL5PL3uMLg;r&JemGOIset0PTURU;y38n8VqR*sI`oEU{ zkQGWFSb6NsQ2N1!e_0YrU)a|H^Frwl>%9KuQ2NA{w|*^@elg3!6`}Nv6<4hdrGKm} zeM6}1zgy<vo6IU-oDHA4BOgOU*tUO265KqsK$(JDcElCY1iO zOA9ZB(uX$b>c64%qx~IsJCwe(DJ$-W(w}zaznW0`)F#_)Vf3s0wX8`PeQT+gT*GAl z-A?|yk~J$JHi7=3S-T@%CT zf9pLoIgCEI_m+$cqaW_U{>fqV#SN&L7Dj*E%Aou(`s6OAmxj?V=dp5L7=3f82VM@N ze{T8RrD62Zecxe482xnD`>hS5udY$<`Y`(Iyx!a#MxR~im)pbWw~PDZ>oEH6><_*R zqyH|V#i20z@VfT+C5(PNr~aqH=*zn~{?9P_^Y#{838PPM;e!9d=-2DN@=h3ido>%X z!|31paQo9R`uO_psUJ>1-`V|6;q>)QI@&T^_P@i$U){p#^BZ!)E1Z769VdLl>HBN+ zTVOc-eLN2=@WdsW^6e9f_Ilp3a4-I z-0ZAy`UgMH$P1^Ba86QjIQ@hX5p%-nE4=LfQaJsE&(K_Ntr-wOALW(aNfGo@cD$YvL0@I>C8-hgS0?&TiJ;HYadcV){g!RB zW=7C=dB#!_LI35vHFF~9!)zM-QUv{&a}O?#pfB@}(aR&~&un#LRRn#SktOd%(64D) zH%8F68L)Iq1pS+}Eq6rF$GLO$*IKfj?UdN@y9oL^kGy{%g8ojwPCrM`=b5+mLk@S(yIo&Cee$vp$E|K(=9$n=hNq=dt`@xa)nXVif z6-mG8(T^RG^qpR;>l;b`>8~jXk@TUyziD_R{iul#M@Q0^dbWRBB>kzq-^z%jPj%77 z>5=rSZtYSKN#E+$8Ksf*uP)v;He%F2NH$>9+x-MyRB>k^rU)UB&A8gr_TIPHt1KXzZl;Yj*q z_on?CNx$s!1*anEo3(#@K9c^~{YNfG(nss{-?d2kX-7A>9Z6qprdMSo{j~`(k0NFN zy&4a%i=^N7{mlAN^xZa@-872++aZfwqv*q(x~gpy{kWsncZ{Mhx8qjtDEf1E@9Z8$ zpRV8Tz$p543%(7HqHlNE-qT7iYWSqFK=2CMgOpM!MZ5=h^r=i6h%MrH{n~O=qn!D^z$hCi@&(^ zbrgNZH@EGLqTje;-u@{1jt?XpiK72FyUp<^+5gTLFP(~_AKCN6^HKCAhh$%lqCdH% z|FtOkl=t1d6-B>tuaECW(YO3+dUX{2%Nsk?M$yOo>hIQQ`kBo|jiTvm{vpOWn*L_z zTP>sMbMC&neKh^fF8w^B>3iN^?h{S_bNnj5X!@X+#Rf&w554hHcr<;{uRI?cO@DM~ zr{2-@NpJn8e>DBlgxXpxU`l&B(ni5T4b?eA!(ezih zI*=PppY?^L!f5)fbI#0;rtkXDgn7~QU*GuqrD*!FPo^)9rXTy|tIMM4%dVTWBAWi} z_zSC}>C;Xa`M+rTwL2W!7){^y7rnMb)4$zv=eB72xTC$ljHaKv%NyTB)7O3G$@kIp zcMqL1g`DZ#+03O&@q%%H?SK!Be*X8%VQ!4SO-h9V7eS_1`Ps#n5M;cxitO{q{4@9FC#ye#o!C#L$0#W8cXb`ta>vo{6C!Kk35@ zG4$oTz4dnt{rMlvyA~t+-|cGFtr+_C|4Oo4(9$ZR`%cbdhLc-<~e-(>c_Fncj(*p)7bx?_pok9Eb|}ox_uSP zJP7Bl-^4N>VoJ~NW0@C`_1XSd=0|u09FAq4#NtiIVwo?o(ep$s^Ck-3J{`;ai91ct z$1;z?bKa#`=2KY8uf#I1;;q!{vCOYHedty!^DK@8-ic+tMb4`GvCO;p;qk**=3g8b zUmMFjjM?8>;+T(dp?!lm=4IR|Y7)o%jL&~@j$@vNk59`u=4J!I&j`w%?#>xKs`92PaV}8e^Ucqt9^XR`IJdXJu=MP55G4I2@z9WwL zA5G%pUlj4{kvZzyX9P>oZ4jmoGe34W0QsbC6GUtj9P>@Cte+Fdyp!wS z&W~gM$*NNe;+ThW_rFDPvj6^7PnO0pFXh8#Z^SV_rOth29P?CczN_Pyud+S(y*TEr zG>ZNpj`=H%9UsOqk7Z}C&2h|UY1sSIIOes~Gk3%>zhz6zmvPKNw`x zEKaS7W8TesesyuozZqR^wKEUrs~;QKnUC}B;wElQ8S%+vYw_ttji z>kNFey`6bGi;_CpW&eBRH1e`DkEiN;A3O7Tyo-J9%HvJi6Xa3J;FFNeZ0~*~e-p+iWjYs;~W&eAu$R1>8evog&A$H~orL7-k zXTDHmY>J(ELpx85wlja|WM-njr`efLRQ1XfyX=3DnwC@Tvj06cyq|4no>5uX zTs!lP&TP%MGw&!PsL0Ozqc?Yy+GYQHP7Zp`&U~bkTj$xCm-J897wybXTJ`?RcIGMF zY`NIZe5FgTEVVOlX;$^?cIGdAocWfWc}#Optg0ZnlJM)?vt$)wX{HDDPKCm;- zsYUiiJM*0y9@%7P-qYHypV*oIbo_cIHQ&`eTos zc~YIbes5>KRP(}pcIHj3-Fwi^{HcTWkJx4Z17AxxW@kQC<+9^;=2cZ6KWS%v)oSNI z?98(|JNTTP`Bq;pxL{}ARnWJ8*_nSe@a`2m^RQ~Yui2T8H8kZvJM*#}FP7P5{{xSH zT49&{53Ky-o}KwxyJ{cUnYZQE`H`LZTkZNju``eB^Yl79^SS<;Z*?%QYtP#H4%z=8 zzb_g&nCBICw5fynUgs`4JDB(7Ug7Fs{#SKvD+lwyW;SW(U_RK3t=t{V3k&Md$-(@v zXS}=|%oCg7{IQQa^>8qctg3C0gZX5aoI@SVE1P7Ca4^4Y z&Vwii^UOm2jdd{J?8TD~2lLKy_V#u#|E%J}z7FQ0HC;Nu!F;qIXAX8SFU@865C`+q z9t93_Fi-7Sr(_57)mB^^>0sX4fbYgQWdDQTd@I$#JhqalX%6PIRYpv9Ft4p){R{{5 z+rId1s)KoMk5^|qWdDQDOv-UE?=7**Ob7Gd#$GRQFb}Twqap|M;bJmM9n6bs=JBk9 z`Ej$)%yG#6hdlS%^A6_Awd(z%gL!lP?k#XIf6nQHg%0M?O&_wv!F;-j)k_`BtGo67 z>kj7EHS7DPgL!s`uB~t|->&t-w;jy8tMOUmVE$dn5AQmdhqq|#{~XN63%v7zgL!#5 z3pP5KpJ%q&S8!MwlUzS-ws{@=R5gAV2a)?fdVgZY3@U5`4L z7x?P)#~iZ%p`YIT)xkW$^yCu`<_mth`*#QP2A6dF!@>N)C-cram`7;2bl$;y!Zk4$ z9n35IX~ka-<`*t3``f`h!}GoWaWLQT#}(Hc%sY(v_lAS{hXX=yIhcodeco*c^AX(+ zS2&oLc-i@$gZYV3$@d-1Q}kY0tG(^;stdM<}(ia z#$qzBar14P$^6EZof??Tb8IoBk;!~VuVE%?s6BC`H;(#>R^W$?}JCi5+mEBsC7T{gJa!({&D;Cq24^DsN!2{xIJ`NFMG zQ}#c+hn9TFM)pn4{e9vZ8gH7gres?0#Wd7&VElDQxK!15*n8|$5fKek% z=7qZXrkKnRT~$5OWS;2y1EWpmi^jb^)@0sj=IB(D`J)Cqfh_CK=IvUw)+T%YrtZ!+ICbNdS>^Ik97Uox5hdgbr}lX@Y?aA8+mJ_Zo6NVpF?qEq`yUl>c#SFhA64W3uE{*yQLnvcG9TAb_P)uy z+|LKDGnt?J`T7q`=IPoWuQz4?qel+iXfkj2(FY%z%-{9B_mL_4AAQyQ*knGh->aKV z=JnS8zQtsIZ>rl?lX<@V(mpkr@4M%JpP9`2-E(Q1Df=Hi(0zygeTSkaj{MwYKCtz* zohI{wgZF)5GC%m{{Vz@C2?uuh+LZl|sT;A&WZv+&dAm*K5BJ*ijmbRX9lz``nNR%b z-EU3i6^FI_&SZXZ|B&xZ<{4j2`oUzrag*#HP1*mLZ|CnbnScCf<$jZS$UlC3z+^sh z%iRY}+5eb3hYp#{PabpfCsX!6X7HbfP39{f`um6}`ycbmzei2xFQ;Aq*<>E`v)7K9 z%xCtz`isfD=3y6qHJRVs^z?C)dCo(R{$?`YxzpYgCi9+4KRszO|9RZn-%Z*7*q>fG zWy=1?emC>9$-HQD)E_4EqX);FF_|a*m-|_h`O;4xpEYIwV>g{SXEJ~K+>Y}m^Qc!X z{?lYW^@X$xCiAMd246H~|6}W0FPY4_Gob3WFB|X zSJzGEbC1ZlVaoo;?QZ^`Df=I{dDnj?^Sr$$-ZW+Zr;o_KUjg~@#J1xG7P=8caTbH`-<_*Yl&n9L)8 zH|MU&eDbE1cTMJ%+e+`5%r9T?@Se#$^JS%#CiBfb?^l}4JCDn|Z!-V<^1t^@=Ak!B zePGJ|+xP$Sz+_&!#ZhH4KmG70RVMS)+qJDWnXi8L`D&AS>m#mJo6KL28~o5@9{XpX zJT#flzNN_{lX>kuvL2bT|Bjd+ADOcMj^phfo6L7F%YAIh{yX0M;jto5FaBPQ$^7^eQBO?f$#0qS#ALp_(|1oy=FL|fP1%35$APD&?7x|F z^QkHOZ-zM6nX>=pi-C2f?7ulSsm_%BH+N63GiCqH4;Iv!vj1j_ck4{qf3xY1I#c%F zT)Mx`l>IkX{a$Cv{+qsk*O{{aW}mV;Q}*AycE8S){Wo1}>P*>x^T5+OQ~19Z|0Da~ zi~n8rzZd_x?0+x*`?CMN_`jF^@5Mh)_P-bZeA)kA{QG48d-3m={qMz}NA|xLe?Hm& zUi^7w|9kQ0m;LX>-$(Yp7k@w5|6crkW&eBe_m}=1$MgA?{g3DKF8d$P=U?_ep6`R~e>~q0 z+5dRHFS7sfe1ByBStElKqe8`zHGz&-YLEKc4TS?0-DpPuc%?zOSa8vj2T}9?1Up;rSr@--qXg?0+AgAF}^_c%I1q_u=^> z``?G>jqHCPoUfo=auY#AD&;b|9yC#$^Q4@`6m0{hv%K_e;=NI zvj2T}9?Jgr<@qT4-6ge_x*evj2T~AISdq<^3T0-Ufw_m%8_Ki*%m|NVHM$^Q4_ z{U-b0kN2JIe?Q)Tvj6>fAIkpsA56J%a zXMG_1-=Fn@?0LLSx?CR_h)?}``@4ShU|ZT)*rI}{aKI5{`Y5nBKzN;^@{9& zf7UOu|NU9d$o}_deIxrnfc1{-{{YrMvi}2E56S)yV0|R}KY;a;?Ee7PPqP05SWn6R z4`6*I`#*s7mhArk)?c#!16YsA{tsY%Ci_2t^_uMe0M>7^{{vXh$^H*ueJA@rfc2j2 z{{Ys1vi}2E56b=zV0|e2KY;b3?EgU4kFx&*Sx?IT4`h8Q`#+HNrtJSf)}ONf16hyC z{tsk*D*Hc>^{VXuK-RCa{{vai%Ki^zeJlGvkoB(Y|3KEivi}2F56k`!WPL3AKalmZ z?EgU4&$9mmSx?LU4`h8U`#+HNw(S2P*59)KgIJHt{tse(F8e=-^}6i;AlC1)|ASc1 z%l;2yeJ}ezi1ohg{~*@?vj2nF56J!xVt*j}KZyN;?EfJ453>J**iXp*4`P2I`#*^N zhV1_!_8+qUgV>MA{tse*BKtpx{fg}WAoee^|AX1j$o>yzeX|(PhdYP`=7x6RQ5lC{i^JL0{d6l{{;54vi}L}Z)N`z z*zd~zC$RsO{ZC*&Ec>6p{#f=uf&H@Ve**hw+5ZIg)3X1G?5}126WMRe{wK2kmi_|Cjwwa2_N3KZNrc+5aJ&*U0`4;rvGSe+cI}vj0Ok-;wHyd`J(LqP|h1= z|A%t^DEmK@^GMnMVVqCO{tx54Qucos=a;ho!#K~B{U65prtJSP&O2rQhjIQX`#&s5 z=b^Iy!#E$6{U648sqFtS&QE3khjE@N`#+5HRoVYxoVUvU599n*_J0`Xv9kZeIG>gM zAI5pD?Ef&%Z)N|7ah@ytKaBHT+5h33_saec=loape>msCvj4+5AC~mOAHjLO?EeVP?`8i-aGo#wKZ5gp+5Zv$f8O6<#R$&-W&cNT zA0Ycbg8Kp4{}J35$o`Mu{y_GB1osKD|0B3xko_OQeS_@(2<{(b|C70oko`~QenR#? znfnUa|77kjWdD=7&yf93=6*x=KbiXu+5cqjKV<)txet;3Pv(9^_CJ~X650P`?oVX@ zletfk{ZHn8MfN|L`xe>%WbR*N|C70ok^N8Ren$2`nfn^q|77lOWdD=7&yoF4=6*-^ zKZW}q+5Z&oe`NntxDS&3PvL$@_CJODBH8~G?vG^uQ@Br({ZHY3N%lX5`zG1{6z-p7 z|5Lb+lKoHNeoFQ~h5IVm{}k@8WdBpR&yxL5;eJc@KZW})+5Z&ozhwVYxDS*4PvL${ z_CJODGTHx;+@Hz*kK{g0_J1VzYqI|%xo?yGAIbfj?Egsa<7EFwaz7{gKa%@8+5eH; z-^u=u$^D<~|48lwW&cNVKPdY@lKVp0|B>7uezWW7NbVD5 z|3`AaDEmK>`$pOSk=#GZ{*UB7Qucoo_mi^!qqwh>{U62srR@JG?lWcoM{&O?`#*~N zPTBua+<(gckK#U5_J0)jqq6^_xG$CcAI1Ht?Efh4Q)T~0alb12KZ^TS+5b`8zsmlP z;yzaPe-!t#vj3yFua*5D#r>`9|0wQrW&cNUzbpGciu+#K|Iyt4%Knd@ulr!x|IyqJ z%l?n%zF78uH224{|D(B2mi-^i{j%);XzrV3|3`EGEc-v2`)Jw!(cDkV{*UIqTK0c5 z_t&!jqq)zP{U6Q!w(S3C?z?6GM|1xz`#+ldaM}OS+>gutkLJEy_J1_@=d%B!xlfn< zAH)5+?Ee_<+hza9aQ`m*KZg5w+5a)z&&&Rg;l5t>e+>8cvj1ba&zJol!~MSO{}}H3 zW&g);|1bMLhCG1m{}}QCvj1bq3&{SDAwMAdKZZPk?Ee_@1+xER$Q#K1k0E~``#**} zg6#ho@(Hs4W5_GW{*NWUAp1X-JcI22Sn>_B|6|EJ$o`Kd{~-H6mOO;)|5)-7vj1br zOUV9@B|jniKbAa&?EhHu6|(<&k0pO0`#+XEhV1`X@)@%KW65jC{*NWUA^Sg; zJcsQ6Sn?gR|6|E}$o`Kd{~`N7mOO~;|2Xm?vj5}Ai^%?uBR?YhKaM_ z@{08+5hq6qh$Zblb4eHA5VTt_J2His@V@mjwfFw`#+w%mF)j`@>jC| z z`#*uao$UVv@^`ZT6UgJq{!bvEC;LBvyq@g;1oC^b|7qm;WdGC1_sRaJk@u7RPb2>) z`=3T0Q1(BKe4y-q8hJt4|1|Q0vj1u131$D&$QR1~r;#_5{ZAu*DEpsA9#Qr`jeMf) ze;Rp3+5a^1i?aV|JX5|0w&PMjlf3KaG5(?0*`0N!kC2{hvs_Quco$c}v;MJbK2!F8B6&^O|B2)`W&bCV=al`QNWN3{ ze{hvg>R`!1qd0W~4N#t*3|0j{hmHnSYK3DdC5_w(O|4HO` zW&bCU=av1RM7~${e-e3L+5bu8e`WtCkq4IjpF}=b_J1;YVcGx5fh^|0k12mi?bhK3VpEGI?d$|HPz+5gGp zpJo3ilZTf5pG-bl_J1;YY1#kDgtP|0k2jmi?bh zK3n#G3VChW|0(3RW&fv;=a&7SLcUw}e+qeT+5aizzh(cYkO!CjpF%!d_J0a_aoPVV zI3VC(e|0(3xW&fv;XP5n- zLcU%0e+qeb+5aiz-(~-&kcXH3pF%!f_CKAxyzGBE`FYv@bn^7F|LNrGW&hL3+spo^ zlfRe!PbZHr`=3reU-mzpyuR#zI{AIs|8(;Fvj6Gi`(^*r$@|Oxr<4De{ZGdO$o{9} z17!cx@dC2{>G%QJ|8zWo?0-7GK=wZ!Zy@`hjz5t7Psbz3{-@&;WdAep3bOwh_yyVj z3_OGEe+Irm_CEvfAp4*3|Ndd9nSqCp{m;Nh$o^;GC1n3I@DsBC8F&iW{|tPE?0*K{ zLiRrcej&%kHM{%7DdWdAep8?yfycn;bB419;|e+J$|_CEvvA^V?!2a)~H zz=z2GXW&I-|1%@jSBsQ}I2r|5Nckvj0=@KeGQ*@j$Zw zQ}IEv|5Ncovj0=@L$d!<@kFx!Q}IQz|5Ncsvj0=@N3#D@@kp}&Q}Ic%|5Ncwvj0=@ zOS1n{@l3M+Q}Io*|5Nc!vj0=@PqP10@ldk=Q}I!<|5Nc&vj0=@Q?mb4@l>+^Q}I=@ z|5 zO!hwuA13>sg%^|k&%%$%{%7IIWdF19WwQTScr)4mEc}`5e-<81_CE`sCi|a-SCjqE z!mr8xXW`jo|FiIIy{}Ye;oW5av+!@S|I_ervj5ZYakBr@@N%;M)9`b$|I_evvj5ZY zb+Z4{@OHBQ)9`n)|I_ezvj5ZYd9wf0@OrZU)9`z;|I_e%vj5ZYeX{@4@P4xY)9`R>`_CFinDEps{ca;6l#y`sbXX7Dd|FiLtvj5q5N!kBw{G{xEHl9-U zKO0{u`=5=sl>N`fU&{Vx<1uCbv+TTe8{aAWpN;pF{m;gK z%Km5LL1q85@u9N+*?7^!cPg{-qq6_mcv9K_>4to%?EiGUsqFuB{Hg5!bUdo;|8#t+ z?EiGUs_g%C{HpB#bUdr<|8#t-?EiGUtL*=D{HyH$bUdu=|8#t;?EiGUtnB}E{H*N% zbUdx>|8#t?EiGU zuk8PH{IBf)3_P&x{|tPv?EehBu!{|tPy?EehBv+Vy2{Il%;3_P^#{|tPz?EehBwCw*3 z{Iu-<3_P{${|tP!?EehBwe0^4{I%@=3_P~%{|tP#?EehBw(S25{I=|W4xU@~KL_6} z`=5jNmi^Dcf6M;o;K618bMWD^|2cSZ+5a5;xa@xpo?P}n2VXAxpMy7-{m;Rl%l_x! z(PjU0@aeMuIe2y1{~Y|f?0*iPUG_f*-!A)~gLjwx&%wXT{^#J~W&d;V@v{FpczN0X z9Q?fOe-55r_CE(-Kfm@)4&Gk&KL>v=`=5))m;KMh=ga=*;`L?!bMgDK|G9X6+5cR8 zzwCc5-e2}V7yqySe=dCh`pRLN(vP5@RW5xA`q|~upP-**E`196+2+x&pr3UfeGB^8=h45Q-$fpM4Eo*V(a)gY zRUUl}`rYNx-=N=R9(@k_-R9Bnpx<>KeGmHG=h6S5&q5x35c+K7(GQ`|N*;X?`t0P< zAED1u9(@w}Y~|4}q0d?#eG~fZ<U!l)(9(@-2 zZ0FH$q0f3AeHZ%d=h1(m??N7Z82WDH(T}0;N*;X~`tHo6KSST8ne=JsyET)34Sm;U z(zl`S-c0&8^j(}uABVo1GwJ8hcXcLx9s2Ihq`yPo<(c$(=(|0Weh+=uXVUkf@BU2s zKlCh^Ngs%w4KwKn(X(PEeIa^w%%nd=&ytz+iRjrflYS9BYi8=1%Y9@UpdUnmEzeLZnne>_H*)~(pI6pn>X3}?}XWvZvPxLIDNgs-yjrsJW z=vkRhUy7cc`ShpgS(;Cuik_|c^sDGun@``0p1t|>ujpBvPalh(&H41R=vkdlUyGjI z`Fe(T*RwpIJ{LXP^XYfdvp%1`7d`v)>3`9?AfG-My&LlBhtaztpS~EqJM!s|(Yqv{ zJ{i4R^68h+yC$E$8NGY*>7UWND4#wWy_@psr_sAApS~KsyYlI;(Yq|4J{!H;^69tH zyDp!;8@>DT>A%stut4v`?s_*C(2t{cWdVITdUqDkpQCqaf!?Xz^=>VoUq|oS0{V9J z?k%8yNAKbS`grtiF3>yLSMTZq`g-*4E}*|h@A3lreDrQFpx;OD`U3iX^zJX9|3_`iiu6DWJbdYncN2jI_2Xpx;PqodWufwDu{W|43`00Bx%ek84xX3>|V zwbLy6leCtaMW2$^RNNo&Db^g(HDI7@59ZdxnOqAyBo$6548X)QU6J}Ip& zXVEXEwdO4PrnL5)MgNr6qO<6u(%N(u{Zv}3&Z4hMYu8y?!*oE$^FsQ$v{o;quS;w9Li)S3mM^5wOKbZ=`n|N)FQo5FYyU#}zqA)9qz_Dc zgF^bjv{xvkFHC!fLi)qBmnfu9OnZw$`o*-@DAb;#i}oIc^p9yTQb-?}_9lh&lWDI~ zNMD)uE`{`$X)jYqpPBYHh4hcsZbkIBX)jkqpPTk} zMfAIAuUAChoA!Q1^uK8@SVSM3_J&3D!)dQrL|@#>p!_23A$_!$ETT_Nd&?s2F@3bx zETV5td(R^J=d>3sqK{5{(<1umv{x;nuTFc{BKqsJmo1{tPJ7!T`t7vWEu!yEd*34Z z@3a>#q7P4d<09>meY96DqAyQ-=OX&^w3jZTPfvU6BJHugwbw49Z%=#gBJIJwwHGg@ zk57B^V*2^CS1+coPkZ-b`unt(FV>#kTYLLr`u()mFQ)HLd;enk|8y2mtTO>`oedPz z52&+(V)_Dgc2G=zpw1GC=@Zo1LNWb`d*+wz_hC1sgrteT^AI0<^>MW#~K17|36w{BWvyx)^5_NV`On;)z zQi|zQ)Y(cg{fatkDW-2xXD`L{FX}9&m_A0G%@otmsI!`4`Wkh1Q%rxO&T@+BbJW>R ziOzUB>#V1QzDJ$?l+gdEv!D|CAayoWLO-O=ic08<)Y(yq&X79mEUAP(Nu4c~&@ZX8 zrV{!lb@o(3|D?{MO6a51*;EPrlsc;_p|4VBS0(gU>MW~-K1-c#mC$dgv#t{QE_L=* zLjR@C!b<4F)Y(`G{g{7@US2|9rq0ev=+D$yS_yrcI$JBDUsGpoCG>6T?5%|UO`XM+ z(8sB>xf1$0byinGU#HIQO6c#@SzZZ!o;uqrq2E(yeI@jL>g=zC{!g6+me2>Pv%wPj zL3LJGLSLxP4om0{)mdUGeWE&BETvymXN{%wjq2>Nl>SkjMV8V>s5TRuR04Zr4LqT!=?1Y>a4hwzF3_dm(m}rv*c3xWOcS&O24em znoH@M)!B0?{j)lYE~SrFXVazh)9S3cl)hS>U6;~dtF!D<`fPQ!J)3@8opsNq?^b8u zv+2LpS@>-FaCJ65n|@rKmCvRxS7+z5>Ce?!`fU1ib+$g6eqEil&;CEw-aEdjvXA>u zI-u-5y3^fKy6K?oJ!HvJ8A5@AWkVSqNe+ku6&1&=C=O6WR76pnC|)N!X*!^T0tMPq zD5I3s0xj$Ld`gPk-u_;{=Z~i^!gWq^nx;v5a?bVre%^2Lb}{#!fjM{|%*AJr$BVi7 z4Dxv~SD!&%FXrwu$nV8meg=8InA^`F-xqWJ8RY$9?mvV4U(^CJ$OA@gAcK5h)Cw}l z3r6iAgZyCB5;DjWMr|R3d|}iYGRPZ7?IDBwVbmfr$RkE=B7=Nl)G9K_D@N@igZyID zGBU_BMr|X5d}Gu)GRQkd?IVNyW7I-2$U{bLB!hfp)JihQOGfP^gZyOFQZmR>Mr|d7 zd}Y*HGRRv-?InZ!Wz=Fa$zw)sCX;+-)M_%xYewxRll*4Xax%$tMr|jPd}q{pGRb>J z?I)A`XVii+$%961D3g3>)QU36i$?7zll*AZk}}DYMr|pRd}-90GRd1p?J1M|Y1E=J z$)iSXDibv-FVw0s$*V@~DwF(b)Uq+$x1+eYmzll*Pe;xftOMr|&Wd~Ve0GRf;k z?Jkr2Zq)KJ$@4~SFOz(4)cP{X`$p|All*Vg0yD`2M{O_@H9}9+3Ny(IN9{0^{BYC~ zGszQ2Z84L4anu^K$QwuPF^l|h)FQLUBS&pAi+pm_DznHdN9{6;{BqPXv&b_?Z8M8} zbJRMs$U8^vGmHFl)Izh!Lq}~ii+ps{O0&pIN9{C={B+b(v&d6NZ8eL0b<|q3$XiG4 zHH-Xp)MB&9V@GW^i+py}YO}~|N9{I?{C3oGvryCZKy5dRe0S7(v&ef#?Kg}3chrKj z$b(01IE#FE)QYpni%0D^i~M-hlC#K@M{PNae0kKGv&frA?KzA5dDNn_$fHMXI*WXI z)T*<{t4HlRi~M@jva`suM{PTce0$Wov&g$g?K_M7d(^_SP!o4YZ9I#7eALRb$je9V zJd6B%)Y7xa(?@MRi+p|5+Ox>pN9{d}{C(8ov&iE|Z9bcPe$?u-$?He$KAZf0)bg{* z^G9tzn|y!N`m@RVN9{kG{D1TUWYY(L-hgcS0njUuOH+LgKYW-(2I~w9|3w3vgs#4uR=C`1?XMKMh`;|^fF}AXMo;@Z1gzvK(9kK zeFx}$$fo}Qy%5<=K7{(U+4LizS0bCf1oTd1)1QD|ifsB6&|8t+WBb)vQ^nzs5 z2Z7#@Z2BS4E0RrL1bRoZ>5o7!Nj7~F=q<^nUjn@*+4N1I_avMC3G||5(?@~clx+Gb z(5sS7Uj=$svgxltFH1Ik7U*rsrr!d+F4^>5p!X%4{tNWNsOiH%Z;YCL4D`yV>B~Ux zj2b;O-O)>_6qejn8H}vkP>F+=< zkD5LY^!BLf_du_Yn!XS8{;28yKrfJ*J`nTL2%R9Ey$sp(5W@06PU6!cQ5=~F>(m70DP^jfLuTS4!Yn*J5^ zVyWq4L2s6teirm2pDEmzsVT^m?i3dqMA)n*JB`f~o0)L2sCv zei-zMsp*SB@0c1rWL?lprlwB@y=7|pWzcJ;rf=q#iB)R)XV8nLMo(H7^rorlr$Mip zn!XzJuBqv-K`)z{KATr&-ci$UgI+f^eK+WR)6jo|UN{YXIOvVj(2s*&ISqX|=$+Hh zpMzdH4ShQ3t<%u2gI+rgeLLvA)1U{hGkWnf^zooKPeVTsdi6B)^`Li8Lw^r?`84$T zptny$zYlu-H1z$T_fJFr4|)ML^Z}taP(wcudIdG~1)+CPLw^u@2{rTyp|?;&zYuy2 zHS`Uk_fSLs5PA_c^bw&qQA0lwdKESF6`^-gLw^x^88!47p|?>(zY%&JHS`^!_fbRt z5qcpt^dX@)QbRuydL=dVC82jxLw^!_DK+#dp|?^)zY=;aHS{f^_fkXu5_&N;^f93~ zQ$s%!dNnolHKBJ?Lw^%`IW_b-p|?{*zY}^rHS|59_ftdv6M8{4^g*FFR6{=$dPOz# zMWJ_8Lw^){Nj3CIp|?~+zZ7~+HS|rP_f&%()Q;#y)zC+U-c${GR6C+qRYPADdRH~{ zSD}|xL!T9TTQ&4sq1RPI-xYdaHS}Mh7gj?b7J6ef^kbn{RzqJFdS^BCXQ7u?L!Z{K z_v$tDYoXUxL*Ev9Z#DF9p%+&}9~XLawe)kLS65447kYQK^mn0`S4*E4dV96#@$G65w|Ak&)Eq!3<4c5{RhF)PUePQSw*3ut_USchMV(2Z_(l3TyV=a1)JD~Si zOaB;pk+t-Zp*LAeKN)(Jwe*#tcUen+8G4zu^qHZzSxdhedY!fOouT(xOaB>qp|$j( zp*LDfKN@2cUwz;8+y65^tqw8TT8zidcC#uy`lG8OaB{s!L{_kp*LJhKOB0+we-cIcU((< z9D2#Mv*D9NZ@HF!IrN%q>6=6ExfVU>?a+&^rH>B1>00{f(5tScuMWNITKenI%dVx* z4!!MK`t8u`uBGn|z3*E3@6Zdcr4J9i@ml)v&?~Q{FAu%*TKeE2`C9t<(5tVduMfTZTKfCY%de%+554_b^!T?$ufLYQKlJ`< z>Hk9(KuaGWvH@E90g)BZ(ie#AfR_G1WC^tN2_jpdrC$(P11)`n$R23vA4C>Gi%ddW zWD~UX6C$girLPd#1ugxB$TDc@GeovQi;P1XWF55h9U}XnrT-9F2rYex$VO=CM?_Xa zOJ5?g6I%Kck)_bmr-*EY78#2+$XaOWTSWFkOaCIW7+U%mkUN zW6~N~6A77<*2tbn^iLv-BGE^QY>GrbC9*0KGApf-U6JUoM3zOO&l1@diGE9DT_pN0 zk$sWqzeE;Bq7M_<7>RyNWMw4!GLfB;=+8u!Mxsv>*&2y{O=N8(WNum^dn3`mi7bwU zOin9gb0qpXk=2pt>qK@(qQ4Va9*I6rWP2p~J(2a1==((WN231|Ss;l%P-KH7`azKu zlIROXc1WT>6j>sPK2cF{>HIk4yYK82PME@wVND_Ud$Rl0<(g zvP=?vrpPu)^qV5oJJ z^s6FkCDFHv?3IKJmK(BI5`C=5W=Zt3BC93Q*NW_xgbbG(vRo2B5NkmH;e3Hxdy_4wQMHWw@j~CfIiGE&W^(6Xwk=>K% z??skRqR$uEJ_#AW7RdTZ^!+0HC(-|lEFgYf-xkOQO7sIGD<~l|*aF!>iT+?@2_^c3 zku8+y7e>}lqHh@4Ly7)jWDzC$h>=Z{=qE;2Q9@?X71>3J{$gYqCHjn!ZItLYM%GcH z?-7QkxiB8r$$y)qOaQ3>6C;F zs|&KM5`EUlwo1sjx*+Q+(RYpPt3>}bvak|;*vQ68^kX9{DSqT5`Eg8 zKRGMWuZ^s&MBg^Dw-Wu^$l^-$aU+{6(a(*nu0&rqvbz%f-N^Dv^m!xODJhj%>C>KRdG85`FE+ZcFsH zBg-uz)2&3dTSCTLiLAFo-#fD368-PUf=l$lBO5N!509+4L|;6z;}ZSx$dXI+$s=1X z(JzmzxkTSQvgZ;q=t^YKCHm-*O_%7WM^;^;uO8WTiT-+I*(Lhyk!_dgw@21pqVFEr zcL^DI1+wrGGVuyz<0WL|70Aj<$jmE{otKcISNyj4frL!G0@->A8G8k?_7XDp3S{pk zWbhTp;!DWnE0E2XkkMBlt1lt5uRwNRLWW;~EWd|B43>9!SXl zH?4yS@PN025%7T9gBkFE-w%es1KuB)0uOlqU<^Fq&jWMd0e?Oi1P}Olz$AFU#|K8i z13q3b3m)+CgJJN1zYmxO5BU3maqxh@FPH}p`1^x_@PN+;myaG$RSm<;#%`hd}JpRX5~4fpx_f#GnUuP2xe z_xbvQ@o=B7H<%Ci`TBzaai8x8Fd^>q{Q*YAeZF77jJVJD4;T{n`F;XZ;y&MBU`*Uc z_Fn>X;y&MhU{KuW`w>ivdwhR_QE`v&S1>E?@%;;i#XY{C!L+!?_cs_9_xOGX^Wq+| z{}LD&_xSe!CdNJfeSnd1kAE*HxyWBs4QF532 zD=OJJKUdx z>2inrcQ9V=aDNZx%N_3j!GO8L&jT=F?(p*gjF>z8yZ|%i4nIG@kh#Op6EJ1&@bhKM zD-Rm^c?0H5BR_w@plRgi5tuZM{ConVrjeglVAeG9^9u}{Mt+`wY17EhH!yA*`FRKC zO(Q@5z`$wb=OLIljr@EBBd3v{mv8+!tC63dVCXdR^At>-Mt;7!$0RoL^A^mVMt=T+ z!PCgkV=#Fd`S}b+4;ssUk-+R};O93OJ`Mal2h*p4pYLG&H1P8t%%28+{(}M3z~cch zff{&x07g&)j~BoUYT)q$7(xv^o&Zy*fyWnM3^nk01I(cY9)EyA)WG8rFo_y?d;&&M z1CLk0ENbBK3m8TXJe~p5sDZ~fU>r5@cn8d*+dTdO1L-!8hrmR-&Eq35l5X>O3CyJ1 zJbsD^7q@vl1*Xz%9$$g6beqRpU@qO}@fR3Ow|P7UCev*mpMlYIo5yQlHr?j&8yHTv zc{~TE(`_E#f$?;k$9rHt-RAKh7*Mx)JP0P#Z5|(j5p|o#i(p3G=J6vKQnz?K38vI7 z9$$hnb&JQFU{2lQ@h2Emw|G1XCeAR^8(9D;QR{csvWH)h!<1f^l_= z$Gc!&-Qw{t7+AM>JPan*Egm0(k#&p5%V1{R;_)*WTDN#S4W`yD9$$m8b&JQ_U~b*w z@i!P;H+eh`Cf7|KpM%kLlgH~|cHQLhI~ZO!c{~rM*G(SZgYk8f$NOM@-Q@8<7+^Pf zJ^&`zO`acs5q6X33t)!b_VmEm{0jAhZo?n15c9Z8DV2<77`3D$eH+eqd7t;GC z&rh=d@V&|N6)?+g^85u1vzt7h0n@CW=Qm)S)$@D@%(Hr)|A2v3&+{QL(dv1A1V&mt z&zHbVtLOO>7;5!Ap8`{@p66F!tkv^;3(U28o_~SCR^N0!_DyO%&(FYUtLOO|m~Hhu ze*?pYp6`MAR?qW4FyQKWJ_sgUJdyT^-L)!Kka_`6`%obv%Cs!>*3!vtZiQ@%$Ey zyE>llf_YcR^ItIV>Ucg3CSD!SkHN^RoDyTS8$F#T@u{2q+I8$90!^X~@F|G@yf z!TA6%0dH`A0F1yJoG$<~@CN4(z!1E_`2;WpZ*YDAjKLe6Zvb=f2In8ZAiTl(2rvn6 zaDGCgcDup(3NQ<=bN=Fb`IYOO&j8c#I_EdQIK0mJ4loa|bN&Mi#Os_70Tb~$=SRRu zyw3R&FcYtH{saug>zq#kQ}H_ISHM`j&iNKF7q4^v1q{aPoR0yM@jB;cz-YYA`5G`A zuXFwe49Dx7&jHi%I_G!5c)ZT}9xxxTbN&Ym$ZMPr0u%BY=ZCoR8AndF>kKr@*MZ#`!8RE3a|>3Jl9@oX-N& z@*3y2z_`4|`7SUouW|kh49shs4+9hP8t2Er$h^k+GB7i*asCVp&1;-b15@)V=hwj4 zyvq4DFgLGq{tXPytDKJmlk+O)=fLQ^%K17lJFjy74h&B;R{Lnd^t{UXJup76a=s7D z&#RpO0|WFb=L5k6y~_DPFhZ|#z7WjNtDHXsL-Z==6TuX{%K1ewMz3!DPL{`B^Yp zuW-H=%+@QMzXikf3g>gdbiKm)T`*p+aK0DJ*ILg1f&p90`Cu?%YdJp*MryeR7`C;X z&j!=Bmh;6HkZV{EDXIIk zhV>CJl51Em0W-OV^%F3ZYgkVKQ@Muq6)=`-SZ@JyxrX%@Fqmstj{%dphV>aRnrm3E z0kgS=^&2ppYgo?#)47KA9Wb72SnmPz`4a0tU_f7DJqS$bORNup5q*jEA~2&bv3>-G z^d;7lz?8nk`Vtt^msoECbNUkNPhe1AVm%5>>PxIofl+;l^(ru{FR^|VwRiR<*0aF0 zzQp<#7}u9r?*jAs66;@JU|(WA3{31xtdD__eTnrlFtabQeg=m2Mb^{6)V|328W`Ib zS#JY#`y%UaU~pe#Jq}Fni>%Lq(S4EiIxxF0vVI4K_eIw8!1TVz`W_hH7g_HE^ZO#} ze_()LWIYf}@QbVuf)Rd^^+GViFS33JhWJI+6TuX}$oe7};}=yKcNUt~QJ zO!AAYPl8c?f%Qr-%P+8g35NLv)-%C0zrgw?80QyQ?*#Mw0_&e(pkH7;6ioCBtdD|` zeu4E;Fw-xvehP;A1=dr+RKLLbDj4e*SZ@V${Q~Q+V6b0cJr+#%3#`wA(SCvTS}@x$ zuzm}M`vul>!F0dC`Yssn7g+BF^Zf$rzhJ(5}&pGWpT8%+B1tWSecf1dSfFze5=ehr5GdDgSRv_FsR ze>NER=UMLt^Zq>R-(cXMXFVKD{PV1jgOPup^>Q%t&$E6GhW>fh)4|j~&-ywT`_-(s zgSlVL`a2l>)vU*dXBJkoJ`YBJHS6_Y_E)oh4~Bm=>-k{%SF^qk#(y>I{b2rAv;GeU zKsEaT-~^~_z%fwGegilMs@Z=42SGLa5#S`K zW`6=41=Z|VfU}^Q{R?myoMS%&oCfFE-vGw}K-WjJ;5<0T{s%Y^&aoc?PK0ypkANfL z9Q!5UOgP8>2{;tav7Z7?g>&q$fMekt`z_#HILH1AI2g{c9|KN?bL`K6qv0I;HQ;PG z$NmjC9L}+y15Sr??C*f%;T-!t;Cwj8{tq}H&aoc^PKa~t4}l}%Ec->^j5y2wkv~4H zJj;F(I3>=qzXXnnv+Os4bK)%fPvD?9%YGC%DbBJ#1&)fd>{o%a;w<}D;IKH$eik?_ z&a%G+j*GMGcY*WbEc;*Jz&Oi(7&tM`vOflnjI->Q@w}OEmi;quXq;s~4V)Th*sA7K)93NHe_kr`H ziv2%ufK;&`2u_eH_6NZcQpJ8DI76z~KLm$J75j^Exp;*=`(AHhLV z#eO6>NvhbN1V>2~`<37}P`0q>BAbaGX@J-wDo>GwgqY1LX|+q2NS0 z!~Q5ZQqHhn3eJ=>?4N=|>q{PPf4$hrQ_TRz5Q^|fjIC(1Bp9e=zCHwW@?5Sk`9vnWE?B|2ir-J=`aQsxT-%tAW zbOrnW-~g&%KOmey73>d$BdCJ?f^Y^^uzwH^p$hgB!YNe2{z5p0D%fub=THUv58)uH zcmw^2a1vFpKM{_i3id0)SyaLPML3Kq*v|;3Q3d-O;W(;bzayMS73_b61F3@jkZ>YZ zus;%xqzd*+!kJXT{z*8L%Gpl|r&2llE1#&XC}+PVoJ-~Gzl4LSoc)+^GL^GG6ON{G z_G`k~RL=fQIGoDa&k3hfIr}@|cq(VVC!9~^?Ei!Vs+|3xa6*-{KNOCra`ubD8CA~y zQ8=W^*-r|mR5|-g;g~9CzbTwkQm%}l4lKtjz&YficIUIB+*^dq<-AVSR!%=sV{pxVmon-$y z9Cjz!&km>EN%ptHad(pa?r`3nWdD0os{2Xy!^4SplKt^;^3}{BZh}vA-XV zzcTjw!}(Xn{(m?C%a{j%6R?c=05}56m=}OEu#EWuI0Va>CxBD1jQIjM2FsW?fOD{n z`2#oz%a})ildz2W1UL%Im{)+a@C5SPRA3>cfj#@f_V=(A5Sp<0SDv>=0V_uJi&Yj9FZrO7lAYK z1oIPapqCrq&&`i3LKTknOA|c@;LJ=a9AE^ zo&`?J;KV%6d<-0!$C;ObGxIp}GjM1gXPyR5&Ew41 zz_EFpc^f!4k28M*2j_9-ap2@U&U_9WoyVEifwS{C^E+^O9%r8C*=O$`W4;HD&tuH{ z!1;NM`5!nyk1-DfC+IQegWw1~#=H=mp~sjXfA7$PU&f%lXAHqR= zlzBuriH|a$2uJZz<`v;AE@6HV4&xH$8R0Z8VZITL;}Yf_;XE#3{?WQFr-XS(IFU=3 zkAx$+gn3CglS`PNghRQ6c}h5yOPH^OW4VNROE{NHn7@RBxrBL4IGIbB&xE77gn3Ok zn@gDAgu}Unc}_T;OPKG3SE?q;jAuZeiaVuV&+-lv@T}8 z6^`p-=3U{uE@u7}4(wv)Vd2CsW|*9+;mj^(eijbxV&-Y#)GlVe7LM&==568J zE@u7~4(?*+apB}HWaGDn}-welj5%bP)o)tF5%bt^vKKL*4M%$s^V)E>7csvLhkFt8 z+;F-VGT#lydm;1QaK0BZ{|yIxA@ksH!WS|h4o7?;^Wt#E7cxH%hkPOP~Pu_GT#ozeIfJiaNZX( z|9&8Md?EAjoeG8*G9MpO)US|v`CG?g3z?taSP@ppJiY0ns*w45Q+ zZ*^=@$UJ_S-@PNu=l6`OJHouae&nSi%Ar=gBBhkui%g6vyYHp;J0Jy5%LVi7Cv!=e1mwmVMoY2s2Z4j zg#3f)>tl|Phw%FT&?Dp{Y`*M!guH~&;XRI!pI~3y{s?&rJ@&dDAzvZn%H6}{E!>N% zJ52tEMvdY^ z0eKqWC@}Dm9P(}fc_4$1yjDOy$omU66_6KVxSdr%eu(Lf)dl2p*EfP9g$ zBBg-5k=&Wj6p%j>+%TztJd)|#Mi-DzGQ02K0`f}wl_eICUvh0jQ~`M=+K`X}@=dDp zeG14s@z3gBK>kVJ;PwUNq4X+pEg&DIZqvPd@>1T9ug@nxrQ3y?eDYM5eNvTAzRJ#N zW%=Z-eAm7xpZt{%tU3AQu{`^dKEH|2GU8x9c`X{(AM=s@Pb)Qloll-i$1R`blkXBV z`NMqjUV3=EolpMD`7^KNlLzzucN_D`hY8eV=93rm*0@#qKF*M7xAMr#F%P|xM}AIBY;_*8|7jZnPUn%Y zbD;atJo0vO+vMkwzmwx+&LfZK`#Xp7ko|uy>*mjSoT>m7G ze4j7t-peEJr|$L}dF21}dhk*nc|fCEN_pf1P3W{fkG!A(-YfFR59%JiD33g$(&RaL zq56YWd9ev@VX+8e53(C-_9j3sjB>HF8N8B?Jne!r*yAh zMK1YDE0!M1C2y(Vlf${>FR2Qxx#Tg;ZKca4pK0rm-*d@p`ab)IT=JX5FJI@9=cKFu zESG$z1M%B)$$Q$i{+(R%pOzhbEtfo~KFSwzk^Ns(J6fGfUet$gugN7ps_&_#x#UUZ zgs0|`FEuH9b}o5SHv6<(@~0A26LQI;`e5zIT=J=|*azm4SCt%`m`i?D_Qt4O@~pl; z6_QK7RoMVlE_qk?Kk1oE{#AFUPPyb^1ubfoOFmY3o-&ubtgysJJNa4OpIx_;r`5W{ zB|G_AS2Snr>mjAiW zPQI5<|1a(2ecAr_)K31_%0b)gr62inOq`{KPs zI}#tMf$`CH^3Fal4z-hi=AYqbCl76hmxrBvG+%vZJ9%lJENNpWKh3ARi=8~RPjz>5 z$XD}QRi8uN+82JcIpnW}7oE!?kL}0Jr*p_>8!)IehrBl1t%4l#+h+V=%^}aNcDXKx ze76@P4(5>ermFohhy1s{zTcZe9^Cx3U*wPv*QWm`IpoFt=JI|Hvi}Q~rOA5oVO3+;cyMqb~J_!=AeeE~6N zZRGj=7iqc-yXZbuc^$p70HXSI$tMn2$>AqQ>b1^Pa5z(#&x+o!&@ zktf(9b+?Ut!47LbwUIX%^71wt`GXU-zhxtj@P+-a+Q=ugSvT3pD^yjfZR8ieq*!Mo z&+x9#3LE)`n+82+Bk$02UW$$UL&HlmY~&$oznx+uAMuHjaW?W2!;~X!5*n7Pt*F! zJS+K{^1Yc>@-~aor&-D0bgr3TC69Cb!qHapIS*70v69!Bn9|QmerHKVA1isDZ!d_n zlJB|XLWq^T&v`5TtmJ>LYw)m=2fF8lu2%9vZ*^*KB`lS*VrsOI zFZ$f9ItzKDlj|;9$RC~gMzw`J(ieJFSjZ>MwH&vQSDKJkWFfy)w8^uOXS(EjvxR)q zgr{T+d8Yx2gBJ2nW4}3IArE!l)B7ysqaJ9v$3k9e=x;kM+j+YlVgU*2UA)EXe-P8R|XX zLcZ(3bF(buz0Tb~-9rBBm)c1d@?g787;7OPcDL_v3wg0~ZVa%HA3M;RXdzE_*v=RW z`LZjs!!6{^>Yoa-kUu*h!Pi0_?dk6B7V>GoYUpesuXg*Xwifbhe=@ePkY{^qpTa`E z?Ys{g&E(zQe7Vj{{_T(JYt7{0ewcRNOg`?{vn$Qy<(`>RW+p#()VLBedAcPd3(Vx} zzB$ZhCU1B3P=lHL-HpQznaSh*edMoZ@_AL`elU~QyMM}FGx@#CXYV$X=lfLJ4m0__ zOV@vBChvFO%kP@W|MmXx4KsPbzwO&>CLj2D18$mKJF%;Y8Kz2|EtKlyTzyO})Yf!(^A$yXLn zwKtQuy!InEGx^K2&N!LLV_w_)o{4;BdHpRDdCh~3*G%L$U+-FDBG38g!gD6_ov;30 zZX)k_K&KNX@}Cc-6`RO|UTw%Xkq5on1RbR5aZz8|Crr+Bp@~i{*Z!wW?{ch;X zCi1S6Kig$xWKwX5Q0 zn#kK8_t!KN`P-MrO)`SN`n!i$?OxcgCDGl4tH;d)i38dBxu2 zM)J;2E-N;Yf8H~uz(^kY)|)mX`RJn#8I9zn57;b>28|Vknzfo+UFJP{*z(9Y%i2FGP`UF<@H5-uqfBO77oq@iA z-9P_npnu@o+rJvW9fPsF3_cwiKpsygy{tzM7p|MUs5*Yxyhl%1&2)30&x<@0*_ zHZI0j>FM8CdhWEIK8}GOoY2$HF>k_A{qOK~l)4t`>F?O_SDv0ekKeOxdip(rlTCX1 zKF&7Edipqx^vM2C^X#@?Pk%^8#a=yqBB9^!(bF%|d*d!W zeIqYS-Jz#{B&yd(diqGBoVMxdCwac?9X)*|y?%RBPk%|sw%7FZnPg)|J2sb>3aH7W?o;er$0qmwOCJ|%Dtlt_4KPu%A2Q0 z_J8Va)3bW|S8mBO^vM2C9sk#KJ^d^VhbHUkYq={X=;?2nZXBzp&!we(q@I44j>SXu z^u4SsAE>AQC8Rc4PajO;{RBPzFrRdc)6*C8Y*3UQ+5ahP`-ki4lQ}yrL{GoWzEuHw z`eyRq^wrZpGv<3wJ+l8(yb62h>8BZeyNjN_nmpf*dira=9n)4%pUv5|ZhHD{*6(uB z(|0q!SfQu?<}0^*I{I+N4s6iTk28E-y^g+|55B*qqd#ZN<;yzybf)yasH0!!*JbB) z^zCHquhb#?Kl$BTr*!o3v>tpyM?cTWSC8uG>uFtDsH4B<-H-wueLk6)b{+jb2Xiet z`hK1XH0qH3pFCM3>*xdes`O7C{Xnx4e%H|#wDi57b;$ltF1`JOjy|E!W`C!nU&w0s zMn~V!_{cpv`iCMv+@+(BXqnqi9sNYDGe6eRSL9mrfsX#7*(vYo=rihi>}?(WMqyLl z)X{hJQT}T>`j3`R*sP-u>C^ldbo3)dPT8oVFUjkeMn`|r;*=~MeM;SHu;YPW$v-n) zN8i#LZYy>4FFpO?QXPFvnee z^gX2>o2sM#DMtIGjy|YogC^+chq|0MR!3h{S=J~W{ZYNchU<|1pLFWjU>*HZ*R~AM z(KnSkG+Br2|D=A62|D_y(htPxko}+3ZdJ67zN%Ky5jy&-7F`R|(PtI8_(MOQ-3gqdzNQaz`C~TJ6Hx>FC!Q?bKRF z-`2U4Ep+s6oj>TTqmOICM+zPNTs@?FGJRbm7BtHAca=PGOQz4u9$zOT`#&+n|C&tS z*V&G>GW}nzoG!`qfxT5k-*^awbnf|gDTAOA1%C1aJd!|f(o_yhHnLfRzXH1vr*PD?$MW%1hH1tWC z{=JWXpCHr6ce>9w8QK4FukAu+t};xf zf6!%Ph)f^h1HT}de!_)Df0@3*zDrax{e_ubd}R6zgAaMi$o@YuXo-cqJ-abm5DO#kBE zADv|S7}sYjWcnGuA8}vM*Z5TDyMq44B^3>VKF8W0ZVCDwPrppQ@Z~1Mz`+6$tt; z&veKW^kYh0?Sj6{S3PZl{>&CZ7D1op^=OlzUvvB*gP?EIeUeVlzd3Eb5Xk8?Am4^nDJE{87;V=`?M>pbs=o`<D<)zw7piT0!4yfKDywfAvYs7WBbx*_SEkhg}|; zA?SLN4XZw7xdwNy?UOYA6M5UMbMW! z;g>lA+5eFfWYOV&&m^z}OT zo+jw;{o?EtL7(rzos$K!|074teNxc(JHl_0p#S&RstNdceMj#6dc2??`2Ol~g1+GV z0Z$0}gS)pGE9etGe0;Q^Us(C=C_&%w?u{b_vi~E*(<20Z#1mtO3;Kztv>zsr{U2ek z86xN}{ylfFpwHNQ{~$rX@y+)J3i^(RO9KS`$1NB47xW&Kli@vJp_H-qpo%r^mjiss=J`i`{a&p z0@?pz$M1F(^nFj5*;Ua0-S>|!fv&ERg*ls=wSx&>#Nl)13r;;$~w< zLBF^oYDZ1%39j{!|M3?SFn#Dd@X@Wr0#4 z`#-p_pHd+EKlt5lN`dVE;Jj-Jf$aZaZGl1{`#<>0{R)BX|KL&oQ3z!J2hYh?2xR{U z*Unc6Wd8@(Pf!SC{|B$>uMo)o4_@3`A&~taT!hvx`C?`#;#DjY1&%KlqA^ zLLmD;xW7^%COInnOByTvECHA~TQ5LR4P zDlg*pmI1iRMN;m^vYSgUthl)h#s95#mY^mO7@#clqFFXay0 z+-{0OncguHODbH|o{w3%rXwG-KfbL4AGC69)4FnU`*dukT-UTV3^#QAh4+%#k+0JN zToj%7WbDUAoy}N#;H&5|l3R?_;VM_$Gae*=X4mf6OgY2t*neN$jT^Z3i#};_b0~KxB48)aq%XU{dw@+@s%RX!reYKO;GaYr5d{MW6Wl*%z(cqg6x@ED?8 z6^bs74e-dEuzlCZw#RC>zi%DXwtrhZhy215hKr_YRLH+0kE^T>u1BW*r-N2lZE^6&-@{QV#P3@kkQYJnxC;zt_5-I4PR;Vahx0+u=`3iEHp!70SrSsHv+{mZvXVv3l9awae$PNn5czT`@m- z*2>i@7OhTMrdpV`G&Nlnnvs+cHfz!HwW>8MRxC|drL112N?kTDb-{wv1+)4@CaGeh zWBRO$n}zEmmakZz8j+eZFKt%Z^7%{GE=ZlVEM@+4Y0FdpAK$G4kNx4lF%N%^LV+JY zXZ6B`Yv!aaPg^r*Ra{KueEybm7NjmrS-W)2oHdy%Q_~}#Nag1|S>@bgYn1c!Nat{sf0Xm&NarY(^I}z$^TJ4HPnGj}m2*Jk0Ozrh&WS4L znJVWFW22m(jdTuBIk(3)6C$1CRL-lhG$YbEMCH5=OYyvg<-_x$rC3l=B2HfoVqS`b$aT^ zr74RhD^{nbEFHEYb>WaF<6;ymr>;+1uwZHGkjc2#vFW(f<%`xl_wcFs@1GVI`)}9A z#3tcE;4#F-;z6vz9rErck6*DMZDCsKYCPL1Yu2X!{phBQnK5F{_%T!PP=}3fxd^)~f=PdF#p*Txebv7_)A2E}3OpNla{hjBX?UYNddQES z{i!3SOr0}w$e3}{CXaah*L(P`R4iDrmJdD+clPiF`IjFS8{ho8Ha({+hhgKtpTHrL zM@<_)V!~9%3;ZwN-zU0n!ru?`@3%{Abf2WZpB?`4O;5-FJ}1p@ssDcS{M%h7^ihnO zFikZ~g*`!JpQe35bYg70Ds*+~($tjn)G*adJTpV+cv~fcwD-`&t$*NGklvA7b^7v3t;TKnpaO~+- zlUA>opPHV&Vs(1h|AW_BF(ewFLMi;HP$+}3=sN7-%RW9@(V}h3@vW4dUAii}DSJ5g zRJtoYls?@5w#5YuG@J}LsoS@0r|63H<}ZHc4QcQ8g3}w==|`q#E?bi_596BE569=4 zm+;nFqln}iLlHSIJzWur_h}@rjQpSH47aV|hS=n>UFJWpY})TM-OGa1d21J8N4RhW zen8W5%Dj1alRx|!53gCeV*cZ+DfmlRlLbu914XWuHkk~hw~W! zxgBrgR|qaVM*RQVj&Fm1{@llpUz(3{dSkm*xHNy2<0Rr~thnRCZFu3&8;uL^ule!z z=E??K9AC}%Hyi8!wcSQsvB9wshUV?oVVT=CfAz-U)70i)3RgDYwi?TiKfa_Mczk#e ze0+Rdyg!c5v-!ryZrh6G$A9itccr2L+wteN z!KL}QmIgJ!SU66*F4aC{Ql;8Dw~d7d4D*;d31k2W4ZZzu&9`X`{TiF z^H=k2Kj4bT?{DQ}_tycpH9tNJmYcta_c0gum-E;a&5H)y_W1p6!2R)g<>TvwOY{8| zVVU2<_ZPpyTPYQ@c%$QsxAAh?F*a}aayzABm17$Y&D)*FGG6wT%{Se~b}`K>j_tU5 z_pxQJ_inFLgmS_0)%+0n9)JAz*!~#pbJ;#>cOBQCxfQ_>Ip0^~&-7AAclV zfBYwM-9^!Kw*Tl(TogUAY=3P1(IOU{u~*{le}A=5aDUbGwSliu^Iq%WRnCf*|Jc6e z->*T__AMW7==k5c=^gay ze;v&7yyIUs#{ucTT-$Wy`!Cny1nOU|<-z{HT>bCoKRj6fmyKh1zVh%r?Svgv0hXPx zL*{oki9OIXck^6uCygwbI%`x)*#p|1%2aMbgbN!rStaFTwj*)ME-rmA7wsnl1 z9b-?&=<6869pjUZajs)r;TW}!@dL-W&oTb#810Vngk!wu7&-UK$Ki%u9LE61nBW+P za&*N!m}4Bv5r06l9pgNX_`YS1_0^8`4UX|O$Msts>)RdcKRDJ8am4${;#e={i1*cL z$9j!pY;cS%u*5$yjxoY9COgJajuB6H)8pso1%HpG_ZLR)1GuhojDe0Z+%ZNu z#=eemfMXo)7)LwC$&PWlW8`rd?>EIUE^&-293%H*ygkb?zTg-)JH|I1<2#P=W5>AD zG464UdmZD?j*RQ;nZEx^f|@*kAf#%_1ISocEgFWaq$UBD%Haq9{wK_9i5Pn zpi;&4O^S+*5krn#M(maWwtvD~3)Szqmf<#tWWe^x(G9jq23 zn|`hT+y4eD#En4;QH{%ST=H;{arp_CJ-BSgK^ z8RR57;o^$R?SW3B2A9(Voy8GcOt}1p%eMnv#135E#pPvOvIe?}<+!BaGHqZBF&dZt zxI_(XDFSfmj!Ub7ZsOhmH*s}9D^Z2ZQCxBcv=)bO`C&jC@dYm12DBAhaFGVI6Y01t z9ME3Oz-9b^4q`AaeFk(CA-H%B=p@?X;xwSMsPErJT)?HQe^*g}i@tw1@pJ#~;%i(! z?%zYa)xW2B0hf&a?qW%Q4>1Rq$^AXWi2h!pZ+~ym8y8i7AJL`1uV~p{B^vvwL~TDm zQPIy|6!!}dmVSZa4_vP=p6J(G4D1&n zV*5pkpng%py2a`o)SH$#LRbavyO#IbP%@CkQz?Q5;B45_^*SitWkC;?3lK z;`!wMVqNk8k(NA2%uXIGCM6FM!;^=K#N=TjJbAeANgg3OCyx@Y$)iO>-!Y=5?^sdZ z_X$zhcbqWyogjYiJ5lWGJ4x*9`=t0!-zj2q->E{~cbZtyce+ z-&yDvm@NYPJ}Y|mMNFq}ig=JTPh3x0AkHPFiepKOL~hb^LL{Y$14&E7mq|;-_9SS` zlU9i5lU9kfNvlO#(i$-Ph)zjb;hMBTG$d{mHHn)< zdE$$rF!3c}PTVYhPkcq}OMFf2OnhDZC-DujIdQ8{C%!FKB)%i&C;mq~mH56Go48F3 zO#D#9Bz`1<5iudD>i`U}Igf{+^SRG$37RFbKXX2~G`1oou zIR1j@6MspB#$Ohm@mEBL_-n#B{)V{O=cc&W=e9W6r%@d4b5|Jq+!w$0QOJAyILkZw zxXSPJX(_+lr(raPkVV@pN{ghK3(K7eY(j5`t*>a`?$-2eZ1tJeSG9LeN^&; zxB&S^T#$S&E>u1q*GtZe>n+Q1QSwi5G4fY&edLeg66CFMN%9ME{p9s=1LP%fgXKAK zL*>bFBjk~BqvYhcv2sM*IN2|5qTDU+N!cxKs(d$gx_mYE8M!KUrhGK^Sve;*MgA*x zzWhV%LV0)WbMl9=OXN3Vm&+StSITQ+)8(|-b@Hs(40%#)wmdvmD<{Qnki%m)$-c2K z$z5V!kz2;TCO5{sA=k#dC0EA0D;LMSCtG7akpGPNNZudwsk|%ZGkIIgE_qALm-2>~ zujMr{-^z<(zL#gl{3uV1`B@$o^Q)W?b5QOTb4d1yk>$=Y2H7>nEH^~kZmJ@>Y}qo_0ath<)QmN%3HT9N~PNt z6`Bd6&~BA?dTB4_CiMb6Rv5IIk`J944!1N11r9=S}nF>byX1`>q;Yb>g*9; z=tRUG-GPX`x;+u!={}11QMWbX7u^dHzw0t04(XOg$hx@^M%~m1t8R3JUDrRNKo=cR zqzjBF)%A=xp=%p)TBnFOqpRzEPIn$XBVbp^ez>kPf?b-(s*(CzJgPq(ADQvYsm zSN-PRZhCd^w)&O5JL(to?y7&fcTfGe-d_5_y;b@?y#w^2y+ia~y~Fh#dq?SAd&lV; z!V~qE!~5wg!UyS#!-wgu;iL3_hCiX-A3jn4Mfeo`2jNfYUk{(D-xxkezczfnesTCB z{j=dq^pnF^=tqX9>yyLR>m!i|@DG>t-NQHOTZg}_f6!}-{zk8@`s!Zq>QD4S#sGN( zeXkw*UwVC^-`nde{f=JW>fi0PU%$E6PkME)-}Nhd9nz=v(&?Y+WzvuDWz!Gom9LNQ zRj3c^byV-ut4!aySGm4LuPS|G*adxU*k%2huxt9GVK?A#8}j zIc$XCR_ItmP3QzedFT{FQRq_!Yv?S)pP?y+{h_IbFG3d^J`7!Mcq263@O)^7VST9D zuq1S&VNU3ahN+>i8b*h{Y3LvNjv*#=n;|IlV}pC>PDA_9-3F)7Zwxm>zBgP7Ibb*) z@|&SB$Z^B-A*T)NL#hl*LM|BQgwz_QhFmv{ z4!LC*5OUWL6QVQ*g|skwgtRfX59w%h4(VpR73^WG3HC9T2L~97f;oDZw+0(}U+2#|AGj4hl{)#sx1oh6bk_ zy@E50or1MS*WgXY#-Po{+Mw5sXM)}~9u0cmXb(azD`=QI0d?u*CI3cLmI5g;lF)^sz*gNQ~Q5AI2*e&R)u~ksL@qS>V z@kXG+R2}GQDhq6FDhTXoG6r@t{T}FH+83xYeI6KO+7{T$v?Vawv@tN=v@WopX>s6S z)11H&rm2BXm_`RqG7SivZi)?@X$lTZF?j|qG<6JIYH|r&WoigmZ>kMYn<@jIHysUl z*<=rR-6RLRZTcx-o9XL-k4>Kjd~SL-V2^2Yz&?{E;DBj$z;C8S0e_ih1{h6~0&J!c z0R^VyfMQc*zzI`8K!vGiz&TU9fEtrB;JWFi|1Hxc|9hr#e`j;Ce=D=izrFd8e^>L5 z{vPH%{wnjw{z2xq{lm>K`^T8G{S(bA{Rfy+{fC-o_>VSE^q*iJ?myMs*MEjN!heq0 z-#^vd!+(jnt^X>s(to}Ark}=q$#0Xn-0u~0vEQ3!o8N!Thx|S?|LC{FyvJ|1`D4Gm z=C}QRFu&~gt6A-L$h^wWU|#5FGtcxZFi-L;F^}*oGbj61nxp*An*;r7&F+5n=JtMf z%+7vF%WYLl%VkwNOQoud<*3TtVpsWEWL1#mXH~f68&#}jhbqbPAJst1tE%A^Nj288 zMm5Qjrh3ZqtZKGps%pMvj4I7CP_@z$r&?zT1uocI^}MCC>J>{%)ti>PzW=dY^WAQ# z_WjIK=DWvo*ms}B;l4_1Utc$Cly7@$pl>&;yRWCUy|16u**DbM;1g-B^@+Eh@#$wR^%-i- z^BHZ``%JX{>NCyytacik}xi#0j+N$@i zwf^c|Z~fN$j`eeIC)+mfR<<|1JK8pRceiDDd)tC}RJ=Ny!J=4~~JH_VW{hY1QYlZEK*E-u-FOBWE*9*1+uh(owueWUny*{vg z@Aau|x7TjlcCT-3Z+RWCz2tS!ruNd=R(n}(i@XYKv%QYmCVQQ-jrKZg8{k!Ai}Si+ z3-fBU`FJUFx_Y_gwDRhZ^T4xvPQ9m3&PC6loN~|JImMoFIXRxmIkM-FoS!{M=j`>I znDd$E^qluSpUrvQGc{+E=hB=E&-9$-o>@5yJU8Y%F>F4=LPPFG2 zIl-Ra=6HD?$m!&HFsG%bF6W+yE$4>E;hggxr8%cO%5#c5s&i}}wK;!z)aU%K_wci4c!b%Pdqmq8cqG|pcnq>n^cZO$;W5G9&tsZB#$&cU z#AAWo+hd8ni$}WM%_GZx-~D-eo%<{Hi|%jP%iXuxOWb$Z?e1UNb?)EUe|7)azR&%T zeV4n@{-JxW{Z02G`-|>n_H6ev_Eqke?2FuQ*k`*p+NZcX<&JT0l{?72Q*OMwdv3V9 zD%a0FG`EL)bZ$HM#9U|hLAeb*N9JDXIU)C4&*`~kJ!j`0>6w~q>A5WTP|vlw2YRY= zzwY@$?v9>Ya^LIuPVSbT+jF1q`FU=}|DotE+@ea~K7gMy-Cgw1&2-N>kD>?y(jX}y z4X*9#nm=n7J66S9bQ~ZIYnQ@lA<=T zw5VR}R#YmM7rheeiynw472Oc~7o8J_79A7MEGiHu7i|+~6|EP~D_SmIS~Oq0rYKYV zM^U19M^U7>plG`IXb}*fDbk8B7kP?=s3JZ(-gwKlG zg>Q@B3oD8%gbl@Sgl)x-g+0Z$g~P>{gg=T;3P~l0gshU?LQzS+(5_^S(6wZVP+l@e zs4qzqPAZ8LPA>@)hL`vY<4O?W>=Lywx5PuZsKj2lqC_HGU&0b@Eg=f`lzbN)DH#-; zD(MnjDrpkjDybGcEO{q*S@KL!Qc@_WDY+(SDmg3YDmf|`DA^|%E7>N%m#!DkOP31- zr3(bsrP%`K(qw^mX|zCF8Z1CdrwIH@je@XJg&?-nO^{k@E66Do3Ko_!1S?AMg7u|i z{H>+^{Jo`}{3E4}{L`hC{L7_p`L|1-@*kDnbeTOrsZ7GpEMxQM zm67<%$|iVg%Z7NH%er~H%UXDc%4&Hh%Sw3{%UfRd$hAT6U6GTXu-o zQns7dUACDwRJN8kQMQanDxb$=muK=M zGPkn)G`F$*2)DC*FSoyZD|f7XJr`fGg3G8_$Q4%PaBVA6xo#D)Tt!6~*I41tol=2v zgDbS$=n8Lca)mQDyTY2gphCc1UP0%sufTJ+Rg7`=RSa;BR&;UBRy1+0Rn%|_D@r)e zDqeElRXpTWSKQ(>Rb1k9Rh;4sRvh7cuh_#OR&M36D%W!)l`A;*m5VqYmAM>sN#^N<(wszuADWMcAWf55odQLi*u-w#5q~{gMF!Tn0>pl zhyA#+js2#wfn8Bq!G2%)mfc?YjNMmR$R4e{&c;`rXEUl!utik|*>+XC+3r=F*~+SQ zY;)CbY`>}n?9i$lc3f2|dv;YEdrnn2dr4IQdrj3Oc7Bzfy}L@zK2+t#K2;@UU#^m{ z?^JQvPpZi5|EhknDyv3Vja6S*omCyIfvQH<_o`|ZvAUSWu71g~sD8+DsJ_kes=mz9 zR-a*k>Z7db)dj4`>K&}a>OWYS)oWPutCzBtSI=Xuug+p^t4?MWRL^7`s}5zItM+Hz zsGh`nP_1XZs+O}#tKC@j)lyblwS@Jhn#1~5O=00`U>2ihlqss|XG&|jm>xCFOjS)S z6R9a<`q#W+hSxk{Ce++xX4G6`&Z{}kTvl^}xvu6Ab8F3?%zZUmna652FtG&;%o{aJ zm=9`xVZN%#V3yS+F&k=PnC&$o%r7<5n4>j-iLcc$nYD7JxYmtnUn^yL)><$%wOl5s zr81}2;+T=OV~nKQK}J?>Hv^j`%2-j`z}Q$@!Prszj&ZQ|IpbvQ1IDG=TZ}ukml;oL z&oJKB9%EG1?q@XB?qYnZ-NYEGUB~!QyPQF(Tg2ek;Iyg>I>+8^*iaI^_%E% z^=s+r^~>pV>le|N)z6`?ug{=wtDi+LsE?ulT^~xnP#-|QRX>^jxZX(ruUqYdR^=vw|fkGEFz;xS&F`9eBAWhZqnT9m9(E=Ji&>|YDX-N$ww5*2L zw1o{%Xe%2EX}>qzpzUh7NITSUns&P3DD6ta0a{_hZrbyPEwqw`4Yaz3RkXH-Uuj<& z=F!F)vT20(sWkTc1e(SBD4Nsz88n~w(`bhGfHw8Lo)+?6NsD{$NlSb0M4S8GhPLdz zh_?PchqnDamA3yqj&|bxIQ8QDVd|atz0{}gJE-s8H&JWe*HK&Ems5M*zomYA|ALD9 z@Q}*WL4D)QcaYsdqkvQlEYZpcZ}brPh2fQ9pjrPAXS`hO579Dv- zi-P<|izj(^i!=F1iSg!Xm$Ep^__G@Z_eJ2~u~<2ItwE%yR%~l+>m*WctBHhd7bC50m6Nu%dXV%C!1iQfOnW>rwLO~nOM4h`S$hz1L;E!1 zj`qpKL+xhb>2@9QTDy|?Z@V|~b-Np}qTP|$)NV`s+-^x6X%`al9ULO7gHE*UAQ7EA zV4|YqI|1n!Ap~>`5TZJI3CSH@guISc!qSdL!n%$+!uF0T!hw!b!l{n8gsUAd3HLjm z5MFgWAe499B{X*2Aar+JA$;vPPr!AaCa^k>6D&H95S%;r6BM0)63m@D2mzg&2~nLJ z3CW#n33;6>2}?Vd5!Q7sB5d!ROE}n>OE}e;LActPO8B=kk?^{6CZVD;lF-x{LipSn zNEqq#BjCFx6WCp5f>oEE;L@ccD7$0?w9A7K*yTcq?s6cccG(bq>9QdF)+Hcp=;9D| zcF_rkyU2vIU3kKct{?b^U1RwFy1wG8yZZ4TyL#}wU0wLGu2wwhQxl%|sR3{MsT%M8 zsT{BQRE(ee=?#9yrx*CRPfzd}pB~`nf4YZX`ROJ;|I=0co=+F?$3Fdozwqf4{`RM1 z_@|!^UE7Dc;z<2tTcR9zLQw z4?n9r3!mGahF{X1j9=TGfZx_V6MvvP5`U^Y6o0il2>)-lKmK+16ntejz&CfB@IBo+ z{AjldPy8&yb3S|Gtv|cs-LNgY>d#XAq|es);Lj3#>}LT!{WAwY|1$%>@-qdW|Cxy2 z^BKk;`#gcW@Ocz>=kqY`+2;XV$>&~N!{<-9&d=?*q0b+2P){R{(Nm9;^wi*-dMa@8 zo)Vn7=PfRv=QS>>=Q%E==P_XS_gu!E?YV%v(Q_8}sOJ>! zZO?IBP0tZrYtKPkU(Y_=_ntp-)ZQI9VeeL)eQ!R_yLThb(7P7r*Si`Q-n$%^)Vmay z)4K?_q<21UZSOC*ZM`|T1HGBJ)4j8C*Lst24|)@EZ+c^KRlU);mfmn&Z*K^0tTzZp z`r?n{f0>H2`!X5l`31%4z8G;+zUXkFU(~pSFLGSg7jN9+FCMu6eR0KY{o;t*|3!*B z`Nalz<%=cm{ueRs^%p*_@(Tyo{Dq0@`9i~uej($CeFPk@560Q{O~4*~W3aYw1orJ4 zf z-y3+e?2cFV@3l8nS4kz?qfwTHA!i)RQ!T;+&18?m= z3GeU!8$Q{86u#Pj82-2a0Q|atA6(hL2X5)#1^4!EhsXN2z~q5VFn{28*lu7w>^bm1 zSU<2Do;t7s4jWhoCl34y=L{@@mki8@*AC2uw-4mO2M4m@(*v3CwShGF;Xo?<-@q)m zdLRLA9f*Vb24djv15q$#FdP;RhQjuP!LavWAZ#4;ho=qt!4ZSLaPr_JIByVvmkyfX z4TE}k=b#ooJgA2M8C1YG2W9Z%K`*#y&;za;bc5Rmo#DYjNBHNU6s8Z^!jd6t*lEZD zmJf+xWJm~4AL7H&LmYVa5DT6=#DG@}QQ<#^$nc*-MEKYc9=M7z+i*9e9`1rB4R=5@hFhVy;T9-!xCvS~`~g}$ z+yHGEu7e7OYoL?ERnV2;3h4fD8T5L%1gab^f?9^(LcPOppt0ds5c%s1i2wB&B>nmX z^7{G+GJJgi`F;Ht3jbON&H8#5%Kds9TKe@SwEpXLXy@0f(BZF_p|f8vK{vl%fF6H6 z2Niui3)Ou+4Rw4y1r2^Z0sZ`X9Ab1rb3=$Qy|@#FEn**G88s82}&9RP|g?v{W@lb){U8<9b-o5(3k-_JEn(j zjOn1qV_N9lm6(6a9mXai=~cQJJ2y9hdmx%FKLJ^e0#u&Y1R@SP8J zVTQl+Alw8OVqvT%IFKtwJ;8=1VP;IQpmSu??awqo{A(4kY9YZEl+0p`C6 zDpZYW#q>>3pa~512N@D!95J#VB*=^jz(oHbLaCU!nB_kR&>xsRm}8iWKk(39%nM8z zrtt?3`i%L8A^yZcT#PN2L-)YwFjFyMm?TUN=2t8qxel`fa|m-5a})CzQ-rC*bYKQC z|Nr^_WbOYawp=jSlY#&y2osCRz%0P5#xfL}F$I_tm@An3nAeypEOFU_`GOh8P+%M+ zfbm$e7!Ubij2M5I07YU_Fmo`!!9?hH%x=t4m;{~2+`&A9$xtcgJ?0ZkfkrTR92MeV ztTFCbZBT>p#bQSxm;@XH%Em0lF`>1XZCKpoAm%g{PrHtJgvFoUVrp?*s0}lK#nOIY zku*A<4~g*t$O$9I3n2unS_Wcb@M0(pFM;M^R^lz7e7q&J7jqnM1zo~hLxp%7=q08C zZwocy?VujK6dJ{l2=)+<-~ibX93fAvsj0_IB{)Oj1Q%!)!4=9SxIs$^?$COI2egym z2_44#L-2xb61<@&1Rtn~AcN`&a;Sr#fQAUzQy{9a>ZKa8Bx)cRq83sSbr2xxpv!Di23e-tTg@#G9A()&FvB(*aB{>UnC1*n_at<_!oCgJy=Rk4fxljgq z9<-3W09s962yG!Rh6>0_pp)dK&=vAB=wI@3=rwr-R7G9|wUAdsU&#N1#>s0TGG#p^ zplpPsl;0t5N2J`-_(Dh%hU%@A@vdTlKKRypgx0|s4t)%>MLlJ`UWD=-aEm6v=7iaS`)OL)&d=*wL)iT9nf`J7xakM z4ZWrHKsB^4P#diu>Zc7t6SS`ojs6W1(Z?W1`gcf1{{flk5FCJ&z@z9yIE7Azf1y+1 z-{=f@Bb^2BrgPxG=zRD*T?pT%i{Ynq3%G=C4L8tj;ZC{~9;Q3OFvA&UGTdNGh6n7z z@Pd^L8P@Stz(EW(Jd>e?(;0erKEnjBWFYV+#w2(z!xuiz@PjWg{Na0yK==hC7%pdo z!i|h@xSJ6Le`CbJ1ZEt}VJ5)V%vrEIGZoe_)8NU>OgMy@4aYO{;7sORcp-B>yoR|5 z-opG9E?_Q$Pcm1)SD35e`^^8rubAuMO6KoyGjkK%!`uRoGPlDd)-IUG+5_9N_Q9U4 z1F(*D7@op93Wu`(h7(yQ;cV6!crgn*Pq8k-TUl4&1FY-tDb_9cD(epXFRKuK!+HQ$ zu^z)MtY>g9>m}AQeFKxR<~W~S0^706VNZ4ytY_E4Q`rr07`qWpWVgWC>^67_yAxi^ z?uNIqd*K7@e)tr72)@Q1fgiBP;5Y0ExQY$qTG#|!FPn@TXVY+G4im@caBy}UKF*UP z#_2egxTzc)To^}+OXN7>vN^7}#T@K>%JIf+<;ZadIBMJ}jt+N~W5oT-L2<7+lW~=t zskmm2Kdy%pgd5|8;7HtX9FH4~v*pI(Jh+KCEjJnG%bkr2;b!9ExjDEj?k~7S-1)dQ z+(o!8+@-hz?sD7-?rPj+?pjBd-HL1E?!a|(|HO@O_u&Y! z9OuS6g;Vp+;wJGf;DULVak0GXxOCoa+$#Rc#ua8Z01pTZ~N z=kO``WqbyH1D}K6$rs=c^CkGRd~5s-z7+q6?}&fPcg5H6J@Ku48NQFN!jJQHc(TBR z=L-PdPA~=UDe%YZ1VQ*If>3;@AQGP-n2FC4B;XeblJRQ`uE37aHcguRkp!g0v};eup@a7Xf;@Kgd5izOsty@XC|mvD#!5+QLyVo9W0 z*b)U6jzp=28_~N9?v7CXQH+5wVmziD^Y7Sy<6XPF5U}+)79?Sy_^%SxHF|R?eg(D-Tk( zm7KKLN<&&>Wg>01nnc=XqxfNe~{d*w~^G=yGg)$KPkxi2r0(;1S!?}ENPDQCDJnM8>IEtcS+l= zACeAOKPR2CenYxqT|z3ft|Yy%t|ygQHZ4*MiY7<4i zZxc^`X_HJYx5*%Xu*oBL*(@Lr*(@dhv{^-_*{&xGZ8wpnwmZn4wtLB1+k<3Z+hgPz zwx`Llwin20w%5pWZSRnOvwc9`VEc@`!}bmNplu2Hlx-FHifseA(6)vA!nTuKYTHY0 zupK6M*p8D2Y+=fTEtx{GV^a8be2T4|1;yRYj-s}6rT{xnN}!#R5^blaq}ZX9JiDos zU+n@ZYwf})TkU323ha_7f7_)|F4*NzZrjbLJhA(g^3HB0rN(X@<)a<8+S+ahWz=pj zg&;jdVN3s}SV+%OoTQg1GU-i44oKao6H*^4*ei!wueF62l z{a@4v_9v;Y?9Wrn?XOWk*x#Xc+CQWY+P|RwuzyRXIFwWQ4s}#phbF3$r+$<+y?7;<$w-cic@gIUb<-IUc2jIi9A) zJ6@z^INqSmb1bAScYH$I;P{%h-LZsrz_FTk!tn#`l4Bd~j^k(AQ^!HtJI66vwIfV# z!Di2Vc4X5>97S~4$(Bxca;A%%yy#LV72VUxNY^+`rURz{dZ1G%J<2JDKFetqJ;y17 zzQ}0~eU;N9dcMNUw9cL2q>`q|%&q_A{g|#~2w1W}*!2W+wd;9izUwvS zF4ud^L#|Jlr(EAKFT0j8@4D79pSm_P-??@%t6ck;O|GNNPp&X)$d$tS;mToA+$1cn zo0Mhc=Eib%le1)QdY0a863f@kpB3yD%8GHD$x3lcX63kLu@{ zAFP9JJ6I>(3RoB2jaN9pElyhr7G66WrzO40k-6!J>g!+CVM<% zb3ER%Ej=pOjvftcFON31)}x0FJcilRJ$|qwJV=~G4;ClGL&TZuVaHkK;mTR-A?IxI z&~x^9OyV5zn9e!l5ze{d5y!dfF`M($BbW2mV-csyV+E(tV?C$SV=HICV-IKC;|Pb~ zd5XjIyu=ZE-r`6-A9CD1UvgBQB^{z2WK4{ns;$`@%DpTkM(2t?|s^wsQ%>$_4>$7_3Gy4dJSmy~zR%boX+mx6cA%g8JAn!{y}eh{t0gn{&{Z||Ax1j|F5?n|Alu5zu0>w zzuG&6-{hUc@A6*AAMjqmAM@V8$NOyKGko^(g+535Ha=(hEDd_K0?8EA6r3zkDK7Ak3w+P$0)esGevOM zCs^>rCtC2vCs|PLlP#$CSs-ZjSuXhOvtBUlvrRDJvrj;h9Tl)-X9Z%}HGx!CC~%WK z6Ub%n1O{2PV6v=95Gd;sM92mO39|2kG#ODiN5&E^mPv%GWcI?1G7sT4nOe9{h6w+X z`3uj;!i1M)al+fOG~pxJ9N{b35@CsKjj&dhFKm|W7JiZ)5)Q~t3ddxZggE(aAzl7h z$d|tnTFEPfPV)CcFL}FAE$ihh-wMXTk0 zqCe!Jq8;)$QGtB6=%{>-=!|@c=(2o`=#D&J^hmy2^h$n6R3bkms*zt7HOcRYI^|D9 zee(ZAqw-1-tY{Qb6`dlkVnAe}_%5ijx@pOe&9IgQ3IK^~v zsv=UHqev7lP-KdKQ_L5yRV){8Qmhy6Qfw0+P!x!dD~^f(QJfQBRooEYRXh+sQoIts zQk05I6!qd7MVq)u@kQLJ_$KaC;3VG^49QQ0NJ3UhC2XaKM66Uv?39SaRp~GBQHD#j z$^;3j%#ch|&Xa^Fmr0_P>m*6at&$AoKFKf2W0J+nbCQ+H8SG~1}Q&m}{sG2OY zRi7;8sfH|;s(x6kR#7Z}SMe>kscbCws$4A(s}zs!+>&s(8!Cs&va& zs=1aWs%4hds&$r)s;!posshU%)p5&V)p^VBs+*R0^+QX#`i&(|U14dV{$MFpcUros z2Q6jl2}`Y-Y=x@1R(@)0t6;T@Ris*Om7q3R%~tza<)}lg=BwkZma5aO)~M%N{jOeS zwN1U=YL9xG)gg6()!*vBtrPVuilU0TKlU2QX*s4YS z)9RC&YTd6ESbtO7TK`nLTaz>@Yo-RV7H9&jtuztV4w@uucTJYHT(i(xr&(!@YJRu& z)9kVi)*P~q)SR}C*Icnq)f8H1X`Wlp)s$E-(bQS5)U;Wz*L<Xnbt0YYaB`G*fLJYeH;ZY2s{(G-)=Knz=R&nq@X0HS29YX|~(+Y4+QU zXinJt&|I`3YVX+4wNGt$+IKb<+8P_Fw#CLp+hgOc{br-q;%tptrtM^{#5O?dU>l6Z4JZGYANV!KMa%yzwYz3pc0Hrt)r{k8?#6ShaR7i~{! z@7SK#KDE87Ewa6%t+9Qe{b>7K+iUxucGR{^i?^%Mvg{hQ7Itk~C%bN~%x*wyu=}Q+ zYWGtcYDd(?+c9(*c0AoYJBe<&oth2z0xPTW71c;^U@;SEor6hv9wPG>7eeL zbX148|EXiy6ZIDMbiI>3PcO5V=#BQadOv$7eVDz6KEYnD&$QR-7ucKiEA4&tf7l1; zciV^PkJv})&)Uc9uiK~SAJ}K=-`MBrEA1EPo9vhByX{x$zuK?Y!w#GD42K20+sKYgVyu%%RhQkB>e21s{6%McUe>fEDcRN(-k2uup&pI^e zuRFBsA2@v0zi}AQS2~R7n;a(e-41xeR|l#Ac4Qftjsk=2 zazmJ-){x+6GGsYUHY{}XH>`3DHsm`-81^{E8jd<98O}MT8E!ge8y-8(HN16PWT! z!>>-y4QrkLGi-G#G3MSyPIa?WZ&QhbVv$HY8+0z*3EH`F2YmD=qjmDME!1#x=pK-Typz$x~ zP~$(&QO29jamGi^$;P+N>Beg39OFmlxyD}SMaD7bWk#aQDkIlrozdDQ-{|JD&8TwO zZ3Hd_#z2?D#u%65##EQn#$Q~{8<)9UF>Y|VY24v*&v?k?q4BiKGvhUv*T#Qcij1#a z%8eB+HO3~F_r}jIEyfX-b|c=k+sJb5Gg`V18=YOpj0)GEM#Pn13UH;GqFh;~WLKUk z&sA(%>S}FT=W1`-?&@MX;Ob#Ibyb`0yBbWdTv1cGtFNii)!)?Z8f^ON8fL<| zMVnY|@g@tmWRtU7nn~f7Z8E$4VhV6uV2X14)s*bE!j$K>#xzG=JLHq$}3 z-KJA+`%G8e4w?RSJ8F9EcG6Vg_K&H_?V{`<&sAmz&$VVB&y8lI=O*(s&u!)i&t2wOo_o!?o(IfJJdc>ydLB1#^E_of;Q5dF zl;=hBRnM#De?4!SUwhs)S9<(yya_xfy}@6~5s={01|_xfhu<27zR=JnHj!3&Sv@ggJ7yy!@Y7Yk|d z;vt=0B4o(R5`nyJ5QeusBJp-coV?u-xwjW$_Ld_7-fASuTZg20n~*u)09oeki)`?o zhV1m7jvV%$ft>XYM{amWA&3 z_F0A)d{!WSK5LM0pLIx*&+kZ%&n9Gv&o*SO&rW2U&!5Nvp918x&q3sx&tJ#`pX10I zpOZ+H&sn6!=RDHua~T=)xrUHrHxa(q07JJxH^x59yH&BBQde2vI(Y@Z{eS zTlr7KLykwaauVt*r=lTp2AUveqgiqux=1cW*T^O47P%F=Uv7(@l-r|M-&{4S-B`ORkPhm!F6#(^6_@Y{cA38-5fQBjp(FDZ|G)obNE>=XM z|5L=ETNQEWenldBQZWm?sz^ouRivY@6w z)Kj?%#d>n+ROLD}Ot}$FROX{O%FXB!4%8?nkdF526p1N6`P2 zN6~8K-)O7y6xydegML?@Ln*2Ys8DqowO3t5y;V0*qv{qqO?4NIP!*!dst0JE>JhqB z^%UKpdXDZ?y+RMG-k|@e-l8{E#pq*IDO#keK$Kh>k?G4(ilK|O(DJx1_cjRU1> z0(h?`flq1*_^PG>yoL$b8aA-faDkhK57ZhVn4}Sd85#=^r?Cc^8e6bXBL%B94q%JM z2^45tz)6i8xT5g@_cdPNwZ;cjYUH3rqXfMgH5k)q0a>dDe60~kwPxU@MS(#(3HWJ! zLAZ7bn5Fdtxmtg)R68B4*9L)|+8N-mHWZxIhJ%~h2=G`N1&XvWpiUbLI<)a%P@4dL zYLfs%mkcDjRN$7;H7REDAz3qO}Z7}vu+g_)vdu^;{6YB_3MDGem(HeZv;C1?_i2PAB5>Qfkgcl zkfYxUmgu*Gb^0A(yM7lqq~8tB==Xpd`n}+hz5u+_?+3N|1E5`h2n^^CgP;1p0NrpD zNDRk-li_cmFq{C0;Uow&oCYz5Ga$`y7R)o811k;ZLB8Pv*lV~5jvFq6ONJ}pp5ZEZ zX}AW;4L3lO;U@TOxCKTHw*k?32k?w{fvvF+cpC2mo$+5V)%XB}86Scq<0Ft`d<=dy zJ_YNH&%h4jb8yJ`0-QCz1UHPYz+>ZU@Xq)K)EWN+?Z&rY(D)8OrXs*F6$1-X32-)* z0;Q=8VE-^6$W(!ia<2sGnE9qEu*y^oHkoR`K2t6D+f)ZGo9e-RQv-N~sWiO@&882a z*VG8cOih4nZUTIBGmx5FfS36rFkt-5tsuhO29nL~AP=+5+yOS2JHal@5px$fXZ{3k zVV;`1L5cY@Xux!td%!RThx7s#@&#C7T#-JY#!N!`!3<11G5|6$i;zLE2D23z0{bzi zkYR8Q^8on@{=-xwBcK)2hnYaW0V?_ph|p2sh>>B;=okpVL}OCXaWEIN9P+Mg%`umfx z9{(h)&p!$4^-se3{gbes|0JyMKMCvoPx}8a6JvpK!6-2R6NHJyWMCFxR%13#`Uwg! zCooqq_c5@CftPw-3}}+I+u&0n88IUO=DH1H>4oDW8EHgG}iLfm1$#7);ufE--IO zCs>KepV9&LPH6|nF_)&afx;=R;N_H$paRo0r3Lg%X$GTHngD5P6W~p41a?zD0MDuK zfqrTOn2HIXS`TJTtpmAJYr)c~HDLYJYOr%^6*xS#68wX?Ikf^jnOY8trj~*FsimM} zY6%#cS_~k+BEa-}2Q2;G0vEskfXeR;0DiAQu-_{X>-Q35_`LuN{GNl=e$T*Wzo($U z?=d*x_Xu3^dkF6PJpix${sonO_d$zaA?WqH3&#EK0P?ikKrrnVkWRY^yr-=H|-)=Hthn~Fzr0pHSHWYGVLrlH|-3#HSIKbI_)GVo^}E>O#2&j zPCEvMryT{b|6hRRe;8Q$9|Era2Y||dKbYiS0D}GZf;j&@Aj5w*Sm?hCtoGjlw)k%c z1^!#XN&hY2ivK3?uYW#x?f*Nd^4|zr{MUmo{_DWF|Nj6vU=0uitOC-26~H@SIWPn) z1JeSQf{1`6AUR+W$O~8qmIcfQ8v^EnT>-ylt-49%zJ_Qs`_XRJfPXZOwQP4Eq40@&;!RT~7AO&gxFHj9^1C_utP!4o~K45B~ z7YGaV0EvNaASciTED3Z1>jE9X_CP5(7-$R51X_dZffnFVpcuRj6oQ&SK4=T%g8o1@ zmavL0y8YP-Soh3W7_~px|P3 zX7F1yJ@^eeKll~8GWa>VDflV6H~0~HJoo{6DYy{57kn3e5qt|R559pm246+HgD<1s zf-j(i8Rt;Wj5Db9j8mxljK5LMjHBq}8As5N83)n$8T--98GF%%Gj^kEX6!__%-Dt& z%-D>coRN=SnXwVQKVu#GYR3Q2${DNB<{8V;o*7Hg(HTonQpiG-7cvjE4Vi;_hUB8U zkSugcNIDuCl8PpV%tEt664AvWap?a-u=7+%Bzhnu3_TSx1HBp&i2fTAfW8UwL#sl3 z(UuT^_J)|z@el(_4%MRkP!(zyDn~s-y-|Ir2Rb#>6%7k@LK8#n(dree_`19G^`vs5LSYm3VVxO4SS9Ji&cnUhdn_m z!yY2dVfT@qu)D}u*iD2KehuM;Uq)=h&m$h;XAy1qNyIn&I1&>67ZM+S5XlNJKo*7n ziL43ViEIhqh7^QvLQaJLj$963hZKgdL0*QhK+40HA&udSk?!yX$Vm7v2q7XD;Y4I2 z))8rlTSPLVjz~ZzMZ_Y(5m88NL^zTjF$0+&F&$YMF%8L&@J04S0OVMN3AqrVL+(VV zk!KNdq$I)%X^3z`IwPEsp$K~fip1^_k(P)gQiM1~@(_6>3o%F1k$^}t5*3L@QX+qv z=R}U1mqmUvZ-^W+?~Lp-ACCNNJ{#F-z7g4KeiYecejEATToYMqZjG!o_eGYP$0OgF z$x*M({HW(iuZcQt-V$}hyf5m2 z`R}N`=1Wn#%=eT6F?_R44BPA;Lo;h)Nao2gICF5!gef*=)RZ1GY?>d_ zXIdHa+4M(Dhw0ClkEWwBA57P)v{s!UH}N=-#E?@V4^0y>g(m9E zTPDHGYbNQ;izcs`|Cn?$PnxF8JZcJ^dB~J7bDt@5=5Eu%ncGaOXXcwW&D>zxJ9CZc z_{0?pT)L4TlG*)d&h?SYLVm(X?V_i(EW9?0wVy#VkW5uT9u{_g-SeEHdEY82^krZ#)`z+ITMRxbarpVdLYt0^_^5-Nu@@ZN}EPeB+n6b;j|y zRYp?$G9xd3kHo&kg$$9vO}&6dEoh+%()txMFyk zaL!PaaLQ1ZaMaM2aL~|~u*dK{VTXa7xXHjv++eUxTy1bq{LP?FTx0-=a}7a>*@l?J zG(&1)l3`9_tYKMVgkgPRuwi?mzu`dQWW%XMli^CD)=-!zH@rynG?XPe8{Q|{89Ea! z4TFgS!_P#PftExy2$S#zY0`w=GigMxO&ZYqCVke=NNU%|CN=5PlIrzylPdMUB^B#8 zCcW10OnRz6l=MJkDV2-Pn#8`pF1l=|J$qp{f1e-`W>^(`h&By z`ct#y`YW?M^o6sW^e<-F>Pu%y^bNCk`i@z2{lF}ueqz>79VK~G$4?&A*(Ues+><+W z>f~k}NUqlfCRggBlZ$jI$***I$xn2@Cg0bsO}?euntVl9ko=GC@8lD@3&}@xx04HW zPm*`)-X(9=)g*7weN0}h>rGy&8% zQh+WYMX$?9QR?QWcC%UYu!>GXqBmVv`FezZ9wXIZDi_6ZBptHZFXvb zc2Vk1?W)wx+Wge@+CNiQY5z+7ReLsdp7wfbj`l(7Z0)PmL~VI$wDv=4h_*8|Ks%T^ zS^Fc^sHMzSYx%RiwYIZev~IJdTGea|Ei#*@4VX>WM$RT`lV<t(jTe=)9(V3Dt?9w)FX?{j(R5Ue&(Nxw88Wpb!%gjwAys>2 zSg5rbJoV%Zx;iKWua3_6u1d}rR^?>$s1|3mt5#<;s`4|cRl74vREINOsZM7+R$a}w zrz*_2rh1-nUR9iNLRFh_SoJYuuc{|wo9bJ}?)Sw70A zS+2@=S$4{*EU~gFi>>^WMOF@F{Z#zO`lg^{_bIs9oeHb$CWUi$jY5`PqR?l*Qut;+ zQUqt;Rm5apRitG9qsYlVu2__PK(Q)&m*V&AO^Th_YZV8xe^Z>yUZA*`oujy&ovL`8 z9jADc9j>Uzp04et@XUb~nw(KNn$sr_ z$mx`a=QPO^a%$umIVJMBIj`i)avsUo=G>8Q$+;}wlXFJ?SI$xSnVbUo)tnvj!kjFGFtNoIEjiOqP*5Ae)=}NwzGvS++K}R<+>S-icfLgS)ZD`qdqNp1wP$*+kJ-eHu_BDt@0twS?t4}ljkFuljdVT zC*H?%PPmVH&U7DS&Lp2{b96rc$J%>`MRC1h!wXCAf+z^$BE2bgqj6M_Dou(aMe5So z-pfpEiNAiQ5-kVhE>~{uN<1cT%>-+wA&*i=M)8;v4&YYQD znHk@d)vJP2ELTOPEMJwBqQ8onqOnSpLR@t;W!m9%%80|olpcp4Q<@!qPN{Zyl2YvO zA|=ZqBjuGtVagv4RVnu!no@2$bf;W)7*09oFr9MDftZRoXryu+^iwGgCaGixtJE-u z)u{mvn^QdfO#_Qk1B?5k6Mwr@`T(Y`13qWwtfY5VEaqxM7!coGza zX|GR7vR_V#vbUrJ+pnhh+Haz`+V7xjv-hB^x8Fmtvk#$|+Q(1~?2{?l_AH8$y_hm* zca$<_cbd{?cahR+cb!sWcaKtR_lS~Z_ZQ`rT^i*NyFAK$yK>46yL!s^cI}iicKwtu z?Zzo$yEzKePKlair$vpjTS^VKBT;?qtf?+`j?~ZXKBKO)+ex*t^Q4mO{HaUrLaCZ| zF;oS+6zYsEi#lQ}rgqyNr8e1~qE^{{M=h}Zftqf6m-?6OL+T^jKdE$Qoawb)Q-)ixYjkqu1Cu=$Gi!sZO^vCT!=U7PE)A8hW@ zzO{KsJ7M#jb`U%;kY|%aqu7+t$Tl^!P@87j9-D5OyUh>{vYDc7u#uzN*{IS@Z5GiD zYz*mIHl}n18yotJ^&0xH^=I@h>z(vQYY%#b^&Wbj^?tgO-_*5~MA>q~T|^$mKW_0RN3>&NuH)_>8xtTDQibq;;AbqRg7bq(FZx|wcd z-A!L)Jw#Wro}|xPN$F!&%8XtsZAP=zQbv{43Pz!o6(ikh72_|fjf{s@5aYI$E8~il z596Fw5aXCtI0LpKGgwxsj3g@-BhpI5*lTr!;bnD#;bip{VhG2?v{I)kmY{nddou69i<``1i~Gz>izmz%7JoAzTS%C9EOMAvElQZ@EvlKv zESi|GMJJPGF~Cf;7-vRU%rb*4h^*Zf>a3j>x~z>BhAevv5^JS}HOs(aHA~ZCBa3JO zv8K#jSZ~d}SncKktUB{hR*88uE7LrY^}?LSdTh>R-8Dy8SIxgwx)VR-pNFmZ$k^)^_tO)&}!JmYsP8i)3EUT4LVHQaA5q$(awcCd?*T z{bo{DtCvkD zvk-QOSrpsPES~LRMqzI?W3wI2L~Kj5!)zn7ui1;t&asuuzGu&_yv`n8d7Is}@&UVH zQ$w~)~-pchHm6cmK^QJpFqo(ehZc`slqiGPQ+%$}n zV;aptO%pl4n^HOVOgWq%OvRjUOb>I8nSRX?o1Wz`O)qj1Os{dmO>c1mOz(5tO&@c% znLg*NHAOkrrkR}OruiIQ(=v{-X$@zN)WjJfb#S^!eVhi;2&a@Z$;l>3IWI|y+{Yvh z?j4dY_X^2?dyce%`z6VODu;Nx@uma5-&A zB6GD#$y@~zojbLH%N<++bK6!N;nuA9np?QyEH`b%Med&~u5ll%xXJx##n0S}D;{xA zu6V{hxZ)+3vm%X~ydsAixuS?0w4##hxuTxCeMJj*{faKG&58l8$%;{~-ij%%$_goW z&P0(nVxrFLGSTHVm>BR%O-y)MCg!{sCbqmsCXT$@CL4K|O+M$HF>&G@F>&YdO?-G1 zlR#dKNeD04B$DTC6325gN#<=dq4VraxIB`Hn5S=Yn5SlPoF`p=hBvnS0UcrB3Y{4%xw&Q0RJMv!` zZ{$BR-papiypw;)*o}YM*o%MI*q_fc4(6vAhx4P1WB7ZG6ZpH0Dg5omO#XUfKHtU| z=9?HF;p-Y7=PMhZ;m;a<%O5hj%d`Qb**e1D@(zN=9mf2+|D-_htD-`r@1Z)ijiXc{RA~DwdH1xyvjB=rTLOlVy&AyUR8Rt}NRkIJ<1S;K(u;0e_jNfU?Y2 z5WOr=uy5IZ!R}=df*s3Z1?!h33T&291k0B(1-i?40;OeQ!HnS{!CS*)f_B4Gf*Ql~ zfO!85}ff?o{p2(BC67kp#*NN~*XsX%1-w}5W=T0l0;5QG@!3VaNU1kQ%# zf=z}s0(-+Z0+L~?V6kDRK-I8MFlR6%7%>J6lVVgm(Xx`C?jxq+7Ofq|~@ zhQU(d1p{N@aRXB!Y+xy57}yHq4OR<74b}^N4L%d@GJu4e4V;7y25v%A123VzfuB&# zAV@gBG(=`>371=rB{T$ORo!^m);U?TKcole(A45($Xiw#Y>+FRhPaH&MkQ@9A1(k>{yZ` ztXonjELu`3Oj}YVe72-ccz;Qw@cNQA;WtaVgkLS`7mAh)3295lg|SPfguzSZgkDSJ zMLU-$i8d@z6WJ`$7A;?*C(>QARHU@TSTwCq5)JB`i(2(x@cJ9Ivbc<*19obW8FBhj&71z zK{r)Av4}42Tf`DKE#isG7YW7LixBaPMTf)>7kw$dx#+m~;-XXH6N}D@kwxE#nTsxp z;}=~Phb;O*?6c^G*lE!%@y12>#I}p>i%k|i6zeW}B34@TR6MQomv}(urMN}swYX9z zO`NNfC4QxoD}Jm~Aik|rBEFe+Pd&1ZGHHZ zwgG%l+X!ZBo4^U$rf`_HIqaux1@F?fg*R(Ez;@b>@Cxm9u%7ltSXuisct-1Ucu;FQ z+^XdSS82Jxd0Ou9D=km>v6eS{Tgwl=q!j?4)Y=Pwp|u}oX@$WFS_j}Ttti-6D;9Rv ziibC8CBb%DDX@ta71q^az)D(dcuJEC4`>SD7ELi+srdz*qj?B^sd*HBqaB3MdOO^p-UXMa_rU4ueej>^1Mq$I zA@~RN5%|3N7<^QH0_Lkv!KvyqaHRSi9H>q}+|}igt?CNMYIP;VOkD+8qOOLhscRy0 zYTC%K+9ISwO%JJ2(?<%_mLiy%A@aMLF>+VU1i7q6LQbo#L=LH$BWyKGBvH*82~)F0 z{M77`U23b4O=^yao!VN&L~T8ytF{qQQrnD7scu0AR6j?WRUxE8bqA8I>V&*dbw(bl zx*$KPx*^}GdLYMDcOzm|Z-l1mi^Qt#L4sBNk=?3+$adAe$XeB4#8Nc`F;opjG*!b9 zIn@YcOeG5GR*6RHRbr81l{h3#B>{P+l8F4Ql8jtaNkz`7P>>@kG=!(ZK$2CMNQ4R- z@mJv@t|~m_GZg{ipdv&_Dq>`@3W6xBe1Xg;A41+LA4Xc0k0MpdUn056$B{z{J#SEVP&XG(v7KlOf!kd&SwihY{rQ$0jR}n>C zD!xV@DPqV?MG10IF&+6@F#~}WGZDIC7D86cMuHV{5HH1C@Fxy=$U4P*#8R;US*BQs zXet&V1jS-xOrZqnQYc0070Qqzg>ocKp#piTP>K8ua8;oSIjc~O99F17xC*sMl0qGF zK%pMlqtJlt0@$qZ2C-9UL{=y?A-W39h!VgQu>~0*wj#~MHlzX|o7j%LAa)?X5j&9^ z02hc|$T4C!A_AZidyp7nFR~ZFlh}uBBlaVX0OrI2WGR3;aS)l8e~XL&bjS}OwEzY3 z!w3fOyZi`p2jH^&C~^wmp!^uZ0!WY_M?wL7Bga|MpH-+>9 zya6bcn?^DKo&(&Mn?bGvoCo+)ZWiGKqyR($1jx-HZU9>VRsopG%_EBeQ~+iO^T=C( zR)Q3%0>}k;3GfKuCcs62uK{2HIsh3U7+^QRc7U}2mH>tTngHOPcF3qyigW?g0Tcm9 z0GW-1o0~v}0NMen=iVXt0O;H} z@&w@a+!*pbz{$B$1OZ^qjUaIVA#=lsH^7d$A!I#()!bXe2taFY5Rso7K*nbWke=Co zqyeC0whu|4?M0pe{4(2vT$}Ai&H)^m?Lv67ok%i3#B2xRKiiJD%(fw)0oc#BBBa?C zL~phkQ3jZvX+j2P8j+TnH%R471Cj&qa;6@6I8%rGG*gRwH&cTgpQ%Q~GgSy}rV@z- z*f&#w?4Bt{pqVmc?Mx|RF;jvV&J-gWGvIicDMUu63y{v~e57tV4=J3^MI_TX$RE?$ z$i3+-y%kCDHp9wEO?Jw$Fy{fbtukkgZAkVBKF5%%OsBysWt5;l1p@tZt`I8T0wY??fZ*iIfsOePN@ zizdH76ekg6YC??kPY99b2?0_*!9%hqxX9lVY~;5ICURqffn1oNA;%^th-e}ep-vN8{GWt#M1_;R$h$EWq<2gSc{8Sfl#aw`VUdf;tiU9jU=J8VAI z3LA_y!|G#iVCiT*JUUtfcaB!Ub)yw<(P$|w87+pNjuyZ_kLJNwM|0q_qnYrL(R7$Q ziowaFC>$~R0`?#M3w9lS25%Yt19ljF44aNVg!M-sz$&A^z_TNF;h~Y+aQnzlaP`P_ zIDh0C{Ceav{AA>N_|C`$`0~hk`1HtG_~6JXm_70}oH%j}4jVZN`;8oeca3}jZypiD zb|V6K#RwPH8)3uBBMf+YmhffZJ z>#5-Ym^JJN#}9kMp~IfA@31@UJnRB*9Cm_jhquEf!=J;t!=J&5!yDnLp>^=UkR#kO zCFmp&3jvvy7Lx(hApCMJ)X-Em) zI7EbPhooYYp;@u+(3Dtl=$&}#?WlO*?U1K-y?rgVd;3zn;_Y8zy|+)rN^hTt zrw1R32M6zqTL@p}6e>TVyI}EbKrh{~`{$Q$DbudXhI}j%x8i*0M4@8J-213OJ1Hoc! zAW;0rz#j3v0dMiu0T1!n0ax*n0VgqUV7oYFV5>NCV3Rm-V7=IVz)}49fW6ppz*=lR zU?DabFcoVIfbS6l%fw^-OT^v%y5fd@EpbV|x;Ud>S^T`8D1Oi{75&&hBl@;~Qgp0; zOeE?b64CnmMX~+eqTv2^kyn4SXh;7W(fa;ck#&Ei$hf~$q|;w0QtZzaP4#7p2KpqT zmcCb_%D%ruxqVMXulgQ~9{2q!y50A)=u+Qp(W$;0qJw?cMC`sxqNKhHq62;BME-rJ zM6P|uMO*rgidOX<6s_zNiU(2F#l4ZD^xja>pS}A; z4|)ScKlb{HzU|#DI@aqd67@QXXuXh#+zbB0x_6_&y?_9&$#ev&yetJPrvX;PnVG2 z(Ka*wp1DEboGZIbEL#Uv{k*KJHpA zyxnChywqhWJl$m~Jk(_@I+XOZAlXRhE$XNKTT=WD^0&c6j`I-d%TbUqUB zI`0coJMRdhI&TQ}c3u^Dc3u>0?>sM9*Lg}{-FZx4+<8c_s8cLZ?BofiJD7sO4vL_y zBT-P@5i2O@h!9{M`vp%s0tG*J_zHgL@D!Zya1ngfv0WhQ*dm~HY!Hw;90mJ3>;yg? z76PXZl3-JZk-)xViGb9hBhc?q7pQh93Fg}gg3k=y{=xQ4KBpbyC$+!eN3=iX2ev=rySM+s-`0Mczqb84-?IHO z->CgtzE1lYzC!zP{#4r${$Lx-Z*AlAtJ|3Tf;I|Y(w4w~+7`qAr7fI)y)BskZJR&; zSeqAL+~&q-wC&`_gBuw_+cxt3+8p^VZFYQcO9+2e+X}u}+cLgE+hV?En-*WLO_l$y zmB{aFo#QpPPVg#QM|gRy{XDd_llOaTGw)t&J?~m;CGUJ|G4HF^T%NEsokwd$dF0mT zypYx>Jm1y_yj`t#c%QZ2;5oEj;jL`Fz+2jShNsbboF~_MnD?$l%Mr>Cu;eeM{n84i)(S@g|^u8{94R;E-fa! zEiDGT)h)U_^A>fUVT&S9t3}EswoGv+n@70=%>&%l<}Pk^a|^eixt=R&uH-&zF5=#A z&f)&poW{M-{F3{1^D{2e{D{kH{+XNDe3N^i`5HH{`6Ab&`79S|{+he4`3Tp#8Rjl; z=5lqL>0IUJWbSMenLFHc06exbnA_0g&n<1*&CP0Z;l60v&VAIhnR~lwE%!>3J@;&r z1@~yv3a+5ZfJ<%C<&v8;xFJo7T;C=sXIIlC=d-2}&g!NP-wnmgw)A*cI)cBZ_-guw$yzv(2*T!p{n~fJa-#4D+oND}7q*zft7;`evSe^UVbN`!_@E({Fm&hu^fZd2brnlsA>^m^Vf2 z{cm#EK5r!KU2pzofA;2g_Nq4z*ye9;vkl)|XKTOto~`ia9DBOqYxdiQ!|aX*5xcH| z%`R!6urnLt*)JNR*pC`Q*moKN*jF07*ykEt*k3k4Y*E7|Hlx9j9p7NX4sTe=_HQs^ zyEiOmZ)?zGuWL|Z+cZd7CJmFU#SOzO)rMY{w7!)!USH4Zt*>A;*B7!X>$6z-^{-iy z`sb`?^^aK(>VIMVRR0s}V*M4?srqkOhwD$Vc=cbhDD?;{ww}w{Ur%HC)+e%D>Z4g( z>qA+N^#Lr)dM}o7y$fqmJ;YM3-^iM)Tg@7+vu1VIkywp&hOCM@T~=P5I_q^Ek@d80 zmU+K!oOz>efO)a5lX$yBL>ne(+==2$J2*;|{yY_5%DR@Lrj7S!%xrqy~fpVvAuf2-Zf zyj8o7dAZh}d8XE!d9-#pQ&_9dq}OUP<7<_e;kEOOfZ7R$N9|k2_S!DShT3L^U2P4+ zw6=t?v^JNaSu0@>YyW0U)jVOmt@(w~S#y)oP;-S*R`U%br{)9$tvSN@qejH|rG~}$ zu_l%AT@9IWvL>8ys3wTPtMOq_Yg`%R8i)~EvyriDr*E&`L*H2KLAS5oNnct0 z8QrjY4ISK|PgkrqrO#Fw(nqQm(Yvcu=}lE~^vbF!T7K0KEv>4X_PnZ@_OPmkcDt&C zcBLwZcD@Ru9jkgyL#iIq*j0CFDOJ~L(Nz~|`>W2-e5<~qxm3Zl&#O4JwN(_FO;sFi zMO8R$NmUR{qsp5`ta71ERenwzs$5U&thA@SsWhimR2tFpD)nfRN_E1oWeJsCnL|yf#HcZqe^U2XKBW3p-le)#{y^PU`5kqArI>0^$)ajircf0tW2mzgq14d|e`-&KC$+g^C$+lbGiqUlBNe=ohx(#|M14}R zlzOj1i+a66iTYi|9OYESIOT9fKSfZ{PN7%SQxYo5DG?QUl%R?-g4QcNmNQ}ip2QZy>W6k-L7GF_fb87_~ZbeD%vn#%W3D$6}61?4*^>E)X! zf0wVOJTAAS+$&#Bxn8bM`L0}pa;lt2IZ{5IDl8vKWt8`%CYCp+MwVBn?kg`&^(oIv zbt!+9`g!>usq4z`r`nd^Of@aPoN7>hE>*kySgKMvk~&w$NgXSrr1q7OQ(MczQftcs zQcKG`Q*+98roJxQocgS6b?UEWR;jnjOj56u>8GAA(@6cgjF@_`Y&wNkHk?8&>rRO) zYf1?(t4awfD@^e!%Sdr9dy%rG>`BU+vY%6I%6?2Cm0e6(T6Q``tL$isQkf`au9TTF zR+^O3R~nVlRvMgASL&NmTI!mTTe>X;yy7h7&r-XThoz<|cS;RXu9a%1TqspaIaxZF ze7JNhSy{j|mGE{m$d1L8~WQWr4lPyZmBpa80 znY_4EoUC5TOeU5lB~O<`C6AN@C-;>2BsZ71B-fODo?KG0E;+lzCi!&L|8PYA7~K zswiHTR8Xvwlu@jl^rCn!@%Q4f#QVj)i8qT|5-%55C!Q}ZO8mMwBk@r2i$s3$<3xJ# z-NeM=9}=UAzfIg!vj#^)8@j!!GR690GMx%elA$Kvl7!tpl?S@Bm2lj6TAjEp~7xHtYtp;x@9&?%l> zxH&$xa8*3H&^$i8a9RA`!bR~uh05`+g>!M+3rFKN752nA7B6D~KSg7X*_lsyEi{D);HfX);)iF?9TiRv0L)( zV%O!9V(s&n#9HL5$C~8J#V*O8h|$jPk5S2QjgiZ*j+xFYj2X>KkLk~Q9@CNcTTEl# z&6w)EOED#Rr(<&Sj>M$p31VL4QDgqdBgg!j7ZP(P&oAbBo=eQ7ysa_k^BiMN>*OUwtLBAA%jX3|&*ZvCkLPZS9?V@A-IZ${-JEL@U6-pD zU7o8FU64B;m6bah^*XmZ>UnNs)RWxusQbA&QMYo@s2_5FkGhz9FX~+G4^dy|eiL;# z_gIuTR~*I3Wk%6*6QUAx!=qwy1ERum-J^nXw?+Bpu8nffwT^PiT^_YHS2t=yu5#3> z+_^~W+>uDr+^$HY+=fW~+|o#`-0Vn|+?SDZxsM}fa_&Tq$k`J4G-q|>Z#m|X_i_v)f6CF0ypp33c_C*i;!Mt9 z#POWAh(kFw5u%*J2u@B~1TE*!h{T)+5ivPGMTF;EjM$fRGQuzCV1#E5Ct_Dlas-qU z8L>GhC}M4nXM|nO_6Uod^${y_Y$6PEOd|Ah^ddBKR3emf<_^f^j2xKB?m94@-Ed$q zyYxVJcGiK`>=y?bvL79&%D#P|B>VD#yzDavGO~{xK(qM=o@Y}IJjsqZ@E|+*z@2RG z13zXv9k`sm@xX;_y8~ykNe7N+>mN9rt#&}1Ee+>pkA>5-d%}~m8^g)j<>3+8+2JAC zFT(?~ABX#7-wAimz7p<~eKves_R;W7+5GS|*_3d*?3i$i?BH-xws-ilY^U(W*&D;P zvhBjbgSNtn+4|vgS!&@ES<b8m{g#yyb}uU`>}J;9uxnYn!@kej9(F!!eb}iio3O94Ou`Oj z>4u52l*71Lv!V2?q0p49j?lQQy3nYsqR`N+^w7Oo&qMvP9)#}Bx)JJ<^d4;S^lA$oBWafr6XQCnXnNLD0Gw+6!WL^o$&paEFm3bsYlF1Kwkx2=8mKh!L zICEdfgUsC_cQbc{+{j!Xay8Q?_43Oc0ZiizMq#_v!9t+ zxSx_K*`JvCY=3O#FZ&}hukR1Z{APbp=CS>LnWFu>GwJ(XGs*jRW`^wlJkw|YrcCGk zYcn_PcgVEgZ=FfnZGm7@E%ShY1I^)@1+l>2rEiC-{&>4QPd>8(Kx>D58i z>G?tB>92!|(|-@jOTQbGm3}2CE&Xf|ntmkc?{r?!)AW>}$LWzlzorKU{haO*bUS@p z(2wbBg07}p1bv@w81!wrX3*JmxuBEj?*hL{?+rYh-WZ6amjw#bvjVy4e+M$te+#6h z{}h;<{#{^v`ia1pbR;k$of#OK9v`?bJv1;N-8axT-8pb~`ldj)bh|+3^c8{I)Aa(k zrYi?-N}mZ>mp&A*I=wx>F1;qeD!m}UEFB9VrT-CNoPICBApL5<;`FltI_XCOG}3ti zD(NW!is_L7a_NBqb7}4YQ)!(d(i zYtl;mE7CIjOVXbE7o6?x|92YA|If5o|KHPs{U4@z`9Db8 z;eRh}z5nerYyTT*#{SpRbo?);DfoYvHnHcMw7xxO(wg?1Oe^1WEG>J_(X)*eq|dLCFMPoJYJKiX5`1n+!hC*``1)LzIQv|cZ1TAzvGe&(V&e0yMAzq>M9Js0 zWXk)5WWf8lq{aJ7Nu~E;3Aj&A^3ofYJn|MwZh7-07ri->6W&Y-;!TqJ4#~XeL!OD9V*fB-Y-$`-Yc2(3Y7GD?U6Kj`AW*Yyd+s(o|3=4 z+$6twxkzq!IY};f?T{Sz+9nZsZI#fxHcMi?HcIw+t(WZfS|i!+wOX>)%U)vXWh+_c zWi8S4vXIDmnMuZXlO)}{O(YGwjU^?!4JGNjmrDNJtuML1TTk-CZXL<_-CB~PyEP>I z-Kvt*-O7^4-HMXH-9!nvk5RI9_dK?G_bg_%dm3A^dlFOI{SKS+9L0t`hp`UNw^)tm z09N4Hhhd&Q*zcZQ*j>+d?6PMocG|NUJLK7ju{|5GM9(@b%(Djb^Q^*lc~)SXJj*aU z&l1eUvk24mEWngJ^ROw89BjZN3v2esz$!e_uxt+ud*Oj%4?SLCKY6^szVrACJMQr( zCiZxW(L8>~Vm%&X!5$B>-5$ST+dUp&YdwC!EIsaFh8}k?O^@4{oX1UU%>4$|?S37r zcmDw^cE5_HxnIVfxqpxS?0ylu=6(S?=l%_L#Qi+Rb3cnEyPw7)+)rWt?k6x;_v6@S z?#D0(_b)M$`%!GM`(aGk{U8SJbH(1e!C0%C7^`v>7@xyM|%UTtl#5T=!$wT!XQ5u6wZ~u0a^jH4sa74ZtE?_hA06eweGPFZP+M z59Z+Ng^^r$V~brqF=bZ|Y{tbM8+38QT3uYQN|#+&u8TAF(!~jT9Pa6=&~LA z+GQICyL^t(UAAImmn~SZ%V(IE%Vuo5%O-4{%SO!7WdpX%Wj&_pvJNA-ti{H5t--o> zIb!v@R%1oGR$*zo9I&Um?6IGB*2<&rkK($5;o;b!UmjIV9m}ZScUU)EF0j3voZFYvk`W~c^P&A;Fz-^ zCUQ2wr~om}OR>GqOE6D>ZO;0bqw`|S9AK%l9;Oa3@1%>3I4#0D0BW6dumS+gNgMke z;Et0Pb{XK5lO}c$faRotB>;pvsbf9>PEKmr1^^o;Rm>Pb2Y~3Lf=%pH!FqQpV{ZUT z0Wx+fVb1~X16<#!h@A)c5`e!`0ZRdh1PB0d+eyT>0IUKq1z5aO9#a9B*&&a;1!x7R z+98MK0=xux1aK4JBEZ)G;C_7!+_#T``}Z+$A3p}}=f}W({TR5v9|QOKW8i*&4BYpR z`4I^OdGK_90zpA86bN#|z;GSl-$h6cXf2 zfUYD28bPT8h=`IY5MiY<@F`Xb0(Oy-C+MY6=@9S=2+G@mqCk`D1%BlqyoCa}J3v-Z zumyfq9fhA%@IW;o_)xf|@))?}%?N7WaG5 zp+)5ukW~~`0<(skDv;%9DhtC2yo5>o0~EO*fm<_xAV*hO1tbzMY2j^_V=OddCD=?G zZ?qh9L6`H_a>c!@1~6hgO?IgtstdEa{h8UN?^>*3F_()FoG$&gh15V zqP|t#Ll2Cs%&r0wD9EX+1G}Oeuq#=EAY)B1{<3IAJX%E?WWfbhy-#A*G~Xu#A)D2} zh*%Qv5RFyfdH)L)DOzcG=q-}dmD{0o(Mbc(uBk{Ms^C?5=*fe|X#o{)kxbS8L++eZg3J%8`O>Fpk|XTF=|jMt>mR*9&{+rw!0AIk!2bj|0gpVv@jA}C7J~g;Wx==^hzrFSe9A9K z3hxcz6HoYQ`BcvalU<&GuT1jbZ3~*<(2@f(Xe&W()vDEjj3^2-j><@NWm95UiBt-c z5VIwW#-PSCqEbn5i78|z$(px$qfJ;mg-v2nsVPiS6eE>HPK_qV#*$;h*00)3TI;xG zJ$+pmuscww6tV+3DmpPNkrI=_jwOesM#Ur~Qpo?8(-J`2-~aP?Uk`x*s*hmA#jzq1 zDT%BI`kD=^V(?x@#FFEp*eR?C7N16Du1dfMkI9M!r!F9aRRP~DHHwu0G%%pJ76V3s z6~SaN*fA`8gN1QcTo`jAcy*Tbax*icfJD?FnGxwEOEXIq{nf;zRmANiQ=&hKxb*C5 z;@(w6JJQP4ME_O9)g)pPX*Dr!714-9X4p z_^cwXBM})u3Ry+8A`v-2ie5!rK?0k~8-g9T&^Ww@On$4ImiAuGt8JX@T6t*w_^EPJiGh zL?^QR$s8{-C7zWaQ^*V^*)=69-v9lm{BOl;)@~-SKmt6mzc)2DF)oqJATSfC3>Jw^ zVJ5~?$gw2+`hdxbVzHT@?j2yE#E|hG{L|n7j}Vs#Z;t@bdS`b6&1s=Efl<*ZmnH)<}dSh=>QKOw;->b{saPO%@&e1J`VyHR(WtzAb~KFi)^JQ`7x+5WG0i! zVA}j&m?(suj^Hd5g`X-2a+W|;bbdc)yd4Qj8p__Pa=HqO<@Dv25)I@G<(A2r;Onmj zfD{xtg1kseLzA!==pPDx&fBS_azy?#SoBvh`Khd^XuvGSdrtTufqBUytiop%VO2Df zNmvCY`6}GF>i-y5;G^P!Amo!3^xwvXb!j0>EIFDT57yT>DyU#Vj*5;3N67m+-dj?r zF`ueY;4q3O%Ubb1;{UXy;O9?SM$iqysu*f&DjCd`RbU6LieiD|D4Nas-z;(9{7wEa zHvfOv2n6952KW^WUe>>-kDu?aIS2$(V8P?SsdJ(HI}Z2Z#R>qwM*RPZ!>7T&>;3fl z<-=8uJ&02U_)wa^d;i8e{7rax3=X_LcK|%!hxXdz$_@Zo`H(Lh=>HS96Bu^Lf&hJp z;{X|t`%vr;5(t4GIt7d$d<-Ce+P=*fLHj@>@b=;D`p~{ZpKJp}!WT!tn0`p|iSOG_ zWIXQ1QSgSq|A;#ae4o~P_7Z_m0^;y`)d4=#dlSf?Y))|eia;O%+lTVOhhJ!ZnlBQ3 zVZ|?6@qFM5&c}Sufc#+_AQJpQK0NM2`QUp344>wseUeWb_&&5R2go0`!E;1{eEFXk zK8P8>_i4T_Kt6nY@%AkO_>ivx$oMw+{KAXfaRMO>cghOx!_g$;4{=|edjAGRS=d4h z9@h;3c028ZeG`};PrbPQX-jbZ(;9JIfuR3s0-zfJz2Kwm!zjHs5W%X1`~N9Q1fvhi4!q4D zR;~9&B0>3I@yh?~gN1nI4_hxVabX7iV-5t8zl_4h-;w=eym0LJyMf9do8(ibkA{(V_u&LWt{e!PNT_yY3bT)J@D{69~*|8b?Z zaOwUZcKj>If0#eLhX3c%dg1EuKcc~9;D1>03-SLjgA2j`u;Smr{=>X*&Gmjx%Yy}~ z1dJDW0V)Asm*l}gS%Wi}#0@xuFZInhFDDS%aW;9s-pH>Y5c+YQL?8^|Y)T-E;k@$w zc^bShb>W&w9!wW}oxmACu5iYWd3jv|!2)OS`wxEp#O?T+g)<~$XBqp+I7r6PGES5+ zMaDuIACfUxRu}St)7=7JmGNB}wv(}|jDuv1|4@nNVaoWDjDM5y!mr-IUm(-#W!x*{DH*GPB@WMH zCgY7VcEVW^{0=5#Pn^L46fWavoWXXfGMypQzmV|>nfczt>@Cdt@A#`uq}xZh32V7M3BkFUUZKQv?vy0D;=WNa>DI~lK* z@n5Lkns^2ACvJJ8H3Z^LfkbO-;nV= z89$KmGa2LS9iCSr<4hSB%eY*|buw<0akq>Yj!Urps7#-bG5+fso>x)E3-c7{Ix-#q zSsnLV%Gg21Yh;Z7u#WrPWb7kje;F^#U*J!W=`=NFr@o zvuWMh1$(3#;^O7{{%6L8>cF9Ey>RY&uYq%zCa4q)(fS30H8__W5H>$mFxFR4F+TUi z#M42eHFCM9hsw$*h0FC%TIpY`w1~X%#ZCHo!UZR*5|i35R_e-KaMCXMV&!?j#-(yA ze~KhnL`D(p)Jq8~31-rXd1=Cv&94+b+DA*|WcHD+FC2)aI~F`0T~dp-E}aFrsS9)c z&_2N10bai>ltMF7DR_j66zT`OK2Zu)03O;Xg&qTbpdf{g0!}EKhkO8A{5TJ30d7g1 zhcf1+=(Vl$5DjpM>O7XP~iBDZ0928k!uDqJvMSq0wO}`s)|dP}`6cP4StA^4>~OJL75S z?w}Oy>zRTC15)(t)PC3Nyw%}in2y0pi50sbdzKPA~Z_T>C+QXSc4RO6*d7qtdpV# zZ6~0~8Y#MK@*T9P8uUNw9h6cjMGL=q2VE?eqUWRDL4TD>(csnZpweO~x_oXNYAlqZ zZF%ERYrYiy<@<4{As6&BZX7DemZF>2k3&x~r6@su96FOOMRSVBpeTtHJ$r2ovVAQ@ z_a~1*JujuG*=J+W4}VM10i`j>=9`DEh%c`JOZ7&Aw_$2MxeSMr08Fb!;ryM zDSG_DFyws+?0>;9#QP46qx&#)=^L;g^@pLyXQgOy+Yp4FlA<>r4?$^POHnp51iko5 zih6j1=S3d@{WThb&K;DZBi(PIR2cN<*;{CbP>NnZ@)lCzNl}jfTPT|a+Ch2?3F%VQ za&Qo`q)1Wei$N$mNs87SAA};}rReYb2BH2KDSFys5TZs((WKDy?NZd) zu^(b@1@+GNK_@p!QMH0T=<+%#`u0*EbZxa1t%&b~F4{@azc=(jUs-{E68oT3GcYct zy^zNWu-~rtLdHf?G&HprYF{EnUAFc@H+7|`qiQb{tR+Q_t9u}#8kiTid!Sp2QuH08 z2l`wN?2jEiQ10wJTA|egc~8!x84cY~_UJtN?3Zq6)7yFU9Vhh&=TREm1*w+Lqw!u{(E6fzG;&!N6qGxU?(gn|QZwe! zz-OJ1@bx_Ed!!RW{+>s@{5v83(|Oc`)Cna%nn&FSJ0QRN^Qha)4#?pS;IBI%!VTaL z?tpTy%%i(4JD_9Vf$hiIp>5~p(SWpesOJR8f3_Vu@g=D5Ks#i1a2`#tZ-*WWL3^g# zpbeaPRFKmKJ)+H{N55->Oq1u)bFppEG4ee6!`e2eBVr!?mCy!l4w*+^7PUf$0_V}f ztF4g4XC7@#YK11;=h5NKt&o}XJgTVN3b}5ZN0(K$KnFI>qib%qK&fj$yXh?u!)_jp z+75IJP@g97ub4+K)Hg$}hV$r?pPM0by?L~l+YC);%%g)Y%}|=sJgT+089GFmM_0Et zL7S)N&^?cuppMZwlnpmQ#|GxmOI}ToY1bV3dRY_nxOook>TZNK*3F^Xe>Or-%IDC} zjy6K(g>xu5pbgZQ^^pdEkBp@Xm9Kwm$ZLrqS;feP-=p?)E6AmZ&g z^sx0C$nl3c^!d96DDdJOI*`!-QO?ex7T+{L@bNh`JgNaYdT0*4xViy4B%DLb=D_Vq zEKqMjJ#-*-4)wlV4{eK^Lr*2tLwXT&XyL|ssBzyMs-svB{pdG`29(!9`#nJWZ`47` zPIG7zwGMi)We&B1>L9mub0}S-4yv)6Ltoa_LXqZksLIc^&>Q19bT79S+M_>*-gc>l zUTV&v@APURW2HINqqPQN&d;LP9@RkDyIFJuu7QYeXTfn@1AX2#i{3D*fl``g(V3oV z=zR4oy6<^4^jq;P`p1{m5SBfQ>IGFpxvytYrdc(V^XDvDIa~$3dN_-2#;Ty7?}EIi ztDvv1&!P(9RZ#TBSv1A23R-h!7Ok49gvP&|MR(>@LXY5C^tbOSp(xHQx}01IsZeIo zQ|l_BJLFkZDpv_@2?zO0Dxi$OS+x6y3TT(tEEadwbz3!Gn>rH3Te0Dh`FaY|la_CR(S+rQU9O_Y;MFU&PAl>;HwC-UUv}Sw; zjfTr0xBeNl->VD?Xq!QKMrBY?-3+SOTMBuX&Y<5uFNL<|%%B!ul|rP~GwAc6Qt1C- z>Ad4={Qv)NkL>J`y=PYHoa_0pNAb4z$QH6kHX%hwMTuyjM3M@jb3Gf9Q7SX55M`yb zm+?Kn&+qxyxt)YM=en-f^YwV#@7MW#qnyWee1gYU%K1}XGThFW^N#3bOgUZ7jh&NG z-KCsEERzxHP|o9f>A$|aoU_Z5@O@J`AA6L9t=8q-?^F_gFD&O2t0dUWEa%-ON%%6p zoV!#_!uXNp{PbBO0=4?DpG(BwzUAC&eImwmE$7t1i8$E0oSo|?f*Y0dh}6gUVNlLx zfsawQVmXIye~hlhWxUG#F$VoCzmGN@B1T?u<#yzJb zpzux^=e0{f{IxQ^^D7=F{ma-cG9I(el<`ETco@2taqD^Uh;}IB>>lx0wyTVz${wN8 z#xg$f@DWZdFXNRSkI>4pjE7l0g6EVnZe{Wa_07w;w8|swL>Z?%dx+HjWqj-0Lzr|c zu}>OWK9YbiGw`v5Mf zrCg(h{XGQC0z9RF6zE2;g;9$LYq*+!}j0Bf~XQ+HTf=fTrXjdc6V_kpoHUo#o+iE{r5-4 zz{RE8c*7n@Pb!SSlgt8120CQia`mN*hJyjpJE;}Dhl;;i}`fpC>;D; z%sHPUQJhlDqpn9{ZhSHO?2kk^7xVAQk*FD3%yZgDVv=7m>v9>+9>v@?nsM)NG21&c za(Cy@k#|Ah`WD_fc5<%zIiJG z)$bJXsDlwWeWi$B&4@rp?;>8^B?1>*invPg9kjG7Vz0P6IA~METK7B1T3*C&m)^ms zIYqo{;2r(vNfdFrs&|k!xQHJk=qpl>)%t}f*C3gH+%zmRVx-^9;}g?z;4CJqfN^fff7Vx(D*HPhk0dMYe9qsK3c;mk?Xg2GgCxyX$SpjeN z4#R{Q1-y4{7{-n%;3I>>0J8!;AeY6art*X|C|tt zH9zyYX4_D7P0Q!5ze4ajF`vgqgQ2e$_@UQeJzW3q8eRkU&u5GDU{vpz&rYGi7~LqJ zU+fFU?kf4*W=b%w6y))$4#7zNoX2YZRs49K$Ms{c;&*HwTb;OyDmU^tYROgodY#8c z1FxdwL>}*|dKI7T^7!M6ApM-0$D{p&;Ikx;Lu`VuZmRzKMh9Wgh&(>pGzbO#^SI*I zD+uV2$6Ib)!Q_T{oO|#J3M%FC>RDHCBrlhLcDsTW>AAeVED+vLa=G|XAX-M}@?OtC zI944#+E74}@l_HnuFGvP9> zXmfc)+sk;~J(sh7T|$2ITy~GXgc>#VUw6HPMkT+vaM2|+{ql=1_rHV&FMsi(Dwk04 z-Y+(K5rA)DzxbVB0OHR5VlSHjc)I-J#iIkT%=Q=eY!-m7YkzUc*NgZ#?-xI~eGx9> zezB+HMGVsZ;`MVb;(51UJhtaWST*~_UH|waui7uJndpy=g*p7w%O5{Jh{+RtV zha-phBQh$7uQu>U%itXLPWQu_vpMV*=7(E{bJ)qw4<*}j*m0U4jF;;lJNv{+Wyf0p){L~-czA(G@ zljr36;CSdy4vF!>XYZd}>x2(_9sSA6m-=AU_MiOF#0S1sKe<;8A0$rw$?mVckvH@w zR|@n-?LI$w{Z4Nfwfe~!`p>-SRP!g#ZR3rOMOmEk%L^?&W%0BaFH}#?;#bGL@LiY1 zmP@^G?@|_jHSvPGdlql5;RVb6SzP_iS+ri4#b*M~;`!Vx9=Pi)Y|XRy>G-qgXp+Sn z+nz;a`z&sncLo#dWpU))Gk9J8gRR}pVCL5!+|ud{5}*IzB-1m{M*m<3gER06`oY8A zd7}K(53YFC6XWcEaO@sWxNZ2sM<#jVh2;;P-oX>K$Nu0>g{NUQ=m(d?orYxx{lDXJ z8r$mq;7cn{<4E~;KB%0A+n4XWvabH|*>|4!;S`QUerHYSDeMUR&fV-zVZq7o+;aLU zDEq&2gRZAgZ|!%kRpx=$v%hoA1P`1ZrGM__fyw>!f4HxhCz0~u8&A4*5{nYPv9;q#d=CG{hvuHdyz}2Uu=hzMIDO+M6;7i6_HSJN)EzEM zzj1dzcVtfd#&fs0qo4APUCrIGsmnKh+|nIa4Zm@%Y&X3B^OeU(xuN>Euk7aPhR)Bw z^7|!jP$Iu_??G-bzxJXFPaX3VO;f{^;U%&E& zFJ-zS+WianyX}fed%tkhVOPAe{=$S4i}94p2>~IyWr^aOupOJ1qqzVTk@Sz`BEnLiF1bW@l5{V;f!g!GWm+N zGuB&W@;W%fZc-+jHPC-nq&AbQe?Ep|oih3L&0{!NFO!209mAH=4E^hT43?iVczK^= z&_2%Kv6YUYes~7=d*Ot4J{jCPzzIH%8C-XV6J~G9;L78jP|Grdf46nQ_0btzntv2i z`(|)?+)?~!k--&DAH}vR8C+}iQT+Y+nOh7wiXADRxp%{($d3BVqcV?R*5%K<==Kpr z9RJMwj~qdxU7tB%{t+x)_L-mbJAx|{KJ&k-NASb+GxvLa8134B<`q{CV|=a8d|}UF zY%KW1pC=!NQ|c$~*7-1e<390*Qbz;^f8xjlM_lpv#0`8L;kWk_FW=}0x0Rpx?kGp> znDU7`v~a|1NF&`17JYLE8rANky4d(7GWku81g;kfK0 zx7lp3|7@#|{CSK$l1)DH)mHY%X#J6Q{yLz)j(_Bdu?J9;{eioB=%2s*z*SZqKn8!{ z%)tkcmWP0H`YI| zWrq=e-t(FF`|<7bdkzTO5Br4oeA{6^nqPmMU=x_i`G@!5Ki5<)8n6c~x21BWwB7hPKb4y~?1tB< zR5mrgtTaGi@hMz%i+5Y}kv^epWC#~NKY=6t0TW-bd1#h|Py)9TX>Mdul*@A67 z-}1+1Td>3Mt$zPwgUuyx_{%CASf#z;(k3>T82g4BM{h>o%Wqh*-i(^gZ+KPX&3L`} z4F^PSg3p{c{By-7%pdxOsnI4h>GFn8@v3kvYfd#>j~ZsL`GmR-D_g(j>C4yQUgg)^ zq2W3-`Syy-)U{ZU_=?{yUkl%`SA4(WTDun!(Z~6?N<2PCpU%GEQ~Q>p=e`#l*Lx{eEqlTL-Ymfdix)i1 zVF{l1e!mc09Qd_4+?&?TCf=+2lDF|5|{%WzU$;E`W2|Gj_IEfN3$$cunzq z82Ufs=@;hX{-I}VK50HSt$xO1{#v5hq-Q)i&=NNWJmY0EEn(j58QWL2#EbH$92zMv=qV>!%|)}-Pq|;?x!5@IDf`6CL0tc*++y7v zG-&#iy^ZEzYS|Muj-QQVsZTh5>ukhCJ>d+!s&Zwq5H}w9N1?T z=)Wgyn>rJtji2!R!!u#g@CjR(&BTbJWFGou1_r%O=HYHL&`y`k6Nk@0W$$EOkvko! zdz0D8dpd%bB(wV8bZi@)%%$bipzWT_gD+1*QSD@QnK=ysIZ2#TZ5k#&P2!n1rlR0_ z5^b}(+B9kK71k$HA&?B zya@;^dCX1DO~8vck9p*z3HYUZ%(fLKppy4vz8^dub@o2y=JUs+{^G~HrS5nbjC{-= z)&KCP^JAW|`agWF@t9w?`VaBn6L?v|IQS_yDTiQ_)R=-E;C0-L_BZ1Y!17#@$5L; z95wgEv%i5k4lIc0#5?*=r5zg2m959XszW>vZ#f1DRpR+r{AhH~e8gXOjK-e(k9b_q z(Rdv2h}Cza(9rP_n;jj6N!E`zhDO0*+#{ZmJrXy2J>p`ok$6}45nq@v66HA$d0vH) zFnscmJA{lt`_PA6uy6#r9e>DA4fT(k9&*Ip;b=GQA%|=ljs_+VIjqxglr?$CF)xSV zP4NSM=P(RmuO4t^vtc-J`vIGLAByp(AFz$*P}JY?fTPC^#iKb7xcT29*r`0=UBN@p z#pnTNFBpPHf9|uj;SelMyUzu82cwkl^P$ayVds6HdvqC$8n*ZO%`50%hx>fO5hxpS zpXVrmRlED#C!3H^@jln{A#_iVvpNMg9BW zO>z{E{MsA$f}_~yOmAFrisG7+dc%Ho6z{Iu8*|4+am72m(7i_#JFn@5Up1q+SBG8* z{u;?CDLr9zKa!n}^h8ttNS-{jC!*{kxkFJ8ELt4N6$5+V_s~ern%@J*+D7u{Mm?af zk@)+=?(j}!{=K_9TI!fv4d@P+)6C}Iy5ZkeW;?HLST=(>eo8mo8_3+YW;Yl$V&2PL zu_jODUmLq3JXz({-MXUms>(%aT`=IN%12Lhft9t&eJ#4+xVg%o{&mK!E-L%p=!}>qx#3)I_@yM6MoOpao^I8$TrjQ_~4Fs-Bib0 zmg+ydzA%EXw(JOxXAzwDqytumMDU1%9iTlH!ROHd6<0@a{lfN$wuoTI!1mbIHG&Nn zwMVyV5qz;(dp!Gehs~4P>DS>qTza4#>U-beaHSnC?7YMK^4p^C>^nUBa$AHCy2C>j zw#C54cX&Xvwz!gan+GPffl=~p9%0`G2ZC<%LTZCAj<@-6L2C?Kew$+gTf=SSZLYDn zH9oe#&9hsyMwbe=IpT>CmZsj~ZikF;=FTnl8)Ag`lef4}Nh=g=y2Ww9t-)q*r-h_46l8Q(_Xg3#Bbqz#i=Ex#f9_1Q7tj$d^oTF+X5E0;k@Ez3wF?gH`p`22{y02!Hevg zpnU8N9z;#Bqw5WBQPdduRc>&t;Ko?`@jBOB-WW;hb#BtGG5Vjr&VAoB!ZDlcJo|Vf zWK6!!F5?U^Vc=#ZckBn@9gbSg(>R)}_w+-dlx9dYU zHF08d7JZNNHv~L>1VgKsjS>83KJ9V%#@fyF}R0nM?U*lbU>LB94HSYJlHYP5- z#)TJZBTc!+_vhEf(q`BAVvE|y%nxSw7qze;DVSZIYvI}DVD=hY3xn;0IlNje_$>_P z_t6HZOu^iEmjUK93+CCT1_;W(%0c-xQJi>{>jl?@_VQKUv$7_(9=OVXI@QG01y|Ye zV-2KfuX3leHBi0jRZf~&1Ksk1*r8DkjCdTxQ=^_T7jJQs1ourF7rc&O4t{5neUFMgj$}LIlf{gIBmYn>0A*86EAa(ofTo* z{W2?N6_HcrGVdv>fEn*E@sqF$xPAK)_gh~9jZa)+-`*9lV$CHU{OTXw8gq$fP5DO^ zI$UCx#J@E3PXK>0|4Tbl0(kblKXff5fPW16LurQt__XdfRb3Xq%S?Y$=OF<+@p?H8 zX%WCPjmv3j!A0JErHmFPUgYSmWwbotBDeP|rRDoBvTwUmS~T|}5B4gd=_VJsv_%OG zuYZxBo-C&B-~IVvqhd0M_2)E~BKmaJpX=8vqVO&LyzodN*-i52$Ke(7siUhO>vrc+ytN;{|D8+LBmKDDj$EqJ#*b}Ff00MY z1^&C`7j=4ifln9Z(3QXoJauyp^*nHadlqDqzvTt)urZrjm|kGhyr1OI-~wB(|4G^3 z&$Id~izdXL=U(fw=+fEq9Fg;b{@9%7pGapU!0D5d#1ex932S$V!3vLTbo z<9+qVaRycK^W_JdGN{^aU#?X2nJUll<=I<4Q)wSxPA>UG-)i{svhAPf=|>-K@jIPv z-tpm|yVB|SaUV|m_mNhv^5N{gA4xmXhg(%OOaTm9Fa)5v?4H%B#0qmli*`M!H9Wf*w#&*rJL`;!;S}Yzo;KpXKi6DfFVoS^oU^CAIl@hSkY0Y4Pndd?V!ropU+EkLSLi zH!IF?<@D!Nd)OJCZS|Z?Tb$vftYl!CTCsBaoX>Q*=iHpbYCeVrXr+C4;c$#K@ifb*2 zr+V#9amtTJ6kFoKF&iJz#$*qET>g-Z0z9~Q|3iw}OPV>7@hG{4HV()kT^QNbvVHV`&F80d4hM119T7Cd za?ohqK$2t1bZOU$ZoX4%ZP4}~0x%l@jI(^rbV-DS-<)>ZwYLi=J zyxx`XoDZk`(XRTuG@P!rcI5$lldK9|_}ti=)I7n3jbGoOd*@s@ZP^X7-sZwV1=p$e zL>E4@?>b%V?7~;-UnlzG%&A^s^!S-G_wE%&GcG%`cSI%vvAkEhu<@GNv(_Yu3JaO4&I=lQRPb$7dVK~Yg4ql>rjgIn-=9eh>`w?yy7(gje zNBFFwe{?^>!xAsjvsFj9#)6CVaM%(4mFrJ;njPVi{r=>aeVE%f@u$PFhj~?iA6cJ1 z%&#4snZ{-n7T! z5YMpiruuCU@r^Vu@+>^a12%e5+xUb0qPiFP`W)nwXUO+9Pm`vd1CLETMfOGZ zJa^+MdK_=h$7-IUy1w@O$=id*+Sv0<6A#)q)}C_`PSTCG_8hSIB&8P~;QeLpWDtLV z_qe!IPoD#PwyQf?Y(Bv6BHd__#Q~-nZnU}00glQ(L3Rapywv^#9errWJzAe27cV<* zc=I?N+i1r|r5X44^T}WrqBHy1VvGwJt>4dW zJ~~s$$o<@8yE7%W*w1|$I+J(KK3;j{7+J^e1tj?hN8yq!5cZP~S@BOO?3%Lz9RQ8kS%cbR;M_SLmzzn=#w|K1)R zdFUX$TC<0%cREO+P4{qClmqRL+RgcM9mrzEZf;p>Pt^@~vz41YMcmoN&->cb(#5-Y zN#X&jQhOISu|7ba*LU*w>IbOHyq)~+EM$fJJ{s?esZ0@gHP<-PsM+? zbE6jfY0Aaz93H-p{3dMYozwPFcJVe|lE0UF`E27gE_-Rwm~HIYXD>PZ+REP_+tM|U ztvqLyEj<{rm2(ViDdp=H9yetVy>s5e|D1QzE7L7pl(>uHKiF{pI=d+Bpbg&`yOWL^ z+we}u9kl$_WQ;LL7ddYrr?B-r;@Nuo zK3ji7=EmzuskEN2&0I$ZF0JDv&$V=K;yNDiehrluujRD%YpARDT25THn#PS<%T)qb zk=4&NY@1_E+fJ8shDSCGx2)!e2Sr?6q$m z%{y(yZxiNH$Pg>GY&w_9GnaAKMRQ0wx{OVOX4B^W%h;)87F~F~lzWVrMe%!MVAmOBuwe-=+B}`=He13AW2R9JUd;aWrcv4A#oTw^RQgnNvHo?L zLb1V%*r;?ec}`ozyGBo@mE{Y$llvqx_Fc$^851dc)IuITU?QE*TEKVrPoN2|3)ueI zc*+~JfRA+;Pe)Vd^M{T9QJekqd28%Ay3}<(&uBc3x+hxl&Shii+(t|O7H&a?%`Mrh zrUh-|d3enHy>k{fHy=u&?Pl?H zuOW0kZYH}I45q`@Gdap)Fj?21$^CqxpDSnZk7A;RvuAMDc%nCdr}F@Rg-)HH&ar>A zG-1qiJ~K^Af3l{rE=WTcT&8h{Y8o19GL4^Fno-J|sr)e9l$Pw7$~798()SKi*=gk< zvU)Iu=f#@P+f`F|V`~!{(_jie**cJdZcOH_&jwJ<*^_x$?*U}_cM_jD)SoV&o5U?M z`srWiN&In0KkEKtBL6zmmn@G>-C|uHWPTm z>fZGI?s)DS-;1)X#bGrF~mR@$Lg{=xNJQZ1BA`wTv9e@5i^Mxr;{fpD-hG zuR4;KG&iCL0VBB4o>r7Mb_CbXXi1H8hV%HbEvc{TaDElif<_D+&R3eXph>TW@xwjM zY1)oq-1|#2n$mh0r;cw%W1@%hi@7 z^6twuXinxJ9?+r&*&Q6j{T-{*#qNW6XIVA6n_$BAtgGqQ8x#KVwkl=TH(|s7s!~?y zK;FkyC~N9KR*b7qM$rHsa;`GH^cbM$uq#uvW`LgetVDkA`g8TNinMQcf9|)sBF${u zp94Nrpe`}}*lKD8%30ix)1Ch**Q)m8L)-o;)))J7?4mzPYxBN*eB5s({<|?3o0Kc- zj~H`KyE3JIZ)4t3r&I|@>cgI;#foNqAD)<5q}(&?!>67VD(2UFvrTk?5;v_ke+|x8 zl;U2TsueUD2NJ&STqtQ`U~?&g~k1RnBH~<0A%NlvsQHV}(p5qf0k# zSNvJ|`=Be2&HkhquI$PNndwTKT3y*P?W5A^N*5lJ@t!EIXcHlr9NJF+FW?iQ_dSN2DWL)%TofCFKo#DaxW_q?w*epNd`U??+d$9J1Ss360S~vlsMJrb&lPw0E51AH^9&C^rDv=9Jo4rRB{ZTQ zKYD&%={Khyf5|_m1eMk0GY!uv?N8U`ul;=$SF^gDFx5x-{i+U+w((XLZmq+!J-n2t zrggYl#95_9cx^UMJEN?bUYk2qI-{tCwb;G0r&8Um7WLQ zS0y^3I)|sZD9P5Jg8 z^N14JsVWa|bws%wTZJo)JFFaAT!m-vbX3+=s=^jQhm>)?mHAoPL8bkW%3M(Ypi+=l ziLVZKP@;BK;)+}Bm4mG+an|JnibX_4UiaQksWH1EA8ll(M3q$F;THRqO(!d`tL;9e zy-5Y$9==!cxb#mg%eGZMX8u(hcCl63cKoXziQKJBU-(CD-*1<)&+E7P!*7Rj;cdB^ z*%Etwy>pPy*X!s}}9%D=jR4sx^b=DSJ+5 zsbyw!m3J?HsBIq1R{Avjp>CZqOW8KzyISSz4CT(@Z|dD`)0O=DU)7tnrz!2Ld{t9@ zrYK{Ed{GCPOjefd%vA3sOjNet%1|AaOi=6#KC3(b{HGi;{;c|+9H;DG^+~PVf2^`8 zAYFA!GFRq){;1AgJw{R5epIK{9<4N-`$64%Wu%gR^1b@$zY$8nvov+vuVKp4dTHv2 z6GN32V^h`PW*^Z%=CJp?*G|O33>foz31Imso40rs!TCf z%qKomzgF*~96J0|eWdnMqT`;ZA2#(=aw|Sjd-m#~G^b=WD6^Ylx;05%?AukD7?!9` znAb&Fko{O)+oH2#)$Oqw_o|~}wIo5E-a!5UT&ns+`F&-?cGW_T;aZ2vABiupEgd_L^W5c+uTzxIW|*nUyD^I zOmC_z`Egh6-l2(7z4KjFo7+e^zaU247u8T14iyA2A^`q3Y1M4gI zEh1I5W<3Q5SZ(;ejuNDQ>T{#E(zr~gEyM?{=Uqe9?9gKE(?ucbd;3D|!!y@Z%*)r_ zei^LRGRf7Rs~@b6ZjhrrU~yH=&Cb#;v$X9KZl0enoJyV;|H&Fet z>$CQ#^<|Z<(zRp!E~yo#e$f6-3s6IcrD-oW3s9f-f2W-^`J%e0%NuRpVSja@(JSqd zdwyzC*IMYY1*6D$Ehl{tGXB?+ZedMM7H#k;nTE$CkJ~2k?L}%4$i=(t@HfPj|+gRJ> znx|^yqSIP`JFQ+0yrT_he_Flx;Fk8ooKtG!uQ#;~+&t9$nm4qRcv2nKJ50N{`bo9Y zv=Ht7A?|Ab-N9O~ZEouGOF`Pu&=YEAN}wL&Jg%;+aasGQ<8jqe8=y^`=c>l8^VcT0 zyQrQ47qqcS&g!T1bK3A4&g$7VzS;{zkEstVy|st8JE=>3&T3bO9aT4e_S9Nr9Z~bU zpVqePbVU8U(LJh4T!GheMOuVSMbj$Wya+Pq11Ft^g~%-o=+Ph6tyJ!8Gv zao$30%Kf$KxHXnq8`CxF9J@K%I+s?dle}kYPdB$#dq+;wwsBmc=6#y1JzZv{o~<)c zTibe>+DCtO*}Pq%URrCReK~fqY7j75+grC#osuy^yQ}8{)vn7hZR{CK^~{>V+Ddii zsb}vf+CjVKs0V6kv`c=@Ql~E*q&+lmrdn4wKaZwTbHuoV+H6^Z=9+gq)pp|p zO;X*qYLsKF=F6_u>dU|=O=(su_3lfZrs~|5>cLvKH3sp`)s7Z7GzOYxs)uWcrs}08 z>gUfvn$o6?)#^hpYrfbwR4ZTf*CZDAia^2iR>oj3CN_4S1S8Bdx6zD$gU!rMzH&++x zWvMas$<~=Zo~fC%>xXVby(yYSv%l&VE&Wfka!`h@deUgkibm8iejWjOTV|2~e)YA-diPVjcHPF0Rt<&jGD$Od3+qw^d6*a#*-_&j2 zUS@Wna+uC9HrK5BhhW`MlW%7GbXRoalRlUgd0f&xKK9CN$!33Du2VFdYbO~&n{-clPBoj ze=#zHEv{fDQ1|i(nA9?PyMJ=9$eAPzMqNiL42<1itl}N+h2Sz9d)jouFkGx z(^j)P==R4%nPxRG(!KEuF}?Y)iLP;%^QPPP*4GUf!p>~Pb;sdBCoF^ueTzvzasC4BJYnP@0TL)pCa$4 zBJZyv@3$iFzaqzjBFBd!$BQDzk0QsDBFC2^$D1O@pCZSjBFCp9$Eza8uOi2@BFDEP z$GalOzar;@BIk!9=Zhlek0R%jBIlPP=bIwupCad@BIlyIMWBSo%Hid?T0xqc~fJyYcRrpWb9k?Wr# z*F#0Fk0jSilIthQ^_1lLN^-p=x&D$|k4di2B-d+_>o>{uoaFjWa=jkG+xL$dymtVbm46Ull-vVM`QXC&(z$$Ce!{*kPQBnq86OS1lwtj8qlGs${QvVN1S=OpVp$$C$+{*%lDB=Z5uyg)KPkjxV#^99MgK{9`k z%p)Z83CX-dGQW__GbHm3$-F}{|B%c>B=Zr;yhJiTk<3#h^A*XwMKXVp%wr_;8Ogjx zGQW|`b0qT}$-GB0|B=jtB=aH3yht)XlFXAN^Cii=Niu(u%%l1a{D1Q)$-GK3zmm+e zB=arFyh}3wlFY*-^D)W1Ofo-{%+nU1(N*($$o-le?hX}AlZMA>_N?j{S(Q4ie!I9vfm=vf069RNcLwW`!$mN8_9l-WPeAp-y_-ok?aRa_J<__QEO{WHmanq+^i z?@0f*-zM3AlkCSy_U9z~b&~x%$$p+>e^0XCC)xj#4nMUO|#ykmMO8`36beL6U!v45CcUPY2$k>pt< z`4&muMUsD!}X(ag?N!~`1zmeo|B>5akUPqGOk>q(K`5sB$N0R@M z5yHuY}~6kUSHTZ$k1;Nd5`QLm~MnBrk>J zr;t1qlCMJYR!IH|$zvh;EF`am(3(12a`7k6ehUCYPJQSmUJS4A& z7wq{{ZPDApHcSuYmLykUj&_Z$SDE zNdE!pLm>SKq%VQ=Cy+ixf6tZw^(&CR1=7Dj`WQ$*1L8p^ zKLqKEApH@fPlEJIkiH4hKSBB^NIwPXt04Uqq|bu%TadmB(tknvFi1ZJ>B}Jf8Kh5x z^lOm54bs0s`Z!2G2kGk|{T-ywgYLHa;QKM3gyA^jnwPlWV~kiHSpKSKIQ zNIwbbD@sNHV($_=!dq|%T>GvUhKcxSM@Bk1#0KyAE z_yGt{0O1QDya9wifbaNB`p`Ap8V` zr-1Mk5Z(g9UqE;a2%iDrH6Z*3gy(?p9T46F!hb+`5C|Uv;YA?)2!tnr@Ffu51j3&{ zcoYbq0^wC4{0f9;f$%L5-UY(HKzJAk9|PfKAp8u3r-AS_5Z(sD-#~aA2%iJtbs+o> zgy(_qJrLdp!v8>cAP64>;e{al5QHa!@I?^b2*Mvhcq9m)1mTq+{1Sv`g78fc-U-4# zL3k+r`~N>a3c^c4_$dfa1>vh8ycLAMg78=nJ`2KYLHI2Q&jsPTAiNiZ|AO#f5IzjT zi$VA?2u}v#%OJcNgg=AuXb?UP!mB~}H3-iJ;oBg*8-#y@@Nf`54#LZ!`~TS*5dKd8y8MsFgYbC}UJt_WL3ln0-v{CSAp9SM2ZZo}5MB_%4?=iC2ww={4I%s? zghzz%i4a~9!Y@L2MhM>s;T<9TBZP;9@R1N+62ebHcuELg3E?dv{3V3Pgz%XVUK7G^ zLU>NSOZq>)6T*8!_)iEA3gJT`yeNbph47>hz7)cnLike%j|$;aA-pPtUxo0j5WW?{ zyF&O^2oDS4V+z zyfB0xhVaA?z8JzAL-=C|j|}0HA-pn#Uxx6^5WX40J45(q2oDY6qanOBgrA1+)DXTJ z!dpZ5YY2}G;jVQ2oDe8;~~5}grA4-^bo!t!rMdmdkBvY;qxK9K7`+g@caP!UkD$Ld@BjP+h_3+g7a%?Z#BYH34iNtV z;zL0E2#7BM@h2cY1;np__!bcV0^(yp{0xY%0r58=J_p3_fcPE|{{!NKK>QGhF9PvL zAU+AiFM;?b5dTDfude_3C=fpd;;TUX6^PFQ@mnCi3&ekc_%IMZ2I9*={27Q(1MzDh zz752`f%rHOKL_ILK>Qtu&jay$AifX8|AF{G5I+dw3qkxLh))FZiy*!c#6N=gNDw~> z;wwS?C5X=i@tYvN6U2Xl_)ri(3gSya{3(b}1@WsOz7@p3g7{bvKMUe(LHsR<&jsv{CF-5YGYPJ3zb#i2nfbARs;j#EXFV5fD!T;!8lh z35Y)d@hBiZ1;nd>_!SV(0^(ahybFkb0r4;(J_f|gfcO~@PeZZJ|M?maZv*0QKs*k` zru^q~K)eo!-=Vz!`saB-d=H5C0r5W|9*FYIynj9j#0!D=ArMal;)_7M5r{tm@kk&( z3B)Ub_$3g}1mc@Oyc39j0`X8FJ_^K3f%qv9PX*$uK)e-*zXI`CAU+GkYk~MJ5YGkT zyFk1bi2nldU?4sW#EXH||NR(ei6hog7`)d?@0N4|DS&Z@sJ=s62wb__(>2?3F0e3 zyd{Xg1o4<4J`==ig7{4k&k5o?LA)o3{{-=%AU+hti-P!35Kju?OF_ITh(87Ks31NS z#H)h%RS?e#;#)zyD~Nvu@vtC17R1Yf_*oE73*u`*ye){o1@X8bJ{QF6g7{q!&kN#v zLA)=B{{`{DAU+tx3xoJ!5Kj!^i$T0Gh(8AL$RIu$#4CgNWf0E{;+sLdGl+i%@z5YX z8pKP3_-PPN4dSaoyfuiw2JzS+J{!bqgZOO_&kY{`_uU}g8^nKucyJIO4&uc@{5Xgw z2l3?~-WHLHs(1X9w}^Al@Cszk_&q5FZcX zd=Q@x;`KrNK8WWB@%JXxKZJOQ5FZiZB|`i}h^Gkg6(Qat#9xGXj1Zp@;x$72Mu_JK@f{)FBgB7% zc#seu65>Td{78r=3GpQ%-Xz4Igm{#SMg7mGgm{$@zY^kELVQbzcM0(?As!~g$Aoy9 z5I+;*X+nHWh_?yxHz6J;#OH)~oe;kh;(0=RPl)#k@joFRD8vVac%cwK6yk|Od{M>R z|L2WD{85NU3h_xHUMa*cg?OeA-xT7VqSycZQ;3HO@lhdOD#TBPc&ZRz72>Tz{8fm@ z3h`MXUMs|Jg?O$I-xcD$Li|^V2Mh6GAzm!RkA--$5MLJJ%|iTHh(`T zwh-SI;@v|0TZo4X@o^zuF2v7;c)Ac@S20)rdAksQ7vk|kd|rsx3-Nm)o-f4rg?PUZ z{}_6`r;y*(?XowFD@uDGqG{lpJ z_|gz>8sbkwJZgwf4e_cWel^6i#=QUg))4O+;$K5NY>1By@vZym5#>4)Mq#J~_lI zhxp|X&m7{LL%ef{e-81`AwD|9ONaRB5KkTAt3$kXl>Ogdhj{D|pIv#J|9R~Yza8Sa zLwt9L_pV$=^Ur^Wc<>M(9^%C-ZH#|@Jj9b%EVO^VJj9zv@BjPr5RV?>(?h&^h+hx! z>><8A#Jh+1_Ye;s;^RZSe2AY9@$@0SKE&IH`1=r#AL8>vyncw^5ApmVzCXnKhxq@H z9sr~d0OkX{9(UjgY^K>8Mt-UXz80qJ2t`WTR22Be<>>1jav8j#)w zq`v{_aX|VUkX{F*-vQ})K>8k#-Up=r0qKE2`XG>A2&5kZ>4`x4B9Pt)q(1`bkwE$+ zkX{L-UjpfwK>8+--U+0C0_mYZ`Y4cI3Z$O`>8U{aDv;g^q`v~`u|WDPkX{R<-va5m zK>99_-V3Dv0_nj(`Y@1Q45S|e>B&I)GLYU3q(1}c(Lnk%kX{X>U!(kd|LfU6`Zkc> zjnX^Rgiua-2UIQLf-%TR*>Emq<;nJVL|#>kX{y~p9Se@LHb&d z-WH_41?h1?`dpA+7o^_>>3Ko=UXb1wr2hr!fkFCUkX{(19|q}(LHc5l-Wa4m2I-MO z`ecw^8KhqZ>6t03g2myrG?q=yOVV?uhFkbWkl zrwQq6LVBB!{wAcy3F&h}dYzDdC#2^I>3c$YpOF5ia$e_O4;0b|h4exp{ZL3x6w()k z^hP25QAm#z(kF%VN+JDHNY50~H-+?0A^lTG4;9i!h4fM({ZvR#71CFQ^j0DLRY;E& z(r1PAS|R;bNY540cZKv`A^lfK4;Ipgh4f+}{a8p(7Sfl6^kyObSxAo-(x-*=Y9akv zrA79yXA9}uLVCB5{w<`33+dxRdbyB(E~KXm>FYvzyO91aq{j>C^Fn&PkbWFr+7}T!;OyFAV7oL;Ayz9xAw6+O zUmVgKhxErGJ#t8&9MUU?^vfYVbGZJ$Zw~35L;B~C9y+9t4(X*s`st9KI;5`->8(Th z>yREhq|XlNwL|*tke)lF?+)p`L;CNK9z3KE59!52`tgvSJftrV>CHp>^N=1rq)!j& z)kFIAke)rHZx89+{muN ztx7bgRAZBMC8j9jyP!&3Q^s~FmC#YE;rFl-!<6xWh8nY!@t1`fN0qV1WHlZuW6TCM za+UGIT{X&-QTh5m|NGabNfrJ#J)nCP{&)MNAyxR_@^dFv;eYGzORU2GwwJNG3jf>w z&%;&t-~H*{s>1*7-|T%A{tjxRcT+W#2JW|8*z6Q@eP{a9)1|Qs4BeZG_W-HIp;-)qD z{*D^^&1>-0Ej4aB)L=%s8XtUW@Yr?b`I}mUORlQXd~FR*xU5F6qcv!fsyq+3Yw+s@ zH9~S~aPv9kc*<+g?u;5c4Qle+Ni|Zt)MWB;HC_y^$$CfC`0H7dD-NkqH?Ah@9#D>J zMNKB|Rm0{$P3G)Ue(tW5 zX0;mM$7*uj3N@-lYVzn(^3ozTy6)EGmHEo!m8Qw_bJQ63LX-PvD#x3z$z{{k zn4?{bK}l+CG^$0Lc;#nTRg1M^)VMyX7Skh?{SB$b_)s-|%&o=t!D>|9rp)(OL;rj& zdiW~){kRr$z16V#QHvp-%JW)Ni(kj7F}{@+$Ba=UxR(}FUDTL1LW|8tsO7wm!8vr-K^Zl4>)ktr~sS)TUi4H3lE4&F0ON=jB#yerTwM`}^A5 zuBZIGmer=Kj`FzbYqNT7H4;p&6E3tW*Hq-x9 zV&^_>TIN;az*TK-`c{eKue4e6u@YwswCV7!5|?!9aMdg2cSDCdeEh5uH*M-r>ro{# z#?)btdzHuxt3#Jtm3XwE4uh^$;^~e$j8Cn^^NV#j^;{*gp4MUP$x6J;tHa4hD)FjT zT{`Zs#B0O4G~K04_pZw-Tb0qNE^lp6mJh7UxvMMjVpd(MmMPoYT$f)LDBC|>mkVYq z_m^3hZKo^u|FtfU#w+_%O@}?BDsi=$4v$Q!#Kj&uGz_T3>7hED>r;uNlXUpeqZ0e3 z>adqvCAO{AVX|{2)*sd3IIZ>anO!CA41G_*&!=CDL;f)Gd=IQc#Y6T2y)u+wb3TPSD=lo+8_-$368T*y(kF3w? zJC)!00rlB!a|L$HtWW1P6_~fFK7*H5Aox^$Ce5qBi2L<9E4czazSL)Od<7a+)ni0N z1xlLe(LJaFFS_edHK_vUhUl?@M+MeR)MNH&Wxo>jnBrK0QLFVh#!gxPupTx0RY3Qq z9uM@cK<-;T4mPjA%@RF6?^JM z9J~7HGcCOw(JuPDm0FI$!TP*;x*QGX==0*?a;1f<&%L|LarBHn=Wi)T(gS^Zttp57 zH+`BdDThII0~X9K$J=HGJd#w7y*&&#A*viX zYtH3Zc*KAM9Lh1`mI2TAFNgkn19r47$FoucF6ds4bqyNwqj5RhIyYnw!*Vnm*pP9J z%aJv{Ay3yU$J(fd{93adqn0$JUS$~?>}g1|f->AsYskU5Wtjh>A)Ru{Fd)AnU9!qh zS-TO3J}ASfwvA|gvkbv~8nJb18H`*SvHWBivVt1%?twBancax1wwIy*mPT}1Uxvcd zji|Y-40|#g@z|U)jQOg}Pbz~}wZ{AwQHHZk8#5-L48G=#Sw5i*`VNg5LyL7Q?(4c`!!+5qEgt8Z9>Z*rN|9$LRC&F7A!uvDu@ujHHKpG2QiP6Z%FA;~q2=F{lM+jjlH8Ql z!b@SXp($7TmEz9vrflwB3XhDY+~8D-{0~j3YgdYy6-}9dQs_5q#@FVh*wLjKEsRTH zKDZfYwk*YEk7m5ppcF%6no&cm6fc%4w^x?Hdv7zk|0%(b%gvbZr38^#&A9A!3Ci=E zapS`hBx^V4rt}ijGHT9M7fP_OPjk*VS^^!H=JeZDf~7&t*?&U`>d$UY{iP*Xwz)Z9 z%`8#=4sFi$u_ah^zd45mmq6=FbC!6OU}lvTTtB)5m5p1lyF&@0%~~+crUZF*EjXZO z2_|{9V5)HmUdFXxx0WSvT+xDS^-6Gce+w4YEJ4p}Eofg>j9sr6uoH+oM`C{zNf)gtX+sJ;m5GrzKZxEJlr#mRz>97y)Nm za`wz(JjiUx(3oQM{MwQu1Bpqtk&_)TmvInb%rzNktJ}y=q0>-$gJlXvMi7iZHKkYZg5# z!s~XeIqpsox}h~sUn)ZKsMgdvR)j~vtvO<65!%dY&82ILFl9??USCjzi>F)jcTy3w zGF!7jSP`7Qv}PxtB5bT;$lk6+_|VvpHbaVFVrIxbP}Z|EWEZm{oS0z9Mn**_j5TCo z!y@!rZpaL+BE;-7#f1nWh&TVM4r4aUkZMb7uA(CdcVY8Wq%KL&goEue$_b1vg*RK!_?zZ8ev4!aO zu?^P@EksB~8)mZ*8x7jBS@%NRFl|dmqeA=|*p_h(3(?rUEjQLG1f$yWcxeG9E^f;! zxdoWJt1WM27hwM-WjeC}cb_V^UnxNDPi6TN1<=+sV*IWGbZlir$F&6*U}?nW^9$fU z+=$un1&H=F;+miWESYM=!5#(JxyFb;91C#nuo36=Q?{3G#1=gY@aByXceN|PuOcIM zXjA}oy>{GGs{nO6wxf3GUo^34$B^%T(blycZ@v1fT-V=@P4E3h&$;dBmHHRfDeahY zA%KxDD^Y#q>@kePhwr9ueKgiYW zz!&%a;AN{0oSymzH!VA`)sa6qF}wp$r2N5V-wx!mKbSMM120eigWxqCXchJc&WAg2 zkJlgcO7B1&r$1==rUL`||52_B>A*|o%Jy_RQq$-U&bIH!!TNu&8XcLW@du%!I`Y8Z zeAowfWafu_w3*$J-yi3rcvDA~U(3hclO3sXG9M{-J1YNQ=OgrEM;5QlN8gH${4g^g zx(3F|`_z2A>TJxEiTT(wz?f5>e3&Vg7GueK%&)_rI0*NhaL#;5TMAHDR;MzhTqego}^-Mv0vXi?;m6(FrCT zz2rB1V@-G{={K4$GhtcKZ`|KwLXQ89X=x^mbNG#J&rNv1`Zu!kO!(O3H|A@0;-4nJ z(X&-2*3weuTXdp+@h{98)`^Wi|3arpoml_rFWgV;#H!bSA#_zIem(vRdIvl4#mvShP3gnFV<`t1@MAY#yv#OxevZ59b3-={_nCRx?dGV?Z8GZ7}8L?s+gfZptIA z^RVx>DbMNT!SKB@mjA?>5@r6kpQv5G3pYRiiG+?_n0(_Wey|J2pZJNfqr0%{wx75e z+=azUexm#AE%#AbKe1S^ zE5qykM6PjH=9m9~ZQri+`}PCdUAywhvmYo6=}N2XKQMAmSFSkr1G_hO<%ccG{F7a2 zy66WS?sjEh+z)L0(3M+#f8c9bSKf2}fu0SzF~9E*Of~7oI$eJty>BKAycUoC~$IOl0>E2e^&hhSyt@j=KZ+GXyvTwNXPFe5sH{2;!#z)`q zyq-B1rhY?CdvnI`|At(ZIX%~W!yjjJ_L=bw#R2B57xE2d$>x0F_6_Ch%(;G$GJV9H zBfBfNr<=2COJ(_NbMDqs)-Nz;|AMc`sndhc-hRdNwms;T@fCM^_uz-qUvXhX502md z75n^pFk|soteM(_=5b$BC++rq0pokpVbvGtFYn30)4t%- zo}RP{P?k^a$+n}uVAj)~tlswvM*Qf>tWIChOv8eE8h$}eQws)F{erz_7BtTNj38SJ zzJB@{T|6u}=kjO#j8x_y_>BDvEqHnLXZUWn;E3s;(fXVPp9g%#vrG%RjQWg)pDlRX z<}+AnL5ohG@k`&5>kK|)OD9YIQGddaewG~g?Gp-JExG9NCu|O}WX7dW%J(KLS$*#( zeBEftZYw@v{&7pXBz}U)ZA*swe!|VSmYg}_6TFKox!C#>D(d#)l6If4(x?~b*82ow z>t2j5`H1r)deJ@SBOLsC(faO3yiDpv-P0eH?_u}itCWxUy}uVz=6^)&m0om<_z3m$ zUetE~h~&IpJTdqqs@Jrlv)M3#~Y2-v6HQPJA$L-J7++qD5>I!Q% zHF^&-{XU#s=RGEv^x?O^@36$C4+p+}hjXL)aP9SX_z>8K?+(60?HPU8X7xLCUDtUyepf7e?yjZ*Q*;nv zpyFx+Wx7kk#F#1ukuo|dV@=;;LFx;u;U46Uh56!eFvxKWy8NJdGl#D>>H6aE@h*GDcO5x zHmdd~eHUiqg)6xrJR66D$z5*QNS;Za?VAm!_2ku#*)TjpUayypAJ@rCg|BhyC3*Pu zYb5?A*IavzzM3|S+W#8WTi9^u^4GZ9-GI4D`=mzA>O^h+1oaJkp2ojZ*4gC&@1Q^+VJ(tS2(HNm!sleVT@s4 zrcZc>E`(osXF}_Jm@6`8uepr=a;x?)sOLdFJU{pA0vyi zaARUW`etXLUtB*rUdzJyCH-i&FAHWn`%!CY7IvQN#}|=VXqefLDPyxR>tjE9^v%NW z(td2%Aq#H0{duiU7B08zPyhTEXm8!0n$KTgj$?mry!Zm2eEQRP`wR4s@6UsCUtrTx zWjgo;{_a$6cX|Q4^Zi-N>IF7rD(km=fo~uC^Lq6cuq^A(hF_l}S$6)z@b_2Ne z_;cu34`9~X=Wui!K<%XGSn4x?=HAb7H*Nr(Y@egn(gE~0eGZ$Q0~o9K9FgY+D4#b! z!|wY7IQ7*tJo_+!k(ZxAqjUhhcRfSbdIM>@;2B064P^T%&yZj>kY&!#uw~dlrduh2 z8}ET!*zy@(#VE^Fe}=+E%I%+@LTCFx?#_6Mwr2*?{^(O!+#Se|tDa)u`+=%4L0ob63B2YH zV$P-~aN9D7os*wn*oi?5ob&`Xw+3;C{S$P{9>m98o}l@kK`hgIf||7kvuV*|{AfOy zW-lM(f!Sc%q&`-z(-_Rb+aF{3*ufk)=P`n(45oF!V+@`(m?py?qs98ctY`ihzYh)O zkA{zN9z*T8Hp#@4RrV~b zlZjV*?YSrKJ_cN}=g5cmvG1Wh|DL#yx}WX2Xw7{DmD#gZ+u-(d(FY21h5gdv>%=^jENhw#JAdpJLD2(kYjG&T?6(na@RcWel=LhfPV zjUjA4@*Xm>hHzAmd(g@o!g&qvp?`G;9xuL&xJC|ql64n{J2~*zg}Zo52Ugp17dp-k ztULWKdiyz0*ZVHK5*%22;9bmJ>cEQjcd>7W1HaU|i`!=$c;{ONK4&;^S4IY^ymMge zp$s%CaNxkD8R(=nl(oV#VBJEIK%FvRXEu~EJu~1ua46e0%D}iWLz!ND2NQyZ(mU%8 zyr&Ok@%cOOS~Zk2H{F5z-l5c*dIzH~4&^M*J8*a~l%;*|fFFm_x9uHtEg8xTjXP*w zcNk4R-9}BrVVs(N8$WssC@xXQ%8_d6rW8;Q#M8It-jSs?>G(Ruk-moMh?wcfjH>AzKmH<0|$ zkp?qvpyHz=oxN`$s>G2C`rp9!IwN?#?G21?J%TyaZ{V)^2v+}a9ae)!u=%y?*y=Wd zraP`fGk63oXI_W@^bxe0cpbM^j-dH~>u9%U1lt>3N7DHbtgmq$kME6OLC!UFct3&< zu3kfQ!3gf$ehpV^jbzx2YpC0NBrUzK!Kv#=7WBJ@)%`|tf17J~>N1jU)viHr@<>*B ze-#c1BbjpfDw3CsWUsAPadO*8-kf$7A5V_t2+ym~yET#zc@=$Ljif`XtMJMj$xD@2 zFsqsqjkB*P=e3-;@ZuF*>FC5S8?WG{wG;a!TtWUYC(avt1vR{!c(3;r7(_ZzyXh4e z&UIqHlFR6{!HH9zUxwKsC$2qx89gpL@$_nCeC))`NM-(KC%$vO43knPelx#})^(kk zt9Ka*8uA7@^ZMa5Ja={G-oqmd-&EA- z=)xtfQ<2`=h0WBLFng#Ax4gcDzMjhTg-a+2bK$b}mvCs73)L}~;IY<)lSW@c-Tf}S z-t!X9Ty$Xz{Y&u7bYXD*MQG%>@O0)y>@09$$)StrS8Eh|EV_u-O-Io;;36VSM{$MS zMQGZL;+YN?v3BGrKCN*P?R-WtH|GKlMUP_H%)%9wNkmWM~NeC!3B zxIBtKtuDay@hHA%bOGBwjpBuZ^UyCD#kG&lV}|x<1|2<*ycVNrz2rPbcN@*BLFaLy z-)LU8KaZ9!qZ!-rJQ93I)41k&JdGXAM>*%vW#MS$|KW2;-aMMRTh8I(ksnx`$#;mGIF>}hZge@aI4K>k^n*KuWw%(Dn->B?CL&tgwESAL#<7O(rc zvY+2s)N^s=s)1(#Ust|sa~6|hUD=_^Su9)NN}tzfaB7n)H=a9#XNO&RXU!S>z3j@r z5ob{Eu`3&nJcD+hT-mMb8CVs&vVWa3%Jqz6==k+CT$+!e%Z<};?=pr?+fQSn%^2EG zJB>*r$0+9|PQz#77`E+w8lF*OsL|*&T<4DAn?I-Euzn1WXP$!Uz!*+FcnT($#&F>L zQ_#;;mh(M@vUg*Y^B1R->m0{0u=Ocis^Lb1ij!F1$c<-SoJ5$h8=X#_gsrt3KQBLt zCPUpA8FCU|+}&6<&@h_;KV3yvlWBkFF=Mpi)_1`vfd>$MVAGXE%%smedk!-x_Jzn4vl5Tj$>$-HkRqr zj$!WuWxL~!!6aua_w_o4J%7h?nf@`fsX30Jzm8&Uqj4OPaTMCd-~o`Dou^G%+1d&OVHh z7|)#(4rA`{@vN>ojPsu3Ikxd(d<`AXgMSXeV8(bB-8+OnE63A%-ywMJ9M70phcNxr zcpmaRgiYz=nQeUtr=O3fW}`#O`O)z-&OeCk((xQ{_aJh$-8p8@K@>H2r|*n|s5EtF zi2FfQqcU0@L{&$3PS#iEd%AOc-T@Sby3_9V0enw(XV;wv@M?uS>rFd=+dJI(+3f&M zoOI{eo(Hi0hC65J9zfzVciMm7k8xkzS?k7r<^8`qQ&aXsr?v;D#P7%ZrXFlIYCn#5 z^5CUz`!ThT2ghpfhwV@g=6~D=9d{2Vr|rZ2U=M0<*oQ?^J-9e>A8eO;u(snqRHk@v zn#n#KJ?gpA-a`0XhYk2aE?Ov=h@MM*? zd(ox6C;L|H!Bq=SCOq2%m%*Mqa&!-JMtd@Q!5#$pd9uc&J@^yj$@VsT5H-(}Hcj`S zV4WwO|L(?=eV&|fZ#TZ2^Q7ON-57UA8IyM-o`|4e2saz3wI(io(hD}gD$Jm7%?h|O=X&3ZEl;vvdg2&Ve zyq3KayOvB~^qHObx@7{5mhVKzBNKQhU?(P~O<=&lo!FQ;ff}uLBJ=G8t}WhyD!(VN z-NPL)t?I=C`**;lz85>s+JQJjFYa>RfsJNfY}#uF&i3`O6TCS5 z+IEzNdU5Zj?a)g0Vnx(;G+6G%A&%S8bek8K8*fMRV_tkzZ9AG>@uJSFZD{n+i~Ub- zgU)*|hA!TQYWZGV=erHRt9tXi%{IKQ@6BgTw&8}MH*@p1VxO5e%kFH&{J!4Q*tr$H zBfMENX{+L4c(eNGt%@h)&62KL@oAbjzt-A{<4e8y@LdWLQ@nZVTnhRf@#cyZDbPss zrhi}xuH5&g^}rM)yivB(GDUHPym_Z^3qDqQbKd0w+@M!e;!4SC(738Ho!fvVG8IXlAs0<({eNP&rRf-!cACpYa(mj--P-vCNgCACd~UXkq@SBLS@lJc5&T=U`-#+?6wIn z8~X4`txXuv-iNK;ZN#3QKJ-4j5n2O%xNX@+Omg;N*5r*y^Y&q#ej8yB?!#V9mHEj& z^vK_U6U%%!_4Wo-r1)^%whici#D@ptHYnF~`|$k84Y+d8hgVHDp!~HDZ&cfW?mv8Z zC2KtDBnVs!8I(6E|B7rpgpV>^jmzO7T-y-BQc zWgVO*P2$~k>o6&D5?6+Q*wlDRv*Pv5VU#>m520F&RY`ka< zepvc)#l$tZImnlqeb!)$i!Y-ZtU=gBUuJ(>jlSW&?0aQ3>LmMe%evKgwA7b{Q&wa3 z7GDmwT@9B*%KEKVL-(RDUlguF`W;_3xwi^&S-y1MxeCT#eK|K_6&@G)^0d<`#MkuW zTa#62Y2ZhVYO8Rutsf0vtb}WKKUy7Gi98!W4wb?@X?tXOdxe^-!{pe9= zCECRMacs^C?40LE$8#%SwAPO{%T{2^E{4QpHJ{%)5`4!fpLzj^4Kv3-?Us zt7%IWFK#l&j$VqKYm@oJbSbnRO{Sg3QgnJZnP;+=z&39(4UaCtgo??WIcEu?wf*^i z{1VJ<;!o=yOR%bgKNr_tg3Ues`SR^zZ13;Swx^YGgg<>2Ek=rmKeu@=#=0PXW?3!9 zqIiGS(OrzhdH(G6X%YO__|xOUB8=SW&*{q-!Q!|-H~B3>!^{3Wjz!47=g;f^sWKi`EvpKr~!9Z?JnTsHYKsJw>iw9!@xqQf6<$H#K ztZq0L3nBs;QaDHPA_Dp3&K&ey5=e`!bCmNI%5qV2aBpuQzYLiJgVTZRZ8!&`uLW{; z;cTpY5XifCX5(IVAa%CRhDL56heXXr&yqkU519?Gnn66-dNvj`2;%#KSvb-p>~K2K9V ze-CEFg=zS$eBi2HIt`021ap?pG<3KX%$mKY;rx?eChJVYkoUp-bA2kF{S4;w;HmH^ z3+Ay#Q<0+?!Wn5v@X`;V{p2LPZXH5Ry(Bo9hVcBkL|nHDp^tYWdJGDoMx8`#8X3Y3 zClXNIBZM8sCtzYg2=~=Uz~$%=wmB4!CNo30d{jJwmxi#YG7c9vhR|tu9JKa^aOdzi zIGzmQ&!SkYyc|N)lvq5x8$vJJSk%o5;o@I0=>I8%N7lw5GCzbjZDO#kGK9~*MB`5F zDSWjw8owG&;qzY6sNZ%9@4StIY1b({J~v9a4t@$(bc=%P;3@Qb9tmHkDeO5d5@8-w zSll5Ju>n(f^nL{5qo;5}bOd5&Ord702!t=0!W}ol;kRK5dj*GM%DIvra1G_O_d#eh zF_cmBf^ab;l-}Kf;29sv!OsFwIXjewNr70qJd}To0%5v2l;`gR;L_eu#)Sna=MzKO ztw{hLriJo#sy{|$DBGRnkEhQ<*}Sel9CJc>==fx${|u$2+hkakhVpck$=F>Zj9qs7 zLAQPwHxBhfRP!)a{p*XT9l|(%y)U|(hw-S5FXkhRWuGP?+b)cK7EOYwOBf@~Cn4H1 zj5}WV;9@`+?@aZ9Ix37`+xehRau_S`Ohn|OFxC#6s9e_`MxDkJk+nUHwJv$1=HW1w zdV9n4To`k-yy18~jMol(AviOP8(h3F_hlIU%O+s+r!aQgIsu1&hw_<3F?zv;FT{yReyJNa@ zIQ5#iW0FTWV=s-zApdYa_a2Wnk>Tv3H6Eo?!lhYAB)_R;hgrx4SUkUxnYqTCfo_Z2<3g{XiRS%!3J)lQNL3JvnoenQ_l#l+dc|L zHW3_dI|{q(BUq8^qFnzLp}%nI2L2IzmgS5Y5fPj?)fvB%BKWPXGe*yg zpzlp5oLdpWmw`@bvN?jb^_>vDCxQo0j>N5F5!7-UiKZ7L=w3MjlhPx&Z`%kQdJv&J z&LfcjGJ+=G9bxuKxqXQv0)IttzPTf|l}7N;v*CE85y{)}!%?MPB(qx$hjEige!Dsh zL)%93r|&QXnkv)U!!XBEx&81^Z0@Tp?=%!ghD7pkkpnKeL~_9f2i)+8q$eG4XL2Mv z=M2H^@JRliJp?xrBYDVV2rkZvr1w3099|Yl-7tG>+7QW;2KJb}Gm=hc?cjenQn^mq z4nxjHGP;T#+Fy-i#dcd%WJEGyuq`s5M)J?M!PxvZl3t4k!}puAA7+CUS2L2vPX-~k zB9h55gRn<4iVvF&f=B%*HcK4{y=GAy=QR*%Mp0Z{V<7yyMDgaH0jSq2iupqZ;Ben4 z8szoIkReetTizeoxiWPfpP?8eGCk{67-5153c~o4>D26O2EG|Z|TTf#3jVOM92ISw5 z;^sKO{zVk+TL2s1NAYK>3g5m*ae}FZb?&#m}O-^OZR~ z-$pYz$sDF%qv_h(9EHE5+2KleoGXoHo_BY|R*&J48r{*OP7DKfo8g;&3|rcnVMB`; z<@5G#ux%g1(1qRbyGsmpyL7`!%NXvt-xcOIG3*`M758jocwMh6yhp^)?nD>-9TUSF zE?qF)D~5fFOraGJqnw8}#lr9y8uT_*{LUE0yzGpbGh_HTp)*Pr#?ZKBXZWv*VRULI zJlzz-RL@RO?TTU5YMqdBD2CSCO;C9%h9Lt?Fgi6x`96d(4y4EM+H7N#-;d$P4#pV# zJcgAwJ7V$M80z_VMCO+mw$kp1y1!%C?m!2nub_-WJ0PxVEL;6-kG)#4)LYUXkL$-$ z-L*YRo5b>CW;--%6U*zN?a<34mRt1N!LfTR!;TxlyLT+jAhK`7I4dqRnFS9K)vU&Z2hJ=(%vZRPi>B%&#^q*syX!Ylvb@pFpkTubl_GI$MWZOF-#+# z6JqK@r5(?-Ms?9qFP=?L*MUxxcm|KEgS=MpyjY-(JMH7Cxk?+`P2)MFhc=>m#B=_m z+8AIR&#PgzQMX?_i|W_LL)&<^KdPm4hvMnzsD+`U;u(=wOZlE|JXb8Pg_GX#JZM@A zUjFgCoS})@q4CTN&{RI>j%QYFO*kaQ^UdCx_%u@)ZEGTaK|Ei4u7Nts<9Tm(4Xjxk z&(wA`&~i&W_g&LK%FcK$@zy|#1M!?vO#`cs#nWMHb!eT9XB(U9h)Ip--|TA0xvm^v zVl~)i#B*-*YS{ZQp7!UfLgPg|Yq?d$xHrn}#Z_?Vqq4tis-Wz^vZa)HmX!rtC7G_6Dm}e+6heFT(0t~pTHe2%Ty~HCGbMyGS!6^3B2P{ zs>*Jgz|7?(s&eB5X524U8FWkFr8>nbV~YgtvMW;c>XX1(vkO)I`z6rrYJtkmHi7M{ z6sYWnCGbn1zp6pb3EUd{N2PL0;D}TCs&1YMEXx0_YB?!^E4%(yX$B^+W8g2<_s|3$ z+mold9i2e)k3UsA6BD@K@TV$%Mgp6<|4=#1OW@S?xvIuX68P%rch%dK3GCY7yK39| z1jY{krt(Zl;JF1~RZVs!@K5>|)!qFGY@_i-m3TCPwl<$t9Zn~3Qo<+I-3tkfJM&Q$ zd?kUi|9()_zL~&z-9D(c-c8_)z#LVNM+uDB^Imo3c>>3Mc&8eYoxnb=->L5BB(TA_ zx2j=Z6Zn438`aI93EcB2TZO*~^r@GvI$Wac=aAQ`X6gjqnEgtXtdU6nD=$?awGvsQ zGE3F3ULx06WvMpkC$dfC3sqi|MD959T!mJNY?1p+HPJ z9G-PswK85=&)~Ld&a^}}cD$vEnx$-a{!Nv~{6t>4o~|0OB#{fMq^pcpCUU6t4V8Lr zA~mC~tDbC1)&~-~-Sdj7@<<{rH(XX-IGM<6PtsJ8 z=al2nO;eeqCNkYVRrTU(A~EZdYUa&E9!$NcGP#>bgVGDC+Yb^M)#HN7_h};U2cK6} zW+l>a?>W`dH;D|)Ijd^lB%b(8qe>!>PUKZ&ZSYNt|VWNY$o&5+}?&sPZyNqS8)NZR(OljpF^PN8OW{ zVYXkTVVT550sB;D)=9M8xmV@NB$j9IQN{O9;=aavRBHz(am2{os-r`an7?3`>iX~` zF1)@|_1Gzit<^hJZ$>BaV6Ppj4`Y+qGiz%}IAGfNW`6h8^%dM(g z0ZDA&nxZ-tlEnCBTU49Fllc1fX4UlQB=*wStn!Rc;$qb%mDSWFW=CyQ>HLqpFM+S3 zI{Tiv_a?asA%uMkcp(87GYFw&y zt+>>U%-^*xb;GUI)+#P_tF~&@y7N8Hng86}pndJz_IrO{zjuCj?*BYzn=@z5%$zyT zwz)BS=$_r;2eC2wllOLs-^a%2b^UimR-WG&-M`?HNWu2TXvYh8Mn1T(F&cUL;>gvP zG)5PvT^yNvSz~nb#ET+7F@+Y#Av zOJnru_dVPg zU4Hv{k+F|8MyGvnZsdk18l(M0_^Zb=jnTgze@^7I=NhB;U37Nj?H3!PXFjtfGUa9I z&)}BG6|Xc#Q;M4+pS{)?ZCQI(B=%-wbj59FMz+7*814P1Ga@g)*BE^;_l!vI4;!P^ z3r~;C`=~MMyKr-4+g}@_yPw(=dHD0jXnyLZ$X~yd@`s-m$@#W1I^~p&kzy+zy`VfE zsr1LA+xKmVtWS+c&njLY*`6Mc*59@+a&=}rIy-l5!uM=g%bE0X$JDkHro z#G@MytBAZ5iANv4^n}Q^iSekf{qd10lj6~_8x}-9of3~$eK+@#q-m$jFUVa=c+jM0zcaM<2O#O62s~cyx2-#puZ88{^R#HKQWWZHhmAhQ5&-n&Z(gKgfw(cx61A zvaok#-PLhfSL+#BaE;*j9+9y>m-y?uMY67!eBHZ7Ub{ico!L2Z(@pW{zRx;FR{tU% zy`w5SQnV)?-S&J|iVNsV9^X>3ml_`rP@!2=10~_HAlp z@x5`;vq^~rS|t7V{>T+hJc_Bl$k_Yh(PejAk;m_s^PKTrc>LRkKP{q zB3${ac=WwLej0x5k$AN0Lm!9dJr<7^UGeAeQ;)}^vo`!G9DYKs+i~xPfBvMjW9%Qp znNP=s|My0C`7_erAHN!Yd|y0z^wYl&AM#v0I^xEc!Y4f+k7hN!7{&|n=o?kfg;ReM zkKR)JOnB;VW!(3DGTii%^yk-)g&%l19)0V#zY2f$J2}rg9t`KbBI9n`ec@yN5RbmN zyd~W5sd&qi$}j1cxU+5{qg7-{@cTkz8;UJ?Y|}b@*DB!rk0z+Z@(Fje!lbi z@Soq3@w)oj@W+3QN1vE=b@(rD$D_mYuL!^UPCVL_aas74cV(QseM$Jq_hcMBbW!-u z_v6vk%{#)E{wW^4`_!%B^&dz*$DS9S_hCFbeAL(G(S${UO&z9AI7{%l4~I|qx!?m&ber&?;Pqu+ zkAGS4kq(cKe_!zTPh2$qbHNuoOdbE7;L9BzA7@z`qg6wm8ASRXrr*o__pp8sC<$6of&UiQ~s_TOIiXAAqch5g;a z{%_&+XyNr~;q_|a^=skvY~l57;q`9e^>5*LXyN#1;dp7`_-WyIYT@{5;dpD|_-o;K zY~lE9;dpJ~_-)~MZsGWD;dpQ1_;2C;(8Bwph4)Jf@1GXlPc6K^T6n*;@cwJz{n*0$ zvxWC-3-8~SJokQX;r-ph`@Mzte+!=nEqp$-@Oja~=SK^lCoO!wwD5V;!sky5pGPfx zKDF?9)xzgj3!i5#e7?2tdDp_{UkjgyEqp#Yd|or@gIefo4eBU{I|2cdgI($Dmd|x_ze>!}hI()x6eBU~J|2ljhJA6Mod|x|! ze>;4iJAA)8eBV2K|2v!yIML(H{J`OS!QuSD;e5j3{KDaU!{PkH;e5p5{KVmW#o_$L z;e5t4(D4A=U)!zV-DwM4(DqQ=Wh<@ za}MWs4(EFg=YJ08gAV714(E#w=Z_BOlMd&X4(FQ==bsMeqYme%4(F>5=dTXuvkvFC z4(GcL=f4i;!w%=i4(H1b=g$u3(+=m?4(Hnr=id(J;|}NN4(IC*=kE^Z^A6|t4(Iz0 z=l>4B2ONGMIQ(94`2FDUd&1%Og~RU+hu@O#GL_l?8v9f#jP z4!?&SejhpfUUK;T4%b5*u8%le zFLAhj;&461;rfch^%jTgFAmpZ9InqeT(5Dse&cXG$Km>p!}T7A>pu?HgB-38Ib1Jt zxPIhtJ;~wvlEd{ThwD!c*P|S+PdQw#a=3owa6QZ6`j*4>E{E%14%fpRu8%ofFLStl z=5RgD;rg1x^)`p=Zw}Yv9InqfT(5Jue&=vK&*A!>!}UIg>wgZ{10AjpI$SSwxPItx zJ<;L%qQmt@hwG0H*CQRSPlD@};QA%Fo(ZmRg6o~&`X{&^3a*cW>!slODY%{ruCIdY zt>F4AxE>3x&w}f<;QB4No(rz;g6qBD`Y*U146YA@>&4*uF}R)#t}lb@&EWboxE>9z zPlM~#;QBSVo(-;VgX`Vk`Zu^94z7=b>*e73Ik=tF#&x7mr;QBqd zo)50?gX{g^`aj4I0QmzTzX0SPfcylIzX0+ZK>h>Bj{x}-Aio0SUx54!kiP-)J3#&i z$PWSeBOt#7@Xu3&@WF`7{2Y+K1M+)7{tw6x0{KHAzX;?X zf&3(pzXbA|K>icRj{^BqAioOaUxEBAkiP};yFmUI$PWYgV<5i_i~{5+7q2lD$s{vXH>1o?v?zYydfg8W2~zX@avE69%p`LiIu7UbW8{9KT~3-WtG z{x8T62KmDvzZm2ngZyNWzYOx5LH;wyj|TbEAio;qUxWN?kiQM`yFvap$PWkk;~>8r z2Fizl@?xO;7${E$ z%9nxiW}y5TD31opr-AZnp!^yr&j!l3f%0yk{2M3_2g=8R@^Ya394Jo*%GZJNcA)$n zD31rq=YjHip!^;v&j-r)f%1N!{2wR}2+9Y7@`9lJASh1=$`^w2hM@c*D31urCxY^d zp!^~z&j`vlg7S`_{39q23Cc%;@{*wZBq&b_%2$H&mZ1D4D31xsXM*yYp!_B%&k4$R zg7TiA{3j?63d)Cq@}i*pC@4<~%9n!jrl9;OD31!tr-JgTp!_N*&kD-7g7U7Q{3|FA z3(CiW^0J`(EGSP4%GZMOwxIkiD31%u=YsOOp!_Z<&kM@;g7Utg{4XdE49W+C^1`6} zFepz9$`^z3#-RK$D31)vCxi0Jp!_l@&kV{pgYwRx{4*#I4a!G@^3tIEG$>CE%2$K( z)}Z_~D31-wXM^(Ep!_x{&kf3VgYw>>{5L2M4$6mv^5UTUI4DmJ%9n%k=AisJD31=x zr-Sn9p!_;0&koABgYxd6{5vQQ56Z`b^75ekJSa~O%GZPP_MrSdD31@y=Y#V4p!_~4 z&kxG?gYy2M{6DA<0O|*T`U0T-0H{v@>KB0e2B7`{sE+{ZCxH42p#B1=&j9K-fcg%g z{sX8F0qRG9`Vyf21gK8|>Q{jJ7NGtGsE+~aXMp+|p#BD^&jIRpfchSw{s*WJ0_ul= z`XZqI2&hj2>X(4}CZPTasE-2br-1q@p#BP|&jRYVfch?={tKuN1M0_s`ZA#Y45&{7 z>eqn!HlY3usE-5c=YaY;p#Bc1&jafBfcie5{tu`R1nLKY`a+=o5U5WC>KDm4Hu^@O z{t>8;1nMV&`bwbw5~$Av>NkPUV+qUZDOLs1F9}hk^QHp#B)BPX_9jf%;~k{u!u`2I{AQ`f8y58V+~$ z*+Bg^P~Q#Ie*^X5K>avSUk=ot1NG@Z{W?(J4%EK`_3=RcJWyW`)ZYX3`9S?XP~Q*K z{{!^_LH$5bUl7zE1oa6){X$UR5Y#^e^$|h+L{MK5)L#Vk8A1IMe+2a*LH$Tj zUlP=x1obIF{Yp^Z64bv0^)W&HOi*7F)ZYa4IYIqSP~Q{O{{;0xLH$rrUli0I1@%cm z{Zdfh6x2Tj^-)3nR8U_P)L#YlSwa0)P~R2Qe+BhnLH$@zUl!D#1@&n`{aR4p7Fj14 z{aa8U7xA#s&js~$@kTGBzYFT~g8IFnzAvc%3+e-d`oW;SFsMHa>Jx+d#h|`1sDBLV zBZKQjUI)u6sLsDBOWV}ttHpuRS! zzYXehgZkZ|zBj1<4eEn~`r)9yIH*4k>XU=|<)FSfsDBRXql5bCpuRe&zYglNgZk~D zzB{P@4(h{$`thK?Jg7ep>eGYz^`O2zsDBUYG!tJp<6b0ch_4w0{8FLjdg~fc6qV z`w5^u1<<|%Xm0_uzW~}}0PQn?_8LI@4WK;-(7pp`?*X*`0NR59?L&a}B0&2QpgjrD zz65A*0<=E?+M@vNQ-Jm=K>HP-Jqysj1!(UAw0{BG!vO7Lfc7##`x&4;4bZ*@Xm10w zzai_~#vTV~p98el0ov~X?RkLqJwSUOp#2Zf9tdb31hf|d+7AKkiGcP+Kzk#g{SnX} z322`Lv{wS!F9GeDfc8y5dncg%6VM(CXdeZ%mjc>P0qv=P_EkW8E1>-q&>jnDp9Qqn z0@`l@?YV&VT|j#;p#2xn9t>z72DBFg+K&P4$;di}u`dJKn*r_5fc9uW`!t}v8qj_X zXwL?;Zv)!90qx&__HaP^IH0{8(0&eRPY1NG1KQgG?eBp0ctHC+puHZ@eh+BR2ej`4 z+WP_R|A6*@K>I+Ty&%wj5NJ;bv@ZnO8v^YQ$^6jRBLeLcf%b|(`$eEVBhbDPXzvKL ze+1e?0_`J#_L4yRNuWI?(7qCAZwa)&1lnT)?K6S)nn3$apgkwhz7uHg3AFzN+Jge^ zLxJ|9K>JakJt@$>6liY>v_A#fqXO+yf%d9E`&FPlE6~0bXzvQNe+AmZ0_|gg_Od|x zS)e^F(7qOEZws`)1=`~R?Q?J~!Ju%R} z7-(+{v_A&gBLnS|f%eKk`(>a#Gtj;nXzvWPe+Jq^1MQ=M_R>K6X`nqd(7qaIZw<7+ z2HIl-?X!XQ+CcklpglLxz8h%o4YdCT+Jgh_!-4kVK>Kl^Jvq?69B6M2v_A*hqXX^J zf%fV^`*ol_JJ7xzXzvcRe+Syb1MTC1_VPgcd7wQ#(7qmMZx6J;2ioHU?el^5`at`A zpglj(z8`4s548UW+5-gb1A_JfLHmKAJwedEAZTw8v_A;iBLwXeg7ykQ`-PxAL(sk< zXzviTe+b$`1nnb&_7Xw+iJ(12(7qyQZxOV=2-;%=?K6V*8bSMwpgl*>z9VSw5w!mZ z+Jgk`LxT1qLHm)QJxS2MBxr9Ev_A>jqXg|!g7zvw`<0+QOVGY0XzvoVe+k;d1npyj z_A){HnV>yQ(7q;UZxgh?3EJZX?Q??mIzjuLpgm8S{~P7`=+41Q_%h?Xb%;%j|$pL1?{JT_EbUp zs-V49(EciDj}^4f3fgN0?YDyVTtWM;puJbn{wrt?7PJow+KUD4$Ku87jXhb=zAR{O z7PLPL+M@;S(}MPDLHo6!JzLPeEoko+w0{fQ!v*c*g7$Jj`?;V!UC_QRXm1y^zYE&q z1?}^K_Ig44y`Vi`(7rEd?-#WH3)%w)?E{1MfhO+9L+-6NC1O zLHos^J!8_LV_<%b@*b&>k~rpBc2*4BBr7 z?Ky+?on`%foZ5Q^?LUL|ph5f4puK3&el%!L8niDB+M5RLPlNWTLHpF8y=u^YHE7Qo zv~LaCy9VuFgZ8jN``DnpY|wr-XipoouMOJU2JLTy_P9a&+@QT~(0(^)&l|Mw4chw# z?SF&zz(M=qpuKR=emH1P9JDVE+8YP$kAwEeLHp#Oy>ifgIcU!uv~LdDI|uEbgZ9ut z`{}YZAwS)HCL3{3?eRt5_J81tMvlW$A0M=r58BTM z?dgN|^+9|4!cR2z_d$F7pnZPOUO#BRAGGHW+V==)VN?X9D^+ z0sWnT{!c)ED4>57&|eDZKLzxs0{T}0{jGrhS3rL(pnn$7Ukm8J1@z|v`gZ~Sy@38- zKz}fxe;CkT4Cp@w^d|%QmjV6Ffc|Gde>9+f8qi-2=)VT^X9N1T0sY;8{%=5kIG}$V z&|ePdKL_-u1Nzqi{q2DMcR+tUpno3FUk~WN2lVFy`u73-{eb>|Kz~4>e<09b5a>S$ z^d|)R7Xtkaf&Pa;e?*{vBG6wE=)VZ`X9W5;0{tC<{*OR^NT7ct&|ebhKMC}w1o~G3 z{Vjq1mq33^pnoRNUlZuR3H0X#`ga2TJ%Rq8Kz~r6e<;vj6zD$+^d|-SmjeAwf&QmJ ze^j7t7* zp9}QYh1I7XqW-%;e_o(}FVNo?=>H4!2L}2F1O0`8{=-0jVz|upF9!M>1O1PI{>VW8 zWT3w?(0>`|&kXc$2KqY#{hxvU&_MrapuaTGe;U5)Vf?9q{?$N#YoPx%&>tJUg`odJ(4Qgb-w^b72>L%1 z`8VSa5%iA;`b)%j8ODDi=uZ*!uL$~E1pP09{un|3jG(_p(0?Q7&k^+R2>N>j{Xc^K zAVL3-pub4ae=5CFsu*^lu6Jy9E7Tg8nc;|Cpe^ zOwfNO7P|g4LI0YdzfHX2`ricoaf1FiL4Tc~|4z`KC+Oc3^!Ew+{{;Pkg8o54f1#lN zP|%+!=wDQx8=chODCmC_^hXN%Ck6eLg8oZEf2OjIZ~U8r{!T&vr=UMn&_62ZFBSBk z3i?w8{i}lhRzd%(pg&g7KP%|374+W<`f~;SyMq2+LI1CyKUmN|Ea)#5^dAfQlLh_D zg8pVf|FfV!TF^f&=&u&^Ukm!P1^wHC{%%44w=z#M{&0mqYW(AZ{&GS8xu8E?(7!I| zZx{5x3;N>){qutUdO`oapg&*Gzc1+T7xe!N`U3|21B3p8LI1&^KVi_nFz9a>^gj&x zBL@8wgZ_#^|HYs`W6-}b=FV2K^(0{*poe$)G=F(7!V1ZyEHz4EkdR{WF99 znnC}~pg(7s7a0G}pucC(|1;y()wTypo&|f&{KOFQY4*C}d{f&eE$3cJOpnr1EUpeT%9Q0=n`Zovt zoujAg{~Yv(4*Ew2{iTEc(?NggpnrAH-#X}j9rVWz`ez6IwS)fKL4WR`e|ON|JLvx% z^al_6hX?(|gZ|?|fAXMzdC=cH=zkvcM-Td^2mRH9{_8=1_Mm@z(BD1!Y`3EwzdnF( z*4WV-1b;E^uI()kD02$xCToWY2iTHi(1$Y zW=Whc7?_~d2LjES77T2Y$P_zJV+SQVwU1C%>PiX5Q!^ykn0l)GZ%92LG3!$ysi&p} zB)rZ_yIzRED*FXVPwTAVE%qZ44hFhNdN8nC!s%TCX9j;EWX88b1)72y>C3e;&XTym zmf%)H`Z7LJ@@$g+j1;ZyoM1>|eYt^*?OOKS;6OtLGZrg(9;?dCxLwKfNoHk0PBrk; zptix6n{A~XuE|@2hY6kDBaoRMmh_BYYo@I9Yb8xv^R(vaknT1vkWnIe1KH_r<5Dw1 zn%a?MTE=CX+KFX@8QSlG&gpJjGc)d2vJ1)Vj9Sgy)g089+eLasJ0q=^#&%1;S0ETD zk+!t6kCm{!Dr7E#RAHT~f3n%%N^)kIWuFw9A)$~&wZBUOc3nu%M)n9U5DfJ*I7R5Bmd24D1M+)3kf) z8T8a%@2P!l{-jt(dq7s_cK)p1S#wggDcPxVmGZ21?GBen8Pwe@f7bYR6WUGfEOjwH zD2ET&?b=CviY@V}gCtWw}BEb{hL&^#P(?0q{%!-n{yna6)R-7tvOy3G`GZacWw-P5htIC7Tv5MdW!>`F>J^I{YFDnPw-%3IxTE+XlXCGO9^pqJ#2uvw0J*L!JRNGKmeR6eOeRXVE<RKL**P!; z8&=o19R8YHP`|m6Z+F>J|01OIK7^g%;OT*0D*k z%Eb*U>k{oLG3}A299_MlWNo3fY~_ljp+q@-=hxS)tZQf+&YdutP=@E0LPnj{B-RxD; zdaBxFujfh=U1v_~`{(w9H_hGJ9|!XzX+%T+iS#4!~ ztz5NXOP27yA68%O-v1I;RoPIPpslj-KE{B z{n2)`y7y#a5Lsq?nK5UsV&ax4n=@(Bl(I68A+4)UhQAK#Vl&Lmc$hSP;iTzhQ_I}{ z^0MlN)vL=!NhVhfjW|kjayJ%tA%GGs?s}~+IX_6^y4wY!632mO6L!FB?UP#7PgO#r%!^&S&UvK5hK+V_4 z{O=8YNn5EIC5w0A4vr~t%U4w|TD?@BWJ^{`)h1lIXpxNXAStM+>4$Fa9$(f6p#ugo@z z=z;r+wyb^8wPL>z&vA8->uFo0o5u(B3&|()~hJcqf&VwoJmw z?OQ1An<jKFqUuKC-^XT@u>|R*u$0VPQU2oI& z>Gp~2$>))m)Gys6%{vc0r=(_EpGtlHqyuw8HvesXVae6`$MmA>*lu(rn|HzO2{w0HC#}y!MU<`lKv_d^fpuP_g-5v zW6Nu>@~V>N8{P}7;0hddjBZuVv*t$;xwWzvuOMY#KlCt2{rx{Vk1%eM&q{;FD3q* zcn5JWQJ*=Q|8e3z;;Y2Bi0>0WBI-S^<-Q^MpT^Ci9?|2CA&w_bCLT#N<4W=^AiapVglLw4CH*AQrxN4DGl}}{)#F`2+(|U!P2z7P zeH-yk;$y@oiO&;%OMH*`A@MWfmqdLK=y7#LSW#XH2D6Fs$~JUwqPah14bSU8sm3i& zEMz{pG?q^uMf$AOdJ~TnU3^$MJTzid!ML%7BS()J8wwSKbaVel6cmgZGbSYIV@A0# z6&djekdt zpR$6ZtP9dEJS->mvOsuP&(45@*D`gR41{5yi9(tB7# zs`ot~J3D4wGN`6Q&1tczv7(#m7X;M=z(OCZ_r^V81igKDvoSoyQEr!c5L3_+Z8hBePryR zwf0c!+2;L6#{9JzJEz6AH9c3OXTPz=-sEmR@#ouF>A=8eMiO?#@cPYF_x7xCpM&JY|T$9^;sM|uQueA@!svv*sA=k7ZsXNdIBwpjm~sWBauw&^7uFPmdMawbl;&G;Ev zv#6$LPRiEooLw<@V;>{5*U3RhvR771_7CH=t*H1(X|ev=vq{zXuDYi}De7`#Q?2T!L2ZNb z)>5Wx;jO_B1k#kZ_KmjYL9HSy{brNNozDty&23yDsBZ}2t+}m94eASAcxx`17CcnT zc4FCJP-pAHTib7{$_)0?vRz1K2YYC0S94J1t)&LEGg5TIEWEXK5>B^Ym+I~7BxqSN z^DpE`DV8xwDEs>T51Bxso@? zpMATQJxmhX-)rH?>B|YqY96w5l_eyfH!MNT~gr5^w)fQ#UE8?{t^^wUAbp zeWcc%DzC`D3Ejc;Oq#9PJD6?>+Im7AOrNB?@uovE+_345c5c}8MW)H0ZB9PRaEG(a znKNuoyMxJ}ZO)ltbHdqfesi`An^R@joJmKwtT_!gEEoDLX}Vn{CnDb^^4~)yY<9U! z96Ac;v|0nRB*wk!OZH2qhm4U3A9g@fb!yxkU$r$pzGN})dbkPaFt<;J;bZsZz?Tp*D%k|KNP15YDatK4GM zlHAiL6{iMPX;4Q+FYPJa-jaQ;w9RmA&H4XSDAOZ*G@yO-wg$AS?D?jXrf7n8(y0=#`q;mce|xBH z>k0SWFGSy~^e+*TEERG(_6Xb7Gi^;s3h7;F9b%s>=V}+(c2bI|>upW`=h@cD4C+*m zL7kS&pboZWP^Txjz3mRoblKAvx$Nl-GN6@NEGN@0iIm>R6sEBTf5YrlRB^6d{a{HrxB(JUD`>kT#-?vyLr5B zt-pH`6TF9)AcM-~arerXO52=XZ&RyYa8sQG`Xm}HT@f}c`o1pX`;fLN<`T&e6ZAOY znQpj?qI{BQe4e7dDE!uj$0XRg4V0iPXDVpA&)TMM@WeJqLc$7H(6_(eI>~OLn~sMR!{zAP*kR zs&JL;(n&`vUh76Hzy#+j+;4(26`nJ}`3k==!I=v0o8Vl9&t>;n4T*z=g`Q@T=P0No zi{DxuXx2bq*@eL`(Pq=$akG{wNRqZ|vZC8jrAZw%*%Xn#QrYL4+%pyCo8T-3Jt5mf zNWiid%I-E_^O@~B`Pc7l84n8XQFK~iHXUITWtUN5rRD~kHSD%;w!(JVGc{?0mD*pP z);Y}@bAjybHCAI*S^bN0nlv=RZ7Y{ZvuTHx$eyOP z$pMT6h1;xI3R*f-Wj99UNrwKcPcKVStQ=iq+@mDtl}NMcQ7UBDJ5W(iEmgv)xq-xK z%J|V!8*i@D27@|^WtiTriymfcz5K^%>|yhpjjkqP{3@OtXD}Jqu5_|xnXANK+*8gOk;LS^RJOz@=r{T(+@IfnS$FT z$9bvR?i$(6<4=p1NR@`rfG&?ppD1XrnfT$TAu|6f0j15?`Ii<`!`Fv+3uBpeN@URD10EhoZ*p*Zu$8Ny4EH+6x@+L zUqNf_pf}Cu0k`7xq>A-~*U8?tZ}hAtN-^^&)qvKK^e9d4WzBoIBx{c=PBU4{6tq-t6g1s^1hgj0%gkh$r4W)`ufAs9$FSmWWS84W{u5g#3CZwP zaE~x2`3P;N7TrwVG6l^fM>sk;bL%ui61^M-^|+E-qs=y1{$sMs`6#S1!37F+Zmhy% zZmj&9ZLa+51(Y%hnkrS!R(#S#A1D82(;i4Vm#2j^!&C!$Yb6a+&HAwHdMa9r_N;~l z%vK=(g|bTzDKwd2Vmyu)GGe026nK_;a%Sry|86_XRnvHpid4`>`(=*OtO2)4iRWw% z(`7(<=OzPkeX};t&8j_Nw!`FK$CHi*Z_^i`Zs!u;a!K=FBmc`}*C%d+?0Q@47*F2* ztMb`$FrO8Y68~F-82?rI#b4NV!@wOmhxWxiT+O0dJpJ5;D`Zz`$vz+ zeQA5&{<(c}Pd}{xm0O19#s=l|%bo5&rolfte{=u71xx$;(nMs@qBP_?BAI@qN`Q((#U+7zcvz!-{Qpq+9R2$pw5r&Z64j0p!A23%5<%6y4Mj!mVFsc8+(wwrkEBz~%Lq6c#Z4}W1cee9CBhRU< z4sY}3S32X8W#z=Sb)fq(sqNN0x(8*SE_?EMtQW$Ykx5cwzBX0D$@K*fwXCfYr}b$c zc=c6DIJv%{-<_*UwAnPDZWXd8*SAyZ(^;R^r|t6U+a%$n)3ZL1`cCyaJt?hG!pZgN z&2YC=qV;9S?$vjGQW*(aOC|Bjqyu=tD-OyRl$-ckt%#eK?^2#HfUtdPX%d32E7tM5Sxdu1eOy(;xh)Brax4MHc^ z*Ch2-NSxN!QFgDs7bNVJk)YMLyYP6tL7bGfPr}Ldy({(gkT|VR7QYkq?U%6Dr{5*I z750?R4!L&TrfItWiRk4E_HpHc4$k+fL`d;fUi@0gH^L(Xy|(LOsTbDdnvIX^+ z$@T3UU|IJ`oVR)Pd9;Vg@&69_P;E===Jkpjqw=6_)01vE$)fU{ZPWFRZQZ^v-zhgw z()Q2DcP15=<99V#|!Okn*U^v5LEi&gJ`|awZ6Ax@1##WGkxT|Eg@Q3US6r{8|6#t zS1+;>L}gV~E3tgFtLt^pYdN_(x9)?druvrt(K)MTIC%Q5aRGzXU$M^cBhP195X}&e2n@Dd}l;dAP`dURPZ~8~_-$`2UNT1wRdT06MA*IhL z#jZr@3L`Ttj~63*s{N$tBZ)=CDa50Rvxp}UtBEHPPa!rE&mis~?j&AK)a#(f-AjCs z_&8Coho-+s{G4b+g(SX<^sA=l5(|mN#F@l$;!5J_#2v(|h$@7k_1#Z=hWIM+L!#g3 z<})ivlE1ssDe`_G9-=5O_`%FKl5`R264FPIo<-Wo2upnxq^p@;Pu#-z^GWX{ZDfO` z+|Nnh#PmB!?A^kVfw!ED5yiye3O8{ zNslHyiFgcAMb)&PrNnxo8gkJ1bBGrcuO{9?+)I3v_&o77;-83L67@wZ%RM5h=3-D$ z+S`kGh@u>KFzI~KMWiF7k03o$QR88dMchifP*KWVPWtD>J;Zy6 z4-%gszCio~@onOViqf8R8H6OSj#?cGK;+C0Ccj%>!uBhIADqt##@aS&0aX(nFZ z$9g|bCLT$gN7U!8rY|NgC9Wbi5H}J}CtgI<_mh^tl6VdAE~0s!N&17NA0fU(e1-TH z@m=Cyh<_!j44ob)jcBA1gx2?u#(Og6hmamf96}sP97{CpD=DW8KP|7kE5#Ya6Nrn5 zYRW^?mlIbL*Ah1p&GS_9okRMk#EXc#i25z1^<6`}iMWS&7jZ99r35v|B7hqb4zGlcvfsr>`3fE%pt1Wq2?FO~ImCs;3gS}Y zPl)DuFZtJ!-bg&1cnNvlv7TsT`X#=R^d{mK;(5dih&ze55$_~A z#0Q9v6Q3f!Kzxb#8u3ly`@}yJRd!d~+kx1P*o)YYIDnW>EF`MPua=)eoKBoYoKHNS zSVgQMs-&=%Ur*djJd3CT#G1Z~cqQ=~qRJI(`n|*lh`%B}N!&+N@ng;ZCh>jZpNXFl zza*+&o#sy^s?@U5J&7S=9&spfII)NrCQc$AK~za&owprFTtr+#TtTcOt|K-QRW@16 z?;!3XUQSezWlg_>xR-bz@loOv#OH~>CB993pZGEHGvYTyUFg!|s6e!0H)0=RKjL8G zFrvy$YyL^Zqlm{4Rg7BG7ZXn;t{|=^t|e|Ho=#NhYb}2<@p9r-#2bjeAgYkI=6`_r z81YHsi^P|SD$A|;KOlZe{DP<=-kP3C>`d%VRLO5mA3_{K98FY7a7~{|oJpKbTtF-* z))1EwRe)T}$BAbW&nE65UQCq7g3%pqGe4K{9@2QJM>ie+^13l7m*1e7*Gs%9C)kDY zAw_xi<`D-m-mFhZz5=DC-ciJ1oaddYDCuTiDCwp?S#b8g7ba?cp(iU!zGbA%d|&eG zqE*%6hEe4wjU4fh=vs~)H@YxnwjbBE?9xdNCR0#tvn7m&p0c|5(JzmQ#bWp0(G)wa zCM~B+j=yR1p6r}0u`i8Y;e@9CIiVc8pK6N@pB8C~#cuAguIXmW9>4vz?N-U;DU$<* zxj8*+0ukRM^J{`5Yb!1)`P;MOn`9Y8a@d92ttqh&=lyYJVC0UHFP|-{?Uz$xbjl_) zO%%Pe*6;$$*UzPjMYpmfc2st5MNw0~KEXnJP~UyNqK&t0w1Nep9$jmKg@5W5eBd;x zEz%UKSy%Hw_vgDCowmqS>!A+qCf$5n@L_A%$ItrrWEx$_j~siz`|sQz6Sij5%q`5h z2aH;heXLB@T1-USKi@S%`+93X`R&yHO62QbPRzsvbyDp2r97r{+&((t8(6LhzO*{M z`hzrP>`59ENcl|54bbSK%_b(TR0*>zHT^=338v`UlRucYRDham{y^Fk%~mK?`3Db{ z1fMQc_=il;U^_|jkD0AOU2gFgFVWyf8Z23(!Cjhn`q>hcie_rOZS=MLu60O%AfVHJ zq4aAZMW^h6xc!`DPtniW!0Gn80;z#+a-7t_qY_Tb4jdD_S;(M%w*_VeHBz0b{$NZ~X9sl+R4hpbzmr^nIif?TWH7izQ|Gd(%-|VX^RXnetdu6r zJuf(3qEiF+$$vUqaz`*j4&%1u&O}ShvFazmy_v$=AVt5|)t(_9Up0q z6(oJZm$a^x<}~!2O&6>Z1r@h{^;0Ks63NV9H!WLdDi!rXw;lEA{Uwvzj%KMWHJ}$c zWxF=HA^k>)X=ksO9QH(sab-Cb?GxoOs%9~ZHK5IIf4k(hOZ3nymAqdIO;Yk&A+tm= zZ;D<$?avNxXx5mfEtWm|Zq0gxl3A5q;!$pOPOVl@RCoKWJi*8flZUw$p0+W z;_A3bQuMQBMw^tiree9xI&WpgiBfiko23}3GZEZzYJ-eho z?GedSC9#2S?QC0{;wIlJ32umaR5>-^Pq*z?G>`d9R3=A!LyxEzv70?ZiU#`kw(X8D6@q&E`mI&*W({2D z5_Yo&^sSX9wpT9jjmT-%WBginkpx!IcZo;{+sztqTR%se@Ro^}+BD#v^Bf78t%v;g zl3mVO!7Vkv^(^O`T=M5N*S6+qtEb6s1k5#{%@;Xe?<^!sg~Zgz9uyWi+Hchdn>FB`YFX>4 z&aRMH_f*AH6#u3Fsj4HnV2?zeQR)@e%N^ zSbKfQvXATQ@00Ie9P;-G`Kv?z-l2#;bBTYCeXr#U*aP+NaQ&O;PY){|uYWT}AAh31 zL&M14{nb)z?tnFs-Wu)iWwO+2xR3rt6QR69{|WQtd&#!-17@+x2PA}+V#)|GL7;V$yeMLyhGL4=2Wqkr`f9Cf0%;{Db=-0YZ~e;>3bPL34vtoW;00jn*6wQvKfL#Dp?w(Ls83{8$io{ zPvH3Pi!LWUC=ypXxd{oeWI2wxGm^xUMb^2V!t9IPkhN;+3Nno7@bUjDw(?0O( z)5(fgMuOHLNmO38w|T*8iSWXjwjfP-b@IXHZC+ZXL?j>g3z_Tgmwb9$jrWe*AYreJ z1g$+8mKD+fH!p3K(8=|^Bp<@r5~uZvcyFSeGDQ=A~_xh~)a-O{!1C zCKB~sB4MwL*0EpeQ(n5ac|l#`O0MqC02%vqk)QYf^~{AUK$l;V4chOhZUs* z^(rY3LvA(8mnDlPM5)5iJryN!fTG;|Ll{4n7$#07&LqwuE+Q@^>N8D`vzB-!@f_k# zqJ9f&zMF~q?X9#!e2n-!@m1n`#LtP}5(9E!wY;vID;k+4L1Q0N(8z2GPG));(a0W2 z{7IxY5{*oe#9vPO7sRKDe;|H9{F>NJZg@TZP~v#vRN_41QsT+PGl*9ZA0$3Y+)w-q z(a7G&aoWp+LytF@sQ!SIjws4Iv6whTQJ&w*4pCgFDEXF<{t4;Tq>b#2nr|E9 z)wq_@H z2F-Yudh|Zk`t+Hqm_y7X4k8v2&3Kl4lSu1aLd(q{>I#q23yBp(UGdiVdg3~w-gg>* z25}2<2k~O!wZt2Uw-SFzY$4uH{5A1u;va~w6U}`f$NiA>XT&dwJ{^yeo=WUM>`V+1 z^N2%NBofZDe(*9!Loa5+D+TliP)3ahj_5;-ZaL~AkHCr zvUQ}TH+?6C$slc(mRNr%--dsJ(<1hNgph`_bB6^AbK)D6S1 zeH)K!@)Zo(7#Qh`SciS~?1Vm{oWiE!*p%2MB^AYi(V4lolvEY(DA`>cn6#iIw`9h? zNwEo&E=`;E?95=Xb#6?iF#RUS-kN8R_(u5cO(kEvR1uqGO^&_ZzXeuF%(V(zA~ijK!ic5?*}HGE$4%JSk~5^q9`}5&-M8g#42<@T zvIc+t?8v6^IaXfB@<3iexjmtH(&L>wZuAveLqAR8yIZ*vV-Fl>kN>jNH_{sN#k2Rn zBa7g1{T7p9BU`}UBG=8XlE0HpMB6{#u|g+!@MZ{TmnV4e=4EKKE(Xk#cwxssq{GpS zwSgy^m^AZ3&(%>hcD=>~Qf|>I{-}RN=bM8(vcDNFDu(OsA23|0cfi)T#3>+bl za<@bU*4d8=q2@9Fa3`%04oy@MK=;KAo4c<{AayibA$zfq1E z=u7r}ND2>ru_pI7Ja{?$RY6e=w}R&IKT90m9N-$0 zq)cdYfNRNz4+hWC*8JQ%fSgc@L>P`WdGLA`DI>L2*BNfTaK2wk;=%te_%2WL_nPPT z2_AfzR{TnW2e0}dfj=;FF!)PNeU)dO8Pqpj;5Cxj!KXBJ{}1xuhiN^pdp!7E2_F2V z>0Wp1TRLzVNuRM-9JoBegEzg=+?EG_MS=$}MXkV<2_C#@$5lVfga1ggUQHgnK9TLH zoP-D@nSUWy$m36W@DnwlQ<(O@&|JmJ=xyb}8 z;0;UuQ6XJEykW_!7?aC~H>BQl9Tsa@L%t^=!-qdo`S2=Ao!wWCpfbl_3L)+zeW%F( zO!>F6he*n0lA@B(UW)MHz2uuD`2k5PWbzuxG|Lp!dqc&BOWUNZH5IRsx9}sZSSvN9 z>_V+nl4Q6wNFl?A?`)5d)&`ytKD@Ry(+Y|ITYPoviJ zo*1CtuX)U0qB1$6YQPvid{=vt4yMk+hyTH&{lCbEKgiSOKgEalIPA)L|9hS`+cMZS zXBU_CE)ol^{y)`~rrD&&<*o63)_W&6K1We+49PRd6yTqh7uLIiJ_3X@tdJ$U%X-(4 zmXn0!V)E@QQL_|QnczGHeT7J@!sTwP!c`_XTfsfVyyQd7YSu$!n?uY}(1)jRr4`%* z&y<3Rt&fC+^Q_=jc5HHGrKU2sn7$p&Rv`a}%PuTkg^99@AuPLD1G8n9c!fz*ko-Em&@=XnI7hPv_RB8AK;doKWqA0SHQ-+0*$RJ_UF1&`1SLzIuUP}`g)eRG zsAF{yyB&3k5i)Q)N(W`C$U7u=jJD%dQ(xJB0rzNSdWi327ekfu?`}B)J`)Turu9AN zMd%T{O+|5kgNvhj^5zyJ*yUVncL zEfmvbiovz1ze)AC%NMDDP7VH3!v6G-|CD@xyO1XO)AJQfd65>-@NoSr8JUziUBgCZ zU`C<;=J>n;Bl;A|r=4xPf&o7)641(=Pw;D%$8MHD+e#RW7;R#?W-3&I!7l}jL9y1l zw2FV7(SOp2(ZaKB<7oCDV)rM$Nn4rm(p-<->zXt(jW?}!S+%Y9v$XBs7YFz;0e~Ol z9hF=y8S=i zuvl;DBYh+5!i;XCTuA)8uk-&Id4c4qfj5CTOj?qjXpLn(+(R{9T)wmB(LE@;uJI?$ zEUbA#h!k>S^U@|sOmcl6NPYX{B)dzz_JLPlnS{ME611u$abQw}7py)g-`Q!R+b5rk z-sa`2l!)Zxwn)ccAqUgrYP@&c1_^s*Bxo%cmTE`?+`KfMOefd3FyyYQYJE~9QQuh- z_R2`mI!_X_HNeeF+bnc)eak|v^|hBYuYH$D*efGJ>oTcNb?Uv%3tlJ@$@Q%d{bTY1 zHFB_jL|!1;@%#L9J@!4aOZRK{m~D^b8{rXxUi+R(3TyIPlCMYu-1K~PdtCP9^Ef@! z+Am!s&FdE_uE$Mm`YHRn1l4+6J-&BOY4U#gINd0bG7SGqd4USaP^AU9dFSEL9wx{C z-;x&yB@W{Cl6&<36nOz{zCLSIJ|NfYI6=KH3J#(VKZri+AUa7tz)Zhf7p-k33`!(s zI!d%oZkdYpJVaT{?b@jq1#;2{|!dVbFlUnhP<{NEx6aD_bBl+SN$Bng7_LyFQrPm%sT zalfLxd%q&~l*fe9BZ+0iQx&CrGttV6DJXMuAu2Nh`I=-^g?0<@xLn%u$AR5Anqob@h|mXOZo=ltwc{g;6Bn15r0j5 zn)o8|W#YR;U6IlD|CRVRqFJ7icu!6sQ^&2)y7Z%{90WxpHzVlT_{nGdSmFd?2{A^T zPMk$No>)n&Auc2ScWwP#&T>}~uP3T*qqh4F;@w2EoFwr&AJKGWdMLh1{3Fqm6ZnMm z=frP`o}55XUesDXlh~Qqo!FPypJ?QPB>!;IMZ_?15>YvYTCZyKD$XV@AeIxC5Iwm9 zWi)F3^~5IPxx_1oKO=%@2}zY#@#QkoYN4S)dxPyg9`bVivIz zu_w`}QcJ!((ngV5=nYi_?Pg*{CDIT zMvN>f8f!}YxI9CSDn!dA8m0g8rPNQnpJe~icT-+dN#*2?{!2IZ_ivnBVOMUqc9aa* z*X!kt{X5w^O0xHD?7v;G*Rvg`S$Uf(I!=4ABA8?K@0nxgs#bo*ZP`wHlaeVZAHTD4 zXv(wg44onLd+!{`d*>ZlVw93Wpb?mT^QeB+GO@mX(8kKeJaU%X=8M~&mg-`jZXxOn4%W224N?fh!P7vJvL@W|PV zHuNazup#fzyVlQ)9Jjup>5EghwA+5_F;5IU^=D7qx$dRxl65PZA6wgL{j{}L-T3I5 z!6PTGd9C{$rwl94J>}Z0^G|Mf*r%(HcIK=;{ju8`zAkImFmOqE{m)Zwshc|PtCLcK z#U~wDvw77SJ04issr>5|)7~st@ztS=mgkKA>9S`#-TjlQ$6q;dTIIL3p*MTh-gsvROzpU!XE+;Ln{pzGe%et(rd}diq#qI4+C_mnwdBWJz!;gP5 zWAMUfMrSYR^y**dpPTiy1jyZGlrhK?--=uxT>q>Ud>sP$< zgI`4tYgcplZyrdC4DNf)gy)7$9KYkcmx^MSuN?bwufUj@n=bl46kK^YR9_fwAyP@D zl%=$%O^8&MY$b|TWl2Jmq_WI%w}bX9DYPI8X_qA>OGqfP3^T@zWyWBbVa6DY8D{zY z`s@4W-sd^bx!<|p`@P@$p54`~O(xz>MMf9uY<8`_^mnIp-{~FKT)MW+&cCqL`NqJO zi5G#Jzd8(UJc|$9@Y!Zy-OIuYYjwK1)~v2~TU{92tUGFaNN2pEd=)3aWTo=5w=3>2 zbe89L#xJ9+n7!2TWvE8L-9GilohKKWeym55RX0^C<3E7pn>U_n`-&UnK!&86+R*9m4qX0`&z9<9(3Xps} zS5e!m09y0kDvow5KuYB+#hnfX&?BTOuC*z^OT%Qv{3Zq1Fc_~m^;-enq~B8<|EU1m z-J%upQU%Ccgebg<6u`75LJ^#+042yZ#r8J}V7>dYB0WO^YKDCkRZkVbIm=6t^zi?@ z_Ha|Ix~l+ZmmX8NVhX_cb68;(p#XtVc8bO;3NUJJsrZ-w1c8}CPL`N*|X2}8EHYN|H$bnkSu>5D9`VZ7o^F7 z>*ZE?d7K=u^#96l3bYUBeU|G$?|A)k9*4qhJmE^l>_12aW|{DhSp{Qde-eshN$ z_=n`kFY3yHY~xG0SWOO|bU&9{NMvAFa-!U5PzD-~#L1~-837 zz#^iH{QN>0DBR^Je<_jzk0Bd*B2xw?%&V zwiJBC*2(j){{Ot0uDt%V6wK!@mnT_DLGkOw^2Hma;PSco^8E{?KzI3E`Ks|5(EL{_ zdqbN6w{D4K?1~w%&q5%hzMcVN;~W_wW(K_b&?jrSJ_G#xx@AqLXTWM5s_f>z8PM6< zBIB%{0nZ=Q%Vy1;0cUN0$?DkCVC8hV>_GiApyz*+1$~+Z>6i0m4hhr1ckKt+zkiuA%4^<4Rcb=53`YHw) z>?1PeBr!nJ56Uuch=G^e0hz!>3@p|6$ws${!J1kVS%#_@C}BHfvj(OB*L1UNS=AJ1 z<>|}X)22Y#Yi*emVG6uCrzyLBatb6ZSC<{!IR$Pus>qsDr$G4a*)o+r5eT%LkqXL0 zz-w|s8uLU1PJH4^sn?i^bdMs)5S`o0JbV_?AlfXKTA{`_BA03*d1@9(- zjqJB{W7H&YDEcXNJUa=FTrHF88BT&z8^203l_!CB_h%`sa{>eR*VAv>{-(6zoTGpiDZWRd=%Ub z9iQn97zG_$c{BG+M!~i|_DrvW4&2=@Bzm z4Tgb3;$tez?ow1y$T*(0hjXg7jt|6fFXV(lfV+d46ZJn9+9Rip4ZJ4RqI0Q7u z^=52_2Eoq{S~DT<2SK?1l9?mHgJ6r^f|<@8gMdjhE;a z$A0i_QSJ1{pnmYEwqpAJmVOWdzE7`U_W@V)!s*jleZXYwS ze7ar41f;DY)A@N!K<^8jwhUr|!L$q0(0V4AI_)`qxr+hR7N4G0O=f_#zg?!?k21ji zD933JWd?BHXFI*9yazzz`=@V&_kfI#rqg$}^?=_O4X2N?y1~S1gXv$-y21L6b<-m* z-Qdh4-RWATZV>OZV)}SV7x+C_V><3y7noN*e;V4*1srj6r&rQCLA;?%5*XJBs6!%2 zpiL*(kSUO?nxumWPp$-cO9%Cu{gQ{Cbg-_eTXIUB4zRmaNqr>^^c)~bgrPKGJ6$iS z-#`QJ3V%sXws(N#SAR(2?{@rO=Zhtfc?Xzcy&KzLhH^@RfTJ_5<0F9m$LNR<50pa7RO zVUmMC$bi=oEQ!2A1__S?Bta|5V9yaB$-J62z*6>*oV?Kn9#x!_9M@|D_Qa!-S$|r= zjPW6fPk1Z%HgZ4`x~3K2a`s6~>q%gr&u+=va1xlKy;IV-ngp8KHcPU8w}AAxwUTY2 zEgJ!=1ss{ZTypeRGcYJsmkb3r1GNZMiOKS2AlNxaVpQG)=tDDNhJO?IlQ}8= zhj&Z8M#Zj$ji6u!N4&(N5#+Y8#5ZUCA0Kpy-{kxS1@`S?^vGXODsL9g6*hq1#ec;6 zpEdwmXtj8~MFSY!UM?z&(c}Vvf}> zFsX15zw53BmrAU~I!HBOgzptwYF7hKLlg0m;-8?4vt9h;^iSZMy-EC6SOrGB^~GNv zRsndGw)p7wDxg7LCVuj}61?srP0Tz=}9A z6-4?01Sb5c&MQB_8~)&wO!)`!d)GVFl2H!U`*%*A-dheht0_}4t!3Z~t!XOsN*TD7 z^m|H8sSLQg{+v3QRtiki%BEa)mx84=MN`uaB|ro|Po42A0nB~xrY=r@2ThZiQyU+B z2S4-Drk-s64oa^)nJO+X2H!U&OvRim24%hXrxtU*fnRAiryQ_vp!EzowQboqFt8Lq zRsH5GkTqVPT4eDR=-dyQQfVmymiGQr|9YJO#knbssV^Y0b0OG2Vn21=rVwCntfuVR3P7!|`Ba^M0nl7+JSCmX2Z6M0Q+;>xL1og$DOf8X ztUk78>erh*5Vc^{RK=b=z^z?66;$^bxJNIXs&o4c8ZGBdQ3i6sL5V_?9G(kmzeq&N zb8~^y^>NYWN1p(B8&5R7`V;UUWQ)MZk6=2JDf+VaBS`k9i&ASp05ff}$mHY)&_!t! zA&mFn-lIAZ{>po>?`V~1{nR@!rdleBjD81le|-_fFM0=VMCOWIp1u7aN4*tQta}So z#jixYAK!rP!c@^0vp3+|wPexW${g@y+e1;v;T(Vr-V?dCz6OC=(IURbYv6t!5t;X8 zgJU{4k@1ymaP)r=!4PJFV~LkV7Espz-_K9vJUa_qT5wLZ;9e#`>fA(#dM0>!^Oz_- z=@lrpb`phZzXFUIJJD3eOR%8WQnYj9OJEhgN3{HX2Egw!66Nm907WBPMdE^VF#UFe zXu>QVI9yyUdRg)UJXyO^B)5D4c->1xi>lIqbIJlylU*9fbyF4{s7(bcmnkOw98=o;3NX{4vOPi=TAd_ZTEDyEmEi^$~zuq9z|1KLVHI z;7RM;1mNuyF_~eI0NhosP3C1k1fIVxO@^*{2>haaC)v;AL8z72q?%?txHofpvNtXc zWEZG#3ff%TKo$M1u%OufmZ-}gZMd9BH_*7tyc-jd12qPyTBU2SrF+g&j8RB5vQ)g2IW zT0U`7>kb%PDxQdoy$vq4j7<<{-v*;`!xJlTw*cxqFyYU=36{=hO!#}>1i7^x6Pm5j z;P|c93A{rzn6ddg@t`;gd{ER(xNeIAe&rPtH7_E;TKM|}Z*e3TG%uW}jRK%h^l{?Y zI0o)~$(e}t$H0ZqmlH$^3T$_!OlTcM!8U&4MBrBhXn%~GxU>lY8bNm_be_OKeM{5? zrVN8+Y-l1W90F^y!zVoYh``7vd& zu7CqGr19c!L11Y~!}#viL136rGk)RLWzevvV*CL2(*OHbJl^7Z31k%&j4v$;1S#Pk z$Cb4M!84Pb@po7N$Pi|XD_9r7r~K#R^A24EKd&c_SG@NJOvAWw19g9(JbGu`{)Qhg z%8eXfLiPm#SE2ETX1*YEd-!<8vkQPde0BWgv=1=)5IAn)&+*{Z z=YbvP)c7*s4RYVQj9+1#1NxU7$0MxIfz-{m!*Y&N~b|qpFmi1{uGGI;tF?{o&>8gkZ!O9KZNnD7141pEf26SEM?DrR-SY@YrF1<=hd5 zIvxfS0g=M@>5kyWW=NPcaR^Keh6#5$9Rj!CUKOGl2Z7GzKp{Ng07?ul2)7+}02jC( z!q^w~V9AG5!i+IH@aKw)(9gjRJlO6iq&>3*CwVr)*&{Y!L+*Yd&B_MILrjJKj}Cxd zLqp-qK5Ot-utgYWY7Hv$*9o`ZwE|_Kx%S35MlU&;c#0-DA}g zW}v=;I`+lZ4D5^|jh#s_{hzmJ82iw@8)zuijOB0L4dQElj9tQ;faQ0K$4J%2;I(7H z*zjUwV5RnP?3<|i}+mafmo>@5v}L?dym{q9ciqcwJHRqGBA zn{;PPU3UlYb&DJ;y0{(Ku7t)GeclGP(Zj~H#9M)0+SRev16zTXci@=yeFLDQe_`w# zX$#oG@)+B(Y74N;J~j5)XEX2$a2aF0*#vHFaU84TZv;hLo3V4I8^P$u{bR4;4Z!%C z=~#NzdVm=jjvZE656I(N#&V9V1IAz1js4>`QwX|a;qCfh!TuFv1KRrFwrug3>iIQb ze&zhJuFTaSIePAxFIx|6bC3yA4D>*~%9P+{ur3I#7YJ5=)&U#hxPqWDZNPBt7hE#Y z23bpc1S=y}fg2R6fcSMKaC}A*#7=2}EuIa6W9C|5>FOFmEnx*v?)@R)7cU31vx^0F zVojhDSRgoIt_fCb{V0gXF9U|W*8=40QgA#kL!djk1fXHh1y@a$fC95b!Sx#&U`!G# z*!X!d*js)_5Hq3S`OVD?##N#bRr%mEp;_T<#4g{}-csWmq0bV7>7cXCJP-(6uFm_7f=s#Y& z_xz5AnB(uTXEz9oDN;zW+}xjgJjE;PDbhlgDZ3m?^S9>IdlLq^M>VT>pX99{gL zi#`5%VN{dG!HVvBj@GMiu)ZUwM~%&fFrB5YqeuJ)v2#?%QLV>p?0uT;Xi~)hHrv-? zw0fi;^WAJVnzgDQYaB5gH9Odc*%cU!LZK||7k>Tdwe()h#ZqrntDcGV&(RvaKFPpt z{?-_U^%>ZXc(qY;=N^o8QfV|Nq8od)O3ts%=)!^+Q~YOtIx(x)V|?9lI;MMNn15WC zjwu@r@XZ})m_*dWCtdBprph|_x=*OstedU;l|S0CWrzRrYX>Np(c)VErbQIYgHpja z-%ZBiQor+OJle2^3x)g}QLWgrEuZ+$-jJ{Weh&Y7V+;1{%S--@uo>F{r||czY{p*N zB=I*|Hest(=CS;a5xs#`**8RjH2F>`_ZL6>+xx4s~Zzc9KVk>`7bOk1{*uc+u^#j|lw3=UAS&rRn z(BeO1lwr)rOZd9-Qq0a{0sn+iTat0RgrYl4uc^Y|M^ zw;tiu=YGW^RoJ|(4MmtyGlOS2_yyxVq48$V{el&FxA6$83$eSK8hJ1G7GM|owLIul zKIZbZlBawv53|Eccy{+cW3~ss@JzCDv7_p_JaXA5%)k8&Z*%)c>~{Jq-uBTCSV2H4 zuTSLz#@(6BJEH#{+c_1_3p9U+p%wRdCdb}l)VtBVg1|SJZl{wpkD?ipU{+*jDazsGoQSH8qllAU;$ zc4T0bbM`!%O*-~zlNC>T`UUoAbPtboISq>{HsYN{Q!zAZ8}Cs<3Ukf%M8jJcW5<6*KSENk{GUXpqeHd8Md@miCJ z`6P{xv>QIgTF&uC<{Ws09oalM!gNi*$O7ib_45z0z!LgMK}bBNa*I5YgT`S6N1H~R zV`H()TE9oKQev>}y;UP0-#)-*-j|MC`g$Lugcpras_$WCR-Z>ETkc}Hs_#Z>yYFD1 zS~Euub8lnc($YpS(Jibo;K|6vIkzyuu7nZAqMO+2nfoJ7tD>>9H8)2NZHU6sAEG0o zosrm>JAUNfJj->%jgcTb3@hOWjTjz9v0dN&M_#)jSm90Yk*4!7X5(^psonY z#OwwUyV>VF5^f2sd z_NI}0*`e6wYx*PE?{8qC`?N>G@~&fdl{H5uimqXATNaIME)BujQ&mP5R$j#x2hJYJ z{1uG38P5z4|Gt8~l}!w@{{~?yfB3_REtj#-q@iJ9+a-*9o;5s|8i<8#>l&`51z>U! zWq5zrMJ)Aa^RRD^KjsksXLvu;51VnX9;&)W@WOsiEcpAQ;Vpe0SmN!N;mKZitoHcr z;RxngY~E@x{HEs&c7jV7e$eHHef%0atWQ6UExj2$e2IDryX6`%>`Ok0De3wQtCLP( z2}AC~!Hvf;gQAne$e&|aQ`FI6s~T4<%H_~-L8S|JK*wg7R(cd$IJ9p#|LYN~|I6-S zi+pFSK5FMM;e!)a=CWlt@bzJ=RA=3=YK9~Bdq`*4^VuP+w`lpW&!dBw%FV^YS`Qqs zy~pMcM@8FXM7_DgX^+ibCX@H zFjamxx7*$l%POUEsrxK2=ldk?&0YI3gZ<)*S9vh6&~)&fre88e>@Pb8cUa5%w-Ak$by%7uM?= z$ECeD#5Nn<9nYI7{X$(583SIl(*` zdK(Jj5J*z=u(LmBPtgpjqwCH2H^-hCIm2myB`Bx-IOnCe7#)ar=4`Q4xc@aUT8DsSpOEH+1cAUw(rK!iHJ=c@qGb$;*dVaCukI{SgFl{ zocQQo?lR7ytvvK+=^{?;{1MbWPK7fy#6{)avpMuS4w}DfX6Sm(5E?dTa_IZ5LDY`S zA1d@^qib`9hI|eTpo<8sp-R1eRK=-lh&0VYHFVpDlBvDuW`6U~f-g+;NadfQ-3bgd z@^SUh;@}?ir+@j-i$mS$(mmgXy4H1}H|FOLHOc5`Pv`rgunrpPo|`>XU(kW}MWzq6 z#ZpoDmQK`rdV zhMqvp=svBhL&hhX(1YB7p(uk!^g_AMQ1q<7=z|20Av0<{`qS^!P}-+IsOlbTGeecB;8qyn&j^v+NM;4ez|2jw1`%X+MhKX%KY>b?b~KBG!#{ZCMebo zu})W_&TYCwaRwFWiZ?5UhNb1`D5NnYZ7xHpE^0#+nWbpcI;ElA5hW;DBpdWP^c@|l zpBgkBpfBk-n_Gmf}Zg~6z&EeV)?(s}Uu}Z5!>G~w};uG`1u#v~8XRz^L`j zM>gI^O;^tzR2#mF7EMgEk-R&oL&F3+BjPsN|BBDX?Yo605{B4vc{F<5mBrpy9fhvh z)WzO%HxiXfDeT`)0Ohnbvvt+~KhE#}u-B3hbS$cxO;3c;MegNn2R8^c-}Q~{yOM~8 zs^qhc>3FoP=RLb96^E|)n$6~VMWB&!>Fid$a8%;|jD58y6pglc%q~g4@&CTYvP-w|Lo zP1({P-e^dU~I$t@gnk-Jq|#iDiLe2ZPuJY zdq`?*PRD7K{9cJ|_xKb_yD1+y=6n(z^%4(gD4jqx&4dHdWyesb#Ulf6!d=maLjwa~ zy9+u{#Tc01e*|?-r41ZRbw;bg+Xl=|IH8AJ8V6{qhtclMbptyq4xzVZR}Gj&97OkZ zmJEz-bwFnqeHrj(+MylsxdZ=mS!l(jw*$wWY|wAEnFCb0HCmyYHn6zR3Z;sY2c`oo zQANwcfoIwlsQHKc1DwWvXw>bS10#`pQTlmwAk)Mgwcm#ySim+ze`wwq*!;{CJvmD|bpmGx9-Z5TYI&R(*rslXj_*D)fd8=rWiCEAfD74< z_HeBSwyfTUj@0ZOh;1}L)n1tlWFuS9y~vJ%kZqe$;+f3@!?ca)ALF$HI`=l9Th(<2 z`uhDHw9wmG-Tiig<>(7Q?Wd$@qP3o+{#6dkP{p2x{w1SJ zP$$ir{?ca}=xf1`{(st~C5^@XTZR{*@$U-yhZ7f~I(I(y`&cYMOMG+s@AuC~FI&It z_y51B80e<-kDI8VGvdVl-JQy4HzlrrOSBT&QgFAwdCOds{4lEDpm{dR35NSkBW9uM zP7(c++6u&B^R@m2iPEMJdAW_3gi?HiI0i@ah-jN|1&$w|>KuV&n{TtY3dh zgiM@q>i?B8iDa7E_iI~CAim42`Zx3n5#zBv{k=EG5Y1+z{^Oejh{~sJ{b9fPh+53X z{=-2$ME~-de$s*wb^p6Dw2M(yf0{mg3ye=^--RZkxfhU`^HV$kXvK# z`+hZ(kcpP;KF2F9NJL(GADGvSs3tt?yZovV`E>1Z-#m-Ih@We0pIdu9veocTpZoPc z$lS$|eT&t8BRoE_kC0W1aGS#Vk}PVFsobl5ew1oN>tSHuz}26KMTp+1t$m>vhvBq&N))um}j(ati~+RPM$ zuJM&MV)PtYGX9x$rRpi-L3zh|aqJ0F^eu~ZlaYk1PkF)82}wjUk*BNx=_6$K`A4ja z4-ycnO$oAg~+_YxwJ#JP?vo;E<14BD`iU!zE7 z{eD)5&0Eiz`9tEN7CKbvt%c5NQ|W(%ds;YiCL?~I^-9I zyii`kl5lSzRU9>zcj$FQ+^EFDNkR~t0(q}Z5S>?5 zy~Tyzh|!(W-aUKHA?{a-dV@+lk)&gvd;e(`S*GuLITdFSTb-<4Gut!B*I6%m&3>Im zEZ9$aIS!`~azjF|YuyPXGXFvEWyj-))ze$OW`A6f#VFSM?XU|n?n~(9{yBnh9YcFt z4?80hJA-?J{~Sg%mIw5fI65NMGv|9t>kcB(z3#o&4mu#zx|6-sUv`Lf?$KVMtu0cL zbf~wg@&Mup+w|I6StFba`+EtcmdFc7(_SBQ3&hXRuvhwJA7Z(}px4=GFS1p(uGi($ z9%O63Zm*Jo8DiP6qW5a{Zp5!ZqxZoY6C~}qTCYcn5yFX7>h00og*aZ4GnYTyiIlpE znF`e%$bmgV=8NcU2yOKUlRsmC+@8l~j)!kS?D-7l2i_)RMLUhTB48sTEpKC*_N+%H zUpF#U+}0tpE#$^f8j~`A1)@cI!W3be2NeB8MxNfka>OO zH2in30rQ_;bzuE^X7-c_UaGFgYzUZyPl#7Ab138R8)RySud*q;Vq&GmG~ zuT}l1x)xwe;p&qlL3!6S21jAyJ4@=QpT%YT`(=Dh*6Y6hl3t} zW*|y5cro^lF?E#+|Gu2X*hHnk$){g1R1c70oXt~4`rB6c%8o~jAq^57zAA<>Kxl>^ zDc@!!GaKQbV;E!l&|g@khrn3+xgPeZ4`p;O{{uIE4Q8A}>R^|w07e3<2JV08!@xQI zg5wYmhDPpB*!l7)hWD~6Sl7*k;X|l^=h!(imUoxKGDBMiW>W?)(6eBqye@%vsF^XY z%>NGiPZ=^sgTKL_`wbYIT8d!x*7b}fCSTy_3Oz<%asjONNsBR8oCoKmEMd&|_zb(< zTfnF;{RHdalo>{PAK?iJDj_~3-?)%_vBl@fv0!ydiWXtGx)lLJw1vn z*iWsuC;EIQ{7p>nq5pUZuNfrwu=O(FR7z9NYvcvI{nziFm7S?Dso-ai_1+XX=2cnG zs;AFj_k^!KZzrC>79g*OdpsH59rC`1nVSe7IG5e?Ppj;6B)w-aFab{9|Exz`9S<|M zKJF=B69-#q$M%@PF>wC;J3YSb_hEAh=&>`p2UCWKJ=B;x@STpZo;B=Su=DS$Jvs+& z!kdZ%d+MJ@!OP!X=-D~`zl`FUXOF`X3^uxVx<}(R0-qu_$9oA7es^@ig zzVQ)wF)5?_QM40WQ2o4nW2++^^fj?NcZMI686Gbw&%JZckh9X%+7T8 z8koUkgX7%;5xe17J?HMUDr4Avi9@%_A|u#B*}8kvSwq-VV%|NSxdXQ28FxqVw!s0t z+q=v5Y=tu@o4P+nZGm}z^t=D*)Q|tr?#|KN2-g>Ab{Cvm54*on@4k_<7M7=~b`S8^ zz{Lr3x)<$P4d1&h?Ha;#;j56Si%_fm|1t$#Ws6q91b=Q<;VCUR-Mzo-eCl$T?$Xm$ z(Yp-ZX5Z1(ws|R>xVN<{^{NKE*zj-H%0hKGb3<*Hqj(|gq+Qvy-Esk}s!`Ha6Ez?1 zQvTAlv{nVKnfcVURBawyGxnyd?x+$>AAHrd>(LxoxhJ*jD0voqkeuALT1x??)j#aY zc9%i(tL}Gor_Mkz-)?p_bW5Q1xoB7L8Zp$Gjqm#DBZ8i!-st-KY680c_)1p{O9=Vg zzt|;PHwFbnp6^=kHws1J-Mi$OJg6|_WLF$(7@E0ww5w$;7ji#$sH@Ir2x>fK(-oG% zhRz(>-__dP4^7#bcCmH(pilb^yK>!oA)<*v*Vd;D$ZOmBE>ChdbZWg`m-Uh^$WKSB ztK%pgy0>ge*Tx4O(9Z=6x;E9eLz+s;U0t&&5G<83!OOH;kmF);@6)==$C{COY3FPzi) zcKKj}Y4C0Eq>7L3clsQhN zA2x=ePyvZP;!T9k@*3!NF?h(0TSIsK76AnfR?rvsg+a;v-|4s1L!pk|Li(q@*C8Xu zC;9{b5a?Cc8@lepV90>}ithJ42&$u|(!KjGK`14ezGzV(bhzyy{f5~^Xb0&&{lR%Z zXiM`=`k8wdpnZ)fy(8~DAEZQXIng=%e5Ej!>(tc(O>83 z<2W}cw%VPZ_u>?E;O9yD+FvK21yx7shq%Wee#IgBS`Ald=!XqG&-5rHDc?^Y_i%>R zm7CIs!C~k^nIZjI_95tdsR3Q`+X32Kx}L7ivx7dB=+XcAQ=Ce)=x25xfE3@C&|}V6 zK@Hy*(8C}LDEGTEeesKZ(7W#nnoor}RQg>)3+Oe22ELEe*3LDBHkI&b2^&lxP%=m> zbTEQOOL}Rs0frF1w3D{#?ha^08HMKYW*gL4)=WEAX8@&^|DnyWH$zcBs%f6{HbGcL zIqllU4Ny|$H`*Tibx>thKCQ@CA5yOVKpTu)4PE&4n%0!A3z2IwXqU^hq4RamY2Rrp zp*epNX+K0Opz``S8e!RTDBN(M1#BeUZfxtl07pm#(LbrKVIk~{RIG~yAH zrjBciJBWJbzdLa2+KKZle|8v~l8Gv|WgVG^T8a9HzIOa}Zy}yIlGl-WrHPn!{C$TJ z`j@D1%kGGXuO||{(mVcnlNS0u>(I%oC4LKh+<{g8BEnZ=JCa*|65Yb?boeqWiO$5x zj=s?!#4`ZuSfwZK(s& zo)bfq=675gdP?+PIJcu}ESVUtDWf(|Clb?ir>KwTJ|=c=7^A8!Od#&rF-$erj3>S` z9iVFK#u9g1F{t_L9}qhZ(x|en_lQZZZB&KP9b(YgMrx7yE#lb=byR)pXyW;xDyoe` zBoTy_Qdc-*#BWFu_0=(iIRDOPD)Tf%414&FO7S2NMbEOR;5?3)nE8U*;}=eJ{P>hA z3=Ac%`1*)idgVG%S`kCtdo6@0{d1cd92!hqP6pId5kbU5Jw)ml{u1%=P#D!73LuJv zSE)x3e`2UCkgAIL5>-`wsSxlXep~8AeHH0V1bS{%G|G$Uv*j37J=%llY2rjZ9etJ< zVr5S~7VSn%Ic!Cp9es+(JY`M|j5sX6$A#CtjF)L9Ys#HR(SRER+ii@t5L+%5weQ=yiRcyfxqWEe2IB0f zckRwP>xh-{S?zwy^oh^XUbGu6SWSHJ{%QM{Il9E;;z#Wxl2yc#+L(5lK#M3L-)=_+ zmlKcofp&8DGUCrMVmqsC3DIR%czgDr#YCZcNV{IeB4WPYrFN$;3yAl(`?l|RH=hXa z_iC?sp+datEsH<%0nd2V|_^AN$&Tt<0W!6pbCrzrNH`w4~aW0V)^EW*Q}VakU% zCgC9N#5N~=p@xq`qz>PSNp0c z9Q9Vhs>xDH)=V>jIqxfF=};q~a%CQ654nL*y7fI}Y2_b6i$yl&pC?h_l1>?XQbTaO z@QlKWswR90drV0Tt|Dx?6HAe}RS+tl-JxjOloLWfL{bK}mJ%#~K$Kw3?}QDcaLQZR zSHgz=5K0RB3&DEo62+#ufDo?cM@j#dN2u02N6E{`CG0RdLm}M#NXWB4PMHjOPjEf! zOxfc0mY@>sKv`m$L!bj|%IEdjgu2ANl(}k|gyuIUl!bx}!dU4JN(1EuVQ0%`igjr! z;a2}zO3=&a1d&*Wa`^UBLiC~)6vpLb!j^R!l&vm_1df>+WvlTc!Y^kf%Kr^Np~Oc{ zJ|c-F)JKTPAzcp$lMjSshl+cIeJ@AIq*r$cDMf6u=B-5c$Hm69I2#L%!MQNMO3` zCwsj)Nbn0ZC37R~33DP1$%Y=bgtBJ_edh{jT_o7rs@$6 z9j$2#y{1Fp23EA0*{veHjsD)2w?c~$^`fwi!OVbqdPP+=>y4QoYrEir98wj`B#t3r>6Ny;cox`&U zjL(EN(kca>-4NQ=%8}w#hl1Pgf1k!5R0?bp-4o+8^e?onIxE62v-E5eZkoVnyPs~0 znjFKs;#}Kmsz>o!iHF-NAMxooC`7p4V^t-~WO)LABeAr#kWDDVlAGKWX^pV)eH7aa4R=yJ{QZ zECo-WnA0X**M^_JOx9}3Yr&r~nrhwntqEV^I@a0{`4?{yGTge^sUF`MJJ7m!*>8OE z2S)4ct{Qw$J*^dFSL3}nZLME|tMHdqn_4q=SKt#j|8BLGmf<@N{%n0xU4q{mP}Z9D zpcw!4_Se>c<6rTvuk%{}d6AWB-nTC9$;VUrvs)*#KI4BXWwa(-{)BJX@Vu3^^8;RB zpV-PBe~UM|7}xr)I0qkp`);cqnvGY?Ag`}Pafl|Kb>f`I-7vs+kB+8WmP=B zL2$5jRp=Pu7{-M=CXZx=hObusxm z-r@5!DdkZJ-mi6n)aeq8PoLzI+7<-iCs%Svk-r1+mo5581Gg^XCFi?IiUWT5oSRfq zi_`~y?G1@^rq~;Qs-c0D9Oi|08?7PT-|2ymSXN0g;he$e?I|H8Wu3;WdVL{%ICm0{ zMCOtRTF3E=UcV(tTU_uZe=mU1x;Y}*I9Zd{ zeAtLzc4IH;pAVh&)Py8lx)$H`V+Sdub~TEQO8?P%UdSTEW{hGleBcHs^Kl2##@Nr zRq%nKyq3S0mGPfb23y)!&BZUP?rnMcXBIwrxU)r_D97#AY;UpHBE<s!ihPvI)!f3>LZp2W3&`_Zz3CB)6?EpDMa6yT1j6}C8A@^K|5pIY$TVVv!`H!U7d zIk>?)uUaPT266B6Qd{f={kZ$|6_>Rmu*F!|jEgyYq2+aIBkti%&z5HU z23&sb>6Sd+Z`>HowdK&0TAYirQ%kbdFWm24_ASrZRX86ntCrL86}aX1%v$DW(@^KXj%UeQqKjZAm7q|3R zeZ=*1=C>>ge2>doq0}<6;4LoFPTm}y_ZkOX7dJPb%ECQ}I)j8ZKsIZ}XKH(&ecj@xw9s`=TWGq`EgyqU;4g&WQ_ZeD_(z)dr@H~VNE z!);lzxj7*JC@$P~ZS#6(XIxL1PV>`#M_j<`<;_3QgSds%#m(6(>~SrsYR#6PZE%JA zl$zrXS>p}DOZvt-ISuJ-><*m`+c78^L(H0^Lf6{>zzB`6ZfQO(hwf+9cS@) z+|XpcD-J*Rli@qdGj7;(#PGsrTU;V$&_L_l9JejM*Pz30j9XxMW@!JrKJNFdM~2Ls z>*5w|Z!yeWzb4KHtut)Vu8d2+TVq%j;Trd|U15-nI>nuzEiueba*SK=DKIRtbch?r zlo~o&ws9{C?i&t!*~Ilf$~T;Cvx=K#bjtt-FNyQ_x@MR?ZXQ=cOgBVbTomVAa?yaW zSs178N;0hF7{{G9J#Bd4WfXUOFWvC0Wlr2-Cefe)%!-5a&<4oI8RneN-9GPdsSmh>W2WshLA5zu#2Ce&P(bU(zeRVza;jHKFs&Xx}ch}?gU%P6UTd1w=UusoMHn*X@ zAf$@v{aVvLyHm#eY_Dv01W1|MG~1E*a*#%F&0Q_?Ow#bf&I zDr`spEoJhlx7#~XSxm38>+N4mA28p%$!Kr9Ud$|Ck=7outcZChI=MZ+AfH)sBcVOd z$-ON!8m4{@yd2)3!T}re?|NI5GwQSIoo#IRua>-+OmB*guqOiT-1K21ak!EFWQd>Xf)FD=zca9H}pMI|`-pres)O@FnaA_x# zx*)gBcD5(;Lh#kL#DuNP%CyUEcfM_68aJl25eOd4Q$~qxlW*LaCV}y7yFqK2%8S&t z9nV%VGj#a2cZc1WXXc^Wj_aJ6nE{YC=I#~D>WeXLp<)N-qJ|S~uh!Zz&l-icx!<#4 zE($u>wtlHKvpQ{m+ne+y%nZG6+lg6=nP(R4YD;7;Vx}M5+6H=W!c?YjXq$*NW}39E zZVT+3$2@K3(sm?x4s$`MLz|iEFGF!{Y1_q(GmJ}57Pm?6|6;^jFKoMOJ;_LmoY&@c zX@Vik`_p=DYMf!zJK0)<|H@!GerrYce_|LxKD7=V{lKU!8ELiGzGI{g54JAY@|F>| zwy#xqe~6KW?`mCSImnO;AGNxqyksmGZ)yE9*2_5U+0e>_b~6^9*0hQrbum=cRjnMq zr;Myw($)y!W5&4vVXJC+2jlu>PV0;GHioXPq*XB4%viRhu+Nrt zzd%Mr6~84P8pCj%TiRk>AH}dZa=#^LWdviz?fjO_so{*HgEw2A42LrAt-sc?A?OIh zA}+nfj~&8zpuO0#aQ*>Cr0KbqEMy>KedOtuCY?XS`98g++HEgm=SN}-CdHRQ+KFjt zd*#j0r@&f9_v~WqH2_=G1)hvvyQr2!zqT@NBg0y*MQvsis#R_b*~U#R$Id%5V$Q5a!kEycgg7^iQ~Zuw^ptr`B^Y%W;9 z__6gzbGOla#z^wlW>D;0#+2cG^Ih32hKJ*DbGG>(`g#07vk&Sw{byBobBTJAp1t5{ zv)1|t{XmqV`8NI=-Id+cyt?iyeZ@pwGs*Td-6ufZOd@@tC*;VRSL@!8 z2W{my*OG?lvr^d259(jh8y*)o@3DPJFLTLnzE0?+OQ<)S3$-ukeYM%mQ0p%G8q4(N zm*`Gd2hvJ^c!J(+ENP0OIIG##AFfo zQ~K2ede*|`rmPq7^i$yarh~3bda6|2RD-9{r6!7|k5V#yK3LrJWQIULE#)^+gK%{7 zg{4i+SJCuF@cpKqE(E=}GQa8J3K+e>^j6b9Z%PTh)&vy*>A&RZO_ASE(n02_O>=ig z(O)CZHDS)5pkGm)Zn~roqla5En!skEbYCo~=}Y)w`XMc*X;Svl4eVT~KVJ zKYHfbbmaGDy648tO&z`)>FPB1riIDt>F9x#O@C|G(zow&YU0mbO?SI)*JK&!M)!Pg z)wDIunU39W-n3BfNY@lBXv#Nspzr!Ir)fCYmi{z!M*r^8Qu+<p*V`Lg z(BnWK^#_8?=mqk(`pu~e>BCC~^^fX}>Bk7Y`gL=R=r0?e>3#OjpPvilH2;47elnA7B}>XR)aJ&Ayfb3$V*ypQ<{G5LYgY}KenrQHf zllt1w2HKLvC-lrqb+p%nqxzv54Xvx?fPUeRYTBo@`}OZPC~0dh`RXsg<+O{#JM~?6 zq_lYfTlIq-6|~Zl4f=o97;*L*{i@x3S|r3p52SEuFpY!$2#Za-vBF0Gv-<(i9?O4rRlWE{{BWn_a$1{o)?W~rm3{#drunCJ}I=*v)UUIi05cGq58() zqO-K8b+wJ{hSRj2E2|sL{>IVNsj^0+O$-`(MAWE=rP8(?ENgVTN}{=yu^JDk@wA<0 z#f@t|VrV4t-A0W)iq`Zvx6$GtoEEe_yU`&YLL0etrE%aPh*marp%L^XhL!_NYRvr` zMZ2dt)tI^=f@W}~H*Pu^PIFEpHs+*;(r%5S8$}g|X`7G08q@j@(msiRjW#C1w07&L zM#%O6+T&AUjd1Wj+Em}6M(6ZBw19mXh92iH(B`%MY*_o=iiX}g-jHOmg!cJ=a4la^zJ2w13;G)`j*)}kj+^0IREE}F|D54%* zV%9JkoKL--XxvZ*%cCxQKf56y@g}t-a$0xg_6;hi{)g^TMK;xU^O(-BHIwRJ_(3Or zbA^gu_*VCFCXK3yf2GseT%@`W_vnzD&Qoi{pXoHgNz}924qYes3>C1kMRz~`6ct>c z)2+*9QZFsk=m=~Y_35c99Y#&228~E`E1nXleGx)k_IoV#wvMB#nuVsuZF`_Av_Vi4 zN(yy88=%w&OY(HN`(mkIlW*usBLP&{*GwG)A5EPCU()?L7eSSFoY(En4X5V%oz?B& zgi`a$<8&WXhpBZ=R9#HRL8`?yyzb)bAnJu#C>?rYKh=Q>(fu<9pAW|9fcAT+itq>> zX~S-6O?{}&d(STF==KnuHq?{q#SYNThHj+_mig&^Q#VnAuXyQ1DI2Ipzqjd}a@JAb z5jN@$JXlTr`f{yqy~K^`80MyHs&l52>m7B@PaLUlJ#BSc2kogT982AwFUzR@4raQG zf2^r%uNvzb7Fkla&7Pyv+ApTU7}NF4wTr0okstMMJWZ%u0Auy$`{z?189vmHht8$u z`oFEe2AoArl)b7S#mrDL+rnV-uipdr4(4UcYO!&A*I9Evt9|g zPk|b2;6%1`Rb`d(ZfW$OKk`U>JriYvmdejnuqh0ekPvMy5@D=j|2wgdP!ehdIFV_ND3*ARYyf1r#v0M zS7(YiMuCv;)&ULw5F zq11y;*9ii4Q=)t6b&h_!C{`y)b-`Yql!-1(oyWGVl<5=jy7mp5DC;^wb!%5|pqveh zuG{0Zjxx~^UT1E*nsW2#k-EDUZj_kz;JQ}}oGC$v{p$v2IZ~oped-D)?I_tHJL{~! z+E6|=Z>b9!v7%58Zm8S((t=|D|0}oWsTt+{0hcR$@qbIUeA-=G<~c;3ig;QZwDuL*_=Taiz`mdC z6VqHPT+~Cp-B(|m@TZGx3$Cf1{k4;<8C28;3_c=fAtbf?p0tzCj|ggi)wPfdaGYAA zL{EPCsid~xfsPzVEv)@#i$48+yVm_e4f*n^8@1^)6&XIAS^E&GAS076)g~OPBxlV_ zsWtTzllv~8t&Q?1Cx@HG*Mc4RcswJs)HvdD%|Tl9lPzLSrteLhq|<~l=bTOZvc z53m5Wr_}{y-}RBTL)<%Lt>{?of?K!9_#KC8N6+VweX0X%FA}ejxB2g_?TyYNhc|iG ze%hZ-zJ1iQR=M#KdG51Kwf=S&$u|M+wP|zDlS5yxtiAXtk-Q1(RJ-SS0(r+*yIP4h zo{WgMu6@I0kQIN-YddaG$=lORYU9q3$X#ahYG1(dQMms>7F5N%A;sfKE{Mb58psj>N`BJU9^R=8rNS13jO?=X|C1MS|m`my_ z;cI@yvq_=bOEtcs4@mDD?rV0hE++A#3N#bb1*F@fw>0?9J0$Lz>zYFDEz*!#rsjV= zh!jwqrr92Gjbzw*UUSDii*&BxjHc@E6;gC`oaWZkG}6fr6wM~?1=9H>yyik;GU>?@ zlqM%Ekrcv$XuzuyNbh$6G$WI7Byn4WW_=r-R027salc0)DZhtk-cpIAUzYbO^P%?3>xtMJzRkGzmLL7p0SC4_Xjca!FN28fhRao0$JF(i%ADou_@6v-yvNwe|K zanh~L_L_@^V@@ z6x!8UQxmd=H0%G911?)h>NaYwkq2YqZuQ#9<7qW=Y==@$Fntjnjiy#KrfbYDTgBM2L5I4S919vFF+0nu;G? z#Iw}kn)2#SVz8Ni4KC#oaW~heW-z#&7!|m)#@eifm_N9sX5N!VqDj(*8quwK;ywE{ zHMRgP5hQo1@o`cU15PZjaU7~5o*1*KQL<&k%&SXktZ@?Jr}c|!)_I7C@y+vVet+Q; z-O;ma(#2e&k6B0XYLS1%Lmmb zd~OlXse08WGdGB*V!G4`>TKejsYhx~VkU7YuT`DndxaRet5NMWlS&+au2mOSrx4}w zDs}albHsQcvqY6#q~0=hiufz4Or0iY5@C}p^=&4N_${wkjod~i3cT{wU%%ps z*L!ZNcM37Y!ZX*@-gqSO$?^>KKTmpdO{zNnO)OCkPF9PG0YvodGio+4nz;7?Qypy^ zLG%x#s2e-Oh{O?`di?59V(k^Ay64~_qTdFHI%(bk;;K{M#{qGel%hnQd0QoafC@!#*&OJVbgBG#Ac?aSs8s}8-dUflMV z@L}vtb!qZ6A?SY;V|x1(p>s+>b`<;!m-SbYV@%$gs^Qb)#YP?211l_6f>NUx|gc@gFb>Eg3gu$kV)klY( z5;jurRiDj$OkmmFt;Pfz2!VCE)fPWm2#fLA)p2Y+VUBfrbzY>7;H17-9Y4R8fJB|E zwvwp{U5gW{2}mV@T*atPv6d6I!O7JT^%8=!8Ls*bRYce+M^tZd77*g0;OgB5F5$Il zO!e%uY(kvuM0M)A2ZZg=(CWsndjy9?A=UL43J4qI0o6&H?-0;1zv>@-HwkTK-qr3` zZV&)f+pGUs;#SB_)vd2G2tO>`t9N8xCd^T zCY(+BqPqP8PKem>UiB&&LWu5pqk6j*L`c0npyEC{N$B6vqjEnLNr)YOszN&*CoIhE zP{A5Q2?PEuDtqE#!oZkLm2Gv9u;9K%Ra+HE03K7SD!~4Pp1)ER$jFb7QeLjo^L7(X zfO)Dfp}Ppj7PC~H-?tOuHTP7^J6i~P@?F(a-;D%+=bNgpgYJZpN7<^D)HMXz`E(Uz z-AaOJYpP1x=1k}uI;UzRI}%)OCa7*&+7s>sF;y;=HUytZvI-YvMKIyvRMe@(g#Z0X zm1q7Uf{QssCG#;M5VbL?iGCx(5G_JAmNbWOVbw7e&*?Az=!+1Qi}p8ue@37x0y2q* z@7b#go;86NjCrem+#AEYusl^Tzt4DW^k!A&%lG*7Me9|J#1VX=c9qI@`5Sxz!&!Ak z`3nDLt%K@rbU!|-f2k_|M>l@rx`oOzw+pWhGF9QWbmB$7ja12o4!l7$OLZLIhF^;M ztsF9L#$R^$q1^JY0l(_;SEcXXI{c@!56by{HTVIax5}(|6@GgBmGYk>zn|Ny>=a1x zmEbPrjRO_8MO-_rkA?w^feB?!Y&1vr<}q-HN~S)lB(2c@zGoV1e@f zk_~tjZmx2E$y&VG+CNomx30pc4^LJtsB^(@eekWSG;9TaKJ;_d+(CQ%Jg3nrN6Iq% z#{QwIi9c5O3;8drGO{f2b7Q)z1{}=r<+e|&#<(W-V!In#=}3#L>Zo!5lpx!|k3vUIrNA!OC-rM0-jY)I9?A~o(M z22e#>t;7|qkE{w8%5Z6)k5zs5l;H9!4pp5{m*e^vK~=N>KJLJ-eN{(WIk;E9cUO&u zv2YJHJF51*xR1-Zu%#+Gwg@K--cYsi&0XAt>6)rq>}?$SkxP};mmHkY&E-{YjBB`# zlgp~cCNpsjD=e!L6R+Uj4lSx`nw^H*#x<^boSK5;ljc<2F*%0|+diXMk#z>=^6RGp zW^oGVs2x`za~Qawv`>mvHdNf5!|xOi^N2V*t0Bc}dmOHzyI;{?fWj3Pzfjy>0ml`i zI~5kiU|h#WgCf`kh+F@oN#RoxjT5Wu6<=H}TCooN)5Oc{JxLstP@E#2eX) zeuu5N7l3qy_RdBec~zfe&J_35JWP>4W{eB#Iiw&E z=HY&^f)vwlXW=@i`xO8B5s!U+6j8lX*uN$_6>bqfuqV5=CYIEYu?Z^)`YcZv(qR*pj>_pLYq6v^L-KVU zYHYUTrTkui65E&3E$^(7VI#ty%Jmy1*xxQ4@>37Wv4*i``RFn}w!Ky-x69;UC$DSd z#!<&c>P^ z$d?mVW@7X0Zpp)LUB*U#xF-K$oQm~VXUI>UK94<_ohCo?J`r00Jue3W60nQ5pOsIy z#$mbh}n6w1>;Pf@83~_m9XuWRY0YxC3(kmB+E@kp1#yH$t&vEB46C{vN`Xe%mGgLpXrV zXxb*X=n25)7jBdf2JOSXpskZrCB9hy11sfPCvR-Gqm$f_u>)K5%}$>Gb1U|0v$cFJ zd=r*`Z?T+iSdab5TqsZST8kwgHj*EBxDspaHcS54+y(n~>X*#!v?F%-(S+<@JH(Rn zRW@?i28%!UK}L{SV#gxi$|{@|V;^oDlvQ3f#iq{hlbsqf#@=|@CHsAH9=2WfSmskV z3+tKPCi8Wl!L*?DvYG2sn9RL(vc#zg%vn3NOa&RolPrPk zTkZ&ECW#~4_{EON=EVts4BR8Ygl&nGUGw2#Ce6ZR=Zn~w_V$$6}WL_F3K;|ejN2Fi|a&2W^^+^~m-AcC7^$g}-xVg-b9FNg$F_G;Wpkr*7%#*=< zDVUpI|5P5zCt&tJnyUOhiNUN8eXj&YA~CD4eW|=Cfnq?E_mu>TSWNA);YurF4CeTj zSCyxmBQchiy_LnQj${6gKdVeTABwSm`lxb4{~-*#vbFO1t^=5!TaA^noB&MHsoKi? z&wDY)VyY|s4*Ft_`N%6DKJdaMtq@o0XFM_8vjmm@x-qb!(#oS18!`5cC6yHm*JJ*2 z3M-$&*I+C&^D5=lZkXfboXV3+oiTOcS1VP-<(SwVS1S7(Y%%NXFILt#F2%V1Nveb} zmtYROK3!ScW`-$jWK_O(TZnNgBUjcZ%*Q;+##JI7&%p>8$V%Oszi8D-Nab+iZ}h|- zKxIScPju|c$V%k8@8}7Wu*!y{uW03$LzTmwAJP10L6r?_N73!7eU*sBVf6A6pGw{1 zLG+!=J1d7)y+j9+w^r7l?m@4J^r(cjccEANuC1(f?nDDtx>XL+JJ1@_6_wh?R&>}m z+e)xq6WX%ZsQmAlPn(krqc(hVuFqSvEZ%rMc@N;>i8?E{N_Ehe_yXOYB(Rgv9U`k z+n$F$AbKqAx{!;$cDGF`dvXnJoT`^bx@4gRD5EAoNXKvUKG5NpwTh8EH#V1llbyPD&gNLsx92N*`@I ziY7V}q~8-m&{5`S>Az+WWg03yyJSCF@g69B72}8A)Ey-?dbk_?R39#V|8XapBRe9! z=D8isV;zuAByL9c=I)m+Z`^?1eQ}R;j`=!t3*Ae~jaY@g1m7;TD0D&7k8hIhdgF+` zy5C*uyxt!DV%sWd6V(PCw$fR;MPZ4aw04lj{4qxxjBKO<0jB?dzP6BlzG93v{$F*9 z?wE_lcF&hyu%3nf-7;HBJ~@q2RZmMCiY8G!;ZMn>*WXdi#p4p`>M@i}&L_!z+$YqH z)OV6l;V8=Y)R3fRY#6l+|5Ea4`)ia_Y`3H@{v|3Z?5QME*@LPH=#b1zccD(~YLRU8 z>qOaYXplIc??5eb)=Hk#wW2mzt0aN*no#E#$Rwu&b*MQrA_*}~ixQ8ONnG^RsOxXp zlH0~rsN&xHlJ?+ARR5y_N&Te?)WOEvk~4Y%YFKqc@@+m3C924htPf(Nc%_#mD^p8Q zorM=9FYAj?>vNMNC+Fm&#ObFcH}~E~Vb3!p*OPKkp{K}_qt)3c1Q{o3oytIQP)Lc% z&daFfu@K1u#zmAS0w8G;C8Mq%iIg1tbQX0ZFieuZ?lh|2_pl@r$wayB2$qE2r=r9g z{Ux1!L=<(6uf*0ChXOnAk~khmq0ZWElf21-p_(l>O7KmwsK7<*B$7D*)R@sq$-iDy z+us$E)VSlQt|>c-g(wtd@!eVi7(IkK{dutj?Ro%ZIl55d2?#*-3>iu4bM~U1yqqPm zZ1X`)b^jK-&htVYd-g;8ZMP??>(Q7vmA(a)+4fQVg6DyvHjRis4z5F`>0XO#ZC9gO zwEg19P*>C*^$W2ebp`5mRj0T?Wsj<>4)IDyc*!}lh)U{HP_{yePs0vn@mZoOY1 zzW(Pca!K)RapjgzNSAvz#QBI(B%~-y?0~|%xfM*5(_VgJAd~heF~GrYL6bI zcj0L<7Tkrz6f(qJ*Pb973(4Ynbq3^#BAoc!cni|<9#Z_kO^^J04kEjs+Ho9w3|pfwUangavjOm+KaPaWg+3Z zrQ#E2>BwVE7UEv7G$gUjRP2gMK`I~37q7pOgxvXTw)lrS0Xf_~U6C>xhpc<~v!cVA zj(jvUUh&e8j5HtpR3XISk!L@@tMI#tM%sTLs`%Fm8=ZPtQ924nj{NPeNVEbXZRS6# zu=b5cG8a9nAfiqn=UKH@T*^L%thZ~dfGZ9oCC;@Kvj-0#JJ(cKfK39CZkyy4$y@dz zAMOxWz)t!iBlZX?jLv%@cLZ@N@ElKM@X-eq*E_Z#uS6DAoc`f~{2hCz!p+egS%l85 z$lkviNu^|0RAXI{jMM2AyzCW7PD*M8pwb?>C^NaDy~hSweDloziApOZ@?KoU#LC4; z0GC?9KWK_fmJljdk&Kbg)#wWFjk!or6RZLt`-@oG397K|`Hh(AkFLm@`H5IMdc30B z`G2zg`_YQN{a+E!{~oL;Mtww_Hw~;9yT(KG zeEuqWBV;4K&U_FpYA-?TG#e33ye~osm%sj>fXYWiZs-@8t-g)e4bf|FSQF*pCvi?s*|zjzLB9<(`Oh^FgAuhAoINhiH-6um>Vy^Knt-?{$du zz@wrSma7q8V-AW!*194tQ36D}_N+jJrum899k)juEbtb^U~Ld|v8O0I$r91gv{{sv zV~zk0tQYxl79t#etQIM&=OY%Hxr!zq%|WbR=_s0f^9P=|+g7BS`~{zV+)CuP=qJ1q zXD&)}`UWpZF%ezc`UNhzJ5K}*`~aU8|1EzXH3E-o{Z;Ob8-lyMnJ7PUb^!io`fIuC z)n51_n~&wnd(YvAH;t5AS9HSF2VR$Nsq27)Vg2P6ovrX~XJ3?84C&#!ZgrL~{az0z ziwxzv=V{^3Tbj#PT35rV!@BYgHwD~hmbTn?n-uQlpeiT&i{R)TvT{fmAFdCpC|?TU zz@v%$@+{IrxWkpwa{bw2_+nN`xh}l`?pa${elaf(p4FdMKA)WnxA~P*9wNC0e{7Ro z9;VHNtGA_>JG5Vh_Z~|vFYUevUr$Od|1q2l=VzQLUod_a4(7&{_syJw@7Ghy=_X8g z%rK$+Un8(&E~b3ci3nfr3NP2YW8wO}vE^7#B>W-xWO=(E6fQ|RQU3iP2>!h=w7mcL zNjOR!Ql1WqfSdLQmQSI=;Dgh9%hywmz(<$+lslb12zT|}S>AO%5PlW3wftE6KKS}1 zkMgV=zVKf~Ys<6ldcl8d+{!~sJmDJ$SCl{HZh_~_u`gd<;Q@DFxwL$ZVjcWjphfva z%_{gOv}t*2gA3d~eSUd&t0Vjre|Gto$98a&j%i`j^QG|Cv7bUj{}Q;?`kS!+wHf^F z&d5Y&&HXEK=G9c`on1L}GdxR#xreHVUKNC*POu$CW9}D@j z$6n9TeVQkOIp%A0Q+dCBbUT{DgmIC&1Qqc?-k;Fk!k`JB0uGkT=$E5$^v% zgk6u^ARHXS!gS}?2>m}HVe160Lex7bO#8x7cytH^OP^;aoa{ddOWSNMM7@ZBRRR|a z^PYskY_2R6X0;uG@hXjkfsF@Y)Yr3wT1_Afw|H9cSFsOv%jc(Hj@TFW9Xl@2^SofG zw?7HO9(ckIG`tfO=5K-R`8FgFIF97rLa`*Izdvz5|{-}E#Mt8gLT|d2=44NfoYp1g2OwFU~i^` zg1QZ}VY}UVf@zl-s4j*jn6jCICTA22l%^9$eJ$a(h; zN;;M$fc3qBu1mQrnCN%~wUJ&B9Io$!?s%IdK*?S}uh=FC0=Q41iw`jc!}*V(O^Fo2 zp{s3BsR%D%BsW1jhyI_$&~(sM%U}WvgciyR0SPWfR70Uj(SqtA1@y4^xIn&B3dOxW zDu`Pvf-3Dp1XH$r=$_C(!Cn&%bmGEZLCDkt=zwCkz;^T=bo$c{0q;dV^pM+D!K|j+ zP(!qbz)qe6O})BS@ROAdCF$G*dAS+T^#7wdGbxv#-J9(NtEm^DK=e|9CHNfFvdBVE zfA|da_fu2BPVac=vPH%M${IQpwSSJ_UmNsY!VG`IY&^6`JjoY*LP0OR|Hhx}hCv^= ze&Nq;jD?QJyytgT#6X!j!+dmMBy@e-D}K%8aHzFWAHRow6uNoObG|Y*1ezTGgbz9x z1f5&a&TrV}53PFN#Q*BJ2l`;8j{nNo8>)@f@N>pIp%!^Sez491ddR$j zA0$`@^*qSuFTAx1di-K3|3;Dv^r5DN{}Sa0UH7|?|M{pLba2NVe%+3x&~{obAFyHx z^rJAFFE=uS?)i|;fAMhvRJSILU)?zmnuIvdM=EDQ@%PX2pA=6+GG4~>=U$qG3^>sF zQ-tpj^hpw59R3yJdK=5%yz3*x;u(TZb9@KcW(DD&n)3#7B@DpdKQaKZycWrS+}aE2 zFof|}ik?HXW=HtDb2}k#4ja);)X&KRx7I|Xt2G*C9{2?O$eb8lI)hyod9 zbd@z+B|w%}Juds#g}pG-R#q5-fH?X$m2FxJfqYD>FS}#}gnVwTDJyv$1zEL3S(c(X z4#|$JEL&3$3fWj7D!YE_5MN_~7^+4I5jbFhzO9RTR=6?h)h4__y z?i&HO^1REkBtziJ3D2_eD+A!Cd$*K1KzhMzGB=c&?060qK3`K-ZQ2ROxw(~X8#I7p z$ScYyvKDZX%C3x-(FlHSytHf=qz;TYVNs^rUISir-?YryLsjF6)Gs`zKgHk;+V{LCj|#xo&EN7u9^`@D zL4&-@%v|tfSsyPw_!{{4ujjllyG-!bkWSvq_m{whcMQBu)fd2fMw@v-S?9o(UJX3g z*fZeeSG2skjq%`<-74PNzcg^$Iyvun2MJ715c2}=;lQD-0^Sq}1qLtY^5}bD;D^MA zynjvL6`FfIMc+wqn?*h^r7Qwm4!gx$k`M;gORw{g2abTPjI(&>Yz~5RPhRH5z6k(_ z@GtP@i1&iG|4riI&-s9lhbQpv9^M7!u$a87cH6<5rzpJOx0}G94-jAMU(+ z&0k{;M^^KMH$KL8KXl=x0N%ygPcP>!U->3B`?xLd%*TOP?=maiJ!x;O-Q2~z^s~=n zHv$&&yaGC7<0VGCa?_63AEvW;qfc65xrk}*=$*#c8|t6ja!6gQ$mSb&_nMm6Ih4=b zj89du>CL0u5=muju-h;<>2yV`SK=$Klb;|K`n;EWX&yILz2!Mq()=*?Xyy|x`)YCQ z(vfy1YzU<6zvVNz^^j>COVNr=U}JmlWo78e_obdNj#2Q@ab_b%60L5$7cb&KnjfQ_}e zb)7rC8yVa9Et7k31`^8;yUcxD1B`7fzrYcyYaG z*0HA+dvd9pEMg<5o4KTqrm^VG_1vvoPZtR9USFWk+U(moWN3QeBUm!im zjyrwl2k5QVnp+ex4)R)Q!8Ka)8B~ACl)J5M6qNE|K6lNfVNhJ?9PZ%0LC}543302XW*2 zIhl(!p!0n%IKE9vP`3Y5jx<>Ydcx`8jO`MG4lQowOneo9elr_68V(oqs;`z43SohM z?N@VH%kF~?l_@xNh62!IODTtyng_a?P|i8(lM70I&Eu%Yvq78?Hs>2B12kW9pYtX5 z66lUYA*aIn0tkLFkK@&n1cHCc;aonK0LqKZ<`iy^1I^Q>b54&^L9BIY9ETzz=xok; z&V_I+D1GKEM?4=1YDb^qlqw;hpeJ+=j06Pz@F8>FxI}|`OK}{JXU9Q5EK!`@mqS4Z zlAs)m-G@LOqd*S-QxGUCBAR1f><>z=Jp0_S;za#qjt1}(fB!s)H_1QpK@;zXgh zfC%(`oV&IjAkr%z&V%N)Aoh`699qIkkhN+X$7H=TsA}yd4zkw)lyl3Sb0uRL=;6H8 z9NKOx&)_S-Q{s9q?rPw^FHU2sq*UrSubK0H_zf zFa5N%7x>8OZE0m)7jW_Q!BT(n6X3-;{iU}Z48To{7o}o-GjPe<&eB|Z1JFIXqtw@_ z7I?a)rIg=N4gBNNSUSX10ISMtOJ6xlfqYkW>BH7?;M1Fm(oJz?z-=bd(q!jSVAI+1 z(mO3Bz}&CA(o>8g;B5rEbj6Chz(+6cmuBd10{xB@mTD;1fy1?VrAoUjVC|0F(zA7! zflte_OO5asfh$}xN>5lN1B-5@mEu)rfDwyQN)N!}f&M9prJokkfvCw-rO{#%P)lNz zW}L(U!-mPF7iXb>c0hb-U?~*1tP@q*b_4`G5&|o={~irg)PhPk-#q~Yc%3XY+j|VS zz2ZcvX!sCt|GHzP4jI9~^!tZOk8Iu#G`0^e4Sco-sJh`_YLws&WSQ_5)u5)7!?_S4Tep>O>#e%hE>xH6HKSX!jw&IB$r3uH_{F zw03|E!u0_DuzJ{Y7j^-jyLGXt+{b{C`;Xb|1ML70=XQ3^*3ZAXGks}s_+K;#M^AZ{S{Z)UMU#>*WxSeVaH2= z9+y;hbX5wV#DQtTVGBCj&kDJkaQ+s$eqp}Ur7as1SIxh4FMq8jAIi| zVgR2dNOr_GH~_K}%ATJE1}szo*-5JbfDe13*=kKBU~c_!wk|px5FQ-L&KWxb=xz;R zyQd!n+&&h>zU&$Z$b7bsEmZCWRK@tR3&MQ>j<0sH!`|-%R3W#s4d=H3GCpi#TiI;_ z+@h{$JB!=_&ws9Fe-By>IF{tfzSi#om~FIz{hjUz7|pO_J1?{YEU;S2wl1~?fbUwc zJ3K7_pIsKQ!&^-OQm!$(5Mm6d*fN(bnwSH4TlI&Pk^Uzp-2WGAqtmaLA1xECJjq1N zljCEomf*3N;l7WohTe}cn^5mqm&os8D!vS{mdt$-Y$E>G6{VWlT^~qIy2ZFbJU}mRY`A-iBRZRa-)WroBOq_^S8AzrX4Dl<+|z^ zWsICfP|9P9--=mR4@qKbXhPPhK4FaYUoLAskr#76gT-RauwqcQ_gN!Z_haC!0@j#g zVa)BVc`ThEFJ_)LhZXCa8^bx0&8lt7j=9*I&iV+*h`EhTV-37diy8WPo^|(hN(?G3 zk>$7`DaK{#X%_a@=@{#W4A$9|%ox9I6jrpD5>rx#XHEMNVtm5UENnYEX7Otnt1t#0 zV@Hc+-5rUI0nCYEff+F|&u&DpKF*4ax$G9k^3Mv3p-B(3Aa+M$asv;rf>;M)K6mYB zO>7Q`IfwCM;j8^(4*v3Hl?CsPIh47BC4RCaCUwPDRtjiq%ukUA%l@55%>DiASZ8Se zF?8ntOt^6XFNLCXsFYL^N-5@M!_3BJo1HfE)j@|Or5uGyMC`ur+a?jwp&X?{QKCc9 zA!m+6u2iD(?Jszq*YkOPcs`%c^Lf7=A}+Mq7U+N5Mkr&g3xpS~BgTHOFTgCfib&;H z6ugpJL;!8g3)XKjkMO88E7(!(M)P`bYl=q-{4C`%Z<`nj1NN`g(N zzC5#ovZU(0-eJ*uN;jree}wgh@^#>)K6%wkip#kseX#5qrEK*R{ijV0lmn%8`rv|x z6g=#nK52U`<#b22KDMli(w2NnztydR5^r{0f3>ol0xB%k{{fXy0>MT4)ej0OS?~4w zA5a}-=A=fid7`3RS)$OdM9C=pOJY6xg^+R+%-3V_T#8vcOTVF&LD3}B^w-IGlq1V8 z>X(1GK#9MSsrQJ?pj-|*tGDk=qpa^et?%5M^3S}Hq~F_ff>N?BL0=RdPkCAqr@!;* zFl8e?MlU&VfKoCVtq1k*r6kh#=!*~jM>)AILf_p_q7*$2({~-jQ`YUr=?nYOl!x=s zdar{BicSUB^ZKBayCA5(Vn3L&yxm`~=><|`sX%>LlqY4+T2KA!E*DC~Z5REzJ-aAu z(k{KjM+eHE?+$u{2s?^SXs6e`wWegcZ`PZISy7~|R(eQ_1!X9Ct=lO>`gFT3JHqX*cIh~Rci|jdyN+S@ zCfx0Nn+~7%B7C{DMb|U`S-73=Kb%B*eRxvOQ{8`455i}29_wK7cf)J8KhXW^uMEHO z;*Kt5&&}}uq)Of0wz6=n8^Y`8!m)q z>!M>*!%IdobiJKP;j@Btog*+;pe-;b%7R_Gjll;NWrTjv-a>gAz(Mc*18+Xv8{`C}7a z%h{=$IJPky>Fc0#?p_ye{>4`3jawaVF1FU0K3pD-f?DYcU6zF3o3PL=)ftD!sm*mD z^9A8J^fI0Mg}>y4Srgs#sNkX*&zAQ z!SDIvji1OJt0wYSGdszwMv+v2Ll0N6h$F`E?wte}*Z(ovszUj&zfi{s@Iqmro z*Bi*YJ>KT?Hr0_24YuS97`5ag$@BbuzpBV~A&vPz4pxvq%s$R1wUm>emOjWo?^i;e z+-Tv?S5SfeA4Kf0M;nW-W_K2@G?@>NQHy}cygE?h{q>MYDRspF7UTwQ+k zP6n9*Q|G%%a>=2;Wceuu7szKzMfurB&yoA1c=`XerIK^ku=0QVCzJO-qvjtjN+6#; zpOdd#d6eAXo|&&qk0E1*&*aDSMUz)(Pv_5|_K=s7lk&qWDCEGU3Hj$Ygpse;#pR#O z!IJ+=i^+HTiX{61_UBg+gUSC=yL_WN5b`y3M85SFKXL$>ly6A$CYvt9=U0rok(V`~ z^LLS*$*2rO{)xLg$aS8u{ERJI$w}kjd@|LBytfFHKQp?4oE`0ze~7q_{As;gzOrf+ zIla{>U$t>L8O`32AA7-+OhIhTpBpqHs~2p^--|LJZ>rsxPb>dJdVkt7|Jsdy6JHJJHTU<;kxZkWD{8>OM&3LN)MAnkV{T^#C-&T;0 z{=KjDwvdo)YVT+TDSVRoxk_zSD~sgkcT-#BMkDF|mT3?0b4ZYTSF~Ry&Xd-kFVy;A z&ybt~bXwxoQ=~HnYOT+bMAE`XGVPbxW2A;0k@jFiEU7M-r!BTUNSay9(pG2gBgHjQ zwZhK-NNd-QEOkxG|X2 zv*oC^HX2B>{T!nmyX!&9FWIjhUh6`NII&lIJ#i-q?eU*B@cA}U>MTjC-eybcxsTU2 zWNjj4T@2M$eY7O)L4{~jJl2qsR|aYSvR9BEzYEY}hnA3VYG3U!$Rd)(A#W{NzJO%0 z(_L#a^*0PR<*cQmX2Ke39JMX_?_ntywrK}{kB3DeZMF5pk+2+dYwd}W!LYve_1b|2 zpTf@REwo$z>kPxkn`>RJzYmM@Sf*XPxHas`oQbx0@5?Z!r$$GaA^-#A)c}p8Mdh?^^mx(g$=lORU>%EdNAo`7FQT__N$PjdFo&swmTiKi9BTx_B%9GQ~l@<@vTjWrhmmR;>Zt}rhU&85%erT zqqs6ge4_T%I81*bvXZs<)YRp9M30TVYDxG7;>zg`b)x1RaeK>qwdLnj;@Of`HPb1X zxFq+Lx+x`r*cR2SetS2L*baKCzPd1mxPI+pH5M676o0#~zQ^57#Jsqp{`EGT7;vRh zJ#QnCcs%!}x@A9x_?ibO+*j3|qbCg)MR3F1osBr8V)+l3ev^(t6^};VgB# zbPaK^@toSEV+Ap+I8AM6y_7gdO;I;TFCzBGo>WH_EFc<%98*6S{7cxs{fPRj!wg~8 zPiQ2MOiuF!lWty@bRQIQ6aT9fT7EwEFb7 zcZ6bhgxbjM4Pnz-n0jB*3&P78u=?W7M#9|=kUDkhF`@sym)hIy0Rf?RQ$I?)Lm0|+ zR$JY;O?VvVs0L47Cw#e1sxgu834)u*oN33-3ktD8sE1XizwdVIT_ z@Up>N-Fa9<2rXTvmR{l#jQOVO&3z2QpVP+bNu+c zy-Ou*Gykc2xGI@|n3+_q!X*$2dPY^Q%s7JI(=Vz`PY)4RUK>!oT^LQUk@l)0!Mh2^ zGCNhJ>EVPQu^&{=ZV?F8_%>C=L@1#O*rGb>7()1N`&>1C2u6rEYgB=?V1o7ZW7Y0< zAYpm$16A;9PXe&%uIf*y3qg0QN_9SOCm~2%p?djX8^NA&O*JyJg#bBKs%mxJM36=o zspv;72|GgzRAvRM34gq`s@)yS35)ENs?^m>2-uZURW#a|@aC^TwKm6qAQNapr;qbghC8P4zBjT}qfuk{QO$XkUh)P1fptc;^+i8^!P(QQ6vH0;;kYCf z5BL$kI3hune&Q{D5PnqUQrLo@=XF?B@v#|C+Im2>aOG3{=QaCOn}Z+WZy80ZOwZiI z-~T~YJuI)r8xImxLH!kY+FOiDwC)-n@dT;5i7vrItAbVP%tHK`;y@LtA|F34_gA%l zR^l~GplYX;6wk=;RG}~ee8mY@l~)!Uzy5%eYT_mhe}}X~b!spNFGFlqHLlCV-vn(@ zeLue&y*+yhuiCO+#Vb3BkGHT;S@y)^Q%%iP$5zJTAIzDlIDrT7K~pBG^GSR0 z#zRIbP(cKKVW)xWacdaf@AY4$l@Shq^T~`7?193^)c#Nc4h7>$Hz$?jLI^&qcvPAG z*cbmr^F{e)$_vjH4=881xZx96y~%SPrEwZ_!Oqm_PUAM|tg17eKWELvr zTYLwucBM=SI`5R+~H3M<-^KTIO->u(y;p^Ztzopa<%a>Tvng2a%yKRj?(X~)DREgjt#ggEz|en z?hOKz(b@ z_L0Ifb3M+}d`9s=zXoTu_J_jq$qJnBhDil@cnMBnGpcYmTZHr4_C@j2c>!+4t^q|J z;V*WpTd!gu`4=|br&D1rnZlX|d{8W{9>cy5Zd0_if5G;JwkYEN^kW@K&lN2jd$8Ab zH!2LlAF+uC>lH>(Z?TE-4;8JME!gtpTE)ryX6*KJ)r!uCPp~}~Zz(K3)nQxN*A<%< z+`}46uPVOVRAW=}ixo0R1$IlxCB>5Ha_o{@`3iLA6|C!hl_FAe2`g@tDZKA#vEHpB zMPG*kYthY9?D;Lmx(%}wmn`{M<`0_Ut``eyYmlqZlBn3}r56;$q-?B-Wrm`an}Ma+ zrz`Br(y;w5rxbxr$=EXgM1|8(0`?Z_xZ;c9QS1yQPLXI6gFO=yqj=^QjRhs|S4>3g z#(H1atLRS&$0l~)VyIgPm29tJlLJshJfjN=+Rn9~=VlIh>YFm3Ewd3OjKGhSFNzq^Nqf#1I+k3E@#>3nxx-j{P8bA95fe5W)W zQ)hBT9#oQoF}E$0@49yaqw&?r`(GW!#F5qVBYiQLq!V)ay&ut-J9M%9)1p0?fJ=ON znR+hF$nJRrw^+JG@#9VLG{ zxfV0!vRl5~U=_v+N0HmFScb_w9ws-nHo@4kaPs@R3^7KfXnCOTJdAx4LM}qihF%zk z$tx*8LN}R0WkoLRTPtc+p-@qWjLl96J#pu~ELsv5+R@u8Gt?dm&0X9gJ5>}FdffTBtm;~1sF2(!Ypf!N z&Yr86U3q{HRb6^0i+qX>J^#E`*6|V^s{K(d+xadqbZ+Bq8M@0aR2h6j<~!gWnwn51 z`#s_o%9mb|(Z4x`jyx=sefhOL^uj;8__}%ap_DZmnT65j&|_eQY{1ki^uZB{EPI7T zC|)R#O|DrPYIC0>bGBL<3K(X{{5CHNJ-3D`TW`N0)C7_vd%FEEx-~vi7Uc8`-6=gQ zR}z<;uLxCZpqy<{1T_z-=VMUZ8Y?xLgaVr1;_O0;wYDLWc* z1HH@&E?XCQ75x|qm5Fv2p{vrtvQK;T=;13M+5CNK^zM&dveA7q^wOp7vXUqv`nNAY z<`d09Z$G|MCW)q_#To}$ee^|iV2hpXQFJDH=RzA9Kl%)s?TbevpRbgS?LCY>K7X0)`JVmg*KVe=bG!GTlMfrq{{BZnlNAeOmBb;OG$E}=`Vg`eU0mKF_3*br`wzaCrU5sgS8Z&QvOU+Lw}rJxlU&Ww>5S*n?M`Os zrH>k=<=YpdJ7?>q#`X)*qpo$*U7P1nzDMs#?X6}|&-69Y(KX*u(vI8G+!f=ff;Bg# znoJiNu@MkVM#llR-%$*G^y{y8>p1Fi_&A&S5dcDUXUKY zUWD?(WJm*w^{8ojy0lNLM*VzpN*XSeq1=s!IHaw z7>e5E>n5G*@<(<58;%})?SpE$?ID`A$rM2<&yN>UZikmTYI5)Vc_^6x~OGNJLABph)axyJm7#L=r1Is4xu$t(NINb7?868LHzGJEun zgtI_}+~!p!DVmTVmt<8)_+5OYbJH~mrkRE0uemDesHP%4qKYNJ%h||vC6^>|!VDzn zXTBspD-EfFs3qXz$w)9uF6sL(0crC=EQx@}Ap`9Nl6<#A$byp`NsV}P=Q`xS zlDQzvfj~L614ng z2rzS*#PrA25P6%aB)`2V1n9U(V){TIvOa5}1a?Us0(v)3f~U(u6ubV2ofCv1zB#|d zJw#5(#*g2{`@QKQ{;rea$_*DoG_+B1=lskNNbeW%+y3;BEk1+d{HG})Fy1GzU+IaE z!Y^IoQqIv3MBqp9Xktu=qvD--J~=uB^Zku@z5-d$X8y0*uTs&L@=fm>)5M9&Y)D{5672>=!<0H zUW{qT5@WIWu9Hzn#R0xJZrS`0)kC)U%jhiPi8VtEdj139l94BlDxE-l?8p|A86$`W zP^Nfu+#q67epY-3(TmtKn=0PEtpj25Uy3-+=pEu`^-1x$z7~Y-`s3n%i5e`X(YHiXvV#c@>dR7bY%yUWCxv z;l|5q2i=mHKP7Yh?u`$hNwaZi?jWOh_B^=V)%LvB6<~A-1UQous978!&`C? zOFw#vvrEq-0>SQLUS2w)S`QE>?oUCSSiDQT)$au2$g%C>t80%Ubg%8j#@`Mhth~2~ zU7Mp2Z&jPbE`^bZmW5X01({^T(zvza!U#Nq_G*=QqZ=9#?6pFCcqtqKQ!f=~4?qwX zj7-Ey_k0lxjv0wPBwmQRRs->~1Xsi(-#L*hVi&^j(yZv%W(P!`*|aGA*A@iw)RZXl z)kXxSdt9`vXdOa;_$m^fUxiqAV@NbgUWVwl8W62_GC>Sp>=juW86un}Iz=NN=irt9 zwTrknX5d-%Z$*n~-{DNa8xe8eIQ*UBrRb!`F#O=6W>NH#0k})jQ_mnDfsN#`Z- zE1&oxF@X=yBXC44dltN)jv*rd%7ZU-ql%`UU4ZNLIidrqbMTziS)#&(RCwXVbD~;E z65M1uO>}wHad=tmDbc}!Sh%1)QS|-x0eCe!K}4bMh1=XeD&j;$z@NFqisU=O;5Q2n zic)`L;9YB@McbQ0;7GXG>i_Zj+i~w~E zze0(wlgfcflr=%SG0^Uk4KaOGSka&x1RP7mMcq zcoJM>Yb0`dSQmUtWgr5uYJ(T9n-dyER0Rw8v%)gFo52UoriG3ZSA$Pcr-Wzk6a_z9 zI3di>)dxqN|0)xloBhlDX3WWm_e1484^g5aX5USaxmb};Njm+;{kTJYx4c422w zPOyL6J7M$k^TF!RZ-m?rX~Ez_uY}w5$-!ItnuYxMgy7)lM&WCZxZslRdf~v_!C=DP zI$`sZeZip4d%`^Kf5C@#-w|3wkb+x2RtnQ>aKRao6~b#@kio}3UK8HA9u%yOyegEZ z1q83?C>Dl7K*5i87YbV!dj?l^>V$w-fZ*}H8sR>PV{mMbLb!kL*5EDsr9z;+P4LEk zp>S}-DmXHRCycpa5!^n+5>}_K43;0I3;&70gH>a>!Y;!_!M!K5g=NnSf@6N17ZSOD zf}GOM3Y$sOL0*4Tg_c&|f-YpG2!TCcgO(X53IUfs2X)Yo3uljf3i`VIs8H(E8RRcI zEHs^Z7u2%;pb%gAI_R=CN*I6UdCdJN#hD6hXLd^ie1-3asf5kh6oc@fUiOt)Elb6zh>`Lr~+YToO zDLl3aT^$mFhz~XiSAIDX6pFGE))yZPqP<-!42|0tv}pfo;guc#1w9#EA?z3q3u;U= z6Mnja4Kgz}71qWfg9LnIVf>Duph)Y5!pSe-phKnegdxSipld#V1gB#?g8ZNS5~OVd z1T7=|5a0%P1a0n{6#OZ$4@y2cCOCUwbCBu$5kZTMRnRB)XTk68H9>zi_6ufID}pFj zdj!uTmjq4wb_!A~jf37be-M0oJ3nY<_geu>_#3u&^tB)k{}X1I@lp`8Y!WuQtXbgM zGy+?veJc2vHwe4vQZFFEdSUL59tsNPcfhui?g^gWeG7~DTqAgx+5&r-Rw-b+H^Xw5 zRtQ`s8eo~4Yl7mEhp<}LtAZafcVVE0V!_%im9Re%g#xqA>#(^|o#2C{6b8MZ5u_0= z!+4<-z6zz|fH<-uYkc>>4S z3$WT(;?$wgd>wQ&++2?)eJZcP)dx_|Hdhx^FRT!?cHBSh^5aDsUCJVCJCb0nP&K!WpRO zxuYPkY6?0U=O8dWHU_0GwiguHe1RS+v=Lan?StmPHVF>UyP%&xtruMI{{UrVtretv zdjn0{yjlP*d;wM6Um@sdqL_2KmLcUql?qFlT9*yc2-rmdYHaxNL_k@k+i&M5)9d}AxW zw(AJg@!>1JH|HRfe&{)$3f>3ZY5I&`J{|#GQQp8W(S$+0!yfU^VX;u%%zeK7JR}sO zxy#p=!Jz&@)%@u_VCadFTl~#tK?N){Hl+J(ALd7 z{wmr$sKYZBKge@7@IextkM8>(DBqaJ-@zRZtbCHq@A4fET$`B5Km4UXux7(K{u5Dm zp!P``|1YFHurcuz-(;*c(0x-9|Eug}U|(YbzaZ#YU|UK&-)-`7pvjgae5vw&VAhL6 z{5SBLK;JX_`TgH20(~6z@taiTf$43Ld>Z0P;M@fYf8$g^;9~%ZPgQ9GUv%O5PvP=F zD;9>|Jt+*l0z&bd6`a6x!*D(~h#n}A!T8(9a{|92Abh#>d?59gAHN5Z9(cG2$p1T> z97v;h@h1ccf#Zwa`8B?Afs$$f|G$BQf!T4p_${n`f!D2e@Hct>7ijx@D<9Go7Wh8H zmJiCs2EGDp<}YzV1}^E_z`xN33#5xI`G9laKor7)pJN9M#Qiqsmo>QuO3Rk>%M+ag zZTBzb=UVOv{IASGh~f3?~AzzNrR{NS6b1Diho=3yh22M#NL z@to$F2BHW*c>M*2ffI|q@lGJ;1%9X<Wce}yk5GRAB5&gGmd5Ob#L}2N zm2m_l4Nl`3T_!?a80GR{a17+|;|sjV&j<)K`#cYk2ZihpJj*lN<_~EwNaGbZctheJ zrtmhzxIx0R5_vI3PLPX`1YTZ&1LUVcJTDV!3n{6K%0#5z0;d_aO3lU zkx6%6QT3C6O_eUZ$E3Od(OD;6)#Tj(T%aQ_n^hTrS?s{G-+m*2`@)W=d0ZM`A+q63 z?7JM$6S;|J`8z*gY>O3dy;vCl9$w4)29N}_USG}2Z{h`9O8UYrNWSR?Zv5pzJmt5W3eX#h)#1{g9Y&ci+;^=k1JvV=G9Ge zue(PF0GZ#p&!0yI)Q~5+4`Rpx=WNEfjCuHgoUg-NCn+l6W#wmX5g<5VZ+1U-_Gv(X z3$~YQ7YzzPSaor?&UggqKeuz|@c;pkig(;=4vqnKS*={32lfFdObb^YzB%BQ)eG+H zvGoB5zdYmiU0f4Du6)96+OQ&kb@4Hmanm$lQP@MSEz&5UVaq+Ppl4pd)5#j{$5XT5 zlvrB(~W!wtxH{CcmHtIUJ&U+Yq22jR5@}eKyGQWiTY}+)&qI@H%5EcTIyHto@L~y%nJb$6w9j?i!VX&t_$CGcpC>SEMuC!c}bW zksYbr%Y{^M@VpdmrcX9Fru8J(rTHAVsrWee&fZjT%K4+*4U>uB{iIkfIr|t`=y-@5 zyCxQFx?n$-czHkg@%z2pH9mX5b>)%VYtO>LMtKyj?QQ~?xtGLE7)67_JqcVv1{@r- z49n##4+Pf?qPPdOzF@+A1b3y27uZP}#1%hu0b@@Fa=+tuf-8_NxZOMp@V6VT+|xEI!B<(%+@Whrz@@P}xh?_5;Bn}7F5%^T@M-I< zT=d@G{?OlBxSK|Q_!Hk*a~sc0_!r&WzzsDW@rQ6Nxy8}}|4qj%xLsR&`~#4yxFZ$q z{+G9{;I;&|`4f!HxZGDS{ULoO+--ZG`KLTI=Ke#+`;TfCa=TOS`xj@-=NcH-_+Q!c zmov++@SpIV?Lf)i1%_P=>|l*7Tx{IRNk4dhON zKOo~XC+7&;pR})^1N%YszZcNU>B!9XKenZdgISv4zt8X^M=DA6mkhq++}V=kZ{FC- zsl0m3|4m5?hv^;b|DOGV1AMgK-zKq%^DuOe|25K6&gS>w{ug}eIT8B_{_>4=oVc%O z|DOi;Ibo;Z{^G$qoOSa9{m(X4aVluO{+F)Z;%r~#<-b~dgOjRs@qcoroTIVd>3=`E zl%p-%>i-8`%t`aI@jvHO$Z>pN=Tssr{6qg}I2&44_^bMq|I)rC{w_^2&WTa~=g&`&pbj$`L-j={Fr4%K>A`{5Fsdaq8X_`Q<|Pb2dll{oI}QamZaNKL@Mb zoR|Yrzv#sg9PAL^uj>biv+@|rPuoY}T%FAGD{8@VY)@VA`+gtINt`|Fcd;ylBhNVP z7pV&7C>JF9r7)qK)4B0}ZD#^Fj;4qG(vSLaYFN>J2O@zSo0Yr$_$V*V0U_DX$k&~d zu@>)lZ>I|=uw8{+k`=QGtiwfqom#udM*T z>bILX#>G4Q!WykOqdV;VJnpXJl$Bch{a3z*6XLYq@3GFDbFX~0U$S^PXQ|6_zgYTG zj>ioXKV60i$J5Qw&nC&3V_q@m+kbc==ZX7_@96IN9P+IxUl8Fh`@YAR?+f@Wd%^7? z-$K7>_9o9h-$!oW*=ufh`r7Z9WDj_}_kF&3jLo_A+P8Y`2z!;sbKj9=L+le3Pki?q z53q~e>U=lN^|GsP-1W8o*~Px(Qt5kW>?8Xhl+br_@IBkqxzzVzcN;tVYN7AD_pjM+ z9rJx%U%zB8yrS@Z-PFuBbrAbj)i<)gUgG+Gy5GRQY|HQ^)I4JQ=3n$(bn5}TWK*W^ zf@`(xABuEeNJ$NQon?w|Lt!P`LY&~s)m5-Z&EtGE>g#L`=b-O*c^TVr={{e!q=e0* zM))2R7O`6l!+iO?OYD(MjPGx@j@|PI;d_OtVV9>ueKm9?oATYy_XAbN{+QtHOUVSqH{=S~Ct`N_ZoSB5XZ3FLP03-gkMG{%Ym!4}yT9Au+n1fkZo{wjU67N*#x<|> zJ)D!pz7)LFcjd(lcH0AE-}$*`*xf(_Uyr<0_M?j5pmORz)uGc*Py#)XZB;Y@N@gao zIW{Apd+d02r+ff};T>TcukHca31ircS?wUO<`#7POEZ~E%?|s>?tymzhZXdRup9eZP=*h;KTmZcrbz`@k zKMUgi0I)rOo&vG|?qVm#p9H-&a%9s!9R)=$b6}@aVn93A+Oy#=qCnuyTiBz}NRVv1 zH9Mi21oCm)z;1HFfj0SBvKJO0K}fg-dyQofs0P1^y?_k{o!q^G-M9b&# zRGw(c{xaeO^2}JohD2=#Eu;7GeYT1;i#$f^Lp=^zJ&4S^004Ghh{H^3E^T z3%wc0s__R4v34+cya`SpJ!Hj{Ft) zd}BY$vT+dDy|b6a1@!{Ge7jhmu6_izqCT>gZ+;7`jC{{p%YOyzIoigWUDyP~o_)=# zN~s4LvR<+XpYH?bRL!ggN(~TP-pI0eRspPk(7=L#%7MJsk67^1VxYeN0n1@y0dV$b zEvuiU21-rtu+Gj&foC>UvBr-JfR~(avHZGOz}3(jtixC;u#sHOI(q*C@Nrxz3*~$c zXmq}qWvn?3WC#jbs%42lN|BzmJR=@>v{uX7JsJai^jgKbxH}rSe@M=vHAMo0=OnCH zAQ^aKwTNX~j05)W;IpdNqJRNk+?$unDtP4%+^NZC zW&1k=11d9F{-xW2@|WjWZI*UG&`>%Hp0^2TW01-ceqRR+U7y0Lja~(O;Fid$dtnAl z4NYL_K#PH=4#%_h6fFSW$vVRNvHGu1urh`fn>FoYQF(xMdvwxg*Xt-&PsCRr`sg0k zVEv%aE|W;sQVD>PT7qURL)H7- zs|aCP+`jLFejUu3-CX0dc>>C+W>ok9mqA!zKg)dNJN^IB0g8PBP$1UECcV$DIByo( zL+ukq^I(xRQlAe+t}H(jfsgd5GizQF%SSb|lcns)^BG#agJltX!6$wDHdcK3Sswz@ zj-_6A+ULYk8&*lyNuM_6CYEUUsL%N_E7pI+7@rfb*0KKFiSjA>wuY5v7wKcaW)-)=t8 zW%F3%15Q3uu78-^XAVAJ!e^L;F19{f&;4Xdr5k;UbW_a3^Vaz!KAm8$j4}7g8XILw zo0s~$TRp=3?YhV(2{gn6$_#wS`v;h$d4Igm(>^gn5B>BWyVlLz+%(}`@VQX7wrGw#}{?Ec31v~>tFB!`lU=B=b-m{b20PjHIQd0*t6XXehi zcuVWfGSBbZ>HTdgjT!b}tGB@ZG;@)Sjdyx@GEDB&-z~ujZ=S7*pGAX-Xdu?(KW&W;d_S$|3$vk8E#OtgA z&U}CRq1T$%FsAw2J6=B)2Qs(2-}c%N0A_CFU-P1$_GONZU-9xU_hBkSFM0WV_GCJg zXuQr^yED0qx7YUf=FB&H z$zF!5SNy{mnre;792+r8fYnPHUkZM~d9(~R|_8@*npePxq;XE%0b4H#eX~xPWLea_W$(!;nm9!-K zwE82XF@%MX1Q$x4se80C0sdc;OkBm2rz|>Yxz{6LJXRls(-dOm8;k>=k^K5Vv zBQfidCyVx!!T(U}+235x;JH+JX0Ld}h^O7~JQDVRv9-6ustSIiD4tPhxH{D*VNsD@t!L>O@>m?PNLQ>R0-|6TQkf1- z-9(yavFRm-5j@#bjn^@PRL4C(NHvTDQ?Z_rJxa#DkOQ9f4swQ%W{;=m2?=BJd$=dN zO327X5W_@vt5i8ngWi1}vcxdV5W(HLy)iBzO9Ocj=%HwI5JwvVs!jCM_CY=tiK49_^p zFpwVE@ z(J9-@fOqwHm<>fTR=Irixab+dsLgKkfL$arg5JLLK(!JXB@WL#q_%j*c=}@xrz8x+ z{P{f((?=-AD(h+wr&S@0Zzpbg$PNTE%ImIrpevvZ)aoLSU?T{l{*cZikL=IbSgG__ zQ3PTT7fU>PX1p1(5j>AyC{IS@6^2K++KsX6_eGDn2>_!LmFe*n>clvzO!u&nI5OUU zP4-X^J1}hh5??e*9V+QgW5j^g3ZwPNU+2_CTn z>lk($LOnhJEf^P%!aaE0Rg6b95D(tq3P!Jqug3@9WsFXWr$?+{38V5dzymzIm~rCg z4v#$$W5(hjdyhxbg^Ub=wZ}j95#x2QrN<$}9NieO+C!)PO<$L>%wy}!FS<$dVvkAu zPx^byg&u|_Q}o=!f8F;PPSRK1nsztXJ4Vk~@XdXsa)kaA`_+A;`4{@6a?o8IKS-bX z(&J8k(ns(1{OG=KOE3LWcAIy)-n)jA|?AAT^ zJEL#tEQ4zIlgJi2BlM^y58x_a2737w|5=zBdgrM!!FVTuba8Ax^jVjXl9Xn`tnSA z3}k`3L&`Zioc71f`eQnMQOi%aJ&;uT<#m&8eV0?{TcbwYZY)cp=Ug6edy;a3{&1|@ z&A#&(z00HBtqFFN{_$+9TXktH{r005Zey!s=!vF{Zt>?1(3j#Lxw#HT(Q_rWZeZ+Q zdQWGio3JX9ZfSSJ&2>uz-6gKnZ7q{b-+ryo4fc~rH~6V_tB%6ct3V33Q%x8;HcRAo z#uH7iZ{WB!=7-R&meSq!n!)Kfe2yC^4MsmC&TxwwfYAT@nCkW%52ib9PI9|&&zJt` z;4!!JjzD@!@nN@msTX}{G}?_|>_G>)?snUj>`Fg=itGmaG37 z@1Vm1gWN)$9OyqTg5BsUdwOo8kJ}0}Tl(};cek#yo9PIgliSqSjr25ugByO26`l5W zi`(?`b@X)0jcx<}7Ift9wQd`(t)kEVn`n^RtfbR>m$*d>meFTzjolKAmeNCF=DRhV zHle2#&AJ{MHl|aDzq_LM7}8UBj=P?DWk81?|Kj=$I*&eG-sgIw@((R{veUK3ahCSe z^}Va9cA6HH{MuEw`UfrLR_~Krzl}8Z&p21X z=_j--k3+81$;UKe@;=x4qjfann-Q+4!TU7%B++$UbS=#cfN^#1sG&t4N4T=Wt7ziV zKv(xSw`f;}eO+y_H)&c2FW1PXYqXRY7uR-p8O^c4(N+JrgjUyU?|KtbO!Kzh?7H-R zA&t9xy=$3o0qu!wwX3uypVsqsnd>ue4ei4!6IWQJl6C{P&~=fgoc2%V;j-$Mgl7C~ z+9k$aM9VV%=CZJYPwNc)>hjr*OS3#b=(47QMf14R<3e|5(A=imT@bgZw3TjcE?Cc8 z+RNiFT~w9XwBuJAT|9iUXk!D9T-MylpkZz9x%l~={kM-Qm$Lh5v>TEeE{6k8({8;k zbvaU>Op}^jcDad2r0quJy975U&3AUw3xySmn)y6Xt{{VcYv4-Lu36$z&UB`23^j5YUb~BSHfNs8G5rqO-8(Y?ptA$5>)R9nd&i#E zvwaLu3b&;_jv4|GTQ}3Fl23rZ=uI@|7af4KF)P|_!*_t$GnTYXpccR*leM(ilTCm& z$!eP5ayj3Zz3u!UdDuBk^fTj$S00Q)L)SEOOV2Ar3YUw=&V0ZltHFxSF;2n9I8t9M-Pz-&i zcJEFH6s3Qo?%^c^=9W%SYwM2#l$ufMyxCYlw(AIWi_-zX&H5qgw*7kmJ0k|EX5w(b z*w;R4Ya<>oli5qn_=^Id*K|`Cy95JpCi$KOc}-d7p}YJnLMCt))8u{O%k%R70KGHty_~RYjFWd~uFlf17H< z=yUG4d6UYx+vzL|y-s~M`p#MNxr}OL{n~jftCYGL*X*3T;R@9#tHJqjkpi{ zgiBQRryA#lV>+t+s$0(YXZW?5hV(h(x!z}{1gc- zB9W;4+<(63-1FXZ?s@Nh&wI~vpYQXr_p=yK+Mm`E<7v@yWp5g%(A{FxJ1H%^eT7BP zL_!)mwakKkG(Ig&-^N12Ixa0?orT4g*D+~!B4dlW{n2TkE*V(7)!Lf2=dF$f;Z9`Q zCo;=ocVu{)t+kqk8F_Qs&Il!oMHhq9#D~cisop_p;1=FO{bxX0$mpE;WPyL07Gv66 z%fT)&O#8C0-TY#LQ(DQ{7V~W^hqR^78qIgKEK94Ituw!|-8M~yS7q))TaxCz zuF`x_qg7hMp)&JLQI=_Y%1@a;RkBD6c~M}VUT>Pl`p6@ZAsn<|28x5vKbb*6L!VzHjzn{aa~C-5oPKN{`gK_omsqrY`9fLY>+D#FtWe!Bw+4{&T5^cZJ#hzNgY1 zd(N6U9epg_wE!nr=g}bzY{@sfG~X^Y9L_QGxqeUjN-@*SA+Alj%~EW($Dl>p7XZwr z-!)5ZQVy8iIeJT)Sej(^YRye)Zu?F%OJalc_}6H&H@E7fhp3Te9eb`x-E2b4i00MO z$)Er;>Bto+Dq3geUwTP8b9RkcY;dL2=Ygx)6UGH;##cwPeb3KHD^(X{mCUo!OIB89 z74B!GIUCK)EM!hggAN&);cpj7$t8Mb?1Lwy`E6QeU`c^gVVGfN`t!InLY``7SbbDl zY^q?kb!U#W(MQ&7LU>r(w0qw4-e{)uY~F9v!SZxz?2Sp&HCv@pR_`~{zXoDy<-cLm znL$LV!yPbPeioAMb?!BN6d{t z{H@t^*dR%2t#ZTE;!}dO-Qt>QYk9nMx$kAu)7#^u`Mb+a?+JHEyN;bPwH}L>PS>3@ z{a&?I`ltK2>5tt}(xG36O`VoRNUv$6o4%giERC{7O&gj+q`w1GO$Xsk(!>MFrUCAO z(q|_UO&N*-Qq{&-Q=RAQrPlAZn(oT;l{(CYnJNVPNQLZ8rW0H*=^s0PQ|`zbX?2jd z>4_^I($xn%Ohfj#OWO;bO=Ij`rA9ZFo3_X}OXGT$n1(-clIH(fWV-gKgS3ocVhU}t zm*!dXOy~9Oq&wDgOxwRMks9vSG<{QNExntgZfY%BEOo0=Hhs5hk@V72InzfpbLp?I z1XE(4iIk`C*F;)wEVUKV8VaNkjgD?H91_OE+zTgGI82Tla9t- zH(6${Dy>edG7-ruOM}l>nkc_fkbY||GZ`+YNW=S2naJ-WOK;8F&NJT*eoPC}ORN&*+F`V~U$e$E{Bi zMuC$__K}a08#Q(&C!+==PEV{%CYQdKTpl(vIj;1dbt@e%X&%L!)D=W#X8CB4-G=a;TnnjY>n`4OO=F6yDYp{bVZ_L zTrQ+0Uy|Tfo)Mn+tCX|{o)k*VFGzML92ZtAoR`R^9TpmnoRu6bNfUm&dq(oQ9ua;! zb6UcDmLgmsDwZt&v`_e7@JY$4zX`(oc7>9q>aoHZjeLo+aH}xs*D=Y%6=A|<-MNzJ zjX}b-bw?y)JJ$=#k7Y|XVqQYeq)f?$ldFWw*QZPRs#gm4SxF_o+USD>SJ{w`j z6e8)Jv=9zVr{jN7+ixaB_x1YWimzKK-2oJi%bF~hFBP}n* zcCAYV+Z&&Y!=70RGV7j+<9ba5vsa&p!$x_6Yn6}0cGDa|{kezYSpr)?I@2ybqe2&) zF1jZ+*HRH61#RN9MifEKu@>>Xm5jh7=eF2s#b2ZGtS0ex&tFEkj7D*C;Dk|-^oDrn zmM=#0SiN{n!jRDzQYThU={FL<*TfCdH%3=LwRrWhmqw|gtKyc^PmBsvFN--B+l}T^ zE{eBaZ!xM$sSxM3G#Xt@DHor6Txawn<(##b1QL=vdZKG12CLQTve` zG0`c>$o1G^@n?^nM#=?Q;s(EHBfX*waa>4*5mb^Umfsd^Bs?b(XYJZx#Hqx@zxMkW zZN7?#J&@H#pKBp8l<8u0`=&^I=D35=`#UM(3#XPEt!Y0f&MUVx!av<4u zBS+;Jana--egQLDoI5wox94sZC&*0jO@vWm8-*|Yt=19ZLD~@ii({C0pJqS5adoJ8 zlKY1L+CNylLGY5lJUmEz#^MQoEOw*#<&t*(m*frNuMRDIOKiRPn`F(XTn8{ z9?0Mix75^;W#?K8~ zB9@#D=Vv5Xi}4kk_|M?Q;;1YB{Lo{I#8<9)^Ov4C7r$@t;DE$te^7=ej(aZT1Ezskx!aH*Ez}d|z18IxIda6LeimPIy^eVE zpc?;Uw3hhvuoC}wil(^z3z;8yR73pwJDx9F!4N;4oa4N8Wvwl6X1kKc4j>1@Spb5AXXbig-%#1@C7VS!}BMnCG%zR_v*E zpZ7jTM(oeH!)vd^i(OeadB5A{F>S3{-rl~ySf9=np5w1MOw7H&^P|pU41-c$jc^7# z%q!vryG>)`MtMBn@Sm8i@Cfhdp&!@|({vuEU>rluQQog>W0-hRDo?ZXE4FKKGEe&T zGv;ia$XiJn#s1mE^4xjD*qNnUdHK#mn2B8&&oX=vJH0H3#}a+O=Iqz=))e<+P7YqY zhmCz$tm7(P&f9kw?6i`1?)Mu^w8EYz%j&_lthC`(E$zk@J6rJ1Z+wM)b~fe>C%?eb zTnuEJr{-^va{rE|3ydF5S0pN<+#V@0!J|Mx14=G0(#gMJm8a;P!vUv?S0 zv;2~wPsBwm$^N{dQd$K@T~=a9uPVp#ZBH0RzdnbNmL4-C&!5FYY_bi1@Jg{_E2*K8 zcL{di5;m;ZcM9vVIAplDqzHRyw%73R!xLD&$u7gm9|ag<9Aj9jm5m9mif9 zh8lj{brjpIztM2-$sFt%$JfyB{$b2WXRYC(i7adf+s$x7D-+Apa5Ai3m5x=??F^fe zq}TF_x`jW?26O#X=R04A0HN7=xl`*w2Ts23ak`D1Q;=OkfyVBPm$@KNUmY z>Vug29L4Zv|9&j!myF>~+f%*?S%y{`C1CG!ZbFmQ`?2B50xtkjrXr8jh z78~grPwUj4=a1stKS{X!6c8n^?lFlV19Qy z^))|gVU$}P`eu4;tm4{T{j4w+w)kSRzU^ryR$khmZ}A@;lRZ(Rzgt@!^US%VPY9u5 zBI$Ykz9LoZgs4PcrcW6w*?U5NkG2waB<`5LRj2|M6P2y+aGHXdZIbFAdr!vt*1`JL zdL(SmszdtvQAF&Q!(RR1^8_r)dYAsd2oAd`jM2X)oJZ%lQTm-b|DrsNP<`8)Idqxw zM*Xp=-{>-;ul|_r3~DgDMt@oAG&=L$RsU7%PxShbqkaQ<5)FN4t3R@K0-fkwtiL7q zI~sT2RNu7c8`{;#*I%LY73EcP_0L3oMkCI%^*t|+pwg3ceU~4f(1If>`cm5=^e9Hr z*MJ7mvZrBT~EG+wxBI?(7}C-#?zBIyP*YbN>A6@S#}$JpMvU%e>9=rcBSf#I^9BtB9rwB4&Ou{Y)I5Q_Fn^<=Mk&- z&a@u&vfru~pHhcTn1$(iKe>jAxIuacv}@2Awe@;G;;PVKl9%4~<|}CBjJw`_mCNYh z=M{Q-;TKW4zGZqHH5DlHnYCUs@d8S1G1vRI;XFEBBhX8)C`0d+>FY)ODMdk^ww}cM z49b%-^?sF}M(g)e^=hY!QOg|)dQGc~(86F@J=*CL=x5J)?zPDRl<)YPTe2!2^|n~p z*^7^(5!`Rw(8;4{7;Ttq;gO4a$b8^>oj!tU|9s1>pUOsiKfdC|t<6HkT~E33XERW( z`wzIyvuSA2^;YgiUnweAev9i+DMmNvU*{$eF!YS1iaQ>JpwISIavQHf=7>sAOY?v!CusRdOx=V zO+s6Tc5|KIC!*Z0IIf(10=j^~!bI;}65rZi7)v_hrO-KZ~#dr}{b07@;pdsY)797YP zWJ7LhNeEgzrNh<31*5%#8eCdf5K4MM<9grOh-%+a1BpAGn- zLus>|b(eR-*rI)pJTDPUy#qYEJ1_2edBl zB4>Qva&$Lxj+0)$4At6onzKvW4y_3;oG~A3^fy<+AvG*U z9h4!?4qZz$e)a%|EwMl|KP7QAzMG-PU+m;W1el`f&C#5h+d_0lWd!G~kukb7FPKBg zH9{w#4IFfihvvokaMo-wMEQZMIh&v9qh&5GoZGf~sFH;PC$@}(MzWW3wy5Z$Wh6^Z z+($;O?sw}R8J0!usycOx1Bj^bM2GHlI{}qP@9Lghibr3?HS1^&2Vsds??`;1@FcsZbaAPb2o7M|IO4{6u1I zWa;)Vn?$fui7tF~0?EpNbQAQ)5h&@P?&bV3Bs^q~uC?Mf#M~`jS04I;jGArN6;6*L zhnbPOg*!$NJzR*c--k~~>Bt7%pnxGn`MHnog&<4aN8Db7xY9)TbKzU$vw)}TPkV#hqH=VVGF~GGf3tLH#BPND zK}|O@gtV-y(Ge`Wg$R~j(#g4T6G_!Muj9J(2GT+-(Q&J< zN5(%F>KwDVjwn7qs$+J&7Gcz9=`d`rAxgy(9gpkP$OH`Obl6lOtDZuC)p`zzz3QWr=URr8 zA6u>S@Ifi^Y`=@nsq;g%t|2E8_=lm6 z%RnJw_gYuy$hHFHeIrXp@GTEXDpAu>-hCXILX~u!eji05x07{li*k|Mo_L*fQVt?# zIj3Ekbr^AEOlgzp*+}F<5a*4eOk~f0BiaoH8OWa20d1MfX-LHRUhR|CQp7&JTN^Zs z5#r8H?HYFsxw)=G+u}Kbgj(O#o(qDJ?;6e8YC`~t`%|x-94|uN_E&2g&!!+&Z5OqT zutUh9^XIgaR1YH6X{WUni}oY0Vhgp$`N_zT_fc)V+P%m}%Pj3PPJ56}x(|R-JjgTlKTDuW1MDgt$d1(owg$V!2Dy=-CF%ofUrIzOz zBP27!Udz{kkDQCK(JFgqh+Oip&~n~yfRq{;Yne0k5i!|7E4q%01b))i8uQ~I?0ZbD zmLEFEqq9`44>{UM47?D0vq%e>36s^LJl90_IL@{B=LcK1hJhe& zzp{V&(vh1DpV;O<)sXjj@7eXoX~=ZaTXxnGD)QU+75nNN738bMQ?~9QW#p;y19q>D z5_0Nm3;R=x0utKM$hO}ik0@TKW51W9AQjkE_VY_*#5%Hqt-6kcR5_hxpPV8hnmWbo z-6v#_-E#{RK1Tx5*mH!fFoZ*X)TOf@rO(66qbU2e#Xs0&S1Nna>p!rCXEM7dWe(Oi zPGmnen1yA@v23NsGw|!dE$pJ*zu^2ko7wx=)394{AiJdPCp@&@k4=xAgcCP-vU}8j zz~3$1*&|Kk@FtZNY}aky;p<=Q*xyyhVEh9s_VCTGuw9uMTe#&590`orO)8(^gTZ?2 zqMIWyvQ&%xV9PMPU!B2TLHz`89#>(Ln?Ax;k11^S_Cfe}xeWUdeE`0U{M9sWeGmI= z{-tRc-wzMkO=!kx{ReMhe9Veyl7n;Gy zYj`^Jv1XEGH>_@VU$f`KD_D9R=CCnMWp_#Vg1+4Vwnr7ETCp>!YvSxhgGx$0v z*WBRu6i(Q5Ml+rG1lG1Wsi|=N5nQi&T=UJg4tV94Y|SawL-^J`sb=Woc9>TJYpRRx z!=eL+G?|w7;0NpXYDN#W!Fcmsnxw*3SU`!SL75M?0 za7+_yl(0^-RQDD~nh zV}^<5&8S+qE{do5i+v4dJ8(3im(_3rQ&TfAqYA!0uBMsld=>usP)T!q?lMe0OV+Ha zy#(_Q;WeA$F2W}Mb1Wvm64o=DV%>g!0Vb2bv#y;ehkN@+Skvpz!=()aEKKDb9FWt? zis(2C|JmNn%EU_H+?Aay;)*jclik63@aHs~HQB~`*Ki7+eAL9U+fxjCl-09_7Zt&W z4^^{1jGch*t-r_;Tq=aWn4DuZZ!drevZq-k{Ct?wSHOBUbR3?q&1J1EI|dJDX0n)( zN8#ouG0RLZ7Z%$C*0B#qUm@9oG9&t6{$+8h&@@ipD5z8;s>$(D>M~1?I$-YM366f-kNp(rDcr2^%r-TRunP=wob2y!`0Vne7WlfvqoJtnveRz zZB33E{SoWnkX&00PfH(obn9XbIf6I5Wtpi4^@S(=QiZP(UAh)t^pT^XxO)u@HE3%5 zb6yR%W~yr}r+dIZ!<02TKDomh)^ZwU4Q{Xrg`n{`-4(X%n`5pBae)QZQ%s_TGfc(4 zGwCub;m;dKnY+84;5w5*rcR|JybIUI)JS!JwO@5JLw%RSx5_)2lRSHP?ZFOa*PI>v z#Op4T_}mtD)N5u!=a<4~r|Ow&4=sUb9#k`BD0W zRxu+R^k9dRE145VxiE;cXFiVSz_pGx%&9fH@EfWHbBB=*JU%F3n#*d#zw7jwP6KRs zQliZ)xvdHJ2QrzS#Voi=CA zSc>q=zxNr{v-0ror*{~qdMPlq zoPu_*Uc=~l`x8PmT^X-iCn51?2Zq7LAJBoDOBu~aC!p|jOUC&_RX>#P^N^mU_aBs|+eRN#?StaSZqbY8-$Cw8*XadgZy{P{75zis8|Yb3 zC4K*s9!Ml8qlY%VhPX4u^xVtcQ2qUUy4tBO$l-Vn{X_OE=tg7){h#P1#IwZc+Y??u zVw{N1jeHKhd74b;`*%XR#fkKT?$4lr9kFz6yQdIryOpkJ`UEN=htXGa9z)e#f%Go5 zM^NoqKl)X22UMBhN$;L}03CC5r>_}rhjuBgpeqgChaBJ8(RJS5gYXqr^pt0Jp}M_h zbiutgD8$8xuHV=S%~18|JE~hCaX*`mziuhpgN>mZxd=jwO8Y9XyPkJPLKj2(5?T% z)z#UhP*de5bxrmesCuuzdK|k1DqQKUuB>$$N>cVv|EqNha(=r~-A<<%l09#)eowau zYD}ZCP%ieoy}dM4%X}+wlsa+*kVQe~k(tMv1n%vPnLay@RP9XPyWBwxOzP zE`jB@C3ngfj{KhqF3JH7po@2?GN3g*d>ON)=1(0(5z%vh~f;IS8y^>KSPQK=V?vw%vj$Sz&ZD(ytbv|c zaA@6Dt06GMqS>tTfOvP*XhU(UpcaV|Z6Mtp^6@6q%r3Y=T?{;}{hll2_1`S@%AgC> zbnYkhBi;q##Ens-InGeB)ds9NGqm(dawkN_sOSLf3blcGIFR7m2IGuzI3XEr8UGaL#dzqt)P1`snpT^i=n_p z$<$@1ETMs43DgCa85GvMgZgmT0(yyVp~@;*K=x}kQ;%4hLno+#)aZ?7(6`sV)WfN! zkoBpxRM~ST(C#QV>Vro@=)AEL_3aO1=-Id})lSnG`gVOWb!3GA!ljr}KW;aID9(JU zc`hF!Q@GRzH+j(9Q%&mCK||={F?H%kMMJ1HNSPXKV*urGd~us!$GHL6#wJ*fc=eXCM^`j81}U#nEL znPEU{lFL-T@)*$0<)>69{OOQ{P@w99sY7|~IjTdoYS78d4Aoa3Y0&X?m@17M2($6#Fh&HF>Wpw5lXgwWM4H(%cfO%6y{?eGqI_?Uh%CPLFL?9k*A4e6Izn`o=3l zfA;yQ5=s@IllGpfxGs6f0`IQsDJKs#-g8nNSw?}Dr`xGMkC%gLy{uFzWn_q}W~O?$ zhXkRo`KpmhB&hEsS5>@H7BUTEtNz+Ygc1$ts@E^eK$l09RqqZGp#Dp8svJ!ML{1>6 zcKF~S1M5F3Z4w-`^!JpC{Ox(Lvgy0Z>FIyK85&hV%>Dse*FlxKt$zWJ(x+m5`VWwM z(yc=5nFAk=bgFQvbD(;Chf3z^S+G~*u8JG_8(8)>sdzQdfRCpaph`2pKvrb6ipSz# zK*+zSV!v}5-1%Ill3FnZ)?PWKqCE5yJWVK2`O5hT+^lm|SRs?3b|ypRSm6)Ax`nBP zbWeaiB9Y1-wF%I^a=*$upK+i<+O2XV`#bP@7^`yh@fbidx2k-U9|Kpt!&Fd@Z{RsC zNF`DF6@2dUQ@PUq1^h1XRIw$00rQ*ORcP*?!JN(t6+6i&82ezSQq?{JddjR+lH^7} z!!|P&iN`QFY;2@5lKu&VeB-JVJRSnvDz-|V@(}1vq^k`0d<5CnDk>>Q2Z7CuoXXbj z0nl}mpmK^e0CuGOQ8ozq0Dd`6E6$_I88OGX=_Kx4Xb#WUlfkxeIg|W-3qm zyaLU`nDUwvFTtq_k@Anh7a(cJe&u1)7ht97Ze`=-=Yae@R{2(ICupnMs$8tp3HBw1 zDL>x$3~;T2ls(Fxg4QWNW%~FNu&Lft+1&mK_>%0dTp)c6675zfdv`qo<8yY({(6tV z)+Q_EiuexjBGpWJZPP3VZ-Qwz8GwFSG+Ql&(BHeILZTswmUk z?t^j?MLFa6J@C4npzJqv7yOg{QHrs?3$#{GD?P*7fThB?65QPioF0!Vq5M|hk~OIG zD!BzXdG#sn?zjW2R9-8EY25+3ot;WWJ8uI*PKOe|r5W_DyQ?&>)(kGwnw9w5n!w(d z^-9GzZ-FJps+Gc(Z-MXYFDfNPG=kIgb4p#;ZvwaOQ%ab^O)!*KpoE0o00#qdl{)Jh z07WBHDORBY9PYuCHiXv$#X^x%cKvk#2kuv*D_;j=tldhVqw0X)+gK&#TeaZoiLFYI zS}l;-6sELt$2H*14pLgzRs(Y1`6*px*MKJ{J(Yr!ssS$8T`Ay66%cBzP&&h_0$#m# zO19uCh%T~H;=H{A4hEYk`CDB9n3j>!o9xR#(#uu4IC=>{MGLZ%%O$Won69*}s zQc?OnR|y<@7wDcFD}hE4K`Fep0({=|M^S-V0czRPiZVMdfW7a&D|$RC2j(Y775k0K z!H1wh#a8iokfGV9IQ8)yFn!ytxYzj{XfNzkbS*6dfq@;0k@zw&sBu@ZGwdwb($l1v zaiKzvAnOlYrBisJO!aBycz!t2o;}}>Aa}|%K90lYRY{k_>x!~r! zx}vvdF4)?vtXNu?1LRZW6kT+3K>0F)qP64*SUx+akTiZ6JZhLyAOsx-zWcr_^tWY$ z7uKT+@@Cm!_0ItXv>*#K*7Pc@mB|7I3Ec{jJ2QdAyi?)fn+!1U?V&=7YX-2s)TRKc z)4_t4rSL*K9kd(ODTGUtWfX<0iXO56$(8N&_#_^ z7`*|5=4V?JB*ri}owZpZ=_CXWtO-=8QiK-f%}>ED6#!QIS_QRn5$H$V6qZGZK=Dc^ zh3Z$Sz#nI)u-82m$TlxlNV}N=t{ya1_-dL0d~Nv(MQ09yv1yJ%5&aNAYBd!;ryT^; zM0EwpzXPDaTv=iF?gN1JjjV8aWIxEQ#4Ff@?gz5bbMgxd7bF-?$uC}=3|XTdYn?<{UUHWzTf|*1R>|Q0Wo0tfaiIwuxUlKre%UOBNtqGtwwOBs;{Vs5B zS-!l_rd^n&iv1zEnhJ_?L{#mV2XjRL+EvlPo)k)UqNPs*f2 zBv8{EqYzpnK+J!`lrYx_(0JklMe$)cAO*am$a#i?HELZH-{)Z3SQOF+UtsczMtQT-7hFHANSXVy4%n?BQFdgk12;)HicoVMSls$s&bGn_l&4I} zJODvDfzJn)etS-FBS zyVY_vk6gf$DQCIMkuD3*Z@Jv`oHIDIV~Je$F=w!rw@7Y}sWV`HFqXS`e%2A8ghomRshwW1UIhF zkmFA}f`Eh{eC?$Jz&;I;*Y0uv>Sy}NR!R=w)TTG&n9AkAfbo+2-F-PY z*ZG*-He?UD8TZLUh&?E9y+aPrvj+;en`CCoGLU@p8krZi417qsOh)JJfU9{qdC_S* zaBj4OZ0cwS7V;;_`}%FchR|bVRbUIsHL}Sw99!`7g@kP0x)j)FLFBr~r2x1eB&W$P z1$TG4N^>kOKo31K&OR zseKD>*OM^Bt)LfJ-G<*m_+ikm5YGt^S`7gpDn<2 z`Y)2kQ48?eWrB2VnFXl*_nB1u(Hvwod?a;cnS+SL|41QA%z>pz4{7lSGw^TdIcZ~t z8MuG?5$Tb&8AuPjN6LP03Ov+qlS(p7f$Wn85^jkpxFxP3T^%q1@lKaWm$OZP&g?nT ztepvXcZfhd~@EBR~KccH2l_NdizX8Ad9)ZUmT@gGeX08iCxc>q(;wBS7JJ zk;LtMaOjOYDKVK3zT~bTT^8^`z}jUbn|D0WydX3vXYqjEZ8MUMBM-pIMx;vVw3(QCYh=Jy5Z8P*%NK5A^Z-WbL=<0mTp9ve&frz|s?)vJ3q$ zAl$D*_HYIlh!yY3POjvF@_S9P=Vv+KUTVE;c?}2jFR7NDiQ$0h@k-fzeGZ^hmdT2H zbpb2#lx*8^UBJ^SkoES~1?F8jvc?o$V3nOAyS_~a*tlb|Pf~P%HBKaZe5nqwxRES- zaZ(!?B__&JuWAD=VXW-E7;T{Raf|E&o;H{(+AOO%s0BXx2g){{)&ftI{bVl&Yk}(a zwX&aCS|As=$?kj22JyB|vg?ntfyWP9S&<(ba4s&Eou#tD&q!0*woXlOSBo$E?yx4v z?c&I;^wtEy*_yI5%9=pmU0wF?Qx+JWSCaKP%mNo0$g-2(EU+a3FZ)rI1vtiYM8g*v zpl9GGvG%A2$UHel%=Om*4(msVx0xE?tKtB0*;^*azxR$vDrN$w)Gi_?j0uKpo)M+` zOd$RKfao;L0Q?KBM7N6!a5wB0u_&GaLRi;{PF4)?^Z8Zc;@@;2O|KyCX{G~~^I0MZ zrGxUhBH||xIHfR0aF96p4(js-WGKL=0Z63TXf4WhQW{VAJ*AGOwPhfYP0l zGUQ?v@QL?LM!G`<81;XW3A9rI+w$MbBvVvCnfF_nPd&<@pZrSZ>;+}Oyz@lnYO*r$ zOm3Hv_fQ7FqD7{br3`9DZpvK#tOVYd)XGdXDgmXyD>4~bN?-}~f=t3@B@p)TjLf-3 zN&tgS$_R)`pu+aJ%v`r3=$Ocs(W+DgpDUy?nJJ2Z90AL$U8e~2G!MxH87cz17kgyt ze=C4>>G3j=PZhwHmD^=P&MJW9*$A2PWCb9t36^p4QUG}|8)Wzf3ZPWaM<#Su9$b3s zAv4%14{CFrWg5!mLF4M>GVfC5!EM448LtiUpyj58jEdPpO*EF#B`uscHjqjEj{+JO z>?S7l6i|19DI+*S0atvfGJCdDK$*OPjH)vQ6t)s&err)c=7E0%%U^OJ#d3yl^SK;| z{X9W9a!C#ZmVO~zm&gH^pdo^Bq#Q7#^%K51$N@%24*|!P1Am|wgz#Tv@WJ*mf%=LJ z+9vK1RIACLtl~ByG@A_2@Ee4=9b^#Bx<(lGAcN)4FA?;N$bgx4o^Xjo2IEd81Z;=| z+Gh$0m+q24QPoj`ei;euiq0a8ASB?-kr4hyl7LzdAcVP)z`)@H1T{kvsB%vtsFO(G z(0m*rYFHMy*KZ>bAIbvN_;A9HN?Gulw~1h$B@0gdx1P`#FAE~_ya;)|vViBcig3qT z7L3TQB-pZK!G)$}1l(UD*tW--!2Cc2hNk9(lzT)l@X?51SxE%NMS2A5!$c6UUW*`2 zA_5gf20;)+T=0sl7N z#mDI`jAu6E!zePq^I1Lq%p?I!imUOK{}DjG!$mypAptC#F2g(35vuNp-Fp_v%|p$`H4aTeiUEGK}%xn#URNC4K?67kP82%s}2 z7JrvS05N)7@p4mmAoF%J{^TGY6y*fsQ(oYKm4_exN(&xz;5_kW)p!ur;D-NOf(O&_ zPIz_>9;EZ_@Dd0Qbov+LofGk(I?ojE6^RGVUVMD{dOYZo<>GzZ@C&+yCfAZ*b9uD2ZrzKp!Xjo!k6JtbW@*BTs{4|s+fFUJ9?%0t}eVjQ5hx8fEb!-2xo zTeyyN9N^kq$5lf(aN*lk+;B1un4hb_#qPp^y5O@o$7mc_re2JT2*ZJvM|rqc8*#u5 zIf6U34hJ6DrQ^z09C!d^WM9hnl$8F|oivEebx4-xoB>gLTKM=Rj z1@K3-J%sY_dE%@{@TTl_65rzU%mQ70XbT;*^(X+%4_)Tm+(@QbKCE? zgW^+BWAOKx^&20ER{l$$$@6a&MU?So87XoBIjR^r>e>hi#FYjo|+U&M05GXsm!QUQFvm>&jnwg=#iiO z&sU>6MEmS}CJ)<0h)PY8ChM&>iqZ{KC)a)S6zw#)^dr*MS(I+FfSw3gD$-j1aY9+k zR1~oROw{IZMJJNACdL}*B79lH_}v_esH^9HqVB@0s;=$Z@U4Q4A|@ynC}JT7f`}m9 z-Q8UqcGprAl`!aTP#Oejkdl@ZLFtf2NxwFD5l5+`PQF~^CX*upgJ_sfW`1QQP zT$^WnWiyj@GUV%+?)M1Vk8ztZ5hG997pXmCIbnF(iQM?nYEM%d(_PU~c5xMQ=*4yM;h~g&84qW8^SezWi<^`18IxHHZhIVG$-F-POdzv zg6pl}d824*_N%6$J~(vTngo9(iU$39?r@6fU-B1dlkC8@>{nOd?Bh!d%)V^eB~+lrCjj|jadb|J#wk3D}*Jl-(SUi!q8 zIC0CZo%@am(dQ#ayG0l~QA(len@7PKL6X7hpU~GysOi}It^edF0z*}D+av9F1c7Gx zwr)jxLgdm+Ytymkw>{_e4k77v-9_{cP3%cquXypH+lmiLF= z;G_6IH{*9%Mu4|pjah>j$sEhpS>DqC4 zs`j#_k!zvJyV_^@cU)V(->Yq@+~cZj-(7R%Rkw@FrKdF?7&BZPc5u~LJ#=#+{nuFS zeqF<*>7r}(nGP62%bH&?Nk*1cZPz0)GDn!ItV^6Ql4IFl823KL zbPno%sXEAlxwB*Em+FQg=XVlGm6s&4oiAr7S8fxZIbVIWQh~8jb8cUVst9G~aMo>< zstCd^IQ?myEqC`TcWPe@Du3?q&gqV*NO{&yBPZ$H@v`e`H=LwZe9Bmi)*Y>nJ}7&3 zxz4eFW2iJDDbR74$-5L8H*-vsyjLnae9O_|L*M5!p_>j$w_bfd##HYRHpu%~{b8U3 zQq*0t#%1bo>$7_aSIZ5Dp$VRnjk~M%4Uf8tgEha{pDTG@eCFO;`=b^-#YrtX_Pu;v zMaJBm_L;Zci%f-Q?8>xn6}7VD+leK07dFN{wR7NnSx8!twZqikE?n9=YWFOxufV*n z$M#2%XTgL@f^B>$UqO7ZgDvaP;rxP#d$ta~Z}VkMHf>sk9_EvWzu1tEPvqHidfSAt z2Ih%!s@Yh{ishXjX0>5SoXh1l8L)1=9hv(y^1XHAq+G6Cn7y@F%W6)F)@^Ik;SV`g z-~L(|a%$$394@i4_G8G&JK$!OeJlIZj~YoU=M9rj;^GIazAZCM)sEgnYDvkq)VTli+*%15E_Q#w|#>tzhQeSSE$Q}BadW(PBnEAVTsnuu;y^y_9oX(MH$HCX=(742{l~MkQm1*o+Dn)RR4_orX8{_9vg~ z@iRvT2pza)f`+;lBp&=OLl1a;-S`4U+A{^;=5&&F>)Ow|z+Ns13P zH`hs>F^&IshO86v{Y<>~p?2-NOC50{K3>|13O;e_y`tLZ`{m+R7FM-tlXk~xwqd2ymYO?gT)uAG-O_uZNC2 z^xUDV4t;azj6?4my4%pdh7L9KprOkQePrkqLoXP*z0l8vjxF?Lq3a5LRp^{TZxp(p z(BFg(CiEzw3kiKj=p;g~5W0cT?}LsW^z5K32Yol_tfAi7|J*U?e?f-}dRWk< znxK~i-6H4*LB|JrI?%O&z6^9;ptl0u6X=gX2LyT?(8Yj01#}{y*8trF=odgo0QUT_ ztA~9%?95^B4ZCaDKf?|g_Q0^qg?%jSRADa)yG__n!j2L4gs|&_eI4xFU~dMyFW6tf z4hr^2unU5H4(w!LuL8Rf*l)m&0`?5BD}eX?@Xj9IyTiM4c>fLWu;D#4yi11n!SGHO z-pj(fRd_!N?>ON-CA@2d_l5Az58m6syEk}$2JgV&Jr=x+g7-=AP6*!Xz`GfEzXI<_ z;5`SttAO_n@Xi2!?}y*r;rDO&9U6WQhTmo3_fhzr5`Hg)-|gV{Gx!|~eounmb>R0E z_?-iOZ-DRq@ckXWgTwb|_%00JXW=_3e6NJ>hVcCkzN5kSEcmVj-*@0U3w-Z@?+&K_ z{{OqKZ6p43+er1`HnOj2``^6aHc}q6jqu^Nks^g{MCHOZvNF4cWEN~8B>EPj`e+Mz zxVnkl&)7snjW-dagPVwV_6Aa~v4ODuSx1Oo>&V2}b;LGp4cXvZL!ygT5p}^;gf({s znZ34xbcFv!n)d!hI-Qo0`PLmAzqIskwWzeWX*IOk+&a1GMz_}OU@%ms_idC!gv^& zRUSf89}Xg9jsZlMu^&+w>P1uvdl0MF-N;+LE~K9GCvtM46Tu~RAY-QA5!+Mk$bWTh zNFufsF+1IY@Rl?oM|2yJT?-A!UiW(B{Lwl@F1!ZuIA4u)MSVep*ea1vZ_ANK|CJ%# zcApWiwqiu_ZV__HrvN!Tk%urn%tg+6enP~)Wg(Q4ACVf(41~)k4GF7GK{);kOj5_i2k0vNdF82LTlZD@MUb# z_q|%D|J7Te|95SP&bc&CH!Yl@7n7&xxB15DmD9iIPLYFjez`vSnLl0hGl89S{=4mT z=f)O#l}RK0{(K$1ic(E?+EGcr?^a4bvsFYti_51AjeVk%)j!hPi__@x=acC}^!N0@ zAF*`n8&Py^S{U7`Hi+(j$e%u-^o}m)?M?q)`HKFJCZJ1kKBe<0(CB;^65Ze(jvk+k zp&u-Bp!>Dh&;@%e=(~nZ=+nOp=u3k-^z&UBbo)jX`p+T-x>bS<{iLS^eZuB3y;od_ z{)bI~er@_L-97&nedm+w^jOg=bo2i>>9Pgq=xPq9>ByOr^rmVSx~Tmj`p<*=>Hdj~ zbgb|WIGq#LqP!%Z+yC5S?avibQK;$I|T2I?;I9Y-#6?SkU-)8Ph0py0nQO8Z@_JWtwD|9E}er zNmG%1ObcdvNINjfM@vrSrQsc~(;TmH{X4Lo=5+Njoxogf``OkoM=!9vXM^ z4%%yr4eI&7%hbVV^VHS@)6}^)qf}w0L2Aj1ZmRA2cdE2q3stkDp6dUwin=SZ^xvO{ z0;-GZCn`1}o%-QVBK4q995wD~1l6uQh-$gvL-oJyO@Ha6=L5@y*sjlYL>W8X|PJBnrb~D){td@Kp zDJO3j6q4Ebv&n8uspK1d@nrVo2(lU`klb?TE!lVeB{@9#33=L(M1FqAg=|(}OZGG} zBd`9aPtJ@`CuiPMAg|U+kiE1Xku3-L$ljJbW5a*pYFa>372 zl8axgksgdLkQg6Nk4Y4egc#vT0#1%3ak3>T=7}Lm*-ewAiYSua6C_EBc8^Fhx_qP{ z@tdRvS1*%z51b`Y$BvWOOPNS4zKkRT<4xig_Y!e=W|}CT@ryWa+e7?yp`CcYy@5FN zw30Y-wTSq*Ig7aDm`vQYKbB}49YVZ%+lMGo`ifX6^@QlrKp=jSbs|2fvLv1nG$iV# zY7iGsDG(>0h!Y?E5+u%w-XU&j|Ii%L#Fw`Glpo3_?==dqP=l1VOOfpTOGfMbPhcBkbxX5e~OI z6Q0ys5w!9R3I1^!1U^rBf{48sAyei7;pIhMLiI8i!Lj-*f#!3Zu%va6(80QkaG`S* z|NZS8eo<@;PyN%2caChwH;XsmLq^N-Ezk1tE@v|EZkY-AE#Ywdc)c%PSj7X+@D0K9 zE93Fqwf6Ym56$pSsXBP$lgjuCnk3%8{~`Xz!#jBI0B(Ht#5ugYzzMw8^Mm;B^*ix3 z2Ul^|WoL1W&qi=+dEL0;T7e?14fOHeb#O zJO0BQ8)l-5Z5vU-zP6CSejRv#eW!H`+f{c7n{@v)b}O10`;&1u_Mzpv>*b0$*C5tW zS0DRs*P}%(uICu5U9)A2TwA>|UCFfxu4(^;x!T=*=bB^Y?&|r5>^l9)$+fG)+*NZ? z$JK~Q$#waHxa;ZL0f?9$^8AL2-sOuf-jyd@wDb?S6whsAik~cEv<^;S-um@oOi#37+Wf0A{fCM$p3gHd zZA)>O0@GlOaDz9-g6AoQ`z;RhcG3pp|JV>C=&y=-J|u~8ye^1Y$M9gTWpiM*W=~>p zR}Ny{>HmjO_Fi<($s2br>+5mG>}YkaJy+#iBT(S%pp@oZXdL7G(ILQD8Smj7Or|+| zk}=Mg@fOYw4m!@p#tP1xijSS81nxOMI>+ri_#eCT?LKB_-aH29KCcxgLH%hb$twd+ zJLbMQIb_#3dAbxiY2CKu-B+8Y??^jpl+>G^M(Q?oC|sp*b|lUs|n)0DNm)4ok% zr#|mHPS&TmoRXv1oZ>DXa?*&|;q>|RlH;JyxMT6I9!FJ7vtw*mg=3m7*ee|h-{(4bW+geCD-3ram%Md|D0Xvrk%x1*pKk4t8Lj8A z@J7*Llla)7)$p!^vj~?%7dxB7;lBqR4u9RY?+IV9$Jvb7_wfF(XI`$iKbl)&{|l38 z@6H`(zuXgG&*%NhUiv=8{#u`d{lF7rd#iJ5_T>c<_OnX-_H%<*?W>*G?J=u|?dRz` z?WO)(vcuBG>kkYkD*_N}xWDD6` zG2^jmJ#@jwK9|L2U5CMjwz_2f$A8S);QCMNlG1wXqe{irMqO#vF(y&gJ-^;rA2N5d z=I?j4*4MPKCe>+L`|wL!$Hxg+f82k~y2#;-b@^8&>n~i}R#o<1qpCR^{ivS$+P8 z_!MR3SmiIhx5~X6Y?bTeVU_=$Y*q5p&g#ov1FM!hidF-mS**01 zcUiq0TD1H;KVrGL(P1gUP-_{qr@->h?qo}yone*@t6r8ezp0krdK@h6Y7H%!GnFhW z{X{I?U3o1vl`dNHa~-w3y1vWuM#G|oXwZm-jZue197m1C{BWLyYILGSopy+YI+Lfx zatYZY-PX>6c2wWOEMMNjR7c2yw0y%N`R!SYCCSdC z*Hp924>rb{KNRyb_s)4{zRrO)_kLq;F0`a>&a5qAzB})p`B|3B=DIc~%nOTmn+qTO zYc{DhW>y&0Y4&lr#;lnm-|VD4insFpFUNft1D>cwq}v1T<5dA!eb^~9=)-}tzRW$q6X?2}rPV#$0Hk$s6K|J4SW zY`VQPx&MG*lKI=x#41A5#6U*U#Bctd$^O7gCKY_gO^UxUn5^0_8WVT^G8XjzW-NBG z()ev^mhr_qvBqmTKE|x~o*F;NbT;O>VrS$@?mZD)~_)FaA4eMPa7C8>1 zDI$vzTigz#sJb~r%5=YB#(`!-L9Wk+=Y-P?4b{R8|C)IjPCAnf1;{prBZ#))@266R zYESqKPf{)!3b-6IEV9^T7^$&fF!*@T!2N2Af%oB3gQdANgNmkbgFlI02CopZ!827G zgI^c44N`wg8g%E}GjJhu8n_4^HRxH{VUUqEr~li!Uq9${lYVM_u|5wzMgQ#CPTgz+A|;Or&cBfEa-?o(>h zeHv7zOYBM4ooA2Go!0ZxwFxBY+B90}PXDK=yL3xj*UjLzZorH4x;Ik~=_)mC=&Vdn z>TvJ%W~Q~D+RP$y|}am zRE}#uJi1G}t94H6`0GBcY4NXG#;XNduE`&?E@=m7;degMvQBc=T9Y@_;`uG7#po%Z zg>Z0bMHC#2UV`D(6S^A|2(bL?+|ra#_Kb8`NP=A@0IWR1K8~8;zJ@ zO^pwi#Wl<&uZ-GIiN9eWL4cwd{q6X>o@hOs515Z+B9|1nNW2P=2z;kd2s5= za;EBSW=iVENDtLddU30Fhn!G1N!X>HoHnPHo7JoK;#0lane03@LVCPf$a^0(w=lZe zo!541X%ua>IZFw(O~u=4-|w7LBOO1eHt}agm8*F~_4bE0)dSR0)lUkksyEJrs1nB9 zRedvDRG(mtR7LpYRofT&RfRGysZy+2RNu01tB{+gR36fQsC05ysmQi{R0$$Ps+6*N zsZ`_>RHD_*RrG%=t1P++sn{LAs!|?*LgnwRT`Ek4v&xJjJ<5F*waTHQIm!a1G0G+U zZ?2%#w1{<2aEzOJs6ixE+($-b^sw{S|S>?Wg9vemqzM?|lpVN0DN_kX#HQ`ch^ z6Exo_YSYMyj4_sqDdnn)3jL21Cs(g3K0k6&@$}_gikbIk6~raG6@IAHDA?;}E9@|i zQV2HnQs6ZuC^Q+GDL88@DV$IeRHzW;Qo!Chs&Mndw*1_IDfyy59rAB~RLDCPrps%G zgvu-8UdSsey2u-I8pz2xFA{PiS5?p}R-cicl*n$^1!H;(e5? znShsUY#m;9hnA_V+n|E%Wg7w6nctkUT~5rhlQZiw7wpDl=)c-zcIthW$!JQFc`h6v z^E~Z|O!_H%nO#q{WS)0sZfTu^HPV+1v!pMjMM!I{ zzLNedij~&!Fp|F7C@X#Y5T7(g{(|)Q%Y)J(Wq+mImWQN1a5qWq)-8~VeHkxB$$Bg0 z(?ymV-L{Y-UsRD&6n!XVX2c~`NMeyv_t})>eLpU#n*U8Qzvi=~d3%ziW}m<0yAec^ zWztr%cS=KYVNyg=W$c>d#=r^5Kb<=y?|+?^s4MA|NKUPg=n77g&~*!zxNh@ILP^0< zqWY$e#5*Q&iS&t^5*I32C8k0cBn~*via!(X5?4D^B~I(g5dU{4F5YkJF3!s1ES@>1 zD;}RAA--&POFZ$?Y4L&{M)7Mtb7EVf-C}nas>HrVW{TBGhlyRCa~GTUcNRN$Ur!9| z+=DH9uvZT@>A~(i*p>(T@n9n!?7)Mqcd+LUHrv52JJ?`;TPX|N{^Hlx8VG}wLy`_5p)8SFHJEoQK{3^tX)ZZgfx7GN6dyM}!7s0L~*iHodh+qQ|>>PqEL$Fr}HVMJ*AlMcJ`+;C1 z5bOYgtv|5m2R8e_E+5$51N(YlLl5lafh|0+cLz4@z-}GbrUUzPU}FyK$bqdmum=Y= z-@vXL*lq*+Y+!>8?5u$;HL#ZkHqpTD8Q3-h`(v9qz%~!q z-vJvtU`GdR<$ygLuz3S^ZNPR7*rx#-G+<{2Y{`JV7_bQgc3;4@3)pV~8!cdm1#GQ= zJr%H-0(Mcr_6gWG0UIV@rvz+~fV~m0DFSvwz%~fj{{R~wV8;V&b$~q%u(<(tHNbWT z*v9}H7+~iDY*~Q43b085b|=8L1lW%N8xdd!0&G2iJqNJa@ZY~(2C%&V_7%W}0@z6a zTL@t90Bjn7-2$*p0QLvK#sJt609yfI4*;0|!1V`qKk)g1!4I5$VCe%dADH;Sy$7~E z@aut54;*@6%>z#!nDM}c2lhMg-GSi_oOWQb18*Ie>cCA0HahUnfpHETb6}MNj~tle zz!e8}IPk%N0S=sRV0iUH_kF{m-lhE;X>HfiDdVY2ZWy z3mSOOz;p&~Gq9O~zYL6J;3xwt8Fi@E-tWdfo}^8Tj10JixzmZz?21UEU;mL{|by(;J5;-6?m+`Tm`Nw zuv3AL3Jg@>oC3=fc%{H31@0)YMS&j*j8Nc!0_ziap1|w`E+?=zfv*V+P2gk#3ln&k zz_bKzC9o-hKM9OU;79^15_pind<3o|up5ET2nj6&cL z0&5U>g1`&}E+DY~fbRzkKj8EMiw}5vz|;e79?SOaV&@cu~NF0`3#Aoq*p2j3(eP0c#0( zO2AA4E)uYhfNum0Bj6MPiwJl_z!U;*5U_!O{{xI4;P?Qm2Y5Wd+ySl*uycTq0}LGC z+yKi4cs0PJ0qzX2Wq=<8j2Pg+0P6*KF2HO7E(@?%fUg1!72u=*3k7&5z%&7F39w0k zKLU&q;D`V#1b868`~a>8useXy0Spe{YyeB+|GbQUCI)aXfNcT%3Sd+KhXPm=z>@%G z1aKjM{Q!IiU^oD$0ay&cTL7j4a1(%y0Q>`B9011vSOvf%0OkO21%Mp@d;nkofX*MZ z{GitdO+M)EL0b>{dCp9JJt|_XbTj=(a(d4f<=) zSc8rlw9=r52F)|*nnAk^`ee``gU%SV#Gn@jO)%(wLE8)ZUC`))4i~hxpr-}REa+lE z`wIG2(6E9|6||_JHw8^8=te;s3i?mbc!G`-w3?vD1kEMrDnUC5`bf|~g3b}NjG$Kp zO(N(HL0bs=LC^?-4iL0{pyvb49_aEwdk6YD(9nTS4zzHfcLPlu=+;1+2KqD5n1PNA zv|^wK1I-ucx&tCKn?)Jz1vvS)k?1D&ZLxjZNJ}ciw#)Y| zWWU$c7VHRi8EqlaQUzNUXSR^dOVL}M?VE@d!%MU;nBm(*Y|7QQ{026Voza3@GVU8l zD*Ynb9gLQ)BM%8$n_@jrfObFO$9(O+8Jfc?Uyr%Q-LPQ}L0?nT5lAZa6lcM-|J zy+gYOy`}{un$K`U?f3$scv51+Kx-bkuyPIU9pb;vA_9f0>x0`f$dj;v^;?U^4{6YrQzpkAa9Y&P+v)A~44k3R|hoU{j$IJnwYuIXSZ$LkCp;mDXgY842QtzRi z1(~x4k;d;@V_oV(aC(!g^<_ViK9SZ{*k72-bRyOVqgLg2cOae%?yHiY+mYWt?9nd6 zlwLS0P0$+AB%Dm56nrFxqzn)|MejZ?nBG0 z5E*!o^f$jGA1S!}?(emudB_M00qsE)GqMrEY4N`sOCJ%dpV$7D-p@oPt69)a1W8Rr z)?x>isr|{wE1#O>H%v(g=1Dr*kId*MAUa0W<%i_Bf1Qcha-@F@k}oWab|uk;5lG;L zQ_CXNVaTbY+e?dILy!%I(IwcMgf;{qa}(K1-j#mH&fd@^|6Cu0(()ATPzGPWM&k38 zmbhHJ5Y05cB{vlh#5I;3?NdlQ+>zPWQ;Wyi+z^%LZHrYAPml|gf<@S^SYM_h%(gEV zb%#j^uc_mrX&3>i($zqFmQNclh=c;i;#Pt)a!+diqM@uK68d=l5A0k_p4%V|_e=jU zvRNU)ci#UgO*TgccwVFZ3!%ga8Q|9YgA+DD!nj2Lcoyp--!5^ZUCi1C4Wyjo?}Ek& zHH5^`w@`y9BUv0(3$T}25R*gFF8M7aM@l0YF7g6pQ35ICHbFZYa~~08kcVf1`a=jQ zyK`b8jZF~Y=HHx$eT~+;dq}8g!+dMyZ6rZDYu;>u2N6;VLA#qak*ml_L#z1=V=hGB zQgJ?k!in5=x`*~SJ+Wtz0JmN9XERPCoUbS6NV%sF>EPBm*y&JnSrC=XsJTlShY^92 z7jt8=2a&>h2ejWQr0hmK#{}mZjCUbj%NOUCMgBu-ckf5Lo`{82I`ztr*;8MZ=@Ji0 zXVc&Pp{L8gM|+>^r+?EeT(PsqeooMHUh2)B^c|%qhl`>ekn>VM{aG#ZY;{x*-M0Vl z48O!r`s#Au4D5q2Puu86ucXb~Kh;c+e(XQPmfS%9sYgM(A->WtbTwa@8E4UQdSLpk znd-6<`m2VMXirq1o=bnSXY@DmY&QMn<;LG)9vO5|$xmo!bVoUn-ucq)w{~hgJv+(f zci65Ny5v`7v_GQ8h0p_!p8L%<9YELQ-~GFT$Cut>@Ov6|NvVmR^!4PT>FVAW^t86v z>20QeMEkl2+AB2~{X2tD)Sk9{N}w+jg{RpgUFi<-m(h-Cs@9I4xVbpBtJ8|^c&%qj zaKMbdu2VS$`=*1x^yu~lK2sn1wCJjn#3|EuH9Er?W3+pE_)(5t|McdRUa%B>Fz5JG zI9ZHdJ-IOnd#Go(1nJwF4U<+SGp