All the standard opcodes of the architecture are implemented, along with the
following three pseudo-instructions: cmp, cmpc, move.
In addition, the following two illegal opcodes are implemented and used by the simulation:
stop 5-bit immediate, SourceA
trace 5-bit immediate, SourceA