diff --git a/test/same54p20a_test/ESF/modules/core/.#clocks.h b/test/same54p20a_test/ESF/modules/core/.#clocks.h
new file mode 120000
index 00000000..5f065dba
--- /dev/null
+++ b/test/same54p20a_test/ESF/modules/core/.#clocks.h
@@ -0,0 +1 @@
+penguin@penguin-arch-home.19167:1609094009
\ No newline at end of file
diff --git a/test/same54p20a_test/ESF/modules/core/clocks.h b/test/same54p20a_test/ESF/modules/core/clocks.h
index 08c073aa..f99a82ba 100644
--- a/test/same54p20a_test/ESF/modules/core/clocks.h
+++ b/test/same54p20a_test/ESF/modules/core/clocks.h
@@ -16,23 +16,6 @@
#define CONF_CORE_CLK_XOSC32KCTRL_STARTUP_4000009200ns (0x5)
#define CONF_CORE_CLK_XOSC32KCTRL_STARTUP_8000009200ns (0x6)
-#define CONF_CORE_CLK_XOSCCTRL_STARTUP_31us 0x0
-#define CONF_CORE_CLK_XOSCCTRL_STARTUP_61us 0x1
-#define CONF_CORE_CLK_XOSCCTRL_STARTUP_122us 0x2
-#define CONF_CORE_CLK_XOSCCTRL_STARTUP_244us 0x3
-#define CONF_CORE_CLK_XOSCCTRL_STARTUP_488us 0x4
-#define CONF_CORE_CLK_XOSCCTRL_STARTUP_977us 0x5
-#define CONF_CORE_CLK_XOSCCTRL_STARTUP_1953us 0x6
-#define CONF_CORE_CLK_XOSCCTRL_STARTUP_3906us 0x7
-#define CONF_CORE_CLK_XOSCCTRL_STARTUP_7813us 0x8
-#define CONF_CORE_CLK_XOSCCTRL_STARTUP_15625us 0x9
-#define CONF_CORE_CLK_XOSCCTRL_STARTUP_31250us 0xA
-#define CONF_CORE_CLK_XOSCCTRL_STARTUP_62500us 0xB
-#define CONF_CORE_CLK_XOSCCTRL_STARTUP_125000us 0xC
-#define CONF_CORE_CLK_XOSCCTRL_STARTUP_250000us 0xD
-#define CONF_CORE_CLK_XOSCCTRL_STARTUP_500000us 0xE
-#define CONF_CORE_CLK_XOSCCTRL_STARTUP_1000000us 0xF
-
// Oscillator Current Multiplier
#define CONF_CORE_CLK_XOSCCTRL_IMULT_24MHZ_TO_48MHZ (6)
#define CONF_CORE_CLK_XOSCCTRL_IMULT_16MHZ_TO_24MHZ (5)
diff --git a/test/same54p20a_test/cfg/conf_core.h b/test/same54p20a_test/cfg/conf_core.h
index d90a74b1..fd4a2a86 100644
--- a/test/same54p20a_test/cfg/conf_core.h
+++ b/test/same54p20a_test/cfg/conf_core.h
@@ -17,13 +17,14 @@
*/
/**
- * Define the number of wait states for the master clock.
- * Can be [0-15].
+ * @brief Define the number of wait states for the master clock.
+ *
Can be [0-15].
+ *
See Datasheet Reference
*/
#define CONF_CORE_MCLK_NVM_WAIT_STATE 0x5
/**
- * Define the master clock divisor.
+ * @brief Define the master clock divisor.
* - 0x1 => Clock Divide by 1
* - 0x2 => Clock Divide by 2
* - 0x4 => Clock Divide by 4
@@ -32,16 +33,18 @@
* - 0x20 => Clock Divide by 32
* - 0x40 => Clock Divide by 64
* - 0x80 => Clock Divide by 128
+ *
See Datasheet Reference
*/
#define CONF_CORE_MCLK_CPUDIV 0x1
+/** @} */
+
/**
* Define whether the DMAC is enabled or not.
* - 0 => Disabled
* - 1 => Enabled
+ *
See Datasheet Reference
*/
-
-/** @} */
#define CONF_CORE_DMA_ENABLE (0)
/**
@@ -51,63 +54,326 @@
*/
#define CONF_CORE_CMCC_ENABLE (0)
+/** Currently Unused */
#define CONF_CORE_PORT_EVCTRL_0_ENABLE (0)
+/** Currently Unused */
#define CONF_CORE_PORT_EVCTRL_1_ENABLE (0)
+/** Currently Unused */
#define CONF_CORE_PORT_EVCTRL_2_ENABLE (0)
+
/** @name Core-XOSC0-Configuration
* Configuration options for XOSC0.
+ *
See Datasheet Reference
* @{
*/
-
+/**
+ * XOSC0 Enable
+ * @brief Enables or Disables the XOSC0 Clock
+ * - 0 => Disables XOSC0
+ * - 1 => Enables XOSC0
+ *
See Datasheet Reference
+ */
#define CONF_CORE_CLK_XOSC0_ENABLE (1)
+/**
+ * XOSC0 XTALEN
+ * @brief This bit controls the connections between the I/O pads and the external clock or crystal oscillator XOSC0:
+ * - 0 => External clock connected on XIN. XOUT can be used as general purpose I/O.
+ * - 1 => Crystal connected to XIN/XOUT.
+ *
See Datasheet Reference
+ */
#define CONF_CORE_CLK_XOSC0_XTALEN (1)
+/**
+ * XOSC0 Run in Standby
+ * @brief This bit controls how the XOSC0 behaves during standby sleep mode:
+ * - 0 => XOSC0 is not running in standby sleep mode if no peripheral requests the clock.
+ * - 1 => XOSC0 is running in standby sleep mode.
+ * If ONDEMAND is 1, XOSC0 will be running when a peripheral is requesting the clock.
+ * If ONDEMAND is 0, the clock source will always be running in standby sleep mode.
+ *
See Datasheet Reference
+ */
#define CONF_CORE_CLK_XOSC0_RUNSTDBY (0)
+/**
+ * XOSC0 On Demand Control
+ * @brief The On Demand operation mode allows the oscillator XOSC0 to be enabled or disabled, depending on peripheral clock requests.
+ * - 0 => Oscillator is always on.
+ * - 1 => The oscillator is running when a peripheral is requesting the oscillator to be used as a clock source.
+ * The oscillator is not running if no peripheral is requesting the clock source.
+ *
See Datasheet Reference
+ */
#define CONF_CORE_CLK_XOSC0_ONDEMAND (0)
+/**
+ * XOSC0 Low Buffer Gain Control Bit
+ * @brief The default value of LOWBUFGAIN=0 should be used to allow operating with a low amplitude oscillator.
+ * Don't use this setting except to solve stability issues.
+ * - 0 => The low buffer gain of XOSC0 is disabled.
+ * - 1 => The low buffer gain of XOSC0 is enabled.
+ *
See Datasheet Reference
+ */
#define CONF_CORE_CLK_XOSC0_LOWBUFGAIN (0)
+/**
+ * XOSC0 Automatic Loop Control
+ * @brief This bit controls the XOSC0 automatic loop control:
+ * - 0 => The automatic loop control is disabled.
+ * - 1 => The automatic loop control is enabled. Oscillator's amplitude will be automatically adjusted during Crystal Oscillator operation.
+ *
See Datasheet Reference
+ */
#define CONF_CORE_CLK_XOSC0_ENALC (1)
+/**
+ * XOSC0 Clock Failure Detector Control
+ * @brief This bit controls the XOSC0 clock failure detector:
+ * - 0 => Clock Failure Detector is disabled.
+ * - 1 => Clock Failure Detector is enabled.
+ *
See Datasheet Reference
+ */
#define CONF_CORE_CLK_XOSC0_CFDEN (1)
+/**
+ * XOSC0 Clock Switch Enable
+ * @brief This bit controls the XOSC0 output clock switch back to the external clock or crystal oscillator in case of clock recovery:
+ * - 0 => The clock switch back is disabled.
+ * - 1 => The clock switch back is enabled.
+ * This bit is reset once the XOSC0 output clock is switched back to the external clock or crystal oscillator.
+ *
See Datasheet Reference
+ */
#define CONF_CORE_CLK_XOSC0_SWBEN (0)
-#define CONF_CORE_CLK_XOSC0_STARTUP_TIME CONF_CORE_CLK_XOSCCTRL_STARTUP_31us
+/**
+ * XOSC0 Startup Time
+ * @brief These bits select start-up time for XOSC0 according to the table below:
+ * - 0x00 => 31us
+ * - 0x01 => 61us
+ * - 0x02 => 122us
+ * - 0x03 => 244us
+ * - 0x04 => 488us
+ * - 0x05 => 977us
+ * - 0x06 => 1953us
+ * - 0x07 => 3906us
+ * - 0x08 => 7813us
+ * - 0x09 => 15625us
+ * - 0x0A => 31250us
+ * - 0x0B => 62500us
+ * - 0x0C => 125000us
+ * - 0x0D => 250000us
+ * - 0x0E => 500000us
+ * - 0x0F => 1000000us
+ *
See Datasheet Reference
+ */
+#define CONF_CORE_CLK_XOSC0_STARTUP_TIME (0x00)
+/**
+ * XOSC0 Frequency
+ * @brief This is the frequency of the external clock you're using for XOSC0.
+ * This can be anything from 8MHz to 48MHz.
+ */
#define CONF_CORE_CLK_XOSC0_FREQUENCY 12000000
-
/** @} */
/** @name Core-XOSC1-Configuration
* Configuration options for XOSC1.
+ *
See Datasheet Reference
* @{
*/
-
+/**
+ * XOSC1 Enable
+ * @brief Enables or Disables the XOSC1 Clock
+ * - 0 => Disables XOSC1
+ * - 1 => Enables XOSC1
+ *
See Datasheet Reference
+ */
#define CONF_CORE_CLK_XOSC1_ENABLE (0)
+/**
+ * XOSC1 XTALEN
+ * @brief This bit controls the connections between the I/O pads and the external clock or crystal oscillator XOSC1:
+ * - 0 => External clock connected on XIN. XOUT can be used as general purpose I/O.
+ * - 1 => Crystal connected to XIN/XOUT.
+ *
See Datasheet Reference
+ */
#define CONF_CORE_CLK_XOSC1_XTALEN (0)
+/**
+ * XOSC1 Run in Standby
+ * @brief This bit controls how the XOSC1 behaves during standby sleep mode:
+ * - 0 => XOSC1 is not running in standby sleep mode if no peripheral requests the clock.
+ * - 1 => XOSC1 is running in standby sleep mode.
+ * If ONDEMAND is 1, XOSC1 will be running when a peripheral is requesting the clock.
+ * If ONDEMAND is 0, the clock source will always be running in standby sleep mode.
+ *
See Datasheet Reference
+ */
#define CONF_CORE_CLK_XOSC1_RUNSTDBY (0)
+/**
+ * XOSC1 On Demand Control
+ * @brief The On Demand operation mode allows the oscillator XOSC1 to be enabled or disabled, depending on peripheral clock requests.
+ * - 0 => Oscillator is always on.
+ * - 1 => The oscillator is running when a peripheral is requesting the oscillator to be used as a clock source.
+ * The oscillator is not running if no peripheral is requesting the clock source.
+ *
See Datasheet Reference
+ */
#define CONF_CORE_CLK_XOSC1_ONDEMAND (0)
+/**
+ * XOSC1 Low Buffer Gain Control Bit
+ * @brief The default value of LOWBUFGAIN=0 should be used to allow operating with a low amplitude oscillator.
+ * Don't use this setting except to solve stability issues.
+ * - 0 => The low buffer gain of XOSC1 is disabled.
+ * - 1 => The low buffer gain of XOSC1 is enabled.
+ *
See Datasheet Reference
+ */
#define CONF_CORE_CLK_XOSC1_LOWBUFGAIN (0)
+/**
+ * XOSC1 Automatic Loop Control
+ * @brief This bit controls the XOSC1 automatic loop control:
+ * - 0 => The automatic loop control is disabled.
+ * - 1 => The automatic loop control is enabled. Oscillator's amplitude will be automatically adjusted during Crystal Oscillator operation.
+ *
See Datasheet Reference
+ */
#define CONF_CORE_CLK_XOSC1_ENALC (0)
+/**
+ * XOSC1 Clock Failure Detector Control
+ * @brief This bit controls the XOSC1 clock failure detector:
+ * - 0 => Clock Failure Detector is disabled.
+ * - 1 => Clock Failure Detector is enabled.
+ *
See Datasheet Reference
+ */
#define CONF_CORE_CLK_XOSC1_CFDEN (0)
+/**
+ * XOSC1 Clock Switch Enable
+ * @brief This bit controls the XOSC1 output clock switch back to the external clock or crystal oscillator in case of clock recovery:
+ * - 0 => The clock switch back is disabled.
+ * - 1 => The clock switch back is enabled.
+ * This bit is reset once the XOSC1 output clock is switched back to the external clock or crystal oscillator.
+ *
See Datasheet Reference
+ */
#define CONF_CORE_CLK_XOSC1_SWBEN (0)
-#define CONF_CORE_CLK_XOSC1_STARTUP_TIME CONF_CORE_CLK_XOSCCTRL_STARTUP_31us
+/**
+ * XOSC1 Startup Time
+ * @brief These bits select start-up time for XOSC1 according to the table below:
+ * - 0x00 => 31us
+ * - 0x01 => 61us
+ * - 0x02 => 122us
+ * - 0x03 => 244us
+ * - 0x04 => 488us
+ * - 0x05 => 977us
+ * - 0x06 => 1953us
+ * - 0x07 => 3906us
+ * - 0x08 => 7813us
+ * - 0x09 => 15625us
+ * - 0x0A => 31250us
+ * - 0x0B => 62500us
+ * - 0x0C => 125000us
+ * - 0x0D => 250000us
+ * - 0x0E => 500000us
+ * - 0x0F => 1000000us
+ *
See Datasheet Reference
+ */
+#define CONF_CORE_CLK_XOSC1_STARTUP_TIME (0x00)
+/**
+ * XOSC1 Frequency
+ * @brief This is the frequency of the external clock you're using for XOSC1.
+ * This can be anything from 8MHz to 48MHz.
+ */
#define CONF_CORE_CLK_XOSC1_FREQUENCY 12000000
-
/** @} */
/** @name Core-XOSC32K-Configuration
* Configuration options for the external 32khz oscillator.
+ *
See Datasheet Reference
* @{
*/
-
+/**
+ * XOSC32K Enable
+ * @brief Enables or Disables XOSC32K.
+ * - 0 => The oscillator is disabled.
+ * - 1 => The oscillator is enabled.
+ *
See Datasheet Reference
+ */
#define CONF_CORE_CLK_XOSC32K_ENABLE (1)
-#define CONF_CORE_CLK_XOSC32K_CGM CONF_CORE_CLK_XOSC32KCTRL_CGM_STD_MODE
+/**
+ * XOSC32K Control Gain Mode
+ * @brief These bits control the gain of the external crstal oscillator.
+ * - 0x00 => Low Power Mode
+ * - 0x01 => Standard Mode (Default)
+ * - 0x02 => High Speed Mode
+ *
See Datasheet Reference
+ */
+#define CONF_CORE_CLK_XOSC32K_CGM (0x01)
+/**
+ * XOSC32K Startup Time
+ * @brief These bits select the startup time for the oscillator.
+ * - 0x00 => 62.592ms
+ * - 0x01 => 125.092ms
+ * - 0x02 => 500.092ms
+ * - 0x03 => 1000.0092ms
+ * - 0x04 => 2000.0092ms
+ * - 0x05 => 4000.0092ms
+ * - 0x06 => 8000.0092ms
+ *
See Datasheet Reference
+ */
#define CONF_CORE_CLK_XOSC32K_STARTUP_TIME CONF_CORE_CLK_XOSC32KCTRL_STARTUP_62592us
+/**
+ * XOSC32K On Demand Control
+ * @brief This bit controls how XOSC32K behaves when a peripheral clock request is detected.
+ * - 0 => On Demand Control disabled
+ * - 1 => On Demand Control enabled
+ *
See Datasheet Reference
+ */
#define CONF_CORE_CLK_XOSC32K_ONDEMAND (1)
+/**
+ * XOSC32K Run in Standby
+ * @brief This bit controls how XOSC32K behaves during standby sleep mode.
+ * - 0 => Run if requested by peripheral.
+ * - 1 => Run if requested by peripheral OR always run depending ONDEMAND value.
+ *
See Datasheet Reference
+ */
#define CONF_CORE_CLK_XOSC32K_RUNSTDBY (0)
+/**
+ * XOSC32K 1KHz Output Control
+ * - 0 => 1KHz output is disabled.
+ * - 1 => 1KHz output is enabled.
+ *
See Datasheet Reference
+ */
#define CONF_CORE_CLK_XOSC32K_EN1K (0)
+/**
+ * XOSC32K 32KHz Output Control
+ * - 0 => 32KHz output is disabled.
+ * - 1 => 32KHz output is enabled.
+ *
See Datasheet Reference
+ */
#define CONF_CORE_CLK_XOSC32K_EN32K (1)
+/**
+ * XOSC32K Crystal Oscillator Enable
+ * @brief This bit controls the connections between the I/O pads and the external clock or crystal oscillator.
+ * - 0 => External clock is connected on XIN32. XOUT32 can be used as general-purpose I/O.
+ * - 1 => Crystal connected to XIN32/XOUT32.
+ *
See Datasheet Reference
+ */
#define CONF_CORE_CLK_XOSC32K_XTALEN (1)
+/**
+ * XOSC32K Clock Failure Detector Prescaler
+ * @brief This bit selects the prescaler for the CLock Failure Detector:
+ * - 0 => The CFD safe clock frequency is the OSCULP32K frequency.
+ * - 1 => The CFD safe clock frequency is the OSCULP32K frequency divided by 2.
+ *
See Datasheet Reference
+ */
#define CONF_CORE_CLK_XOSC32K_CFDPRESC (0)
+/**
+ * XOSC32K Clock Failure Detector Control
+ * @brief This bit selects the Clock Failulre Detector state.
+ * - 0 => The CFD is disabled.
+ * - 1 => The CFD is enabled.
+ *
See Datasheet Reference
+ */
#define CONF_CORE_CLK_XOSC32K_CFDEN (0)
+/**
+ * XOSC32K Clock Switch Back
+ * @brief This bit controls the XOSC32K output switch back to the external clock or crystal oscillator in case of clock recovery.
+ * - 0 => The clock switch is disabled.
+ * - 1 => The clock switch is enabled. This bit is reset when XOSC32K output is switched back to the external clock or crystal oscillator.
+ *
See Datasheet Reference
+ */
#define CONF_CORE_CLK_XOSC32K_SWBACK (0)
+/**
+ * XOSC32K Write Lock
+ * @brief This bit locks the XOSC32K register for future writes, effectively freezing the XOSC32K configuration.
+ * - 0 => XOSC32K configuration is not locked.
+ * - 1 => XOSC32K configuration is locked.
+ *
See Datasheet Reference
+ */
#define CONF_CORE_CLK_XOSC32K_WRTLOCK (0)
-
/** @} */
/** @name Core-DFLL48M-Configuration
@@ -199,6 +465,7 @@
#define CONF_CORE_CLK_DPLL0_REFCLK CONF_CORE_CLK_DPLLCTRL_REFCLK_XOSC0
/**
* pg. 732 of the datasheet
+ * ~~~
* FILTER[3:0] | PLL Bandwidth (fn) | Damping Factor
* 0x0 | 92.7 kHz | 0.76
* 0x1 | 131 kHz | 1.08
@@ -216,7 +483,8 @@
* 0xD | 92.7 kHz | 1.51
* 0xE | 32.8 kHz | 0.53
* 0xF | 46.4 kHz | 0.75
- *
+ * ~~~
+ *
* When in doubt, leave this at its default.
*/
#define CONF_CORE_CLK_DPLL0_FILTER 0x0
diff --git a/test/same54p20a_test/doc/html/clocks_8c_source.html b/test/same54p20a_test/doc/html/clocks_8c_source.html
index c0dfeafd..66e86828 100644
--- a/test/same54p20a_test/doc/html/clocks_8c_source.html
+++ b/test/same54p20a_test/doc/html/clocks_8c_source.html
@@ -111,17 +111,17 @@ $(function() {
Configuration options for the master clock.
Configuration options for XOSC0.
+Configuration options for XOSC0.
+See Datasheet Reference
Configuration options for XOSC1.
+Configuration options for XOSC1.
+See Datasheet Reference
Configuration options for the external 32khz oscillator.
+Configuration options for the external 32khz oscillator.
+See Datasheet Reference
Configuration options for DFLL48M
@@ -666,7 +669,7 @@ Description pg. 724 of datasheet -Definition at line 124 of file conf_core.h.
+Definition at line 390 of file conf_core.h.
Definition at line 178 of file conf_core.h.
+Definition at line 444 of file conf_core.h.
@@ -721,7 +724,7 @@ pg. 724 of datasheet pg. 724 of datasheet -Definition at line 132 of file conf_core.h.
+Definition at line 398 of file conf_core.h.
@@ -744,7 +747,7 @@ pg. 724 of datasheet pg. 724 of datasheet -Definition at line 140 of file conf_core.h.
+Definition at line 406 of file conf_core.h.
@@ -767,7 +770,7 @@ pg. 724 of datasheet pg. 725 of datasheet -Definition at line 148 of file conf_core.h.
+Definition at line 414 of file conf_core.h.
@@ -782,10 +785,26 @@ pg. 725 of datasheetpg. 732 of the datasheet FILTER[3:0] | PLL Bandwidth (fn) | Damping Factor 0x0 | 92.7 kHz | 0.76 0x1 | 131 kHz | 1.08 0x2 | 46.4 kHz | 0.38 0x3 | 65.6 kHz | 0.54 0x4 | 131 kHz | 0.56 0x5 | 185 kHz | 0.79 0x6 | 65.6 kHz | 0.28 0x7 | 92.7 kHz | 0.39 0x8 | 46.4 kHz | 1.49 0x9 | 65.6 kHz | 2.11 0xA | 23.2 kHz | 0.75 0xB | 32.8 kHz | 1.06 0xC | 65.6 kHz | 1.07 0xD | 92.7 kHz | 1.51 0xE | 32.8 kHz | 0.53 0xF | 46.4 kHz | 0.75
-When in doubt, leave this at its default.
+pg. 732 of the datasheet
When in doubt, leave this at its default.
-Definition at line 222 of file conf_core.h.
+Definition at line 490 of file conf_core.h.
When in doubt, leave this at its default.
-Definition at line 267 of file conf_core.h.
+Definition at line 535 of file conf_core.h.
+ + + + +#define CONF_CORE_CLK_XOSC0_CFDEN (1) | +
This bit controls the XOSC0 clock failure detector:
+XOSC0 Clock Failure Detector Control
Definition at line 128 of file conf_core.h.
+ +#define CONF_CORE_CLK_XOSC0_ENABLE (1) | +
Enables or Disables the XOSC0 Clock.
+XOSC0 Enable
Definition at line 76 of file conf_core.h.
+ +#define CONF_CORE_CLK_XOSC0_ENALC (1) | +
This bit controls the XOSC0 automatic loop control:
+XOSC0 Automatic Loop Control
Definition at line 120 of file conf_core.h.
+ +#define CONF_CORE_CLK_XOSC0_FREQUENCY 12000000 | +
This is the frequency of the external clock you're using for XOSC0. This can be anything from 8MHz to 48MHz.
+XOSC0 Frequency
+ +Definition at line 165 of file conf_core.h.
+ +#define CONF_CORE_CLK_XOSC0_LOWBUFGAIN (0) | +
The default value of LOWBUFGAIN=0 should be used to allow operating with a low amplitude oscillator. Don't use this setting except to solve stability issues.
+XOSC0 Low Buffer Gain Control Bit
Definition at line 112 of file conf_core.h.
+ +#define CONF_CORE_CLK_XOSC0_ONDEMAND (0) | +
The On Demand operation mode allows the oscillator XOSC0 to be enabled or disabled, depending on peripheral clock requests.
+XOSC0 On Demand Control
Definition at line 103 of file conf_core.h.
+ +#define CONF_CORE_CLK_XOSC0_RUNSTDBY (0) | +
This bit controls how the XOSC0 behaves during standby sleep mode:
+XOSC0 Run in Standby
Definition at line 94 of file conf_core.h.
+ +#define CONF_CORE_CLK_XOSC0_STARTUP_TIME (0x00) | +
These bits select start-up time for XOSC0 according to the table below:
+XOSC0 Startup Time
Definition at line 159 of file conf_core.h.
+ +#define CONF_CORE_CLK_XOSC0_SWBEN (0) | +
This bit controls the XOSC0 output clock switch back to the external clock or crystal oscillator in case of clock recovery:
+XOSC0 Clock Switch Enable
Definition at line 137 of file conf_core.h.
+ +#define CONF_CORE_CLK_XOSC0_XTALEN (1) | +
This bit controls the connections between the I/O pads and the external clock or crystal oscillator XOSC0:
+XOSC0 XTALEN
Definition at line 84 of file conf_core.h.
+ +#define CONF_CORE_CLK_XOSC1_CFDEN (0) | +
This bit controls the XOSC1 clock failure detector:
+XOSC1 Clock Failure Detector Control
Definition at line 232 of file conf_core.h.
+ +#define CONF_CORE_CLK_XOSC1_ENABLE (0) | +
Enables or Disables the XOSC1 Clock.
+XOSC1 Enable
Definition at line 180 of file conf_core.h.
+ +#define CONF_CORE_CLK_XOSC1_ENALC (0) | +
This bit controls the XOSC1 automatic loop control:
+XOSC1 Automatic Loop Control
Definition at line 224 of file conf_core.h.
+ +#define CONF_CORE_CLK_XOSC1_FREQUENCY 12000000 | +
This is the frequency of the external clock you're using for XOSC1. This can be anything from 8MHz to 48MHz.
+XOSC1 Frequency
+ +Definition at line 269 of file conf_core.h.
+ +#define CONF_CORE_CLK_XOSC1_LOWBUFGAIN (0) | +
The default value of LOWBUFGAIN=0 should be used to allow operating with a low amplitude oscillator. Don't use this setting except to solve stability issues.
+XOSC1 Low Buffer Gain Control Bit
Definition at line 216 of file conf_core.h.
+ +#define CONF_CORE_CLK_XOSC1_ONDEMAND (0) | +
The On Demand operation mode allows the oscillator XOSC1 to be enabled or disabled, depending on peripheral clock requests.
+XOSC1 On Demand Control
Definition at line 207 of file conf_core.h.
+ +#define CONF_CORE_CLK_XOSC1_RUNSTDBY (0) | +
This bit controls how the XOSC1 behaves during standby sleep mode:
+XOSC1 Run in Standby
Definition at line 198 of file conf_core.h.
+ +#define CONF_CORE_CLK_XOSC1_STARTUP_TIME (0x00) | +
These bits select start-up time for XOSC1 according to the table below:
+XOSC1 Startup Time
Definition at line 263 of file conf_core.h.
+ +#define CONF_CORE_CLK_XOSC1_SWBEN (0) | +
This bit controls the XOSC1 output clock switch back to the external clock or crystal oscillator in case of clock recovery:
+XOSC1 Clock Switch Enable
Definition at line 241 of file conf_core.h.
+ +#define CONF_CORE_CLK_XOSC1_XTALEN (0) | +
This bit controls the connections between the I/O pads and the external clock or crystal oscillator XOSC1:
+XOSC1 XTALEN
Definition at line 188 of file conf_core.h.
+ +#define CONF_CORE_CLK_XOSC32K_CFDEN (0) | +
This bit selects the Clock Failulre Detector state.
+XOSC32K Clock Failure Detector Control
Definition at line 360 of file conf_core.h.
+ +#define CONF_CORE_CLK_XOSC32K_CFDPRESC (0) | +
This bit selects the prescaler for the CLock Failure Detector:
+XOSC32K Clock Failure Detector Prescaler
Definition at line 352 of file conf_core.h.
+ +#define CONF_CORE_CLK_XOSC32K_CGM (0x01) | +
These bits control the gain of the external crstal oscillator.
+XOSC32K Control Gain Mode
Definition at line 293 of file conf_core.h.
+ +#define CONF_CORE_CLK_XOSC32K_EN1K (0) | +
XOSC32K 1KHz Output Control
Definition at line 329 of file conf_core.h.
+ +#define CONF_CORE_CLK_XOSC32K_EN32K (1) | +
XOSC32K 32KHz Output Control
Definition at line 336 of file conf_core.h.
+ +#define CONF_CORE_CLK_XOSC32K_ENABLE (1) | +
Enables or Disables XOSC32K.
+XOSC32K Enable
Definition at line 284 of file conf_core.h.
+ +#define CONF_CORE_CLK_XOSC32K_ONDEMAND (1) | +
This bit controls how XOSC32K behaves when a peripheral clock request is detected.
+XOSC32K On Demand Control
Definition at line 314 of file conf_core.h.
+ +#define CONF_CORE_CLK_XOSC32K_RUNSTDBY (0) | +
This bit controls how XOSC32K behaves during standby sleep mode.
+XOSC32K Run in Standby
Definition at line 322 of file conf_core.h.
+ +#define CONF_CORE_CLK_XOSC32K_STARTUP_TIME CONF_CORE_CLK_XOSC32KCTRL_STARTUP_62592us | +
These bits select the startup time for the oscillator.
+XOSC32K Startup Time
Definition at line 306 of file conf_core.h.
+ +#define CONF_CORE_CLK_XOSC32K_SWBACK (0) | +
This bit controls the XOSC32K output switch back to the external clock or crystal oscillator in case of clock recovery.
+XOSC32K Clock Switch Back
Definition at line 368 of file conf_core.h.
+ +#define CONF_CORE_CLK_XOSC32K_WRTLOCK (0) | +
This bit locks the XOSC32K register for future writes, effectively freezing the XOSC32K configuration.
+XOSC32K Write Lock
Definition at line 376 of file conf_core.h.
+ +#define CONF_CORE_CLK_XOSC32K_XTALEN (1) | +
This bit controls the connections between the I/O pads and the external clock or crystal oscillator.
+XOSC32K Crystal Oscillator Enable
Definition at line 344 of file conf_core.h.
Definition at line 52 of file conf_core.h.
+Definition at line 55 of file conf_core.h.
@@ -856,10 +1633,11 @@ pg. 725 of datasheetDefine whether the DMAC is enabled or not.
Definition at line 45 of file conf_core.h.
+Definition at line 48 of file conf_core.h.
Define the master clock divisor.
Define the master clock divisor.
+Definition at line 36 of file conf_core.h.
+Definition at line 38 of file conf_core.h.
+ +#define CONF_CORE_PORT_EVCTRL_0_ENABLE (0) | +
Currently Unused
+ +Definition at line 58 of file conf_core.h.
+ +#define CONF_CORE_PORT_EVCTRL_1_ENABLE (0) | +
Currently Unused
+ +Definition at line 60 of file conf_core.h.
#define CONF_CORE_MCLK_NVM_WAIT_STATE 0x5 | +#define CONF_CORE_PORT_EVCTRL_2_ENABLE (0) |
Define the number of wait states for the master clock. Can be [0-15].
+Currently Unused
-Definition at line 23 of file conf_core.h.
+Definition at line 62 of file conf_core.h.