sercom5.h
Go to the documentation of this file.
#ifndef _SAME54_SERCOM5_INSTANCE_
#define _SAME54_SERCOM5_INSTANCE_
/* ========== Register definition for SERCOM5 peripheral ========== */
#if (defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))
#define REG_SERCOM5_I2CM_CTRLA (0x43000400)
#define REG_SERCOM5_I2CM_CTRLB (0x43000404)
#define REG_SERCOM5_I2CM_CTRLC (0x43000408)
#define REG_SERCOM5_I2CM_BAUD (0x4300040C)
#define REG_SERCOM5_I2CM_INTENCLR (0x43000414)
#define REG_SERCOM5_I2CM_INTENSET (0x43000416)
#define REG_SERCOM5_I2CM_INTFLAG (0x43000418)
#define REG_SERCOM5_I2CM_STATUS (0x4300041A)
#define REG_SERCOM5_I2CM_SYNCBUSY (0x4300041C)
#define REG_SERCOM5_I2CM_ADDR (0x43000424)
#define REG_SERCOM5_I2CM_DATA (0x43000428)
#define REG_SERCOM5_I2CM_DBGCTRL (0x43000430)
#define REG_SERCOM5_I2CS_CTRLA (0x43000400)
#define REG_SERCOM5_I2CS_CTRLB (0x43000404)
#define REG_SERCOM5_I2CS_CTRLC (0x43000408)
#define REG_SERCOM5_I2CS_INTENCLR (0x43000414)
#define REG_SERCOM5_I2CS_INTENSET (0x43000416)
#define REG_SERCOM5_I2CS_INTFLAG (0x43000418)
#define REG_SERCOM5_I2CS_STATUS (0x4300041A)
#define REG_SERCOM5_I2CS_SYNCBUSY (0x4300041C)
#define REG_SERCOM5_I2CS_LENGTH (0x43000422)
#define REG_SERCOM5_I2CS_ADDR (0x43000424)
#define REG_SERCOM5_I2CS_DATA (0x43000428)
#define REG_SERCOM5_SPI_CTRLA (0x43000400)
#define REG_SERCOM5_SPI_CTRLB (0x43000404)
#define REG_SERCOM5_SPI_CTRLC (0x43000408)
#define REG_SERCOM5_SPI_BAUD (0x4300040C)
#define REG_SERCOM5_SPI_INTENCLR (0x43000414)
#define REG_SERCOM5_SPI_INTENSET (0x43000416)
#define REG_SERCOM5_SPI_INTFLAG (0x43000418)
#define REG_SERCOM5_SPI_STATUS (0x4300041A)
#define REG_SERCOM5_SPI_SYNCBUSY (0x4300041C)
#define REG_SERCOM5_SPI_LENGTH (0x43000422)
#define REG_SERCOM5_SPI_ADDR (0x43000424)
#define REG_SERCOM5_SPI_DATA (0x43000428)
#define REG_SERCOM5_SPI_DBGCTRL (0x43000430)
#define REG_SERCOM5_USART_CTRLA (0x43000400)
#define REG_SERCOM5_USART_CTRLB (0x43000404)
#define REG_SERCOM5_USART_CTRLC (0x43000408)
#define REG_SERCOM5_USART_BAUD (0x4300040C)
#define REG_SERCOM5_USART_RXPL (0x4300040E)
#define REG_SERCOM5_USART_INTENCLR (0x43000414)
#define REG_SERCOM5_USART_INTENSET (0x43000416)
#define REG_SERCOM5_USART_INTFLAG (0x43000418)
#define REG_SERCOM5_USART_STATUS (0x4300041A)
#define REG_SERCOM5_USART_SYNCBUSY (0x4300041C)
#define REG_SERCOM5_USART_RXERRCNT (0x43000420)
#define REG_SERCOM5_USART_LENGTH (0x43000422)
#define REG_SERCOM5_USART_DATA (0x43000428)
#define REG_SERCOM5_USART_DBGCTRL (0x43000430)
#else
#define REG_SERCOM5_I2CM_CTRLA (*(RwReg *)0x43000400UL)
#define REG_SERCOM5_I2CM_CTRLB (*(RwReg *)0x43000404UL)
#define REG_SERCOM5_I2CM_CTRLC (*(RwReg *)0x43000408UL)
#define REG_SERCOM5_I2CM_BAUD (*(RwReg *)0x4300040CUL)
#define REG_SERCOM5_I2CM_INTENCLR (*(RwReg8 *)0x43000414UL)
#define REG_SERCOM5_I2CM_INTENSET (*(RwReg8 *)0x43000416UL)
#define REG_SERCOM5_I2CM_INTFLAG (*(RwReg8 *)0x43000418UL)
#define REG_SERCOM5_I2CM_STATUS (*(RwReg16*)0x4300041AUL)
#define REG_SERCOM5_I2CM_SYNCBUSY (*(RoReg *)0x4300041CUL)
#define REG_SERCOM5_I2CM_ADDR (*(RwReg *)0x43000424UL)
#define REG_SERCOM5_I2CM_DATA (*(RwReg *)0x43000428UL)
#define REG_SERCOM5_I2CM_DBGCTRL (*(RwReg8 *)0x43000430UL)
#define REG_SERCOM5_I2CS_CTRLA (*(RwReg *)0x43000400UL)
#define REG_SERCOM5_I2CS_CTRLB (*(RwReg *)0x43000404UL)
#define REG_SERCOM5_I2CS_CTRLC (*(RwReg *)0x43000408UL)
#define REG_SERCOM5_I2CS_INTENCLR (*(RwReg8 *)0x43000414UL)
#define REG_SERCOM5_I2CS_INTENSET (*(RwReg8 *)0x43000416UL)
#define REG_SERCOM5_I2CS_INTFLAG (*(RwReg8 *)0x43000418UL)
#define REG_SERCOM5_I2CS_STATUS (*(RwReg16*)0x4300041AUL)
#define REG_SERCOM5_I2CS_SYNCBUSY (*(RoReg *)0x4300041CUL)
#define REG_SERCOM5_I2CS_LENGTH (*(RwReg16*)0x43000422UL)
#define REG_SERCOM5_I2CS_ADDR (*(RwReg *)0x43000424UL)
#define REG_SERCOM5_I2CS_DATA (*(RwReg *)0x43000428UL)
#define REG_SERCOM5_SPI_CTRLA (*(RwReg *)0x43000400UL)
#define REG_SERCOM5_SPI_CTRLB (*(RwReg *)0x43000404UL)
#define REG_SERCOM5_SPI_CTRLC (*(RwReg *)0x43000408UL)
#define REG_SERCOM5_SPI_BAUD (*(RwReg8 *)0x4300040CUL)
#define REG_SERCOM5_SPI_INTENCLR (*(RwReg8 *)0x43000414UL)
#define REG_SERCOM5_SPI_INTENSET (*(RwReg8 *)0x43000416UL)
#define REG_SERCOM5_SPI_INTFLAG (*(RwReg8 *)0x43000418UL)
#define REG_SERCOM5_SPI_STATUS (*(RwReg16*)0x4300041AUL)
#define REG_SERCOM5_SPI_SYNCBUSY (*(RoReg *)0x4300041CUL)
#define REG_SERCOM5_SPI_LENGTH (*(RwReg16*)0x43000422UL)
#define REG_SERCOM5_SPI_ADDR (*(RwReg *)0x43000424UL)
#define REG_SERCOM5_SPI_DATA (*(RwReg *)0x43000428UL)
#define REG_SERCOM5_SPI_DBGCTRL (*(RwReg8 *)0x43000430UL)
#define REG_SERCOM5_USART_CTRLA (*(RwReg *)0x43000400UL)
#define REG_SERCOM5_USART_CTRLB (*(RwReg *)0x43000404UL)
#define REG_SERCOM5_USART_CTRLC (*(RwReg *)0x43000408UL)
#define REG_SERCOM5_USART_BAUD (*(RwReg16*)0x4300040CUL)
#define REG_SERCOM5_USART_RXPL (*(RwReg8 *)0x4300040EUL)
#define REG_SERCOM5_USART_INTENCLR (*(RwReg8 *)0x43000414UL)
#define REG_SERCOM5_USART_INTENSET (*(RwReg8 *)0x43000416UL)
#define REG_SERCOM5_USART_INTFLAG (*(RwReg8 *)0x43000418UL)
#define REG_SERCOM5_USART_STATUS (*(RwReg16*)0x4300041AUL)
#define REG_SERCOM5_USART_SYNCBUSY (*(RoReg *)0x4300041CUL)
#define REG_SERCOM5_USART_RXERRCNT (*(RoReg8 *)0x43000420UL)
#define REG_SERCOM5_USART_LENGTH (*(RwReg16*)0x43000422UL)
#define REG_SERCOM5_USART_DATA (*(RwReg *)0x43000428UL)
#define REG_SERCOM5_USART_DBGCTRL (*(RwReg8 *)0x43000430UL)
#endif /* (defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */
/* ========== Instance parameters for SERCOM5 peripheral ========== */
#define SERCOM5_CLK_REDUCTION 1 // Reduce clock options to pin 1 for SPI and USART
#define SERCOM5_DLY_COMPENSATION 1 // Compensates for a fast DLY50 element. Assuming 20ns
#define SERCOM5_DMA 1 // DMA support implemented?
#define SERCOM5_DMAC_ID_RX 14 // Index of DMA RX trigger
#define SERCOM5_DMAC_ID_TX 15 // Index of DMA TX trigger
#define SERCOM5_FIFO_DEPTH_POWER 1 // 2^FIFO_DEPTH_POWER gives rx FIFO depth.
#define SERCOM5_GCLK_ID_CORE 35
#define SERCOM5_GCLK_ID_SLOW 3
#define SERCOM5_INT_MSB 6
#define SERCOM5_I2CM 1 // I2C Master mode implemented?
#define SERCOM5_I2CS 1 // I2C Slave mode implemented?
#define SERCOM5_I2CS_AUTO_ACK 1 // I2C slave automatic acknowledge implemented?
#define SERCOM5_I2CS_GROUP_CMD 1 // I2C slave group command implemented?
#define SERCOM5_I2CS_SDASETUP_CNT_SIZE 8 // I2CS sda setup count size
#define SERCOM5_I2CS_SDASETUP_SIZE 4 // I2CS sda setup size
#define SERCOM5_I2CS_SUDAT 1 // I2C slave SDA setup implemented?
#define SERCOM5_I2C_FASTMP 1 // I2C fast mode plus implemented?
#define SERCOM5_I2C_HSMODE 1 // USART mode implemented?
#define SERCOM5_I2C_SCLSM_MODE 1 // I2C SCL clock stretch mode implemented?
#define SERCOM5_I2C_SMB_TIMEOUTS 1 // I2C SMBus timeouts implemented?
#define SERCOM5_I2C_TENBIT_ADR 1 // I2C ten bit enabled?
#define SERCOM5_PMSB 3
#define SERCOM5_RETENTION_SUPPORT 0 // Retention supported?
#define SERCOM5_SE_CNT 1 // SE counter included?
#define SERCOM5_SPI 1 // SPI mode implemented?
#define SERCOM5_SPI_HW_SS_CTRL 1 // Master _SS hardware control implemented?
#define SERCOM5_SPI_ICSPACE_EXT 1 // SPI inter character space implemented?
#define SERCOM5_SPI_OZMO 0 // OZMO features implemented?
#define SERCOM5_SPI_WAKE_ON_SSL 1 // _SS low detect implemented?
#define SERCOM5_TTBIT_EXTENSION 1 // 32-bit extension implemented?
#define SERCOM5_USART 1 // USART mode implemented?
#define SERCOM5_USART_AUTOBAUD 1 // USART autobaud implemented?
#define SERCOM5_USART_COLDET 1 // USART collision detection implemented?
#define SERCOM5_USART_FLOW_CTRL 1 // USART flow control implemented?
#define SERCOM5_USART_FRAC_BAUD 1 // USART fractional BAUD implemented?
#define SERCOM5_USART_IRDA 1 // USART IrDA implemented?
#define SERCOM5_USART_ISO7816 1 // USART ISO7816 mode implemented?
#define SERCOM5_USART_LIN_MASTER 1 // USART LIN Master mode implemented?
#define SERCOM5_USART_RS485 1 // USART RS485 mode implemented?
#define SERCOM5_USART_SAMPA_EXT 1 // USART sample adjust implemented?
#define SERCOM5_USART_SAMPR_EXT 1 // USART oversampling adjustment implemented?
#endif /* _SAME54_SERCOM5_INSTANCE_ */